 
****************************************
Report : disable_timing
Design : ORCA
Version: S-2021.06-SP5-5
Date   : Mon Dec 11 12:48:42 2023
****************************************



Flags:       c  case-analysis
             f  false net arc
             C  Conditional arc
             l  loop breaking
             u  user-defined
             m  modes


  Cell or Port        From        To             Sense               Flag
--------------------------------------------------------------------------------

  I_CLOCK_GEN/I_PLL_PCI REF_CLK   CLK_1X         positive_unate      C 
  I_CLOCK_GEN/I_PLL_PCI REF_CLK   CLK_2X         positive_unate      C 
  I_CLOCK_GEN/I_PLL_PCI REF_CLK   CLK_4X         positive_unate      C 
  I_CLOCK_GEN/I_PLL_SD REF_CLK    CLK_1X         positive_unate      C 
  I_CLOCK_GEN/I_PLL_SD REF_CLK    CLK_2X         positive_unate      C 
  I_CLOCK_GEN/I_PLL_SD REF_CLK    CLK_4X         positive_unate      C 
  I_CLOCK_GEN/U5      A2          Y              positive_unate      c 
  I_CLOCK_GEN/U5      S0          Y              positive_unate      c 
  I_CLOCK_GEN/U5      S0          Y              negative_unate      c 
  I_ORCA_TOP/I_BLENDER/rem_blue_reg CLK SI       setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/rem_blue_reg CLK SI       hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/rem_blue_reg CLK SE       setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/rem_blue_reg CLK SE       hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/rem_green_reg CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/rem_green_reg CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/rem_green_reg CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/rem_green_reg CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/rem_red_reg CLK SI        setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/rem_red_reg CLK SI        hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/rem_red_reg CLK SE        setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/rem_red_reg CLK SE        hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/result_reg[0] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/result_reg[0] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/result_reg[0] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/result_reg[0] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/result_reg[1] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/result_reg[1] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/result_reg[1] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/result_reg[1] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/result_reg[2] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/result_reg[2] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/result_reg[2] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/result_reg[2] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/result_reg[3] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/result_reg[3] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/result_reg[3] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/result_reg[3] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/result_reg[4] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/result_reg[4] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/result_reg[4] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/result_reg[4] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/result_reg[5] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/result_reg[5] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/result_reg[5] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/result_reg[5] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/result_reg[6] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/result_reg[6] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/result_reg[6] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/result_reg[6] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/result_reg[7] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/result_reg[7] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/result_reg[7] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/result_reg[7] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/result_reg[8] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/result_reg[8] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/result_reg[8] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/result_reg[8] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/result_reg[9] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/result_reg[9] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/result_reg[9] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/result_reg[9] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/result_reg[10] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/result_reg[10] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/result_reg[10] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/result_reg[10] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/result_reg[11] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/result_reg[11] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/result_reg[11] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/result_reg[11] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/result_reg[12] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/result_reg[12] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/result_reg[12] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/result_reg[12] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/result_reg[13] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/result_reg[13] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/result_reg[13] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/result_reg[13] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/result_reg[14] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/result_reg[14] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/result_reg[14] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/result_reg[14] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/result_reg[15] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/result_reg[15] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/result_reg[15] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/result_reg[15] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/result_reg[16] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/result_reg[16] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/result_reg[16] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/result_reg[16] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/result_reg[17] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/result_reg[17] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/result_reg[17] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/result_reg[17] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/result_reg[18] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/result_reg[18] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/result_reg[18] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/result_reg[18] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/result_reg[19] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/result_reg[19] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/result_reg[19] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/result_reg[19] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/result_reg[20] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/result_reg[20] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/result_reg[20] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/result_reg[20] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/result_reg[21] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/result_reg[21] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/result_reg[21] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/result_reg[21] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/result_reg[22] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/result_reg[22] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/result_reg[22] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/result_reg[22] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/result_reg[23] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/result_reg[23] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/result_reg[23] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/result_reg[23] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/result_reg[24] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/result_reg[24] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/result_reg[24] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/result_reg[24] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/result_reg[25] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/result_reg[25] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/result_reg[25] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/result_reg[25] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/result_reg[26] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/result_reg[26] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/result_reg[26] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/result_reg[26] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/result_reg[27] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/result_reg[27] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/result_reg[27] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/result_reg[27] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/result_reg[28] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/result_reg[28] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/result_reg[28] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/result_reg[28] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/result_reg[29] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/result_reg[29] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/result_reg[29] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/result_reg[29] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/result_reg[30] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/result_reg[30] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/result_reg[30] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/result_reg[30] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/result_reg[31] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/result_reg[31] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/result_reg[31] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/result_reg[31] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[0] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[0] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[0] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[0] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[1] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[1] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[1] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[1] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[2] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[2] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[2] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[2] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[3] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[3] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[3] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[3] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[4] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[4] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[4] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[4] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[5] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[5] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[5] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[5] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[6] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[6] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[6] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[6] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[7] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[7] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[7] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[7] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[8] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[8] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[8] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[8] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[9] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[9] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[9] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[9] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[10] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[10] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[10] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[10] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[11] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[11] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[11] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[11] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[12] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[12] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[12] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[12] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[13] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[13] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[13] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[13] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[14] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[14] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[14] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[14] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[15] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[15] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[15] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[15] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[16] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[16] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[16] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[16] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[17] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[17] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[17] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[17] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[18] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[18] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[18] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[18] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[19] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[19] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[19] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[19] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[20] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[20] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[20] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[20] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[21] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[21] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[21] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[21] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[22] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[22] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[22] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[22] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[23] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[23] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[23] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[23] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[24] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[24] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[24] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[24] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[25] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[25] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[25] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[25] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[26] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[26] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[26] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[26] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[27] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[27] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[27] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[27] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[28] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[28] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[28] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[28] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[29] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[29] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[29] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[29] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[30] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[30] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[30] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[30] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[31] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[31] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[31] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op1_reg[31] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[0] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[0] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[0] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[0] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[1] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[1] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[1] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[1] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[2] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[2] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[2] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[2] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[3] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[3] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[3] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[3] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[4] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[4] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[4] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[4] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[5] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[5] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[5] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[5] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[6] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[6] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[6] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[6] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[7] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[7] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[7] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[7] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[8] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[8] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[8] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[8] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[9] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[9] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[9] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[9] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[10] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[10] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[10] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[10] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[11] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[11] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[11] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[11] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[12] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[12] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[12] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[12] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[13] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[13] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[13] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[13] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[14] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[14] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[14] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[14] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[15] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[15] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[15] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[15] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[16] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[16] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[16] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[16] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[17] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[17] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[17] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[17] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[18] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[18] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[18] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[18] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[19] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[19] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[19] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[19] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[20] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[20] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[20] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[20] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[21] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[21] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[21] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[21] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[22] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[22] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[22] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[22] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[23] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[23] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[23] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[23] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[24] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[24] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[24] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[24] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[25] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[25] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[25] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[25] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[26] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[26] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[26] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[26] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[27] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[27] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[27] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[27] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[28] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[28] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[28] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[28] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[29] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[29] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[29] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[29] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[30] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[30] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[30] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[30] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[31] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[31] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[31] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s1_op2_reg[31] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[0] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[0] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[0] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[0] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[1] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[1] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[1] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[1] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[2] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[2] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[2] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[2] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[3] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[3] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[3] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[3] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[4] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[4] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[4] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[4] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[5] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[5] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[5] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[5] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[6] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[6] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[6] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[6] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[7] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[7] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[7] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[7] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[8] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[8] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[8] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[8] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[9] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[9] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[9] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[9] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[10] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[10] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[10] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[10] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[11] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[11] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[11] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[11] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[12] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[12] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[12] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[12] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[13] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[13] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[13] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[13] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[14] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[14] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[14] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[14] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[15] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[15] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[15] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[15] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[16] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[16] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[16] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[16] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[17] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[17] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[17] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[17] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[18] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[18] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[18] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[18] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[19] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[19] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[19] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[19] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[20] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[20] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[20] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[20] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[21] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[21] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[21] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[21] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[22] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[22] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[22] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[22] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[23] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[23] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[23] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[23] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[24] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[24] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[24] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[24] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[25] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[25] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[25] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[25] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[26] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[26] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[26] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[26] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[27] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[27] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[27] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[27] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[28] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[28] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[28] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[28] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[29] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[29] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[29] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[29] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[30] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[30] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[30] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[30] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[31] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[31] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[31] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op1_reg[31] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[0] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[0] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[0] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[0] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[1] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[1] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[1] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[1] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[2] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[2] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[2] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[2] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[3] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[3] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[3] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[3] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[4] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[4] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[4] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[4] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[5] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[5] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[5] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[5] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[6] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[6] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[6] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[6] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[7] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[7] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[7] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[7] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[8] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[8] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[8] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[8] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[9] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[9] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[9] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[9] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[10] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[10] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[10] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[10] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[11] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[11] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[11] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[11] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[12] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[12] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[12] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[12] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[13] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[13] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[13] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[13] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[14] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[14] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[14] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[14] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[15] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[15] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[15] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[15] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[16] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[16] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[16] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[16] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[17] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[17] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[17] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[17] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[18] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[18] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[18] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[18] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[19] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[19] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[19] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[19] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[20] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[20] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[20] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[20] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[21] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[21] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[21] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[21] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[22] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[22] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[22] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[22] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[23] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[23] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[23] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[23] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[24] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[24] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[24] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[24] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[25] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[25] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[25] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[25] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[26] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[26] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[26] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[26] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[27] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[27] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[27] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[27] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[28] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[28] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[28] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[28] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[29] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[29] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[29] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[29] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[30] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[30] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[30] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[30] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[31] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[31] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[31] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s2_op2_reg[31] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[0] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[0] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[0] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[0] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[1] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[1] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[1] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[1] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[2] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[2] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[2] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[2] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[3] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[3] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[3] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[3] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[4] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[4] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[4] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[4] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[5] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[5] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[5] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[5] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[6] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[6] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[6] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[6] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[7] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[7] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[7] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[7] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[8] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[8] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[8] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[8] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[9] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[9] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[9] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[9] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[10] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[10] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[10] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[10] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[11] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[11] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[11] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[11] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[12] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[12] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[12] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[12] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[13] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[13] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[13] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[13] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[14] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[14] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[14] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[14] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[15] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[15] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[15] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[15] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[16] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[16] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[16] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[16] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[17] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[17] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[17] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[17] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[18] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[18] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[18] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[18] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[19] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[19] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[19] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[19] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[20] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[20] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[20] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[20] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[21] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[21] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[21] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[21] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[22] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[22] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[22] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[22] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[23] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[23] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[23] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[23] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[24] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[24] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[24] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[24] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[25] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[25] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[25] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[25] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[26] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[26] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[26] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[26] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[27] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[27] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[27] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[27] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[28] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[28] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[28] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[28] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[29] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[29] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[29] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[29] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[30] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[30] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[30] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[30] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[31] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[31] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[31] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[31] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[0] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[0] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[0] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[0] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[1] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[1] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[1] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[1] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[2] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[2] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[2] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[2] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[3] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[3] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[3] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[3] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[4] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[4] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[4] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[4] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[5] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[5] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[5] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[5] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[6] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[6] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[6] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[6] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[7] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[7] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[7] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[7] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[8] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[8] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[8] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[8] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[9] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[9] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[9] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[9] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[10] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[10] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[10] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[10] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[11] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[11] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[11] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[11] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[12] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[12] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[12] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[12] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[13] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[13] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[13] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[13] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[14] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[14] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[14] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[14] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[15] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[15] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[15] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[15] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[16] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[16] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[16] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[16] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[17] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[17] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[17] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[17] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[18] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[18] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[18] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[18] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[19] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[19] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[19] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[19] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[20] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[20] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[20] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[20] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[21] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[21] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[21] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[21] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[22] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[22] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[22] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[22] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[23] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[23] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[23] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[23] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[24] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[24] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[24] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[24] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[25] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[25] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[25] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[25] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[26] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[26] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[26] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[26] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[27] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[27] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[27] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[27] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[28] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[28] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[28] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[28] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[29] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[29] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[29] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[29] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[30] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[30] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[30] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[30] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[31] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[31] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[31] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[31] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[0] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[0] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[0] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[0] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[1] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[1] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[1] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[1] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[2] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[2] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[2] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[2] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[3] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[3] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[3] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[3] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[4] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[4] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[4] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[4] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[5] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[5] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[5] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[5] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[6] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[6] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[6] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[6] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[7] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[7] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[7] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[7] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[8] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[8] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[8] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[8] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[9] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[9] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[9] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[9] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[10] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[10] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[10] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[10] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[11] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[11] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[11] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[11] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[12] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[12] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[12] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[12] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[13] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[13] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[13] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[13] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[14] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[14] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[14] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[14] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[15] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[15] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[15] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[15] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[16] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[16] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[16] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[16] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[17] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[17] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[17] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[17] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[18] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[18] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[18] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[18] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[19] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[19] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[19] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[19] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[20] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[20] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[20] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[20] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[21] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[21] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[21] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[21] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[22] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[22] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[22] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[22] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[23] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[23] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[23] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[23] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[24] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[24] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[24] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[24] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[25] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[25] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[25] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[25] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[26] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[26] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[26] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[26] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[27] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[27] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[27] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[27] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[28] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[28] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[28] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[28] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[29] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[29] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[29] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[29] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[30] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[30] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[30] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[30] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[31] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[31] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[31] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[31] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[0] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[0] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[0] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[0] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[1] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[1] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[1] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[1] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[2] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[2] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[2] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[2] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[3] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[3] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[3] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[3] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[4] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[4] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[4] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[4] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[5] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[5] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[5] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[5] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[6] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[6] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[6] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[6] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[7] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[7] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[7] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[7] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[8] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[8] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[8] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[8] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[9] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[9] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[9] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[9] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[10] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[10] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[10] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[10] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[11] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[11] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[11] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[11] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[12] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[12] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[12] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[12] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[13] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[13] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[13] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[13] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[14] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[14] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[14] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[14] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[15] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[15] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[15] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[15] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[16] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[16] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[16] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[16] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[17] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[17] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[17] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[17] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[18] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[18] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[18] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[18] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[19] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[19] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[19] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[19] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[20] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[20] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[20] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[20] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[21] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[21] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[21] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[21] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[22] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[22] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[22] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[22] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[23] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[23] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[23] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[23] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[24] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[24] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[24] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[24] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[25] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[25] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[25] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[25] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[26] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[26] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[26] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[26] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[27] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[27] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[27] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[27] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[28] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[28] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[28] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[28] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[29] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[29] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[29] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[29] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[30] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[30] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[30] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[30] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[31] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[31] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[31] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[31] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[0] CLK SI   setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[0] CLK SI   hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[0] CLK SE   setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[0] CLK SE   hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[1] CLK SI   setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[1] CLK SI   hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[1] CLK SE   setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[1] CLK SE   hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[2] CLK SI   setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[2] CLK SI   hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[2] CLK SE   setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[2] CLK SE   hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[3] CLK SI   setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[3] CLK SI   hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[3] CLK SE   setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[3] CLK SE   hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[4] CLK SI   setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[4] CLK SI   hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[4] CLK SE   setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[4] CLK SE   hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[5] CLK SI   setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[5] CLK SI   hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[5] CLK SE   setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[5] CLK SE   hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[6] CLK SI   setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[6] CLK SI   hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[6] CLK SE   setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[6] CLK SE   hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[7] CLK SI   setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[7] CLK SI   hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[7] CLK SE   setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[7] CLK SE   hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[8] CLK SI   setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[8] CLK SI   hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[8] CLK SE   setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[8] CLK SE   hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[9] CLK SI   setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[9] CLK SI   hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[9] CLK SE   setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[9] CLK SE   hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[10] CLK SI  setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[10] CLK SI  hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[10] CLK SE  setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[10] CLK SE  hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[11] CLK SI  setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[11] CLK SI  hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[11] CLK SE  setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[11] CLK SE  hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[12] CLK SI  setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[12] CLK SI  hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[12] CLK SE  setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[12] CLK SE  hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[13] CLK SI  setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[13] CLK SI  hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[13] CLK SE  setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[13] CLK SE  hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[14] CLK SI  setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[14] CLK SI  hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[14] CLK SE  setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[14] CLK SE  hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[15] CLK SI  setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[15] CLK SI  hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[15] CLK SE  setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[15] CLK SE  hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[16] CLK SI  setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[16] CLK SI  hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[16] CLK SE  setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[16] CLK SE  hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[17] CLK SI  setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[17] CLK SI  hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[17] CLK SE  setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[17] CLK SE  hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[18] CLK SI  setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[18] CLK SI  hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[18] CLK SE  setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[18] CLK SE  hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[19] CLK SI  setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[19] CLK SI  hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[19] CLK SE  setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[19] CLK SE  hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[20] CLK SI  setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[20] CLK SI  hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[20] CLK SE  setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[20] CLK SE  hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[21] CLK SI  setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[21] CLK SI  hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[21] CLK SE  setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[21] CLK SE  hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[22] CLK SI  setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[22] CLK SI  hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[22] CLK SE  setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[22] CLK SE  hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[23] CLK SI  setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[23] CLK SI  hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[23] CLK SE  setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[23] CLK SE  hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[24] CLK SI  setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[24] CLK SI  hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[24] CLK SE  setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[24] CLK SE  hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[25] CLK SI  setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[25] CLK SI  hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[25] CLK SE  setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[25] CLK SE  hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[26] CLK SI  setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[26] CLK SI  hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[26] CLK SE  setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[26] CLK SE  hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[27] CLK SI  setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[27] CLK SI  hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[27] CLK SE  setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[27] CLK SE  hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[28] CLK SI  setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[28] CLK SI  hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[28] CLK SE  setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[28] CLK SE  hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[29] CLK SI  setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[29] CLK SI  hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[29] CLK SE  setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[29] CLK SE  hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[30] CLK SI  setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[30] CLK SI  hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[30] CLK SE  setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[30] CLK SE  hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[31] CLK SI  setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[31] CLK SI  hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[31] CLK SE  setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/s5_result_reg[31] CLK SE  hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/trans1_reg CLK SI         setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/trans1_reg CLK SI         hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/trans1_reg CLK SE         setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/trans1_reg CLK SE         hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/trans2_reg CLK SI         setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/trans2_reg CLK SI         hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/trans2_reg CLK SE         setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/trans2_reg CLK SE         hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/trans3_reg CLK SI         setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/trans3_reg CLK SI         hold_clk_rise       c 
  I_ORCA_TOP/I_BLENDER/trans3_reg CLK SE         setup_clk_rise      c 
  I_ORCA_TOP/I_BLENDER/trans3_reg CLK SE         hold_clk_rise       c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 CE2 CSB2 setup_clk_rise      c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 CE2 CSB2 setup_clk_rise      c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 CE2 I2[0] setup_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 CE2 I2[0] hold_clk_rise      c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 CE2 I2[10] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 CE2 I2[10] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 CE2 I2[11] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 CE2 I2[11] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 CE2 I2[12] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 CE2 I2[12] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 CE2 I2[13] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 CE2 I2[13] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 CE2 I2[14] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 CE2 I2[14] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 CE2 I2[15] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 CE2 I2[15] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 CE2 I2[16] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 CE2 I2[16] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 CE2 I2[17] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 CE2 I2[17] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 CE2 I2[18] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 CE2 I2[18] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 CE2 I2[19] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 CE2 I2[19] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 CE2 I2[1] setup_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 CE2 I2[1] hold_clk_rise      c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 CE2 I2[20] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 CE2 I2[20] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 CE2 I2[21] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 CE2 I2[21] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 CE2 I2[22] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 CE2 I2[22] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 CE2 I2[23] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 CE2 I2[23] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 CE2 I2[24] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 CE2 I2[24] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 CE2 I2[25] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 CE2 I2[25] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 CE2 I2[26] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 CE2 I2[26] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 CE2 I2[27] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 CE2 I2[27] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 CE2 I2[28] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 CE2 I2[28] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 CE2 I2[29] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 CE2 I2[29] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 CE2 I2[2] setup_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 CE2 I2[2] hold_clk_rise      c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 CE2 I2[30] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 CE2 I2[30] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 CE2 I2[31] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 CE2 I2[31] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 CE2 I2[3] setup_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 CE2 I2[3] hold_clk_rise      c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 CE2 I2[4] setup_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 CE2 I2[4] hold_clk_rise      c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 CE2 I2[5] setup_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 CE2 I2[5] hold_clk_rise      c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 CE2 I2[6] setup_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 CE2 I2[6] hold_clk_rise      c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 CE2 I2[7] setup_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 CE2 I2[7] hold_clk_rise      c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 CE2 I2[8] setup_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 CE2 I2[8] hold_clk_rise      c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 CE2 I2[9] setup_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 CE2 I2[9] hold_clk_rise      c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[0] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[0] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[0] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[10] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[10] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[10] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[11] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[11] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[11] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[12] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[12] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[12] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[13] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[13] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[13] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[14] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[14] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[14] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[15] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[15] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[15] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[16] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[16] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[16] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[17] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[17] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[17] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[18] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[18] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[18] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[19] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[19] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[19] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[1] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[1] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[1] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[20] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[20] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[20] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[21] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[21] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[21] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[22] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[22] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[22] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[23] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[23] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[23] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[24] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[24] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[24] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[25] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[25] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[25] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[26] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[26] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[26] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[27] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[27] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[27] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[28] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[28] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[28] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[29] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[29] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[29] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[2] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[2] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[2] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[30] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[30] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[30] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[31] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[31] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[31] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[3] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[3] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[3] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[4] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[4] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[4] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[5] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[5] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[5] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[6] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[6] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[6] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[7] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[7] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[7] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[8] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[8] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[8] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[9] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[9] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB1 O1[9] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[0] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[0] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[0] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[10] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[10] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[10] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[11] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[11] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[11] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[12] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[12] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[12] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[13] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[13] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[13] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[14] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[14] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[14] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[15] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[15] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[15] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[16] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[16] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[16] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[17] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[17] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[17] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[18] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[18] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[18] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[19] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[19] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[19] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[1] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[1] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[1] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[20] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[20] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[20] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[21] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[21] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[21] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[22] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[22] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[22] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[23] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[23] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[23] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[24] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[24] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[24] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[25] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[25] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[25] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[26] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[26] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[26] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[27] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[27] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[27] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[28] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[28] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[28] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[29] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[29] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[29] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[2] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[2] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[2] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[30] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[30] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[30] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[31] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[31] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[31] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[3] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[3] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[3] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[4] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[4] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[4] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[5] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[5] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[5] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[6] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[6] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[6] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[7] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[7] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[7] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[8] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[8] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[8] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[9] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[9] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0 OEB2 O2[9] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 CE2 CSB2 setup_clk_rise      c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 CE2 CSB2 setup_clk_rise      c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 CE2 I2[0] setup_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 CE2 I2[0] hold_clk_rise      c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 CE2 I2[10] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 CE2 I2[10] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 CE2 I2[11] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 CE2 I2[11] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 CE2 I2[12] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 CE2 I2[12] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 CE2 I2[13] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 CE2 I2[13] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 CE2 I2[14] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 CE2 I2[14] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 CE2 I2[15] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 CE2 I2[15] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 CE2 I2[16] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 CE2 I2[16] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 CE2 I2[17] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 CE2 I2[17] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 CE2 I2[18] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 CE2 I2[18] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 CE2 I2[19] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 CE2 I2[19] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 CE2 I2[1] setup_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 CE2 I2[1] hold_clk_rise      c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 CE2 I2[20] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 CE2 I2[20] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 CE2 I2[21] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 CE2 I2[21] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 CE2 I2[22] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 CE2 I2[22] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 CE2 I2[23] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 CE2 I2[23] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 CE2 I2[24] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 CE2 I2[24] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 CE2 I2[25] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 CE2 I2[25] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 CE2 I2[26] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 CE2 I2[26] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 CE2 I2[27] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 CE2 I2[27] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 CE2 I2[28] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 CE2 I2[28] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 CE2 I2[29] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 CE2 I2[29] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 CE2 I2[2] setup_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 CE2 I2[2] hold_clk_rise      c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 CE2 I2[30] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 CE2 I2[30] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 CE2 I2[31] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 CE2 I2[31] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 CE2 I2[3] setup_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 CE2 I2[3] hold_clk_rise      c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 CE2 I2[4] setup_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 CE2 I2[4] hold_clk_rise      c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 CE2 I2[5] setup_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 CE2 I2[5] hold_clk_rise      c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 CE2 I2[6] setup_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 CE2 I2[6] hold_clk_rise      c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 CE2 I2[7] setup_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 CE2 I2[7] hold_clk_rise      c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 CE2 I2[8] setup_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 CE2 I2[8] hold_clk_rise      c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 CE2 I2[9] setup_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 CE2 I2[9] hold_clk_rise      c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[0] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[0] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[0] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[10] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[10] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[10] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[11] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[11] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[11] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[12] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[12] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[12] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[13] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[13] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[13] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[14] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[14] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[14] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[15] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[15] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[15] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[16] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[16] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[16] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[17] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[17] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[17] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[18] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[18] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[18] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[19] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[19] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[19] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[1] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[1] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[1] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[20] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[20] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[20] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[21] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[21] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[21] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[22] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[22] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[22] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[23] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[23] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[23] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[24] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[24] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[24] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[25] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[25] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[25] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[26] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[26] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[26] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[27] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[27] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[27] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[28] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[28] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[28] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[29] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[29] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[29] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[2] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[2] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[2] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[30] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[30] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[30] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[31] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[31] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[31] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[3] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[3] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[3] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[4] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[4] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[4] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[5] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[5] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[5] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[6] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[6] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[6] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[7] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[7] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[7] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[8] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[8] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[8] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[9] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[9] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB1 O1[9] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[0] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[0] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[0] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[10] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[10] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[10] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[11] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[11] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[11] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[12] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[12] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[12] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[13] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[13] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[13] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[14] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[14] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[14] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[15] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[15] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[15] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[16] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[16] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[16] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[17] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[17] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[17] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[18] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[18] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[18] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[19] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[19] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[19] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[1] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[1] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[1] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[20] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[20] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[20] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[21] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[21] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[21] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[22] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[22] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[22] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[23] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[23] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[23] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[24] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[24] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[24] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[25] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[25] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[25] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[26] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[26] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[26] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[27] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[27] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[27] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[28] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[28] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[28] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[29] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[29] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[29] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[2] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[2] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[2] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[30] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[30] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[30] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[31] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[31] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[31] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[3] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[3] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[3] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[4] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[4] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[4] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[5] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[5] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[5] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[6] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[6] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[6] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[7] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[7] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[7] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[8] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[8] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[8] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[9] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[9] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1 OEB2 O2[9] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 CE2 CSB2 setup_clk_rise      c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 CE2 CSB2 setup_clk_rise      c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 CE2 I2[0] setup_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 CE2 I2[0] hold_clk_rise      c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 CE2 I2[10] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 CE2 I2[10] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 CE2 I2[11] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 CE2 I2[11] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 CE2 I2[12] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 CE2 I2[12] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 CE2 I2[13] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 CE2 I2[13] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 CE2 I2[14] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 CE2 I2[14] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 CE2 I2[15] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 CE2 I2[15] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 CE2 I2[16] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 CE2 I2[16] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 CE2 I2[17] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 CE2 I2[17] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 CE2 I2[18] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 CE2 I2[18] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 CE2 I2[19] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 CE2 I2[19] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 CE2 I2[1] setup_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 CE2 I2[1] hold_clk_rise      c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 CE2 I2[20] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 CE2 I2[20] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 CE2 I2[21] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 CE2 I2[21] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 CE2 I2[22] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 CE2 I2[22] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 CE2 I2[23] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 CE2 I2[23] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 CE2 I2[24] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 CE2 I2[24] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 CE2 I2[25] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 CE2 I2[25] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 CE2 I2[26] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 CE2 I2[26] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 CE2 I2[27] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 CE2 I2[27] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 CE2 I2[28] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 CE2 I2[28] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 CE2 I2[29] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 CE2 I2[29] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 CE2 I2[2] setup_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 CE2 I2[2] hold_clk_rise      c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 CE2 I2[30] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 CE2 I2[30] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 CE2 I2[31] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 CE2 I2[31] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 CE2 I2[3] setup_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 CE2 I2[3] hold_clk_rise      c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 CE2 I2[4] setup_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 CE2 I2[4] hold_clk_rise      c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 CE2 I2[5] setup_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 CE2 I2[5] hold_clk_rise      c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 CE2 I2[6] setup_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 CE2 I2[6] hold_clk_rise      c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 CE2 I2[7] setup_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 CE2 I2[7] hold_clk_rise      c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 CE2 I2[8] setup_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 CE2 I2[8] hold_clk_rise      c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 CE2 I2[9] setup_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 CE2 I2[9] hold_clk_rise      c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[0] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[0] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[0] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[10] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[10] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[10] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[11] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[11] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[11] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[12] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[12] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[12] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[13] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[13] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[13] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[14] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[14] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[14] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[15] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[15] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[15] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[16] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[16] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[16] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[17] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[17] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[17] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[18] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[18] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[18] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[19] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[19] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[19] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[1] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[1] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[1] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[20] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[20] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[20] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[21] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[21] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[21] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[22] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[22] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[22] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[23] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[23] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[23] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[24] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[24] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[24] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[25] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[25] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[25] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[26] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[26] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[26] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[27] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[27] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[27] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[28] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[28] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[28] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[29] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[29] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[29] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[2] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[2] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[2] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[30] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[30] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[30] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[31] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[31] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[31] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[3] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[3] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[3] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[4] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[4] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[4] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[5] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[5] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[5] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[6] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[6] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[6] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[7] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[7] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[7] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[8] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[8] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[8] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[9] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[9] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB1 O1[9] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[0] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[0] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[0] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[10] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[10] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[10] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[11] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[11] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[11] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[12] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[12] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[12] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[13] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[13] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[13] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[14] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[14] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[14] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[15] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[15] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[15] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[16] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[16] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[16] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[17] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[17] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[17] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[18] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[18] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[18] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[19] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[19] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[19] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[1] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[1] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[1] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[20] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[20] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[20] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[21] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[21] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[21] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[22] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[22] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[22] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[23] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[23] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[23] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[24] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[24] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[24] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[25] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[25] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[25] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[26] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[26] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[26] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[27] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[27] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[27] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[28] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[28] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[28] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[29] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[29] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[29] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[2] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[2] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[2] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[30] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[30] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[30] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[31] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[31] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[31] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[3] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[3] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[3] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[4] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[4] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[4] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[5] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[5] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[5] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[6] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[6] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[6] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[7] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[7] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[7] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[8] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[8] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[8] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[9] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[9] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2 OEB2 O2[9] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 CE2 CSB2 setup_clk_rise      c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 CE2 CSB2 setup_clk_rise      c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 CE2 I2[0] setup_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 CE2 I2[0] hold_clk_rise      c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 CE2 I2[10] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 CE2 I2[10] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 CE2 I2[11] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 CE2 I2[11] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 CE2 I2[12] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 CE2 I2[12] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 CE2 I2[13] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 CE2 I2[13] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 CE2 I2[14] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 CE2 I2[14] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 CE2 I2[15] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 CE2 I2[15] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 CE2 I2[16] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 CE2 I2[16] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 CE2 I2[17] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 CE2 I2[17] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 CE2 I2[18] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 CE2 I2[18] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 CE2 I2[19] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 CE2 I2[19] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 CE2 I2[1] setup_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 CE2 I2[1] hold_clk_rise      c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 CE2 I2[20] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 CE2 I2[20] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 CE2 I2[21] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 CE2 I2[21] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 CE2 I2[22] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 CE2 I2[22] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 CE2 I2[23] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 CE2 I2[23] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 CE2 I2[24] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 CE2 I2[24] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 CE2 I2[25] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 CE2 I2[25] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 CE2 I2[26] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 CE2 I2[26] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 CE2 I2[27] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 CE2 I2[27] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 CE2 I2[28] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 CE2 I2[28] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 CE2 I2[29] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 CE2 I2[29] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 CE2 I2[2] setup_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 CE2 I2[2] hold_clk_rise      c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 CE2 I2[30] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 CE2 I2[30] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 CE2 I2[31] setup_clk_rise    c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 CE2 I2[31] hold_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 CE2 I2[3] setup_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 CE2 I2[3] hold_clk_rise      c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 CE2 I2[4] setup_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 CE2 I2[4] hold_clk_rise      c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 CE2 I2[5] setup_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 CE2 I2[5] hold_clk_rise      c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 CE2 I2[6] setup_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 CE2 I2[6] hold_clk_rise      c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 CE2 I2[7] setup_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 CE2 I2[7] hold_clk_rise      c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 CE2 I2[8] setup_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 CE2 I2[8] hold_clk_rise      c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 CE2 I2[9] setup_clk_rise     c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 CE2 I2[9] hold_clk_rise      c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[0] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[0] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[0] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[10] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[10] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[10] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[11] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[11] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[11] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[12] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[12] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[12] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[13] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[13] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[13] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[14] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[14] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[14] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[15] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[15] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[15] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[16] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[16] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[16] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[17] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[17] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[17] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[18] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[18] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[18] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[19] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[19] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[19] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[1] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[1] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[1] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[20] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[20] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[20] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[21] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[21] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[21] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[22] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[22] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[22] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[23] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[23] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[23] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[24] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[24] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[24] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[25] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[25] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[25] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[26] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[26] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[26] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[27] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[27] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[27] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[28] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[28] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[28] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[29] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[29] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[29] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[2] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[2] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[2] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[30] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[30] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[30] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[31] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[31] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[31] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[3] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[3] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[3] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[4] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[4] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[4] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[5] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[5] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[5] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[6] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[6] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[6] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[7] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[7] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[7] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[8] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[8] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[8] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[9] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[9] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB1 O1[9] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[0] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[0] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[0] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[10] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[10] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[10] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[11] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[11] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[11] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[12] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[12] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[12] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[13] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[13] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[13] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[14] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[14] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[14] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[15] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[15] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[15] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[16] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[16] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[16] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[17] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[17] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[17] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[18] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[18] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[18] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[19] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[19] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[19] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[1] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[1] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[1] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[20] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[20] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[20] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[21] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[21] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[21] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[22] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[22] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[22] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[23] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[23] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[23] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[24] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[24] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[24] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[25] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[25] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[25] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[26] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[26] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[26] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[27] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[27] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[27] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[28] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[28] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[28] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[29] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[29] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[29] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[2] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[2] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[2] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[30] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[30] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[30] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[31] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[31] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[31] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[3] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[3] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[3] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[4] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[4] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[4] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[5] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[5] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[5] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[6] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[6] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[6] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[7] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[7] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[7] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[8] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[8] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[8] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[9] 3_state_disable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[9] 3_state_enable_high c 
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3 OEB2 O2[9] 3_state_enable_low c 
  I_ORCA_TOP/I_CONTEXT_MEM/clk_gate_ram_read_addr_reg/latch CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_CONTEXT_MEM/clk_gate_ram_read_addr_reg/latch CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_CONTEXT_MEM/clk_gate_ram_write_addr_reg/latch CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_CONTEXT_MEM/clk_gate_ram_write_addr_reg/latch CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_CONTEXT_MEM/ram_read_addr_reg[0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_CONTEXT_MEM/ram_read_addr_reg[0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_CONTEXT_MEM/ram_read_addr_reg[0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_CONTEXT_MEM/ram_read_addr_reg[0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_CONTEXT_MEM/ram_read_addr_reg[1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_CONTEXT_MEM/ram_read_addr_reg[1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_CONTEXT_MEM/ram_read_addr_reg[1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_CONTEXT_MEM/ram_read_addr_reg[1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_CONTEXT_MEM/ram_read_addr_reg[2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_CONTEXT_MEM/ram_read_addr_reg[2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_CONTEXT_MEM/ram_read_addr_reg[2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_CONTEXT_MEM/ram_read_addr_reg[2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_CONTEXT_MEM/ram_read_addr_reg[3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_CONTEXT_MEM/ram_read_addr_reg[3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_CONTEXT_MEM/ram_read_addr_reg[3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_CONTEXT_MEM/ram_read_addr_reg[3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_CONTEXT_MEM/ram_read_addr_reg[4] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_CONTEXT_MEM/ram_read_addr_reg[4] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_CONTEXT_MEM/ram_read_addr_reg[4] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_CONTEXT_MEM/ram_read_addr_reg[4] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_CONTEXT_MEM/ram_read_addr_reg[5] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_CONTEXT_MEM/ram_read_addr_reg[5] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_CONTEXT_MEM/ram_read_addr_reg[5] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_CONTEXT_MEM/ram_read_addr_reg[5] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_CONTEXT_MEM/ram_write_addr_reg[0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_CONTEXT_MEM/ram_write_addr_reg[0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_CONTEXT_MEM/ram_write_addr_reg[0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_CONTEXT_MEM/ram_write_addr_reg[0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_CONTEXT_MEM/ram_write_addr_reg[1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_CONTEXT_MEM/ram_write_addr_reg[1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_CONTEXT_MEM/ram_write_addr_reg[1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_CONTEXT_MEM/ram_write_addr_reg[1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_CONTEXT_MEM/ram_write_addr_reg[2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_CONTEXT_MEM/ram_write_addr_reg[2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_CONTEXT_MEM/ram_write_addr_reg[2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_CONTEXT_MEM/ram_write_addr_reg[2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_CONTEXT_MEM/ram_write_addr_reg[3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_CONTEXT_MEM/ram_write_addr_reg[3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_CONTEXT_MEM/ram_write_addr_reg[3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_CONTEXT_MEM/ram_write_addr_reg[3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_CONTEXT_MEM/ram_write_addr_reg[4] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_CONTEXT_MEM/ram_write_addr_reg[4] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_CONTEXT_MEM/ram_write_addr_reg[4] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_CONTEXT_MEM/ram_write_addr_reg[4] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_CONTEXT_MEM/ram_write_addr_reg[5] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_CONTEXT_MEM/ram_write_addr_reg[5] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_CONTEXT_MEM/ram_write_addr_reg[5] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_CONTEXT_MEM/ram_write_addr_reg[5] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PARSER/blender_clk_en_reg CLK SI  setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/blender_clk_en_reg CLK SI  hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/blender_clk_en_reg CLK SE  setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/blender_clk_en_reg CLK SE  hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/i_pcmd_out_reg[0] CLK SI   setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/i_pcmd_out_reg[0] CLK SI   hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/i_pcmd_out_reg[0] CLK SE   setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/i_pcmd_out_reg[0] CLK SE   hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/i_pcmd_out_reg[1] CLK SI   setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/i_pcmd_out_reg[1] CLK SI   hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/i_pcmd_out_reg[1] CLK SE   setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/i_pcmd_out_reg[1] CLK SE   hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/i_pcmd_out_reg[2] CLK SI   setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/i_pcmd_out_reg[2] CLK SI   hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/i_pcmd_out_reg[2] CLK SE   setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/i_pcmd_out_reg[2] CLK SE   hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/i_pcmd_out_reg[3] CLK SI   setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/i_pcmd_out_reg[3] CLK SI   hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/i_pcmd_out_reg[3] CLK SE   setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/i_pcmd_out_reg[3] CLK SE   hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/i_pcmd_out_valid_reg CLK SI setup_clk_rise     c 
  I_ORCA_TOP/I_PARSER/i_pcmd_out_valid_reg CLK SI hold_clk_rise      c 
  I_ORCA_TOP/I_PARSER/i_pcmd_out_valid_reg CLK SE setup_clk_rise     c 
  I_ORCA_TOP/I_PARSER/i_pcmd_out_valid_reg CLK SE hold_clk_rise      c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[0] CLK SI        setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[0] CLK SI        hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[0] CLK SE        setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[0] CLK SE        hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[1] CLK SI        setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[1] CLK SI        hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[1] CLK SE        setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[1] CLK SE        hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[2] CLK SI        setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[2] CLK SI        hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[2] CLK SE        setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[2] CLK SE        hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[3] CLK SI        setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[3] CLK SI        hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[3] CLK SE        setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[3] CLK SE        hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[4] CLK SI        setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[4] CLK SI        hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[4] CLK SE        setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[4] CLK SE        hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[5] CLK SI        setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[5] CLK SI        hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[5] CLK SE        setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[5] CLK SE        hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[6] CLK SI        setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[6] CLK SI        hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[6] CLK SE        setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[6] CLK SE        hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[7] CLK SI        setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[7] CLK SI        hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[7] CLK SE        setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[7] CLK SE        hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[8] CLK SI        setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[8] CLK SI        hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[8] CLK SE        setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[8] CLK SE        hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[9] CLK SI        setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[9] CLK SI        hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[9] CLK SE        setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[9] CLK SE        hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[10] CLK SI       setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[10] CLK SI       hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[10] CLK SE       setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[10] CLK SE       hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[11] CLK SI       setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[11] CLK SI       hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[11] CLK SE       setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[11] CLK SE       hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[12] CLK SI       setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[12] CLK SI       hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[12] CLK SE       setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[12] CLK SE       hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[13] CLK SI       setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[13] CLK SI       hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[13] CLK SE       setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[13] CLK SE       hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[14] CLK SI       setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[14] CLK SI       hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[14] CLK SE       setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[14] CLK SE       hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[15] CLK SI       setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[15] CLK SI       hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[15] CLK SE       setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[15] CLK SE       hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[16] CLK SI       setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[16] CLK SI       hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[16] CLK SE       setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[16] CLK SE       hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[17] CLK SI       setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[17] CLK SI       hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[17] CLK SE       setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[17] CLK SE       hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[18] CLK SI       setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[18] CLK SI       hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[18] CLK SE       setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[18] CLK SE       hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[19] CLK SI       setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[19] CLK SI       hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[19] CLK SE       setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/i_reg_reg[19] CLK SE       hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[0] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[0] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[0] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[0] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[1] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[1] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[1] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[1] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[2] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[2] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[2] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[2] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[3] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[3] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[3] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[3] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[4] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[4] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[4] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[4] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[5] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[5] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[5] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[5] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[6] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[6] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[6] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[6] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[7] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[7] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[7] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[7] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[8] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[8] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[8] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[8] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[9] CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[9] CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[9] CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[9] CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[10] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[10] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[10] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[10] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[11] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[11] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[11] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[11] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[12] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[12] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[12] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[12] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[13] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[13] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[13] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[13] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[14] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[14] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[14] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[14] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[15] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[15] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[15] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[15] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[16] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[16] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[16] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[16] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[17] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[17] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[17] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[17] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[18] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[18] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[18] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[18] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[19] CLK SI     setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[19] CLK SI     hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[19] CLK SE     setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/out_bus_reg[19] CLK SE     hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/pci_w_mux_select_reg[0] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PARSER/pci_w_mux_select_reg[0] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PARSER/pci_w_mux_select_reg[0] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PARSER/pci_w_mux_select_reg[0] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PARSER/pci_w_mux_select_reg[1] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PARSER/pci_w_mux_select_reg[1] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PARSER/pci_w_mux_select_reg[1] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PARSER/pci_w_mux_select_reg[1] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PARSER/r_pcmd_out_reg[0] CLK SI   setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/r_pcmd_out_reg[0] CLK SI   hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/r_pcmd_out_reg[0] CLK SE   setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/r_pcmd_out_reg[0] CLK SE   hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/r_pcmd_out_reg[1] CLK SI   setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/r_pcmd_out_reg[1] CLK SI   hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/r_pcmd_out_reg[1] CLK SE   setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/r_pcmd_out_reg[1] CLK SE   hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/r_pcmd_out_reg[2] CLK SI   setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/r_pcmd_out_reg[2] CLK SI   hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/r_pcmd_out_reg[2] CLK SE   setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/r_pcmd_out_reg[2] CLK SE   hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/r_pcmd_out_reg[3] CLK SI   setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/r_pcmd_out_reg[3] CLK SI   hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/r_pcmd_out_reg[3] CLK SE   setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/r_pcmd_out_reg[3] CLK SE   hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/r_pcmd_out_valid_reg CLK SI setup_clk_rise     c 
  I_ORCA_TOP/I_PARSER/r_pcmd_out_valid_reg CLK SI hold_clk_rise      c 
  I_ORCA_TOP/I_PARSER/r_pcmd_out_valid_reg CLK SE setup_clk_rise     c 
  I_ORCA_TOP/I_PARSER/r_pcmd_out_valid_reg CLK SE hold_clk_rise      c 
  I_ORCA_TOP/I_PARSER/r_pcmd_reg[0] CLK SI       setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/r_pcmd_reg[0] CLK SI       hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/r_pcmd_reg[0] CLK SE       setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/r_pcmd_reg[0] CLK SE       hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/r_pcmd_reg[1] CLK SI       setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/r_pcmd_reg[1] CLK SI       hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/r_pcmd_reg[1] CLK SE       setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/r_pcmd_reg[1] CLK SE       hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/r_pcmd_reg[2] CLK SI       setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/r_pcmd_reg[2] CLK SI       hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/r_pcmd_reg[2] CLK SE       setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/r_pcmd_reg[2] CLK SE       hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/r_pcmd_reg[3] CLK SI       setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/r_pcmd_reg[3] CLK SI       hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/r_pcmd_reg[3] CLK SE       setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/r_pcmd_reg[3] CLK SE       hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/r_pcmd_valid_reg CLK SI    setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/r_pcmd_valid_reg CLK SI    hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/r_pcmd_valid_reg CLK SE    setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/r_pcmd_valid_reg CLK SE    hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/sd_w_mux_select_reg[0] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PARSER/sd_w_mux_select_reg[0] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PARSER/sd_w_mux_select_reg[0] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PARSER/sd_w_mux_select_reg[0] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PARSER/sd_w_mux_select_reg[1] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PARSER/sd_w_mux_select_reg[1] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PARSER/sd_w_mux_select_reg[1] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PARSER/sd_w_mux_select_reg[1] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PARSER/sync_pcmd_out_reg[0] CLK SI setup_clk_rise     c 
  I_ORCA_TOP/I_PARSER/sync_pcmd_out_reg[0] CLK SI hold_clk_rise      c 
  I_ORCA_TOP/I_PARSER/sync_pcmd_out_reg[0] CLK SE setup_clk_rise     c 
  I_ORCA_TOP/I_PARSER/sync_pcmd_out_reg[0] CLK SE hold_clk_rise      c 
  I_ORCA_TOP/I_PARSER/sync_pcmd_out_reg[1] CLK SI setup_clk_rise     c 
  I_ORCA_TOP/I_PARSER/sync_pcmd_out_reg[1] CLK SI hold_clk_rise      c 
  I_ORCA_TOP/I_PARSER/sync_pcmd_out_reg[1] CLK SE setup_clk_rise     c 
  I_ORCA_TOP/I_PARSER/sync_pcmd_out_reg[1] CLK SE hold_clk_rise      c 
  I_ORCA_TOP/I_PARSER/sync_pcmd_out_reg[2] CLK SI setup_clk_rise     c 
  I_ORCA_TOP/I_PARSER/sync_pcmd_out_reg[2] CLK SI hold_clk_rise      c 
  I_ORCA_TOP/I_PARSER/sync_pcmd_out_reg[2] CLK SE setup_clk_rise     c 
  I_ORCA_TOP/I_PARSER/sync_pcmd_out_reg[2] CLK SE hold_clk_rise      c 
  I_ORCA_TOP/I_PARSER/sync_pcmd_out_reg[3] CLK SI setup_clk_rise     c 
  I_ORCA_TOP/I_PARSER/sync_pcmd_out_reg[3] CLK SI hold_clk_rise      c 
  I_ORCA_TOP/I_PARSER/sync_pcmd_out_reg[3] CLK SE setup_clk_rise     c 
  I_ORCA_TOP/I_PARSER/sync_pcmd_out_reg[3] CLK SE hold_clk_rise      c 
  I_ORCA_TOP/I_PARSER/sync_pcmd_out_valid_reg CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PARSER/sync_pcmd_out_valid_reg CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PARSER/sync_pcmd_out_valid_reg CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PARSER/sync_pcmd_out_valid_reg CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PARSER/sync_pcmd_reg[0] CLK SI    setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/sync_pcmd_reg[0] CLK SI    hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/sync_pcmd_reg[0] CLK SE    setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/sync_pcmd_reg[0] CLK SE    hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/sync_pcmd_reg[1] CLK SI    setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/sync_pcmd_reg[1] CLK SI    hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/sync_pcmd_reg[1] CLK SE    setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/sync_pcmd_reg[1] CLK SE    hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/sync_pcmd_reg[2] CLK SI    setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/sync_pcmd_reg[2] CLK SI    hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/sync_pcmd_reg[2] CLK SE    setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/sync_pcmd_reg[2] CLK SE    hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/sync_pcmd_reg[3] CLK SI    setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/sync_pcmd_reg[3] CLK SI    hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/sync_pcmd_reg[3] CLK SE    setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/sync_pcmd_reg[3] CLK SE    hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/sync_pcmd_valid_reg CLK SI setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/sync_pcmd_valid_reg CLK SI hold_clk_rise       c 
  I_ORCA_TOP/I_PARSER/sync_pcmd_valid_reg CLK SE setup_clk_rise      c 
  I_ORCA_TOP/I_PARSER/sync_pcmd_valid_reg CLK SE hold_clk_rise       c 
  I_ORCA_TOP/I_PCI_CORE/U7941 A3  Y              positive_unate      c 
  I_ORCA_TOP/I_PCI_CORE/U7941 A3  Y              positive_unate      c 
  I_ORCA_TOP/I_PCI_CORE/U7944 A1  Y              negative_unate      c 
  I_ORCA_TOP/I_PCI_CORE/U7944 A1  Y              negative_unate      c 
  I_ORCA_TOP/I_PCI_CORE/U7956 A1  Y              negative_unate      c 
  I_ORCA_TOP/I_PCI_CORE/U7956 A1  Y              negative_unate      c 
  I_ORCA_TOP/I_PCI_CORE/U7956 A2  Y              negative_unate      c 
  I_ORCA_TOP/I_PCI_CORE/U7956 A2  Y              negative_unate      c 
  I_ORCA_TOP/I_PCI_CORE/U7960 A1  Y              positive_unate      c 
  I_ORCA_TOP/I_PCI_CORE/U7960 A1  Y              positive_unate      c 
  I_ORCA_TOP/I_PCI_CORE/U7960 A2  Y              positive_unate      c 
  I_ORCA_TOP/I_PCI_CORE/U7960 A2  Y              positive_unate      c 
  I_ORCA_TOP/I_PCI_CORE/U7964 A2  Y              positive_unate      c 
  I_ORCA_TOP/I_PCI_CORE/U7964 A2  Y              positive_unate      c 
  I_ORCA_TOP/I_PCI_CORE/U7966 A1  Y              negative_unate      c 
  I_ORCA_TOP/I_PCI_CORE/U7966 A1  Y              negative_unate      c 
  I_ORCA_TOP/I_PCI_CORE/U7968 A1  Y              negative_unate      c 
  I_ORCA_TOP/I_PCI_CORE/U7968 A1  Y              negative_unate      c 
  I_ORCA_TOP/I_PCI_CORE/U7968 A3  Y              negative_unate      c 
  I_ORCA_TOP/I_PCI_CORE/U7968 A3  Y              negative_unate      c 
  I_ORCA_TOP/I_PCI_CORE/U7976 A3  Y              positive_unate      c 
  I_ORCA_TOP/I_PCI_CORE/U7976 A3  Y              positive_unate      c 
  I_ORCA_TOP/I_PCI_CORE/U7976 A4  Y              positive_unate      c 
  I_ORCA_TOP/I_PCI_CORE/U7976 A4  Y              positive_unate      c 
  I_ORCA_TOP/I_PCI_CORE/U7977 A2  Y              positive_unate      c 
  I_ORCA_TOP/I_PCI_CORE/U7977 A2  Y              positive_unate      c 
  I_ORCA_TOP/I_PCI_CORE/d_out_i_bus_reg[0] CLK SI setup_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/d_out_i_bus_reg[0] CLK SI hold_clk_rise      c 
  I_ORCA_TOP/I_PCI_CORE/d_out_i_bus_reg[0] CLK SE setup_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/d_out_i_bus_reg[0] CLK SE hold_clk_rise      c 
  I_ORCA_TOP/I_PCI_CORE/d_out_i_bus_reg[1] CLK SI setup_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/d_out_i_bus_reg[1] CLK SI hold_clk_rise      c 
  I_ORCA_TOP/I_PCI_CORE/d_out_i_bus_reg[1] CLK SE setup_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/d_out_i_bus_reg[1] CLK SE hold_clk_rise      c 
  I_ORCA_TOP/I_PCI_CORE/d_out_i_bus_reg[2] CLK SI setup_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/d_out_i_bus_reg[2] CLK SI hold_clk_rise      c 
  I_ORCA_TOP/I_PCI_CORE/d_out_i_bus_reg[2] CLK SE setup_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/d_out_i_bus_reg[2] CLK SE hold_clk_rise      c 
  I_ORCA_TOP/I_PCI_CORE/d_out_i_bus_reg[3] CLK SI setup_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/d_out_i_bus_reg[3] CLK SI hold_clk_rise      c 
  I_ORCA_TOP/I_PCI_CORE/d_out_i_bus_reg[3] CLK SE setup_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/d_out_i_bus_reg[3] CLK SE hold_clk_rise      c 
  I_ORCA_TOP/I_PCI_CORE/d_out_i_bus_reg[4] CLK SI setup_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/d_out_i_bus_reg[4] CLK SI hold_clk_rise      c 
  I_ORCA_TOP/I_PCI_CORE/d_out_i_bus_reg[4] CLK SE setup_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/d_out_i_bus_reg[4] CLK SE hold_clk_rise      c 
  I_ORCA_TOP/I_PCI_CORE/d_out_i_bus_reg[5] CLK SI setup_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/d_out_i_bus_reg[5] CLK SI hold_clk_rise      c 
  I_ORCA_TOP/I_PCI_CORE/d_out_i_bus_reg[5] CLK SE setup_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/d_out_i_bus_reg[5] CLK SE hold_clk_rise      c 
  I_ORCA_TOP/I_PCI_CORE/d_out_i_bus_reg[6] CLK SI setup_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/d_out_i_bus_reg[6] CLK SI hold_clk_rise      c 
  I_ORCA_TOP/I_PCI_CORE/d_out_i_bus_reg[6] CLK SE setup_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/d_out_i_bus_reg[6] CLK SE hold_clk_rise      c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[0] CLK SI setup_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[0] CLK SI hold_clk_rise      c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[0] CLK SE setup_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[0] CLK SE hold_clk_rise      c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[1] CLK SI setup_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[1] CLK SI hold_clk_rise      c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[1] CLK SE setup_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[1] CLK SE hold_clk_rise      c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[2] CLK SI setup_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[2] CLK SI hold_clk_rise      c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[2] CLK SE setup_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[2] CLK SE hold_clk_rise      c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[3] CLK SI setup_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[3] CLK SI hold_clk_rise      c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[3] CLK SE setup_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[3] CLK SE hold_clk_rise      c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[4] CLK SI setup_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[4] CLK SI hold_clk_rise      c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[4] CLK SE setup_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[4] CLK SE hold_clk_rise      c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[5] CLK SI setup_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[5] CLK SI hold_clk_rise      c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[5] CLK SE setup_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[5] CLK SE hold_clk_rise      c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[6] CLK SI setup_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[6] CLK SI hold_clk_rise      c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[6] CLK SE setup_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[6] CLK SE hold_clk_rise      c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[7] CLK SI setup_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[7] CLK SI hold_clk_rise      c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[7] CLK SE setup_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[7] CLK SE hold_clk_rise      c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[8] CLK SI setup_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[8] CLK SI hold_clk_rise      c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[8] CLK SE setup_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[8] CLK SE hold_clk_rise      c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[9] CLK SI setup_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[9] CLK SI hold_clk_rise      c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[9] CLK SE setup_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[9] CLK SE hold_clk_rise      c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[10] CLK SI setup_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[10] CLK SI hold_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[10] CLK SE setup_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[10] CLK SE hold_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[11] CLK SI setup_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[11] CLK SI hold_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[11] CLK SE setup_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[11] CLK SE hold_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[12] CLK SI setup_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[12] CLK SI hold_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[12] CLK SE setup_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[12] CLK SE hold_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[13] CLK SI setup_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[13] CLK SI hold_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[13] CLK SE setup_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[13] CLK SE hold_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[14] CLK SI setup_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[14] CLK SI hold_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[14] CLK SE setup_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[14] CLK SE hold_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[15] CLK SI setup_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[15] CLK SI hold_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[15] CLK SE setup_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[15] CLK SE hold_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[16] CLK SI setup_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[16] CLK SI hold_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[16] CLK SE setup_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[16] CLK SE hold_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[17] CLK SI setup_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[17] CLK SI hold_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[17] CLK SE setup_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[17] CLK SE hold_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[18] CLK SI setup_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[18] CLK SI hold_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[18] CLK SE setup_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[18] CLK SE hold_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[19] CLK SI setup_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[19] CLK SI hold_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[19] CLK SE setup_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[19] CLK SE hold_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[20] CLK SI setup_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[20] CLK SI hold_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[20] CLK SE setup_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[20] CLK SE hold_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[21] CLK SI setup_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[21] CLK SI hold_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[21] CLK SE setup_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[21] CLK SE hold_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[22] CLK SI setup_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[22] CLK SI hold_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[22] CLK SE setup_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[22] CLK SE hold_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[0][0] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[0][0] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[0][0] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[0][0] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[0][1] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[0][1] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[0][1] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[0][1] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[0][2] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[0][2] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[0][2] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[0][2] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[0][3] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[0][3] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[0][3] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[0][3] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[0][4] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[0][4] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[0][4] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[0][4] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[0][5] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[0][5] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[0][5] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[0][5] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[0][6] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[0][6] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[0][6] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[0][6] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[0][7] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[0][7] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[0][7] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[0][7] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[0][8] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[0][8] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[0][8] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[0][8] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[0][9] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[0][9] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[0][9] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[0][9] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[0][10] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[0][10] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[0][10] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[0][10] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[0][11] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[0][11] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[0][11] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[0][11] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[0][12] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[0][12] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[0][12] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[0][12] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[0][13] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[0][13] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[0][13] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[0][13] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[0][14] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[0][14] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[0][14] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[0][14] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[0][15] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[0][15] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[0][15] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[0][15] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[1][0] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[1][0] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[1][0] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[1][0] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[1][1] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[1][1] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[1][1] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[1][1] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[1][2] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[1][2] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[1][2] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[1][2] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[1][3] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[1][3] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[1][3] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[1][3] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[1][4] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[1][4] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[1][4] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[1][4] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[1][5] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[1][5] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[1][5] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[1][5] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[1][6] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[1][6] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[1][6] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[1][6] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[1][7] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[1][7] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[1][7] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[1][7] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[1][8] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[1][8] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[1][8] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[1][8] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[1][9] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[1][9] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[1][9] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[1][9] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[1][10] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[1][10] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[1][10] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[1][10] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[1][11] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[1][11] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[1][11] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[1][11] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[1][12] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[1][12] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[1][12] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[1][12] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[1][13] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[1][13] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[1][13] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[1][13] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[1][14] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[1][14] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[1][14] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[1][14] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[1][15] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[1][15] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[1][15] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[1][15] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[2][0] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[2][0] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[2][0] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[2][0] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[2][1] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[2][1] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[2][1] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[2][1] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[2][2] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[2][2] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[2][2] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[2][2] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[2][3] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[2][3] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[2][3] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[2][3] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[2][4] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[2][4] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[2][4] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[2][4] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[2][5] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[2][5] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[2][5] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[2][5] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[2][6] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[2][6] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[2][6] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[2][6] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[2][7] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[2][7] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[2][7] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[2][7] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[2][8] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[2][8] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[2][8] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[2][8] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[2][9] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[2][9] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[2][9] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[2][9] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[2][10] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[2][10] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[2][10] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[2][10] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[2][11] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[2][11] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[2][11] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[2][11] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[2][12] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[2][12] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[2][12] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[2][12] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[2][13] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[2][13] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[2][13] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[2][13] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[2][14] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[2][14] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[2][14] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[2][14] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[2][15] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[2][15] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[2][15] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[2][15] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[3][0] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[3][0] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[3][0] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[3][0] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[3][1] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[3][1] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[3][1] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[3][1] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[3][2] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[3][2] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[3][2] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[3][2] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[3][3] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[3][3] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[3][3] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[3][3] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[3][4] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[3][4] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[3][4] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[3][4] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[3][5] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[3][5] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[3][5] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[3][5] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[3][6] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[3][6] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[3][6] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[3][6] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[3][7] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[3][7] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[3][7] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[3][7] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[3][8] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[3][8] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[3][8] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[3][8] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[3][9] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[3][9] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[3][9] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[3][9] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[3][10] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[3][10] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[3][10] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[3][10] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[3][11] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[3][11] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[3][11] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[3][11] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[3][12] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[3][12] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[3][12] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[3][12] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[3][13] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[3][13] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[3][13] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[3][13] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[3][14] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[3][14] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[3][14] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[3][14] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[3][15] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[3][15] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[3][15] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[3][15] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[4][0] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[4][0] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[4][0] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[4][0] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[4][1] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[4][1] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[4][1] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[4][1] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[4][2] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[4][2] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[4][2] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[4][2] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[4][3] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[4][3] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[4][3] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[4][3] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[4][4] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[4][4] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[4][4] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[4][4] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[4][5] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[4][5] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[4][5] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[4][5] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[4][6] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[4][6] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[4][6] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[4][6] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[4][7] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[4][7] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[4][7] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[4][7] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[4][8] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[4][8] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[4][8] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[4][8] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[4][9] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[4][9] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[4][9] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[4][9] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[4][10] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[4][10] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[4][10] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[4][10] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[4][11] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[4][11] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[4][11] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[4][11] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[4][12] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[4][12] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[4][12] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[4][12] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[4][13] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[4][13] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[4][13] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[4][13] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[4][14] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[4][14] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[4][14] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[4][14] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[4][15] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[4][15] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[4][15] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[4][15] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[5][0] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[5][0] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[5][0] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[5][0] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[5][1] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[5][1] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[5][1] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[5][1] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[5][2] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[5][2] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[5][2] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[5][2] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[5][3] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[5][3] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[5][3] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[5][3] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[5][4] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[5][4] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[5][4] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[5][4] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[5][5] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[5][5] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[5][5] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[5][5] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[5][6] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[5][6] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[5][6] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[5][6] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[5][7] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[5][7] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[5][7] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[5][7] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[5][8] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[5][8] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[5][8] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[5][8] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[5][9] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[5][9] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[5][9] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[5][9] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[5][10] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[5][10] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[5][10] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[5][10] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[5][11] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[5][11] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[5][11] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[5][11] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[5][12] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[5][12] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[5][12] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[5][12] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[5][13] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[5][13] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[5][13] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[5][13] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[5][14] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[5][14] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[5][14] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[5][14] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[5][15] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[5][15] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[5][15] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[5][15] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[6][0] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[6][0] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[6][0] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[6][0] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[6][1] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[6][1] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[6][1] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[6][1] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[6][2] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[6][2] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[6][2] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[6][2] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[6][3] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[6][3] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[6][3] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[6][3] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[6][4] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[6][4] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[6][4] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[6][4] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[6][5] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[6][5] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[6][5] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[6][5] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[6][6] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[6][6] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[6][6] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[6][6] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[6][7] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[6][7] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[6][7] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[6][7] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[6][8] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[6][8] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[6][8] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[6][8] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[6][9] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[6][9] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[6][9] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[6][9] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[6][10] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[6][10] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[6][10] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[6][10] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[6][11] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[6][11] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[6][11] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[6][11] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[6][12] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[6][12] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[6][12] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[6][12] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[6][13] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[6][13] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[6][13] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[6][13] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[6][14] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[6][14] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[6][14] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[6][14] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[6][15] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[6][15] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[6][15] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[6][15] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[7][0] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[7][0] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[7][0] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[7][0] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[7][1] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[7][1] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[7][1] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[7][1] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[7][2] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[7][2] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[7][2] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[7][2] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[7][3] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[7][3] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[7][3] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[7][3] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[7][4] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[7][4] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[7][4] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[7][4] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[7][5] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[7][5] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[7][5] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[7][5] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[7][6] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[7][6] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[7][6] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[7][6] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[7][7] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[7][7] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[7][7] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[7][7] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[7][8] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[7][8] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[7][8] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[7][8] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[7][9] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[7][9] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[7][9] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[7][9] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[7][10] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[7][10] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[7][10] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[7][10] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[7][11] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[7][11] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[7][11] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[7][11] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[7][12] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[7][12] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[7][12] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[7][12] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[7][13] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[7][13] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[7][13] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[7][13] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[7][14] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[7][14] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[7][14] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[7][14] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[7][15] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[7][15] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[7][15] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[7][15] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[8][0] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[8][0] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[8][0] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[8][0] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[8][1] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[8][1] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[8][1] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[8][1] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[8][2] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[8][2] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[8][2] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[8][2] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[8][3] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[8][3] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[8][3] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[8][3] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[8][4] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[8][4] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[8][4] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[8][4] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[8][5] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[8][5] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[8][5] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[8][5] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[8][6] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[8][6] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[8][6] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[8][6] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[8][7] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[8][7] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[8][7] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[8][7] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[8][8] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[8][8] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[8][8] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[8][8] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[8][9] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[8][9] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[8][9] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[8][9] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[8][10] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[8][10] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[8][10] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[8][10] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[8][11] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[8][11] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[8][11] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[8][11] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[8][12] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[8][12] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[8][12] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[8][12] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[8][13] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[8][13] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[8][13] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[8][13] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[8][14] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[8][14] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[8][14] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[8][14] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[8][15] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[8][15] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[8][15] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[8][15] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[9][0] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[9][0] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[9][0] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[9][0] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[9][1] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[9][1] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[9][1] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[9][1] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[9][2] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[9][2] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[9][2] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[9][2] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[9][3] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[9][3] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[9][3] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[9][3] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[9][4] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[9][4] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[9][4] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[9][4] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[9][5] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[9][5] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[9][5] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[9][5] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[9][6] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[9][6] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[9][6] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[9][6] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[9][7] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[9][7] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[9][7] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[9][7] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[9][8] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[9][8] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[9][8] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[9][8] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[9][9] CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[9][9] CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[9][9] CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[9][9] CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[9][10] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[9][10] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[9][10] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[9][10] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[9][11] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[9][11] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[9][11] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[9][11] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[9][12] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[9][12] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[9][12] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[9][12] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[9][13] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[9][13] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[9][13] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[9][13] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[9][14] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[9][14] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[9][14] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[9][14] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[9][15] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[9][15] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[9][15] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[9][15] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[10][0] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[10][0] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[10][0] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[10][0] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[10][1] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[10][1] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[10][1] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[10][1] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[10][2] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[10][2] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[10][2] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[10][2] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[10][3] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[10][3] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[10][3] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[10][3] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[10][4] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[10][4] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[10][4] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[10][4] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[10][5] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[10][5] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[10][5] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[10][5] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[10][6] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[10][6] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[10][6] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[10][6] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[10][7] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[10][7] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[10][7] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[10][7] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[10][8] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[10][8] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[10][8] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[10][8] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[10][9] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[10][9] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[10][9] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[10][9] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[10][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[10][10] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[10][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[10][10] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[10][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[10][11] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[10][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[10][11] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[10][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[10][12] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[10][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[10][12] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[10][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[10][13] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[10][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[10][13] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[10][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[10][14] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[10][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[10][14] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[10][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[10][15] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[10][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[10][15] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[11][0] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[11][0] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[11][0] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[11][0] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[11][1] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[11][1] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[11][1] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[11][1] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[11][2] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[11][2] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[11][2] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[11][2] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[11][3] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[11][3] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[11][3] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[11][3] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[11][4] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[11][4] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[11][4] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[11][4] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[11][5] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[11][5] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[11][5] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[11][5] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[11][6] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[11][6] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[11][6] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[11][6] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[11][7] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[11][7] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[11][7] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[11][7] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[11][8] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[11][8] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[11][8] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[11][8] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[11][9] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[11][9] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[11][9] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[11][9] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[11][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[11][10] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[11][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[11][10] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[11][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[11][11] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[11][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[11][11] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[11][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[11][12] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[11][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[11][12] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[11][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[11][13] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[11][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[11][13] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[11][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[11][14] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[11][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[11][14] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[11][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[11][15] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[11][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[11][15] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[12][0] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[12][0] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[12][0] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[12][0] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[12][1] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[12][1] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[12][1] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[12][1] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[12][2] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[12][2] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[12][2] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[12][2] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[12][3] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[12][3] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[12][3] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[12][3] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[12][4] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[12][4] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[12][4] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[12][4] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[12][5] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[12][5] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[12][5] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[12][5] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[12][6] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[12][6] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[12][6] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[12][6] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[12][7] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[12][7] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[12][7] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[12][7] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[12][8] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[12][8] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[12][8] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[12][8] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[12][9] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[12][9] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[12][9] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[12][9] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[12][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[12][10] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[12][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[12][10] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[12][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[12][11] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[12][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[12][11] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[12][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[12][12] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[12][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[12][12] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[12][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[12][13] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[12][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[12][13] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[12][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[12][14] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[12][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[12][14] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[12][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[12][15] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[12][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[12][15] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[13][0] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[13][0] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[13][0] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[13][0] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[13][1] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[13][1] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[13][1] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[13][1] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[13][2] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[13][2] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[13][2] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[13][2] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[13][3] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[13][3] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[13][3] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[13][3] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[13][4] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[13][4] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[13][4] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[13][4] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[13][5] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[13][5] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[13][5] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[13][5] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[13][6] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[13][6] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[13][6] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[13][6] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[13][7] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[13][7] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[13][7] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[13][7] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[13][8] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[13][8] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[13][8] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[13][8] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[13][9] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[13][9] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[13][9] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[13][9] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[13][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[13][10] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[13][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[13][10] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[13][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[13][11] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[13][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[13][11] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[13][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[13][12] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[13][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[13][12] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[13][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[13][13] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[13][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[13][13] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[13][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[13][14] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[13][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[13][14] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[13][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[13][15] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[13][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[13][15] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[14][0] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[14][0] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[14][0] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[14][0] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[14][1] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[14][1] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[14][1] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[14][1] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[14][2] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[14][2] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[14][2] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[14][2] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[14][3] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[14][3] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[14][3] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[14][3] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[14][4] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[14][4] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[14][4] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[14][4] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[14][5] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[14][5] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[14][5] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[14][5] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[14][6] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[14][6] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[14][6] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[14][6] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[14][7] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[14][7] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[14][7] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[14][7] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[14][8] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[14][8] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[14][8] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[14][8] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[14][9] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[14][9] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[14][9] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[14][9] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[14][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[14][10] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[14][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[14][10] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[14][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[14][11] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[14][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[14][11] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[14][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[14][12] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[14][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[14][12] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[14][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[14][13] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[14][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[14][13] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[14][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[14][14] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[14][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[14][14] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[14][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[14][15] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[14][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[14][15] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[15][0] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[15][0] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[15][0] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[15][0] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[15][1] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[15][1] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[15][1] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[15][1] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[15][2] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[15][2] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[15][2] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[15][2] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[15][3] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[15][3] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[15][3] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[15][3] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[15][4] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[15][4] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[15][4] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[15][4] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[15][5] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[15][5] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[15][5] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[15][5] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[15][6] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[15][6] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[15][6] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[15][6] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[15][7] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[15][7] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[15][7] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[15][7] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[15][8] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[15][8] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[15][8] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[15][8] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[15][9] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[15][9] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[15][9] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[15][9] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[15][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[15][10] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[15][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[15][10] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[15][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[15][11] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[15][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[15][11] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[15][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[15][12] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[15][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[15][12] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[15][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[15][13] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[15][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[15][13] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[15][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[15][14] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[15][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[15][14] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[15][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[15][15] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[15][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[15][15] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[16][0] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[16][0] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[16][0] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[16][0] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[16][1] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[16][1] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[16][1] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[16][1] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[16][2] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[16][2] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[16][2] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[16][2] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[16][3] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[16][3] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[16][3] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[16][3] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[16][4] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[16][4] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[16][4] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[16][4] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[16][5] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[16][5] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[16][5] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[16][5] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[16][6] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[16][6] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[16][6] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[16][6] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[16][7] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[16][7] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[16][7] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[16][7] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[16][8] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[16][8] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[16][8] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[16][8] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[16][9] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[16][9] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[16][9] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[16][9] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[16][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[16][10] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[16][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[16][10] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[16][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[16][11] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[16][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[16][11] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[16][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[16][12] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[16][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[16][12] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[16][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[16][13] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[16][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[16][13] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[16][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[16][14] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[16][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[16][14] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[16][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[16][15] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[16][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[16][15] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[17][0] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[17][0] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[17][0] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[17][0] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[17][1] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[17][1] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[17][1] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[17][1] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[17][2] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[17][2] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[17][2] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[17][2] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[17][3] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[17][3] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[17][3] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[17][3] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[17][4] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[17][4] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[17][4] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[17][4] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[17][5] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[17][5] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[17][5] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[17][5] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[17][6] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[17][6] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[17][6] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[17][6] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[17][7] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[17][7] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[17][7] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[17][7] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[17][8] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[17][8] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[17][8] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[17][8] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[17][9] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[17][9] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[17][9] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[17][9] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[17][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[17][10] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[17][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[17][10] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[17][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[17][11] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[17][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[17][11] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[17][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[17][12] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[17][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[17][12] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[17][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[17][13] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[17][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[17][13] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[17][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[17][14] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[17][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[17][14] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[17][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[17][15] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[17][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[17][15] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[18][0] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[18][0] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[18][0] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[18][0] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[18][1] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[18][1] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[18][1] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[18][1] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[18][2] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[18][2] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[18][2] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[18][2] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[18][3] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[18][3] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[18][3] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[18][3] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[18][4] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[18][4] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[18][4] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[18][4] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[18][5] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[18][5] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[18][5] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[18][5] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[18][6] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[18][6] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[18][6] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[18][6] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[18][7] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[18][7] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[18][7] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[18][7] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[18][8] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[18][8] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[18][8] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[18][8] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[18][9] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[18][9] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[18][9] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[18][9] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[18][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[18][10] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[18][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[18][10] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[18][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[18][11] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[18][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[18][11] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[18][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[18][12] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[18][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[18][12] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[18][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[18][13] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[18][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[18][13] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[18][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[18][14] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[18][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[18][14] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[18][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[18][15] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[18][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[18][15] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[19][0] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[19][0] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[19][0] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[19][0] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[19][1] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[19][1] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[19][1] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[19][1] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[19][2] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[19][2] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[19][2] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[19][2] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[19][3] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[19][3] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[19][3] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[19][3] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[19][4] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[19][4] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[19][4] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[19][4] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[19][5] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[19][5] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[19][5] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[19][5] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[19][6] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[19][6] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[19][6] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[19][6] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[19][7] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[19][7] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[19][7] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[19][7] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[19][8] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[19][8] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[19][8] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[19][8] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[19][9] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[19][9] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[19][9] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[19][9] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[19][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[19][10] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[19][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[19][10] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[19][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[19][11] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[19][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[19][11] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[19][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[19][12] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[19][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[19][12] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[19][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[19][13] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[19][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[19][13] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[19][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[19][14] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[19][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[19][14] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[19][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[19][15] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[19][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[19][15] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[20][0] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[20][0] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[20][0] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[20][0] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[20][1] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[20][1] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[20][1] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[20][1] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[20][2] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[20][2] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[20][2] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[20][2] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[20][3] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[20][3] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[20][3] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[20][3] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[20][4] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[20][4] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[20][4] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[20][4] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[20][5] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[20][5] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[20][5] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[20][5] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[20][6] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[20][6] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[20][6] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[20][6] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[20][7] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[20][7] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[20][7] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[20][7] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[20][8] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[20][8] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[20][8] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[20][8] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[20][9] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[20][9] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[20][9] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[20][9] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[20][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[20][10] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[20][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[20][10] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[20][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[20][11] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[20][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[20][11] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[20][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[20][12] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[20][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[20][12] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[20][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[20][13] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[20][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[20][13] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[20][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[20][14] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[20][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[20][14] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[20][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[20][15] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[20][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[20][15] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[21][0] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[21][0] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[21][0] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[21][0] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[21][1] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[21][1] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[21][1] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[21][1] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[21][2] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[21][2] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[21][2] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[21][2] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[21][3] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[21][3] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[21][3] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[21][3] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[21][4] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[21][4] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[21][4] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[21][4] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[21][5] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[21][5] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[21][5] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[21][5] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[21][6] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[21][6] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[21][6] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[21][6] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[21][7] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[21][7] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[21][7] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[21][7] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[21][8] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[21][8] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[21][8] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[21][8] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[21][9] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[21][9] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[21][9] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[21][9] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[21][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[21][10] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[21][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[21][10] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[21][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[21][11] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[21][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[21][11] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[21][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[21][12] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[21][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[21][12] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[21][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[21][13] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[21][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[21][13] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[21][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[21][14] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[21][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[21][14] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[21][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[21][15] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[21][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[21][15] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[22][0] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[22][0] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[22][0] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[22][0] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[22][1] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[22][1] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[22][1] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[22][1] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[22][2] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[22][2] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[22][2] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[22][2] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[22][3] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[22][3] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[22][3] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[22][3] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[22][4] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[22][4] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[22][4] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[22][4] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[22][5] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[22][5] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[22][5] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[22][5] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[22][6] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[22][6] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[22][6] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[22][6] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[22][7] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[22][7] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[22][7] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[22][7] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[22][8] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[22][8] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[22][8] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[22][8] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[22][9] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[22][9] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[22][9] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[22][9] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[22][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[22][10] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[22][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[22][10] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[22][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[22][11] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[22][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[22][11] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[22][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[22][12] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[22][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[22][12] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[22][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[22][13] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[22][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[22][13] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[22][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[22][14] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[22][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[22][14] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[22][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[22][15] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[22][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[22][15] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[23][0] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[23][0] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[23][0] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[23][0] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[23][1] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[23][1] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[23][1] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[23][1] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[23][2] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[23][2] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[23][2] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[23][2] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[23][3] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[23][3] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[23][3] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[23][3] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[23][4] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[23][4] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[23][4] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[23][4] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[23][5] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[23][5] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[23][5] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[23][5] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[23][6] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[23][6] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[23][6] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[23][6] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[23][7] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[23][7] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[23][7] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[23][7] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[23][8] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[23][8] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[23][8] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[23][8] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[23][9] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[23][9] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[23][9] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[23][9] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[23][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[23][10] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[23][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[23][10] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[23][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[23][11] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[23][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[23][11] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[23][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[23][12] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[23][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[23][12] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[23][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[23][13] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[23][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[23][13] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[23][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[23][14] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[23][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[23][14] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[23][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[23][15] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[23][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[23][15] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[24][0] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[24][0] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[24][0] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[24][0] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[24][1] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[24][1] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[24][1] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[24][1] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[24][2] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[24][2] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[24][2] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[24][2] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[24][3] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[24][3] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[24][3] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[24][3] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[24][4] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[24][4] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[24][4] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[24][4] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[24][5] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[24][5] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[24][5] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[24][5] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[24][6] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[24][6] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[24][6] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[24][6] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[24][7] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[24][7] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[24][7] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[24][7] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[24][8] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[24][8] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[24][8] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[24][8] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[24][9] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[24][9] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[24][9] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[24][9] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[24][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[24][10] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[24][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[24][10] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[24][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[24][11] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[24][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[24][11] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[24][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[24][12] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[24][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[24][12] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[24][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[24][13] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[24][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[24][13] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[24][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[24][14] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[24][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[24][14] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[24][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[24][15] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[24][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[24][15] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[25][0] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[25][0] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[25][0] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[25][0] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[25][1] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[25][1] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[25][1] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[25][1] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[25][2] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[25][2] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[25][2] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[25][2] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[25][3] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[25][3] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[25][3] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[25][3] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[25][4] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[25][4] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[25][4] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[25][4] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[25][5] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[25][5] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[25][5] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[25][5] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[25][6] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[25][6] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[25][6] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[25][6] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[25][7] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[25][7] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[25][7] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[25][7] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[25][8] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[25][8] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[25][8] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[25][8] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[25][9] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[25][9] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[25][9] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[25][9] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[25][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[25][10] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[25][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[25][10] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[25][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[25][11] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[25][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[25][11] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[25][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[25][12] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[25][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[25][12] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[25][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[25][13] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[25][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[25][13] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[25][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[25][14] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[25][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[25][14] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[25][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[25][15] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[25][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[25][15] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[26][0] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[26][0] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[26][0] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[26][0] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[26][1] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[26][1] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[26][1] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[26][1] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[26][2] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[26][2] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[26][2] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[26][2] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[26][3] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[26][3] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[26][3] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[26][3] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[26][4] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[26][4] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[26][4] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[26][4] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[26][5] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[26][5] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[26][5] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[26][5] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[26][6] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[26][6] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[26][6] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[26][6] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[26][7] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[26][7] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[26][7] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[26][7] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[26][8] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[26][8] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[26][8] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[26][8] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[26][9] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[26][9] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[26][9] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[26][9] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[26][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[26][10] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[26][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[26][10] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[26][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[26][11] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[26][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[26][11] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[26][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[26][12] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[26][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[26][12] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[26][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[26][13] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[26][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[26][13] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[26][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[26][14] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[26][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[26][14] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[26][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[26][15] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[26][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[26][15] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[27][0] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[27][0] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[27][0] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[27][0] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[27][1] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[27][1] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[27][1] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[27][1] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[27][2] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[27][2] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[27][2] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[27][2] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[27][3] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[27][3] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[27][3] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[27][3] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[27][4] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[27][4] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[27][4] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[27][4] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[27][5] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[27][5] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[27][5] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[27][5] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[27][6] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[27][6] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[27][6] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[27][6] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[27][7] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[27][7] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[27][7] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[27][7] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[27][8] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[27][8] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[27][8] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[27][8] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[27][9] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[27][9] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[27][9] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[27][9] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[27][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[27][10] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[27][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[27][10] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[27][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[27][11] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[27][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[27][11] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[27][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[27][12] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[27][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[27][12] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[27][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[27][13] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[27][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[27][13] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[27][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[27][14] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[27][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[27][14] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[27][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[27][15] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[27][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[27][15] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[28][0] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[28][0] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[28][0] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[28][0] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[28][1] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[28][1] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[28][1] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[28][1] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[28][2] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[28][2] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[28][2] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[28][2] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[28][3] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[28][3] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[28][3] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[28][3] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[28][4] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[28][4] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[28][4] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[28][4] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[28][5] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[28][5] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[28][5] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[28][5] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[28][6] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[28][6] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[28][6] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[28][6] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[28][7] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[28][7] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[28][7] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[28][7] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[28][8] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[28][8] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[28][8] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[28][8] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[28][9] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[28][9] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[28][9] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[28][9] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[28][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[28][10] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[28][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[28][10] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[28][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[28][11] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[28][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[28][11] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[28][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[28][12] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[28][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[28][12] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[28][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[28][13] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[28][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[28][13] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[28][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[28][14] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[28][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[28][14] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[28][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[28][15] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[28][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[28][15] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[29][0] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[29][0] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[29][0] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[29][0] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[29][1] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[29][1] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[29][1] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[29][1] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[29][2] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[29][2] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[29][2] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[29][2] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[29][3] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[29][3] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[29][3] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[29][3] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[29][4] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[29][4] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[29][4] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[29][4] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[29][5] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[29][5] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[29][5] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[29][5] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[29][6] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[29][6] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[29][6] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[29][6] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[29][7] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[29][7] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[29][7] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[29][7] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[29][8] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[29][8] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[29][8] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[29][8] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[29][9] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[29][9] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[29][9] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[29][9] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[29][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[29][10] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[29][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[29][10] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[29][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[29][11] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[29][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[29][11] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[29][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[29][12] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[29][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[29][12] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[29][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[29][13] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[29][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[29][13] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[29][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[29][14] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[29][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[29][14] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[29][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[29][15] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[29][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[29][15] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[30][0] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[30][0] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[30][0] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[30][0] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[30][1] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[30][1] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[30][1] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[30][1] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[30][2] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[30][2] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[30][2] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[30][2] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[30][3] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[30][3] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[30][3] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[30][3] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[30][4] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[30][4] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[30][4] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[30][4] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[30][5] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[30][5] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[30][5] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[30][5] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[30][6] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[30][6] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[30][6] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[30][6] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[30][7] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[30][7] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[30][7] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[30][7] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[30][8] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[30][8] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[30][8] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[30][8] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[30][9] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[30][9] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[30][9] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[30][9] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[30][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[30][10] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[30][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[30][10] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[30][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[30][11] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[30][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[30][11] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[30][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[30][12] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[30][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[30][12] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[30][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[30][13] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[30][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[30][13] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[30][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[30][14] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[30][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[30][14] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[30][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[30][15] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[30][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[30][15] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[31][0] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[31][0] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[31][0] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[31][0] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[31][1] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[31][1] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[31][1] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[31][1] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[31][2] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[31][2] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[31][2] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[31][2] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[31][3] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[31][3] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[31][3] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[31][3] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[31][4] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[31][4] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[31][4] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[31][4] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[31][5] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[31][5] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[31][5] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[31][5] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[31][6] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[31][6] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[31][6] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[31][6] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[31][7] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[31][7] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[31][7] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[31][7] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[31][8] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[31][8] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[31][8] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[31][8] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[31][9] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[31][9] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[31][9] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[31][9] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[31][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[31][10] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[31][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[31][10] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[31][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[31][11] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[31][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[31][11] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[31][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[31][12] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[31][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[31][12] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[31][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[31][13] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[31][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[31][13] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[31][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[31][14] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[31][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[31][14] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[31][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[31][15] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[31][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[31][15] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[32][0] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[32][0] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[32][0] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[32][0] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[32][1] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[32][1] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[32][1] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[32][1] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[32][2] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[32][2] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[32][2] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[32][2] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[32][3] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[32][3] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[32][3] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[32][3] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[32][4] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[32][4] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[32][4] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[32][4] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[32][5] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[32][5] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[32][5] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[32][5] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[32][6] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[32][6] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[32][6] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[32][6] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[32][7] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[32][7] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[32][7] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[32][7] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[32][8] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[32][8] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[32][8] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[32][8] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[32][9] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[32][9] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[32][9] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[32][9] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[32][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[32][10] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[32][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[32][10] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[32][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[32][11] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[32][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[32][11] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[32][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[32][12] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[32][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[32][12] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[32][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[32][13] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[32][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[32][13] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[32][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[32][14] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[32][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[32][14] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[32][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[32][15] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[32][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[32][15] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[33][0] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[33][0] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[33][0] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[33][0] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[33][1] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[33][1] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[33][1] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[33][1] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[33][2] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[33][2] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[33][2] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[33][2] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[33][3] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[33][3] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[33][3] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[33][3] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[33][4] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[33][4] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[33][4] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[33][4] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[33][5] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[33][5] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[33][5] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[33][5] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[33][6] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[33][6] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[33][6] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[33][6] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[33][7] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[33][7] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[33][7] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[33][7] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[33][8] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[33][8] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[33][8] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[33][8] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[33][9] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[33][9] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[33][9] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[33][9] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[33][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[33][10] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[33][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[33][10] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[33][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[33][11] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[33][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[33][11] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[33][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[33][12] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[33][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[33][12] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[33][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[33][13] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[33][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[33][13] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[33][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[33][14] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[33][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[33][14] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[33][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[33][15] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[33][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[33][15] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[34][0] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[34][0] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[34][0] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[34][0] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[34][1] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[34][1] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[34][1] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[34][1] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[34][2] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[34][2] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[34][2] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[34][2] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[34][3] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[34][3] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[34][3] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[34][3] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[34][4] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[34][4] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[34][4] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[34][4] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[34][5] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[34][5] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[34][5] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[34][5] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[34][6] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[34][6] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[34][6] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[34][6] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[34][7] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[34][7] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[34][7] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[34][7] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[34][8] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[34][8] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[34][8] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[34][8] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[34][9] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[34][9] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[34][9] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[34][9] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[34][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[34][10] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[34][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[34][10] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[34][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[34][11] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[34][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[34][11] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[34][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[34][12] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[34][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[34][12] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[34][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[34][13] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[34][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[34][13] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[34][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[34][14] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[34][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[34][14] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[34][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[34][15] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[34][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[34][15] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[35][0] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[35][0] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[35][0] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[35][0] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[35][1] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[35][1] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[35][1] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[35][1] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[35][2] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[35][2] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[35][2] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[35][2] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[35][3] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[35][3] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[35][3] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[35][3] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[35][4] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[35][4] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[35][4] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[35][4] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[35][5] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[35][5] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[35][5] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[35][5] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[35][6] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[35][6] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[35][6] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[35][6] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[35][7] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[35][7] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[35][7] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[35][7] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[35][8] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[35][8] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[35][8] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[35][8] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[35][9] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[35][9] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[35][9] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[35][9] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[35][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[35][10] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[35][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[35][10] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[35][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[35][11] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[35][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[35][11] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[35][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[35][12] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[35][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[35][12] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[35][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[35][13] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[35][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[35][13] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[35][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[35][14] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[35][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[35][14] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[35][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[35][15] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[35][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[35][15] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[36][0] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[36][0] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[36][0] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[36][0] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[36][1] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[36][1] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[36][1] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[36][1] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[36][2] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[36][2] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[36][2] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[36][2] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[36][3] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[36][3] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[36][3] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[36][3] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[36][4] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[36][4] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[36][4] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[36][4] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[36][5] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[36][5] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[36][5] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[36][5] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[36][6] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[36][6] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[36][6] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[36][6] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[36][7] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[36][7] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[36][7] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[36][7] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[36][8] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[36][8] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[36][8] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[36][8] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[36][9] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[36][9] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[36][9] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[36][9] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[36][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[36][10] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[36][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[36][10] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[36][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[36][11] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[36][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[36][11] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[36][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[36][12] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[36][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[36][12] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[36][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[36][13] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[36][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[36][13] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[36][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[36][14] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[36][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[36][14] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[36][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[36][15] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[36][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[36][15] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[37][0] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[37][0] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[37][0] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[37][0] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[37][1] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[37][1] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[37][1] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[37][1] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[37][2] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[37][2] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[37][2] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[37][2] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[37][3] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[37][3] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[37][3] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[37][3] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[37][4] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[37][4] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[37][4] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[37][4] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[37][5] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[37][5] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[37][5] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[37][5] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[37][6] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[37][6] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[37][6] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[37][6] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[37][7] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[37][7] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[37][7] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[37][7] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[37][8] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[37][8] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[37][8] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[37][8] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[37][9] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[37][9] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[37][9] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[37][9] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[37][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[37][10] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[37][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[37][10] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[37][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[37][11] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[37][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[37][11] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[37][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[37][12] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[37][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[37][12] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[37][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[37][13] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[37][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[37][13] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[37][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[37][14] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[37][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[37][14] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[37][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[37][15] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[37][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[37][15] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[38][0] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[38][0] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[38][0] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[38][0] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[38][1] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[38][1] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[38][1] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[38][1] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[38][2] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[38][2] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[38][2] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[38][2] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[38][3] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[38][3] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[38][3] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[38][3] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[38][4] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[38][4] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[38][4] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[38][4] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[38][5] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[38][5] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[38][5] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[38][5] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[38][6] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[38][6] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[38][6] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[38][6] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[38][7] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[38][7] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[38][7] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[38][7] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[38][8] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[38][8] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[38][8] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[38][8] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[38][9] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[38][9] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[38][9] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[38][9] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[38][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[38][10] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[38][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[38][10] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[38][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[38][11] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[38][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[38][11] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[38][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[38][12] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[38][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[38][12] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[38][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[38][13] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[38][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[38][13] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[38][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[38][14] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[38][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[38][14] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[38][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[38][15] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[38][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[38][15] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[39][0] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[39][0] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[39][0] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[39][0] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[39][1] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[39][1] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[39][1] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[39][1] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[39][2] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[39][2] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[39][2] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[39][2] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[39][3] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[39][3] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[39][3] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[39][3] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[39][4] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[39][4] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[39][4] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[39][4] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[39][5] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[39][5] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[39][5] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[39][5] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[39][6] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[39][6] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[39][6] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[39][6] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[39][7] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[39][7] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[39][7] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[39][7] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[39][8] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[39][8] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[39][8] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[39][8] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[39][9] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[39][9] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[39][9] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[39][9] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[39][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[39][10] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[39][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[39][10] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[39][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[39][11] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[39][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[39][11] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[39][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[39][12] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[39][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[39][12] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[39][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[39][13] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[39][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[39][13] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[39][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[39][14] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[39][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[39][14] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[39][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[39][15] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[39][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[39][15] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[40][0] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[40][0] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[40][0] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[40][0] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[40][1] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[40][1] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[40][1] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[40][1] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[40][2] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[40][2] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[40][2] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[40][2] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[40][3] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[40][3] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[40][3] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[40][3] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[40][4] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[40][4] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[40][4] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[40][4] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[40][5] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[40][5] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[40][5] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[40][5] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[40][6] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[40][6] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[40][6] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[40][6] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[40][7] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[40][7] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[40][7] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[40][7] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[40][8] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[40][8] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[40][8] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[40][8] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[40][9] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[40][9] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[40][9] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[40][9] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[40][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[40][10] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[40][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[40][10] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[40][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[40][11] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[40][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[40][11] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[40][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[40][12] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[40][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[40][12] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[40][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[40][13] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[40][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[40][13] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[40][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[40][14] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[40][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[40][14] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[40][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[40][15] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[40][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[40][15] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[41][0] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[41][0] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[41][0] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[41][0] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[41][1] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[41][1] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[41][1] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[41][1] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[41][2] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[41][2] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[41][2] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[41][2] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[41][3] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[41][3] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[41][3] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[41][3] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[41][4] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[41][4] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[41][4] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[41][4] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[41][5] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[41][5] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[41][5] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[41][5] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[41][6] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[41][6] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[41][6] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[41][6] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[41][7] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[41][7] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[41][7] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[41][7] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[41][8] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[41][8] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[41][8] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[41][8] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[41][9] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[41][9] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[41][9] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[41][9] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[41][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[41][10] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[41][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[41][10] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[41][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[41][11] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[41][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[41][11] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[41][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[41][12] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[41][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[41][12] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[41][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[41][13] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[41][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[41][13] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[41][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[41][14] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[41][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[41][14] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[41][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[41][15] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[41][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[41][15] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[42][0] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[42][0] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[42][0] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[42][0] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[42][1] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[42][1] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[42][1] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[42][1] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[42][2] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[42][2] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[42][2] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[42][2] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[42][3] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[42][3] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[42][3] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[42][3] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[42][4] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[42][4] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[42][4] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[42][4] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[42][5] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[42][5] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[42][5] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[42][5] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[42][6] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[42][6] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[42][6] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[42][6] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[42][7] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[42][7] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[42][7] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[42][7] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[42][8] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[42][8] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[42][8] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[42][8] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[42][9] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[42][9] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[42][9] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[42][9] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[42][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[42][10] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[42][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[42][10] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[42][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[42][11] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[42][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[42][11] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[42][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[42][12] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[42][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[42][12] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[42][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[42][13] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[42][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[42][13] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[42][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[42][14] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[42][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[42][14] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[42][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[42][15] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[42][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[42][15] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[43][0] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[43][0] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[43][0] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[43][0] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[43][1] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[43][1] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[43][1] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[43][1] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[43][2] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[43][2] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[43][2] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[43][2] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[43][3] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[43][3] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[43][3] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[43][3] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[43][4] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[43][4] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[43][4] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[43][4] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[43][5] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[43][5] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[43][5] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[43][5] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[43][6] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[43][6] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[43][6] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[43][6] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[43][7] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[43][7] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[43][7] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[43][7] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[43][8] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[43][8] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[43][8] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[43][8] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[43][9] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[43][9] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[43][9] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[43][9] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[43][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[43][10] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[43][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[43][10] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[43][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[43][11] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[43][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[43][11] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[43][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[43][12] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[43][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[43][12] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[43][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[43][13] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[43][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[43][13] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[43][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[43][14] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[43][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[43][14] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[43][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[43][15] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[43][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[43][15] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[44][0] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[44][0] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[44][0] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[44][0] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[44][1] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[44][1] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[44][1] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[44][1] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[44][2] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[44][2] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[44][2] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[44][2] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[44][3] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[44][3] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[44][3] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[44][3] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[44][4] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[44][4] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[44][4] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[44][4] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[44][5] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[44][5] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[44][5] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[44][5] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[44][6] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[44][6] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[44][6] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[44][6] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[44][7] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[44][7] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[44][7] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[44][7] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[44][8] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[44][8] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[44][8] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[44][8] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[44][9] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[44][9] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[44][9] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[44][9] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[44][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[44][10] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[44][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[44][10] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[44][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[44][11] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[44][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[44][11] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[44][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[44][12] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[44][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[44][12] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[44][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[44][13] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[44][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[44][13] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[44][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[44][14] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[44][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[44][14] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[44][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[44][15] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[44][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[44][15] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[45][0] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[45][0] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[45][0] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[45][0] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[45][1] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[45][1] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[45][1] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[45][1] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[45][2] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[45][2] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[45][2] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[45][2] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[45][3] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[45][3] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[45][3] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[45][3] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[45][4] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[45][4] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[45][4] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[45][4] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[45][5] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[45][5] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[45][5] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[45][5] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[45][6] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[45][6] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[45][6] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[45][6] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[45][7] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[45][7] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[45][7] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[45][7] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[45][8] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[45][8] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[45][8] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[45][8] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[45][9] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[45][9] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[45][9] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[45][9] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[45][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[45][10] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[45][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[45][10] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[45][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[45][11] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[45][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[45][11] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[45][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[45][12] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[45][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[45][12] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[45][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[45][13] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[45][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[45][13] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[45][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[45][14] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[45][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[45][14] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[45][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[45][15] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[45][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[45][15] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[46][0] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[46][0] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[46][0] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[46][0] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[46][1] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[46][1] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[46][1] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[46][1] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[46][2] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[46][2] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[46][2] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[46][2] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[46][3] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[46][3] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[46][3] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[46][3] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[46][4] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[46][4] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[46][4] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[46][4] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[46][5] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[46][5] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[46][5] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[46][5] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[46][6] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[46][6] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[46][6] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[46][6] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[46][7] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[46][7] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[46][7] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[46][7] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[46][8] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[46][8] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[46][8] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[46][8] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[46][9] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[46][9] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[46][9] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[46][9] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[46][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[46][10] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[46][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[46][10] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[46][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[46][11] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[46][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[46][11] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[46][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[46][12] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[46][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[46][12] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[46][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[46][13] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[46][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[46][13] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[46][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[46][14] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[46][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[46][14] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[46][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[46][15] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[46][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[46][15] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[47][0] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[47][0] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[47][0] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[47][0] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[47][1] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[47][1] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[47][1] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[47][1] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[47][2] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[47][2] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[47][2] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[47][2] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[47][3] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[47][3] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[47][3] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[47][3] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[47][4] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[47][4] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[47][4] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[47][4] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[47][5] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[47][5] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[47][5] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[47][5] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[47][6] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[47][6] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[47][6] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[47][6] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[47][7] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[47][7] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[47][7] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[47][7] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[47][8] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[47][8] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[47][8] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[47][8] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[47][9] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[47][9] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[47][9] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[47][9] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[47][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[47][10] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[47][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[47][10] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[47][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[47][11] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[47][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[47][11] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[47][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[47][12] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[47][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[47][12] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[47][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[47][13] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[47][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[47][13] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[47][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[47][14] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[47][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[47][14] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[47][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[47][15] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[47][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[47][15] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[48][0] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[48][0] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[48][0] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[48][0] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[48][1] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[48][1] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[48][1] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[48][1] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[48][2] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[48][2] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[48][2] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[48][2] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[48][3] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[48][3] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[48][3] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[48][3] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[48][4] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[48][4] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[48][4] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[48][4] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[48][5] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[48][5] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[48][5] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[48][5] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[48][6] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[48][6] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[48][6] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[48][6] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[48][7] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[48][7] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[48][7] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[48][7] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[48][8] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[48][8] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[48][8] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[48][8] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[48][9] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[48][9] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[48][9] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[48][9] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[48][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[48][10] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[48][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[48][10] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[48][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[48][11] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[48][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[48][11] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[48][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[48][12] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[48][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[48][12] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[48][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[48][13] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[48][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[48][13] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[48][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[48][14] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[48][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[48][14] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[48][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[48][15] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[48][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[48][15] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[49][0] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[49][0] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[49][0] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[49][0] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[49][1] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[49][1] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[49][1] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[49][1] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[49][2] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[49][2] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[49][2] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[49][2] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[49][3] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[49][3] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[49][3] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[49][3] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[49][4] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[49][4] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[49][4] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[49][4] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[49][5] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[49][5] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[49][5] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[49][5] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[49][6] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[49][6] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[49][6] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[49][6] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[49][7] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[49][7] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[49][7] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[49][7] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[49][8] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[49][8] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[49][8] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[49][8] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[49][9] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[49][9] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[49][9] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[49][9] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[49][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[49][10] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[49][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[49][10] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[49][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[49][11] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[49][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[49][11] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[49][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[49][12] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[49][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[49][12] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[49][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[49][13] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[49][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[49][13] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[49][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[49][14] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[49][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[49][14] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[49][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[49][15] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[49][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[49][15] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[50][0] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[50][0] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[50][0] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[50][0] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[50][1] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[50][1] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[50][1] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[50][1] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[50][2] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[50][2] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[50][2] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[50][2] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[50][3] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[50][3] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[50][3] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[50][3] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[50][4] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[50][4] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[50][4] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[50][4] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[50][5] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[50][5] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[50][5] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[50][5] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[50][6] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[50][6] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[50][6] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[50][6] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[50][7] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[50][7] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[50][7] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[50][7] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[50][8] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[50][8] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[50][8] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[50][8] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[50][9] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[50][9] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[50][9] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[50][9] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[50][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[50][10] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[50][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[50][10] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[50][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[50][11] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[50][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[50][11] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[50][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[50][12] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[50][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[50][12] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[50][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[50][13] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[50][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[50][13] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[50][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[50][14] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[50][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[50][14] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[50][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[50][15] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[50][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[50][15] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[51][0] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[51][0] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[51][0] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[51][0] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[51][1] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[51][1] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[51][1] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[51][1] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[51][2] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[51][2] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[51][2] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[51][2] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[51][3] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[51][3] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[51][3] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[51][3] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[51][4] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[51][4] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[51][4] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[51][4] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[51][5] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[51][5] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[51][5] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[51][5] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[51][6] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[51][6] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[51][6] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[51][6] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[51][7] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[51][7] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[51][7] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[51][7] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[51][8] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[51][8] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[51][8] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[51][8] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[51][9] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[51][9] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[51][9] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[51][9] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[51][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[51][10] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[51][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[51][10] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[51][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[51][11] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[51][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[51][11] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[51][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[51][12] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[51][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[51][12] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[51][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[51][13] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[51][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[51][13] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[51][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[51][14] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[51][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[51][14] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[51][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[51][15] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[51][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[51][15] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[52][0] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[52][0] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[52][0] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[52][0] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[52][1] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[52][1] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[52][1] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[52][1] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[52][2] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[52][2] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[52][2] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[52][2] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[52][3] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[52][3] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[52][3] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[52][3] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[52][4] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[52][4] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[52][4] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[52][4] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[52][5] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[52][5] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[52][5] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[52][5] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[52][6] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[52][6] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[52][6] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[52][6] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[52][7] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[52][7] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[52][7] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[52][7] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[52][8] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[52][8] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[52][8] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[52][8] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[52][9] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[52][9] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[52][9] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[52][9] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[52][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[52][10] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[52][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[52][10] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[52][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[52][11] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[52][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[52][11] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[52][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[52][12] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[52][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[52][12] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[52][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[52][13] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[52][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[52][13] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[52][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[52][14] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[52][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[52][14] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[52][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[52][15] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[52][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[52][15] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[53][0] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[53][0] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[53][0] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[53][0] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[53][1] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[53][1] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[53][1] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[53][1] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[53][2] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[53][2] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[53][2] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[53][2] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[53][3] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[53][3] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[53][3] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[53][3] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[53][4] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[53][4] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[53][4] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[53][4] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[53][5] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[53][5] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[53][5] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[53][5] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[53][6] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[53][6] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[53][6] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[53][6] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[53][7] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[53][7] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[53][7] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[53][7] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[53][8] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[53][8] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[53][8] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[53][8] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[53][9] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[53][9] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[53][9] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[53][9] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[53][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[53][10] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[53][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[53][10] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[53][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[53][11] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[53][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[53][11] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[53][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[53][12] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[53][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[53][12] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[53][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[53][13] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[53][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[53][13] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[53][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[53][14] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[53][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[53][14] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[53][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[53][15] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[53][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[53][15] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[54][0] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[54][0] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[54][0] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[54][0] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[54][1] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[54][1] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[54][1] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[54][1] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[54][2] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[54][2] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[54][2] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[54][2] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[54][3] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[54][3] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[54][3] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[54][3] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[54][4] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[54][4] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[54][4] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[54][4] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[54][5] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[54][5] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[54][5] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[54][5] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[54][6] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[54][6] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[54][6] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[54][6] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[54][7] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[54][7] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[54][7] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[54][7] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[54][8] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[54][8] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[54][8] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[54][8] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[54][9] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[54][9] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[54][9] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[54][9] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[54][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[54][10] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[54][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[54][10] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[54][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[54][11] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[54][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[54][11] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[54][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[54][12] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[54][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[54][12] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[54][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[54][13] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[54][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[54][13] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[54][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[54][14] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[54][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[54][14] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[54][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[54][15] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[54][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[54][15] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[55][0] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[55][0] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[55][0] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[55][0] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[55][1] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[55][1] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[55][1] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[55][1] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[55][2] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[55][2] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[55][2] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[55][2] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[55][3] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[55][3] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[55][3] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[55][3] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[55][4] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[55][4] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[55][4] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[55][4] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[55][5] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[55][5] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[55][5] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[55][5] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[55][6] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[55][6] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[55][6] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[55][6] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[55][7] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[55][7] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[55][7] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[55][7] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[55][8] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[55][8] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[55][8] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[55][8] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[55][9] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[55][9] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[55][9] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[55][9] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[55][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[55][10] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[55][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[55][10] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[55][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[55][11] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[55][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[55][11] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[55][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[55][12] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[55][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[55][12] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[55][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[55][13] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[55][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[55][13] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[55][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[55][14] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[55][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[55][14] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[55][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[55][15] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[55][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[55][15] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[56][0] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[56][0] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[56][0] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[56][0] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[56][1] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[56][1] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[56][1] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[56][1] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[56][2] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[56][2] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[56][2] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[56][2] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[56][3] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[56][3] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[56][3] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[56][3] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[56][4] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[56][4] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[56][4] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[56][4] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[56][5] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[56][5] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[56][5] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[56][5] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[56][6] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[56][6] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[56][6] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[56][6] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[56][7] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[56][7] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[56][7] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[56][7] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[56][8] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[56][8] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[56][8] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[56][8] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[56][9] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[56][9] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[56][9] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[56][9] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[56][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[56][10] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[56][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[56][10] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[56][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[56][11] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[56][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[56][11] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[56][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[56][12] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[56][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[56][12] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[56][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[56][13] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[56][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[56][13] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[56][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[56][14] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[56][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[56][14] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[56][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[56][15] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[56][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[56][15] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[57][0] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[57][0] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[57][0] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[57][0] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[57][1] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[57][1] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[57][1] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[57][1] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[57][2] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[57][2] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[57][2] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[57][2] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[57][3] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[57][3] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[57][3] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[57][3] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[57][4] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[57][4] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[57][4] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[57][4] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[57][5] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[57][5] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[57][5] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[57][5] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[57][6] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[57][6] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[57][6] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[57][6] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[57][7] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[57][7] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[57][7] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[57][7] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[57][8] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[57][8] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[57][8] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[57][8] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[57][9] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[57][9] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[57][9] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[57][9] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[57][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[57][10] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[57][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[57][10] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[57][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[57][11] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[57][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[57][11] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[57][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[57][12] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[57][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[57][12] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[57][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[57][13] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[57][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[57][13] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[57][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[57][14] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[57][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[57][14] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[57][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[57][15] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[57][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[57][15] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[58][0] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[58][0] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[58][0] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[58][0] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[58][1] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[58][1] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[58][1] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[58][1] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[58][2] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[58][2] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[58][2] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[58][2] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[58][3] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[58][3] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[58][3] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[58][3] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[58][4] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[58][4] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[58][4] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[58][4] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[58][5] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[58][5] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[58][5] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[58][5] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[58][6] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[58][6] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[58][6] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[58][6] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[58][7] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[58][7] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[58][7] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[58][7] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[58][8] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[58][8] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[58][8] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[58][8] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[58][9] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[58][9] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[58][9] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[58][9] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[58][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[58][10] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[58][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[58][10] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[58][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[58][11] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[58][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[58][11] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[58][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[58][12] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[58][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[58][12] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[58][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[58][13] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[58][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[58][13] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[58][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[58][14] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[58][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[58][14] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[58][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[58][15] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[58][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[58][15] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[59][0] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[59][0] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[59][0] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[59][0] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[59][1] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[59][1] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[59][1] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[59][1] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[59][2] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[59][2] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[59][2] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[59][2] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[59][3] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[59][3] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[59][3] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[59][3] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[59][4] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[59][4] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[59][4] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[59][4] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[59][5] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[59][5] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[59][5] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[59][5] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[59][6] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[59][6] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[59][6] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[59][6] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[59][7] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[59][7] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[59][7] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[59][7] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[59][8] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[59][8] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[59][8] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[59][8] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[59][9] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[59][9] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[59][9] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[59][9] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[59][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[59][10] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[59][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[59][10] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[59][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[59][11] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[59][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[59][11] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[59][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[59][12] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[59][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[59][12] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[59][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[59][13] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[59][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[59][13] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[59][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[59][14] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[59][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[59][14] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[59][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[59][15] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[59][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[59][15] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[60][0] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[60][0] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[60][0] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[60][0] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[60][1] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[60][1] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[60][1] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[60][1] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[60][2] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[60][2] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[60][2] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[60][2] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[60][3] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[60][3] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[60][3] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[60][3] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[60][4] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[60][4] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[60][4] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[60][4] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[60][5] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[60][5] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[60][5] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[60][5] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[60][6] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[60][6] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[60][6] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[60][6] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[60][7] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[60][7] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[60][7] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[60][7] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[60][8] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[60][8] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[60][8] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[60][8] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[60][9] CLK SI setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[60][9] CLK SI hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[60][9] CLK SE setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[60][9] CLK SE hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[60][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[60][10] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[60][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[60][10] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[60][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[60][11] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[60][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[60][11] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[60][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[60][12] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[60][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[60][12] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[60][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[60][13] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[60][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[60][13] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[60][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[60][14] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[60][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[60][14] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[60][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[60][15] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[60][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_CORE/mega_shift_reg[60][15] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_CORE/pad_en_reg CLK SI        setup_clk_rise      c 
  I_ORCA_TOP/I_PCI_CORE/pad_en_reg CLK SI        hold_clk_rise       c 
  I_ORCA_TOP/I_PCI_CORE/pad_en_reg CLK SE        setup_clk_rise      c 
  I_ORCA_TOP/I_PCI_CORE/pad_en_reg CLK SE        hold_clk_rise       c 
  I_ORCA_TOP/I_PCI_CORE/pad_out_buf_reg[0] CLK SI setup_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/pad_out_buf_reg[0] CLK SI hold_clk_rise      c 
  I_ORCA_TOP/I_PCI_CORE/pad_out_buf_reg[0] CLK SE setup_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/pad_out_buf_reg[0] CLK SE hold_clk_rise      c 
  I_ORCA_TOP/I_PCI_CORE/pad_out_buf_reg[1] CLK SI setup_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/pad_out_buf_reg[1] CLK SI hold_clk_rise      c 
  I_ORCA_TOP/I_PCI_CORE/pad_out_buf_reg[1] CLK SE setup_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/pad_out_buf_reg[1] CLK SE hold_clk_rise      c 
  I_ORCA_TOP/I_PCI_CORE/pad_out_buf_reg[2] CLK SI setup_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/pad_out_buf_reg[2] CLK SI hold_clk_rise      c 
  I_ORCA_TOP/I_PCI_CORE/pad_out_buf_reg[2] CLK SE setup_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/pad_out_buf_reg[2] CLK SE hold_clk_rise      c 
  I_ORCA_TOP/I_PCI_CORE/pad_out_buf_reg[3] CLK SI setup_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/pad_out_buf_reg[3] CLK SI hold_clk_rise      c 
  I_ORCA_TOP/I_PCI_CORE/pad_out_buf_reg[3] CLK SE setup_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/pad_out_buf_reg[3] CLK SE hold_clk_rise      c 
  I_ORCA_TOP/I_PCI_CORE/pad_out_buf_reg[4] CLK SI setup_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/pad_out_buf_reg[4] CLK SI hold_clk_rise      c 
  I_ORCA_TOP/I_PCI_CORE/pad_out_buf_reg[4] CLK SE setup_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/pad_out_buf_reg[4] CLK SE hold_clk_rise      c 
  I_ORCA_TOP/I_PCI_CORE/pad_out_buf_reg[5] CLK SI setup_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/pad_out_buf_reg[5] CLK SI hold_clk_rise      c 
  I_ORCA_TOP/I_PCI_CORE/pad_out_buf_reg[5] CLK SE setup_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/pad_out_buf_reg[5] CLK SE hold_clk_rise      c 
  I_ORCA_TOP/I_PCI_CORE/pad_out_buf_reg[6] CLK SI setup_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/pad_out_buf_reg[6] CLK SI hold_clk_rise      c 
  I_ORCA_TOP/I_PCI_CORE/pad_out_buf_reg[6] CLK SE setup_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/pad_out_buf_reg[6] CLK SE hold_clk_rise      c 
  I_ORCA_TOP/I_PCI_CORE/pad_out_buf_reg[7] CLK SI setup_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/pad_out_buf_reg[7] CLK SI hold_clk_rise      c 
  I_ORCA_TOP/I_PCI_CORE/pad_out_buf_reg[7] CLK SE setup_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/pad_out_buf_reg[7] CLK SE hold_clk_rise      c 
  I_ORCA_TOP/I_PCI_CORE/pad_out_buf_reg[8] CLK SI setup_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/pad_out_buf_reg[8] CLK SI hold_clk_rise      c 
  I_ORCA_TOP/I_PCI_CORE/pad_out_buf_reg[8] CLK SE setup_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/pad_out_buf_reg[8] CLK SE hold_clk_rise      c 
  I_ORCA_TOP/I_PCI_CORE/pad_out_buf_reg[9] CLK SI setup_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/pad_out_buf_reg[9] CLK SI hold_clk_rise      c 
  I_ORCA_TOP/I_PCI_CORE/pad_out_buf_reg[9] CLK SE setup_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/pad_out_buf_reg[9] CLK SE hold_clk_rise      c 
  I_ORCA_TOP/I_PCI_CORE/pad_out_buf_reg[10] CLK SI setup_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/pad_out_buf_reg[10] CLK SI hold_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/pad_out_buf_reg[10] CLK SE setup_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/pad_out_buf_reg[10] CLK SE hold_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/pad_out_buf_reg[11] CLK SI setup_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/pad_out_buf_reg[11] CLK SI hold_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/pad_out_buf_reg[11] CLK SE setup_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/pad_out_buf_reg[11] CLK SE hold_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/pad_out_buf_reg[12] CLK SI setup_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/pad_out_buf_reg[12] CLK SI hold_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/pad_out_buf_reg[12] CLK SE setup_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/pad_out_buf_reg[12] CLK SE hold_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/pad_out_buf_reg[13] CLK SI setup_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/pad_out_buf_reg[13] CLK SI hold_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/pad_out_buf_reg[13] CLK SE setup_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/pad_out_buf_reg[13] CLK SE hold_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/pad_out_buf_reg[14] CLK SI setup_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/pad_out_buf_reg[14] CLK SI hold_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/pad_out_buf_reg[14] CLK SE setup_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/pad_out_buf_reg[14] CLK SE hold_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/pad_out_buf_reg[15] CLK SI setup_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/pad_out_buf_reg[15] CLK SI hold_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/pad_out_buf_reg[15] CLK SE setup_clk_rise    c 
  I_ORCA_TOP/I_PCI_CORE/pad_out_buf_reg[15] CLK SE hold_clk_rise     c 
  I_ORCA_TOP/I_PCI_CORE/pc_be_en_reg CLK SI      setup_clk_rise      c 
  I_ORCA_TOP/I_PCI_CORE/pc_be_en_reg CLK SI      hold_clk_rise       c 
  I_ORCA_TOP/I_PCI_CORE/pc_be_en_reg CLK SE      setup_clk_rise      c 
  I_ORCA_TOP/I_PCI_CORE/pc_be_en_reg CLK SE      hold_clk_rise       c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/almost_empty_int_reg CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/almost_empty_int_reg CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/almost_empty_int_reg CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/almost_empty_int_reg CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/almost_full_int_reg CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/almost_full_int_reg CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/almost_full_int_reg CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/almost_full_int_reg CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/clk_gate_this_addr_g_int_reg/latch CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/clk_gate_this_addr_g_int_reg/latch CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/count_int_reg[0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/count_int_reg[0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/count_int_reg[0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/count_int_reg[0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/count_int_reg[1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/count_int_reg[1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/count_int_reg[1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/count_int_reg[1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/count_int_reg[2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/count_int_reg[2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/count_int_reg[2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/count_int_reg[2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/count_int_reg[3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/count_int_reg[3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/count_int_reg[3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/count_int_reg[3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/count_int_reg[4] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/count_int_reg[4] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/count_int_reg[4] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/count_int_reg[4] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/count_int_reg[5] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/count_int_reg[5] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/count_int_reg[5] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/count_int_reg[5] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/empty_int_reg CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/empty_int_reg CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/empty_int_reg CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/empty_int_reg CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/error_int_reg CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/error_int_reg CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/error_int_reg CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/error_int_reg CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/full_int_reg CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/full_int_reg CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/full_int_reg CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/full_int_reg CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/half_full_int_reg CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/half_full_int_reg CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/half_full_int_reg CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/half_full_int_reg CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[4] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[4] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[4] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[4] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[5] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[5] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[5] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[5] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/this_addr_g_int_reg[0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/this_addr_g_int_reg[0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/this_addr_g_int_reg[0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/this_addr_g_int_reg[0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/this_addr_g_int_reg[1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/this_addr_g_int_reg[1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/this_addr_g_int_reg[1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/this_addr_g_int_reg[1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/this_addr_g_int_reg[2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/this_addr_g_int_reg[2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/this_addr_g_int_reg[2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/this_addr_g_int_reg[2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/this_addr_g_int_reg[3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/this_addr_g_int_reg[3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/this_addr_g_int_reg[3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/this_addr_g_int_reg[3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/this_addr_g_int_reg[4] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/this_addr_g_int_reg[4] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/this_addr_g_int_reg[4] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/this_addr_g_int_reg[4] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/this_addr_g_int_reg[5] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/this_addr_g_int_reg[5] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/this_addr_g_int_reg[5] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/this_addr_g_int_reg[5] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/almost_empty_int_reg CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/almost_empty_int_reg CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/almost_empty_int_reg CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/almost_empty_int_reg CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/almost_full_int_reg CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/almost_full_int_reg CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/almost_full_int_reg CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/almost_full_int_reg CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/clk_gate_this_addr_g_int_reg/latch CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/clk_gate_this_addr_g_int_reg/latch CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/count_int_reg[0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/count_int_reg[0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/count_int_reg[0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/count_int_reg[0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/count_int_reg[1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/count_int_reg[1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/count_int_reg[1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/count_int_reg[1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/count_int_reg[2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/count_int_reg[2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/count_int_reg[2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/count_int_reg[2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/count_int_reg[3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/count_int_reg[3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/count_int_reg[3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/count_int_reg[3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/count_int_reg[4] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/count_int_reg[4] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/count_int_reg[4] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/count_int_reg[4] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/count_int_reg[5] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/count_int_reg[5] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/count_int_reg[5] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/count_int_reg[5] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/empty_int_reg CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/empty_int_reg CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/empty_int_reg CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/empty_int_reg CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/error_int_reg CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/error_int_reg CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/error_int_reg CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/error_int_reg CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/full_int_reg CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/full_int_reg CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/full_int_reg CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/full_int_reg CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/half_full_int_reg CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/half_full_int_reg CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/half_full_int_reg CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/half_full_int_reg CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/syncff_reg[0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/syncff_reg[0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/syncff_reg[0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/syncff_reg[0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/syncff_reg[1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/syncff_reg[1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/syncff_reg[1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/syncff_reg[1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/syncff_reg[2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/syncff_reg[2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/syncff_reg[2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/syncff_reg[2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/syncff_reg[3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/syncff_reg[3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/syncff_reg[3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/syncff_reg[3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/syncff_reg[4] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/syncff_reg[4] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/syncff_reg[4] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/syncff_reg[4] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/syncff_reg[5] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/syncff_reg[5] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/syncff_reg[5] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/syncff_reg[5] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g_int_reg[0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g_int_reg[0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g_int_reg[0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g_int_reg[0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g_int_reg[1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g_int_reg[1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g_int_reg[1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g_int_reg[1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g_int_reg[2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g_int_reg[2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g_int_reg[2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g_int_reg[2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g_int_reg[3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g_int_reg[3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g_int_reg[3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g_int_reg[3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g_int_reg[4] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g_int_reg[4] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g_int_reg[4] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g_int_reg[4] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g_int_reg[5] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g_int_reg[5] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g_int_reg[5] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g_int_reg[5] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM CE1 CSB1 setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM CE1 CSB1 setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM CE2 CSB2 setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM CE2 CSB2 setup_clk_rise   c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM CE2 I2[0] setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM CE2 I2[0] hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM CE2 I2[10] setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM CE2 I2[10] hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM CE2 I2[11] setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM CE2 I2[11] hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM CE2 I2[12] setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM CE2 I2[12] hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM CE2 I2[13] setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM CE2 I2[13] hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM CE2 I2[14] setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM CE2 I2[14] hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM CE2 I2[15] setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM CE2 I2[15] hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM CE2 I2[16] setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM CE2 I2[16] hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM CE2 I2[17] setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM CE2 I2[17] hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM CE2 I2[18] setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM CE2 I2[18] hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM CE2 I2[19] setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM CE2 I2[19] hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM CE2 I2[1] setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM CE2 I2[1] hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM CE2 I2[20] setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM CE2 I2[20] hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM CE2 I2[21] setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM CE2 I2[21] hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM CE2 I2[22] setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM CE2 I2[22] hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM CE2 I2[23] setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM CE2 I2[23] hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM CE2 I2[24] setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM CE2 I2[24] hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM CE2 I2[25] setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM CE2 I2[25] hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM CE2 I2[26] setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM CE2 I2[26] hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM CE2 I2[27] setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM CE2 I2[27] hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM CE2 I2[28] setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM CE2 I2[28] hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM CE2 I2[29] setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM CE2 I2[29] hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM CE2 I2[2] setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM CE2 I2[2] hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM CE2 I2[30] setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM CE2 I2[30] hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM CE2 I2[31] setup_clk_rise c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM CE2 I2[31] hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM CE2 I2[3] setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM CE2 I2[3] hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM CE2 I2[4] setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM CE2 I2[4] hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM CE2 I2[5] setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM CE2 I2[5] hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM CE2 I2[6] setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM CE2 I2[6] hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM CE2 I2[7] setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM CE2 I2[7] hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM CE2 I2[8] setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM CE2 I2[8] hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM CE2 I2[9] setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM CE2 I2[9] hold_clk_rise   c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[0] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[0] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[0] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[10] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[10] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[10] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[11] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[11] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[11] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[12] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[12] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[12] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[13] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[13] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[13] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[14] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[14] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[14] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[15] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[15] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[15] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[16] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[16] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[16] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[17] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[17] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[17] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[18] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[18] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[18] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[19] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[19] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[19] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[1] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[1] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[1] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[20] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[20] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[20] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[21] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[21] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[21] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[22] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[22] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[22] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[23] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[23] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[23] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[24] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[24] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[24] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[25] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[25] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[25] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[26] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[26] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[26] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[27] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[27] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[27] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[28] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[28] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[28] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[29] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[29] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[29] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[2] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[2] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[2] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[30] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[30] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[30] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[31] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[31] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[31] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[3] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[3] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[3] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[4] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[4] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[4] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[5] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[5] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[5] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[6] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[6] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[6] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[7] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[7] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[7] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[8] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[8] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[8] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[9] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[9] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB1 O1[9] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[0] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[0] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[0] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[10] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[10] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[10] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[11] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[11] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[11] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[12] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[12] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[12] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[13] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[13] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[13] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[14] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[14] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[14] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[15] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[15] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[15] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[16] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[16] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[16] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[17] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[17] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[17] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[18] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[18] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[18] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[19] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[19] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[19] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[1] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[1] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[1] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[20] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[20] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[20] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[21] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[21] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[21] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[22] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[22] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[22] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[23] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[23] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[23] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[24] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[24] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[24] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[25] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[25] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[25] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[26] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[26] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[26] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[27] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[27] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[27] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[28] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[28] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[28] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[29] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[29] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[29] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[2] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[2] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[2] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[30] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[30] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[30] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[31] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[31] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[31] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[3] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[3] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[3] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[4] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[4] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[4] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[5] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[5] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[5] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[6] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[6] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[6] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[7] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[7] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[7] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[8] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[8] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[8] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[9] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[9] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM OEB2 O2[9] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/almost_empty_int_reg CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/almost_empty_int_reg CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/almost_empty_int_reg CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/almost_empty_int_reg CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/almost_full_int_reg CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/almost_full_int_reg CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/almost_full_int_reg CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/almost_full_int_reg CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/clk_gate_this_addr_g_int_reg/latch CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/clk_gate_this_addr_g_int_reg/latch CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/count_int_reg[0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/count_int_reg[0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/count_int_reg[0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/count_int_reg[0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/count_int_reg[1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/count_int_reg[1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/count_int_reg[1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/count_int_reg[1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/count_int_reg[2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/count_int_reg[2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/count_int_reg[2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/count_int_reg[2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/count_int_reg[3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/count_int_reg[3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/count_int_reg[3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/count_int_reg[3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/count_int_reg[4] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/count_int_reg[4] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/count_int_reg[4] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/count_int_reg[4] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/count_int_reg[5] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/count_int_reg[5] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/count_int_reg[5] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/count_int_reg[5] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/empty_int_reg CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/empty_int_reg CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/empty_int_reg CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/empty_int_reg CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/error_int_reg CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/error_int_reg CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/error_int_reg CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/error_int_reg CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/full_int_reg CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/full_int_reg CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/full_int_reg CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/full_int_reg CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/half_full_int_reg CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/half_full_int_reg CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/half_full_int_reg CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/half_full_int_reg CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/syncff_reg[0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/syncff_reg[0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/syncff_reg[0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/syncff_reg[0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/syncff_reg[1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/syncff_reg[1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/syncff_reg[1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/syncff_reg[1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/syncff_reg[2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/syncff_reg[2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/syncff_reg[2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/syncff_reg[2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/syncff_reg[3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/syncff_reg[3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/syncff_reg[3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/syncff_reg[3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/syncff_reg[4] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/syncff_reg[4] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/syncff_reg[4] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/syncff_reg[4] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/syncff_reg[5] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/syncff_reg[5] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/syncff_reg[5] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/syncff_reg[5] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g_int_reg[0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g_int_reg[0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g_int_reg[0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g_int_reg[0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g_int_reg[1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g_int_reg[1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g_int_reg[1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g_int_reg[1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g_int_reg[2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g_int_reg[2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g_int_reg[2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g_int_reg[2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g_int_reg[3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g_int_reg[3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g_int_reg[3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g_int_reg[3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g_int_reg[4] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g_int_reg[4] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g_int_reg[4] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g_int_reg[4] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g_int_reg[5] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g_int_reg[5] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g_int_reg[5] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g_int_reg[5] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/almost_empty_int_reg CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/almost_empty_int_reg CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/almost_empty_int_reg CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/almost_empty_int_reg CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/almost_full_int_reg CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/almost_full_int_reg CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/almost_full_int_reg CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/almost_full_int_reg CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/clk_gate_this_addr_g_int_reg/latch CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/clk_gate_this_addr_g_int_reg/latch CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/count_int_reg[0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/count_int_reg[0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/count_int_reg[0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/count_int_reg[0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/count_int_reg[1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/count_int_reg[1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/count_int_reg[1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/count_int_reg[1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/count_int_reg[2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/count_int_reg[2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/count_int_reg[2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/count_int_reg[2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/count_int_reg[3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/count_int_reg[3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/count_int_reg[3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/count_int_reg[3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/count_int_reg[4] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/count_int_reg[4] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/count_int_reg[4] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/count_int_reg[4] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/count_int_reg[5] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/count_int_reg[5] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/count_int_reg[5] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/count_int_reg[5] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/empty_int_reg CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/empty_int_reg CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/empty_int_reg CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/empty_int_reg CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/error_int_reg CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/error_int_reg CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/error_int_reg CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/error_int_reg CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/full_int_reg CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/full_int_reg CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/full_int_reg CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/full_int_reg CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/half_full_int_reg CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/half_full_int_reg CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/half_full_int_reg CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/half_full_int_reg CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[4] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[4] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[4] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[4] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[5] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[5] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[5] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[5] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/this_addr_g_int_reg[0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/this_addr_g_int_reg[0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/this_addr_g_int_reg[0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/this_addr_g_int_reg[0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/this_addr_g_int_reg[1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/this_addr_g_int_reg[1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/this_addr_g_int_reg[1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/this_addr_g_int_reg[1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/this_addr_g_int_reg[2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/this_addr_g_int_reg[2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/this_addr_g_int_reg[2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/this_addr_g_int_reg[2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/this_addr_g_int_reg[3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/this_addr_g_int_reg[3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/this_addr_g_int_reg[3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/this_addr_g_int_reg[3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/this_addr_g_int_reg[4] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/this_addr_g_int_reg[4] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/this_addr_g_int_reg[4] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/this_addr_g_int_reg[4] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/this_addr_g_int_reg[5] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/this_addr_g_int_reg[5] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/this_addr_g_int_reg[5] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/this_addr_g_int_reg[5] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM CE1 CSB1 setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM CE1 CSB1 setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM CE2 CSB2 setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM CE2 CSB2 setup_clk_rise  c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM CE2 I2[0] setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM CE2 I2[0] hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM CE2 I2[10] setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM CE2 I2[10] hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM CE2 I2[11] setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM CE2 I2[11] hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM CE2 I2[12] setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM CE2 I2[12] hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM CE2 I2[13] setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM CE2 I2[13] hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM CE2 I2[14] setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM CE2 I2[14] hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM CE2 I2[15] setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM CE2 I2[15] hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM CE2 I2[16] setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM CE2 I2[16] hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM CE2 I2[17] setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM CE2 I2[17] hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM CE2 I2[18] setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM CE2 I2[18] hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM CE2 I2[19] setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM CE2 I2[19] hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM CE2 I2[1] setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM CE2 I2[1] hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM CE2 I2[20] setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM CE2 I2[20] hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM CE2 I2[21] setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM CE2 I2[21] hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM CE2 I2[22] setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM CE2 I2[22] hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM CE2 I2[23] setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM CE2 I2[23] hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM CE2 I2[24] setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM CE2 I2[24] hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM CE2 I2[25] setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM CE2 I2[25] hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM CE2 I2[26] setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM CE2 I2[26] hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM CE2 I2[27] setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM CE2 I2[27] hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM CE2 I2[28] setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM CE2 I2[28] hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM CE2 I2[29] setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM CE2 I2[29] hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM CE2 I2[2] setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM CE2 I2[2] hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM CE2 I2[30] setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM CE2 I2[30] hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM CE2 I2[31] setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM CE2 I2[31] hold_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM CE2 I2[3] setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM CE2 I2[3] hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM CE2 I2[4] setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM CE2 I2[4] hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM CE2 I2[5] setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM CE2 I2[5] hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM CE2 I2[6] setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM CE2 I2[6] hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM CE2 I2[7] setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM CE2 I2[7] hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM CE2 I2[8] setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM CE2 I2[8] hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM CE2 I2[9] setup_clk_rise c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM CE2 I2[9] hold_clk_rise  c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[0] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[0] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[0] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[10] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[10] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[10] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[11] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[11] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[11] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[12] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[12] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[12] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[13] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[13] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[13] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[14] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[14] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[14] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[15] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[15] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[15] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[16] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[16] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[16] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[17] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[17] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[17] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[18] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[18] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[18] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[19] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[19] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[19] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[1] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[1] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[1] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[20] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[20] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[20] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[21] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[21] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[21] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[22] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[22] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[22] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[23] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[23] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[23] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[24] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[24] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[24] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[25] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[25] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[25] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[26] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[26] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[26] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[27] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[27] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[27] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[28] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[28] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[28] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[29] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[29] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[29] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[2] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[2] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[2] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[30] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[30] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[30] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[31] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[31] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[31] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[3] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[3] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[3] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[4] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[4] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[4] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[5] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[5] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[5] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[6] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[6] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[6] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[7] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[7] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[7] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[8] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[8] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[8] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[9] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[9] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB1 O1[9] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[0] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[0] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[0] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[10] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[10] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[10] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[11] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[11] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[11] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[12] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[12] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[12] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[13] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[13] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[13] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[14] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[14] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[14] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[15] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[15] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[15] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[16] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[16] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[16] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[17] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[17] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[17] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[18] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[18] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[18] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[19] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[19] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[19] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[1] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[1] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[1] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[20] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[20] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[20] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[21] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[21] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[21] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[22] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[22] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[22] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[23] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[23] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[23] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[24] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[24] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[24] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[25] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[25] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[25] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[26] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[26] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[26] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[27] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[27] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[27] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[28] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[28] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[28] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[29] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[29] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[29] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[2] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[2] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[2] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[30] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[30] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[30] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[31] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[31] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[31] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[3] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[3] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[3] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[4] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[4] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[4] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[5] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[5] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[5] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[6] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[6] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[6] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[7] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[7] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[7] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[8] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[8] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[8] 3_state_enable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[9] 3_state_disable_low c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[9] 3_state_enable_high c 
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_RAM OEB2 O2[9] 3_state_enable_low c 
  I_ORCA_TOP/I_RESET_BLOCK/pci_rst_n_buf_reg CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_RESET_BLOCK/pci_rst_n_buf_reg CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_RESET_BLOCK/pci_rst_n_buf_reg CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_RESET_BLOCK/pci_rst_n_buf_reg CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_RESET_BLOCK/prst_ff_reg CLK D     setup_clk_rise      c 
  I_ORCA_TOP/I_RESET_BLOCK/prst_ff_reg CLK D     hold_clk_rise       c 
  I_ORCA_TOP/I_RESET_BLOCK/prst_ff_reg CLK SI    setup_clk_rise      c 
  I_ORCA_TOP/I_RESET_BLOCK/prst_ff_reg CLK SI    hold_clk_rise       c 
  I_ORCA_TOP/I_RESET_BLOCK/prst_ff_reg CLK SE    setup_clk_rise      c 
  I_ORCA_TOP/I_RESET_BLOCK/prst_ff_reg CLK SE    hold_clk_rise       c 
  I_ORCA_TOP/I_RESET_BLOCK/sdram_rst_ff_reg CLK D setup_clk_rise     c 
  I_ORCA_TOP/I_RESET_BLOCK/sdram_rst_ff_reg CLK D hold_clk_rise      c 
  I_ORCA_TOP/I_RESET_BLOCK/sdram_rst_ff_reg CLK SI setup_clk_rise    c 
  I_ORCA_TOP/I_RESET_BLOCK/sdram_rst_ff_reg CLK SI hold_clk_rise     c 
  I_ORCA_TOP/I_RESET_BLOCK/sdram_rst_ff_reg CLK SE setup_clk_rise    c 
  I_ORCA_TOP/I_RESET_BLOCK/sdram_rst_ff_reg CLK SE hold_clk_rise     c 
  I_ORCA_TOP/I_RESET_BLOCK/sdram_rst_n_buf_reg CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RESET_BLOCK/sdram_rst_n_buf_reg CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_RESET_BLOCK/sdram_rst_n_buf_reg CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RESET_BLOCK/sdram_rst_n_buf_reg CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_RESET_BLOCK/sys_2x_rst_ff_reg CLK D setup_clk_rise    c 
  I_ORCA_TOP/I_RESET_BLOCK/sys_2x_rst_ff_reg CLK D hold_clk_rise     c 
  I_ORCA_TOP/I_RESET_BLOCK/sys_2x_rst_ff_reg CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_RESET_BLOCK/sys_2x_rst_ff_reg CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_RESET_BLOCK/sys_2x_rst_ff_reg CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_RESET_BLOCK/sys_2x_rst_ff_reg CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_RESET_BLOCK/sys_2x_rst_n_buf_reg CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RESET_BLOCK/sys_2x_rst_n_buf_reg CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RESET_BLOCK/sys_2x_rst_n_buf_reg CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RESET_BLOCK/sys_2x_rst_n_buf_reg CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RESET_BLOCK/sys_rst_ff_reg CLK D  setup_clk_rise      c 
  I_ORCA_TOP/I_RESET_BLOCK/sys_rst_ff_reg CLK D  hold_clk_rise       c 
  I_ORCA_TOP/I_RESET_BLOCK/sys_rst_ff_reg CLK SI setup_clk_rise      c 
  I_ORCA_TOP/I_RESET_BLOCK/sys_rst_ff_reg CLK SI hold_clk_rise       c 
  I_ORCA_TOP/I_RESET_BLOCK/sys_rst_ff_reg CLK SE setup_clk_rise      c 
  I_ORCA_TOP/I_RESET_BLOCK/sys_rst_ff_reg CLK SE hold_clk_rise       c 
  I_ORCA_TOP/I_RESET_BLOCK/sys_rst_n_buf_reg CLK SI setup_clk_rise   c 
  I_ORCA_TOP/I_RESET_BLOCK/sys_rst_n_buf_reg CLK SI hold_clk_rise    c 
  I_ORCA_TOP/I_RESET_BLOCK/sys_rst_n_buf_reg CLK SE setup_clk_rise   c 
  I_ORCA_TOP/I_RESET_BLOCK/sys_rst_n_buf_reg CLK SE hold_clk_rise    c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[0] CLK SETB setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[0] CLK SETB hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[1] CLK SETB setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[1] CLK SETB hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[2] CLK SETB setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[2] CLK SETB hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[3] CLK SETB setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[3] CLK SETB hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[4] CLK SETB setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[4] CLK SETB hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[4] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[4] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[4] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[4] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[5] CLK SETB setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[5] CLK SETB hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[5] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[5] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[5] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[5] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[6] CLK SETB setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[6] CLK SETB hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[6] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[6] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[6] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[6] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[7] CLK SETB setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[7] CLK SETB hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[7] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[7] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[7] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[7] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[8] CLK SETB setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[8] CLK SETB hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[8] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[8] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[8] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[8] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[9] CLK SETB setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[9] CLK SETB hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[9] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[9] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[9] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[9] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[10] CLK SETB setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[10] CLK SETB hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[10] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[10] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[11] CLK SETB setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[11] CLK SETB hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[11] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[11] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[12] CLK SETB setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[12] CLK SETB hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[12] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[12] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[13] CLK SETB setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[13] CLK SETB hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[13] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[13] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[14] CLK SETB setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[14] CLK SETB hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[14] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[14] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[15] CLK SETB setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[15] CLK SETB hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[15] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[15] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Neg_Flag_reg CLK SI setup_clk_rise    c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Neg_Flag_reg CLK SI hold_clk_rise     c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Neg_Flag_reg CLK SE setup_clk_rise    c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Neg_Flag_reg CLK SE hold_clk_rise     c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Zro_Flag_reg CLK SI setup_clk_rise    c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Zro_Flag_reg CLK SI hold_clk_rise     c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Zro_Flag_reg CLK SE setup_clk_rise    c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Zro_Flag_reg CLK SE hold_clk_rise     c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/clk_gate_Lachd_Result_reg/latch CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_ALU/clk_gate_Lachd_Result_reg/latch CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_CONTROL/EndOfInstrn_reg CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_CONTROL/EndOfInstrn_reg CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_CONTROL/EndOfInstrn_reg CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_CONTROL/EndOfInstrn_reg CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_CONTROL/UseData_Imm_Or_ALU_reg CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_CONTROL/UseData_Imm_Or_ALU_reg CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_CONTROL/UseData_Imm_Or_ALU_reg CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_CONTROL/UseData_Imm_Or_ALU_reg CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_CONTROL/UseData_Imm_Or_RegB_reg CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_CONTROL/UseData_Imm_Or_RegB_reg CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_CONTROL/UseData_Imm_Or_RegB_reg CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_CONTROL/UseData_Imm_Or_RegB_reg CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[0] CLK SETB setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[0] CLK SETB hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[1] CLK SETB setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[1] CLK SETB hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[2] CLK SETB setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[2] CLK SETB hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[3] CLK SETB setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[3] CLK SETB hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[4] CLK SETB setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[4] CLK SETB hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[4] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[4] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[4] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[4] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[5] CLK SETB setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[5] CLK SETB hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[5] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[5] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[5] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[5] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[6] CLK SETB setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[6] CLK SETB hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[6] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[6] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[6] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[6] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[7] CLK SETB setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[7] CLK SETB hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[7] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[7] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[7] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[7] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[8] CLK SETB setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[8] CLK SETB hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[8] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[8] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[8] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[8] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[9] CLK SETB setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[9] CLK SETB hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[9] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[9] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[9] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[9] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[10] CLK SETB setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[10] CLK SETB hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[10] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[10] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[11] CLK SETB setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[11] CLK SETB hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[11] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[11] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[12] CLK SETB setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[12] CLK SETB hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[12] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[12] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[13] CLK SETB setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[13] CLK SETB hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[13] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[13] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[14] CLK SETB setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[14] CLK SETB hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[14] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[14] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[15] CLK SETB setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[15] CLK SETB hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[15] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[15] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[4] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[4] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[4] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[4] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[5] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[5] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[5] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[5] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[6] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[6] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[6] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[6] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[7] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[7] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[7] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[7] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[8] CLK SETB setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[8] CLK SETB hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[8] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[8] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[8] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[8] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[9] CLK SETB setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[9] CLK SETB hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[9] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[9] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[9] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[9] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[10] CLK SETB setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[10] CLK SETB hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[10] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[10] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[11] CLK SETB setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[11] CLK SETB hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[11] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[11] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[12] CLK SETB setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[12] CLK SETB hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[12] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[12] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[13] CLK SETB setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[13] CLK SETB hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[13] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[13] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[14] CLK SETB setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[14] CLK SETB hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[14] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[14] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[15] CLK SETB setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[15] CLK SETB hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[15] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[15] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/PSWL_Carry_reg CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/PSWL_Carry_reg CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/PSWL_Carry_reg CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/PSWL_Carry_reg CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/PSWL_Neg_reg CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/PSWL_Neg_reg CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/PSWL_Neg_reg CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/PSWL_Neg_reg CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/PSWL_Zro_reg CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/PSWL_Zro_reg CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/PSWL_Zro_reg CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/PSWL_Zro_reg CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U102 A1 Y   positive_unate      c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U102 A1 Y   positive_unate      c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U102 A2 Y   positive_unate      c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U102 A2 Y   positive_unate      c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/clk_gate_Oprnd_A_reg/latch CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/clk_gate_Oprnd_A_reg/latch CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/clk_gate_Oprnd_B_reg/latch CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/clk_gate_Oprnd_B_reg/latch CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/clk_gate_PSWL_Zro_reg/latch CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/clk_gate_PSWL_Zro_reg/latch CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[4] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[4] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[4] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[4] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[5] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[5] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[5] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[5] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[6] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[6] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[6] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[6] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[7] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[7] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[7] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[7] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[8] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[8] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[8] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[8] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[9] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[9] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[9] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[9] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[10] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[10] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[11] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[11] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[12] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[12] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[13] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[13] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[14] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[14] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[15] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[15] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[16] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[16] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[16] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[16] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[17] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[17] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[17] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[17] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[18] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[18] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[18] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[18] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[19] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[19] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[19] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[19] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[20] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[20] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[20] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[20] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[21] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[21] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[21] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[21] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[22] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[22] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[22] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[22] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[23] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[23] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[23] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[23] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[24] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[24] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[24] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[24] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[25] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[25] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[25] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[25] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[26] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[26] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[26] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[26] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[27] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[27] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[27] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[27] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[28] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[28] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[28] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[28] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[29] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[29] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[29] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[29] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[30] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[30] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[30] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[30] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[31] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[31] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[31] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[31] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[4] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[4] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[4] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[4] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[5] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[5] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[5] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[5] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[6] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[6] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[6] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[6] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[7] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[7] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[7] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[7] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[8] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[8] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[8] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[8] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[9] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[9] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[9] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[9] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[10] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[10] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[11] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[11] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[12] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[12] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[13] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[13] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[14] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[14] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[15] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[15] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[16] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[16] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[16] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[16] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[17] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[17] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[17] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[17] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[18] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[18] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[18] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[18] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[19] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[19] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[19] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[19] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[20] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[20] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[20] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[20] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[21] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[21] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[21] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[21] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[22] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[22] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[22] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[22] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[23] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[23] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[23] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[23] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[24] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[24] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[24] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[24] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[25] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[25] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[25] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[25] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[26] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[26] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[26] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[26] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[27] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[27] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[27] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[27] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[28] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[28] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[28] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[28] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[29] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[29] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[29] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[29] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[30] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[30] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[30] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[30] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[31] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[31] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[31] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[31] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/clk_gate_Crnt_Instrn_1_reg/latch CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/clk_gate_Crnt_Instrn_1_reg/latch CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/clk_gate_Crnt_Instrn_1_reg_0/latch CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/clk_gate_Crnt_Instrn_1_reg_0/latch CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/clk_gate_Crnt_Instrn_2_reg/latch CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/clk_gate_Crnt_Instrn_2_reg/latch CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/clk_gate_Crnt_Instrn_2_reg_0/latch CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/clk_gate_Crnt_Instrn_2_reg_0/latch CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[4] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[4] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[4] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[4] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[5] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[5] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[5] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[5] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[6] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[6] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[6] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[6] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[7] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[7] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[7] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[7] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/clk_gate_PCint_reg/latch CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/clk_gate_PCint_reg/latch CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_FSM/Current_State_reg[0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_FSM/Current_State_reg[0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_FSM/Current_State_reg[0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_FSM/Current_State_reg[0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_FSM/Current_State_reg[1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_FSM/Current_State_reg[1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_FSM/Current_State_reg[1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_FSM/Current_State_reg[1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_FSM/Current_State_reg[2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_FSM/Current_State_reg[2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_FSM/Current_State_reg[2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_FSM/Current_State_reg[2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM CE1 CSB1 setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM CE1 CSB1 setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM CE2 CSB2 setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM CE2 CSB2 setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM CE2 I2[0] setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM CE2 I2[0] hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM CE2 I2[10] setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM CE2 I2[10] hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM CE2 I2[11] setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM CE2 I2[11] hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM CE2 I2[12] setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM CE2 I2[12] hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM CE2 I2[13] setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM CE2 I2[13] hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM CE2 I2[14] setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM CE2 I2[14] hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM CE2 I2[15] setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM CE2 I2[15] hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM CE2 I2[1] setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM CE2 I2[1] hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM CE2 I2[2] setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM CE2 I2[2] hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM CE2 I2[3] setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM CE2 I2[3] hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM CE2 I2[4] setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM CE2 I2[4] hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM CE2 I2[5] setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM CE2 I2[5] hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM CE2 I2[6] setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM CE2 I2[6] hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM CE2 I2[7] setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM CE2 I2[7] hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM CE2 I2[8] setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM CE2 I2[8] hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM CE2 I2[9] setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM CE2 I2[9] hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB1 O1[0] 3_state_disable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB1 O1[0] 3_state_enable_high c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB1 O1[0] 3_state_enable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB1 O1[10] 3_state_disable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB1 O1[10] 3_state_enable_high c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB1 O1[10] 3_state_enable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB1 O1[11] 3_state_disable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB1 O1[11] 3_state_enable_high c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB1 O1[11] 3_state_enable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB1 O1[12] 3_state_disable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB1 O1[12] 3_state_enable_high c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB1 O1[12] 3_state_enable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB1 O1[13] 3_state_disable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB1 O1[13] 3_state_enable_high c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB1 O1[13] 3_state_enable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB1 O1[14] 3_state_disable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB1 O1[14] 3_state_enable_high c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB1 O1[14] 3_state_enable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB1 O1[15] 3_state_disable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB1 O1[15] 3_state_enable_high c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB1 O1[15] 3_state_enable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB1 O1[1] 3_state_disable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB1 O1[1] 3_state_enable_high c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB1 O1[1] 3_state_enable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB1 O1[2] 3_state_disable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB1 O1[2] 3_state_enable_high c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB1 O1[2] 3_state_enable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB1 O1[3] 3_state_disable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB1 O1[3] 3_state_enable_high c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB1 O1[3] 3_state_enable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB1 O1[4] 3_state_disable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB1 O1[4] 3_state_enable_high c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB1 O1[4] 3_state_enable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB1 O1[5] 3_state_disable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB1 O1[5] 3_state_enable_high c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB1 O1[5] 3_state_enable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB1 O1[6] 3_state_disable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB1 O1[6] 3_state_enable_high c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB1 O1[6] 3_state_enable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB1 O1[7] 3_state_disable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB1 O1[7] 3_state_enable_high c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB1 O1[7] 3_state_enable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB1 O1[8] 3_state_disable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB1 O1[8] 3_state_enable_high c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB1 O1[8] 3_state_enable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB1 O1[9] 3_state_disable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB1 O1[9] 3_state_enable_high c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB1 O1[9] 3_state_enable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB2 O2[0] 3_state_disable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB2 O2[0] 3_state_enable_high c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB2 O2[0] 3_state_enable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB2 O2[10] 3_state_disable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB2 O2[10] 3_state_enable_high c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB2 O2[10] 3_state_enable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB2 O2[11] 3_state_disable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB2 O2[11] 3_state_enable_high c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB2 O2[11] 3_state_enable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB2 O2[12] 3_state_disable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB2 O2[12] 3_state_enable_high c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB2 O2[12] 3_state_enable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB2 O2[13] 3_state_disable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB2 O2[13] 3_state_enable_high c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB2 O2[13] 3_state_enable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB2 O2[14] 3_state_disable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB2 O2[14] 3_state_enable_high c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB2 O2[14] 3_state_enable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB2 O2[15] 3_state_disable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB2 O2[15] 3_state_enable_high c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB2 O2[15] 3_state_enable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB2 O2[1] 3_state_disable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB2 O2[1] 3_state_enable_high c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB2 O2[1] 3_state_enable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB2 O2[2] 3_state_disable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB2 O2[2] 3_state_enable_high c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB2 O2[2] 3_state_enable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB2 O2[3] 3_state_disable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB2 O2[3] 3_state_enable_high c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB2 O2[3] 3_state_enable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB2 O2[4] 3_state_disable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB2 O2[4] 3_state_enable_high c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB2 O2[4] 3_state_enable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB2 O2[5] 3_state_disable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB2 O2[5] 3_state_enable_high c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB2 O2[5] 3_state_enable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB2 O2[6] 3_state_disable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB2 O2[6] 3_state_enable_high c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB2 O2[6] 3_state_enable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB2 O2[7] 3_state_disable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB2 O2[7] 3_state_enable_high c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB2 O2[7] 3_state_enable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB2 O2[8] 3_state_disable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB2 O2[8] 3_state_enable_high c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB2 O2[8] 3_state_enable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB2 O2[9] 3_state_disable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB2 O2[9] 3_state_enable_high c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM OEB2 O2[9] 3_state_enable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM CE1 CSB1 setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM CE1 CSB1 setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM CE2 CSB2 setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM CE2 CSB2 setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM CE2 I2[0] setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM CE2 I2[0] hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM CE2 I2[10] setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM CE2 I2[10] hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM CE2 I2[11] setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM CE2 I2[11] hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM CE2 I2[12] setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM CE2 I2[12] hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM CE2 I2[13] setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM CE2 I2[13] hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM CE2 I2[14] setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM CE2 I2[14] hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM CE2 I2[15] setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM CE2 I2[15] hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM CE2 I2[1] setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM CE2 I2[1] hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM CE2 I2[2] setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM CE2 I2[2] hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM CE2 I2[3] setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM CE2 I2[3] hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM CE2 I2[4] setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM CE2 I2[4] hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM CE2 I2[5] setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM CE2 I2[5] hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM CE2 I2[6] setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM CE2 I2[6] hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM CE2 I2[7] setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM CE2 I2[7] hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM CE2 I2[8] setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM CE2 I2[8] hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM CE2 I2[9] setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM CE2 I2[9] hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB1 O1[0] 3_state_disable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB1 O1[0] 3_state_enable_high c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB1 O1[0] 3_state_enable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB1 O1[10] 3_state_disable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB1 O1[10] 3_state_enable_high c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB1 O1[10] 3_state_enable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB1 O1[11] 3_state_disable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB1 O1[11] 3_state_enable_high c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB1 O1[11] 3_state_enable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB1 O1[12] 3_state_disable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB1 O1[12] 3_state_enable_high c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB1 O1[12] 3_state_enable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB1 O1[13] 3_state_disable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB1 O1[13] 3_state_enable_high c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB1 O1[13] 3_state_enable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB1 O1[14] 3_state_disable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB1 O1[14] 3_state_enable_high c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB1 O1[14] 3_state_enable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB1 O1[15] 3_state_disable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB1 O1[15] 3_state_enable_high c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB1 O1[15] 3_state_enable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB1 O1[1] 3_state_disable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB1 O1[1] 3_state_enable_high c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB1 O1[1] 3_state_enable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB1 O1[2] 3_state_disable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB1 O1[2] 3_state_enable_high c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB1 O1[2] 3_state_enable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB1 O1[3] 3_state_disable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB1 O1[3] 3_state_enable_high c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB1 O1[3] 3_state_enable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB1 O1[4] 3_state_disable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB1 O1[4] 3_state_enable_high c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB1 O1[4] 3_state_enable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB1 O1[5] 3_state_disable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB1 O1[5] 3_state_enable_high c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB1 O1[5] 3_state_enable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB1 O1[6] 3_state_disable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB1 O1[6] 3_state_enable_high c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB1 O1[6] 3_state_enable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB1 O1[7] 3_state_disable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB1 O1[7] 3_state_enable_high c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB1 O1[7] 3_state_enable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB1 O1[8] 3_state_disable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB1 O1[8] 3_state_enable_high c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB1 O1[8] 3_state_enable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB1 O1[9] 3_state_disable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB1 O1[9] 3_state_enable_high c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB1 O1[9] 3_state_enable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB2 O2[0] 3_state_disable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB2 O2[0] 3_state_enable_high c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB2 O2[0] 3_state_enable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB2 O2[10] 3_state_disable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB2 O2[10] 3_state_enable_high c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB2 O2[10] 3_state_enable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB2 O2[11] 3_state_disable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB2 O2[11] 3_state_enable_high c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB2 O2[11] 3_state_enable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB2 O2[12] 3_state_disable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB2 O2[12] 3_state_enable_high c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB2 O2[12] 3_state_enable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB2 O2[13] 3_state_disable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB2 O2[13] 3_state_enable_high c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB2 O2[13] 3_state_enable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB2 O2[14] 3_state_disable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB2 O2[14] 3_state_enable_high c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB2 O2[14] 3_state_enable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB2 O2[15] 3_state_disable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB2 O2[15] 3_state_enable_high c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB2 O2[15] 3_state_enable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB2 O2[1] 3_state_disable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB2 O2[1] 3_state_enable_high c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB2 O2[1] 3_state_enable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB2 O2[2] 3_state_disable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB2 O2[2] 3_state_enable_high c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB2 O2[2] 3_state_enable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB2 O2[3] 3_state_disable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB2 O2[3] 3_state_enable_high c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB2 O2[3] 3_state_enable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB2 O2[4] 3_state_disable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB2 O2[4] 3_state_enable_high c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB2 O2[4] 3_state_enable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB2 O2[5] 3_state_disable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB2 O2[5] 3_state_enable_high c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB2 O2[5] 3_state_enable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB2 O2[6] 3_state_disable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB2 O2[6] 3_state_enable_high c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB2 O2[6] 3_state_enable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB2 O2[7] 3_state_disable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB2 O2[7] 3_state_enable_high c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB2 O2[7] 3_state_enable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB2 O2[8] 3_state_disable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB2 O2[8] 3_state_enable_high c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB2 O2[8] 3_state_enable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB2 O2[9] 3_state_disable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB2 O2[9] 3_state_enable_high c 
  I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM OEB2 O2[9] 3_state_enable_low c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/PopDataOut_reg[0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/PopDataOut_reg[0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/PopDataOut_reg[0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/PopDataOut_reg[0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/PopDataOut_reg[1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/PopDataOut_reg[1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/PopDataOut_reg[1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/PopDataOut_reg[1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/PopDataOut_reg[2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/PopDataOut_reg[2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/PopDataOut_reg[2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/PopDataOut_reg[2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/PopDataOut_reg[3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/PopDataOut_reg[3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/PopDataOut_reg[3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/PopDataOut_reg[3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[0][0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[0][0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[0][0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[0][0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[0][1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[0][1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[0][1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[0][1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[0][2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[0][2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[0][2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[0][2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[0][3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[0][3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[0][3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[0][3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[1][0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[1][0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[1][0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[1][0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[1][1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[1][1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[1][1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[1][1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[1][2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[1][2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[1][2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[1][2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[1][3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[1][3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[1][3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[1][3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[2][0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[2][0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[2][0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[2][0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[2][1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[2][1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[2][1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[2][1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[2][2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[2][2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[2][2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[2][2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[2][3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[2][3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[2][3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[2][3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[3][0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[3][0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[3][0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[3][0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[3][1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[3][1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[3][1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[3][1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[3][2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[3][2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[3][2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[3][2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[3][3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[3][3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[3][3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[3][3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[4][0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[4][0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[4][0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[4][0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[4][1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[4][1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[4][1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[4][1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[4][2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[4][2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[4][2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[4][2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[4][3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[4][3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[4][3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[4][3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[5][0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[5][0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[5][0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[5][0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[5][1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[5][1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[5][1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[5][1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[5][2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[5][2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[5][2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[5][2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[5][3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[5][3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[5][3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[5][3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[6][0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[6][0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[6][0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[6][0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[6][1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[6][1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[6][1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[6][1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[6][2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[6][2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[6][2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[6][2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[6][3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[6][3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[6][3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[6][3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[7][0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[7][0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[7][0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[7][0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[7][1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[7][1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[7][1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[7][1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[7][2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[7][2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[7][2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[7][2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[7][3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[7][3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[7][3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[7][3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/clk_gate_PopDataOut_reg/latch CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/clk_gate_PopDataOut_reg/latch CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/clk_gate_Stack_Mem_reg[0]/latch CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/clk_gate_Stack_Mem_reg[0]/latch CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/clk_gate_Stack_Mem_reg[1]/latch CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/clk_gate_Stack_Mem_reg[1]/latch CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/clk_gate_Stack_Mem_reg[2]/latch CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/clk_gate_Stack_Mem_reg[2]/latch CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/clk_gate_Stack_Mem_reg[3]/latch CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/clk_gate_Stack_Mem_reg[3]/latch CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/clk_gate_Stack_Mem_reg[4]/latch CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/clk_gate_Stack_Mem_reg[4]/latch CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/clk_gate_Stack_Mem_reg[5]/latch CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/clk_gate_Stack_Mem_reg[5]/latch CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/clk_gate_Stack_Mem_reg[6]/latch CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/clk_gate_Stack_Mem_reg[6]/latch CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/clk_gate_Stack_Mem_reg[7]/latch CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/clk_gate_Stack_Mem_reg[7]/latch CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/clk_gate_ml/latch CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/clk_gate_ml/latch CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/PopDataOut_reg[0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/PopDataOut_reg[0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/PopDataOut_reg[0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/PopDataOut_reg[0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/PopDataOut_reg[1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/PopDataOut_reg[1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/PopDataOut_reg[1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/PopDataOut_reg[1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/PopDataOut_reg[2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/PopDataOut_reg[2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/PopDataOut_reg[2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/PopDataOut_reg[2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/PopDataOut_reg[3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/PopDataOut_reg[3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/PopDataOut_reg[3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/PopDataOut_reg[3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[0][0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[0][0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[0][0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[0][0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[0][1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[0][1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[0][1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[0][1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[0][2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[0][2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[0][2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[0][2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[0][3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[0][3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[0][3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[0][3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[1][0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[1][0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[1][0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[1][0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[1][1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[1][1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[1][1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[1][1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[1][2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[1][2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[1][2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[1][2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[1][3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[1][3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[1][3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[1][3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[2][0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[2][0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[2][0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[2][0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[2][1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[2][1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[2][1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[2][1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[2][2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[2][2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[2][2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[2][2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[2][3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[2][3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[2][3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[2][3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[3][0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[3][0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[3][0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[3][0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[3][1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[3][1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[3][1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[3][1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[3][2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[3][2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[3][2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[3][2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[3][3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[3][3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[3][3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[3][3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[4][0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[4][0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[4][0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[4][0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[4][1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[4][1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[4][1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[4][1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[4][2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[4][2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[4][2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[4][2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[4][3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[4][3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[4][3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[4][3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[5][0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[5][0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[5][0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[5][0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[5][1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[5][1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[5][1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[5][1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[5][2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[5][2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[5][2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[5][2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[5][3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[5][3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[5][3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[5][3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[6][0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[6][0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[6][0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[6][0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[6][1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[6][1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[6][1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[6][1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[6][2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[6][2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[6][2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[6][2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[6][3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[6][3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[6][3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[6][3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[7][0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[7][0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[7][0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[7][0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[7][1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[7][1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[7][1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[7][1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[7][2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[7][2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[7][2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[7][2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[7][3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[7][3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[7][3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[7][3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/clk_gate_PopDataOut_reg/latch CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/clk_gate_PopDataOut_reg/latch CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/clk_gate_Stack_Mem_reg[0]/latch CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/clk_gate_Stack_Mem_reg[0]/latch CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/clk_gate_Stack_Mem_reg[1]/latch CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/clk_gate_Stack_Mem_reg[1]/latch CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/clk_gate_Stack_Mem_reg[2]/latch CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/clk_gate_Stack_Mem_reg[2]/latch CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/clk_gate_Stack_Mem_reg[3]/latch CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/clk_gate_Stack_Mem_reg[3]/latch CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/clk_gate_Stack_Mem_reg[4]/latch CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/clk_gate_Stack_Mem_reg[4]/latch CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/clk_gate_Stack_Mem_reg[5]/latch CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/clk_gate_Stack_Mem_reg[5]/latch CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/clk_gate_Stack_Mem_reg[6]/latch CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/clk_gate_Stack_Mem_reg[6]/latch CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/clk_gate_Stack_Mem_reg[7]/latch CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/clk_gate_Stack_Mem_reg[7]/latch CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/clk_gate_ml/latch CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/clk_gate_ml/latch CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/PopDataOut_reg[0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/PopDataOut_reg[0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/PopDataOut_reg[0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/PopDataOut_reg[0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/PopDataOut_reg[1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/PopDataOut_reg[1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/PopDataOut_reg[1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/PopDataOut_reg[1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/PopDataOut_reg[2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/PopDataOut_reg[2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/PopDataOut_reg[2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/PopDataOut_reg[2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/PopDataOut_reg[3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/PopDataOut_reg[3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/PopDataOut_reg[3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/PopDataOut_reg[3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[0][0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[0][0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[0][0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[0][0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[0][1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[0][1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[0][1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[0][1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[0][2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[0][2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[0][2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[0][2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[0][3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[0][3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[0][3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[0][3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[1][0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[1][0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[1][0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[1][0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[1][1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[1][1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[1][1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[1][1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[1][2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[1][2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[1][2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[1][2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[1][3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[1][3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[1][3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[1][3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[2][0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[2][0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[2][0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[2][0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[2][1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[2][1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[2][1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[2][1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[2][2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[2][2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[2][2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[2][2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[2][3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[2][3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[2][3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[2][3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[3][0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[3][0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[3][0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[3][0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[3][1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[3][1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[3][1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[3][1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[3][2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[3][2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[3][2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[3][2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[3][3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[3][3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[3][3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[3][3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[4][0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[4][0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[4][0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[4][0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[4][1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[4][1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[4][1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[4][1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[4][2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[4][2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[4][2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[4][2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[4][3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[4][3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[4][3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[4][3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[5][0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[5][0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[5][0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[5][0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[5][1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[5][1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[5][1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[5][1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[5][2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[5][2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[5][2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[5][2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[5][3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[5][3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[5][3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[5][3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[6][0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[6][0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[6][0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[6][0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[6][1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[6][1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[6][1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[6][1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[6][2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[6][2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[6][2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[6][2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[6][3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[6][3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[6][3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[6][3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[7][0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[7][0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[7][0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[7][0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[7][1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[7][1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[7][1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[7][1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[7][2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[7][2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[7][2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[7][2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[7][3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[7][3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[7][3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/Stack_Mem_reg[7][3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/clk_gate_PopDataOut_reg/latch CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/clk_gate_PopDataOut_reg/latch CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/clk_gate_Stack_Mem_reg[0]/latch CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/clk_gate_Stack_Mem_reg[0]/latch CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/clk_gate_Stack_Mem_reg[1]/latch CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/clk_gate_Stack_Mem_reg[1]/latch CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/clk_gate_Stack_Mem_reg[2]/latch CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/clk_gate_Stack_Mem_reg[2]/latch CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/clk_gate_Stack_Mem_reg[3]/latch CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/clk_gate_Stack_Mem_reg[3]/latch CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/clk_gate_Stack_Mem_reg[4]/latch CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/clk_gate_Stack_Mem_reg[4]/latch CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/clk_gate_Stack_Mem_reg[5]/latch CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/clk_gate_Stack_Mem_reg[5]/latch CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/clk_gate_Stack_Mem_reg[6]/latch CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/clk_gate_Stack_Mem_reg[6]/latch CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/clk_gate_Stack_Mem_reg[7]/latch CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/clk_gate_Stack_Mem_reg[7]/latch CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/clk_gate_ml/latch CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/clk_gate_ml/latch CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I_STACK_FSM/Crnt_Stack_reg[0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I_STACK_FSM/Crnt_Stack_reg[0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I_STACK_FSM/Crnt_Stack_reg[0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I_STACK_FSM/Crnt_Stack_reg[0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I_STACK_FSM/Crnt_Stack_reg[1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I_STACK_FSM/Crnt_Stack_reg[1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I_STACK_FSM/Crnt_Stack_reg[1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I_STACK_FSM/Crnt_Stack_reg[1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I_STACK_FSM/STACK_FULL_reg CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I_STACK_FSM/STACK_FULL_reg CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I_STACK_FSM/STACK_FULL_reg CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I_STACK_FSM/STACK_FULL_reg CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I_STACK_FSM/TOS_int_reg[0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I_STACK_FSM/TOS_int_reg[0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I_STACK_FSM/TOS_int_reg[0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I_STACK_FSM/TOS_int_reg[0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I_STACK_FSM/TOS_int_reg[1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I_STACK_FSM/TOS_int_reg[1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I_STACK_FSM/TOS_int_reg[1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I_STACK_FSM/TOS_int_reg[1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I_STACK_FSM/TOS_int_reg[2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I_STACK_FSM/TOS_int_reg[2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I_STACK_FSM/TOS_int_reg[2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I_STACK_FSM/TOS_int_reg[2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I_STACK_FSM/clk_gate_TOS_int_reg/latch CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I_STACK_FSM/clk_gate_TOS_int_reg/latch CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[0] CLK SI    setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[0] CLK SI    hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[0] CLK SE    setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[0] CLK SE    hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[1] CLK SI    setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[1] CLK SI    hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[1] CLK SE    setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[1] CLK SE    hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[2] CLK SI    setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[2] CLK SI    hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[2] CLK SE    setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[2] CLK SE    hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[3] CLK SI    setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[3] CLK SI    hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[3] CLK SE    setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[3] CLK SE    hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[4] CLK SI    setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[4] CLK SI    hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[4] CLK SE    setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[4] CLK SE    hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[5] CLK SI    setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[5] CLK SI    hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[5] CLK SE    setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[5] CLK SE    hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[6] CLK SI    setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[6] CLK SI    hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[6] CLK SE    setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[6] CLK SE    hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[7] CLK SI    setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[7] CLK SI    hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[7] CLK SE    setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[7] CLK SE    hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[8] CLK SI    setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[8] CLK SI    hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[8] CLK SE    setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[8] CLK SE    hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[9] CLK SI    setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[9] CLK SI    hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[9] CLK SE    setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[9] CLK SE    hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[10] CLK SI   setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[10] CLK SI   hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[10] CLK SE   setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[10] CLK SE   hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[11] CLK SI   setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[11] CLK SI   hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[11] CLK SE   setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[11] CLK SE   hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[12] CLK SI   setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[12] CLK SI   hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[12] CLK SE   setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[12] CLK SE   hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[13] CLK SI   setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[13] CLK SI   hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[13] CLK SE   setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[13] CLK SE   hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[14] CLK SI   setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[14] CLK SI   hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[14] CLK SE   setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[14] CLK SE   hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[15] CLK SI   setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[15] CLK SI   hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[15] CLK SE   setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[15] CLK SE   hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[0] CLK SI    setup_clk_fall      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[0] CLK SI    hold_clk_fall       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[0] CLK SE    setup_clk_fall      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[0] CLK SE    hold_clk_fall       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[1] CLK SI    setup_clk_fall      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[1] CLK SI    hold_clk_fall       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[1] CLK SE    setup_clk_fall      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[1] CLK SE    hold_clk_fall       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[2] CLK SI    setup_clk_fall      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[2] CLK SI    hold_clk_fall       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[2] CLK SE    setup_clk_fall      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[2] CLK SE    hold_clk_fall       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[3] CLK SI    setup_clk_fall      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[3] CLK SI    hold_clk_fall       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[3] CLK SE    setup_clk_fall      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[3] CLK SE    hold_clk_fall       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[4] CLK SI    setup_clk_fall      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[4] CLK SI    hold_clk_fall       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[4] CLK SE    setup_clk_fall      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[4] CLK SE    hold_clk_fall       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[5] CLK SI    setup_clk_fall      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[5] CLK SI    hold_clk_fall       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[5] CLK SE    setup_clk_fall      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[5] CLK SE    hold_clk_fall       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[6] CLK SI    setup_clk_fall      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[6] CLK SI    hold_clk_fall       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[6] CLK SE    setup_clk_fall      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[6] CLK SE    hold_clk_fall       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[7] CLK SI    setup_clk_fall      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[7] CLK SI    hold_clk_fall       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[7] CLK SE    setup_clk_fall      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[7] CLK SE    hold_clk_fall       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[8] CLK SI    setup_clk_fall      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[8] CLK SI    hold_clk_fall       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[8] CLK SE    setup_clk_fall      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[8] CLK SE    hold_clk_fall       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[9] CLK SI    setup_clk_fall      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[9] CLK SI    hold_clk_fall       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[9] CLK SE    setup_clk_fall      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[9] CLK SE    hold_clk_fall       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[10] CLK SI   setup_clk_fall      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[10] CLK SI   hold_clk_fall       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[10] CLK SE   setup_clk_fall      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[10] CLK SE   hold_clk_fall       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[11] CLK SI   setup_clk_fall      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[11] CLK SI   hold_clk_fall       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[11] CLK SE   setup_clk_fall      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[11] CLK SE   hold_clk_fall       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[12] CLK SI   setup_clk_fall      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[12] CLK SI   hold_clk_fall       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[12] CLK SE   setup_clk_fall      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[12] CLK SE   hold_clk_fall       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[13] CLK SI   setup_clk_fall      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[13] CLK SI   hold_clk_fall       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[13] CLK SE   setup_clk_fall      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[13] CLK SE   hold_clk_fall       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[14] CLK SI   setup_clk_fall      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[14] CLK SI   hold_clk_fall       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[14] CLK SE   setup_clk_fall      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[14] CLK SE   hold_clk_fall       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[15] CLK SI   setup_clk_fall      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[15] CLK SI   hold_clk_fall       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[15] CLK SE   setup_clk_fall      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[15] CLK SE   hold_clk_fall       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[0] CLK SI   setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[0] CLK SI   hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[0] CLK SE   setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[0] CLK SE   hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[1] CLK SI   setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[1] CLK SI   hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[1] CLK SE   setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[1] CLK SE   hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[2] CLK SI   setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[2] CLK SI   hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[2] CLK SE   setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[2] CLK SE   hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[3] CLK SI   setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[3] CLK SI   hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[3] CLK SE   setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[3] CLK SE   hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[4] CLK SI   setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[4] CLK SI   hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[4] CLK SE   setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[4] CLK SE   hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[5] CLK SI   setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[5] CLK SI   hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[5] CLK SE   setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[5] CLK SE   hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[6] CLK SI   setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[6] CLK SI   hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[6] CLK SE   setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[6] CLK SE   hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[7] CLK SI   setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[7] CLK SI   hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[7] CLK SE   setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[7] CLK SE   hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[8] CLK SI   setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[8] CLK SI   hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[8] CLK SE   setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[8] CLK SE   hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[9] CLK SI   setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[9] CLK SI   hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[9] CLK SE   setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[9] CLK SE   hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[10] CLK SI  setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[10] CLK SI  hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[10] CLK SE  setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[10] CLK SE  hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[11] CLK SI  setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[11] CLK SI  hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[11] CLK SE  setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[11] CLK SE  hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[12] CLK SI  setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[12] CLK SI  hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[12] CLK SE  setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[12] CLK SE  hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[13] CLK SI  setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[13] CLK SI  hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[13] CLK SE  setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[13] CLK SE  hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[14] CLK SI  setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[14] CLK SI  hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[14] CLK SE  setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[14] CLK SE  hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[15] CLK SI  setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[15] CLK SI  hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[15] CLK SE  setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[15] CLK SE  hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_1_reg[0] CLK SI   setup_clk_fall      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_1_reg[0] CLK SI   hold_clk_fall       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_1_reg[0] CLK SE   setup_clk_fall      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_1_reg[0] CLK SE   hold_clk_fall       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_1_reg[1] CLK SI   setup_clk_fall      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_1_reg[1] CLK SI   hold_clk_fall       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_1_reg[1] CLK SE   setup_clk_fall      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_1_reg[1] CLK SE   hold_clk_fall       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_1_reg[2] CLK SI   setup_clk_fall      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_1_reg[2] CLK SI   hold_clk_fall       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_1_reg[2] CLK SE   setup_clk_fall      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_1_reg[2] CLK SE   hold_clk_fall       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_1_reg[3] CLK SI   setup_clk_fall      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_1_reg[3] CLK SI   hold_clk_fall       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_1_reg[3] CLK SE   setup_clk_fall      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_1_reg[3] CLK SE   hold_clk_fall       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_1_reg[4] CLK SI   setup_clk_fall      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_1_reg[4] CLK SI   hold_clk_fall       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_1_reg[4] CLK SE   setup_clk_fall      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_1_reg[4] CLK SE   hold_clk_fall       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_1_reg[5] CLK SI   setup_clk_fall      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_1_reg[5] CLK SI   hold_clk_fall       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_1_reg[5] CLK SE   setup_clk_fall      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_1_reg[5] CLK SE   hold_clk_fall       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_1_reg[6] CLK SI   setup_clk_fall      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_1_reg[6] CLK SI   hold_clk_fall       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_1_reg[6] CLK SE   setup_clk_fall      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_1_reg[6] CLK SE   hold_clk_fall       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_1_reg[7] CLK SI   setup_clk_fall      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_1_reg[7] CLK SI   hold_clk_fall       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_1_reg[7] CLK SE   setup_clk_fall      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_1_reg[7] CLK SE   hold_clk_fall       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_1_reg[8] CLK SI   setup_clk_fall      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_1_reg[8] CLK SI   hold_clk_fall       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_1_reg[8] CLK SE   setup_clk_fall      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_1_reg[8] CLK SE   hold_clk_fall       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_1_reg[9] CLK SI   setup_clk_fall      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_1_reg[9] CLK SI   hold_clk_fall       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_1_reg[9] CLK SE   setup_clk_fall      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_1_reg[9] CLK SE   hold_clk_fall       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_1_reg[10] CLK SI  setup_clk_fall      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_1_reg[10] CLK SI  hold_clk_fall       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_1_reg[10] CLK SE  setup_clk_fall      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_1_reg[10] CLK SE  hold_clk_fall       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_1_reg[11] CLK SI  setup_clk_fall      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_1_reg[11] CLK SI  hold_clk_fall       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_1_reg[11] CLK SE  setup_clk_fall      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_1_reg[11] CLK SE  hold_clk_fall       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_1_reg[12] CLK SI  setup_clk_fall      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_1_reg[12] CLK SI  hold_clk_fall       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_1_reg[12] CLK SE  setup_clk_fall      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_1_reg[12] CLK SE  hold_clk_fall       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_1_reg[13] CLK SI  setup_clk_fall      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_1_reg[13] CLK SI  hold_clk_fall       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_1_reg[13] CLK SE  setup_clk_fall      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_1_reg[13] CLK SE  hold_clk_fall       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_1_reg[14] CLK SI  setup_clk_fall      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_1_reg[14] CLK SI  hold_clk_fall       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_1_reg[14] CLK SE  setup_clk_fall      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_1_reg[14] CLK SE  hold_clk_fall       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_1_reg[15] CLK SI  setup_clk_fall      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_1_reg[15] CLK SI  hold_clk_fall       c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_1_reg[15] CLK SE  setup_clk_fall      c 
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_1_reg[15] CLK SE  hold_clk_fall       c 
  I_ORCA_TOP/I_SDRAM_IF/control_bus_reg[0] CLK SI setup_clk_rise     c 
  I_ORCA_TOP/I_SDRAM_IF/control_bus_reg[0] CLK SI hold_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/control_bus_reg[0] CLK SE setup_clk_rise     c 
  I_ORCA_TOP/I_SDRAM_IF/control_bus_reg[0] CLK SE hold_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/control_bus_reg[1] CLK SI setup_clk_rise     c 
  I_ORCA_TOP/I_SDRAM_IF/control_bus_reg[1] CLK SI hold_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/control_bus_reg[1] CLK SE setup_clk_rise     c 
  I_ORCA_TOP/I_SDRAM_IF/control_bus_reg[1] CLK SE hold_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/control_bus_reg[2] CLK SI setup_clk_rise     c 
  I_ORCA_TOP/I_SDRAM_IF/control_bus_reg[2] CLK SI hold_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/control_bus_reg[2] CLK SE setup_clk_rise     c 
  I_ORCA_TOP/I_SDRAM_IF/control_bus_reg[2] CLK SE hold_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/control_bus_reg[3] CLK SI setup_clk_rise     c 
  I_ORCA_TOP/I_SDRAM_IF/control_bus_reg[3] CLK SI hold_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/control_bus_reg[3] CLK SE setup_clk_rise     c 
  I_ORCA_TOP/I_SDRAM_IF/control_bus_reg[3] CLK SE hold_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/control_bus_reg[4] CLK SI setup_clk_rise     c 
  I_ORCA_TOP/I_SDRAM_IF/control_bus_reg[4] CLK SI hold_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/control_bus_reg[4] CLK SE setup_clk_rise     c 
  I_ORCA_TOP/I_SDRAM_IF/control_bus_reg[4] CLK SE hold_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/control_bus_reg[5] CLK SI setup_clk_rise     c 
  I_ORCA_TOP/I_SDRAM_IF/control_bus_reg[5] CLK SI hold_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/control_bus_reg[5] CLK SE setup_clk_rise     c 
  I_ORCA_TOP/I_SDRAM_IF/control_bus_reg[5] CLK SE hold_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/control_bus_reg[6] CLK SI setup_clk_rise     c 
  I_ORCA_TOP/I_SDRAM_IF/control_bus_reg[6] CLK SI hold_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/control_bus_reg[6] CLK SE setup_clk_rise     c 
  I_ORCA_TOP/I_SDRAM_IF/control_bus_reg[6] CLK SE hold_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/control_bus_reg[7] CLK SI setup_clk_rise     c 
  I_ORCA_TOP/I_SDRAM_IF/control_bus_reg[7] CLK SI hold_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/control_bus_reg[7] CLK SE setup_clk_rise     c 
  I_ORCA_TOP/I_SDRAM_IF/control_bus_reg[7] CLK SE hold_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/control_bus_reg[8] CLK SI setup_clk_rise     c 
  I_ORCA_TOP/I_SDRAM_IF/control_bus_reg[8] CLK SI hold_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/control_bus_reg[8] CLK SE setup_clk_rise     c 
  I_ORCA_TOP/I_SDRAM_IF/control_bus_reg[8] CLK SE hold_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/control_bus_reg[9] CLK SI setup_clk_rise     c 
  I_ORCA_TOP/I_SDRAM_IF/control_bus_reg[9] CLK SI hold_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/control_bus_reg[9] CLK SE setup_clk_rise     c 
  I_ORCA_TOP/I_SDRAM_IF/control_bus_reg[9] CLK SE hold_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/control_bus_reg[10] CLK SI setup_clk_rise    c 
  I_ORCA_TOP/I_SDRAM_IF/control_bus_reg[10] CLK SI hold_clk_rise     c 
  I_ORCA_TOP/I_SDRAM_IF/control_bus_reg[10] CLK SE setup_clk_rise    c 
  I_ORCA_TOP/I_SDRAM_IF/control_bus_reg[10] CLK SE hold_clk_rise     c 
  I_ORCA_TOP/I_SDRAM_IF/control_bus_reg[11] CLK SI setup_clk_rise    c 
  I_ORCA_TOP/I_SDRAM_IF/control_bus_reg[11] CLK SI hold_clk_rise     c 
  I_ORCA_TOP/I_SDRAM_IF/control_bus_reg[11] CLK SE setup_clk_rise    c 
  I_ORCA_TOP/I_SDRAM_IF/control_bus_reg[11] CLK SE hold_clk_rise     c 
  I_ORCA_TOP/I_SDRAM_IF/control_bus_reg[12] CLK SI setup_clk_rise    c 
  I_ORCA_TOP/I_SDRAM_IF/control_bus_reg[12] CLK SI hold_clk_rise     c 
  I_ORCA_TOP/I_SDRAM_IF/control_bus_reg[12] CLK SE setup_clk_rise    c 
  I_ORCA_TOP/I_SDRAM_IF/control_bus_reg[12] CLK SE hold_clk_rise     c 
  I_ORCA_TOP/I_SDRAM_IF/control_bus_reg[13] CLK SI setup_clk_rise    c 
  I_ORCA_TOP/I_SDRAM_IF/control_bus_reg[13] CLK SI hold_clk_rise     c 
  I_ORCA_TOP/I_SDRAM_IF/control_bus_reg[13] CLK SE setup_clk_rise    c 
  I_ORCA_TOP/I_SDRAM_IF/control_bus_reg[13] CLK SE hold_clk_rise     c 
  I_ORCA_TOP/I_SDRAM_IF/control_bus_reg[14] CLK SI setup_clk_rise    c 
  I_ORCA_TOP/I_SDRAM_IF/control_bus_reg[14] CLK SI hold_clk_rise     c 
  I_ORCA_TOP/I_SDRAM_IF/control_bus_reg[14] CLK SE setup_clk_rise    c 
  I_ORCA_TOP/I_SDRAM_IF/control_bus_reg[14] CLK SE hold_clk_rise     c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[0][0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[0][0] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[0][0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[0][0] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[0][1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[0][1] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[0][1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[0][1] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[0][2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[0][2] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[0][2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[0][2] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[0][3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[0][3] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[0][3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[0][3] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[0][4] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[0][4] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[0][4] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[0][4] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[0][5] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[0][5] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[0][5] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[0][5] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[0][6] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[0][6] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[0][6] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[0][6] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[0][7] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[0][7] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[0][7] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[0][7] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[0][8] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[0][8] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[0][8] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[0][8] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[0][9] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[0][9] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[0][9] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[0][9] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[0][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[0][10] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[0][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[0][10] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[0][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[0][11] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[0][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[0][11] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[0][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[0][12] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[0][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[0][12] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[0][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[0][13] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[0][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[0][13] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[0][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[0][14] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[0][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[0][14] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[0][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[0][15] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[0][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[0][15] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[1][0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[1][0] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[1][0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[1][0] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[1][1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[1][1] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[1][1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[1][1] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[1][2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[1][2] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[1][2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[1][2] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[1][3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[1][3] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[1][3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[1][3] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[1][4] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[1][4] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[1][4] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[1][4] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[1][5] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[1][5] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[1][5] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[1][5] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[1][6] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[1][6] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[1][6] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[1][6] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[1][7] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[1][7] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[1][7] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[1][7] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[1][8] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[1][8] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[1][8] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[1][8] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[1][9] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[1][9] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[1][9] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[1][9] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[1][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[1][10] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[1][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[1][10] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[1][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[1][11] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[1][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[1][11] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[1][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[1][12] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[1][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[1][12] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[1][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[1][13] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[1][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[1][13] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[1][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[1][14] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[1][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[1][14] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[1][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[1][15] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[1][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[1][15] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[2][0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[2][0] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[2][0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[2][0] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[2][1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[2][1] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[2][1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[2][1] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[2][2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[2][2] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[2][2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[2][2] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[2][3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[2][3] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[2][3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[2][3] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[2][4] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[2][4] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[2][4] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[2][4] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[2][5] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[2][5] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[2][5] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[2][5] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[2][6] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[2][6] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[2][6] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[2][6] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[2][7] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[2][7] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[2][7] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[2][7] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[2][8] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[2][8] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[2][8] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[2][8] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[2][9] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[2][9] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[2][9] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[2][9] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[2][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[2][10] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[2][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[2][10] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[2][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[2][11] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[2][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[2][11] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[2][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[2][12] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[2][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[2][12] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[2][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[2][13] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[2][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[2][13] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[2][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[2][14] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[2][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[2][14] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[2][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[2][15] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[2][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[2][15] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[3][0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[3][0] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[3][0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[3][0] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[3][1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[3][1] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[3][1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[3][1] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[3][2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[3][2] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[3][2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[3][2] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[3][3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[3][3] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[3][3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[3][3] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[3][4] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[3][4] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[3][4] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[3][4] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[3][5] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[3][5] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[3][5] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[3][5] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[3][6] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[3][6] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[3][6] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[3][6] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[3][7] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[3][7] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[3][7] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[3][7] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[3][8] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[3][8] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[3][8] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[3][8] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[3][9] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[3][9] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[3][9] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[3][9] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[3][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[3][10] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[3][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[3][10] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[3][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[3][11] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[3][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[3][11] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[3][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[3][12] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[3][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[3][12] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[3][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[3][13] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[3][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[3][13] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[3][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[3][14] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[3][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[3][14] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[3][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[3][15] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[3][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[3][15] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[4][0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[4][0] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[4][0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[4][0] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[4][1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[4][1] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[4][1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[4][1] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[4][2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[4][2] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[4][2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[4][2] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[4][3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[4][3] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[4][3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[4][3] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[4][4] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[4][4] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[4][4] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[4][4] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[4][5] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[4][5] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[4][5] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[4][5] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[4][6] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[4][6] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[4][6] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[4][6] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[4][7] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[4][7] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[4][7] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[4][7] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[4][8] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[4][8] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[4][8] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[4][8] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[4][9] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[4][9] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[4][9] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[4][9] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[4][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[4][10] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[4][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[4][10] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[4][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[4][11] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[4][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[4][11] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[4][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[4][12] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[4][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[4][12] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[4][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[4][13] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[4][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[4][13] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[4][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[4][14] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[4][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[4][14] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[4][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[4][15] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[4][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[4][15] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[5][0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[5][0] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[5][0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[5][0] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[5][1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[5][1] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[5][1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[5][1] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[5][2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[5][2] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[5][2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[5][2] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[5][3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[5][3] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[5][3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[5][3] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[5][4] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[5][4] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[5][4] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[5][4] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[5][5] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[5][5] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[5][5] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[5][5] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[5][6] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[5][6] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[5][6] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[5][6] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[5][7] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[5][7] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[5][7] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[5][7] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[5][8] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[5][8] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[5][8] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[5][8] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[5][9] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[5][9] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[5][9] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[5][9] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[5][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[5][10] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[5][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[5][10] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[5][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[5][11] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[5][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[5][11] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[5][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[5][12] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[5][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[5][12] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[5][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[5][13] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[5][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[5][13] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[5][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[5][14] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[5][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[5][14] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[5][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[5][15] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[5][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[5][15] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[6][0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[6][0] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[6][0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[6][0] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[6][1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[6][1] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[6][1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[6][1] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[6][2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[6][2] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[6][2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[6][2] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[6][3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[6][3] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[6][3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[6][3] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[6][4] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[6][4] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[6][4] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[6][4] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[6][5] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[6][5] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[6][5] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[6][5] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[6][6] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[6][6] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[6][6] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[6][6] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[6][7] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[6][7] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[6][7] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[6][7] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[6][8] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[6][8] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[6][8] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[6][8] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[6][9] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[6][9] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[6][9] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[6][9] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[6][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[6][10] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[6][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[6][10] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[6][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[6][11] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[6][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[6][11] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[6][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[6][12] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[6][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[6][12] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[6][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[6][13] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[6][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[6][13] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[6][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[6][14] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[6][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[6][14] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[6][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[6][15] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[6][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[6][15] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[7][0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[7][0] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[7][0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[7][0] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[7][1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[7][1] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[7][1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[7][1] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[7][2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[7][2] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[7][2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[7][2] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[7][3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[7][3] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[7][3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[7][3] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[7][4] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[7][4] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[7][4] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[7][4] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[7][5] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[7][5] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[7][5] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[7][5] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[7][6] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[7][6] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[7][6] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[7][6] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[7][7] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[7][7] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[7][7] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[7][7] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[7][8] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[7][8] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[7][8] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[7][8] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[7][9] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[7][9] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[7][9] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[7][9] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[7][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[7][10] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[7][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[7][10] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[7][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[7][11] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[7][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[7][11] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[7][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[7][12] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[7][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[7][12] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[7][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[7][13] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[7][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[7][13] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[7][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[7][14] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[7][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[7][14] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[7][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[7][15] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[7][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[7][15] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[8][0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[8][0] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[8][0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[8][0] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[8][1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[8][1] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[8][1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[8][1] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[8][2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[8][2] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[8][2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[8][2] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[8][3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[8][3] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[8][3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[8][3] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[8][4] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[8][4] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[8][4] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[8][4] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[8][5] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[8][5] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[8][5] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[8][5] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[8][6] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[8][6] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[8][6] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[8][6] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[8][7] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[8][7] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[8][7] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[8][7] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[8][8] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[8][8] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[8][8] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[8][8] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[8][9] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[8][9] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[8][9] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[8][9] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[8][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[8][10] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[8][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[8][10] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[8][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[8][11] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[8][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[8][11] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[8][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[8][12] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[8][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[8][12] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[8][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[8][13] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[8][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[8][13] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[8][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[8][14] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[8][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[8][14] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[8][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[8][15] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[8][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[8][15] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[9][0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[9][0] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[9][0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[9][0] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[9][1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[9][1] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[9][1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[9][1] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[9][2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[9][2] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[9][2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[9][2] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[9][3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[9][3] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[9][3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[9][3] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[9][4] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[9][4] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[9][4] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[9][4] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[9][5] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[9][5] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[9][5] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[9][5] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[9][6] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[9][6] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[9][6] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[9][6] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[9][7] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[9][7] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[9][7] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[9][7] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[9][8] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[9][8] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[9][8] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[9][8] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[9][9] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[9][9] CLK SI hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[9][9] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[9][9] CLK SE hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[9][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[9][10] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[9][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[9][10] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[9][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[9][11] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[9][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[9][11] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[9][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[9][12] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[9][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[9][12] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[9][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[9][13] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[9][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[9][13] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[9][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[9][14] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[9][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[9][14] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[9][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[9][15] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[9][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[9][15] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[10][0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[10][0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[10][0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[10][0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[10][1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[10][1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[10][1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[10][1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[10][2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[10][2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[10][2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[10][2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[10][3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[10][3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[10][3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[10][3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[10][4] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[10][4] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[10][4] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[10][4] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[10][5] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[10][5] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[10][5] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[10][5] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[10][6] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[10][6] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[10][6] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[10][6] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[10][7] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[10][7] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[10][7] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[10][7] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[10][8] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[10][8] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[10][8] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[10][8] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[10][9] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[10][9] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[10][9] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[10][9] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[10][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[10][10] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[10][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[10][10] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[10][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[10][11] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[10][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[10][11] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[10][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[10][12] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[10][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[10][12] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[10][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[10][13] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[10][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[10][13] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[10][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[10][14] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[10][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[10][14] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[10][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[10][15] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[10][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[10][15] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[11][0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[11][0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[11][0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[11][0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[11][1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[11][1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[11][1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[11][1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[11][2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[11][2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[11][2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[11][2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[11][3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[11][3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[11][3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[11][3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[11][4] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[11][4] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[11][4] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[11][4] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[11][5] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[11][5] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[11][5] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[11][5] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[11][6] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[11][6] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[11][6] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[11][6] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[11][7] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[11][7] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[11][7] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[11][7] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[11][8] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[11][8] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[11][8] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[11][8] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[11][9] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[11][9] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[11][9] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[11][9] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[11][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[11][10] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[11][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[11][10] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[11][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[11][11] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[11][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[11][11] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[11][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[11][12] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[11][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[11][12] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[11][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[11][13] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[11][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[11][13] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[11][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[11][14] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[11][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[11][14] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[11][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[11][15] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[11][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[11][15] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[12][0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[12][0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[12][0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[12][0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[12][1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[12][1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[12][1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[12][1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[12][2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[12][2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[12][2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[12][2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[12][3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[12][3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[12][3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[12][3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[12][4] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[12][4] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[12][4] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[12][4] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[12][5] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[12][5] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[12][5] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[12][5] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[12][6] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[12][6] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[12][6] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[12][6] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[12][7] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[12][7] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[12][7] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[12][7] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[12][8] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[12][8] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[12][8] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[12][8] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[12][9] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[12][9] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[12][9] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[12][9] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[12][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[12][10] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[12][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[12][10] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[12][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[12][11] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[12][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[12][11] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[12][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[12][12] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[12][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[12][12] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[12][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[12][13] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[12][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[12][13] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[12][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[12][14] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[12][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[12][14] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[12][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[12][15] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[12][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[12][15] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[13][0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[13][0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[13][0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[13][0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[13][1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[13][1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[13][1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[13][1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[13][2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[13][2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[13][2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[13][2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[13][3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[13][3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[13][3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[13][3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[13][4] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[13][4] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[13][4] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[13][4] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[13][5] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[13][5] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[13][5] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[13][5] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[13][6] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[13][6] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[13][6] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[13][6] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[13][7] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[13][7] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[13][7] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[13][7] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[13][8] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[13][8] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[13][8] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[13][8] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[13][9] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[13][9] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[13][9] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[13][9] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[13][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[13][10] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[13][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[13][10] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[13][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[13][11] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[13][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[13][11] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[13][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[13][12] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[13][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[13][12] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[13][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[13][13] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[13][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[13][13] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[13][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[13][14] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[13][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[13][14] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[13][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[13][15] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[13][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[13][15] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[14][0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[14][0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[14][0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[14][0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[14][1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[14][1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[14][1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[14][1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[14][2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[14][2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[14][2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[14][2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[14][3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[14][3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[14][3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[14][3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[14][4] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[14][4] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[14][4] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[14][4] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[14][5] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[14][5] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[14][5] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[14][5] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[14][6] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[14][6] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[14][6] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[14][6] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[14][7] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[14][7] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[14][7] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[14][7] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[14][8] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[14][8] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[14][8] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[14][8] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[14][9] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[14][9] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[14][9] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[14][9] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[14][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[14][10] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[14][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[14][10] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[14][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[14][11] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[14][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[14][11] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[14][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[14][12] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[14][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[14][12] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[14][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[14][13] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[14][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[14][13] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[14][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[14][14] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[14][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[14][14] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[14][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[14][15] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[14][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[14][15] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[15][0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[15][0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[15][0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[15][0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[15][1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[15][1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[15][1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[15][1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[15][2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[15][2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[15][2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[15][2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[15][3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[15][3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[15][3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[15][3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[15][4] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[15][4] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[15][4] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[15][4] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[15][5] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[15][5] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[15][5] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[15][5] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[15][6] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[15][6] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[15][6] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[15][6] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[15][7] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[15][7] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[15][7] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[15][7] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[15][8] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[15][8] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[15][8] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[15][8] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[15][9] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[15][9] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[15][9] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[15][9] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[15][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[15][10] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[15][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[15][10] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[15][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[15][11] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[15][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[15][11] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[15][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[15][12] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[15][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[15][12] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[15][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[15][13] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[15][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[15][13] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[15][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[15][14] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[15][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[15][14] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[15][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[15][15] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[15][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[15][15] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[16][0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[16][0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[16][0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[16][0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[16][1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[16][1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[16][1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[16][1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[16][2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[16][2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[16][2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[16][2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[16][3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[16][3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[16][3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[16][3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[16][4] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[16][4] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[16][4] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[16][4] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[16][5] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[16][5] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[16][5] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[16][5] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[16][6] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[16][6] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[16][6] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[16][6] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[16][7] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[16][7] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[16][7] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[16][7] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[16][8] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[16][8] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[16][8] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[16][8] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[16][9] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[16][9] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[16][9] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[16][9] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[16][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[16][10] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[16][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[16][10] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[16][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[16][11] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[16][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[16][11] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[16][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[16][12] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[16][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[16][12] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[16][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[16][13] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[16][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[16][13] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[16][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[16][14] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[16][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[16][14] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[16][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[16][15] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[16][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[16][15] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[17][0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[17][0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[17][0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[17][0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[17][1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[17][1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[17][1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[17][1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[17][2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[17][2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[17][2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[17][2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[17][3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[17][3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[17][3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[17][3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[17][4] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[17][4] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[17][4] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[17][4] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[17][5] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[17][5] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[17][5] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[17][5] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[17][6] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[17][6] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[17][6] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[17][6] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[17][7] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[17][7] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[17][7] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[17][7] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[17][8] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[17][8] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[17][8] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[17][8] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[17][9] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[17][9] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[17][9] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[17][9] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[17][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[17][10] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[17][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[17][10] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[17][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[17][11] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[17][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[17][11] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[17][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[17][12] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[17][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[17][12] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[17][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[17][13] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[17][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[17][13] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[17][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[17][14] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[17][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[17][14] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[17][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[17][15] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[17][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[17][15] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[18][0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[18][0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[18][0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[18][0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[18][1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[18][1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[18][1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[18][1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[18][2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[18][2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[18][2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[18][2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[18][3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[18][3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[18][3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[18][3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[18][4] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[18][4] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[18][4] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[18][4] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[18][5] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[18][5] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[18][5] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[18][5] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[18][6] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[18][6] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[18][6] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[18][6] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[18][7] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[18][7] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[18][7] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[18][7] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[18][8] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[18][8] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[18][8] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[18][8] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[18][9] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[18][9] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[18][9] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[18][9] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[18][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[18][10] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[18][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[18][10] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[18][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[18][11] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[18][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[18][11] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[18][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[18][12] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[18][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[18][12] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[18][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[18][13] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[18][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[18][13] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[18][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[18][14] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[18][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[18][14] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[18][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[18][15] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[18][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[18][15] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[19][0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[19][0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[19][0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[19][0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[19][1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[19][1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[19][1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[19][1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[19][2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[19][2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[19][2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[19][2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[19][3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[19][3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[19][3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[19][3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[19][4] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[19][4] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[19][4] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[19][4] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[19][5] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[19][5] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[19][5] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[19][5] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[19][6] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[19][6] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[19][6] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[19][6] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[19][7] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[19][7] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[19][7] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[19][7] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[19][8] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[19][8] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[19][8] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[19][8] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[19][9] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[19][9] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[19][9] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[19][9] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[19][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[19][10] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[19][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[19][10] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[19][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[19][11] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[19][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[19][11] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[19][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[19][12] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[19][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[19][12] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[19][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[19][13] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[19][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[19][13] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[19][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[19][14] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[19][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[19][14] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[19][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[19][15] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[19][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[19][15] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[20][0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[20][0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[20][0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[20][0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[20][1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[20][1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[20][1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[20][1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[20][2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[20][2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[20][2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[20][2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[20][3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[20][3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[20][3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[20][3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[20][4] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[20][4] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[20][4] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[20][4] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[20][5] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[20][5] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[20][5] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[20][5] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[20][6] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[20][6] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[20][6] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[20][6] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[20][7] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[20][7] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[20][7] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[20][7] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[20][8] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[20][8] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[20][8] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[20][8] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[20][9] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[20][9] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[20][9] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[20][9] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[20][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[20][10] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[20][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[20][10] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[20][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[20][11] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[20][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[20][11] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[20][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[20][12] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[20][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[20][12] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[20][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[20][13] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[20][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[20][13] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[20][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[20][14] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[20][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[20][14] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[20][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[20][15] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[20][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[20][15] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[21][0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[21][0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[21][0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[21][0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[21][1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[21][1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[21][1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[21][1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[21][2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[21][2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[21][2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[21][2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[21][3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[21][3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[21][3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[21][3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[21][4] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[21][4] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[21][4] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[21][4] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[21][5] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[21][5] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[21][5] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[21][5] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[21][6] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[21][6] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[21][6] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[21][6] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[21][7] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[21][7] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[21][7] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[21][7] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[21][8] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[21][8] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[21][8] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[21][8] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[21][9] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[21][9] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[21][9] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[21][9] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[21][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[21][10] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[21][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[21][10] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[21][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[21][11] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[21][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[21][11] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[21][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[21][12] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[21][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[21][12] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[21][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[21][13] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[21][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[21][13] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[21][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[21][14] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[21][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[21][14] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[21][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[21][15] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[21][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[21][15] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[22][0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[22][0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[22][0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[22][0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[22][1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[22][1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[22][1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[22][1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[22][2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[22][2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[22][2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[22][2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[22][3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[22][3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[22][3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[22][3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[22][4] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[22][4] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[22][4] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[22][4] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[22][5] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[22][5] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[22][5] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[22][5] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[22][6] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[22][6] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[22][6] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[22][6] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[22][7] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[22][7] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[22][7] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[22][7] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[22][8] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[22][8] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[22][8] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[22][8] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[22][9] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[22][9] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[22][9] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[22][9] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[22][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[22][10] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[22][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[22][10] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[22][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[22][11] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[22][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[22][11] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[22][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[22][12] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[22][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[22][12] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[22][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[22][13] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[22][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[22][13] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[22][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[22][14] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[22][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[22][14] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[22][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[22][15] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[22][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[22][15] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[23][0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[23][0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[23][0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[23][0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[23][1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[23][1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[23][1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[23][1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[23][2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[23][2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[23][2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[23][2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[23][3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[23][3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[23][3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[23][3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[23][4] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[23][4] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[23][4] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[23][4] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[23][5] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[23][5] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[23][5] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[23][5] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[23][6] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[23][6] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[23][6] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[23][6] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[23][7] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[23][7] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[23][7] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[23][7] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[23][8] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[23][8] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[23][8] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[23][8] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[23][9] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[23][9] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[23][9] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[23][9] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[23][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[23][10] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[23][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[23][10] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[23][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[23][11] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[23][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[23][11] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[23][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[23][12] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[23][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[23][12] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[23][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[23][13] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[23][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[23][13] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[23][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[23][14] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[23][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[23][14] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[23][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[23][15] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[23][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[23][15] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[24][0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[24][0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[24][0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[24][0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[24][1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[24][1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[24][1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[24][1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[24][2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[24][2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[24][2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[24][2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[24][3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[24][3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[24][3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[24][3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[24][4] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[24][4] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[24][4] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[24][4] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[24][5] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[24][5] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[24][5] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[24][5] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[24][6] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[24][6] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[24][6] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[24][6] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[24][7] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[24][7] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[24][7] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[24][7] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[24][8] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[24][8] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[24][8] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[24][8] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[24][9] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[24][9] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[24][9] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[24][9] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[24][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[24][10] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[24][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[24][10] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[24][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[24][11] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[24][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[24][11] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[24][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[24][12] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[24][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[24][12] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[24][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[24][13] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[24][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[24][13] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[24][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[24][14] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[24][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[24][14] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[24][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[24][15] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[24][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[24][15] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[25][0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[25][0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[25][0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[25][0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[25][1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[25][1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[25][1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[25][1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[25][2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[25][2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[25][2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[25][2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[25][3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[25][3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[25][3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[25][3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[25][4] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[25][4] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[25][4] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[25][4] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[25][5] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[25][5] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[25][5] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[25][5] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[25][6] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[25][6] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[25][6] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[25][6] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[25][7] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[25][7] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[25][7] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[25][7] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[25][8] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[25][8] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[25][8] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[25][8] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[25][9] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[25][9] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[25][9] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[25][9] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[25][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[25][10] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[25][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[25][10] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[25][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[25][11] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[25][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[25][11] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[25][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[25][12] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[25][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[25][12] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[25][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[25][13] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[25][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[25][13] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[25][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[25][14] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[25][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[25][14] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[25][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[25][15] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[25][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[25][15] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[26][0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[26][0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[26][0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[26][0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[26][1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[26][1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[26][1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[26][1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[26][2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[26][2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[26][2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[26][2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[26][3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[26][3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[26][3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[26][3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[26][4] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[26][4] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[26][4] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[26][4] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[26][5] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[26][5] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[26][5] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[26][5] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[26][6] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[26][6] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[26][6] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[26][6] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[26][7] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[26][7] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[26][7] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[26][7] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[26][8] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[26][8] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[26][8] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[26][8] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[26][9] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[26][9] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[26][9] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[26][9] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[26][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[26][10] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[26][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[26][10] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[26][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[26][11] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[26][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[26][11] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[26][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[26][12] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[26][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[26][12] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[26][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[26][13] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[26][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[26][13] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[26][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[26][14] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[26][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[26][14] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[26][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[26][15] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[26][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[26][15] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[27][0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[27][0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[27][0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[27][0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[27][1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[27][1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[27][1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[27][1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[27][2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[27][2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[27][2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[27][2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[27][3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[27][3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[27][3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[27][3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[27][4] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[27][4] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[27][4] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[27][4] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[27][5] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[27][5] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[27][5] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[27][5] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[27][6] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[27][6] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[27][6] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[27][6] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[27][7] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[27][7] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[27][7] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[27][7] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[27][8] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[27][8] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[27][8] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[27][8] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[27][9] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[27][9] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[27][9] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[27][9] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[27][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[27][10] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[27][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[27][10] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[27][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[27][11] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[27][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[27][11] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[27][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[27][12] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[27][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[27][12] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[27][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[27][13] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[27][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[27][13] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[27][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[27][14] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[27][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[27][14] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[27][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[27][15] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[27][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[27][15] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[28][0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[28][0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[28][0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[28][0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[28][1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[28][1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[28][1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[28][1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[28][2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[28][2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[28][2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[28][2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[28][3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[28][3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[28][3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[28][3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[28][4] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[28][4] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[28][4] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[28][4] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[28][5] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[28][5] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[28][5] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[28][5] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[28][6] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[28][6] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[28][6] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[28][6] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[28][7] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[28][7] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[28][7] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[28][7] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[28][8] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[28][8] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[28][8] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[28][8] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[28][9] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[28][9] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[28][9] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[28][9] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[28][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[28][10] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[28][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[28][10] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[28][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[28][11] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[28][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[28][11] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[28][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[28][12] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[28][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[28][12] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[28][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[28][13] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[28][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[28][13] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[28][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[28][14] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[28][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[28][14] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[28][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[28][15] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[28][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[28][15] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[29][0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[29][0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[29][0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[29][0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[29][1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[29][1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[29][1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[29][1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[29][2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[29][2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[29][2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[29][2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[29][3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[29][3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[29][3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[29][3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[29][4] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[29][4] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[29][4] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[29][4] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[29][5] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[29][5] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[29][5] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[29][5] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[29][6] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[29][6] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[29][6] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[29][6] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[29][7] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[29][7] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[29][7] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[29][7] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[29][8] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[29][8] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[29][8] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[29][8] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[29][9] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[29][9] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[29][9] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[29][9] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[29][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[29][10] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[29][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[29][10] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[29][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[29][11] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[29][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[29][11] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[29][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[29][12] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[29][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[29][12] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[29][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[29][13] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[29][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[29][13] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[29][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[29][14] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[29][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[29][14] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[29][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[29][15] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[29][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[29][15] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[30][0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[30][0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[30][0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[30][0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[30][1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[30][1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[30][1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[30][1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[30][2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[30][2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[30][2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[30][2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[30][3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[30][3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[30][3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[30][3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[30][4] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[30][4] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[30][4] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[30][4] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[30][5] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[30][5] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[30][5] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[30][5] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[30][6] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[30][6] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[30][6] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[30][6] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[30][7] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[30][7] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[30][7] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[30][7] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[30][8] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[30][8] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[30][8] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[30][8] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[30][9] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[30][9] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[30][9] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[30][9] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[30][10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[30][10] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[30][10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[30][10] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[30][11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[30][11] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[30][11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[30][11] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[30][12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[30][12] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[30][12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[30][12] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[30][13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[30][13] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[30][13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[30][13] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[30][14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[30][14] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[30][14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[30][14] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[30][15] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[30][15] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[30][15] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[30][15] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[0][0] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[0][0] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[0][0] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[0][0] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[0][1] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[0][1] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[0][1] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[0][1] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[0][2] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[0][2] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[0][2] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[0][2] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[0][3] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[0][3] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[0][3] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[0][3] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[0][4] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[0][4] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[0][4] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[0][4] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[0][5] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[0][5] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[0][5] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[0][5] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[0][6] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[0][6] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[0][6] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[0][6] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[0][7] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[0][7] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[0][7] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[0][7] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[0][8] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[0][8] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[0][8] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[0][8] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[0][9] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[0][9] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[0][9] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[0][9] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[0][10] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[0][10] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[0][10] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[0][10] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[0][11] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[0][11] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[0][11] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[0][11] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[0][12] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[0][12] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[0][12] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[0][12] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[0][13] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[0][13] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[0][13] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[0][13] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[0][14] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[0][14] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[0][14] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[0][14] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[0][15] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[0][15] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[0][15] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[0][15] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[1][0] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[1][0] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[1][0] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[1][0] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[1][1] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[1][1] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[1][1] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[1][1] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[1][2] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[1][2] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[1][2] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[1][2] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[1][3] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[1][3] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[1][3] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[1][3] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[1][4] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[1][4] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[1][4] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[1][4] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[1][5] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[1][5] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[1][5] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[1][5] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[1][6] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[1][6] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[1][6] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[1][6] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[1][7] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[1][7] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[1][7] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[1][7] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[1][8] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[1][8] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[1][8] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[1][8] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[1][9] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[1][9] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[1][9] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[1][9] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[1][10] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[1][10] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[1][10] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[1][10] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[1][11] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[1][11] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[1][11] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[1][11] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[1][12] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[1][12] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[1][12] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[1][12] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[1][13] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[1][13] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[1][13] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[1][13] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[1][14] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[1][14] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[1][14] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[1][14] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[1][15] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[1][15] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[1][15] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[1][15] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[2][0] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[2][0] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[2][0] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[2][0] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[2][1] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[2][1] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[2][1] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[2][1] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[2][2] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[2][2] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[2][2] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[2][2] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[2][3] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[2][3] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[2][3] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[2][3] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[2][4] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[2][4] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[2][4] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[2][4] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[2][5] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[2][5] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[2][5] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[2][5] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[2][6] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[2][6] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[2][6] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[2][6] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[2][7] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[2][7] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[2][7] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[2][7] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[2][8] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[2][8] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[2][8] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[2][8] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[2][9] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[2][9] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[2][9] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[2][9] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[2][10] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[2][10] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[2][10] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[2][10] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[2][11] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[2][11] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[2][11] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[2][11] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[2][12] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[2][12] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[2][12] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[2][12] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[2][13] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[2][13] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[2][13] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[2][13] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[2][14] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[2][14] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[2][14] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[2][14] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[2][15] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[2][15] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[2][15] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[2][15] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[3][0] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[3][0] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[3][0] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[3][0] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[3][1] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[3][1] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[3][1] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[3][1] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[3][2] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[3][2] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[3][2] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[3][2] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[3][3] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[3][3] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[3][3] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[3][3] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[3][4] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[3][4] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[3][4] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[3][4] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[3][5] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[3][5] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[3][5] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[3][5] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[3][6] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[3][6] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[3][6] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[3][6] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[3][7] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[3][7] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[3][7] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[3][7] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[3][8] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[3][8] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[3][8] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[3][8] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[3][9] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[3][9] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[3][9] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[3][9] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[3][10] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[3][10] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[3][10] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[3][10] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[3][11] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[3][11] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[3][11] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[3][11] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[3][12] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[3][12] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[3][12] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[3][12] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[3][13] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[3][13] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[3][13] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[3][13] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[3][14] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[3][14] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[3][14] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[3][14] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[3][15] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[3][15] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[3][15] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[3][15] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[4][0] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[4][0] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[4][0] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[4][0] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[4][1] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[4][1] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[4][1] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[4][1] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[4][2] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[4][2] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[4][2] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[4][2] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[4][3] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[4][3] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[4][3] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[4][3] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[4][4] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[4][4] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[4][4] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[4][4] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[4][5] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[4][5] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[4][5] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[4][5] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[4][6] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[4][6] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[4][6] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[4][6] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[4][7] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[4][7] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[4][7] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[4][7] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[4][8] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[4][8] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[4][8] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[4][8] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[4][9] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[4][9] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[4][9] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[4][9] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[4][10] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[4][10] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[4][10] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[4][10] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[4][11] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[4][11] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[4][11] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[4][11] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[4][12] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[4][12] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[4][12] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[4][12] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[4][13] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[4][13] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[4][13] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[4][13] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[4][14] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[4][14] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[4][14] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[4][14] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[4][15] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[4][15] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[4][15] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[4][15] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[5][0] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[5][0] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[5][0] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[5][0] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[5][1] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[5][1] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[5][1] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[5][1] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[5][2] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[5][2] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[5][2] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[5][2] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[5][3] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[5][3] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[5][3] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[5][3] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[5][4] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[5][4] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[5][4] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[5][4] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[5][5] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[5][5] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[5][5] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[5][5] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[5][6] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[5][6] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[5][6] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[5][6] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[5][7] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[5][7] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[5][7] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[5][7] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[5][8] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[5][8] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[5][8] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[5][8] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[5][9] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[5][9] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[5][9] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[5][9] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[5][10] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[5][10] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[5][10] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[5][10] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[5][11] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[5][11] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[5][11] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[5][11] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[5][12] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[5][12] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[5][12] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[5][12] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[5][13] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[5][13] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[5][13] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[5][13] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[5][14] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[5][14] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[5][14] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[5][14] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[5][15] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[5][15] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[5][15] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[5][15] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[6][0] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[6][0] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[6][0] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[6][0] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[6][1] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[6][1] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[6][1] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[6][1] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[6][2] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[6][2] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[6][2] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[6][2] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[6][3] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[6][3] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[6][3] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[6][3] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[6][4] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[6][4] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[6][4] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[6][4] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[6][5] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[6][5] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[6][5] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[6][5] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[6][6] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[6][6] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[6][6] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[6][6] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[6][7] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[6][7] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[6][7] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[6][7] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[6][8] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[6][8] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[6][8] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[6][8] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[6][9] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[6][9] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[6][9] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[6][9] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[6][10] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[6][10] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[6][10] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[6][10] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[6][11] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[6][11] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[6][11] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[6][11] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[6][12] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[6][12] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[6][12] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[6][12] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[6][13] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[6][13] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[6][13] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[6][13] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[6][14] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[6][14] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[6][14] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[6][14] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[6][15] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[6][15] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[6][15] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[6][15] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[7][0] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[7][0] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[7][0] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[7][0] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[7][1] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[7][1] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[7][1] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[7][1] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[7][2] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[7][2] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[7][2] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[7][2] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[7][3] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[7][3] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[7][3] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[7][3] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[7][4] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[7][4] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[7][4] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[7][4] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[7][5] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[7][5] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[7][5] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[7][5] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[7][6] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[7][6] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[7][6] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[7][6] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[7][7] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[7][7] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[7][7] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[7][7] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[7][8] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[7][8] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[7][8] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[7][8] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[7][9] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[7][9] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[7][9] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[7][9] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[7][10] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[7][10] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[7][10] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[7][10] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[7][11] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[7][11] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[7][11] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[7][11] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[7][12] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[7][12] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[7][12] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[7][12] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[7][13] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[7][13] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[7][13] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[7][13] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[7][14] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[7][14] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[7][14] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[7][14] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[7][15] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[7][15] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[7][15] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[7][15] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[8][0] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[8][0] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[8][0] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[8][0] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[8][1] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[8][1] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[8][1] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[8][1] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[8][2] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[8][2] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[8][2] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[8][2] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[8][3] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[8][3] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[8][3] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[8][3] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[8][4] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[8][4] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[8][4] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[8][4] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[8][5] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[8][5] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[8][5] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[8][5] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[8][6] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[8][6] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[8][6] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[8][6] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[8][7] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[8][7] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[8][7] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[8][7] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[8][8] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[8][8] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[8][8] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[8][8] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[8][9] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[8][9] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[8][9] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[8][9] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[8][10] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[8][10] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[8][10] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[8][10] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[8][11] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[8][11] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[8][11] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[8][11] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[8][12] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[8][12] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[8][12] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[8][12] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[8][13] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[8][13] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[8][13] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[8][13] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[8][14] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[8][14] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[8][14] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[8][14] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[8][15] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[8][15] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[8][15] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[8][15] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[9][0] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[9][0] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[9][0] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[9][0] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[9][1] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[9][1] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[9][1] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[9][1] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[9][2] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[9][2] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[9][2] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[9][2] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[9][3] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[9][3] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[9][3] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[9][3] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[9][4] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[9][4] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[9][4] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[9][4] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[9][5] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[9][5] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[9][5] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[9][5] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[9][6] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[9][6] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[9][6] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[9][6] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[9][7] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[9][7] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[9][7] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[9][7] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[9][8] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[9][8] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[9][8] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[9][8] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[9][9] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[9][9] CLK SI hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[9][9] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[9][9] CLK SE hold_clk_fall  c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[9][10] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[9][10] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[9][10] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[9][10] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[9][11] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[9][11] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[9][11] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[9][11] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[9][12] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[9][12] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[9][12] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[9][12] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[9][13] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[9][13] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[9][13] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[9][13] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[9][14] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[9][14] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[9][14] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[9][14] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[9][15] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[9][15] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[9][15] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[9][15] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[10][0] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[10][0] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[10][0] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[10][0] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[10][1] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[10][1] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[10][1] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[10][1] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[10][2] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[10][2] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[10][2] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[10][2] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[10][3] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[10][3] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[10][3] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[10][3] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[10][4] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[10][4] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[10][4] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[10][4] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[10][5] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[10][5] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[10][5] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[10][5] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[10][6] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[10][6] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[10][6] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[10][6] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[10][7] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[10][7] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[10][7] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[10][7] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[10][8] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[10][8] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[10][8] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[10][8] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[10][9] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[10][9] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[10][9] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[10][9] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[10][10] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[10][10] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[10][10] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[10][10] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[10][11] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[10][11] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[10][11] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[10][11] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[10][12] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[10][12] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[10][12] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[10][12] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[10][13] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[10][13] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[10][13] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[10][13] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[10][14] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[10][14] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[10][14] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[10][14] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[10][15] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[10][15] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[10][15] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[10][15] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[11][0] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[11][0] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[11][0] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[11][0] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[11][1] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[11][1] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[11][1] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[11][1] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[11][2] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[11][2] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[11][2] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[11][2] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[11][3] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[11][3] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[11][3] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[11][3] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[11][4] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[11][4] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[11][4] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[11][4] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[11][5] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[11][5] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[11][5] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[11][5] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[11][6] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[11][6] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[11][6] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[11][6] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[11][7] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[11][7] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[11][7] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[11][7] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[11][8] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[11][8] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[11][8] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[11][8] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[11][9] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[11][9] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[11][9] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[11][9] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[11][10] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[11][10] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[11][10] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[11][10] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[11][11] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[11][11] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[11][11] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[11][11] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[11][12] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[11][12] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[11][12] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[11][12] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[11][13] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[11][13] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[11][13] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[11][13] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[11][14] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[11][14] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[11][14] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[11][14] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[11][15] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[11][15] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[11][15] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[11][15] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[12][0] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[12][0] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[12][0] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[12][0] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[12][1] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[12][1] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[12][1] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[12][1] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[12][2] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[12][2] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[12][2] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[12][2] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[12][3] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[12][3] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[12][3] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[12][3] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[12][4] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[12][4] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[12][4] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[12][4] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[12][5] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[12][5] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[12][5] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[12][5] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[12][6] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[12][6] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[12][6] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[12][6] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[12][7] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[12][7] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[12][7] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[12][7] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[12][8] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[12][8] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[12][8] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[12][8] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[12][9] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[12][9] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[12][9] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[12][9] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[12][10] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[12][10] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[12][10] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[12][10] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[12][11] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[12][11] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[12][11] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[12][11] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[12][12] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[12][12] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[12][12] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[12][12] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[12][13] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[12][13] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[12][13] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[12][13] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[12][14] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[12][14] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[12][14] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[12][14] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[12][15] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[12][15] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[12][15] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[12][15] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[13][0] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[13][0] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[13][0] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[13][0] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[13][1] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[13][1] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[13][1] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[13][1] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[13][2] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[13][2] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[13][2] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[13][2] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[13][3] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[13][3] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[13][3] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[13][3] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[13][4] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[13][4] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[13][4] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[13][4] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[13][5] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[13][5] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[13][5] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[13][5] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[13][6] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[13][6] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[13][6] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[13][6] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[13][7] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[13][7] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[13][7] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[13][7] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[13][8] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[13][8] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[13][8] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[13][8] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[13][9] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[13][9] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[13][9] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[13][9] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[13][10] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[13][10] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[13][10] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[13][10] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[13][11] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[13][11] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[13][11] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[13][11] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[13][12] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[13][12] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[13][12] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[13][12] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[13][13] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[13][13] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[13][13] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[13][13] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[13][14] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[13][14] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[13][14] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[13][14] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[13][15] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[13][15] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[13][15] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[13][15] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[14][0] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[14][0] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[14][0] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[14][0] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[14][1] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[14][1] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[14][1] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[14][1] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[14][2] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[14][2] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[14][2] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[14][2] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[14][3] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[14][3] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[14][3] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[14][3] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[14][4] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[14][4] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[14][4] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[14][4] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[14][5] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[14][5] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[14][5] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[14][5] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[14][6] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[14][6] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[14][6] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[14][6] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[14][7] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[14][7] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[14][7] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[14][7] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[14][8] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[14][8] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[14][8] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[14][8] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[14][9] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[14][9] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[14][9] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[14][9] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[14][10] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[14][10] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[14][10] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[14][10] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[14][11] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[14][11] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[14][11] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[14][11] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[14][12] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[14][12] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[14][12] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[14][12] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[14][13] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[14][13] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[14][13] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[14][13] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[14][14] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[14][14] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[14][14] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[14][14] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[14][15] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[14][15] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[14][15] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[14][15] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[15][0] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[15][0] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[15][0] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[15][0] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[15][1] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[15][1] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[15][1] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[15][1] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[15][2] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[15][2] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[15][2] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[15][2] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[15][3] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[15][3] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[15][3] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[15][3] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[15][4] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[15][4] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[15][4] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[15][4] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[15][5] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[15][5] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[15][5] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[15][5] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[15][6] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[15][6] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[15][6] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[15][6] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[15][7] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[15][7] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[15][7] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[15][7] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[15][8] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[15][8] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[15][8] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[15][8] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[15][9] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[15][9] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[15][9] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[15][9] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[15][10] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[15][10] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[15][10] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[15][10] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[15][11] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[15][11] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[15][11] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[15][11] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[15][12] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[15][12] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[15][12] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[15][12] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[15][13] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[15][13] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[15][13] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[15][13] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[15][14] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[15][14] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[15][14] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[15][14] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[15][15] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[15][15] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[15][15] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[15][15] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[16][0] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[16][0] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[16][0] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[16][0] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[16][1] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[16][1] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[16][1] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[16][1] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[16][2] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[16][2] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[16][2] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[16][2] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[16][3] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[16][3] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[16][3] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[16][3] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[16][4] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[16][4] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[16][4] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[16][4] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[16][5] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[16][5] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[16][5] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[16][5] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[16][6] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[16][6] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[16][6] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[16][6] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[16][7] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[16][7] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[16][7] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[16][7] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[16][8] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[16][8] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[16][8] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[16][8] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[16][9] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[16][9] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[16][9] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[16][9] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[16][10] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[16][10] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[16][10] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[16][10] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[16][11] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[16][11] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[16][11] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[16][11] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[16][12] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[16][12] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[16][12] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[16][12] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[16][13] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[16][13] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[16][13] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[16][13] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[16][14] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[16][14] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[16][14] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[16][14] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[16][15] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[16][15] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[16][15] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[16][15] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[17][0] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[17][0] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[17][0] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[17][0] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[17][1] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[17][1] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[17][1] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[17][1] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[17][2] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[17][2] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[17][2] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[17][2] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[17][3] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[17][3] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[17][3] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[17][3] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[17][4] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[17][4] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[17][4] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[17][4] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[17][5] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[17][5] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[17][5] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[17][5] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[17][6] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[17][6] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[17][6] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[17][6] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[17][7] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[17][7] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[17][7] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[17][7] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[17][8] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[17][8] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[17][8] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[17][8] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[17][9] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[17][9] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[17][9] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[17][9] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[17][10] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[17][10] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[17][10] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[17][10] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[17][11] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[17][11] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[17][11] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[17][11] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[17][12] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[17][12] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[17][12] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[17][12] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[17][13] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[17][13] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[17][13] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[17][13] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[17][14] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[17][14] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[17][14] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[17][14] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[17][15] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[17][15] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[17][15] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[17][15] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[18][0] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[18][0] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[18][0] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[18][0] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[18][1] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[18][1] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[18][1] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[18][1] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[18][2] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[18][2] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[18][2] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[18][2] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[18][3] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[18][3] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[18][3] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[18][3] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[18][4] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[18][4] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[18][4] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[18][4] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[18][5] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[18][5] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[18][5] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[18][5] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[18][6] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[18][6] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[18][6] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[18][6] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[18][7] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[18][7] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[18][7] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[18][7] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[18][8] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[18][8] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[18][8] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[18][8] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[18][9] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[18][9] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[18][9] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[18][9] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[18][10] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[18][10] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[18][10] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[18][10] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[18][11] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[18][11] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[18][11] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[18][11] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[18][12] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[18][12] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[18][12] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[18][12] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[18][13] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[18][13] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[18][13] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[18][13] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[18][14] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[18][14] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[18][14] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[18][14] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[18][15] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[18][15] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[18][15] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[18][15] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[19][0] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[19][0] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[19][0] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[19][0] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[19][1] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[19][1] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[19][1] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[19][1] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[19][2] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[19][2] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[19][2] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[19][2] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[19][3] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[19][3] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[19][3] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[19][3] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[19][4] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[19][4] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[19][4] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[19][4] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[19][5] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[19][5] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[19][5] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[19][5] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[19][6] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[19][6] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[19][6] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[19][6] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[19][7] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[19][7] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[19][7] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[19][7] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[19][8] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[19][8] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[19][8] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[19][8] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[19][9] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[19][9] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[19][9] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[19][9] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[19][10] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[19][10] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[19][10] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[19][10] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[19][11] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[19][11] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[19][11] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[19][11] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[19][12] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[19][12] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[19][12] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[19][12] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[19][13] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[19][13] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[19][13] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[19][13] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[19][14] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[19][14] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[19][14] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[19][14] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[19][15] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[19][15] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[19][15] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[19][15] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[20][0] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[20][0] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[20][0] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[20][0] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[20][1] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[20][1] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[20][1] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[20][1] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[20][2] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[20][2] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[20][2] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[20][2] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[20][3] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[20][3] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[20][3] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[20][3] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[20][4] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[20][4] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[20][4] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[20][4] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[20][5] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[20][5] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[20][5] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[20][5] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[20][6] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[20][6] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[20][6] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[20][6] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[20][7] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[20][7] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[20][7] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[20][7] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[20][8] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[20][8] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[20][8] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[20][8] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[20][9] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[20][9] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[20][9] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[20][9] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[20][10] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[20][10] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[20][10] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[20][10] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[20][11] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[20][11] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[20][11] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[20][11] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[20][12] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[20][12] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[20][12] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[20][12] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[20][13] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[20][13] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[20][13] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[20][13] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[20][14] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[20][14] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[20][14] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[20][14] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[20][15] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[20][15] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[20][15] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[20][15] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[21][0] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[21][0] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[21][0] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[21][0] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[21][1] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[21][1] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[21][1] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[21][1] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[21][2] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[21][2] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[21][2] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[21][2] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[21][3] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[21][3] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[21][3] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[21][3] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[21][4] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[21][4] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[21][4] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[21][4] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[21][5] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[21][5] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[21][5] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[21][5] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[21][6] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[21][6] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[21][6] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[21][6] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[21][7] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[21][7] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[21][7] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[21][7] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[21][8] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[21][8] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[21][8] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[21][8] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[21][9] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[21][9] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[21][9] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[21][9] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[21][10] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[21][10] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[21][10] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[21][10] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[21][11] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[21][11] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[21][11] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[21][11] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[21][12] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[21][12] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[21][12] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[21][12] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[21][13] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[21][13] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[21][13] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[21][13] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[21][14] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[21][14] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[21][14] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[21][14] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[21][15] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[21][15] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[21][15] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[21][15] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[22][0] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[22][0] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[22][0] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[22][0] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[22][1] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[22][1] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[22][1] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[22][1] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[22][2] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[22][2] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[22][2] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[22][2] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[22][3] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[22][3] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[22][3] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[22][3] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[22][4] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[22][4] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[22][4] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[22][4] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[22][5] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[22][5] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[22][5] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[22][5] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[22][6] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[22][6] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[22][6] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[22][6] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[22][7] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[22][7] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[22][7] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[22][7] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[22][8] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[22][8] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[22][8] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[22][8] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[22][9] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[22][9] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[22][9] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[22][9] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[22][10] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[22][10] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[22][10] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[22][10] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[22][11] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[22][11] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[22][11] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[22][11] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[22][12] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[22][12] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[22][12] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[22][12] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[22][13] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[22][13] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[22][13] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[22][13] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[22][14] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[22][14] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[22][14] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[22][14] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[22][15] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[22][15] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[22][15] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[22][15] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[23][0] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[23][0] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[23][0] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[23][0] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[23][1] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[23][1] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[23][1] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[23][1] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[23][2] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[23][2] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[23][2] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[23][2] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[23][3] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[23][3] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[23][3] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[23][3] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[23][4] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[23][4] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[23][4] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[23][4] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[23][5] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[23][5] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[23][5] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[23][5] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[23][6] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[23][6] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[23][6] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[23][6] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[23][7] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[23][7] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[23][7] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[23][7] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[23][8] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[23][8] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[23][8] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[23][8] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[23][9] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[23][9] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[23][9] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[23][9] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[23][10] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[23][10] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[23][10] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[23][10] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[23][11] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[23][11] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[23][11] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[23][11] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[23][12] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[23][12] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[23][12] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[23][12] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[23][13] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[23][13] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[23][13] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[23][13] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[23][14] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[23][14] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[23][14] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[23][14] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[23][15] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[23][15] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[23][15] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[23][15] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[24][0] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[24][0] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[24][0] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[24][0] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[24][1] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[24][1] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[24][1] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[24][1] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[24][2] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[24][2] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[24][2] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[24][2] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[24][3] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[24][3] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[24][3] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[24][3] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[24][4] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[24][4] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[24][4] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[24][4] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[24][5] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[24][5] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[24][5] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[24][5] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[24][6] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[24][6] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[24][6] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[24][6] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[24][7] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[24][7] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[24][7] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[24][7] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[24][8] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[24][8] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[24][8] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[24][8] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[24][9] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[24][9] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[24][9] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[24][9] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[24][10] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[24][10] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[24][10] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[24][10] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[24][11] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[24][11] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[24][11] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[24][11] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[24][12] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[24][12] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[24][12] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[24][12] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[24][13] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[24][13] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[24][13] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[24][13] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[24][14] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[24][14] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[24][14] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[24][14] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[24][15] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[24][15] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[24][15] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[24][15] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[25][0] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[25][0] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[25][0] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[25][0] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[25][1] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[25][1] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[25][1] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[25][1] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[25][2] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[25][2] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[25][2] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[25][2] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[25][3] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[25][3] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[25][3] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[25][3] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[25][4] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[25][4] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[25][4] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[25][4] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[25][5] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[25][5] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[25][5] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[25][5] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[25][6] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[25][6] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[25][6] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[25][6] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[25][7] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[25][7] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[25][7] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[25][7] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[25][8] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[25][8] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[25][8] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[25][8] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[25][9] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[25][9] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[25][9] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[25][9] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[25][10] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[25][10] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[25][10] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[25][10] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[25][11] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[25][11] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[25][11] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[25][11] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[25][12] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[25][12] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[25][12] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[25][12] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[25][13] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[25][13] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[25][13] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[25][13] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[25][14] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[25][14] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[25][14] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[25][14] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[25][15] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[25][15] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[25][15] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[25][15] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[26][0] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[26][0] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[26][0] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[26][0] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[26][1] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[26][1] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[26][1] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[26][1] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[26][2] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[26][2] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[26][2] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[26][2] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[26][3] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[26][3] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[26][3] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[26][3] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[26][4] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[26][4] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[26][4] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[26][4] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[26][5] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[26][5] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[26][5] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[26][5] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[26][6] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[26][6] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[26][6] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[26][6] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[26][7] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[26][7] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[26][7] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[26][7] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[26][8] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[26][8] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[26][8] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[26][8] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[26][9] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[26][9] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[26][9] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[26][9] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[26][10] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[26][10] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[26][10] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[26][10] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[26][11] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[26][11] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[26][11] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[26][11] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[26][12] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[26][12] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[26][12] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[26][12] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[26][13] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[26][13] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[26][13] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[26][13] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[26][14] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[26][14] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[26][14] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[26][14] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[26][15] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[26][15] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[26][15] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[26][15] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[27][0] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[27][0] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[27][0] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[27][0] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[27][1] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[27][1] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[27][1] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[27][1] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[27][2] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[27][2] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[27][2] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[27][2] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[27][3] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[27][3] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[27][3] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[27][3] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[27][4] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[27][4] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[27][4] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[27][4] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[27][5] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[27][5] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[27][5] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[27][5] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[27][6] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[27][6] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[27][6] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[27][6] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[27][7] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[27][7] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[27][7] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[27][7] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[27][8] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[27][8] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[27][8] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[27][8] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[27][9] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[27][9] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[27][9] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[27][9] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[27][10] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[27][10] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[27][10] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[27][10] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[27][11] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[27][11] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[27][11] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[27][11] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[27][12] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[27][12] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[27][12] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[27][12] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[27][13] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[27][13] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[27][13] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[27][13] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[27][14] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[27][14] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[27][14] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[27][14] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[27][15] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[27][15] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[27][15] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[27][15] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[28][0] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[28][0] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[28][0] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[28][0] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[28][1] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[28][1] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[28][1] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[28][1] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[28][2] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[28][2] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[28][2] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[28][2] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[28][3] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[28][3] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[28][3] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[28][3] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[28][4] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[28][4] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[28][4] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[28][4] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[28][5] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[28][5] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[28][5] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[28][5] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[28][6] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[28][6] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[28][6] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[28][6] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[28][7] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[28][7] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[28][7] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[28][7] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[28][8] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[28][8] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[28][8] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[28][8] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[28][9] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[28][9] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[28][9] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[28][9] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[28][10] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[28][10] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[28][10] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[28][10] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[28][11] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[28][11] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[28][11] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[28][11] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[28][12] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[28][12] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[28][12] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[28][12] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[28][13] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[28][13] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[28][13] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[28][13] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[28][14] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[28][14] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[28][14] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[28][14] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[28][15] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[28][15] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[28][15] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[28][15] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[29][0] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[29][0] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[29][0] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[29][0] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[29][1] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[29][1] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[29][1] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[29][1] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[29][2] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[29][2] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[29][2] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[29][2] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[29][3] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[29][3] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[29][3] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[29][3] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[29][4] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[29][4] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[29][4] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[29][4] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[29][5] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[29][5] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[29][5] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[29][5] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[29][6] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[29][6] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[29][6] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[29][6] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[29][7] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[29][7] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[29][7] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[29][7] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[29][8] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[29][8] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[29][8] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[29][8] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[29][9] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[29][9] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[29][9] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[29][9] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[29][10] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[29][10] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[29][10] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[29][10] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[29][11] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[29][11] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[29][11] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[29][11] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[29][12] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[29][12] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[29][12] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[29][12] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[29][13] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[29][13] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[29][13] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[29][13] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[29][14] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[29][14] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[29][14] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[29][14] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[29][15] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[29][15] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[29][15] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[29][15] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[30][0] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[30][0] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[30][0] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[30][0] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[30][1] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[30][1] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[30][1] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[30][1] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[30][2] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[30][2] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[30][2] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[30][2] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[30][3] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[30][3] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[30][3] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[30][3] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[30][4] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[30][4] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[30][4] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[30][4] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[30][5] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[30][5] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[30][5] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[30][5] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[30][6] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[30][6] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[30][6] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[30][6] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[30][7] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[30][7] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[30][7] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[30][7] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[30][8] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[30][8] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[30][8] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[30][8] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[30][9] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[30][9] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[30][9] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[30][9] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[30][10] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[30][10] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[30][10] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[30][10] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[30][11] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[30][11] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[30][11] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[30][11] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[30][12] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[30][12] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[30][12] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[30][12] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[30][13] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[30][13] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[30][13] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[30][13] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[30][14] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[30][14] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[30][14] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[30][14] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[30][15] CLK SI setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[30][15] CLK SI hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[30][15] CLK SE setup_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/mega_shift_1_reg[30][15] CLK SE hold_clk_fall c 
  I_ORCA_TOP/I_SDRAM_IF/out_control_reg[0] CLK SI setup_clk_rise     c 
  I_ORCA_TOP/I_SDRAM_IF/out_control_reg[0] CLK SI hold_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/out_control_reg[0] CLK SE setup_clk_rise     c 
  I_ORCA_TOP/I_SDRAM_IF/out_control_reg[0] CLK SE hold_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/out_control_reg[1] CLK SI setup_clk_rise     c 
  I_ORCA_TOP/I_SDRAM_IF/out_control_reg[1] CLK SI hold_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/out_control_reg[1] CLK SE setup_clk_rise     c 
  I_ORCA_TOP/I_SDRAM_IF/out_control_reg[1] CLK SE hold_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/out_control_reg[2] CLK SI setup_clk_rise     c 
  I_ORCA_TOP/I_SDRAM_IF/out_control_reg[2] CLK SI hold_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/out_control_reg[2] CLK SE setup_clk_rise     c 
  I_ORCA_TOP/I_SDRAM_IF/out_control_reg[2] CLK SE hold_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/out_control_reg[3] CLK SI setup_clk_rise     c 
  I_ORCA_TOP/I_SDRAM_IF/out_control_reg[3] CLK SI hold_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/out_control_reg[3] CLK SE setup_clk_rise     c 
  I_ORCA_TOP/I_SDRAM_IF/out_control_reg[3] CLK SE hold_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/out_control_reg[4] CLK SI setup_clk_rise     c 
  I_ORCA_TOP/I_SDRAM_IF/out_control_reg[4] CLK SI hold_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/out_control_reg[4] CLK SE setup_clk_rise     c 
  I_ORCA_TOP/I_SDRAM_IF/out_control_reg[4] CLK SE hold_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/out_control_reg[5] CLK SI setup_clk_rise     c 
  I_ORCA_TOP/I_SDRAM_IF/out_control_reg[5] CLK SI hold_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/out_control_reg[5] CLK SE setup_clk_rise     c 
  I_ORCA_TOP/I_SDRAM_IF/out_control_reg[5] CLK SE hold_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/out_control_reg[6] CLK SI setup_clk_rise     c 
  I_ORCA_TOP/I_SDRAM_IF/out_control_reg[6] CLK SI hold_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/out_control_reg[6] CLK SE setup_clk_rise     c 
  I_ORCA_TOP/I_SDRAM_IF/out_control_reg[6] CLK SE hold_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/out_control_reg[7] CLK SI setup_clk_rise     c 
  I_ORCA_TOP/I_SDRAM_IF/out_control_reg[7] CLK SI hold_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/out_control_reg[7] CLK SE setup_clk_rise     c 
  I_ORCA_TOP/I_SDRAM_IF/out_control_reg[7] CLK SE hold_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/out_control_reg[8] CLK SI setup_clk_rise     c 
  I_ORCA_TOP/I_SDRAM_IF/out_control_reg[8] CLK SI hold_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/out_control_reg[8] CLK SE setup_clk_rise     c 
  I_ORCA_TOP/I_SDRAM_IF/out_control_reg[8] CLK SE hold_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/out_control_reg[9] CLK SI setup_clk_rise     c 
  I_ORCA_TOP/I_SDRAM_IF/out_control_reg[9] CLK SI hold_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/out_control_reg[9] CLK SE setup_clk_rise     c 
  I_ORCA_TOP/I_SDRAM_IF/out_control_reg[9] CLK SE hold_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/out_control_reg[10] CLK SI setup_clk_rise    c 
  I_ORCA_TOP/I_SDRAM_IF/out_control_reg[10] CLK SI hold_clk_rise     c 
  I_ORCA_TOP/I_SDRAM_IF/out_control_reg[10] CLK SE setup_clk_rise    c 
  I_ORCA_TOP/I_SDRAM_IF/out_control_reg[10] CLK SE hold_clk_rise     c 
  I_ORCA_TOP/I_SDRAM_IF/out_control_reg[11] CLK SI setup_clk_rise    c 
  I_ORCA_TOP/I_SDRAM_IF/out_control_reg[11] CLK SI hold_clk_rise     c 
  I_ORCA_TOP/I_SDRAM_IF/out_control_reg[11] CLK SE setup_clk_rise    c 
  I_ORCA_TOP/I_SDRAM_IF/out_control_reg[11] CLK SE hold_clk_rise     c 
  I_ORCA_TOP/I_SDRAM_IF/out_control_reg[12] CLK SI setup_clk_rise    c 
  I_ORCA_TOP/I_SDRAM_IF/out_control_reg[12] CLK SI hold_clk_rise     c 
  I_ORCA_TOP/I_SDRAM_IF/out_control_reg[12] CLK SE setup_clk_rise    c 
  I_ORCA_TOP/I_SDRAM_IF/out_control_reg[12] CLK SE hold_clk_rise     c 
  I_ORCA_TOP/I_SDRAM_IF/out_control_reg[13] CLK SI setup_clk_rise    c 
  I_ORCA_TOP/I_SDRAM_IF/out_control_reg[13] CLK SI hold_clk_rise     c 
  I_ORCA_TOP/I_SDRAM_IF/out_control_reg[13] CLK SE setup_clk_rise    c 
  I_ORCA_TOP/I_SDRAM_IF/out_control_reg[13] CLK SE hold_clk_rise     c 
  I_ORCA_TOP/I_SDRAM_IF/out_control_reg[14] CLK SI setup_clk_rise    c 
  I_ORCA_TOP/I_SDRAM_IF/out_control_reg[14] CLK SI hold_clk_rise     c 
  I_ORCA_TOP/I_SDRAM_IF/out_control_reg[14] CLK SE setup_clk_rise    c 
  I_ORCA_TOP/I_SDRAM_IF/out_control_reg[14] CLK SE hold_clk_rise     c 
  I_ORCA_TOP/I_SDRAM_IF/out_control_reg[15] CLK SI setup_clk_rise    c 
  I_ORCA_TOP/I_SDRAM_IF/out_control_reg[15] CLK SI hold_clk_rise     c 
  I_ORCA_TOP/I_SDRAM_IF/out_control_reg[15] CLK SE setup_clk_rise    c 
  I_ORCA_TOP/I_SDRAM_IF/out_control_reg[15] CLK SE hold_clk_rise     c 
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[0] CLK SI   setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[0] CLK SI   hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[0] CLK SE   setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[0] CLK SE   hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[1] CLK SI   setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[1] CLK SI   hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[1] CLK SE   setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[1] CLK SE   hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[2] CLK SI   setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[2] CLK SI   hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[2] CLK SE   setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[2] CLK SE   hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[3] CLK SI   setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[3] CLK SI   hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[3] CLK SE   setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[3] CLK SE   hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[4] CLK SI   setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[4] CLK SI   hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[4] CLK SE   setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[4] CLK SE   hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[5] CLK SI   setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[5] CLK SI   hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[5] CLK SE   setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[5] CLK SE   hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[6] CLK SI   setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[6] CLK SI   hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[6] CLK SE   setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[6] CLK SE   hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[7] CLK SI   setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[7] CLK SI   hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[7] CLK SE   setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[7] CLK SE   hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[8] CLK SI   setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[8] CLK SI   hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[8] CLK SE   setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[8] CLK SE   hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[9] CLK SI   setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[9] CLK SI   hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[9] CLK SE   setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[9] CLK SE   hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[10] CLK SI  setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[10] CLK SI  hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[10] CLK SE  setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[10] CLK SE  hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[11] CLK SI  setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[11] CLK SI  hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[11] CLK SE  setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[11] CLK SE  hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[12] CLK SI  setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[12] CLK SI  hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[12] CLK SE  setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[12] CLK SE  hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[13] CLK SI  setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[13] CLK SI  hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[13] CLK SE  setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[13] CLK SE  hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[14] CLK SI  setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[14] CLK SI  hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[14] CLK SE  setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[14] CLK SE  hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[15] CLK SI  setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[15] CLK SI  hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[15] CLK SE  setup_clk_rise      c 
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[15] CLK SE  hold_clk_rise       c 
  I_ORCA_TOP/I_SDRAM_IF/sd_mux_CK A1 Y           positive_unate      c 
  I_ORCA_TOP/I_SDRAM_IF/sd_mux_CK A2 Y           positive_unate      c 
  I_ORCA_TOP/I_SDRAM_IF/sd_mux_CK S0 Y           negative_unate      c 
  I_ORCA_TOP/I_SDRAM_IF/sd_mux_CKn A1 Y          positive_unate      c 
  I_ORCA_TOP/I_SDRAM_IF/sd_mux_CKn A2 Y          positive_unate      c 
  I_ORCA_TOP/I_SDRAM_IF/sd_mux_CKn S0 Y          positive_unate      c 
  I_ORCA_TOP/I_SDRAM_IF/sync_control_bus_reg[0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/sync_control_bus_reg[0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/sync_control_bus_reg[0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/sync_control_bus_reg[0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/sync_control_bus_reg[1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/sync_control_bus_reg[1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/sync_control_bus_reg[1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/sync_control_bus_reg[1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/sync_control_bus_reg[2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/sync_control_bus_reg[2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/sync_control_bus_reg[2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/sync_control_bus_reg[2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/sync_control_bus_reg[3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/sync_control_bus_reg[3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/sync_control_bus_reg[3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/sync_control_bus_reg[3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/sync_control_bus_reg[4] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/sync_control_bus_reg[4] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/sync_control_bus_reg[4] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/sync_control_bus_reg[4] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/sync_control_bus_reg[5] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/sync_control_bus_reg[5] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/sync_control_bus_reg[5] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/sync_control_bus_reg[5] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/sync_control_bus_reg[6] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/sync_control_bus_reg[6] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/sync_control_bus_reg[6] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/sync_control_bus_reg[6] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/sync_control_bus_reg[7] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/sync_control_bus_reg[7] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/sync_control_bus_reg[7] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/sync_control_bus_reg[7] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/sync_control_bus_reg[8] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/sync_control_bus_reg[8] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/sync_control_bus_reg[8] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/sync_control_bus_reg[8] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/sync_control_bus_reg[9] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/sync_control_bus_reg[9] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/sync_control_bus_reg[9] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/sync_control_bus_reg[9] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/sync_control_bus_reg[10] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/sync_control_bus_reg[10] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/sync_control_bus_reg[10] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/sync_control_bus_reg[10] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/sync_control_bus_reg[11] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/sync_control_bus_reg[11] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/sync_control_bus_reg[11] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/sync_control_bus_reg[11] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/sync_control_bus_reg[12] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/sync_control_bus_reg[12] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/sync_control_bus_reg[12] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/sync_control_bus_reg[12] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/sync_control_bus_reg[13] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/sync_control_bus_reg[13] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/sync_control_bus_reg[13] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/sync_control_bus_reg[13] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/sync_control_bus_reg[14] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/sync_control_bus_reg[14] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/sync_control_bus_reg[14] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_IF/sync_control_bus_reg[14] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/almost_empty_int_reg CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/almost_empty_int_reg CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/almost_empty_int_reg CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/almost_empty_int_reg CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/almost_full_int_reg CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/almost_full_int_reg CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/almost_full_int_reg CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/almost_full_int_reg CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/clk_gate_this_addr_g_int_reg/latch CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/clk_gate_this_addr_g_int_reg/latch CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/count_int_reg[0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/count_int_reg[0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/count_int_reg[0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/count_int_reg[0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/count_int_reg[1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/count_int_reg[1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/count_int_reg[1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/count_int_reg[1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/count_int_reg[2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/count_int_reg[2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/count_int_reg[2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/count_int_reg[2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/count_int_reg[3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/count_int_reg[3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/count_int_reg[3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/count_int_reg[3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/count_int_reg[4] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/count_int_reg[4] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/count_int_reg[4] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/count_int_reg[4] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/count_int_reg[5] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/count_int_reg[5] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/count_int_reg[5] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/count_int_reg[5] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/count_int_reg[6] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/count_int_reg[6] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/count_int_reg[6] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/count_int_reg[6] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/empty_int_reg CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/empty_int_reg CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/empty_int_reg CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/empty_int_reg CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/error_int_reg CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/error_int_reg CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/error_int_reg CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/error_int_reg CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/full_int_reg CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/full_int_reg CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/full_int_reg CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/full_int_reg CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/half_full_int_reg CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/half_full_int_reg CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/half_full_int_reg CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/half_full_int_reg CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/syncff_reg[0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/syncff_reg[0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/syncff_reg[0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/syncff_reg[0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/syncff_reg[1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/syncff_reg[1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/syncff_reg[1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/syncff_reg[1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/syncff_reg[2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/syncff_reg[2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/syncff_reg[2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/syncff_reg[2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/syncff_reg[3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/syncff_reg[3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/syncff_reg[3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/syncff_reg[3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/syncff_reg[4] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/syncff_reg[4] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/syncff_reg[4] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/syncff_reg[4] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/syncff_reg[5] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/syncff_reg[5] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/syncff_reg[5] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/syncff_reg[5] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/syncff_reg[6] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/syncff_reg[6] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/syncff_reg[6] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/syncff_reg[6] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/this_addr_g_int_reg[0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/this_addr_g_int_reg[0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/this_addr_g_int_reg[0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/this_addr_g_int_reg[0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/this_addr_g_int_reg[1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/this_addr_g_int_reg[1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/this_addr_g_int_reg[1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/this_addr_g_int_reg[1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/this_addr_g_int_reg[2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/this_addr_g_int_reg[2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/this_addr_g_int_reg[2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/this_addr_g_int_reg[2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/this_addr_g_int_reg[3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/this_addr_g_int_reg[3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/this_addr_g_int_reg[3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/this_addr_g_int_reg[3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/this_addr_g_int_reg[4] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/this_addr_g_int_reg[4] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/this_addr_g_int_reg[4] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/this_addr_g_int_reg[4] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/this_addr_g_int_reg[5] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/this_addr_g_int_reg[5] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/this_addr_g_int_reg[5] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/this_addr_g_int_reg[5] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/this_addr_g_int_reg[6] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/this_addr_g_int_reg[6] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/this_addr_g_int_reg[6] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U1/this_addr_g_int_reg[6] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/almost_empty_int_reg CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/almost_empty_int_reg CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/almost_empty_int_reg CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/almost_empty_int_reg CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/almost_full_int_reg CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/almost_full_int_reg CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/almost_full_int_reg CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/almost_full_int_reg CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/clk_gate_this_addr_g_int_reg/latch CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/clk_gate_this_addr_g_int_reg/latch CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/count_int_reg[0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/count_int_reg[0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/count_int_reg[0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/count_int_reg[0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/count_int_reg[1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/count_int_reg[1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/count_int_reg[1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/count_int_reg[1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/count_int_reg[2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/count_int_reg[2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/count_int_reg[2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/count_int_reg[2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/count_int_reg[3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/count_int_reg[3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/count_int_reg[3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/count_int_reg[3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/count_int_reg[4] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/count_int_reg[4] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/count_int_reg[4] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/count_int_reg[4] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/count_int_reg[5] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/count_int_reg[5] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/count_int_reg[5] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/count_int_reg[5] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/count_int_reg[6] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/count_int_reg[6] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/count_int_reg[6] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/count_int_reg[6] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/empty_int_reg CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/empty_int_reg CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/empty_int_reg CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/empty_int_reg CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/error_int_reg CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/error_int_reg CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/error_int_reg CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/error_int_reg CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/full_int_reg CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/full_int_reg CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/full_int_reg CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/full_int_reg CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/half_full_int_reg CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/half_full_int_reg CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/half_full_int_reg CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/half_full_int_reg CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/syncff_reg[0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/syncff_reg[0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/syncff_reg[0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/syncff_reg[0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/syncff_reg[1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/syncff_reg[1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/syncff_reg[1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/syncff_reg[1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/syncff_reg[2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/syncff_reg[2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/syncff_reg[2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/syncff_reg[2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/syncff_reg[3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/syncff_reg[3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/syncff_reg[3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/syncff_reg[3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/syncff_reg[4] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/syncff_reg[4] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/syncff_reg[4] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/syncff_reg[4] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/syncff_reg[5] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/syncff_reg[5] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/syncff_reg[5] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/syncff_reg[5] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/syncff_reg[6] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/syncff_reg[6] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/syncff_reg[6] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/syncff_reg[6] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/this_addr_g_int_reg[0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/this_addr_g_int_reg[0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/this_addr_g_int_reg[0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/this_addr_g_int_reg[0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/this_addr_g_int_reg[1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/this_addr_g_int_reg[1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/this_addr_g_int_reg[1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/this_addr_g_int_reg[1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/this_addr_g_int_reg[2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/this_addr_g_int_reg[2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/this_addr_g_int_reg[2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/this_addr_g_int_reg[2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/this_addr_g_int_reg[3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/this_addr_g_int_reg[3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/this_addr_g_int_reg[3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/this_addr_g_int_reg[3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/this_addr_g_int_reg[4] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/this_addr_g_int_reg[4] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/this_addr_g_int_reg[4] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/this_addr_g_int_reg[4] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/this_addr_g_int_reg[5] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/this_addr_g_int_reg[5] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/this_addr_g_int_reg[5] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/this_addr_g_int_reg[5] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/this_addr_g_int_reg[6] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/this_addr_g_int_reg[6] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/this_addr_g_int_reg[6] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_CTL/U2/this_addr_g_int_reg[6] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM CE1 CSB1 setup_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM CE1 CSB1 setup_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM CE2 CSB2 setup_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM CE2 CSB2 setup_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM CE2 I2[0] setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM CE2 I2[0] hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM CE2 I2[10] setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM CE2 I2[10] hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM CE2 I2[11] setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM CE2 I2[11] hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM CE2 I2[12] setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM CE2 I2[12] hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM CE2 I2[13] setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM CE2 I2[13] hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM CE2 I2[14] setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM CE2 I2[14] hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM CE2 I2[15] setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM CE2 I2[15] hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM CE2 I2[16] setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM CE2 I2[16] hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM CE2 I2[17] setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM CE2 I2[17] hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM CE2 I2[18] setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM CE2 I2[18] hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM CE2 I2[19] setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM CE2 I2[19] hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM CE2 I2[1] setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM CE2 I2[1] hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM CE2 I2[20] setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM CE2 I2[20] hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM CE2 I2[21] setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM CE2 I2[21] hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM CE2 I2[22] setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM CE2 I2[22] hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM CE2 I2[23] setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM CE2 I2[23] hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM CE2 I2[24] setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM CE2 I2[24] hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM CE2 I2[25] setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM CE2 I2[25] hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM CE2 I2[26] setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM CE2 I2[26] hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM CE2 I2[27] setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM CE2 I2[27] hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM CE2 I2[28] setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM CE2 I2[28] hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM CE2 I2[29] setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM CE2 I2[29] hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM CE2 I2[2] setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM CE2 I2[2] hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM CE2 I2[30] setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM CE2 I2[30] hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM CE2 I2[31] setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM CE2 I2[31] hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM CE2 I2[3] setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM CE2 I2[3] hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM CE2 I2[4] setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM CE2 I2[4] hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM CE2 I2[5] setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM CE2 I2[5] hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM CE2 I2[6] setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM CE2 I2[6] hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM CE2 I2[7] setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM CE2 I2[7] hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM CE2 I2[8] setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM CE2 I2[8] hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM CE2 I2[9] setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM CE2 I2[9] hold_clk_rise  c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[0] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[0] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[0] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[10] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[10] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[10] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[11] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[11] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[11] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[12] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[12] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[12] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[13] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[13] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[13] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[14] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[14] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[14] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[15] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[15] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[15] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[16] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[16] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[16] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[17] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[17] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[17] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[18] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[18] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[18] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[19] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[19] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[19] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[1] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[1] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[1] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[20] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[20] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[20] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[21] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[21] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[21] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[22] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[22] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[22] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[23] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[23] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[23] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[24] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[24] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[24] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[25] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[25] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[25] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[26] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[26] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[26] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[27] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[27] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[27] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[28] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[28] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[28] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[29] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[29] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[29] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[2] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[2] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[2] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[30] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[30] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[30] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[31] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[31] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[31] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[3] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[3] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[3] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[4] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[4] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[4] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[5] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[5] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[5] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[6] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[6] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[6] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[7] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[7] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[7] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[8] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[8] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[8] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[9] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[9] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB1 O1[9] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[0] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[0] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[0] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[10] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[10] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[10] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[11] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[11] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[11] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[12] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[12] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[12] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[13] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[13] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[13] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[14] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[14] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[14] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[15] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[15] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[15] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[16] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[16] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[16] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[17] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[17] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[17] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[18] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[18] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[18] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[19] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[19] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[19] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[1] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[1] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[1] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[20] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[20] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[20] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[21] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[21] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[21] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[22] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[22] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[22] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[23] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[23] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[23] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[24] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[24] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[24] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[25] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[25] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[25] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[26] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[26] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[26] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[27] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[27] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[27] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[28] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[28] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[28] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[29] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[29] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[29] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[2] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[2] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[2] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[30] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[30] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[30] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[31] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[31] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[31] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[3] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[3] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[3] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[4] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[4] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[4] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[5] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[5] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[5] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[6] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[6] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[6] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[7] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[7] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[7] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[8] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[8] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[8] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[9] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[9] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_READ_FIFO/SD_RFIFO_RAM OEB2 O2[9] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/almost_empty_int_reg CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/almost_empty_int_reg CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/almost_empty_int_reg CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/almost_empty_int_reg CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/almost_full_int_reg CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/almost_full_int_reg CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/almost_full_int_reg CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/almost_full_int_reg CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/clk_gate_this_addr_g_int_reg/latch CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/clk_gate_this_addr_g_int_reg/latch CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/count_int_reg[0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/count_int_reg[0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/count_int_reg[0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/count_int_reg[0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/count_int_reg[1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/count_int_reg[1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/count_int_reg[1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/count_int_reg[1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/count_int_reg[2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/count_int_reg[2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/count_int_reg[2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/count_int_reg[2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/count_int_reg[3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/count_int_reg[3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/count_int_reg[3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/count_int_reg[3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/count_int_reg[4] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/count_int_reg[4] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/count_int_reg[4] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/count_int_reg[4] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/count_int_reg[5] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/count_int_reg[5] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/count_int_reg[5] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/count_int_reg[5] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/count_int_reg[6] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/count_int_reg[6] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/count_int_reg[6] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/count_int_reg[6] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/empty_int_reg CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/empty_int_reg CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/empty_int_reg CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/empty_int_reg CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/error_int_reg CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/error_int_reg CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/error_int_reg CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/error_int_reg CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/full_int_reg CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/full_int_reg CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/full_int_reg CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/full_int_reg CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/half_full_int_reg CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/half_full_int_reg CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/half_full_int_reg CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/half_full_int_reg CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/syncff_reg[0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/syncff_reg[0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/syncff_reg[0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/syncff_reg[0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/syncff_reg[1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/syncff_reg[1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/syncff_reg[1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/syncff_reg[1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/syncff_reg[2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/syncff_reg[2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/syncff_reg[2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/syncff_reg[2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/syncff_reg[3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/syncff_reg[3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/syncff_reg[3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/syncff_reg[3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/syncff_reg[4] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/syncff_reg[4] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/syncff_reg[4] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/syncff_reg[4] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/syncff_reg[5] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/syncff_reg[5] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/syncff_reg[5] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/syncff_reg[5] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/syncff_reg[6] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/syncff_reg[6] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/syncff_reg[6] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/syncff_reg[6] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/this_addr_g_int_reg[0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/this_addr_g_int_reg[0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/this_addr_g_int_reg[0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/this_addr_g_int_reg[0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/this_addr_g_int_reg[1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/this_addr_g_int_reg[1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/this_addr_g_int_reg[1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/this_addr_g_int_reg[1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/this_addr_g_int_reg[2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/this_addr_g_int_reg[2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/this_addr_g_int_reg[2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/this_addr_g_int_reg[2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/this_addr_g_int_reg[3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/this_addr_g_int_reg[3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/this_addr_g_int_reg[3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/this_addr_g_int_reg[3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/this_addr_g_int_reg[4] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/this_addr_g_int_reg[4] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/this_addr_g_int_reg[4] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/this_addr_g_int_reg[4] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/this_addr_g_int_reg[5] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/this_addr_g_int_reg[5] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/this_addr_g_int_reg[5] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/this_addr_g_int_reg[5] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/this_addr_g_int_reg[6] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/this_addr_g_int_reg[6] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/this_addr_g_int_reg[6] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U1/this_addr_g_int_reg[6] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/almost_empty_int_reg CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/almost_empty_int_reg CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/almost_empty_int_reg CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/almost_empty_int_reg CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/almost_full_int_reg CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/almost_full_int_reg CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/almost_full_int_reg CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/almost_full_int_reg CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/clk_gate_this_addr_g_int_reg/latch CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/clk_gate_this_addr_g_int_reg/latch CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/count_int_reg[0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/count_int_reg[0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/count_int_reg[0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/count_int_reg[0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/count_int_reg[1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/count_int_reg[1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/count_int_reg[1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/count_int_reg[1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/count_int_reg[2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/count_int_reg[2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/count_int_reg[2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/count_int_reg[2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/count_int_reg[3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/count_int_reg[3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/count_int_reg[3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/count_int_reg[3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/count_int_reg[4] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/count_int_reg[4] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/count_int_reg[4] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/count_int_reg[4] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/count_int_reg[5] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/count_int_reg[5] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/count_int_reg[5] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/count_int_reg[5] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/count_int_reg[6] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/count_int_reg[6] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/count_int_reg[6] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/count_int_reg[6] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/empty_int_reg CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/empty_int_reg CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/empty_int_reg CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/empty_int_reg CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/error_int_reg CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/error_int_reg CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/error_int_reg CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/error_int_reg CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/full_int_reg CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/full_int_reg CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/full_int_reg CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/full_int_reg CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/half_full_int_reg CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/half_full_int_reg CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/half_full_int_reg CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/half_full_int_reg CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/syncff_reg[0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/syncff_reg[0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/syncff_reg[0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/syncff_reg[0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/syncff_reg[1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/syncff_reg[1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/syncff_reg[1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/syncff_reg[1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/syncff_reg[2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/syncff_reg[2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/syncff_reg[2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/syncff_reg[2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/syncff_reg[3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/syncff_reg[3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/syncff_reg[3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/syncff_reg[3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/syncff_reg[4] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/syncff_reg[4] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/syncff_reg[4] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/syncff_reg[4] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/syncff_reg[5] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/syncff_reg[5] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/syncff_reg[5] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/syncff_reg[5] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/syncff_reg[6] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/syncff_reg[6] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/syncff_reg[6] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/syncff_reg[6] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/this_addr_g_int_reg[0] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/this_addr_g_int_reg[0] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/this_addr_g_int_reg[0] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/this_addr_g_int_reg[0] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/this_addr_g_int_reg[1] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/this_addr_g_int_reg[1] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/this_addr_g_int_reg[1] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/this_addr_g_int_reg[1] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/this_addr_g_int_reg[2] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/this_addr_g_int_reg[2] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/this_addr_g_int_reg[2] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/this_addr_g_int_reg[2] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/this_addr_g_int_reg[3] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/this_addr_g_int_reg[3] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/this_addr_g_int_reg[3] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/this_addr_g_int_reg[3] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/this_addr_g_int_reg[4] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/this_addr_g_int_reg[4] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/this_addr_g_int_reg[4] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/this_addr_g_int_reg[4] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/this_addr_g_int_reg[5] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/this_addr_g_int_reg[5] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/this_addr_g_int_reg[5] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/this_addr_g_int_reg[5] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/this_addr_g_int_reg[6] CLK SI setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/this_addr_g_int_reg[6] CLK SI hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/this_addr_g_int_reg[6] CLK SE setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_CTL/U2/this_addr_g_int_reg[6] CLK SE hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM CE1 CSB1 setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM CE1 CSB1 setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM CE2 CSB2 setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM CE2 CSB2 setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM CE2 I2[0] setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM CE2 I2[0] hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM CE2 I2[10] setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM CE2 I2[10] hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM CE2 I2[11] setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM CE2 I2[11] hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM CE2 I2[12] setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM CE2 I2[12] hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM CE2 I2[13] setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM CE2 I2[13] hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM CE2 I2[14] setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM CE2 I2[14] hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM CE2 I2[15] setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM CE2 I2[15] hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM CE2 I2[16] setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM CE2 I2[16] hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM CE2 I2[17] setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM CE2 I2[17] hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM CE2 I2[18] setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM CE2 I2[18] hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM CE2 I2[19] setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM CE2 I2[19] hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM CE2 I2[1] setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM CE2 I2[1] hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM CE2 I2[20] setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM CE2 I2[20] hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM CE2 I2[21] setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM CE2 I2[21] hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM CE2 I2[22] setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM CE2 I2[22] hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM CE2 I2[23] setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM CE2 I2[23] hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM CE2 I2[24] setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM CE2 I2[24] hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM CE2 I2[25] setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM CE2 I2[25] hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM CE2 I2[26] setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM CE2 I2[26] hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM CE2 I2[27] setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM CE2 I2[27] hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM CE2 I2[28] setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM CE2 I2[28] hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM CE2 I2[29] setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM CE2 I2[29] hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM CE2 I2[2] setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM CE2 I2[2] hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM CE2 I2[30] setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM CE2 I2[30] hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM CE2 I2[31] setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM CE2 I2[31] hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM CE2 I2[3] setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM CE2 I2[3] hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM CE2 I2[4] setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM CE2 I2[4] hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM CE2 I2[5] setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM CE2 I2[5] hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM CE2 I2[6] setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM CE2 I2[6] hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM CE2 I2[7] setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM CE2 I2[7] hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM CE2 I2[8] setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM CE2 I2[8] hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM CE2 I2[9] setup_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM CE2 I2[9] hold_clk_rise c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[0] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[0] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[0] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[10] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[10] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[10] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[11] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[11] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[11] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[12] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[12] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[12] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[13] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[13] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[13] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[14] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[14] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[14] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[15] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[15] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[15] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[16] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[16] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[16] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[17] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[17] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[17] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[18] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[18] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[18] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[19] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[19] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[19] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[1] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[1] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[1] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[20] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[20] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[20] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[21] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[21] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[21] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[22] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[22] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[22] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[23] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[23] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[23] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[24] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[24] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[24] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[25] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[25] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[25] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[26] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[26] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[26] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[27] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[27] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[27] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[28] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[28] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[28] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[29] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[29] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[29] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[2] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[2] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[2] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[30] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[30] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[30] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[31] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[31] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[31] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[3] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[3] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[3] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[4] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[4] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[4] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[5] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[5] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[5] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[6] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[6] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[6] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[7] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[7] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[7] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[8] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[8] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[8] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[9] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[9] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB1 O1[9] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[0] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[0] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[0] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[10] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[10] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[10] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[11] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[11] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[11] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[12] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[12] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[12] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[13] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[13] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[13] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[14] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[14] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[14] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[15] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[15] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[15] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[16] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[16] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[16] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[17] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[17] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[17] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[18] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[18] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[18] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[19] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[19] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[19] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[1] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[1] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[1] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[20] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[20] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[20] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[21] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[21] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[21] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[22] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[22] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[22] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[23] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[23] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[23] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[24] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[24] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[24] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[25] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[25] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[25] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[26] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[26] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[26] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[27] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[27] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[27] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[28] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[28] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[28] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[29] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[29] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[29] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[2] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[2] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[2] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[30] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[30] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[30] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[31] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[31] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[31] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[3] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[3] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[3] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[4] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[4] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[4] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[5] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[5] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[5] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[6] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[6] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[6] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[7] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[7] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[7] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[8] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[8] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[8] 3_state_enable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[9] 3_state_disable_low c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[9] 3_state_enable_high c 
  I_ORCA_TOP/I_SDRAM_WRITE_FIFO/SD_WFIFO_RAM OEB2 O2[9] 3_state_enable_low c 
  PCI_BE_Bus[0].pc_be_iopad PULL_UP PADIO        3_state_disable_low c 
  PCI_BE_Bus[0].pc_be_iopad PULL_DOWN PADIO      3_state_disable_high c 
  PCI_BE_Bus[1].pc_be_iopad PULL_UP PADIO        3_state_disable_low c 
  PCI_BE_Bus[1].pc_be_iopad PULL_DOWN PADIO      3_state_disable_high c 
  PCI_BE_Bus[2].pc_be_iopad PULL_UP PADIO        3_state_disable_low c 
  PCI_BE_Bus[2].pc_be_iopad PULL_DOWN PADIO      3_state_disable_high c 
  PCI_BE_Bus[3].pc_be_iopad PULL_UP PADIO        3_state_disable_low c 
  PCI_BE_Bus[3].pc_be_iopad PULL_DOWN PADIO      3_state_disable_high c 
  SDRAM_A_Bus[0].sdram_A_iopad EN PADIO          3_state_disable_low c 
  SDRAM_A_Bus[0].sdram_A_iopad EN PADIO          3_state_enable_high c 
  SDRAM_A_Bus[1].sdram_A_iopad EN PADIO          3_state_disable_low c 
  SDRAM_A_Bus[1].sdram_A_iopad EN PADIO          3_state_enable_high c 
  SDRAM_A_Bus[2].sdram_A_iopad EN PADIO          3_state_disable_low c 
  SDRAM_A_Bus[2].sdram_A_iopad EN PADIO          3_state_enable_high c 
  SDRAM_A_Bus[3].sdram_A_iopad EN PADIO          3_state_disable_low c 
  SDRAM_A_Bus[3].sdram_A_iopad EN PADIO          3_state_enable_high c 
  SDRAM_A_Bus[4].sdram_A_iopad EN PADIO          3_state_disable_low c 
  SDRAM_A_Bus[4].sdram_A_iopad EN PADIO          3_state_enable_high c 
  SDRAM_A_Bus[5].sdram_A_iopad EN PADIO          3_state_disable_low c 
  SDRAM_A_Bus[5].sdram_A_iopad EN PADIO          3_state_enable_high c 
  SDRAM_A_Bus[6].sdram_A_iopad EN PADIO          3_state_disable_low c 
  SDRAM_A_Bus[6].sdram_A_iopad EN PADIO          3_state_enable_high c 
  SDRAM_A_Bus[7].sdram_A_iopad EN PADIO          3_state_disable_low c 
  SDRAM_A_Bus[7].sdram_A_iopad EN PADIO          3_state_enable_high c 
  SDRAM_A_Bus[8].sdram_A_iopad EN PADIO          3_state_disable_low c 
  SDRAM_A_Bus[8].sdram_A_iopad EN PADIO          3_state_enable_high c 
  SDRAM_A_Bus[9].sdram_A_iopad EN PADIO          3_state_disable_low c 
  SDRAM_A_Bus[9].sdram_A_iopad EN PADIO          3_state_enable_high c 
  SDRAM_BWS_Bus[0].sdram_BWS_iopad EN PADIO      3_state_disable_low c 
  SDRAM_BWS_Bus[0].sdram_BWS_iopad EN PADIO      3_state_enable_high c 
  SDRAM_BWS_Bus[1].sdram_BWS_iopad EN PADIO      3_state_disable_low c 
  SDRAM_BWS_Bus[1].sdram_BWS_iopad EN PADIO      3_state_enable_high c 
  SDRAM_DQ_Bus[0].sdram_DQ_iopad PULL_UP PADIO   3_state_disable_low c 
  SDRAM_DQ_Bus[0].sdram_DQ_iopad PULL_DOWN PADIO 3_state_disable_high c 
  SDRAM_DQ_Bus[1].sdram_DQ_iopad PULL_UP PADIO   3_state_disable_low c 
  SDRAM_DQ_Bus[1].sdram_DQ_iopad PULL_DOWN PADIO 3_state_disable_high c 
  SDRAM_DQ_Bus[2].sdram_DQ_iopad PULL_UP PADIO   3_state_disable_low c 
  SDRAM_DQ_Bus[2].sdram_DQ_iopad PULL_DOWN PADIO 3_state_disable_high c 
  SDRAM_DQ_Bus[3].sdram_DQ_iopad PULL_UP PADIO   3_state_disable_low c 
  SDRAM_DQ_Bus[3].sdram_DQ_iopad PULL_DOWN PADIO 3_state_disable_high c 
  SDRAM_DQ_Bus[4].sdram_DQ_iopad PULL_UP PADIO   3_state_disable_low c 
  SDRAM_DQ_Bus[4].sdram_DQ_iopad PULL_DOWN PADIO 3_state_disable_high c 
  SDRAM_DQ_Bus[5].sdram_DQ_iopad PULL_UP PADIO   3_state_disable_low c 
  SDRAM_DQ_Bus[5].sdram_DQ_iopad PULL_DOWN PADIO 3_state_disable_high c 
  SDRAM_DQ_Bus[6].sdram_DQ_iopad PULL_UP PADIO   3_state_disable_low c 
  SDRAM_DQ_Bus[6].sdram_DQ_iopad PULL_DOWN PADIO 3_state_disable_high c 
  SDRAM_DQ_Bus[7].sdram_DQ_iopad PULL_UP PADIO   3_state_disable_low c 
  SDRAM_DQ_Bus[7].sdram_DQ_iopad PULL_DOWN PADIO 3_state_disable_high c 
  SDRAM_DQ_Bus[8].sdram_DQ_iopad PULL_UP PADIO   3_state_disable_low c 
  SDRAM_DQ_Bus[8].sdram_DQ_iopad PULL_DOWN PADIO 3_state_disable_high c 
  SDRAM_DQ_Bus[9].sdram_DQ_iopad PULL_UP PADIO   3_state_disable_low c 
  SDRAM_DQ_Bus[9].sdram_DQ_iopad PULL_DOWN PADIO 3_state_disable_high c 
  SDRAM_DQ_Bus[10].sdram_DQ_iopad PULL_UP PADIO  3_state_disable_low c 
  SDRAM_DQ_Bus[10].sdram_DQ_iopad PULL_DOWN PADIO 3_state_disable_high c 
  SDRAM_DQ_Bus[11].sdram_DQ_iopad PULL_UP PADIO  3_state_disable_low c 
  SDRAM_DQ_Bus[11].sdram_DQ_iopad PULL_DOWN PADIO 3_state_disable_high c 
  SDRAM_DQ_Bus[12].sdram_DQ_iopad PULL_UP PADIO  3_state_disable_low c 
  SDRAM_DQ_Bus[12].sdram_DQ_iopad PULL_DOWN PADIO 3_state_disable_high c 
  SDRAM_DQ_Bus[13].sdram_DQ_iopad PULL_UP PADIO  3_state_disable_low c 
  SDRAM_DQ_Bus[13].sdram_DQ_iopad PULL_DOWN PADIO 3_state_disable_high c 
  SDRAM_DQ_Bus[14].sdram_DQ_iopad PULL_UP PADIO  3_state_disable_low c 
  SDRAM_DQ_Bus[14].sdram_DQ_iopad PULL_DOWN PADIO 3_state_disable_high c 
  SDRAM_DQ_Bus[15].sdram_DQ_iopad PULL_UP PADIO  3_state_disable_low c 
  SDRAM_DQ_Bus[15].sdram_DQ_iopad PULL_DOWN PADIO 3_state_disable_high c 
  genblk1[6].pad_iopad PULL_UP    PADIO          3_state_disable_low c 
  genblk1[6].pad_iopad PULL_DOWN  PADIO          3_state_disable_high c 
  genblk1[7].pad_iopad PULL_UP    PADIO          3_state_disable_low c 
  genblk1[7].pad_iopad PULL_DOWN  PADIO          3_state_disable_high c 
  genblk1[8].pad_iopad PULL_UP    PADIO          3_state_disable_low c 
  genblk1[8].pad_iopad PULL_DOWN  PADIO          3_state_disable_high c 
  genblk1[9].pad_iopad PULL_UP    PADIO          3_state_disable_low c 
  genblk1[9].pad_iopad PULL_DOWN  PADIO          3_state_disable_high c 
  genblk1[10].pad_iopad PULL_UP   PADIO          3_state_disable_low c 
  genblk1[10].pad_iopad PULL_DOWN PADIO          3_state_disable_high c 
  genblk1[11].pad_iopad PULL_UP   PADIO          3_state_disable_low c 
  genblk1[11].pad_iopad PULL_DOWN PADIO          3_state_disable_high c 
  genblk1[12].pad_iopad PULL_UP   PADIO          3_state_disable_low c 
  genblk1[12].pad_iopad PULL_DOWN PADIO          3_state_disable_high c 
  genblk1[13].pad_iopad PULL_UP   PADIO          3_state_disable_low c 
  genblk1[13].pad_iopad PULL_DOWN PADIO          3_state_disable_high c 
  genblk1[14].pad_iopad PULL_UP   PADIO          3_state_disable_low c 
  genblk1[14].pad_iopad PULL_DOWN PADIO          3_state_disable_high c 
  genblk1[15].pad_iopad PULL_UP   PADIO          3_state_disable_low c 
  genblk1[15].pad_iopad PULL_DOWN PADIO          3_state_disable_high c 
  genblk2[0].pad_iopad PULL_UP    PADIO          3_state_disable_low c 
  genblk2[0].pad_iopad PULL_DOWN  PADIO          3_state_disable_high c 
  genblk2[1].pad_iopad PULL_UP    PADIO          3_state_disable_low c 
  genblk2[1].pad_iopad PULL_DOWN  PADIO          3_state_disable_high c 
  genblk2[2].pad_iopad PULL_UP    PADIO          3_state_disable_low c 
  genblk2[2].pad_iopad PULL_DOWN  PADIO          3_state_disable_high c 
  genblk2[3].pad_iopad PULL_UP    PADIO          3_state_disable_low c 
  genblk2[3].pad_iopad PULL_DOWN  PADIO          3_state_disable_high c 
  genblk2[4].pad_iopad PULL_UP    PADIO          3_state_disable_low c 
  genblk2[4].pad_iopad PULL_DOWN  PADIO          3_state_disable_high c 
  genblk2[5].pad_iopad PULL_UP    PADIO          3_state_disable_low c 
  genblk2[5].pad_iopad PULL_DOWN  PADIO          3_state_disable_high c 
  pclk_iopad          R_EN        DOUT           positive_unate      c 
  pdevsel_n_iopad     PULL_UP     PADIO          3_state_disable_low c 
  pdevsel_n_iopad     PULL_DOWN   PADIO          3_state_disable_high c 
  pframe_n_iopad      PULL_UP     PADIO          3_state_disable_low c 
  pframe_n_iopad      PULL_DOWN   PADIO          3_state_disable_high c 
  pgnt_n_iopad        R_EN        DOUT           positive_unate      c 
  pidsel_iopad        R_EN        DOUT           positive_unate      c 
  pirdy_n_iopad       PULL_UP     PADIO          3_state_disable_low c 
  pirdy_n_iopad       PULL_DOWN   PADIO          3_state_disable_high c 
  ppar_iopad          PULL_UP     PADIO          3_state_disable_low c 
  ppar_iopad          PULL_DOWN   PADIO          3_state_disable_high c 
  pperr_n_iopad       PULL_UP     PADIO          3_state_disable_low c 
  pperr_n_iopad       PULL_DOWN   PADIO          3_state_disable_high c 
  preq_n_iopad        EN          PADIO          3_state_disable_low c 
  preq_n_iopad        EN          PADIO          3_state_enable_high c 
  prst_n_iopad        R_EN        DOUT           positive_unate      c 
  pserr_n_iopad       PULL_UP     PADIO          3_state_disable_low c 
  pserr_n_iopad       PULL_DOWN   PADIO          3_state_disable_high c 
  pstop_n_iopad       PULL_UP     PADIO          3_state_disable_low c 
  pstop_n_iopad       PULL_DOWN   PADIO          3_state_disable_high c 
  ptrdy_n_iopad       PULL_UP     PADIO          3_state_disable_low c 
  ptrdy_n_iopad       PULL_DOWN   PADIO          3_state_disable_high c 
  sdr_clk_iopad       R_EN        DOUT           positive_unate      c 
  sdram_CK_iopad      EN          PADIO          3_state_disable_low c 
  sdram_CK_iopad      EN          PADIO          3_state_enable_high c 
  sdram_CKn_iopad     EN          PADIO          3_state_disable_low c 
  sdram_CKn_iopad     EN          PADIO          3_state_enable_high c 
  sdram_LD_iopad      EN          PADIO          3_state_disable_low c 
  sdram_LD_iopad      EN          PADIO          3_state_enable_high c 
  sdram_RW_iopad      EN          PADIO          3_state_disable_low c 
  sdram_RW_iopad      EN          PADIO          3_state_enable_high c 
  sys_clk_iopad       R_EN        DOUT           positive_unate      c 
  test_mode_iopad     R_EN        DOUT           positive_unate      c 

1
