<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.8.17">
  <compounddef id="group__DEVICE__HAL__GPIO__INT__CFG__SET" kind="group">
    <compoundname>DEVICE_HAL_GPIO_INT_CFG_SET</compoundname>
    <title>GPIO Device Int Configuration Settings</title>
    <innerclass refid="structdev__gpio__int__cfg" prot="public">dev_gpio_int_cfg</innerclass>
    <innerclass refid="structdev__gpio__bit__isr" prot="public">dev_gpio_bit_isr</innerclass>
      <sectiondef kind="enum">
      <memberdef kind="enum" id="group__DEVICE__HAL__GPIO__INT__CFG__SET_1gaf7acf5e0cba8e4d0fea85668a51e747f" prot="public" static="no" strong="no">
        <type></type>
        <name>gpio_int_polarity</name>
        <enumvalue id="group__DEVICE__HAL__GPIO__INT__CFG__SET_gaf7acf5e0cba8e4d0fea85668a51e747f_1ggaf7acf5e0cba8e4d0fea85668a51e747fac05bf506d475a58b45649c05c7448d7a" prot="public">
          <name>GPIO_INT_ACTIVE_LOW</name>
          <initializer>= 0</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>Active low for level-sensitive interrupt for 1 bit </para>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="group__DEVICE__HAL__GPIO__INT__CFG__SET_gaf7acf5e0cba8e4d0fea85668a51e747f_1ggaf7acf5e0cba8e4d0fea85668a51e747fa3b03ffd1c638cd0bc6a0074e4b9b9d58" prot="public">
          <name>GPIO_INT_FALLING_EDGE</name>
          <initializer>= 0</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>Falling-edge for edge-sensitive interrupt for 1 bit </para>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="group__DEVICE__HAL__GPIO__INT__CFG__SET_gaf7acf5e0cba8e4d0fea85668a51e747f_1ggaf7acf5e0cba8e4d0fea85668a51e747faffb4e64179063c63edb6e9ee78f6f075" prot="public">
          <name>GPIO_INT_ACTIVE_HIGH</name>
          <initializer>=  1</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>Active high for level-sensitive interrupt for 1 bit </para>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="group__DEVICE__HAL__GPIO__INT__CFG__SET_gaf7acf5e0cba8e4d0fea85668a51e747f_1ggaf7acf5e0cba8e4d0fea85668a51e747fa972a50f714b96ed7a41f9e5ee734ed9e" prot="public">
          <name>GPIO_INT_RISING_EDGE</name>
          <initializer>= 1</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>Rising-edge for edge-sensitive interrupt for 1 bit </para>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="group__DEVICE__HAL__GPIO__INT__CFG__SET_gaf7acf5e0cba8e4d0fea85668a51e747f_1ggaf7acf5e0cba8e4d0fea85668a51e747faba4811b0bbe2fe6a60641961df5b8e19" prot="public">
          <name>GPIO_INT_ACTIVE_LOW_ALL</name>
          <initializer>= 0</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>Active low for level-sensitive interrupt for all bits </para>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="group__DEVICE__HAL__GPIO__INT__CFG__SET_gaf7acf5e0cba8e4d0fea85668a51e747f_1ggaf7acf5e0cba8e4d0fea85668a51e747fa35b1957a6688067545c9f1134bddc45b" prot="public">
          <name>GPIO_INT_FALLING_EDGE_ALL</name>
          <initializer>= 0</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>Falling-edge for edge-sensitive interrupt for all bits </para>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="group__DEVICE__HAL__GPIO__INT__CFG__SET_gaf7acf5e0cba8e4d0fea85668a51e747f_1ggaf7acf5e0cba8e4d0fea85668a51e747fa31944f1136e77883ead79055e60ff5f1" prot="public">
          <name>GPIO_INT_ACTIVE_HIGH_ALL</name>
          <initializer>=  0XFFFFFFFF</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>Active high for level-sensitive interrupt for all bits </para>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="group__DEVICE__HAL__GPIO__INT__CFG__SET_gaf7acf5e0cba8e4d0fea85668a51e747f_1ggaf7acf5e0cba8e4d0fea85668a51e747fadba09c91f686ef5ae7289fc16f49d33f" prot="public">
          <name>GPIO_INT_RISING_EDGE_ALL</name>
          <initializer>= 0XFFFFFFFF</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>Rising-edge for edge-sensitive interrupt for all bits </para>
          </detaileddescription>
        </enumvalue>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>GPIO Interrupt polarity type enum </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/runner/work/embarc_osp/embarc_osp/include/device/ip_hal/dev_gpio.h" line="292" column="31" bodyfile="/home/runner/work/embarc_osp/embarc_osp/include/device/ip_hal/dev_gpio.h" bodystart="292" bodyend="303"/>
      </memberdef>
      </sectiondef>
      <sectiondef kind="typedef">
      <memberdef kind="typedef" id="group__DEVICE__HAL__GPIO__INT__CFG__SET_1gaca141f8a4caabd1785e32b0486bd03a0" prot="public" static="no">
        <type>enum <ref refid="group__DEVICE__HAL__GPIO__INT__CFG__SET_gaf7acf5e0cba8e4d0fea85668a51e747f_1gaf7acf5e0cba8e4d0fea85668a51e747f" kindref="member">gpio_int_polarity</ref></type>
        <definition>typedef enum gpio_int_polarity GPIO_INT_POLARITY</definition>
        <argsstring></argsstring>
        <name>GPIO_INT_POLARITY</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>GPIO Interrupt polarity type enum </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/runner/work/embarc_osp/embarc_osp/include/device/ip_hal/dev_gpio.h" line="303" column="19"/>
      </memberdef>
      <memberdef kind="typedef" id="group__DEVICE__HAL__GPIO__INT__CFG__SET_1ga8db7727a29bb6f24fe2e23f9782825a8" prot="public" static="no">
        <type>struct <ref refid="structdev__gpio__int__cfg" kindref="compound">dev_gpio_int_cfg</ref></type>
        <definition>typedef struct dev_gpio_int_cfg DEV_GPIO_INT_CFG</definition>
        <argsstring></argsstring>
        <name>DEV_GPIO_INT_CFG</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>GPIO interrupt configuration </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/runner/work/embarc_osp/embarc_osp/include/device/ip_hal/dev_gpio.h" line="356" column="18"/>
      </memberdef>
      <memberdef kind="typedef" id="group__DEVICE__HAL__GPIO__INT__CFG__SET_1ga56683729dca9f30a1bda4133d95ddfce" prot="public" static="no">
        <type>struct <ref refid="structdev__gpio__int__cfg" kindref="compound">dev_gpio_int_cfg</ref> *</type>
        <definition>typedef struct dev_gpio_int_cfg * DEV_GPIO_INT_CFG_PTR</definition>
        <argsstring></argsstring>
        <name>DEV_GPIO_INT_CFG_PTR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/runner/work/embarc_osp/embarc_osp/include/device/ip_hal/dev_gpio.h" line="356" column="40"/>
      </memberdef>
      <memberdef kind="typedef" id="group__DEVICE__HAL__GPIO__INT__CFG__SET_1gad63a55aa4fd71c10bcb4f7d3dc5ea11f" prot="public" static="no">
        <type>void(*</type>
        <definition>typedef void(* DEV_GPIO_HANDLER) (void *ptr)</definition>
        <argsstring>)(void *ptr)</argsstring>
        <name>DEV_GPIO_HANDLER</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>GPIO interrupt handler or Interrupt Service Routine(ISR) </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/runner/work/embarc_osp/embarc_osp/include/device/ip_hal/dev_gpio.h" line="364" column="9" bodyfile="/home/runner/work/embarc_osp/embarc_osp/include/device/ip_hal/dev_gpio.h" bodystart="364" bodyend="-1"/>
      </memberdef>
      <memberdef kind="typedef" id="group__DEVICE__HAL__GPIO__INT__CFG__SET_1ga2fa50bc6d718a630605356e196e244e0" prot="public" static="no">
        <type>struct <ref refid="structdev__gpio__bit__isr" kindref="compound">dev_gpio_bit_isr</ref></type>
        <definition>typedef struct dev_gpio_bit_isr DEV_GPIO_BIT_ISR</definition>
        <argsstring></argsstring>
        <name>DEV_GPIO_BIT_ISR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>interrupt handler for each port bit </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/runner/work/embarc_osp/embarc_osp/include/device/ip_hal/dev_gpio.h" line="370" column="18"/>
      </memberdef>
      <memberdef kind="typedef" id="group__DEVICE__HAL__GPIO__INT__CFG__SET_1ga2362e15f8b806d95c358b74cc8512be0" prot="public" static="no">
        <type>struct <ref refid="structdev__gpio__bit__isr" kindref="compound">dev_gpio_bit_isr</ref> *</type>
        <definition>typedef struct dev_gpio_bit_isr * DEV_GPIO_BIT_ISR_PTR</definition>
        <argsstring></argsstring>
        <name>DEV_GPIO_BIT_ISR_PTR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/runner/work/embarc_osp/embarc_osp/include/device/ip_hal/dev_gpio.h" line="370" column="40"/>
      </memberdef>
      </sectiondef>
      <sectiondef kind="var">
      <memberdef kind="variable" id="group__DEVICE__HAL__GPIO__INT__CFG__SET_1ga25fcd68b3e78f18559a32d0bacd9bcb1" prot="public" static="yes" mutable="no">
        <type>const <ref refid="group__DEVICE__HAL__GPIO__INT__CFG__SET_ga8db7727a29bb6f24fe2e23f9782825a8_1ga8db7727a29bb6f24fe2e23f9782825a8" kindref="member">DEV_GPIO_INT_CFG</ref></type>
        <definition>const DEV_GPIO_INT_CFG gpio_int_cfg_default</definition>
        <argsstring></argsstring>
        <name>gpio_int_cfg_default</name>
        <initializer>= 
{  (0XFFFFFFFF) ,  (0) ,	     
	<ref refid="group__DEVICE__HAL__GPIO__INT__CFG__SET_gaf7acf5e0cba8e4d0fea85668a51e747f_1ggaf7acf5e0cba8e4d0fea85668a51e747faba4811b0bbe2fe6a60641961df5b8e19" kindref="member">GPIO_INT_ACTIVE_LOW_ALL</ref>,  (0)  }</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Default interrupt configuration for all gpio bits </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/runner/work/embarc_osp/embarc_osp/include/device/ip_hal/dev_gpio.h" line="359" column="31" bodyfile="/home/runner/work/embarc_osp/embarc_osp/include/device/ip_hal/dev_gpio.h" bodystart="359" bodyend="-1"/>
      </memberdef>
      </sectiondef>
      <sectiondef kind="define">
      <memberdef kind="define" id="group__DEVICE__HAL__GPIO__INT__CFG__SET_1gaea4203a0e716de02ef575abb80f6a9c2" prot="public" static="no">
        <name>GPIO_BITS_MASK_NONE</name>
        <initializer>(0)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Mask none bits of the max 32bits </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/runner/work/embarc_osp/embarc_osp/include/device/ip_hal/dev_gpio.h" line="263" column="9" bodyfile="/home/runner/work/embarc_osp/embarc_osp/include/device/ip_hal/dev_gpio.h" bodystart="263" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__DEVICE__HAL__GPIO__INT__CFG__SET_1ga6c2c2001d31ee7336e5ecbd283e66486" prot="public" static="no">
        <name>GPIO_BITS_MASK_ALL</name>
        <initializer>(0XFFFFFFFF)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Mask all bits of the max 32bits </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/runner/work/embarc_osp/embarc_osp/include/device/ip_hal/dev_gpio.h" line="265" column="9" bodyfile="/home/runner/work/embarc_osp/embarc_osp/include/device/ip_hal/dev_gpio.h" bodystart="265" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__DEVICE__HAL__GPIO__INT__CFG__SET_1ga6af26c98e4ab38de1881a258ad890cb5" prot="public" static="no">
        <name>GPIO_INT_LEVEL_TRIG</name>
        <initializer>(0)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Level sensitive interrupt type for 1 bit </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/runner/work/embarc_osp/embarc_osp/include/device/ip_hal/dev_gpio.h" line="270" column="9" bodyfile="/home/runner/work/embarc_osp/embarc_osp/include/device/ip_hal/dev_gpio.h" bodystart="270" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__DEVICE__HAL__GPIO__INT__CFG__SET_1gab62c3bce0ebe01b3fea627a032a56995" prot="public" static="no">
        <name>GPIO_INT_EDGE_TRIG</name>
        <initializer>(1)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Edge sensitive interrupt type for 1 bit </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/runner/work/embarc_osp/embarc_osp/include/device/ip_hal/dev_gpio.h" line="272" column="9" bodyfile="/home/runner/work/embarc_osp/embarc_osp/include/device/ip_hal/dev_gpio.h" bodystart="272" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__DEVICE__HAL__GPIO__INT__CFG__SET_1gaf9776fdbdfdb11ed78784f79fa25b667" prot="public" static="no">
        <name>GPIO_INT_LEVEL_TRIG_ALL</name>
        <initializer>(0)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Level sensitive interrupt type for all 32 bits </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/runner/work/embarc_osp/embarc_osp/include/device/ip_hal/dev_gpio.h" line="274" column="9" bodyfile="/home/runner/work/embarc_osp/embarc_osp/include/device/ip_hal/dev_gpio.h" bodystart="274" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__DEVICE__HAL__GPIO__INT__CFG__SET_1ga8a703faf4b3220b70f4492b34a746381" prot="public" static="no">
        <name>GPIO_INT_EDGE_TRIG_ALL</name>
        <initializer>(0XFFFFFFFF)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Edge sensitive interrupt type for all 32 bits </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/runner/work/embarc_osp/embarc_osp/include/device/ip_hal/dev_gpio.h" line="276" column="9" bodyfile="/home/runner/work/embarc_osp/embarc_osp/include/device/ip_hal/dev_gpio.h" bodystart="276" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__DEVICE__HAL__GPIO__INT__CFG__SET_1ga245c0a48052a3e3ac76712bb38c6b871" prot="public" static="no">
        <name>GPIO_INT_BIT_LEVEL_TRIG</name>
        <param><defname>bit_ofs</defname></param>
        <initializer>(<ref refid="group__DEVICE__HAL__GPIO__INT__CFG__SET_ga6af26c98e4ab38de1881a258ad890cb5_1ga6af26c98e4ab38de1881a258ad890cb5" kindref="member">GPIO_INT_LEVEL_TRIG</ref> &lt;&lt; (bit_ofs))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Set bit interrupt type of gpio into level sensitive </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/runner/work/embarc_osp/embarc_osp/include/device/ip_hal/dev_gpio.h" line="280" column="9" bodyfile="/home/runner/work/embarc_osp/embarc_osp/include/device/ip_hal/dev_gpio.h" bodystart="280" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__DEVICE__HAL__GPIO__INT__CFG__SET_1ga76ca4a46917c909adb8c8185d447b5bd" prot="public" static="no">
        <name>GPIO_INT_BIT_EDGE_TRIG</name>
        <param><defname>bit_ofs</defname></param>
        <initializer>(<ref refid="group__DEVICE__HAL__GPIO__INT__CFG__SET_gab62c3bce0ebe01b3fea627a032a56995_1gab62c3bce0ebe01b3fea627a032a56995" kindref="member">GPIO_INT_EDGE_TRIG</ref> &lt;&lt; (bit_ofs))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Set bit interrupt type of gpio into edge sensitive </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/runner/work/embarc_osp/embarc_osp/include/device/ip_hal/dev_gpio.h" line="282" column="9" bodyfile="/home/runner/work/embarc_osp/embarc_osp/include/device/ip_hal/dev_gpio.h" bodystart="282" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__DEVICE__HAL__GPIO__INT__CFG__SET_1gabbc8e9ff61ad3a75f61fcd778d3bf759" prot="public" static="no">
        <name>GPIO_INT_BITS_LEVEL_TRIG</name>
        <param><defname>bit_mask</defname></param>
        <initializer>(<ref refid="group__DEVICE__HAL__GPIO__INT__CFG__SET_gaf9776fdbdfdb11ed78784f79fa25b667_1gaf9776fdbdfdb11ed78784f79fa25b667" kindref="member">GPIO_INT_LEVEL_TRIG_ALL</ref> &amp; (bit_mask))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Set interrupt type of masked bits of gpio into level sensitive </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/runner/work/embarc_osp/embarc_osp/include/device/ip_hal/dev_gpio.h" line="285" column="9" bodyfile="/home/runner/work/embarc_osp/embarc_osp/include/device/ip_hal/dev_gpio.h" bodystart="285" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__DEVICE__HAL__GPIO__INT__CFG__SET_1gac1a52e3e3d19344614b2381e28ef79e9" prot="public" static="no">
        <name>GPIO_INT_BITS_EDGE_TRIG</name>
        <param><defname>bit_mask</defname></param>
        <initializer>(<ref refid="group__DEVICE__HAL__GPIO__INT__CFG__SET_ga8a703faf4b3220b70f4492b34a746381_1ga8a703faf4b3220b70f4492b34a746381" kindref="member">GPIO_INT_EDGE_TRIG_ALL</ref> &amp; (bit_mask))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Set bit interrupt type of gpio into edge sensitive </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/runner/work/embarc_osp/embarc_osp/include/device/ip_hal/dev_gpio.h" line="287" column="9" bodyfile="/home/runner/work/embarc_osp/embarc_osp/include/device/ip_hal/dev_gpio.h" bodystart="287" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__DEVICE__HAL__GPIO__INT__CFG__SET_1gad7a71014dc4411c347c81eb386f943a2" prot="public" static="no">
        <name>GPIO_INT_BIT_POL_ACT_LOW</name>
        <param><defname>bit_ofs</defname></param>
        <initializer>(<ref refid="group__DEVICE__HAL__GPIO__INT__CFG__SET_gaf7acf5e0cba8e4d0fea85668a51e747f_1ggaf7acf5e0cba8e4d0fea85668a51e747fac05bf506d475a58b45649c05c7448d7a" kindref="member">GPIO_INT_ACTIVE_LOW</ref> &lt;&lt; (bit_ofs))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Set bit polarity of gpio into active low </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/runner/work/embarc_osp/embarc_osp/include/device/ip_hal/dev_gpio.h" line="307" column="9" bodyfile="/home/runner/work/embarc_osp/embarc_osp/include/device/ip_hal/dev_gpio.h" bodystart="307" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__DEVICE__HAL__GPIO__INT__CFG__SET_1gac63c41c0ca0a29874a9a9d90c4d9b48d" prot="public" static="no">
        <name>GPIO_INT_BIT_POL_ACT_HIGH</name>
        <param><defname>bit_ofs</defname></param>
        <initializer>(<ref refid="group__DEVICE__HAL__GPIO__INT__CFG__SET_gaf7acf5e0cba8e4d0fea85668a51e747f_1ggaf7acf5e0cba8e4d0fea85668a51e747faffb4e64179063c63edb6e9ee78f6f075" kindref="member">GPIO_INT_ACTIVE_HIGH</ref> &lt;&lt; (bit_ofs))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Set bit polarity of gpio into active high </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/runner/work/embarc_osp/embarc_osp/include/device/ip_hal/dev_gpio.h" line="309" column="9" bodyfile="/home/runner/work/embarc_osp/embarc_osp/include/device/ip_hal/dev_gpio.h" bodystart="309" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__DEVICE__HAL__GPIO__INT__CFG__SET_1gadef36d887266eb89499b8e27a3d1b4e5" prot="public" static="no">
        <name>GPIO_INT_BIT_POL_FALL_EDGE</name>
        <param><defname>bit_ofs</defname></param>
        <initializer>(<ref refid="group__DEVICE__HAL__GPIO__INT__CFG__SET_gaf7acf5e0cba8e4d0fea85668a51e747f_1ggaf7acf5e0cba8e4d0fea85668a51e747fa3b03ffd1c638cd0bc6a0074e4b9b9d58" kindref="member">GPIO_INT_FALLING_EDGE</ref> &lt;&lt; (bit_ofs))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Set bit polarity of gpio into falling edge </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/runner/work/embarc_osp/embarc_osp/include/device/ip_hal/dev_gpio.h" line="311" column="9" bodyfile="/home/runner/work/embarc_osp/embarc_osp/include/device/ip_hal/dev_gpio.h" bodystart="311" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__DEVICE__HAL__GPIO__INT__CFG__SET_1ga212ac3afe0cd5c456dc65f9505ecd745" prot="public" static="no">
        <name>GPIO_INT_BIT_POL_RISE_EDGE</name>
        <param><defname>bit_ofs</defname></param>
        <initializer>(<ref refid="group__DEVICE__HAL__GPIO__INT__CFG__SET_gaf7acf5e0cba8e4d0fea85668a51e747f_1ggaf7acf5e0cba8e4d0fea85668a51e747fa972a50f714b96ed7a41f9e5ee734ed9e" kindref="member">GPIO_INT_RISING_EDGE</ref> &lt;&lt; (bit_ofs))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Set bit polarity of gpio into rising edge </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/runner/work/embarc_osp/embarc_osp/include/device/ip_hal/dev_gpio.h" line="313" column="9" bodyfile="/home/runner/work/embarc_osp/embarc_osp/include/device/ip_hal/dev_gpio.h" bodystart="313" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__DEVICE__HAL__GPIO__INT__CFG__SET_1ga5e04bad224b3e05c14570017e908c445" prot="public" static="no">
        <name>GPIO_INT_BITS_POL_ACT_LOW</name>
        <param><defname>bit_mask</defname></param>
        <initializer>(<ref refid="group__DEVICE__HAL__GPIO__INT__CFG__SET_gaf7acf5e0cba8e4d0fea85668a51e747f_1ggaf7acf5e0cba8e4d0fea85668a51e747faba4811b0bbe2fe6a60641961df5b8e19" kindref="member">GPIO_INT_ACTIVE_LOW_ALL</ref> &amp; (bit_mask))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Set polarity of masked bits of gpio into active low </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/runner/work/embarc_osp/embarc_osp/include/device/ip_hal/dev_gpio.h" line="317" column="9" bodyfile="/home/runner/work/embarc_osp/embarc_osp/include/device/ip_hal/dev_gpio.h" bodystart="317" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__DEVICE__HAL__GPIO__INT__CFG__SET_1ga2279e517d31a29123fbcc8cffff6f1d6" prot="public" static="no">
        <name>GPIO_INT_BITS_POL_ACT_HIGH</name>
        <param><defname>bit_mask</defname></param>
        <initializer>(<ref refid="group__DEVICE__HAL__GPIO__INT__CFG__SET_gaf7acf5e0cba8e4d0fea85668a51e747f_1ggaf7acf5e0cba8e4d0fea85668a51e747fa31944f1136e77883ead79055e60ff5f1" kindref="member">GPIO_INT_ACTIVE_HIGH_ALL</ref> &amp; (bit_mask))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Set polarity of masked bits of gpio into active high </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/runner/work/embarc_osp/embarc_osp/include/device/ip_hal/dev_gpio.h" line="319" column="9" bodyfile="/home/runner/work/embarc_osp/embarc_osp/include/device/ip_hal/dev_gpio.h" bodystart="319" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__DEVICE__HAL__GPIO__INT__CFG__SET_1gae68592bdef50959dd12d339ac9532b14" prot="public" static="no">
        <name>GPIO_INT_BITS_POL_FALL_EDGE</name>
        <param><defname>bit_mask</defname></param>
        <initializer>(<ref refid="group__DEVICE__HAL__GPIO__INT__CFG__SET_gaf7acf5e0cba8e4d0fea85668a51e747f_1ggaf7acf5e0cba8e4d0fea85668a51e747fa35b1957a6688067545c9f1134bddc45b" kindref="member">GPIO_INT_FALLING_EDGE_ALL</ref> &amp; (bit_mask))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Set polarity of masked bits of gpio into falling edge </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/runner/work/embarc_osp/embarc_osp/include/device/ip_hal/dev_gpio.h" line="321" column="9" bodyfile="/home/runner/work/embarc_osp/embarc_osp/include/device/ip_hal/dev_gpio.h" bodystart="321" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__DEVICE__HAL__GPIO__INT__CFG__SET_1ga0d83ab7af0a4d58b56825313614bd7e1" prot="public" static="no">
        <name>GPIO_INT_BITS_POL_RISE_EDGE</name>
        <param><defname>bit_mask</defname></param>
        <initializer>(<ref refid="group__DEVICE__HAL__GPIO__INT__CFG__SET_gaf7acf5e0cba8e4d0fea85668a51e747f_1ggaf7acf5e0cba8e4d0fea85668a51e747fadba09c91f686ef5ae7289fc16f49d33f" kindref="member">GPIO_INT_RISING_EDGE_ALL</ref> &amp; (bit_mask))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Set polarity of masked bits of gpio into rising edge </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/runner/work/embarc_osp/embarc_osp/include/device/ip_hal/dev_gpio.h" line="323" column="9" bodyfile="/home/runner/work/embarc_osp/embarc_osp/include/device/ip_hal/dev_gpio.h" bodystart="323" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__DEVICE__HAL__GPIO__INT__CFG__SET_1ga593c2f076bdb6d88ca004fed48c7a12f" prot="public" static="no">
        <name>GPIO_INT_NO_DEBOUNCE</name>
        <initializer>(0)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Disable debounce circuitry for 1 bit </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/runner/work/embarc_osp/embarc_osp/include/device/ip_hal/dev_gpio.h" line="329" column="9" bodyfile="/home/runner/work/embarc_osp/embarc_osp/include/device/ip_hal/dev_gpio.h" bodystart="329" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__DEVICE__HAL__GPIO__INT__CFG__SET_1ga2ca79acf34a8eb18f89f02f1edf8e8a6" prot="public" static="no">
        <name>GPIO_INT_DEBOUNCE</name>
        <initializer>(1)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Enable debounce circuitry for 1 bit </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/runner/work/embarc_osp/embarc_osp/include/device/ip_hal/dev_gpio.h" line="331" column="9" bodyfile="/home/runner/work/embarc_osp/embarc_osp/include/device/ip_hal/dev_gpio.h" bodystart="331" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__DEVICE__HAL__GPIO__INT__CFG__SET_1ga2c0e952816e5c67259a674a6010ad41c" prot="public" static="no">
        <name>GPIO_INT_NO_DEBOUNCE_ALL</name>
        <initializer>(0)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Disable debounce circuitry for all bits </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/runner/work/embarc_osp/embarc_osp/include/device/ip_hal/dev_gpio.h" line="335" column="9" bodyfile="/home/runner/work/embarc_osp/embarc_osp/include/device/ip_hal/dev_gpio.h" bodystart="335" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__DEVICE__HAL__GPIO__INT__CFG__SET_1gaba3b5b3cec987a3937f9999388b9e5c1" prot="public" static="no">
        <name>GPIO_INT_DEBOUNCE_ALL</name>
        <initializer>(0XFFFFFFFF)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Enable debounce circuitry for all bits </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/runner/work/embarc_osp/embarc_osp/include/device/ip_hal/dev_gpio.h" line="337" column="9" bodyfile="/home/runner/work/embarc_osp/embarc_osp/include/device/ip_hal/dev_gpio.h" bodystart="337" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__DEVICE__HAL__GPIO__INT__CFG__SET_1ga8cb81d7bf7656fbb1f393c3b1bebb951" prot="public" static="no">
        <name>GPIO_INT_BIT_ENA_DEBOUNCE</name>
        <param><defname>bit_ofs</defname></param>
        <initializer>(<ref refid="group__DEVICE__HAL__GPIO__INT__CFG__SET_ga2ca79acf34a8eb18f89f02f1edf8e8a6_1ga2ca79acf34a8eb18f89f02f1edf8e8a6" kindref="member">GPIO_INT_DEBOUNCE</ref> &lt;&lt; (bit_ofs))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Set bit interrupt debounce of gpio into enabled </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/runner/work/embarc_osp/embarc_osp/include/device/ip_hal/dev_gpio.h" line="341" column="9" bodyfile="/home/runner/work/embarc_osp/embarc_osp/include/device/ip_hal/dev_gpio.h" bodystart="341" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__DEVICE__HAL__GPIO__INT__CFG__SET_1ga204e3512591e7fac986480673487edc9" prot="public" static="no">
        <name>GPIO_INT_BIT_DIS_DEBOUNCE</name>
        <param><defname>bit_ofs</defname></param>
        <initializer>(<ref refid="group__DEVICE__HAL__GPIO__INT__CFG__SET_ga593c2f076bdb6d88ca004fed48c7a12f_1ga593c2f076bdb6d88ca004fed48c7a12f" kindref="member">GPIO_INT_NO_DEBOUNCE</ref> &lt;&lt; (bit_ofs))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Set bit interrupt debounce of gpio into disabled </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/runner/work/embarc_osp/embarc_osp/include/device/ip_hal/dev_gpio.h" line="343" column="9" bodyfile="/home/runner/work/embarc_osp/embarc_osp/include/device/ip_hal/dev_gpio.h" bodystart="343" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__DEVICE__HAL__GPIO__INT__CFG__SET_1ga4f127cfd02bd48f0bad684565ddf50e8" prot="public" static="no">
        <name>GPIO_INT_BITS_ENA_DEBOUNCE</name>
        <param><defname>bit_mask</defname></param>
        <initializer>(<ref refid="group__DEVICE__HAL__GPIO__INT__CFG__SET_gaba3b5b3cec987a3937f9999388b9e5c1_1gaba3b5b3cec987a3937f9999388b9e5c1" kindref="member">GPIO_INT_DEBOUNCE_ALL</ref> &amp; (bit_mask))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Set bit interrupt debounce of gpio into enabled </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/runner/work/embarc_osp/embarc_osp/include/device/ip_hal/dev_gpio.h" line="346" column="9" bodyfile="/home/runner/work/embarc_osp/embarc_osp/include/device/ip_hal/dev_gpio.h" bodystart="346" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__DEVICE__HAL__GPIO__INT__CFG__SET_1ga890d93ea24a2d81c25478dca7fc81209" prot="public" static="no">
        <name>GPIO_INT_BITS_DIS_DEBOUNCE</name>
        <param><defname>bit_mask</defname></param>
        <initializer>(<ref refid="group__DEVICE__HAL__GPIO__INT__CFG__SET_ga2c0e952816e5c67259a674a6010ad41c_1ga2c0e952816e5c67259a674a6010ad41c" kindref="member">GPIO_INT_NO_DEBOUNCE_ALL</ref> &amp; (bit_mask))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Set bit interrupt debounce of gpio into disabled </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/runner/work/embarc_osp/embarc_osp/include/device/ip_hal/dev_gpio.h" line="348" column="9" bodyfile="/home/runner/work/embarc_osp/embarc_osp/include/device/ip_hal/dev_gpio.h" bodystart="348" bodyend="-1"/>
      </memberdef>
      </sectiondef>
    <briefdescription>
<para>definition of gpio interrupt type </para>
    </briefdescription>
    <detaileddescription>
    </detaileddescription>
  </compounddef>
</doxygen>
