
ElecMag_Car.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005a58  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002c4  08005b64  08005b64  00006b64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005e28  08005e28  0000705c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08005e28  08005e28  0000705c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08005e28  08005e28  0000705c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005e28  08005e28  00006e28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005e2c  08005e2c  00006e2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08005e30  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000c94  2000005c  08005e8c  0000705c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000cf0  08005e8c  00007cf0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000705c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000122e5  00000000  00000000  00007085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003247  00000000  00000000  0001936a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001248  00000000  00000000  0001c5b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e85  00000000  00000000  0001d800  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a6b9  00000000  00000000  0001e685  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000180ac  00000000  00000000  00038d3e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00093563  00000000  00000000  00050dea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e434d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005210  00000000  00000000  000e4390  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004a  00000000  00000000  000e95a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000005c 	.word	0x2000005c
 8000128:	00000000 	.word	0x00000000
 800012c:	08005b4c 	.word	0x08005b4c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000060 	.word	0x20000060
 8000148:	08005b4c 	.word	0x08005b4c

0800014c <__aeabi_frsub>:
 800014c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000150:	e002      	b.n	8000158 <__addsf3>
 8000152:	bf00      	nop

08000154 <__aeabi_fsub>:
 8000154:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000158 <__addsf3>:
 8000158:	0042      	lsls	r2, r0, #1
 800015a:	bf1f      	itttt	ne
 800015c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000160:	ea92 0f03 	teqne	r2, r3
 8000164:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000168:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800016c:	d06a      	beq.n	8000244 <__addsf3+0xec>
 800016e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000172:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000176:	bfc1      	itttt	gt
 8000178:	18d2      	addgt	r2, r2, r3
 800017a:	4041      	eorgt	r1, r0
 800017c:	4048      	eorgt	r0, r1
 800017e:	4041      	eorgt	r1, r0
 8000180:	bfb8      	it	lt
 8000182:	425b      	neglt	r3, r3
 8000184:	2b19      	cmp	r3, #25
 8000186:	bf88      	it	hi
 8000188:	4770      	bxhi	lr
 800018a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 800018e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000192:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000196:	bf18      	it	ne
 8000198:	4240      	negne	r0, r0
 800019a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800019e:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80001a2:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80001a6:	bf18      	it	ne
 80001a8:	4249      	negne	r1, r1
 80001aa:	ea92 0f03 	teq	r2, r3
 80001ae:	d03f      	beq.n	8000230 <__addsf3+0xd8>
 80001b0:	f1a2 0201 	sub.w	r2, r2, #1
 80001b4:	fa41 fc03 	asr.w	ip, r1, r3
 80001b8:	eb10 000c 	adds.w	r0, r0, ip
 80001bc:	f1c3 0320 	rsb	r3, r3, #32
 80001c0:	fa01 f103 	lsl.w	r1, r1, r3
 80001c4:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80001c8:	d502      	bpl.n	80001d0 <__addsf3+0x78>
 80001ca:	4249      	negs	r1, r1
 80001cc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001d0:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80001d4:	d313      	bcc.n	80001fe <__addsf3+0xa6>
 80001d6:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80001da:	d306      	bcc.n	80001ea <__addsf3+0x92>
 80001dc:	0840      	lsrs	r0, r0, #1
 80001de:	ea4f 0131 	mov.w	r1, r1, rrx
 80001e2:	f102 0201 	add.w	r2, r2, #1
 80001e6:	2afe      	cmp	r2, #254	@ 0xfe
 80001e8:	d251      	bcs.n	800028e <__addsf3+0x136>
 80001ea:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 80001ee:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001f2:	bf08      	it	eq
 80001f4:	f020 0001 	biceq.w	r0, r0, #1
 80001f8:	ea40 0003 	orr.w	r0, r0, r3
 80001fc:	4770      	bx	lr
 80001fe:	0049      	lsls	r1, r1, #1
 8000200:	eb40 0000 	adc.w	r0, r0, r0
 8000204:	3a01      	subs	r2, #1
 8000206:	bf28      	it	cs
 8000208:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 800020c:	d2ed      	bcs.n	80001ea <__addsf3+0x92>
 800020e:	fab0 fc80 	clz	ip, r0
 8000212:	f1ac 0c08 	sub.w	ip, ip, #8
 8000216:	ebb2 020c 	subs.w	r2, r2, ip
 800021a:	fa00 f00c 	lsl.w	r0, r0, ip
 800021e:	bfaa      	itet	ge
 8000220:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000224:	4252      	neglt	r2, r2
 8000226:	4318      	orrge	r0, r3
 8000228:	bfbc      	itt	lt
 800022a:	40d0      	lsrlt	r0, r2
 800022c:	4318      	orrlt	r0, r3
 800022e:	4770      	bx	lr
 8000230:	f092 0f00 	teq	r2, #0
 8000234:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000238:	bf06      	itte	eq
 800023a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 800023e:	3201      	addeq	r2, #1
 8000240:	3b01      	subne	r3, #1
 8000242:	e7b5      	b.n	80001b0 <__addsf3+0x58>
 8000244:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000248:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800024c:	bf18      	it	ne
 800024e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000252:	d021      	beq.n	8000298 <__addsf3+0x140>
 8000254:	ea92 0f03 	teq	r2, r3
 8000258:	d004      	beq.n	8000264 <__addsf3+0x10c>
 800025a:	f092 0f00 	teq	r2, #0
 800025e:	bf08      	it	eq
 8000260:	4608      	moveq	r0, r1
 8000262:	4770      	bx	lr
 8000264:	ea90 0f01 	teq	r0, r1
 8000268:	bf1c      	itt	ne
 800026a:	2000      	movne	r0, #0
 800026c:	4770      	bxne	lr
 800026e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000272:	d104      	bne.n	800027e <__addsf3+0x126>
 8000274:	0040      	lsls	r0, r0, #1
 8000276:	bf28      	it	cs
 8000278:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 800027c:	4770      	bx	lr
 800027e:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000282:	bf3c      	itt	cc
 8000284:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000288:	4770      	bxcc	lr
 800028a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800028e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000292:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000296:	4770      	bx	lr
 8000298:	ea7f 6222 	mvns.w	r2, r2, asr #24
 800029c:	bf16      	itet	ne
 800029e:	4608      	movne	r0, r1
 80002a0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002a4:	4601      	movne	r1, r0
 80002a6:	0242      	lsls	r2, r0, #9
 80002a8:	bf06      	itte	eq
 80002aa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002ae:	ea90 0f01 	teqeq	r0, r1
 80002b2:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 80002b6:	4770      	bx	lr

080002b8 <__aeabi_ui2f>:
 80002b8:	f04f 0300 	mov.w	r3, #0
 80002bc:	e004      	b.n	80002c8 <__aeabi_i2f+0x8>
 80002be:	bf00      	nop

080002c0 <__aeabi_i2f>:
 80002c0:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 80002c4:	bf48      	it	mi
 80002c6:	4240      	negmi	r0, r0
 80002c8:	ea5f 0c00 	movs.w	ip, r0
 80002cc:	bf08      	it	eq
 80002ce:	4770      	bxeq	lr
 80002d0:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80002d4:	4601      	mov	r1, r0
 80002d6:	f04f 0000 	mov.w	r0, #0
 80002da:	e01c      	b.n	8000316 <__aeabi_l2f+0x2a>

080002dc <__aeabi_ul2f>:
 80002dc:	ea50 0201 	orrs.w	r2, r0, r1
 80002e0:	bf08      	it	eq
 80002e2:	4770      	bxeq	lr
 80002e4:	f04f 0300 	mov.w	r3, #0
 80002e8:	e00a      	b.n	8000300 <__aeabi_l2f+0x14>
 80002ea:	bf00      	nop

080002ec <__aeabi_l2f>:
 80002ec:	ea50 0201 	orrs.w	r2, r0, r1
 80002f0:	bf08      	it	eq
 80002f2:	4770      	bxeq	lr
 80002f4:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 80002f8:	d502      	bpl.n	8000300 <__aeabi_l2f+0x14>
 80002fa:	4240      	negs	r0, r0
 80002fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000300:	ea5f 0c01 	movs.w	ip, r1
 8000304:	bf02      	ittt	eq
 8000306:	4684      	moveq	ip, r0
 8000308:	4601      	moveq	r1, r0
 800030a:	2000      	moveq	r0, #0
 800030c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000310:	bf08      	it	eq
 8000312:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000316:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800031a:	fabc f28c 	clz	r2, ip
 800031e:	3a08      	subs	r2, #8
 8000320:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000324:	db10      	blt.n	8000348 <__aeabi_l2f+0x5c>
 8000326:	fa01 fc02 	lsl.w	ip, r1, r2
 800032a:	4463      	add	r3, ip
 800032c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000330:	f1c2 0220 	rsb	r2, r2, #32
 8000334:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000338:	fa20 f202 	lsr.w	r2, r0, r2
 800033c:	eb43 0002 	adc.w	r0, r3, r2
 8000340:	bf08      	it	eq
 8000342:	f020 0001 	biceq.w	r0, r0, #1
 8000346:	4770      	bx	lr
 8000348:	f102 0220 	add.w	r2, r2, #32
 800034c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000350:	f1c2 0220 	rsb	r2, r2, #32
 8000354:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000358:	fa21 f202 	lsr.w	r2, r1, r2
 800035c:	eb43 0002 	adc.w	r0, r3, r2
 8000360:	bf08      	it	eq
 8000362:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000366:	4770      	bx	lr

08000368 <__aeabi_fmul>:
 8000368:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800036c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000370:	bf1e      	ittt	ne
 8000372:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000376:	ea92 0f0c 	teqne	r2, ip
 800037a:	ea93 0f0c 	teqne	r3, ip
 800037e:	d06f      	beq.n	8000460 <__aeabi_fmul+0xf8>
 8000380:	441a      	add	r2, r3
 8000382:	ea80 0c01 	eor.w	ip, r0, r1
 8000386:	0240      	lsls	r0, r0, #9
 8000388:	bf18      	it	ne
 800038a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800038e:	d01e      	beq.n	80003ce <__aeabi_fmul+0x66>
 8000390:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000394:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000398:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 800039c:	fba0 3101 	umull	r3, r1, r0, r1
 80003a0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80003a4:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80003a8:	bf3e      	ittt	cc
 80003aa:	0049      	lslcc	r1, r1, #1
 80003ac:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003b0:	005b      	lslcc	r3, r3, #1
 80003b2:	ea40 0001 	orr.w	r0, r0, r1
 80003b6:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80003ba:	2afd      	cmp	r2, #253	@ 0xfd
 80003bc:	d81d      	bhi.n	80003fa <__aeabi_fmul+0x92>
 80003be:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80003c2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003c6:	bf08      	it	eq
 80003c8:	f020 0001 	biceq.w	r0, r0, #1
 80003cc:	4770      	bx	lr
 80003ce:	f090 0f00 	teq	r0, #0
 80003d2:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80003d6:	bf08      	it	eq
 80003d8:	0249      	lsleq	r1, r1, #9
 80003da:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003de:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003e2:	3a7f      	subs	r2, #127	@ 0x7f
 80003e4:	bfc2      	ittt	gt
 80003e6:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80003ea:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003ee:	4770      	bxgt	lr
 80003f0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80003f4:	f04f 0300 	mov.w	r3, #0
 80003f8:	3a01      	subs	r2, #1
 80003fa:	dc5d      	bgt.n	80004b8 <__aeabi_fmul+0x150>
 80003fc:	f112 0f19 	cmn.w	r2, #25
 8000400:	bfdc      	itt	le
 8000402:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000406:	4770      	bxle	lr
 8000408:	f1c2 0200 	rsb	r2, r2, #0
 800040c:	0041      	lsls	r1, r0, #1
 800040e:	fa21 f102 	lsr.w	r1, r1, r2
 8000412:	f1c2 0220 	rsb	r2, r2, #32
 8000416:	fa00 fc02 	lsl.w	ip, r0, r2
 800041a:	ea5f 0031 	movs.w	r0, r1, rrx
 800041e:	f140 0000 	adc.w	r0, r0, #0
 8000422:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000426:	bf08      	it	eq
 8000428:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800042c:	4770      	bx	lr
 800042e:	f092 0f00 	teq	r2, #0
 8000432:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000436:	bf02      	ittt	eq
 8000438:	0040      	lsleq	r0, r0, #1
 800043a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800043e:	3a01      	subeq	r2, #1
 8000440:	d0f9      	beq.n	8000436 <__aeabi_fmul+0xce>
 8000442:	ea40 000c 	orr.w	r0, r0, ip
 8000446:	f093 0f00 	teq	r3, #0
 800044a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800044e:	bf02      	ittt	eq
 8000450:	0049      	lsleq	r1, r1, #1
 8000452:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000456:	3b01      	subeq	r3, #1
 8000458:	d0f9      	beq.n	800044e <__aeabi_fmul+0xe6>
 800045a:	ea41 010c 	orr.w	r1, r1, ip
 800045e:	e78f      	b.n	8000380 <__aeabi_fmul+0x18>
 8000460:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000464:	ea92 0f0c 	teq	r2, ip
 8000468:	bf18      	it	ne
 800046a:	ea93 0f0c 	teqne	r3, ip
 800046e:	d00a      	beq.n	8000486 <__aeabi_fmul+0x11e>
 8000470:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000474:	bf18      	it	ne
 8000476:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800047a:	d1d8      	bne.n	800042e <__aeabi_fmul+0xc6>
 800047c:	ea80 0001 	eor.w	r0, r0, r1
 8000480:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000484:	4770      	bx	lr
 8000486:	f090 0f00 	teq	r0, #0
 800048a:	bf17      	itett	ne
 800048c:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000490:	4608      	moveq	r0, r1
 8000492:	f091 0f00 	teqne	r1, #0
 8000496:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 800049a:	d014      	beq.n	80004c6 <__aeabi_fmul+0x15e>
 800049c:	ea92 0f0c 	teq	r2, ip
 80004a0:	d101      	bne.n	80004a6 <__aeabi_fmul+0x13e>
 80004a2:	0242      	lsls	r2, r0, #9
 80004a4:	d10f      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004a6:	ea93 0f0c 	teq	r3, ip
 80004aa:	d103      	bne.n	80004b4 <__aeabi_fmul+0x14c>
 80004ac:	024b      	lsls	r3, r1, #9
 80004ae:	bf18      	it	ne
 80004b0:	4608      	movne	r0, r1
 80004b2:	d108      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004b4:	ea80 0001 	eor.w	r0, r0, r1
 80004b8:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80004bc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004c0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80004c4:	4770      	bx	lr
 80004c6:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004ca:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80004ce:	4770      	bx	lr

080004d0 <__aeabi_fdiv>:
 80004d0:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004d4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004d8:	bf1e      	ittt	ne
 80004da:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004de:	ea92 0f0c 	teqne	r2, ip
 80004e2:	ea93 0f0c 	teqne	r3, ip
 80004e6:	d069      	beq.n	80005bc <__aeabi_fdiv+0xec>
 80004e8:	eba2 0203 	sub.w	r2, r2, r3
 80004ec:	ea80 0c01 	eor.w	ip, r0, r1
 80004f0:	0249      	lsls	r1, r1, #9
 80004f2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80004f6:	d037      	beq.n	8000568 <__aeabi_fdiv+0x98>
 80004f8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80004fc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000500:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000504:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000508:	428b      	cmp	r3, r1
 800050a:	bf38      	it	cc
 800050c:	005b      	lslcc	r3, r3, #1
 800050e:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000512:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000516:	428b      	cmp	r3, r1
 8000518:	bf24      	itt	cs
 800051a:	1a5b      	subcs	r3, r3, r1
 800051c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000520:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000524:	bf24      	itt	cs
 8000526:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800052a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800052e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000532:	bf24      	itt	cs
 8000534:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000538:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800053c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000540:	bf24      	itt	cs
 8000542:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000546:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800054a:	011b      	lsls	r3, r3, #4
 800054c:	bf18      	it	ne
 800054e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000552:	d1e0      	bne.n	8000516 <__aeabi_fdiv+0x46>
 8000554:	2afd      	cmp	r2, #253	@ 0xfd
 8000556:	f63f af50 	bhi.w	80003fa <__aeabi_fmul+0x92>
 800055a:	428b      	cmp	r3, r1
 800055c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000560:	bf08      	it	eq
 8000562:	f020 0001 	biceq.w	r0, r0, #1
 8000566:	4770      	bx	lr
 8000568:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 800056c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000570:	327f      	adds	r2, #127	@ 0x7f
 8000572:	bfc2      	ittt	gt
 8000574:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000578:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800057c:	4770      	bxgt	lr
 800057e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000582:	f04f 0300 	mov.w	r3, #0
 8000586:	3a01      	subs	r2, #1
 8000588:	e737      	b.n	80003fa <__aeabi_fmul+0x92>
 800058a:	f092 0f00 	teq	r2, #0
 800058e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000592:	bf02      	ittt	eq
 8000594:	0040      	lsleq	r0, r0, #1
 8000596:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800059a:	3a01      	subeq	r2, #1
 800059c:	d0f9      	beq.n	8000592 <__aeabi_fdiv+0xc2>
 800059e:	ea40 000c 	orr.w	r0, r0, ip
 80005a2:	f093 0f00 	teq	r3, #0
 80005a6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80005aa:	bf02      	ittt	eq
 80005ac:	0049      	lsleq	r1, r1, #1
 80005ae:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80005b2:	3b01      	subeq	r3, #1
 80005b4:	d0f9      	beq.n	80005aa <__aeabi_fdiv+0xda>
 80005b6:	ea41 010c 	orr.w	r1, r1, ip
 80005ba:	e795      	b.n	80004e8 <__aeabi_fdiv+0x18>
 80005bc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005c0:	ea92 0f0c 	teq	r2, ip
 80005c4:	d108      	bne.n	80005d8 <__aeabi_fdiv+0x108>
 80005c6:	0242      	lsls	r2, r0, #9
 80005c8:	f47f af7d 	bne.w	80004c6 <__aeabi_fmul+0x15e>
 80005cc:	ea93 0f0c 	teq	r3, ip
 80005d0:	f47f af70 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005d4:	4608      	mov	r0, r1
 80005d6:	e776      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005d8:	ea93 0f0c 	teq	r3, ip
 80005dc:	d104      	bne.n	80005e8 <__aeabi_fdiv+0x118>
 80005de:	024b      	lsls	r3, r1, #9
 80005e0:	f43f af4c 	beq.w	800047c <__aeabi_fmul+0x114>
 80005e4:	4608      	mov	r0, r1
 80005e6:	e76e      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005e8:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80005ec:	bf18      	it	ne
 80005ee:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80005f2:	d1ca      	bne.n	800058a <__aeabi_fdiv+0xba>
 80005f4:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 80005f8:	f47f af5c 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005fc:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000600:	f47f af3c 	bne.w	800047c <__aeabi_fmul+0x114>
 8000604:	e75f      	b.n	80004c6 <__aeabi_fmul+0x15e>
 8000606:	bf00      	nop

08000608 <__gesf2>:
 8000608:	f04f 3cff 	mov.w	ip, #4294967295
 800060c:	e006      	b.n	800061c <__cmpsf2+0x4>
 800060e:	bf00      	nop

08000610 <__lesf2>:
 8000610:	f04f 0c01 	mov.w	ip, #1
 8000614:	e002      	b.n	800061c <__cmpsf2+0x4>
 8000616:	bf00      	nop

08000618 <__cmpsf2>:
 8000618:	f04f 0c01 	mov.w	ip, #1
 800061c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000620:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000624:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000628:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800062c:	bf18      	it	ne
 800062e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000632:	d011      	beq.n	8000658 <__cmpsf2+0x40>
 8000634:	b001      	add	sp, #4
 8000636:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800063a:	bf18      	it	ne
 800063c:	ea90 0f01 	teqne	r0, r1
 8000640:	bf58      	it	pl
 8000642:	ebb2 0003 	subspl.w	r0, r2, r3
 8000646:	bf88      	it	hi
 8000648:	17c8      	asrhi	r0, r1, #31
 800064a:	bf38      	it	cc
 800064c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000650:	bf18      	it	ne
 8000652:	f040 0001 	orrne.w	r0, r0, #1
 8000656:	4770      	bx	lr
 8000658:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800065c:	d102      	bne.n	8000664 <__cmpsf2+0x4c>
 800065e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000662:	d105      	bne.n	8000670 <__cmpsf2+0x58>
 8000664:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000668:	d1e4      	bne.n	8000634 <__cmpsf2+0x1c>
 800066a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800066e:	d0e1      	beq.n	8000634 <__cmpsf2+0x1c>
 8000670:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000674:	4770      	bx	lr
 8000676:	bf00      	nop

08000678 <__aeabi_cfrcmple>:
 8000678:	4684      	mov	ip, r0
 800067a:	4608      	mov	r0, r1
 800067c:	4661      	mov	r1, ip
 800067e:	e7ff      	b.n	8000680 <__aeabi_cfcmpeq>

08000680 <__aeabi_cfcmpeq>:
 8000680:	b50f      	push	{r0, r1, r2, r3, lr}
 8000682:	f7ff ffc9 	bl	8000618 <__cmpsf2>
 8000686:	2800      	cmp	r0, #0
 8000688:	bf48      	it	mi
 800068a:	f110 0f00 	cmnmi.w	r0, #0
 800068e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000690 <__aeabi_fcmpeq>:
 8000690:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000694:	f7ff fff4 	bl	8000680 <__aeabi_cfcmpeq>
 8000698:	bf0c      	ite	eq
 800069a:	2001      	moveq	r0, #1
 800069c:	2000      	movne	r0, #0
 800069e:	f85d fb08 	ldr.w	pc, [sp], #8
 80006a2:	bf00      	nop

080006a4 <__aeabi_fcmplt>:
 80006a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006a8:	f7ff ffea 	bl	8000680 <__aeabi_cfcmpeq>
 80006ac:	bf34      	ite	cc
 80006ae:	2001      	movcc	r0, #1
 80006b0:	2000      	movcs	r0, #0
 80006b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006b6:	bf00      	nop

080006b8 <__aeabi_fcmple>:
 80006b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006bc:	f7ff ffe0 	bl	8000680 <__aeabi_cfcmpeq>
 80006c0:	bf94      	ite	ls
 80006c2:	2001      	movls	r0, #1
 80006c4:	2000      	movhi	r0, #0
 80006c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ca:	bf00      	nop

080006cc <__aeabi_fcmpge>:
 80006cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006d0:	f7ff ffd2 	bl	8000678 <__aeabi_cfrcmple>
 80006d4:	bf94      	ite	ls
 80006d6:	2001      	movls	r0, #1
 80006d8:	2000      	movhi	r0, #0
 80006da:	f85d fb08 	ldr.w	pc, [sp], #8
 80006de:	bf00      	nop

080006e0 <__aeabi_fcmpgt>:
 80006e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006e4:	f7ff ffc8 	bl	8000678 <__aeabi_cfrcmple>
 80006e8:	bf34      	ite	cc
 80006ea:	2001      	movcc	r0, #1
 80006ec:	2000      	movcs	r0, #0
 80006ee:	f85d fb08 	ldr.w	pc, [sp], #8
 80006f2:	bf00      	nop

080006f4 <__aeabi_fcmpun>:
 80006f4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80006f8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80006fc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000700:	d102      	bne.n	8000708 <__aeabi_fcmpun+0x14>
 8000702:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000706:	d108      	bne.n	800071a <__aeabi_fcmpun+0x26>
 8000708:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800070c:	d102      	bne.n	8000714 <__aeabi_fcmpun+0x20>
 800070e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000712:	d102      	bne.n	800071a <__aeabi_fcmpun+0x26>
 8000714:	f04f 0000 	mov.w	r0, #0
 8000718:	4770      	bx	lr
 800071a:	f04f 0001 	mov.w	r0, #1
 800071e:	4770      	bx	lr

08000720 <__aeabi_f2iz>:
 8000720:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000724:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000728:	d30f      	bcc.n	800074a <__aeabi_f2iz+0x2a>
 800072a:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800072e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000732:	d90d      	bls.n	8000750 <__aeabi_f2iz+0x30>
 8000734:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000738:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800073c:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000740:	fa23 f002 	lsr.w	r0, r3, r2
 8000744:	bf18      	it	ne
 8000746:	4240      	negne	r0, r0
 8000748:	4770      	bx	lr
 800074a:	f04f 0000 	mov.w	r0, #0
 800074e:	4770      	bx	lr
 8000750:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000754:	d101      	bne.n	800075a <__aeabi_f2iz+0x3a>
 8000756:	0242      	lsls	r2, r0, #9
 8000758:	d105      	bne.n	8000766 <__aeabi_f2iz+0x46>
 800075a:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 800075e:	bf08      	it	eq
 8000760:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000764:	4770      	bx	lr
 8000766:	f04f 0000 	mov.w	r0, #0
 800076a:	4770      	bx	lr

0800076c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	b084      	sub	sp, #16
 8000770:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000772:	1d3b      	adds	r3, r7, #4
 8000774:	2200      	movs	r2, #0
 8000776:	601a      	str	r2, [r3, #0]
 8000778:	605a      	str	r2, [r3, #4]
 800077a:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800077c:	4b36      	ldr	r3, [pc, #216]	@ (8000858 <MX_ADC1_Init+0xec>)
 800077e:	4a37      	ldr	r2, [pc, #220]	@ (800085c <MX_ADC1_Init+0xf0>)
 8000780:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000782:	4b35      	ldr	r3, [pc, #212]	@ (8000858 <MX_ADC1_Init+0xec>)
 8000784:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000788:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800078a:	4b33      	ldr	r3, [pc, #204]	@ (8000858 <MX_ADC1_Init+0xec>)
 800078c:	2201      	movs	r2, #1
 800078e:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000790:	4b31      	ldr	r3, [pc, #196]	@ (8000858 <MX_ADC1_Init+0xec>)
 8000792:	2200      	movs	r2, #0
 8000794:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000796:	4b30      	ldr	r3, [pc, #192]	@ (8000858 <MX_ADC1_Init+0xec>)
 8000798:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 800079c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800079e:	4b2e      	ldr	r3, [pc, #184]	@ (8000858 <MX_ADC1_Init+0xec>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 5;
 80007a4:	4b2c      	ldr	r3, [pc, #176]	@ (8000858 <MX_ADC1_Init+0xec>)
 80007a6:	2205      	movs	r2, #5
 80007a8:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80007aa:	482b      	ldr	r0, [pc, #172]	@ (8000858 <MX_ADC1_Init+0xec>)
 80007ac:	f001 fcc2 	bl	8002134 <HAL_ADC_Init>
 80007b0:	4603      	mov	r3, r0
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d001      	beq.n	80007ba <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 80007b6:	f000 fac8 	bl	8000d4a <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80007ba:	2300      	movs	r3, #0
 80007bc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80007be:	2301      	movs	r3, #1
 80007c0:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80007c2:	2300      	movs	r3, #0
 80007c4:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007c6:	1d3b      	adds	r3, r7, #4
 80007c8:	4619      	mov	r1, r3
 80007ca:	4823      	ldr	r0, [pc, #140]	@ (8000858 <MX_ADC1_Init+0xec>)
 80007cc:	f001 fd8a 	bl	80022e4 <HAL_ADC_ConfigChannel>
 80007d0:	4603      	mov	r3, r0
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d001      	beq.n	80007da <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80007d6:	f000 fab8 	bl	8000d4a <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80007da:	2301      	movs	r3, #1
 80007dc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80007de:	2302      	movs	r3, #2
 80007e0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007e2:	1d3b      	adds	r3, r7, #4
 80007e4:	4619      	mov	r1, r3
 80007e6:	481c      	ldr	r0, [pc, #112]	@ (8000858 <MX_ADC1_Init+0xec>)
 80007e8:	f001 fd7c 	bl	80022e4 <HAL_ADC_ConfigChannel>
 80007ec:	4603      	mov	r3, r0
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d001      	beq.n	80007f6 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 80007f2:	f000 faaa 	bl	8000d4a <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80007f6:	2302      	movs	r3, #2
 80007f8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80007fa:	2303      	movs	r3, #3
 80007fc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007fe:	1d3b      	adds	r3, r7, #4
 8000800:	4619      	mov	r1, r3
 8000802:	4815      	ldr	r0, [pc, #84]	@ (8000858 <MX_ADC1_Init+0xec>)
 8000804:	f001 fd6e 	bl	80022e4 <HAL_ADC_ConfigChannel>
 8000808:	4603      	mov	r3, r0
 800080a:	2b00      	cmp	r3, #0
 800080c:	d001      	beq.n	8000812 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 800080e:	f000 fa9c 	bl	8000d4a <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000812:	2303      	movs	r3, #3
 8000814:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000816:	2304      	movs	r3, #4
 8000818:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800081a:	1d3b      	adds	r3, r7, #4
 800081c:	4619      	mov	r1, r3
 800081e:	480e      	ldr	r0, [pc, #56]	@ (8000858 <MX_ADC1_Init+0xec>)
 8000820:	f001 fd60 	bl	80022e4 <HAL_ADC_ConfigChannel>
 8000824:	4603      	mov	r3, r0
 8000826:	2b00      	cmp	r3, #0
 8000828:	d001      	beq.n	800082e <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 800082a:	f000 fa8e 	bl	8000d4a <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 800082e:	2311      	movs	r3, #17
 8000830:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8000832:	2305      	movs	r3, #5
 8000834:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_71CYCLES_5;
 8000836:	2306      	movs	r3, #6
 8000838:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800083a:	1d3b      	adds	r3, r7, #4
 800083c:	4619      	mov	r1, r3
 800083e:	4806      	ldr	r0, [pc, #24]	@ (8000858 <MX_ADC1_Init+0xec>)
 8000840:	f001 fd50 	bl	80022e4 <HAL_ADC_ConfigChannel>
 8000844:	4603      	mov	r3, r0
 8000846:	2b00      	cmp	r3, #0
 8000848:	d001      	beq.n	800084e <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 800084a:	f000 fa7e 	bl	8000d4a <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800084e:	bf00      	nop
 8000850:	3710      	adds	r7, #16
 8000852:	46bd      	mov	sp, r7
 8000854:	bd80      	pop	{r7, pc}
 8000856:	bf00      	nop
 8000858:	20000078 	.word	0x20000078
 800085c:	40012400 	.word	0x40012400

08000860 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	b088      	sub	sp, #32
 8000864:	af00      	add	r7, sp, #0
 8000866:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000868:	f107 0310 	add.w	r3, r7, #16
 800086c:	2200      	movs	r2, #0
 800086e:	601a      	str	r2, [r3, #0]
 8000870:	605a      	str	r2, [r3, #4]
 8000872:	609a      	str	r2, [r3, #8]
 8000874:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	681b      	ldr	r3, [r3, #0]
 800087a:	4a28      	ldr	r2, [pc, #160]	@ (800091c <HAL_ADC_MspInit+0xbc>)
 800087c:	4293      	cmp	r3, r2
 800087e:	d149      	bne.n	8000914 <HAL_ADC_MspInit+0xb4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000880:	4b27      	ldr	r3, [pc, #156]	@ (8000920 <HAL_ADC_MspInit+0xc0>)
 8000882:	699b      	ldr	r3, [r3, #24]
 8000884:	4a26      	ldr	r2, [pc, #152]	@ (8000920 <HAL_ADC_MspInit+0xc0>)
 8000886:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800088a:	6193      	str	r3, [r2, #24]
 800088c:	4b24      	ldr	r3, [pc, #144]	@ (8000920 <HAL_ADC_MspInit+0xc0>)
 800088e:	699b      	ldr	r3, [r3, #24]
 8000890:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000894:	60fb      	str	r3, [r7, #12]
 8000896:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000898:	4b21      	ldr	r3, [pc, #132]	@ (8000920 <HAL_ADC_MspInit+0xc0>)
 800089a:	699b      	ldr	r3, [r3, #24]
 800089c:	4a20      	ldr	r2, [pc, #128]	@ (8000920 <HAL_ADC_MspInit+0xc0>)
 800089e:	f043 0304 	orr.w	r3, r3, #4
 80008a2:	6193      	str	r3, [r2, #24]
 80008a4:	4b1e      	ldr	r3, [pc, #120]	@ (8000920 <HAL_ADC_MspInit+0xc0>)
 80008a6:	699b      	ldr	r3, [r3, #24]
 80008a8:	f003 0304 	and.w	r3, r3, #4
 80008ac:	60bb      	str	r3, [r7, #8]
 80008ae:	68bb      	ldr	r3, [r7, #8]
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80008b0:	230f      	movs	r3, #15
 80008b2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80008b4:	2303      	movs	r3, #3
 80008b6:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008b8:	f107 0310 	add.w	r3, r7, #16
 80008bc:	4619      	mov	r1, r3
 80008be:	4819      	ldr	r0, [pc, #100]	@ (8000924 <HAL_ADC_MspInit+0xc4>)
 80008c0:	f002 f8b8 	bl	8002a34 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80008c4:	4b18      	ldr	r3, [pc, #96]	@ (8000928 <HAL_ADC_MspInit+0xc8>)
 80008c6:	4a19      	ldr	r2, [pc, #100]	@ (800092c <HAL_ADC_MspInit+0xcc>)
 80008c8:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80008ca:	4b17      	ldr	r3, [pc, #92]	@ (8000928 <HAL_ADC_MspInit+0xc8>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80008d0:	4b15      	ldr	r3, [pc, #84]	@ (8000928 <HAL_ADC_MspInit+0xc8>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80008d6:	4b14      	ldr	r3, [pc, #80]	@ (8000928 <HAL_ADC_MspInit+0xc8>)
 80008d8:	2280      	movs	r2, #128	@ 0x80
 80008da:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80008dc:	4b12      	ldr	r3, [pc, #72]	@ (8000928 <HAL_ADC_MspInit+0xc8>)
 80008de:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80008e2:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80008e4:	4b10      	ldr	r3, [pc, #64]	@ (8000928 <HAL_ADC_MspInit+0xc8>)
 80008e6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80008ea:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80008ec:	4b0e      	ldr	r3, [pc, #56]	@ (8000928 <HAL_ADC_MspInit+0xc8>)
 80008ee:	2220      	movs	r2, #32
 80008f0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80008f2:	4b0d      	ldr	r3, [pc, #52]	@ (8000928 <HAL_ADC_MspInit+0xc8>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80008f8:	480b      	ldr	r0, [pc, #44]	@ (8000928 <HAL_ADC_MspInit+0xc8>)
 80008fa:	f001 ff3b 	bl	8002774 <HAL_DMA_Init>
 80008fe:	4603      	mov	r3, r0
 8000900:	2b00      	cmp	r3, #0
 8000902:	d001      	beq.n	8000908 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8000904:	f000 fa21 	bl	8000d4a <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	4a07      	ldr	r2, [pc, #28]	@ (8000928 <HAL_ADC_MspInit+0xc8>)
 800090c:	621a      	str	r2, [r3, #32]
 800090e:	4a06      	ldr	r2, [pc, #24]	@ (8000928 <HAL_ADC_MspInit+0xc8>)
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000914:	bf00      	nop
 8000916:	3720      	adds	r7, #32
 8000918:	46bd      	mov	sp, r7
 800091a:	bd80      	pop	{r7, pc}
 800091c:	40012400 	.word	0x40012400
 8000920:	40021000 	.word	0x40021000
 8000924:	40010800 	.word	0x40010800
 8000928:	200000a8 	.word	0x200000a8
 800092c:	40020008 	.word	0x40020008

08000930 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	b082      	sub	sp, #8
 8000934:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000936:	4b0c      	ldr	r3, [pc, #48]	@ (8000968 <MX_DMA_Init+0x38>)
 8000938:	695b      	ldr	r3, [r3, #20]
 800093a:	4a0b      	ldr	r2, [pc, #44]	@ (8000968 <MX_DMA_Init+0x38>)
 800093c:	f043 0301 	orr.w	r3, r3, #1
 8000940:	6153      	str	r3, [r2, #20]
 8000942:	4b09      	ldr	r3, [pc, #36]	@ (8000968 <MX_DMA_Init+0x38>)
 8000944:	695b      	ldr	r3, [r3, #20]
 8000946:	f003 0301 	and.w	r3, r3, #1
 800094a:	607b      	str	r3, [r7, #4]
 800094c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800094e:	2200      	movs	r2, #0
 8000950:	2100      	movs	r1, #0
 8000952:	200b      	movs	r0, #11
 8000954:	f001 fed7 	bl	8002706 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000958:	200b      	movs	r0, #11
 800095a:	f001 fef0 	bl	800273e <HAL_NVIC_EnableIRQ>

}
 800095e:	bf00      	nop
 8000960:	3708      	adds	r7, #8
 8000962:	46bd      	mov	sp, r7
 8000964:	bd80      	pop	{r7, pc}
 8000966:	bf00      	nop
 8000968:	40021000 	.word	0x40021000

0800096c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	b088      	sub	sp, #32
 8000970:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000972:	f107 0310 	add.w	r3, r7, #16
 8000976:	2200      	movs	r2, #0
 8000978:	601a      	str	r2, [r3, #0]
 800097a:	605a      	str	r2, [r3, #4]
 800097c:	609a      	str	r2, [r3, #8]
 800097e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000980:	4b36      	ldr	r3, [pc, #216]	@ (8000a5c <MX_GPIO_Init+0xf0>)
 8000982:	699b      	ldr	r3, [r3, #24]
 8000984:	4a35      	ldr	r2, [pc, #212]	@ (8000a5c <MX_GPIO_Init+0xf0>)
 8000986:	f043 0310 	orr.w	r3, r3, #16
 800098a:	6193      	str	r3, [r2, #24]
 800098c:	4b33      	ldr	r3, [pc, #204]	@ (8000a5c <MX_GPIO_Init+0xf0>)
 800098e:	699b      	ldr	r3, [r3, #24]
 8000990:	f003 0310 	and.w	r3, r3, #16
 8000994:	60fb      	str	r3, [r7, #12]
 8000996:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000998:	4b30      	ldr	r3, [pc, #192]	@ (8000a5c <MX_GPIO_Init+0xf0>)
 800099a:	699b      	ldr	r3, [r3, #24]
 800099c:	4a2f      	ldr	r2, [pc, #188]	@ (8000a5c <MX_GPIO_Init+0xf0>)
 800099e:	f043 0320 	orr.w	r3, r3, #32
 80009a2:	6193      	str	r3, [r2, #24]
 80009a4:	4b2d      	ldr	r3, [pc, #180]	@ (8000a5c <MX_GPIO_Init+0xf0>)
 80009a6:	699b      	ldr	r3, [r3, #24]
 80009a8:	f003 0320 	and.w	r3, r3, #32
 80009ac:	60bb      	str	r3, [r7, #8]
 80009ae:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009b0:	4b2a      	ldr	r3, [pc, #168]	@ (8000a5c <MX_GPIO_Init+0xf0>)
 80009b2:	699b      	ldr	r3, [r3, #24]
 80009b4:	4a29      	ldr	r2, [pc, #164]	@ (8000a5c <MX_GPIO_Init+0xf0>)
 80009b6:	f043 0304 	orr.w	r3, r3, #4
 80009ba:	6193      	str	r3, [r2, #24]
 80009bc:	4b27      	ldr	r3, [pc, #156]	@ (8000a5c <MX_GPIO_Init+0xf0>)
 80009be:	699b      	ldr	r3, [r3, #24]
 80009c0:	f003 0304 	and.w	r3, r3, #4
 80009c4:	607b      	str	r3, [r7, #4]
 80009c6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009c8:	4b24      	ldr	r3, [pc, #144]	@ (8000a5c <MX_GPIO_Init+0xf0>)
 80009ca:	699b      	ldr	r3, [r3, #24]
 80009cc:	4a23      	ldr	r2, [pc, #140]	@ (8000a5c <MX_GPIO_Init+0xf0>)
 80009ce:	f043 0308 	orr.w	r3, r3, #8
 80009d2:	6193      	str	r3, [r2, #24]
 80009d4:	4b21      	ldr	r3, [pc, #132]	@ (8000a5c <MX_GPIO_Init+0xf0>)
 80009d6:	699b      	ldr	r3, [r3, #24]
 80009d8:	f003 0308 	and.w	r3, r3, #8
 80009dc:	603b      	str	r3, [r7, #0]
 80009de:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SYS_WL_GPIO_Port, SYS_WL_Pin, GPIO_PIN_RESET);
 80009e0:	2200      	movs	r2, #0
 80009e2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80009e6:	481e      	ldr	r0, [pc, #120]	@ (8000a60 <MX_GPIO_Init+0xf4>)
 80009e8:	f002 f9a8 	bl	8002d3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 80009ec:	2200      	movs	r2, #0
 80009ee:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 80009f2:	481c      	ldr	r0, [pc, #112]	@ (8000a64 <MX_GPIO_Init+0xf8>)
 80009f4:	f002 f9a2 	bl	8002d3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SYS_WL_Pin */
  GPIO_InitStruct.Pin = SYS_WL_Pin;
 80009f8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80009fc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009fe:	2301      	movs	r3, #1
 8000a00:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a02:	2300      	movs	r3, #0
 8000a04:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a06:	2302      	movs	r3, #2
 8000a08:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SYS_WL_GPIO_Port, &GPIO_InitStruct);
 8000a0a:	f107 0310 	add.w	r3, r7, #16
 8000a0e:	4619      	mov	r1, r3
 8000a10:	4813      	ldr	r0, [pc, #76]	@ (8000a60 <MX_GPIO_Init+0xf4>)
 8000a12:	f002 f80f 	bl	8002a34 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8000a16:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8000a1a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a1c:	2301      	movs	r3, #1
 8000a1e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a20:	2300      	movs	r3, #0
 8000a22:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a24:	2302      	movs	r3, #2
 8000a26:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a28:	f107 0310 	add.w	r3, r7, #16
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	480d      	ldr	r0, [pc, #52]	@ (8000a64 <MX_GPIO_Init+0xf8>)
 8000a30:	f002 f800 	bl	8002a34 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8000a34:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000a38:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a3a:	2301      	movs	r3, #1
 8000a3c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000a3e:	2302      	movs	r3, #2
 8000a40:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a42:	2302      	movs	r3, #2
 8000a44:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a46:	f107 0310 	add.w	r3, r7, #16
 8000a4a:	4619      	mov	r1, r3
 8000a4c:	4805      	ldr	r0, [pc, #20]	@ (8000a64 <MX_GPIO_Init+0xf8>)
 8000a4e:	f001 fff1 	bl	8002a34 <HAL_GPIO_Init>

}
 8000a52:	bf00      	nop
 8000a54:	3720      	adds	r7, #32
 8000a56:	46bd      	mov	sp, r7
 8000a58:	bd80      	pop	{r7, pc}
 8000a5a:	bf00      	nop
 8000a5c:	40021000 	.word	0x40021000
 8000a60:	40011000 	.word	0x40011000
 8000a64:	40010c00 	.word	0x40010c00

08000a68 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000a6c:	4b12      	ldr	r3, [pc, #72]	@ (8000ab8 <MX_I2C1_Init+0x50>)
 8000a6e:	4a13      	ldr	r2, [pc, #76]	@ (8000abc <MX_I2C1_Init+0x54>)
 8000a70:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8000a72:	4b11      	ldr	r3, [pc, #68]	@ (8000ab8 <MX_I2C1_Init+0x50>)
 8000a74:	4a12      	ldr	r2, [pc, #72]	@ (8000ac0 <MX_I2C1_Init+0x58>)
 8000a76:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000a78:	4b0f      	ldr	r3, [pc, #60]	@ (8000ab8 <MX_I2C1_Init+0x50>)
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000a7e:	4b0e      	ldr	r3, [pc, #56]	@ (8000ab8 <MX_I2C1_Init+0x50>)
 8000a80:	2200      	movs	r2, #0
 8000a82:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a84:	4b0c      	ldr	r3, [pc, #48]	@ (8000ab8 <MX_I2C1_Init+0x50>)
 8000a86:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000a8a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a8c:	4b0a      	ldr	r3, [pc, #40]	@ (8000ab8 <MX_I2C1_Init+0x50>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000a92:	4b09      	ldr	r3, [pc, #36]	@ (8000ab8 <MX_I2C1_Init+0x50>)
 8000a94:	2200      	movs	r2, #0
 8000a96:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a98:	4b07      	ldr	r3, [pc, #28]	@ (8000ab8 <MX_I2C1_Init+0x50>)
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a9e:	4b06      	ldr	r3, [pc, #24]	@ (8000ab8 <MX_I2C1_Init+0x50>)
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000aa4:	4804      	ldr	r0, [pc, #16]	@ (8000ab8 <MX_I2C1_Init+0x50>)
 8000aa6:	f002 f961 	bl	8002d6c <HAL_I2C_Init>
 8000aaa:	4603      	mov	r3, r0
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d001      	beq.n	8000ab4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000ab0:	f000 f94b 	bl	8000d4a <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000ab4:	bf00      	nop
 8000ab6:	bd80      	pop	{r7, pc}
 8000ab8:	200000ec 	.word	0x200000ec
 8000abc:	40005400 	.word	0x40005400
 8000ac0:	00061a80 	.word	0x00061a80

08000ac4 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000ac8:	4b12      	ldr	r3, [pc, #72]	@ (8000b14 <MX_I2C2_Init+0x50>)
 8000aca:	4a13      	ldr	r2, [pc, #76]	@ (8000b18 <MX_I2C2_Init+0x54>)
 8000acc:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8000ace:	4b11      	ldr	r3, [pc, #68]	@ (8000b14 <MX_I2C2_Init+0x50>)
 8000ad0:	4a12      	ldr	r2, [pc, #72]	@ (8000b1c <MX_I2C2_Init+0x58>)
 8000ad2:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000ad4:	4b0f      	ldr	r3, [pc, #60]	@ (8000b14 <MX_I2C2_Init+0x50>)
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8000ada:	4b0e      	ldr	r3, [pc, #56]	@ (8000b14 <MX_I2C2_Init+0x50>)
 8000adc:	2200      	movs	r2, #0
 8000ade:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000ae0:	4b0c      	ldr	r3, [pc, #48]	@ (8000b14 <MX_I2C2_Init+0x50>)
 8000ae2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000ae6:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ae8:	4b0a      	ldr	r3, [pc, #40]	@ (8000b14 <MX_I2C2_Init+0x50>)
 8000aea:	2200      	movs	r2, #0
 8000aec:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8000aee:	4b09      	ldr	r3, [pc, #36]	@ (8000b14 <MX_I2C2_Init+0x50>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000af4:	4b07      	ldr	r3, [pc, #28]	@ (8000b14 <MX_I2C2_Init+0x50>)
 8000af6:	2200      	movs	r2, #0
 8000af8:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000afa:	4b06      	ldr	r3, [pc, #24]	@ (8000b14 <MX_I2C2_Init+0x50>)
 8000afc:	2200      	movs	r2, #0
 8000afe:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000b00:	4804      	ldr	r0, [pc, #16]	@ (8000b14 <MX_I2C2_Init+0x50>)
 8000b02:	f002 f933 	bl	8002d6c <HAL_I2C_Init>
 8000b06:	4603      	mov	r3, r0
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	d001      	beq.n	8000b10 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8000b0c:	f000 f91d 	bl	8000d4a <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000b10:	bf00      	nop
 8000b12:	bd80      	pop	{r7, pc}
 8000b14:	20000140 	.word	0x20000140
 8000b18:	40005800 	.word	0x40005800
 8000b1c:	000186a0 	.word	0x000186a0

08000b20 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b08c      	sub	sp, #48	@ 0x30
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b28:	f107 031c 	add.w	r3, r7, #28
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	601a      	str	r2, [r3, #0]
 8000b30:	605a      	str	r2, [r3, #4]
 8000b32:	609a      	str	r2, [r3, #8]
 8000b34:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	4a32      	ldr	r2, [pc, #200]	@ (8000c04 <HAL_I2C_MspInit+0xe4>)
 8000b3c:	4293      	cmp	r3, r2
 8000b3e:	d133      	bne.n	8000ba8 <HAL_I2C_MspInit+0x88>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b40:	4b31      	ldr	r3, [pc, #196]	@ (8000c08 <HAL_I2C_MspInit+0xe8>)
 8000b42:	699b      	ldr	r3, [r3, #24]
 8000b44:	4a30      	ldr	r2, [pc, #192]	@ (8000c08 <HAL_I2C_MspInit+0xe8>)
 8000b46:	f043 0308 	orr.w	r3, r3, #8
 8000b4a:	6193      	str	r3, [r2, #24]
 8000b4c:	4b2e      	ldr	r3, [pc, #184]	@ (8000c08 <HAL_I2C_MspInit+0xe8>)
 8000b4e:	699b      	ldr	r3, [r3, #24]
 8000b50:	f003 0308 	and.w	r3, r3, #8
 8000b54:	61bb      	str	r3, [r7, #24]
 8000b56:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000b58:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000b5c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b5e:	2312      	movs	r3, #18
 8000b60:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b62:	2303      	movs	r3, #3
 8000b64:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b66:	f107 031c 	add.w	r3, r7, #28
 8000b6a:	4619      	mov	r1, r3
 8000b6c:	4827      	ldr	r0, [pc, #156]	@ (8000c0c <HAL_I2C_MspInit+0xec>)
 8000b6e:	f001 ff61 	bl	8002a34 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 8000b72:	4b27      	ldr	r3, [pc, #156]	@ (8000c10 <HAL_I2C_MspInit+0xf0>)
 8000b74:	685b      	ldr	r3, [r3, #4]
 8000b76:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000b78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000b7a:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8000b7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000b80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000b82:	f043 0302 	orr.w	r3, r3, #2
 8000b86:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000b88:	4a21      	ldr	r2, [pc, #132]	@ (8000c10 <HAL_I2C_MspInit+0xf0>)
 8000b8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000b8c:	6053      	str	r3, [r2, #4]

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000b8e:	4b1e      	ldr	r3, [pc, #120]	@ (8000c08 <HAL_I2C_MspInit+0xe8>)
 8000b90:	69db      	ldr	r3, [r3, #28]
 8000b92:	4a1d      	ldr	r2, [pc, #116]	@ (8000c08 <HAL_I2C_MspInit+0xe8>)
 8000b94:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000b98:	61d3      	str	r3, [r2, #28]
 8000b9a:	4b1b      	ldr	r3, [pc, #108]	@ (8000c08 <HAL_I2C_MspInit+0xe8>)
 8000b9c:	69db      	ldr	r3, [r3, #28]
 8000b9e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000ba2:	617b      	str	r3, [r7, #20]
 8000ba4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8000ba6:	e029      	b.n	8000bfc <HAL_I2C_MspInit+0xdc>
  else if(i2cHandle->Instance==I2C2)
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	4a19      	ldr	r2, [pc, #100]	@ (8000c14 <HAL_I2C_MspInit+0xf4>)
 8000bae:	4293      	cmp	r3, r2
 8000bb0:	d124      	bne.n	8000bfc <HAL_I2C_MspInit+0xdc>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bb2:	4b15      	ldr	r3, [pc, #84]	@ (8000c08 <HAL_I2C_MspInit+0xe8>)
 8000bb4:	699b      	ldr	r3, [r3, #24]
 8000bb6:	4a14      	ldr	r2, [pc, #80]	@ (8000c08 <HAL_I2C_MspInit+0xe8>)
 8000bb8:	f043 0308 	orr.w	r3, r3, #8
 8000bbc:	6193      	str	r3, [r2, #24]
 8000bbe:	4b12      	ldr	r3, [pc, #72]	@ (8000c08 <HAL_I2C_MspInit+0xe8>)
 8000bc0:	699b      	ldr	r3, [r3, #24]
 8000bc2:	f003 0308 	and.w	r3, r3, #8
 8000bc6:	613b      	str	r3, [r7, #16]
 8000bc8:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000bca:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000bce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000bd0:	2312      	movs	r3, #18
 8000bd2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000bd4:	2303      	movs	r3, #3
 8000bd6:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bd8:	f107 031c 	add.w	r3, r7, #28
 8000bdc:	4619      	mov	r1, r3
 8000bde:	480b      	ldr	r0, [pc, #44]	@ (8000c0c <HAL_I2C_MspInit+0xec>)
 8000be0:	f001 ff28 	bl	8002a34 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000be4:	4b08      	ldr	r3, [pc, #32]	@ (8000c08 <HAL_I2C_MspInit+0xe8>)
 8000be6:	69db      	ldr	r3, [r3, #28]
 8000be8:	4a07      	ldr	r2, [pc, #28]	@ (8000c08 <HAL_I2C_MspInit+0xe8>)
 8000bea:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000bee:	61d3      	str	r3, [r2, #28]
 8000bf0:	4b05      	ldr	r3, [pc, #20]	@ (8000c08 <HAL_I2C_MspInit+0xe8>)
 8000bf2:	69db      	ldr	r3, [r3, #28]
 8000bf4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000bf8:	60fb      	str	r3, [r7, #12]
 8000bfa:	68fb      	ldr	r3, [r7, #12]
}
 8000bfc:	bf00      	nop
 8000bfe:	3730      	adds	r7, #48	@ 0x30
 8000c00:	46bd      	mov	sp, r7
 8000c02:	bd80      	pop	{r7, pc}
 8000c04:	40005400 	.word	0x40005400
 8000c08:	40021000 	.word	0x40021000
 8000c0c:	40010c00 	.word	0x40010c00
 8000c10:	40010000 	.word	0x40010000
 8000c14:	40005800 	.word	0x40005800

08000c18 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c1c:	f001 fa04 	bl	8002028 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c20:	f000 f838 	bl	8000c94 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c24:	f7ff fea2 	bl	800096c <MX_GPIO_Init>
  MX_DMA_Init();
 8000c28:	f7ff fe82 	bl	8000930 <MX_DMA_Init>
  MX_TIM1_Init();
 8000c2c:	f000 feb8 	bl	80019a0 <MX_TIM1_Init>
  MX_I2C1_Init();
 8000c30:	f7ff ff1a 	bl	8000a68 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8000c34:	f001 f94e 	bl	8001ed4 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8000c38:	f7ff fd98 	bl	800076c <MX_ADC1_Init>
  MX_I2C2_Init();
 8000c3c:	f7ff ff42 	bl	8000ac4 <MX_I2C2_Init>
  MX_TIM2_Init();
 8000c40:	f000 ff5a 	bl	8001af8 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000c44:	f000 ffac 	bl	8001ba0 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  #pragma region Initialization
  // Sensor_Init();
  Motor_Init();
 8000c48:	f000 f886 	bl	8000d58 <Motor_Init>
  OLED_Init();
 8000c4c:	f000 fbec 	bl	8001428 <OLED_Init>
  Tracker_Init();
 8000c50:	f001 f8e4 	bl	8001e1c <Tracker_Init>
  while (1)
  {
    #pragma region Sensor
    // 
    // Sensor_Updater();
    Get_Motor_Info();
 8000c54:	f000 f970 	bl	8000f38 <Get_Motor_Info>
    // VOFA_SendFloat(debug_data, 4);

    #pragma endregion
    
    #pragma region OLED
    OLED_ClearBuffer();
 8000c58:	f000 fb2c 	bl	80012b4 <OLED_ClearBuffer>
    OLED_DisplayFloat(0, 0, motor_left_data.angle);
 8000c5c:	4b0c      	ldr	r3, [pc, #48]	@ (8000c90 <main+0x78>)
 8000c5e:	689b      	ldr	r3, [r3, #8]
 8000c60:	461a      	mov	r2, r3
 8000c62:	2100      	movs	r1, #0
 8000c64:	2000      	movs	r0, #0
 8000c66:	f000 fd4d 	bl	8001704 <OLED_DisplayFloat>
    OLED_DisplayFloat(0, 10, motor_left_data.filtered_speed);
 8000c6a:	4b09      	ldr	r3, [pc, #36]	@ (8000c90 <main+0x78>)
 8000c6c:	685b      	ldr	r3, [r3, #4]
 8000c6e:	461a      	mov	r2, r3
 8000c70:	210a      	movs	r1, #10
 8000c72:	2000      	movs	r0, #0
 8000c74:	f000 fd46 	bl	8001704 <OLED_DisplayFloat>
    OLED_DisplayFloat(0, 20, motor_left_data.filtered_acceleration);
 8000c78:	4b05      	ldr	r3, [pc, #20]	@ (8000c90 <main+0x78>)
 8000c7a:	691b      	ldr	r3, [r3, #16]
 8000c7c:	461a      	mov	r2, r3
 8000c7e:	2114      	movs	r1, #20
 8000c80:	2000      	movs	r0, #0
 8000c82:	f000 fd3f 	bl	8001704 <OLED_DisplayFloat>

    // OLED_SmartUpdate();
    OLED_UpdateDisplayVSync();
 8000c86:	f000 fb5d 	bl	8001344 <OLED_UpdateDisplayVSync>
    Get_Motor_Info();
 8000c8a:	bf00      	nop
 8000c8c:	e7e2      	b.n	8000c54 <main+0x3c>
 8000c8e:	bf00      	nop
 8000c90:	20000194 	.word	0x20000194

08000c94 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b094      	sub	sp, #80	@ 0x50
 8000c98:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c9a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000c9e:	2228      	movs	r2, #40	@ 0x28
 8000ca0:	2100      	movs	r1, #0
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	f004 fa28 	bl	80050f8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ca8:	f107 0314 	add.w	r3, r7, #20
 8000cac:	2200      	movs	r2, #0
 8000cae:	601a      	str	r2, [r3, #0]
 8000cb0:	605a      	str	r2, [r3, #4]
 8000cb2:	609a      	str	r2, [r3, #8]
 8000cb4:	60da      	str	r2, [r3, #12]
 8000cb6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000cb8:	1d3b      	adds	r3, r7, #4
 8000cba:	2200      	movs	r2, #0
 8000cbc:	601a      	str	r2, [r3, #0]
 8000cbe:	605a      	str	r2, [r3, #4]
 8000cc0:	609a      	str	r2, [r3, #8]
 8000cc2:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000cc4:	2301      	movs	r3, #1
 8000cc6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000cc8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000ccc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000cce:	2300      	movs	r3, #0
 8000cd0:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000cd2:	2301      	movs	r3, #1
 8000cd4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000cd6:	2302      	movs	r3, #2
 8000cd8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000cda:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000cde:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000ce0:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000ce4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ce6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000cea:	4618      	mov	r0, r3
 8000cec:	f002 fcda 	bl	80036a4 <HAL_RCC_OscConfig>
 8000cf0:	4603      	mov	r3, r0
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d001      	beq.n	8000cfa <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000cf6:	f000 f828 	bl	8000d4a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cfa:	230f      	movs	r3, #15
 8000cfc:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000cfe:	2302      	movs	r3, #2
 8000d00:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d02:	2300      	movs	r3, #0
 8000d04:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000d06:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000d0a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000d10:	f107 0314 	add.w	r3, r7, #20
 8000d14:	2102      	movs	r1, #2
 8000d16:	4618      	mov	r0, r3
 8000d18:	f002 ff46 	bl	8003ba8 <HAL_RCC_ClockConfig>
 8000d1c:	4603      	mov	r3, r0
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d001      	beq.n	8000d26 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000d22:	f000 f812 	bl	8000d4a <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000d26:	2302      	movs	r3, #2
 8000d28:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8000d2a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000d2e:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000d30:	1d3b      	adds	r3, r7, #4
 8000d32:	4618      	mov	r0, r3
 8000d34:	f003 f8c6 	bl	8003ec4 <HAL_RCCEx_PeriphCLKConfig>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d001      	beq.n	8000d42 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000d3e:	f000 f804 	bl	8000d4a <Error_Handler>
  }
}
 8000d42:	bf00      	nop
 8000d44:	3750      	adds	r7, #80	@ 0x50
 8000d46:	46bd      	mov	sp, r7
 8000d48:	bd80      	pop	{r7, pc}

08000d4a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d4a:	b480      	push	{r7}
 8000d4c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d4e:	b672      	cpsid	i
}
 8000d50:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d52:	bf00      	nop
 8000d54:	e7fd      	b.n	8000d52 <Error_Handler+0x8>
	...

08000d58 <Motor_Init>:

Motor_DataTypeDef motor_left_data;  // 
Motor_DataTypeDef motor_right_data; // 

void Motor_Init(void)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1); // 
 8000d5c:	2100      	movs	r1, #0
 8000d5e:	481e      	ldr	r0, [pc, #120]	@ (8000dd8 <Motor_Init+0x80>)
 8000d60:	f003 fa0e 	bl	8004180 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2); // 
 8000d64:	2104      	movs	r1, #4
 8000d66:	481c      	ldr	r0, [pc, #112]	@ (8000dd8 <Motor_Init+0x80>)
 8000d68:	f003 fa0a 	bl	8004180 <HAL_TIM_PWM_Start>

    HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_1); // 
 8000d6c:	2100      	movs	r1, #0
 8000d6e:	481b      	ldr	r0, [pc, #108]	@ (8000ddc <Motor_Init+0x84>)
 8000d70:	f003 fb4a 	bl	8004408 <HAL_TIM_Encoder_Start>
    HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_2); // 
 8000d74:	2104      	movs	r1, #4
 8000d76:	4819      	ldr	r0, [pc, #100]	@ (8000ddc <Motor_Init+0x84>)
 8000d78:	f003 fb46 	bl	8004408 <HAL_TIM_Encoder_Start>
    HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_1); // 
 8000d7c:	2100      	movs	r1, #0
 8000d7e:	4818      	ldr	r0, [pc, #96]	@ (8000de0 <Motor_Init+0x88>)
 8000d80:	f003 fb42 	bl	8004408 <HAL_TIM_Encoder_Start>
    HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_2); // 
 8000d84:	2104      	movs	r1, #4
 8000d86:	4816      	ldr	r0, [pc, #88]	@ (8000de0 <Motor_Init+0x88>)
 8000d88:	f003 fb3e 	bl	8004408 <HAL_TIM_Encoder_Start>
    __HAL_TIM_SET_COUNTER(&htim2, 0);             // 
 8000d8c:	4b13      	ldr	r3, [pc, #76]	@ (8000ddc <Motor_Init+0x84>)
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	2200      	movs	r2, #0
 8000d92:	625a      	str	r2, [r3, #36]	@ 0x24
    __HAL_TIM_SET_COUNTER(&htim3, 0);             // 
 8000d94:	4b12      	ldr	r3, [pc, #72]	@ (8000de0 <Motor_Init+0x88>)
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	2200      	movs	r2, #0
 8000d9a:	625a      	str	r2, [r3, #36]	@ 0x24

    // 
    motor_left_data.speed = 0.0f;
 8000d9c:	4b11      	ldr	r3, [pc, #68]	@ (8000de4 <Motor_Init+0x8c>)
 8000d9e:	f04f 0200 	mov.w	r2, #0
 8000da2:	601a      	str	r2, [r3, #0]
    motor_left_data.angle = 0.0f;
 8000da4:	4b0f      	ldr	r3, [pc, #60]	@ (8000de4 <Motor_Init+0x8c>)
 8000da6:	f04f 0200 	mov.w	r2, #0
 8000daa:	609a      	str	r2, [r3, #8]
    motor_left_data.acceleration = 0.0f;
 8000dac:	4b0d      	ldr	r3, [pc, #52]	@ (8000de4 <Motor_Init+0x8c>)
 8000dae:	f04f 0200 	mov.w	r2, #0
 8000db2:	60da      	str	r2, [r3, #12]
    motor_right_data.speed = 0.0f;
 8000db4:	4b0c      	ldr	r3, [pc, #48]	@ (8000de8 <Motor_Init+0x90>)
 8000db6:	f04f 0200 	mov.w	r2, #0
 8000dba:	601a      	str	r2, [r3, #0]
    motor_right_data.angle = 0.0f;
 8000dbc:	4b0a      	ldr	r3, [pc, #40]	@ (8000de8 <Motor_Init+0x90>)
 8000dbe:	f04f 0200 	mov.w	r2, #0
 8000dc2:	609a      	str	r2, [r3, #8]
    motor_right_data.acceleration = 0.0f;
 8000dc4:	4b08      	ldr	r3, [pc, #32]	@ (8000de8 <Motor_Init+0x90>)
 8000dc6:	f04f 0200 	mov.w	r2, #0
 8000dca:	60da      	str	r2, [r3, #12]
    Motor_SetSpeed(0, 0);
 8000dcc:	2100      	movs	r1, #0
 8000dce:	2000      	movs	r0, #0
 8000dd0:	f000 f80c 	bl	8000dec <Motor_SetSpeed>
}
 8000dd4:	bf00      	nop
 8000dd6:	bd80      	pop	{r7, pc}
 8000dd8:	200009f4 	.word	0x200009f4
 8000ddc:	20000a3c 	.word	0x20000a3c
 8000de0:	20000a84 	.word	0x20000a84
 8000de4:	20000194 	.word	0x20000194
 8000de8:	200001a8 	.word	0x200001a8

08000dec <Motor_SetSpeed>:
 * @param right_pwm: 
 * -1000~1000
 * PWM
 */
void Motor_SetSpeed(int left_pwm, int right_pwm)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b082      	sub	sp, #8
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	6078      	str	r0, [r7, #4]
 8000df4:	6039      	str	r1, [r7, #0]
    // 
    if (left_pwm > MOTOR_MAX_PWM)
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000dfc:	dd03      	ble.n	8000e06 <Motor_SetSpeed+0x1a>
    {
        left_pwm = MOTOR_MAX_PWM;
 8000dfe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e02:	607b      	str	r3, [r7, #4]
 8000e04:	e005      	b.n	8000e12 <Motor_SetSpeed+0x26>
    }
    else if (left_pwm < MOTOR_MIN_PWM)
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	f513 7f7a 	cmn.w	r3, #1000	@ 0x3e8
 8000e0c:	da01      	bge.n	8000e12 <Motor_SetSpeed+0x26>
    {
        left_pwm = MOTOR_MIN_PWM;
 8000e0e:	4b47      	ldr	r3, [pc, #284]	@ (8000f2c <Motor_SetSpeed+0x140>)
 8000e10:	607b      	str	r3, [r7, #4]
    }

    if (right_pwm > MOTOR_MAX_PWM)
 8000e12:	683b      	ldr	r3, [r7, #0]
 8000e14:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000e18:	dd03      	ble.n	8000e22 <Motor_SetSpeed+0x36>
    {
        right_pwm = MOTOR_MAX_PWM;
 8000e1a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e1e:	603b      	str	r3, [r7, #0]
 8000e20:	e005      	b.n	8000e2e <Motor_SetSpeed+0x42>
    }
    else if (right_pwm < MOTOR_MIN_PWM)
 8000e22:	683b      	ldr	r3, [r7, #0]
 8000e24:	f513 7f7a 	cmn.w	r3, #1000	@ 0x3e8
 8000e28:	da01      	bge.n	8000e2e <Motor_SetSpeed+0x42>
    {
        right_pwm = MOTOR_MIN_PWM;
 8000e2a:	4b40      	ldr	r3, [pc, #256]	@ (8000f2c <Motor_SetSpeed+0x140>)
 8000e2c:	603b      	str	r3, [r7, #0]
    }

    if (left_pwm < 0)
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	da13      	bge.n	8000e5c <Motor_SetSpeed+0x70>
    {
        left_pwm = -left_pwm; // 
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	425b      	negs	r3, r3
 8000e38:	607b      	str	r3, [r7, #4]
        HAL_GPIO_WritePin(GPIO_LEFT_PORT, GPIO_LEFT_MOTOR_IN1, GPIO_PIN_RESET); // 
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000e40:	483b      	ldr	r0, [pc, #236]	@ (8000f30 <Motor_SetSpeed+0x144>)
 8000e42:	f001 ff7b 	bl	8002d3c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIO_LEFT_PORT, GPIO_LEFT_MOTOR_IN2, GPIO_PIN_SET);   // 
 8000e46:	2201      	movs	r2, #1
 8000e48:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e4c:	4838      	ldr	r0, [pc, #224]	@ (8000f30 <Motor_SetSpeed+0x144>)
 8000e4e:	f001 ff75 	bl	8002d3c <HAL_GPIO_WritePin>
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, Calculate_PWM_Value(left_pwm));
 8000e52:	4b38      	ldr	r3, [pc, #224]	@ (8000f34 <Motor_SetSpeed+0x148>)
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	687a      	ldr	r2, [r7, #4]
 8000e58:	635a      	str	r2, [r3, #52]	@ 0x34
 8000e5a:	e025      	b.n	8000ea8 <Motor_SetSpeed+0xbc>
    }
    else if (left_pwm > 0)
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	dd10      	ble.n	8000e84 <Motor_SetSpeed+0x98>
    {
        HAL_GPIO_WritePin(GPIO_LEFT_PORT, GPIO_LEFT_MOTOR_IN1, GPIO_PIN_SET);   // 
 8000e62:	2201      	movs	r2, #1
 8000e64:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000e68:	4831      	ldr	r0, [pc, #196]	@ (8000f30 <Motor_SetSpeed+0x144>)
 8000e6a:	f001 ff67 	bl	8002d3c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIO_LEFT_PORT, GPIO_LEFT_MOTOR_IN2, GPIO_PIN_RESET); // 
 8000e6e:	2200      	movs	r2, #0
 8000e70:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e74:	482e      	ldr	r0, [pc, #184]	@ (8000f30 <Motor_SetSpeed+0x144>)
 8000e76:	f001 ff61 	bl	8002d3c <HAL_GPIO_WritePin>
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, Calculate_PWM_Value(left_pwm));
 8000e7a:	4b2e      	ldr	r3, [pc, #184]	@ (8000f34 <Motor_SetSpeed+0x148>)
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	687a      	ldr	r2, [r7, #4]
 8000e80:	635a      	str	r2, [r3, #52]	@ 0x34
 8000e82:	e011      	b.n	8000ea8 <Motor_SetSpeed+0xbc>
    }
    else
    {
        left_pwm = 0;
 8000e84:	2300      	movs	r3, #0
 8000e86:	607b      	str	r3, [r7, #4]
        HAL_GPIO_WritePin(GPIO_LEFT_PORT, GPIO_LEFT_MOTOR_IN1, GPIO_PIN_RESET); // 
 8000e88:	2200      	movs	r2, #0
 8000e8a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000e8e:	4828      	ldr	r0, [pc, #160]	@ (8000f30 <Motor_SetSpeed+0x144>)
 8000e90:	f001 ff54 	bl	8002d3c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIO_LEFT_PORT, GPIO_LEFT_MOTOR_IN2, GPIO_PIN_RESET); // 
 8000e94:	2200      	movs	r2, #0
 8000e96:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e9a:	4825      	ldr	r0, [pc, #148]	@ (8000f30 <Motor_SetSpeed+0x144>)
 8000e9c:	f001 ff4e 	bl	8002d3c <HAL_GPIO_WritePin>
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0); // 
 8000ea0:	4b24      	ldr	r3, [pc, #144]	@ (8000f34 <Motor_SetSpeed+0x148>)
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	635a      	str	r2, [r3, #52]	@ 0x34
    }

    if (right_pwm < 0)
 8000ea8:	683b      	ldr	r3, [r7, #0]
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	da13      	bge.n	8000ed6 <Motor_SetSpeed+0xea>
    {
        right_pwm = -right_pwm; // 
 8000eae:	683b      	ldr	r3, [r7, #0]
 8000eb0:	425b      	negs	r3, r3
 8000eb2:	603b      	str	r3, [r7, #0]
        HAL_GPIO_WritePin(GPIO_RIGHT_PORT, GPIO_RIGHT_MOTOR_IN1, GPIO_PIN_RESET); // 
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000eba:	481d      	ldr	r0, [pc, #116]	@ (8000f30 <Motor_SetSpeed+0x144>)
 8000ebc:	f001 ff3e 	bl	8002d3c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIO_RIGHT_PORT, GPIO_RIGHT_MOTOR_IN2, GPIO_PIN_SET);   // 
 8000ec0:	2201      	movs	r2, #1
 8000ec2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000ec6:	481a      	ldr	r0, [pc, #104]	@ (8000f30 <Motor_SetSpeed+0x144>)
 8000ec8:	f001 ff38 	bl	8002d3c <HAL_GPIO_WritePin>
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, Calculate_PWM_Value(right_pwm));
 8000ecc:	4b19      	ldr	r3, [pc, #100]	@ (8000f34 <Motor_SetSpeed+0x148>)
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	683a      	ldr	r2, [r7, #0]
 8000ed2:	639a      	str	r2, [r3, #56]	@ 0x38
        right_pwm = 0;
        HAL_GPIO_WritePin(GPIO_RIGHT_PORT, GPIO_RIGHT_MOTOR_IN1, GPIO_PIN_RESET); // 
        HAL_GPIO_WritePin(GPIO_RIGHT_PORT, GPIO_RIGHT_MOTOR_IN2, GPIO_PIN_RESET); // 
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0); // 
    }    
}
 8000ed4:	e025      	b.n	8000f22 <Motor_SetSpeed+0x136>
    else if (right_pwm > 0)
 8000ed6:	683b      	ldr	r3, [r7, #0]
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	dd10      	ble.n	8000efe <Motor_SetSpeed+0x112>
        HAL_GPIO_WritePin(GPIO_RIGHT_PORT, GPIO_RIGHT_MOTOR_IN1, GPIO_PIN_SET);   // 
 8000edc:	2201      	movs	r2, #1
 8000ede:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000ee2:	4813      	ldr	r0, [pc, #76]	@ (8000f30 <Motor_SetSpeed+0x144>)
 8000ee4:	f001 ff2a 	bl	8002d3c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIO_RIGHT_PORT, GPIO_RIGHT_MOTOR_IN2, GPIO_PIN_RESET); // 
 8000ee8:	2200      	movs	r2, #0
 8000eea:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000eee:	4810      	ldr	r0, [pc, #64]	@ (8000f30 <Motor_SetSpeed+0x144>)
 8000ef0:	f001 ff24 	bl	8002d3c <HAL_GPIO_WritePin>
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, Calculate_PWM_Value(right_pwm));
 8000ef4:	4b0f      	ldr	r3, [pc, #60]	@ (8000f34 <Motor_SetSpeed+0x148>)
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	683a      	ldr	r2, [r7, #0]
 8000efa:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8000efc:	e011      	b.n	8000f22 <Motor_SetSpeed+0x136>
        right_pwm = 0;
 8000efe:	2300      	movs	r3, #0
 8000f00:	603b      	str	r3, [r7, #0]
        HAL_GPIO_WritePin(GPIO_RIGHT_PORT, GPIO_RIGHT_MOTOR_IN1, GPIO_PIN_RESET); // 
 8000f02:	2200      	movs	r2, #0
 8000f04:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000f08:	4809      	ldr	r0, [pc, #36]	@ (8000f30 <Motor_SetSpeed+0x144>)
 8000f0a:	f001 ff17 	bl	8002d3c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIO_RIGHT_PORT, GPIO_RIGHT_MOTOR_IN2, GPIO_PIN_RESET); // 
 8000f0e:	2200      	movs	r2, #0
 8000f10:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000f14:	4806      	ldr	r0, [pc, #24]	@ (8000f30 <Motor_SetSpeed+0x144>)
 8000f16:	f001 ff11 	bl	8002d3c <HAL_GPIO_WritePin>
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0); // 
 8000f1a:	4b06      	ldr	r3, [pc, #24]	@ (8000f34 <Motor_SetSpeed+0x148>)
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	2200      	movs	r2, #0
 8000f20:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8000f22:	bf00      	nop
 8000f24:	3708      	adds	r7, #8
 8000f26:	46bd      	mov	sp, r7
 8000f28:	bd80      	pop	{r7, pc}
 8000f2a:	bf00      	nop
 8000f2c:	fffffc18 	.word	0xfffffc18
 8000f30:	40010c00 	.word	0x40010c00
 8000f34:	200009f4 	.word	0x200009f4

08000f38 <Get_Motor_Info>:

void Get_Motor_Info(void)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b086      	sub	sp, #24
 8000f3c:	af00      	add	r7, sp, #0
    static float pre_left_speed = 0.0f;
    static float pre_right_speed = 0.0f;
    static int32_t total_left_count = 0;
    static int32_t total_right_count = 0;

    uint32_t current_time = HAL_GetTick();
 8000f3e:	f001 f8cb 	bl	80020d8 <HAL_GetTick>
 8000f42:	6178      	str	r0, [r7, #20]

    // 0
    if (pre_time == 0)
 8000f44:	4b7d      	ldr	r3, [pc, #500]	@ (800113c <Get_Motor_Info+0x204>)
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d10f      	bne.n	8000f6c <Get_Motor_Info+0x34>
    {
        pre_time = current_time;
 8000f4c:	4a7b      	ldr	r2, [pc, #492]	@ (800113c <Get_Motor_Info+0x204>)
 8000f4e:	697b      	ldr	r3, [r7, #20]
 8000f50:	6013      	str	r3, [r2, #0]
        preLeftCount = __HAL_TIM_GET_COUNTER(&htim2);
 8000f52:	4b7b      	ldr	r3, [pc, #492]	@ (8001140 <Get_Motor_Info+0x208>)
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f58:	b29a      	uxth	r2, r3
 8000f5a:	4b7a      	ldr	r3, [pc, #488]	@ (8001144 <Get_Motor_Info+0x20c>)
 8000f5c:	801a      	strh	r2, [r3, #0]
        preRightCount = __HAL_TIM_GET_COUNTER(&htim3);
 8000f5e:	4b7a      	ldr	r3, [pc, #488]	@ (8001148 <Get_Motor_Info+0x210>)
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f64:	b29a      	uxth	r2, r3
 8000f66:	4b79      	ldr	r3, [pc, #484]	@ (800114c <Get_Motor_Info+0x214>)
 8000f68:	801a      	strh	r2, [r3, #0]
        return;
 8000f6a:	e0e3      	b.n	8001134 <Get_Motor_Info+0x1fc>
    }

    uint16_t left_encoder_count = __HAL_TIM_GET_COUNTER(&htim2);
 8000f6c:	4b74      	ldr	r3, [pc, #464]	@ (8001140 <Get_Motor_Info+0x208>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f72:	827b      	strh	r3, [r7, #18]
    uint16_t right_encoder_count = __HAL_TIM_GET_COUNTER(&htim3);
 8000f74:	4b74      	ldr	r3, [pc, #464]	@ (8001148 <Get_Motor_Info+0x210>)
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f7a:	823b      	strh	r3, [r7, #16]

    // 
    int16_t left_diff = (int16_t)(left_encoder_count - preLeftCount);
 8000f7c:	4b71      	ldr	r3, [pc, #452]	@ (8001144 <Get_Motor_Info+0x20c>)
 8000f7e:	881b      	ldrh	r3, [r3, #0]
 8000f80:	8a7a      	ldrh	r2, [r7, #18]
 8000f82:	1ad3      	subs	r3, r2, r3
 8000f84:	b29b      	uxth	r3, r3
 8000f86:	81fb      	strh	r3, [r7, #14]
    int16_t right_diff = (int16_t)(right_encoder_count - preRightCount);
 8000f88:	4b70      	ldr	r3, [pc, #448]	@ (800114c <Get_Motor_Info+0x214>)
 8000f8a:	881b      	ldrh	r3, [r3, #0]
 8000f8c:	8a3a      	ldrh	r2, [r7, #16]
 8000f8e:	1ad3      	subs	r3, r2, r3
 8000f90:	b29b      	uxth	r3, r3
 8000f92:	81bb      	strh	r3, [r7, #12]
    
    // 
    total_left_count += left_diff;
 8000f94:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8000f98:	4b6d      	ldr	r3, [pc, #436]	@ (8001150 <Get_Motor_Info+0x218>)
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	4413      	add	r3, r2
 8000f9e:	4a6c      	ldr	r2, [pc, #432]	@ (8001150 <Get_Motor_Info+0x218>)
 8000fa0:	6013      	str	r3, [r2, #0]
    total_right_count += right_diff;
 8000fa2:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8000fa6:	4b6b      	ldr	r3, [pc, #428]	@ (8001154 <Get_Motor_Info+0x21c>)
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	4413      	add	r3, r2
 8000fac:	4a69      	ldr	r2, [pc, #420]	@ (8001154 <Get_Motor_Info+0x21c>)
 8000fae:	6013      	str	r3, [r2, #0]

    float time_diff = (current_time - pre_time) / 1000.0f; // 
 8000fb0:	4b62      	ldr	r3, [pc, #392]	@ (800113c <Get_Motor_Info+0x204>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	697a      	ldr	r2, [r7, #20]
 8000fb6:	1ad3      	subs	r3, r2, r3
 8000fb8:	4618      	mov	r0, r3
 8000fba:	f7ff f97d 	bl	80002b8 <__aeabi_ui2f>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	4965      	ldr	r1, [pc, #404]	@ (8001158 <Get_Motor_Info+0x220>)
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	f7ff fa84 	bl	80004d0 <__aeabi_fdiv>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	60bb      	str	r3, [r7, #8]

    if (time_diff > 0)
 8000fcc:	f04f 0100 	mov.w	r1, #0
 8000fd0:	68b8      	ldr	r0, [r7, #8]
 8000fd2:	f7ff fb85 	bl	80006e0 <__aeabi_fcmpgt>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	f000 80a2 	beq.w	8001122 <Get_Motor_Info+0x1ea>
    {
        // 
        motor_left_data.angle = (float)fabs(fmodf((float)total_left_count, MOTOR_PULSE_PER_REVOLUTION) * 360.0f / MOTOR_PULSE_PER_REVOLUTION);
 8000fde:	4b5c      	ldr	r3, [pc, #368]	@ (8001150 <Get_Motor_Info+0x218>)
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	f7ff f96c 	bl	80002c0 <__aeabi_i2f>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	495c      	ldr	r1, [pc, #368]	@ (800115c <Get_Motor_Info+0x224>)
 8000fec:	4618      	mov	r0, r3
 8000fee:	f004 fd11 	bl	8005a14 <fmodf>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	495a      	ldr	r1, [pc, #360]	@ (8001160 <Get_Motor_Info+0x228>)
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	f7ff f9b6 	bl	8000368 <__aeabi_fmul>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	4957      	ldr	r1, [pc, #348]	@ (800115c <Get_Motor_Info+0x224>)
 8001000:	4618      	mov	r0, r3
 8001002:	f7ff fa65 	bl	80004d0 <__aeabi_fdiv>
 8001006:	4603      	mov	r3, r0
 8001008:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800100c:	4a55      	ldr	r2, [pc, #340]	@ (8001164 <Get_Motor_Info+0x22c>)
 800100e:	6093      	str	r3, [r2, #8]
        float left_angle_diff = (float)left_diff * 360.0f / MOTOR_PULSE_PER_REVOLUTION;
 8001010:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001014:	4618      	mov	r0, r3
 8001016:	f7ff f953 	bl	80002c0 <__aeabi_i2f>
 800101a:	4603      	mov	r3, r0
 800101c:	4950      	ldr	r1, [pc, #320]	@ (8001160 <Get_Motor_Info+0x228>)
 800101e:	4618      	mov	r0, r3
 8001020:	f7ff f9a2 	bl	8000368 <__aeabi_fmul>
 8001024:	4603      	mov	r3, r0
 8001026:	494d      	ldr	r1, [pc, #308]	@ (800115c <Get_Motor_Info+0x224>)
 8001028:	4618      	mov	r0, r3
 800102a:	f7ff fa51 	bl	80004d0 <__aeabi_fdiv>
 800102e:	4603      	mov	r3, r0
 8001030:	607b      	str	r3, [r7, #4]
        motor_left_data.speed = left_angle_diff / time_diff;                                 // /
 8001032:	68b9      	ldr	r1, [r7, #8]
 8001034:	6878      	ldr	r0, [r7, #4]
 8001036:	f7ff fa4b 	bl	80004d0 <__aeabi_fdiv>
 800103a:	4603      	mov	r3, r0
 800103c:	461a      	mov	r2, r3
 800103e:	4b49      	ldr	r3, [pc, #292]	@ (8001164 <Get_Motor_Info+0x22c>)
 8001040:	601a      	str	r2, [r3, #0]
        motor_left_data.acceleration = (motor_left_data.speed - pre_left_speed) / time_diff; // /
 8001042:	4b48      	ldr	r3, [pc, #288]	@ (8001164 <Get_Motor_Info+0x22c>)
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	4a48      	ldr	r2, [pc, #288]	@ (8001168 <Get_Motor_Info+0x230>)
 8001048:	6812      	ldr	r2, [r2, #0]
 800104a:	4611      	mov	r1, r2
 800104c:	4618      	mov	r0, r3
 800104e:	f7ff f881 	bl	8000154 <__aeabi_fsub>
 8001052:	4603      	mov	r3, r0
 8001054:	68b9      	ldr	r1, [r7, #8]
 8001056:	4618      	mov	r0, r3
 8001058:	f7ff fa3a 	bl	80004d0 <__aeabi_fdiv>
 800105c:	4603      	mov	r3, r0
 800105e:	461a      	mov	r2, r3
 8001060:	4b40      	ldr	r3, [pc, #256]	@ (8001164 <Get_Motor_Info+0x22c>)
 8001062:	60da      	str	r2, [r3, #12]

        // 
        motor_right_data.angle = (float)fabs(fmodf((float)total_right_count, MOTOR_PULSE_PER_REVOLUTION) * 360.0f / MOTOR_PULSE_PER_REVOLUTION);
 8001064:	4b3b      	ldr	r3, [pc, #236]	@ (8001154 <Get_Motor_Info+0x21c>)
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	4618      	mov	r0, r3
 800106a:	f7ff f929 	bl	80002c0 <__aeabi_i2f>
 800106e:	4603      	mov	r3, r0
 8001070:	493a      	ldr	r1, [pc, #232]	@ (800115c <Get_Motor_Info+0x224>)
 8001072:	4618      	mov	r0, r3
 8001074:	f004 fcce 	bl	8005a14 <fmodf>
 8001078:	4603      	mov	r3, r0
 800107a:	4939      	ldr	r1, [pc, #228]	@ (8001160 <Get_Motor_Info+0x228>)
 800107c:	4618      	mov	r0, r3
 800107e:	f7ff f973 	bl	8000368 <__aeabi_fmul>
 8001082:	4603      	mov	r3, r0
 8001084:	4935      	ldr	r1, [pc, #212]	@ (800115c <Get_Motor_Info+0x224>)
 8001086:	4618      	mov	r0, r3
 8001088:	f7ff fa22 	bl	80004d0 <__aeabi_fdiv>
 800108c:	4603      	mov	r3, r0
 800108e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001092:	4a36      	ldr	r2, [pc, #216]	@ (800116c <Get_Motor_Info+0x234>)
 8001094:	6093      	str	r3, [r2, #8]
        float right_angle_diff = (float)right_diff * 360.0f / MOTOR_PULSE_PER_REVOLUTION;
 8001096:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800109a:	4618      	mov	r0, r3
 800109c:	f7ff f910 	bl	80002c0 <__aeabi_i2f>
 80010a0:	4603      	mov	r3, r0
 80010a2:	492f      	ldr	r1, [pc, #188]	@ (8001160 <Get_Motor_Info+0x228>)
 80010a4:	4618      	mov	r0, r3
 80010a6:	f7ff f95f 	bl	8000368 <__aeabi_fmul>
 80010aa:	4603      	mov	r3, r0
 80010ac:	492b      	ldr	r1, [pc, #172]	@ (800115c <Get_Motor_Info+0x224>)
 80010ae:	4618      	mov	r0, r3
 80010b0:	f7ff fa0e 	bl	80004d0 <__aeabi_fdiv>
 80010b4:	4603      	mov	r3, r0
 80010b6:	603b      	str	r3, [r7, #0]
        motor_right_data.speed = right_angle_diff / time_diff;                                 // /
 80010b8:	68b9      	ldr	r1, [r7, #8]
 80010ba:	6838      	ldr	r0, [r7, #0]
 80010bc:	f7ff fa08 	bl	80004d0 <__aeabi_fdiv>
 80010c0:	4603      	mov	r3, r0
 80010c2:	461a      	mov	r2, r3
 80010c4:	4b29      	ldr	r3, [pc, #164]	@ (800116c <Get_Motor_Info+0x234>)
 80010c6:	601a      	str	r2, [r3, #0]
        motor_right_data.acceleration = (motor_right_data.speed - pre_right_speed) / time_diff; // /
 80010c8:	4b28      	ldr	r3, [pc, #160]	@ (800116c <Get_Motor_Info+0x234>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	4a28      	ldr	r2, [pc, #160]	@ (8001170 <Get_Motor_Info+0x238>)
 80010ce:	6812      	ldr	r2, [r2, #0]
 80010d0:	4611      	mov	r1, r2
 80010d2:	4618      	mov	r0, r3
 80010d4:	f7ff f83e 	bl	8000154 <__aeabi_fsub>
 80010d8:	4603      	mov	r3, r0
 80010da:	68b9      	ldr	r1, [r7, #8]
 80010dc:	4618      	mov	r0, r3
 80010de:	f7ff f9f7 	bl	80004d0 <__aeabi_fdiv>
 80010e2:	4603      	mov	r3, r0
 80010e4:	461a      	mov	r2, r3
 80010e6:	4b21      	ldr	r3, [pc, #132]	@ (800116c <Get_Motor_Info+0x234>)
 80010e8:	60da      	str	r2, [r3, #12]

        Lowpass_Filter_Encoder_Left(&motor_left_data.filtered_speed, &motor_left_data.speed, 0.3f); // 
 80010ea:	4a22      	ldr	r2, [pc, #136]	@ (8001174 <Get_Motor_Info+0x23c>)
 80010ec:	491d      	ldr	r1, [pc, #116]	@ (8001164 <Get_Motor_Info+0x22c>)
 80010ee:	4822      	ldr	r0, [pc, #136]	@ (8001178 <Get_Motor_Info+0x240>)
 80010f0:	f000 f850 	bl	8001194 <Lowpass_Filter_Encoder_Left>
        Lowpass_Filter_Encoder_Right(&motor_left_data.filtered_acceleration, &motor_left_data.acceleration, 0.01f); // 
 80010f4:	4a21      	ldr	r2, [pc, #132]	@ (800117c <Get_Motor_Info+0x244>)
 80010f6:	4922      	ldr	r1, [pc, #136]	@ (8001180 <Get_Motor_Info+0x248>)
 80010f8:	4822      	ldr	r0, [pc, #136]	@ (8001184 <Get_Motor_Info+0x24c>)
 80010fa:	f000 f879 	bl	80011f0 <Lowpass_Filter_Encoder_Right>
        Lowpass_Filter_Encoder_Right(&motor_right_data.filtered_speed, &motor_right_data.speed, 0.3f); // 
 80010fe:	4a1d      	ldr	r2, [pc, #116]	@ (8001174 <Get_Motor_Info+0x23c>)
 8001100:	491a      	ldr	r1, [pc, #104]	@ (800116c <Get_Motor_Info+0x234>)
 8001102:	4821      	ldr	r0, [pc, #132]	@ (8001188 <Get_Motor_Info+0x250>)
 8001104:	f000 f874 	bl	80011f0 <Lowpass_Filter_Encoder_Right>
        Lowpass_Filter_Encoder_Right(&motor_right_data.filtered_acceleration, &motor_right_data.acceleration, 0.01f); // 
 8001108:	4a1c      	ldr	r2, [pc, #112]	@ (800117c <Get_Motor_Info+0x244>)
 800110a:	4920      	ldr	r1, [pc, #128]	@ (800118c <Get_Motor_Info+0x254>)
 800110c:	4820      	ldr	r0, [pc, #128]	@ (8001190 <Get_Motor_Info+0x258>)
 800110e:	f000 f86f 	bl	80011f0 <Lowpass_Filter_Encoder_Right>

        // 
        pre_left_speed = motor_left_data.speed;
 8001112:	4b14      	ldr	r3, [pc, #80]	@ (8001164 <Get_Motor_Info+0x22c>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	4a14      	ldr	r2, [pc, #80]	@ (8001168 <Get_Motor_Info+0x230>)
 8001118:	6013      	str	r3, [r2, #0]
        pre_right_speed = motor_right_data.speed;    
 800111a:	4b14      	ldr	r3, [pc, #80]	@ (800116c <Get_Motor_Info+0x234>)
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	4a14      	ldr	r2, [pc, #80]	@ (8001170 <Get_Motor_Info+0x238>)
 8001120:	6013      	str	r3, [r2, #0]
    }


    preLeftCount = left_encoder_count;
 8001122:	4a08      	ldr	r2, [pc, #32]	@ (8001144 <Get_Motor_Info+0x20c>)
 8001124:	8a7b      	ldrh	r3, [r7, #18]
 8001126:	8013      	strh	r3, [r2, #0]
    preRightCount = right_encoder_count;
 8001128:	4a08      	ldr	r2, [pc, #32]	@ (800114c <Get_Motor_Info+0x214>)
 800112a:	8a3b      	ldrh	r3, [r7, #16]
 800112c:	8013      	strh	r3, [r2, #0]
    pre_time = current_time;
 800112e:	4a03      	ldr	r2, [pc, #12]	@ (800113c <Get_Motor_Info+0x204>)
 8001130:	697b      	ldr	r3, [r7, #20]
 8001132:	6013      	str	r3, [r2, #0]
}
 8001134:	3718      	adds	r7, #24
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}
 800113a:	bf00      	nop
 800113c:	200001bc 	.word	0x200001bc
 8001140:	20000a3c 	.word	0x20000a3c
 8001144:	200001c0 	.word	0x200001c0
 8001148:	20000a84 	.word	0x20000a84
 800114c:	200001c2 	.word	0x200001c2
 8001150:	200001c4 	.word	0x200001c4
 8001154:	200001c8 	.word	0x200001c8
 8001158:	447a0000 	.word	0x447a0000
 800115c:	471f7100 	.word	0x471f7100
 8001160:	43b40000 	.word	0x43b40000
 8001164:	20000194 	.word	0x20000194
 8001168:	200001cc 	.word	0x200001cc
 800116c:	200001a8 	.word	0x200001a8
 8001170:	200001d0 	.word	0x200001d0
 8001174:	3e99999a 	.word	0x3e99999a
 8001178:	20000198 	.word	0x20000198
 800117c:	3c23d70a 	.word	0x3c23d70a
 8001180:	200001a0 	.word	0x200001a0
 8001184:	200001a4 	.word	0x200001a4
 8001188:	200001ac 	.word	0x200001ac
 800118c:	200001b4 	.word	0x200001b4
 8001190:	200001b8 	.word	0x200001b8

08001194 <Lowpass_Filter_Encoder_Left>:

void Lowpass_Filter_Encoder_Left(float *dst, float* input, float alpha)
{
 8001194:	b590      	push	{r4, r7, lr}
 8001196:	b085      	sub	sp, #20
 8001198:	af00      	add	r7, sp, #0
 800119a:	60f8      	str	r0, [r7, #12]
 800119c:	60b9      	str	r1, [r7, #8]
 800119e:	607a      	str	r2, [r7, #4]
    static float prev_output_left = 0.0f; 
    *dst = alpha * (*input) + (1.0f - alpha) * prev_output_left;
 80011a0:	68bb      	ldr	r3, [r7, #8]
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	6879      	ldr	r1, [r7, #4]
 80011a6:	4618      	mov	r0, r3
 80011a8:	f7ff f8de 	bl	8000368 <__aeabi_fmul>
 80011ac:	4603      	mov	r3, r0
 80011ae:	461c      	mov	r4, r3
 80011b0:	6879      	ldr	r1, [r7, #4]
 80011b2:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 80011b6:	f7fe ffcd 	bl	8000154 <__aeabi_fsub>
 80011ba:	4603      	mov	r3, r0
 80011bc:	461a      	mov	r2, r3
 80011be:	4b0b      	ldr	r3, [pc, #44]	@ (80011ec <Lowpass_Filter_Encoder_Left+0x58>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	4619      	mov	r1, r3
 80011c4:	4610      	mov	r0, r2
 80011c6:	f7ff f8cf 	bl	8000368 <__aeabi_fmul>
 80011ca:	4603      	mov	r3, r0
 80011cc:	4619      	mov	r1, r3
 80011ce:	4620      	mov	r0, r4
 80011d0:	f7fe ffc2 	bl	8000158 <__addsf3>
 80011d4:	4603      	mov	r3, r0
 80011d6:	461a      	mov	r2, r3
 80011d8:	68fb      	ldr	r3, [r7, #12]
 80011da:	601a      	str	r2, [r3, #0]
    prev_output_left = *dst;
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	4a02      	ldr	r2, [pc, #8]	@ (80011ec <Lowpass_Filter_Encoder_Left+0x58>)
 80011e2:	6013      	str	r3, [r2, #0]
}
 80011e4:	bf00      	nop
 80011e6:	3714      	adds	r7, #20
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bd90      	pop	{r4, r7, pc}
 80011ec:	200001d4 	.word	0x200001d4

080011f0 <Lowpass_Filter_Encoder_Right>:

void Lowpass_Filter_Encoder_Right(float *dst, float* input, float alpha)
{
 80011f0:	b590      	push	{r4, r7, lr}
 80011f2:	b085      	sub	sp, #20
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	60f8      	str	r0, [r7, #12]
 80011f8:	60b9      	str	r1, [r7, #8]
 80011fa:	607a      	str	r2, [r7, #4]
    static float prev_output_right = 0.0f; 
    *dst = alpha * (*input) + (1.0f - alpha) * prev_output_right;
 80011fc:	68bb      	ldr	r3, [r7, #8]
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	6879      	ldr	r1, [r7, #4]
 8001202:	4618      	mov	r0, r3
 8001204:	f7ff f8b0 	bl	8000368 <__aeabi_fmul>
 8001208:	4603      	mov	r3, r0
 800120a:	461c      	mov	r4, r3
 800120c:	6879      	ldr	r1, [r7, #4]
 800120e:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8001212:	f7fe ff9f 	bl	8000154 <__aeabi_fsub>
 8001216:	4603      	mov	r3, r0
 8001218:	461a      	mov	r2, r3
 800121a:	4b0b      	ldr	r3, [pc, #44]	@ (8001248 <Lowpass_Filter_Encoder_Right+0x58>)
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	4619      	mov	r1, r3
 8001220:	4610      	mov	r0, r2
 8001222:	f7ff f8a1 	bl	8000368 <__aeabi_fmul>
 8001226:	4603      	mov	r3, r0
 8001228:	4619      	mov	r1, r3
 800122a:	4620      	mov	r0, r4
 800122c:	f7fe ff94 	bl	8000158 <__addsf3>
 8001230:	4603      	mov	r3, r0
 8001232:	461a      	mov	r2, r3
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	601a      	str	r2, [r3, #0]
    prev_output_right = *dst;
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	4a02      	ldr	r2, [pc, #8]	@ (8001248 <Lowpass_Filter_Encoder_Right+0x58>)
 800123e:	6013      	str	r3, [r2, #0]
}
 8001240:	bf00      	nop
 8001242:	3714      	adds	r7, #20
 8001244:	46bd      	mov	sp, r7
 8001246:	bd90      	pop	{r4, r7, pc}
 8001248:	200001d8 	.word	0x200001d8

0800124c <OLED_InitBuffer>:
        0x22, 0x00, 0x07  // : 0-7
};

// 
void OLED_InitBuffer(void)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b082      	sub	sp, #8
 8001250:	af00      	add	r7, sp, #0
    // 
    memset(OLED_BackBuffer, 0, sizeof(OLED_BackBuffer));
 8001252:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001256:	2100      	movs	r1, #0
 8001258:	4811      	ldr	r0, [pc, #68]	@ (80012a0 <OLED_InitBuffer+0x54>)
 800125a:	f003 ff4d 	bl	80050f8 <memset>
    memset(OLED_FrontBuffer, 0, sizeof(OLED_FrontBuffer));
 800125e:	f240 4201 	movw	r2, #1025	@ 0x401
 8001262:	2100      	movs	r1, #0
 8001264:	480f      	ldr	r0, [pc, #60]	@ (80012a4 <OLED_InitBuffer+0x58>)
 8001266:	f003 ff47 	bl	80050f8 <memset>

    // 
    OLED_FrontBuffer[0] = 0x40; // Co=0, D/C#=1 ()
 800126a:	4b0e      	ldr	r3, [pc, #56]	@ (80012a4 <OLED_InitBuffer+0x58>)
 800126c:	2240      	movs	r2, #64	@ 0x40
 800126e:	701a      	strb	r2, [r3, #0]

    // 
    oled_update_flag = OLED_READY;
 8001270:	4b0d      	ldr	r3, [pc, #52]	@ (80012a8 <OLED_InitBuffer+0x5c>)
 8001272:	2200      	movs	r2, #0
 8001274:	701a      	strb	r2, [r3, #0]
    oled_dma_busy = OLED_READY;
 8001276:	4b0d      	ldr	r3, [pc, #52]	@ (80012ac <OLED_InitBuffer+0x60>)
 8001278:	2200      	movs	r2, #0
 800127a:	701a      	strb	r2, [r3, #0]

    // 
    for (uint8_t i = 0; i < OLED_PAGES; i++)
 800127c:	2300      	movs	r3, #0
 800127e:	71fb      	strb	r3, [r7, #7]
 8001280:	e006      	b.n	8001290 <OLED_InitBuffer+0x44>
    {
        oled_dirty_pages[i] = 1;
 8001282:	79fb      	ldrb	r3, [r7, #7]
 8001284:	4a0a      	ldr	r2, [pc, #40]	@ (80012b0 <OLED_InitBuffer+0x64>)
 8001286:	2101      	movs	r1, #1
 8001288:	54d1      	strb	r1, [r2, r3]
    for (uint8_t i = 0; i < OLED_PAGES; i++)
 800128a:	79fb      	ldrb	r3, [r7, #7]
 800128c:	3301      	adds	r3, #1
 800128e:	71fb      	strb	r3, [r7, #7]
 8001290:	79fb      	ldrb	r3, [r7, #7]
 8001292:	2b07      	cmp	r3, #7
 8001294:	d9f5      	bls.n	8001282 <OLED_InitBuffer+0x36>
    }
}
 8001296:	bf00      	nop
 8001298:	bf00      	nop
 800129a:	3708      	adds	r7, #8
 800129c:	46bd      	mov	sp, r7
 800129e:	bd80      	pop	{r7, pc}
 80012a0:	200001ec 	.word	0x200001ec
 80012a4:	200005ec 	.word	0x200005ec
 80012a8:	200001e0 	.word	0x200001e0
 80012ac:	200001e1 	.word	0x200001e1
 80012b0:	200001e4 	.word	0x200001e4

080012b4 <OLED_ClearBuffer>:

// 
void OLED_ClearBuffer(void)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b082      	sub	sp, #8
 80012b8:	af00      	add	r7, sp, #0
    // 0 ()
    memset(OLED_BackBuffer, 0, sizeof(OLED_BackBuffer));
 80012ba:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80012be:	2100      	movs	r1, #0
 80012c0:	480a      	ldr	r0, [pc, #40]	@ (80012ec <OLED_ClearBuffer+0x38>)
 80012c2:	f003 ff19 	bl	80050f8 <memset>

    // 
    for (uint8_t i = 0; i < OLED_PAGES; i++)
 80012c6:	2300      	movs	r3, #0
 80012c8:	71fb      	strb	r3, [r7, #7]
 80012ca:	e006      	b.n	80012da <OLED_ClearBuffer+0x26>
    {
        oled_dirty_pages[i] = 1;
 80012cc:	79fb      	ldrb	r3, [r7, #7]
 80012ce:	4a08      	ldr	r2, [pc, #32]	@ (80012f0 <OLED_ClearBuffer+0x3c>)
 80012d0:	2101      	movs	r1, #1
 80012d2:	54d1      	strb	r1, [r2, r3]
    for (uint8_t i = 0; i < OLED_PAGES; i++)
 80012d4:	79fb      	ldrb	r3, [r7, #7]
 80012d6:	3301      	adds	r3, #1
 80012d8:	71fb      	strb	r3, [r7, #7]
 80012da:	79fb      	ldrb	r3, [r7, #7]
 80012dc:	2b07      	cmp	r3, #7
 80012de:	d9f5      	bls.n	80012cc <OLED_ClearBuffer+0x18>
    }
}
 80012e0:	bf00      	nop
 80012e2:	bf00      	nop
 80012e4:	3708      	adds	r7, #8
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bd80      	pop	{r7, pc}
 80012ea:	bf00      	nop
 80012ec:	200001ec 	.word	0x200001ec
 80012f0:	200001e4 	.word	0x200001e4

080012f4 <OLED_IsBusy>:

uint8_t OLED_IsBusy(void)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b082      	sub	sp, #8
 80012f8:	af00      	add	r7, sp, #0
    // 
    if (oled_update_flag)
 80012fa:	4b0f      	ldr	r3, [pc, #60]	@ (8001338 <OLED_IsBusy+0x44>)
 80012fc:	781b      	ldrb	r3, [r3, #0]
 80012fe:	b2db      	uxtb	r3, r3
 8001300:	2b00      	cmp	r3, #0
 8001302:	d007      	beq.n	8001314 <OLED_IsBusy+0x20>
    {
        // SSD1315/SSD1306 60Hz16.7ms
        // 
        uint32_t current_time = HAL_GetTick();
 8001304:	f000 fee8 	bl	80020d8 <HAL_GetTick>
 8001308:	6078      	str	r0, [r7, #4]
        if (current_time - oled_last_update_time >= 0)
 800130a:	4b0c      	ldr	r3, [pc, #48]	@ (800133c <OLED_IsBusy+0x48>)
 800130c:	681b      	ldr	r3, [r3, #0]
        {
            oled_update_flag = OLED_READY; // 
 800130e:	4b0a      	ldr	r3, [pc, #40]	@ (8001338 <OLED_IsBusy+0x44>)
 8001310:	2200      	movs	r2, #0
 8001312:	701a      	strb	r2, [r3, #0]
        }
    }

    // DMA
    return (oled_update_flag || oled_dma_busy);
 8001314:	4b08      	ldr	r3, [pc, #32]	@ (8001338 <OLED_IsBusy+0x44>)
 8001316:	781b      	ldrb	r3, [r3, #0]
 8001318:	b2db      	uxtb	r3, r3
 800131a:	2b00      	cmp	r3, #0
 800131c:	d104      	bne.n	8001328 <OLED_IsBusy+0x34>
 800131e:	4b08      	ldr	r3, [pc, #32]	@ (8001340 <OLED_IsBusy+0x4c>)
 8001320:	781b      	ldrb	r3, [r3, #0]
 8001322:	b2db      	uxtb	r3, r3
 8001324:	2b00      	cmp	r3, #0
 8001326:	d001      	beq.n	800132c <OLED_IsBusy+0x38>
 8001328:	2301      	movs	r3, #1
 800132a:	e000      	b.n	800132e <OLED_IsBusy+0x3a>
 800132c:	2300      	movs	r3, #0
 800132e:	b2db      	uxtb	r3, r3
}
 8001330:	4618      	mov	r0, r3
 8001332:	3708      	adds	r7, #8
 8001334:	46bd      	mov	sp, r7
 8001336:	bd80      	pop	{r7, pc}
 8001338:	200001e0 	.word	0x200001e0
 800133c:	200001dc 	.word	0x200001dc
 8001340:	200001e1 	.word	0x200001e1

08001344 <OLED_UpdateDisplayVSync>:

void OLED_UpdateDisplayVSync(void)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b084      	sub	sp, #16
 8001348:	af02      	add	r7, sp, #8
    // 
    while (OLED_IsBusy())
 800134a:	bf00      	nop
 800134c:	f7ff ffd2 	bl	80012f4 <OLED_IsBusy>
 8001350:	4603      	mov	r3, r0
 8001352:	2b00      	cmp	r3, #0
 8001354:	d1fa      	bne.n	800134c <OLED_UpdateDisplayVSync+0x8>
    {
        // CPU
    }

    oled_update_flag = OLED_BUSY;
 8001356:	4b1f      	ldr	r3, [pc, #124]	@ (80013d4 <OLED_UpdateDisplayVSync+0x90>)
 8001358:	2201      	movs	r2, #1
 800135a:	701a      	strb	r2, [r3, #0]
    oled_last_update_time = HAL_GetTick();
 800135c:	f000 febc 	bl	80020d8 <HAL_GetTick>
 8001360:	4603      	mov	r3, r0
 8001362:	4a1d      	ldr	r2, [pc, #116]	@ (80013d8 <OLED_UpdateDisplayVSync+0x94>)
 8001364:	6013      	str	r3, [r2, #0]

    OLED_FrontBuffer[0] = 0x40;                                             // Co=0, D/C#=1 ()
 8001366:	4b1d      	ldr	r3, [pc, #116]	@ (80013dc <OLED_UpdateDisplayVSync+0x98>)
 8001368:	2240      	movs	r2, #64	@ 0x40
 800136a:	701a      	strb	r2, [r3, #0]
    memcpy(OLED_FrontBuffer + 1, OLED_BackBuffer, OLED_WIDTH * OLED_PAGES); // 
 800136c:	4a1c      	ldr	r2, [pc, #112]	@ (80013e0 <OLED_UpdateDisplayVSync+0x9c>)
 800136e:	4b1d      	ldr	r3, [pc, #116]	@ (80013e4 <OLED_UpdateDisplayVSync+0xa0>)
 8001370:	4610      	mov	r0, r2
 8001372:	4619      	mov	r1, r3
 8001374:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001378:	461a      	mov	r2, r3
 800137a:	f003 fef1 	bl	8005160 <memcpy>

    // 
    for (uint8_t i = 0; i < sizeof(cmds); i++)
 800137e:	2300      	movs	r3, #0
 8001380:	71fb      	strb	r3, [r7, #7]
 8001382:	e008      	b.n	8001396 <OLED_UpdateDisplayVSync+0x52>
    {
        OLED_SendCommand(cmds[i]);
 8001384:	79fb      	ldrb	r3, [r7, #7]
 8001386:	4a18      	ldr	r2, [pc, #96]	@ (80013e8 <OLED_UpdateDisplayVSync+0xa4>)
 8001388:	5cd3      	ldrb	r3, [r2, r3]
 800138a:	4618      	mov	r0, r3
 800138c:	f000 f832 	bl	80013f4 <OLED_SendCommand>
    for (uint8_t i = 0; i < sizeof(cmds); i++)
 8001390:	79fb      	ldrb	r3, [r7, #7]
 8001392:	3301      	adds	r3, #1
 8001394:	71fb      	strb	r3, [r7, #7]
 8001396:	79fb      	ldrb	r3, [r7, #7]
 8001398:	2b07      	cmp	r3, #7
 800139a:	d9f3      	bls.n	8001384 <OLED_UpdateDisplayVSync+0x40>
    }


    HAL_I2C_Master_Transmit(&hi2c1, OLED_ADDR << 1, OLED_FrontBuffer, OLED_WIDTH * OLED_PAGES + 1, HAL_MAX_DELAY);
 800139c:	f04f 33ff 	mov.w	r3, #4294967295
 80013a0:	9300      	str	r3, [sp, #0]
 80013a2:	f240 4301 	movw	r3, #1025	@ 0x401
 80013a6:	4a0d      	ldr	r2, [pc, #52]	@ (80013dc <OLED_UpdateDisplayVSync+0x98>)
 80013a8:	2178      	movs	r1, #120	@ 0x78
 80013aa:	4810      	ldr	r0, [pc, #64]	@ (80013ec <OLED_UpdateDisplayVSync+0xa8>)
 80013ac:	f001 fe22 	bl	8002ff4 <HAL_I2C_Master_Transmit>

    // 
    for (uint8_t i = 0; i < OLED_PAGES; i++)
 80013b0:	2300      	movs	r3, #0
 80013b2:	71bb      	strb	r3, [r7, #6]
 80013b4:	e006      	b.n	80013c4 <OLED_UpdateDisplayVSync+0x80>
    {
        oled_dirty_pages[i] = 0;
 80013b6:	79bb      	ldrb	r3, [r7, #6]
 80013b8:	4a0d      	ldr	r2, [pc, #52]	@ (80013f0 <OLED_UpdateDisplayVSync+0xac>)
 80013ba:	2100      	movs	r1, #0
 80013bc:	54d1      	strb	r1, [r2, r3]
    for (uint8_t i = 0; i < OLED_PAGES; i++)
 80013be:	79bb      	ldrb	r3, [r7, #6]
 80013c0:	3301      	adds	r3, #1
 80013c2:	71bb      	strb	r3, [r7, #6]
 80013c4:	79bb      	ldrb	r3, [r7, #6]
 80013c6:	2b07      	cmp	r3, #7
 80013c8:	d9f5      	bls.n	80013b6 <OLED_UpdateDisplayVSync+0x72>
    }
}
 80013ca:	bf00      	nop
 80013cc:	bf00      	nop
 80013ce:	3708      	adds	r7, #8
 80013d0:	46bd      	mov	sp, r7
 80013d2:	bd80      	pop	{r7, pc}
 80013d4:	200001e0 	.word	0x200001e0
 80013d8:	200001dc 	.word	0x200001dc
 80013dc:	200005ec 	.word	0x200005ec
 80013e0:	200005ed 	.word	0x200005ed
 80013e4:	200001ec 	.word	0x200001ec
 80013e8:	08005db8 	.word	0x08005db8
 80013ec:	200000ec 	.word	0x200000ec
 80013f0:	200001e4 	.word	0x200001e4

080013f4 <OLED_SendCommand>:
        oled_dirty_pages[page] = 1;
    }
}

void OLED_SendCommand(uint8_t command)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b086      	sub	sp, #24
 80013f8:	af02      	add	r7, sp, #8
 80013fa:	4603      	mov	r3, r0
 80013fc:	71fb      	strb	r3, [r7, #7]
    uint8_t data[2];
    data[0] = 0x00; // Co = 0, D/C# = 0
 80013fe:	2300      	movs	r3, #0
 8001400:	733b      	strb	r3, [r7, #12]
    data[1] = command;
 8001402:	79fb      	ldrb	r3, [r7, #7]
 8001404:	737b      	strb	r3, [r7, #13]
    HAL_I2C_Master_Transmit(&hi2c1, OLED_ADDR << 1, data, 2, HAL_MAX_DELAY);
 8001406:	f107 020c 	add.w	r2, r7, #12
 800140a:	f04f 33ff 	mov.w	r3, #4294967295
 800140e:	9300      	str	r3, [sp, #0]
 8001410:	2302      	movs	r3, #2
 8001412:	2178      	movs	r1, #120	@ 0x78
 8001414:	4803      	ldr	r0, [pc, #12]	@ (8001424 <OLED_SendCommand+0x30>)
 8001416:	f001 fded 	bl	8002ff4 <HAL_I2C_Master_Transmit>
}
 800141a:	bf00      	nop
 800141c:	3710      	adds	r7, #16
 800141e:	46bd      	mov	sp, r7
 8001420:	bd80      	pop	{r7, pc}
 8001422:	bf00      	nop
 8001424:	200000ec 	.word	0x200000ec

08001428 <OLED_Init>:
    OLED_UpdateDisplayVSync();
}

// OLED
void OLED_Init()
{
 8001428:	b580      	push	{r7, lr}
 800142a:	af00      	add	r7, sp, #0
    HAL_Delay(100); // OLED
 800142c:	2064      	movs	r0, #100	@ 0x64
 800142e:	f000 fe5d 	bl	80020ec <HAL_Delay>

    // 
    OLED_SendCommand(0xAE); // 
 8001432:	20ae      	movs	r0, #174	@ 0xae
 8001434:	f7ff ffde 	bl	80013f4 <OLED_SendCommand>
    OLED_SendCommand(0xD5); // /
 8001438:	20d5      	movs	r0, #213	@ 0xd5
 800143a:	f7ff ffdb 	bl	80013f4 <OLED_SendCommand>
    OLED_SendCommand(0x80); // 
 800143e:	2080      	movs	r0, #128	@ 0x80
 8001440:	f7ff ffd8 	bl	80013f4 <OLED_SendCommand>
    OLED_SendCommand(0xA8); // 
 8001444:	20a8      	movs	r0, #168	@ 0xa8
 8001446:	f7ff ffd5 	bl	80013f4 <OLED_SendCommand>
    OLED_SendCommand(0x3F); //  0x3F (1/64 duty)
 800144a:	203f      	movs	r0, #63	@ 0x3f
 800144c:	f7ff ffd2 	bl	80013f4 <OLED_SendCommand>
    OLED_SendCommand(0xD3); // 
 8001450:	20d3      	movs	r0, #211	@ 0xd3
 8001452:	f7ff ffcf 	bl	80013f4 <OLED_SendCommand>
    OLED_SendCommand(0x00); // 
 8001456:	2000      	movs	r0, #0
 8001458:	f7ff ffcc 	bl	80013f4 <OLED_SendCommand>
    OLED_SendCommand(0x40); //  (0x40-0x7F)
 800145c:	2040      	movs	r0, #64	@ 0x40
 800145e:	f7ff ffc9 	bl	80013f4 <OLED_SendCommand>
    OLED_SendCommand(0x8D); // 
 8001462:	208d      	movs	r0, #141	@ 0x8d
 8001464:	f7ff ffc6 	bl	80013f4 <OLED_SendCommand>
    OLED_SendCommand(0x14); // 
 8001468:	2014      	movs	r0, #20
 800146a:	f7ff ffc3 	bl	80013f4 <OLED_SendCommand>
    OLED_SendCommand(0x20); // 
 800146e:	2020      	movs	r0, #32
 8001470:	f7ff ffc0 	bl	80013f4 <OLED_SendCommand>
    OLED_SendCommand(0x00); // 
 8001474:	2000      	movs	r0, #0
 8001476:	f7ff ffbd 	bl	80013f4 <OLED_SendCommand>
    OLED_SendCommand(0xA1); // 127SEG0
 800147a:	20a1      	movs	r0, #161	@ 0xa1
 800147c:	f7ff ffba 	bl	80013f4 <OLED_SendCommand>
    OLED_SendCommand(0xC8); // COMCOM[N-1]COM0
 8001480:	20c8      	movs	r0, #200	@ 0xc8
 8001482:	f7ff ffb7 	bl	80013f4 <OLED_SendCommand>
    OLED_SendCommand(0xDA); // COM
 8001486:	20da      	movs	r0, #218	@ 0xda
 8001488:	f7ff ffb4 	bl	80013f4 <OLED_SendCommand>
    OLED_SendCommand(0x12); // COMCOM/
 800148c:	2012      	movs	r0, #18
 800148e:	f7ff ffb1 	bl	80013f4 <OLED_SendCommand>
    OLED_SendCommand(0x81); // 
 8001492:	2081      	movs	r0, #129	@ 0x81
 8001494:	f7ff ffae 	bl	80013f4 <OLED_SendCommand>
    OLED_SendCommand(0xCF); // (0-255)
 8001498:	20cf      	movs	r0, #207	@ 0xcf
 800149a:	f7ff ffab 	bl	80013f4 <OLED_SendCommand>
    OLED_SendCommand(0xD9); // 
 800149e:	20d9      	movs	r0, #217	@ 0xd9
 80014a0:	f7ff ffa8 	bl	80013f4 <OLED_SendCommand>
    OLED_SendCommand(0xF1); // 12
 80014a4:	20f1      	movs	r0, #241	@ 0xf1
 80014a6:	f7ff ffa5 	bl	80013f4 <OLED_SendCommand>
    OLED_SendCommand(0xDB); // VCOMH
 80014aa:	20db      	movs	r0, #219	@ 0xdb
 80014ac:	f7ff ffa2 	bl	80013f4 <OLED_SendCommand>
    OLED_SendCommand(0x30); // 0.83xVcc
 80014b0:	2030      	movs	r0, #48	@ 0x30
 80014b2:	f7ff ff9f 	bl	80013f4 <OLED_SendCommand>
    OLED_SendCommand(0xA4); // RAM
 80014b6:	20a4      	movs	r0, #164	@ 0xa4
 80014b8:	f7ff ff9c 	bl	80013f4 <OLED_SendCommand>
    OLED_SendCommand(0xA6); // ()
 80014bc:	20a6      	movs	r0, #166	@ 0xa6
 80014be:	f7ff ff99 	bl	80013f4 <OLED_SendCommand>
    OLED_SendCommand(0x2E); // 
 80014c2:	202e      	movs	r0, #46	@ 0x2e
 80014c4:	f7ff ff96 	bl	80013f4 <OLED_SendCommand>

    // 
    OLED_InitBuffer();
 80014c8:	f7ff fec0 	bl	800124c <OLED_InitBuffer>

    // 
    OLED_ClearBuffer();
 80014cc:	f7ff fef2 	bl	80012b4 <OLED_ClearBuffer>

    // 
    OLED_SendCommand(0xAF);
 80014d0:	20af      	movs	r0, #175	@ 0xaf
 80014d2:	f7ff ff8f 	bl	80013f4 <OLED_SendCommand>
}
 80014d6:	bf00      	nop
 80014d8:	bd80      	pop	{r7, pc}
	...

080014dc <OLED_DisplayChar>:
    OLED_SendCommand(0x00 + (x & 0x0F));        // 4
    OLED_SendCommand(0x10 + ((x >> 4) & 0x0F)); // 4
}

void OLED_DisplayChar(int16_t x, int16_t y, char ch) //! UPDATEDISPLAY REQUIRED
{
 80014dc:	b480      	push	{r7}
 80014de:	b089      	sub	sp, #36	@ 0x24
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	4603      	mov	r3, r0
 80014e4:	80fb      	strh	r3, [r7, #6]
 80014e6:	460b      	mov	r3, r1
 80014e8:	80bb      	strh	r3, [r7, #4]
 80014ea:	4613      	mov	r3, r2
 80014ec:	70fb      	strb	r3, [r7, #3]
    const uint8_t font_width = 6;
 80014ee:	2306      	movs	r3, #6
 80014f0:	773b      	strb	r3, [r7, #28]
    const uint8_t font_height = 8;
 80014f2:	2308      	movs	r3, #8
 80014f4:	76fb      	strb	r3, [r7, #27]

    if (ch < 32)
 80014f6:	78fb      	ldrb	r3, [r7, #3]
 80014f8:	2b1f      	cmp	r3, #31
 80014fa:	f240 80a8 	bls.w	800164e <OLED_DisplayChar+0x172>
        return;

    uint8_t c = ch - 32;
 80014fe:	78fb      	ldrb	r3, [r7, #3]
 8001500:	3b20      	subs	r3, #32
 8001502:	76bb      	strb	r3, [r7, #26]

    uint8_t start_page = (y >= 0) ? (y / 8) : 0;
 8001504:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001508:	2b00      	cmp	r3, #0
 800150a:	db08      	blt.n	800151e <OLED_DisplayChar+0x42>
 800150c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001510:	2b00      	cmp	r3, #0
 8001512:	da00      	bge.n	8001516 <OLED_DisplayChar+0x3a>
 8001514:	3307      	adds	r3, #7
 8001516:	10db      	asrs	r3, r3, #3
 8001518:	b21b      	sxth	r3, r3
 800151a:	b2db      	uxtb	r3, r3
 800151c:	e000      	b.n	8001520 <OLED_DisplayChar+0x44>
 800151e:	2300      	movs	r3, #0
 8001520:	767b      	strb	r3, [r7, #25]
    uint8_t end_page = ((y + font_height - 1) < OLED_HEIGHT) ? ((y + font_height - 1) / 8) : (OLED_HEIGHT / 8 - 1);
 8001522:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001526:	7efb      	ldrb	r3, [r7, #27]
 8001528:	4413      	add	r3, r2
 800152a:	2b40      	cmp	r3, #64	@ 0x40
 800152c:	dc0a      	bgt.n	8001544 <OLED_DisplayChar+0x68>
 800152e:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001532:	7efb      	ldrb	r3, [r7, #27]
 8001534:	4413      	add	r3, r2
 8001536:	3b01      	subs	r3, #1
 8001538:	2b00      	cmp	r3, #0
 800153a:	da00      	bge.n	800153e <OLED_DisplayChar+0x62>
 800153c:	3307      	adds	r3, #7
 800153e:	10db      	asrs	r3, r3, #3
 8001540:	b2db      	uxtb	r3, r3
 8001542:	e000      	b.n	8001546 <OLED_DisplayChar+0x6a>
 8001544:	2307      	movs	r3, #7
 8001546:	763b      	strb	r3, [r7, #24]

    extern volatile uint8_t oled_dirty_pages[];
    for (uint8_t page = start_page; page <= end_page && page < OLED_PAGES; page++)
 8001548:	7e7b      	ldrb	r3, [r7, #25]
 800154a:	77fb      	strb	r3, [r7, #31]
 800154c:	e006      	b.n	800155c <OLED_DisplayChar+0x80>
    {
        oled_dirty_pages[page] = 1;
 800154e:	7ffb      	ldrb	r3, [r7, #31]
 8001550:	4a42      	ldr	r2, [pc, #264]	@ (800165c <OLED_DisplayChar+0x180>)
 8001552:	2101      	movs	r1, #1
 8001554:	54d1      	strb	r1, [r2, r3]
    for (uint8_t page = start_page; page <= end_page && page < OLED_PAGES; page++)
 8001556:	7ffb      	ldrb	r3, [r7, #31]
 8001558:	3301      	adds	r3, #1
 800155a:	77fb      	strb	r3, [r7, #31]
 800155c:	7ffa      	ldrb	r2, [r7, #31]
 800155e:	7e3b      	ldrb	r3, [r7, #24]
 8001560:	429a      	cmp	r2, r3
 8001562:	d802      	bhi.n	800156a <OLED_DisplayChar+0x8e>
 8001564:	7ffb      	ldrb	r3, [r7, #31]
 8001566:	2b07      	cmp	r3, #7
 8001568:	d9f1      	bls.n	800154e <OLED_DisplayChar+0x72>
    }
    // 
    for (uint8_t char_col = 0; char_col < font_width; char_col++)
 800156a:	2300      	movs	r3, #0
 800156c:	77bb      	strb	r3, [r7, #30]
 800156e:	e069      	b.n	8001644 <OLED_DisplayChar+0x168>
    {
        int16_t screen_x = x + char_col;
 8001570:	7fbb      	ldrb	r3, [r7, #30]
 8001572:	b29a      	uxth	r2, r3
 8001574:	88fb      	ldrh	r3, [r7, #6]
 8001576:	4413      	add	r3, r2
 8001578:	b29b      	uxth	r3, r3
 800157a:	82fb      	strh	r3, [r7, #22]
        if (screen_x < 0 || screen_x >= OLED_WIDTH)
 800157c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001580:	2b00      	cmp	r3, #0
 8001582:	db5b      	blt.n	800163c <OLED_DisplayChar+0x160>
 8001584:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001588:	2b7f      	cmp	r3, #127	@ 0x7f
 800158a:	dc57      	bgt.n	800163c <OLED_DisplayChar+0x160>
            continue;

        if ((c * font_width + char_col) >= sizeof(OLED_FONT_6x8))
 800158c:	7ebb      	ldrb	r3, [r7, #26]
 800158e:	7f3a      	ldrb	r2, [r7, #28]
 8001590:	fb03 f202 	mul.w	r2, r3, r2
 8001594:	7fbb      	ldrb	r3, [r7, #30]
 8001596:	4413      	add	r3, r2
 8001598:	f5b3 7f10 	cmp.w	r3, #576	@ 0x240
 800159c:	d259      	bcs.n	8001652 <OLED_DisplayChar+0x176>
            break;
        uint8_t font_data_col = OLED_FONT_6x8[c * font_width + char_col];
 800159e:	7ebb      	ldrb	r3, [r7, #26]
 80015a0:	7f3a      	ldrb	r2, [r7, #28]
 80015a2:	fb03 f202 	mul.w	r2, r3, r2
 80015a6:	7fbb      	ldrb	r3, [r7, #30]
 80015a8:	4413      	add	r3, r2
 80015aa:	4a2d      	ldr	r2, [pc, #180]	@ (8001660 <OLED_DisplayChar+0x184>)
 80015ac:	5cd3      	ldrb	r3, [r2, r3]
 80015ae:	757b      	strb	r3, [r7, #21]

        for (uint8_t char_row_bit = 0; char_row_bit < font_height; char_row_bit++)
 80015b0:	2300      	movs	r3, #0
 80015b2:	777b      	strb	r3, [r7, #29]
 80015b4:	e03d      	b.n	8001632 <OLED_DisplayChar+0x156>
        {
            int16_t screen_y = y + char_row_bit;
 80015b6:	7f7b      	ldrb	r3, [r7, #29]
 80015b8:	b29a      	uxth	r2, r3
 80015ba:	88bb      	ldrh	r3, [r7, #4]
 80015bc:	4413      	add	r3, r2
 80015be:	b29b      	uxth	r3, r3
 80015c0:	827b      	strh	r3, [r7, #18]
            if (screen_y < 0 || screen_y >= OLED_HEIGHT)
 80015c2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	db2f      	blt.n	800162a <OLED_DisplayChar+0x14e>
 80015ca:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80015ce:	2b3f      	cmp	r3, #63	@ 0x3f
 80015d0:	dc2b      	bgt.n	800162a <OLED_DisplayChar+0x14e>
                continue;

            if ((font_data_col >> char_row_bit) & 0x01)
 80015d2:	7d7a      	ldrb	r2, [r7, #21]
 80015d4:	7f7b      	ldrb	r3, [r7, #29]
 80015d6:	fa42 f303 	asr.w	r3, r2, r3
 80015da:	f003 0301 	and.w	r3, r3, #1
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d024      	beq.n	800162c <OLED_DisplayChar+0x150>
            {
                uint8_t page = (uint8_t)screen_y / 8;
 80015e2:	8a7b      	ldrh	r3, [r7, #18]
 80015e4:	b2db      	uxtb	r3, r3
 80015e6:	08db      	lsrs	r3, r3, #3
 80015e8:	747b      	strb	r3, [r7, #17]
                uint8_t bit_offset_in_page = (uint8_t)screen_y % 8;
 80015ea:	8a7b      	ldrh	r3, [r7, #18]
 80015ec:	b2db      	uxtb	r3, r3
 80015ee:	f003 0307 	and.w	r3, r3, #7
 80015f2:	743b      	strb	r3, [r7, #16]
                uint16_t buffer_index = (uint16_t)screen_x + page * OLED_WIDTH;
 80015f4:	7c7b      	ldrb	r3, [r7, #17]
 80015f6:	b29b      	uxth	r3, r3
 80015f8:	01db      	lsls	r3, r3, #7
 80015fa:	b29a      	uxth	r2, r3
 80015fc:	8afb      	ldrh	r3, [r7, #22]
 80015fe:	4413      	add	r3, r2
 8001600:	81fb      	strh	r3, [r7, #14]

                if (buffer_index < sizeof(OLED_BackBuffer))
 8001602:	89fb      	ldrh	r3, [r7, #14]
 8001604:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001608:	d210      	bcs.n	800162c <OLED_DisplayChar+0x150>
                {
                    OLED_BackBuffer[buffer_index] |= (1 << bit_offset_in_page);
 800160a:	89fb      	ldrh	r3, [r7, #14]
 800160c:	4a15      	ldr	r2, [pc, #84]	@ (8001664 <OLED_DisplayChar+0x188>)
 800160e:	5cd3      	ldrb	r3, [r2, r3]
 8001610:	b25a      	sxtb	r2, r3
 8001612:	7c3b      	ldrb	r3, [r7, #16]
 8001614:	2101      	movs	r1, #1
 8001616:	fa01 f303 	lsl.w	r3, r1, r3
 800161a:	b25b      	sxtb	r3, r3
 800161c:	4313      	orrs	r3, r2
 800161e:	b25a      	sxtb	r2, r3
 8001620:	89fb      	ldrh	r3, [r7, #14]
 8001622:	b2d1      	uxtb	r1, r2
 8001624:	4a0f      	ldr	r2, [pc, #60]	@ (8001664 <OLED_DisplayChar+0x188>)
 8001626:	54d1      	strb	r1, [r2, r3]
 8001628:	e000      	b.n	800162c <OLED_DisplayChar+0x150>
                continue;
 800162a:	bf00      	nop
        for (uint8_t char_row_bit = 0; char_row_bit < font_height; char_row_bit++)
 800162c:	7f7b      	ldrb	r3, [r7, #29]
 800162e:	3301      	adds	r3, #1
 8001630:	777b      	strb	r3, [r7, #29]
 8001632:	7f7a      	ldrb	r2, [r7, #29]
 8001634:	7efb      	ldrb	r3, [r7, #27]
 8001636:	429a      	cmp	r2, r3
 8001638:	d3bd      	bcc.n	80015b6 <OLED_DisplayChar+0xda>
 800163a:	e000      	b.n	800163e <OLED_DisplayChar+0x162>
            continue;
 800163c:	bf00      	nop
    for (uint8_t char_col = 0; char_col < font_width; char_col++)
 800163e:	7fbb      	ldrb	r3, [r7, #30]
 8001640:	3301      	adds	r3, #1
 8001642:	77bb      	strb	r3, [r7, #30]
 8001644:	7fba      	ldrb	r2, [r7, #30]
 8001646:	7f3b      	ldrb	r3, [r7, #28]
 8001648:	429a      	cmp	r2, r3
 800164a:	d391      	bcc.n	8001570 <OLED_DisplayChar+0x94>
 800164c:	e002      	b.n	8001654 <OLED_DisplayChar+0x178>
        return;
 800164e:	bf00      	nop
 8001650:	e000      	b.n	8001654 <OLED_DisplayChar+0x178>
            break;
 8001652:	bf00      	nop
                }
            }
        }
    }
}
 8001654:	3724      	adds	r7, #36	@ 0x24
 8001656:	46bd      	mov	sp, r7
 8001658:	bc80      	pop	{r7}
 800165a:	4770      	bx	lr
 800165c:	200001e4 	.word	0x200001e4
 8001660:	08005b78 	.word	0x08005b78
 8001664:	200001ec 	.word	0x200001ec

08001668 <OLED_DisplayString>:
        }
    }
}

void OLED_DisplayString(int16_t x, int16_t y, char *str) //! UPDATEDISPLAY REQUIRED
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b084      	sub	sp, #16
 800166c:	af00      	add	r7, sp, #0
 800166e:	4603      	mov	r3, r0
 8001670:	603a      	str	r2, [r7, #0]
 8001672:	80fb      	strh	r3, [r7, #6]
 8001674:	460b      	mov	r3, r1
 8001676:	80bb      	strh	r3, [r7, #4]
    uint8_t j = 0;
 8001678:	2300      	movs	r3, #0
 800167a:	73fb      	strb	r3, [r7, #15]
    const uint8_t font_width = 6;
 800167c:	2306      	movs	r3, #6
 800167e:	73bb      	strb	r3, [r7, #14]
    const uint8_t font_height = 8;
 8001680:	2308      	movs	r3, #8
 8001682:	737b      	strb	r3, [r7, #13]

    if (y >= OLED_HEIGHT || (y + font_height - 1) < 0)
 8001684:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001688:	2b3f      	cmp	r3, #63	@ 0x3f
 800168a:	dc34      	bgt.n	80016f6 <OLED_DisplayString+0x8e>
 800168c:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001690:	7b7b      	ldrb	r3, [r7, #13]
 8001692:	4413      	add	r3, r2
 8001694:	2b00      	cmp	r3, #0
 8001696:	dd2e      	ble.n	80016f6 <OLED_DisplayString+0x8e>
    {
        return;
    }

    int16_t current_char_x;
    while (str[j] != '\0')
 8001698:	e026      	b.n	80016e8 <OLED_DisplayString+0x80>
    {
        current_char_x = x + (j * font_width);
 800169a:	7bfb      	ldrb	r3, [r7, #15]
 800169c:	b29b      	uxth	r3, r3
 800169e:	7bba      	ldrb	r2, [r7, #14]
 80016a0:	b292      	uxth	r2, r2
 80016a2:	fb02 f303 	mul.w	r3, r2, r3
 80016a6:	b29a      	uxth	r2, r3
 80016a8:	88fb      	ldrh	r3, [r7, #6]
 80016aa:	4413      	add	r3, r2
 80016ac:	b29b      	uxth	r3, r3
 80016ae:	817b      	strh	r3, [r7, #10]
        if (current_char_x >= OLED_WIDTH)
 80016b0:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80016b4:	2b7f      	cmp	r3, #127	@ 0x7f
 80016b6:	dc20      	bgt.n	80016fa <OLED_DisplayString+0x92>
        {
            break;
        }
        if ((current_char_x + font_width - 1) < 0)
 80016b8:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80016bc:	7bbb      	ldrb	r3, [r7, #14]
 80016be:	4413      	add	r3, r2
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	dc03      	bgt.n	80016cc <OLED_DisplayString+0x64>
        {
            j++;
 80016c4:	7bfb      	ldrb	r3, [r7, #15]
 80016c6:	3301      	adds	r3, #1
 80016c8:	73fb      	strb	r3, [r7, #15]
            continue;
 80016ca:	e00d      	b.n	80016e8 <OLED_DisplayString+0x80>
        }
        OLED_DisplayChar(current_char_x, y, str[j]);
 80016cc:	7bfb      	ldrb	r3, [r7, #15]
 80016ce:	683a      	ldr	r2, [r7, #0]
 80016d0:	4413      	add	r3, r2
 80016d2:	781a      	ldrb	r2, [r3, #0]
 80016d4:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80016d8:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80016dc:	4618      	mov	r0, r3
 80016de:	f7ff fefd 	bl	80014dc <OLED_DisplayChar>
        j++;
 80016e2:	7bfb      	ldrb	r3, [r7, #15]
 80016e4:	3301      	adds	r3, #1
 80016e6:	73fb      	strb	r3, [r7, #15]
    while (str[j] != '\0')
 80016e8:	7bfb      	ldrb	r3, [r7, #15]
 80016ea:	683a      	ldr	r2, [r7, #0]
 80016ec:	4413      	add	r3, r2
 80016ee:	781b      	ldrb	r3, [r3, #0]
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d1d2      	bne.n	800169a <OLED_DisplayString+0x32>
 80016f4:	e002      	b.n	80016fc <OLED_DisplayString+0x94>
        return;
 80016f6:	bf00      	nop
 80016f8:	e000      	b.n	80016fc <OLED_DisplayString+0x94>
            break;
 80016fa:	bf00      	nop
    }
}
 80016fc:	3710      	adds	r7, #16
 80016fe:	46bd      	mov	sp, r7
 8001700:	bd80      	pop	{r7, pc}
	...

08001704 <OLED_DisplayFloat>:
    sprintf(str, "%d", number);
    OLED_DisplayString(x, y, str);
}

void OLED_DisplayFloat(int16_t x, int16_t y, float number) //! UPDATEDISPLAY REQUIRED
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b08c      	sub	sp, #48	@ 0x30
 8001708:	af00      	add	r7, sp, #0
 800170a:	4603      	mov	r3, r0
 800170c:	603a      	str	r2, [r7, #0]
 800170e:	80fb      	strh	r3, [r7, #6]
 8001710:	460b      	mov	r3, r1
 8001712:	80bb      	strh	r3, [r7, #4]
    char str[32];
    int intPart = (int)number;
 8001714:	6838      	ldr	r0, [r7, #0]
 8001716:	f7ff f803 	bl	8000720 <__aeabi_f2iz>
 800171a:	4603      	mov	r3, r0
 800171c:	62bb      	str	r3, [r7, #40]	@ 0x28
    // 
    int fracPart = (int)((number - intPart) * 100);
 800171e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001720:	f7fe fdce 	bl	80002c0 <__aeabi_i2f>
 8001724:	4603      	mov	r3, r0
 8001726:	4619      	mov	r1, r3
 8001728:	6838      	ldr	r0, [r7, #0]
 800172a:	f7fe fd13 	bl	8000154 <__aeabi_fsub>
 800172e:	4603      	mov	r3, r0
 8001730:	4917      	ldr	r1, [pc, #92]	@ (8001790 <OLED_DisplayFloat+0x8c>)
 8001732:	4618      	mov	r0, r3
 8001734:	f7fe fe18 	bl	8000368 <__aeabi_fmul>
 8001738:	4603      	mov	r3, r0
 800173a:	4618      	mov	r0, r3
 800173c:	f7fe fff0 	bl	8000720 <__aeabi_f2iz>
 8001740:	4603      	mov	r3, r0
 8001742:	62fb      	str	r3, [r7, #44]	@ 0x2c

    if (fracPart < 0)
 8001744:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001746:	2b00      	cmp	r3, #0
 8001748:	da02      	bge.n	8001750 <OLED_DisplayFloat+0x4c>
        fracPart = -fracPart;
 800174a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800174c:	425b      	negs	r3, r3
 800174e:	62fb      	str	r3, [r7, #44]	@ 0x2c

    // 
    if (fracPart < 10)
 8001750:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001752:	2b09      	cmp	r3, #9
 8001754:	dc07      	bgt.n	8001766 <OLED_DisplayFloat+0x62>
    {
        sprintf(str, "%d.0%d", intPart, fracPart);
 8001756:	f107 0008 	add.w	r0, r7, #8
 800175a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800175c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800175e:	490d      	ldr	r1, [pc, #52]	@ (8001794 <OLED_DisplayFloat+0x90>)
 8001760:	f003 fca8 	bl	80050b4 <siprintf>
 8001764:	e006      	b.n	8001774 <OLED_DisplayFloat+0x70>
    }
    else
    {
        sprintf(str, "%d.%d", intPart, fracPart);
 8001766:	f107 0008 	add.w	r0, r7, #8
 800176a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800176c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800176e:	490a      	ldr	r1, [pc, #40]	@ (8001798 <OLED_DisplayFloat+0x94>)
 8001770:	f003 fca0 	bl	80050b4 <siprintf>
    }

    OLED_DisplayString(x, y, str);
 8001774:	f107 0208 	add.w	r2, r7, #8
 8001778:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800177c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001780:	4618      	mov	r0, r3
 8001782:	f7ff ff71 	bl	8001668 <OLED_DisplayString>
}
 8001786:	bf00      	nop
 8001788:	3730      	adds	r7, #48	@ 0x30
 800178a:	46bd      	mov	sp, r7
 800178c:	bd80      	pop	{r7, pc}
 800178e:	bf00      	nop
 8001790:	42c80000 	.word	0x42c80000
 8001794:	08005b68 	.word	0x08005b68
 8001798:	08005b70 	.word	0x08005b70

0800179c <PID_Init>:
 * @param ki: 
 * @param kd: 
 * @param dt: ()
 */
void PID_Init(PID_TypeDef *pid, float kp, float ki, float kd, float dt)
{
 800179c:	b480      	push	{r7}
 800179e:	b085      	sub	sp, #20
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	60f8      	str	r0, [r7, #12]
 80017a4:	60b9      	str	r1, [r7, #8]
 80017a6:	607a      	str	r2, [r7, #4]
 80017a8:	603b      	str	r3, [r7, #0]
    pid->kp = kp;
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	68ba      	ldr	r2, [r7, #8]
 80017ae:	601a      	str	r2, [r3, #0]
    pid->ki = ki;
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	687a      	ldr	r2, [r7, #4]
 80017b4:	605a      	str	r2, [r3, #4]
    pid->kd = kd;
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	683a      	ldr	r2, [r7, #0]
 80017ba:	609a      	str	r2, [r3, #8]
    pid->dt = dt;
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	69ba      	ldr	r2, [r7, #24]
 80017c0:	62da      	str	r2, [r3, #44]	@ 0x2c

    pid->setpoint = 0.0f;
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	f04f 0200 	mov.w	r2, #0
 80017c8:	60da      	str	r2, [r3, #12]
    pid->last_error = 0.0f;
 80017ca:	68fb      	ldr	r3, [r7, #12]
 80017cc:	f04f 0200 	mov.w	r2, #0
 80017d0:	611a      	str	r2, [r3, #16]
    pid->integral = 0.0f;
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	f04f 0200 	mov.w	r2, #0
 80017d8:	615a      	str	r2, [r3, #20]
    pid->derivative = 0.0f;
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	f04f 0200 	mov.w	r2, #0
 80017e0:	619a      	str	r2, [r3, #24]

    /*  */
    pid->output_max = 1000.0f;
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	4a07      	ldr	r2, [pc, #28]	@ (8001804 <PID_Init+0x68>)
 80017e6:	61da      	str	r2, [r3, #28]
    pid->output_min = -1000.0f;
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	4a07      	ldr	r2, [pc, #28]	@ (8001808 <PID_Init+0x6c>)
 80017ec:	621a      	str	r2, [r3, #32]

    /*  */
    pid->integral_max = 100.0f;
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	4a06      	ldr	r2, [pc, #24]	@ (800180c <PID_Init+0x70>)
 80017f2:	625a      	str	r2, [r3, #36]	@ 0x24
    pid->integral_min = -100.0f;
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	4a06      	ldr	r2, [pc, #24]	@ (8001810 <PID_Init+0x74>)
 80017f8:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80017fa:	bf00      	nop
 80017fc:	3714      	adds	r7, #20
 80017fe:	46bd      	mov	sp, r7
 8001800:	bc80      	pop	{r7}
 8001802:	4770      	bx	lr
 8001804:	447a0000 	.word	0x447a0000
 8001808:	c47a0000 	.word	0xc47a0000
 800180c:	42c80000 	.word	0x42c80000
 8001810:	c2c80000 	.word	0xc2c80000

08001814 <PID_SetOutputLimits>:
{
    pid->setpoint = setpoint;
}

void PID_SetOutputLimits(PID_TypeDef *pid, float min, float max)
{
 8001814:	b480      	push	{r7}
 8001816:	b085      	sub	sp, #20
 8001818:	af00      	add	r7, sp, #0
 800181a:	60f8      	str	r0, [r7, #12]
 800181c:	60b9      	str	r1, [r7, #8]
 800181e:	607a      	str	r2, [r7, #4]
    pid->output_min = min;
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	68ba      	ldr	r2, [r7, #8]
 8001824:	621a      	str	r2, [r3, #32]
    pid->output_max = max;
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	687a      	ldr	r2, [r7, #4]
 800182a:	61da      	str	r2, [r3, #28]
}
 800182c:	bf00      	nop
 800182e:	3714      	adds	r7, #20
 8001830:	46bd      	mov	sp, r7
 8001832:	bc80      	pop	{r7}
 8001834:	4770      	bx	lr

08001836 <PID_SetIntegralLimits>:

void PID_SetIntegralLimits(PID_TypeDef *pid, float min, float max)
{
 8001836:	b480      	push	{r7}
 8001838:	b085      	sub	sp, #20
 800183a:	af00      	add	r7, sp, #0
 800183c:	60f8      	str	r0, [r7, #12]
 800183e:	60b9      	str	r1, [r7, #8]
 8001840:	607a      	str	r2, [r7, #4]
    pid->integral_min = min;
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	68ba      	ldr	r2, [r7, #8]
 8001846:	629a      	str	r2, [r3, #40]	@ 0x28
    pid->integral_max = max;
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	687a      	ldr	r2, [r7, #4]
 800184c:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800184e:	bf00      	nop
 8001850:	3714      	adds	r7, #20
 8001852:	46bd      	mov	sp, r7
 8001854:	bc80      	pop	{r7}
 8001856:	4770      	bx	lr

08001858 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001858:	b480      	push	{r7}
 800185a:	b085      	sub	sp, #20
 800185c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800185e:	4b15      	ldr	r3, [pc, #84]	@ (80018b4 <HAL_MspInit+0x5c>)
 8001860:	699b      	ldr	r3, [r3, #24]
 8001862:	4a14      	ldr	r2, [pc, #80]	@ (80018b4 <HAL_MspInit+0x5c>)
 8001864:	f043 0301 	orr.w	r3, r3, #1
 8001868:	6193      	str	r3, [r2, #24]
 800186a:	4b12      	ldr	r3, [pc, #72]	@ (80018b4 <HAL_MspInit+0x5c>)
 800186c:	699b      	ldr	r3, [r3, #24]
 800186e:	f003 0301 	and.w	r3, r3, #1
 8001872:	60bb      	str	r3, [r7, #8]
 8001874:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001876:	4b0f      	ldr	r3, [pc, #60]	@ (80018b4 <HAL_MspInit+0x5c>)
 8001878:	69db      	ldr	r3, [r3, #28]
 800187a:	4a0e      	ldr	r2, [pc, #56]	@ (80018b4 <HAL_MspInit+0x5c>)
 800187c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001880:	61d3      	str	r3, [r2, #28]
 8001882:	4b0c      	ldr	r3, [pc, #48]	@ (80018b4 <HAL_MspInit+0x5c>)
 8001884:	69db      	ldr	r3, [r3, #28]
 8001886:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800188a:	607b      	str	r3, [r7, #4]
 800188c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800188e:	4b0a      	ldr	r3, [pc, #40]	@ (80018b8 <HAL_MspInit+0x60>)
 8001890:	685b      	ldr	r3, [r3, #4]
 8001892:	60fb      	str	r3, [r7, #12]
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800189a:	60fb      	str	r3, [r7, #12]
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80018a2:	60fb      	str	r3, [r7, #12]
 80018a4:	4a04      	ldr	r2, [pc, #16]	@ (80018b8 <HAL_MspInit+0x60>)
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018aa:	bf00      	nop
 80018ac:	3714      	adds	r7, #20
 80018ae:	46bd      	mov	sp, r7
 80018b0:	bc80      	pop	{r7}
 80018b2:	4770      	bx	lr
 80018b4:	40021000 	.word	0x40021000
 80018b8:	40010000 	.word	0x40010000

080018bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018bc:	b480      	push	{r7}
 80018be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80018c0:	bf00      	nop
 80018c2:	e7fd      	b.n	80018c0 <NMI_Handler+0x4>

080018c4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018c4:	b480      	push	{r7}
 80018c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018c8:	bf00      	nop
 80018ca:	e7fd      	b.n	80018c8 <HardFault_Handler+0x4>

080018cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018cc:	b480      	push	{r7}
 80018ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018d0:	bf00      	nop
 80018d2:	e7fd      	b.n	80018d0 <MemManage_Handler+0x4>

080018d4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018d4:	b480      	push	{r7}
 80018d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018d8:	bf00      	nop
 80018da:	e7fd      	b.n	80018d8 <BusFault_Handler+0x4>

080018dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018dc:	b480      	push	{r7}
 80018de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018e0:	bf00      	nop
 80018e2:	e7fd      	b.n	80018e0 <UsageFault_Handler+0x4>

080018e4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80018e4:	b480      	push	{r7}
 80018e6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80018e8:	bf00      	nop
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bc80      	pop	{r7}
 80018ee:	4770      	bx	lr

080018f0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018f0:	b480      	push	{r7}
 80018f2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018f4:	bf00      	nop
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bc80      	pop	{r7}
 80018fa:	4770      	bx	lr

080018fc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80018fc:	b480      	push	{r7}
 80018fe:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001900:	bf00      	nop
 8001902:	46bd      	mov	sp, r7
 8001904:	bc80      	pop	{r7}
 8001906:	4770      	bx	lr

08001908 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800190c:	f000 fbd2 	bl	80020b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001910:	bf00      	nop
 8001912:	bd80      	pop	{r7, pc}

08001914 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001918:	4802      	ldr	r0, [pc, #8]	@ (8001924 <DMA1_Channel1_IRQHandler+0x10>)
 800191a:	f000 ff85 	bl	8002828 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800191e:	bf00      	nop
 8001920:	bd80      	pop	{r7, pc}
 8001922:	bf00      	nop
 8001924:	200000a8 	.word	0x200000a8

08001928 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b086      	sub	sp, #24
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001930:	4a14      	ldr	r2, [pc, #80]	@ (8001984 <_sbrk+0x5c>)
 8001932:	4b15      	ldr	r3, [pc, #84]	@ (8001988 <_sbrk+0x60>)
 8001934:	1ad3      	subs	r3, r2, r3
 8001936:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001938:	697b      	ldr	r3, [r7, #20]
 800193a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800193c:	4b13      	ldr	r3, [pc, #76]	@ (800198c <_sbrk+0x64>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	2b00      	cmp	r3, #0
 8001942:	d102      	bne.n	800194a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001944:	4b11      	ldr	r3, [pc, #68]	@ (800198c <_sbrk+0x64>)
 8001946:	4a12      	ldr	r2, [pc, #72]	@ (8001990 <_sbrk+0x68>)
 8001948:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800194a:	4b10      	ldr	r3, [pc, #64]	@ (800198c <_sbrk+0x64>)
 800194c:	681a      	ldr	r2, [r3, #0]
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	4413      	add	r3, r2
 8001952:	693a      	ldr	r2, [r7, #16]
 8001954:	429a      	cmp	r2, r3
 8001956:	d207      	bcs.n	8001968 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001958:	f003 fbd6 	bl	8005108 <__errno>
 800195c:	4603      	mov	r3, r0
 800195e:	220c      	movs	r2, #12
 8001960:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001962:	f04f 33ff 	mov.w	r3, #4294967295
 8001966:	e009      	b.n	800197c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001968:	4b08      	ldr	r3, [pc, #32]	@ (800198c <_sbrk+0x64>)
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800196e:	4b07      	ldr	r3, [pc, #28]	@ (800198c <_sbrk+0x64>)
 8001970:	681a      	ldr	r2, [r3, #0]
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	4413      	add	r3, r2
 8001976:	4a05      	ldr	r2, [pc, #20]	@ (800198c <_sbrk+0x64>)
 8001978:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800197a:	68fb      	ldr	r3, [r7, #12]
}
 800197c:	4618      	mov	r0, r3
 800197e:	3718      	adds	r7, #24
 8001980:	46bd      	mov	sp, r7
 8001982:	bd80      	pop	{r7, pc}
 8001984:	20005000 	.word	0x20005000
 8001988:	00000400 	.word	0x00000400
 800198c:	200009f0 	.word	0x200009f0
 8001990:	20000cf0 	.word	0x20000cf0

08001994 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001994:	b480      	push	{r7}
 8001996:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001998:	bf00      	nop
 800199a:	46bd      	mov	sp, r7
 800199c:	bc80      	pop	{r7}
 800199e:	4770      	bx	lr

080019a0 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b096      	sub	sp, #88	@ 0x58
 80019a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80019a6:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80019aa:	2200      	movs	r2, #0
 80019ac:	601a      	str	r2, [r3, #0]
 80019ae:	605a      	str	r2, [r3, #4]
 80019b0:	609a      	str	r2, [r3, #8]
 80019b2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019b4:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80019b8:	2200      	movs	r2, #0
 80019ba:	601a      	str	r2, [r3, #0]
 80019bc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80019be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019c2:	2200      	movs	r2, #0
 80019c4:	601a      	str	r2, [r3, #0]
 80019c6:	605a      	str	r2, [r3, #4]
 80019c8:	609a      	str	r2, [r3, #8]
 80019ca:	60da      	str	r2, [r3, #12]
 80019cc:	611a      	str	r2, [r3, #16]
 80019ce:	615a      	str	r2, [r3, #20]
 80019d0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80019d2:	1d3b      	adds	r3, r7, #4
 80019d4:	2220      	movs	r2, #32
 80019d6:	2100      	movs	r1, #0
 80019d8:	4618      	mov	r0, r3
 80019da:	f003 fb8d 	bl	80050f8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80019de:	4b44      	ldr	r3, [pc, #272]	@ (8001af0 <MX_TIM1_Init+0x150>)
 80019e0:	4a44      	ldr	r2, [pc, #272]	@ (8001af4 <MX_TIM1_Init+0x154>)
 80019e2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 80019e4:	4b42      	ldr	r3, [pc, #264]	@ (8001af0 <MX_TIM1_Init+0x150>)
 80019e6:	2247      	movs	r2, #71	@ 0x47
 80019e8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019ea:	4b41      	ldr	r3, [pc, #260]	@ (8001af0 <MX_TIM1_Init+0x150>)
 80019ec:	2200      	movs	r2, #0
 80019ee:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 80019f0:	4b3f      	ldr	r3, [pc, #252]	@ (8001af0 <MX_TIM1_Init+0x150>)
 80019f2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80019f6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019f8:	4b3d      	ldr	r3, [pc, #244]	@ (8001af0 <MX_TIM1_Init+0x150>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80019fe:	4b3c      	ldr	r3, [pc, #240]	@ (8001af0 <MX_TIM1_Init+0x150>)
 8001a00:	2200      	movs	r2, #0
 8001a02:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a04:	4b3a      	ldr	r3, [pc, #232]	@ (8001af0 <MX_TIM1_Init+0x150>)
 8001a06:	2200      	movs	r2, #0
 8001a08:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001a0a:	4839      	ldr	r0, [pc, #228]	@ (8001af0 <MX_TIM1_Init+0x150>)
 8001a0c:	f002 fb10 	bl	8004030 <HAL_TIM_Base_Init>
 8001a10:	4603      	mov	r3, r0
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d001      	beq.n	8001a1a <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001a16:	f7ff f998 	bl	8000d4a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a1a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a1e:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001a20:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001a24:	4619      	mov	r1, r3
 8001a26:	4832      	ldr	r0, [pc, #200]	@ (8001af0 <MX_TIM1_Init+0x150>)
 8001a28:	f002 fe3e 	bl	80046a8 <HAL_TIM_ConfigClockSource>
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d001      	beq.n	8001a36 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001a32:	f7ff f98a 	bl	8000d4a <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001a36:	482e      	ldr	r0, [pc, #184]	@ (8001af0 <MX_TIM1_Init+0x150>)
 8001a38:	f002 fb49 	bl	80040ce <HAL_TIM_PWM_Init>
 8001a3c:	4603      	mov	r3, r0
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d001      	beq.n	8001a46 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001a42:	f7ff f982 	bl	8000d4a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a46:	2300      	movs	r3, #0
 8001a48:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001a4e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001a52:	4619      	mov	r1, r3
 8001a54:	4826      	ldr	r0, [pc, #152]	@ (8001af0 <MX_TIM1_Init+0x150>)
 8001a56:	f003 f99f 	bl	8004d98 <HAL_TIMEx_MasterConfigSynchronization>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d001      	beq.n	8001a64 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001a60:	f7ff f973 	bl	8000d4a <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a64:	2360      	movs	r3, #96	@ 0x60
 8001a66:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001a70:	2300      	movs	r3, #0
 8001a72:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a74:	2300      	movs	r3, #0
 8001a76:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001a78:	2300      	movs	r3, #0
 8001a7a:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001a80:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a84:	2200      	movs	r2, #0
 8001a86:	4619      	mov	r1, r3
 8001a88:	4819      	ldr	r0, [pc, #100]	@ (8001af0 <MX_TIM1_Init+0x150>)
 8001a8a:	f002 fd4b 	bl	8004524 <HAL_TIM_PWM_ConfigChannel>
 8001a8e:	4603      	mov	r3, r0
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d001      	beq.n	8001a98 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8001a94:	f7ff f959 	bl	8000d4a <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001a98:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a9c:	2204      	movs	r2, #4
 8001a9e:	4619      	mov	r1, r3
 8001aa0:	4813      	ldr	r0, [pc, #76]	@ (8001af0 <MX_TIM1_Init+0x150>)
 8001aa2:	f002 fd3f 	bl	8004524 <HAL_TIM_PWM_ConfigChannel>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d001      	beq.n	8001ab0 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8001aac:	f7ff f94d 	bl	8000d4a <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001abc:	2300      	movs	r3, #0
 8001abe:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001ac4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001ac8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001aca:	2300      	movs	r3, #0
 8001acc:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001ace:	1d3b      	adds	r3, r7, #4
 8001ad0:	4619      	mov	r1, r3
 8001ad2:	4807      	ldr	r0, [pc, #28]	@ (8001af0 <MX_TIM1_Init+0x150>)
 8001ad4:	f003 f9be 	bl	8004e54 <HAL_TIMEx_ConfigBreakDeadTime>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d001      	beq.n	8001ae2 <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 8001ade:	f7ff f934 	bl	8000d4a <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001ae2:	4803      	ldr	r0, [pc, #12]	@ (8001af0 <MX_TIM1_Init+0x150>)
 8001ae4:	f000 f966 	bl	8001db4 <HAL_TIM_MspPostInit>

}
 8001ae8:	bf00      	nop
 8001aea:	3758      	adds	r7, #88	@ 0x58
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bd80      	pop	{r7, pc}
 8001af0:	200009f4 	.word	0x200009f4
 8001af4:	40012c00 	.word	0x40012c00

08001af8 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b08c      	sub	sp, #48	@ 0x30
 8001afc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001afe:	f107 030c 	add.w	r3, r7, #12
 8001b02:	2224      	movs	r2, #36	@ 0x24
 8001b04:	2100      	movs	r1, #0
 8001b06:	4618      	mov	r0, r3
 8001b08:	f003 faf6 	bl	80050f8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b0c:	1d3b      	adds	r3, r7, #4
 8001b0e:	2200      	movs	r2, #0
 8001b10:	601a      	str	r2, [r3, #0]
 8001b12:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001b14:	4b21      	ldr	r3, [pc, #132]	@ (8001b9c <MX_TIM2_Init+0xa4>)
 8001b16:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001b1a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001b1c:	4b1f      	ldr	r3, [pc, #124]	@ (8001b9c <MX_TIM2_Init+0xa4>)
 8001b1e:	2200      	movs	r2, #0
 8001b20:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b22:	4b1e      	ldr	r3, [pc, #120]	@ (8001b9c <MX_TIM2_Init+0xa4>)
 8001b24:	2200      	movs	r2, #0
 8001b26:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001b28:	4b1c      	ldr	r3, [pc, #112]	@ (8001b9c <MX_TIM2_Init+0xa4>)
 8001b2a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001b2e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b30:	4b1a      	ldr	r3, [pc, #104]	@ (8001b9c <MX_TIM2_Init+0xa4>)
 8001b32:	2200      	movs	r2, #0
 8001b34:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b36:	4b19      	ldr	r3, [pc, #100]	@ (8001b9c <MX_TIM2_Init+0xa4>)
 8001b38:	2200      	movs	r2, #0
 8001b3a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001b3c:	2303      	movs	r3, #3
 8001b3e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001b40:	2300      	movs	r3, #0
 8001b42:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001b44:	2301      	movs	r3, #1
 8001b46:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001b48:	2300      	movs	r3, #0
 8001b4a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 1;
 8001b4c:	2301      	movs	r3, #1
 8001b4e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001b50:	2300      	movs	r3, #0
 8001b52:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001b54:	2301      	movs	r3, #1
 8001b56:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001b58:	2300      	movs	r3, #0
 8001b5a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 1;
 8001b5c:	2301      	movs	r3, #1
 8001b5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001b60:	f107 030c 	add.w	r3, r7, #12
 8001b64:	4619      	mov	r1, r3
 8001b66:	480d      	ldr	r0, [pc, #52]	@ (8001b9c <MX_TIM2_Init+0xa4>)
 8001b68:	f002 fbac 	bl	80042c4 <HAL_TIM_Encoder_Init>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d001      	beq.n	8001b76 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001b72:	f7ff f8ea 	bl	8000d4a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b76:	2300      	movs	r3, #0
 8001b78:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001b7e:	1d3b      	adds	r3, r7, #4
 8001b80:	4619      	mov	r1, r3
 8001b82:	4806      	ldr	r0, [pc, #24]	@ (8001b9c <MX_TIM2_Init+0xa4>)
 8001b84:	f003 f908 	bl	8004d98 <HAL_TIMEx_MasterConfigSynchronization>
 8001b88:	4603      	mov	r3, r0
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d001      	beq.n	8001b92 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001b8e:	f7ff f8dc 	bl	8000d4a <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001b92:	bf00      	nop
 8001b94:	3730      	adds	r7, #48	@ 0x30
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd80      	pop	{r7, pc}
 8001b9a:	bf00      	nop
 8001b9c:	20000a3c 	.word	0x20000a3c

08001ba0 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b08c      	sub	sp, #48	@ 0x30
 8001ba4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001ba6:	f107 030c 	add.w	r3, r7, #12
 8001baa:	2224      	movs	r2, #36	@ 0x24
 8001bac:	2100      	movs	r1, #0
 8001bae:	4618      	mov	r0, r3
 8001bb0:	f003 faa2 	bl	80050f8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bb4:	1d3b      	adds	r3, r7, #4
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	601a      	str	r2, [r3, #0]
 8001bba:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001bbc:	4b20      	ldr	r3, [pc, #128]	@ (8001c40 <MX_TIM3_Init+0xa0>)
 8001bbe:	4a21      	ldr	r2, [pc, #132]	@ (8001c44 <MX_TIM3_Init+0xa4>)
 8001bc0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001bc2:	4b1f      	ldr	r3, [pc, #124]	@ (8001c40 <MX_TIM3_Init+0xa0>)
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bc8:	4b1d      	ldr	r3, [pc, #116]	@ (8001c40 <MX_TIM3_Init+0xa0>)
 8001bca:	2200      	movs	r2, #0
 8001bcc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001bce:	4b1c      	ldr	r3, [pc, #112]	@ (8001c40 <MX_TIM3_Init+0xa0>)
 8001bd0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001bd4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bd6:	4b1a      	ldr	r3, [pc, #104]	@ (8001c40 <MX_TIM3_Init+0xa0>)
 8001bd8:	2200      	movs	r2, #0
 8001bda:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bdc:	4b18      	ldr	r3, [pc, #96]	@ (8001c40 <MX_TIM3_Init+0xa0>)
 8001bde:	2200      	movs	r2, #0
 8001be0:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001be2:	2303      	movs	r3, #3
 8001be4:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001be6:	2300      	movs	r3, #0
 8001be8:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001bea:	2301      	movs	r3, #1
 8001bec:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001bee:	2300      	movs	r3, #0
 8001bf0:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 1;
 8001bf2:	2301      	movs	r3, #1
 8001bf4:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001bfa:	2301      	movs	r3, #1
 8001bfc:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 1;
 8001c02:	2301      	movs	r3, #1
 8001c04:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001c06:	f107 030c 	add.w	r3, r7, #12
 8001c0a:	4619      	mov	r1, r3
 8001c0c:	480c      	ldr	r0, [pc, #48]	@ (8001c40 <MX_TIM3_Init+0xa0>)
 8001c0e:	f002 fb59 	bl	80042c4 <HAL_TIM_Encoder_Init>
 8001c12:	4603      	mov	r3, r0
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d001      	beq.n	8001c1c <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001c18:	f7ff f897 	bl	8000d4a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c20:	2300      	movs	r3, #0
 8001c22:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001c24:	1d3b      	adds	r3, r7, #4
 8001c26:	4619      	mov	r1, r3
 8001c28:	4805      	ldr	r0, [pc, #20]	@ (8001c40 <MX_TIM3_Init+0xa0>)
 8001c2a:	f003 f8b5 	bl	8004d98 <HAL_TIMEx_MasterConfigSynchronization>
 8001c2e:	4603      	mov	r3, r0
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d001      	beq.n	8001c38 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001c34:	f7ff f889 	bl	8000d4a <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001c38:	bf00      	nop
 8001c3a:	3730      	adds	r7, #48	@ 0x30
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bd80      	pop	{r7, pc}
 8001c40:	20000a84 	.word	0x20000a84
 8001c44:	40000400 	.word	0x40000400

08001c48 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	b085      	sub	sp, #20
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	4a09      	ldr	r2, [pc, #36]	@ (8001c7c <HAL_TIM_Base_MspInit+0x34>)
 8001c56:	4293      	cmp	r3, r2
 8001c58:	d10b      	bne.n	8001c72 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001c5a:	4b09      	ldr	r3, [pc, #36]	@ (8001c80 <HAL_TIM_Base_MspInit+0x38>)
 8001c5c:	699b      	ldr	r3, [r3, #24]
 8001c5e:	4a08      	ldr	r2, [pc, #32]	@ (8001c80 <HAL_TIM_Base_MspInit+0x38>)
 8001c60:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001c64:	6193      	str	r3, [r2, #24]
 8001c66:	4b06      	ldr	r3, [pc, #24]	@ (8001c80 <HAL_TIM_Base_MspInit+0x38>)
 8001c68:	699b      	ldr	r3, [r3, #24]
 8001c6a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001c6e:	60fb      	str	r3, [r7, #12]
 8001c70:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001c72:	bf00      	nop
 8001c74:	3714      	adds	r7, #20
 8001c76:	46bd      	mov	sp, r7
 8001c78:	bc80      	pop	{r7}
 8001c7a:	4770      	bx	lr
 8001c7c:	40012c00 	.word	0x40012c00
 8001c80:	40021000 	.word	0x40021000

08001c84 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b08c      	sub	sp, #48	@ 0x30
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c8c:	f107 031c 	add.w	r3, r7, #28
 8001c90:	2200      	movs	r2, #0
 8001c92:	601a      	str	r2, [r3, #0]
 8001c94:	605a      	str	r2, [r3, #4]
 8001c96:	609a      	str	r2, [r3, #8]
 8001c98:	60da      	str	r2, [r3, #12]
  if(tim_encoderHandle->Instance==TIM2)
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001ca2:	d14f      	bne.n	8001d44 <HAL_TIM_Encoder_MspInit+0xc0>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001ca4:	4b3e      	ldr	r3, [pc, #248]	@ (8001da0 <HAL_TIM_Encoder_MspInit+0x11c>)
 8001ca6:	69db      	ldr	r3, [r3, #28]
 8001ca8:	4a3d      	ldr	r2, [pc, #244]	@ (8001da0 <HAL_TIM_Encoder_MspInit+0x11c>)
 8001caa:	f043 0301 	orr.w	r3, r3, #1
 8001cae:	61d3      	str	r3, [r2, #28]
 8001cb0:	4b3b      	ldr	r3, [pc, #236]	@ (8001da0 <HAL_TIM_Encoder_MspInit+0x11c>)
 8001cb2:	69db      	ldr	r3, [r3, #28]
 8001cb4:	f003 0301 	and.w	r3, r3, #1
 8001cb8:	61bb      	str	r3, [r7, #24]
 8001cba:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cbc:	4b38      	ldr	r3, [pc, #224]	@ (8001da0 <HAL_TIM_Encoder_MspInit+0x11c>)
 8001cbe:	699b      	ldr	r3, [r3, #24]
 8001cc0:	4a37      	ldr	r2, [pc, #220]	@ (8001da0 <HAL_TIM_Encoder_MspInit+0x11c>)
 8001cc2:	f043 0304 	orr.w	r3, r3, #4
 8001cc6:	6193      	str	r3, [r2, #24]
 8001cc8:	4b35      	ldr	r3, [pc, #212]	@ (8001da0 <HAL_TIM_Encoder_MspInit+0x11c>)
 8001cca:	699b      	ldr	r3, [r3, #24]
 8001ccc:	f003 0304 	and.w	r3, r3, #4
 8001cd0:	617b      	str	r3, [r7, #20]
 8001cd2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cd4:	4b32      	ldr	r3, [pc, #200]	@ (8001da0 <HAL_TIM_Encoder_MspInit+0x11c>)
 8001cd6:	699b      	ldr	r3, [r3, #24]
 8001cd8:	4a31      	ldr	r2, [pc, #196]	@ (8001da0 <HAL_TIM_Encoder_MspInit+0x11c>)
 8001cda:	f043 0308 	orr.w	r3, r3, #8
 8001cde:	6193      	str	r3, [r2, #24]
 8001ce0:	4b2f      	ldr	r3, [pc, #188]	@ (8001da0 <HAL_TIM_Encoder_MspInit+0x11c>)
 8001ce2:	699b      	ldr	r3, [r3, #24]
 8001ce4:	f003 0308 	and.w	r3, r3, #8
 8001ce8:	613b      	str	r3, [r7, #16]
 8001cea:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001cec:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001cf0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cfa:	f107 031c 	add.w	r3, r7, #28
 8001cfe:	4619      	mov	r1, r3
 8001d00:	4828      	ldr	r0, [pc, #160]	@ (8001da4 <HAL_TIM_Encoder_MspInit+0x120>)
 8001d02:	f000 fe97 	bl	8002a34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001d06:	2308      	movs	r3, #8
 8001d08:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d12:	f107 031c 	add.w	r3, r7, #28
 8001d16:	4619      	mov	r1, r3
 8001d18:	4823      	ldr	r0, [pc, #140]	@ (8001da8 <HAL_TIM_Encoder_MspInit+0x124>)
 8001d1a:	f000 fe8b 	bl	8002a34 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 8001d1e:	4b23      	ldr	r3, [pc, #140]	@ (8001dac <HAL_TIM_Encoder_MspInit+0x128>)
 8001d20:	685b      	ldr	r3, [r3, #4]
 8001d22:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001d24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d26:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001d2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001d2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d2e:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8001d32:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001d34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d36:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001d3c:	4a1b      	ldr	r2, [pc, #108]	@ (8001dac <HAL_TIM_Encoder_MspInit+0x128>)
 8001d3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d40:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001d42:	e028      	b.n	8001d96 <HAL_TIM_Encoder_MspInit+0x112>
  else if(tim_encoderHandle->Instance==TIM3)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	4a19      	ldr	r2, [pc, #100]	@ (8001db0 <HAL_TIM_Encoder_MspInit+0x12c>)
 8001d4a:	4293      	cmp	r3, r2
 8001d4c:	d123      	bne.n	8001d96 <HAL_TIM_Encoder_MspInit+0x112>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001d4e:	4b14      	ldr	r3, [pc, #80]	@ (8001da0 <HAL_TIM_Encoder_MspInit+0x11c>)
 8001d50:	69db      	ldr	r3, [r3, #28]
 8001d52:	4a13      	ldr	r2, [pc, #76]	@ (8001da0 <HAL_TIM_Encoder_MspInit+0x11c>)
 8001d54:	f043 0302 	orr.w	r3, r3, #2
 8001d58:	61d3      	str	r3, [r2, #28]
 8001d5a:	4b11      	ldr	r3, [pc, #68]	@ (8001da0 <HAL_TIM_Encoder_MspInit+0x11c>)
 8001d5c:	69db      	ldr	r3, [r3, #28]
 8001d5e:	f003 0302 	and.w	r3, r3, #2
 8001d62:	60fb      	str	r3, [r7, #12]
 8001d64:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d66:	4b0e      	ldr	r3, [pc, #56]	@ (8001da0 <HAL_TIM_Encoder_MspInit+0x11c>)
 8001d68:	699b      	ldr	r3, [r3, #24]
 8001d6a:	4a0d      	ldr	r2, [pc, #52]	@ (8001da0 <HAL_TIM_Encoder_MspInit+0x11c>)
 8001d6c:	f043 0304 	orr.w	r3, r3, #4
 8001d70:	6193      	str	r3, [r2, #24]
 8001d72:	4b0b      	ldr	r3, [pc, #44]	@ (8001da0 <HAL_TIM_Encoder_MspInit+0x11c>)
 8001d74:	699b      	ldr	r3, [r3, #24]
 8001d76:	f003 0304 	and.w	r3, r3, #4
 8001d7a:	60bb      	str	r3, [r7, #8]
 8001d7c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001d7e:	23c0      	movs	r3, #192	@ 0xc0
 8001d80:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d82:	2300      	movs	r3, #0
 8001d84:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d86:	2300      	movs	r3, #0
 8001d88:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d8a:	f107 031c 	add.w	r3, r7, #28
 8001d8e:	4619      	mov	r1, r3
 8001d90:	4804      	ldr	r0, [pc, #16]	@ (8001da4 <HAL_TIM_Encoder_MspInit+0x120>)
 8001d92:	f000 fe4f 	bl	8002a34 <HAL_GPIO_Init>
}
 8001d96:	bf00      	nop
 8001d98:	3730      	adds	r7, #48	@ 0x30
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bd80      	pop	{r7, pc}
 8001d9e:	bf00      	nop
 8001da0:	40021000 	.word	0x40021000
 8001da4:	40010800 	.word	0x40010800
 8001da8:	40010c00 	.word	0x40010c00
 8001dac:	40010000 	.word	0x40010000
 8001db0:	40000400 	.word	0x40000400

08001db4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b088      	sub	sp, #32
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dbc:	f107 0310 	add.w	r3, r7, #16
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	601a      	str	r2, [r3, #0]
 8001dc4:	605a      	str	r2, [r3, #4]
 8001dc6:	609a      	str	r2, [r3, #8]
 8001dc8:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM1)
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	4a10      	ldr	r2, [pc, #64]	@ (8001e10 <HAL_TIM_MspPostInit+0x5c>)
 8001dd0:	4293      	cmp	r3, r2
 8001dd2:	d118      	bne.n	8001e06 <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dd4:	4b0f      	ldr	r3, [pc, #60]	@ (8001e14 <HAL_TIM_MspPostInit+0x60>)
 8001dd6:	699b      	ldr	r3, [r3, #24]
 8001dd8:	4a0e      	ldr	r2, [pc, #56]	@ (8001e14 <HAL_TIM_MspPostInit+0x60>)
 8001dda:	f043 0304 	orr.w	r3, r3, #4
 8001dde:	6193      	str	r3, [r2, #24]
 8001de0:	4b0c      	ldr	r3, [pc, #48]	@ (8001e14 <HAL_TIM_MspPostInit+0x60>)
 8001de2:	699b      	ldr	r3, [r3, #24]
 8001de4:	f003 0304 	and.w	r3, r3, #4
 8001de8:	60fb      	str	r3, [r7, #12]
 8001dea:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001dec:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001df0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001df2:	2302      	movs	r3, #2
 8001df4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001df6:	2302      	movs	r3, #2
 8001df8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dfa:	f107 0310 	add.w	r3, r7, #16
 8001dfe:	4619      	mov	r1, r3
 8001e00:	4805      	ldr	r0, [pc, #20]	@ (8001e18 <HAL_TIM_MspPostInit+0x64>)
 8001e02:	f000 fe17 	bl	8002a34 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001e06:	bf00      	nop
 8001e08:	3720      	adds	r7, #32
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}
 8001e0e:	bf00      	nop
 8001e10:	40012c00 	.word	0x40012c00
 8001e14:	40021000 	.word	0x40021000
 8001e18:	40010800 	.word	0x40010800

08001e1c <Tracker_Init>:

TrackState_t current_track_state = TRACK_IDLE;
TrackState_t previous_track_state = TRACK_IDLE;

void Tracker_Init(void)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b082      	sub	sp, #8
 8001e20:	af02      	add	r7, sp, #8
    /* PID -  */
    PID_Init(&motor_left_pid, MOTOR_KP, MOTOR_KI, MOTOR_KD, MOTOR_DT);
 8001e22:	4b1e      	ldr	r3, [pc, #120]	@ (8001e9c <Tracker_Init+0x80>)
 8001e24:	9300      	str	r3, [sp, #0]
 8001e26:	4b1e      	ldr	r3, [pc, #120]	@ (8001ea0 <Tracker_Init+0x84>)
 8001e28:	4a1e      	ldr	r2, [pc, #120]	@ (8001ea4 <Tracker_Init+0x88>)
 8001e2a:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8001e2e:	481e      	ldr	r0, [pc, #120]	@ (8001ea8 <Tracker_Init+0x8c>)
 8001e30:	f7ff fcb4 	bl	800179c <PID_Init>
    PID_SetOutputLimits(&motor_left_pid, MOTOR_MIN_OUTPUT, MOTOR_MAX_OUTPUT);
 8001e34:	4a1d      	ldr	r2, [pc, #116]	@ (8001eac <Tracker_Init+0x90>)
 8001e36:	491e      	ldr	r1, [pc, #120]	@ (8001eb0 <Tracker_Init+0x94>)
 8001e38:	481b      	ldr	r0, [pc, #108]	@ (8001ea8 <Tracker_Init+0x8c>)
 8001e3a:	f7ff fceb 	bl	8001814 <PID_SetOutputLimits>
    PID_SetIntegralLimits(&motor_left_pid, MOTOR_MIN_INTEGRAL, MOTOR_MAX_INTEGRAL);
 8001e3e:	4a1d      	ldr	r2, [pc, #116]	@ (8001eb4 <Tracker_Init+0x98>)
 8001e40:	491d      	ldr	r1, [pc, #116]	@ (8001eb8 <Tracker_Init+0x9c>)
 8001e42:	4819      	ldr	r0, [pc, #100]	@ (8001ea8 <Tracker_Init+0x8c>)
 8001e44:	f7ff fcf7 	bl	8001836 <PID_SetIntegralLimits>

    /* PID -  */
    PID_Init(&motor_right_pid, MOTOR_KP, MOTOR_KI, MOTOR_KD, MOTOR_DT);
 8001e48:	4b14      	ldr	r3, [pc, #80]	@ (8001e9c <Tracker_Init+0x80>)
 8001e4a:	9300      	str	r3, [sp, #0]
 8001e4c:	4b14      	ldr	r3, [pc, #80]	@ (8001ea0 <Tracker_Init+0x84>)
 8001e4e:	4a15      	ldr	r2, [pc, #84]	@ (8001ea4 <Tracker_Init+0x88>)
 8001e50:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8001e54:	4819      	ldr	r0, [pc, #100]	@ (8001ebc <Tracker_Init+0xa0>)
 8001e56:	f7ff fca1 	bl	800179c <PID_Init>
    PID_SetOutputLimits(&motor_right_pid, MOTOR_MIN_OUTPUT, MOTOR_MAX_OUTPUT);
 8001e5a:	4a14      	ldr	r2, [pc, #80]	@ (8001eac <Tracker_Init+0x90>)
 8001e5c:	4914      	ldr	r1, [pc, #80]	@ (8001eb0 <Tracker_Init+0x94>)
 8001e5e:	4817      	ldr	r0, [pc, #92]	@ (8001ebc <Tracker_Init+0xa0>)
 8001e60:	f7ff fcd8 	bl	8001814 <PID_SetOutputLimits>
    PID_SetIntegralLimits(&motor_right_pid, MOTOR_MIN_INTEGRAL, MOTOR_MAX_INTEGRAL);
 8001e64:	4a13      	ldr	r2, [pc, #76]	@ (8001eb4 <Tracker_Init+0x98>)
 8001e66:	4914      	ldr	r1, [pc, #80]	@ (8001eb8 <Tracker_Init+0x9c>)
 8001e68:	4814      	ldr	r0, [pc, #80]	@ (8001ebc <Tracker_Init+0xa0>)
 8001e6a:	f7ff fce4 	bl	8001836 <PID_SetIntegralLimits>

    /* PID */
    PID_Init(&direction_pid, 2.0f, 0.05f, 0.1f, 0.01f);
 8001e6e:	4b0b      	ldr	r3, [pc, #44]	@ (8001e9c <Tracker_Init+0x80>)
 8001e70:	9300      	str	r3, [sp, #0]
 8001e72:	4b13      	ldr	r3, [pc, #76]	@ (8001ec0 <Tracker_Init+0xa4>)
 8001e74:	4a13      	ldr	r2, [pc, #76]	@ (8001ec4 <Tracker_Init+0xa8>)
 8001e76:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8001e7a:	4813      	ldr	r0, [pc, #76]	@ (8001ec8 <Tracker_Init+0xac>)
 8001e7c:	f7ff fc8e 	bl	800179c <PID_Init>
    PID_SetOutputLimits(&direction_pid, 3000.0f, 3000.0f);
 8001e80:	4a12      	ldr	r2, [pc, #72]	@ (8001ecc <Tracker_Init+0xb0>)
 8001e82:	4912      	ldr	r1, [pc, #72]	@ (8001ecc <Tracker_Init+0xb0>)
 8001e84:	4810      	ldr	r0, [pc, #64]	@ (8001ec8 <Tracker_Init+0xac>)
 8001e86:	f7ff fcc5 	bl	8001814 <PID_SetOutputLimits>
    PID_SetIntegralLimits(&direction_pid, -100.0f, 100.0f);
 8001e8a:	4a0a      	ldr	r2, [pc, #40]	@ (8001eb4 <Tracker_Init+0x98>)
 8001e8c:	4910      	ldr	r1, [pc, #64]	@ (8001ed0 <Tracker_Init+0xb4>)
 8001e8e:	480e      	ldr	r0, [pc, #56]	@ (8001ec8 <Tracker_Init+0xac>)
 8001e90:	f7ff fcd1 	bl	8001836 <PID_SetIntegralLimits>
}
 8001e94:	bf00      	nop
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bd80      	pop	{r7, pc}
 8001e9a:	bf00      	nop
 8001e9c:	3c23d70a 	.word	0x3c23d70a
 8001ea0:	3cbc6a7f 	.word	0x3cbc6a7f
 8001ea4:	41aa6666 	.word	0x41aa6666
 8001ea8:	20000acc 	.word	0x20000acc
 8001eac:	447a0000 	.word	0x447a0000
 8001eb0:	c47a0000 	.word	0xc47a0000
 8001eb4:	42c80000 	.word	0x42c80000
 8001eb8:	c2700000 	.word	0xc2700000
 8001ebc:	20000afc 	.word	0x20000afc
 8001ec0:	3dcccccd 	.word	0x3dcccccd
 8001ec4:	3d4ccccd 	.word	0x3d4ccccd
 8001ec8:	20000b2c 	.word	0x20000b2c
 8001ecc:	453b8000 	.word	0x453b8000
 8001ed0:	c2c80000 	.word	0xc2c80000

08001ed4 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001ed8:	4b11      	ldr	r3, [pc, #68]	@ (8001f20 <MX_USART1_UART_Init+0x4c>)
 8001eda:	4a12      	ldr	r2, [pc, #72]	@ (8001f24 <MX_USART1_UART_Init+0x50>)
 8001edc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001ede:	4b10      	ldr	r3, [pc, #64]	@ (8001f20 <MX_USART1_UART_Init+0x4c>)
 8001ee0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001ee4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001ee6:	4b0e      	ldr	r3, [pc, #56]	@ (8001f20 <MX_USART1_UART_Init+0x4c>)
 8001ee8:	2200      	movs	r2, #0
 8001eea:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001eec:	4b0c      	ldr	r3, [pc, #48]	@ (8001f20 <MX_USART1_UART_Init+0x4c>)
 8001eee:	2200      	movs	r2, #0
 8001ef0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001ef2:	4b0b      	ldr	r3, [pc, #44]	@ (8001f20 <MX_USART1_UART_Init+0x4c>)
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001ef8:	4b09      	ldr	r3, [pc, #36]	@ (8001f20 <MX_USART1_UART_Init+0x4c>)
 8001efa:	220c      	movs	r2, #12
 8001efc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001efe:	4b08      	ldr	r3, [pc, #32]	@ (8001f20 <MX_USART1_UART_Init+0x4c>)
 8001f00:	2200      	movs	r2, #0
 8001f02:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f04:	4b06      	ldr	r3, [pc, #24]	@ (8001f20 <MX_USART1_UART_Init+0x4c>)
 8001f06:	2200      	movs	r2, #0
 8001f08:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001f0a:	4805      	ldr	r0, [pc, #20]	@ (8001f20 <MX_USART1_UART_Init+0x4c>)
 8001f0c:	f002 fff3 	bl	8004ef6 <HAL_UART_Init>
 8001f10:	4603      	mov	r3, r0
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d001      	beq.n	8001f1a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001f16:	f7fe ff18 	bl	8000d4a <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001f1a:	bf00      	nop
 8001f1c:	bd80      	pop	{r7, pc}
 8001f1e:	bf00      	nop
 8001f20:	20000b5c 	.word	0x20000b5c
 8001f24:	40013800 	.word	0x40013800

08001f28 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b08a      	sub	sp, #40	@ 0x28
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f30:	f107 0314 	add.w	r3, r7, #20
 8001f34:	2200      	movs	r2, #0
 8001f36:	601a      	str	r2, [r3, #0]
 8001f38:	605a      	str	r2, [r3, #4]
 8001f3a:	609a      	str	r2, [r3, #8]
 8001f3c:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	4a22      	ldr	r2, [pc, #136]	@ (8001fcc <HAL_UART_MspInit+0xa4>)
 8001f44:	4293      	cmp	r3, r2
 8001f46:	d13d      	bne.n	8001fc4 <HAL_UART_MspInit+0x9c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001f48:	4b21      	ldr	r3, [pc, #132]	@ (8001fd0 <HAL_UART_MspInit+0xa8>)
 8001f4a:	699b      	ldr	r3, [r3, #24]
 8001f4c:	4a20      	ldr	r2, [pc, #128]	@ (8001fd0 <HAL_UART_MspInit+0xa8>)
 8001f4e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f52:	6193      	str	r3, [r2, #24]
 8001f54:	4b1e      	ldr	r3, [pc, #120]	@ (8001fd0 <HAL_UART_MspInit+0xa8>)
 8001f56:	699b      	ldr	r3, [r3, #24]
 8001f58:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f5c:	613b      	str	r3, [r7, #16]
 8001f5e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f60:	4b1b      	ldr	r3, [pc, #108]	@ (8001fd0 <HAL_UART_MspInit+0xa8>)
 8001f62:	699b      	ldr	r3, [r3, #24]
 8001f64:	4a1a      	ldr	r2, [pc, #104]	@ (8001fd0 <HAL_UART_MspInit+0xa8>)
 8001f66:	f043 0308 	orr.w	r3, r3, #8
 8001f6a:	6193      	str	r3, [r2, #24]
 8001f6c:	4b18      	ldr	r3, [pc, #96]	@ (8001fd0 <HAL_UART_MspInit+0xa8>)
 8001f6e:	699b      	ldr	r3, [r3, #24]
 8001f70:	f003 0308 	and.w	r3, r3, #8
 8001f74:	60fb      	str	r3, [r7, #12]
 8001f76:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001f78:	2340      	movs	r3, #64	@ 0x40
 8001f7a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f7c:	2302      	movs	r3, #2
 8001f7e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f80:	2303      	movs	r3, #3
 8001f82:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f84:	f107 0314 	add.w	r3, r7, #20
 8001f88:	4619      	mov	r1, r3
 8001f8a:	4812      	ldr	r0, [pc, #72]	@ (8001fd4 <HAL_UART_MspInit+0xac>)
 8001f8c:	f000 fd52 	bl	8002a34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001f90:	2380      	movs	r3, #128	@ 0x80
 8001f92:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f94:	2300      	movs	r3, #0
 8001f96:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f98:	2300      	movs	r3, #0
 8001f9a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f9c:	f107 0314 	add.w	r3, r7, #20
 8001fa0:	4619      	mov	r1, r3
 8001fa2:	480c      	ldr	r0, [pc, #48]	@ (8001fd4 <HAL_UART_MspInit+0xac>)
 8001fa4:	f000 fd46 	bl	8002a34 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART1_ENABLE();
 8001fa8:	4b0b      	ldr	r3, [pc, #44]	@ (8001fd8 <HAL_UART_MspInit+0xb0>)
 8001faa:	685b      	ldr	r3, [r3, #4]
 8001fac:	627b      	str	r3, [r7, #36]	@ 0x24
 8001fae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fb0:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8001fb4:	627b      	str	r3, [r7, #36]	@ 0x24
 8001fb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fb8:	f043 0304 	orr.w	r3, r3, #4
 8001fbc:	627b      	str	r3, [r7, #36]	@ 0x24
 8001fbe:	4a06      	ldr	r2, [pc, #24]	@ (8001fd8 <HAL_UART_MspInit+0xb0>)
 8001fc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fc2:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001fc4:	bf00      	nop
 8001fc6:	3728      	adds	r7, #40	@ 0x28
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	bd80      	pop	{r7, pc}
 8001fcc:	40013800 	.word	0x40013800
 8001fd0:	40021000 	.word	0x40021000
 8001fd4:	40010c00 	.word	0x40010c00
 8001fd8:	40010000 	.word	0x40010000

08001fdc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001fdc:	f7ff fcda 	bl	8001994 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001fe0:	480b      	ldr	r0, [pc, #44]	@ (8002010 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001fe2:	490c      	ldr	r1, [pc, #48]	@ (8002014 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001fe4:	4a0c      	ldr	r2, [pc, #48]	@ (8002018 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001fe6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001fe8:	e002      	b.n	8001ff0 <LoopCopyDataInit>

08001fea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001fea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001fec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001fee:	3304      	adds	r3, #4

08001ff0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ff0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ff2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ff4:	d3f9      	bcc.n	8001fea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ff6:	4a09      	ldr	r2, [pc, #36]	@ (800201c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001ff8:	4c09      	ldr	r4, [pc, #36]	@ (8002020 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001ffa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ffc:	e001      	b.n	8002002 <LoopFillZerobss>

08001ffe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ffe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002000:	3204      	adds	r2, #4

08002002 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002002:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002004:	d3fb      	bcc.n	8001ffe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002006:	f003 f885 	bl	8005114 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800200a:	f7fe fe05 	bl	8000c18 <main>
  bx lr
 800200e:	4770      	bx	lr
  ldr r0, =_sdata
 8002010:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002014:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8002018:	08005e30 	.word	0x08005e30
  ldr r2, =_sbss
 800201c:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8002020:	20000cf0 	.word	0x20000cf0

08002024 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002024:	e7fe      	b.n	8002024 <ADC1_2_IRQHandler>
	...

08002028 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800202c:	4b08      	ldr	r3, [pc, #32]	@ (8002050 <HAL_Init+0x28>)
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	4a07      	ldr	r2, [pc, #28]	@ (8002050 <HAL_Init+0x28>)
 8002032:	f043 0310 	orr.w	r3, r3, #16
 8002036:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002038:	2003      	movs	r0, #3
 800203a:	f000 fb59 	bl	80026f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800203e:	200f      	movs	r0, #15
 8002040:	f000 f808 	bl	8002054 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002044:	f7ff fc08 	bl	8001858 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002048:	2300      	movs	r3, #0
}
 800204a:	4618      	mov	r0, r3
 800204c:	bd80      	pop	{r7, pc}
 800204e:	bf00      	nop
 8002050:	40022000 	.word	0x40022000

08002054 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b082      	sub	sp, #8
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800205c:	4b12      	ldr	r3, [pc, #72]	@ (80020a8 <HAL_InitTick+0x54>)
 800205e:	681a      	ldr	r2, [r3, #0]
 8002060:	4b12      	ldr	r3, [pc, #72]	@ (80020ac <HAL_InitTick+0x58>)
 8002062:	781b      	ldrb	r3, [r3, #0]
 8002064:	4619      	mov	r1, r3
 8002066:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800206a:	fbb3 f3f1 	udiv	r3, r3, r1
 800206e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002072:	4618      	mov	r0, r3
 8002074:	f000 fb71 	bl	800275a <HAL_SYSTICK_Config>
 8002078:	4603      	mov	r3, r0
 800207a:	2b00      	cmp	r3, #0
 800207c:	d001      	beq.n	8002082 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800207e:	2301      	movs	r3, #1
 8002080:	e00e      	b.n	80020a0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	2b0f      	cmp	r3, #15
 8002086:	d80a      	bhi.n	800209e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002088:	2200      	movs	r2, #0
 800208a:	6879      	ldr	r1, [r7, #4]
 800208c:	f04f 30ff 	mov.w	r0, #4294967295
 8002090:	f000 fb39 	bl	8002706 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002094:	4a06      	ldr	r2, [pc, #24]	@ (80020b0 <HAL_InitTick+0x5c>)
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800209a:	2300      	movs	r3, #0
 800209c:	e000      	b.n	80020a0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800209e:	2301      	movs	r3, #1
}
 80020a0:	4618      	mov	r0, r3
 80020a2:	3708      	adds	r7, #8
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bd80      	pop	{r7, pc}
 80020a8:	20000000 	.word	0x20000000
 80020ac:	20000008 	.word	0x20000008
 80020b0:	20000004 	.word	0x20000004

080020b4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80020b4:	b480      	push	{r7}
 80020b6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80020b8:	4b05      	ldr	r3, [pc, #20]	@ (80020d0 <HAL_IncTick+0x1c>)
 80020ba:	781b      	ldrb	r3, [r3, #0]
 80020bc:	461a      	mov	r2, r3
 80020be:	4b05      	ldr	r3, [pc, #20]	@ (80020d4 <HAL_IncTick+0x20>)
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	4413      	add	r3, r2
 80020c4:	4a03      	ldr	r2, [pc, #12]	@ (80020d4 <HAL_IncTick+0x20>)
 80020c6:	6013      	str	r3, [r2, #0]
}
 80020c8:	bf00      	nop
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bc80      	pop	{r7}
 80020ce:	4770      	bx	lr
 80020d0:	20000008 	.word	0x20000008
 80020d4:	20000ba4 	.word	0x20000ba4

080020d8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020d8:	b480      	push	{r7}
 80020da:	af00      	add	r7, sp, #0
  return uwTick;
 80020dc:	4b02      	ldr	r3, [pc, #8]	@ (80020e8 <HAL_GetTick+0x10>)
 80020de:	681b      	ldr	r3, [r3, #0]
}
 80020e0:	4618      	mov	r0, r3
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bc80      	pop	{r7}
 80020e6:	4770      	bx	lr
 80020e8:	20000ba4 	.word	0x20000ba4

080020ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b084      	sub	sp, #16
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80020f4:	f7ff fff0 	bl	80020d8 <HAL_GetTick>
 80020f8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002104:	d005      	beq.n	8002112 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002106:	4b0a      	ldr	r3, [pc, #40]	@ (8002130 <HAL_Delay+0x44>)
 8002108:	781b      	ldrb	r3, [r3, #0]
 800210a:	461a      	mov	r2, r3
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	4413      	add	r3, r2
 8002110:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002112:	bf00      	nop
 8002114:	f7ff ffe0 	bl	80020d8 <HAL_GetTick>
 8002118:	4602      	mov	r2, r0
 800211a:	68bb      	ldr	r3, [r7, #8]
 800211c:	1ad3      	subs	r3, r2, r3
 800211e:	68fa      	ldr	r2, [r7, #12]
 8002120:	429a      	cmp	r2, r3
 8002122:	d8f7      	bhi.n	8002114 <HAL_Delay+0x28>
  {
  }
}
 8002124:	bf00      	nop
 8002126:	bf00      	nop
 8002128:	3710      	adds	r7, #16
 800212a:	46bd      	mov	sp, r7
 800212c:	bd80      	pop	{r7, pc}
 800212e:	bf00      	nop
 8002130:	20000008 	.word	0x20000008

08002134 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b086      	sub	sp, #24
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800213c:	2300      	movs	r3, #0
 800213e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002140:	2300      	movs	r3, #0
 8002142:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002144:	2300      	movs	r3, #0
 8002146:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002148:	2300      	movs	r3, #0
 800214a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	2b00      	cmp	r3, #0
 8002150:	d101      	bne.n	8002156 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002152:	2301      	movs	r3, #1
 8002154:	e0be      	b.n	80022d4 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	689b      	ldr	r3, [r3, #8]
 800215a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002160:	2b00      	cmp	r3, #0
 8002162:	d109      	bne.n	8002178 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	2200      	movs	r2, #0
 8002168:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	2200      	movs	r2, #0
 800216e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002172:	6878      	ldr	r0, [r7, #4]
 8002174:	f7fe fb74 	bl	8000860 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002178:	6878      	ldr	r0, [r7, #4]
 800217a:	f000 f9ab 	bl	80024d4 <ADC_ConversionStop_Disable>
 800217e:	4603      	mov	r3, r0
 8002180:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002186:	f003 0310 	and.w	r3, r3, #16
 800218a:	2b00      	cmp	r3, #0
 800218c:	f040 8099 	bne.w	80022c2 <HAL_ADC_Init+0x18e>
 8002190:	7dfb      	ldrb	r3, [r7, #23]
 8002192:	2b00      	cmp	r3, #0
 8002194:	f040 8095 	bne.w	80022c2 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800219c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80021a0:	f023 0302 	bic.w	r3, r3, #2
 80021a4:	f043 0202 	orr.w	r2, r3, #2
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80021b4:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	7b1b      	ldrb	r3, [r3, #12]
 80021ba:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80021bc:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80021be:	68ba      	ldr	r2, [r7, #8]
 80021c0:	4313      	orrs	r3, r2
 80021c2:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	689b      	ldr	r3, [r3, #8]
 80021c8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80021cc:	d003      	beq.n	80021d6 <HAL_ADC_Init+0xa2>
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	689b      	ldr	r3, [r3, #8]
 80021d2:	2b01      	cmp	r3, #1
 80021d4:	d102      	bne.n	80021dc <HAL_ADC_Init+0xa8>
 80021d6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80021da:	e000      	b.n	80021de <HAL_ADC_Init+0xaa>
 80021dc:	2300      	movs	r3, #0
 80021de:	693a      	ldr	r2, [r7, #16]
 80021e0:	4313      	orrs	r3, r2
 80021e2:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	7d1b      	ldrb	r3, [r3, #20]
 80021e8:	2b01      	cmp	r3, #1
 80021ea:	d119      	bne.n	8002220 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	7b1b      	ldrb	r3, [r3, #12]
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d109      	bne.n	8002208 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	699b      	ldr	r3, [r3, #24]
 80021f8:	3b01      	subs	r3, #1
 80021fa:	035a      	lsls	r2, r3, #13
 80021fc:	693b      	ldr	r3, [r7, #16]
 80021fe:	4313      	orrs	r3, r2
 8002200:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002204:	613b      	str	r3, [r7, #16]
 8002206:	e00b      	b.n	8002220 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800220c:	f043 0220 	orr.w	r2, r3, #32
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002218:	f043 0201 	orr.w	r2, r3, #1
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	685b      	ldr	r3, [r3, #4]
 8002226:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	693a      	ldr	r2, [r7, #16]
 8002230:	430a      	orrs	r2, r1
 8002232:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	689a      	ldr	r2, [r3, #8]
 800223a:	4b28      	ldr	r3, [pc, #160]	@ (80022dc <HAL_ADC_Init+0x1a8>)
 800223c:	4013      	ands	r3, r2
 800223e:	687a      	ldr	r2, [r7, #4]
 8002240:	6812      	ldr	r2, [r2, #0]
 8002242:	68b9      	ldr	r1, [r7, #8]
 8002244:	430b      	orrs	r3, r1
 8002246:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	689b      	ldr	r3, [r3, #8]
 800224c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002250:	d003      	beq.n	800225a <HAL_ADC_Init+0x126>
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	689b      	ldr	r3, [r3, #8]
 8002256:	2b01      	cmp	r3, #1
 8002258:	d104      	bne.n	8002264 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	691b      	ldr	r3, [r3, #16]
 800225e:	3b01      	subs	r3, #1
 8002260:	051b      	lsls	r3, r3, #20
 8002262:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800226a:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	68fa      	ldr	r2, [r7, #12]
 8002274:	430a      	orrs	r2, r1
 8002276:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	689a      	ldr	r2, [r3, #8]
 800227e:	4b18      	ldr	r3, [pc, #96]	@ (80022e0 <HAL_ADC_Init+0x1ac>)
 8002280:	4013      	ands	r3, r2
 8002282:	68ba      	ldr	r2, [r7, #8]
 8002284:	429a      	cmp	r2, r3
 8002286:	d10b      	bne.n	80022a0 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	2200      	movs	r2, #0
 800228c:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002292:	f023 0303 	bic.w	r3, r3, #3
 8002296:	f043 0201 	orr.w	r2, r3, #1
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800229e:	e018      	b.n	80022d2 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022a4:	f023 0312 	bic.w	r3, r3, #18
 80022a8:	f043 0210 	orr.w	r2, r3, #16
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022b4:	f043 0201 	orr.w	r2, r3, #1
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80022bc:	2301      	movs	r3, #1
 80022be:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80022c0:	e007      	b.n	80022d2 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022c6:	f043 0210 	orr.w	r2, r3, #16
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 80022ce:	2301      	movs	r3, #1
 80022d0:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80022d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80022d4:	4618      	mov	r0, r3
 80022d6:	3718      	adds	r7, #24
 80022d8:	46bd      	mov	sp, r7
 80022da:	bd80      	pop	{r7, pc}
 80022dc:	ffe1f7fd 	.word	0xffe1f7fd
 80022e0:	ff1f0efe 	.word	0xff1f0efe

080022e4 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80022e4:	b480      	push	{r7}
 80022e6:	b085      	sub	sp, #20
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
 80022ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80022ee:	2300      	movs	r3, #0
 80022f0:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80022f2:	2300      	movs	r3, #0
 80022f4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80022fc:	2b01      	cmp	r3, #1
 80022fe:	d101      	bne.n	8002304 <HAL_ADC_ConfigChannel+0x20>
 8002300:	2302      	movs	r3, #2
 8002302:	e0dc      	b.n	80024be <HAL_ADC_ConfigChannel+0x1da>
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	2201      	movs	r2, #1
 8002308:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	685b      	ldr	r3, [r3, #4]
 8002310:	2b06      	cmp	r3, #6
 8002312:	d81c      	bhi.n	800234e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800231a:	683b      	ldr	r3, [r7, #0]
 800231c:	685a      	ldr	r2, [r3, #4]
 800231e:	4613      	mov	r3, r2
 8002320:	009b      	lsls	r3, r3, #2
 8002322:	4413      	add	r3, r2
 8002324:	3b05      	subs	r3, #5
 8002326:	221f      	movs	r2, #31
 8002328:	fa02 f303 	lsl.w	r3, r2, r3
 800232c:	43db      	mvns	r3, r3
 800232e:	4019      	ands	r1, r3
 8002330:	683b      	ldr	r3, [r7, #0]
 8002332:	6818      	ldr	r0, [r3, #0]
 8002334:	683b      	ldr	r3, [r7, #0]
 8002336:	685a      	ldr	r2, [r3, #4]
 8002338:	4613      	mov	r3, r2
 800233a:	009b      	lsls	r3, r3, #2
 800233c:	4413      	add	r3, r2
 800233e:	3b05      	subs	r3, #5
 8002340:	fa00 f203 	lsl.w	r2, r0, r3
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	430a      	orrs	r2, r1
 800234a:	635a      	str	r2, [r3, #52]	@ 0x34
 800234c:	e03c      	b.n	80023c8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800234e:	683b      	ldr	r3, [r7, #0]
 8002350:	685b      	ldr	r3, [r3, #4]
 8002352:	2b0c      	cmp	r3, #12
 8002354:	d81c      	bhi.n	8002390 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	685a      	ldr	r2, [r3, #4]
 8002360:	4613      	mov	r3, r2
 8002362:	009b      	lsls	r3, r3, #2
 8002364:	4413      	add	r3, r2
 8002366:	3b23      	subs	r3, #35	@ 0x23
 8002368:	221f      	movs	r2, #31
 800236a:	fa02 f303 	lsl.w	r3, r2, r3
 800236e:	43db      	mvns	r3, r3
 8002370:	4019      	ands	r1, r3
 8002372:	683b      	ldr	r3, [r7, #0]
 8002374:	6818      	ldr	r0, [r3, #0]
 8002376:	683b      	ldr	r3, [r7, #0]
 8002378:	685a      	ldr	r2, [r3, #4]
 800237a:	4613      	mov	r3, r2
 800237c:	009b      	lsls	r3, r3, #2
 800237e:	4413      	add	r3, r2
 8002380:	3b23      	subs	r3, #35	@ 0x23
 8002382:	fa00 f203 	lsl.w	r2, r0, r3
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	430a      	orrs	r2, r1
 800238c:	631a      	str	r2, [r3, #48]	@ 0x30
 800238e:	e01b      	b.n	80023c8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002396:	683b      	ldr	r3, [r7, #0]
 8002398:	685a      	ldr	r2, [r3, #4]
 800239a:	4613      	mov	r3, r2
 800239c:	009b      	lsls	r3, r3, #2
 800239e:	4413      	add	r3, r2
 80023a0:	3b41      	subs	r3, #65	@ 0x41
 80023a2:	221f      	movs	r2, #31
 80023a4:	fa02 f303 	lsl.w	r3, r2, r3
 80023a8:	43db      	mvns	r3, r3
 80023aa:	4019      	ands	r1, r3
 80023ac:	683b      	ldr	r3, [r7, #0]
 80023ae:	6818      	ldr	r0, [r3, #0]
 80023b0:	683b      	ldr	r3, [r7, #0]
 80023b2:	685a      	ldr	r2, [r3, #4]
 80023b4:	4613      	mov	r3, r2
 80023b6:	009b      	lsls	r3, r3, #2
 80023b8:	4413      	add	r3, r2
 80023ba:	3b41      	subs	r3, #65	@ 0x41
 80023bc:	fa00 f203 	lsl.w	r2, r0, r3
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	430a      	orrs	r2, r1
 80023c6:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	2b09      	cmp	r3, #9
 80023ce:	d91c      	bls.n	800240a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	68d9      	ldr	r1, [r3, #12]
 80023d6:	683b      	ldr	r3, [r7, #0]
 80023d8:	681a      	ldr	r2, [r3, #0]
 80023da:	4613      	mov	r3, r2
 80023dc:	005b      	lsls	r3, r3, #1
 80023de:	4413      	add	r3, r2
 80023e0:	3b1e      	subs	r3, #30
 80023e2:	2207      	movs	r2, #7
 80023e4:	fa02 f303 	lsl.w	r3, r2, r3
 80023e8:	43db      	mvns	r3, r3
 80023ea:	4019      	ands	r1, r3
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	6898      	ldr	r0, [r3, #8]
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	681a      	ldr	r2, [r3, #0]
 80023f4:	4613      	mov	r3, r2
 80023f6:	005b      	lsls	r3, r3, #1
 80023f8:	4413      	add	r3, r2
 80023fa:	3b1e      	subs	r3, #30
 80023fc:	fa00 f203 	lsl.w	r2, r0, r3
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	430a      	orrs	r2, r1
 8002406:	60da      	str	r2, [r3, #12]
 8002408:	e019      	b.n	800243e <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	6919      	ldr	r1, [r3, #16]
 8002410:	683b      	ldr	r3, [r7, #0]
 8002412:	681a      	ldr	r2, [r3, #0]
 8002414:	4613      	mov	r3, r2
 8002416:	005b      	lsls	r3, r3, #1
 8002418:	4413      	add	r3, r2
 800241a:	2207      	movs	r2, #7
 800241c:	fa02 f303 	lsl.w	r3, r2, r3
 8002420:	43db      	mvns	r3, r3
 8002422:	4019      	ands	r1, r3
 8002424:	683b      	ldr	r3, [r7, #0]
 8002426:	6898      	ldr	r0, [r3, #8]
 8002428:	683b      	ldr	r3, [r7, #0]
 800242a:	681a      	ldr	r2, [r3, #0]
 800242c:	4613      	mov	r3, r2
 800242e:	005b      	lsls	r3, r3, #1
 8002430:	4413      	add	r3, r2
 8002432:	fa00 f203 	lsl.w	r2, r0, r3
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	430a      	orrs	r2, r1
 800243c:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800243e:	683b      	ldr	r3, [r7, #0]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	2b10      	cmp	r3, #16
 8002444:	d003      	beq.n	800244e <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800244a:	2b11      	cmp	r3, #17
 800244c:	d132      	bne.n	80024b4 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	4a1d      	ldr	r2, [pc, #116]	@ (80024c8 <HAL_ADC_ConfigChannel+0x1e4>)
 8002454:	4293      	cmp	r3, r2
 8002456:	d125      	bne.n	80024a4 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	689b      	ldr	r3, [r3, #8]
 800245e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002462:	2b00      	cmp	r3, #0
 8002464:	d126      	bne.n	80024b4 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	689a      	ldr	r2, [r3, #8]
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8002474:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	2b10      	cmp	r3, #16
 800247c:	d11a      	bne.n	80024b4 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800247e:	4b13      	ldr	r3, [pc, #76]	@ (80024cc <HAL_ADC_ConfigChannel+0x1e8>)
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	4a13      	ldr	r2, [pc, #76]	@ (80024d0 <HAL_ADC_ConfigChannel+0x1ec>)
 8002484:	fba2 2303 	umull	r2, r3, r2, r3
 8002488:	0c9a      	lsrs	r2, r3, #18
 800248a:	4613      	mov	r3, r2
 800248c:	009b      	lsls	r3, r3, #2
 800248e:	4413      	add	r3, r2
 8002490:	005b      	lsls	r3, r3, #1
 8002492:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002494:	e002      	b.n	800249c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002496:	68bb      	ldr	r3, [r7, #8]
 8002498:	3b01      	subs	r3, #1
 800249a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800249c:	68bb      	ldr	r3, [r7, #8]
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d1f9      	bne.n	8002496 <HAL_ADC_ConfigChannel+0x1b2>
 80024a2:	e007      	b.n	80024b4 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024a8:	f043 0220 	orr.w	r2, r3, #32
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 80024b0:	2301      	movs	r3, #1
 80024b2:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	2200      	movs	r2, #0
 80024b8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80024bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80024be:	4618      	mov	r0, r3
 80024c0:	3714      	adds	r7, #20
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bc80      	pop	{r7}
 80024c6:	4770      	bx	lr
 80024c8:	40012400 	.word	0x40012400
 80024cc:	20000000 	.word	0x20000000
 80024d0:	431bde83 	.word	0x431bde83

080024d4 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b084      	sub	sp, #16
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80024dc:	2300      	movs	r3, #0
 80024de:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	689b      	ldr	r3, [r3, #8]
 80024e6:	f003 0301 	and.w	r3, r3, #1
 80024ea:	2b01      	cmp	r3, #1
 80024ec:	d12e      	bne.n	800254c <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	689a      	ldr	r2, [r3, #8]
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f022 0201 	bic.w	r2, r2, #1
 80024fc:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80024fe:	f7ff fdeb 	bl	80020d8 <HAL_GetTick>
 8002502:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002504:	e01b      	b.n	800253e <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002506:	f7ff fde7 	bl	80020d8 <HAL_GetTick>
 800250a:	4602      	mov	r2, r0
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	1ad3      	subs	r3, r2, r3
 8002510:	2b02      	cmp	r3, #2
 8002512:	d914      	bls.n	800253e <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	689b      	ldr	r3, [r3, #8]
 800251a:	f003 0301 	and.w	r3, r3, #1
 800251e:	2b01      	cmp	r3, #1
 8002520:	d10d      	bne.n	800253e <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002526:	f043 0210 	orr.w	r2, r3, #16
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002532:	f043 0201 	orr.w	r2, r3, #1
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 800253a:	2301      	movs	r3, #1
 800253c:	e007      	b.n	800254e <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	689b      	ldr	r3, [r3, #8]
 8002544:	f003 0301 	and.w	r3, r3, #1
 8002548:	2b01      	cmp	r3, #1
 800254a:	d0dc      	beq.n	8002506 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800254c:	2300      	movs	r3, #0
}
 800254e:	4618      	mov	r0, r3
 8002550:	3710      	adds	r7, #16
 8002552:	46bd      	mov	sp, r7
 8002554:	bd80      	pop	{r7, pc}
	...

08002558 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002558:	b480      	push	{r7}
 800255a:	b085      	sub	sp, #20
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	f003 0307 	and.w	r3, r3, #7
 8002566:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002568:	4b0c      	ldr	r3, [pc, #48]	@ (800259c <__NVIC_SetPriorityGrouping+0x44>)
 800256a:	68db      	ldr	r3, [r3, #12]
 800256c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800256e:	68ba      	ldr	r2, [r7, #8]
 8002570:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002574:	4013      	ands	r3, r2
 8002576:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800257c:	68bb      	ldr	r3, [r7, #8]
 800257e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002580:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002584:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002588:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800258a:	4a04      	ldr	r2, [pc, #16]	@ (800259c <__NVIC_SetPriorityGrouping+0x44>)
 800258c:	68bb      	ldr	r3, [r7, #8]
 800258e:	60d3      	str	r3, [r2, #12]
}
 8002590:	bf00      	nop
 8002592:	3714      	adds	r7, #20
 8002594:	46bd      	mov	sp, r7
 8002596:	bc80      	pop	{r7}
 8002598:	4770      	bx	lr
 800259a:	bf00      	nop
 800259c:	e000ed00 	.word	0xe000ed00

080025a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80025a0:	b480      	push	{r7}
 80025a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80025a4:	4b04      	ldr	r3, [pc, #16]	@ (80025b8 <__NVIC_GetPriorityGrouping+0x18>)
 80025a6:	68db      	ldr	r3, [r3, #12]
 80025a8:	0a1b      	lsrs	r3, r3, #8
 80025aa:	f003 0307 	and.w	r3, r3, #7
}
 80025ae:	4618      	mov	r0, r3
 80025b0:	46bd      	mov	sp, r7
 80025b2:	bc80      	pop	{r7}
 80025b4:	4770      	bx	lr
 80025b6:	bf00      	nop
 80025b8:	e000ed00 	.word	0xe000ed00

080025bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025bc:	b480      	push	{r7}
 80025be:	b083      	sub	sp, #12
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	4603      	mov	r3, r0
 80025c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	db0b      	blt.n	80025e6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80025ce:	79fb      	ldrb	r3, [r7, #7]
 80025d0:	f003 021f 	and.w	r2, r3, #31
 80025d4:	4906      	ldr	r1, [pc, #24]	@ (80025f0 <__NVIC_EnableIRQ+0x34>)
 80025d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025da:	095b      	lsrs	r3, r3, #5
 80025dc:	2001      	movs	r0, #1
 80025de:	fa00 f202 	lsl.w	r2, r0, r2
 80025e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80025e6:	bf00      	nop
 80025e8:	370c      	adds	r7, #12
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bc80      	pop	{r7}
 80025ee:	4770      	bx	lr
 80025f0:	e000e100 	.word	0xe000e100

080025f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80025f4:	b480      	push	{r7}
 80025f6:	b083      	sub	sp, #12
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	4603      	mov	r3, r0
 80025fc:	6039      	str	r1, [r7, #0]
 80025fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002600:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002604:	2b00      	cmp	r3, #0
 8002606:	db0a      	blt.n	800261e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	b2da      	uxtb	r2, r3
 800260c:	490c      	ldr	r1, [pc, #48]	@ (8002640 <__NVIC_SetPriority+0x4c>)
 800260e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002612:	0112      	lsls	r2, r2, #4
 8002614:	b2d2      	uxtb	r2, r2
 8002616:	440b      	add	r3, r1
 8002618:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800261c:	e00a      	b.n	8002634 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800261e:	683b      	ldr	r3, [r7, #0]
 8002620:	b2da      	uxtb	r2, r3
 8002622:	4908      	ldr	r1, [pc, #32]	@ (8002644 <__NVIC_SetPriority+0x50>)
 8002624:	79fb      	ldrb	r3, [r7, #7]
 8002626:	f003 030f 	and.w	r3, r3, #15
 800262a:	3b04      	subs	r3, #4
 800262c:	0112      	lsls	r2, r2, #4
 800262e:	b2d2      	uxtb	r2, r2
 8002630:	440b      	add	r3, r1
 8002632:	761a      	strb	r2, [r3, #24]
}
 8002634:	bf00      	nop
 8002636:	370c      	adds	r7, #12
 8002638:	46bd      	mov	sp, r7
 800263a:	bc80      	pop	{r7}
 800263c:	4770      	bx	lr
 800263e:	bf00      	nop
 8002640:	e000e100 	.word	0xe000e100
 8002644:	e000ed00 	.word	0xe000ed00

08002648 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002648:	b480      	push	{r7}
 800264a:	b089      	sub	sp, #36	@ 0x24
 800264c:	af00      	add	r7, sp, #0
 800264e:	60f8      	str	r0, [r7, #12]
 8002650:	60b9      	str	r1, [r7, #8]
 8002652:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	f003 0307 	and.w	r3, r3, #7
 800265a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800265c:	69fb      	ldr	r3, [r7, #28]
 800265e:	f1c3 0307 	rsb	r3, r3, #7
 8002662:	2b04      	cmp	r3, #4
 8002664:	bf28      	it	cs
 8002666:	2304      	movcs	r3, #4
 8002668:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800266a:	69fb      	ldr	r3, [r7, #28]
 800266c:	3304      	adds	r3, #4
 800266e:	2b06      	cmp	r3, #6
 8002670:	d902      	bls.n	8002678 <NVIC_EncodePriority+0x30>
 8002672:	69fb      	ldr	r3, [r7, #28]
 8002674:	3b03      	subs	r3, #3
 8002676:	e000      	b.n	800267a <NVIC_EncodePriority+0x32>
 8002678:	2300      	movs	r3, #0
 800267a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800267c:	f04f 32ff 	mov.w	r2, #4294967295
 8002680:	69bb      	ldr	r3, [r7, #24]
 8002682:	fa02 f303 	lsl.w	r3, r2, r3
 8002686:	43da      	mvns	r2, r3
 8002688:	68bb      	ldr	r3, [r7, #8]
 800268a:	401a      	ands	r2, r3
 800268c:	697b      	ldr	r3, [r7, #20]
 800268e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002690:	f04f 31ff 	mov.w	r1, #4294967295
 8002694:	697b      	ldr	r3, [r7, #20]
 8002696:	fa01 f303 	lsl.w	r3, r1, r3
 800269a:	43d9      	mvns	r1, r3
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026a0:	4313      	orrs	r3, r2
         );
}
 80026a2:	4618      	mov	r0, r3
 80026a4:	3724      	adds	r7, #36	@ 0x24
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bc80      	pop	{r7}
 80026aa:	4770      	bx	lr

080026ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b082      	sub	sp, #8
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	3b01      	subs	r3, #1
 80026b8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80026bc:	d301      	bcc.n	80026c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80026be:	2301      	movs	r3, #1
 80026c0:	e00f      	b.n	80026e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80026c2:	4a0a      	ldr	r2, [pc, #40]	@ (80026ec <SysTick_Config+0x40>)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	3b01      	subs	r3, #1
 80026c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80026ca:	210f      	movs	r1, #15
 80026cc:	f04f 30ff 	mov.w	r0, #4294967295
 80026d0:	f7ff ff90 	bl	80025f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80026d4:	4b05      	ldr	r3, [pc, #20]	@ (80026ec <SysTick_Config+0x40>)
 80026d6:	2200      	movs	r2, #0
 80026d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80026da:	4b04      	ldr	r3, [pc, #16]	@ (80026ec <SysTick_Config+0x40>)
 80026dc:	2207      	movs	r2, #7
 80026de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80026e0:	2300      	movs	r3, #0
}
 80026e2:	4618      	mov	r0, r3
 80026e4:	3708      	adds	r7, #8
 80026e6:	46bd      	mov	sp, r7
 80026e8:	bd80      	pop	{r7, pc}
 80026ea:	bf00      	nop
 80026ec:	e000e010 	.word	0xe000e010

080026f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b082      	sub	sp, #8
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80026f8:	6878      	ldr	r0, [r7, #4]
 80026fa:	f7ff ff2d 	bl	8002558 <__NVIC_SetPriorityGrouping>
}
 80026fe:	bf00      	nop
 8002700:	3708      	adds	r7, #8
 8002702:	46bd      	mov	sp, r7
 8002704:	bd80      	pop	{r7, pc}

08002706 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002706:	b580      	push	{r7, lr}
 8002708:	b086      	sub	sp, #24
 800270a:	af00      	add	r7, sp, #0
 800270c:	4603      	mov	r3, r0
 800270e:	60b9      	str	r1, [r7, #8]
 8002710:	607a      	str	r2, [r7, #4]
 8002712:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002714:	2300      	movs	r3, #0
 8002716:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002718:	f7ff ff42 	bl	80025a0 <__NVIC_GetPriorityGrouping>
 800271c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800271e:	687a      	ldr	r2, [r7, #4]
 8002720:	68b9      	ldr	r1, [r7, #8]
 8002722:	6978      	ldr	r0, [r7, #20]
 8002724:	f7ff ff90 	bl	8002648 <NVIC_EncodePriority>
 8002728:	4602      	mov	r2, r0
 800272a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800272e:	4611      	mov	r1, r2
 8002730:	4618      	mov	r0, r3
 8002732:	f7ff ff5f 	bl	80025f4 <__NVIC_SetPriority>
}
 8002736:	bf00      	nop
 8002738:	3718      	adds	r7, #24
 800273a:	46bd      	mov	sp, r7
 800273c:	bd80      	pop	{r7, pc}

0800273e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800273e:	b580      	push	{r7, lr}
 8002740:	b082      	sub	sp, #8
 8002742:	af00      	add	r7, sp, #0
 8002744:	4603      	mov	r3, r0
 8002746:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002748:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800274c:	4618      	mov	r0, r3
 800274e:	f7ff ff35 	bl	80025bc <__NVIC_EnableIRQ>
}
 8002752:	bf00      	nop
 8002754:	3708      	adds	r7, #8
 8002756:	46bd      	mov	sp, r7
 8002758:	bd80      	pop	{r7, pc}

0800275a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800275a:	b580      	push	{r7, lr}
 800275c:	b082      	sub	sp, #8
 800275e:	af00      	add	r7, sp, #0
 8002760:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002762:	6878      	ldr	r0, [r7, #4]
 8002764:	f7ff ffa2 	bl	80026ac <SysTick_Config>
 8002768:	4603      	mov	r3, r0
}
 800276a:	4618      	mov	r0, r3
 800276c:	3708      	adds	r7, #8
 800276e:	46bd      	mov	sp, r7
 8002770:	bd80      	pop	{r7, pc}
	...

08002774 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002774:	b480      	push	{r7}
 8002776:	b085      	sub	sp, #20
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800277c:	2300      	movs	r3, #0
 800277e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	2b00      	cmp	r3, #0
 8002784:	d101      	bne.n	800278a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002786:	2301      	movs	r3, #1
 8002788:	e043      	b.n	8002812 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	461a      	mov	r2, r3
 8002790:	4b22      	ldr	r3, [pc, #136]	@ (800281c <HAL_DMA_Init+0xa8>)
 8002792:	4413      	add	r3, r2
 8002794:	4a22      	ldr	r2, [pc, #136]	@ (8002820 <HAL_DMA_Init+0xac>)
 8002796:	fba2 2303 	umull	r2, r3, r2, r3
 800279a:	091b      	lsrs	r3, r3, #4
 800279c:	009a      	lsls	r2, r3, #2
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	4a1f      	ldr	r2, [pc, #124]	@ (8002824 <HAL_DMA_Init+0xb0>)
 80027a6:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	2202      	movs	r2, #2
 80027ac:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80027be:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80027c2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80027cc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	68db      	ldr	r3, [r3, #12]
 80027d2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027d8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	695b      	ldr	r3, [r3, #20]
 80027de:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027e4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	69db      	ldr	r3, [r3, #28]
 80027ea:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80027ec:	68fa      	ldr	r2, [r7, #12]
 80027ee:	4313      	orrs	r3, r2
 80027f0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	68fa      	ldr	r2, [r7, #12]
 80027f8:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	2200      	movs	r2, #0
 80027fe:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2201      	movs	r2, #1
 8002804:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	2200      	movs	r2, #0
 800280c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002810:	2300      	movs	r3, #0
}
 8002812:	4618      	mov	r0, r3
 8002814:	3714      	adds	r7, #20
 8002816:	46bd      	mov	sp, r7
 8002818:	bc80      	pop	{r7}
 800281a:	4770      	bx	lr
 800281c:	bffdfff8 	.word	0xbffdfff8
 8002820:	cccccccd 	.word	0xcccccccd
 8002824:	40020000 	.word	0x40020000

08002828 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b084      	sub	sp, #16
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002844:	2204      	movs	r2, #4
 8002846:	409a      	lsls	r2, r3
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	4013      	ands	r3, r2
 800284c:	2b00      	cmp	r3, #0
 800284e:	d04f      	beq.n	80028f0 <HAL_DMA_IRQHandler+0xc8>
 8002850:	68bb      	ldr	r3, [r7, #8]
 8002852:	f003 0304 	and.w	r3, r3, #4
 8002856:	2b00      	cmp	r3, #0
 8002858:	d04a      	beq.n	80028f0 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f003 0320 	and.w	r3, r3, #32
 8002864:	2b00      	cmp	r3, #0
 8002866:	d107      	bne.n	8002878 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	681a      	ldr	r2, [r3, #0]
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f022 0204 	bic.w	r2, r2, #4
 8002876:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	4a66      	ldr	r2, [pc, #408]	@ (8002a18 <HAL_DMA_IRQHandler+0x1f0>)
 800287e:	4293      	cmp	r3, r2
 8002880:	d029      	beq.n	80028d6 <HAL_DMA_IRQHandler+0xae>
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	4a65      	ldr	r2, [pc, #404]	@ (8002a1c <HAL_DMA_IRQHandler+0x1f4>)
 8002888:	4293      	cmp	r3, r2
 800288a:	d022      	beq.n	80028d2 <HAL_DMA_IRQHandler+0xaa>
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	4a63      	ldr	r2, [pc, #396]	@ (8002a20 <HAL_DMA_IRQHandler+0x1f8>)
 8002892:	4293      	cmp	r3, r2
 8002894:	d01a      	beq.n	80028cc <HAL_DMA_IRQHandler+0xa4>
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	4a62      	ldr	r2, [pc, #392]	@ (8002a24 <HAL_DMA_IRQHandler+0x1fc>)
 800289c:	4293      	cmp	r3, r2
 800289e:	d012      	beq.n	80028c6 <HAL_DMA_IRQHandler+0x9e>
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	4a60      	ldr	r2, [pc, #384]	@ (8002a28 <HAL_DMA_IRQHandler+0x200>)
 80028a6:	4293      	cmp	r3, r2
 80028a8:	d00a      	beq.n	80028c0 <HAL_DMA_IRQHandler+0x98>
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	4a5f      	ldr	r2, [pc, #380]	@ (8002a2c <HAL_DMA_IRQHandler+0x204>)
 80028b0:	4293      	cmp	r3, r2
 80028b2:	d102      	bne.n	80028ba <HAL_DMA_IRQHandler+0x92>
 80028b4:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80028b8:	e00e      	b.n	80028d8 <HAL_DMA_IRQHandler+0xb0>
 80028ba:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80028be:	e00b      	b.n	80028d8 <HAL_DMA_IRQHandler+0xb0>
 80028c0:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80028c4:	e008      	b.n	80028d8 <HAL_DMA_IRQHandler+0xb0>
 80028c6:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80028ca:	e005      	b.n	80028d8 <HAL_DMA_IRQHandler+0xb0>
 80028cc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80028d0:	e002      	b.n	80028d8 <HAL_DMA_IRQHandler+0xb0>
 80028d2:	2340      	movs	r3, #64	@ 0x40
 80028d4:	e000      	b.n	80028d8 <HAL_DMA_IRQHandler+0xb0>
 80028d6:	2304      	movs	r3, #4
 80028d8:	4a55      	ldr	r2, [pc, #340]	@ (8002a30 <HAL_DMA_IRQHandler+0x208>)
 80028da:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	f000 8094 	beq.w	8002a0e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028ea:	6878      	ldr	r0, [r7, #4]
 80028ec:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80028ee:	e08e      	b.n	8002a0e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028f4:	2202      	movs	r2, #2
 80028f6:	409a      	lsls	r2, r3
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	4013      	ands	r3, r2
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d056      	beq.n	80029ae <HAL_DMA_IRQHandler+0x186>
 8002900:	68bb      	ldr	r3, [r7, #8]
 8002902:	f003 0302 	and.w	r3, r3, #2
 8002906:	2b00      	cmp	r3, #0
 8002908:	d051      	beq.n	80029ae <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f003 0320 	and.w	r3, r3, #32
 8002914:	2b00      	cmp	r3, #0
 8002916:	d10b      	bne.n	8002930 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	681a      	ldr	r2, [r3, #0]
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f022 020a 	bic.w	r2, r2, #10
 8002926:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	2201      	movs	r2, #1
 800292c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	4a38      	ldr	r2, [pc, #224]	@ (8002a18 <HAL_DMA_IRQHandler+0x1f0>)
 8002936:	4293      	cmp	r3, r2
 8002938:	d029      	beq.n	800298e <HAL_DMA_IRQHandler+0x166>
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	4a37      	ldr	r2, [pc, #220]	@ (8002a1c <HAL_DMA_IRQHandler+0x1f4>)
 8002940:	4293      	cmp	r3, r2
 8002942:	d022      	beq.n	800298a <HAL_DMA_IRQHandler+0x162>
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	4a35      	ldr	r2, [pc, #212]	@ (8002a20 <HAL_DMA_IRQHandler+0x1f8>)
 800294a:	4293      	cmp	r3, r2
 800294c:	d01a      	beq.n	8002984 <HAL_DMA_IRQHandler+0x15c>
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	4a34      	ldr	r2, [pc, #208]	@ (8002a24 <HAL_DMA_IRQHandler+0x1fc>)
 8002954:	4293      	cmp	r3, r2
 8002956:	d012      	beq.n	800297e <HAL_DMA_IRQHandler+0x156>
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	4a32      	ldr	r2, [pc, #200]	@ (8002a28 <HAL_DMA_IRQHandler+0x200>)
 800295e:	4293      	cmp	r3, r2
 8002960:	d00a      	beq.n	8002978 <HAL_DMA_IRQHandler+0x150>
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	4a31      	ldr	r2, [pc, #196]	@ (8002a2c <HAL_DMA_IRQHandler+0x204>)
 8002968:	4293      	cmp	r3, r2
 800296a:	d102      	bne.n	8002972 <HAL_DMA_IRQHandler+0x14a>
 800296c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002970:	e00e      	b.n	8002990 <HAL_DMA_IRQHandler+0x168>
 8002972:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002976:	e00b      	b.n	8002990 <HAL_DMA_IRQHandler+0x168>
 8002978:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800297c:	e008      	b.n	8002990 <HAL_DMA_IRQHandler+0x168>
 800297e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002982:	e005      	b.n	8002990 <HAL_DMA_IRQHandler+0x168>
 8002984:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002988:	e002      	b.n	8002990 <HAL_DMA_IRQHandler+0x168>
 800298a:	2320      	movs	r3, #32
 800298c:	e000      	b.n	8002990 <HAL_DMA_IRQHandler+0x168>
 800298e:	2302      	movs	r3, #2
 8002990:	4a27      	ldr	r2, [pc, #156]	@ (8002a30 <HAL_DMA_IRQHandler+0x208>)
 8002992:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	2200      	movs	r2, #0
 8002998:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d034      	beq.n	8002a0e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029a8:	6878      	ldr	r0, [r7, #4]
 80029aa:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80029ac:	e02f      	b.n	8002a0e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029b2:	2208      	movs	r2, #8
 80029b4:	409a      	lsls	r2, r3
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	4013      	ands	r3, r2
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d028      	beq.n	8002a10 <HAL_DMA_IRQHandler+0x1e8>
 80029be:	68bb      	ldr	r3, [r7, #8]
 80029c0:	f003 0308 	and.w	r3, r3, #8
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d023      	beq.n	8002a10 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	681a      	ldr	r2, [r3, #0]
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f022 020e 	bic.w	r2, r2, #14
 80029d6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029e0:	2101      	movs	r1, #1
 80029e2:	fa01 f202 	lsl.w	r2, r1, r2
 80029e6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	2201      	movs	r2, #1
 80029ec:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	2201      	movs	r2, #1
 80029f2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	2200      	movs	r2, #0
 80029fa:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d004      	beq.n	8002a10 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a0a:	6878      	ldr	r0, [r7, #4]
 8002a0c:	4798      	blx	r3
    }
  }
  return;
 8002a0e:	bf00      	nop
 8002a10:	bf00      	nop
}
 8002a12:	3710      	adds	r7, #16
 8002a14:	46bd      	mov	sp, r7
 8002a16:	bd80      	pop	{r7, pc}
 8002a18:	40020008 	.word	0x40020008
 8002a1c:	4002001c 	.word	0x4002001c
 8002a20:	40020030 	.word	0x40020030
 8002a24:	40020044 	.word	0x40020044
 8002a28:	40020058 	.word	0x40020058
 8002a2c:	4002006c 	.word	0x4002006c
 8002a30:	40020000 	.word	0x40020000

08002a34 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a34:	b480      	push	{r7}
 8002a36:	b08b      	sub	sp, #44	@ 0x2c
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]
 8002a3c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002a3e:	2300      	movs	r3, #0
 8002a40:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002a42:	2300      	movs	r3, #0
 8002a44:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a46:	e169      	b.n	8002d1c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002a48:	2201      	movs	r2, #1
 8002a4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a50:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002a52:	683b      	ldr	r3, [r7, #0]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	69fa      	ldr	r2, [r7, #28]
 8002a58:	4013      	ands	r3, r2
 8002a5a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002a5c:	69ba      	ldr	r2, [r7, #24]
 8002a5e:	69fb      	ldr	r3, [r7, #28]
 8002a60:	429a      	cmp	r2, r3
 8002a62:	f040 8158 	bne.w	8002d16 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002a66:	683b      	ldr	r3, [r7, #0]
 8002a68:	685b      	ldr	r3, [r3, #4]
 8002a6a:	4a9a      	ldr	r2, [pc, #616]	@ (8002cd4 <HAL_GPIO_Init+0x2a0>)
 8002a6c:	4293      	cmp	r3, r2
 8002a6e:	d05e      	beq.n	8002b2e <HAL_GPIO_Init+0xfa>
 8002a70:	4a98      	ldr	r2, [pc, #608]	@ (8002cd4 <HAL_GPIO_Init+0x2a0>)
 8002a72:	4293      	cmp	r3, r2
 8002a74:	d875      	bhi.n	8002b62 <HAL_GPIO_Init+0x12e>
 8002a76:	4a98      	ldr	r2, [pc, #608]	@ (8002cd8 <HAL_GPIO_Init+0x2a4>)
 8002a78:	4293      	cmp	r3, r2
 8002a7a:	d058      	beq.n	8002b2e <HAL_GPIO_Init+0xfa>
 8002a7c:	4a96      	ldr	r2, [pc, #600]	@ (8002cd8 <HAL_GPIO_Init+0x2a4>)
 8002a7e:	4293      	cmp	r3, r2
 8002a80:	d86f      	bhi.n	8002b62 <HAL_GPIO_Init+0x12e>
 8002a82:	4a96      	ldr	r2, [pc, #600]	@ (8002cdc <HAL_GPIO_Init+0x2a8>)
 8002a84:	4293      	cmp	r3, r2
 8002a86:	d052      	beq.n	8002b2e <HAL_GPIO_Init+0xfa>
 8002a88:	4a94      	ldr	r2, [pc, #592]	@ (8002cdc <HAL_GPIO_Init+0x2a8>)
 8002a8a:	4293      	cmp	r3, r2
 8002a8c:	d869      	bhi.n	8002b62 <HAL_GPIO_Init+0x12e>
 8002a8e:	4a94      	ldr	r2, [pc, #592]	@ (8002ce0 <HAL_GPIO_Init+0x2ac>)
 8002a90:	4293      	cmp	r3, r2
 8002a92:	d04c      	beq.n	8002b2e <HAL_GPIO_Init+0xfa>
 8002a94:	4a92      	ldr	r2, [pc, #584]	@ (8002ce0 <HAL_GPIO_Init+0x2ac>)
 8002a96:	4293      	cmp	r3, r2
 8002a98:	d863      	bhi.n	8002b62 <HAL_GPIO_Init+0x12e>
 8002a9a:	4a92      	ldr	r2, [pc, #584]	@ (8002ce4 <HAL_GPIO_Init+0x2b0>)
 8002a9c:	4293      	cmp	r3, r2
 8002a9e:	d046      	beq.n	8002b2e <HAL_GPIO_Init+0xfa>
 8002aa0:	4a90      	ldr	r2, [pc, #576]	@ (8002ce4 <HAL_GPIO_Init+0x2b0>)
 8002aa2:	4293      	cmp	r3, r2
 8002aa4:	d85d      	bhi.n	8002b62 <HAL_GPIO_Init+0x12e>
 8002aa6:	2b12      	cmp	r3, #18
 8002aa8:	d82a      	bhi.n	8002b00 <HAL_GPIO_Init+0xcc>
 8002aaa:	2b12      	cmp	r3, #18
 8002aac:	d859      	bhi.n	8002b62 <HAL_GPIO_Init+0x12e>
 8002aae:	a201      	add	r2, pc, #4	@ (adr r2, 8002ab4 <HAL_GPIO_Init+0x80>)
 8002ab0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ab4:	08002b2f 	.word	0x08002b2f
 8002ab8:	08002b09 	.word	0x08002b09
 8002abc:	08002b1b 	.word	0x08002b1b
 8002ac0:	08002b5d 	.word	0x08002b5d
 8002ac4:	08002b63 	.word	0x08002b63
 8002ac8:	08002b63 	.word	0x08002b63
 8002acc:	08002b63 	.word	0x08002b63
 8002ad0:	08002b63 	.word	0x08002b63
 8002ad4:	08002b63 	.word	0x08002b63
 8002ad8:	08002b63 	.word	0x08002b63
 8002adc:	08002b63 	.word	0x08002b63
 8002ae0:	08002b63 	.word	0x08002b63
 8002ae4:	08002b63 	.word	0x08002b63
 8002ae8:	08002b63 	.word	0x08002b63
 8002aec:	08002b63 	.word	0x08002b63
 8002af0:	08002b63 	.word	0x08002b63
 8002af4:	08002b63 	.word	0x08002b63
 8002af8:	08002b11 	.word	0x08002b11
 8002afc:	08002b25 	.word	0x08002b25
 8002b00:	4a79      	ldr	r2, [pc, #484]	@ (8002ce8 <HAL_GPIO_Init+0x2b4>)
 8002b02:	4293      	cmp	r3, r2
 8002b04:	d013      	beq.n	8002b2e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002b06:	e02c      	b.n	8002b62 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	68db      	ldr	r3, [r3, #12]
 8002b0c:	623b      	str	r3, [r7, #32]
          break;
 8002b0e:	e029      	b.n	8002b64 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002b10:	683b      	ldr	r3, [r7, #0]
 8002b12:	68db      	ldr	r3, [r3, #12]
 8002b14:	3304      	adds	r3, #4
 8002b16:	623b      	str	r3, [r7, #32]
          break;
 8002b18:	e024      	b.n	8002b64 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002b1a:	683b      	ldr	r3, [r7, #0]
 8002b1c:	68db      	ldr	r3, [r3, #12]
 8002b1e:	3308      	adds	r3, #8
 8002b20:	623b      	str	r3, [r7, #32]
          break;
 8002b22:	e01f      	b.n	8002b64 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	68db      	ldr	r3, [r3, #12]
 8002b28:	330c      	adds	r3, #12
 8002b2a:	623b      	str	r3, [r7, #32]
          break;
 8002b2c:	e01a      	b.n	8002b64 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002b2e:	683b      	ldr	r3, [r7, #0]
 8002b30:	689b      	ldr	r3, [r3, #8]
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d102      	bne.n	8002b3c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002b36:	2304      	movs	r3, #4
 8002b38:	623b      	str	r3, [r7, #32]
          break;
 8002b3a:	e013      	b.n	8002b64 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002b3c:	683b      	ldr	r3, [r7, #0]
 8002b3e:	689b      	ldr	r3, [r3, #8]
 8002b40:	2b01      	cmp	r3, #1
 8002b42:	d105      	bne.n	8002b50 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002b44:	2308      	movs	r3, #8
 8002b46:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	69fa      	ldr	r2, [r7, #28]
 8002b4c:	611a      	str	r2, [r3, #16]
          break;
 8002b4e:	e009      	b.n	8002b64 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002b50:	2308      	movs	r3, #8
 8002b52:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	69fa      	ldr	r2, [r7, #28]
 8002b58:	615a      	str	r2, [r3, #20]
          break;
 8002b5a:	e003      	b.n	8002b64 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	623b      	str	r3, [r7, #32]
          break;
 8002b60:	e000      	b.n	8002b64 <HAL_GPIO_Init+0x130>
          break;
 8002b62:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002b64:	69bb      	ldr	r3, [r7, #24]
 8002b66:	2bff      	cmp	r3, #255	@ 0xff
 8002b68:	d801      	bhi.n	8002b6e <HAL_GPIO_Init+0x13a>
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	e001      	b.n	8002b72 <HAL_GPIO_Init+0x13e>
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	3304      	adds	r3, #4
 8002b72:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002b74:	69bb      	ldr	r3, [r7, #24]
 8002b76:	2bff      	cmp	r3, #255	@ 0xff
 8002b78:	d802      	bhi.n	8002b80 <HAL_GPIO_Init+0x14c>
 8002b7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b7c:	009b      	lsls	r3, r3, #2
 8002b7e:	e002      	b.n	8002b86 <HAL_GPIO_Init+0x152>
 8002b80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b82:	3b08      	subs	r3, #8
 8002b84:	009b      	lsls	r3, r3, #2
 8002b86:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002b88:	697b      	ldr	r3, [r7, #20]
 8002b8a:	681a      	ldr	r2, [r3, #0]
 8002b8c:	210f      	movs	r1, #15
 8002b8e:	693b      	ldr	r3, [r7, #16]
 8002b90:	fa01 f303 	lsl.w	r3, r1, r3
 8002b94:	43db      	mvns	r3, r3
 8002b96:	401a      	ands	r2, r3
 8002b98:	6a39      	ldr	r1, [r7, #32]
 8002b9a:	693b      	ldr	r3, [r7, #16]
 8002b9c:	fa01 f303 	lsl.w	r3, r1, r3
 8002ba0:	431a      	orrs	r2, r3
 8002ba2:	697b      	ldr	r3, [r7, #20]
 8002ba4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002ba6:	683b      	ldr	r3, [r7, #0]
 8002ba8:	685b      	ldr	r3, [r3, #4]
 8002baa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	f000 80b1 	beq.w	8002d16 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002bb4:	4b4d      	ldr	r3, [pc, #308]	@ (8002cec <HAL_GPIO_Init+0x2b8>)
 8002bb6:	699b      	ldr	r3, [r3, #24]
 8002bb8:	4a4c      	ldr	r2, [pc, #304]	@ (8002cec <HAL_GPIO_Init+0x2b8>)
 8002bba:	f043 0301 	orr.w	r3, r3, #1
 8002bbe:	6193      	str	r3, [r2, #24]
 8002bc0:	4b4a      	ldr	r3, [pc, #296]	@ (8002cec <HAL_GPIO_Init+0x2b8>)
 8002bc2:	699b      	ldr	r3, [r3, #24]
 8002bc4:	f003 0301 	and.w	r3, r3, #1
 8002bc8:	60bb      	str	r3, [r7, #8]
 8002bca:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002bcc:	4a48      	ldr	r2, [pc, #288]	@ (8002cf0 <HAL_GPIO_Init+0x2bc>)
 8002bce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bd0:	089b      	lsrs	r3, r3, #2
 8002bd2:	3302      	adds	r3, #2
 8002bd4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002bd8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002bda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bdc:	f003 0303 	and.w	r3, r3, #3
 8002be0:	009b      	lsls	r3, r3, #2
 8002be2:	220f      	movs	r2, #15
 8002be4:	fa02 f303 	lsl.w	r3, r2, r3
 8002be8:	43db      	mvns	r3, r3
 8002bea:	68fa      	ldr	r2, [r7, #12]
 8002bec:	4013      	ands	r3, r2
 8002bee:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	4a40      	ldr	r2, [pc, #256]	@ (8002cf4 <HAL_GPIO_Init+0x2c0>)
 8002bf4:	4293      	cmp	r3, r2
 8002bf6:	d013      	beq.n	8002c20 <HAL_GPIO_Init+0x1ec>
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	4a3f      	ldr	r2, [pc, #252]	@ (8002cf8 <HAL_GPIO_Init+0x2c4>)
 8002bfc:	4293      	cmp	r3, r2
 8002bfe:	d00d      	beq.n	8002c1c <HAL_GPIO_Init+0x1e8>
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	4a3e      	ldr	r2, [pc, #248]	@ (8002cfc <HAL_GPIO_Init+0x2c8>)
 8002c04:	4293      	cmp	r3, r2
 8002c06:	d007      	beq.n	8002c18 <HAL_GPIO_Init+0x1e4>
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	4a3d      	ldr	r2, [pc, #244]	@ (8002d00 <HAL_GPIO_Init+0x2cc>)
 8002c0c:	4293      	cmp	r3, r2
 8002c0e:	d101      	bne.n	8002c14 <HAL_GPIO_Init+0x1e0>
 8002c10:	2303      	movs	r3, #3
 8002c12:	e006      	b.n	8002c22 <HAL_GPIO_Init+0x1ee>
 8002c14:	2304      	movs	r3, #4
 8002c16:	e004      	b.n	8002c22 <HAL_GPIO_Init+0x1ee>
 8002c18:	2302      	movs	r3, #2
 8002c1a:	e002      	b.n	8002c22 <HAL_GPIO_Init+0x1ee>
 8002c1c:	2301      	movs	r3, #1
 8002c1e:	e000      	b.n	8002c22 <HAL_GPIO_Init+0x1ee>
 8002c20:	2300      	movs	r3, #0
 8002c22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c24:	f002 0203 	and.w	r2, r2, #3
 8002c28:	0092      	lsls	r2, r2, #2
 8002c2a:	4093      	lsls	r3, r2
 8002c2c:	68fa      	ldr	r2, [r7, #12]
 8002c2e:	4313      	orrs	r3, r2
 8002c30:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002c32:	492f      	ldr	r1, [pc, #188]	@ (8002cf0 <HAL_GPIO_Init+0x2bc>)
 8002c34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c36:	089b      	lsrs	r3, r3, #2
 8002c38:	3302      	adds	r3, #2
 8002c3a:	68fa      	ldr	r2, [r7, #12]
 8002c3c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	685b      	ldr	r3, [r3, #4]
 8002c44:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d006      	beq.n	8002c5a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002c4c:	4b2d      	ldr	r3, [pc, #180]	@ (8002d04 <HAL_GPIO_Init+0x2d0>)
 8002c4e:	689a      	ldr	r2, [r3, #8]
 8002c50:	492c      	ldr	r1, [pc, #176]	@ (8002d04 <HAL_GPIO_Init+0x2d0>)
 8002c52:	69bb      	ldr	r3, [r7, #24]
 8002c54:	4313      	orrs	r3, r2
 8002c56:	608b      	str	r3, [r1, #8]
 8002c58:	e006      	b.n	8002c68 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002c5a:	4b2a      	ldr	r3, [pc, #168]	@ (8002d04 <HAL_GPIO_Init+0x2d0>)
 8002c5c:	689a      	ldr	r2, [r3, #8]
 8002c5e:	69bb      	ldr	r3, [r7, #24]
 8002c60:	43db      	mvns	r3, r3
 8002c62:	4928      	ldr	r1, [pc, #160]	@ (8002d04 <HAL_GPIO_Init+0x2d0>)
 8002c64:	4013      	ands	r3, r2
 8002c66:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002c68:	683b      	ldr	r3, [r7, #0]
 8002c6a:	685b      	ldr	r3, [r3, #4]
 8002c6c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d006      	beq.n	8002c82 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002c74:	4b23      	ldr	r3, [pc, #140]	@ (8002d04 <HAL_GPIO_Init+0x2d0>)
 8002c76:	68da      	ldr	r2, [r3, #12]
 8002c78:	4922      	ldr	r1, [pc, #136]	@ (8002d04 <HAL_GPIO_Init+0x2d0>)
 8002c7a:	69bb      	ldr	r3, [r7, #24]
 8002c7c:	4313      	orrs	r3, r2
 8002c7e:	60cb      	str	r3, [r1, #12]
 8002c80:	e006      	b.n	8002c90 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002c82:	4b20      	ldr	r3, [pc, #128]	@ (8002d04 <HAL_GPIO_Init+0x2d0>)
 8002c84:	68da      	ldr	r2, [r3, #12]
 8002c86:	69bb      	ldr	r3, [r7, #24]
 8002c88:	43db      	mvns	r3, r3
 8002c8a:	491e      	ldr	r1, [pc, #120]	@ (8002d04 <HAL_GPIO_Init+0x2d0>)
 8002c8c:	4013      	ands	r3, r2
 8002c8e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	685b      	ldr	r3, [r3, #4]
 8002c94:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d006      	beq.n	8002caa <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002c9c:	4b19      	ldr	r3, [pc, #100]	@ (8002d04 <HAL_GPIO_Init+0x2d0>)
 8002c9e:	685a      	ldr	r2, [r3, #4]
 8002ca0:	4918      	ldr	r1, [pc, #96]	@ (8002d04 <HAL_GPIO_Init+0x2d0>)
 8002ca2:	69bb      	ldr	r3, [r7, #24]
 8002ca4:	4313      	orrs	r3, r2
 8002ca6:	604b      	str	r3, [r1, #4]
 8002ca8:	e006      	b.n	8002cb8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002caa:	4b16      	ldr	r3, [pc, #88]	@ (8002d04 <HAL_GPIO_Init+0x2d0>)
 8002cac:	685a      	ldr	r2, [r3, #4]
 8002cae:	69bb      	ldr	r3, [r7, #24]
 8002cb0:	43db      	mvns	r3, r3
 8002cb2:	4914      	ldr	r1, [pc, #80]	@ (8002d04 <HAL_GPIO_Init+0x2d0>)
 8002cb4:	4013      	ands	r3, r2
 8002cb6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002cb8:	683b      	ldr	r3, [r7, #0]
 8002cba:	685b      	ldr	r3, [r3, #4]
 8002cbc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d021      	beq.n	8002d08 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002cc4:	4b0f      	ldr	r3, [pc, #60]	@ (8002d04 <HAL_GPIO_Init+0x2d0>)
 8002cc6:	681a      	ldr	r2, [r3, #0]
 8002cc8:	490e      	ldr	r1, [pc, #56]	@ (8002d04 <HAL_GPIO_Init+0x2d0>)
 8002cca:	69bb      	ldr	r3, [r7, #24]
 8002ccc:	4313      	orrs	r3, r2
 8002cce:	600b      	str	r3, [r1, #0]
 8002cd0:	e021      	b.n	8002d16 <HAL_GPIO_Init+0x2e2>
 8002cd2:	bf00      	nop
 8002cd4:	10320000 	.word	0x10320000
 8002cd8:	10310000 	.word	0x10310000
 8002cdc:	10220000 	.word	0x10220000
 8002ce0:	10210000 	.word	0x10210000
 8002ce4:	10120000 	.word	0x10120000
 8002ce8:	10110000 	.word	0x10110000
 8002cec:	40021000 	.word	0x40021000
 8002cf0:	40010000 	.word	0x40010000
 8002cf4:	40010800 	.word	0x40010800
 8002cf8:	40010c00 	.word	0x40010c00
 8002cfc:	40011000 	.word	0x40011000
 8002d00:	40011400 	.word	0x40011400
 8002d04:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002d08:	4b0b      	ldr	r3, [pc, #44]	@ (8002d38 <HAL_GPIO_Init+0x304>)
 8002d0a:	681a      	ldr	r2, [r3, #0]
 8002d0c:	69bb      	ldr	r3, [r7, #24]
 8002d0e:	43db      	mvns	r3, r3
 8002d10:	4909      	ldr	r1, [pc, #36]	@ (8002d38 <HAL_GPIO_Init+0x304>)
 8002d12:	4013      	ands	r3, r2
 8002d14:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002d16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d18:	3301      	adds	r3, #1
 8002d1a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	681a      	ldr	r2, [r3, #0]
 8002d20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d22:	fa22 f303 	lsr.w	r3, r2, r3
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	f47f ae8e 	bne.w	8002a48 <HAL_GPIO_Init+0x14>
  }
}
 8002d2c:	bf00      	nop
 8002d2e:	bf00      	nop
 8002d30:	372c      	adds	r7, #44	@ 0x2c
 8002d32:	46bd      	mov	sp, r7
 8002d34:	bc80      	pop	{r7}
 8002d36:	4770      	bx	lr
 8002d38:	40010400 	.word	0x40010400

08002d3c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d3c:	b480      	push	{r7}
 8002d3e:	b083      	sub	sp, #12
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
 8002d44:	460b      	mov	r3, r1
 8002d46:	807b      	strh	r3, [r7, #2]
 8002d48:	4613      	mov	r3, r2
 8002d4a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002d4c:	787b      	ldrb	r3, [r7, #1]
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d003      	beq.n	8002d5a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002d52:	887a      	ldrh	r2, [r7, #2]
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002d58:	e003      	b.n	8002d62 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002d5a:	887b      	ldrh	r3, [r7, #2]
 8002d5c:	041a      	lsls	r2, r3, #16
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	611a      	str	r2, [r3, #16]
}
 8002d62:	bf00      	nop
 8002d64:	370c      	adds	r7, #12
 8002d66:	46bd      	mov	sp, r7
 8002d68:	bc80      	pop	{r7}
 8002d6a:	4770      	bx	lr

08002d6c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	b084      	sub	sp, #16
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d101      	bne.n	8002d7e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002d7a:	2301      	movs	r3, #1
 8002d7c:	e12b      	b.n	8002fd6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d84:	b2db      	uxtb	r3, r3
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d106      	bne.n	8002d98 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002d92:	6878      	ldr	r0, [r7, #4]
 8002d94:	f7fd fec4 	bl	8000b20 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	2224      	movs	r2, #36	@ 0x24
 8002d9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	681a      	ldr	r2, [r3, #0]
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f022 0201 	bic.w	r2, r2, #1
 8002dae:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	681a      	ldr	r2, [r3, #0]
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002dbe:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	681a      	ldr	r2, [r3, #0]
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002dce:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002dd0:	f001 f832 	bl	8003e38 <HAL_RCC_GetPCLK1Freq>
 8002dd4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	685b      	ldr	r3, [r3, #4]
 8002dda:	4a81      	ldr	r2, [pc, #516]	@ (8002fe0 <HAL_I2C_Init+0x274>)
 8002ddc:	4293      	cmp	r3, r2
 8002dde:	d807      	bhi.n	8002df0 <HAL_I2C_Init+0x84>
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	4a80      	ldr	r2, [pc, #512]	@ (8002fe4 <HAL_I2C_Init+0x278>)
 8002de4:	4293      	cmp	r3, r2
 8002de6:	bf94      	ite	ls
 8002de8:	2301      	movls	r3, #1
 8002dea:	2300      	movhi	r3, #0
 8002dec:	b2db      	uxtb	r3, r3
 8002dee:	e006      	b.n	8002dfe <HAL_I2C_Init+0x92>
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	4a7d      	ldr	r2, [pc, #500]	@ (8002fe8 <HAL_I2C_Init+0x27c>)
 8002df4:	4293      	cmp	r3, r2
 8002df6:	bf94      	ite	ls
 8002df8:	2301      	movls	r3, #1
 8002dfa:	2300      	movhi	r3, #0
 8002dfc:	b2db      	uxtb	r3, r3
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d001      	beq.n	8002e06 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002e02:	2301      	movs	r3, #1
 8002e04:	e0e7      	b.n	8002fd6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	4a78      	ldr	r2, [pc, #480]	@ (8002fec <HAL_I2C_Init+0x280>)
 8002e0a:	fba2 2303 	umull	r2, r3, r2, r3
 8002e0e:	0c9b      	lsrs	r3, r3, #18
 8002e10:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	685b      	ldr	r3, [r3, #4]
 8002e18:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	68ba      	ldr	r2, [r7, #8]
 8002e22:	430a      	orrs	r2, r1
 8002e24:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	6a1b      	ldr	r3, [r3, #32]
 8002e2c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	685b      	ldr	r3, [r3, #4]
 8002e34:	4a6a      	ldr	r2, [pc, #424]	@ (8002fe0 <HAL_I2C_Init+0x274>)
 8002e36:	4293      	cmp	r3, r2
 8002e38:	d802      	bhi.n	8002e40 <HAL_I2C_Init+0xd4>
 8002e3a:	68bb      	ldr	r3, [r7, #8]
 8002e3c:	3301      	adds	r3, #1
 8002e3e:	e009      	b.n	8002e54 <HAL_I2C_Init+0xe8>
 8002e40:	68bb      	ldr	r3, [r7, #8]
 8002e42:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002e46:	fb02 f303 	mul.w	r3, r2, r3
 8002e4a:	4a69      	ldr	r2, [pc, #420]	@ (8002ff0 <HAL_I2C_Init+0x284>)
 8002e4c:	fba2 2303 	umull	r2, r3, r2, r3
 8002e50:	099b      	lsrs	r3, r3, #6
 8002e52:	3301      	adds	r3, #1
 8002e54:	687a      	ldr	r2, [r7, #4]
 8002e56:	6812      	ldr	r2, [r2, #0]
 8002e58:	430b      	orrs	r3, r1
 8002e5a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	69db      	ldr	r3, [r3, #28]
 8002e62:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002e66:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	685b      	ldr	r3, [r3, #4]
 8002e6e:	495c      	ldr	r1, [pc, #368]	@ (8002fe0 <HAL_I2C_Init+0x274>)
 8002e70:	428b      	cmp	r3, r1
 8002e72:	d819      	bhi.n	8002ea8 <HAL_I2C_Init+0x13c>
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	1e59      	subs	r1, r3, #1
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	685b      	ldr	r3, [r3, #4]
 8002e7c:	005b      	lsls	r3, r3, #1
 8002e7e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002e82:	1c59      	adds	r1, r3, #1
 8002e84:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002e88:	400b      	ands	r3, r1
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d00a      	beq.n	8002ea4 <HAL_I2C_Init+0x138>
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	1e59      	subs	r1, r3, #1
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	685b      	ldr	r3, [r3, #4]
 8002e96:	005b      	lsls	r3, r3, #1
 8002e98:	fbb1 f3f3 	udiv	r3, r1, r3
 8002e9c:	3301      	adds	r3, #1
 8002e9e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ea2:	e051      	b.n	8002f48 <HAL_I2C_Init+0x1dc>
 8002ea4:	2304      	movs	r3, #4
 8002ea6:	e04f      	b.n	8002f48 <HAL_I2C_Init+0x1dc>
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	689b      	ldr	r3, [r3, #8]
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d111      	bne.n	8002ed4 <HAL_I2C_Init+0x168>
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	1e58      	subs	r0, r3, #1
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	6859      	ldr	r1, [r3, #4]
 8002eb8:	460b      	mov	r3, r1
 8002eba:	005b      	lsls	r3, r3, #1
 8002ebc:	440b      	add	r3, r1
 8002ebe:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ec2:	3301      	adds	r3, #1
 8002ec4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	bf0c      	ite	eq
 8002ecc:	2301      	moveq	r3, #1
 8002ece:	2300      	movne	r3, #0
 8002ed0:	b2db      	uxtb	r3, r3
 8002ed2:	e012      	b.n	8002efa <HAL_I2C_Init+0x18e>
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	1e58      	subs	r0, r3, #1
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	6859      	ldr	r1, [r3, #4]
 8002edc:	460b      	mov	r3, r1
 8002ede:	009b      	lsls	r3, r3, #2
 8002ee0:	440b      	add	r3, r1
 8002ee2:	0099      	lsls	r1, r3, #2
 8002ee4:	440b      	add	r3, r1
 8002ee6:	fbb0 f3f3 	udiv	r3, r0, r3
 8002eea:	3301      	adds	r3, #1
 8002eec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	bf0c      	ite	eq
 8002ef4:	2301      	moveq	r3, #1
 8002ef6:	2300      	movne	r3, #0
 8002ef8:	b2db      	uxtb	r3, r3
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d001      	beq.n	8002f02 <HAL_I2C_Init+0x196>
 8002efe:	2301      	movs	r3, #1
 8002f00:	e022      	b.n	8002f48 <HAL_I2C_Init+0x1dc>
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	689b      	ldr	r3, [r3, #8]
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d10e      	bne.n	8002f28 <HAL_I2C_Init+0x1bc>
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	1e58      	subs	r0, r3, #1
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	6859      	ldr	r1, [r3, #4]
 8002f12:	460b      	mov	r3, r1
 8002f14:	005b      	lsls	r3, r3, #1
 8002f16:	440b      	add	r3, r1
 8002f18:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f1c:	3301      	adds	r3, #1
 8002f1e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f22:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002f26:	e00f      	b.n	8002f48 <HAL_I2C_Init+0x1dc>
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	1e58      	subs	r0, r3, #1
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	6859      	ldr	r1, [r3, #4]
 8002f30:	460b      	mov	r3, r1
 8002f32:	009b      	lsls	r3, r3, #2
 8002f34:	440b      	add	r3, r1
 8002f36:	0099      	lsls	r1, r3, #2
 8002f38:	440b      	add	r3, r1
 8002f3a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f3e:	3301      	adds	r3, #1
 8002f40:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f44:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002f48:	6879      	ldr	r1, [r7, #4]
 8002f4a:	6809      	ldr	r1, [r1, #0]
 8002f4c:	4313      	orrs	r3, r2
 8002f4e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	69da      	ldr	r2, [r3, #28]
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6a1b      	ldr	r3, [r3, #32]
 8002f62:	431a      	orrs	r2, r3
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	430a      	orrs	r2, r1
 8002f6a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	689b      	ldr	r3, [r3, #8]
 8002f72:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002f76:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002f7a:	687a      	ldr	r2, [r7, #4]
 8002f7c:	6911      	ldr	r1, [r2, #16]
 8002f7e:	687a      	ldr	r2, [r7, #4]
 8002f80:	68d2      	ldr	r2, [r2, #12]
 8002f82:	4311      	orrs	r1, r2
 8002f84:	687a      	ldr	r2, [r7, #4]
 8002f86:	6812      	ldr	r2, [r2, #0]
 8002f88:	430b      	orrs	r3, r1
 8002f8a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	68db      	ldr	r3, [r3, #12]
 8002f92:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	695a      	ldr	r2, [r3, #20]
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	699b      	ldr	r3, [r3, #24]
 8002f9e:	431a      	orrs	r2, r3
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	430a      	orrs	r2, r1
 8002fa6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	681a      	ldr	r2, [r3, #0]
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f042 0201 	orr.w	r2, r2, #1
 8002fb6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	2200      	movs	r2, #0
 8002fbc:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	2220      	movs	r2, #32
 8002fc2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	2200      	movs	r2, #0
 8002fca:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2200      	movs	r2, #0
 8002fd0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002fd4:	2300      	movs	r3, #0
}
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	3710      	adds	r7, #16
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	bd80      	pop	{r7, pc}
 8002fde:	bf00      	nop
 8002fe0:	000186a0 	.word	0x000186a0
 8002fe4:	001e847f 	.word	0x001e847f
 8002fe8:	003d08ff 	.word	0x003d08ff
 8002fec:	431bde83 	.word	0x431bde83
 8002ff0:	10624dd3 	.word	0x10624dd3

08002ff4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b088      	sub	sp, #32
 8002ff8:	af02      	add	r7, sp, #8
 8002ffa:	60f8      	str	r0, [r7, #12]
 8002ffc:	607a      	str	r2, [r7, #4]
 8002ffe:	461a      	mov	r2, r3
 8003000:	460b      	mov	r3, r1
 8003002:	817b      	strh	r3, [r7, #10]
 8003004:	4613      	mov	r3, r2
 8003006:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003008:	f7ff f866 	bl	80020d8 <HAL_GetTick>
 800300c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003014:	b2db      	uxtb	r3, r3
 8003016:	2b20      	cmp	r3, #32
 8003018:	f040 80e0 	bne.w	80031dc <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800301c:	697b      	ldr	r3, [r7, #20]
 800301e:	9300      	str	r3, [sp, #0]
 8003020:	2319      	movs	r3, #25
 8003022:	2201      	movs	r2, #1
 8003024:	4970      	ldr	r1, [pc, #448]	@ (80031e8 <HAL_I2C_Master_Transmit+0x1f4>)
 8003026:	68f8      	ldr	r0, [r7, #12]
 8003028:	f000 f964 	bl	80032f4 <I2C_WaitOnFlagUntilTimeout>
 800302c:	4603      	mov	r3, r0
 800302e:	2b00      	cmp	r3, #0
 8003030:	d001      	beq.n	8003036 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003032:	2302      	movs	r3, #2
 8003034:	e0d3      	b.n	80031de <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800303c:	2b01      	cmp	r3, #1
 800303e:	d101      	bne.n	8003044 <HAL_I2C_Master_Transmit+0x50>
 8003040:	2302      	movs	r3, #2
 8003042:	e0cc      	b.n	80031de <HAL_I2C_Master_Transmit+0x1ea>
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	2201      	movs	r2, #1
 8003048:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f003 0301 	and.w	r3, r3, #1
 8003056:	2b01      	cmp	r3, #1
 8003058:	d007      	beq.n	800306a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	681a      	ldr	r2, [r3, #0]
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f042 0201 	orr.w	r2, r2, #1
 8003068:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	681a      	ldr	r2, [r3, #0]
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003078:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	2221      	movs	r2, #33	@ 0x21
 800307e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	2210      	movs	r2, #16
 8003086:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	2200      	movs	r2, #0
 800308e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	687a      	ldr	r2, [r7, #4]
 8003094:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	893a      	ldrh	r2, [r7, #8]
 800309a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030a0:	b29a      	uxth	r2, r3
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	4a50      	ldr	r2, [pc, #320]	@ (80031ec <HAL_I2C_Master_Transmit+0x1f8>)
 80030aa:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80030ac:	8979      	ldrh	r1, [r7, #10]
 80030ae:	697b      	ldr	r3, [r7, #20]
 80030b0:	6a3a      	ldr	r2, [r7, #32]
 80030b2:	68f8      	ldr	r0, [r7, #12]
 80030b4:	f000 f89c 	bl	80031f0 <I2C_MasterRequestWrite>
 80030b8:	4603      	mov	r3, r0
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d001      	beq.n	80030c2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80030be:	2301      	movs	r3, #1
 80030c0:	e08d      	b.n	80031de <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80030c2:	2300      	movs	r3, #0
 80030c4:	613b      	str	r3, [r7, #16]
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	695b      	ldr	r3, [r3, #20]
 80030cc:	613b      	str	r3, [r7, #16]
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	699b      	ldr	r3, [r3, #24]
 80030d4:	613b      	str	r3, [r7, #16]
 80030d6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80030d8:	e066      	b.n	80031a8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80030da:	697a      	ldr	r2, [r7, #20]
 80030dc:	6a39      	ldr	r1, [r7, #32]
 80030de:	68f8      	ldr	r0, [r7, #12]
 80030e0:	f000 fa22 	bl	8003528 <I2C_WaitOnTXEFlagUntilTimeout>
 80030e4:	4603      	mov	r3, r0
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d00d      	beq.n	8003106 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030ee:	2b04      	cmp	r3, #4
 80030f0:	d107      	bne.n	8003102 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	681a      	ldr	r2, [r3, #0]
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003100:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003102:	2301      	movs	r3, #1
 8003104:	e06b      	b.n	80031de <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800310a:	781a      	ldrb	r2, [r3, #0]
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003116:	1c5a      	adds	r2, r3, #1
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003120:	b29b      	uxth	r3, r3
 8003122:	3b01      	subs	r3, #1
 8003124:	b29a      	uxth	r2, r3
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800312e:	3b01      	subs	r3, #1
 8003130:	b29a      	uxth	r2, r3
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	695b      	ldr	r3, [r3, #20]
 800313c:	f003 0304 	and.w	r3, r3, #4
 8003140:	2b04      	cmp	r3, #4
 8003142:	d11b      	bne.n	800317c <HAL_I2C_Master_Transmit+0x188>
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003148:	2b00      	cmp	r3, #0
 800314a:	d017      	beq.n	800317c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003150:	781a      	ldrb	r2, [r3, #0]
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800315c:	1c5a      	adds	r2, r3, #1
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003166:	b29b      	uxth	r3, r3
 8003168:	3b01      	subs	r3, #1
 800316a:	b29a      	uxth	r2, r3
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003174:	3b01      	subs	r3, #1
 8003176:	b29a      	uxth	r2, r3
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800317c:	697a      	ldr	r2, [r7, #20]
 800317e:	6a39      	ldr	r1, [r7, #32]
 8003180:	68f8      	ldr	r0, [r7, #12]
 8003182:	f000 fa19 	bl	80035b8 <I2C_WaitOnBTFFlagUntilTimeout>
 8003186:	4603      	mov	r3, r0
 8003188:	2b00      	cmp	r3, #0
 800318a:	d00d      	beq.n	80031a8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003190:	2b04      	cmp	r3, #4
 8003192:	d107      	bne.n	80031a4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	681a      	ldr	r2, [r3, #0]
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80031a2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80031a4:	2301      	movs	r3, #1
 80031a6:	e01a      	b.n	80031de <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d194      	bne.n	80030da <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	681a      	ldr	r2, [r3, #0]
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80031be:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	2220      	movs	r2, #32
 80031c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	2200      	movs	r2, #0
 80031cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	2200      	movs	r2, #0
 80031d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80031d8:	2300      	movs	r3, #0
 80031da:	e000      	b.n	80031de <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80031dc:	2302      	movs	r3, #2
  }
}
 80031de:	4618      	mov	r0, r3
 80031e0:	3718      	adds	r7, #24
 80031e2:	46bd      	mov	sp, r7
 80031e4:	bd80      	pop	{r7, pc}
 80031e6:	bf00      	nop
 80031e8:	00100002 	.word	0x00100002
 80031ec:	ffff0000 	.word	0xffff0000

080031f0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b088      	sub	sp, #32
 80031f4:	af02      	add	r7, sp, #8
 80031f6:	60f8      	str	r0, [r7, #12]
 80031f8:	607a      	str	r2, [r7, #4]
 80031fa:	603b      	str	r3, [r7, #0]
 80031fc:	460b      	mov	r3, r1
 80031fe:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003204:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003206:	697b      	ldr	r3, [r7, #20]
 8003208:	2b08      	cmp	r3, #8
 800320a:	d006      	beq.n	800321a <I2C_MasterRequestWrite+0x2a>
 800320c:	697b      	ldr	r3, [r7, #20]
 800320e:	2b01      	cmp	r3, #1
 8003210:	d003      	beq.n	800321a <I2C_MasterRequestWrite+0x2a>
 8003212:	697b      	ldr	r3, [r7, #20]
 8003214:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003218:	d108      	bne.n	800322c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	681a      	ldr	r2, [r3, #0]
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003228:	601a      	str	r2, [r3, #0]
 800322a:	e00b      	b.n	8003244 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003230:	2b12      	cmp	r3, #18
 8003232:	d107      	bne.n	8003244 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	681a      	ldr	r2, [r3, #0]
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003242:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003244:	683b      	ldr	r3, [r7, #0]
 8003246:	9300      	str	r3, [sp, #0]
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	2200      	movs	r2, #0
 800324c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003250:	68f8      	ldr	r0, [r7, #12]
 8003252:	f000 f84f 	bl	80032f4 <I2C_WaitOnFlagUntilTimeout>
 8003256:	4603      	mov	r3, r0
 8003258:	2b00      	cmp	r3, #0
 800325a:	d00d      	beq.n	8003278 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003266:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800326a:	d103      	bne.n	8003274 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003272:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003274:	2303      	movs	r3, #3
 8003276:	e035      	b.n	80032e4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	691b      	ldr	r3, [r3, #16]
 800327c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003280:	d108      	bne.n	8003294 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003282:	897b      	ldrh	r3, [r7, #10]
 8003284:	b2db      	uxtb	r3, r3
 8003286:	461a      	mov	r2, r3
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003290:	611a      	str	r2, [r3, #16]
 8003292:	e01b      	b.n	80032cc <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003294:	897b      	ldrh	r3, [r7, #10]
 8003296:	11db      	asrs	r3, r3, #7
 8003298:	b2db      	uxtb	r3, r3
 800329a:	f003 0306 	and.w	r3, r3, #6
 800329e:	b2db      	uxtb	r3, r3
 80032a0:	f063 030f 	orn	r3, r3, #15
 80032a4:	b2da      	uxtb	r2, r3
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	687a      	ldr	r2, [r7, #4]
 80032b0:	490e      	ldr	r1, [pc, #56]	@ (80032ec <I2C_MasterRequestWrite+0xfc>)
 80032b2:	68f8      	ldr	r0, [r7, #12]
 80032b4:	f000 f898 	bl	80033e8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80032b8:	4603      	mov	r3, r0
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d001      	beq.n	80032c2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80032be:	2301      	movs	r3, #1
 80032c0:	e010      	b.n	80032e4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80032c2:	897b      	ldrh	r3, [r7, #10]
 80032c4:	b2da      	uxtb	r2, r3
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	687a      	ldr	r2, [r7, #4]
 80032d0:	4907      	ldr	r1, [pc, #28]	@ (80032f0 <I2C_MasterRequestWrite+0x100>)
 80032d2:	68f8      	ldr	r0, [r7, #12]
 80032d4:	f000 f888 	bl	80033e8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80032d8:	4603      	mov	r3, r0
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d001      	beq.n	80032e2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80032de:	2301      	movs	r3, #1
 80032e0:	e000      	b.n	80032e4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80032e2:	2300      	movs	r3, #0
}
 80032e4:	4618      	mov	r0, r3
 80032e6:	3718      	adds	r7, #24
 80032e8:	46bd      	mov	sp, r7
 80032ea:	bd80      	pop	{r7, pc}
 80032ec:	00010008 	.word	0x00010008
 80032f0:	00010002 	.word	0x00010002

080032f4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b084      	sub	sp, #16
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	60f8      	str	r0, [r7, #12]
 80032fc:	60b9      	str	r1, [r7, #8]
 80032fe:	603b      	str	r3, [r7, #0]
 8003300:	4613      	mov	r3, r2
 8003302:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003304:	e048      	b.n	8003398 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003306:	683b      	ldr	r3, [r7, #0]
 8003308:	f1b3 3fff 	cmp.w	r3, #4294967295
 800330c:	d044      	beq.n	8003398 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800330e:	f7fe fee3 	bl	80020d8 <HAL_GetTick>
 8003312:	4602      	mov	r2, r0
 8003314:	69bb      	ldr	r3, [r7, #24]
 8003316:	1ad3      	subs	r3, r2, r3
 8003318:	683a      	ldr	r2, [r7, #0]
 800331a:	429a      	cmp	r2, r3
 800331c:	d302      	bcc.n	8003324 <I2C_WaitOnFlagUntilTimeout+0x30>
 800331e:	683b      	ldr	r3, [r7, #0]
 8003320:	2b00      	cmp	r3, #0
 8003322:	d139      	bne.n	8003398 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003324:	68bb      	ldr	r3, [r7, #8]
 8003326:	0c1b      	lsrs	r3, r3, #16
 8003328:	b2db      	uxtb	r3, r3
 800332a:	2b01      	cmp	r3, #1
 800332c:	d10d      	bne.n	800334a <I2C_WaitOnFlagUntilTimeout+0x56>
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	695b      	ldr	r3, [r3, #20]
 8003334:	43da      	mvns	r2, r3
 8003336:	68bb      	ldr	r3, [r7, #8]
 8003338:	4013      	ands	r3, r2
 800333a:	b29b      	uxth	r3, r3
 800333c:	2b00      	cmp	r3, #0
 800333e:	bf0c      	ite	eq
 8003340:	2301      	moveq	r3, #1
 8003342:	2300      	movne	r3, #0
 8003344:	b2db      	uxtb	r3, r3
 8003346:	461a      	mov	r2, r3
 8003348:	e00c      	b.n	8003364 <I2C_WaitOnFlagUntilTimeout+0x70>
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	699b      	ldr	r3, [r3, #24]
 8003350:	43da      	mvns	r2, r3
 8003352:	68bb      	ldr	r3, [r7, #8]
 8003354:	4013      	ands	r3, r2
 8003356:	b29b      	uxth	r3, r3
 8003358:	2b00      	cmp	r3, #0
 800335a:	bf0c      	ite	eq
 800335c:	2301      	moveq	r3, #1
 800335e:	2300      	movne	r3, #0
 8003360:	b2db      	uxtb	r3, r3
 8003362:	461a      	mov	r2, r3
 8003364:	79fb      	ldrb	r3, [r7, #7]
 8003366:	429a      	cmp	r2, r3
 8003368:	d116      	bne.n	8003398 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	2200      	movs	r2, #0
 800336e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	2220      	movs	r2, #32
 8003374:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	2200      	movs	r2, #0
 800337c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003384:	f043 0220 	orr.w	r2, r3, #32
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	2200      	movs	r2, #0
 8003390:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003394:	2301      	movs	r3, #1
 8003396:	e023      	b.n	80033e0 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003398:	68bb      	ldr	r3, [r7, #8]
 800339a:	0c1b      	lsrs	r3, r3, #16
 800339c:	b2db      	uxtb	r3, r3
 800339e:	2b01      	cmp	r3, #1
 80033a0:	d10d      	bne.n	80033be <I2C_WaitOnFlagUntilTimeout+0xca>
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	695b      	ldr	r3, [r3, #20]
 80033a8:	43da      	mvns	r2, r3
 80033aa:	68bb      	ldr	r3, [r7, #8]
 80033ac:	4013      	ands	r3, r2
 80033ae:	b29b      	uxth	r3, r3
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	bf0c      	ite	eq
 80033b4:	2301      	moveq	r3, #1
 80033b6:	2300      	movne	r3, #0
 80033b8:	b2db      	uxtb	r3, r3
 80033ba:	461a      	mov	r2, r3
 80033bc:	e00c      	b.n	80033d8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	699b      	ldr	r3, [r3, #24]
 80033c4:	43da      	mvns	r2, r3
 80033c6:	68bb      	ldr	r3, [r7, #8]
 80033c8:	4013      	ands	r3, r2
 80033ca:	b29b      	uxth	r3, r3
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	bf0c      	ite	eq
 80033d0:	2301      	moveq	r3, #1
 80033d2:	2300      	movne	r3, #0
 80033d4:	b2db      	uxtb	r3, r3
 80033d6:	461a      	mov	r2, r3
 80033d8:	79fb      	ldrb	r3, [r7, #7]
 80033da:	429a      	cmp	r2, r3
 80033dc:	d093      	beq.n	8003306 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80033de:	2300      	movs	r3, #0
}
 80033e0:	4618      	mov	r0, r3
 80033e2:	3710      	adds	r7, #16
 80033e4:	46bd      	mov	sp, r7
 80033e6:	bd80      	pop	{r7, pc}

080033e8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b084      	sub	sp, #16
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	60f8      	str	r0, [r7, #12]
 80033f0:	60b9      	str	r1, [r7, #8]
 80033f2:	607a      	str	r2, [r7, #4]
 80033f4:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80033f6:	e071      	b.n	80034dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	695b      	ldr	r3, [r3, #20]
 80033fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003402:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003406:	d123      	bne.n	8003450 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	681a      	ldr	r2, [r3, #0]
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003416:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003420:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	2200      	movs	r2, #0
 8003426:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	2220      	movs	r2, #32
 800342c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	2200      	movs	r2, #0
 8003434:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800343c:	f043 0204 	orr.w	r2, r3, #4
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	2200      	movs	r2, #0
 8003448:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800344c:	2301      	movs	r3, #1
 800344e:	e067      	b.n	8003520 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003456:	d041      	beq.n	80034dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003458:	f7fe fe3e 	bl	80020d8 <HAL_GetTick>
 800345c:	4602      	mov	r2, r0
 800345e:	683b      	ldr	r3, [r7, #0]
 8003460:	1ad3      	subs	r3, r2, r3
 8003462:	687a      	ldr	r2, [r7, #4]
 8003464:	429a      	cmp	r2, r3
 8003466:	d302      	bcc.n	800346e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	2b00      	cmp	r3, #0
 800346c:	d136      	bne.n	80034dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800346e:	68bb      	ldr	r3, [r7, #8]
 8003470:	0c1b      	lsrs	r3, r3, #16
 8003472:	b2db      	uxtb	r3, r3
 8003474:	2b01      	cmp	r3, #1
 8003476:	d10c      	bne.n	8003492 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	695b      	ldr	r3, [r3, #20]
 800347e:	43da      	mvns	r2, r3
 8003480:	68bb      	ldr	r3, [r7, #8]
 8003482:	4013      	ands	r3, r2
 8003484:	b29b      	uxth	r3, r3
 8003486:	2b00      	cmp	r3, #0
 8003488:	bf14      	ite	ne
 800348a:	2301      	movne	r3, #1
 800348c:	2300      	moveq	r3, #0
 800348e:	b2db      	uxtb	r3, r3
 8003490:	e00b      	b.n	80034aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	699b      	ldr	r3, [r3, #24]
 8003498:	43da      	mvns	r2, r3
 800349a:	68bb      	ldr	r3, [r7, #8]
 800349c:	4013      	ands	r3, r2
 800349e:	b29b      	uxth	r3, r3
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	bf14      	ite	ne
 80034a4:	2301      	movne	r3, #1
 80034a6:	2300      	moveq	r3, #0
 80034a8:	b2db      	uxtb	r3, r3
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d016      	beq.n	80034dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	2200      	movs	r2, #0
 80034b2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	2220      	movs	r2, #32
 80034b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	2200      	movs	r2, #0
 80034c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034c8:	f043 0220 	orr.w	r2, r3, #32
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	2200      	movs	r2, #0
 80034d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80034d8:	2301      	movs	r3, #1
 80034da:	e021      	b.n	8003520 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80034dc:	68bb      	ldr	r3, [r7, #8]
 80034de:	0c1b      	lsrs	r3, r3, #16
 80034e0:	b2db      	uxtb	r3, r3
 80034e2:	2b01      	cmp	r3, #1
 80034e4:	d10c      	bne.n	8003500 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	695b      	ldr	r3, [r3, #20]
 80034ec:	43da      	mvns	r2, r3
 80034ee:	68bb      	ldr	r3, [r7, #8]
 80034f0:	4013      	ands	r3, r2
 80034f2:	b29b      	uxth	r3, r3
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	bf14      	ite	ne
 80034f8:	2301      	movne	r3, #1
 80034fa:	2300      	moveq	r3, #0
 80034fc:	b2db      	uxtb	r3, r3
 80034fe:	e00b      	b.n	8003518 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	699b      	ldr	r3, [r3, #24]
 8003506:	43da      	mvns	r2, r3
 8003508:	68bb      	ldr	r3, [r7, #8]
 800350a:	4013      	ands	r3, r2
 800350c:	b29b      	uxth	r3, r3
 800350e:	2b00      	cmp	r3, #0
 8003510:	bf14      	ite	ne
 8003512:	2301      	movne	r3, #1
 8003514:	2300      	moveq	r3, #0
 8003516:	b2db      	uxtb	r3, r3
 8003518:	2b00      	cmp	r3, #0
 800351a:	f47f af6d 	bne.w	80033f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800351e:	2300      	movs	r3, #0
}
 8003520:	4618      	mov	r0, r3
 8003522:	3710      	adds	r7, #16
 8003524:	46bd      	mov	sp, r7
 8003526:	bd80      	pop	{r7, pc}

08003528 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003528:	b580      	push	{r7, lr}
 800352a:	b084      	sub	sp, #16
 800352c:	af00      	add	r7, sp, #0
 800352e:	60f8      	str	r0, [r7, #12]
 8003530:	60b9      	str	r1, [r7, #8]
 8003532:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003534:	e034      	b.n	80035a0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003536:	68f8      	ldr	r0, [r7, #12]
 8003538:	f000 f886 	bl	8003648 <I2C_IsAcknowledgeFailed>
 800353c:	4603      	mov	r3, r0
 800353e:	2b00      	cmp	r3, #0
 8003540:	d001      	beq.n	8003546 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003542:	2301      	movs	r3, #1
 8003544:	e034      	b.n	80035b0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003546:	68bb      	ldr	r3, [r7, #8]
 8003548:	f1b3 3fff 	cmp.w	r3, #4294967295
 800354c:	d028      	beq.n	80035a0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800354e:	f7fe fdc3 	bl	80020d8 <HAL_GetTick>
 8003552:	4602      	mov	r2, r0
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	1ad3      	subs	r3, r2, r3
 8003558:	68ba      	ldr	r2, [r7, #8]
 800355a:	429a      	cmp	r2, r3
 800355c:	d302      	bcc.n	8003564 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800355e:	68bb      	ldr	r3, [r7, #8]
 8003560:	2b00      	cmp	r3, #0
 8003562:	d11d      	bne.n	80035a0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	695b      	ldr	r3, [r3, #20]
 800356a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800356e:	2b80      	cmp	r3, #128	@ 0x80
 8003570:	d016      	beq.n	80035a0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	2200      	movs	r2, #0
 8003576:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	2220      	movs	r2, #32
 800357c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	2200      	movs	r2, #0
 8003584:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800358c:	f043 0220 	orr.w	r2, r3, #32
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	2200      	movs	r2, #0
 8003598:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800359c:	2301      	movs	r3, #1
 800359e:	e007      	b.n	80035b0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	695b      	ldr	r3, [r3, #20]
 80035a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035aa:	2b80      	cmp	r3, #128	@ 0x80
 80035ac:	d1c3      	bne.n	8003536 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80035ae:	2300      	movs	r3, #0
}
 80035b0:	4618      	mov	r0, r3
 80035b2:	3710      	adds	r7, #16
 80035b4:	46bd      	mov	sp, r7
 80035b6:	bd80      	pop	{r7, pc}

080035b8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	b084      	sub	sp, #16
 80035bc:	af00      	add	r7, sp, #0
 80035be:	60f8      	str	r0, [r7, #12]
 80035c0:	60b9      	str	r1, [r7, #8]
 80035c2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80035c4:	e034      	b.n	8003630 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80035c6:	68f8      	ldr	r0, [r7, #12]
 80035c8:	f000 f83e 	bl	8003648 <I2C_IsAcknowledgeFailed>
 80035cc:	4603      	mov	r3, r0
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d001      	beq.n	80035d6 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80035d2:	2301      	movs	r3, #1
 80035d4:	e034      	b.n	8003640 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035d6:	68bb      	ldr	r3, [r7, #8]
 80035d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035dc:	d028      	beq.n	8003630 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035de:	f7fe fd7b 	bl	80020d8 <HAL_GetTick>
 80035e2:	4602      	mov	r2, r0
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	1ad3      	subs	r3, r2, r3
 80035e8:	68ba      	ldr	r2, [r7, #8]
 80035ea:	429a      	cmp	r2, r3
 80035ec:	d302      	bcc.n	80035f4 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80035ee:	68bb      	ldr	r3, [r7, #8]
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d11d      	bne.n	8003630 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	695b      	ldr	r3, [r3, #20]
 80035fa:	f003 0304 	and.w	r3, r3, #4
 80035fe:	2b04      	cmp	r3, #4
 8003600:	d016      	beq.n	8003630 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	2200      	movs	r2, #0
 8003606:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	2220      	movs	r2, #32
 800360c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	2200      	movs	r2, #0
 8003614:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800361c:	f043 0220 	orr.w	r2, r3, #32
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	2200      	movs	r2, #0
 8003628:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800362c:	2301      	movs	r3, #1
 800362e:	e007      	b.n	8003640 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	695b      	ldr	r3, [r3, #20]
 8003636:	f003 0304 	and.w	r3, r3, #4
 800363a:	2b04      	cmp	r3, #4
 800363c:	d1c3      	bne.n	80035c6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800363e:	2300      	movs	r3, #0
}
 8003640:	4618      	mov	r0, r3
 8003642:	3710      	adds	r7, #16
 8003644:	46bd      	mov	sp, r7
 8003646:	bd80      	pop	{r7, pc}

08003648 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003648:	b480      	push	{r7}
 800364a:	b083      	sub	sp, #12
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	695b      	ldr	r3, [r3, #20]
 8003656:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800365a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800365e:	d11b      	bne.n	8003698 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003668:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	2200      	movs	r2, #0
 800366e:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	2220      	movs	r2, #32
 8003674:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	2200      	movs	r2, #0
 800367c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003684:	f043 0204 	orr.w	r2, r3, #4
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	2200      	movs	r2, #0
 8003690:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003694:	2301      	movs	r3, #1
 8003696:	e000      	b.n	800369a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003698:	2300      	movs	r3, #0
}
 800369a:	4618      	mov	r0, r3
 800369c:	370c      	adds	r7, #12
 800369e:	46bd      	mov	sp, r7
 80036a0:	bc80      	pop	{r7}
 80036a2:	4770      	bx	lr

080036a4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b086      	sub	sp, #24
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d101      	bne.n	80036b6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80036b2:	2301      	movs	r3, #1
 80036b4:	e272      	b.n	8003b9c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f003 0301 	and.w	r3, r3, #1
 80036be:	2b00      	cmp	r3, #0
 80036c0:	f000 8087 	beq.w	80037d2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80036c4:	4b92      	ldr	r3, [pc, #584]	@ (8003910 <HAL_RCC_OscConfig+0x26c>)
 80036c6:	685b      	ldr	r3, [r3, #4]
 80036c8:	f003 030c 	and.w	r3, r3, #12
 80036cc:	2b04      	cmp	r3, #4
 80036ce:	d00c      	beq.n	80036ea <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80036d0:	4b8f      	ldr	r3, [pc, #572]	@ (8003910 <HAL_RCC_OscConfig+0x26c>)
 80036d2:	685b      	ldr	r3, [r3, #4]
 80036d4:	f003 030c 	and.w	r3, r3, #12
 80036d8:	2b08      	cmp	r3, #8
 80036da:	d112      	bne.n	8003702 <HAL_RCC_OscConfig+0x5e>
 80036dc:	4b8c      	ldr	r3, [pc, #560]	@ (8003910 <HAL_RCC_OscConfig+0x26c>)
 80036de:	685b      	ldr	r3, [r3, #4]
 80036e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80036e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80036e8:	d10b      	bne.n	8003702 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036ea:	4b89      	ldr	r3, [pc, #548]	@ (8003910 <HAL_RCC_OscConfig+0x26c>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d06c      	beq.n	80037d0 <HAL_RCC_OscConfig+0x12c>
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	685b      	ldr	r3, [r3, #4]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d168      	bne.n	80037d0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80036fe:	2301      	movs	r3, #1
 8003700:	e24c      	b.n	8003b9c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	685b      	ldr	r3, [r3, #4]
 8003706:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800370a:	d106      	bne.n	800371a <HAL_RCC_OscConfig+0x76>
 800370c:	4b80      	ldr	r3, [pc, #512]	@ (8003910 <HAL_RCC_OscConfig+0x26c>)
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	4a7f      	ldr	r2, [pc, #508]	@ (8003910 <HAL_RCC_OscConfig+0x26c>)
 8003712:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003716:	6013      	str	r3, [r2, #0]
 8003718:	e02e      	b.n	8003778 <HAL_RCC_OscConfig+0xd4>
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	685b      	ldr	r3, [r3, #4]
 800371e:	2b00      	cmp	r3, #0
 8003720:	d10c      	bne.n	800373c <HAL_RCC_OscConfig+0x98>
 8003722:	4b7b      	ldr	r3, [pc, #492]	@ (8003910 <HAL_RCC_OscConfig+0x26c>)
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	4a7a      	ldr	r2, [pc, #488]	@ (8003910 <HAL_RCC_OscConfig+0x26c>)
 8003728:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800372c:	6013      	str	r3, [r2, #0]
 800372e:	4b78      	ldr	r3, [pc, #480]	@ (8003910 <HAL_RCC_OscConfig+0x26c>)
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	4a77      	ldr	r2, [pc, #476]	@ (8003910 <HAL_RCC_OscConfig+0x26c>)
 8003734:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003738:	6013      	str	r3, [r2, #0]
 800373a:	e01d      	b.n	8003778 <HAL_RCC_OscConfig+0xd4>
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	685b      	ldr	r3, [r3, #4]
 8003740:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003744:	d10c      	bne.n	8003760 <HAL_RCC_OscConfig+0xbc>
 8003746:	4b72      	ldr	r3, [pc, #456]	@ (8003910 <HAL_RCC_OscConfig+0x26c>)
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	4a71      	ldr	r2, [pc, #452]	@ (8003910 <HAL_RCC_OscConfig+0x26c>)
 800374c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003750:	6013      	str	r3, [r2, #0]
 8003752:	4b6f      	ldr	r3, [pc, #444]	@ (8003910 <HAL_RCC_OscConfig+0x26c>)
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	4a6e      	ldr	r2, [pc, #440]	@ (8003910 <HAL_RCC_OscConfig+0x26c>)
 8003758:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800375c:	6013      	str	r3, [r2, #0]
 800375e:	e00b      	b.n	8003778 <HAL_RCC_OscConfig+0xd4>
 8003760:	4b6b      	ldr	r3, [pc, #428]	@ (8003910 <HAL_RCC_OscConfig+0x26c>)
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	4a6a      	ldr	r2, [pc, #424]	@ (8003910 <HAL_RCC_OscConfig+0x26c>)
 8003766:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800376a:	6013      	str	r3, [r2, #0]
 800376c:	4b68      	ldr	r3, [pc, #416]	@ (8003910 <HAL_RCC_OscConfig+0x26c>)
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	4a67      	ldr	r2, [pc, #412]	@ (8003910 <HAL_RCC_OscConfig+0x26c>)
 8003772:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003776:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	685b      	ldr	r3, [r3, #4]
 800377c:	2b00      	cmp	r3, #0
 800377e:	d013      	beq.n	80037a8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003780:	f7fe fcaa 	bl	80020d8 <HAL_GetTick>
 8003784:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003786:	e008      	b.n	800379a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003788:	f7fe fca6 	bl	80020d8 <HAL_GetTick>
 800378c:	4602      	mov	r2, r0
 800378e:	693b      	ldr	r3, [r7, #16]
 8003790:	1ad3      	subs	r3, r2, r3
 8003792:	2b64      	cmp	r3, #100	@ 0x64
 8003794:	d901      	bls.n	800379a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003796:	2303      	movs	r3, #3
 8003798:	e200      	b.n	8003b9c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800379a:	4b5d      	ldr	r3, [pc, #372]	@ (8003910 <HAL_RCC_OscConfig+0x26c>)
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d0f0      	beq.n	8003788 <HAL_RCC_OscConfig+0xe4>
 80037a6:	e014      	b.n	80037d2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037a8:	f7fe fc96 	bl	80020d8 <HAL_GetTick>
 80037ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037ae:	e008      	b.n	80037c2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80037b0:	f7fe fc92 	bl	80020d8 <HAL_GetTick>
 80037b4:	4602      	mov	r2, r0
 80037b6:	693b      	ldr	r3, [r7, #16]
 80037b8:	1ad3      	subs	r3, r2, r3
 80037ba:	2b64      	cmp	r3, #100	@ 0x64
 80037bc:	d901      	bls.n	80037c2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80037be:	2303      	movs	r3, #3
 80037c0:	e1ec      	b.n	8003b9c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037c2:	4b53      	ldr	r3, [pc, #332]	@ (8003910 <HAL_RCC_OscConfig+0x26c>)
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d1f0      	bne.n	80037b0 <HAL_RCC_OscConfig+0x10c>
 80037ce:	e000      	b.n	80037d2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f003 0302 	and.w	r3, r3, #2
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d063      	beq.n	80038a6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80037de:	4b4c      	ldr	r3, [pc, #304]	@ (8003910 <HAL_RCC_OscConfig+0x26c>)
 80037e0:	685b      	ldr	r3, [r3, #4]
 80037e2:	f003 030c 	and.w	r3, r3, #12
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d00b      	beq.n	8003802 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80037ea:	4b49      	ldr	r3, [pc, #292]	@ (8003910 <HAL_RCC_OscConfig+0x26c>)
 80037ec:	685b      	ldr	r3, [r3, #4]
 80037ee:	f003 030c 	and.w	r3, r3, #12
 80037f2:	2b08      	cmp	r3, #8
 80037f4:	d11c      	bne.n	8003830 <HAL_RCC_OscConfig+0x18c>
 80037f6:	4b46      	ldr	r3, [pc, #280]	@ (8003910 <HAL_RCC_OscConfig+0x26c>)
 80037f8:	685b      	ldr	r3, [r3, #4]
 80037fa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d116      	bne.n	8003830 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003802:	4b43      	ldr	r3, [pc, #268]	@ (8003910 <HAL_RCC_OscConfig+0x26c>)
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f003 0302 	and.w	r3, r3, #2
 800380a:	2b00      	cmp	r3, #0
 800380c:	d005      	beq.n	800381a <HAL_RCC_OscConfig+0x176>
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	691b      	ldr	r3, [r3, #16]
 8003812:	2b01      	cmp	r3, #1
 8003814:	d001      	beq.n	800381a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003816:	2301      	movs	r3, #1
 8003818:	e1c0      	b.n	8003b9c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800381a:	4b3d      	ldr	r3, [pc, #244]	@ (8003910 <HAL_RCC_OscConfig+0x26c>)
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	695b      	ldr	r3, [r3, #20]
 8003826:	00db      	lsls	r3, r3, #3
 8003828:	4939      	ldr	r1, [pc, #228]	@ (8003910 <HAL_RCC_OscConfig+0x26c>)
 800382a:	4313      	orrs	r3, r2
 800382c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800382e:	e03a      	b.n	80038a6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	691b      	ldr	r3, [r3, #16]
 8003834:	2b00      	cmp	r3, #0
 8003836:	d020      	beq.n	800387a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003838:	4b36      	ldr	r3, [pc, #216]	@ (8003914 <HAL_RCC_OscConfig+0x270>)
 800383a:	2201      	movs	r2, #1
 800383c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800383e:	f7fe fc4b 	bl	80020d8 <HAL_GetTick>
 8003842:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003844:	e008      	b.n	8003858 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003846:	f7fe fc47 	bl	80020d8 <HAL_GetTick>
 800384a:	4602      	mov	r2, r0
 800384c:	693b      	ldr	r3, [r7, #16]
 800384e:	1ad3      	subs	r3, r2, r3
 8003850:	2b02      	cmp	r3, #2
 8003852:	d901      	bls.n	8003858 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003854:	2303      	movs	r3, #3
 8003856:	e1a1      	b.n	8003b9c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003858:	4b2d      	ldr	r3, [pc, #180]	@ (8003910 <HAL_RCC_OscConfig+0x26c>)
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f003 0302 	and.w	r3, r3, #2
 8003860:	2b00      	cmp	r3, #0
 8003862:	d0f0      	beq.n	8003846 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003864:	4b2a      	ldr	r3, [pc, #168]	@ (8003910 <HAL_RCC_OscConfig+0x26c>)
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	695b      	ldr	r3, [r3, #20]
 8003870:	00db      	lsls	r3, r3, #3
 8003872:	4927      	ldr	r1, [pc, #156]	@ (8003910 <HAL_RCC_OscConfig+0x26c>)
 8003874:	4313      	orrs	r3, r2
 8003876:	600b      	str	r3, [r1, #0]
 8003878:	e015      	b.n	80038a6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800387a:	4b26      	ldr	r3, [pc, #152]	@ (8003914 <HAL_RCC_OscConfig+0x270>)
 800387c:	2200      	movs	r2, #0
 800387e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003880:	f7fe fc2a 	bl	80020d8 <HAL_GetTick>
 8003884:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003886:	e008      	b.n	800389a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003888:	f7fe fc26 	bl	80020d8 <HAL_GetTick>
 800388c:	4602      	mov	r2, r0
 800388e:	693b      	ldr	r3, [r7, #16]
 8003890:	1ad3      	subs	r3, r2, r3
 8003892:	2b02      	cmp	r3, #2
 8003894:	d901      	bls.n	800389a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003896:	2303      	movs	r3, #3
 8003898:	e180      	b.n	8003b9c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800389a:	4b1d      	ldr	r3, [pc, #116]	@ (8003910 <HAL_RCC_OscConfig+0x26c>)
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f003 0302 	and.w	r3, r3, #2
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d1f0      	bne.n	8003888 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f003 0308 	and.w	r3, r3, #8
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d03a      	beq.n	8003928 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	699b      	ldr	r3, [r3, #24]
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d019      	beq.n	80038ee <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80038ba:	4b17      	ldr	r3, [pc, #92]	@ (8003918 <HAL_RCC_OscConfig+0x274>)
 80038bc:	2201      	movs	r2, #1
 80038be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038c0:	f7fe fc0a 	bl	80020d8 <HAL_GetTick>
 80038c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038c6:	e008      	b.n	80038da <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80038c8:	f7fe fc06 	bl	80020d8 <HAL_GetTick>
 80038cc:	4602      	mov	r2, r0
 80038ce:	693b      	ldr	r3, [r7, #16]
 80038d0:	1ad3      	subs	r3, r2, r3
 80038d2:	2b02      	cmp	r3, #2
 80038d4:	d901      	bls.n	80038da <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80038d6:	2303      	movs	r3, #3
 80038d8:	e160      	b.n	8003b9c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038da:	4b0d      	ldr	r3, [pc, #52]	@ (8003910 <HAL_RCC_OscConfig+0x26c>)
 80038dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038de:	f003 0302 	and.w	r3, r3, #2
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d0f0      	beq.n	80038c8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80038e6:	2001      	movs	r0, #1
 80038e8:	f000 face 	bl	8003e88 <RCC_Delay>
 80038ec:	e01c      	b.n	8003928 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80038ee:	4b0a      	ldr	r3, [pc, #40]	@ (8003918 <HAL_RCC_OscConfig+0x274>)
 80038f0:	2200      	movs	r2, #0
 80038f2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038f4:	f7fe fbf0 	bl	80020d8 <HAL_GetTick>
 80038f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80038fa:	e00f      	b.n	800391c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80038fc:	f7fe fbec 	bl	80020d8 <HAL_GetTick>
 8003900:	4602      	mov	r2, r0
 8003902:	693b      	ldr	r3, [r7, #16]
 8003904:	1ad3      	subs	r3, r2, r3
 8003906:	2b02      	cmp	r3, #2
 8003908:	d908      	bls.n	800391c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800390a:	2303      	movs	r3, #3
 800390c:	e146      	b.n	8003b9c <HAL_RCC_OscConfig+0x4f8>
 800390e:	bf00      	nop
 8003910:	40021000 	.word	0x40021000
 8003914:	42420000 	.word	0x42420000
 8003918:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800391c:	4b92      	ldr	r3, [pc, #584]	@ (8003b68 <HAL_RCC_OscConfig+0x4c4>)
 800391e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003920:	f003 0302 	and.w	r3, r3, #2
 8003924:	2b00      	cmp	r3, #0
 8003926:	d1e9      	bne.n	80038fc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f003 0304 	and.w	r3, r3, #4
 8003930:	2b00      	cmp	r3, #0
 8003932:	f000 80a6 	beq.w	8003a82 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003936:	2300      	movs	r3, #0
 8003938:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800393a:	4b8b      	ldr	r3, [pc, #556]	@ (8003b68 <HAL_RCC_OscConfig+0x4c4>)
 800393c:	69db      	ldr	r3, [r3, #28]
 800393e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003942:	2b00      	cmp	r3, #0
 8003944:	d10d      	bne.n	8003962 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003946:	4b88      	ldr	r3, [pc, #544]	@ (8003b68 <HAL_RCC_OscConfig+0x4c4>)
 8003948:	69db      	ldr	r3, [r3, #28]
 800394a:	4a87      	ldr	r2, [pc, #540]	@ (8003b68 <HAL_RCC_OscConfig+0x4c4>)
 800394c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003950:	61d3      	str	r3, [r2, #28]
 8003952:	4b85      	ldr	r3, [pc, #532]	@ (8003b68 <HAL_RCC_OscConfig+0x4c4>)
 8003954:	69db      	ldr	r3, [r3, #28]
 8003956:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800395a:	60bb      	str	r3, [r7, #8]
 800395c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800395e:	2301      	movs	r3, #1
 8003960:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003962:	4b82      	ldr	r3, [pc, #520]	@ (8003b6c <HAL_RCC_OscConfig+0x4c8>)
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800396a:	2b00      	cmp	r3, #0
 800396c:	d118      	bne.n	80039a0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800396e:	4b7f      	ldr	r3, [pc, #508]	@ (8003b6c <HAL_RCC_OscConfig+0x4c8>)
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	4a7e      	ldr	r2, [pc, #504]	@ (8003b6c <HAL_RCC_OscConfig+0x4c8>)
 8003974:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003978:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800397a:	f7fe fbad 	bl	80020d8 <HAL_GetTick>
 800397e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003980:	e008      	b.n	8003994 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003982:	f7fe fba9 	bl	80020d8 <HAL_GetTick>
 8003986:	4602      	mov	r2, r0
 8003988:	693b      	ldr	r3, [r7, #16]
 800398a:	1ad3      	subs	r3, r2, r3
 800398c:	2b64      	cmp	r3, #100	@ 0x64
 800398e:	d901      	bls.n	8003994 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003990:	2303      	movs	r3, #3
 8003992:	e103      	b.n	8003b9c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003994:	4b75      	ldr	r3, [pc, #468]	@ (8003b6c <HAL_RCC_OscConfig+0x4c8>)
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800399c:	2b00      	cmp	r3, #0
 800399e:	d0f0      	beq.n	8003982 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	68db      	ldr	r3, [r3, #12]
 80039a4:	2b01      	cmp	r3, #1
 80039a6:	d106      	bne.n	80039b6 <HAL_RCC_OscConfig+0x312>
 80039a8:	4b6f      	ldr	r3, [pc, #444]	@ (8003b68 <HAL_RCC_OscConfig+0x4c4>)
 80039aa:	6a1b      	ldr	r3, [r3, #32]
 80039ac:	4a6e      	ldr	r2, [pc, #440]	@ (8003b68 <HAL_RCC_OscConfig+0x4c4>)
 80039ae:	f043 0301 	orr.w	r3, r3, #1
 80039b2:	6213      	str	r3, [r2, #32]
 80039b4:	e02d      	b.n	8003a12 <HAL_RCC_OscConfig+0x36e>
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	68db      	ldr	r3, [r3, #12]
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d10c      	bne.n	80039d8 <HAL_RCC_OscConfig+0x334>
 80039be:	4b6a      	ldr	r3, [pc, #424]	@ (8003b68 <HAL_RCC_OscConfig+0x4c4>)
 80039c0:	6a1b      	ldr	r3, [r3, #32]
 80039c2:	4a69      	ldr	r2, [pc, #420]	@ (8003b68 <HAL_RCC_OscConfig+0x4c4>)
 80039c4:	f023 0301 	bic.w	r3, r3, #1
 80039c8:	6213      	str	r3, [r2, #32]
 80039ca:	4b67      	ldr	r3, [pc, #412]	@ (8003b68 <HAL_RCC_OscConfig+0x4c4>)
 80039cc:	6a1b      	ldr	r3, [r3, #32]
 80039ce:	4a66      	ldr	r2, [pc, #408]	@ (8003b68 <HAL_RCC_OscConfig+0x4c4>)
 80039d0:	f023 0304 	bic.w	r3, r3, #4
 80039d4:	6213      	str	r3, [r2, #32]
 80039d6:	e01c      	b.n	8003a12 <HAL_RCC_OscConfig+0x36e>
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	68db      	ldr	r3, [r3, #12]
 80039dc:	2b05      	cmp	r3, #5
 80039de:	d10c      	bne.n	80039fa <HAL_RCC_OscConfig+0x356>
 80039e0:	4b61      	ldr	r3, [pc, #388]	@ (8003b68 <HAL_RCC_OscConfig+0x4c4>)
 80039e2:	6a1b      	ldr	r3, [r3, #32]
 80039e4:	4a60      	ldr	r2, [pc, #384]	@ (8003b68 <HAL_RCC_OscConfig+0x4c4>)
 80039e6:	f043 0304 	orr.w	r3, r3, #4
 80039ea:	6213      	str	r3, [r2, #32]
 80039ec:	4b5e      	ldr	r3, [pc, #376]	@ (8003b68 <HAL_RCC_OscConfig+0x4c4>)
 80039ee:	6a1b      	ldr	r3, [r3, #32]
 80039f0:	4a5d      	ldr	r2, [pc, #372]	@ (8003b68 <HAL_RCC_OscConfig+0x4c4>)
 80039f2:	f043 0301 	orr.w	r3, r3, #1
 80039f6:	6213      	str	r3, [r2, #32]
 80039f8:	e00b      	b.n	8003a12 <HAL_RCC_OscConfig+0x36e>
 80039fa:	4b5b      	ldr	r3, [pc, #364]	@ (8003b68 <HAL_RCC_OscConfig+0x4c4>)
 80039fc:	6a1b      	ldr	r3, [r3, #32]
 80039fe:	4a5a      	ldr	r2, [pc, #360]	@ (8003b68 <HAL_RCC_OscConfig+0x4c4>)
 8003a00:	f023 0301 	bic.w	r3, r3, #1
 8003a04:	6213      	str	r3, [r2, #32]
 8003a06:	4b58      	ldr	r3, [pc, #352]	@ (8003b68 <HAL_RCC_OscConfig+0x4c4>)
 8003a08:	6a1b      	ldr	r3, [r3, #32]
 8003a0a:	4a57      	ldr	r2, [pc, #348]	@ (8003b68 <HAL_RCC_OscConfig+0x4c4>)
 8003a0c:	f023 0304 	bic.w	r3, r3, #4
 8003a10:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	68db      	ldr	r3, [r3, #12]
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d015      	beq.n	8003a46 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a1a:	f7fe fb5d 	bl	80020d8 <HAL_GetTick>
 8003a1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a20:	e00a      	b.n	8003a38 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a22:	f7fe fb59 	bl	80020d8 <HAL_GetTick>
 8003a26:	4602      	mov	r2, r0
 8003a28:	693b      	ldr	r3, [r7, #16]
 8003a2a:	1ad3      	subs	r3, r2, r3
 8003a2c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a30:	4293      	cmp	r3, r2
 8003a32:	d901      	bls.n	8003a38 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003a34:	2303      	movs	r3, #3
 8003a36:	e0b1      	b.n	8003b9c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a38:	4b4b      	ldr	r3, [pc, #300]	@ (8003b68 <HAL_RCC_OscConfig+0x4c4>)
 8003a3a:	6a1b      	ldr	r3, [r3, #32]
 8003a3c:	f003 0302 	and.w	r3, r3, #2
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d0ee      	beq.n	8003a22 <HAL_RCC_OscConfig+0x37e>
 8003a44:	e014      	b.n	8003a70 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a46:	f7fe fb47 	bl	80020d8 <HAL_GetTick>
 8003a4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a4c:	e00a      	b.n	8003a64 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a4e:	f7fe fb43 	bl	80020d8 <HAL_GetTick>
 8003a52:	4602      	mov	r2, r0
 8003a54:	693b      	ldr	r3, [r7, #16]
 8003a56:	1ad3      	subs	r3, r2, r3
 8003a58:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a5c:	4293      	cmp	r3, r2
 8003a5e:	d901      	bls.n	8003a64 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003a60:	2303      	movs	r3, #3
 8003a62:	e09b      	b.n	8003b9c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a64:	4b40      	ldr	r3, [pc, #256]	@ (8003b68 <HAL_RCC_OscConfig+0x4c4>)
 8003a66:	6a1b      	ldr	r3, [r3, #32]
 8003a68:	f003 0302 	and.w	r3, r3, #2
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d1ee      	bne.n	8003a4e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003a70:	7dfb      	ldrb	r3, [r7, #23]
 8003a72:	2b01      	cmp	r3, #1
 8003a74:	d105      	bne.n	8003a82 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a76:	4b3c      	ldr	r3, [pc, #240]	@ (8003b68 <HAL_RCC_OscConfig+0x4c4>)
 8003a78:	69db      	ldr	r3, [r3, #28]
 8003a7a:	4a3b      	ldr	r2, [pc, #236]	@ (8003b68 <HAL_RCC_OscConfig+0x4c4>)
 8003a7c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003a80:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	69db      	ldr	r3, [r3, #28]
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	f000 8087 	beq.w	8003b9a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003a8c:	4b36      	ldr	r3, [pc, #216]	@ (8003b68 <HAL_RCC_OscConfig+0x4c4>)
 8003a8e:	685b      	ldr	r3, [r3, #4]
 8003a90:	f003 030c 	and.w	r3, r3, #12
 8003a94:	2b08      	cmp	r3, #8
 8003a96:	d061      	beq.n	8003b5c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	69db      	ldr	r3, [r3, #28]
 8003a9c:	2b02      	cmp	r3, #2
 8003a9e:	d146      	bne.n	8003b2e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003aa0:	4b33      	ldr	r3, [pc, #204]	@ (8003b70 <HAL_RCC_OscConfig+0x4cc>)
 8003aa2:	2200      	movs	r2, #0
 8003aa4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003aa6:	f7fe fb17 	bl	80020d8 <HAL_GetTick>
 8003aaa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003aac:	e008      	b.n	8003ac0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003aae:	f7fe fb13 	bl	80020d8 <HAL_GetTick>
 8003ab2:	4602      	mov	r2, r0
 8003ab4:	693b      	ldr	r3, [r7, #16]
 8003ab6:	1ad3      	subs	r3, r2, r3
 8003ab8:	2b02      	cmp	r3, #2
 8003aba:	d901      	bls.n	8003ac0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003abc:	2303      	movs	r3, #3
 8003abe:	e06d      	b.n	8003b9c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ac0:	4b29      	ldr	r3, [pc, #164]	@ (8003b68 <HAL_RCC_OscConfig+0x4c4>)
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d1f0      	bne.n	8003aae <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	6a1b      	ldr	r3, [r3, #32]
 8003ad0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ad4:	d108      	bne.n	8003ae8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003ad6:	4b24      	ldr	r3, [pc, #144]	@ (8003b68 <HAL_RCC_OscConfig+0x4c4>)
 8003ad8:	685b      	ldr	r3, [r3, #4]
 8003ada:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	689b      	ldr	r3, [r3, #8]
 8003ae2:	4921      	ldr	r1, [pc, #132]	@ (8003b68 <HAL_RCC_OscConfig+0x4c4>)
 8003ae4:	4313      	orrs	r3, r2
 8003ae6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003ae8:	4b1f      	ldr	r3, [pc, #124]	@ (8003b68 <HAL_RCC_OscConfig+0x4c4>)
 8003aea:	685b      	ldr	r3, [r3, #4]
 8003aec:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6a19      	ldr	r1, [r3, #32]
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003af8:	430b      	orrs	r3, r1
 8003afa:	491b      	ldr	r1, [pc, #108]	@ (8003b68 <HAL_RCC_OscConfig+0x4c4>)
 8003afc:	4313      	orrs	r3, r2
 8003afe:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003b00:	4b1b      	ldr	r3, [pc, #108]	@ (8003b70 <HAL_RCC_OscConfig+0x4cc>)
 8003b02:	2201      	movs	r2, #1
 8003b04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b06:	f7fe fae7 	bl	80020d8 <HAL_GetTick>
 8003b0a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003b0c:	e008      	b.n	8003b20 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b0e:	f7fe fae3 	bl	80020d8 <HAL_GetTick>
 8003b12:	4602      	mov	r2, r0
 8003b14:	693b      	ldr	r3, [r7, #16]
 8003b16:	1ad3      	subs	r3, r2, r3
 8003b18:	2b02      	cmp	r3, #2
 8003b1a:	d901      	bls.n	8003b20 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003b1c:	2303      	movs	r3, #3
 8003b1e:	e03d      	b.n	8003b9c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003b20:	4b11      	ldr	r3, [pc, #68]	@ (8003b68 <HAL_RCC_OscConfig+0x4c4>)
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d0f0      	beq.n	8003b0e <HAL_RCC_OscConfig+0x46a>
 8003b2c:	e035      	b.n	8003b9a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b2e:	4b10      	ldr	r3, [pc, #64]	@ (8003b70 <HAL_RCC_OscConfig+0x4cc>)
 8003b30:	2200      	movs	r2, #0
 8003b32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b34:	f7fe fad0 	bl	80020d8 <HAL_GetTick>
 8003b38:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003b3a:	e008      	b.n	8003b4e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b3c:	f7fe facc 	bl	80020d8 <HAL_GetTick>
 8003b40:	4602      	mov	r2, r0
 8003b42:	693b      	ldr	r3, [r7, #16]
 8003b44:	1ad3      	subs	r3, r2, r3
 8003b46:	2b02      	cmp	r3, #2
 8003b48:	d901      	bls.n	8003b4e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003b4a:	2303      	movs	r3, #3
 8003b4c:	e026      	b.n	8003b9c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003b4e:	4b06      	ldr	r3, [pc, #24]	@ (8003b68 <HAL_RCC_OscConfig+0x4c4>)
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d1f0      	bne.n	8003b3c <HAL_RCC_OscConfig+0x498>
 8003b5a:	e01e      	b.n	8003b9a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	69db      	ldr	r3, [r3, #28]
 8003b60:	2b01      	cmp	r3, #1
 8003b62:	d107      	bne.n	8003b74 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003b64:	2301      	movs	r3, #1
 8003b66:	e019      	b.n	8003b9c <HAL_RCC_OscConfig+0x4f8>
 8003b68:	40021000 	.word	0x40021000
 8003b6c:	40007000 	.word	0x40007000
 8003b70:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003b74:	4b0b      	ldr	r3, [pc, #44]	@ (8003ba4 <HAL_RCC_OscConfig+0x500>)
 8003b76:	685b      	ldr	r3, [r3, #4]
 8003b78:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	6a1b      	ldr	r3, [r3, #32]
 8003b84:	429a      	cmp	r2, r3
 8003b86:	d106      	bne.n	8003b96 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b92:	429a      	cmp	r2, r3
 8003b94:	d001      	beq.n	8003b9a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003b96:	2301      	movs	r3, #1
 8003b98:	e000      	b.n	8003b9c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003b9a:	2300      	movs	r3, #0
}
 8003b9c:	4618      	mov	r0, r3
 8003b9e:	3718      	adds	r7, #24
 8003ba0:	46bd      	mov	sp, r7
 8003ba2:	bd80      	pop	{r7, pc}
 8003ba4:	40021000 	.word	0x40021000

08003ba8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	b084      	sub	sp, #16
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	6078      	str	r0, [r7, #4]
 8003bb0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d101      	bne.n	8003bbc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003bb8:	2301      	movs	r3, #1
 8003bba:	e0d0      	b.n	8003d5e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003bbc:	4b6a      	ldr	r3, [pc, #424]	@ (8003d68 <HAL_RCC_ClockConfig+0x1c0>)
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f003 0307 	and.w	r3, r3, #7
 8003bc4:	683a      	ldr	r2, [r7, #0]
 8003bc6:	429a      	cmp	r2, r3
 8003bc8:	d910      	bls.n	8003bec <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003bca:	4b67      	ldr	r3, [pc, #412]	@ (8003d68 <HAL_RCC_ClockConfig+0x1c0>)
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f023 0207 	bic.w	r2, r3, #7
 8003bd2:	4965      	ldr	r1, [pc, #404]	@ (8003d68 <HAL_RCC_ClockConfig+0x1c0>)
 8003bd4:	683b      	ldr	r3, [r7, #0]
 8003bd6:	4313      	orrs	r3, r2
 8003bd8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bda:	4b63      	ldr	r3, [pc, #396]	@ (8003d68 <HAL_RCC_ClockConfig+0x1c0>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f003 0307 	and.w	r3, r3, #7
 8003be2:	683a      	ldr	r2, [r7, #0]
 8003be4:	429a      	cmp	r2, r3
 8003be6:	d001      	beq.n	8003bec <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003be8:	2301      	movs	r3, #1
 8003bea:	e0b8      	b.n	8003d5e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f003 0302 	and.w	r3, r3, #2
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d020      	beq.n	8003c3a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f003 0304 	and.w	r3, r3, #4
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d005      	beq.n	8003c10 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003c04:	4b59      	ldr	r3, [pc, #356]	@ (8003d6c <HAL_RCC_ClockConfig+0x1c4>)
 8003c06:	685b      	ldr	r3, [r3, #4]
 8003c08:	4a58      	ldr	r2, [pc, #352]	@ (8003d6c <HAL_RCC_ClockConfig+0x1c4>)
 8003c0a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003c0e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f003 0308 	and.w	r3, r3, #8
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d005      	beq.n	8003c28 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003c1c:	4b53      	ldr	r3, [pc, #332]	@ (8003d6c <HAL_RCC_ClockConfig+0x1c4>)
 8003c1e:	685b      	ldr	r3, [r3, #4]
 8003c20:	4a52      	ldr	r2, [pc, #328]	@ (8003d6c <HAL_RCC_ClockConfig+0x1c4>)
 8003c22:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003c26:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c28:	4b50      	ldr	r3, [pc, #320]	@ (8003d6c <HAL_RCC_ClockConfig+0x1c4>)
 8003c2a:	685b      	ldr	r3, [r3, #4]
 8003c2c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	689b      	ldr	r3, [r3, #8]
 8003c34:	494d      	ldr	r1, [pc, #308]	@ (8003d6c <HAL_RCC_ClockConfig+0x1c4>)
 8003c36:	4313      	orrs	r3, r2
 8003c38:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f003 0301 	and.w	r3, r3, #1
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d040      	beq.n	8003cc8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	685b      	ldr	r3, [r3, #4]
 8003c4a:	2b01      	cmp	r3, #1
 8003c4c:	d107      	bne.n	8003c5e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c4e:	4b47      	ldr	r3, [pc, #284]	@ (8003d6c <HAL_RCC_ClockConfig+0x1c4>)
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d115      	bne.n	8003c86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c5a:	2301      	movs	r3, #1
 8003c5c:	e07f      	b.n	8003d5e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	685b      	ldr	r3, [r3, #4]
 8003c62:	2b02      	cmp	r3, #2
 8003c64:	d107      	bne.n	8003c76 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c66:	4b41      	ldr	r3, [pc, #260]	@ (8003d6c <HAL_RCC_ClockConfig+0x1c4>)
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d109      	bne.n	8003c86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c72:	2301      	movs	r3, #1
 8003c74:	e073      	b.n	8003d5e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c76:	4b3d      	ldr	r3, [pc, #244]	@ (8003d6c <HAL_RCC_ClockConfig+0x1c4>)
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f003 0302 	and.w	r3, r3, #2
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d101      	bne.n	8003c86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c82:	2301      	movs	r3, #1
 8003c84:	e06b      	b.n	8003d5e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003c86:	4b39      	ldr	r3, [pc, #228]	@ (8003d6c <HAL_RCC_ClockConfig+0x1c4>)
 8003c88:	685b      	ldr	r3, [r3, #4]
 8003c8a:	f023 0203 	bic.w	r2, r3, #3
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	685b      	ldr	r3, [r3, #4]
 8003c92:	4936      	ldr	r1, [pc, #216]	@ (8003d6c <HAL_RCC_ClockConfig+0x1c4>)
 8003c94:	4313      	orrs	r3, r2
 8003c96:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003c98:	f7fe fa1e 	bl	80020d8 <HAL_GetTick>
 8003c9c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c9e:	e00a      	b.n	8003cb6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ca0:	f7fe fa1a 	bl	80020d8 <HAL_GetTick>
 8003ca4:	4602      	mov	r2, r0
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	1ad3      	subs	r3, r2, r3
 8003caa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003cae:	4293      	cmp	r3, r2
 8003cb0:	d901      	bls.n	8003cb6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003cb2:	2303      	movs	r3, #3
 8003cb4:	e053      	b.n	8003d5e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cb6:	4b2d      	ldr	r3, [pc, #180]	@ (8003d6c <HAL_RCC_ClockConfig+0x1c4>)
 8003cb8:	685b      	ldr	r3, [r3, #4]
 8003cba:	f003 020c 	and.w	r2, r3, #12
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	685b      	ldr	r3, [r3, #4]
 8003cc2:	009b      	lsls	r3, r3, #2
 8003cc4:	429a      	cmp	r2, r3
 8003cc6:	d1eb      	bne.n	8003ca0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003cc8:	4b27      	ldr	r3, [pc, #156]	@ (8003d68 <HAL_RCC_ClockConfig+0x1c0>)
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	f003 0307 	and.w	r3, r3, #7
 8003cd0:	683a      	ldr	r2, [r7, #0]
 8003cd2:	429a      	cmp	r2, r3
 8003cd4:	d210      	bcs.n	8003cf8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003cd6:	4b24      	ldr	r3, [pc, #144]	@ (8003d68 <HAL_RCC_ClockConfig+0x1c0>)
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f023 0207 	bic.w	r2, r3, #7
 8003cde:	4922      	ldr	r1, [pc, #136]	@ (8003d68 <HAL_RCC_ClockConfig+0x1c0>)
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	4313      	orrs	r3, r2
 8003ce4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ce6:	4b20      	ldr	r3, [pc, #128]	@ (8003d68 <HAL_RCC_ClockConfig+0x1c0>)
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f003 0307 	and.w	r3, r3, #7
 8003cee:	683a      	ldr	r2, [r7, #0]
 8003cf0:	429a      	cmp	r2, r3
 8003cf2:	d001      	beq.n	8003cf8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003cf4:	2301      	movs	r3, #1
 8003cf6:	e032      	b.n	8003d5e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f003 0304 	and.w	r3, r3, #4
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d008      	beq.n	8003d16 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003d04:	4b19      	ldr	r3, [pc, #100]	@ (8003d6c <HAL_RCC_ClockConfig+0x1c4>)
 8003d06:	685b      	ldr	r3, [r3, #4]
 8003d08:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	68db      	ldr	r3, [r3, #12]
 8003d10:	4916      	ldr	r1, [pc, #88]	@ (8003d6c <HAL_RCC_ClockConfig+0x1c4>)
 8003d12:	4313      	orrs	r3, r2
 8003d14:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f003 0308 	and.w	r3, r3, #8
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d009      	beq.n	8003d36 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003d22:	4b12      	ldr	r3, [pc, #72]	@ (8003d6c <HAL_RCC_ClockConfig+0x1c4>)
 8003d24:	685b      	ldr	r3, [r3, #4]
 8003d26:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	691b      	ldr	r3, [r3, #16]
 8003d2e:	00db      	lsls	r3, r3, #3
 8003d30:	490e      	ldr	r1, [pc, #56]	@ (8003d6c <HAL_RCC_ClockConfig+0x1c4>)
 8003d32:	4313      	orrs	r3, r2
 8003d34:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003d36:	f000 f821 	bl	8003d7c <HAL_RCC_GetSysClockFreq>
 8003d3a:	4602      	mov	r2, r0
 8003d3c:	4b0b      	ldr	r3, [pc, #44]	@ (8003d6c <HAL_RCC_ClockConfig+0x1c4>)
 8003d3e:	685b      	ldr	r3, [r3, #4]
 8003d40:	091b      	lsrs	r3, r3, #4
 8003d42:	f003 030f 	and.w	r3, r3, #15
 8003d46:	490a      	ldr	r1, [pc, #40]	@ (8003d70 <HAL_RCC_ClockConfig+0x1c8>)
 8003d48:	5ccb      	ldrb	r3, [r1, r3]
 8003d4a:	fa22 f303 	lsr.w	r3, r2, r3
 8003d4e:	4a09      	ldr	r2, [pc, #36]	@ (8003d74 <HAL_RCC_ClockConfig+0x1cc>)
 8003d50:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003d52:	4b09      	ldr	r3, [pc, #36]	@ (8003d78 <HAL_RCC_ClockConfig+0x1d0>)
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	4618      	mov	r0, r3
 8003d58:	f7fe f97c 	bl	8002054 <HAL_InitTick>

  return HAL_OK;
 8003d5c:	2300      	movs	r3, #0
}
 8003d5e:	4618      	mov	r0, r3
 8003d60:	3710      	adds	r7, #16
 8003d62:	46bd      	mov	sp, r7
 8003d64:	bd80      	pop	{r7, pc}
 8003d66:	bf00      	nop
 8003d68:	40022000 	.word	0x40022000
 8003d6c:	40021000 	.word	0x40021000
 8003d70:	08005dc0 	.word	0x08005dc0
 8003d74:	20000000 	.word	0x20000000
 8003d78:	20000004 	.word	0x20000004

08003d7c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003d7c:	b480      	push	{r7}
 8003d7e:	b087      	sub	sp, #28
 8003d80:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003d82:	2300      	movs	r3, #0
 8003d84:	60fb      	str	r3, [r7, #12]
 8003d86:	2300      	movs	r3, #0
 8003d88:	60bb      	str	r3, [r7, #8]
 8003d8a:	2300      	movs	r3, #0
 8003d8c:	617b      	str	r3, [r7, #20]
 8003d8e:	2300      	movs	r3, #0
 8003d90:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003d92:	2300      	movs	r3, #0
 8003d94:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003d96:	4b1e      	ldr	r3, [pc, #120]	@ (8003e10 <HAL_RCC_GetSysClockFreq+0x94>)
 8003d98:	685b      	ldr	r3, [r3, #4]
 8003d9a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	f003 030c 	and.w	r3, r3, #12
 8003da2:	2b04      	cmp	r3, #4
 8003da4:	d002      	beq.n	8003dac <HAL_RCC_GetSysClockFreq+0x30>
 8003da6:	2b08      	cmp	r3, #8
 8003da8:	d003      	beq.n	8003db2 <HAL_RCC_GetSysClockFreq+0x36>
 8003daa:	e027      	b.n	8003dfc <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003dac:	4b19      	ldr	r3, [pc, #100]	@ (8003e14 <HAL_RCC_GetSysClockFreq+0x98>)
 8003dae:	613b      	str	r3, [r7, #16]
      break;
 8003db0:	e027      	b.n	8003e02 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	0c9b      	lsrs	r3, r3, #18
 8003db6:	f003 030f 	and.w	r3, r3, #15
 8003dba:	4a17      	ldr	r2, [pc, #92]	@ (8003e18 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003dbc:	5cd3      	ldrb	r3, [r2, r3]
 8003dbe:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d010      	beq.n	8003dec <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003dca:	4b11      	ldr	r3, [pc, #68]	@ (8003e10 <HAL_RCC_GetSysClockFreq+0x94>)
 8003dcc:	685b      	ldr	r3, [r3, #4]
 8003dce:	0c5b      	lsrs	r3, r3, #17
 8003dd0:	f003 0301 	and.w	r3, r3, #1
 8003dd4:	4a11      	ldr	r2, [pc, #68]	@ (8003e1c <HAL_RCC_GetSysClockFreq+0xa0>)
 8003dd6:	5cd3      	ldrb	r3, [r2, r3]
 8003dd8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	4a0d      	ldr	r2, [pc, #52]	@ (8003e14 <HAL_RCC_GetSysClockFreq+0x98>)
 8003dde:	fb03 f202 	mul.w	r2, r3, r2
 8003de2:	68bb      	ldr	r3, [r7, #8]
 8003de4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003de8:	617b      	str	r3, [r7, #20]
 8003dea:	e004      	b.n	8003df6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	4a0c      	ldr	r2, [pc, #48]	@ (8003e20 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003df0:	fb02 f303 	mul.w	r3, r2, r3
 8003df4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003df6:	697b      	ldr	r3, [r7, #20]
 8003df8:	613b      	str	r3, [r7, #16]
      break;
 8003dfa:	e002      	b.n	8003e02 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003dfc:	4b05      	ldr	r3, [pc, #20]	@ (8003e14 <HAL_RCC_GetSysClockFreq+0x98>)
 8003dfe:	613b      	str	r3, [r7, #16]
      break;
 8003e00:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003e02:	693b      	ldr	r3, [r7, #16]
}
 8003e04:	4618      	mov	r0, r3
 8003e06:	371c      	adds	r7, #28
 8003e08:	46bd      	mov	sp, r7
 8003e0a:	bc80      	pop	{r7}
 8003e0c:	4770      	bx	lr
 8003e0e:	bf00      	nop
 8003e10:	40021000 	.word	0x40021000
 8003e14:	007a1200 	.word	0x007a1200
 8003e18:	08005dd8 	.word	0x08005dd8
 8003e1c:	08005de8 	.word	0x08005de8
 8003e20:	003d0900 	.word	0x003d0900

08003e24 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003e24:	b480      	push	{r7}
 8003e26:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003e28:	4b02      	ldr	r3, [pc, #8]	@ (8003e34 <HAL_RCC_GetHCLKFreq+0x10>)
 8003e2a:	681b      	ldr	r3, [r3, #0]
}
 8003e2c:	4618      	mov	r0, r3
 8003e2e:	46bd      	mov	sp, r7
 8003e30:	bc80      	pop	{r7}
 8003e32:	4770      	bx	lr
 8003e34:	20000000 	.word	0x20000000

08003e38 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003e3c:	f7ff fff2 	bl	8003e24 <HAL_RCC_GetHCLKFreq>
 8003e40:	4602      	mov	r2, r0
 8003e42:	4b05      	ldr	r3, [pc, #20]	@ (8003e58 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003e44:	685b      	ldr	r3, [r3, #4]
 8003e46:	0a1b      	lsrs	r3, r3, #8
 8003e48:	f003 0307 	and.w	r3, r3, #7
 8003e4c:	4903      	ldr	r1, [pc, #12]	@ (8003e5c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003e4e:	5ccb      	ldrb	r3, [r1, r3]
 8003e50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e54:	4618      	mov	r0, r3
 8003e56:	bd80      	pop	{r7, pc}
 8003e58:	40021000 	.word	0x40021000
 8003e5c:	08005dd0 	.word	0x08005dd0

08003e60 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003e64:	f7ff ffde 	bl	8003e24 <HAL_RCC_GetHCLKFreq>
 8003e68:	4602      	mov	r2, r0
 8003e6a:	4b05      	ldr	r3, [pc, #20]	@ (8003e80 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003e6c:	685b      	ldr	r3, [r3, #4]
 8003e6e:	0adb      	lsrs	r3, r3, #11
 8003e70:	f003 0307 	and.w	r3, r3, #7
 8003e74:	4903      	ldr	r1, [pc, #12]	@ (8003e84 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003e76:	5ccb      	ldrb	r3, [r1, r3]
 8003e78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	bd80      	pop	{r7, pc}
 8003e80:	40021000 	.word	0x40021000
 8003e84:	08005dd0 	.word	0x08005dd0

08003e88 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003e88:	b480      	push	{r7}
 8003e8a:	b085      	sub	sp, #20
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003e90:	4b0a      	ldr	r3, [pc, #40]	@ (8003ebc <RCC_Delay+0x34>)
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	4a0a      	ldr	r2, [pc, #40]	@ (8003ec0 <RCC_Delay+0x38>)
 8003e96:	fba2 2303 	umull	r2, r3, r2, r3
 8003e9a:	0a5b      	lsrs	r3, r3, #9
 8003e9c:	687a      	ldr	r2, [r7, #4]
 8003e9e:	fb02 f303 	mul.w	r3, r2, r3
 8003ea2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003ea4:	bf00      	nop
  }
  while (Delay --);
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	1e5a      	subs	r2, r3, #1
 8003eaa:	60fa      	str	r2, [r7, #12]
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d1f9      	bne.n	8003ea4 <RCC_Delay+0x1c>
}
 8003eb0:	bf00      	nop
 8003eb2:	bf00      	nop
 8003eb4:	3714      	adds	r7, #20
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	bc80      	pop	{r7}
 8003eba:	4770      	bx	lr
 8003ebc:	20000000 	.word	0x20000000
 8003ec0:	10624dd3 	.word	0x10624dd3

08003ec4 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003ec4:	b580      	push	{r7, lr}
 8003ec6:	b086      	sub	sp, #24
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003ecc:	2300      	movs	r3, #0
 8003ece:	613b      	str	r3, [r7, #16]
 8003ed0:	2300      	movs	r3, #0
 8003ed2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f003 0301 	and.w	r3, r3, #1
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d07d      	beq.n	8003fdc <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003ee0:	2300      	movs	r3, #0
 8003ee2:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ee4:	4b4f      	ldr	r3, [pc, #316]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ee6:	69db      	ldr	r3, [r3, #28]
 8003ee8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d10d      	bne.n	8003f0c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ef0:	4b4c      	ldr	r3, [pc, #304]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ef2:	69db      	ldr	r3, [r3, #28]
 8003ef4:	4a4b      	ldr	r2, [pc, #300]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ef6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003efa:	61d3      	str	r3, [r2, #28]
 8003efc:	4b49      	ldr	r3, [pc, #292]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003efe:	69db      	ldr	r3, [r3, #28]
 8003f00:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f04:	60bb      	str	r3, [r7, #8]
 8003f06:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f08:	2301      	movs	r3, #1
 8003f0a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f0c:	4b46      	ldr	r3, [pc, #280]	@ (8004028 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d118      	bne.n	8003f4a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003f18:	4b43      	ldr	r3, [pc, #268]	@ (8004028 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	4a42      	ldr	r2, [pc, #264]	@ (8004028 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003f1e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f22:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f24:	f7fe f8d8 	bl	80020d8 <HAL_GetTick>
 8003f28:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f2a:	e008      	b.n	8003f3e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f2c:	f7fe f8d4 	bl	80020d8 <HAL_GetTick>
 8003f30:	4602      	mov	r2, r0
 8003f32:	693b      	ldr	r3, [r7, #16]
 8003f34:	1ad3      	subs	r3, r2, r3
 8003f36:	2b64      	cmp	r3, #100	@ 0x64
 8003f38:	d901      	bls.n	8003f3e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003f3a:	2303      	movs	r3, #3
 8003f3c:	e06d      	b.n	800401a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f3e:	4b3a      	ldr	r3, [pc, #232]	@ (8004028 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d0f0      	beq.n	8003f2c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003f4a:	4b36      	ldr	r3, [pc, #216]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f4c:	6a1b      	ldr	r3, [r3, #32]
 8003f4e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003f52:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d02e      	beq.n	8003fb8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	685b      	ldr	r3, [r3, #4]
 8003f5e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003f62:	68fa      	ldr	r2, [r7, #12]
 8003f64:	429a      	cmp	r2, r3
 8003f66:	d027      	beq.n	8003fb8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003f68:	4b2e      	ldr	r3, [pc, #184]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f6a:	6a1b      	ldr	r3, [r3, #32]
 8003f6c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003f70:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003f72:	4b2e      	ldr	r3, [pc, #184]	@ (800402c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003f74:	2201      	movs	r2, #1
 8003f76:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003f78:	4b2c      	ldr	r3, [pc, #176]	@ (800402c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003f7a:	2200      	movs	r2, #0
 8003f7c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003f7e:	4a29      	ldr	r2, [pc, #164]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	f003 0301 	and.w	r3, r3, #1
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d014      	beq.n	8003fb8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f8e:	f7fe f8a3 	bl	80020d8 <HAL_GetTick>
 8003f92:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f94:	e00a      	b.n	8003fac <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f96:	f7fe f89f 	bl	80020d8 <HAL_GetTick>
 8003f9a:	4602      	mov	r2, r0
 8003f9c:	693b      	ldr	r3, [r7, #16]
 8003f9e:	1ad3      	subs	r3, r2, r3
 8003fa0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fa4:	4293      	cmp	r3, r2
 8003fa6:	d901      	bls.n	8003fac <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003fa8:	2303      	movs	r3, #3
 8003faa:	e036      	b.n	800401a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003fac:	4b1d      	ldr	r3, [pc, #116]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003fae:	6a1b      	ldr	r3, [r3, #32]
 8003fb0:	f003 0302 	and.w	r3, r3, #2
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d0ee      	beq.n	8003f96 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003fb8:	4b1a      	ldr	r3, [pc, #104]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003fba:	6a1b      	ldr	r3, [r3, #32]
 8003fbc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	685b      	ldr	r3, [r3, #4]
 8003fc4:	4917      	ldr	r1, [pc, #92]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003fc6:	4313      	orrs	r3, r2
 8003fc8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003fca:	7dfb      	ldrb	r3, [r7, #23]
 8003fcc:	2b01      	cmp	r3, #1
 8003fce:	d105      	bne.n	8003fdc <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003fd0:	4b14      	ldr	r3, [pc, #80]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003fd2:	69db      	ldr	r3, [r3, #28]
 8003fd4:	4a13      	ldr	r2, [pc, #76]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003fd6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003fda:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f003 0302 	and.w	r3, r3, #2
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d008      	beq.n	8003ffa <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003fe8:	4b0e      	ldr	r3, [pc, #56]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003fea:	685b      	ldr	r3, [r3, #4]
 8003fec:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	689b      	ldr	r3, [r3, #8]
 8003ff4:	490b      	ldr	r1, [pc, #44]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ff6:	4313      	orrs	r3, r2
 8003ff8:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	f003 0310 	and.w	r3, r3, #16
 8004002:	2b00      	cmp	r3, #0
 8004004:	d008      	beq.n	8004018 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004006:	4b07      	ldr	r3, [pc, #28]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004008:	685b      	ldr	r3, [r3, #4]
 800400a:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	68db      	ldr	r3, [r3, #12]
 8004012:	4904      	ldr	r1, [pc, #16]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004014:	4313      	orrs	r3, r2
 8004016:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004018:	2300      	movs	r3, #0
}
 800401a:	4618      	mov	r0, r3
 800401c:	3718      	adds	r7, #24
 800401e:	46bd      	mov	sp, r7
 8004020:	bd80      	pop	{r7, pc}
 8004022:	bf00      	nop
 8004024:	40021000 	.word	0x40021000
 8004028:	40007000 	.word	0x40007000
 800402c:	42420440 	.word	0x42420440

08004030 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004030:	b580      	push	{r7, lr}
 8004032:	b082      	sub	sp, #8
 8004034:	af00      	add	r7, sp, #0
 8004036:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	2b00      	cmp	r3, #0
 800403c:	d101      	bne.n	8004042 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800403e:	2301      	movs	r3, #1
 8004040:	e041      	b.n	80040c6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004048:	b2db      	uxtb	r3, r3
 800404a:	2b00      	cmp	r3, #0
 800404c:	d106      	bne.n	800405c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	2200      	movs	r2, #0
 8004052:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004056:	6878      	ldr	r0, [r7, #4]
 8004058:	f7fd fdf6 	bl	8001c48 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2202      	movs	r2, #2
 8004060:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681a      	ldr	r2, [r3, #0]
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	3304      	adds	r3, #4
 800406c:	4619      	mov	r1, r3
 800406e:	4610      	mov	r0, r2
 8004070:	f000 fbe2 	bl	8004838 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2201      	movs	r2, #1
 8004078:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2201      	movs	r2, #1
 8004080:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	2201      	movs	r2, #1
 8004088:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2201      	movs	r2, #1
 8004090:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	2201      	movs	r2, #1
 8004098:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2201      	movs	r2, #1
 80040a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2201      	movs	r2, #1
 80040a8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2201      	movs	r2, #1
 80040b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2201      	movs	r2, #1
 80040b8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2201      	movs	r2, #1
 80040c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80040c4:	2300      	movs	r3, #0
}
 80040c6:	4618      	mov	r0, r3
 80040c8:	3708      	adds	r7, #8
 80040ca:	46bd      	mov	sp, r7
 80040cc:	bd80      	pop	{r7, pc}

080040ce <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80040ce:	b580      	push	{r7, lr}
 80040d0:	b082      	sub	sp, #8
 80040d2:	af00      	add	r7, sp, #0
 80040d4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d101      	bne.n	80040e0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80040dc:	2301      	movs	r3, #1
 80040de:	e041      	b.n	8004164 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80040e6:	b2db      	uxtb	r3, r3
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d106      	bne.n	80040fa <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2200      	movs	r2, #0
 80040f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80040f4:	6878      	ldr	r0, [r7, #4]
 80040f6:	f000 f839 	bl	800416c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	2202      	movs	r2, #2
 80040fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681a      	ldr	r2, [r3, #0]
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	3304      	adds	r3, #4
 800410a:	4619      	mov	r1, r3
 800410c:	4610      	mov	r0, r2
 800410e:	f000 fb93 	bl	8004838 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	2201      	movs	r2, #1
 8004116:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	2201      	movs	r2, #1
 800411e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	2201      	movs	r2, #1
 8004126:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	2201      	movs	r2, #1
 800412e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	2201      	movs	r2, #1
 8004136:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	2201      	movs	r2, #1
 800413e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2201      	movs	r2, #1
 8004146:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	2201      	movs	r2, #1
 800414e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	2201      	movs	r2, #1
 8004156:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	2201      	movs	r2, #1
 800415e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004162:	2300      	movs	r3, #0
}
 8004164:	4618      	mov	r0, r3
 8004166:	3708      	adds	r7, #8
 8004168:	46bd      	mov	sp, r7
 800416a:	bd80      	pop	{r7, pc}

0800416c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800416c:	b480      	push	{r7}
 800416e:	b083      	sub	sp, #12
 8004170:	af00      	add	r7, sp, #0
 8004172:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004174:	bf00      	nop
 8004176:	370c      	adds	r7, #12
 8004178:	46bd      	mov	sp, r7
 800417a:	bc80      	pop	{r7}
 800417c:	4770      	bx	lr
	...

08004180 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004180:	b580      	push	{r7, lr}
 8004182:	b084      	sub	sp, #16
 8004184:	af00      	add	r7, sp, #0
 8004186:	6078      	str	r0, [r7, #4]
 8004188:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800418a:	683b      	ldr	r3, [r7, #0]
 800418c:	2b00      	cmp	r3, #0
 800418e:	d109      	bne.n	80041a4 <HAL_TIM_PWM_Start+0x24>
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004196:	b2db      	uxtb	r3, r3
 8004198:	2b01      	cmp	r3, #1
 800419a:	bf14      	ite	ne
 800419c:	2301      	movne	r3, #1
 800419e:	2300      	moveq	r3, #0
 80041a0:	b2db      	uxtb	r3, r3
 80041a2:	e022      	b.n	80041ea <HAL_TIM_PWM_Start+0x6a>
 80041a4:	683b      	ldr	r3, [r7, #0]
 80041a6:	2b04      	cmp	r3, #4
 80041a8:	d109      	bne.n	80041be <HAL_TIM_PWM_Start+0x3e>
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80041b0:	b2db      	uxtb	r3, r3
 80041b2:	2b01      	cmp	r3, #1
 80041b4:	bf14      	ite	ne
 80041b6:	2301      	movne	r3, #1
 80041b8:	2300      	moveq	r3, #0
 80041ba:	b2db      	uxtb	r3, r3
 80041bc:	e015      	b.n	80041ea <HAL_TIM_PWM_Start+0x6a>
 80041be:	683b      	ldr	r3, [r7, #0]
 80041c0:	2b08      	cmp	r3, #8
 80041c2:	d109      	bne.n	80041d8 <HAL_TIM_PWM_Start+0x58>
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80041ca:	b2db      	uxtb	r3, r3
 80041cc:	2b01      	cmp	r3, #1
 80041ce:	bf14      	ite	ne
 80041d0:	2301      	movne	r3, #1
 80041d2:	2300      	moveq	r3, #0
 80041d4:	b2db      	uxtb	r3, r3
 80041d6:	e008      	b.n	80041ea <HAL_TIM_PWM_Start+0x6a>
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80041de:	b2db      	uxtb	r3, r3
 80041e0:	2b01      	cmp	r3, #1
 80041e2:	bf14      	ite	ne
 80041e4:	2301      	movne	r3, #1
 80041e6:	2300      	moveq	r3, #0
 80041e8:	b2db      	uxtb	r3, r3
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d001      	beq.n	80041f2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80041ee:	2301      	movs	r3, #1
 80041f0:	e05e      	b.n	80042b0 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80041f2:	683b      	ldr	r3, [r7, #0]
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d104      	bne.n	8004202 <HAL_TIM_PWM_Start+0x82>
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2202      	movs	r2, #2
 80041fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004200:	e013      	b.n	800422a <HAL_TIM_PWM_Start+0xaa>
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	2b04      	cmp	r3, #4
 8004206:	d104      	bne.n	8004212 <HAL_TIM_PWM_Start+0x92>
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2202      	movs	r2, #2
 800420c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004210:	e00b      	b.n	800422a <HAL_TIM_PWM_Start+0xaa>
 8004212:	683b      	ldr	r3, [r7, #0]
 8004214:	2b08      	cmp	r3, #8
 8004216:	d104      	bne.n	8004222 <HAL_TIM_PWM_Start+0xa2>
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2202      	movs	r2, #2
 800421c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004220:	e003      	b.n	800422a <HAL_TIM_PWM_Start+0xaa>
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	2202      	movs	r2, #2
 8004226:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	2201      	movs	r2, #1
 8004230:	6839      	ldr	r1, [r7, #0]
 8004232:	4618      	mov	r0, r3
 8004234:	f000 fd8c 	bl	8004d50 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	4a1e      	ldr	r2, [pc, #120]	@ (80042b8 <HAL_TIM_PWM_Start+0x138>)
 800423e:	4293      	cmp	r3, r2
 8004240:	d107      	bne.n	8004252 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004250:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	4a18      	ldr	r2, [pc, #96]	@ (80042b8 <HAL_TIM_PWM_Start+0x138>)
 8004258:	4293      	cmp	r3, r2
 800425a:	d00e      	beq.n	800427a <HAL_TIM_PWM_Start+0xfa>
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004264:	d009      	beq.n	800427a <HAL_TIM_PWM_Start+0xfa>
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	4a14      	ldr	r2, [pc, #80]	@ (80042bc <HAL_TIM_PWM_Start+0x13c>)
 800426c:	4293      	cmp	r3, r2
 800426e:	d004      	beq.n	800427a <HAL_TIM_PWM_Start+0xfa>
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	4a12      	ldr	r2, [pc, #72]	@ (80042c0 <HAL_TIM_PWM_Start+0x140>)
 8004276:	4293      	cmp	r3, r2
 8004278:	d111      	bne.n	800429e <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	689b      	ldr	r3, [r3, #8]
 8004280:	f003 0307 	and.w	r3, r3, #7
 8004284:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	2b06      	cmp	r3, #6
 800428a:	d010      	beq.n	80042ae <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	681a      	ldr	r2, [r3, #0]
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f042 0201 	orr.w	r2, r2, #1
 800429a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800429c:	e007      	b.n	80042ae <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	681a      	ldr	r2, [r3, #0]
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f042 0201 	orr.w	r2, r2, #1
 80042ac:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80042ae:	2300      	movs	r3, #0
}
 80042b0:	4618      	mov	r0, r3
 80042b2:	3710      	adds	r7, #16
 80042b4:	46bd      	mov	sp, r7
 80042b6:	bd80      	pop	{r7, pc}
 80042b8:	40012c00 	.word	0x40012c00
 80042bc:	40000400 	.word	0x40000400
 80042c0:	40000800 	.word	0x40000800

080042c4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80042c4:	b580      	push	{r7, lr}
 80042c6:	b086      	sub	sp, #24
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	6078      	str	r0, [r7, #4]
 80042cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d101      	bne.n	80042d8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80042d4:	2301      	movs	r3, #1
 80042d6:	e093      	b.n	8004400 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80042de:	b2db      	uxtb	r3, r3
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d106      	bne.n	80042f2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	2200      	movs	r2, #0
 80042e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80042ec:	6878      	ldr	r0, [r7, #4]
 80042ee:	f7fd fcc9 	bl	8001c84 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	2202      	movs	r2, #2
 80042f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	689b      	ldr	r3, [r3, #8]
 8004300:	687a      	ldr	r2, [r7, #4]
 8004302:	6812      	ldr	r2, [r2, #0]
 8004304:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004308:	f023 0307 	bic.w	r3, r3, #7
 800430c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681a      	ldr	r2, [r3, #0]
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	3304      	adds	r3, #4
 8004316:	4619      	mov	r1, r3
 8004318:	4610      	mov	r0, r2
 800431a:	f000 fa8d 	bl	8004838 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	689b      	ldr	r3, [r3, #8]
 8004324:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	699b      	ldr	r3, [r3, #24]
 800432c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	6a1b      	ldr	r3, [r3, #32]
 8004334:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004336:	683b      	ldr	r3, [r7, #0]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	697a      	ldr	r2, [r7, #20]
 800433c:	4313      	orrs	r3, r2
 800433e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004340:	693b      	ldr	r3, [r7, #16]
 8004342:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004346:	f023 0303 	bic.w	r3, r3, #3
 800434a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800434c:	683b      	ldr	r3, [r7, #0]
 800434e:	689a      	ldr	r2, [r3, #8]
 8004350:	683b      	ldr	r3, [r7, #0]
 8004352:	699b      	ldr	r3, [r3, #24]
 8004354:	021b      	lsls	r3, r3, #8
 8004356:	4313      	orrs	r3, r2
 8004358:	693a      	ldr	r2, [r7, #16]
 800435a:	4313      	orrs	r3, r2
 800435c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800435e:	693b      	ldr	r3, [r7, #16]
 8004360:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8004364:	f023 030c 	bic.w	r3, r3, #12
 8004368:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800436a:	693b      	ldr	r3, [r7, #16]
 800436c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004370:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004374:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004376:	683b      	ldr	r3, [r7, #0]
 8004378:	68da      	ldr	r2, [r3, #12]
 800437a:	683b      	ldr	r3, [r7, #0]
 800437c:	69db      	ldr	r3, [r3, #28]
 800437e:	021b      	lsls	r3, r3, #8
 8004380:	4313      	orrs	r3, r2
 8004382:	693a      	ldr	r2, [r7, #16]
 8004384:	4313      	orrs	r3, r2
 8004386:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004388:	683b      	ldr	r3, [r7, #0]
 800438a:	691b      	ldr	r3, [r3, #16]
 800438c:	011a      	lsls	r2, r3, #4
 800438e:	683b      	ldr	r3, [r7, #0]
 8004390:	6a1b      	ldr	r3, [r3, #32]
 8004392:	031b      	lsls	r3, r3, #12
 8004394:	4313      	orrs	r3, r2
 8004396:	693a      	ldr	r2, [r7, #16]
 8004398:	4313      	orrs	r3, r2
 800439a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80043a2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80043a4:	683b      	ldr	r3, [r7, #0]
 80043a6:	685a      	ldr	r2, [r3, #4]
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	695b      	ldr	r3, [r3, #20]
 80043ac:	011b      	lsls	r3, r3, #4
 80043ae:	4313      	orrs	r3, r2
 80043b0:	68fa      	ldr	r2, [r7, #12]
 80043b2:	4313      	orrs	r3, r2
 80043b4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	697a      	ldr	r2, [r7, #20]
 80043bc:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	693a      	ldr	r2, [r7, #16]
 80043c4:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	68fa      	ldr	r2, [r7, #12]
 80043cc:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	2201      	movs	r2, #1
 80043d2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	2201      	movs	r2, #1
 80043da:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	2201      	movs	r2, #1
 80043e2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	2201      	movs	r2, #1
 80043ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	2201      	movs	r2, #1
 80043f2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	2201      	movs	r2, #1
 80043fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80043fe:	2300      	movs	r3, #0
}
 8004400:	4618      	mov	r0, r3
 8004402:	3718      	adds	r7, #24
 8004404:	46bd      	mov	sp, r7
 8004406:	bd80      	pop	{r7, pc}

08004408 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004408:	b580      	push	{r7, lr}
 800440a:	b084      	sub	sp, #16
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]
 8004410:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004418:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004420:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004428:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004430:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8004432:	683b      	ldr	r3, [r7, #0]
 8004434:	2b00      	cmp	r3, #0
 8004436:	d110      	bne.n	800445a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004438:	7bfb      	ldrb	r3, [r7, #15]
 800443a:	2b01      	cmp	r3, #1
 800443c:	d102      	bne.n	8004444 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800443e:	7b7b      	ldrb	r3, [r7, #13]
 8004440:	2b01      	cmp	r3, #1
 8004442:	d001      	beq.n	8004448 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8004444:	2301      	movs	r3, #1
 8004446:	e069      	b.n	800451c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2202      	movs	r2, #2
 800444c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2202      	movs	r2, #2
 8004454:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004458:	e031      	b.n	80044be <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800445a:	683b      	ldr	r3, [r7, #0]
 800445c:	2b04      	cmp	r3, #4
 800445e:	d110      	bne.n	8004482 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004460:	7bbb      	ldrb	r3, [r7, #14]
 8004462:	2b01      	cmp	r3, #1
 8004464:	d102      	bne.n	800446c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004466:	7b3b      	ldrb	r3, [r7, #12]
 8004468:	2b01      	cmp	r3, #1
 800446a:	d001      	beq.n	8004470 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800446c:	2301      	movs	r3, #1
 800446e:	e055      	b.n	800451c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2202      	movs	r2, #2
 8004474:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	2202      	movs	r2, #2
 800447c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004480:	e01d      	b.n	80044be <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004482:	7bfb      	ldrb	r3, [r7, #15]
 8004484:	2b01      	cmp	r3, #1
 8004486:	d108      	bne.n	800449a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004488:	7bbb      	ldrb	r3, [r7, #14]
 800448a:	2b01      	cmp	r3, #1
 800448c:	d105      	bne.n	800449a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800448e:	7b7b      	ldrb	r3, [r7, #13]
 8004490:	2b01      	cmp	r3, #1
 8004492:	d102      	bne.n	800449a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004494:	7b3b      	ldrb	r3, [r7, #12]
 8004496:	2b01      	cmp	r3, #1
 8004498:	d001      	beq.n	800449e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800449a:	2301      	movs	r3, #1
 800449c:	e03e      	b.n	800451c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	2202      	movs	r2, #2
 80044a2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	2202      	movs	r2, #2
 80044aa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	2202      	movs	r2, #2
 80044b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	2202      	movs	r2, #2
 80044ba:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80044be:	683b      	ldr	r3, [r7, #0]
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d003      	beq.n	80044cc <HAL_TIM_Encoder_Start+0xc4>
 80044c4:	683b      	ldr	r3, [r7, #0]
 80044c6:	2b04      	cmp	r3, #4
 80044c8:	d008      	beq.n	80044dc <HAL_TIM_Encoder_Start+0xd4>
 80044ca:	e00f      	b.n	80044ec <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	2201      	movs	r2, #1
 80044d2:	2100      	movs	r1, #0
 80044d4:	4618      	mov	r0, r3
 80044d6:	f000 fc3b 	bl	8004d50 <TIM_CCxChannelCmd>
      break;
 80044da:	e016      	b.n	800450a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	2201      	movs	r2, #1
 80044e2:	2104      	movs	r1, #4
 80044e4:	4618      	mov	r0, r3
 80044e6:	f000 fc33 	bl	8004d50 <TIM_CCxChannelCmd>
      break;
 80044ea:	e00e      	b.n	800450a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	2201      	movs	r2, #1
 80044f2:	2100      	movs	r1, #0
 80044f4:	4618      	mov	r0, r3
 80044f6:	f000 fc2b 	bl	8004d50 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	2201      	movs	r2, #1
 8004500:	2104      	movs	r1, #4
 8004502:	4618      	mov	r0, r3
 8004504:	f000 fc24 	bl	8004d50 <TIM_CCxChannelCmd>
      break;
 8004508:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	681a      	ldr	r2, [r3, #0]
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f042 0201 	orr.w	r2, r2, #1
 8004518:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800451a:	2300      	movs	r3, #0
}
 800451c:	4618      	mov	r0, r3
 800451e:	3710      	adds	r7, #16
 8004520:	46bd      	mov	sp, r7
 8004522:	bd80      	pop	{r7, pc}

08004524 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004524:	b580      	push	{r7, lr}
 8004526:	b086      	sub	sp, #24
 8004528:	af00      	add	r7, sp, #0
 800452a:	60f8      	str	r0, [r7, #12]
 800452c:	60b9      	str	r1, [r7, #8]
 800452e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004530:	2300      	movs	r3, #0
 8004532:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800453a:	2b01      	cmp	r3, #1
 800453c:	d101      	bne.n	8004542 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800453e:	2302      	movs	r3, #2
 8004540:	e0ae      	b.n	80046a0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	2201      	movs	r2, #1
 8004546:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	2b0c      	cmp	r3, #12
 800454e:	f200 809f 	bhi.w	8004690 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004552:	a201      	add	r2, pc, #4	@ (adr r2, 8004558 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004554:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004558:	0800458d 	.word	0x0800458d
 800455c:	08004691 	.word	0x08004691
 8004560:	08004691 	.word	0x08004691
 8004564:	08004691 	.word	0x08004691
 8004568:	080045cd 	.word	0x080045cd
 800456c:	08004691 	.word	0x08004691
 8004570:	08004691 	.word	0x08004691
 8004574:	08004691 	.word	0x08004691
 8004578:	0800460f 	.word	0x0800460f
 800457c:	08004691 	.word	0x08004691
 8004580:	08004691 	.word	0x08004691
 8004584:	08004691 	.word	0x08004691
 8004588:	0800464f 	.word	0x0800464f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	68b9      	ldr	r1, [r7, #8]
 8004592:	4618      	mov	r0, r3
 8004594:	f000 f9be 	bl	8004914 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	699a      	ldr	r2, [r3, #24]
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f042 0208 	orr.w	r2, r2, #8
 80045a6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	699a      	ldr	r2, [r3, #24]
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f022 0204 	bic.w	r2, r2, #4
 80045b6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	6999      	ldr	r1, [r3, #24]
 80045be:	68bb      	ldr	r3, [r7, #8]
 80045c0:	691a      	ldr	r2, [r3, #16]
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	430a      	orrs	r2, r1
 80045c8:	619a      	str	r2, [r3, #24]
      break;
 80045ca:	e064      	b.n	8004696 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	68b9      	ldr	r1, [r7, #8]
 80045d2:	4618      	mov	r0, r3
 80045d4:	f000 fa04 	bl	80049e0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	699a      	ldr	r2, [r3, #24]
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80045e6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	699a      	ldr	r2, [r3, #24]
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80045f6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	6999      	ldr	r1, [r3, #24]
 80045fe:	68bb      	ldr	r3, [r7, #8]
 8004600:	691b      	ldr	r3, [r3, #16]
 8004602:	021a      	lsls	r2, r3, #8
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	430a      	orrs	r2, r1
 800460a:	619a      	str	r2, [r3, #24]
      break;
 800460c:	e043      	b.n	8004696 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	68b9      	ldr	r1, [r7, #8]
 8004614:	4618      	mov	r0, r3
 8004616:	f000 fa4d 	bl	8004ab4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	69da      	ldr	r2, [r3, #28]
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f042 0208 	orr.w	r2, r2, #8
 8004628:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	69da      	ldr	r2, [r3, #28]
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	f022 0204 	bic.w	r2, r2, #4
 8004638:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	69d9      	ldr	r1, [r3, #28]
 8004640:	68bb      	ldr	r3, [r7, #8]
 8004642:	691a      	ldr	r2, [r3, #16]
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	430a      	orrs	r2, r1
 800464a:	61da      	str	r2, [r3, #28]
      break;
 800464c:	e023      	b.n	8004696 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	68b9      	ldr	r1, [r7, #8]
 8004654:	4618      	mov	r0, r3
 8004656:	f000 fa97 	bl	8004b88 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	69da      	ldr	r2, [r3, #28]
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004668:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	69da      	ldr	r2, [r3, #28]
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004678:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	69d9      	ldr	r1, [r3, #28]
 8004680:	68bb      	ldr	r3, [r7, #8]
 8004682:	691b      	ldr	r3, [r3, #16]
 8004684:	021a      	lsls	r2, r3, #8
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	430a      	orrs	r2, r1
 800468c:	61da      	str	r2, [r3, #28]
      break;
 800468e:	e002      	b.n	8004696 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004690:	2301      	movs	r3, #1
 8004692:	75fb      	strb	r3, [r7, #23]
      break;
 8004694:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	2200      	movs	r2, #0
 800469a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800469e:	7dfb      	ldrb	r3, [r7, #23]
}
 80046a0:	4618      	mov	r0, r3
 80046a2:	3718      	adds	r7, #24
 80046a4:	46bd      	mov	sp, r7
 80046a6:	bd80      	pop	{r7, pc}

080046a8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	b084      	sub	sp, #16
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	6078      	str	r0, [r7, #4]
 80046b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80046b2:	2300      	movs	r3, #0
 80046b4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80046bc:	2b01      	cmp	r3, #1
 80046be:	d101      	bne.n	80046c4 <HAL_TIM_ConfigClockSource+0x1c>
 80046c0:	2302      	movs	r3, #2
 80046c2:	e0b4      	b.n	800482e <HAL_TIM_ConfigClockSource+0x186>
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2201      	movs	r2, #1
 80046c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2202      	movs	r2, #2
 80046d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	689b      	ldr	r3, [r3, #8]
 80046da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80046dc:	68bb      	ldr	r3, [r7, #8]
 80046de:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80046e2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80046e4:	68bb      	ldr	r3, [r7, #8]
 80046e6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80046ea:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	68ba      	ldr	r2, [r7, #8]
 80046f2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80046f4:	683b      	ldr	r3, [r7, #0]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80046fc:	d03e      	beq.n	800477c <HAL_TIM_ConfigClockSource+0xd4>
 80046fe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004702:	f200 8087 	bhi.w	8004814 <HAL_TIM_ConfigClockSource+0x16c>
 8004706:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800470a:	f000 8086 	beq.w	800481a <HAL_TIM_ConfigClockSource+0x172>
 800470e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004712:	d87f      	bhi.n	8004814 <HAL_TIM_ConfigClockSource+0x16c>
 8004714:	2b70      	cmp	r3, #112	@ 0x70
 8004716:	d01a      	beq.n	800474e <HAL_TIM_ConfigClockSource+0xa6>
 8004718:	2b70      	cmp	r3, #112	@ 0x70
 800471a:	d87b      	bhi.n	8004814 <HAL_TIM_ConfigClockSource+0x16c>
 800471c:	2b60      	cmp	r3, #96	@ 0x60
 800471e:	d050      	beq.n	80047c2 <HAL_TIM_ConfigClockSource+0x11a>
 8004720:	2b60      	cmp	r3, #96	@ 0x60
 8004722:	d877      	bhi.n	8004814 <HAL_TIM_ConfigClockSource+0x16c>
 8004724:	2b50      	cmp	r3, #80	@ 0x50
 8004726:	d03c      	beq.n	80047a2 <HAL_TIM_ConfigClockSource+0xfa>
 8004728:	2b50      	cmp	r3, #80	@ 0x50
 800472a:	d873      	bhi.n	8004814 <HAL_TIM_ConfigClockSource+0x16c>
 800472c:	2b40      	cmp	r3, #64	@ 0x40
 800472e:	d058      	beq.n	80047e2 <HAL_TIM_ConfigClockSource+0x13a>
 8004730:	2b40      	cmp	r3, #64	@ 0x40
 8004732:	d86f      	bhi.n	8004814 <HAL_TIM_ConfigClockSource+0x16c>
 8004734:	2b30      	cmp	r3, #48	@ 0x30
 8004736:	d064      	beq.n	8004802 <HAL_TIM_ConfigClockSource+0x15a>
 8004738:	2b30      	cmp	r3, #48	@ 0x30
 800473a:	d86b      	bhi.n	8004814 <HAL_TIM_ConfigClockSource+0x16c>
 800473c:	2b20      	cmp	r3, #32
 800473e:	d060      	beq.n	8004802 <HAL_TIM_ConfigClockSource+0x15a>
 8004740:	2b20      	cmp	r3, #32
 8004742:	d867      	bhi.n	8004814 <HAL_TIM_ConfigClockSource+0x16c>
 8004744:	2b00      	cmp	r3, #0
 8004746:	d05c      	beq.n	8004802 <HAL_TIM_ConfigClockSource+0x15a>
 8004748:	2b10      	cmp	r3, #16
 800474a:	d05a      	beq.n	8004802 <HAL_TIM_ConfigClockSource+0x15a>
 800474c:	e062      	b.n	8004814 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004752:	683b      	ldr	r3, [r7, #0]
 8004754:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004756:	683b      	ldr	r3, [r7, #0]
 8004758:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800475a:	683b      	ldr	r3, [r7, #0]
 800475c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800475e:	f000 fad8 	bl	8004d12 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	689b      	ldr	r3, [r3, #8]
 8004768:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800476a:	68bb      	ldr	r3, [r7, #8]
 800476c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004770:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	68ba      	ldr	r2, [r7, #8]
 8004778:	609a      	str	r2, [r3, #8]
      break;
 800477a:	e04f      	b.n	800481c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004780:	683b      	ldr	r3, [r7, #0]
 8004782:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004784:	683b      	ldr	r3, [r7, #0]
 8004786:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004788:	683b      	ldr	r3, [r7, #0]
 800478a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800478c:	f000 fac1 	bl	8004d12 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	689a      	ldr	r2, [r3, #8]
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800479e:	609a      	str	r2, [r3, #8]
      break;
 80047a0:	e03c      	b.n	800481c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80047a6:	683b      	ldr	r3, [r7, #0]
 80047a8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80047aa:	683b      	ldr	r3, [r7, #0]
 80047ac:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80047ae:	461a      	mov	r2, r3
 80047b0:	f000 fa38 	bl	8004c24 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	2150      	movs	r1, #80	@ 0x50
 80047ba:	4618      	mov	r0, r3
 80047bc:	f000 fa8f 	bl	8004cde <TIM_ITRx_SetConfig>
      break;
 80047c0:	e02c      	b.n	800481c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80047c6:	683b      	ldr	r3, [r7, #0]
 80047c8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80047ca:	683b      	ldr	r3, [r7, #0]
 80047cc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80047ce:	461a      	mov	r2, r3
 80047d0:	f000 fa56 	bl	8004c80 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	2160      	movs	r1, #96	@ 0x60
 80047da:	4618      	mov	r0, r3
 80047dc:	f000 fa7f 	bl	8004cde <TIM_ITRx_SetConfig>
      break;
 80047e0:	e01c      	b.n	800481c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80047e6:	683b      	ldr	r3, [r7, #0]
 80047e8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80047ea:	683b      	ldr	r3, [r7, #0]
 80047ec:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80047ee:	461a      	mov	r2, r3
 80047f0:	f000 fa18 	bl	8004c24 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	2140      	movs	r1, #64	@ 0x40
 80047fa:	4618      	mov	r0, r3
 80047fc:	f000 fa6f 	bl	8004cde <TIM_ITRx_SetConfig>
      break;
 8004800:	e00c      	b.n	800481c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681a      	ldr	r2, [r3, #0]
 8004806:	683b      	ldr	r3, [r7, #0]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	4619      	mov	r1, r3
 800480c:	4610      	mov	r0, r2
 800480e:	f000 fa66 	bl	8004cde <TIM_ITRx_SetConfig>
      break;
 8004812:	e003      	b.n	800481c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004814:	2301      	movs	r3, #1
 8004816:	73fb      	strb	r3, [r7, #15]
      break;
 8004818:	e000      	b.n	800481c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800481a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	2201      	movs	r2, #1
 8004820:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	2200      	movs	r2, #0
 8004828:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800482c:	7bfb      	ldrb	r3, [r7, #15]
}
 800482e:	4618      	mov	r0, r3
 8004830:	3710      	adds	r7, #16
 8004832:	46bd      	mov	sp, r7
 8004834:	bd80      	pop	{r7, pc}
	...

08004838 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004838:	b480      	push	{r7}
 800483a:	b085      	sub	sp, #20
 800483c:	af00      	add	r7, sp, #0
 800483e:	6078      	str	r0, [r7, #4]
 8004840:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	4a2f      	ldr	r2, [pc, #188]	@ (8004908 <TIM_Base_SetConfig+0xd0>)
 800484c:	4293      	cmp	r3, r2
 800484e:	d00b      	beq.n	8004868 <TIM_Base_SetConfig+0x30>
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004856:	d007      	beq.n	8004868 <TIM_Base_SetConfig+0x30>
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	4a2c      	ldr	r2, [pc, #176]	@ (800490c <TIM_Base_SetConfig+0xd4>)
 800485c:	4293      	cmp	r3, r2
 800485e:	d003      	beq.n	8004868 <TIM_Base_SetConfig+0x30>
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	4a2b      	ldr	r2, [pc, #172]	@ (8004910 <TIM_Base_SetConfig+0xd8>)
 8004864:	4293      	cmp	r3, r2
 8004866:	d108      	bne.n	800487a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800486e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004870:	683b      	ldr	r3, [r7, #0]
 8004872:	685b      	ldr	r3, [r3, #4]
 8004874:	68fa      	ldr	r2, [r7, #12]
 8004876:	4313      	orrs	r3, r2
 8004878:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	4a22      	ldr	r2, [pc, #136]	@ (8004908 <TIM_Base_SetConfig+0xd0>)
 800487e:	4293      	cmp	r3, r2
 8004880:	d00b      	beq.n	800489a <TIM_Base_SetConfig+0x62>
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004888:	d007      	beq.n	800489a <TIM_Base_SetConfig+0x62>
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	4a1f      	ldr	r2, [pc, #124]	@ (800490c <TIM_Base_SetConfig+0xd4>)
 800488e:	4293      	cmp	r3, r2
 8004890:	d003      	beq.n	800489a <TIM_Base_SetConfig+0x62>
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	4a1e      	ldr	r2, [pc, #120]	@ (8004910 <TIM_Base_SetConfig+0xd8>)
 8004896:	4293      	cmp	r3, r2
 8004898:	d108      	bne.n	80048ac <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80048a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80048a2:	683b      	ldr	r3, [r7, #0]
 80048a4:	68db      	ldr	r3, [r3, #12]
 80048a6:	68fa      	ldr	r2, [r7, #12]
 80048a8:	4313      	orrs	r3, r2
 80048aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80048b2:	683b      	ldr	r3, [r7, #0]
 80048b4:	695b      	ldr	r3, [r3, #20]
 80048b6:	4313      	orrs	r3, r2
 80048b8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	68fa      	ldr	r2, [r7, #12]
 80048be:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80048c0:	683b      	ldr	r3, [r7, #0]
 80048c2:	689a      	ldr	r2, [r3, #8]
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80048c8:	683b      	ldr	r3, [r7, #0]
 80048ca:	681a      	ldr	r2, [r3, #0]
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	4a0d      	ldr	r2, [pc, #52]	@ (8004908 <TIM_Base_SetConfig+0xd0>)
 80048d4:	4293      	cmp	r3, r2
 80048d6:	d103      	bne.n	80048e0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80048d8:	683b      	ldr	r3, [r7, #0]
 80048da:	691a      	ldr	r2, [r3, #16]
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	2201      	movs	r2, #1
 80048e4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	691b      	ldr	r3, [r3, #16]
 80048ea:	f003 0301 	and.w	r3, r3, #1
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d005      	beq.n	80048fe <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	691b      	ldr	r3, [r3, #16]
 80048f6:	f023 0201 	bic.w	r2, r3, #1
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	611a      	str	r2, [r3, #16]
  }
}
 80048fe:	bf00      	nop
 8004900:	3714      	adds	r7, #20
 8004902:	46bd      	mov	sp, r7
 8004904:	bc80      	pop	{r7}
 8004906:	4770      	bx	lr
 8004908:	40012c00 	.word	0x40012c00
 800490c:	40000400 	.word	0x40000400
 8004910:	40000800 	.word	0x40000800

08004914 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004914:	b480      	push	{r7}
 8004916:	b087      	sub	sp, #28
 8004918:	af00      	add	r7, sp, #0
 800491a:	6078      	str	r0, [r7, #4]
 800491c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	6a1b      	ldr	r3, [r3, #32]
 8004922:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	6a1b      	ldr	r3, [r3, #32]
 8004928:	f023 0201 	bic.w	r2, r3, #1
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	685b      	ldr	r3, [r3, #4]
 8004934:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	699b      	ldr	r3, [r3, #24]
 800493a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004942:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	f023 0303 	bic.w	r3, r3, #3
 800494a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800494c:	683b      	ldr	r3, [r7, #0]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	68fa      	ldr	r2, [r7, #12]
 8004952:	4313      	orrs	r3, r2
 8004954:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004956:	697b      	ldr	r3, [r7, #20]
 8004958:	f023 0302 	bic.w	r3, r3, #2
 800495c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800495e:	683b      	ldr	r3, [r7, #0]
 8004960:	689b      	ldr	r3, [r3, #8]
 8004962:	697a      	ldr	r2, [r7, #20]
 8004964:	4313      	orrs	r3, r2
 8004966:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	4a1c      	ldr	r2, [pc, #112]	@ (80049dc <TIM_OC1_SetConfig+0xc8>)
 800496c:	4293      	cmp	r3, r2
 800496e:	d10c      	bne.n	800498a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004970:	697b      	ldr	r3, [r7, #20]
 8004972:	f023 0308 	bic.w	r3, r3, #8
 8004976:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	68db      	ldr	r3, [r3, #12]
 800497c:	697a      	ldr	r2, [r7, #20]
 800497e:	4313      	orrs	r3, r2
 8004980:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004982:	697b      	ldr	r3, [r7, #20]
 8004984:	f023 0304 	bic.w	r3, r3, #4
 8004988:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	4a13      	ldr	r2, [pc, #76]	@ (80049dc <TIM_OC1_SetConfig+0xc8>)
 800498e:	4293      	cmp	r3, r2
 8004990:	d111      	bne.n	80049b6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004992:	693b      	ldr	r3, [r7, #16]
 8004994:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004998:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800499a:	693b      	ldr	r3, [r7, #16]
 800499c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80049a0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80049a2:	683b      	ldr	r3, [r7, #0]
 80049a4:	695b      	ldr	r3, [r3, #20]
 80049a6:	693a      	ldr	r2, [r7, #16]
 80049a8:	4313      	orrs	r3, r2
 80049aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80049ac:	683b      	ldr	r3, [r7, #0]
 80049ae:	699b      	ldr	r3, [r3, #24]
 80049b0:	693a      	ldr	r2, [r7, #16]
 80049b2:	4313      	orrs	r3, r2
 80049b4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	693a      	ldr	r2, [r7, #16]
 80049ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	68fa      	ldr	r2, [r7, #12]
 80049c0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80049c2:	683b      	ldr	r3, [r7, #0]
 80049c4:	685a      	ldr	r2, [r3, #4]
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	697a      	ldr	r2, [r7, #20]
 80049ce:	621a      	str	r2, [r3, #32]
}
 80049d0:	bf00      	nop
 80049d2:	371c      	adds	r7, #28
 80049d4:	46bd      	mov	sp, r7
 80049d6:	bc80      	pop	{r7}
 80049d8:	4770      	bx	lr
 80049da:	bf00      	nop
 80049dc:	40012c00 	.word	0x40012c00

080049e0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80049e0:	b480      	push	{r7}
 80049e2:	b087      	sub	sp, #28
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	6078      	str	r0, [r7, #4]
 80049e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	6a1b      	ldr	r3, [r3, #32]
 80049ee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	6a1b      	ldr	r3, [r3, #32]
 80049f4:	f023 0210 	bic.w	r2, r3, #16
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	685b      	ldr	r3, [r3, #4]
 8004a00:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	699b      	ldr	r3, [r3, #24]
 8004a06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004a0e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a16:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004a18:	683b      	ldr	r3, [r7, #0]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	021b      	lsls	r3, r3, #8
 8004a1e:	68fa      	ldr	r2, [r7, #12]
 8004a20:	4313      	orrs	r3, r2
 8004a22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004a24:	697b      	ldr	r3, [r7, #20]
 8004a26:	f023 0320 	bic.w	r3, r3, #32
 8004a2a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004a2c:	683b      	ldr	r3, [r7, #0]
 8004a2e:	689b      	ldr	r3, [r3, #8]
 8004a30:	011b      	lsls	r3, r3, #4
 8004a32:	697a      	ldr	r2, [r7, #20]
 8004a34:	4313      	orrs	r3, r2
 8004a36:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	4a1d      	ldr	r2, [pc, #116]	@ (8004ab0 <TIM_OC2_SetConfig+0xd0>)
 8004a3c:	4293      	cmp	r3, r2
 8004a3e:	d10d      	bne.n	8004a5c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004a40:	697b      	ldr	r3, [r7, #20]
 8004a42:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004a46:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004a48:	683b      	ldr	r3, [r7, #0]
 8004a4a:	68db      	ldr	r3, [r3, #12]
 8004a4c:	011b      	lsls	r3, r3, #4
 8004a4e:	697a      	ldr	r2, [r7, #20]
 8004a50:	4313      	orrs	r3, r2
 8004a52:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004a54:	697b      	ldr	r3, [r7, #20]
 8004a56:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004a5a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	4a14      	ldr	r2, [pc, #80]	@ (8004ab0 <TIM_OC2_SetConfig+0xd0>)
 8004a60:	4293      	cmp	r3, r2
 8004a62:	d113      	bne.n	8004a8c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004a64:	693b      	ldr	r3, [r7, #16]
 8004a66:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004a6a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004a6c:	693b      	ldr	r3, [r7, #16]
 8004a6e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004a72:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	695b      	ldr	r3, [r3, #20]
 8004a78:	009b      	lsls	r3, r3, #2
 8004a7a:	693a      	ldr	r2, [r7, #16]
 8004a7c:	4313      	orrs	r3, r2
 8004a7e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004a80:	683b      	ldr	r3, [r7, #0]
 8004a82:	699b      	ldr	r3, [r3, #24]
 8004a84:	009b      	lsls	r3, r3, #2
 8004a86:	693a      	ldr	r2, [r7, #16]
 8004a88:	4313      	orrs	r3, r2
 8004a8a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	693a      	ldr	r2, [r7, #16]
 8004a90:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	68fa      	ldr	r2, [r7, #12]
 8004a96:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004a98:	683b      	ldr	r3, [r7, #0]
 8004a9a:	685a      	ldr	r2, [r3, #4]
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	697a      	ldr	r2, [r7, #20]
 8004aa4:	621a      	str	r2, [r3, #32]
}
 8004aa6:	bf00      	nop
 8004aa8:	371c      	adds	r7, #28
 8004aaa:	46bd      	mov	sp, r7
 8004aac:	bc80      	pop	{r7}
 8004aae:	4770      	bx	lr
 8004ab0:	40012c00 	.word	0x40012c00

08004ab4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004ab4:	b480      	push	{r7}
 8004ab6:	b087      	sub	sp, #28
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	6078      	str	r0, [r7, #4]
 8004abc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	6a1b      	ldr	r3, [r3, #32]
 8004ac2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	6a1b      	ldr	r3, [r3, #32]
 8004ac8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	685b      	ldr	r3, [r3, #4]
 8004ad4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	69db      	ldr	r3, [r3, #28]
 8004ada:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ae2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	f023 0303 	bic.w	r3, r3, #3
 8004aea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004aec:	683b      	ldr	r3, [r7, #0]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	68fa      	ldr	r2, [r7, #12]
 8004af2:	4313      	orrs	r3, r2
 8004af4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004af6:	697b      	ldr	r3, [r7, #20]
 8004af8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004afc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004afe:	683b      	ldr	r3, [r7, #0]
 8004b00:	689b      	ldr	r3, [r3, #8]
 8004b02:	021b      	lsls	r3, r3, #8
 8004b04:	697a      	ldr	r2, [r7, #20]
 8004b06:	4313      	orrs	r3, r2
 8004b08:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	4a1d      	ldr	r2, [pc, #116]	@ (8004b84 <TIM_OC3_SetConfig+0xd0>)
 8004b0e:	4293      	cmp	r3, r2
 8004b10:	d10d      	bne.n	8004b2e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004b12:	697b      	ldr	r3, [r7, #20]
 8004b14:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004b18:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	68db      	ldr	r3, [r3, #12]
 8004b1e:	021b      	lsls	r3, r3, #8
 8004b20:	697a      	ldr	r2, [r7, #20]
 8004b22:	4313      	orrs	r3, r2
 8004b24:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004b26:	697b      	ldr	r3, [r7, #20]
 8004b28:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004b2c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	4a14      	ldr	r2, [pc, #80]	@ (8004b84 <TIM_OC3_SetConfig+0xd0>)
 8004b32:	4293      	cmp	r3, r2
 8004b34:	d113      	bne.n	8004b5e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004b36:	693b      	ldr	r3, [r7, #16]
 8004b38:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004b3c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004b3e:	693b      	ldr	r3, [r7, #16]
 8004b40:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004b44:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004b46:	683b      	ldr	r3, [r7, #0]
 8004b48:	695b      	ldr	r3, [r3, #20]
 8004b4a:	011b      	lsls	r3, r3, #4
 8004b4c:	693a      	ldr	r2, [r7, #16]
 8004b4e:	4313      	orrs	r3, r2
 8004b50:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004b52:	683b      	ldr	r3, [r7, #0]
 8004b54:	699b      	ldr	r3, [r3, #24]
 8004b56:	011b      	lsls	r3, r3, #4
 8004b58:	693a      	ldr	r2, [r7, #16]
 8004b5a:	4313      	orrs	r3, r2
 8004b5c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	693a      	ldr	r2, [r7, #16]
 8004b62:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	68fa      	ldr	r2, [r7, #12]
 8004b68:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004b6a:	683b      	ldr	r3, [r7, #0]
 8004b6c:	685a      	ldr	r2, [r3, #4]
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	697a      	ldr	r2, [r7, #20]
 8004b76:	621a      	str	r2, [r3, #32]
}
 8004b78:	bf00      	nop
 8004b7a:	371c      	adds	r7, #28
 8004b7c:	46bd      	mov	sp, r7
 8004b7e:	bc80      	pop	{r7}
 8004b80:	4770      	bx	lr
 8004b82:	bf00      	nop
 8004b84:	40012c00 	.word	0x40012c00

08004b88 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004b88:	b480      	push	{r7}
 8004b8a:	b087      	sub	sp, #28
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	6078      	str	r0, [r7, #4]
 8004b90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	6a1b      	ldr	r3, [r3, #32]
 8004b96:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	6a1b      	ldr	r3, [r3, #32]
 8004b9c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	685b      	ldr	r3, [r3, #4]
 8004ba8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	69db      	ldr	r3, [r3, #28]
 8004bae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004bb6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004bbe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004bc0:	683b      	ldr	r3, [r7, #0]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	021b      	lsls	r3, r3, #8
 8004bc6:	68fa      	ldr	r2, [r7, #12]
 8004bc8:	4313      	orrs	r3, r2
 8004bca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004bcc:	693b      	ldr	r3, [r7, #16]
 8004bce:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004bd2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004bd4:	683b      	ldr	r3, [r7, #0]
 8004bd6:	689b      	ldr	r3, [r3, #8]
 8004bd8:	031b      	lsls	r3, r3, #12
 8004bda:	693a      	ldr	r2, [r7, #16]
 8004bdc:	4313      	orrs	r3, r2
 8004bde:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	4a0f      	ldr	r2, [pc, #60]	@ (8004c20 <TIM_OC4_SetConfig+0x98>)
 8004be4:	4293      	cmp	r3, r2
 8004be6:	d109      	bne.n	8004bfc <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004be8:	697b      	ldr	r3, [r7, #20]
 8004bea:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004bee:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004bf0:	683b      	ldr	r3, [r7, #0]
 8004bf2:	695b      	ldr	r3, [r3, #20]
 8004bf4:	019b      	lsls	r3, r3, #6
 8004bf6:	697a      	ldr	r2, [r7, #20]
 8004bf8:	4313      	orrs	r3, r2
 8004bfa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	697a      	ldr	r2, [r7, #20]
 8004c00:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	68fa      	ldr	r2, [r7, #12]
 8004c06:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004c08:	683b      	ldr	r3, [r7, #0]
 8004c0a:	685a      	ldr	r2, [r3, #4]
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	693a      	ldr	r2, [r7, #16]
 8004c14:	621a      	str	r2, [r3, #32]
}
 8004c16:	bf00      	nop
 8004c18:	371c      	adds	r7, #28
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	bc80      	pop	{r7}
 8004c1e:	4770      	bx	lr
 8004c20:	40012c00 	.word	0x40012c00

08004c24 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004c24:	b480      	push	{r7}
 8004c26:	b087      	sub	sp, #28
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	60f8      	str	r0, [r7, #12]
 8004c2c:	60b9      	str	r1, [r7, #8]
 8004c2e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	6a1b      	ldr	r3, [r3, #32]
 8004c34:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	6a1b      	ldr	r3, [r3, #32]
 8004c3a:	f023 0201 	bic.w	r2, r3, #1
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	699b      	ldr	r3, [r3, #24]
 8004c46:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004c48:	693b      	ldr	r3, [r7, #16]
 8004c4a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004c4e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	011b      	lsls	r3, r3, #4
 8004c54:	693a      	ldr	r2, [r7, #16]
 8004c56:	4313      	orrs	r3, r2
 8004c58:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004c5a:	697b      	ldr	r3, [r7, #20]
 8004c5c:	f023 030a 	bic.w	r3, r3, #10
 8004c60:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004c62:	697a      	ldr	r2, [r7, #20]
 8004c64:	68bb      	ldr	r3, [r7, #8]
 8004c66:	4313      	orrs	r3, r2
 8004c68:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	693a      	ldr	r2, [r7, #16]
 8004c6e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	697a      	ldr	r2, [r7, #20]
 8004c74:	621a      	str	r2, [r3, #32]
}
 8004c76:	bf00      	nop
 8004c78:	371c      	adds	r7, #28
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	bc80      	pop	{r7}
 8004c7e:	4770      	bx	lr

08004c80 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004c80:	b480      	push	{r7}
 8004c82:	b087      	sub	sp, #28
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	60f8      	str	r0, [r7, #12]
 8004c88:	60b9      	str	r1, [r7, #8]
 8004c8a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	6a1b      	ldr	r3, [r3, #32]
 8004c90:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	6a1b      	ldr	r3, [r3, #32]
 8004c96:	f023 0210 	bic.w	r2, r3, #16
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	699b      	ldr	r3, [r3, #24]
 8004ca2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004ca4:	693b      	ldr	r3, [r7, #16]
 8004ca6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004caa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	031b      	lsls	r3, r3, #12
 8004cb0:	693a      	ldr	r2, [r7, #16]
 8004cb2:	4313      	orrs	r3, r2
 8004cb4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004cb6:	697b      	ldr	r3, [r7, #20]
 8004cb8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004cbc:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004cbe:	68bb      	ldr	r3, [r7, #8]
 8004cc0:	011b      	lsls	r3, r3, #4
 8004cc2:	697a      	ldr	r2, [r7, #20]
 8004cc4:	4313      	orrs	r3, r2
 8004cc6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	693a      	ldr	r2, [r7, #16]
 8004ccc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	697a      	ldr	r2, [r7, #20]
 8004cd2:	621a      	str	r2, [r3, #32]
}
 8004cd4:	bf00      	nop
 8004cd6:	371c      	adds	r7, #28
 8004cd8:	46bd      	mov	sp, r7
 8004cda:	bc80      	pop	{r7}
 8004cdc:	4770      	bx	lr

08004cde <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004cde:	b480      	push	{r7}
 8004ce0:	b085      	sub	sp, #20
 8004ce2:	af00      	add	r7, sp, #0
 8004ce4:	6078      	str	r0, [r7, #4]
 8004ce6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	689b      	ldr	r3, [r3, #8]
 8004cec:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004cf4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004cf6:	683a      	ldr	r2, [r7, #0]
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	4313      	orrs	r3, r2
 8004cfc:	f043 0307 	orr.w	r3, r3, #7
 8004d00:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	68fa      	ldr	r2, [r7, #12]
 8004d06:	609a      	str	r2, [r3, #8]
}
 8004d08:	bf00      	nop
 8004d0a:	3714      	adds	r7, #20
 8004d0c:	46bd      	mov	sp, r7
 8004d0e:	bc80      	pop	{r7}
 8004d10:	4770      	bx	lr

08004d12 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004d12:	b480      	push	{r7}
 8004d14:	b087      	sub	sp, #28
 8004d16:	af00      	add	r7, sp, #0
 8004d18:	60f8      	str	r0, [r7, #12]
 8004d1a:	60b9      	str	r1, [r7, #8]
 8004d1c:	607a      	str	r2, [r7, #4]
 8004d1e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	689b      	ldr	r3, [r3, #8]
 8004d24:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004d26:	697b      	ldr	r3, [r7, #20]
 8004d28:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004d2c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004d2e:	683b      	ldr	r3, [r7, #0]
 8004d30:	021a      	lsls	r2, r3, #8
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	431a      	orrs	r2, r3
 8004d36:	68bb      	ldr	r3, [r7, #8]
 8004d38:	4313      	orrs	r3, r2
 8004d3a:	697a      	ldr	r2, [r7, #20]
 8004d3c:	4313      	orrs	r3, r2
 8004d3e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	697a      	ldr	r2, [r7, #20]
 8004d44:	609a      	str	r2, [r3, #8]
}
 8004d46:	bf00      	nop
 8004d48:	371c      	adds	r7, #28
 8004d4a:	46bd      	mov	sp, r7
 8004d4c:	bc80      	pop	{r7}
 8004d4e:	4770      	bx	lr

08004d50 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004d50:	b480      	push	{r7}
 8004d52:	b087      	sub	sp, #28
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	60f8      	str	r0, [r7, #12]
 8004d58:	60b9      	str	r1, [r7, #8]
 8004d5a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004d5c:	68bb      	ldr	r3, [r7, #8]
 8004d5e:	f003 031f 	and.w	r3, r3, #31
 8004d62:	2201      	movs	r2, #1
 8004d64:	fa02 f303 	lsl.w	r3, r2, r3
 8004d68:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	6a1a      	ldr	r2, [r3, #32]
 8004d6e:	697b      	ldr	r3, [r7, #20]
 8004d70:	43db      	mvns	r3, r3
 8004d72:	401a      	ands	r2, r3
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	6a1a      	ldr	r2, [r3, #32]
 8004d7c:	68bb      	ldr	r3, [r7, #8]
 8004d7e:	f003 031f 	and.w	r3, r3, #31
 8004d82:	6879      	ldr	r1, [r7, #4]
 8004d84:	fa01 f303 	lsl.w	r3, r1, r3
 8004d88:	431a      	orrs	r2, r3
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	621a      	str	r2, [r3, #32]
}
 8004d8e:	bf00      	nop
 8004d90:	371c      	adds	r7, #28
 8004d92:	46bd      	mov	sp, r7
 8004d94:	bc80      	pop	{r7}
 8004d96:	4770      	bx	lr

08004d98 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004d98:	b480      	push	{r7}
 8004d9a:	b085      	sub	sp, #20
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	6078      	str	r0, [r7, #4]
 8004da0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004da8:	2b01      	cmp	r3, #1
 8004daa:	d101      	bne.n	8004db0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004dac:	2302      	movs	r3, #2
 8004dae:	e046      	b.n	8004e3e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2201      	movs	r2, #1
 8004db4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	2202      	movs	r2, #2
 8004dbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	685b      	ldr	r3, [r3, #4]
 8004dc6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	689b      	ldr	r3, [r3, #8]
 8004dce:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004dd6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004dd8:	683b      	ldr	r3, [r7, #0]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	68fa      	ldr	r2, [r7, #12]
 8004dde:	4313      	orrs	r3, r2
 8004de0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	68fa      	ldr	r2, [r7, #12]
 8004de8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	4a16      	ldr	r2, [pc, #88]	@ (8004e48 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004df0:	4293      	cmp	r3, r2
 8004df2:	d00e      	beq.n	8004e12 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004dfc:	d009      	beq.n	8004e12 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	4a12      	ldr	r2, [pc, #72]	@ (8004e4c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004e04:	4293      	cmp	r3, r2
 8004e06:	d004      	beq.n	8004e12 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	4a10      	ldr	r2, [pc, #64]	@ (8004e50 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004e0e:	4293      	cmp	r3, r2
 8004e10:	d10c      	bne.n	8004e2c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004e12:	68bb      	ldr	r3, [r7, #8]
 8004e14:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004e18:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004e1a:	683b      	ldr	r3, [r7, #0]
 8004e1c:	685b      	ldr	r3, [r3, #4]
 8004e1e:	68ba      	ldr	r2, [r7, #8]
 8004e20:	4313      	orrs	r3, r2
 8004e22:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	68ba      	ldr	r2, [r7, #8]
 8004e2a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	2201      	movs	r2, #1
 8004e30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	2200      	movs	r2, #0
 8004e38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004e3c:	2300      	movs	r3, #0
}
 8004e3e:	4618      	mov	r0, r3
 8004e40:	3714      	adds	r7, #20
 8004e42:	46bd      	mov	sp, r7
 8004e44:	bc80      	pop	{r7}
 8004e46:	4770      	bx	lr
 8004e48:	40012c00 	.word	0x40012c00
 8004e4c:	40000400 	.word	0x40000400
 8004e50:	40000800 	.word	0x40000800

08004e54 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004e54:	b480      	push	{r7}
 8004e56:	b085      	sub	sp, #20
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	6078      	str	r0, [r7, #4]
 8004e5c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004e5e:	2300      	movs	r3, #0
 8004e60:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004e68:	2b01      	cmp	r3, #1
 8004e6a:	d101      	bne.n	8004e70 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004e6c:	2302      	movs	r3, #2
 8004e6e:	e03d      	b.n	8004eec <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	2201      	movs	r2, #1
 8004e74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8004e7e:	683b      	ldr	r3, [r7, #0]
 8004e80:	68db      	ldr	r3, [r3, #12]
 8004e82:	4313      	orrs	r3, r2
 8004e84:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004e8c:	683b      	ldr	r3, [r7, #0]
 8004e8e:	689b      	ldr	r3, [r3, #8]
 8004e90:	4313      	orrs	r3, r2
 8004e92:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8004e9a:	683b      	ldr	r3, [r7, #0]
 8004e9c:	685b      	ldr	r3, [r3, #4]
 8004e9e:	4313      	orrs	r3, r2
 8004ea0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8004ea8:	683b      	ldr	r3, [r7, #0]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	4313      	orrs	r3, r2
 8004eae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004eb6:	683b      	ldr	r3, [r7, #0]
 8004eb8:	691b      	ldr	r3, [r3, #16]
 8004eba:	4313      	orrs	r3, r2
 8004ebc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8004ec4:	683b      	ldr	r3, [r7, #0]
 8004ec6:	695b      	ldr	r3, [r3, #20]
 8004ec8:	4313      	orrs	r3, r2
 8004eca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8004ed2:	683b      	ldr	r3, [r7, #0]
 8004ed4:	69db      	ldr	r3, [r3, #28]
 8004ed6:	4313      	orrs	r3, r2
 8004ed8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	68fa      	ldr	r2, [r7, #12]
 8004ee0:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	2200      	movs	r2, #0
 8004ee6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004eea:	2300      	movs	r3, #0
}
 8004eec:	4618      	mov	r0, r3
 8004eee:	3714      	adds	r7, #20
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	bc80      	pop	{r7}
 8004ef4:	4770      	bx	lr

08004ef6 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004ef6:	b580      	push	{r7, lr}
 8004ef8:	b082      	sub	sp, #8
 8004efa:	af00      	add	r7, sp, #0
 8004efc:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d101      	bne.n	8004f08 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004f04:	2301      	movs	r3, #1
 8004f06:	e042      	b.n	8004f8e <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004f0e:	b2db      	uxtb	r3, r3
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d106      	bne.n	8004f22 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	2200      	movs	r2, #0
 8004f18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004f1c:	6878      	ldr	r0, [r7, #4]
 8004f1e:	f7fd f803 	bl	8001f28 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	2224      	movs	r2, #36	@ 0x24
 8004f26:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	68da      	ldr	r2, [r3, #12]
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004f38:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004f3a:	6878      	ldr	r0, [r7, #4]
 8004f3c:	f000 f82c 	bl	8004f98 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	691a      	ldr	r2, [r3, #16]
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004f4e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	695a      	ldr	r2, [r3, #20]
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004f5e:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	68da      	ldr	r2, [r3, #12]
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004f6e:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2200      	movs	r2, #0
 8004f74:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	2220      	movs	r2, #32
 8004f7a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	2220      	movs	r2, #32
 8004f82:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	2200      	movs	r2, #0
 8004f8a:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004f8c:	2300      	movs	r3, #0
}
 8004f8e:	4618      	mov	r0, r3
 8004f90:	3708      	adds	r7, #8
 8004f92:	46bd      	mov	sp, r7
 8004f94:	bd80      	pop	{r7, pc}
	...

08004f98 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004f98:	b580      	push	{r7, lr}
 8004f9a:	b084      	sub	sp, #16
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	691b      	ldr	r3, [r3, #16]
 8004fa6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	68da      	ldr	r2, [r3, #12]
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	430a      	orrs	r2, r1
 8004fb4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	689a      	ldr	r2, [r3, #8]
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	691b      	ldr	r3, [r3, #16]
 8004fbe:	431a      	orrs	r2, r3
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	695b      	ldr	r3, [r3, #20]
 8004fc4:	4313      	orrs	r3, r2
 8004fc6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	68db      	ldr	r3, [r3, #12]
 8004fce:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8004fd2:	f023 030c 	bic.w	r3, r3, #12
 8004fd6:	687a      	ldr	r2, [r7, #4]
 8004fd8:	6812      	ldr	r2, [r2, #0]
 8004fda:	68b9      	ldr	r1, [r7, #8]
 8004fdc:	430b      	orrs	r3, r1
 8004fde:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	695b      	ldr	r3, [r3, #20]
 8004fe6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	699a      	ldr	r2, [r3, #24]
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	430a      	orrs	r2, r1
 8004ff4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	4a2c      	ldr	r2, [pc, #176]	@ (80050ac <UART_SetConfig+0x114>)
 8004ffc:	4293      	cmp	r3, r2
 8004ffe:	d103      	bne.n	8005008 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005000:	f7fe ff2e 	bl	8003e60 <HAL_RCC_GetPCLK2Freq>
 8005004:	60f8      	str	r0, [r7, #12]
 8005006:	e002      	b.n	800500e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005008:	f7fe ff16 	bl	8003e38 <HAL_RCC_GetPCLK1Freq>
 800500c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800500e:	68fa      	ldr	r2, [r7, #12]
 8005010:	4613      	mov	r3, r2
 8005012:	009b      	lsls	r3, r3, #2
 8005014:	4413      	add	r3, r2
 8005016:	009a      	lsls	r2, r3, #2
 8005018:	441a      	add	r2, r3
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	685b      	ldr	r3, [r3, #4]
 800501e:	009b      	lsls	r3, r3, #2
 8005020:	fbb2 f3f3 	udiv	r3, r2, r3
 8005024:	4a22      	ldr	r2, [pc, #136]	@ (80050b0 <UART_SetConfig+0x118>)
 8005026:	fba2 2303 	umull	r2, r3, r2, r3
 800502a:	095b      	lsrs	r3, r3, #5
 800502c:	0119      	lsls	r1, r3, #4
 800502e:	68fa      	ldr	r2, [r7, #12]
 8005030:	4613      	mov	r3, r2
 8005032:	009b      	lsls	r3, r3, #2
 8005034:	4413      	add	r3, r2
 8005036:	009a      	lsls	r2, r3, #2
 8005038:	441a      	add	r2, r3
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	685b      	ldr	r3, [r3, #4]
 800503e:	009b      	lsls	r3, r3, #2
 8005040:	fbb2 f2f3 	udiv	r2, r2, r3
 8005044:	4b1a      	ldr	r3, [pc, #104]	@ (80050b0 <UART_SetConfig+0x118>)
 8005046:	fba3 0302 	umull	r0, r3, r3, r2
 800504a:	095b      	lsrs	r3, r3, #5
 800504c:	2064      	movs	r0, #100	@ 0x64
 800504e:	fb00 f303 	mul.w	r3, r0, r3
 8005052:	1ad3      	subs	r3, r2, r3
 8005054:	011b      	lsls	r3, r3, #4
 8005056:	3332      	adds	r3, #50	@ 0x32
 8005058:	4a15      	ldr	r2, [pc, #84]	@ (80050b0 <UART_SetConfig+0x118>)
 800505a:	fba2 2303 	umull	r2, r3, r2, r3
 800505e:	095b      	lsrs	r3, r3, #5
 8005060:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005064:	4419      	add	r1, r3
 8005066:	68fa      	ldr	r2, [r7, #12]
 8005068:	4613      	mov	r3, r2
 800506a:	009b      	lsls	r3, r3, #2
 800506c:	4413      	add	r3, r2
 800506e:	009a      	lsls	r2, r3, #2
 8005070:	441a      	add	r2, r3
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	685b      	ldr	r3, [r3, #4]
 8005076:	009b      	lsls	r3, r3, #2
 8005078:	fbb2 f2f3 	udiv	r2, r2, r3
 800507c:	4b0c      	ldr	r3, [pc, #48]	@ (80050b0 <UART_SetConfig+0x118>)
 800507e:	fba3 0302 	umull	r0, r3, r3, r2
 8005082:	095b      	lsrs	r3, r3, #5
 8005084:	2064      	movs	r0, #100	@ 0x64
 8005086:	fb00 f303 	mul.w	r3, r0, r3
 800508a:	1ad3      	subs	r3, r2, r3
 800508c:	011b      	lsls	r3, r3, #4
 800508e:	3332      	adds	r3, #50	@ 0x32
 8005090:	4a07      	ldr	r2, [pc, #28]	@ (80050b0 <UART_SetConfig+0x118>)
 8005092:	fba2 2303 	umull	r2, r3, r2, r3
 8005096:	095b      	lsrs	r3, r3, #5
 8005098:	f003 020f 	and.w	r2, r3, #15
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	440a      	add	r2, r1
 80050a2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80050a4:	bf00      	nop
 80050a6:	3710      	adds	r7, #16
 80050a8:	46bd      	mov	sp, r7
 80050aa:	bd80      	pop	{r7, pc}
 80050ac:	40013800 	.word	0x40013800
 80050b0:	51eb851f 	.word	0x51eb851f

080050b4 <siprintf>:
 80050b4:	b40e      	push	{r1, r2, r3}
 80050b6:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80050ba:	b510      	push	{r4, lr}
 80050bc:	2400      	movs	r4, #0
 80050be:	b09d      	sub	sp, #116	@ 0x74
 80050c0:	ab1f      	add	r3, sp, #124	@ 0x7c
 80050c2:	9002      	str	r0, [sp, #8]
 80050c4:	9006      	str	r0, [sp, #24]
 80050c6:	9107      	str	r1, [sp, #28]
 80050c8:	9104      	str	r1, [sp, #16]
 80050ca:	4809      	ldr	r0, [pc, #36]	@ (80050f0 <siprintf+0x3c>)
 80050cc:	4909      	ldr	r1, [pc, #36]	@ (80050f4 <siprintf+0x40>)
 80050ce:	f853 2b04 	ldr.w	r2, [r3], #4
 80050d2:	9105      	str	r1, [sp, #20]
 80050d4:	6800      	ldr	r0, [r0, #0]
 80050d6:	a902      	add	r1, sp, #8
 80050d8:	9301      	str	r3, [sp, #4]
 80050da:	941b      	str	r4, [sp, #108]	@ 0x6c
 80050dc:	f000 f9a0 	bl	8005420 <_svfiprintf_r>
 80050e0:	9b02      	ldr	r3, [sp, #8]
 80050e2:	701c      	strb	r4, [r3, #0]
 80050e4:	b01d      	add	sp, #116	@ 0x74
 80050e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80050ea:	b003      	add	sp, #12
 80050ec:	4770      	bx	lr
 80050ee:	bf00      	nop
 80050f0:	2000000c 	.word	0x2000000c
 80050f4:	ffff0208 	.word	0xffff0208

080050f8 <memset>:
 80050f8:	4603      	mov	r3, r0
 80050fa:	4402      	add	r2, r0
 80050fc:	4293      	cmp	r3, r2
 80050fe:	d100      	bne.n	8005102 <memset+0xa>
 8005100:	4770      	bx	lr
 8005102:	f803 1b01 	strb.w	r1, [r3], #1
 8005106:	e7f9      	b.n	80050fc <memset+0x4>

08005108 <__errno>:
 8005108:	4b01      	ldr	r3, [pc, #4]	@ (8005110 <__errno+0x8>)
 800510a:	6818      	ldr	r0, [r3, #0]
 800510c:	4770      	bx	lr
 800510e:	bf00      	nop
 8005110:	2000000c 	.word	0x2000000c

08005114 <__libc_init_array>:
 8005114:	b570      	push	{r4, r5, r6, lr}
 8005116:	2600      	movs	r6, #0
 8005118:	4d0c      	ldr	r5, [pc, #48]	@ (800514c <__libc_init_array+0x38>)
 800511a:	4c0d      	ldr	r4, [pc, #52]	@ (8005150 <__libc_init_array+0x3c>)
 800511c:	1b64      	subs	r4, r4, r5
 800511e:	10a4      	asrs	r4, r4, #2
 8005120:	42a6      	cmp	r6, r4
 8005122:	d109      	bne.n	8005138 <__libc_init_array+0x24>
 8005124:	f000 fd12 	bl	8005b4c <_init>
 8005128:	2600      	movs	r6, #0
 800512a:	4d0a      	ldr	r5, [pc, #40]	@ (8005154 <__libc_init_array+0x40>)
 800512c:	4c0a      	ldr	r4, [pc, #40]	@ (8005158 <__libc_init_array+0x44>)
 800512e:	1b64      	subs	r4, r4, r5
 8005130:	10a4      	asrs	r4, r4, #2
 8005132:	42a6      	cmp	r6, r4
 8005134:	d105      	bne.n	8005142 <__libc_init_array+0x2e>
 8005136:	bd70      	pop	{r4, r5, r6, pc}
 8005138:	f855 3b04 	ldr.w	r3, [r5], #4
 800513c:	4798      	blx	r3
 800513e:	3601      	adds	r6, #1
 8005140:	e7ee      	b.n	8005120 <__libc_init_array+0xc>
 8005142:	f855 3b04 	ldr.w	r3, [r5], #4
 8005146:	4798      	blx	r3
 8005148:	3601      	adds	r6, #1
 800514a:	e7f2      	b.n	8005132 <__libc_init_array+0x1e>
 800514c:	08005e28 	.word	0x08005e28
 8005150:	08005e28 	.word	0x08005e28
 8005154:	08005e28 	.word	0x08005e28
 8005158:	08005e2c 	.word	0x08005e2c

0800515c <__retarget_lock_acquire_recursive>:
 800515c:	4770      	bx	lr

0800515e <__retarget_lock_release_recursive>:
 800515e:	4770      	bx	lr

08005160 <memcpy>:
 8005160:	440a      	add	r2, r1
 8005162:	4291      	cmp	r1, r2
 8005164:	f100 33ff 	add.w	r3, r0, #4294967295
 8005168:	d100      	bne.n	800516c <memcpy+0xc>
 800516a:	4770      	bx	lr
 800516c:	b510      	push	{r4, lr}
 800516e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005172:	4291      	cmp	r1, r2
 8005174:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005178:	d1f9      	bne.n	800516e <memcpy+0xe>
 800517a:	bd10      	pop	{r4, pc}

0800517c <_free_r>:
 800517c:	b538      	push	{r3, r4, r5, lr}
 800517e:	4605      	mov	r5, r0
 8005180:	2900      	cmp	r1, #0
 8005182:	d040      	beq.n	8005206 <_free_r+0x8a>
 8005184:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005188:	1f0c      	subs	r4, r1, #4
 800518a:	2b00      	cmp	r3, #0
 800518c:	bfb8      	it	lt
 800518e:	18e4      	addlt	r4, r4, r3
 8005190:	f000 f8de 	bl	8005350 <__malloc_lock>
 8005194:	4a1c      	ldr	r2, [pc, #112]	@ (8005208 <_free_r+0x8c>)
 8005196:	6813      	ldr	r3, [r2, #0]
 8005198:	b933      	cbnz	r3, 80051a8 <_free_r+0x2c>
 800519a:	6063      	str	r3, [r4, #4]
 800519c:	6014      	str	r4, [r2, #0]
 800519e:	4628      	mov	r0, r5
 80051a0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80051a4:	f000 b8da 	b.w	800535c <__malloc_unlock>
 80051a8:	42a3      	cmp	r3, r4
 80051aa:	d908      	bls.n	80051be <_free_r+0x42>
 80051ac:	6820      	ldr	r0, [r4, #0]
 80051ae:	1821      	adds	r1, r4, r0
 80051b0:	428b      	cmp	r3, r1
 80051b2:	bf01      	itttt	eq
 80051b4:	6819      	ldreq	r1, [r3, #0]
 80051b6:	685b      	ldreq	r3, [r3, #4]
 80051b8:	1809      	addeq	r1, r1, r0
 80051ba:	6021      	streq	r1, [r4, #0]
 80051bc:	e7ed      	b.n	800519a <_free_r+0x1e>
 80051be:	461a      	mov	r2, r3
 80051c0:	685b      	ldr	r3, [r3, #4]
 80051c2:	b10b      	cbz	r3, 80051c8 <_free_r+0x4c>
 80051c4:	42a3      	cmp	r3, r4
 80051c6:	d9fa      	bls.n	80051be <_free_r+0x42>
 80051c8:	6811      	ldr	r1, [r2, #0]
 80051ca:	1850      	adds	r0, r2, r1
 80051cc:	42a0      	cmp	r0, r4
 80051ce:	d10b      	bne.n	80051e8 <_free_r+0x6c>
 80051d0:	6820      	ldr	r0, [r4, #0]
 80051d2:	4401      	add	r1, r0
 80051d4:	1850      	adds	r0, r2, r1
 80051d6:	4283      	cmp	r3, r0
 80051d8:	6011      	str	r1, [r2, #0]
 80051da:	d1e0      	bne.n	800519e <_free_r+0x22>
 80051dc:	6818      	ldr	r0, [r3, #0]
 80051de:	685b      	ldr	r3, [r3, #4]
 80051e0:	4408      	add	r0, r1
 80051e2:	6010      	str	r0, [r2, #0]
 80051e4:	6053      	str	r3, [r2, #4]
 80051e6:	e7da      	b.n	800519e <_free_r+0x22>
 80051e8:	d902      	bls.n	80051f0 <_free_r+0x74>
 80051ea:	230c      	movs	r3, #12
 80051ec:	602b      	str	r3, [r5, #0]
 80051ee:	e7d6      	b.n	800519e <_free_r+0x22>
 80051f0:	6820      	ldr	r0, [r4, #0]
 80051f2:	1821      	adds	r1, r4, r0
 80051f4:	428b      	cmp	r3, r1
 80051f6:	bf01      	itttt	eq
 80051f8:	6819      	ldreq	r1, [r3, #0]
 80051fa:	685b      	ldreq	r3, [r3, #4]
 80051fc:	1809      	addeq	r1, r1, r0
 80051fe:	6021      	streq	r1, [r4, #0]
 8005200:	6063      	str	r3, [r4, #4]
 8005202:	6054      	str	r4, [r2, #4]
 8005204:	e7cb      	b.n	800519e <_free_r+0x22>
 8005206:	bd38      	pop	{r3, r4, r5, pc}
 8005208:	20000cec 	.word	0x20000cec

0800520c <sbrk_aligned>:
 800520c:	b570      	push	{r4, r5, r6, lr}
 800520e:	4e0f      	ldr	r6, [pc, #60]	@ (800524c <sbrk_aligned+0x40>)
 8005210:	460c      	mov	r4, r1
 8005212:	6831      	ldr	r1, [r6, #0]
 8005214:	4605      	mov	r5, r0
 8005216:	b911      	cbnz	r1, 800521e <sbrk_aligned+0x12>
 8005218:	f000 fba8 	bl	800596c <_sbrk_r>
 800521c:	6030      	str	r0, [r6, #0]
 800521e:	4621      	mov	r1, r4
 8005220:	4628      	mov	r0, r5
 8005222:	f000 fba3 	bl	800596c <_sbrk_r>
 8005226:	1c43      	adds	r3, r0, #1
 8005228:	d103      	bne.n	8005232 <sbrk_aligned+0x26>
 800522a:	f04f 34ff 	mov.w	r4, #4294967295
 800522e:	4620      	mov	r0, r4
 8005230:	bd70      	pop	{r4, r5, r6, pc}
 8005232:	1cc4      	adds	r4, r0, #3
 8005234:	f024 0403 	bic.w	r4, r4, #3
 8005238:	42a0      	cmp	r0, r4
 800523a:	d0f8      	beq.n	800522e <sbrk_aligned+0x22>
 800523c:	1a21      	subs	r1, r4, r0
 800523e:	4628      	mov	r0, r5
 8005240:	f000 fb94 	bl	800596c <_sbrk_r>
 8005244:	3001      	adds	r0, #1
 8005246:	d1f2      	bne.n	800522e <sbrk_aligned+0x22>
 8005248:	e7ef      	b.n	800522a <sbrk_aligned+0x1e>
 800524a:	bf00      	nop
 800524c:	20000ce8 	.word	0x20000ce8

08005250 <_malloc_r>:
 8005250:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005254:	1ccd      	adds	r5, r1, #3
 8005256:	f025 0503 	bic.w	r5, r5, #3
 800525a:	3508      	adds	r5, #8
 800525c:	2d0c      	cmp	r5, #12
 800525e:	bf38      	it	cc
 8005260:	250c      	movcc	r5, #12
 8005262:	2d00      	cmp	r5, #0
 8005264:	4606      	mov	r6, r0
 8005266:	db01      	blt.n	800526c <_malloc_r+0x1c>
 8005268:	42a9      	cmp	r1, r5
 800526a:	d904      	bls.n	8005276 <_malloc_r+0x26>
 800526c:	230c      	movs	r3, #12
 800526e:	6033      	str	r3, [r6, #0]
 8005270:	2000      	movs	r0, #0
 8005272:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005276:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800534c <_malloc_r+0xfc>
 800527a:	f000 f869 	bl	8005350 <__malloc_lock>
 800527e:	f8d8 3000 	ldr.w	r3, [r8]
 8005282:	461c      	mov	r4, r3
 8005284:	bb44      	cbnz	r4, 80052d8 <_malloc_r+0x88>
 8005286:	4629      	mov	r1, r5
 8005288:	4630      	mov	r0, r6
 800528a:	f7ff ffbf 	bl	800520c <sbrk_aligned>
 800528e:	1c43      	adds	r3, r0, #1
 8005290:	4604      	mov	r4, r0
 8005292:	d158      	bne.n	8005346 <_malloc_r+0xf6>
 8005294:	f8d8 4000 	ldr.w	r4, [r8]
 8005298:	4627      	mov	r7, r4
 800529a:	2f00      	cmp	r7, #0
 800529c:	d143      	bne.n	8005326 <_malloc_r+0xd6>
 800529e:	2c00      	cmp	r4, #0
 80052a0:	d04b      	beq.n	800533a <_malloc_r+0xea>
 80052a2:	6823      	ldr	r3, [r4, #0]
 80052a4:	4639      	mov	r1, r7
 80052a6:	4630      	mov	r0, r6
 80052a8:	eb04 0903 	add.w	r9, r4, r3
 80052ac:	f000 fb5e 	bl	800596c <_sbrk_r>
 80052b0:	4581      	cmp	r9, r0
 80052b2:	d142      	bne.n	800533a <_malloc_r+0xea>
 80052b4:	6821      	ldr	r1, [r4, #0]
 80052b6:	4630      	mov	r0, r6
 80052b8:	1a6d      	subs	r5, r5, r1
 80052ba:	4629      	mov	r1, r5
 80052bc:	f7ff ffa6 	bl	800520c <sbrk_aligned>
 80052c0:	3001      	adds	r0, #1
 80052c2:	d03a      	beq.n	800533a <_malloc_r+0xea>
 80052c4:	6823      	ldr	r3, [r4, #0]
 80052c6:	442b      	add	r3, r5
 80052c8:	6023      	str	r3, [r4, #0]
 80052ca:	f8d8 3000 	ldr.w	r3, [r8]
 80052ce:	685a      	ldr	r2, [r3, #4]
 80052d0:	bb62      	cbnz	r2, 800532c <_malloc_r+0xdc>
 80052d2:	f8c8 7000 	str.w	r7, [r8]
 80052d6:	e00f      	b.n	80052f8 <_malloc_r+0xa8>
 80052d8:	6822      	ldr	r2, [r4, #0]
 80052da:	1b52      	subs	r2, r2, r5
 80052dc:	d420      	bmi.n	8005320 <_malloc_r+0xd0>
 80052de:	2a0b      	cmp	r2, #11
 80052e0:	d917      	bls.n	8005312 <_malloc_r+0xc2>
 80052e2:	1961      	adds	r1, r4, r5
 80052e4:	42a3      	cmp	r3, r4
 80052e6:	6025      	str	r5, [r4, #0]
 80052e8:	bf18      	it	ne
 80052ea:	6059      	strne	r1, [r3, #4]
 80052ec:	6863      	ldr	r3, [r4, #4]
 80052ee:	bf08      	it	eq
 80052f0:	f8c8 1000 	streq.w	r1, [r8]
 80052f4:	5162      	str	r2, [r4, r5]
 80052f6:	604b      	str	r3, [r1, #4]
 80052f8:	4630      	mov	r0, r6
 80052fa:	f000 f82f 	bl	800535c <__malloc_unlock>
 80052fe:	f104 000b 	add.w	r0, r4, #11
 8005302:	1d23      	adds	r3, r4, #4
 8005304:	f020 0007 	bic.w	r0, r0, #7
 8005308:	1ac2      	subs	r2, r0, r3
 800530a:	bf1c      	itt	ne
 800530c:	1a1b      	subne	r3, r3, r0
 800530e:	50a3      	strne	r3, [r4, r2]
 8005310:	e7af      	b.n	8005272 <_malloc_r+0x22>
 8005312:	6862      	ldr	r2, [r4, #4]
 8005314:	42a3      	cmp	r3, r4
 8005316:	bf0c      	ite	eq
 8005318:	f8c8 2000 	streq.w	r2, [r8]
 800531c:	605a      	strne	r2, [r3, #4]
 800531e:	e7eb      	b.n	80052f8 <_malloc_r+0xa8>
 8005320:	4623      	mov	r3, r4
 8005322:	6864      	ldr	r4, [r4, #4]
 8005324:	e7ae      	b.n	8005284 <_malloc_r+0x34>
 8005326:	463c      	mov	r4, r7
 8005328:	687f      	ldr	r7, [r7, #4]
 800532a:	e7b6      	b.n	800529a <_malloc_r+0x4a>
 800532c:	461a      	mov	r2, r3
 800532e:	685b      	ldr	r3, [r3, #4]
 8005330:	42a3      	cmp	r3, r4
 8005332:	d1fb      	bne.n	800532c <_malloc_r+0xdc>
 8005334:	2300      	movs	r3, #0
 8005336:	6053      	str	r3, [r2, #4]
 8005338:	e7de      	b.n	80052f8 <_malloc_r+0xa8>
 800533a:	230c      	movs	r3, #12
 800533c:	4630      	mov	r0, r6
 800533e:	6033      	str	r3, [r6, #0]
 8005340:	f000 f80c 	bl	800535c <__malloc_unlock>
 8005344:	e794      	b.n	8005270 <_malloc_r+0x20>
 8005346:	6005      	str	r5, [r0, #0]
 8005348:	e7d6      	b.n	80052f8 <_malloc_r+0xa8>
 800534a:	bf00      	nop
 800534c:	20000cec 	.word	0x20000cec

08005350 <__malloc_lock>:
 8005350:	4801      	ldr	r0, [pc, #4]	@ (8005358 <__malloc_lock+0x8>)
 8005352:	f7ff bf03 	b.w	800515c <__retarget_lock_acquire_recursive>
 8005356:	bf00      	nop
 8005358:	20000ce4 	.word	0x20000ce4

0800535c <__malloc_unlock>:
 800535c:	4801      	ldr	r0, [pc, #4]	@ (8005364 <__malloc_unlock+0x8>)
 800535e:	f7ff befe 	b.w	800515e <__retarget_lock_release_recursive>
 8005362:	bf00      	nop
 8005364:	20000ce4 	.word	0x20000ce4

08005368 <__ssputs_r>:
 8005368:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800536c:	461f      	mov	r7, r3
 800536e:	688e      	ldr	r6, [r1, #8]
 8005370:	4682      	mov	sl, r0
 8005372:	42be      	cmp	r6, r7
 8005374:	460c      	mov	r4, r1
 8005376:	4690      	mov	r8, r2
 8005378:	680b      	ldr	r3, [r1, #0]
 800537a:	d82d      	bhi.n	80053d8 <__ssputs_r+0x70>
 800537c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005380:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005384:	d026      	beq.n	80053d4 <__ssputs_r+0x6c>
 8005386:	6965      	ldr	r5, [r4, #20]
 8005388:	6909      	ldr	r1, [r1, #16]
 800538a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800538e:	eba3 0901 	sub.w	r9, r3, r1
 8005392:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005396:	1c7b      	adds	r3, r7, #1
 8005398:	444b      	add	r3, r9
 800539a:	106d      	asrs	r5, r5, #1
 800539c:	429d      	cmp	r5, r3
 800539e:	bf38      	it	cc
 80053a0:	461d      	movcc	r5, r3
 80053a2:	0553      	lsls	r3, r2, #21
 80053a4:	d527      	bpl.n	80053f6 <__ssputs_r+0x8e>
 80053a6:	4629      	mov	r1, r5
 80053a8:	f7ff ff52 	bl	8005250 <_malloc_r>
 80053ac:	4606      	mov	r6, r0
 80053ae:	b360      	cbz	r0, 800540a <__ssputs_r+0xa2>
 80053b0:	464a      	mov	r2, r9
 80053b2:	6921      	ldr	r1, [r4, #16]
 80053b4:	f7ff fed4 	bl	8005160 <memcpy>
 80053b8:	89a3      	ldrh	r3, [r4, #12]
 80053ba:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80053be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80053c2:	81a3      	strh	r3, [r4, #12]
 80053c4:	6126      	str	r6, [r4, #16]
 80053c6:	444e      	add	r6, r9
 80053c8:	6026      	str	r6, [r4, #0]
 80053ca:	463e      	mov	r6, r7
 80053cc:	6165      	str	r5, [r4, #20]
 80053ce:	eba5 0509 	sub.w	r5, r5, r9
 80053d2:	60a5      	str	r5, [r4, #8]
 80053d4:	42be      	cmp	r6, r7
 80053d6:	d900      	bls.n	80053da <__ssputs_r+0x72>
 80053d8:	463e      	mov	r6, r7
 80053da:	4632      	mov	r2, r6
 80053dc:	4641      	mov	r1, r8
 80053de:	6820      	ldr	r0, [r4, #0]
 80053e0:	f000 faaa 	bl	8005938 <memmove>
 80053e4:	2000      	movs	r0, #0
 80053e6:	68a3      	ldr	r3, [r4, #8]
 80053e8:	1b9b      	subs	r3, r3, r6
 80053ea:	60a3      	str	r3, [r4, #8]
 80053ec:	6823      	ldr	r3, [r4, #0]
 80053ee:	4433      	add	r3, r6
 80053f0:	6023      	str	r3, [r4, #0]
 80053f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80053f6:	462a      	mov	r2, r5
 80053f8:	f000 fad6 	bl	80059a8 <_realloc_r>
 80053fc:	4606      	mov	r6, r0
 80053fe:	2800      	cmp	r0, #0
 8005400:	d1e0      	bne.n	80053c4 <__ssputs_r+0x5c>
 8005402:	4650      	mov	r0, sl
 8005404:	6921      	ldr	r1, [r4, #16]
 8005406:	f7ff feb9 	bl	800517c <_free_r>
 800540a:	230c      	movs	r3, #12
 800540c:	f8ca 3000 	str.w	r3, [sl]
 8005410:	89a3      	ldrh	r3, [r4, #12]
 8005412:	f04f 30ff 	mov.w	r0, #4294967295
 8005416:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800541a:	81a3      	strh	r3, [r4, #12]
 800541c:	e7e9      	b.n	80053f2 <__ssputs_r+0x8a>
	...

08005420 <_svfiprintf_r>:
 8005420:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005424:	4698      	mov	r8, r3
 8005426:	898b      	ldrh	r3, [r1, #12]
 8005428:	4607      	mov	r7, r0
 800542a:	061b      	lsls	r3, r3, #24
 800542c:	460d      	mov	r5, r1
 800542e:	4614      	mov	r4, r2
 8005430:	b09d      	sub	sp, #116	@ 0x74
 8005432:	d510      	bpl.n	8005456 <_svfiprintf_r+0x36>
 8005434:	690b      	ldr	r3, [r1, #16]
 8005436:	b973      	cbnz	r3, 8005456 <_svfiprintf_r+0x36>
 8005438:	2140      	movs	r1, #64	@ 0x40
 800543a:	f7ff ff09 	bl	8005250 <_malloc_r>
 800543e:	6028      	str	r0, [r5, #0]
 8005440:	6128      	str	r0, [r5, #16]
 8005442:	b930      	cbnz	r0, 8005452 <_svfiprintf_r+0x32>
 8005444:	230c      	movs	r3, #12
 8005446:	603b      	str	r3, [r7, #0]
 8005448:	f04f 30ff 	mov.w	r0, #4294967295
 800544c:	b01d      	add	sp, #116	@ 0x74
 800544e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005452:	2340      	movs	r3, #64	@ 0x40
 8005454:	616b      	str	r3, [r5, #20]
 8005456:	2300      	movs	r3, #0
 8005458:	9309      	str	r3, [sp, #36]	@ 0x24
 800545a:	2320      	movs	r3, #32
 800545c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005460:	2330      	movs	r3, #48	@ 0x30
 8005462:	f04f 0901 	mov.w	r9, #1
 8005466:	f8cd 800c 	str.w	r8, [sp, #12]
 800546a:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8005604 <_svfiprintf_r+0x1e4>
 800546e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005472:	4623      	mov	r3, r4
 8005474:	469a      	mov	sl, r3
 8005476:	f813 2b01 	ldrb.w	r2, [r3], #1
 800547a:	b10a      	cbz	r2, 8005480 <_svfiprintf_r+0x60>
 800547c:	2a25      	cmp	r2, #37	@ 0x25
 800547e:	d1f9      	bne.n	8005474 <_svfiprintf_r+0x54>
 8005480:	ebba 0b04 	subs.w	fp, sl, r4
 8005484:	d00b      	beq.n	800549e <_svfiprintf_r+0x7e>
 8005486:	465b      	mov	r3, fp
 8005488:	4622      	mov	r2, r4
 800548a:	4629      	mov	r1, r5
 800548c:	4638      	mov	r0, r7
 800548e:	f7ff ff6b 	bl	8005368 <__ssputs_r>
 8005492:	3001      	adds	r0, #1
 8005494:	f000 80a7 	beq.w	80055e6 <_svfiprintf_r+0x1c6>
 8005498:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800549a:	445a      	add	r2, fp
 800549c:	9209      	str	r2, [sp, #36]	@ 0x24
 800549e:	f89a 3000 	ldrb.w	r3, [sl]
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	f000 809f 	beq.w	80055e6 <_svfiprintf_r+0x1c6>
 80054a8:	2300      	movs	r3, #0
 80054aa:	f04f 32ff 	mov.w	r2, #4294967295
 80054ae:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80054b2:	f10a 0a01 	add.w	sl, sl, #1
 80054b6:	9304      	str	r3, [sp, #16]
 80054b8:	9307      	str	r3, [sp, #28]
 80054ba:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80054be:	931a      	str	r3, [sp, #104]	@ 0x68
 80054c0:	4654      	mov	r4, sl
 80054c2:	2205      	movs	r2, #5
 80054c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80054c8:	484e      	ldr	r0, [pc, #312]	@ (8005604 <_svfiprintf_r+0x1e4>)
 80054ca:	f000 fa5f 	bl	800598c <memchr>
 80054ce:	9a04      	ldr	r2, [sp, #16]
 80054d0:	b9d8      	cbnz	r0, 800550a <_svfiprintf_r+0xea>
 80054d2:	06d0      	lsls	r0, r2, #27
 80054d4:	bf44      	itt	mi
 80054d6:	2320      	movmi	r3, #32
 80054d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80054dc:	0711      	lsls	r1, r2, #28
 80054de:	bf44      	itt	mi
 80054e0:	232b      	movmi	r3, #43	@ 0x2b
 80054e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80054e6:	f89a 3000 	ldrb.w	r3, [sl]
 80054ea:	2b2a      	cmp	r3, #42	@ 0x2a
 80054ec:	d015      	beq.n	800551a <_svfiprintf_r+0xfa>
 80054ee:	4654      	mov	r4, sl
 80054f0:	2000      	movs	r0, #0
 80054f2:	f04f 0c0a 	mov.w	ip, #10
 80054f6:	9a07      	ldr	r2, [sp, #28]
 80054f8:	4621      	mov	r1, r4
 80054fa:	f811 3b01 	ldrb.w	r3, [r1], #1
 80054fe:	3b30      	subs	r3, #48	@ 0x30
 8005500:	2b09      	cmp	r3, #9
 8005502:	d94b      	bls.n	800559c <_svfiprintf_r+0x17c>
 8005504:	b1b0      	cbz	r0, 8005534 <_svfiprintf_r+0x114>
 8005506:	9207      	str	r2, [sp, #28]
 8005508:	e014      	b.n	8005534 <_svfiprintf_r+0x114>
 800550a:	eba0 0308 	sub.w	r3, r0, r8
 800550e:	fa09 f303 	lsl.w	r3, r9, r3
 8005512:	4313      	orrs	r3, r2
 8005514:	46a2      	mov	sl, r4
 8005516:	9304      	str	r3, [sp, #16]
 8005518:	e7d2      	b.n	80054c0 <_svfiprintf_r+0xa0>
 800551a:	9b03      	ldr	r3, [sp, #12]
 800551c:	1d19      	adds	r1, r3, #4
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	9103      	str	r1, [sp, #12]
 8005522:	2b00      	cmp	r3, #0
 8005524:	bfbb      	ittet	lt
 8005526:	425b      	neglt	r3, r3
 8005528:	f042 0202 	orrlt.w	r2, r2, #2
 800552c:	9307      	strge	r3, [sp, #28]
 800552e:	9307      	strlt	r3, [sp, #28]
 8005530:	bfb8      	it	lt
 8005532:	9204      	strlt	r2, [sp, #16]
 8005534:	7823      	ldrb	r3, [r4, #0]
 8005536:	2b2e      	cmp	r3, #46	@ 0x2e
 8005538:	d10a      	bne.n	8005550 <_svfiprintf_r+0x130>
 800553a:	7863      	ldrb	r3, [r4, #1]
 800553c:	2b2a      	cmp	r3, #42	@ 0x2a
 800553e:	d132      	bne.n	80055a6 <_svfiprintf_r+0x186>
 8005540:	9b03      	ldr	r3, [sp, #12]
 8005542:	3402      	adds	r4, #2
 8005544:	1d1a      	adds	r2, r3, #4
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	9203      	str	r2, [sp, #12]
 800554a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800554e:	9305      	str	r3, [sp, #20]
 8005550:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8005608 <_svfiprintf_r+0x1e8>
 8005554:	2203      	movs	r2, #3
 8005556:	4650      	mov	r0, sl
 8005558:	7821      	ldrb	r1, [r4, #0]
 800555a:	f000 fa17 	bl	800598c <memchr>
 800555e:	b138      	cbz	r0, 8005570 <_svfiprintf_r+0x150>
 8005560:	2240      	movs	r2, #64	@ 0x40
 8005562:	9b04      	ldr	r3, [sp, #16]
 8005564:	eba0 000a 	sub.w	r0, r0, sl
 8005568:	4082      	lsls	r2, r0
 800556a:	4313      	orrs	r3, r2
 800556c:	3401      	adds	r4, #1
 800556e:	9304      	str	r3, [sp, #16]
 8005570:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005574:	2206      	movs	r2, #6
 8005576:	4825      	ldr	r0, [pc, #148]	@ (800560c <_svfiprintf_r+0x1ec>)
 8005578:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800557c:	f000 fa06 	bl	800598c <memchr>
 8005580:	2800      	cmp	r0, #0
 8005582:	d036      	beq.n	80055f2 <_svfiprintf_r+0x1d2>
 8005584:	4b22      	ldr	r3, [pc, #136]	@ (8005610 <_svfiprintf_r+0x1f0>)
 8005586:	bb1b      	cbnz	r3, 80055d0 <_svfiprintf_r+0x1b0>
 8005588:	9b03      	ldr	r3, [sp, #12]
 800558a:	3307      	adds	r3, #7
 800558c:	f023 0307 	bic.w	r3, r3, #7
 8005590:	3308      	adds	r3, #8
 8005592:	9303      	str	r3, [sp, #12]
 8005594:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005596:	4433      	add	r3, r6
 8005598:	9309      	str	r3, [sp, #36]	@ 0x24
 800559a:	e76a      	b.n	8005472 <_svfiprintf_r+0x52>
 800559c:	460c      	mov	r4, r1
 800559e:	2001      	movs	r0, #1
 80055a0:	fb0c 3202 	mla	r2, ip, r2, r3
 80055a4:	e7a8      	b.n	80054f8 <_svfiprintf_r+0xd8>
 80055a6:	2300      	movs	r3, #0
 80055a8:	f04f 0c0a 	mov.w	ip, #10
 80055ac:	4619      	mov	r1, r3
 80055ae:	3401      	adds	r4, #1
 80055b0:	9305      	str	r3, [sp, #20]
 80055b2:	4620      	mov	r0, r4
 80055b4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80055b8:	3a30      	subs	r2, #48	@ 0x30
 80055ba:	2a09      	cmp	r2, #9
 80055bc:	d903      	bls.n	80055c6 <_svfiprintf_r+0x1a6>
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d0c6      	beq.n	8005550 <_svfiprintf_r+0x130>
 80055c2:	9105      	str	r1, [sp, #20]
 80055c4:	e7c4      	b.n	8005550 <_svfiprintf_r+0x130>
 80055c6:	4604      	mov	r4, r0
 80055c8:	2301      	movs	r3, #1
 80055ca:	fb0c 2101 	mla	r1, ip, r1, r2
 80055ce:	e7f0      	b.n	80055b2 <_svfiprintf_r+0x192>
 80055d0:	ab03      	add	r3, sp, #12
 80055d2:	9300      	str	r3, [sp, #0]
 80055d4:	462a      	mov	r2, r5
 80055d6:	4638      	mov	r0, r7
 80055d8:	4b0e      	ldr	r3, [pc, #56]	@ (8005614 <_svfiprintf_r+0x1f4>)
 80055da:	a904      	add	r1, sp, #16
 80055dc:	f3af 8000 	nop.w
 80055e0:	1c42      	adds	r2, r0, #1
 80055e2:	4606      	mov	r6, r0
 80055e4:	d1d6      	bne.n	8005594 <_svfiprintf_r+0x174>
 80055e6:	89ab      	ldrh	r3, [r5, #12]
 80055e8:	065b      	lsls	r3, r3, #25
 80055ea:	f53f af2d 	bmi.w	8005448 <_svfiprintf_r+0x28>
 80055ee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80055f0:	e72c      	b.n	800544c <_svfiprintf_r+0x2c>
 80055f2:	ab03      	add	r3, sp, #12
 80055f4:	9300      	str	r3, [sp, #0]
 80055f6:	462a      	mov	r2, r5
 80055f8:	4638      	mov	r0, r7
 80055fa:	4b06      	ldr	r3, [pc, #24]	@ (8005614 <_svfiprintf_r+0x1f4>)
 80055fc:	a904      	add	r1, sp, #16
 80055fe:	f000 f87d 	bl	80056fc <_printf_i>
 8005602:	e7ed      	b.n	80055e0 <_svfiprintf_r+0x1c0>
 8005604:	08005dea 	.word	0x08005dea
 8005608:	08005df0 	.word	0x08005df0
 800560c:	08005df4 	.word	0x08005df4
 8005610:	00000000 	.word	0x00000000
 8005614:	08005369 	.word	0x08005369

08005618 <_printf_common>:
 8005618:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800561c:	4616      	mov	r6, r2
 800561e:	4698      	mov	r8, r3
 8005620:	688a      	ldr	r2, [r1, #8]
 8005622:	690b      	ldr	r3, [r1, #16]
 8005624:	4607      	mov	r7, r0
 8005626:	4293      	cmp	r3, r2
 8005628:	bfb8      	it	lt
 800562a:	4613      	movlt	r3, r2
 800562c:	6033      	str	r3, [r6, #0]
 800562e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005632:	460c      	mov	r4, r1
 8005634:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005638:	b10a      	cbz	r2, 800563e <_printf_common+0x26>
 800563a:	3301      	adds	r3, #1
 800563c:	6033      	str	r3, [r6, #0]
 800563e:	6823      	ldr	r3, [r4, #0]
 8005640:	0699      	lsls	r1, r3, #26
 8005642:	bf42      	ittt	mi
 8005644:	6833      	ldrmi	r3, [r6, #0]
 8005646:	3302      	addmi	r3, #2
 8005648:	6033      	strmi	r3, [r6, #0]
 800564a:	6825      	ldr	r5, [r4, #0]
 800564c:	f015 0506 	ands.w	r5, r5, #6
 8005650:	d106      	bne.n	8005660 <_printf_common+0x48>
 8005652:	f104 0a19 	add.w	sl, r4, #25
 8005656:	68e3      	ldr	r3, [r4, #12]
 8005658:	6832      	ldr	r2, [r6, #0]
 800565a:	1a9b      	subs	r3, r3, r2
 800565c:	42ab      	cmp	r3, r5
 800565e:	dc2b      	bgt.n	80056b8 <_printf_common+0xa0>
 8005660:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005664:	6822      	ldr	r2, [r4, #0]
 8005666:	3b00      	subs	r3, #0
 8005668:	bf18      	it	ne
 800566a:	2301      	movne	r3, #1
 800566c:	0692      	lsls	r2, r2, #26
 800566e:	d430      	bmi.n	80056d2 <_printf_common+0xba>
 8005670:	4641      	mov	r1, r8
 8005672:	4638      	mov	r0, r7
 8005674:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005678:	47c8      	blx	r9
 800567a:	3001      	adds	r0, #1
 800567c:	d023      	beq.n	80056c6 <_printf_common+0xae>
 800567e:	6823      	ldr	r3, [r4, #0]
 8005680:	6922      	ldr	r2, [r4, #16]
 8005682:	f003 0306 	and.w	r3, r3, #6
 8005686:	2b04      	cmp	r3, #4
 8005688:	bf14      	ite	ne
 800568a:	2500      	movne	r5, #0
 800568c:	6833      	ldreq	r3, [r6, #0]
 800568e:	f04f 0600 	mov.w	r6, #0
 8005692:	bf08      	it	eq
 8005694:	68e5      	ldreq	r5, [r4, #12]
 8005696:	f104 041a 	add.w	r4, r4, #26
 800569a:	bf08      	it	eq
 800569c:	1aed      	subeq	r5, r5, r3
 800569e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80056a2:	bf08      	it	eq
 80056a4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80056a8:	4293      	cmp	r3, r2
 80056aa:	bfc4      	itt	gt
 80056ac:	1a9b      	subgt	r3, r3, r2
 80056ae:	18ed      	addgt	r5, r5, r3
 80056b0:	42b5      	cmp	r5, r6
 80056b2:	d11a      	bne.n	80056ea <_printf_common+0xd2>
 80056b4:	2000      	movs	r0, #0
 80056b6:	e008      	b.n	80056ca <_printf_common+0xb2>
 80056b8:	2301      	movs	r3, #1
 80056ba:	4652      	mov	r2, sl
 80056bc:	4641      	mov	r1, r8
 80056be:	4638      	mov	r0, r7
 80056c0:	47c8      	blx	r9
 80056c2:	3001      	adds	r0, #1
 80056c4:	d103      	bne.n	80056ce <_printf_common+0xb6>
 80056c6:	f04f 30ff 	mov.w	r0, #4294967295
 80056ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80056ce:	3501      	adds	r5, #1
 80056d0:	e7c1      	b.n	8005656 <_printf_common+0x3e>
 80056d2:	2030      	movs	r0, #48	@ 0x30
 80056d4:	18e1      	adds	r1, r4, r3
 80056d6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80056da:	1c5a      	adds	r2, r3, #1
 80056dc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80056e0:	4422      	add	r2, r4
 80056e2:	3302      	adds	r3, #2
 80056e4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80056e8:	e7c2      	b.n	8005670 <_printf_common+0x58>
 80056ea:	2301      	movs	r3, #1
 80056ec:	4622      	mov	r2, r4
 80056ee:	4641      	mov	r1, r8
 80056f0:	4638      	mov	r0, r7
 80056f2:	47c8      	blx	r9
 80056f4:	3001      	adds	r0, #1
 80056f6:	d0e6      	beq.n	80056c6 <_printf_common+0xae>
 80056f8:	3601      	adds	r6, #1
 80056fa:	e7d9      	b.n	80056b0 <_printf_common+0x98>

080056fc <_printf_i>:
 80056fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005700:	7e0f      	ldrb	r7, [r1, #24]
 8005702:	4691      	mov	r9, r2
 8005704:	2f78      	cmp	r7, #120	@ 0x78
 8005706:	4680      	mov	r8, r0
 8005708:	460c      	mov	r4, r1
 800570a:	469a      	mov	sl, r3
 800570c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800570e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005712:	d807      	bhi.n	8005724 <_printf_i+0x28>
 8005714:	2f62      	cmp	r7, #98	@ 0x62
 8005716:	d80a      	bhi.n	800572e <_printf_i+0x32>
 8005718:	2f00      	cmp	r7, #0
 800571a:	f000 80d1 	beq.w	80058c0 <_printf_i+0x1c4>
 800571e:	2f58      	cmp	r7, #88	@ 0x58
 8005720:	f000 80b8 	beq.w	8005894 <_printf_i+0x198>
 8005724:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005728:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800572c:	e03a      	b.n	80057a4 <_printf_i+0xa8>
 800572e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005732:	2b15      	cmp	r3, #21
 8005734:	d8f6      	bhi.n	8005724 <_printf_i+0x28>
 8005736:	a101      	add	r1, pc, #4	@ (adr r1, 800573c <_printf_i+0x40>)
 8005738:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800573c:	08005795 	.word	0x08005795
 8005740:	080057a9 	.word	0x080057a9
 8005744:	08005725 	.word	0x08005725
 8005748:	08005725 	.word	0x08005725
 800574c:	08005725 	.word	0x08005725
 8005750:	08005725 	.word	0x08005725
 8005754:	080057a9 	.word	0x080057a9
 8005758:	08005725 	.word	0x08005725
 800575c:	08005725 	.word	0x08005725
 8005760:	08005725 	.word	0x08005725
 8005764:	08005725 	.word	0x08005725
 8005768:	080058a7 	.word	0x080058a7
 800576c:	080057d3 	.word	0x080057d3
 8005770:	08005861 	.word	0x08005861
 8005774:	08005725 	.word	0x08005725
 8005778:	08005725 	.word	0x08005725
 800577c:	080058c9 	.word	0x080058c9
 8005780:	08005725 	.word	0x08005725
 8005784:	080057d3 	.word	0x080057d3
 8005788:	08005725 	.word	0x08005725
 800578c:	08005725 	.word	0x08005725
 8005790:	08005869 	.word	0x08005869
 8005794:	6833      	ldr	r3, [r6, #0]
 8005796:	1d1a      	adds	r2, r3, #4
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	6032      	str	r2, [r6, #0]
 800579c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80057a0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80057a4:	2301      	movs	r3, #1
 80057a6:	e09c      	b.n	80058e2 <_printf_i+0x1e6>
 80057a8:	6833      	ldr	r3, [r6, #0]
 80057aa:	6820      	ldr	r0, [r4, #0]
 80057ac:	1d19      	adds	r1, r3, #4
 80057ae:	6031      	str	r1, [r6, #0]
 80057b0:	0606      	lsls	r6, r0, #24
 80057b2:	d501      	bpl.n	80057b8 <_printf_i+0xbc>
 80057b4:	681d      	ldr	r5, [r3, #0]
 80057b6:	e003      	b.n	80057c0 <_printf_i+0xc4>
 80057b8:	0645      	lsls	r5, r0, #25
 80057ba:	d5fb      	bpl.n	80057b4 <_printf_i+0xb8>
 80057bc:	f9b3 5000 	ldrsh.w	r5, [r3]
 80057c0:	2d00      	cmp	r5, #0
 80057c2:	da03      	bge.n	80057cc <_printf_i+0xd0>
 80057c4:	232d      	movs	r3, #45	@ 0x2d
 80057c6:	426d      	negs	r5, r5
 80057c8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80057cc:	230a      	movs	r3, #10
 80057ce:	4858      	ldr	r0, [pc, #352]	@ (8005930 <_printf_i+0x234>)
 80057d0:	e011      	b.n	80057f6 <_printf_i+0xfa>
 80057d2:	6821      	ldr	r1, [r4, #0]
 80057d4:	6833      	ldr	r3, [r6, #0]
 80057d6:	0608      	lsls	r0, r1, #24
 80057d8:	f853 5b04 	ldr.w	r5, [r3], #4
 80057dc:	d402      	bmi.n	80057e4 <_printf_i+0xe8>
 80057de:	0649      	lsls	r1, r1, #25
 80057e0:	bf48      	it	mi
 80057e2:	b2ad      	uxthmi	r5, r5
 80057e4:	2f6f      	cmp	r7, #111	@ 0x6f
 80057e6:	6033      	str	r3, [r6, #0]
 80057e8:	bf14      	ite	ne
 80057ea:	230a      	movne	r3, #10
 80057ec:	2308      	moveq	r3, #8
 80057ee:	4850      	ldr	r0, [pc, #320]	@ (8005930 <_printf_i+0x234>)
 80057f0:	2100      	movs	r1, #0
 80057f2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80057f6:	6866      	ldr	r6, [r4, #4]
 80057f8:	2e00      	cmp	r6, #0
 80057fa:	60a6      	str	r6, [r4, #8]
 80057fc:	db05      	blt.n	800580a <_printf_i+0x10e>
 80057fe:	6821      	ldr	r1, [r4, #0]
 8005800:	432e      	orrs	r6, r5
 8005802:	f021 0104 	bic.w	r1, r1, #4
 8005806:	6021      	str	r1, [r4, #0]
 8005808:	d04b      	beq.n	80058a2 <_printf_i+0x1a6>
 800580a:	4616      	mov	r6, r2
 800580c:	fbb5 f1f3 	udiv	r1, r5, r3
 8005810:	fb03 5711 	mls	r7, r3, r1, r5
 8005814:	5dc7      	ldrb	r7, [r0, r7]
 8005816:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800581a:	462f      	mov	r7, r5
 800581c:	42bb      	cmp	r3, r7
 800581e:	460d      	mov	r5, r1
 8005820:	d9f4      	bls.n	800580c <_printf_i+0x110>
 8005822:	2b08      	cmp	r3, #8
 8005824:	d10b      	bne.n	800583e <_printf_i+0x142>
 8005826:	6823      	ldr	r3, [r4, #0]
 8005828:	07df      	lsls	r7, r3, #31
 800582a:	d508      	bpl.n	800583e <_printf_i+0x142>
 800582c:	6923      	ldr	r3, [r4, #16]
 800582e:	6861      	ldr	r1, [r4, #4]
 8005830:	4299      	cmp	r1, r3
 8005832:	bfde      	ittt	le
 8005834:	2330      	movle	r3, #48	@ 0x30
 8005836:	f806 3c01 	strble.w	r3, [r6, #-1]
 800583a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800583e:	1b92      	subs	r2, r2, r6
 8005840:	6122      	str	r2, [r4, #16]
 8005842:	464b      	mov	r3, r9
 8005844:	4621      	mov	r1, r4
 8005846:	4640      	mov	r0, r8
 8005848:	f8cd a000 	str.w	sl, [sp]
 800584c:	aa03      	add	r2, sp, #12
 800584e:	f7ff fee3 	bl	8005618 <_printf_common>
 8005852:	3001      	adds	r0, #1
 8005854:	d14a      	bne.n	80058ec <_printf_i+0x1f0>
 8005856:	f04f 30ff 	mov.w	r0, #4294967295
 800585a:	b004      	add	sp, #16
 800585c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005860:	6823      	ldr	r3, [r4, #0]
 8005862:	f043 0320 	orr.w	r3, r3, #32
 8005866:	6023      	str	r3, [r4, #0]
 8005868:	2778      	movs	r7, #120	@ 0x78
 800586a:	4832      	ldr	r0, [pc, #200]	@ (8005934 <_printf_i+0x238>)
 800586c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005870:	6823      	ldr	r3, [r4, #0]
 8005872:	6831      	ldr	r1, [r6, #0]
 8005874:	061f      	lsls	r7, r3, #24
 8005876:	f851 5b04 	ldr.w	r5, [r1], #4
 800587a:	d402      	bmi.n	8005882 <_printf_i+0x186>
 800587c:	065f      	lsls	r7, r3, #25
 800587e:	bf48      	it	mi
 8005880:	b2ad      	uxthmi	r5, r5
 8005882:	6031      	str	r1, [r6, #0]
 8005884:	07d9      	lsls	r1, r3, #31
 8005886:	bf44      	itt	mi
 8005888:	f043 0320 	orrmi.w	r3, r3, #32
 800588c:	6023      	strmi	r3, [r4, #0]
 800588e:	b11d      	cbz	r5, 8005898 <_printf_i+0x19c>
 8005890:	2310      	movs	r3, #16
 8005892:	e7ad      	b.n	80057f0 <_printf_i+0xf4>
 8005894:	4826      	ldr	r0, [pc, #152]	@ (8005930 <_printf_i+0x234>)
 8005896:	e7e9      	b.n	800586c <_printf_i+0x170>
 8005898:	6823      	ldr	r3, [r4, #0]
 800589a:	f023 0320 	bic.w	r3, r3, #32
 800589e:	6023      	str	r3, [r4, #0]
 80058a0:	e7f6      	b.n	8005890 <_printf_i+0x194>
 80058a2:	4616      	mov	r6, r2
 80058a4:	e7bd      	b.n	8005822 <_printf_i+0x126>
 80058a6:	6833      	ldr	r3, [r6, #0]
 80058a8:	6825      	ldr	r5, [r4, #0]
 80058aa:	1d18      	adds	r0, r3, #4
 80058ac:	6961      	ldr	r1, [r4, #20]
 80058ae:	6030      	str	r0, [r6, #0]
 80058b0:	062e      	lsls	r6, r5, #24
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	d501      	bpl.n	80058ba <_printf_i+0x1be>
 80058b6:	6019      	str	r1, [r3, #0]
 80058b8:	e002      	b.n	80058c0 <_printf_i+0x1c4>
 80058ba:	0668      	lsls	r0, r5, #25
 80058bc:	d5fb      	bpl.n	80058b6 <_printf_i+0x1ba>
 80058be:	8019      	strh	r1, [r3, #0]
 80058c0:	2300      	movs	r3, #0
 80058c2:	4616      	mov	r6, r2
 80058c4:	6123      	str	r3, [r4, #16]
 80058c6:	e7bc      	b.n	8005842 <_printf_i+0x146>
 80058c8:	6833      	ldr	r3, [r6, #0]
 80058ca:	2100      	movs	r1, #0
 80058cc:	1d1a      	adds	r2, r3, #4
 80058ce:	6032      	str	r2, [r6, #0]
 80058d0:	681e      	ldr	r6, [r3, #0]
 80058d2:	6862      	ldr	r2, [r4, #4]
 80058d4:	4630      	mov	r0, r6
 80058d6:	f000 f859 	bl	800598c <memchr>
 80058da:	b108      	cbz	r0, 80058e0 <_printf_i+0x1e4>
 80058dc:	1b80      	subs	r0, r0, r6
 80058de:	6060      	str	r0, [r4, #4]
 80058e0:	6863      	ldr	r3, [r4, #4]
 80058e2:	6123      	str	r3, [r4, #16]
 80058e4:	2300      	movs	r3, #0
 80058e6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80058ea:	e7aa      	b.n	8005842 <_printf_i+0x146>
 80058ec:	4632      	mov	r2, r6
 80058ee:	4649      	mov	r1, r9
 80058f0:	4640      	mov	r0, r8
 80058f2:	6923      	ldr	r3, [r4, #16]
 80058f4:	47d0      	blx	sl
 80058f6:	3001      	adds	r0, #1
 80058f8:	d0ad      	beq.n	8005856 <_printf_i+0x15a>
 80058fa:	6823      	ldr	r3, [r4, #0]
 80058fc:	079b      	lsls	r3, r3, #30
 80058fe:	d413      	bmi.n	8005928 <_printf_i+0x22c>
 8005900:	68e0      	ldr	r0, [r4, #12]
 8005902:	9b03      	ldr	r3, [sp, #12]
 8005904:	4298      	cmp	r0, r3
 8005906:	bfb8      	it	lt
 8005908:	4618      	movlt	r0, r3
 800590a:	e7a6      	b.n	800585a <_printf_i+0x15e>
 800590c:	2301      	movs	r3, #1
 800590e:	4632      	mov	r2, r6
 8005910:	4649      	mov	r1, r9
 8005912:	4640      	mov	r0, r8
 8005914:	47d0      	blx	sl
 8005916:	3001      	adds	r0, #1
 8005918:	d09d      	beq.n	8005856 <_printf_i+0x15a>
 800591a:	3501      	adds	r5, #1
 800591c:	68e3      	ldr	r3, [r4, #12]
 800591e:	9903      	ldr	r1, [sp, #12]
 8005920:	1a5b      	subs	r3, r3, r1
 8005922:	42ab      	cmp	r3, r5
 8005924:	dcf2      	bgt.n	800590c <_printf_i+0x210>
 8005926:	e7eb      	b.n	8005900 <_printf_i+0x204>
 8005928:	2500      	movs	r5, #0
 800592a:	f104 0619 	add.w	r6, r4, #25
 800592e:	e7f5      	b.n	800591c <_printf_i+0x220>
 8005930:	08005dfb 	.word	0x08005dfb
 8005934:	08005e0c 	.word	0x08005e0c

08005938 <memmove>:
 8005938:	4288      	cmp	r0, r1
 800593a:	b510      	push	{r4, lr}
 800593c:	eb01 0402 	add.w	r4, r1, r2
 8005940:	d902      	bls.n	8005948 <memmove+0x10>
 8005942:	4284      	cmp	r4, r0
 8005944:	4623      	mov	r3, r4
 8005946:	d807      	bhi.n	8005958 <memmove+0x20>
 8005948:	1e43      	subs	r3, r0, #1
 800594a:	42a1      	cmp	r1, r4
 800594c:	d008      	beq.n	8005960 <memmove+0x28>
 800594e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005952:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005956:	e7f8      	b.n	800594a <memmove+0x12>
 8005958:	4601      	mov	r1, r0
 800595a:	4402      	add	r2, r0
 800595c:	428a      	cmp	r2, r1
 800595e:	d100      	bne.n	8005962 <memmove+0x2a>
 8005960:	bd10      	pop	{r4, pc}
 8005962:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005966:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800596a:	e7f7      	b.n	800595c <memmove+0x24>

0800596c <_sbrk_r>:
 800596c:	b538      	push	{r3, r4, r5, lr}
 800596e:	2300      	movs	r3, #0
 8005970:	4d05      	ldr	r5, [pc, #20]	@ (8005988 <_sbrk_r+0x1c>)
 8005972:	4604      	mov	r4, r0
 8005974:	4608      	mov	r0, r1
 8005976:	602b      	str	r3, [r5, #0]
 8005978:	f7fb ffd6 	bl	8001928 <_sbrk>
 800597c:	1c43      	adds	r3, r0, #1
 800597e:	d102      	bne.n	8005986 <_sbrk_r+0x1a>
 8005980:	682b      	ldr	r3, [r5, #0]
 8005982:	b103      	cbz	r3, 8005986 <_sbrk_r+0x1a>
 8005984:	6023      	str	r3, [r4, #0]
 8005986:	bd38      	pop	{r3, r4, r5, pc}
 8005988:	20000ce0 	.word	0x20000ce0

0800598c <memchr>:
 800598c:	4603      	mov	r3, r0
 800598e:	b510      	push	{r4, lr}
 8005990:	b2c9      	uxtb	r1, r1
 8005992:	4402      	add	r2, r0
 8005994:	4293      	cmp	r3, r2
 8005996:	4618      	mov	r0, r3
 8005998:	d101      	bne.n	800599e <memchr+0x12>
 800599a:	2000      	movs	r0, #0
 800599c:	e003      	b.n	80059a6 <memchr+0x1a>
 800599e:	7804      	ldrb	r4, [r0, #0]
 80059a0:	3301      	adds	r3, #1
 80059a2:	428c      	cmp	r4, r1
 80059a4:	d1f6      	bne.n	8005994 <memchr+0x8>
 80059a6:	bd10      	pop	{r4, pc}

080059a8 <_realloc_r>:
 80059a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80059ac:	4607      	mov	r7, r0
 80059ae:	4614      	mov	r4, r2
 80059b0:	460d      	mov	r5, r1
 80059b2:	b921      	cbnz	r1, 80059be <_realloc_r+0x16>
 80059b4:	4611      	mov	r1, r2
 80059b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80059ba:	f7ff bc49 	b.w	8005250 <_malloc_r>
 80059be:	b92a      	cbnz	r2, 80059cc <_realloc_r+0x24>
 80059c0:	f7ff fbdc 	bl	800517c <_free_r>
 80059c4:	4625      	mov	r5, r4
 80059c6:	4628      	mov	r0, r5
 80059c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80059cc:	f000 f81a 	bl	8005a04 <_malloc_usable_size_r>
 80059d0:	4284      	cmp	r4, r0
 80059d2:	4606      	mov	r6, r0
 80059d4:	d802      	bhi.n	80059dc <_realloc_r+0x34>
 80059d6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80059da:	d8f4      	bhi.n	80059c6 <_realloc_r+0x1e>
 80059dc:	4621      	mov	r1, r4
 80059de:	4638      	mov	r0, r7
 80059e0:	f7ff fc36 	bl	8005250 <_malloc_r>
 80059e4:	4680      	mov	r8, r0
 80059e6:	b908      	cbnz	r0, 80059ec <_realloc_r+0x44>
 80059e8:	4645      	mov	r5, r8
 80059ea:	e7ec      	b.n	80059c6 <_realloc_r+0x1e>
 80059ec:	42b4      	cmp	r4, r6
 80059ee:	4622      	mov	r2, r4
 80059f0:	4629      	mov	r1, r5
 80059f2:	bf28      	it	cs
 80059f4:	4632      	movcs	r2, r6
 80059f6:	f7ff fbb3 	bl	8005160 <memcpy>
 80059fa:	4629      	mov	r1, r5
 80059fc:	4638      	mov	r0, r7
 80059fe:	f7ff fbbd 	bl	800517c <_free_r>
 8005a02:	e7f1      	b.n	80059e8 <_realloc_r+0x40>

08005a04 <_malloc_usable_size_r>:
 8005a04:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005a08:	1f18      	subs	r0, r3, #4
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	bfbc      	itt	lt
 8005a0e:	580b      	ldrlt	r3, [r1, r0]
 8005a10:	18c0      	addlt	r0, r0, r3
 8005a12:	4770      	bx	lr

08005a14 <fmodf>:
 8005a14:	b570      	push	{r4, r5, r6, lr}
 8005a16:	4606      	mov	r6, r0
 8005a18:	460d      	mov	r5, r1
 8005a1a:	f000 f817 	bl	8005a4c <__ieee754_fmodf>
 8005a1e:	4629      	mov	r1, r5
 8005a20:	4604      	mov	r4, r0
 8005a22:	4630      	mov	r0, r6
 8005a24:	f7fa fe66 	bl	80006f4 <__aeabi_fcmpun>
 8005a28:	b968      	cbnz	r0, 8005a46 <fmodf+0x32>
 8005a2a:	2100      	movs	r1, #0
 8005a2c:	4628      	mov	r0, r5
 8005a2e:	f7fa fe2f 	bl	8000690 <__aeabi_fcmpeq>
 8005a32:	b140      	cbz	r0, 8005a46 <fmodf+0x32>
 8005a34:	f7ff fb68 	bl	8005108 <__errno>
 8005a38:	2321      	movs	r3, #33	@ 0x21
 8005a3a:	2100      	movs	r1, #0
 8005a3c:	6003      	str	r3, [r0, #0]
 8005a3e:	4608      	mov	r0, r1
 8005a40:	f7fa fd46 	bl	80004d0 <__aeabi_fdiv>
 8005a44:	4604      	mov	r4, r0
 8005a46:	4620      	mov	r0, r4
 8005a48:	bd70      	pop	{r4, r5, r6, pc}
	...

08005a4c <__ieee754_fmodf>:
 8005a4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a4e:	f021 4400 	bic.w	r4, r1, #2147483648	@ 0x80000000
 8005a52:	1e63      	subs	r3, r4, #1
 8005a54:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8005a58:	460f      	mov	r7, r1
 8005a5a:	d205      	bcs.n	8005a68 <__ieee754_fmodf+0x1c>
 8005a5c:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8005a60:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8005a64:	4605      	mov	r5, r0
 8005a66:	d305      	bcc.n	8005a74 <__ieee754_fmodf+0x28>
 8005a68:	f7fa fc7e 	bl	8000368 <__aeabi_fmul>
 8005a6c:	4601      	mov	r1, r0
 8005a6e:	f7fa fd2f 	bl	80004d0 <__aeabi_fdiv>
 8005a72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005a74:	42a3      	cmp	r3, r4
 8005a76:	dbfc      	blt.n	8005a72 <__ieee754_fmodf+0x26>
 8005a78:	f000 4600 	and.w	r6, r0, #2147483648	@ 0x80000000
 8005a7c:	d104      	bne.n	8005a88 <__ieee754_fmodf+0x3c>
 8005a7e:	4b32      	ldr	r3, [pc, #200]	@ (8005b48 <__ieee754_fmodf+0xfc>)
 8005a80:	0ff6      	lsrs	r6, r6, #31
 8005a82:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8005a86:	e7f4      	b.n	8005a72 <__ieee754_fmodf+0x26>
 8005a88:	f010 4fff 	tst.w	r0, #2139095040	@ 0x7f800000
 8005a8c:	d144      	bne.n	8005b18 <__ieee754_fmodf+0xcc>
 8005a8e:	f06f 007d 	mvn.w	r0, #125	@ 0x7d
 8005a92:	021a      	lsls	r2, r3, #8
 8005a94:	2a00      	cmp	r2, #0
 8005a96:	dc3c      	bgt.n	8005b12 <__ieee754_fmodf+0xc6>
 8005a98:	f017 4fff 	tst.w	r7, #2139095040	@ 0x7f800000
 8005a9c:	bf03      	ittte	eq
 8005a9e:	0222      	lsleq	r2, r4, #8
 8005aa0:	fab2 f282 	clzeq	r2, r2
 8005aa4:	f1c2 22ff 	rsbeq	r2, r2, #4278255360	@ 0xff00ff00
 8005aa8:	15e2      	asrne	r2, r4, #23
 8005aaa:	bf06      	itte	eq
 8005aac:	f502 027f 	addeq.w	r2, r2, #16711680	@ 0xff0000
 8005ab0:	3282      	addeq	r2, #130	@ 0x82
 8005ab2:	3a7f      	subne	r2, #127	@ 0x7f
 8005ab4:	f110 0f7e 	cmn.w	r0, #126	@ 0x7e
 8005ab8:	bfb7      	itett	lt
 8005aba:	f06f 017d 	mvnlt.w	r1, #125	@ 0x7d
 8005abe:	f3c5 0516 	ubfxge	r5, r5, #0, #23
 8005ac2:	1a09      	sublt	r1, r1, r0
 8005ac4:	fa03 f101 	lsllt.w	r1, r3, r1
 8005ac8:	bfa8      	it	ge
 8005aca:	f445 0100 	orrge.w	r1, r5, #8388608	@ 0x800000
 8005ace:	f112 0f7e 	cmn.w	r2, #126	@ 0x7e
 8005ad2:	bfb5      	itete	lt
 8005ad4:	f06f 037d 	mvnlt.w	r3, #125	@ 0x7d
 8005ad8:	f3c7 0316 	ubfxge	r3, r7, #0, #23
 8005adc:	1a9b      	sublt	r3, r3, r2
 8005ade:	f443 0400 	orrge.w	r4, r3, #8388608	@ 0x800000
 8005ae2:	bfb8      	it	lt
 8005ae4:	409c      	lsllt	r4, r3
 8005ae6:	1a80      	subs	r0, r0, r2
 8005ae8:	1b0b      	subs	r3, r1, r4
 8005aea:	b9c0      	cbnz	r0, 8005b1e <__ieee754_fmodf+0xd2>
 8005aec:	ea33 0323 	bics.w	r3, r3, r3, asr #32
 8005af0:	bf28      	it	cs
 8005af2:	460b      	movcs	r3, r1
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d0c2      	beq.n	8005a7e <__ieee754_fmodf+0x32>
 8005af8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005afc:	db17      	blt.n	8005b2e <__ieee754_fmodf+0xe2>
 8005afe:	f112 0f7e 	cmn.w	r2, #126	@ 0x7e
 8005b02:	db17      	blt.n	8005b34 <__ieee754_fmodf+0xe8>
 8005b04:	f5a3 0000 	sub.w	r0, r3, #8388608	@ 0x800000
 8005b08:	327f      	adds	r2, #127	@ 0x7f
 8005b0a:	4330      	orrs	r0, r6
 8005b0c:	ea40 50c2 	orr.w	r0, r0, r2, lsl #23
 8005b10:	e7af      	b.n	8005a72 <__ieee754_fmodf+0x26>
 8005b12:	3801      	subs	r0, #1
 8005b14:	0052      	lsls	r2, r2, #1
 8005b16:	e7bd      	b.n	8005a94 <__ieee754_fmodf+0x48>
 8005b18:	15d8      	asrs	r0, r3, #23
 8005b1a:	387f      	subs	r0, #127	@ 0x7f
 8005b1c:	e7bc      	b.n	8005a98 <__ieee754_fmodf+0x4c>
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	da02      	bge.n	8005b28 <__ieee754_fmodf+0xdc>
 8005b22:	0049      	lsls	r1, r1, #1
 8005b24:	3801      	subs	r0, #1
 8005b26:	e7df      	b.n	8005ae8 <__ieee754_fmodf+0x9c>
 8005b28:	d0a9      	beq.n	8005a7e <__ieee754_fmodf+0x32>
 8005b2a:	0059      	lsls	r1, r3, #1
 8005b2c:	e7fa      	b.n	8005b24 <__ieee754_fmodf+0xd8>
 8005b2e:	005b      	lsls	r3, r3, #1
 8005b30:	3a01      	subs	r2, #1
 8005b32:	e7e1      	b.n	8005af8 <__ieee754_fmodf+0xac>
 8005b34:	f1c2 22ff 	rsb	r2, r2, #4278255360	@ 0xff00ff00
 8005b38:	f502 027f 	add.w	r2, r2, #16711680	@ 0xff0000
 8005b3c:	3282      	adds	r2, #130	@ 0x82
 8005b3e:	fa43 f002 	asr.w	r0, r3, r2
 8005b42:	4330      	orrs	r0, r6
 8005b44:	e795      	b.n	8005a72 <__ieee754_fmodf+0x26>
 8005b46:	bf00      	nop
 8005b48:	08005e20 	.word	0x08005e20

08005b4c <_init>:
 8005b4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b4e:	bf00      	nop
 8005b50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b52:	bc08      	pop	{r3}
 8005b54:	469e      	mov	lr, r3
 8005b56:	4770      	bx	lr

08005b58 <_fini>:
 8005b58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b5a:	bf00      	nop
 8005b5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b5e:	bc08      	pop	{r3}
 8005b60:	469e      	mov	lr, r3
 8005b62:	4770      	bx	lr
