vendor_name = ModelSim
source_file = 1, C:/Users/vitor/Documents/GitHub/mips_2018/ula_mips/ula_mips.vhd
source_file = 1, C:/Users/vitor/Documents/GitHub/mips_2018/ula_mips/mux2.vhd
source_file = 1, C:/Users/vitor/Documents/GitHub/mips_2018/ula_mips/full_adder.vhd
source_file = 1, C:/Users/vitor/Documents/GitHub/mips_2018/ula_mips/mux4.vhd
source_file = 1, C:/Users/vitor/Documents/GitHub/mips_2018/ula_mips/ula_ctrl.vhd
source_file = 1, C:/Users/vitor/Documents/GitHub/mips_2018/ula_mips/fd_ctrl.vhd
source_file = 1, C:/Users/vitor/Documents/GitHub/mips_2018/ula_mips/mips_teste.vhd
source_file = 1, C:/Users/vitor/Documents/GitHub/mips_2018/ula_mips/bancoRegistradores.vhd
source_file = 1, C:/Users/vitor/Documents/GitHub/mips_2018/ula_mips/shifter.vhd
source_file = 1, C:/Users/vitor/Documents/GitHub/mips_2018/ula_mips/estendeSinal.vhd
source_file = 1, C:/Users/vitor/Documents/GitHub/mips_2018/ula_mips/somador.vhd
source_file = 1, C:/Users/vitor/Documents/GitHub/mips_2018/ula_mips/PC.vhd
source_file = 1, C:/Users/vitor/Documents/GitHub/mips_2018/ula_mips/memoria_de_dados.vhd
source_file = 1, C:/Users/vitor/Documents/GitHub/mips_2018/ula_mips/memoria_de_instrucoes.vhd
source_file = 1, C:/Users/vitor/Documents/GitHub/mips_2018/ula_mips/shifter26.vhd
source_file = 1, C:/Users/vitor/Documents/GitHub/mips_2018/ula_mips/mux2de5.vhd
source_file = 1, C:/Users/vitor/Documents/GitHub/mips_2018/ula_mips/decodificador.vhd
source_file = 1, C:/Users/vitor/Documents/GitHub/mips_2018/ula_mips/controlador_io.vhd
source_file = 1, C:/Users/vitor/Documents/GitHub/mips_2018/ula_mips/registrador.vhd
source_file = 1, C:/Users/vitor/Documents/GitHub/mips_2018/ula_mips/conversorHex7Seg.vhd
source_file = 1, C:/Users/vitor/Documents/GitHub/mips_2018/ula_mips/divisorGenerico.vhd
source_file = 1, C:/Users/vitor/Documents/GitHub/mips_2018/ula_mips/output_files/Chain1.cdf
source_file = 1, C:/Users/vitor/Documents/GitHub/mips_2018/ula_mips/output_files/Chain2.cdf
source_file = 1, C:/Users/vitor/Documents/GitHub/mips_2018/ula_mips/output_files/Chain3.cdf
source_file = 1, C:/Users/vitor/Documents/GitHub/mips_2018/ula_mips/output_files/Chain4.cdf
source_file = 1, C:/Users/vitor/Documents/GitHub/mips_2018/ula_mips/Waveform.vwf
source_file = 1, C:/Users/vitor/Documents/GitHub/mips_2018/ula_mips/ClockPrescaler.vhd
source_file = 1, C:/Users/vitor/Documents/GitHub/mips_2018/ula_mips/output_files/Chain5.cdf
source_file = 1, output_files/Waveform.vwf
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/vitor/Documents/GitHub/mips_2018/ula_mips/db/altsyncram_mcc1.tdf
source_file = 1, C:/Users/vitor/Documents/GitHub/mips_2018/ula_mips/db/altsyncram_bbd1.tdf
source_file = 1, C:/Users/vitor/Documents/GitHub/mips_2018/ula_mips/db/ula_mips.ram0_memoria_de_dados_a9f5452f.hdl.mif
design_name = mips_teste
instance = comp, \end1[0]~output\, end1[0]~output, mips_teste, 1
instance = comp, \end1[1]~output\, end1[1]~output, mips_teste, 1
instance = comp, \end1[2]~output\, end1[2]~output, mips_teste, 1
instance = comp, \end1[3]~output\, end1[3]~output, mips_teste, 1
instance = comp, \end1[4]~output\, end1[4]~output, mips_teste, 1
instance = comp, \end2[0]~output\, end2[0]~output, mips_teste, 1
instance = comp, \end2[1]~output\, end2[1]~output, mips_teste, 1
instance = comp, \end2[2]~output\, end2[2]~output, mips_teste, 1
instance = comp, \end2[3]~output\, end2[3]~output, mips_teste, 1
instance = comp, \end2[4]~output\, end2[4]~output, mips_teste, 1
instance = comp, \end3[0]~output\, end3[0]~output, mips_teste, 1
instance = comp, \end3[1]~output\, end3[1]~output, mips_teste, 1
instance = comp, \end3[2]~output\, end3[2]~output, mips_teste, 1
instance = comp, \end3[3]~output\, end3[3]~output, mips_teste, 1
instance = comp, \end3[4]~output\, end3[4]~output, mips_teste, 1
instance = comp, \saida[0]~output\, saida[0]~output, mips_teste, 1
instance = comp, \saida[1]~output\, saida[1]~output, mips_teste, 1
instance = comp, \saida[2]~output\, saida[2]~output, mips_teste, 1
instance = comp, \saida[3]~output\, saida[3]~output, mips_teste, 1
instance = comp, \saida[4]~output\, saida[4]~output, mips_teste, 1
instance = comp, \saida[5]~output\, saida[5]~output, mips_teste, 1
instance = comp, \saida[6]~output\, saida[6]~output, mips_teste, 1
instance = comp, \saida[7]~output\, saida[7]~output, mips_teste, 1
instance = comp, \saida[8]~output\, saida[8]~output, mips_teste, 1
instance = comp, \saida[9]~output\, saida[9]~output, mips_teste, 1
instance = comp, \saida[10]~output\, saida[10]~output, mips_teste, 1
instance = comp, \saida[11]~output\, saida[11]~output, mips_teste, 1
instance = comp, \saida[12]~output\, saida[12]~output, mips_teste, 1
instance = comp, \saida[13]~output\, saida[13]~output, mips_teste, 1
instance = comp, \saida[14]~output\, saida[14]~output, mips_teste, 1
instance = comp, \saida[15]~output\, saida[15]~output, mips_teste, 1
instance = comp, \saida[16]~output\, saida[16]~output, mips_teste, 1
instance = comp, \saida[17]~output\, saida[17]~output, mips_teste, 1
instance = comp, \saida[18]~output\, saida[18]~output, mips_teste, 1
instance = comp, \saida[19]~output\, saida[19]~output, mips_teste, 1
instance = comp, \saida[20]~output\, saida[20]~output, mips_teste, 1
instance = comp, \saida[21]~output\, saida[21]~output, mips_teste, 1
instance = comp, \saida[22]~output\, saida[22]~output, mips_teste, 1
instance = comp, \saida[23]~output\, saida[23]~output, mips_teste, 1
instance = comp, \saida[24]~output\, saida[24]~output, mips_teste, 1
instance = comp, \saida[25]~output\, saida[25]~output, mips_teste, 1
instance = comp, \saida[26]~output\, saida[26]~output, mips_teste, 1
instance = comp, \saida[27]~output\, saida[27]~output, mips_teste, 1
instance = comp, \saida[28]~output\, saida[28]~output, mips_teste, 1
instance = comp, \saida[29]~output\, saida[29]~output, mips_teste, 1
instance = comp, \saida[30]~output\, saida[30]~output, mips_teste, 1
instance = comp, \saida[31]~output\, saida[31]~output, mips_teste, 1
instance = comp, \entrada1_ULA[0]~output\, entrada1_ULA[0]~output, mips_teste, 1
instance = comp, \entrada1_ULA[1]~output\, entrada1_ULA[1]~output, mips_teste, 1
instance = comp, \entrada1_ULA[2]~output\, entrada1_ULA[2]~output, mips_teste, 1
instance = comp, \entrada1_ULA[3]~output\, entrada1_ULA[3]~output, mips_teste, 1
instance = comp, \entrada1_ULA[4]~output\, entrada1_ULA[4]~output, mips_teste, 1
instance = comp, \entrada1_ULA[5]~output\, entrada1_ULA[5]~output, mips_teste, 1
instance = comp, \entrada1_ULA[6]~output\, entrada1_ULA[6]~output, mips_teste, 1
instance = comp, \entrada1_ULA[7]~output\, entrada1_ULA[7]~output, mips_teste, 1
instance = comp, \entrada1_ULA[8]~output\, entrada1_ULA[8]~output, mips_teste, 1
instance = comp, \entrada1_ULA[9]~output\, entrada1_ULA[9]~output, mips_teste, 1
instance = comp, \entrada1_ULA[10]~output\, entrada1_ULA[10]~output, mips_teste, 1
instance = comp, \entrada1_ULA[11]~output\, entrada1_ULA[11]~output, mips_teste, 1
instance = comp, \entrada1_ULA[12]~output\, entrada1_ULA[12]~output, mips_teste, 1
instance = comp, \entrada1_ULA[13]~output\, entrada1_ULA[13]~output, mips_teste, 1
instance = comp, \entrada1_ULA[14]~output\, entrada1_ULA[14]~output, mips_teste, 1
instance = comp, \entrada1_ULA[15]~output\, entrada1_ULA[15]~output, mips_teste, 1
instance = comp, \entrada1_ULA[16]~output\, entrada1_ULA[16]~output, mips_teste, 1
instance = comp, \entrada1_ULA[17]~output\, entrada1_ULA[17]~output, mips_teste, 1
instance = comp, \entrada1_ULA[18]~output\, entrada1_ULA[18]~output, mips_teste, 1
instance = comp, \entrada1_ULA[19]~output\, entrada1_ULA[19]~output, mips_teste, 1
instance = comp, \entrada1_ULA[20]~output\, entrada1_ULA[20]~output, mips_teste, 1
instance = comp, \entrada1_ULA[21]~output\, entrada1_ULA[21]~output, mips_teste, 1
instance = comp, \entrada1_ULA[22]~output\, entrada1_ULA[22]~output, mips_teste, 1
instance = comp, \entrada1_ULA[23]~output\, entrada1_ULA[23]~output, mips_teste, 1
instance = comp, \entrada1_ULA[24]~output\, entrada1_ULA[24]~output, mips_teste, 1
instance = comp, \entrada1_ULA[25]~output\, entrada1_ULA[25]~output, mips_teste, 1
instance = comp, \entrada1_ULA[26]~output\, entrada1_ULA[26]~output, mips_teste, 1
instance = comp, \entrada1_ULA[27]~output\, entrada1_ULA[27]~output, mips_teste, 1
instance = comp, \entrada1_ULA[28]~output\, entrada1_ULA[28]~output, mips_teste, 1
instance = comp, \entrada1_ULA[29]~output\, entrada1_ULA[29]~output, mips_teste, 1
instance = comp, \entrada1_ULA[30]~output\, entrada1_ULA[30]~output, mips_teste, 1
instance = comp, \entrada1_ULA[31]~output\, entrada1_ULA[31]~output, mips_teste, 1
instance = comp, \entrada2_ULA[0]~output\, entrada2_ULA[0]~output, mips_teste, 1
instance = comp, \entrada2_ULA[1]~output\, entrada2_ULA[1]~output, mips_teste, 1
instance = comp, \entrada2_ULA[2]~output\, entrada2_ULA[2]~output, mips_teste, 1
instance = comp, \entrada2_ULA[3]~output\, entrada2_ULA[3]~output, mips_teste, 1
instance = comp, \entrada2_ULA[4]~output\, entrada2_ULA[4]~output, mips_teste, 1
instance = comp, \entrada2_ULA[5]~output\, entrada2_ULA[5]~output, mips_teste, 1
instance = comp, \entrada2_ULA[6]~output\, entrada2_ULA[6]~output, mips_teste, 1
instance = comp, \entrada2_ULA[7]~output\, entrada2_ULA[7]~output, mips_teste, 1
instance = comp, \entrada2_ULA[8]~output\, entrada2_ULA[8]~output, mips_teste, 1
instance = comp, \entrada2_ULA[9]~output\, entrada2_ULA[9]~output, mips_teste, 1
instance = comp, \entrada2_ULA[10]~output\, entrada2_ULA[10]~output, mips_teste, 1
instance = comp, \entrada2_ULA[11]~output\, entrada2_ULA[11]~output, mips_teste, 1
instance = comp, \entrada2_ULA[12]~output\, entrada2_ULA[12]~output, mips_teste, 1
instance = comp, \entrada2_ULA[13]~output\, entrada2_ULA[13]~output, mips_teste, 1
instance = comp, \entrada2_ULA[14]~output\, entrada2_ULA[14]~output, mips_teste, 1
instance = comp, \entrada2_ULA[15]~output\, entrada2_ULA[15]~output, mips_teste, 1
instance = comp, \entrada2_ULA[16]~output\, entrada2_ULA[16]~output, mips_teste, 1
instance = comp, \entrada2_ULA[17]~output\, entrada2_ULA[17]~output, mips_teste, 1
instance = comp, \entrada2_ULA[18]~output\, entrada2_ULA[18]~output, mips_teste, 1
instance = comp, \entrada2_ULA[19]~output\, entrada2_ULA[19]~output, mips_teste, 1
instance = comp, \entrada2_ULA[20]~output\, entrada2_ULA[20]~output, mips_teste, 1
instance = comp, \entrada2_ULA[21]~output\, entrada2_ULA[21]~output, mips_teste, 1
instance = comp, \entrada2_ULA[22]~output\, entrada2_ULA[22]~output, mips_teste, 1
instance = comp, \entrada2_ULA[23]~output\, entrada2_ULA[23]~output, mips_teste, 1
instance = comp, \entrada2_ULA[24]~output\, entrada2_ULA[24]~output, mips_teste, 1
instance = comp, \entrada2_ULA[25]~output\, entrada2_ULA[25]~output, mips_teste, 1
instance = comp, \entrada2_ULA[26]~output\, entrada2_ULA[26]~output, mips_teste, 1
instance = comp, \entrada2_ULA[27]~output\, entrada2_ULA[27]~output, mips_teste, 1
instance = comp, \entrada2_ULA[28]~output\, entrada2_ULA[28]~output, mips_teste, 1
instance = comp, \entrada2_ULA[29]~output\, entrada2_ULA[29]~output, mips_teste, 1
instance = comp, \entrada2_ULA[30]~output\, entrada2_ULA[30]~output, mips_teste, 1
instance = comp, \entrada2_ULA[31]~output\, entrada2_ULA[31]~output, mips_teste, 1
instance = comp, \dadoescritonoreg[0]~output\, dadoescritonoreg[0]~output, mips_teste, 1
instance = comp, \dadoescritonoreg[1]~output\, dadoescritonoreg[1]~output, mips_teste, 1
instance = comp, \dadoescritonoreg[2]~output\, dadoescritonoreg[2]~output, mips_teste, 1
instance = comp, \dadoescritonoreg[3]~output\, dadoescritonoreg[3]~output, mips_teste, 1
instance = comp, \dadoescritonoreg[4]~output\, dadoescritonoreg[4]~output, mips_teste, 1
instance = comp, \dadoescritonoreg[5]~output\, dadoescritonoreg[5]~output, mips_teste, 1
instance = comp, \dadoescritonoreg[6]~output\, dadoescritonoreg[6]~output, mips_teste, 1
instance = comp, \dadoescritonoreg[7]~output\, dadoescritonoreg[7]~output, mips_teste, 1
instance = comp, \dadoescritonoreg[8]~output\, dadoescritonoreg[8]~output, mips_teste, 1
instance = comp, \dadoescritonoreg[9]~output\, dadoescritonoreg[9]~output, mips_teste, 1
instance = comp, \dadoescritonoreg[10]~output\, dadoescritonoreg[10]~output, mips_teste, 1
instance = comp, \dadoescritonoreg[11]~output\, dadoescritonoreg[11]~output, mips_teste, 1
instance = comp, \dadoescritonoreg[12]~output\, dadoescritonoreg[12]~output, mips_teste, 1
instance = comp, \dadoescritonoreg[13]~output\, dadoescritonoreg[13]~output, mips_teste, 1
instance = comp, \dadoescritonoreg[14]~output\, dadoescritonoreg[14]~output, mips_teste, 1
instance = comp, \dadoescritonoreg[15]~output\, dadoescritonoreg[15]~output, mips_teste, 1
instance = comp, \dadoescritonoreg[16]~output\, dadoescritonoreg[16]~output, mips_teste, 1
instance = comp, \dadoescritonoreg[17]~output\, dadoescritonoreg[17]~output, mips_teste, 1
instance = comp, \dadoescritonoreg[18]~output\, dadoescritonoreg[18]~output, mips_teste, 1
instance = comp, \dadoescritonoreg[19]~output\, dadoescritonoreg[19]~output, mips_teste, 1
instance = comp, \dadoescritonoreg[20]~output\, dadoescritonoreg[20]~output, mips_teste, 1
instance = comp, \dadoescritonoreg[21]~output\, dadoescritonoreg[21]~output, mips_teste, 1
instance = comp, \dadoescritonoreg[22]~output\, dadoescritonoreg[22]~output, mips_teste, 1
instance = comp, \dadoescritonoreg[23]~output\, dadoescritonoreg[23]~output, mips_teste, 1
instance = comp, \dadoescritonoreg[24]~output\, dadoescritonoreg[24]~output, mips_teste, 1
instance = comp, \dadoescritonoreg[25]~output\, dadoescritonoreg[25]~output, mips_teste, 1
instance = comp, \dadoescritonoreg[26]~output\, dadoescritonoreg[26]~output, mips_teste, 1
instance = comp, \dadoescritonoreg[27]~output\, dadoescritonoreg[27]~output, mips_teste, 1
instance = comp, \dadoescritonoreg[28]~output\, dadoescritonoreg[28]~output, mips_teste, 1
instance = comp, \dadoescritonoreg[29]~output\, dadoescritonoreg[29]~output, mips_teste, 1
instance = comp, \dadoescritonoreg[30]~output\, dadoescritonoreg[30]~output, mips_teste, 1
instance = comp, \dadoescritonoreg[31]~output\, dadoescritonoreg[31]~output, mips_teste, 1
instance = comp, \instrucao[0]~output\, instrucao[0]~output, mips_teste, 1
instance = comp, \instrucao[1]~output\, instrucao[1]~output, mips_teste, 1
instance = comp, \instrucao[2]~output\, instrucao[2]~output, mips_teste, 1
instance = comp, \instrucao[3]~output\, instrucao[3]~output, mips_teste, 1
instance = comp, \instrucao[4]~output\, instrucao[4]~output, mips_teste, 1
instance = comp, \instrucao[5]~output\, instrucao[5]~output, mips_teste, 1
instance = comp, \instrucao[6]~output\, instrucao[6]~output, mips_teste, 1
instance = comp, \instrucao[7]~output\, instrucao[7]~output, mips_teste, 1
instance = comp, \instrucao[8]~output\, instrucao[8]~output, mips_teste, 1
instance = comp, \instrucao[9]~output\, instrucao[9]~output, mips_teste, 1
instance = comp, \instrucao[10]~output\, instrucao[10]~output, mips_teste, 1
instance = comp, \instrucao[11]~output\, instrucao[11]~output, mips_teste, 1
instance = comp, \instrucao[12]~output\, instrucao[12]~output, mips_teste, 1
instance = comp, \instrucao[13]~output\, instrucao[13]~output, mips_teste, 1
instance = comp, \instrucao[14]~output\, instrucao[14]~output, mips_teste, 1
instance = comp, \instrucao[15]~output\, instrucao[15]~output, mips_teste, 1
instance = comp, \instrucao[16]~output\, instrucao[16]~output, mips_teste, 1
instance = comp, \instrucao[17]~output\, instrucao[17]~output, mips_teste, 1
instance = comp, \instrucao[18]~output\, instrucao[18]~output, mips_teste, 1
instance = comp, \instrucao[19]~output\, instrucao[19]~output, mips_teste, 1
instance = comp, \instrucao[20]~output\, instrucao[20]~output, mips_teste, 1
instance = comp, \instrucao[21]~output\, instrucao[21]~output, mips_teste, 1
instance = comp, \instrucao[22]~output\, instrucao[22]~output, mips_teste, 1
instance = comp, \instrucao[23]~output\, instrucao[23]~output, mips_teste, 1
instance = comp, \instrucao[24]~output\, instrucao[24]~output, mips_teste, 1
instance = comp, \instrucao[25]~output\, instrucao[25]~output, mips_teste, 1
instance = comp, \instrucao[26]~output\, instrucao[26]~output, mips_teste, 1
instance = comp, \instrucao[27]~output\, instrucao[27]~output, mips_teste, 1
instance = comp, \instrucao[28]~output\, instrucao[28]~output, mips_teste, 1
instance = comp, \instrucao[29]~output\, instrucao[29]~output, mips_teste, 1
instance = comp, \instrucao[30]~output\, instrucao[30]~output, mips_teste, 1
instance = comp, \instrucao[31]~output\, instrucao[31]~output, mips_teste, 1
instance = comp, \saida2[0]~output\, saida2[0]~output, mips_teste, 1
instance = comp, \saida2[1]~output\, saida2[1]~output, mips_teste, 1
instance = comp, \saida2[2]~output\, saida2[2]~output, mips_teste, 1
instance = comp, \saida2[3]~output\, saida2[3]~output, mips_teste, 1
instance = comp, \seletor~output\, seletor~output, mips_teste, 1
instance = comp, \LEDR[0]~output\, LEDR[0]~output, mips_teste, 1
instance = comp, \LEDR[1]~output\, LEDR[1]~output, mips_teste, 1
instance = comp, \LEDR[2]~output\, LEDR[2]~output, mips_teste, 1
instance = comp, \LEDR[3]~output\, LEDR[3]~output, mips_teste, 1
instance = comp, \LEDR[4]~output\, LEDR[4]~output, mips_teste, 1
instance = comp, \LEDR[5]~output\, LEDR[5]~output, mips_teste, 1
instance = comp, \LEDR[6]~output\, LEDR[6]~output, mips_teste, 1
instance = comp, \LEDR[7]~output\, LEDR[7]~output, mips_teste, 1
instance = comp, \LEDR[8]~output\, LEDR[8]~output, mips_teste, 1
instance = comp, \LEDR[9]~output\, LEDR[9]~output, mips_teste, 1
instance = comp, \LEDR[10]~output\, LEDR[10]~output, mips_teste, 1
instance = comp, \LEDR[11]~output\, LEDR[11]~output, mips_teste, 1
instance = comp, \LEDR[12]~output\, LEDR[12]~output, mips_teste, 1
instance = comp, \LEDR[13]~output\, LEDR[13]~output, mips_teste, 1
instance = comp, \LEDR[14]~output\, LEDR[14]~output, mips_teste, 1
instance = comp, \LEDR[15]~output\, LEDR[15]~output, mips_teste, 1
instance = comp, \LEDR[16]~output\, LEDR[16]~output, mips_teste, 1
instance = comp, \LEDR[17]~output\, LEDR[17]~output, mips_teste, 1
instance = comp, \LEDG[0]~output\, LEDG[0]~output, mips_teste, 1
instance = comp, \LEDG[1]~output\, LEDG[1]~output, mips_teste, 1
instance = comp, \LEDG[2]~output\, LEDG[2]~output, mips_teste, 1
instance = comp, \LEDG[3]~output\, LEDG[3]~output, mips_teste, 1
instance = comp, \LEDG[4]~output\, LEDG[4]~output, mips_teste, 1
instance = comp, \LEDG[5]~output\, LEDG[5]~output, mips_teste, 1
instance = comp, \LEDG[6]~output\, LEDG[6]~output, mips_teste, 1
instance = comp, \LEDG[7]~output\, LEDG[7]~output, mips_teste, 1
instance = comp, \HEX0[0]~output\, HEX0[0]~output, mips_teste, 1
instance = comp, \HEX0[1]~output\, HEX0[1]~output, mips_teste, 1
instance = comp, \HEX0[2]~output\, HEX0[2]~output, mips_teste, 1
instance = comp, \HEX0[3]~output\, HEX0[3]~output, mips_teste, 1
instance = comp, \HEX0[4]~output\, HEX0[4]~output, mips_teste, 1
instance = comp, \HEX0[5]~output\, HEX0[5]~output, mips_teste, 1
instance = comp, \HEX0[6]~output\, HEX0[6]~output, mips_teste, 1
instance = comp, \HEX1[0]~output\, HEX1[0]~output, mips_teste, 1
instance = comp, \HEX1[1]~output\, HEX1[1]~output, mips_teste, 1
instance = comp, \HEX1[2]~output\, HEX1[2]~output, mips_teste, 1
instance = comp, \HEX1[3]~output\, HEX1[3]~output, mips_teste, 1
instance = comp, \HEX1[4]~output\, HEX1[4]~output, mips_teste, 1
instance = comp, \HEX1[5]~output\, HEX1[5]~output, mips_teste, 1
instance = comp, \HEX1[6]~output\, HEX1[6]~output, mips_teste, 1
instance = comp, \CLOCK_50~input\, CLOCK_50~input, mips_teste, 1
instance = comp, \PC|q[2]~8\, PC|q[2]~8, mips_teste, 1
instance = comp, \PC|q[2]\, PC|q[2], mips_teste, 1
instance = comp, \PC|q[3]~10\, PC|q[3]~10, mips_teste, 1
instance = comp, \PC|q[3]\, PC|q[3], mips_teste, 1
instance = comp, \PC|q[4]~12\, PC|q[4]~12, mips_teste, 1
instance = comp, \PC|q[4]\, PC|q[4], mips_teste, 1
instance = comp, \PC|q[5]~14\, PC|q[5]~14, mips_teste, 1
instance = comp, \PC|q[5]\, PC|q[5], mips_teste, 1
instance = comp, \PC|q[6]~16\, PC|q[6]~16, mips_teste, 1
instance = comp, \PC|q[6]\, PC|q[6], mips_teste, 1
instance = comp, \PC|q[7]~18\, PC|q[7]~18, mips_teste, 1
instance = comp, \PC|q[7]\, PC|q[7], mips_teste, 1
instance = comp, \PC|q[8]~20\, PC|q[8]~20, mips_teste, 1
instance = comp, \PC|q[8]\, PC|q[8], mips_teste, 1
instance = comp, \PC|q[9]~22\, PC|q[9]~22, mips_teste, 1
instance = comp, \PC|q[9]\, PC|q[9], mips_teste, 1
instance = comp, \memoriaInst|rom~3\, memoriaInst|rom~3, mips_teste, 1
instance = comp, \memoriaInst|rom~16\, memoriaInst|rom~16, mips_teste, 1
instance = comp, \memoriaInst|rom~17\, memoriaInst|rom~17, mips_teste, 1
instance = comp, \IF_ID|q[21]\, IF_ID|q[21], mips_teste, 1
instance = comp, \memoriaInst|rom~0\, memoriaInst|rom~0, mips_teste, 1
instance = comp, \memoriaInst|rom~22\, memoriaInst|rom~22, mips_teste, 1
instance = comp, \memoriaInst|rom~23\, memoriaInst|rom~23, mips_teste, 1
instance = comp, \IF_ID|q[22]\, IF_ID|q[22], mips_teste, 1
instance = comp, \memoriaInst|rom~1\, memoriaInst|rom~1, mips_teste, 1
instance = comp, \memoriaInst|rom~2\, memoriaInst|rom~2, mips_teste, 1
instance = comp, \IF_ID|q[23]\, IF_ID|q[23], mips_teste, 1
instance = comp, \memoriaInst|rom~6\, memoriaInst|rom~6, mips_teste, 1
instance = comp, \memoriaInst|rom~13\, memoriaInst|rom~13, mips_teste, 1
instance = comp, \memoriaInst|rom~10\, memoriaInst|rom~10, mips_teste, 1
instance = comp, \memoriaInst|rom~15\, memoriaInst|rom~15, mips_teste, 1
instance = comp, \IF_ID|q[24]\, IF_ID|q[24], mips_teste, 1
instance = comp, \memoriaInst|rom~18\, memoriaInst|rom~18, mips_teste, 1
instance = comp, \memoriaInst|rom~19\, memoriaInst|rom~19, mips_teste, 1
instance = comp, \IF_ID|q[17]\, IF_ID|q[17], mips_teste, 1
instance = comp, \memoriaInst|rom~20\, memoriaInst|rom~20, mips_teste, 1
instance = comp, \memoriaInst|rom~21\, memoriaInst|rom~21, mips_teste, 1
instance = comp, \IF_ID|q[19]\, IF_ID|q[19], mips_teste, 1
instance = comp, \memoriaInst|rom~11\, memoriaInst|rom~11, mips_teste, 1
instance = comp, \IF_ID|q[11]\, IF_ID|q[11], mips_teste, 1
instance = comp, \ID_EX|q[21]\, ID_EX|q[21], mips_teste, 1
instance = comp, \ID_EX|q[5]\, ID_EX|q[5], mips_teste, 1
instance = comp, \memoriaInst|rom~25\, memoriaInst|rom~25, mips_teste, 1
instance = comp, \memoriaInst|rom~26\, memoriaInst|rom~26, mips_teste, 1
instance = comp, \IF_ID|q[31]\, IF_ID|q[31], mips_teste, 1
instance = comp, \memoriaInst|rom~24\, memoriaInst|rom~24, mips_teste, 1
instance = comp, \IF_ID|q[27]\, IF_ID|q[27], mips_teste, 1
instance = comp, \fd_ctrl|op_code_aux~0\, fd_ctrl|op_code_aux~0, mips_teste, 1
instance = comp, \ID_EX|q[140]\, ID_EX|q[140], mips_teste, 1
instance = comp, \mux_RtRd|Y[0]~0\, mux_RtRd|Y[0]~0, mips_teste, 1
instance = comp, \EX_MEM|q[0]\, EX_MEM|q[0], mips_teste, 1
instance = comp, \MEM_WB|q[0]\, MEM_WB|q[0], mips_teste, 1
instance = comp, \memoriaInst|rom~4\, memoriaInst|rom~4, mips_teste, 1
instance = comp, \memoriaInst|rom~12\, memoriaInst|rom~12, mips_teste, 1
instance = comp, \IF_ID|q[12]\, IF_ID|q[12], mips_teste, 1
instance = comp, \ID_EX|q[22]\, ID_EX|q[22], mips_teste, 1
instance = comp, \ID_EX|q[6]\, ID_EX|q[6], mips_teste, 1
instance = comp, \mux_RtRd|Y[1]~1\, mux_RtRd|Y[1]~1, mips_teste, 1
instance = comp, \EX_MEM|q[1]\, EX_MEM|q[1], mips_teste, 1
instance = comp, \MEM_WB|q[1]\, MEM_WB|q[1], mips_teste, 1
instance = comp, \memoriaInst|rom~14\, memoriaInst|rom~14, mips_teste, 1
instance = comp, \IF_ID|q[13]\, IF_ID|q[13], mips_teste, 1
instance = comp, \ID_EX|q[23]\, ID_EX|q[23], mips_teste, 1
instance = comp, \ID_EX|q[11]\, ID_EX|q[11], mips_teste, 1
instance = comp, \mux_RtRd|Y[2]~2\, mux_RtRd|Y[2]~2, mips_teste, 1
instance = comp, \EX_MEM|q[2]\, EX_MEM|q[2], mips_teste, 1
instance = comp, \MEM_WB|q[2]\, MEM_WB|q[2], mips_teste, 1
instance = comp, \ID_EX|q[24]\, ID_EX|q[24], mips_teste, 1
instance = comp, \ID_EX|q[8]\, ID_EX|q[8], mips_teste, 1
instance = comp, \mux_RtRd|Y[3]~3\, mux_RtRd|Y[3]~3, mips_teste, 1
instance = comp, \EX_MEM|q[3]\, EX_MEM|q[3], mips_teste, 1
instance = comp, \MEM_WB|q[3]\, MEM_WB|q[3], mips_teste, 1
instance = comp, \memoriaInst|rom~7\, memoriaInst|rom~7, mips_teste, 1
instance = comp, \memoriaInst|rom~8\, memoriaInst|rom~8, mips_teste, 1
instance = comp, \memoriaInst|rom~9\, memoriaInst|rom~9, mips_teste, 1
instance = comp, \IF_ID|q[5]~0\, IF_ID|q[5]~0, mips_teste, 1
instance = comp, \IF_ID|q[5]\, IF_ID|q[5], mips_teste, 1
instance = comp, \ID_EX|q[15]\, ID_EX|q[15], mips_teste, 1
instance = comp, \ula_ctrl|ula_ctrl[0]~0\, ula_ctrl|ula_ctrl[0]~0, mips_teste, 1
instance = comp, \memoriaInst|rom~5\, memoriaInst|rom~5, mips_teste, 1
instance = comp, \IF_ID|q[3]\, IF_ID|q[3], mips_teste, 1
instance = comp, \ID_EX|q[13]\, ID_EX|q[13], mips_teste, 1
instance = comp, \EX_MEM|q[5]\, EX_MEM|q[5], mips_teste, 1
instance = comp, \EX_MEM|q[6]\, EX_MEM|q[6], mips_teste, 1
instance = comp, \EX_MEM|q[7]\, EX_MEM|q[7], mips_teste, 1
instance = comp, \EX_MEM|q[8]\, EX_MEM|q[8], mips_teste, 1
instance = comp, \EX_MEM|q[9]\, EX_MEM|q[9], mips_teste, 1
instance = comp, \EX_MEM|q[10]\, EX_MEM|q[10], mips_teste, 1
instance = comp, \EX_MEM|q[11]\, EX_MEM|q[11], mips_teste, 1
instance = comp, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6\, memoriaDados|ram_rtl_0|auto_generated|ram_block1a6, mips_teste, 1
instance = comp, \MEM_WB|q[11]\, MEM_WB|q[11], mips_teste, 1
instance = comp, \fd_ctrl|Equal1~0\, fd_ctrl|Equal1~0, mips_teste, 1
instance = comp, \ID_EX|q[145]\, ID_EX|q[145], mips_teste, 1
instance = comp, \EX_MEM|q[105]\, EX_MEM|q[105], mips_teste, 1
instance = comp, \MEM_WB|q[69]\, MEM_WB|q[69], mips_teste, 1
instance = comp, \mux_ULA|Y[6]~6\, mux_ULA|Y[6]~6, mips_teste, 1
instance = comp, \regs|registrador_rtl_1_bypass[17]\, regs|registrador_rtl_1_bypass[17], mips_teste, 1
instance = comp, \fd_ctrl|saida_fluxo[8]~0\, fd_ctrl|saida_fluxo[8]~0, mips_teste, 1
instance = comp, \ID_EX|q[146]\, ID_EX|q[146], mips_teste, 1
instance = comp, \EX_MEM|q[106]\, EX_MEM|q[106], mips_teste, 1
instance = comp, \MEM_WB|q[70]\, MEM_WB|q[70], mips_teste, 1
instance = comp, \regs|registrador_rtl_1|auto_generated|ram_block1a6\, regs|registrador_rtl_1|auto_generated|ram_block1a6, mips_teste, 1
instance = comp, \regs|registrador_rtl_1_bypass[1]\, regs|registrador_rtl_1_bypass[1], mips_teste, 1
instance = comp, \regs|registrador_rtl_1_bypass[3]\, regs|registrador_rtl_1_bypass[3], mips_teste, 1
instance = comp, \regs|registrador_rtl_1_bypass[4]\, regs|registrador_rtl_1_bypass[4], mips_teste, 1
instance = comp, \regs|registrador_rtl_1_bypass[2]\, regs|registrador_rtl_1_bypass[2], mips_teste, 1
instance = comp, \regs|registrador~38\, regs|registrador~38, mips_teste, 1
instance = comp, \regs|registrador_rtl_1_bypass[0]\, regs|registrador_rtl_1_bypass[0], mips_teste, 1
instance = comp, \regs|registrador_rtl_1_bypass[5]\, regs|registrador_rtl_1_bypass[5], mips_teste, 1
instance = comp, \regs|registrador_rtl_1_bypass[7]\, regs|registrador_rtl_1_bypass[7], mips_teste, 1
instance = comp, \regs|registrador_rtl_1_bypass[8]\, regs|registrador_rtl_1_bypass[8], mips_teste, 1
instance = comp, \regs|registrador_rtl_1_bypass[6]\, regs|registrador_rtl_1_bypass[6], mips_teste, 1
instance = comp, \regs|registrador~39\, regs|registrador~39, mips_teste, 1
instance = comp, \regs|registrador~40\, regs|registrador~40, mips_teste, 1
instance = comp, \regs|Equal1~0\, regs|Equal1~0, mips_teste, 1
instance = comp, \regs|saidaB[6]~26\, regs|saidaB[6]~26, mips_teste, 1
instance = comp, \ID_EX|q[48]\, ID_EX|q[48], mips_teste, 1
instance = comp, \ID_EX|q[138]\, ID_EX|q[138], mips_teste, 1
instance = comp, \mux_Rt_im|Y[6]~26\, mux_Rt_im|Y[6]~26, mips_teste, 1
instance = comp, \regs|registrador_rtl_0_bypass[17]\, regs|registrador_rtl_0_bypass[17], mips_teste, 1
instance = comp, \regs|registrador_rtl_0|auto_generated|ram_block1a6\, regs|registrador_rtl_0|auto_generated|ram_block1a6, mips_teste, 1
instance = comp, \regs|registrador_rtl_0_bypass[1]\, regs|registrador_rtl_0_bypass[1], mips_teste, 1
instance = comp, \regs|registrador_rtl_0_bypass[3]\, regs|registrador_rtl_0_bypass[3], mips_teste, 1
instance = comp, \regs|registrador_rtl_0_bypass[4]\, regs|registrador_rtl_0_bypass[4], mips_teste, 1
instance = comp, \regs|registrador_rtl_0_bypass[2]\, regs|registrador_rtl_0_bypass[2], mips_teste, 1
instance = comp, \regs|registrador~41\, regs|registrador~41, mips_teste, 1
instance = comp, \regs|registrador_rtl_0_bypass[0]\, regs|registrador_rtl_0_bypass[0], mips_teste, 1
instance = comp, \regs|registrador_rtl_0_bypass[5]\, regs|registrador_rtl_0_bypass[5], mips_teste, 1
instance = comp, \regs|registrador_rtl_0_bypass[7]\, regs|registrador_rtl_0_bypass[7], mips_teste, 1
instance = comp, \regs|registrador_rtl_0_bypass[8]\, regs|registrador_rtl_0_bypass[8], mips_teste, 1
instance = comp, \regs|registrador_rtl_0_bypass[6]\, regs|registrador_rtl_0_bypass[6], mips_teste, 1
instance = comp, \regs|registrador~42\, regs|registrador~42, mips_teste, 1
instance = comp, \regs|registrador~43\, regs|registrador~43, mips_teste, 1
instance = comp, \regs|Equal0~0\, regs|Equal0~0, mips_teste, 1
instance = comp, \regs|saidaA[6]~26\, regs|saidaA[6]~26, mips_teste, 1
instance = comp, \ID_EX|q[80]\, ID_EX|q[80], mips_teste, 1
instance = comp, \ula|full_adder|c_out[6]~6\, ula|full_adder|c_out[6]~6, mips_teste, 1
instance = comp, \ula_ctrl|ula_ctrl[0]~2\, ula_ctrl|ula_ctrl[0]~2, mips_teste, 1
instance = comp, \ula_ctrl|ula_ctrl[1]~1\, ula_ctrl|ula_ctrl[1]~1, mips_teste, 1
instance = comp, \regs|registrador_rtl_1_bypass[18]\, regs|registrador_rtl_1_bypass[18], mips_teste, 1
instance = comp, \regs|registrador_rtl_1|auto_generated|ram_block1a7\, regs|registrador_rtl_1|auto_generated|ram_block1a7, mips_teste, 1
instance = comp, \regs|saidaB[7]~25\, regs|saidaB[7]~25, mips_teste, 1
instance = comp, \ID_EX|q[49]\, ID_EX|q[49], mips_teste, 1
instance = comp, \EX_MEM|q[12]\, EX_MEM|q[12], mips_teste, 1
instance = comp, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7\, memoriaDados|ram_rtl_0|auto_generated|ram_block1a7, mips_teste, 1
instance = comp, \MEM_WB|q[12]\, MEM_WB|q[12], mips_teste, 1
instance = comp, \mux_ULA|Y[7]~7\, mux_ULA|Y[7]~7, mips_teste, 1
instance = comp, \regs|registrador_rtl_0_bypass[18]\, regs|registrador_rtl_0_bypass[18], mips_teste, 1
instance = comp, \regs|registrador_rtl_0|auto_generated|ram_block1a7\, regs|registrador_rtl_0|auto_generated|ram_block1a7, mips_teste, 1
instance = comp, \regs|saidaA[7]~25\, regs|saidaA[7]~25, mips_teste, 1
instance = comp, \ID_EX|q[81]\, ID_EX|q[81], mips_teste, 1
instance = comp, \mux_Rt_im|Y[7]~25\, mux_Rt_im|Y[7]~25, mips_teste, 1
instance = comp, \ula|mux4|Mux24~0\, ula|mux4|Mux24~0, mips_teste, 1
instance = comp, \ula|mux4|Mux24~1\, ula|mux4|Mux24~1, mips_teste, 1
instance = comp, \EX_MEM|q[44]\, EX_MEM|q[44], mips_teste, 1
instance = comp, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5\, memoriaDados|ram_rtl_0|auto_generated|ram_block1a5, mips_teste, 1
instance = comp, \MEM_WB|q[10]\, MEM_WB|q[10], mips_teste, 1
instance = comp, \mux_ULA|Y[5]~5\, mux_ULA|Y[5]~5, mips_teste, 1
instance = comp, \regs|registrador_rtl_1_bypass[16]\, regs|registrador_rtl_1_bypass[16], mips_teste, 1
instance = comp, \regs|registrador_rtl_1|auto_generated|ram_block1a5\, regs|registrador_rtl_1|auto_generated|ram_block1a5, mips_teste, 1
instance = comp, \regs|saidaB[5]~27\, regs|saidaB[5]~27, mips_teste, 1
instance = comp, \ID_EX|q[47]\, ID_EX|q[47], mips_teste, 1
instance = comp, \mux_Rt_im|Y[5]~27\, mux_Rt_im|Y[5]~27, mips_teste, 1
instance = comp, \regs|registrador_rtl_0_bypass[16]\, regs|registrador_rtl_0_bypass[16], mips_teste, 1
instance = comp, \regs|registrador_rtl_0|auto_generated|ram_block1a5\, regs|registrador_rtl_0|auto_generated|ram_block1a5, mips_teste, 1
instance = comp, \regs|saidaA[5]~27\, regs|saidaA[5]~27, mips_teste, 1
instance = comp, \ID_EX|q[79]\, ID_EX|q[79], mips_teste, 1
instance = comp, \ula|full_adder|c_out[5]~5\, ula|full_adder|c_out[5]~5, mips_teste, 1
instance = comp, \ula|mux4|Mux25~0\, ula|mux4|Mux25~0, mips_teste, 1
instance = comp, \ula|mux4|Mux25~1\, ula|mux4|Mux25~1, mips_teste, 1
instance = comp, \EX_MEM|q[43]\, EX_MEM|q[43], mips_teste, 1
instance = comp, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4\, memoriaDados|ram_rtl_0|auto_generated|ram_block1a4, mips_teste, 1
instance = comp, \MEM_WB|q[9]\, MEM_WB|q[9], mips_teste, 1
instance = comp, \mux_ULA|Y[4]~4\, mux_ULA|Y[4]~4, mips_teste, 1
instance = comp, \regs|registrador_rtl_1_bypass[15]\, regs|registrador_rtl_1_bypass[15], mips_teste, 1
instance = comp, \regs|registrador_rtl_1|auto_generated|ram_block1a4\, regs|registrador_rtl_1|auto_generated|ram_block1a4, mips_teste, 1
instance = comp, \regs|saidaB[4]~28\, regs|saidaB[4]~28, mips_teste, 1
instance = comp, \ID_EX|q[46]\, ID_EX|q[46], mips_teste, 1
instance = comp, \mux_Rt_im|Y[4]~28\, mux_Rt_im|Y[4]~28, mips_teste, 1
instance = comp, \regs|registrador_rtl_0_bypass[15]\, regs|registrador_rtl_0_bypass[15], mips_teste, 1
instance = comp, \regs|registrador_rtl_0|auto_generated|ram_block1a4\, regs|registrador_rtl_0|auto_generated|ram_block1a4, mips_teste, 1
instance = comp, \regs|saidaA[4]~28\, regs|saidaA[4]~28, mips_teste, 1
instance = comp, \ID_EX|q[78]\, ID_EX|q[78], mips_teste, 1
instance = comp, \ula|full_adder|c_out[4]~4\, ula|full_adder|c_out[4]~4, mips_teste, 1
instance = comp, \ula|mux4|Mux26~0\, ula|mux4|Mux26~0, mips_teste, 1
instance = comp, \ula|mux4|Mux26~1\, ula|mux4|Mux26~1, mips_teste, 1
instance = comp, \EX_MEM|q[42]\, EX_MEM|q[42], mips_teste, 1
instance = comp, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3\, memoriaDados|ram_rtl_0|auto_generated|ram_block1a3, mips_teste, 1
instance = comp, \MEM_WB|q[8]\, MEM_WB|q[8], mips_teste, 1
instance = comp, \mux_ULA|Y[3]~3\, mux_ULA|Y[3]~3, mips_teste, 1
instance = comp, \regs|registrador_rtl_1_bypass[14]\, regs|registrador_rtl_1_bypass[14], mips_teste, 1
instance = comp, \regs|registrador_rtl_1|auto_generated|ram_block1a3\, regs|registrador_rtl_1|auto_generated|ram_block1a3, mips_teste, 1
instance = comp, \regs|saidaB[3]~29\, regs|saidaB[3]~29, mips_teste, 1
instance = comp, \ID_EX|q[45]\, ID_EX|q[45], mips_teste, 1
instance = comp, \mux_Rt_im|Y[3]~29\, mux_Rt_im|Y[3]~29, mips_teste, 1
instance = comp, \regs|registrador_rtl_0_bypass[14]\, regs|registrador_rtl_0_bypass[14], mips_teste, 1
instance = comp, \regs|registrador_rtl_0|auto_generated|ram_block1a3\, regs|registrador_rtl_0|auto_generated|ram_block1a3, mips_teste, 1
instance = comp, \regs|saidaA[3]~29\, regs|saidaA[3]~29, mips_teste, 1
instance = comp, \ID_EX|q[77]\, ID_EX|q[77], mips_teste, 1
instance = comp, \ula|full_adder|c_out[3]~3\, ula|full_adder|c_out[3]~3, mips_teste, 1
instance = comp, \ula|mux4|Mux27~0\, ula|mux4|Mux27~0, mips_teste, 1
instance = comp, \ula|mux4|Mux27~1\, ula|mux4|Mux27~1, mips_teste, 1
instance = comp, \EX_MEM|q[41]\, EX_MEM|q[41], mips_teste, 1
instance = comp, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2\, memoriaDados|ram_rtl_0|auto_generated|ram_block1a2, mips_teste, 1
instance = comp, \MEM_WB|q[7]\, MEM_WB|q[7], mips_teste, 1
instance = comp, \mux_ULA|Y[2]~2\, mux_ULA|Y[2]~2, mips_teste, 1
instance = comp, \regs|registrador_rtl_1_bypass[13]\, regs|registrador_rtl_1_bypass[13], mips_teste, 1
instance = comp, \regs|registrador_rtl_1|auto_generated|ram_block1a2\, regs|registrador_rtl_1|auto_generated|ram_block1a2, mips_teste, 1
instance = comp, \regs|saidaB[2]~30\, regs|saidaB[2]~30, mips_teste, 1
instance = comp, \ID_EX|q[44]\, ID_EX|q[44], mips_teste, 1
instance = comp, \mux_Rt_im|Y[2]~30\, mux_Rt_im|Y[2]~30, mips_teste, 1
instance = comp, \regs|registrador_rtl_0_bypass[13]\, regs|registrador_rtl_0_bypass[13], mips_teste, 1
instance = comp, \regs|registrador_rtl_0|auto_generated|ram_block1a2\, regs|registrador_rtl_0|auto_generated|ram_block1a2, mips_teste, 1
instance = comp, \regs|saidaA[2]~30\, regs|saidaA[2]~30, mips_teste, 1
instance = comp, \ID_EX|q[76]\, ID_EX|q[76], mips_teste, 1
instance = comp, \ula|full_adder|c_out[2]~2\, ula|full_adder|c_out[2]~2, mips_teste, 1
instance = comp, \ula|mux4|Mux28~0\, ula|mux4|Mux28~0, mips_teste, 1
instance = comp, \ula|mux4|Mux28~1\, ula|mux4|Mux28~1, mips_teste, 1
instance = comp, \EX_MEM|q[40]\, EX_MEM|q[40], mips_teste, 1
instance = comp, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1\, memoriaDados|ram_rtl_0|auto_generated|ram_block1a1, mips_teste, 1
instance = comp, \regs|registrador_rtl_0_bypass[11]\, regs|registrador_rtl_0_bypass[11], mips_teste, 1
instance = comp, \regs|registrador_rtl_0|auto_generated|ram_block1a0\, regs|registrador_rtl_0|auto_generated|ram_block1a0, mips_teste, 1
instance = comp, \regs|saidaA[0]~0\, regs|saidaA[0]~0, mips_teste, 1
instance = comp, \ID_EX|q[74]\, ID_EX|q[74], mips_teste, 1
instance = comp, \ula|full_adder|c_out[0]~0\, ula|full_adder|c_out[0]~0, mips_teste, 1
instance = comp, \regs|registrador_rtl_0_bypass[12]\, regs|registrador_rtl_0_bypass[12], mips_teste, 1
instance = comp, \regs|registrador_rtl_0|auto_generated|ram_block1a1\, regs|registrador_rtl_0|auto_generated|ram_block1a1, mips_teste, 1
instance = comp, \regs|saidaA[1]~31\, regs|saidaA[1]~31, mips_teste, 1
instance = comp, \ID_EX|q[75]\, ID_EX|q[75], mips_teste, 1
instance = comp, \ula|mux4|Mux30~0\, ula|mux4|Mux30~0, mips_teste, 1
instance = comp, \ula|mux4|Mux30~1\, ula|mux4|Mux30~1, mips_teste, 1
instance = comp, \EX_MEM|q[38]\, EX_MEM|q[38], mips_teste, 1
instance = comp, \MEM_WB|q[6]\, MEM_WB|q[6], mips_teste, 1
instance = comp, \mux_ULA|Y[1]~1\, mux_ULA|Y[1]~1, mips_teste, 1
instance = comp, \regs|registrador_rtl_1_bypass[12]\, regs|registrador_rtl_1_bypass[12], mips_teste, 1
instance = comp, \regs|registrador_rtl_1|auto_generated|ram_block1a1\, regs|registrador_rtl_1|auto_generated|ram_block1a1, mips_teste, 1
instance = comp, \regs|saidaB[1]~31\, regs|saidaB[1]~31, mips_teste, 1
instance = comp, \ID_EX|q[43]\, ID_EX|q[43], mips_teste, 1
instance = comp, \mux_Rt_im|Y[1]~31\, mux_Rt_im|Y[1]~31, mips_teste, 1
instance = comp, \ula|full_adder|c_out[1]~1\, ula|full_adder|c_out[1]~1, mips_teste, 1
instance = comp, \ula|mux4|Mux29~0\, ula|mux4|Mux29~0, mips_teste, 1
instance = comp, \ula|mux4|Mux29~1\, ula|mux4|Mux29~1, mips_teste, 1
instance = comp, \EX_MEM|q[39]\, EX_MEM|q[39], mips_teste, 1
instance = comp, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0\, memoriaDados|ram_rtl_0|auto_generated|ram_block1a0, mips_teste, 1
instance = comp, \EX_MEM|q[37]\, EX_MEM|q[37], mips_teste, 1
instance = comp, \MEM_WB|q[5]\, MEM_WB|q[5], mips_teste, 1
instance = comp, \mux_ULA|Y[0]~0\, mux_ULA|Y[0]~0, mips_teste, 1
instance = comp, \regs|registrador_rtl_1_bypass[11]\, regs|registrador_rtl_1_bypass[11], mips_teste, 1
instance = comp, \regs|registrador_rtl_1|auto_generated|ram_block1a0\, regs|registrador_rtl_1|auto_generated|ram_block1a0, mips_teste, 1
instance = comp, \regs|saidaB[0]~0\, regs|saidaB[0]~0, mips_teste, 1
instance = comp, \ID_EX|q[42]\, ID_EX|q[42], mips_teste, 1
instance = comp, \mux_Rt_im|Y[0]~0\, mux_Rt_im|Y[0]~0, mips_teste, 1
instance = comp, \ula|mux4|Mux31~2\, ula|mux4|Mux31~2, mips_teste, 1
instance = comp, \EX_MEM|q[36]\, EX_MEM|q[36], mips_teste, 1
instance = comp, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31\, memoriaDados|ram_rtl_0|auto_generated|ram_block1a31, mips_teste, 1
instance = comp, \EX_MEM|q[35]\, EX_MEM|q[35], mips_teste, 1
instance = comp, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30\, memoriaDados|ram_rtl_0|auto_generated|ram_block1a30, mips_teste, 1
instance = comp, \regs|registrador_rtl_0_bypass[41]\, regs|registrador_rtl_0_bypass[41], mips_teste, 1
instance = comp, \regs|registrador_rtl_0|auto_generated|ram_block1a30\, regs|registrador_rtl_0|auto_generated|ram_block1a30, mips_teste, 1
instance = comp, \regs|saidaA[30]~2\, regs|saidaA[30]~2, mips_teste, 1
instance = comp, \ID_EX|q[104]\, ID_EX|q[104], mips_teste, 1
instance = comp, \ula|mux4|Mux1~0\, ula|mux4|Mux1~0, mips_teste, 1
instance = comp, \ula|mux4|Mux2~1\, ula|mux4|Mux2~1, mips_teste, 1
instance = comp, \EX_MEM|q[34]\, EX_MEM|q[34], mips_teste, 1
instance = comp, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29\, memoriaDados|ram_rtl_0|auto_generated|ram_block1a29, mips_teste, 1
instance = comp, \regs|registrador_rtl_0_bypass[40]\, regs|registrador_rtl_0_bypass[40], mips_teste, 1
instance = comp, \regs|registrador_rtl_0|auto_generated|ram_block1a29\, regs|registrador_rtl_0|auto_generated|ram_block1a29, mips_teste, 1
instance = comp, \regs|saidaA[29]~3\, regs|saidaA[29]~3, mips_teste, 1
instance = comp, \ID_EX|q[103]\, ID_EX|q[103], mips_teste, 1
instance = comp, \ula|mux4|Mux2~0\, ula|mux4|Mux2~0, mips_teste, 1
instance = comp, \EX_MEM|q[33]\, EX_MEM|q[33], mips_teste, 1
instance = comp, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28\, memoriaDados|ram_rtl_0|auto_generated|ram_block1a28, mips_teste, 1
instance = comp, \EX_MEM|q[32]\, EX_MEM|q[32], mips_teste, 1
instance = comp, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27\, memoriaDados|ram_rtl_0|auto_generated|ram_block1a27, mips_teste, 1
instance = comp, \EX_MEM|q[31]\, EX_MEM|q[31], mips_teste, 1
instance = comp, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26\, memoriaDados|ram_rtl_0|auto_generated|ram_block1a26, mips_teste, 1
instance = comp, \EX_MEM|q[30]\, EX_MEM|q[30], mips_teste, 1
instance = comp, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25\, memoriaDados|ram_rtl_0|auto_generated|ram_block1a25, mips_teste, 1
instance = comp, \EX_MEM|q[29]\, EX_MEM|q[29], mips_teste, 1
instance = comp, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24\, memoriaDados|ram_rtl_0|auto_generated|ram_block1a24, mips_teste, 1
instance = comp, \EX_MEM|q[28]\, EX_MEM|q[28], mips_teste, 1
instance = comp, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23\, memoriaDados|ram_rtl_0|auto_generated|ram_block1a23, mips_teste, 1
instance = comp, \EX_MEM|q[27]\, EX_MEM|q[27], mips_teste, 1
instance = comp, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22\, memoriaDados|ram_rtl_0|auto_generated|ram_block1a22, mips_teste, 1
instance = comp, \EX_MEM|q[26]\, EX_MEM|q[26], mips_teste, 1
instance = comp, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21\, memoriaDados|ram_rtl_0|auto_generated|ram_block1a21, mips_teste, 1
instance = comp, \EX_MEM|q[25]\, EX_MEM|q[25], mips_teste, 1
instance = comp, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20\, memoriaDados|ram_rtl_0|auto_generated|ram_block1a20, mips_teste, 1
instance = comp, \EX_MEM|q[24]\, EX_MEM|q[24], mips_teste, 1
instance = comp, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19\, memoriaDados|ram_rtl_0|auto_generated|ram_block1a19, mips_teste, 1
instance = comp, \EX_MEM|q[23]\, EX_MEM|q[23], mips_teste, 1
instance = comp, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18\, memoriaDados|ram_rtl_0|auto_generated|ram_block1a18, mips_teste, 1
instance = comp, \EX_MEM|q[22]\, EX_MEM|q[22], mips_teste, 1
instance = comp, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17\, memoriaDados|ram_rtl_0|auto_generated|ram_block1a17, mips_teste, 1
instance = comp, \EX_MEM|q[21]\, EX_MEM|q[21], mips_teste, 1
instance = comp, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16\, memoriaDados|ram_rtl_0|auto_generated|ram_block1a16, mips_teste, 1
instance = comp, \EX_MEM|q[20]\, EX_MEM|q[20], mips_teste, 1
instance = comp, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15\, memoriaDados|ram_rtl_0|auto_generated|ram_block1a15, mips_teste, 1
instance = comp, \EX_MEM|q[19]\, EX_MEM|q[19], mips_teste, 1
instance = comp, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14\, memoriaDados|ram_rtl_0|auto_generated|ram_block1a14, mips_teste, 1
instance = comp, \EX_MEM|q[18]\, EX_MEM|q[18], mips_teste, 1
instance = comp, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13\, memoriaDados|ram_rtl_0|auto_generated|ram_block1a13, mips_teste, 1
instance = comp, \EX_MEM|q[17]\, EX_MEM|q[17], mips_teste, 1
instance = comp, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12\, memoriaDados|ram_rtl_0|auto_generated|ram_block1a12, mips_teste, 1
instance = comp, \EX_MEM|q[16]\, EX_MEM|q[16], mips_teste, 1
instance = comp, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11\, memoriaDados|ram_rtl_0|auto_generated|ram_block1a11, mips_teste, 1
instance = comp, \EX_MEM|q[15]\, EX_MEM|q[15], mips_teste, 1
instance = comp, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10\, memoriaDados|ram_rtl_0|auto_generated|ram_block1a10, mips_teste, 1
instance = comp, \EX_MEM|q[14]\, EX_MEM|q[14], mips_teste, 1
instance = comp, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9\, memoriaDados|ram_rtl_0|auto_generated|ram_block1a9, mips_teste, 1
instance = comp, \EX_MEM|q[13]\, EX_MEM|q[13], mips_teste, 1
instance = comp, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8\, memoriaDados|ram_rtl_0|auto_generated|ram_block1a8, mips_teste, 1
instance = comp, \ula|full_adder|c_out[7]~7\, ula|full_adder|c_out[7]~7, mips_teste, 1
instance = comp, \regs|registrador_rtl_0_bypass[19]\, regs|registrador_rtl_0_bypass[19], mips_teste, 1
instance = comp, \regs|registrador_rtl_0|auto_generated|ram_block1a8\, regs|registrador_rtl_0|auto_generated|ram_block1a8, mips_teste, 1
instance = comp, \regs|saidaA[8]~24\, regs|saidaA[8]~24, mips_teste, 1
instance = comp, \ID_EX|q[82]\, ID_EX|q[82], mips_teste, 1
instance = comp, \ula|mux4|Mux23~0\, ula|mux4|Mux23~0, mips_teste, 1
instance = comp, \ula|mux4|Mux23~1\, ula|mux4|Mux23~1, mips_teste, 1
instance = comp, \EX_MEM|q[45]\, EX_MEM|q[45], mips_teste, 1
instance = comp, \MEM_WB|q[13]\, MEM_WB|q[13], mips_teste, 1
instance = comp, \mux_ULA|Y[8]~8\, mux_ULA|Y[8]~8, mips_teste, 1
instance = comp, \regs|registrador_rtl_1_bypass[19]\, regs|registrador_rtl_1_bypass[19], mips_teste, 1
instance = comp, \regs|registrador_rtl_1|auto_generated|ram_block1a8\, regs|registrador_rtl_1|auto_generated|ram_block1a8, mips_teste, 1
instance = comp, \regs|saidaB[8]~24\, regs|saidaB[8]~24, mips_teste, 1
instance = comp, \ID_EX|q[50]\, ID_EX|q[50], mips_teste, 1
instance = comp, \mux_Rt_im|Y[8]~24\, mux_Rt_im|Y[8]~24, mips_teste, 1
instance = comp, \ula|full_adder|c_out[8]~8\, ula|full_adder|c_out[8]~8, mips_teste, 1
instance = comp, \regs|registrador_rtl_0_bypass[20]\, regs|registrador_rtl_0_bypass[20], mips_teste, 1
instance = comp, \regs|registrador_rtl_0|auto_generated|ram_block1a9\, regs|registrador_rtl_0|auto_generated|ram_block1a9, mips_teste, 1
instance = comp, \regs|saidaA[9]~23\, regs|saidaA[9]~23, mips_teste, 1
instance = comp, \ID_EX|q[83]\, ID_EX|q[83], mips_teste, 1
instance = comp, \ula|mux4|Mux22~0\, ula|mux4|Mux22~0, mips_teste, 1
instance = comp, \ula|mux4|Mux22~1\, ula|mux4|Mux22~1, mips_teste, 1
instance = comp, \EX_MEM|q[46]\, EX_MEM|q[46], mips_teste, 1
instance = comp, \MEM_WB|q[14]\, MEM_WB|q[14], mips_teste, 1
instance = comp, \mux_ULA|Y[9]~9\, mux_ULA|Y[9]~9, mips_teste, 1
instance = comp, \regs|registrador_rtl_1_bypass[20]\, regs|registrador_rtl_1_bypass[20], mips_teste, 1
instance = comp, \regs|registrador_rtl_1|auto_generated|ram_block1a9\, regs|registrador_rtl_1|auto_generated|ram_block1a9, mips_teste, 1
instance = comp, \regs|saidaB[9]~23\, regs|saidaB[9]~23, mips_teste, 1
instance = comp, \ID_EX|q[51]\, ID_EX|q[51], mips_teste, 1
instance = comp, \mux_Rt_im|Y[9]~23\, mux_Rt_im|Y[9]~23, mips_teste, 1
instance = comp, \ula|full_adder|c_out[9]~9\, ula|full_adder|c_out[9]~9, mips_teste, 1
instance = comp, \regs|registrador_rtl_0_bypass[21]\, regs|registrador_rtl_0_bypass[21], mips_teste, 1
instance = comp, \regs|registrador_rtl_0|auto_generated|ram_block1a10\, regs|registrador_rtl_0|auto_generated|ram_block1a10, mips_teste, 1
instance = comp, \regs|saidaA[10]~22\, regs|saidaA[10]~22, mips_teste, 1
instance = comp, \ID_EX|q[84]\, ID_EX|q[84], mips_teste, 1
instance = comp, \ula|mux4|Mux21~0\, ula|mux4|Mux21~0, mips_teste, 1
instance = comp, \ula|mux4|Mux21~1\, ula|mux4|Mux21~1, mips_teste, 1
instance = comp, \EX_MEM|q[47]\, EX_MEM|q[47], mips_teste, 1
instance = comp, \MEM_WB|q[15]\, MEM_WB|q[15], mips_teste, 1
instance = comp, \mux_ULA|Y[10]~10\, mux_ULA|Y[10]~10, mips_teste, 1
instance = comp, \regs|registrador_rtl_1_bypass[21]\, regs|registrador_rtl_1_bypass[21], mips_teste, 1
instance = comp, \regs|registrador_rtl_1|auto_generated|ram_block1a10\, regs|registrador_rtl_1|auto_generated|ram_block1a10, mips_teste, 1
instance = comp, \regs|saidaB[10]~22\, regs|saidaB[10]~22, mips_teste, 1
instance = comp, \ID_EX|q[52]\, ID_EX|q[52], mips_teste, 1
instance = comp, \mux_Rt_im|Y[10]~22\, mux_Rt_im|Y[10]~22, mips_teste, 1
instance = comp, \ula|full_adder|c_out[10]~10\, ula|full_adder|c_out[10]~10, mips_teste, 1
instance = comp, \regs|registrador_rtl_0_bypass[22]\, regs|registrador_rtl_0_bypass[22], mips_teste, 1
instance = comp, \regs|registrador_rtl_0|auto_generated|ram_block1a11\, regs|registrador_rtl_0|auto_generated|ram_block1a11, mips_teste, 1
instance = comp, \regs|saidaA[11]~21\, regs|saidaA[11]~21, mips_teste, 1
instance = comp, \ID_EX|q[85]\, ID_EX|q[85], mips_teste, 1
instance = comp, \ula|mux4|Mux20~0\, ula|mux4|Mux20~0, mips_teste, 1
instance = comp, \ula|mux4|Mux20~1\, ula|mux4|Mux20~1, mips_teste, 1
instance = comp, \EX_MEM|q[48]\, EX_MEM|q[48], mips_teste, 1
instance = comp, \MEM_WB|q[16]\, MEM_WB|q[16], mips_teste, 1
instance = comp, \mux_ULA|Y[11]~11\, mux_ULA|Y[11]~11, mips_teste, 1
instance = comp, \regs|registrador_rtl_1_bypass[22]\, regs|registrador_rtl_1_bypass[22], mips_teste, 1
instance = comp, \regs|registrador_rtl_1|auto_generated|ram_block1a11\, regs|registrador_rtl_1|auto_generated|ram_block1a11, mips_teste, 1
instance = comp, \regs|saidaB[11]~21\, regs|saidaB[11]~21, mips_teste, 1
instance = comp, \ID_EX|q[53]\, ID_EX|q[53], mips_teste, 1
instance = comp, \mux_Rt_im|Y[11]~21\, mux_Rt_im|Y[11]~21, mips_teste, 1
instance = comp, \ula|full_adder|c_out[11]~11\, ula|full_adder|c_out[11]~11, mips_teste, 1
instance = comp, \regs|registrador_rtl_0_bypass[23]\, regs|registrador_rtl_0_bypass[23], mips_teste, 1
instance = comp, \regs|registrador_rtl_0|auto_generated|ram_block1a12\, regs|registrador_rtl_0|auto_generated|ram_block1a12, mips_teste, 1
instance = comp, \regs|saidaA[12]~20\, regs|saidaA[12]~20, mips_teste, 1
instance = comp, \ID_EX|q[86]\, ID_EX|q[86], mips_teste, 1
instance = comp, \ula|mux4|Mux19~0\, ula|mux4|Mux19~0, mips_teste, 1
instance = comp, \ula|mux4|Mux19~1\, ula|mux4|Mux19~1, mips_teste, 1
instance = comp, \EX_MEM|q[49]\, EX_MEM|q[49], mips_teste, 1
instance = comp, \MEM_WB|q[17]\, MEM_WB|q[17], mips_teste, 1
instance = comp, \mux_ULA|Y[12]~12\, mux_ULA|Y[12]~12, mips_teste, 1
instance = comp, \regs|registrador_rtl_1_bypass[23]\, regs|registrador_rtl_1_bypass[23], mips_teste, 1
instance = comp, \regs|registrador_rtl_1|auto_generated|ram_block1a12\, regs|registrador_rtl_1|auto_generated|ram_block1a12, mips_teste, 1
instance = comp, \regs|saidaB[12]~20\, regs|saidaB[12]~20, mips_teste, 1
instance = comp, \ID_EX|q[54]\, ID_EX|q[54], mips_teste, 1
instance = comp, \mux_Rt_im|Y[12]~20\, mux_Rt_im|Y[12]~20, mips_teste, 1
instance = comp, \ula|full_adder|c_out[12]~12\, ula|full_adder|c_out[12]~12, mips_teste, 1
instance = comp, \regs|registrador_rtl_0_bypass[24]\, regs|registrador_rtl_0_bypass[24], mips_teste, 1
instance = comp, \regs|registrador_rtl_0|auto_generated|ram_block1a13\, regs|registrador_rtl_0|auto_generated|ram_block1a13, mips_teste, 1
instance = comp, \regs|saidaA[13]~19\, regs|saidaA[13]~19, mips_teste, 1
instance = comp, \ID_EX|q[87]\, ID_EX|q[87], mips_teste, 1
instance = comp, \ula|mux4|Mux18~0\, ula|mux4|Mux18~0, mips_teste, 1
instance = comp, \ula|mux4|Mux18~1\, ula|mux4|Mux18~1, mips_teste, 1
instance = comp, \EX_MEM|q[50]\, EX_MEM|q[50], mips_teste, 1
instance = comp, \MEM_WB|q[18]\, MEM_WB|q[18], mips_teste, 1
instance = comp, \mux_ULA|Y[13]~13\, mux_ULA|Y[13]~13, mips_teste, 1
instance = comp, \regs|registrador_rtl_1_bypass[24]\, regs|registrador_rtl_1_bypass[24], mips_teste, 1
instance = comp, \regs|registrador_rtl_1|auto_generated|ram_block1a13\, regs|registrador_rtl_1|auto_generated|ram_block1a13, mips_teste, 1
instance = comp, \regs|saidaB[13]~19\, regs|saidaB[13]~19, mips_teste, 1
instance = comp, \ID_EX|q[55]\, ID_EX|q[55], mips_teste, 1
instance = comp, \mux_Rt_im|Y[13]~19\, mux_Rt_im|Y[13]~19, mips_teste, 1
instance = comp, \ula|full_adder|c_out[13]~13\, ula|full_adder|c_out[13]~13, mips_teste, 1
instance = comp, \regs|registrador_rtl_0_bypass[25]\, regs|registrador_rtl_0_bypass[25], mips_teste, 1
instance = comp, \regs|registrador_rtl_0|auto_generated|ram_block1a14\, regs|registrador_rtl_0|auto_generated|ram_block1a14, mips_teste, 1
instance = comp, \regs|saidaA[14]~18\, regs|saidaA[14]~18, mips_teste, 1
instance = comp, \ID_EX|q[88]\, ID_EX|q[88], mips_teste, 1
instance = comp, \ula|mux4|Mux17~0\, ula|mux4|Mux17~0, mips_teste, 1
instance = comp, \ula|mux4|Mux17~1\, ula|mux4|Mux17~1, mips_teste, 1
instance = comp, \EX_MEM|q[51]\, EX_MEM|q[51], mips_teste, 1
instance = comp, \MEM_WB|q[19]\, MEM_WB|q[19], mips_teste, 1
instance = comp, \mux_ULA|Y[14]~14\, mux_ULA|Y[14]~14, mips_teste, 1
instance = comp, \regs|registrador_rtl_1_bypass[25]\, regs|registrador_rtl_1_bypass[25], mips_teste, 1
instance = comp, \regs|registrador_rtl_1|auto_generated|ram_block1a14\, regs|registrador_rtl_1|auto_generated|ram_block1a14, mips_teste, 1
instance = comp, \regs|saidaB[14]~18\, regs|saidaB[14]~18, mips_teste, 1
instance = comp, \ID_EX|q[56]\, ID_EX|q[56], mips_teste, 1
instance = comp, \mux_Rt_im|Y[14]~18\, mux_Rt_im|Y[14]~18, mips_teste, 1
instance = comp, \ula|full_adder|c_out[14]~14\, ula|full_adder|c_out[14]~14, mips_teste, 1
instance = comp, \regs|registrador_rtl_0_bypass[26]\, regs|registrador_rtl_0_bypass[26], mips_teste, 1
instance = comp, \regs|registrador_rtl_0|auto_generated|ram_block1a15\, regs|registrador_rtl_0|auto_generated|ram_block1a15, mips_teste, 1
instance = comp, \regs|saidaA[15]~17\, regs|saidaA[15]~17, mips_teste, 1
instance = comp, \ID_EX|q[89]\, ID_EX|q[89], mips_teste, 1
instance = comp, \ula|mux4|Mux16~0\, ula|mux4|Mux16~0, mips_teste, 1
instance = comp, \ula|mux4|Mux16~1\, ula|mux4|Mux16~1, mips_teste, 1
instance = comp, \EX_MEM|q[52]\, EX_MEM|q[52], mips_teste, 1
instance = comp, \MEM_WB|q[20]\, MEM_WB|q[20], mips_teste, 1
instance = comp, \mux_ULA|Y[15]~15\, mux_ULA|Y[15]~15, mips_teste, 1
instance = comp, \regs|registrador_rtl_1_bypass[26]\, regs|registrador_rtl_1_bypass[26], mips_teste, 1
instance = comp, \regs|registrador_rtl_1|auto_generated|ram_block1a15\, regs|registrador_rtl_1|auto_generated|ram_block1a15, mips_teste, 1
instance = comp, \regs|saidaB[15]~17\, regs|saidaB[15]~17, mips_teste, 1
instance = comp, \ID_EX|q[57]\, ID_EX|q[57], mips_teste, 1
instance = comp, \mux_Rt_im|Y[15]~17\, mux_Rt_im|Y[15]~17, mips_teste, 1
instance = comp, \ula|full_adder|c_out[15]~15\, ula|full_adder|c_out[15]~15, mips_teste, 1
instance = comp, \regs|registrador_rtl_0_bypass[27]\, regs|registrador_rtl_0_bypass[27], mips_teste, 1
instance = comp, \regs|registrador_rtl_0|auto_generated|ram_block1a16\, regs|registrador_rtl_0|auto_generated|ram_block1a16, mips_teste, 1
instance = comp, \regs|saidaA[16]~16\, regs|saidaA[16]~16, mips_teste, 1
instance = comp, \ID_EX|q[90]\, ID_EX|q[90], mips_teste, 1
instance = comp, \ula|mux4|Mux15~0\, ula|mux4|Mux15~0, mips_teste, 1
instance = comp, \ula|mux4|Mux15~1\, ula|mux4|Mux15~1, mips_teste, 1
instance = comp, \EX_MEM|q[53]\, EX_MEM|q[53], mips_teste, 1
instance = comp, \MEM_WB|q[21]\, MEM_WB|q[21], mips_teste, 1
instance = comp, \mux_ULA|Y[16]~16\, mux_ULA|Y[16]~16, mips_teste, 1
instance = comp, \regs|registrador_rtl_1_bypass[27]\, regs|registrador_rtl_1_bypass[27], mips_teste, 1
instance = comp, \regs|registrador_rtl_1|auto_generated|ram_block1a16\, regs|registrador_rtl_1|auto_generated|ram_block1a16, mips_teste, 1
instance = comp, \regs|saidaB[16]~16\, regs|saidaB[16]~16, mips_teste, 1
instance = comp, \ID_EX|q[58]\, ID_EX|q[58], mips_teste, 1
instance = comp, \mux_Rt_im|Y[16]~16\, mux_Rt_im|Y[16]~16, mips_teste, 1
instance = comp, \ula|full_adder|c_out[16]~16\, ula|full_adder|c_out[16]~16, mips_teste, 1
instance = comp, \regs|registrador_rtl_0_bypass[28]\, regs|registrador_rtl_0_bypass[28], mips_teste, 1
instance = comp, \regs|registrador_rtl_0|auto_generated|ram_block1a17\, regs|registrador_rtl_0|auto_generated|ram_block1a17, mips_teste, 1
instance = comp, \regs|saidaA[17]~15\, regs|saidaA[17]~15, mips_teste, 1
instance = comp, \ID_EX|q[91]\, ID_EX|q[91], mips_teste, 1
instance = comp, \ula|mux4|Mux14~0\, ula|mux4|Mux14~0, mips_teste, 1
instance = comp, \ula|mux4|Mux14~1\, ula|mux4|Mux14~1, mips_teste, 1
instance = comp, \EX_MEM|q[54]\, EX_MEM|q[54], mips_teste, 1
instance = comp, \MEM_WB|q[22]\, MEM_WB|q[22], mips_teste, 1
instance = comp, \mux_ULA|Y[17]~17\, mux_ULA|Y[17]~17, mips_teste, 1
instance = comp, \regs|registrador_rtl_1_bypass[28]\, regs|registrador_rtl_1_bypass[28], mips_teste, 1
instance = comp, \regs|registrador_rtl_1|auto_generated|ram_block1a17\, regs|registrador_rtl_1|auto_generated|ram_block1a17, mips_teste, 1
instance = comp, \regs|saidaB[17]~15\, regs|saidaB[17]~15, mips_teste, 1
instance = comp, \ID_EX|q[59]\, ID_EX|q[59], mips_teste, 1
instance = comp, \mux_Rt_im|Y[17]~15\, mux_Rt_im|Y[17]~15, mips_teste, 1
instance = comp, \ula|full_adder|c_out[17]~17\, ula|full_adder|c_out[17]~17, mips_teste, 1
instance = comp, \regs|registrador_rtl_0_bypass[29]\, regs|registrador_rtl_0_bypass[29], mips_teste, 1
instance = comp, \regs|registrador_rtl_0|auto_generated|ram_block1a18\, regs|registrador_rtl_0|auto_generated|ram_block1a18, mips_teste, 1
instance = comp, \regs|saidaA[18]~14\, regs|saidaA[18]~14, mips_teste, 1
instance = comp, \ID_EX|q[92]\, ID_EX|q[92], mips_teste, 1
instance = comp, \ula|mux4|Mux13~0\, ula|mux4|Mux13~0, mips_teste, 1
instance = comp, \ula|mux4|Mux13~1\, ula|mux4|Mux13~1, mips_teste, 1
instance = comp, \EX_MEM|q[55]\, EX_MEM|q[55], mips_teste, 1
instance = comp, \MEM_WB|q[23]\, MEM_WB|q[23], mips_teste, 1
instance = comp, \mux_ULA|Y[18]~18\, mux_ULA|Y[18]~18, mips_teste, 1
instance = comp, \regs|registrador_rtl_1_bypass[29]\, regs|registrador_rtl_1_bypass[29], mips_teste, 1
instance = comp, \regs|registrador_rtl_1|auto_generated|ram_block1a18\, regs|registrador_rtl_1|auto_generated|ram_block1a18, mips_teste, 1
instance = comp, \regs|saidaB[18]~14\, regs|saidaB[18]~14, mips_teste, 1
instance = comp, \ID_EX|q[60]\, ID_EX|q[60], mips_teste, 1
instance = comp, \mux_Rt_im|Y[18]~14\, mux_Rt_im|Y[18]~14, mips_teste, 1
instance = comp, \ula|full_adder|c_out[18]~18\, ula|full_adder|c_out[18]~18, mips_teste, 1
instance = comp, \regs|registrador_rtl_0_bypass[30]\, regs|registrador_rtl_0_bypass[30], mips_teste, 1
instance = comp, \regs|registrador_rtl_0|auto_generated|ram_block1a19\, regs|registrador_rtl_0|auto_generated|ram_block1a19, mips_teste, 1
instance = comp, \regs|saidaA[19]~13\, regs|saidaA[19]~13, mips_teste, 1
instance = comp, \ID_EX|q[93]\, ID_EX|q[93], mips_teste, 1
instance = comp, \ula|mux4|Mux12~0\, ula|mux4|Mux12~0, mips_teste, 1
instance = comp, \ula|mux4|Mux12~1\, ula|mux4|Mux12~1, mips_teste, 1
instance = comp, \EX_MEM|q[56]\, EX_MEM|q[56], mips_teste, 1
instance = comp, \MEM_WB|q[24]\, MEM_WB|q[24], mips_teste, 1
instance = comp, \mux_ULA|Y[19]~19\, mux_ULA|Y[19]~19, mips_teste, 1
instance = comp, \regs|registrador_rtl_1_bypass[30]\, regs|registrador_rtl_1_bypass[30], mips_teste, 1
instance = comp, \regs|registrador_rtl_1|auto_generated|ram_block1a19\, regs|registrador_rtl_1|auto_generated|ram_block1a19, mips_teste, 1
instance = comp, \regs|saidaB[19]~13\, regs|saidaB[19]~13, mips_teste, 1
instance = comp, \ID_EX|q[61]\, ID_EX|q[61], mips_teste, 1
instance = comp, \mux_Rt_im|Y[19]~13\, mux_Rt_im|Y[19]~13, mips_teste, 1
instance = comp, \ula|full_adder|c_out[19]~19\, ula|full_adder|c_out[19]~19, mips_teste, 1
instance = comp, \regs|registrador_rtl_0_bypass[31]\, regs|registrador_rtl_0_bypass[31], mips_teste, 1
instance = comp, \regs|registrador_rtl_0|auto_generated|ram_block1a20\, regs|registrador_rtl_0|auto_generated|ram_block1a20, mips_teste, 1
instance = comp, \regs|saidaA[20]~12\, regs|saidaA[20]~12, mips_teste, 1
instance = comp, \ID_EX|q[94]\, ID_EX|q[94], mips_teste, 1
instance = comp, \ula|mux4|Mux11~0\, ula|mux4|Mux11~0, mips_teste, 1
instance = comp, \ula|mux4|Mux11~1\, ula|mux4|Mux11~1, mips_teste, 1
instance = comp, \EX_MEM|q[57]\, EX_MEM|q[57], mips_teste, 1
instance = comp, \MEM_WB|q[25]\, MEM_WB|q[25], mips_teste, 1
instance = comp, \mux_ULA|Y[20]~20\, mux_ULA|Y[20]~20, mips_teste, 1
instance = comp, \regs|registrador_rtl_1_bypass[31]\, regs|registrador_rtl_1_bypass[31], mips_teste, 1
instance = comp, \regs|registrador_rtl_1|auto_generated|ram_block1a20\, regs|registrador_rtl_1|auto_generated|ram_block1a20, mips_teste, 1
instance = comp, \regs|saidaB[20]~12\, regs|saidaB[20]~12, mips_teste, 1
instance = comp, \ID_EX|q[62]\, ID_EX|q[62], mips_teste, 1
instance = comp, \mux_Rt_im|Y[20]~12\, mux_Rt_im|Y[20]~12, mips_teste, 1
instance = comp, \ula|full_adder|c_out[20]~20\, ula|full_adder|c_out[20]~20, mips_teste, 1
instance = comp, \regs|registrador_rtl_0_bypass[32]\, regs|registrador_rtl_0_bypass[32], mips_teste, 1
instance = comp, \regs|registrador_rtl_0|auto_generated|ram_block1a21\, regs|registrador_rtl_0|auto_generated|ram_block1a21, mips_teste, 1
instance = comp, \regs|saidaA[21]~11\, regs|saidaA[21]~11, mips_teste, 1
instance = comp, \ID_EX|q[95]\, ID_EX|q[95], mips_teste, 1
instance = comp, \ula|mux4|Mux10~0\, ula|mux4|Mux10~0, mips_teste, 1
instance = comp, \ula|mux4|Mux10~1\, ula|mux4|Mux10~1, mips_teste, 1
instance = comp, \EX_MEM|q[58]\, EX_MEM|q[58], mips_teste, 1
instance = comp, \MEM_WB|q[26]\, MEM_WB|q[26], mips_teste, 1
instance = comp, \mux_ULA|Y[21]~21\, mux_ULA|Y[21]~21, mips_teste, 1
instance = comp, \regs|registrador_rtl_1_bypass[32]\, regs|registrador_rtl_1_bypass[32], mips_teste, 1
instance = comp, \regs|registrador_rtl_1|auto_generated|ram_block1a21\, regs|registrador_rtl_1|auto_generated|ram_block1a21, mips_teste, 1
instance = comp, \regs|saidaB[21]~11\, regs|saidaB[21]~11, mips_teste, 1
instance = comp, \ID_EX|q[63]\, ID_EX|q[63], mips_teste, 1
instance = comp, \mux_Rt_im|Y[21]~11\, mux_Rt_im|Y[21]~11, mips_teste, 1
instance = comp, \ula|full_adder|c_out[21]~21\, ula|full_adder|c_out[21]~21, mips_teste, 1
instance = comp, \regs|registrador_rtl_0_bypass[33]\, regs|registrador_rtl_0_bypass[33], mips_teste, 1
instance = comp, \regs|registrador_rtl_0|auto_generated|ram_block1a22\, regs|registrador_rtl_0|auto_generated|ram_block1a22, mips_teste, 1
instance = comp, \regs|saidaA[22]~10\, regs|saidaA[22]~10, mips_teste, 1
instance = comp, \ID_EX|q[96]\, ID_EX|q[96], mips_teste, 1
instance = comp, \ula|mux4|Mux9~0\, ula|mux4|Mux9~0, mips_teste, 1
instance = comp, \ula|mux4|Mux9~1\, ula|mux4|Mux9~1, mips_teste, 1
instance = comp, \EX_MEM|q[59]\, EX_MEM|q[59], mips_teste, 1
instance = comp, \MEM_WB|q[27]\, MEM_WB|q[27], mips_teste, 1
instance = comp, \mux_ULA|Y[22]~22\, mux_ULA|Y[22]~22, mips_teste, 1
instance = comp, \regs|registrador_rtl_1_bypass[33]\, regs|registrador_rtl_1_bypass[33], mips_teste, 1
instance = comp, \regs|registrador_rtl_1|auto_generated|ram_block1a22\, regs|registrador_rtl_1|auto_generated|ram_block1a22, mips_teste, 1
instance = comp, \regs|saidaB[22]~10\, regs|saidaB[22]~10, mips_teste, 1
instance = comp, \ID_EX|q[64]\, ID_EX|q[64], mips_teste, 1
instance = comp, \mux_Rt_im|Y[22]~10\, mux_Rt_im|Y[22]~10, mips_teste, 1
instance = comp, \ula|full_adder|c_out[22]~22\, ula|full_adder|c_out[22]~22, mips_teste, 1
instance = comp, \regs|registrador_rtl_0_bypass[34]\, regs|registrador_rtl_0_bypass[34], mips_teste, 1
instance = comp, \regs|registrador_rtl_0|auto_generated|ram_block1a23\, regs|registrador_rtl_0|auto_generated|ram_block1a23, mips_teste, 1
instance = comp, \regs|saidaA[23]~9\, regs|saidaA[23]~9, mips_teste, 1
instance = comp, \ID_EX|q[97]\, ID_EX|q[97], mips_teste, 1
instance = comp, \ula|mux4|Mux8~0\, ula|mux4|Mux8~0, mips_teste, 1
instance = comp, \ula|mux4|Mux8~1\, ula|mux4|Mux8~1, mips_teste, 1
instance = comp, \EX_MEM|q[60]\, EX_MEM|q[60], mips_teste, 1
instance = comp, \MEM_WB|q[28]\, MEM_WB|q[28], mips_teste, 1
instance = comp, \mux_ULA|Y[23]~23\, mux_ULA|Y[23]~23, mips_teste, 1
instance = comp, \regs|registrador_rtl_1_bypass[34]\, regs|registrador_rtl_1_bypass[34], mips_teste, 1
instance = comp, \regs|registrador_rtl_1|auto_generated|ram_block1a23\, regs|registrador_rtl_1|auto_generated|ram_block1a23, mips_teste, 1
instance = comp, \regs|saidaB[23]~9\, regs|saidaB[23]~9, mips_teste, 1
instance = comp, \ID_EX|q[65]\, ID_EX|q[65], mips_teste, 1
instance = comp, \mux_Rt_im|Y[23]~9\, mux_Rt_im|Y[23]~9, mips_teste, 1
instance = comp, \ula|full_adder|c_out[23]~23\, ula|full_adder|c_out[23]~23, mips_teste, 1
instance = comp, \regs|registrador_rtl_0_bypass[35]\, regs|registrador_rtl_0_bypass[35], mips_teste, 1
instance = comp, \regs|registrador_rtl_0|auto_generated|ram_block1a24\, regs|registrador_rtl_0|auto_generated|ram_block1a24, mips_teste, 1
instance = comp, \regs|saidaA[24]~8\, regs|saidaA[24]~8, mips_teste, 1
instance = comp, \ID_EX|q[98]\, ID_EX|q[98], mips_teste, 1
instance = comp, \ula|mux4|Mux7~0\, ula|mux4|Mux7~0, mips_teste, 1
instance = comp, \ula|mux4|Mux7~1\, ula|mux4|Mux7~1, mips_teste, 1
instance = comp, \EX_MEM|q[61]\, EX_MEM|q[61], mips_teste, 1
instance = comp, \MEM_WB|q[29]\, MEM_WB|q[29], mips_teste, 1
instance = comp, \mux_ULA|Y[24]~24\, mux_ULA|Y[24]~24, mips_teste, 1
instance = comp, \regs|registrador_rtl_1_bypass[35]\, regs|registrador_rtl_1_bypass[35], mips_teste, 1
instance = comp, \regs|registrador_rtl_1|auto_generated|ram_block1a24\, regs|registrador_rtl_1|auto_generated|ram_block1a24, mips_teste, 1
instance = comp, \regs|saidaB[24]~8\, regs|saidaB[24]~8, mips_teste, 1
instance = comp, \ID_EX|q[66]\, ID_EX|q[66], mips_teste, 1
instance = comp, \mux_Rt_im|Y[24]~8\, mux_Rt_im|Y[24]~8, mips_teste, 1
instance = comp, \ula|full_adder|c_out[24]~24\, ula|full_adder|c_out[24]~24, mips_teste, 1
instance = comp, \regs|registrador_rtl_0_bypass[36]\, regs|registrador_rtl_0_bypass[36], mips_teste, 1
instance = comp, \regs|registrador_rtl_0|auto_generated|ram_block1a25\, regs|registrador_rtl_0|auto_generated|ram_block1a25, mips_teste, 1
instance = comp, \regs|saidaA[25]~7\, regs|saidaA[25]~7, mips_teste, 1
instance = comp, \ID_EX|q[99]\, ID_EX|q[99], mips_teste, 1
instance = comp, \ula|mux4|Mux6~0\, ula|mux4|Mux6~0, mips_teste, 1
instance = comp, \ula|mux4|Mux6~1\, ula|mux4|Mux6~1, mips_teste, 1
instance = comp, \EX_MEM|q[62]\, EX_MEM|q[62], mips_teste, 1
instance = comp, \MEM_WB|q[30]\, MEM_WB|q[30], mips_teste, 1
instance = comp, \mux_ULA|Y[25]~25\, mux_ULA|Y[25]~25, mips_teste, 1
instance = comp, \regs|registrador_rtl_1_bypass[36]\, regs|registrador_rtl_1_bypass[36], mips_teste, 1
instance = comp, \regs|registrador_rtl_1|auto_generated|ram_block1a25\, regs|registrador_rtl_1|auto_generated|ram_block1a25, mips_teste, 1
instance = comp, \regs|saidaB[25]~7\, regs|saidaB[25]~7, mips_teste, 1
instance = comp, \ID_EX|q[67]\, ID_EX|q[67], mips_teste, 1
instance = comp, \mux_Rt_im|Y[25]~7\, mux_Rt_im|Y[25]~7, mips_teste, 1
instance = comp, \ula|full_adder|c_out[25]~25\, ula|full_adder|c_out[25]~25, mips_teste, 1
instance = comp, \regs|registrador_rtl_0_bypass[37]\, regs|registrador_rtl_0_bypass[37], mips_teste, 1
instance = comp, \regs|registrador_rtl_0|auto_generated|ram_block1a26\, regs|registrador_rtl_0|auto_generated|ram_block1a26, mips_teste, 1
instance = comp, \regs|saidaA[26]~6\, regs|saidaA[26]~6, mips_teste, 1
instance = comp, \ID_EX|q[100]\, ID_EX|q[100], mips_teste, 1
instance = comp, \ula|mux4|Mux5~0\, ula|mux4|Mux5~0, mips_teste, 1
instance = comp, \ula|mux4|Mux5~1\, ula|mux4|Mux5~1, mips_teste, 1
instance = comp, \EX_MEM|q[63]\, EX_MEM|q[63], mips_teste, 1
instance = comp, \MEM_WB|q[31]\, MEM_WB|q[31], mips_teste, 1
instance = comp, \mux_ULA|Y[26]~26\, mux_ULA|Y[26]~26, mips_teste, 1
instance = comp, \regs|registrador_rtl_1_bypass[37]\, regs|registrador_rtl_1_bypass[37], mips_teste, 1
instance = comp, \regs|registrador_rtl_1|auto_generated|ram_block1a26\, regs|registrador_rtl_1|auto_generated|ram_block1a26, mips_teste, 1
instance = comp, \regs|saidaB[26]~6\, regs|saidaB[26]~6, mips_teste, 1
instance = comp, \ID_EX|q[68]\, ID_EX|q[68], mips_teste, 1
instance = comp, \mux_Rt_im|Y[26]~6\, mux_Rt_im|Y[26]~6, mips_teste, 1
instance = comp, \ula|full_adder|c_out[26]~26\, ula|full_adder|c_out[26]~26, mips_teste, 1
instance = comp, \regs|registrador_rtl_0_bypass[38]\, regs|registrador_rtl_0_bypass[38], mips_teste, 1
instance = comp, \regs|registrador_rtl_0|auto_generated|ram_block1a27\, regs|registrador_rtl_0|auto_generated|ram_block1a27, mips_teste, 1
instance = comp, \regs|saidaA[27]~5\, regs|saidaA[27]~5, mips_teste, 1
instance = comp, \ID_EX|q[101]\, ID_EX|q[101], mips_teste, 1
instance = comp, \ula|mux4|Mux4~0\, ula|mux4|Mux4~0, mips_teste, 1
instance = comp, \ula|mux4|Mux4~1\, ula|mux4|Mux4~1, mips_teste, 1
instance = comp, \EX_MEM|q[64]\, EX_MEM|q[64], mips_teste, 1
instance = comp, \MEM_WB|q[32]\, MEM_WB|q[32], mips_teste, 1
instance = comp, \mux_ULA|Y[27]~27\, mux_ULA|Y[27]~27, mips_teste, 1
instance = comp, \regs|registrador_rtl_1_bypass[38]\, regs|registrador_rtl_1_bypass[38], mips_teste, 1
instance = comp, \regs|registrador_rtl_1|auto_generated|ram_block1a27\, regs|registrador_rtl_1|auto_generated|ram_block1a27, mips_teste, 1
instance = comp, \regs|saidaB[27]~5\, regs|saidaB[27]~5, mips_teste, 1
instance = comp, \ID_EX|q[69]\, ID_EX|q[69], mips_teste, 1
instance = comp, \mux_Rt_im|Y[27]~5\, mux_Rt_im|Y[27]~5, mips_teste, 1
instance = comp, \ula|full_adder|c_out[27]~27\, ula|full_adder|c_out[27]~27, mips_teste, 1
instance = comp, \regs|registrador_rtl_0_bypass[39]\, regs|registrador_rtl_0_bypass[39], mips_teste, 1
instance = comp, \regs|registrador_rtl_0|auto_generated|ram_block1a28\, regs|registrador_rtl_0|auto_generated|ram_block1a28, mips_teste, 1
instance = comp, \regs|saidaA[28]~4\, regs|saidaA[28]~4, mips_teste, 1
instance = comp, \ID_EX|q[102]\, ID_EX|q[102], mips_teste, 1
instance = comp, \ula|mux4|Mux3~0\, ula|mux4|Mux3~0, mips_teste, 1
instance = comp, \ula|mux4|Mux3~1\, ula|mux4|Mux3~1, mips_teste, 1
instance = comp, \EX_MEM|q[65]\, EX_MEM|q[65], mips_teste, 1
instance = comp, \MEM_WB|q[33]\, MEM_WB|q[33], mips_teste, 1
instance = comp, \mux_ULA|Y[28]~28\, mux_ULA|Y[28]~28, mips_teste, 1
instance = comp, \regs|registrador_rtl_1_bypass[39]\, regs|registrador_rtl_1_bypass[39], mips_teste, 1
instance = comp, \regs|registrador_rtl_1|auto_generated|ram_block1a28\, regs|registrador_rtl_1|auto_generated|ram_block1a28, mips_teste, 1
instance = comp, \regs|saidaB[28]~4\, regs|saidaB[28]~4, mips_teste, 1
instance = comp, \ID_EX|q[70]\, ID_EX|q[70], mips_teste, 1
instance = comp, \mux_Rt_im|Y[28]~4\, mux_Rt_im|Y[28]~4, mips_teste, 1
instance = comp, \ula|full_adder|c_out[28]~28\, ula|full_adder|c_out[28]~28, mips_teste, 1
instance = comp, \ula|full_adder|result[29]\, ula|full_adder|result[29], mips_teste, 1
instance = comp, \ula|mux4|Mux2~2\, ula|mux4|Mux2~2, mips_teste, 1
instance = comp, \EX_MEM|q[66]\, EX_MEM|q[66], mips_teste, 1
instance = comp, \MEM_WB|q[34]\, MEM_WB|q[34], mips_teste, 1
instance = comp, \mux_ULA|Y[29]~29\, mux_ULA|Y[29]~29, mips_teste, 1
instance = comp, \regs|registrador_rtl_1_bypass[40]\, regs|registrador_rtl_1_bypass[40], mips_teste, 1
instance = comp, \regs|registrador_rtl_1|auto_generated|ram_block1a29\, regs|registrador_rtl_1|auto_generated|ram_block1a29, mips_teste, 1
instance = comp, \regs|saidaB[29]~3\, regs|saidaB[29]~3, mips_teste, 1
instance = comp, \ID_EX|q[71]\, ID_EX|q[71], mips_teste, 1
instance = comp, \mux_Rt_im|Y[29]~3\, mux_Rt_im|Y[29]~3, mips_teste, 1
instance = comp, \ula|full_adder|c_out[29]~29\, ula|full_adder|c_out[29]~29, mips_teste, 1
instance = comp, \ula|full_adder|result[30]\, ula|full_adder|result[30], mips_teste, 1
instance = comp, \ula|mux4|Mux1~1\, ula|mux4|Mux1~1, mips_teste, 1
instance = comp, \EX_MEM|q[67]\, EX_MEM|q[67], mips_teste, 1
instance = comp, \MEM_WB|q[35]\, MEM_WB|q[35], mips_teste, 1
instance = comp, \mux_ULA|Y[30]~30\, mux_ULA|Y[30]~30, mips_teste, 1
instance = comp, \regs|registrador_rtl_1_bypass[41]\, regs|registrador_rtl_1_bypass[41], mips_teste, 1
instance = comp, \regs|registrador_rtl_1|auto_generated|ram_block1a30\, regs|registrador_rtl_1|auto_generated|ram_block1a30, mips_teste, 1
instance = comp, \regs|saidaB[30]~2\, regs|saidaB[30]~2, mips_teste, 1
instance = comp, \ID_EX|q[72]\, ID_EX|q[72], mips_teste, 1
instance = comp, \mux_Rt_im|Y[30]~2\, mux_Rt_im|Y[30]~2, mips_teste, 1
instance = comp, \ula|full_adder|c_out[30]~30\, ula|full_adder|c_out[30]~30, mips_teste, 1
instance = comp, \regs|registrador_rtl_0_bypass[42]\, regs|registrador_rtl_0_bypass[42], mips_teste, 1
instance = comp, \regs|registrador_rtl_0|auto_generated|ram_block1a31\, regs|registrador_rtl_0|auto_generated|ram_block1a31, mips_teste, 1
instance = comp, \regs|saidaA[31]~1\, regs|saidaA[31]~1, mips_teste, 1
instance = comp, \ID_EX|q[105]\, ID_EX|q[105], mips_teste, 1
instance = comp, \mux_Rt_im|Y[31]~1\, mux_Rt_im|Y[31]~1, mips_teste, 1
instance = comp, \ula|mux4|Mux0~0\, ula|mux4|Mux0~0, mips_teste, 1
instance = comp, \ula|mux4|Mux0~1\, ula|mux4|Mux0~1, mips_teste, 1
instance = comp, \EX_MEM|q[68]\, EX_MEM|q[68], mips_teste, 1
instance = comp, \MEM_WB|q[36]\, MEM_WB|q[36], mips_teste, 1
instance = comp, \mux_ULA|Y[31]~31\, mux_ULA|Y[31]~31, mips_teste, 1
instance = comp, \regs|registrador_rtl_1_bypass[42]\, regs|registrador_rtl_1_bypass[42], mips_teste, 1
instance = comp, \regs|registrador_rtl_1|auto_generated|ram_block1a31\, regs|registrador_rtl_1|auto_generated|ram_block1a31, mips_teste, 1
instance = comp, \regs|saidaB[31]~1\, regs|saidaB[31]~1, mips_teste, 1
instance = comp, \ID_EX|q[73]\, ID_EX|q[73], mips_teste, 1
instance = comp, \ula|mux4|Mux31~4\, ula|mux4|Mux31~4, mips_teste, 1
instance = comp, \ula|mux4|Mux31~3\, ula|mux4|Mux31~3, mips_teste, 1
instance = comp, \SW[0]~input\, SW[0]~input, mips_teste, 1
instance = comp, \SW[1]~input\, SW[1]~input, mips_teste, 1
instance = comp, \SW[2]~input\, SW[2]~input, mips_teste, 1
instance = comp, \SW[3]~input\, SW[3]~input, mips_teste, 1
instance = comp, \SW[4]~input\, SW[4]~input, mips_teste, 1
instance = comp, \SW[5]~input\, SW[5]~input, mips_teste, 1
instance = comp, \SW[6]~input\, SW[6]~input, mips_teste, 1
instance = comp, \SW[7]~input\, SW[7]~input, mips_teste, 1
instance = comp, \SW[8]~input\, SW[8]~input, mips_teste, 1
instance = comp, \SW[9]~input\, SW[9]~input, mips_teste, 1
instance = comp, \SW[10]~input\, SW[10]~input, mips_teste, 1
instance = comp, \SW[11]~input\, SW[11]~input, mips_teste, 1
instance = comp, \SW[12]~input\, SW[12]~input, mips_teste, 1
instance = comp, \SW[13]~input\, SW[13]~input, mips_teste, 1
instance = comp, \SW[14]~input\, SW[14]~input, mips_teste, 1
instance = comp, \SW[15]~input\, SW[15]~input, mips_teste, 1
instance = comp, \SW[16]~input\, SW[16]~input, mips_teste, 1
instance = comp, \SW[17]~input\, SW[17]~input, mips_teste, 1
instance = comp, \KEY[0]~input\, KEY[0]~input, mips_teste, 1
instance = comp, \KEY[1]~input\, KEY[1]~input, mips_teste, 1
instance = comp, \KEY[2]~input\, KEY[2]~input, mips_teste, 1
instance = comp, \KEY[3]~input\, KEY[3]~input, mips_teste, 1
