// Seed: 4145083391
module module_0;
  wire id_1;
  id_3(
      .id_0(1'b0 !== 1), .id_1(id_1), .min(1), .id_2(id_2), .id_3(id_1), .id_4(1), .id_5(id_1)
  ); id_4(
      .id_0(1), .id_1(1'h0)
  );
  assign id_4 = id_4;
endmodule
module module_1 (
    input  tri0  id_0,
    output tri0  id_1,
    output wand  id_2,
    output tri1  id_3,
    input  tri0  id_4,
    output logic id_5
);
  tri0 id_7 = id_4;
  wire id_8;
  always @(1'b0 or 1'b0 > id_0) begin : LABEL_0
    id_5 <= 1'b0;
  end
  module_0 modCall_1 ();
  wire id_9;
  reg  id_10 = 1;
  final begin : LABEL_0
    cover (id_10);
  end
endmodule
