Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Nov 18 23:51:53 2024
| Host         : RGWIN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     147         
TIMING-20  Warning           Non-clocked latch               2           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (151)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (613)
5. checking no_input_delay (3)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (151)
--------------------------
 There are 33 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: CD0/count_reg[1]/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: CD1/count_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SC0/FSM_sequential_A_state_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SC0/FSM_sequential_A_state_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (613)
--------------------------------------------------
 There are 613 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  627          inf        0.000                      0                  627           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           627 Endpoints
Min Delay           627 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VC0/pixel_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.061ns  (logic 6.144ns (32.233%)  route 12.917ns (67.767%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 FDRE=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDRE                         0.000     0.000 r  VC0/pixel_cnt_reg[8]/C
    SLICE_X14Y16         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  VC0/pixel_cnt_reg[8]/Q
                         net (fo=19, routed)          1.251     1.729    VC0/pixel_cnt_reg[8]
    SLICE_X12Y17         LUT4 (Prop_lut4_I3_O)        0.295     2.024 f  VC0/pixel_addr_i_15/O
                         net (fo=2, routed)           0.806     2.830    VC0/C[5]
    SLICE_X12Y16         LUT6 (Prop_lut6_I0_O)        0.124     2.954 r  VC0/v_cnt_total_carry_i_9/O
                         net (fo=19, routed)          1.500     4.454    SC0/v_cnt_total_carry__1_0
    SLICE_X7Y17          LUT5 (Prop_lut5_I3_O)        0.124     4.578 r  SC0/v_cnt_total_carry__0_i_9/O
                         net (fo=4, routed)           0.816     5.394    VC0/p_1_out[2]
    SLICE_X7Y18          LUT6 (Prop_lut6_I0_O)        0.124     5.518 r  VC0/v_cnt_total_carry__0_i_1/O
                         net (fo=1, routed)           0.566     6.085    MAG/DI[3]
    SLICE_X8Y18          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.481 r  MAG/v_cnt_total_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.481    MAG/v_cnt_total_carry__0_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.700 r  MAG/v_cnt_total_carry__1/O[0]
                         net (fo=1, routed)           1.009     7.708    MAG/v_cnt_total[8]
    SLICE_X10Y19         LUT3 (Prop_lut3_I2_O)        0.295     8.003 r  MAG/pixel_addr_i_21/O
                         net (fo=11, routed)          1.453     9.456    MAG/pixel_addr_i_21_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I4_O)        0.124     9.580 r  MAG/pixel_addr_i_6/O
                         net (fo=1, routed)           0.769    10.349    MAG/A[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[5]_P[15])
                                                      3.841    14.190 f  MAG/pixel_addr/P[15]
                         net (fo=30, routed)          3.297    17.487    BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[15]
    SLICE_X58Y14         LUT3 (Prop_lut3_I0_O)        0.124    17.611 f  BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_6/O
                         net (fo=1, routed)           1.450    19.061    BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_4
    RAMB36_X2Y7          RAMB36E1                                     r  BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VC0/pixel_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.849ns  (logic 6.144ns (32.597%)  route 12.705ns (67.403%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 FDRE=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDRE                         0.000     0.000 r  VC0/pixel_cnt_reg[8]/C
    SLICE_X14Y16         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  VC0/pixel_cnt_reg[8]/Q
                         net (fo=19, routed)          1.251     1.729    VC0/pixel_cnt_reg[8]
    SLICE_X12Y17         LUT4 (Prop_lut4_I3_O)        0.295     2.024 f  VC0/pixel_addr_i_15/O
                         net (fo=2, routed)           0.806     2.830    VC0/C[5]
    SLICE_X12Y16         LUT6 (Prop_lut6_I0_O)        0.124     2.954 r  VC0/v_cnt_total_carry_i_9/O
                         net (fo=19, routed)          1.500     4.454    SC0/v_cnt_total_carry__1_0
    SLICE_X7Y17          LUT5 (Prop_lut5_I3_O)        0.124     4.578 r  SC0/v_cnt_total_carry__0_i_9/O
                         net (fo=4, routed)           0.816     5.394    VC0/p_1_out[2]
    SLICE_X7Y18          LUT6 (Prop_lut6_I0_O)        0.124     5.518 r  VC0/v_cnt_total_carry__0_i_1/O
                         net (fo=1, routed)           0.566     6.085    MAG/DI[3]
    SLICE_X8Y18          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.481 r  MAG/v_cnt_total_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.481    MAG/v_cnt_total_carry__0_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.700 r  MAG/v_cnt_total_carry__1/O[0]
                         net (fo=1, routed)           1.009     7.708    MAG/v_cnt_total[8]
    SLICE_X10Y19         LUT3 (Prop_lut3_I2_O)        0.295     8.003 r  MAG/pixel_addr_i_21/O
                         net (fo=11, routed)          1.453     9.456    MAG/pixel_addr_i_21_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I4_O)        0.124     9.580 r  MAG/pixel_addr_i_6/O
                         net (fo=1, routed)           0.769    10.349    MAG/A[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[5]_P[15])
                                                      3.841    14.190 f  MAG/pixel_addr/P[15]
                         net (fo=30, routed)          3.879    18.069    BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[15]
    SLICE_X58Y9          LUT3 (Prop_lut3_I0_O)        0.124    18.193 f  BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_4/O
                         net (fo=1, routed)           0.656    18.849    BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_3
    RAMB36_X2Y0          RAMB36E1                                     r  BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VC0/pixel_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.713ns  (logic 6.144ns (32.834%)  route 12.569ns (67.166%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 FDRE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDRE                         0.000     0.000 r  VC0/pixel_cnt_reg[8]/C
    SLICE_X14Y16         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  VC0/pixel_cnt_reg[8]/Q
                         net (fo=19, routed)          1.251     1.729    VC0/pixel_cnt_reg[8]
    SLICE_X12Y17         LUT4 (Prop_lut4_I3_O)        0.295     2.024 f  VC0/pixel_addr_i_15/O
                         net (fo=2, routed)           0.806     2.830    VC0/C[5]
    SLICE_X12Y16         LUT6 (Prop_lut6_I0_O)        0.124     2.954 r  VC0/v_cnt_total_carry_i_9/O
                         net (fo=19, routed)          1.500     4.454    SC0/v_cnt_total_carry__1_0
    SLICE_X7Y17          LUT5 (Prop_lut5_I3_O)        0.124     4.578 r  SC0/v_cnt_total_carry__0_i_9/O
                         net (fo=4, routed)           0.816     5.394    VC0/p_1_out[2]
    SLICE_X7Y18          LUT6 (Prop_lut6_I0_O)        0.124     5.518 r  VC0/v_cnt_total_carry__0_i_1/O
                         net (fo=1, routed)           0.566     6.085    MAG/DI[3]
    SLICE_X8Y18          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.481 r  MAG/v_cnt_total_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.481    MAG/v_cnt_total_carry__0_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.700 r  MAG/v_cnt_total_carry__1/O[0]
                         net (fo=1, routed)           1.009     7.708    MAG/v_cnt_total[8]
    SLICE_X10Y19         LUT3 (Prop_lut3_I2_O)        0.295     8.003 r  MAG/pixel_addr_i_21/O
                         net (fo=11, routed)          1.453     9.456    MAG/pixel_addr_i_21_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I4_O)        0.124     9.580 r  MAG/pixel_addr_i_6/O
                         net (fo=1, routed)           0.769    10.349    MAG/A[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[5]_P[12])
                                                      3.841    14.190 r  MAG/pixel_addr/P[12]
                         net (fo=28, routed)          4.057    18.247    BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X48Y32         LUT5 (Prop_lut5_I3_O)        0.124    18.371 r  BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__7/O
                         net (fo=1, routed)           0.341    18.713    BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y6          RAMB36E1                                     r  BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VC0/pixel_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.659ns  (logic 6.144ns (32.928%)  route 12.515ns (67.072%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 FDRE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDRE                         0.000     0.000 r  VC0/pixel_cnt_reg[8]/C
    SLICE_X14Y16         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  VC0/pixel_cnt_reg[8]/Q
                         net (fo=19, routed)          1.251     1.729    VC0/pixel_cnt_reg[8]
    SLICE_X12Y17         LUT4 (Prop_lut4_I3_O)        0.295     2.024 f  VC0/pixel_addr_i_15/O
                         net (fo=2, routed)           0.806     2.830    VC0/C[5]
    SLICE_X12Y16         LUT6 (Prop_lut6_I0_O)        0.124     2.954 r  VC0/v_cnt_total_carry_i_9/O
                         net (fo=19, routed)          1.500     4.454    SC0/v_cnt_total_carry__1_0
    SLICE_X7Y17          LUT5 (Prop_lut5_I3_O)        0.124     4.578 r  SC0/v_cnt_total_carry__0_i_9/O
                         net (fo=4, routed)           0.816     5.394    VC0/p_1_out[2]
    SLICE_X7Y18          LUT6 (Prop_lut6_I0_O)        0.124     5.518 r  VC0/v_cnt_total_carry__0_i_1/O
                         net (fo=1, routed)           0.566     6.085    MAG/DI[3]
    SLICE_X8Y18          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.481 r  MAG/v_cnt_total_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.481    MAG/v_cnt_total_carry__0_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.700 r  MAG/v_cnt_total_carry__1/O[0]
                         net (fo=1, routed)           1.009     7.708    MAG/v_cnt_total[8]
    SLICE_X10Y19         LUT3 (Prop_lut3_I2_O)        0.295     8.003 r  MAG/pixel_addr_i_21/O
                         net (fo=11, routed)          1.453     9.456    MAG/pixel_addr_i_21_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I4_O)        0.124     9.580 r  MAG/pixel_addr_i_6/O
                         net (fo=1, routed)           0.769    10.349    MAG/A[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[5]_P[12])
                                                      3.841    14.190 f  MAG/pixel_addr/P[12]
                         net (fo=28, routed)          4.004    18.194    BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X48Y37         LUT5 (Prop_lut5_I1_O)        0.124    18.318 r  BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__12/O
                         net (fo=1, routed)           0.341    18.659    BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y7          RAMB36E1                                     r  BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VC0/pixel_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.616ns  (logic 6.020ns (32.338%)  route 12.596ns (67.662%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDRE                         0.000     0.000 r  VC0/pixel_cnt_reg[8]/C
    SLICE_X14Y16         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  VC0/pixel_cnt_reg[8]/Q
                         net (fo=19, routed)          1.251     1.729    VC0/pixel_cnt_reg[8]
    SLICE_X12Y17         LUT4 (Prop_lut4_I3_O)        0.295     2.024 f  VC0/pixel_addr_i_15/O
                         net (fo=2, routed)           0.806     2.830    VC0/C[5]
    SLICE_X12Y16         LUT6 (Prop_lut6_I0_O)        0.124     2.954 r  VC0/v_cnt_total_carry_i_9/O
                         net (fo=19, routed)          1.500     4.454    SC0/v_cnt_total_carry__1_0
    SLICE_X7Y17          LUT5 (Prop_lut5_I3_O)        0.124     4.578 r  SC0/v_cnt_total_carry__0_i_9/O
                         net (fo=4, routed)           0.816     5.394    VC0/p_1_out[2]
    SLICE_X7Y18          LUT6 (Prop_lut6_I0_O)        0.124     5.518 r  VC0/v_cnt_total_carry__0_i_1/O
                         net (fo=1, routed)           0.566     6.085    MAG/DI[3]
    SLICE_X8Y18          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.481 r  MAG/v_cnt_total_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.481    MAG/v_cnt_total_carry__0_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.700 r  MAG/v_cnt_total_carry__1/O[0]
                         net (fo=1, routed)           1.009     7.708    MAG/v_cnt_total[8]
    SLICE_X10Y19         LUT3 (Prop_lut3_I2_O)        0.295     8.003 r  MAG/pixel_addr_i_21/O
                         net (fo=11, routed)          1.453     9.456    MAG/pixel_addr_i_21_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I4_O)        0.124     9.580 r  MAG/pixel_addr_i_6/O
                         net (fo=1, routed)           0.769    10.349    MAG/A[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[5]_P[13])
                                                      3.841    14.190 r  MAG/pixel_addr/P[13]
                         net (fo=28, routed)          4.426    18.616    BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[13]
    RAMB36_X2Y0          RAMB36E1                                     r  BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VC0/pixel_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.475ns  (logic 6.020ns (32.584%)  route 12.455ns (67.416%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDRE                         0.000     0.000 r  VC0/pixel_cnt_reg[8]/C
    SLICE_X14Y16         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  VC0/pixel_cnt_reg[8]/Q
                         net (fo=19, routed)          1.251     1.729    VC0/pixel_cnt_reg[8]
    SLICE_X12Y17         LUT4 (Prop_lut4_I3_O)        0.295     2.024 f  VC0/pixel_addr_i_15/O
                         net (fo=2, routed)           0.806     2.830    VC0/C[5]
    SLICE_X12Y16         LUT6 (Prop_lut6_I0_O)        0.124     2.954 r  VC0/v_cnt_total_carry_i_9/O
                         net (fo=19, routed)          1.500     4.454    SC0/v_cnt_total_carry__1_0
    SLICE_X7Y17          LUT5 (Prop_lut5_I3_O)        0.124     4.578 r  SC0/v_cnt_total_carry__0_i_9/O
                         net (fo=4, routed)           0.816     5.394    VC0/p_1_out[2]
    SLICE_X7Y18          LUT6 (Prop_lut6_I0_O)        0.124     5.518 r  VC0/v_cnt_total_carry__0_i_1/O
                         net (fo=1, routed)           0.566     6.085    MAG/DI[3]
    SLICE_X8Y18          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.481 r  MAG/v_cnt_total_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.481    MAG/v_cnt_total_carry__0_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.700 r  MAG/v_cnt_total_carry__1/O[0]
                         net (fo=1, routed)           1.009     7.708    MAG/v_cnt_total[8]
    SLICE_X10Y19         LUT3 (Prop_lut3_I2_O)        0.295     8.003 r  MAG/pixel_addr_i_21/O
                         net (fo=11, routed)          1.453     9.456    MAG/pixel_addr_i_21_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I4_O)        0.124     9.580 r  MAG/pixel_addr_i_6/O
                         net (fo=1, routed)           0.769    10.349    MAG/A[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[5]_P[8])
                                                      3.841    14.190 r  MAG/pixel_addr/P[8]
                         net (fo=27, routed)          4.285    18.475    BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y0          RAMB36E1                                     r  BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VC0/pixel_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.438ns  (logic 6.144ns (33.323%)  route 12.294ns (66.677%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 FDRE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDRE                         0.000     0.000 r  VC0/pixel_cnt_reg[8]/C
    SLICE_X14Y16         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  VC0/pixel_cnt_reg[8]/Q
                         net (fo=19, routed)          1.251     1.729    VC0/pixel_cnt_reg[8]
    SLICE_X12Y17         LUT4 (Prop_lut4_I3_O)        0.295     2.024 f  VC0/pixel_addr_i_15/O
                         net (fo=2, routed)           0.806     2.830    VC0/C[5]
    SLICE_X12Y16         LUT6 (Prop_lut6_I0_O)        0.124     2.954 r  VC0/v_cnt_total_carry_i_9/O
                         net (fo=19, routed)          1.500     4.454    SC0/v_cnt_total_carry__1_0
    SLICE_X7Y17          LUT5 (Prop_lut5_I3_O)        0.124     4.578 r  SC0/v_cnt_total_carry__0_i_9/O
                         net (fo=4, routed)           0.816     5.394    VC0/p_1_out[2]
    SLICE_X7Y18          LUT6 (Prop_lut6_I0_O)        0.124     5.518 r  VC0/v_cnt_total_carry__0_i_1/O
                         net (fo=1, routed)           0.566     6.085    MAG/DI[3]
    SLICE_X8Y18          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.481 r  MAG/v_cnt_total_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.481    MAG/v_cnt_total_carry__0_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.700 r  MAG/v_cnt_total_carry__1/O[0]
                         net (fo=1, routed)           1.009     7.708    MAG/v_cnt_total[8]
    SLICE_X10Y19         LUT3 (Prop_lut3_I2_O)        0.295     8.003 r  MAG/pixel_addr_i_21/O
                         net (fo=11, routed)          1.453     9.456    MAG/pixel_addr_i_21_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I4_O)        0.124     9.580 r  MAG/pixel_addr_i_6/O
                         net (fo=1, routed)           0.769    10.349    MAG/A[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[5]_P[12])
                                                      3.841    14.190 f  MAG/pixel_addr/P[12]
                         net (fo=28, routed)          3.569    17.759    BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X57Y32         LUT5 (Prop_lut5_I2_O)        0.124    17.883 r  BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__8/O
                         net (fo=1, routed)           0.555    18.438    BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y6          RAMB36E1                                     r  BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VC0/pixel_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.415ns  (logic 6.144ns (33.365%)  route 12.271ns (66.635%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 FDRE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDRE                         0.000     0.000 r  VC0/pixel_cnt_reg[8]/C
    SLICE_X14Y16         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  VC0/pixel_cnt_reg[8]/Q
                         net (fo=19, routed)          1.251     1.729    VC0/pixel_cnt_reg[8]
    SLICE_X12Y17         LUT4 (Prop_lut4_I3_O)        0.295     2.024 f  VC0/pixel_addr_i_15/O
                         net (fo=2, routed)           0.806     2.830    VC0/C[5]
    SLICE_X12Y16         LUT6 (Prop_lut6_I0_O)        0.124     2.954 r  VC0/v_cnt_total_carry_i_9/O
                         net (fo=19, routed)          1.500     4.454    SC0/v_cnt_total_carry__1_0
    SLICE_X7Y17          LUT5 (Prop_lut5_I3_O)        0.124     4.578 r  SC0/v_cnt_total_carry__0_i_9/O
                         net (fo=4, routed)           0.816     5.394    VC0/p_1_out[2]
    SLICE_X7Y18          LUT6 (Prop_lut6_I0_O)        0.124     5.518 r  VC0/v_cnt_total_carry__0_i_1/O
                         net (fo=1, routed)           0.566     6.085    MAG/DI[3]
    SLICE_X8Y18          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.481 r  MAG/v_cnt_total_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.481    MAG/v_cnt_total_carry__0_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.700 r  MAG/v_cnt_total_carry__1/O[0]
                         net (fo=1, routed)           1.009     7.708    MAG/v_cnt_total[8]
    SLICE_X10Y19         LUT3 (Prop_lut3_I2_O)        0.295     8.003 r  MAG/pixel_addr_i_21/O
                         net (fo=11, routed)          1.453     9.456    MAG/pixel_addr_i_21_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I4_O)        0.124     9.580 r  MAG/pixel_addr_i_6/O
                         net (fo=1, routed)           0.769    10.349    MAG/A[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[5]_P[14])
                                                      3.841    14.190 f  MAG/pixel_addr/P[14]
                         net (fo=27, routed)          3.546    17.736    BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X57Y27         LUT5 (Prop_lut5_I1_O)        0.124    17.860 r  BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__6/O
                         net (fo=1, routed)           0.555    18.415    BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y5          RAMB36E1                                     r  BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VC0/pixel_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.392ns  (logic 6.020ns (32.732%)  route 12.372ns (67.268%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDRE                         0.000     0.000 r  VC0/pixel_cnt_reg[8]/C
    SLICE_X14Y16         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  VC0/pixel_cnt_reg[8]/Q
                         net (fo=19, routed)          1.251     1.729    VC0/pixel_cnt_reg[8]
    SLICE_X12Y17         LUT4 (Prop_lut4_I3_O)        0.295     2.024 f  VC0/pixel_addr_i_15/O
                         net (fo=2, routed)           0.806     2.830    VC0/C[5]
    SLICE_X12Y16         LUT6 (Prop_lut6_I0_O)        0.124     2.954 r  VC0/v_cnt_total_carry_i_9/O
                         net (fo=19, routed)          1.500     4.454    SC0/v_cnt_total_carry__1_0
    SLICE_X7Y17          LUT5 (Prop_lut5_I3_O)        0.124     4.578 r  SC0/v_cnt_total_carry__0_i_9/O
                         net (fo=4, routed)           0.816     5.394    VC0/p_1_out[2]
    SLICE_X7Y18          LUT6 (Prop_lut6_I0_O)        0.124     5.518 r  VC0/v_cnt_total_carry__0_i_1/O
                         net (fo=1, routed)           0.566     6.085    MAG/DI[3]
    SLICE_X8Y18          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.481 r  MAG/v_cnt_total_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.481    MAG/v_cnt_total_carry__0_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.700 r  MAG/v_cnt_total_carry__1/O[0]
                         net (fo=1, routed)           1.009     7.708    MAG/v_cnt_total[8]
    SLICE_X10Y19         LUT3 (Prop_lut3_I2_O)        0.295     8.003 r  MAG/pixel_addr_i_21/O
                         net (fo=11, routed)          1.453     9.456    MAG/pixel_addr_i_21_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I4_O)        0.124     9.580 r  MAG/pixel_addr_i_6/O
                         net (fo=1, routed)           0.769    10.349    MAG/A[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[5]_P[12])
                                                      3.841    14.190 r  MAG/pixel_addr/P[12]
                         net (fo=28, routed)          4.201    18.392    BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[12]
    RAMB36_X2Y0          RAMB36E1                                     r  BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VC0/pixel_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.363ns  (logic 6.020ns (32.784%)  route 12.343ns (67.216%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDRE                         0.000     0.000 r  VC0/pixel_cnt_reg[8]/C
    SLICE_X14Y16         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  VC0/pixel_cnt_reg[8]/Q
                         net (fo=19, routed)          1.251     1.729    VC0/pixel_cnt_reg[8]
    SLICE_X12Y17         LUT4 (Prop_lut4_I3_O)        0.295     2.024 f  VC0/pixel_addr_i_15/O
                         net (fo=2, routed)           0.806     2.830    VC0/C[5]
    SLICE_X12Y16         LUT6 (Prop_lut6_I0_O)        0.124     2.954 r  VC0/v_cnt_total_carry_i_9/O
                         net (fo=19, routed)          1.500     4.454    SC0/v_cnt_total_carry__1_0
    SLICE_X7Y17          LUT5 (Prop_lut5_I3_O)        0.124     4.578 r  SC0/v_cnt_total_carry__0_i_9/O
                         net (fo=4, routed)           0.816     5.394    VC0/p_1_out[2]
    SLICE_X7Y18          LUT6 (Prop_lut6_I0_O)        0.124     5.518 r  VC0/v_cnt_total_carry__0_i_1/O
                         net (fo=1, routed)           0.566     6.085    MAG/DI[3]
    SLICE_X8Y18          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.481 r  MAG/v_cnt_total_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.481    MAG/v_cnt_total_carry__0_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.700 r  MAG/v_cnt_total_carry__1/O[0]
                         net (fo=1, routed)           1.009     7.708    MAG/v_cnt_total[8]
    SLICE_X10Y19         LUT3 (Prop_lut3_I2_O)        0.295     8.003 r  MAG/pixel_addr_i_21/O
                         net (fo=11, routed)          1.453     9.456    MAG/pixel_addr_i_21_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I4_O)        0.124     9.580 r  MAG/pixel_addr_i_6/O
                         net (fo=1, routed)           0.769    10.349    MAG/A[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[5]_P[8])
                                                      3.841    14.190 r  MAG/pixel_addr/P[8]
                         net (fo=27, routed)          4.172    18.363    BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[8]
    RAMB18_X1Y0          RAMB18E1                                     r  BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DB2/DFF_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DB2/DFF_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.631%)  route 0.127ns (47.369%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE                         0.000     0.000 r  DB2/DFF_reg[0]/C
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DB2/DFF_reg[0]/Q
                         net (fo=3, routed)           0.127     0.268    DB2/DFF[0]
    SLICE_X0Y21          FDRE                                         r  DB2/DFF_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SC0/FSM_sequential_A_to_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            SC0/FSM_sequential_A_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.158ns (58.517%)  route 0.112ns (41.483%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          LDCE                         0.000     0.000 r  SC0/FSM_sequential_A_to_reg[1]/G
    SLICE_X5Y11          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  SC0/FSM_sequential_A_to_reg[1]/Q
                         net (fo=1, routed)           0.112     0.270    SC0/A_to[1]
    SLICE_X5Y12          FDRE                                         r  SC0/FSM_sequential_A_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DB1/DFF_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OP1/s_delay_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE                         0.000     0.000 r  DB1/DFF_reg[3]/C
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DB1/DFF_reg[3]/Q
                         net (fo=2, routed)           0.097     0.238    DB1/DFF[3]
    SLICE_X0Y15          LUT4 (Prop_lut4_I0_O)        0.045     0.283 r  DB1/s_db/O
                         net (fo=1, routed)           0.000     0.283    OP1/up_db
    SLICE_X0Y15          FDRE                                         r  OP1/s_delay_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DB1/DFF_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OP1/s_op_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.189ns (66.115%)  route 0.097ns (33.885%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE                         0.000     0.000 r  DB1/DFF_reg[3]/C
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DB1/DFF_reg[3]/Q
                         net (fo=2, routed)           0.097     0.238    DB1/DFF[3]
    SLICE_X0Y15          LUT5 (Prop_lut5_I3_O)        0.048     0.286 r  DB1/s_op_i_1__0/O
                         net (fo=1, routed)           0.000     0.286    OP1/s_op_reg_0
    SLICE_X0Y15          FDRE                                         r  OP1/s_op_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.141ns (48.131%)  route 0.152ns (51.869%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE                         0.000     0.000 r  BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=22, routed)          0.152     0.293    BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X28Y25         FDRE                                         r  BMG0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VC0/line_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VC0/line_cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE                         0.000     0.000 r  VC0/line_cnt_reg[0]/C
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VC0/line_cnt_reg[0]/Q
                         net (fo=10, routed)          0.110     0.251    VC0/line_cnt_reg[0]
    SLICE_X12Y18         LUT3 (Prop_lut3_I2_O)        0.045     0.296 r  VC0/line_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.296    VC0/line_cnt[2]_i_1_n_0
    SLICE_X12Y18         FDRE                                         r  VC0/line_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VC0/line_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VC0/line_cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.189ns (63.125%)  route 0.110ns (36.875%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE                         0.000     0.000 r  VC0/line_cnt_reg[0]/C
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VC0/line_cnt_reg[0]/Q
                         net (fo=10, routed)          0.110     0.251    VC0/line_cnt_reg[0]
    SLICE_X12Y18         LUT4 (Prop_lut4_I1_O)        0.048     0.299 r  VC0/line_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.299    VC0/p_0_in__1[3]
    SLICE_X12Y18         FDRE                                         r  VC0/line_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DB1/DFF_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DB1/DFF_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.141ns (45.818%)  route 0.167ns (54.182%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE                         0.000     0.000 r  DB1/DFF_reg[1]/C
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DB1/DFF_reg[1]/Q
                         net (fo=3, routed)           0.167     0.308    DB1/DFF[1]
    SLICE_X0Y16          FDRE                                         r  DB1/DFF_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DB1/DFF_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DB1/DFF_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.141ns (44.788%)  route 0.174ns (55.212%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE                         0.000     0.000 r  DB1/DFF_reg[0]/C
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DB1/DFF_reg[0]/Q
                         net (fo=3, routed)           0.174     0.315    DB1/DFF[0]
    SLICE_X0Y16          FDRE                                         r  DB1/DFF_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VC0/line_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VC0/line_cnt_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.209ns (66.277%)  route 0.106ns (33.723%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDRE                         0.000     0.000 r  VC0/line_cnt_reg[4]/C
    SLICE_X10Y18         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  VC0/line_cnt_reg[4]/Q
                         net (fo=7, routed)           0.106     0.270    VC0/line_cnt_reg[4]
    SLICE_X11Y18         LUT6 (Prop_lut6_I5_O)        0.045     0.315 r  VC0/line_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.315    VC0/p_0_in__1[5]
    SLICE_X11Y18         FDRE                                         r  VC0/line_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------





