## EECS 301

**Digital Logic Laboratory**

Instructor: ?

TA: ?
TA: ?

Lectures: Friday 3:20 - 4:10

Location: Glennan 313

---

### PLD History

* PLA (Mask Layer Programmable)
* PAL (Fusible AND/OR Gates)
* PLD 
* CPLD
* FPGA

---

### PLD vs CPU 




---

### Lab Assignment Topics

1. Development Tools Introduction
2. HDL Coding, Counters, PWM
3. Metastability, Code Refactoring
4. Intro to State Machines
5. Serial Devices
6. Serial Communication Protocols
7. Accelerometer, RGB LEDs
8. Data Pipelining, LCD
9. Audio Codec, DDS
10. TBD

---

## Class Workflow

* GitHub Class Organization
* Lab Assignments via GitHub Classroom
* Reports using Markdown
* Class communications via Slack

---

### Altera Cyclone V SoC DevKit

![DevKit](https://raw.githubusercontent.com/CWRU-EECS301-S18/syllabus/master/Lectures/Lecture01/Slides/images/DE1-SoC_board_top.jpg)

---

### ESD ISSUES

* Electrostatic discharge destroys electronic components 
* Mitigation
	* Discharge on earth ground
	* Pick up dev board by metal plate
	* Avoid touching connector pins

---

## Development Tools

Quartus II Design Software

ModelSim Simulation Software

---

## Lab #1 Assignment

* Email invitation for assignment
* Invitation link creates GitHub repo for each student
* Tool Setup (GitHub, Git, Quartus, ModelSim)
* Code Example (Buttons and LED's simple example)
* Project and Markdown Report submitted by GitHub commit

---?image=https://raw.githubusercontent.com/CWRU-EECS301-S18/syllabus/master/Lectures/Lecture01/Slides/images/Lab1_DevBoardLayout.png&size=auto 90%

---

# Questions?
