// Seed: 581977452
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wand id_3;
  inout wire id_2;
  inout tri0 id_1;
  logic [-1 : 1] id_4 = id_1;
  assign id_3 = -1;
  assign id_1 = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout reg id_1;
  always @(posedge id_5 < id_4) begin : LABEL_0
    if (1) id_1 = -1;
  end
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
endmodule
