{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 07:41:54 2023 " "Info: Processing started: Thu Nov 30 07:41:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off divider -c divider " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off divider -c divider" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "divider EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"divider\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 3237 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 3238 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 3239 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "135 135 " "Critical Warning: No exact pin location assignment(s) for 135 pins of 135 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_operasi_fix\[0\] " "Info: Pin out_operasi_fix\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { out_operasi_fix[0] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_operasi_fix[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 930 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_operasi_fix\[1\] " "Info: Pin out_operasi_fix\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { out_operasi_fix[1] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_operasi_fix[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 931 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_operasi_fix\[2\] " "Info: Pin out_operasi_fix\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { out_operasi_fix[2] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_operasi_fix[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 932 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_operasi_fix\[3\] " "Info: Pin out_operasi_fix\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { out_operasi_fix[3] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_operasi_fix[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 933 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_operasi_fix\[4\] " "Info: Pin out_operasi_fix\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { out_operasi_fix[4] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_operasi_fix[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 934 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_operasi_fix\[5\] " "Info: Pin out_operasi_fix\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { out_operasi_fix[5] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_operasi_fix[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 935 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_operasi_fix\[6\] " "Info: Pin out_operasi_fix\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { out_operasi_fix[6] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_operasi_fix[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 936 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_operasi_fix\[7\] " "Info: Pin out_operasi_fix\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { out_operasi_fix[7] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_operasi_fix[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 937 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_operasi_fix\[8\] " "Info: Pin out_operasi_fix\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { out_operasi_fix[8] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_operasi_fix[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 938 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_operasi_fix\[9\] " "Info: Pin out_operasi_fix\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { out_operasi_fix[9] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_operasi_fix[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 939 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_operasi_fix\[10\] " "Info: Pin out_operasi_fix\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { out_operasi_fix[10] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_operasi_fix[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 940 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_operasi_fix\[11\] " "Info: Pin out_operasi_fix\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { out_operasi_fix[11] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_operasi_fix[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 941 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_operasi_fix\[12\] " "Info: Pin out_operasi_fix\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { out_operasi_fix[12] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_operasi_fix[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 942 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_operasi_fix\[13\] " "Info: Pin out_operasi_fix\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { out_operasi_fix[13] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_operasi_fix[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 943 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_operasi_fix\[14\] " "Info: Pin out_operasi_fix\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { out_operasi_fix[14] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_operasi_fix[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 944 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_operasi_fix\[15\] " "Info: Pin out_operasi_fix\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { out_operasi_fix[15] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_operasi_fix[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 945 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_operasi_fix\[16\] " "Info: Pin out_operasi_fix\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { out_operasi_fix[16] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_operasi_fix[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 946 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_operasi_fix\[17\] " "Info: Pin out_operasi_fix\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { out_operasi_fix[17] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_operasi_fix[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 947 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_operasi_fix\[18\] " "Info: Pin out_operasi_fix\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { out_operasi_fix[18] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_operasi_fix[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 948 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_operasi_fix\[19\] " "Info: Pin out_operasi_fix\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { out_operasi_fix[19] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_operasi_fix[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 949 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_operasi_fix\[20\] " "Info: Pin out_operasi_fix\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { out_operasi_fix[20] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_operasi_fix[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 950 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_operasi_fix\[21\] " "Info: Pin out_operasi_fix\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { out_operasi_fix[21] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_operasi_fix[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 951 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_operasi_fix\[22\] " "Info: Pin out_operasi_fix\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { out_operasi_fix[22] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_operasi_fix[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 952 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_operasi_fix\[23\] " "Info: Pin out_operasi_fix\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { out_operasi_fix[23] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_operasi_fix[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 953 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_operasi_fix\[24\] " "Info: Pin out_operasi_fix\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { out_operasi_fix[24] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_operasi_fix[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 954 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_operasi_fix\[25\] " "Info: Pin out_operasi_fix\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { out_operasi_fix[25] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_operasi_fix[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 955 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_operasi_fix\[26\] " "Info: Pin out_operasi_fix\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { out_operasi_fix[26] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_operasi_fix[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 956 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_operasi_fix\[27\] " "Info: Pin out_operasi_fix\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { out_operasi_fix[27] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_operasi_fix[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 957 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_operasi_fix\[28\] " "Info: Pin out_operasi_fix\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { out_operasi_fix[28] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_operasi_fix[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 958 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_operasi_fix\[29\] " "Info: Pin out_operasi_fix\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { out_operasi_fix[29] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_operasi_fix[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 959 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_operasi_fix\[30\] " "Info: Pin out_operasi_fix\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { out_operasi_fix[30] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_operasi_fix[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 960 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_operasi_fix\[31\] " "Info: Pin out_operasi_fix\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { out_operasi_fix[31] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_operasi_fix[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 961 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_operasi_fix\[32\] " "Info: Pin out_operasi_fix\[32\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { out_operasi_fix[32] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_operasi_fix[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 962 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_operasi_fix\[33\] " "Info: Pin out_operasi_fix\[33\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { out_operasi_fix[33] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_operasi_fix[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 963 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_operasi_fix\[34\] " "Info: Pin out_operasi_fix\[34\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { out_operasi_fix[34] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_operasi_fix[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 964 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_operasi_fix\[35\] " "Info: Pin out_operasi_fix\[35\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { out_operasi_fix[35] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_operasi_fix[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 965 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_operasi_fix\[36\] " "Info: Pin out_operasi_fix\[36\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { out_operasi_fix[36] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_operasi_fix[36] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 966 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_operasi_fix\[37\] " "Info: Pin out_operasi_fix\[37\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { out_operasi_fix[37] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_operasi_fix[37] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 967 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_operasi_fix\[38\] " "Info: Pin out_operasi_fix\[38\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { out_operasi_fix[38] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_operasi_fix[38] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 968 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_operasi_fix\[39\] " "Info: Pin out_operasi_fix\[39\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { out_operasi_fix[39] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_operasi_fix[39] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 969 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_operasi_fix\[40\] " "Info: Pin out_operasi_fix\[40\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { out_operasi_fix[40] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_operasi_fix[40] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 970 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "status\[0\] " "Info: Pin status\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { status[0] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { status[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 974 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "status\[1\] " "Info: Pin status\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { status[1] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { status[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 975 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_fsm\[0\] " "Info: Pin debug_fsm\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_fsm[0] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_fsm[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 976 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_fsm\[1\] " "Info: Pin debug_fsm\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_fsm[1] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_fsm[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 977 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_fsm\[2\] " "Info: Pin debug_fsm\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_fsm[2] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_fsm[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 978 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_fsm\[3\] " "Info: Pin debug_fsm\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_fsm[3] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_fsm[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 979 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_logic " "Info: Pin debug_logic not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_logic } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_logic } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 980 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_in\[40\] " "Info: Pin P_in\[40\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { P_in[40] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_in[40] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 888 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_in\[40\] " "Info: Pin Q_in\[40\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Q_in[40] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q_in[40] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 929 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clk } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 981 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Info: Pin rst not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { rst } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 982 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[2\] " "Info: Pin M\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { M[2] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 14 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 973 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[0\] " "Info: Pin M\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { M[0] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 14 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 971 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[1\] " "Info: Pin M\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { M[1] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 14 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 972 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_in\[39\] " "Info: Pin Q_in\[39\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Q_in[39] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q_in[39] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 928 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_in\[38\] " "Info: Pin Q_in\[38\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Q_in[38] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q_in[38] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 927 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_in\[37\] " "Info: Pin Q_in\[37\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Q_in[37] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q_in[37] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 926 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_in\[36\] " "Info: Pin Q_in\[36\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Q_in[36] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q_in[36] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 925 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_in\[35\] " "Info: Pin Q_in\[35\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Q_in[35] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q_in[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 924 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_in\[34\] " "Info: Pin Q_in\[34\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Q_in[34] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q_in[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 923 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_in\[33\] " "Info: Pin Q_in\[33\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Q_in[33] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q_in[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 922 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_in\[32\] " "Info: Pin Q_in\[32\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Q_in[32] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q_in[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 921 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_in\[31\] " "Info: Pin Q_in\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Q_in[31] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q_in[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 920 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_in\[30\] " "Info: Pin Q_in\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Q_in[30] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q_in[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 919 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_in\[29\] " "Info: Pin Q_in\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Q_in[29] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q_in[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 918 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_in\[28\] " "Info: Pin Q_in\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Q_in[28] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q_in[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 917 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_in\[27\] " "Info: Pin Q_in\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Q_in[27] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q_in[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 916 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_in\[26\] " "Info: Pin Q_in\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Q_in[26] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q_in[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 915 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_in\[25\] " "Info: Pin Q_in\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Q_in[25] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q_in[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 914 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_in\[24\] " "Info: Pin Q_in\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Q_in[24] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q_in[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 913 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_in\[23\] " "Info: Pin Q_in\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Q_in[23] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q_in[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 912 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_in\[22\] " "Info: Pin Q_in\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Q_in[22] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q_in[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 911 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_in\[21\] " "Info: Pin Q_in\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Q_in[21] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q_in[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 910 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_in\[20\] " "Info: Pin Q_in\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Q_in[20] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q_in[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 909 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_in\[19\] " "Info: Pin Q_in\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Q_in[19] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q_in[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 908 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_in\[18\] " "Info: Pin Q_in\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Q_in[18] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q_in[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 907 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_in\[17\] " "Info: Pin Q_in\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Q_in[17] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q_in[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 906 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_in\[16\] " "Info: Pin Q_in\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Q_in[16] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q_in[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 905 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_in\[15\] " "Info: Pin Q_in\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Q_in[15] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q_in[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 904 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_in\[14\] " "Info: Pin Q_in\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Q_in[14] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q_in[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 903 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_in\[13\] " "Info: Pin Q_in\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Q_in[13] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q_in[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 902 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_in\[12\] " "Info: Pin Q_in\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Q_in[12] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q_in[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 901 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_in\[11\] " "Info: Pin Q_in\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Q_in[11] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q_in[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 900 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_in\[10\] " "Info: Pin Q_in\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Q_in[10] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q_in[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 899 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_in\[9\] " "Info: Pin Q_in\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Q_in[9] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q_in[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 898 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_in\[8\] " "Info: Pin Q_in\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Q_in[8] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q_in[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 897 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_in\[7\] " "Info: Pin Q_in\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Q_in[7] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q_in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 896 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_in\[6\] " "Info: Pin Q_in\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Q_in[6] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 895 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_in\[5\] " "Info: Pin Q_in\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Q_in[5] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 894 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_in\[4\] " "Info: Pin Q_in\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Q_in[4] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 893 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_in\[3\] " "Info: Pin Q_in\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Q_in[3] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 892 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_in\[2\] " "Info: Pin Q_in\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Q_in[2] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 891 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_in\[1\] " "Info: Pin Q_in\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Q_in[1] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 890 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_in\[0\] " "Info: Pin Q_in\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Q_in[0] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 889 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_in\[39\] " "Info: Pin P_in\[39\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { P_in[39] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_in[39] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 887 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_in\[38\] " "Info: Pin P_in\[38\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { P_in[38] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_in[38] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 886 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_in\[37\] " "Info: Pin P_in\[37\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { P_in[37] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_in[37] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 885 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_in\[36\] " "Info: Pin P_in\[36\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { P_in[36] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_in[36] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 884 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_in\[35\] " "Info: Pin P_in\[35\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { P_in[35] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_in[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 883 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_in\[34\] " "Info: Pin P_in\[34\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { P_in[34] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_in[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 882 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_in\[33\] " "Info: Pin P_in\[33\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { P_in[33] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_in[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 881 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_in\[32\] " "Info: Pin P_in\[32\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { P_in[32] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_in[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 880 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_in\[31\] " "Info: Pin P_in\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { P_in[31] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_in[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 879 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_in\[30\] " "Info: Pin P_in\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { P_in[30] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_in[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 878 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_in\[29\] " "Info: Pin P_in\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { P_in[29] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_in[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 877 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_in\[28\] " "Info: Pin P_in\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { P_in[28] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_in[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 876 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_in\[27\] " "Info: Pin P_in\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { P_in[27] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_in[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 875 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_in\[26\] " "Info: Pin P_in\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { P_in[26] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_in[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 874 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_in\[25\] " "Info: Pin P_in\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { P_in[25] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_in[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 873 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_in\[24\] " "Info: Pin P_in\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { P_in[24] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_in[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 872 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_in\[23\] " "Info: Pin P_in\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { P_in[23] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_in[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 871 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_in\[22\] " "Info: Pin P_in\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { P_in[22] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_in[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 870 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_in\[21\] " "Info: Pin P_in\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { P_in[21] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_in[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 869 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_in\[20\] " "Info: Pin P_in\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { P_in[20] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_in[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 868 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_in\[19\] " "Info: Pin P_in\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { P_in[19] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_in[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 867 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_in\[18\] " "Info: Pin P_in\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { P_in[18] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_in[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 866 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_in\[17\] " "Info: Pin P_in\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { P_in[17] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_in[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 865 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_in\[16\] " "Info: Pin P_in\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { P_in[16] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_in[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 864 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_in\[15\] " "Info: Pin P_in\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { P_in[15] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_in[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 863 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_in\[14\] " "Info: Pin P_in\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { P_in[14] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_in[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 862 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_in\[13\] " "Info: Pin P_in\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { P_in[13] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_in[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 861 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_in\[12\] " "Info: Pin P_in\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { P_in[12] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_in[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 860 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_in\[11\] " "Info: Pin P_in\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { P_in[11] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_in[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 859 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_in\[10\] " "Info: Pin P_in\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { P_in[10] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_in[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 858 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_in\[9\] " "Info: Pin P_in\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { P_in[9] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_in[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 857 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_in\[8\] " "Info: Pin P_in\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { P_in[8] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_in[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 856 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_in\[7\] " "Info: Pin P_in\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { P_in[7] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 855 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_in\[6\] " "Info: Pin P_in\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { P_in[6] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 854 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_in\[5\] " "Info: Pin P_in\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { P_in[5] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 853 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_in\[4\] " "Info: Pin P_in\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { P_in[4] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 852 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_in\[3\] " "Info: Pin P_in\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { P_in[3] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 851 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_in\[2\] " "Info: Pin P_in\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { P_in[2] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 850 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_in\[1\] " "Info: Pin P_in\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { P_in[1] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 849 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_in\[0\] " "Info: Pin P_in\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { P_in[0] } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 848 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dividerfsm:FSMDivider\|CT_R " "Info: Destination node dividerfsm:FSMDivider\|CT_R" {  } { { "dividerfsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/dividerfsm.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dividerfsm:FSMDivider|CT_R } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 832 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dividerfsm:FSMDivider\|CT_IN " "Info: Destination node dividerfsm:FSMDivider\|CT_IN" {  } { { "dividerfsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/dividerfsm.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dividerfsm:FSMDivider|CT_IN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 831 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dividerfsm:FSMDivider\|SubtractON\[1\] " "Info: Destination node dividerfsm:FSMDivider\|SubtractON\[1\]" {  } { { "dividerfsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/dividerfsm.vhd" 119 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dividerfsm:FSMDivider|SubtractON[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 811 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clk } } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 981 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dividerfsm:FSMDivider\|SubtractON\[1\]  " "Info: Automatically promoted node dividerfsm:FSMDivider\|SubtractON\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|state~13 " "Info: Destination node AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|state~13" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 63 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|state~13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 2597 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|state~15 " "Info: Destination node AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|state~15" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 63 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|state~15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 2599 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[79\]~head_lut " "Info: Destination node AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[79\]~head_lut" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 82 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|Q[79]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 1382 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[79\]~head_lut " "Info: Destination node AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[79\]~head_lut" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 82 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|P[79]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 1379 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "dividerfsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/dividerfsm.vhd" 119 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dividerfsm:FSMDivider|SubtractON[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 811 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dividerfsm:FSMDivider\|CT_IN  " "Info: Automatically promoted node dividerfsm:FSMDivider\|CT_IN " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "dividerfsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/dividerfsm.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dividerfsm:FSMDivider|CT_IN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 831 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dividerfsm:FSMDivider\|CT_R  " "Info: Automatically promoted node dividerfsm:FSMDivider\|CT_R " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "dividerfsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/dividerfsm.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dividerfsm:FSMDivider|CT_R } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 832 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|EN  " "Info: Automatically promoted node AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|EN " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AdderSubtractor:Subtractor\|adderFSM:AdderFSMBlok\|count\[0\] " "Info: Destination node AdderSubtractor:Subtractor\|adderFSM:AdderFSMBlok\|count\[0\]" {  } { { "adderfsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/adderfsm.vhd" 121 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|count[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 120 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AdderSubtractor:Subtractor\|adderFSM:AdderFSMBlok\|count\[1\] " "Info: Destination node AdderSubtractor:Subtractor\|adderFSM:AdderFSMBlok\|count\[1\]" {  } { { "adderfsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/adderfsm.vhd" 121 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|count[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 119 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AdderSubtractor:Subtractor\|adderFSM:AdderFSMBlok\|count\[2\] " "Info: Destination node AdderSubtractor:Subtractor\|adderFSM:AdderFSMBlok\|count\[2\]" {  } { { "adderfsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/adderfsm.vhd" 121 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|count[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 118 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AdderSubtractor:Subtractor\|adderFSM:AdderFSMBlok\|count\[3\] " "Info: Destination node AdderSubtractor:Subtractor\|adderFSM:AdderFSMBlok\|count\[3\]" {  } { { "adderfsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/adderfsm.vhd" 121 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|count[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 117 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AdderSubtractor:Subtractor\|adderFSM:AdderFSMBlok\|count\[4\] " "Info: Destination node AdderSubtractor:Subtractor\|adderFSM:AdderFSMBlok\|count\[4\]" {  } { { "adderfsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/adderfsm.vhd" 121 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|count[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 116 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AdderSubtractor:Subtractor\|adderFSM:AdderFSMBlok\|count\[5\] " "Info: Destination node AdderSubtractor:Subtractor\|adderFSM:AdderFSMBlok\|count\[5\]" {  } { { "adderfsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/adderfsm.vhd" 121 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|count[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 115 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AdderSubtractor:Subtractor\|adderFSM:AdderFSMBlok\|count\[6\] " "Info: Destination node AdderSubtractor:Subtractor\|adderFSM:AdderFSMBlok\|count\[6\]" {  } { { "adderfsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/adderfsm.vhd" 121 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|count[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 114 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AdderSubtractor:Subtractor\|adderFSM:AdderFSMBlok\|count\[6\]~9 " "Info: Destination node AdderSubtractor:Subtractor\|adderFSM:AdderFSMBlok\|count\[6\]~9" {  } { { "adderfsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/adderfsm.vhd" 121 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|count[6]~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 2292 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 14 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|EN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ITB/semester 3/NEW DIVIDER/" 0 { } { { 0 { 0 ""} 0 473 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "134 unused 3.3V 86 48 0 " "Info: Number of I/O pins in group: 134 (unused VREF, 3.3V VCCIO, 86 input, 48 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 40 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "9.768 ns register register " "Info: Estimated most critical path is register to register delay of 9.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ParalelRegister:RegisterR\|REG\[2\] 1 REG LAB_X27_Y14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X27_Y14; Fanout = 2; REG Node = 'ParalelRegister:RegisterR\|REG\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ParalelRegister:RegisterR|REG[2] } "NODE_NAME" } } { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.517 ns) 1.551 ns comparatorreal:ComparatorRS\|LessThan0~5 2 COMB LAB_X22_Y14 1 " "Info: 2: + IC(1.034 ns) + CELL(0.517 ns) = 1.551 ns; Loc. = LAB_X22_Y14; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { ParalelRegister:RegisterR|REG[2] comparatorreal:ComparatorRS|LessThan0~5 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.631 ns comparatorreal:ComparatorRS\|LessThan0~7 3 COMB LAB_X22_Y14 1 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.631 ns; Loc. = LAB_X22_Y14; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~5 comparatorreal:ComparatorRS|LessThan0~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.711 ns comparatorreal:ComparatorRS\|LessThan0~9 4 COMB LAB_X22_Y14 1 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.711 ns; Loc. = LAB_X22_Y14; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~7 comparatorreal:ComparatorRS|LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.791 ns comparatorreal:ComparatorRS\|LessThan0~11 5 COMB LAB_X22_Y14 1 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.791 ns; Loc. = LAB_X22_Y14; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~9 comparatorreal:ComparatorRS|LessThan0~11 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.871 ns comparatorreal:ComparatorRS\|LessThan0~13 6 COMB LAB_X22_Y14 1 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.871 ns; Loc. = LAB_X22_Y14; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~11 comparatorreal:ComparatorRS|LessThan0~13 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.951 ns comparatorreal:ComparatorRS\|LessThan0~15 7 COMB LAB_X22_Y14 1 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 1.951 ns; Loc. = LAB_X22_Y14; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~13 comparatorreal:ComparatorRS|LessThan0~15 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.031 ns comparatorreal:ComparatorRS\|LessThan0~17 8 COMB LAB_X22_Y14 1 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 2.031 ns; Loc. = LAB_X22_Y14; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~15 comparatorreal:ComparatorRS|LessThan0~17 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.111 ns comparatorreal:ComparatorRS\|LessThan0~19 9 COMB LAB_X22_Y14 1 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 2.111 ns; Loc. = LAB_X22_Y14; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~17 comparatorreal:ComparatorRS|LessThan0~19 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.191 ns comparatorreal:ComparatorRS\|LessThan0~21 10 COMB LAB_X22_Y14 1 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 2.191 ns; Loc. = LAB_X22_Y14; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~19 comparatorreal:ComparatorRS|LessThan0~21 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.271 ns comparatorreal:ComparatorRS\|LessThan0~23 11 COMB LAB_X22_Y14 1 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 2.271 ns; Loc. = LAB_X22_Y14; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~21 comparatorreal:ComparatorRS|LessThan0~23 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.351 ns comparatorreal:ComparatorRS\|LessThan0~25 12 COMB LAB_X22_Y14 1 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 2.351 ns; Loc. = LAB_X22_Y14; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~23 comparatorreal:ComparatorRS|LessThan0~25 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.431 ns comparatorreal:ComparatorRS\|LessThan0~27 13 COMB LAB_X22_Y14 1 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 2.431 ns; Loc. = LAB_X22_Y14; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~25 comparatorreal:ComparatorRS|LessThan0~27 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.511 ns comparatorreal:ComparatorRS\|LessThan0~29 14 COMB LAB_X22_Y14 1 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 2.511 ns; Loc. = LAB_X22_Y14; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~27 comparatorreal:ComparatorRS|LessThan0~29 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.591 ns comparatorreal:ComparatorRS\|LessThan0~31 15 COMB LAB_X22_Y14 1 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 2.591 ns; Loc. = LAB_X22_Y14; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~29 comparatorreal:ComparatorRS|LessThan0~31 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.080 ns) 2.769 ns comparatorreal:ComparatorRS\|LessThan0~33 16 COMB LAB_X22_Y13 1 " "Info: 16: + IC(0.098 ns) + CELL(0.080 ns) = 2.769 ns; Loc. = LAB_X22_Y13; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { comparatorreal:ComparatorRS|LessThan0~31 comparatorreal:ComparatorRS|LessThan0~33 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.849 ns comparatorreal:ComparatorRS\|LessThan0~35 17 COMB LAB_X22_Y13 1 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 2.849 ns; Loc. = LAB_X22_Y13; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~33 comparatorreal:ComparatorRS|LessThan0~35 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.929 ns comparatorreal:ComparatorRS\|LessThan0~37 18 COMB LAB_X22_Y13 1 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 2.929 ns; Loc. = LAB_X22_Y13; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~35 comparatorreal:ComparatorRS|LessThan0~37 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.009 ns comparatorreal:ComparatorRS\|LessThan0~39 19 COMB LAB_X22_Y13 1 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 3.009 ns; Loc. = LAB_X22_Y13; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~37 comparatorreal:ComparatorRS|LessThan0~39 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.089 ns comparatorreal:ComparatorRS\|LessThan0~41 20 COMB LAB_X22_Y13 1 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 3.089 ns; Loc. = LAB_X22_Y13; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~39 comparatorreal:ComparatorRS|LessThan0~41 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.169 ns comparatorreal:ComparatorRS\|LessThan0~43 21 COMB LAB_X22_Y13 1 " "Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 3.169 ns; Loc. = LAB_X22_Y13; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~41 comparatorreal:ComparatorRS|LessThan0~43 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.249 ns comparatorreal:ComparatorRS\|LessThan0~45 22 COMB LAB_X22_Y13 1 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 3.249 ns; Loc. = LAB_X22_Y13; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~43 comparatorreal:ComparatorRS|LessThan0~45 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.329 ns comparatorreal:ComparatorRS\|LessThan0~47 23 COMB LAB_X22_Y13 1 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 3.329 ns; Loc. = LAB_X22_Y13; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~45 comparatorreal:ComparatorRS|LessThan0~47 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.409 ns comparatorreal:ComparatorRS\|LessThan0~49 24 COMB LAB_X22_Y13 1 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 3.409 ns; Loc. = LAB_X22_Y13; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~47 comparatorreal:ComparatorRS|LessThan0~49 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.489 ns comparatorreal:ComparatorRS\|LessThan0~51 25 COMB LAB_X22_Y13 1 " "Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 3.489 ns; Loc. = LAB_X22_Y13; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~49 comparatorreal:ComparatorRS|LessThan0~51 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.569 ns comparatorreal:ComparatorRS\|LessThan0~53 26 COMB LAB_X22_Y13 1 " "Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 3.569 ns; Loc. = LAB_X22_Y13; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~51 comparatorreal:ComparatorRS|LessThan0~53 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.649 ns comparatorreal:ComparatorRS\|LessThan0~55 27 COMB LAB_X22_Y13 1 " "Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 3.649 ns; Loc. = LAB_X22_Y13; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~53 comparatorreal:ComparatorRS|LessThan0~55 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.729 ns comparatorreal:ComparatorRS\|LessThan0~57 28 COMB LAB_X22_Y13 1 " "Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 3.729 ns; Loc. = LAB_X22_Y13; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~55 comparatorreal:ComparatorRS|LessThan0~57 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.809 ns comparatorreal:ComparatorRS\|LessThan0~59 29 COMB LAB_X22_Y13 1 " "Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 3.809 ns; Loc. = LAB_X22_Y13; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~57 comparatorreal:ComparatorRS|LessThan0~59 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.889 ns comparatorreal:ComparatorRS\|LessThan0~61 30 COMB LAB_X22_Y13 1 " "Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 3.889 ns; Loc. = LAB_X22_Y13; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~61'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~59 comparatorreal:ComparatorRS|LessThan0~61 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.969 ns comparatorreal:ComparatorRS\|LessThan0~63 31 COMB LAB_X22_Y13 1 " "Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 3.969 ns; Loc. = LAB_X22_Y13; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~63'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~61 comparatorreal:ComparatorRS|LessThan0~63 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.080 ns) 4.147 ns comparatorreal:ComparatorRS\|LessThan0~65 32 COMB LAB_X22_Y12 1 " "Info: 32: + IC(0.098 ns) + CELL(0.080 ns) = 4.147 ns; Loc. = LAB_X22_Y12; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~65'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { comparatorreal:ComparatorRS|LessThan0~63 comparatorreal:ComparatorRS|LessThan0~65 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.227 ns comparatorreal:ComparatorRS\|LessThan0~67 33 COMB LAB_X22_Y12 1 " "Info: 33: + IC(0.000 ns) + CELL(0.080 ns) = 4.227 ns; Loc. = LAB_X22_Y12; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~67'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~65 comparatorreal:ComparatorRS|LessThan0~67 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.307 ns comparatorreal:ComparatorRS\|LessThan0~69 34 COMB LAB_X22_Y12 1 " "Info: 34: + IC(0.000 ns) + CELL(0.080 ns) = 4.307 ns; Loc. = LAB_X22_Y12; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~69'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~67 comparatorreal:ComparatorRS|LessThan0~69 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.387 ns comparatorreal:ComparatorRS\|LessThan0~71 35 COMB LAB_X22_Y12 1 " "Info: 35: + IC(0.000 ns) + CELL(0.080 ns) = 4.387 ns; Loc. = LAB_X22_Y12; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~71'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~69 comparatorreal:ComparatorRS|LessThan0~71 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.467 ns comparatorreal:ComparatorRS\|LessThan0~73 36 COMB LAB_X22_Y12 1 " "Info: 36: + IC(0.000 ns) + CELL(0.080 ns) = 4.467 ns; Loc. = LAB_X22_Y12; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~73'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~71 comparatorreal:ComparatorRS|LessThan0~73 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.547 ns comparatorreal:ComparatorRS\|LessThan0~75 37 COMB LAB_X22_Y12 1 " "Info: 37: + IC(0.000 ns) + CELL(0.080 ns) = 4.547 ns; Loc. = LAB_X22_Y12; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~75'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~73 comparatorreal:ComparatorRS|LessThan0~75 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.627 ns comparatorreal:ComparatorRS\|LessThan0~77 38 COMB LAB_X22_Y12 1 " "Info: 38: + IC(0.000 ns) + CELL(0.080 ns) = 4.627 ns; Loc. = LAB_X22_Y12; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~77'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~75 comparatorreal:ComparatorRS|LessThan0~77 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.707 ns comparatorreal:ComparatorRS\|LessThan0~79 39 COMB LAB_X22_Y12 1 " "Info: 39: + IC(0.000 ns) + CELL(0.080 ns) = 4.707 ns; Loc. = LAB_X22_Y12; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~79'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~77 comparatorreal:ComparatorRS|LessThan0~79 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.787 ns comparatorreal:ComparatorRS\|LessThan0~81 40 COMB LAB_X22_Y12 1 " "Info: 40: + IC(0.000 ns) + CELL(0.080 ns) = 4.787 ns; Loc. = LAB_X22_Y12; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~81'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~79 comparatorreal:ComparatorRS|LessThan0~81 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.867 ns comparatorreal:ComparatorRS\|LessThan0~83 41 COMB LAB_X22_Y12 1 " "Info: 41: + IC(0.000 ns) + CELL(0.080 ns) = 4.867 ns; Loc. = LAB_X22_Y12; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~83'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~81 comparatorreal:ComparatorRS|LessThan0~83 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.947 ns comparatorreal:ComparatorRS\|LessThan0~85 42 COMB LAB_X22_Y12 1 " "Info: 42: + IC(0.000 ns) + CELL(0.080 ns) = 4.947 ns; Loc. = LAB_X22_Y12; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~85'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~83 comparatorreal:ComparatorRS|LessThan0~85 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.027 ns comparatorreal:ComparatorRS\|LessThan0~87 43 COMB LAB_X22_Y12 1 " "Info: 43: + IC(0.000 ns) + CELL(0.080 ns) = 5.027 ns; Loc. = LAB_X22_Y12; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~87'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~85 comparatorreal:ComparatorRS|LessThan0~87 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.107 ns comparatorreal:ComparatorRS\|LessThan0~89 44 COMB LAB_X22_Y12 1 " "Info: 44: + IC(0.000 ns) + CELL(0.080 ns) = 5.107 ns; Loc. = LAB_X22_Y12; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~89'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~87 comparatorreal:ComparatorRS|LessThan0~89 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.187 ns comparatorreal:ComparatorRS\|LessThan0~91 45 COMB LAB_X22_Y12 1 " "Info: 45: + IC(0.000 ns) + CELL(0.080 ns) = 5.187 ns; Loc. = LAB_X22_Y12; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~91'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~89 comparatorreal:ComparatorRS|LessThan0~91 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.267 ns comparatorreal:ComparatorRS\|LessThan0~93 46 COMB LAB_X22_Y12 1 " "Info: 46: + IC(0.000 ns) + CELL(0.080 ns) = 5.267 ns; Loc. = LAB_X22_Y12; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~93'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~91 comparatorreal:ComparatorRS|LessThan0~93 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.347 ns comparatorreal:ComparatorRS\|LessThan0~95 47 COMB LAB_X22_Y12 1 " "Info: 47: + IC(0.000 ns) + CELL(0.080 ns) = 5.347 ns; Loc. = LAB_X22_Y12; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~95'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~93 comparatorreal:ComparatorRS|LessThan0~95 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.080 ns) 5.525 ns comparatorreal:ComparatorRS\|LessThan0~97 48 COMB LAB_X22_Y11 1 " "Info: 48: + IC(0.098 ns) + CELL(0.080 ns) = 5.525 ns; Loc. = LAB_X22_Y11; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~97'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { comparatorreal:ComparatorRS|LessThan0~95 comparatorreal:ComparatorRS|LessThan0~97 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.605 ns comparatorreal:ComparatorRS\|LessThan0~99 49 COMB LAB_X22_Y11 1 " "Info: 49: + IC(0.000 ns) + CELL(0.080 ns) = 5.605 ns; Loc. = LAB_X22_Y11; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~99'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~97 comparatorreal:ComparatorRS|LessThan0~99 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.685 ns comparatorreal:ComparatorRS\|LessThan0~101 50 COMB LAB_X22_Y11 1 " "Info: 50: + IC(0.000 ns) + CELL(0.080 ns) = 5.685 ns; Loc. = LAB_X22_Y11; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~101'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~99 comparatorreal:ComparatorRS|LessThan0~101 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.765 ns comparatorreal:ComparatorRS\|LessThan0~103 51 COMB LAB_X22_Y11 1 " "Info: 51: + IC(0.000 ns) + CELL(0.080 ns) = 5.765 ns; Loc. = LAB_X22_Y11; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~103'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~101 comparatorreal:ComparatorRS|LessThan0~103 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.845 ns comparatorreal:ComparatorRS\|LessThan0~105 52 COMB LAB_X22_Y11 1 " "Info: 52: + IC(0.000 ns) + CELL(0.080 ns) = 5.845 ns; Loc. = LAB_X22_Y11; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~105'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~103 comparatorreal:ComparatorRS|LessThan0~105 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.925 ns comparatorreal:ComparatorRS\|LessThan0~107 53 COMB LAB_X22_Y11 1 " "Info: 53: + IC(0.000 ns) + CELL(0.080 ns) = 5.925 ns; Loc. = LAB_X22_Y11; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~107'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~105 comparatorreal:ComparatorRS|LessThan0~107 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.005 ns comparatorreal:ComparatorRS\|LessThan0~109 54 COMB LAB_X22_Y11 1 " "Info: 54: + IC(0.000 ns) + CELL(0.080 ns) = 6.005 ns; Loc. = LAB_X22_Y11; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~109'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~107 comparatorreal:ComparatorRS|LessThan0~109 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.085 ns comparatorreal:ComparatorRS\|LessThan0~111 55 COMB LAB_X22_Y11 1 " "Info: 55: + IC(0.000 ns) + CELL(0.080 ns) = 6.085 ns; Loc. = LAB_X22_Y11; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~111'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~109 comparatorreal:ComparatorRS|LessThan0~111 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.165 ns comparatorreal:ComparatorRS\|LessThan0~113 56 COMB LAB_X22_Y11 1 " "Info: 56: + IC(0.000 ns) + CELL(0.080 ns) = 6.165 ns; Loc. = LAB_X22_Y11; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~113'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~111 comparatorreal:ComparatorRS|LessThan0~113 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.245 ns comparatorreal:ComparatorRS\|LessThan0~115 57 COMB LAB_X22_Y11 1 " "Info: 57: + IC(0.000 ns) + CELL(0.080 ns) = 6.245 ns; Loc. = LAB_X22_Y11; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~115'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~113 comparatorreal:ComparatorRS|LessThan0~115 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.325 ns comparatorreal:ComparatorRS\|LessThan0~117 58 COMB LAB_X22_Y11 1 " "Info: 58: + IC(0.000 ns) + CELL(0.080 ns) = 6.325 ns; Loc. = LAB_X22_Y11; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~117'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~115 comparatorreal:ComparatorRS|LessThan0~117 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.405 ns comparatorreal:ComparatorRS\|LessThan0~119 59 COMB LAB_X22_Y11 1 " "Info: 59: + IC(0.000 ns) + CELL(0.080 ns) = 6.405 ns; Loc. = LAB_X22_Y11; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~119'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~117 comparatorreal:ComparatorRS|LessThan0~119 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.485 ns comparatorreal:ComparatorRS\|LessThan0~121 60 COMB LAB_X22_Y11 1 " "Info: 60: + IC(0.000 ns) + CELL(0.080 ns) = 6.485 ns; Loc. = LAB_X22_Y11; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~121'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~119 comparatorreal:ComparatorRS|LessThan0~121 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.565 ns comparatorreal:ComparatorRS\|LessThan0~123 61 COMB LAB_X22_Y11 1 " "Info: 61: + IC(0.000 ns) + CELL(0.080 ns) = 6.565 ns; Loc. = LAB_X22_Y11; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~123'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~121 comparatorreal:ComparatorRS|LessThan0~123 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.645 ns comparatorreal:ComparatorRS\|LessThan0~125 62 COMB LAB_X22_Y11 1 " "Info: 62: + IC(0.000 ns) + CELL(0.080 ns) = 6.645 ns; Loc. = LAB_X22_Y11; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~125'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~123 comparatorreal:ComparatorRS|LessThan0~125 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.725 ns comparatorreal:ComparatorRS\|LessThan0~127 63 COMB LAB_X22_Y11 1 " "Info: 63: + IC(0.000 ns) + CELL(0.080 ns) = 6.725 ns; Loc. = LAB_X22_Y11; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~127'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~125 comparatorreal:ComparatorRS|LessThan0~127 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.080 ns) 6.903 ns comparatorreal:ComparatorRS\|LessThan0~129 64 COMB LAB_X22_Y10 1 " "Info: 64: + IC(0.098 ns) + CELL(0.080 ns) = 6.903 ns; Loc. = LAB_X22_Y10; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~129'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { comparatorreal:ComparatorRS|LessThan0~127 comparatorreal:ComparatorRS|LessThan0~129 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.983 ns comparatorreal:ComparatorRS\|LessThan0~131 65 COMB LAB_X22_Y10 1 " "Info: 65: + IC(0.000 ns) + CELL(0.080 ns) = 6.983 ns; Loc. = LAB_X22_Y10; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~131'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~129 comparatorreal:ComparatorRS|LessThan0~131 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.063 ns comparatorreal:ComparatorRS\|LessThan0~133 66 COMB LAB_X22_Y10 1 " "Info: 66: + IC(0.000 ns) + CELL(0.080 ns) = 7.063 ns; Loc. = LAB_X22_Y10; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~133'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~131 comparatorreal:ComparatorRS|LessThan0~133 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.143 ns comparatorreal:ComparatorRS\|LessThan0~135 67 COMB LAB_X22_Y10 1 " "Info: 67: + IC(0.000 ns) + CELL(0.080 ns) = 7.143 ns; Loc. = LAB_X22_Y10; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~135'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~133 comparatorreal:ComparatorRS|LessThan0~135 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.223 ns comparatorreal:ComparatorRS\|LessThan0~137 68 COMB LAB_X22_Y10 1 " "Info: 68: + IC(0.000 ns) + CELL(0.080 ns) = 7.223 ns; Loc. = LAB_X22_Y10; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~137'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~135 comparatorreal:ComparatorRS|LessThan0~137 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.303 ns comparatorreal:ComparatorRS\|LessThan0~139 69 COMB LAB_X22_Y10 1 " "Info: 69: + IC(0.000 ns) + CELL(0.080 ns) = 7.303 ns; Loc. = LAB_X22_Y10; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~139'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~137 comparatorreal:ComparatorRS|LessThan0~139 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.383 ns comparatorreal:ComparatorRS\|LessThan0~141 70 COMB LAB_X22_Y10 1 " "Info: 70: + IC(0.000 ns) + CELL(0.080 ns) = 7.383 ns; Loc. = LAB_X22_Y10; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~141'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~139 comparatorreal:ComparatorRS|LessThan0~141 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.463 ns comparatorreal:ComparatorRS\|LessThan0~143 71 COMB LAB_X22_Y10 1 " "Info: 71: + IC(0.000 ns) + CELL(0.080 ns) = 7.463 ns; Loc. = LAB_X22_Y10; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~143'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~141 comparatorreal:ComparatorRS|LessThan0~143 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.543 ns comparatorreal:ComparatorRS\|LessThan0~145 72 COMB LAB_X22_Y10 1 " "Info: 72: + IC(0.000 ns) + CELL(0.080 ns) = 7.543 ns; Loc. = LAB_X22_Y10; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~145'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~143 comparatorreal:ComparatorRS|LessThan0~145 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.623 ns comparatorreal:ComparatorRS\|LessThan0~147 73 COMB LAB_X22_Y10 1 " "Info: 73: + IC(0.000 ns) + CELL(0.080 ns) = 7.623 ns; Loc. = LAB_X22_Y10; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~147'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~145 comparatorreal:ComparatorRS|LessThan0~147 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.703 ns comparatorreal:ComparatorRS\|LessThan0~149 74 COMB LAB_X22_Y10 1 " "Info: 74: + IC(0.000 ns) + CELL(0.080 ns) = 7.703 ns; Loc. = LAB_X22_Y10; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~149'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~147 comparatorreal:ComparatorRS|LessThan0~149 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.783 ns comparatorreal:ComparatorRS\|LessThan0~151 75 COMB LAB_X22_Y10 1 " "Info: 75: + IC(0.000 ns) + CELL(0.080 ns) = 7.783 ns; Loc. = LAB_X22_Y10; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~151'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~149 comparatorreal:ComparatorRS|LessThan0~151 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.863 ns comparatorreal:ComparatorRS\|LessThan0~153 76 COMB LAB_X22_Y10 1 " "Info: 76: + IC(0.000 ns) + CELL(0.080 ns) = 7.863 ns; Loc. = LAB_X22_Y10; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~153'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~151 comparatorreal:ComparatorRS|LessThan0~153 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.943 ns comparatorreal:ComparatorRS\|LessThan0~155 77 COMB LAB_X22_Y10 1 " "Info: 77: + IC(0.000 ns) + CELL(0.080 ns) = 7.943 ns; Loc. = LAB_X22_Y10; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~155'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~153 comparatorreal:ComparatorRS|LessThan0~155 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.023 ns comparatorreal:ComparatorRS\|LessThan0~157 78 COMB LAB_X22_Y10 1 " "Info: 78: + IC(0.000 ns) + CELL(0.080 ns) = 8.023 ns; Loc. = LAB_X22_Y10; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~157'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~155 comparatorreal:ComparatorRS|LessThan0~157 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 8.481 ns comparatorreal:ComparatorRS\|LessThan0~158 79 COMB LAB_X22_Y10 1 " "Info: 79: + IC(0.000 ns) + CELL(0.458 ns) = 8.481 ns; Loc. = LAB_X22_Y10; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~158'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { comparatorreal:ComparatorRS|LessThan0~157 comparatorreal:ComparatorRS|LessThan0~158 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.451 ns) 9.672 ns comparatorreal:ComparatorRS\|comp~0 80 COMB LAB_X21_Y12 1 " "Info: 80: + IC(0.740 ns) + CELL(0.451 ns) = 9.672 ns; Loc. = LAB_X21_Y12; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|comp~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.191 ns" { comparatorreal:ComparatorRS|LessThan0~158 comparatorreal:ComparatorRS|comp~0 } "NODE_NAME" } } { "comparatorreal.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/comparatorreal.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 9.768 ns comparatorreal:ComparatorRS\|comp 81 REG LAB_X21_Y12 3 " "Info: 81: + IC(0.000 ns) + CELL(0.096 ns) = 9.768 ns; Loc. = LAB_X21_Y12; Fanout = 3; REG Node = 'comparatorreal:ComparatorRS\|comp'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { comparatorreal:ComparatorRS|comp~0 comparatorreal:ComparatorRS|comp } "NODE_NAME" } } { "comparatorreal.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/comparatorreal.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.602 ns ( 77.83 % ) " "Info: Total cell delay = 7.602 ns ( 77.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.166 ns ( 22.17 % ) " "Info: Total interconnect delay = 2.166 ns ( 22.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.768 ns" { ParalelRegister:RegisterR|REG[2] comparatorreal:ComparatorRS|LessThan0~5 comparatorreal:ComparatorRS|LessThan0~7 comparatorreal:ComparatorRS|LessThan0~9 comparatorreal:ComparatorRS|LessThan0~11 comparatorreal:ComparatorRS|LessThan0~13 comparatorreal:ComparatorRS|LessThan0~15 comparatorreal:ComparatorRS|LessThan0~17 comparatorreal:ComparatorRS|LessThan0~19 comparatorreal:ComparatorRS|LessThan0~21 comparatorreal:ComparatorRS|LessThan0~23 comparatorreal:ComparatorRS|LessThan0~25 comparatorreal:ComparatorRS|LessThan0~27 comparatorreal:ComparatorRS|LessThan0~29 comparatorreal:ComparatorRS|LessThan0~31 comparatorreal:ComparatorRS|LessThan0~33 comparatorreal:ComparatorRS|LessThan0~35 comparatorreal:ComparatorRS|LessThan0~37 comparatorreal:ComparatorRS|LessThan0~39 comparatorreal:ComparatorRS|LessThan0~41 comparatorreal:ComparatorRS|LessThan0~43 comparatorreal:ComparatorRS|LessThan0~45 comparatorreal:ComparatorRS|LessThan0~47 comparatorreal:ComparatorRS|LessThan0~49 comparatorreal:ComparatorRS|LessThan0~51 comparatorreal:ComparatorRS|LessThan0~53 comparatorreal:ComparatorRS|LessThan0~55 comparatorreal:ComparatorRS|LessThan0~57 comparatorreal:ComparatorRS|LessThan0~59 comparatorreal:ComparatorRS|LessThan0~61 comparatorreal:ComparatorRS|LessThan0~63 comparatorreal:ComparatorRS|LessThan0~65 comparatorreal:ComparatorRS|LessThan0~67 comparatorreal:ComparatorRS|LessThan0~69 comparatorreal:ComparatorRS|LessThan0~71 comparatorreal:ComparatorRS|LessThan0~73 comparatorreal:ComparatorRS|LessThan0~75 comparatorreal:ComparatorRS|LessThan0~77 comparatorreal:ComparatorRS|LessThan0~79 comparatorreal:ComparatorRS|LessThan0~81 comparatorreal:ComparatorRS|LessThan0~83 comparatorreal:ComparatorRS|LessThan0~85 comparatorreal:ComparatorRS|LessThan0~87 comparatorreal:ComparatorRS|LessThan0~89 comparatorreal:ComparatorRS|LessThan0~91 comparatorreal:ComparatorRS|LessThan0~93 comparatorreal:ComparatorRS|LessThan0~95 comparatorreal:ComparatorRS|LessThan0~97 comparatorreal:ComparatorRS|LessThan0~99 comparatorreal:ComparatorRS|LessThan0~101 comparatorreal:ComparatorRS|LessThan0~103 comparatorreal:ComparatorRS|LessThan0~105 comparatorreal:ComparatorRS|LessThan0~107 comparatorreal:ComparatorRS|LessThan0~109 comparatorreal:ComparatorRS|LessThan0~111 comparatorreal:ComparatorRS|LessThan0~113 comparatorreal:ComparatorRS|LessThan0~115 comparatorreal:ComparatorRS|LessThan0~117 comparatorreal:ComparatorRS|LessThan0~119 comparatorreal:ComparatorRS|LessThan0~121 comparatorreal:ComparatorRS|LessThan0~123 comparatorreal:ComparatorRS|LessThan0~125 comparatorreal:ComparatorRS|LessThan0~127 comparatorreal:ComparatorRS|LessThan0~129 comparatorreal:ComparatorRS|LessThan0~131 comparatorreal:ComparatorRS|LessThan0~133 comparatorreal:ComparatorRS|LessThan0~135 comparatorreal:ComparatorRS|LessThan0~137 comparatorreal:ComparatorRS|LessThan0~139 comparatorreal:ComparatorRS|LessThan0~141 comparatorreal:ComparatorRS|LessThan0~143 comparatorreal:ComparatorRS|LessThan0~145 comparatorreal:ComparatorRS|LessThan0~147 comparatorreal:ComparatorRS|LessThan0~149 comparatorreal:ComparatorRS|LessThan0~151 comparatorreal:ComparatorRS|LessThan0~153 comparatorreal:ComparatorRS|LessThan0~155 comparatorreal:ComparatorRS|LessThan0~157 comparatorreal:ComparatorRS|LessThan0~158 comparatorreal:ComparatorRS|comp~0 comparatorreal:ComparatorRS|comp } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X12_Y14 X24_Y27 " "Info: Peak interconnect usage is 7% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "48 " "Warning: Found 48 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_operasi_fix\[0\] 0 " "Info: Pin \"out_operasi_fix\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_operasi_fix\[1\] 0 " "Info: Pin \"out_operasi_fix\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_operasi_fix\[2\] 0 " "Info: Pin \"out_operasi_fix\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_operasi_fix\[3\] 0 " "Info: Pin \"out_operasi_fix\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_operasi_fix\[4\] 0 " "Info: Pin \"out_operasi_fix\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_operasi_fix\[5\] 0 " "Info: Pin \"out_operasi_fix\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_operasi_fix\[6\] 0 " "Info: Pin \"out_operasi_fix\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_operasi_fix\[7\] 0 " "Info: Pin \"out_operasi_fix\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_operasi_fix\[8\] 0 " "Info: Pin \"out_operasi_fix\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_operasi_fix\[9\] 0 " "Info: Pin \"out_operasi_fix\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_operasi_fix\[10\] 0 " "Info: Pin \"out_operasi_fix\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_operasi_fix\[11\] 0 " "Info: Pin \"out_operasi_fix\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_operasi_fix\[12\] 0 " "Info: Pin \"out_operasi_fix\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_operasi_fix\[13\] 0 " "Info: Pin \"out_operasi_fix\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_operasi_fix\[14\] 0 " "Info: Pin \"out_operasi_fix\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_operasi_fix\[15\] 0 " "Info: Pin \"out_operasi_fix\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_operasi_fix\[16\] 0 " "Info: Pin \"out_operasi_fix\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_operasi_fix\[17\] 0 " "Info: Pin \"out_operasi_fix\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_operasi_fix\[18\] 0 " "Info: Pin \"out_operasi_fix\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_operasi_fix\[19\] 0 " "Info: Pin \"out_operasi_fix\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_operasi_fix\[20\] 0 " "Info: Pin \"out_operasi_fix\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_operasi_fix\[21\] 0 " "Info: Pin \"out_operasi_fix\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_operasi_fix\[22\] 0 " "Info: Pin \"out_operasi_fix\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_operasi_fix\[23\] 0 " "Info: Pin \"out_operasi_fix\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_operasi_fix\[24\] 0 " "Info: Pin \"out_operasi_fix\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_operasi_fix\[25\] 0 " "Info: Pin \"out_operasi_fix\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_operasi_fix\[26\] 0 " "Info: Pin \"out_operasi_fix\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_operasi_fix\[27\] 0 " "Info: Pin \"out_operasi_fix\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_operasi_fix\[28\] 0 " "Info: Pin \"out_operasi_fix\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_operasi_fix\[29\] 0 " "Info: Pin \"out_operasi_fix\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_operasi_fix\[30\] 0 " "Info: Pin \"out_operasi_fix\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_operasi_fix\[31\] 0 " "Info: Pin \"out_operasi_fix\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_operasi_fix\[32\] 0 " "Info: Pin \"out_operasi_fix\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_operasi_fix\[33\] 0 " "Info: Pin \"out_operasi_fix\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_operasi_fix\[34\] 0 " "Info: Pin \"out_operasi_fix\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_operasi_fix\[35\] 0 " "Info: Pin \"out_operasi_fix\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_operasi_fix\[36\] 0 " "Info: Pin \"out_operasi_fix\[36\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_operasi_fix\[37\] 0 " "Info: Pin \"out_operasi_fix\[37\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_operasi_fix\[38\] 0 " "Info: Pin \"out_operasi_fix\[38\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_operasi_fix\[39\] 0 " "Info: Pin \"out_operasi_fix\[39\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_operasi_fix\[40\] 0 " "Info: Pin \"out_operasi_fix\[40\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "status\[0\] 0 " "Info: Pin \"status\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "status\[1\] 0 " "Info: Pin \"status\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_fsm\[0\] 0 " "Info: Pin \"debug_fsm\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_fsm\[1\] 0 " "Info: Pin \"debug_fsm\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_fsm\[2\] 0 " "Info: Pin \"debug_fsm\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_fsm\[3\] 0 " "Info: Pin \"debug_fsm\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_logic 0 " "Info: Pin \"debug_logic\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "281 " "Info: Peak virtual memory: 281 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 07:41:58 2023 " "Info: Processing ended: Thu Nov 30 07:41:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
