{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1605024395269 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1605024395269 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 10 19:06:33 2020 " "Processing started: Tue Nov 10 19:06:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1605024395269 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1605024395269 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1605024395269 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1605024395969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1.v 3 3 " "Found 3 design units, including 3 entities, in source file lab1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1 " "Found entity 1: lab1" {  } { { "lab1.v" "" { Text "E:/study/Labs/reconf/lab3/lab1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1605024396011 ""} { "Info" "ISGN_ENTITY_NAME" "2 SPI_controller " "Found entity 2: SPI_controller" {  } { { "lab1.v" "" { Text "E:/study/Labs/reconf/lab3/lab1.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1605024396011 ""} { "Info" "ISGN_ENTITY_NAME" "3 clk_divider " "Found entity 3: clk_divider" {  } { { "lab1.v" "" { Text "E:/study/Labs/reconf/lab3/lab1.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1605024396011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1605024396011 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab1 " "Elaborating entity \"lab1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1605024396034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:divider " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:divider\"" {  } { { "lab1.v" "divider" { Text "E:/study/Labs/reconf/lab3/lab1.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1605024396042 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lab1.v(139) " "Verilog HDL assignment warning at lab1.v(139): truncated value with size 32 to match size of target (8)" {  } { { "lab1.v" "" { Text "E:/study/Labs/reconf/lab3/lab1.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1605024396042 "|lab1|clk_divider:divider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_controller SPI_controller:spi " "Elaborating entity \"SPI_controller\" for hierarchy \"SPI_controller:spi\"" {  } { { "lab1.v" "spi" { Text "E:/study/Labs/reconf/lab3/lab1.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1605024396048 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 lab1.v(61) " "Verilog HDL assignment warning at lab1.v(61): truncated value with size 32 to match size of target (15)" {  } { { "lab1.v" "" { Text "E:/study/Labs/reconf/lab3/lab1.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1605024396050 "|lab1|SPI_controller:spi"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "lab1.v(68) " "Verilog HDL Case Statement information at lab1.v(68): all case item expressions in this case statement are onehot" {  } { { "lab1.v" "" { Text "E:/study/Labs/reconf/lab3/lab1.v" 68 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1 1605024396050 "|lab1|SPI_controller:spi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 lab1.v(90) " "Verilog HDL assignment warning at lab1.v(90): truncated value with size 32 to match size of target (6)" {  } { { "lab1.v" "" { Text "E:/study/Labs/reconf/lab3/lab1.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1605024396051 "|lab1|SPI_controller:spi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 24 lab1.v(105) " "Verilog HDL assignment warning at lab1.v(105): truncated value with size 40 to match size of target (24)" {  } { { "lab1.v" "" { Text "E:/study/Labs/reconf/lab3/lab1.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1605024396051 "|lab1|SPI_controller:spi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 lab1.v(107) " "Verilog HDL assignment warning at lab1.v(107): truncated value with size 32 to match size of target (6)" {  } { { "lab1.v" "" { Text "E:/study/Labs/reconf/lab3/lab1.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1605024396052 "|lab1|SPI_controller:spi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 14 lab1.v(119) " "Verilog HDL assignment warning at lab1.v(119): truncated value with size 40 to match size of target (14)" {  } { { "lab1.v" "" { Text "E:/study/Labs/reconf/lab3/lab1.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1605024396052 "|lab1|SPI_controller:spi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 lab1.v(121) " "Verilog HDL assignment warning at lab1.v(121): truncated value with size 32 to match size of target (6)" {  } { { "lab1.v" "" { Text "E:/study/Labs/reconf/lab3/lab1.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1605024396052 "|lab1|SPI_controller:spi"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1605024397099 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1605024397515 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "SPI_controller:spi\|Add2~0 " "Logic cell \"SPI_controller:spi\|Add2~0\"" {  } { { "lab1.v" "Add2~0" { Text "E:/study/Labs/reconf/lab3/lab1.v" 88 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1605024397517 ""} { "Info" "ISCL_SCL_CELL_NAME" "SPI_controller:spi\|Add2~12 " "Logic cell \"SPI_controller:spi\|Add2~12\"" {  } { { "lab1.v" "Add2~12" { Text "E:/study/Labs/reconf/lab3/lab1.v" 88 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1605024397517 ""} { "Info" "ISCL_SCL_CELL_NAME" "SPI_controller:spi\|Add2~14 " "Logic cell \"SPI_controller:spi\|Add2~14\"" {  } { { "lab1.v" "Add2~14" { Text "E:/study/Labs/reconf/lab3/lab1.v" 88 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1605024397517 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "" 0 -1 1605024397517 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1605024397610 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1605024397610 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "459 " "Implemented 459 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1605024397650 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1605024397650 ""} { "Info" "ICUT_CUT_TM_LCELLS" "415 " "Implemented 415 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1605024397650 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1605024397650 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "466 " "Peak virtual memory: 466 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1605024397675 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 10 19:06:37 2020 " "Processing ended: Tue Nov 10 19:06:37 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1605024397675 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1605024397675 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1605024397675 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1605024397675 ""}
