// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
// Date        : Wed Mar 27 12:08:59 2024
// Host        : node4-dev running 64-bit Ubuntu 22.04.4 LTS
// Command     : write_verilog -force -mode synth_stub
//               /home/joao/icyradio/firmware/a100t/icyradio.gen/sources_1/bd/icyradio/ip/icyradio_xbar_1/icyradio_xbar_1_stub.v
// Design      : icyradio_xbar_1
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7a100tfgg484-2
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "axi_crossbar_v2_1_30_axi_crossbar,Vivado 2023.2" *)
module icyradio_xbar_1(aclk, aresetn, s_axi_awid, s_axi_awaddr, 
  s_axi_awlen, s_axi_awsize, s_axi_awburst, s_axi_awlock, s_axi_awcache, s_axi_awprot, 
  s_axi_awqos, s_axi_awvalid, s_axi_awready, s_axi_wdata, s_axi_wstrb, s_axi_wlast, 
  s_axi_wvalid, s_axi_wready, s_axi_bid, s_axi_bresp, s_axi_bvalid, s_axi_bready, s_axi_arid, 
  s_axi_araddr, s_axi_arlen, s_axi_arsize, s_axi_arburst, s_axi_arlock, s_axi_arcache, 
  s_axi_arprot, s_axi_arqos, s_axi_arvalid, s_axi_arready, s_axi_rid, s_axi_rdata, s_axi_rresp, 
  s_axi_rlast, s_axi_rvalid, s_axi_rready, m_axi_awid, m_axi_awaddr, m_axi_awlen, m_axi_awsize, 
  m_axi_awburst, m_axi_awlock, m_axi_awcache, m_axi_awprot, m_axi_awregion, m_axi_awqos, 
  m_axi_awvalid, m_axi_awready, m_axi_wdata, m_axi_wstrb, m_axi_wlast, m_axi_wvalid, 
  m_axi_wready, m_axi_bid, m_axi_bresp, m_axi_bvalid, m_axi_bready, m_axi_arid, m_axi_araddr, 
  m_axi_arlen, m_axi_arsize, m_axi_arburst, m_axi_arlock, m_axi_arcache, m_axi_arprot, 
  m_axi_arregion, m_axi_arqos, m_axi_arvalid, m_axi_arready, m_axi_rid, m_axi_rdata, 
  m_axi_rresp, m_axi_rlast, m_axi_rvalid, m_axi_rready)
/* synthesis syn_black_box black_box_pad_pin="aresetn,s_axi_awid[20:0],s_axi_awaddr[223:0],s_axi_awlen[55:0],s_axi_awsize[20:0],s_axi_awburst[13:0],s_axi_awlock[6:0],s_axi_awcache[27:0],s_axi_awprot[20:0],s_axi_awqos[27:0],s_axi_awvalid[6:0],s_axi_awready[6:0],s_axi_wdata[447:0],s_axi_wstrb[55:0],s_axi_wlast[6:0],s_axi_wvalid[6:0],s_axi_wready[6:0],s_axi_bid[20:0],s_axi_bresp[13:0],s_axi_bvalid[6:0],s_axi_bready[6:0],s_axi_arid[20:0],s_axi_araddr[223:0],s_axi_arlen[55:0],s_axi_arsize[20:0],s_axi_arburst[13:0],s_axi_arlock[6:0],s_axi_arcache[27:0],s_axi_arprot[20:0],s_axi_arqos[27:0],s_axi_arvalid[6:0],s_axi_arready[6:0],s_axi_rid[20:0],s_axi_rdata[447:0],s_axi_rresp[13:0],s_axi_rlast[6:0],s_axi_rvalid[6:0],s_axi_rready[6:0],m_axi_awid[5:0],m_axi_awaddr[63:0],m_axi_awlen[15:0],m_axi_awsize[5:0],m_axi_awburst[3:0],m_axi_awlock[1:0],m_axi_awcache[7:0],m_axi_awprot[5:0],m_axi_awregion[7:0],m_axi_awqos[7:0],m_axi_awvalid[1:0],m_axi_awready[1:0],m_axi_wdata[127:0],m_axi_wstrb[15:0],m_axi_wlast[1:0],m_axi_wvalid[1:0],m_axi_wready[1:0],m_axi_bid[5:0],m_axi_bresp[3:0],m_axi_bvalid[1:0],m_axi_bready[1:0],m_axi_arid[5:0],m_axi_araddr[63:0],m_axi_arlen[15:0],m_axi_arsize[5:0],m_axi_arburst[3:0],m_axi_arlock[1:0],m_axi_arcache[7:0],m_axi_arprot[5:0],m_axi_arregion[7:0],m_axi_arqos[7:0],m_axi_arvalid[1:0],m_axi_arready[1:0],m_axi_rid[5:0],m_axi_rdata[127:0],m_axi_rresp[3:0],m_axi_rlast[1:0],m_axi_rvalid[1:0],m_axi_rready[1:0]" */
/* synthesis syn_force_seq_prim="aclk" */;
  input aclk /* synthesis syn_isclock = 1 */;
  input aresetn;
  input [20:0]s_axi_awid;
  input [223:0]s_axi_awaddr;
  input [55:0]s_axi_awlen;
  input [20:0]s_axi_awsize;
  input [13:0]s_axi_awburst;
  input [6:0]s_axi_awlock;
  input [27:0]s_axi_awcache;
  input [20:0]s_axi_awprot;
  input [27:0]s_axi_awqos;
  input [6:0]s_axi_awvalid;
  output [6:0]s_axi_awready;
  input [447:0]s_axi_wdata;
  input [55:0]s_axi_wstrb;
  input [6:0]s_axi_wlast;
  input [6:0]s_axi_wvalid;
  output [6:0]s_axi_wready;
  output [20:0]s_axi_bid;
  output [13:0]s_axi_bresp;
  output [6:0]s_axi_bvalid;
  input [6:0]s_axi_bready;
  input [20:0]s_axi_arid;
  input [223:0]s_axi_araddr;
  input [55:0]s_axi_arlen;
  input [20:0]s_axi_arsize;
  input [13:0]s_axi_arburst;
  input [6:0]s_axi_arlock;
  input [27:0]s_axi_arcache;
  input [20:0]s_axi_arprot;
  input [27:0]s_axi_arqos;
  input [6:0]s_axi_arvalid;
  output [6:0]s_axi_arready;
  output [20:0]s_axi_rid;
  output [447:0]s_axi_rdata;
  output [13:0]s_axi_rresp;
  output [6:0]s_axi_rlast;
  output [6:0]s_axi_rvalid;
  input [6:0]s_axi_rready;
  output [5:0]m_axi_awid;
  output [63:0]m_axi_awaddr;
  output [15:0]m_axi_awlen;
  output [5:0]m_axi_awsize;
  output [3:0]m_axi_awburst;
  output [1:0]m_axi_awlock;
  output [7:0]m_axi_awcache;
  output [5:0]m_axi_awprot;
  output [7:0]m_axi_awregion;
  output [7:0]m_axi_awqos;
  output [1:0]m_axi_awvalid;
  input [1:0]m_axi_awready;
  output [127:0]m_axi_wdata;
  output [15:0]m_axi_wstrb;
  output [1:0]m_axi_wlast;
  output [1:0]m_axi_wvalid;
  input [1:0]m_axi_wready;
  input [5:0]m_axi_bid;
  input [3:0]m_axi_bresp;
  input [1:0]m_axi_bvalid;
  output [1:0]m_axi_bready;
  output [5:0]m_axi_arid;
  output [63:0]m_axi_araddr;
  output [15:0]m_axi_arlen;
  output [5:0]m_axi_arsize;
  output [3:0]m_axi_arburst;
  output [1:0]m_axi_arlock;
  output [7:0]m_axi_arcache;
  output [5:0]m_axi_arprot;
  output [7:0]m_axi_arregion;
  output [7:0]m_axi_arqos;
  output [1:0]m_axi_arvalid;
  input [1:0]m_axi_arready;
  input [5:0]m_axi_rid;
  input [127:0]m_axi_rdata;
  input [3:0]m_axi_rresp;
  input [1:0]m_axi_rlast;
  input [1:0]m_axi_rvalid;
  output [1:0]m_axi_rready;
endmodule
