#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002e20da82b30 .scope module, "mem_tb" "mem_tb" 2 3;
 .timescale -9 -10;
L_000002e20da8d6b0 .functor BUFZ 4, v000002e20dad8fc0_0, C4<0000>, C4<0000>, C4<0000>;
L_000002e20da8dcd0 .functor BUFZ 8, v000002e20dad8700_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000002e20dad8e80_0 .net "buffer_rx_t", 7 0, L_000002e20da8dcd0;  1 drivers
v000002e20dad8700_0 .var "buffer_rx_t_reg", 7 0;
v000002e20dad9100_0 .net "buffer_tx_t", 7 0, v000002e20da27150_0;  1 drivers
v000002e20dad87a0_0 .var "buffer_tx_t_reg", 7 0;
v000002e20dad91a0_0 .var "clk", 0 0;
v000002e20dad8c00_0 .net "mem_address_t", 3 0, L_000002e20da8d6b0;  1 drivers
v000002e20dad8fc0_0 .var "mem_address_t_reg", 3 0;
v000002e20dad88e0_0 .var "mem_en_t", 0 0;
v000002e20dad8980_0 .var "mem_initial_t", 0 0;
v000002e20dad8b60_0 .var "mem_re_t", 0 0;
v000002e20dad8ca0_0 .var "mem_we_t", 0 0;
E_000002e20da8b5a0 .event anyedge, v000002e20da27150_0;
S_000002e20da82cc0 .scope module, "dut_mem" "mem" 2 5, 3 1 0, S_000002e20da82b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "mem_clk";
    .port_info 1 /INPUT 1 "mem_en";
    .port_info 2 /INPUT 4 "mem_address";
    .port_info 3 /OUTPUT 8 "buffer_tx";
    .port_info 4 /INPUT 8 "buffer_rx";
    .port_info 5 /INPUT 1 "mem_we";
    .port_info 6 /INPUT 1 "mem_re";
    .port_info 7 /INPUT 1 "mem_initial";
v000002e20da2bf40_15 .array/port v000002e20da2bf40, 15;
L_000002e20da8d1e0 .functor BUFZ 8, v000002e20da2bf40_15, C4<00000000>, C4<00000000>, C4<00000000>;
v000002e20da2bf40_13 .array/port v000002e20da2bf40, 13;
L_000002e20da8d020 .functor BUFZ 8, v000002e20da2bf40_13, C4<00000000>, C4<00000000>, C4<00000000>;
v000002e20da2bf40_10 .array/port v000002e20da2bf40, 10;
L_000002e20da8d4f0 .functor BUFZ 8, v000002e20da2bf40_10, C4<00000000>, C4<00000000>, C4<00000000>;
v000002e20da26f30_0 .net "buffer_rx", 7 0, L_000002e20da8dcd0;  alias, 1 drivers
v000002e20da27150_0 .var "buffer_tx", 7 0;
v000002e20da2bf40 .array "mem", 0 15, 7 0;
v000002e20da82e50_0 .net "mem_address", 3 0, L_000002e20da8d6b0;  alias, 1 drivers
v000002e20da82ef0_0 .net "mem_clk", 0 0, v000002e20dad91a0_0;  1 drivers
v000002e20da26920_0 .net "mem_en", 0 0, v000002e20dad88e0_0;  1 drivers
v000002e20da269c0_0 .net "mem_initial", 0 0, v000002e20dad8980_0;  1 drivers
v000002e20da26a60_0 .net "mem_re", 0 0, v000002e20dad8b60_0;  1 drivers
v000002e20da26b00_0 .net "mem_view_binary_A", 7 0, L_000002e20da8d4f0;  1 drivers
v000002e20dad8f20_0 .net "mem_view_binary_D", 7 0, L_000002e20da8d020;  1 drivers
v000002e20dad8a20_0 .net "mem_view_binary_F", 7 0, L_000002e20da8d1e0;  1 drivers
v000002e20dad8ac0_0 .net "mem_we", 0 0, v000002e20dad8ca0_0;  1 drivers
E_000002e20da8bbe0 .event posedge, v000002e20da82ef0_0;
    .scope S_000002e20da82cc0;
T_0 ;
    %wait E_000002e20da8bbe0;
    %load/vec4 v000002e20da269c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e20da2bf40, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e20da2bf40, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e20da2bf40, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e20da2bf40, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e20da2bf40, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e20da2bf40, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e20da2bf40, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e20da2bf40, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e20da2bf40, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e20da2bf40, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e20da2bf40, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e20da2bf40, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e20da2bf40, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e20da2bf40, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e20da2bf40, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e20da2bf40, 0, 4;
    %pushi/vec4 34, 0, 8;
    %assign/vec4 v000002e20da27150_0, 0;
    %jmp T_0.3;
T_0.0 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e20da2bf40, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e20da2bf40, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e20da2bf40, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e20da2bf40, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e20da2bf40, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e20da2bf40, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e20da2bf40, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e20da2bf40, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e20da2bf40, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e20da2bf40, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e20da2bf40, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e20da2bf40, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e20da2bf40, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e20da2bf40, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e20da2bf40, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e20da2bf40, 0, 4;
    %pushi/vec4 17, 0, 8;
    %assign/vec4 v000002e20da27150_0, 0;
    %jmp T_0.3;
T_0.1 ;
    %load/vec4 v000002e20dad8ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v000002e20da26f30_0;
    %load/vec4 v000002e20da82e50_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e20da2bf40, 0, 4;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v000002e20da26a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v000002e20da82e50_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000002e20da2bf40, 4;
    %assign/vec4 v000002e20da27150_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002e20da2bf40, 4;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e20da2bf40, 0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002e20da2bf40, 4;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e20da2bf40, 0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002e20da2bf40, 4;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e20da2bf40, 0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002e20da2bf40, 4;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e20da2bf40, 0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002e20da2bf40, 4;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e20da2bf40, 0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002e20da2bf40, 4;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e20da2bf40, 0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002e20da2bf40, 4;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e20da2bf40, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002e20da2bf40, 4;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e20da2bf40, 0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002e20da2bf40, 4;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e20da2bf40, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002e20da2bf40, 4;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e20da2bf40, 0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002e20da2bf40, 4;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e20da2bf40, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002e20da2bf40, 4;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e20da2bf40, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002e20da2bf40, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e20da2bf40, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002e20da2bf40, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e20da2bf40, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002e20da2bf40, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e20da2bf40, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002e20da2bf40, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e20da2bf40, 0, 4;
    %load/vec4 v000002e20da27150_0;
    %assign/vec4 v000002e20da27150_0, 0;
T_0.7 ;
T_0.5 ;
    %jmp T_0.3;
T_0.3 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0;
    .scope S_000002e20da82b30;
T_1 ;
    %wait E_000002e20da8b5a0;
    %load/vec4 v000002e20dad9100_0;
    %store/vec4 v000002e20dad87a0_0, 0, 8;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000002e20da82b30;
T_2 ;
    %delay 50, 0;
    %load/vec4 v000002e20dad91a0_0;
    %inv;
    %store/vec4 v000002e20dad91a0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_000002e20da82b30;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e20dad91a0_0, 0, 1;
    %delay 10, 0;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e20dad88e0_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e20dad88e0_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e20dad8980_0, 0, 1;
    %delay 200, 0;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e20dad8980_0, 0, 1;
    %pushi/vec4 240, 0, 8;
    %store/vec4 v000002e20dad8700_0, 0, 8;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e20dad8b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e20dad8ca0_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000002e20dad8fc0_0, 0, 4;
    %delay 200, 0;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e20dad8b60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e20dad8ca0_0, 0, 1;
    %delay 200, 0;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e20dad8b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e20dad8ca0_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 70 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_000002e20da82b30;
T_4 ;
    %vpi_call 2 77 "$dumpfile", "mem_wave.vcd" {0 0 0};
    %vpi_call 2 78 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002e20da82b30 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "mem_tb.v";
    "mem.v";
