	component Memory is
		port (
			clk_clk            : in  std_logic                     := 'X';             -- clk
			reset_reset        : in  std_logic                     := 'X';             -- reset
			reset_reset_req    : in  std_logic                     := 'X';             -- reset_req
			sortie_address     : in  std_logic_vector(7 downto 0)  := (others => 'X'); -- address
			sortie_debugaccess : in  std_logic                     := 'X';             -- debugaccess
			sortie_clken       : in  std_logic                     := 'X';             -- clken
			sortie_chipselect  : in  std_logic                     := 'X';             -- chipselect
			sortie_write       : in  std_logic                     := 'X';             -- write
			sortie_readdata    : out std_logic_vector(15 downto 0);                    -- readdata
			sortie_writedata   : in  std_logic_vector(15 downto 0) := (others => 'X'); -- writedata
			sortie_byteenable  : in  std_logic_vector(1 downto 0)  := (others => 'X')  -- byteenable
		);
	end component Memory;

