{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 17 09:15:58 2019 " "Info: Processing started: Sun Mar 17 09:15:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exp_r_alu -c exp_r_alu --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off exp_r_alu -c exp_r_alu --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp_r_alu.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file exp_r_alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 exp_r_alu " "Info: Found entity 1: exp_r_alu" {  } { { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/计算机组成原理-模型机实验/exp_r_alu - 副本/exp_r_alu.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "exp_r_alu " "Info: Elaborating entity \"exp_r_alu\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst18 " "Warning: Block or symbol \"NOT\" of instance \"inst18\" overlaps another block or symbol" {  } { { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/计算机组成原理-模型机实验/exp_r_alu - 副本/exp_r_alu.bdf" { { 432 -856 -808 464 "inst18" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74374 74374:inst8 " "Info: Elaborating entity \"74374\" for hierarchy \"74374:inst8\"" {  } { { "exp_r_alu.bdf" "inst8" { Schematic "D:/My-Quartus/计算机组成原理-模型机实验/exp_r_alu - 副本/exp_r_alu.bdf" { { 88 320 440 280 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74374:inst8 " "Info: Elaborated megafunction instantiation \"74374:inst8\"" {  } { { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/计算机组成原理-模型机实验/exp_r_alu - 副本/exp_r_alu.bdf" { { 88 320 440 280 "inst8" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74244 74244:inst10 " "Info: Elaborating entity \"74244\" for hierarchy \"74244:inst10\"" {  } { { "exp_r_alu.bdf" "inst10" { Schematic "D:/My-Quartus/计算机组成原理-模型机实验/exp_r_alu - 副本/exp_r_alu.bdf" { { 224 24 128 416 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74244:inst10 " "Info: Elaborated megafunction instantiation \"74244:inst10\"" {  } { { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/计算机组成原理-模型机实验/exp_r_alu - 副本/exp_r_alu.bdf" { { 224 24 128 416 "inst10" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 74161:inst12 " "Info: Elaborating entity \"74161\" for hierarchy \"74161:inst12\"" {  } { { "exp_r_alu.bdf" "inst12" { Schematic "D:/My-Quartus/计算机组成原理-模型机实验/exp_r_alu - 副本/exp_r_alu.bdf" { { 296 -560 -440 480 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74161:inst12 " "Info: Elaborated megafunction instantiation \"74161:inst12\"" {  } { { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/计算机组成原理-模型机实验/exp_r_alu - 副本/exp_r_alu.bdf" { { 296 -560 -440 480 "inst12" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 74161:inst12\|f74161:sub " "Info: Elaborating entity \"f74161\" for hierarchy \"74161:inst12\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "c:/altera/90sp1/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74161:inst12\|f74161:sub 74161:inst12 " "Info: Elaborated megafunction instantiation \"74161:inst12\|f74161:sub\", which is child of megafunction instantiation \"74161:inst12\"" {  } { { "74161.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/计算机组成原理-模型机实验/exp_r_alu - 副本/exp_r_alu.bdf" { { 296 -560 -440 480 "inst12" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74181 74181:inst1 " "Info: Elaborating entity \"74181\" for hierarchy \"74181:inst1\"" {  } { { "exp_r_alu.bdf" "inst1" { Schematic "D:/My-Quartus/计算机组成原理-模型机实验/exp_r_alu - 副本/exp_r_alu.bdf" { { 56 920 1040 312 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74181:inst1 " "Info: Elaborated megafunction instantiation \"74181:inst1\"" {  } { { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/计算机组成原理-模型机实验/exp_r_alu - 副本/exp_r_alu.bdf" { { 56 920 1040 312 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74273 74273:inst4 " "Info: Elaborating entity \"74273\" for hierarchy \"74273:inst4\"" {  } { { "exp_r_alu.bdf" "inst4" { Schematic "D:/My-Quartus/计算机组成原理-模型机实验/exp_r_alu - 副本/exp_r_alu.bdf" { { 368 592 712 560 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74273:inst4 " "Info: Elaborated megafunction instantiation \"74273:inst4\"" {  } { { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/计算机组成原理-模型机实验/exp_r_alu - 副本/exp_r_alu.bdf" { { 368 592 712 560 "inst4" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 1  Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "232 " "Info: Peak virtual memory: 232 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 17 09:16:00 2019 " "Info: Processing ended: Sun Mar 17 09:16:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
