<profile>
    <ReportVersion>
        <Version>2022.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xck26-sfvc784-2LV-c</Part>
        <TopModelName>pp_pipeline_accel</TopModelName>
        <TargetClockPeriod>3.33</TargetClockPeriod>
        <ClockUncertainty>0.90</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>2.657</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>8320332</Best-caseLatency>
            <Average-caseLatency>8322254</Average-caseLatency>
            <Worst-caseLatency>8381134</Worst-caseLatency>
            <Best-caseRealTimeLatency>27.732 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>27.738 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>27.934 ms</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>
                <range>
                    <min>8320324</min>
                    <max>8381117</max>
                </range>
            </DataflowPipelineThroughput>
            <Interval-min>8320324</Interval-min>
            <Interval-max>8381117</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>22</BRAM_18K>
            <DSP>35</DSP>
            <FF>19877</FF>
            <LUT>28218</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>288</BRAM_18K>
            <DSP>1248</DSP>
            <FF>234240</FF>
            <LUT>117120</LUT>
            <URAM>64</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>pp_pipeline_accel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>pp_pipeline_accel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>pp_pipeline_accel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WSTRB</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WSTRB</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWADDR</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWLEN</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWSIZE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWBURST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWLOCK</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWCACHE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWPROT</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWQOS</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWREGION</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WDATA</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WSTRB</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WLAST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARADDR</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARLEN</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARSIZE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARBURST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARLOCK</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARCACHE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARPROT</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARQOS</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARREGION</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RDATA</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RLAST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RRESP</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BRESP</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWVALID</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWREADY</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWADDR</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWID</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWLEN</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWSIZE</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWBURST</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWLOCK</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWCACHE</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWPROT</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWQOS</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWREGION</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWUSER</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_WVALID</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_WREADY</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_WDATA</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_WSTRB</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_WLAST</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_WID</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_WUSER</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARVALID</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARREADY</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARADDR</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARID</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARLEN</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARSIZE</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARBURST</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARLOCK</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARCACHE</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARPROT</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARQOS</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARREGION</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARUSER</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_RVALID</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_RREADY</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_RDATA</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_RLAST</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_RID</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_RUSER</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_RRESP</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_BVALID</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_BREADY</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_BRESP</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_BID</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_BUSER</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="7">
            <ModuleName>pp_pipeline_accel</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>entry_proc11_U0</InstName>
                    <ModuleName>entry_proc11</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>256</ID>
                </Instance>
                <Instance>
                    <InstName>Block_entry20_proc_U0</InstName>
                    <ModuleName>Block_entry20_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>266</ID>
                </Instance>
                <Instance>
                    <InstName>Array2xfMat_64_0_2160_3840_1_U0</InstName>
                    <ModuleName>Array2xfMat_64_0_2160_3840_1_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>274</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Axi2Mat_1_fu_92</InstName>
                            <ModuleName>Axi2Mat_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>92</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>Axi2Mat_Block_entry3_proc_U0</InstName>
                                    <ModuleName>Axi2Mat_Block_entry3_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>100</ID>
                                </Instance>
                                <Instance>
                                    <InstName>Axi2AxiStream_1_U0</InstName>
                                    <ModuleName>Axi2AxiStream_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>112</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_Axi2AxiStream_1_Pipeline_VITIS_LOOP_1028_1_fu_142</InstName>
                                            <ModuleName>Axi2AxiStream_1_Pipeline_VITIS_LOOP_1028_1</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>142</ID>
                                            <BindInstances>c_V_4_fu_102_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>mul_mul_16ns_16ns_32_3_1_U19 add_ln587_fu_189_p2 mul_mul_16ns_16ns_32_3_1_U20 add_ln587_1_fu_212_p2 r_2_fu_261_p2 mul_31ns_21ns_52_2_1_U18 empty_226_fu_287_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>AxiStream2Mat_1_U0</InstName>
                                    <ModuleName>AxiStream2Mat_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>126</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>entry_proc9_U0</InstName>
                                            <ModuleName>entry_proc9</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>60</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>last_blk_pxl_width_2_U0</InstName>
                                            <ModuleName>last_blk_pxl_width_2</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>70</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>AxiStream2MatStream_2_1_U0</InstName>
                                            <ModuleName>AxiStream2MatStream_2_1</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>75</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_AxiStream2MatStream_2_1_Pipeline_MMIterInLoopRow_fu_62</InstName>
                                                    <ModuleName>AxiStream2MatStream_2_1_Pipeline_MMIterInLoopRow</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>62</ID>
                                                    <BindInstances>add_ln1062_fu_222_p2 sub_ln1082_fu_315_p2 grp_fu_180_p2 sub_ln674_12_fu_444_p2 sub_ln674_13_fu_448_p2 sub_ln674_14_fu_453_p2 sub_ln674_15_fu_477_p2 rem_5_fu_335_p2 grp_fu_180_p2 add_ln674_fu_503_p2 grp_fu_185_p2 grp_fu_185_p2 sub_ln674_10_fu_528_p2 sub_ln414_fu_636_p2 add_ln1079_fu_376_p2 sub_ln414_3_fu_563_p2 sub_ln414_4_fu_579_p2 rem_4_fu_420_p2 sub_ln674_16_fu_736_p2 add_ln1094_fu_247_p2</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>mul_32s_32s_32_2_1_U44 sub_fu_88_p2 sub3_fu_94_p2 sub38_fu_101_p2 add_ln1082_fu_108_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>last_blk_width_channel_U cols_c_U rows_c_U</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>cols_c_U rows_c_U ldata_U rows_burst_loc_channel_U rows_stride_loc_channel_U cols_cast_loc_channel_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>Block_entry2022_proc_U0</InstName>
                    <ModuleName>Block_entry2022_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>287</ID>
                    <BindInstances>sub_ln59_fu_28_p2 sub_ln59_1_fu_57_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>Array2xfMat_64_6_1080_1920_1_U0</InstName>
                    <ModuleName>Array2xfMat_64_6_1080_1920_1_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>292</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Axi2Mat_fu_64</InstName>
                            <ModuleName>Axi2Mat</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>64</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>Axi2Mat_Block_entry1_proc_U0</InstName>
                                    <ModuleName>Axi2Mat_Block_entry1_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>102</ID>
                                </Instance>
                                <Instance>
                                    <InstName>Axi2AxiStream_U0</InstName>
                                    <ModuleName>Axi2AxiStream</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>111</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1028_1_fu_164</InstName>
                                            <ModuleName>Axi2AxiStream_Pipeline_VITIS_LOOP_1028_1</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>164</ID>
                                            <BindInstances>c_V_2_fu_102_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>mul_mul_11ns_11ns_22_3_1_U87 add_ln587_fu_211_p2 mul_mul_16ns_11ns_27_3_1_U88 add_ln587_1_fu_234_p2 r_4_fu_279_p2 mul_mul_20ns_11ns_31_4_1_U89 empty_229_fu_300_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>AxiStream2Mat_U0</InstName>
                                    <ModuleName>AxiStream2Mat</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>127</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>entry_proc8_U0</InstName>
                                            <ModuleName>entry_proc8</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>60</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>last_blk_pxl_width_1_U0</InstName>
                                            <ModuleName>last_blk_pxl_width_1</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>70</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>AxiStream2MatStream_2_U0</InstName>
                                            <ModuleName>AxiStream2MatStream_2_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>75</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_64</InstName>
                                                    <ModuleName>AxiStream2MatStream_2_Pipeline_MMIterInLoopRow</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>64</ID>
                                                    <BindInstances>i_9_fu_230_p2 sub_ln1082_fu_323_p2 grp_fu_184_p2 sub_ln674_4_fu_452_p2 sub_ln674_5_fu_456_p2 sub_ln674_6_fu_461_p2 sub_ln674_7_fu_485_p2 rem_2_fu_343_p2 grp_fu_184_p2 add_ln674_fu_511_p2 grp_fu_189_p2 grp_fu_189_p2 sub_ln674_2_fu_536_p2 sub_ln414_fu_644_p2 add_ln1079_fu_384_p2 sub_ln414_1_fu_571_p2 sub_ln414_2_fu_587_p2 rem_1_fu_428_p2 sub_ln674_8_fu_744_p2 add_ln1094_fu_255_p2</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>sub_fu_96_p2 sub3_fu_103_p2 sub38_fu_110_p2 add_ln1082_fu_117_p2 mul_mul_11ns_11ns_22_4_1_U115</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>last_blk_width_channel_U cols_c_U rows_c_U</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>cols_c_U rows_c_U ldata_U rows_burst_loc_channel_U rows_stride_loc_channel_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>nv122bgr_0_6_9_2160_3840_1_1_U0</InstName>
                    <ModuleName>nv122bgr_0_6_9_2160_3840_1_1_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>303</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_KernNv122bgr_0_6_9_2160_3840_1_1_1_5_9_s_fu_46</InstName>
                            <ModuleName>KernNv122bgr_0_6_9_2160_3840_1_1_1_5_9_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>46</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_KernNv122bgr_0_6_9_2160_3840_1_1_1_5_9_Pipeline_ColLoop_fu_102</InstName>
                                    <ModuleName>KernNv122bgr_0_6_9_2160_3840_1_1_1_5_9_Pipeline_ColLoop</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>102</ID>
                                    <BindInstances>j_3_fu_202_p2 add_ln4220_fu_235_p2 mac_muladd_8s_15ns_21ns_23_4_1_U148 mac_muladd_8s_15s_21ns_23_4_1_U149 mac_muladd_8s_16s_23s_24_4_1_U151 mac_muladd_8s_10ns_21ns_22_4_1_U150 mac_muladd_8ns_13ns_15ns_21_4_1_U147 mac_muladd_8ns_13ns_15ns_21_4_1_U147 mac_muladd_8s_15ns_21ns_23_4_1_U148 mac_muladd_8s_15s_21ns_23_4_1_U149 mac_muladd_8s_16s_23s_24_4_1_U151 Value_int_1_fu_438_p2 Value_uchar_2_fu_467_p2 mac_muladd_8s_10ns_21ns_22_4_1_U150 add_ln874_fu_338_p2 Value_int_2_fu_508_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_KernNv122bgr_0_6_9_2160_3840_1_1_1_5_9_Pipeline_VITIS_LOOP_4244_1_fu_119</InstName>
                                    <ModuleName>KernNv122bgr_0_6_9_2160_3840_1_1_1_5_9_Pipeline_VITIS_LOOP_4244_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>119</ID>
                                    <BindInstances>i_5_fu_66_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>uvStream_fifo_U i_7_fu_146_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>resize_1_9_2160_3840_720_720_1_9_U0</InstName>
                    <ModuleName>resize_1_9_2160_3840_720_720_1_9_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>312</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_resizeNNBilinear_9_2160_3840_1_720_720_1_9_s_fu_82</InstName>
                            <ModuleName>resizeNNBilinear_9_2160_3840_1_720_720_1_9_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>82</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_resizeNNBilinear_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_206</InstName>
                                    <ModuleName>resizeNNBilinear_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>206</ID>
                                    <BindInstances>add_ln337_fu_133_p2 add_ln337_1_fu_150_p2 add_ln342_fu_189_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_xfUDivResize_fu_174</InstName>
                                    <ModuleName>xfUDivResize</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>174</ID>
                                </Instance>
                                <Instance>
                                    <InstName>grp_scaleCompute_17_42_20_48_16_1_s_fu_191</InstName>
                                    <ModuleName>scaleCompute_17_42_20_48_16_1_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>191</ID>
                                    <BindInstances>mul_48ns_42s_74_5_0_U187 ret_V_fu_66_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_resizeNNBilinear_9_2160_3840_1_720_720_1_9_Pipeline_VITIS_LOOP_394_5_fu_216</InstName>
                                    <ModuleName>resizeNNBilinear_9_2160_3840_1_720_720_1_9_Pipeline_VITIS_LOOP_394_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>216</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_scaleCompute_17_42_20_48_16_1_s_fu_563</InstName>
                                            <ModuleName>scaleCompute_17_42_20_48_16_1_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>563</ID>
                                            <BindInstances>mul_48ns_42s_74_5_0_U187 ret_V_fu_66_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>add_ln394_fu_633_p2 ret_V_fu_886_p2 ret_V_4_fu_782_p2 ret_V_6_fu_825_p2 idx_nxt_fu_845_p2 mul_mul_12ns_12ns_24_4_1_U191 sub_ln75_fu_958_p2 val1_V_fu_980_p2 val2_V_fu_986_p2 mac_muladd_12ns_10s_22s_23_4_1_U198 mul_mul_12ns_9s_21_4_1_U192 mac_muladd_12ns_9s_21s_22_4_1_U195 mac_muladd_12ns_9s_21s_22_4_1_U195 mac_muladd_12ns_10s_22s_23_4_1_U198 ret_V_8_fu_1281_p2 ret_V_9_fu_1315_p2 sub_ln75_4_fu_1059_p2 val1_V_1_fu_1081_p2 val2_V_1_fu_1087_p2 mac_muladd_12ns_10s_22s_23_4_1_U199 mul_mul_12ns_9s_21_4_1_U193 mac_muladd_12ns_9s_21s_22_4_1_U196 mac_muladd_12ns_9s_21s_22_4_1_U196 mac_muladd_12ns_10s_22s_23_4_1_U199 ret_V_12_fu_1351_p2 ret_V_13_fu_1385_p2 sub_ln75_8_fu_1167_p2 val1_V_2_fu_1189_p2 val2_V_2_fu_1195_p2 mac_muladd_12ns_10s_22s_23_4_1_U200 mul_mul_12ns_9s_21_4_1_U194 mac_muladd_12ns_9s_21s_22_4_1_U197 mac_muladd_12ns_9s_21s_22_4_1_U197 mac_muladd_12ns_10s_22s_23_4_1_U200 ret_V_16_fu_1421_p2 ret_V_17_fu_1455_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>line_buffer_V_U line_buffer_V_1_U line_buffer_V_2_U sub351_fu_361_p2 tmp_V_fu_366_p2 i_op_assign_fu_374_p2 sub_ln1049_fu_419_p2 i_2_fu_432_p2 op2_assign_fu_571_p2 op2_assign_2_fu_582_p2 p_Val2_s_fu_473_p2 add_i_i_i_i_i499_i_fu_503_p2 add_i_i_i_i_i368_i_fu_588_p2 add_ln516_fu_662_p2 first_row_index_fu_626_p2 read_rows_count_1_fu_701_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>preProcess_9_9_720_720_1_8_8_8_4_8_8_U0</InstName>
                    <ModuleName>preProcess_9_9_720_720_1_8_8_8_4_8_8_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>324</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_preProcess_9_9_720_720_1_8_8_8_4_8_8_Pipeline_VITIS_LOOP_115_1_fu_109</InstName>
                            <ModuleName>preProcess_9_9_720_720_1_8_8_8_4_8_8_Pipeline_VITIS_LOOP_115_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>109</ID>
                            <BindInstances>add_ln115_fu_238_p2 man_V_1_fu_366_p2 F2_fu_336_p2 sub_ln616_fu_384_p2 add_ln616_fu_401_p2 sub_ln616_1_fu_406_p2 add_ln626_fu_569_p2 add_ln626_1_fu_585_p2 add_ln423_fu_611_p2 add_ln423_1_fu_627_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_preProcess_9_9_720_720_1_8_8_8_4_8_8_Pipeline_VITIS_LOOP_49_1_fu_122</InstName>
                            <ModuleName>preProcess_9_9_720_720_1_8_8_8_4_8_8_Pipeline_VITIS_LOOP_49_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>122</ID>
                            <BindInstances>add_ln49_fu_179_p2 ret_V_fu_198_p2 mul_9s_8s_17_1_1_U259 out_1pix_V_fu_322_p2 ret_V_24_fu_217_p2 mul_9s_8s_17_1_1_U260 out_1pix_V_1_fu_330_p2 ret_V_25_fu_236_p2 mul_9s_8s_17_1_1_U261 out_1pix_V_2_fu_338_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>mul_mul_16ns_16ns_32_4_1_U272</BindInstances>
                </Instance>
                <Instance>
                    <InstName>xfMat2Array_64_9_720_720_1_1_U0</InstName>
                    <ModuleName>xfMat2Array_64_9_720_720_1_1_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>335</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Mat2Axi_fu_72</InstName>
                            <ModuleName>Mat2Axi</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>72</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>entry_proc10_U0</InstName>
                                    <ModuleName>entry_proc10</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>114</ID>
                                </Instance>
                                <Instance>
                                    <InstName>Mat2Axi_Block_entry3_proc_U0</InstName>
                                    <ModuleName>Mat2Axi_Block_entry3_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>124</ID>
                                </Instance>
                                <Instance>
                                    <InstName>addrbound_U0</InstName>
                                    <ModuleName>addrbound</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>131</ID>
                                    <BindInstances>mul_mul_16ns_16ns_32_3_1_U286</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>Mat2AxiStream_U0</InstName>
                                    <ModuleName>Mat2AxiStream</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>138</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>entry_proc_U0</InstName>
                                            <ModuleName>entry_proc</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>74</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>last_blk_pxl_width_U0</InstName>
                                            <ModuleName>last_blk_pxl_width</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>84</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>MatStream2AxiStream_2_U0</InstName>
                                            <ModuleName>MatStream2AxiStream_2_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>89</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79</InstName>
                                                    <ModuleName>MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>79</ID>
                                                    <BindInstances>add_ln1309_fu_207_p2 sub_ln1332_fu_275_p2 ret_V_28_fu_291_p2 sub_ln599_fu_357_p2 filled_next_fu_313_p2 j_V_1_fu_247_p2</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>op2_assign_fu_106_p2 mul_mul_16ns_16ns_32_4_1_U305</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>last_blk_width_channel_U cols_c_U rows_c_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>Mat2Axi_Block_entry35_proc_U0</InstName>
                                    <ModuleName>Mat2Axi_Block_entry35_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>147</ID>
                                </Instance>
                                <Instance>
                                    <InstName>AxiStream2Axi_U0</InstName>
                                    <ModuleName>AxiStream2Axi</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>152</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_75</InstName>
                                            <ModuleName>AxiStream2Axi_Pipeline_MMIterOutLoop2</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>75</ID>
                                            <BindInstances>i_V_2_fu_106_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                </Instance>
                            </InstancesList>
                            <BindInstances>p_channel_U rows_c_U dout_c_U ldata_U tmp_U axibound_V_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
            </InstancesList>
            <BindInstances>resize_out_mat_cols_c_U resize_out_mat_rows_c_U imgInput_y_cols_c_U imgInput_y_rows_c_U out_img_linestride_c_U img_out_c_U imgInput_y_data_U imgInput_uv_data_U rgb_mat_data_U resize_out_mat_data_U out_mat_data_U imgInput_uv_rows_channel_U imgInput_uv_cols_channel_U rgb_mat_rows_channel_U rgb_mat_cols_channel_U out_mat_rows_channel_U out_mat_cols_channel_U imgInput_y_rows_c36_channel_U imgInput_y_cols_c37_channel_U resize_out_mat_rows_c38_channel_U resize_out_mat_cols_c39_channel_U select_ln59_loc_channel_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>entry_proc11</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.217</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>29</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>Block_entry20_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>0.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>280</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>101</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>Axi2Mat_Block_entry3_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.440</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>67</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>133</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>Axi2AxiStream_1_Pipeline_VITIS_LOOP_1028_1</Name>
            <Loops>
                <VITIS_LOOP_1028_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>243</Average-caseLatency>
                    <Worst-caseLatency>483</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.332 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.810 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.610 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4 ~ 483</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_1028_1>
                        <Name>VITIS_LOOP_1028_1</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>480</max>
                            </range>
                        </TripCount>
                        <Latency>2 ~ 481</Latency>
                        <AbsoluteTimeLatency>6.666 ns ~ 1.603 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_1028_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>91</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>103</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1028_1" OPTYPE="add" PRAGMA="" RTLNAME="c_V_4_fu_102_p2" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="c_V_4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Axi2AxiStream_1</Name>
            <Loops>
                <MMIterInLoop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>173885</Average-caseLatency>
                    <Worst-caseLatency>1205285</Worst-caseLatency>
                    <Best-caseRealTimeLatency>29.997 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.580 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.017 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9 ~ 1205285</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <MMIterInLoop1>
                        <Name>MMIterInLoop1</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>2160</max>
                            </range>
                        </TripCount>
                        <Latency>4 ~ 1205280</Latency>
                        <AbsoluteTimeLatency>13.332 ns ~ 4.017 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>4</min>
                                <max>558</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>4 ~ 558</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_Axi2AxiStream_1_Pipeline_VITIS_LOOP_1028_1_fu_142</Instance>
                        </InstanceList>
                    </MMIterInLoop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>576</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1004</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="2" LOOP="" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_mul_16ns_16ns_32_3_1_U19" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln587_fu_189_p2" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:587" URAM="0" VARIABLE="add_ln587"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="2" LOOP="" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_mul_16ns_16ns_32_3_1_U20" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln587_1_fu_212_p2" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:587" URAM="0" VARIABLE="add_ln587_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoop1" OPTYPE="add" PRAGMA="" RTLNAME="r_2_fu_261_p2" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1024" URAM="0" VARIABLE="r_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="1" LOOP="MMIterInLoop1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_31ns_21ns_52_2_1_U18" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1024" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoop1" OPTYPE="add" PRAGMA="" RTLNAME="empty_226_fu_287_p2" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1024" URAM="0" VARIABLE="empty_226"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>entry_proc9</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>47</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>last_blk_pxl_width_2</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.217</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>20</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>AxiStream2MatStream_2_1_Pipeline_MMIterInLoopRow</Name>
            <Loops>
                <MMIterInLoopRow/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.309</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>4147205</Average-caseLatency>
                    <Worst-caseLatency>8294405</Worst-caseLatency>
                    <Best-caseRealTimeLatency>19.998 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.823 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>27.645 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6 ~ 8294405</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <MMIterInLoopRow>
                        <Name>MMIterInLoopRow</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>8294400</max>
                            </range>
                        </TripCount>
                        <Latency>4 ~ 8294403</Latency>
                        <AbsoluteTimeLatency>13.332 ns ~ 27.645 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </MMIterInLoopRow>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>685</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2290</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1062_fu_222_p2" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1062" URAM="0" VARIABLE="add_ln1062"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1082_fu_315_p2" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1082" URAM="0" VARIABLE="sub_ln1082"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_180_p2" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1082" URAM="0" VARIABLE="sub_ln1082_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_12_fu_444_p2" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_13_fu_448_p2" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_14_fu_453_p2" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_15_fu_477_p2" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="rem_5_fu_335_p2" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1083" URAM="0" VARIABLE="rem_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_180_p2" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1075" URAM="0" VARIABLE="sub_ln1075"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="add" PRAGMA="" RTLNAME="add_ln674_fu_503_p2" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="add_ln674"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_185_p2" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_185_p2" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_10_fu_528_p2" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln414_fu_636_p2" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_ref.h:414" URAM="0" VARIABLE="sub_ln414"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1079_fu_376_p2" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1079" URAM="0" VARIABLE="add_ln1079"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln414_3_fu_563_p2" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_ref.h:414" URAM="0" VARIABLE="sub_ln414_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln414_4_fu_579_p2" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_ref.h:414" URAM="0" VARIABLE="sub_ln414_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="add" PRAGMA="" RTLNAME="rem_4_fu_420_p2" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1080" URAM="0" VARIABLE="rem_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_16_fu_736_p2" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1094_fu_247_p2" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1094" URAM="0" VARIABLE="add_ln1094"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>AxiStream2MatStream_2_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.365</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>4147208</Average-caseLatency>
                    <Worst-caseLatency>8294408</Worst-caseLatency>
                    <Best-caseRealTimeLatency>29.997 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.823 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>27.645 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9 ~ 8294408</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1007</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2492</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U44" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1060" URAM="0" VARIABLE="bound"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_fu_88_p2" SOURCE="" URAM="0" VARIABLE="sub"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub3_fu_94_p2" SOURCE="" URAM="0" VARIABLE="sub3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub38_fu_101_p2" SOURCE="" URAM="0" VARIABLE="sub38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1082_fu_108_p2" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1082" URAM="0" VARIABLE="add_ln1082"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>AxiStream2Mat_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>4147209</Average-caseLatency>
                    <Worst-caseLatency>8294409</Worst-caseLatency>
                    <Best-caseRealTimeLatency>33.330 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.823 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>27.645 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>10</min>
                            <max>8294409</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>10 ~ 8294409</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1311</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2790</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="last_blk_width_channel_U" SOURCE="" URAM="0" VARIABLE="last_blk_width_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cols_c_U" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1119" URAM="0" VARIABLE="cols_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="rows_c_U" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1119" URAM="0" VARIABLE="rows_c"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Axi2Mat_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.657</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>86</Best-caseLatency>
                    <Average-caseLatency>4147285</Average-caseLatency>
                    <Worst-caseLatency>8294485</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.287 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.823 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>27.646 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>10</min>
                            <max>8294409</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>10 ~ 8294409</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>7</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2553</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>4400</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cols_c_U" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1149" URAM="0" VARIABLE="cols_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="rows_c_U" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1149" URAM="0" VARIABLE="rows_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ldata_U" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1151" URAM="0" VARIABLE="ldata"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="rows_burst_loc_channel_U" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1149" URAM="0" VARIABLE="rows_burst_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="rows_stride_loc_channel_U" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1149" URAM="0" VARIABLE="rows_stride_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cols_cast_loc_channel_U" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1149" URAM="0" VARIABLE="cols_cast_loc_channel"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Array2xfMat_64_0_2160_3840_1_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.657</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>88</Best-caseLatency>
                    <Average-caseLatency>4147287</Average-caseLatency>
                    <Worst-caseLatency>8294487</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.293 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.823 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>27.646 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>88 ~ 8294487</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>7</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2561</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>4489</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>Block_entry2022_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.455</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.333 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.333 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.333 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>66</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>135</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln59_fu_28_p2" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/examples/smartcam/xf_pp_pipeline_accel.cpp:59" URAM="0" VARIABLE="sub_ln59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln59_1_fu_57_p2" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/examples/smartcam/xf_pp_pipeline_accel.cpp:59" URAM="0" VARIABLE="sub_ln59_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Axi2Mat_Block_entry1_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.380</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>25</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>87</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>Axi2AxiStream_Pipeline_VITIS_LOOP_1028_1</Name>
            <Loops>
                <VITIS_LOOP_1028_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>243</Average-caseLatency>
                    <Worst-caseLatency>483</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.332 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.810 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.610 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4 ~ 483</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_1028_1>
                        <Name>VITIS_LOOP_1028_1</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>480</max>
                            </range>
                        </TripCount>
                        <Latency>2 ~ 481</Latency>
                        <AbsoluteTimeLatency>6.666 ns ~ 1.603 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_1028_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>90</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>101</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1028_1" OPTYPE="add" PRAGMA="" RTLNAME="c_V_2_fu_102_p2" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="c_V_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Axi2AxiStream</Name>
            <Loops>
                <MMIterInLoop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>87485</Average-caseLatency>
                    <Worst-caseLatency>603725</Worst-caseLatency>
                    <Best-caseRealTimeLatency>33.330 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.292 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.012 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10 ~ 603725</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <MMIterInLoop1>
                        <Name>MMIterInLoop1</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>1080</max>
                            </range>
                        </TripCount>
                        <Latency>5 ~ 603720</Latency>
                        <AbsoluteTimeLatency>16.665 ns ~ 2.012 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>5</min>
                                <max>559</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>5 ~ 559</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1028_1_fu_164</Instance>
                        </InstanceList>
                    </MMIterInLoop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>378</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>933</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="2" LOOP="" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_mul_11ns_11ns_22_3_1_U87" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln587_fu_211_p2" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:587" URAM="0" VARIABLE="add_ln587"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="2" LOOP="" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_mul_16ns_11ns_27_3_1_U88" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln587_1_fu_234_p2" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:587" URAM="0" VARIABLE="add_ln587_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoop1" OPTYPE="add" PRAGMA="" RTLNAME="r_4_fu_279_p2" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1024" URAM="0" VARIABLE="r_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="MMIterInLoop1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_20ns_11ns_31_4_1_U89" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1028" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoop1" OPTYPE="add" PRAGMA="" RTLNAME="empty_229_fu_300_p2" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1028" URAM="0" VARIABLE="empty_229"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>entry_proc8</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>47</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>last_blk_pxl_width_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.217</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>20</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>AxiStream2MatStream_2_Pipeline_MMIterInLoopRow</Name>
            <Loops>
                <MMIterInLoopRow/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.309</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>1036805</Average-caseLatency>
                    <Worst-caseLatency>2073605</Worst-caseLatency>
                    <Best-caseRealTimeLatency>19.998 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.456 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.911 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6 ~ 2073605</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <MMIterInLoopRow>
                        <Name>MMIterInLoopRow</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>2073600</max>
                            </range>
                        </TripCount>
                        <Latency>4 ~ 2073603</Latency>
                        <AbsoluteTimeLatency>13.332 ns ~ 6.911 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </MMIterInLoopRow>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>775</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2457</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="add" PRAGMA="" RTLNAME="i_9_fu_230_p2" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1062" URAM="0" VARIABLE="i_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1082_fu_323_p2" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1082" URAM="0" VARIABLE="sub_ln1082"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_184_p2" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1082" URAM="0" VARIABLE="sub_ln1082_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_4_fu_452_p2" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_5_fu_456_p2" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_6_fu_461_p2" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_7_fu_485_p2" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="rem_2_fu_343_p2" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1083" URAM="0" VARIABLE="rem_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_184_p2" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1075" URAM="0" VARIABLE="sub_ln1075"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="add" PRAGMA="" RTLNAME="add_ln674_fu_511_p2" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="add_ln674"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_189_p2" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_189_p2" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_2_fu_536_p2" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln414_fu_644_p2" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_ref.h:414" URAM="0" VARIABLE="sub_ln414"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1079_fu_384_p2" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1079" URAM="0" VARIABLE="add_ln1079"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln414_1_fu_571_p2" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_ref.h:414" URAM="0" VARIABLE="sub_ln414_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln414_2_fu_587_p2" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_ref.h:414" URAM="0" VARIABLE="sub_ln414_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="add" PRAGMA="" RTLNAME="rem_1_fu_428_p2" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1080" URAM="0" VARIABLE="rem_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_8_fu_744_p2" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1094_fu_255_p2" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1094" URAM="0" VARIABLE="add_ln1094"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>AxiStream2MatStream_2_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.309</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>1036809</Average-caseLatency>
                    <Worst-caseLatency>2073609</Worst-caseLatency>
                    <Best-caseRealTimeLatency>33.330 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.456 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.911 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10 ~ 2073609</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>852</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2596</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_fu_96_p2" SOURCE="" URAM="0" VARIABLE="sub"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub3_fu_103_p2" SOURCE="" URAM="0" VARIABLE="sub3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub38_fu_110_p2" SOURCE="" URAM="0" VARIABLE="sub38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1082_fu_117_p2" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1082" URAM="0" VARIABLE="add_ln1082"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_11ns_11ns_22_4_1_U115" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1062" URAM="0" VARIABLE="mul_ln1062"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>AxiStream2Mat</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11</Best-caseLatency>
                    <Average-caseLatency>1036810</Average-caseLatency>
                    <Worst-caseLatency>2073610</Worst-caseLatency>
                    <Best-caseRealTimeLatency>36.663 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.456 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.911 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>11</min>
                            <max>2073610</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>11 ~ 2073610</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1156</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2894</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="last_blk_width_channel_U" SOURCE="" URAM="0" VARIABLE="last_blk_width_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cols_c_U" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1119" URAM="0" VARIABLE="cols_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="rows_c_U" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1119" URAM="0" VARIABLE="rows_c"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Axi2Mat</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.597</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>87</Best-caseLatency>
                    <Average-caseLatency>1036886</Average-caseLatency>
                    <Worst-caseLatency>2073686</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.290 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.456 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.912 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>11</min>
                            <max>2073610</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>11 ~ 2073610</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2058</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4307</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cols_c_U" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1149" URAM="0" VARIABLE="cols_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="rows_c_U" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1149" URAM="0" VARIABLE="rows_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ldata_U" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1151" URAM="0" VARIABLE="ldata"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="rows_burst_loc_channel_U" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1149" URAM="0" VARIABLE="rows_burst_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="rows_stride_loc_channel_U" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1149" URAM="0" VARIABLE="rows_stride_loc_channel"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Array2xfMat_64_6_1080_1920_1_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.597</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>89</Best-caseLatency>
                    <Average-caseLatency>1036888</Average-caseLatency>
                    <Worst-caseLatency>2073688</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.297 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.456 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.912 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>89 ~ 2073688</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2065</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4369</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>KernNv122bgr_0_6_9_2160_3840_1_1_1_5_9_Pipeline_ColLoop</Name>
            <Loops>
                <ColLoop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3849</Best-caseLatency>
                    <Average-caseLatency>3849</Average-caseLatency>
                    <Worst-caseLatency>3849</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.829 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.829 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.829 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3849</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ColLoop>
                        <Name>ColLoop</Name>
                        <TripCount>3840</TripCount>
                        <Latency>3847</Latency>
                        <AbsoluteTimeLatency>12.822 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ColLoop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>5</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>398</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>590</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ColLoop" OPTYPE="add" PRAGMA="" RTLNAME="j_3_fu_202_p2" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4200" URAM="0" VARIABLE="j_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ColLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln4220_fu_235_p2" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4220" URAM="0" VARIABLE="add_ln4220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="ColLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_15ns_21ns_23_4_1_U148" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4190" URAM="0" VARIABLE="mul_ln4190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="ColLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_15s_21ns_23_4_1_U149" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4225" URAM="0" VARIABLE="U2Gtemp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="ColLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_16s_23s_24_4_1_U151" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4226" URAM="0" VARIABLE="V2Gtemp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="ColLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_10ns_21ns_22_4_1_U150" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4227" URAM="0" VARIABLE="U2Btemp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="ColLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_13ns_15ns_21_4_1_U147" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_utils.hpp:847" URAM="0" VARIABLE="mul_ln847"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="ColLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_13ns_15ns_21_4_1_U147" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_utils.hpp:847" URAM="0" VARIABLE="add_ln847"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="ColLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_15ns_21ns_23_4_1_U148" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_utils.hpp:847" URAM="0" VARIABLE="R"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="ColLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_15s_21ns_23_4_1_U149" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_utils.hpp:860" URAM="0" VARIABLE="add_ln860"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="ColLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_16s_23s_24_4_1_U151" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_utils.hpp:860" URAM="0" VARIABLE="G"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ColLoop" OPTYPE="add" PRAGMA="" RTLNAME="Value_int_1_fu_438_p2" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_utils.hpp:759" URAM="0" VARIABLE="Value_int_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ColLoop" OPTYPE="add" PRAGMA="" RTLNAME="Value_uchar_2_fu_467_p2" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_utils.hpp:766" URAM="0" VARIABLE="Value_uchar_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="ColLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_10ns_21ns_22_4_1_U150" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_utils.hpp:873" URAM="0" VARIABLE="B"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ColLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln874_fu_338_p2" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_utils.hpp:874" URAM="0" VARIABLE="add_ln874"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ColLoop" OPTYPE="add" PRAGMA="" RTLNAME="Value_int_2_fu_508_p2" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_utils.hpp:759" URAM="0" VARIABLE="Value_int_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>KernNv122bgr_0_6_9_2160_3840_1_1_1_5_9_Pipeline_VITIS_LOOP_4244_1</Name>
            <Loops>
                <VITIS_LOOP_4244_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.529</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3842</Best-caseLatency>
                    <Average-caseLatency>3842</Average-caseLatency>
                    <Worst-caseLatency>3842</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.805 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.805 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.805 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3842</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_4244_1>
                        <Name>VITIS_LOOP_4244_1</Name>
                        <TripCount>3840</TripCount>
                        <Latency>3840</Latency>
                        <AbsoluteTimeLatency>12.799 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_4244_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>85</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_4244_1" OPTYPE="add" PRAGMA="" RTLNAME="i_5_fu_66_p2" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4244" URAM="0" VARIABLE="i_5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>KernNv122bgr_0_6_9_2160_3840_1_1_1_5_9_s</Name>
            <Loops>
                <RowLoop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8320322</Best-caseLatency>
                    <Average-caseLatency>8322244</Average-caseLatency>
                    <Worst-caseLatency>8324165</Worst-caseLatency>
                    <Best-caseRealTimeLatency>27.732 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>27.738 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>27.744 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8320322 ~ 8324165</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <RowLoop>
                        <Name>RowLoop</Name>
                        <TripCount>2160</TripCount>
                        <Latency>8320320</Latency>
                        <AbsoluteTimeLatency>27.732 ms</AbsoluteTimeLatency>
                        <IterationLatency>3852</IterationLatency>
                        <PipelineDepth>3852</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_KernNv122bgr_0_6_9_2160_3840_1_1_1_5_9_Pipeline_ColLoop_fu_102</Instance>
                        </InstanceList>
                    </RowLoop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>4</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>5</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>626</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>893</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="uvStream_fifo_U" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4182" URAM="0" VARIABLE="uvStream"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RowLoop" OPTYPE="add" PRAGMA="" RTLNAME="i_7_fu_146_p2" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4194" URAM="0" VARIABLE="i_7"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>nv122bgr_0_6_9_2160_3840_1_1_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8320323</Best-caseLatency>
                    <Average-caseLatency>8322245</Average-caseLatency>
                    <Worst-caseLatency>8324166</Worst-caseLatency>
                    <Best-caseRealTimeLatency>27.732 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>27.738 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>27.744 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8320323 ~ 8324166</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>4</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>5</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>662</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>963</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>resizeNNBilinear_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2</Name>
            <Loops>
                <VITIS_LOOP_337_1_VITIS_LOOP_342_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.892</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>7682</Average-caseLatency>
                    <Worst-caseLatency>15362</Worst-caseLatency>
                    <Best-caseRealTimeLatency>19.998 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>25.604 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>51.202 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6 ~ 15362</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_337_1_VITIS_LOOP_342_2>
                        <Name>VITIS_LOOP_337_1_VITIS_LOOP_342_2</Name>
                        <TripCount>
                            <range>
                                <min>2</min>
                                <max>7680</max>
                            </range>
                        </TripCount>
                        <Latency>4 ~ 15360</Latency>
                        <AbsoluteTimeLatency>13.332 ns ~ 51.195 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_337_1_VITIS_LOOP_342_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>164</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>245</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_337_1_VITIS_LOOP_342_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln337_fu_133_p2" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:337" URAM="0" VARIABLE="add_ln337"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_337_1_VITIS_LOOP_342_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln337_1_fu_150_p2" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:337" URAM="0" VARIABLE="add_ln337_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_337_1_VITIS_LOOP_342_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln342_fu_189_p2" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:342" URAM="0" VARIABLE="add_ln342"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xfUDivResize</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.564</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>68</Best-caseLatency>
                    <Average-caseLatency>68</Average-caseLatency>
                    <Worst-caseLatency>68</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.227 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.227 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.227 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>68</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>911</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>809</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>scaleCompute_17_42_20_48_16_1_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>2.168</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>5</Average-caseLatency>
                    <Worst-caseLatency>5</Worst-caseLatency>
                    <Best-caseRealTimeLatency>16.665 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>16.665 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.665 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>6</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>6</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>525</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>219</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="6" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_48ns_42s_74_5_0_U187" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_66_p2" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1394" URAM="0" VARIABLE="ret_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>resizeNNBilinear_9_2160_3840_1_720_720_1_9_Pipeline_VITIS_LOOP_394_5</Name>
            <Loops>
                <VITIS_LOOP_394_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.303</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>21</Best-caseLatency>
                    <Average-caseLatency>1940</Average-caseLatency>
                    <Worst-caseLatency>3860</Worst-caseLatency>
                    <Best-caseRealTimeLatency>69.993 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.466 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.865 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>21 ~ 3860</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_394_5>
                        <Name>VITIS_LOOP_394_5</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>3840</max>
                            </range>
                        </TripCount>
                        <Latency>19 ~ 3858</Latency>
                        <AbsoluteTimeLatency>63.327 ns ~ 12.859 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>20</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_scaleCompute_17_42_20_48_16_1_s_fu_563</Instance>
                        </InstanceList>
                    </VITIS_LOOP_394_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>10</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2687</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1676</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_394_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln394_fu_633_p2" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:394" URAM="0" VARIABLE="add_ln394"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_394_5" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_fu_886_p2" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1394" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_394_5" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_4_fu_782_p2" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="ret_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_394_5" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_6_fu_825_p2" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1394" URAM="0" VARIABLE="ret_V_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_394_5" OPTYPE="add" PRAGMA="" RTLNAME="idx_nxt_fu_845_p2" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:433" URAM="0" VARIABLE="idx_nxt"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_394_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_12ns_12ns_24_4_1_U191" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_394_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln75_fu_958_p2" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="sub_ln75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_394_5" OPTYPE="sub" PRAGMA="" RTLNAME="val1_V_fu_980_p2" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="val1_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_394_5" OPTYPE="sub" PRAGMA="" RTLNAME="val2_V_fu_986_p2" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="val2_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_394_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12ns_10s_22s_23_4_1_U198" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_394_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_12ns_9s_21_4_1_U192" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_394_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12ns_9s_21s_22_4_1_U195" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_394_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12ns_9s_21s_22_4_1_U195" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_394_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12ns_10s_22s_23_4_1_U198" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_394_5" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_8_fu_1281_p2" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_394_5" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_9_fu_1315_p2" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="ret_V_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_394_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln75_4_fu_1059_p2" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="sub_ln75_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_394_5" OPTYPE="sub" PRAGMA="" RTLNAME="val1_V_1_fu_1081_p2" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="val1_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_394_5" OPTYPE="sub" PRAGMA="" RTLNAME="val2_V_1_fu_1087_p2" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="val2_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_394_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12ns_10s_22s_23_4_1_U199" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_394_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_12ns_9s_21_4_1_U193" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_394_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12ns_9s_21s_22_4_1_U196" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_394_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12ns_9s_21s_22_4_1_U196" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_394_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12ns_10s_22s_23_4_1_U199" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_394_5" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_12_fu_1351_p2" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_394_5" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_13_fu_1385_p2" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="ret_V_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_394_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln75_8_fu_1167_p2" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="sub_ln75_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_394_5" OPTYPE="sub" PRAGMA="" RTLNAME="val1_V_2_fu_1189_p2" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="val1_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_394_5" OPTYPE="sub" PRAGMA="" RTLNAME="val2_V_2_fu_1195_p2" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="val2_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_394_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12ns_10s_22s_23_4_1_U200" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_394_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_12ns_9s_21_4_1_U194" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_394_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12ns_9s_21s_22_4_1_U197" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_394_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12ns_9s_21s_22_4_1_U197" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_394_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12ns_10s_22s_23_4_1_U200" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_394_5" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_16_fu_1421_p2" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_394_5" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_17_fu_1455_p2" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="ret_V_17"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>resizeNNBilinear_9_2160_3840_1_720_720_1_9_s</Name>
            <Loops>
                <VITIS_LOOP_387_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.341</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>175</Best-caseLatency>
                    <Average-caseLatency>2116995</Average-caseLatency>
                    <Worst-caseLatency>8381115</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.583 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.056 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>27.934 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>175 ~ 8381115</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_387_4>
                        <Name>VITIS_LOOP_387_4</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>2160</max>
                            </range>
                        </TripCount>
                        <Latency>34 ~ 8365680</Latency>
                        <AbsoluteTimeLatency>0.113 us ~ 27.883 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>34</min>
                                <max>3873</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>34 ~ 3873</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_scaleCompute_17_42_20_48_16_1_s_fu_191</Instance>
                            <Instance>grp_resizeNNBilinear_9_2160_3840_1_720_720_1_9_Pipeline_VITIS_LOOP_394_5_fu_216</Instance>
                        </InstanceList>
                    </VITIS_LOOP_387_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>18</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>6</UTIL_BRAM>
                    <DSP>16</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>5290</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>4441</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="6" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="line_buffer_V_U" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:329" URAM="0" VARIABLE="line_buffer_V"/>
                <BindNode BINDTYPE="storage" BRAM="6" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="line_buffer_V_1_U" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:329" URAM="0" VARIABLE="line_buffer_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="6" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="line_buffer_V_2_U" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:329" URAM="0" VARIABLE="line_buffer_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub351_fu_361_p2" SOURCE="" URAM="0" VARIABLE="sub351"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp_V_fu_366_p2" SOURCE="" URAM="0" VARIABLE="tmp_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_op_assign_fu_374_p2" SOURCE="" URAM="0" VARIABLE="i_op_assign"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1049_fu_419_p2" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1049" URAM="0" VARIABLE="sub_ln1049"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_387_4" OPTYPE="add" PRAGMA="" RTLNAME="i_2_fu_432_p2" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:387" URAM="0" VARIABLE="i_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_387_4" OPTYPE="add" PRAGMA="" RTLNAME="op2_assign_fu_571_p2" SOURCE="" URAM="0" VARIABLE="op2_assign"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_387_4" OPTYPE="add" PRAGMA="" RTLNAME="op2_assign_2_fu_582_p2" SOURCE="" URAM="0" VARIABLE="op2_assign_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_387_4" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_s_fu_473_p2" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:392" URAM="0" VARIABLE="p_Val2_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_387_4" OPTYPE="add" PRAGMA="" RTLNAME="add_i_i_i_i_i499_i_fu_503_p2" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:392" URAM="0" VARIABLE="add_i_i_i_i_i499_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_387_4" OPTYPE="add" PRAGMA="" RTLNAME="add_i_i_i_i_i368_i_fu_588_p2" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:392" URAM="0" VARIABLE="add_i_i_i_i_i368_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_387_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln516_fu_662_p2" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:516" URAM="0" VARIABLE="add_ln516"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_387_4" OPTYPE="add" PRAGMA="" RTLNAME="first_row_index_fu_626_p2" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521" URAM="0" VARIABLE="first_row_index"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_387_4" OPTYPE="add" PRAGMA="" RTLNAME="read_rows_count_1_fu_701_p2" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:533" URAM="0" VARIABLE="read_rows_count_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>resize_1_9_2160_3840_720_720_1_9_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>176</Best-caseLatency>
                    <Average-caseLatency>2116996</Average-caseLatency>
                    <Worst-caseLatency>8381116</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.587 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.056 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>27.934 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>176 ~ 8381116</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>18</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>6</UTIL_BRAM>
                    <DSP>16</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>5294</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>4502</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>preProcess_9_9_720_720_1_8_8_8_4_8_8_Pipeline_VITIS_LOOP_115_1</Name>
            <Loops>
                <VITIS_LOOP_115_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15</Best-caseLatency>
                    <Average-caseLatency>15</Average-caseLatency>
                    <Worst-caseLatency>15</Worst-caseLatency>
                    <Best-caseRealTimeLatency>49.995 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>49.995 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>49.995 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_115_1>
                        <Name>VITIS_LOOP_115_1</Name>
                        <TripCount>6</TripCount>
                        <Latency>13</Latency>
                        <AbsoluteTimeLatency>43.329 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_115_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1015</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1279</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_115_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_fu_238_p2" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/dnn/xf_preprocess.hpp:115" URAM="0" VARIABLE="add_ln115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_115_1" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_1_fu_366_p2" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="man_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_115_1" OPTYPE="sub" PRAGMA="" RTLNAME="F2_fu_336_p2" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:610" URAM="0" VARIABLE="F2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_115_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln616_fu_384_p2" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:616" URAM="0" VARIABLE="sub_ln616"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_115_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln616_fu_401_p2" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:616" URAM="0" VARIABLE="add_ln616"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_115_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln616_1_fu_406_p2" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:616" URAM="0" VARIABLE="sub_ln616_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_115_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln626_fu_569_p2" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:626" URAM="0" VARIABLE="add_ln626"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_115_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln626_1_fu_585_p2" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:626" URAM="0" VARIABLE="add_ln626_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_115_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln423_fu_611_p2" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423" URAM="0" VARIABLE="add_ln423"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_115_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln423_1_fu_627_p2" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423" URAM="0" VARIABLE="add_ln423_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>preProcess_9_9_720_720_1_8_8_8_4_8_8_Pipeline_VITIS_LOOP_49_1</Name>
            <Loops>
                <VITIS_LOOP_49_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.982</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>184836</Average-caseLatency>
                    <Worst-caseLatency>369668</Worst-caseLatency>
                    <Best-caseRealTimeLatency>16.665 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.616 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.232 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5 ~ 369668</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_49_1>
                        <Name>VITIS_LOOP_49_1</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>369664</max>
                            </range>
                        </TripCount>
                        <Latency>3 ~ 369666</Latency>
                        <AbsoluteTimeLatency>9.999 ns ~ 1.232 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_49_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>167</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>359</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_179_p2" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/dnn/xf_preprocess.hpp:49" URAM="0" VARIABLE="add_ln49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_fu_198_p2" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1394" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_8s_17_1_1_U259" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="add" PRAGMA="" RTLNAME="out_1pix_V_fu_322_p2" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423" URAM="0" VARIABLE="out_1pix_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_24_fu_217_p2" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1394" URAM="0" VARIABLE="ret_V_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_8s_17_1_1_U260" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="add" PRAGMA="" RTLNAME="out_1pix_V_1_fu_330_p2" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423" URAM="0" VARIABLE="out_1pix_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_25_fu_236_p2" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1394" URAM="0" VARIABLE="ret_V_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_8s_17_1_1_U261" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="add" PRAGMA="" RTLNAME="out_1pix_V_2_fu_338_p2" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423" URAM="0" VARIABLE="out_1pix_V_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>preProcess_9_9_720_720_1_8_8_8_4_8_8_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>93</Best-caseLatency>
                    <Average-caseLatency>184924</Average-caseLatency>
                    <Worst-caseLatency>369756</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.310 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.616 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.232 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>93 ~ 369756</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1352</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2229</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16ns_16ns_32_4_1_U272" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/dnn/xf_preprocess.hpp:134" URAM="0" VARIABLE="loop_count"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>entry_proc10</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.217</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>29</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>Mat2Axi_Block_entry3_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.574</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>18</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>56</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>addrbound</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.246</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>4</Average-caseLatency>
                    <Worst-caseLatency>4</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.332 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.332 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.332 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>60</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>110</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="2" LOOP="" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_mul_16ns_16ns_32_3_1_U286" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_27"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Mat2Axi_Block_entry35_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.217</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>21</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>20</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>entry_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.217</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>29</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>last_blk_pxl_width</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.217</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>20</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol</Name>
            <Loops>
                <MMIterOutRow_MMIterOutCol/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.412</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>129604</Average-caseLatency>
                    <Worst-caseLatency>518404</Worst-caseLatency>
                    <Best-caseRealTimeLatency>16.665 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.432 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.728 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5 ~ 518404</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <MMIterOutRow_MMIterOutCol>
                        <Name>MMIterOutRow_MMIterOutCol</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>518400</max>
                            </range>
                        </TripCount>
                        <Latency>3 ~ 518402</Latency>
                        <AbsoluteTimeLatency>9.999 ns ~ 1.728 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </MMIterOutRow_MMIterOutCol>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>328</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1063</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterOutRow_MMIterOutCol" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1309_fu_207_p2" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1309" URAM="0" VARIABLE="add_ln1309"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterOutRow_MMIterOutCol" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1332_fu_275_p2" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1332" URAM="0" VARIABLE="sub_ln1332"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterOutRow_MMIterOutCol" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_28_fu_291_p2" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterOutRow_MMIterOutCol" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln599_fu_357_p2" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:599" URAM="0" VARIABLE="sub_ln599"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterOutRow_MMIterOutCol" OPTYPE="add" PRAGMA="" RTLNAME="filled_next_fu_313_p2" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" URAM="0" VARIABLE="filled_next"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterOutRow_MMIterOutCol" OPTYPE="add" PRAGMA="" RTLNAME="j_V_1_fu_247_p2" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="j_V_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>MatStream2AxiStream_2_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.412</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>129609</Average-caseLatency>
                    <Worst-caseLatency>518409</Worst-caseLatency>
                    <Best-caseRealTimeLatency>33.330 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.432 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.728 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10 ~ 518409</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>452</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1221</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="op2_assign_fu_106_p2" SOURCE="" URAM="0" VARIABLE="op2_assign"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16ns_16ns_32_4_1_U305" SOURCE="" URAM="0" VARIABLE="bound"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Mat2AxiStream</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.412</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11</Best-caseLatency>
                    <Average-caseLatency>129610</Average-caseLatency>
                    <Worst-caseLatency>518410</Worst-caseLatency>
                    <Best-caseRealTimeLatency>36.663 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.432 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.728 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>11</min>
                            <max>518410</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>11 ~ 518410</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>756</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1501</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="last_blk_width_channel_U" SOURCE="" URAM="0" VARIABLE="last_blk_width_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cols_c_U" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1357" URAM="0" VARIABLE="cols_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="rows_c_U" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1357" URAM="0" VARIABLE="rows_c"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>AxiStream2Axi_Pipeline_MMIterOutLoop2</Name>
            <Loops>
                <MMIterOutLoop2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>97203</Average-caseLatency>
                    <Worst-caseLatency>194403</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.332 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.324 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.648 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4 ~ 194403</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <MMIterOutLoop2>
                        <Name>MMIterOutLoop2</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>194400</max>
                            </range>
                        </TripCount>
                        <Latency>2 ~ 194401</Latency>
                        <AbsoluteTimeLatency>6.666 ns ~ 0.648 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </MMIterOutLoop2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>89</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>102</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterOutLoop2" OPTYPE="add" PRAGMA="" RTLNAME="i_V_2_fu_106_p2" SOURCE="/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="i_V_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>AxiStream2Axi</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>48638</Average-caseLatency>
                    <Worst-caseLatency>194474</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.333 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.162 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.648 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 194474</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>225</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>688</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>Mat2Axi</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11</Best-caseLatency>
                    <Average-caseLatency>129610</Average-caseLatency>
                    <Worst-caseLatency>518410</Worst-caseLatency>
                    <Best-caseRealTimeLatency>36.663 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.432 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.728 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>11</min>
                            <max>518410</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>11 ~ 518410</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1679</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2848</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_channel_U" SOURCE="" URAM="0" VARIABLE="p_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="rows_c_U" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1419" URAM="0" VARIABLE="rows_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="dout_c_U" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1419" URAM="0" VARIABLE="dout_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ldata_U" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1428" URAM="0" VARIABLE="ldata"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_U" SOURCE="" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="axibound_V_U" SOURCE="" URAM="0" VARIABLE="axibound_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xfMat2Array_64_9_720_720_1_1_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>13</Best-caseLatency>
                    <Average-caseLatency>129612</Average-caseLatency>
                    <Worst-caseLatency>518412</Worst-caseLatency>
                    <Best-caseRealTimeLatency>43.329 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.432 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.728 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>13 ~ 518412</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1798</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2937</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>pp_pipeline_accel</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.657</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8320332</Best-caseLatency>
                    <Average-caseLatency>8322254</Average-caseLatency>
                    <Worst-caseLatency>8381134</Worst-caseLatency>
                    <Best-caseRealTimeLatency>27.732 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>27.738 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>27.934 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>8320324</min>
                            <max>8381117</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>8320324 ~ 8381117</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>22</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>7</UTIL_BRAM>
                    <DSP>35</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>19877</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>8</UTIL_FF>
                    <LUT>28218</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>24</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="resize_out_mat_cols_c_U" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/examples/smartcam/xf_pp_pipeline_accel.cpp:56" URAM="0" VARIABLE="resize_out_mat_cols_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="resize_out_mat_rows_c_U" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/examples/smartcam/xf_pp_pipeline_accel.cpp:56" URAM="0" VARIABLE="resize_out_mat_rows_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="imgInput_y_cols_c_U" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/examples/smartcam/xf_pp_pipeline_accel.cpp:56" URAM="0" VARIABLE="imgInput_y_cols_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="imgInput_y_rows_c_U" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/examples/smartcam/xf_pp_pipeline_accel.cpp:56" URAM="0" VARIABLE="imgInput_y_rows_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="out_img_linestride_c_U" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/examples/smartcam/xf_pp_pipeline_accel.cpp:56" URAM="0" VARIABLE="out_img_linestride_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="img_out_c_U" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/examples/smartcam/xf_pp_pipeline_accel.cpp:56" URAM="0" VARIABLE="img_out_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="imgInput_y_data_U" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/examples/smartcam/xf_pp_pipeline_accel.cpp:40" URAM="0" VARIABLE="imgInput_y_data"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="imgInput_uv_data_U" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/examples/smartcam/xf_pp_pipeline_accel.cpp:42" URAM="0" VARIABLE="imgInput_uv_data"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="rgb_mat_data_U" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/examples/smartcam/xf_pp_pipeline_accel.cpp:44" URAM="0" VARIABLE="rgb_mat_data"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="resize_out_mat_data_U" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/examples/smartcam/xf_pp_pipeline_accel.cpp:50" URAM="0" VARIABLE="resize_out_mat_data"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="out_mat_data_U" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/examples/smartcam/xf_pp_pipeline_accel.cpp:52" URAM="0" VARIABLE="out_mat_data"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="imgInput_uv_rows_channel_U" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/examples/smartcam/xf_pp_pipeline_accel.cpp:56" URAM="0" VARIABLE="imgInput_uv_rows_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="imgInput_uv_cols_channel_U" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/examples/smartcam/xf_pp_pipeline_accel.cpp:56" URAM="0" VARIABLE="imgInput_uv_cols_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="rgb_mat_rows_channel_U" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/examples/smartcam/xf_pp_pipeline_accel.cpp:56" URAM="0" VARIABLE="rgb_mat_rows_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="rgb_mat_cols_channel_U" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/examples/smartcam/xf_pp_pipeline_accel.cpp:56" URAM="0" VARIABLE="rgb_mat_cols_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="out_mat_rows_channel_U" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/examples/smartcam/xf_pp_pipeline_accel.cpp:56" URAM="0" VARIABLE="out_mat_rows_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="out_mat_cols_channel_U" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/examples/smartcam/xf_pp_pipeline_accel.cpp:56" URAM="0" VARIABLE="out_mat_cols_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="imgInput_y_rows_c36_channel_U" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/examples/smartcam/xf_pp_pipeline_accel.cpp:56" URAM="0" VARIABLE="imgInput_y_rows_c36_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="imgInput_y_cols_c37_channel_U" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/examples/smartcam/xf_pp_pipeline_accel.cpp:56" URAM="0" VARIABLE="imgInput_y_cols_c37_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="resize_out_mat_rows_c38_channel_U" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/examples/smartcam/xf_pp_pipeline_accel.cpp:56" URAM="0" VARIABLE="resize_out_mat_rows_c38_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="resize_out_mat_cols_c39_channel_U" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/examples/smartcam/xf_pp_pipeline_accel.cpp:56" URAM="0" VARIABLE="resize_out_mat_cols_c39_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="select_ln59_loc_channel_U" SOURCE="/everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/examples/smartcam/xf_pp_pipeline_accel.cpp:56" URAM="0" VARIABLE="select_ln59_loc_channel"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>ldata_U</Name>
            <ParentInst>grp_Axi2Mat_1_fu_92</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>ldata_U</Name>
            <ParentInst>grp_Axi2Mat_fu_64</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>ldata_U</Name>
            <ParentInst>grp_Mat2Axi_fu_72</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>imgInput_y_data_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>imgInput_uv_data_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>rgb_mat_data_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>resize_out_mat_data_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>out_mat_data_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands>
        <config_op>
            <ENTRY impl="all mul" latency="-1 mul" op="mul" precision="mul standard"/>
            <ENTRY impl="all add" latency="-1 add" op="add" precision="add standard"/>
            <ENTRY impl="all sub" latency="-1 sub" op="sub" precision="sub standard"/>
            <ENTRY impl="all fadd" latency="-1 fadd" op="fadd" precision="fadd standard"/>
            <ENTRY impl="all fsub" latency="-1 fsub" op="fsub" precision="fsub standard"/>
            <ENTRY impl="all fdiv" latency="-1 fdiv" op="fdiv" precision="fdiv standard"/>
            <ENTRY impl="all fexp" latency="-1 fexp" op="fexp" precision="fexp standard"/>
            <ENTRY impl="all flog" latency="-1 flog" op="flog" precision="flog standard"/>
            <ENTRY impl="all fmul" latency="-1 fmul" op="fmul" precision="fmul standard"/>
            <ENTRY impl="all frsqrt" latency="-1 frsqrt" op="frsqrt" precision="frsqrt standard"/>
            <ENTRY impl="all frecip" latency="-1 frecip" op="frecip" precision="frecip standard"/>
            <ENTRY impl="all fsqrt" latency="-1 fsqrt" op="fsqrt" precision="fsqrt standard"/>
            <ENTRY impl="all dadd" latency="-1 dadd" op="dadd" precision="dadd standard"/>
            <ENTRY impl="all dsub" latency="-1 dsub" op="dsub" precision="dsub standard"/>
            <ENTRY impl="all ddiv" latency="-1 ddiv" op="ddiv" precision="ddiv standard"/>
            <ENTRY impl="all dexp" latency="-1 dexp" op="dexp" precision="dexp standard"/>
            <ENTRY impl="all dlog" latency="-1 dlog" op="dlog" precision="dlog standard"/>
            <ENTRY impl="all dmul" latency="-1 dmul" op="dmul" precision="dmul standard"/>
            <ENTRY impl="all drsqrt" latency="-1 drsqrt" op="drsqrt" precision="drsqrt standard"/>
            <ENTRY impl="all drecip" latency="-1 drecip" op="drecip" precision="drecip standard"/>
            <ENTRY impl="all dsqrt" latency="-1 dsqrt" op="dsqrt" precision="dsqrt standard"/>
            <ENTRY impl="all hadd" latency="-1 hadd" op="hadd" precision="hadd standard"/>
            <ENTRY impl="all hsub" latency="-1 hsub" op="hsub" precision="hsub standard"/>
            <ENTRY impl="all hdiv" latency="-1 hdiv" op="hdiv" precision="hdiv standard"/>
            <ENTRY impl="all hmul" latency="-1 hmul" op="hmul" precision="hmul standard"/>
            <ENTRY impl="all hsqrt" latency="-1 hsqrt" op="hsqrt" precision="hsqrt standard"/>
            <ENTRY impl="all facc" latency="-1 facc" op="facc" precision="facc standard"/>
            <ENTRY impl="all fmacc" latency="-1 fmacc" op="fmacc" precision="fmacc standard"/>
            <ENTRY impl="all fmadd" latency="-1 fmadd" op="fmadd" precision="fmadd standard"/>
        </config_op>
        <config_storage>
            <ENTRY auto_srl_max_bits="1024 fifo" auto_srl_max_depth="2 fifo" impl="autosrl fifo" type="fifo"/>
        </config_storage>
        <config_export format="xo" ipname="pp_pipeline_accel"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="img_inp_y" index="0" direction="in" srcType="ap_uint&lt;64&gt;*" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="img_inp_y_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="img_inp_y_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="img_inp_uv" index="1" direction="in" srcType="ap_uint&lt;64&gt;*" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem2" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="img_inp_uv_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="img_inp_uv_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="img_out" index="2" direction="out" srcType="ap_uint&lt;64&gt;*" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem3" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="img_out_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="img_out_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="params" index="3" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem4" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="params_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="params_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="in_img_width" index="4" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="in_img_width" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="in_img_height" index="5" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="in_img_height" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="in_img_linestride" index="6" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="in_img_linestride" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out_img_width" index="7" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="out_img_width" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out_img_height" index="8" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="out_img_height" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out_img_linestride" index="9" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="out_img_linestride" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="R" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="R" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="img_inp_y_1" access="W" description="Data signal of img_inp_y" range="32">
                    <fields>
                        <field offset="0" width="32" name="img_inp_y" access="W" description="Bit 31 to 0 of img_inp_y"/>
                    </fields>
                </register>
                <register offset="0x14" name="img_inp_y_2" access="W" description="Data signal of img_inp_y" range="32">
                    <fields>
                        <field offset="0" width="32" name="img_inp_y" access="W" description="Bit 63 to 32 of img_inp_y"/>
                    </fields>
                </register>
                <register offset="0x1c" name="img_inp_uv_1" access="W" description="Data signal of img_inp_uv" range="32">
                    <fields>
                        <field offset="0" width="32" name="img_inp_uv" access="W" description="Bit 31 to 0 of img_inp_uv"/>
                    </fields>
                </register>
                <register offset="0x20" name="img_inp_uv_2" access="W" description="Data signal of img_inp_uv" range="32">
                    <fields>
                        <field offset="0" width="32" name="img_inp_uv" access="W" description="Bit 63 to 32 of img_inp_uv"/>
                    </fields>
                </register>
                <register offset="0x28" name="img_out_1" access="W" description="Data signal of img_out" range="32">
                    <fields>
                        <field offset="0" width="32" name="img_out" access="W" description="Bit 31 to 0 of img_out"/>
                    </fields>
                </register>
                <register offset="0x2c" name="img_out_2" access="W" description="Data signal of img_out" range="32">
                    <fields>
                        <field offset="0" width="32" name="img_out" access="W" description="Bit 63 to 32 of img_out"/>
                    </fields>
                </register>
                <register offset="0x34" name="params_1" access="W" description="Data signal of params" range="32">
                    <fields>
                        <field offset="0" width="32" name="params" access="W" description="Bit 31 to 0 of params"/>
                    </fields>
                </register>
                <register offset="0x38" name="params_2" access="W" description="Data signal of params" range="32">
                    <fields>
                        <field offset="0" width="32" name="params" access="W" description="Bit 63 to 32 of params"/>
                    </fields>
                </register>
                <register offset="0x40" name="in_img_width" access="W" description="Data signal of in_img_width" range="32">
                    <fields>
                        <field offset="0" width="32" name="in_img_width" access="W" description="Bit 31 to 0 of in_img_width"/>
                    </fields>
                </register>
                <register offset="0x48" name="in_img_height" access="W" description="Data signal of in_img_height" range="32">
                    <fields>
                        <field offset="0" width="32" name="in_img_height" access="W" description="Bit 31 to 0 of in_img_height"/>
                    </fields>
                </register>
                <register offset="0x50" name="in_img_linestride" access="W" description="Data signal of in_img_linestride" range="32">
                    <fields>
                        <field offset="0" width="32" name="in_img_linestride" access="W" description="Bit 31 to 0 of in_img_linestride"/>
                    </fields>
                </register>
                <register offset="0x58" name="out_img_width" access="W" description="Data signal of out_img_width" range="32">
                    <fields>
                        <field offset="0" width="32" name="out_img_width" access="W" description="Bit 31 to 0 of out_img_width"/>
                    </fields>
                </register>
                <register offset="0x60" name="out_img_height" access="W" description="Data signal of out_img_height" range="32">
                    <fields>
                        <field offset="0" width="32" name="out_img_height" access="W" description="Bit 31 to 0 of out_img_height"/>
                    </fields>
                </register>
                <register offset="0x68" name="out_img_linestride" access="W" description="Data signal of out_img_linestride" range="32">
                    <fields>
                        <field offset="0" width="32" name="out_img_linestride" access="W" description="Bit 31 to 0 of out_img_linestride"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="img_inp_y"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="img_inp_uv"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="img_out"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="params"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="in_img_width"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="72" argName="in_img_height"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="80" argName="in_img_linestride"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="88" argName="out_img_width"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="96" argName="out_img_height"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="104" argName="out_img_linestride"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem1:m_axi_gmem2:m_axi_gmem3:m_axi_gmem4</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="64" addrWidth="64" portPrefix="m_axi_gmem1_" paramPrefix="C_M_AXI_GMEM1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem1_ARADDR</port>
                <port>m_axi_gmem1_ARBURST</port>
                <port>m_axi_gmem1_ARCACHE</port>
                <port>m_axi_gmem1_ARID</port>
                <port>m_axi_gmem1_ARLEN</port>
                <port>m_axi_gmem1_ARLOCK</port>
                <port>m_axi_gmem1_ARPROT</port>
                <port>m_axi_gmem1_ARQOS</port>
                <port>m_axi_gmem1_ARREADY</port>
                <port>m_axi_gmem1_ARREGION</port>
                <port>m_axi_gmem1_ARSIZE</port>
                <port>m_axi_gmem1_ARUSER</port>
                <port>m_axi_gmem1_ARVALID</port>
                <port>m_axi_gmem1_AWADDR</port>
                <port>m_axi_gmem1_AWBURST</port>
                <port>m_axi_gmem1_AWCACHE</port>
                <port>m_axi_gmem1_AWID</port>
                <port>m_axi_gmem1_AWLEN</port>
                <port>m_axi_gmem1_AWLOCK</port>
                <port>m_axi_gmem1_AWPROT</port>
                <port>m_axi_gmem1_AWQOS</port>
                <port>m_axi_gmem1_AWREADY</port>
                <port>m_axi_gmem1_AWREGION</port>
                <port>m_axi_gmem1_AWSIZE</port>
                <port>m_axi_gmem1_AWUSER</port>
                <port>m_axi_gmem1_AWVALID</port>
                <port>m_axi_gmem1_BID</port>
                <port>m_axi_gmem1_BREADY</port>
                <port>m_axi_gmem1_BRESP</port>
                <port>m_axi_gmem1_BUSER</port>
                <port>m_axi_gmem1_BVALID</port>
                <port>m_axi_gmem1_RDATA</port>
                <port>m_axi_gmem1_RID</port>
                <port>m_axi_gmem1_RLAST</port>
                <port>m_axi_gmem1_RREADY</port>
                <port>m_axi_gmem1_RRESP</port>
                <port>m_axi_gmem1_RUSER</port>
                <port>m_axi_gmem1_RVALID</port>
                <port>m_axi_gmem1_WDATA</port>
                <port>m_axi_gmem1_WID</port>
                <port>m_axi_gmem1_WLAST</port>
                <port>m_axi_gmem1_WREADY</port>
                <port>m_axi_gmem1_WSTRB</port>
                <port>m_axi_gmem1_WUSER</port>
                <port>m_axi_gmem1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="img_inp_y"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="64" final_bitwidth="64" argName="img_inp_y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem2" type="axi4full" busTypeName="aximm" mode="master" dataWidth="64" addrWidth="64" portPrefix="m_axi_gmem2_" paramPrefix="C_M_AXI_GMEM2_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem2_ARADDR</port>
                <port>m_axi_gmem2_ARBURST</port>
                <port>m_axi_gmem2_ARCACHE</port>
                <port>m_axi_gmem2_ARID</port>
                <port>m_axi_gmem2_ARLEN</port>
                <port>m_axi_gmem2_ARLOCK</port>
                <port>m_axi_gmem2_ARPROT</port>
                <port>m_axi_gmem2_ARQOS</port>
                <port>m_axi_gmem2_ARREADY</port>
                <port>m_axi_gmem2_ARREGION</port>
                <port>m_axi_gmem2_ARSIZE</port>
                <port>m_axi_gmem2_ARUSER</port>
                <port>m_axi_gmem2_ARVALID</port>
                <port>m_axi_gmem2_AWADDR</port>
                <port>m_axi_gmem2_AWBURST</port>
                <port>m_axi_gmem2_AWCACHE</port>
                <port>m_axi_gmem2_AWID</port>
                <port>m_axi_gmem2_AWLEN</port>
                <port>m_axi_gmem2_AWLOCK</port>
                <port>m_axi_gmem2_AWPROT</port>
                <port>m_axi_gmem2_AWQOS</port>
                <port>m_axi_gmem2_AWREADY</port>
                <port>m_axi_gmem2_AWREGION</port>
                <port>m_axi_gmem2_AWSIZE</port>
                <port>m_axi_gmem2_AWUSER</port>
                <port>m_axi_gmem2_AWVALID</port>
                <port>m_axi_gmem2_BID</port>
                <port>m_axi_gmem2_BREADY</port>
                <port>m_axi_gmem2_BRESP</port>
                <port>m_axi_gmem2_BUSER</port>
                <port>m_axi_gmem2_BVALID</port>
                <port>m_axi_gmem2_RDATA</port>
                <port>m_axi_gmem2_RID</port>
                <port>m_axi_gmem2_RLAST</port>
                <port>m_axi_gmem2_RREADY</port>
                <port>m_axi_gmem2_RRESP</port>
                <port>m_axi_gmem2_RUSER</port>
                <port>m_axi_gmem2_RVALID</port>
                <port>m_axi_gmem2_WDATA</port>
                <port>m_axi_gmem2_WID</port>
                <port>m_axi_gmem2_WLAST</port>
                <port>m_axi_gmem2_WREADY</port>
                <port>m_axi_gmem2_WSTRB</port>
                <port>m_axi_gmem2_WUSER</port>
                <port>m_axi_gmem2_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="img_inp_uv"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="64" final_bitwidth="64" argName="img_inp_uv"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem3" type="axi4full" busTypeName="aximm" mode="master" dataWidth="64" addrWidth="64" portPrefix="m_axi_gmem3_" paramPrefix="C_M_AXI_GMEM3_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem3_ARADDR</port>
                <port>m_axi_gmem3_ARBURST</port>
                <port>m_axi_gmem3_ARCACHE</port>
                <port>m_axi_gmem3_ARID</port>
                <port>m_axi_gmem3_ARLEN</port>
                <port>m_axi_gmem3_ARLOCK</port>
                <port>m_axi_gmem3_ARPROT</port>
                <port>m_axi_gmem3_ARQOS</port>
                <port>m_axi_gmem3_ARREADY</port>
                <port>m_axi_gmem3_ARREGION</port>
                <port>m_axi_gmem3_ARSIZE</port>
                <port>m_axi_gmem3_ARUSER</port>
                <port>m_axi_gmem3_ARVALID</port>
                <port>m_axi_gmem3_AWADDR</port>
                <port>m_axi_gmem3_AWBURST</port>
                <port>m_axi_gmem3_AWCACHE</port>
                <port>m_axi_gmem3_AWID</port>
                <port>m_axi_gmem3_AWLEN</port>
                <port>m_axi_gmem3_AWLOCK</port>
                <port>m_axi_gmem3_AWPROT</port>
                <port>m_axi_gmem3_AWQOS</port>
                <port>m_axi_gmem3_AWREADY</port>
                <port>m_axi_gmem3_AWREGION</port>
                <port>m_axi_gmem3_AWSIZE</port>
                <port>m_axi_gmem3_AWUSER</port>
                <port>m_axi_gmem3_AWVALID</port>
                <port>m_axi_gmem3_BID</port>
                <port>m_axi_gmem3_BREADY</port>
                <port>m_axi_gmem3_BRESP</port>
                <port>m_axi_gmem3_BUSER</port>
                <port>m_axi_gmem3_BVALID</port>
                <port>m_axi_gmem3_RDATA</port>
                <port>m_axi_gmem3_RID</port>
                <port>m_axi_gmem3_RLAST</port>
                <port>m_axi_gmem3_RREADY</port>
                <port>m_axi_gmem3_RRESP</port>
                <port>m_axi_gmem3_RUSER</port>
                <port>m_axi_gmem3_RVALID</port>
                <port>m_axi_gmem3_WDATA</port>
                <port>m_axi_gmem3_WID</port>
                <port>m_axi_gmem3_WLAST</port>
                <port>m_axi_gmem3_WREADY</port>
                <port>m_axi_gmem3_WSTRB</port>
                <port>m_axi_gmem3_WUSER</port>
                <port>m_axi_gmem3_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="img_out"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="64" final_bitwidth="64" argName="img_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem4" type="axi4full" busTypeName="aximm" mode="master" dataWidth="64" addrWidth="64" portPrefix="m_axi_gmem4_" paramPrefix="C_M_AXI_GMEM4_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem4_ARADDR</port>
                <port>m_axi_gmem4_ARBURST</port>
                <port>m_axi_gmem4_ARCACHE</port>
                <port>m_axi_gmem4_ARID</port>
                <port>m_axi_gmem4_ARLEN</port>
                <port>m_axi_gmem4_ARLOCK</port>
                <port>m_axi_gmem4_ARPROT</port>
                <port>m_axi_gmem4_ARQOS</port>
                <port>m_axi_gmem4_ARREADY</port>
                <port>m_axi_gmem4_ARREGION</port>
                <port>m_axi_gmem4_ARSIZE</port>
                <port>m_axi_gmem4_ARUSER</port>
                <port>m_axi_gmem4_ARVALID</port>
                <port>m_axi_gmem4_AWADDR</port>
                <port>m_axi_gmem4_AWBURST</port>
                <port>m_axi_gmem4_AWCACHE</port>
                <port>m_axi_gmem4_AWID</port>
                <port>m_axi_gmem4_AWLEN</port>
                <port>m_axi_gmem4_AWLOCK</port>
                <port>m_axi_gmem4_AWPROT</port>
                <port>m_axi_gmem4_AWQOS</port>
                <port>m_axi_gmem4_AWREADY</port>
                <port>m_axi_gmem4_AWREGION</port>
                <port>m_axi_gmem4_AWSIZE</port>
                <port>m_axi_gmem4_AWUSER</port>
                <port>m_axi_gmem4_AWVALID</port>
                <port>m_axi_gmem4_BID</port>
                <port>m_axi_gmem4_BREADY</port>
                <port>m_axi_gmem4_BRESP</port>
                <port>m_axi_gmem4_BUSER</port>
                <port>m_axi_gmem4_BVALID</port>
                <port>m_axi_gmem4_RDATA</port>
                <port>m_axi_gmem4_RID</port>
                <port>m_axi_gmem4_RLAST</port>
                <port>m_axi_gmem4_RREADY</port>
                <port>m_axi_gmem4_RRESP</port>
                <port>m_axi_gmem4_RUSER</port>
                <port>m_axi_gmem4_RVALID</port>
                <port>m_axi_gmem4_WDATA</port>
                <port>m_axi_gmem4_WID</port>
                <port>m_axi_gmem4_WLAST</port>
                <port>m_axi_gmem4_WREADY</port>
                <port>m_axi_gmem4_WSTRB</port>
                <port>m_axi_gmem4_WUSER</port>
                <port>m_axi_gmem4_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="params"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="64" argName="params"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="11">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding</keys>
                    <column name="m_axi_gmem1">64 -&gt; 64, 64, 64, slave, 0, 512, 16, 16, 16, 16, , , , </column>
                    <column name="m_axi_gmem2">64 -&gt; 64, 64, 64, slave, 0, 512, 16, 16, 16, 16, , , , </column>
                    <column name="m_axi_gmem3">64 -&gt; 64, 64, 64, slave, 0, 512, 16, 16, 16, 16, , , , </column>
                    <column name="m_axi_gmem4">32 -&gt; 64, 64, 64, slave, 0, 512, 16, 16, 16, 16, , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0, , , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">img_inp_y_1, 0x10, 32, W, Data signal of img_inp_y, </column>
                    <column name="s_axi_control">img_inp_y_2, 0x14, 32, W, Data signal of img_inp_y, </column>
                    <column name="s_axi_control">img_inp_uv_1, 0x1c, 32, W, Data signal of img_inp_uv, </column>
                    <column name="s_axi_control">img_inp_uv_2, 0x20, 32, W, Data signal of img_inp_uv, </column>
                    <column name="s_axi_control">img_out_1, 0x28, 32, W, Data signal of img_out, </column>
                    <column name="s_axi_control">img_out_2, 0x2c, 32, W, Data signal of img_out, </column>
                    <column name="s_axi_control">params_1, 0x34, 32, W, Data signal of params, </column>
                    <column name="s_axi_control">params_2, 0x38, 32, W, Data signal of params, </column>
                    <column name="s_axi_control">in_img_width, 0x40, 32, W, Data signal of in_img_width, </column>
                    <column name="s_axi_control">in_img_height, 0x48, 32, W, Data signal of in_img_height, </column>
                    <column name="s_axi_control">in_img_linestride, 0x50, 32, W, Data signal of in_img_linestride, </column>
                    <column name="s_axi_control">out_img_width, 0x58, 32, W, Data signal of out_img_width, </column>
                    <column name="s_axi_control">out_img_height, 0x60, 32, W, Data signal of out_img_height, </column>
                    <column name="s_axi_control">out_img_linestride, 0x68, 32, W, Data signal of out_img_linestride, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="interrupt">interrupt, interrupt, </column>
                    <column name="ap_ctrl">ap_ctrl_chain, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="img_inp_y">in, ap_uint&lt;64&gt;*</column>
                    <column name="img_inp_uv">in, ap_uint&lt;64&gt;*</column>
                    <column name="img_out">out, ap_uint&lt;64&gt;*</column>
                    <column name="params">in, float*</column>
                    <column name="in_img_width">in, int</column>
                    <column name="in_img_height">in, int</column>
                    <column name="in_img_linestride">in, int</column>
                    <column name="out_img_width">in, int</column>
                    <column name="out_img_height">in, int</column>
                    <column name="out_img_linestride">in, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="img_inp_y">m_axi_gmem1, interface, , </column>
                    <column name="img_inp_y">s_axi_control, register, offset, name=img_inp_y_1 offset=0x10 range=32</column>
                    <column name="img_inp_y">s_axi_control, register, offset, name=img_inp_y_2 offset=0x14 range=32</column>
                    <column name="img_inp_uv">m_axi_gmem2, interface, , </column>
                    <column name="img_inp_uv">s_axi_control, register, offset, name=img_inp_uv_1 offset=0x1c range=32</column>
                    <column name="img_inp_uv">s_axi_control, register, offset, name=img_inp_uv_2 offset=0x20 range=32</column>
                    <column name="img_out">m_axi_gmem3, interface, , </column>
                    <column name="img_out">s_axi_control, register, offset, name=img_out_1 offset=0x28 range=32</column>
                    <column name="img_out">s_axi_control, register, offset, name=img_out_2 offset=0x2c range=32</column>
                    <column name="params">m_axi_gmem4, interface, , </column>
                    <column name="params">s_axi_control, register, offset, name=params_1 offset=0x34 range=32</column>
                    <column name="params">s_axi_control, register, offset, name=params_2 offset=0x38 range=32</column>
                    <column name="in_img_width">s_axi_control, register, , name=in_img_width offset=0x40 range=32</column>
                    <column name="in_img_height">s_axi_control, register, , name=in_img_height offset=0x48 range=32</column>
                    <column name="in_img_linestride">s_axi_control, register, , name=in_img_linestride offset=0x50 range=32</column>
                    <column name="out_img_width">s_axi_control, register, , name=out_img_width offset=0x58 range=32</column>
                    <column name="out_img_height">s_axi_control, register, , name=out_img_height offset=0x60 range=32</column>
                    <column name="out_img_linestride">s_axi_control, register, , name=out_img_linestride offset=0x68 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Loop, Direction, Length, Width, Location</keys>
                    <column name="m_axi_gmem1">VITIS_LOOP_1028_1, read, variable, 64, /everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1028:21</column>
                    <column name="m_axi_gmem2">VITIS_LOOP_1028_1, read, variable, 64, /everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1028:21</column>
                    <column name="m_axi_gmem4">, read, 3, 64, /everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/dnn/xf_preprocess.hpp:115:23</column>
                    <column name="m_axi_gmem3">MMIterOutLoop2, write, variable, 64, /everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1387:9</column>
                </table>
            </item>
            <item name="Inferred Bursts and Widening Missed">
                <table>
                    <keys size="6">HW Interface, Variable, Loop, Problem, Resolution, Location</keys>
                    <column name="m_axi_gmem2">din, MMIterInLoop1, Access call is in the conditional branch, 214-232, /everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1024:9</column>
                    <column name="m_axi_gmem1">din, MMIterInLoop1, Access call is in the conditional branch, 214-232, /everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1024:9</column>
                    <column name="m_axi_gmem3">dout, MMIterOutLoop2, Sequential access length is not divisible by 2, 214-234, /everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1387:9</column>
                    <column name="m_axi_gmem2">din, VITIS_LOOP_1028_1, Could not widen since type i64 size is greater than or equal to alignment 8(bytes), 214-307, /everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1028:21</column>
                    <column name="m_axi_gmem1">din, VITIS_LOOP_1028_1, Could not widen since type i64 size is greater than or equal to alignment 8(bytes), 214-307, /everest/siv_bkup/deekshad/pp_pipelineip/k3/kv260/overlays/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1028:21</column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:245" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:246" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:252" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:253" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:260" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:261" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:269" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:270" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:279" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:280" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:305" status="valid" parentFunction="operator=" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:309" status="valid" parentFunction="operator=" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:318" status="valid" parentFunction="operator+" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:323" status="valid" parentFunction="operator+" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:333" status="valid" parentFunction="operator+" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:338" status="valid" parentFunction="operator+" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:348" status="valid" parentFunction="operator-" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:353" status="valid" parentFunction="operator-" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:363" status="valid" parentFunction="operator-" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:368" status="valid" parentFunction="operator-" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:378" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:383" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:393" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:398" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:408" status="valid" parentFunction="operator/" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:413" status="valid" parentFunction="operator/" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:423" status="valid" parentFunction="operator/" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:428" status="valid" parentFunction="operator/" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:584" status="valid" parentFunction="type" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:592" status="valid" parentFunction="depth" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:599" status="valid" parentFunction="channels" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:607" status="valid" parentFunction="init" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:654" status="valid" parentFunction="mat&lt;t, rows, cols, npc, xfcvdepth&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:663" status="valid" parentFunction="mat&lt;t, rows, cols, npc, xfcvdepth&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:672" status="valid" parentFunction="mat&lt;t, rows, cols, npc, xfcvdepth&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:681" status="valid" parentFunction="mat&lt;t, rows, cols, npc, xfcvdepth&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:708" status="valid" parentFunction="copyto" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:742" status="valid" parentFunction="copyfrom" variable="" isDirective="0" options=""/>
        <Pragma type="bind_op" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:956" status="valid" parentFunction="addrbound" variable="mul_rows_cols" isDirective="0" options="variable=mul_rows_cols op=mul impl=dsp latency=2"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:991" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options="min=1 max=ADDRBOUND"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:992" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1005" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options="min=1 max=ADDRBOUND"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1006" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1026" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options="min=1 max=ROWS"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1030" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options="min=1 max=COLS_ADDRBOUND"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1031" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1064" status="valid" parentFunction="axistream2matstream" variable="" isDirective="0" options="min=1 max=LOOPBOUND"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1065" status="valid" parentFunction="axistream2matstream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1108" status="valid" parentFunction="matstream2mat" variable="" isDirective="0" options="min=1 max=LOOPBOUND"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1109" status="valid" parentFunction="matstream2mat" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1121" status="valid" parentFunction="axistream2mat" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1134" status="valid" parentFunction="axistream2mat" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1149" status="warning" parentFunction="axi2mat" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
        </Pragma>
        <Pragma type="dataflow" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1172" status="valid" parentFunction="axi2mat" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1184" status="valid" parentFunction="axi2mat" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1207" status="valid" parentFunction="axi2mat" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1281" status="valid" parentFunction="mat2matstream" variable="" isDirective="0" options="min=1 max=LOOPBOUND"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1282" status="valid" parentFunction="mat2matstream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1311" status="valid" parentFunction="matstream2axistream" variable="" isDirective="0" options="min=1 max=ROWS"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1316" status="valid" parentFunction="matstream2axistream" variable="" isDirective="0" options="min=1 max=COLS_BOUND_PER_NPC"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1317" status="valid" parentFunction="matstream2axistream" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1359" status="valid" parentFunction="mat2axistream" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1372" status="valid" parentFunction="mat2axistream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1389" status="valid" parentFunction="axistream2axi" variable="" isDirective="0" options="min=1 max=ADDRBOUND"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1390" status="valid" parentFunction="axistream2axi" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1404" status="valid" parentFunction="axistream2axi" variable="" isDirective="0" options="min=1 max=ADDRBOUND"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1405" status="valid" parentFunction="axistream2axi" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1419" status="warning" parentFunction="mat2axi" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
        </Pragma>
        <Pragma type="dataflow" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1446" status="valid" parentFunction="mat2axi" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1477" status="valid" parentFunction="mat2axi" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1507" status="valid" parentFunction="mat2axi" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:34" status="valid" parentFunction="ptr2xfmat" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:39" status="valid" parentFunction="ptr2xfmat" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:40" status="valid" parentFunction="ptr2xfmat" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:52" status="valid" parentFunction="xfmat2ptr" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:58" status="valid" parentFunction="xfmat2ptr" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:59" status="valid" parentFunction="xfmat2ptr" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:74" status="valid" parentFunction="xfduplicatemat_ptrmat" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:80" status="valid" parentFunction="xfduplicatemat_ptrmat" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:81" status="valid" parentFunction="xfduplicatemat_ptrmat" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:100" status="valid" parentFunction="xfduplicatemat_ptrmat2" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:106" status="valid" parentFunction="xfduplicatemat_ptrmat2" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:107" status="valid" parentFunction="xfduplicatemat_ptrmat2" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:128" status="valid" parentFunction="xfduplicatemat_ptr_mat_axi" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:134" status="valid" parentFunction="xfduplicatemat_ptr_mat_axi" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:135" status="valid" parentFunction="xfduplicatemat_ptr_mat_axi" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:155" status="valid" parentFunction="xfmat2axi_strm" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:161" status="valid" parentFunction="xfmat2axi_strm" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:162" status="valid" parentFunction="xfmat2axi_strm" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:178" status="valid" parentFunction="axi_strm2xfmat" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:184" status="valid" parentFunction="axi_strm2xfmat" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:185" status="valid" parentFunction="axi_strm2xfmat" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:201" status="valid" parentFunction="xfduplicatemat_ptr_axi" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:207" status="valid" parentFunction="xfduplicatemat_ptr_axi" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:208" status="valid" parentFunction="xfduplicatemat_ptr_axi" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:230" status="valid" parentFunction="xfsetborder" variable="" isDirective="0" options="OFF"/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:242" status="valid" parentFunction="xfsetborder" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:244" status="valid" parentFunction="xfsetborder" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:299" status="valid" parentFunction="xfpackpixels" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:305" status="valid" parentFunction="xfpackpixels" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:317" status="valid" parentFunction="xfextractpixels" variable="" isDirective="0" options="off"/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:326" status="valid" parentFunction="xfextractpixels" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:349" status="valid" parentFunction="xfextractdata" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:369" status="valid" parentFunction="xfcopydata" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:377" status="valid" parentFunction="xfcopydata" variable="" isDirective="0" options="min=6 max=6"/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:378" status="valid" parentFunction="xfcopydata" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:448" status="valid" parentFunction="xfduplicatestream" variable="" isDirective="0" options="min=IN_BH max=IN_BH"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:449" status="valid" parentFunction="xfduplicatestream" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:453" status="valid" parentFunction="xfduplicatestream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:454" status="valid" parentFunction="xfduplicatestream" variable="" isDirective="0" options="min=IN_BW max=IN_BW"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:479" status="valid" parentFunction="array2hlsstrm" variable="" isDirective="0" options="min=1 max=TRIPCOUNT"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:480" status="valid" parentFunction="array2hlsstrm" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:515" status="valid" parentFunction="hlsstrm2xfmat" variable="" isDirective="0" options="min=1 max=TRIPCOUNT"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:516" status="valid" parentFunction="hlsstrm2xfmat" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:594" status="valid" parentFunction="axistrm2hlsstrm" variable="" isDirective="0" options="min=1 max=TRIPCOUNT"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:595" status="valid" parentFunction="axistrm2hlsstrm" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:605" status="valid" parentFunction="axistrm2xfmat" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:654" status="valid" parentFunction="xfmat2hlsstrm" variable="" isDirective="0" options="min=1 max=TRIPCOUNT"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:655" status="valid" parentFunction="xfmat2hlsstrm" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:700" status="valid" parentFunction="hlsstrm2array" variable="" isDirective="0" options="min=1 max=TRIPCOUNT"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:701" status="valid" parentFunction="hlsstrm2array" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:743" status="valid" parentFunction="hlsstrm2axistrm" variable="" isDirective="0" options="min=1 max=TRIPCOUNT"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:744" status="valid" parentFunction="hlsstrm2axistrm" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:755" status="valid" parentFunction="xfmat2axistrm" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:46" status="valid" parentFunction="window&lt;rows, cols, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:47" status="valid" parentFunction="window&lt;rows, cols, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:48" status="valid" parentFunction="window&lt;rows, cols, t&gt;" variable="val" isDirective="0" options="variable=val dim=2 complete"/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:112" status="valid" parentFunction="shift_pixels_left" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:124" status="valid" parentFunction="shift_pixels_left" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:128" status="valid" parentFunction="shift_pixels_left" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:156" status="valid" parentFunction="shift_pixels_right" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:168" status="valid" parentFunction="shift_pixels_right" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:172" status="valid" parentFunction="shift_pixels_right" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:200" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:212" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:216" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:244" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:256" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:260" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:287" status="valid" parentFunction="insert_pixel" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:320" status="valid" parentFunction="insert_row" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:332" status="valid" parentFunction="insert_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:359" status="valid" parentFunction="insert_top_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:392" status="valid" parentFunction="insert_bottom_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:425" status="valid" parentFunction="insert_col" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:437" status="valid" parentFunction="insert_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:464" status="valid" parentFunction="insert_left_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:497" status="valid" parentFunction="insert_right_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:530" status="valid" parentFunction="getval" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:542" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:579" status="valid" parentFunction="shift_left" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:592" status="valid" parentFunction="shift_right" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:605" status="valid" parentFunction="shift_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:618" status="valid" parentFunction="shift_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:631" status="valid" parentFunction="insert" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:644" status="valid" parentFunction="insert_top" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:657" status="valid" parentFunction="insert_bottom" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:670" status="valid" parentFunction="insert_left" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:683" status="valid" parentFunction="insert_right" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:700" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="dependence" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:701" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val inter false"/>
        <Pragma type="dependence" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:702" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val intra false"/>
        <Pragma type="resource" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:711" status="warning" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val core=RAM_1P_BRAM">
            <Msg msg_id="207-5525" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:716" status="warning" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val core=RAM_1P_URAM">
            <Msg msg_id="207-5525" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:721" status="warning" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val core=RAM_2P_BRAM">
            <Msg msg_id="207-5525" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:726" status="warning" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val core=RAM_2P_URAM">
            <Msg msg_id="207-5525" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:731" status="warning" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val core=RAM_S2P_BRAM">
            <Msg msg_id="207-5525" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:736" status="warning" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val core=RAM_S2P_URAM">
            <Msg msg_id="207-5525" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:741" status="warning" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val core=RAM_T2P_BRAM">
            <Msg msg_id="207-5525" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:746" status="warning" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val core=RAM_T2P_URAM">
            <Msg msg_id="207-5525" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:755" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val complete dim=1"/>
        <Pragma type="array_reshape" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:759" status="warning" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val factor=RESHAPE_FACTOR dim=1">
            <Msg msg_id="207-5527" msg_severity="WARNING" msg_body="'factor' in '#pragma HLS array_reshape' is ignored"/>
        </Pragma>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:813" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:826" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:856" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:869" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:898" status="valid" parentFunction="insert_bottom_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:931" status="valid" parentFunction="insert_top_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:964" status="valid" parentFunction="get_col" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:970" status="valid" parentFunction="get_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:981" status="valid" parentFunction="getval" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:992" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:1004" status="valid" parentFunction="shift_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:1016" status="valid" parentFunction="shift_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:1028" status="valid" parentFunction="insert_bottom" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:1040" status="valid" parentFunction="insert_top" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/core/xf_math.h:2884" status="valid" parentFunction="inverse32" variable="" isDirective="0" options="min=4 max=4 avg=4"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/core/xf_math.h:2885" status="valid" parentFunction="inverse32" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/core/xf_math.h:2898" status="valid" parentFunction="inverse32" variable="" isDirective="0" options="min=4 max=4 avg=4"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/core/xf_math.h:2899" status="valid" parentFunction="inverse32" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/core/xf_math.h:2912" status="valid" parentFunction="inverse32" variable="" isDirective="0" options="min=4 max=4 avg=4"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/core/xf_math.h:2913" status="valid" parentFunction="inverse32" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/core/xf_math.h:2926" status="valid" parentFunction="inverse32" variable="" isDirective="0" options="min=4 max=4 avg=4"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/core/xf_math.h:2927" status="valid" parentFunction="inverse32" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/core/xf_math.h:2952" status="valid" parentFunction="inverse" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/core/xf_math.h:3017" status="valid" parentFunction="identifysignbits" variable="" isDirective="0" options="min=24 max=24"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/core/xf_math.h:3018" status="valid" parentFunction="identifysignbits" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/core/xf_math.h:3349" status="valid" parentFunction="sqrt" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/dnn/xf_preprocess.hpp:51" status="valid" parentFunction="xfpreprocesskernel" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/dnn/xf_preprocess.hpp:52" status="valid" parentFunction="xfpreprocesskernel" variable="" isDirective="0" options="min=1 max=608*608"/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/dnn/xf_preprocess.hpp:58" status="valid" parentFunction="xfpreprocesskernel" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/dnn/xf_preprocess.hpp:62" status="valid" parentFunction="xfpreprocesskernel" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/dnn/xf_preprocess.hpp:104" status="valid" parentFunction="preprocess" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/dnn/xf_preprocess.hpp:110" status="valid" parentFunction="preprocess" variable="alpha_reg" isDirective="0" options="variable=alpha_reg dim=0 complete"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/dnn/xf_preprocess.hpp:111" status="valid" parentFunction="preprocess" variable="beta_reg" isDirective="0" options="variable=beta_reg dim=0 complete"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/dnn/xf_preprocess.hpp:117" status="valid" parentFunction="preprocess" variable="" isDirective="0" options="min=1 max=12"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/dnn/xf_preprocess.hpp:118" status="valid" parentFunction="preprocess" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_crop.hpp:62" status="valid" parentFunction="read_roi_row" variable="" isDirective="0" options="min=COLS_TRIP max=COLS_TRIP"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_crop.hpp:63" status="valid" parentFunction="read_roi_row" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_crop.hpp:106" status="valid" parentFunction="write_roi_row" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_crop.hpp:110" status="valid" parentFunction="write_roi_row" variable="" isDirective="0" options="min=COLS_TRIP max=COLS_TRIP"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_crop.hpp:111" status="valid" parentFunction="write_roi_row" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_crop.hpp:129" status="valid" parentFunction="xfcropkernel_memorymapped" variable="" isDirective="0" options=""/>
        <Pragma type="resource" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_crop.hpp:135" status="warning" parentFunction="xfcropkernel_memorymapped" variable="buf0" isDirective="0" options="variable=buf0 core=RAM_S2P_BRAM">
            <Msg msg_id="207-5525" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_crop.hpp:140" status="warning" parentFunction="xfcropkernel_memorymapped" variable="buf1" isDirective="0" options="variable=buf1 core=RAM_S2P_BRAM">
            <Msg msg_id="207-5525" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_crop.hpp:187" status="valid" parentFunction="xfcropkernel_memorymapped" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_crop.hpp:255" status="valid" parentFunction="xfcropkernel_stream" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_crop.hpp:256" status="valid" parentFunction="xfcropkernel_stream" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_crop.hpp:262" status="valid" parentFunction="xfcropkernel_stream" variable="" isDirective="0" options="min=COLS_TRIP max=COLS_TRIP"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_crop.hpp:263" status="valid" parentFunction="xfcropkernel_stream" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_crop.hpp:271" status="valid" parentFunction="xfcropkernel_stream" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_crop.hpp:313" status="valid" parentFunction="crop" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:37" status="valid" parentFunction="write_y_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:38" status="valid" parentFunction="write_y_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:42" status="valid" parentFunction="write_y_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:71" status="valid" parentFunction="kernrgba2yuv4_ro" variable="Y0" isDirective="0" options="variable=Y0 complete"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:72" status="valid" parentFunction="kernrgba2yuv4_ro" variable="U" isDirective="0" options="variable=U complete"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:73" status="valid" parentFunction="kernrgba2yuv4_ro" variable="V" isDirective="0" options="variable=V complete"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:74" status="valid" parentFunction="kernrgba2yuv4_ro" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:84" status="valid" parentFunction="kernrgba2yuv4_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:85" status="valid" parentFunction="kernrgba2yuv4_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:90" status="valid" parentFunction="kernrgba2yuv4_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:91" status="valid" parentFunction="kernrgba2yuv4_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:101" status="valid" parentFunction="kernrgba2yuv4_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:159" status="valid" parentFunction="kernrgba2iyuv_ro" variable="Y0" isDirective="0" options="variable=Y0 complete"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:160" status="valid" parentFunction="kernrgba2iyuv_ro" variable="U" isDirective="0" options="variable=U complete"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:161" status="valid" parentFunction="kernrgba2iyuv_ro" variable="V" isDirective="0" options="variable=V complete"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:162" status="valid" parentFunction="kernrgba2iyuv_ro" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:178" status="valid" parentFunction="kernrgba2iyuv_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:179" status="valid" parentFunction="kernrgba2iyuv_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:184" status="valid" parentFunction="kernrgba2iyuv_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:185" status="valid" parentFunction="kernrgba2iyuv_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:191" status="valid" parentFunction="kernrgba2iyuv_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:192" status="valid" parentFunction="kernrgba2iyuv_ro" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:265" status="valid" parentFunction="kernrgba2nv12_ro" variable="Y0" isDirective="0" options="variable=Y0 complete"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:266" status="valid" parentFunction="kernrgba2nv12_ro" variable="UV" isDirective="0" options="variable=UV complete"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:267" status="valid" parentFunction="kernrgba2nv12_ro" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:277" status="valid" parentFunction="kernrgba2nv12_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:278" status="valid" parentFunction="kernrgba2nv12_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:283" status="valid" parentFunction="kernrgba2nv12_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:284" status="valid" parentFunction="kernrgba2nv12_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:290" status="valid" parentFunction="kernrgba2nv12_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:291" status="valid" parentFunction="kernrgba2nv12_ro" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:340" status="valid" parentFunction="kernbgr2nv12_ro" variable="Y0" isDirective="0" options="variable=Y0 complete"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:341" status="valid" parentFunction="kernbgr2nv12_ro" variable="UV" isDirective="0" options="variable=UV complete"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:342" status="valid" parentFunction="kernbgr2nv12_ro" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:352" status="valid" parentFunction="kernbgr2nv12_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:353" status="valid" parentFunction="kernbgr2nv12_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:358" status="valid" parentFunction="kernbgr2nv12_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:359" status="valid" parentFunction="kernbgr2nv12_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:365" status="valid" parentFunction="kernbgr2nv12_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:366" status="valid" parentFunction="kernbgr2nv12_ro" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:419" status="valid" parentFunction="kernrgba2nv21_ro" variable="Y0" isDirective="0" options="variable=Y0 complete"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:420" status="valid" parentFunction="kernrgba2nv21_ro" variable="VU" isDirective="0" options="variable=VU complete"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:421" status="valid" parentFunction="kernrgba2nv21_ro" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:431" status="valid" parentFunction="kernrgba2nv21_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:432" status="valid" parentFunction="kernrgba2nv21_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:437" status="valid" parentFunction="kernrgba2nv21_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:438" status="valid" parentFunction="kernrgba2nv21_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:444" status="valid" parentFunction="kernrgba2nv21_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:445" status="valid" parentFunction="kernrgba2nv21_ro" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:495" status="valid" parentFunction="kernbgr2nv21_ro" variable="Y0" isDirective="0" options="variable=Y0 complete"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:496" status="valid" parentFunction="kernbgr2nv21_ro" variable="VU" isDirective="0" options="variable=VU complete"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:497" status="valid" parentFunction="kernbgr2nv21_ro" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:507" status="valid" parentFunction="kernbgr2nv21_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:508" status="valid" parentFunction="kernbgr2nv21_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:513" status="valid" parentFunction="kernbgr2nv21_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:514" status="valid" parentFunction="kernbgr2nv21_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:520" status="valid" parentFunction="kernbgr2nv21_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:521" status="valid" parentFunction="kernbgr2nv21_ro" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:563" status="valid" parentFunction="kerniyuv2rgba_ro" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:564" status="valid" parentFunction="kerniyuv2rgba_ro" variable="Ybuf" isDirective="0" options="variable=Ybuf complete"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:565" status="valid" parentFunction="kerniyuv2rgba_ro" variable="Ubuf" isDirective="0" options="variable=Ubuf complete"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:566" status="valid" parentFunction="kerniyuv2rgba_ro" variable="Vbuf" isDirective="0" options="variable=Vbuf complete"/>
        <Pragma type="stream" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:571" status="valid" parentFunction="kerniyuv2rgba_ro" variable="&amp;UStream" isDirective="0" options="variable=&amp;UStream depth=COLS"/>
        <Pragma type="stream" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:572" status="valid" parentFunction="kerniyuv2rgba_ro" variable="&amp;VStream" isDirective="0" options="variable=&amp;VStream depth=COLS"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:587" status="valid" parentFunction="kerniyuv2rgba_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:588" status="valid" parentFunction="kerniyuv2rgba_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:593" status="valid" parentFunction="kerniyuv2rgba_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:594" status="valid" parentFunction="kerniyuv2rgba_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:619" status="valid" parentFunction="kerniyuv2rgba_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:620" status="valid" parentFunction="kerniyuv2rgba_ro" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:685" status="valid" parentFunction="kerniyuv2nv12_ro" variable="U" isDirective="0" options="variable=U complete"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:686" status="valid" parentFunction="kerniyuv2nv12_ro" variable="V" isDirective="0" options="variable=V complete"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:698" status="valid" parentFunction="kerniyuv2nv12_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:699" status="valid" parentFunction="kerniyuv2nv12_ro" variable="" isDirective="0" options="min=rTC max=rTC"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:704" status="valid" parentFunction="kerniyuv2nv12_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:705" status="valid" parentFunction="kerniyuv2nv12_ro" variable="" isDirective="0" options="min=cTC max=cTC"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:719" status="valid" parentFunction="kerniyuv2nv12_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:720" status="valid" parentFunction="kerniyuv2nv12_ro" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:744" status="valid" parentFunction="kerniyuv2yuv4_ro" variable="&amp;inter_u" isDirective="0" options="variable=&amp;inter_u depth=COLS/2"/>
        <Pragma type="stream" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:745" status="valid" parentFunction="kerniyuv2yuv4_ro" variable="&amp;inter_v" isDirective="0" options="variable=&amp;inter_v depth=COLS/2"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:750" status="valid" parentFunction="kerniyuv2yuv4_ro" variable="U" isDirective="0" options="variable=U complete"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:751" status="valid" parentFunction="kerniyuv2yuv4_ro" variable="V" isDirective="0" options="variable=V complete"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:759" status="valid" parentFunction="kerniyuv2yuv4_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:760" status="valid" parentFunction="kerniyuv2yuv4_ro" variable="" isDirective="0" options="min=rTC max=rTC"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:765" status="valid" parentFunction="kerniyuv2yuv4_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:766" status="valid" parentFunction="kerniyuv2yuv4_ro" variable="" isDirective="0" options="min=cTC max=cTC"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:777" status="valid" parentFunction="kerniyuv2yuv4_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:778" status="valid" parentFunction="kerniyuv2yuv4_ro" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:797" status="valid" parentFunction="kerniyuv2yuv4_ro" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:823" status="valid" parentFunction="kernnv122iyuv_ro" variable="UV0" isDirective="0" options="variable=UV0 complete"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:824" status="valid" parentFunction="kernnv122iyuv_ro" variable="UV1" isDirective="0" options="variable=UV1 complete"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:833" status="valid" parentFunction="kernnv122iyuv_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:834" status="valid" parentFunction="kernnv122iyuv_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:839" status="valid" parentFunction="kernnv122iyuv_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:840" status="valid" parentFunction="kernnv122iyuv_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:854" status="valid" parentFunction="kernnv122iyuv_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:855" status="valid" parentFunction="kernnv122iyuv_ro" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:891" status="valid" parentFunction="kernnv122rgba_ro" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:892" status="valid" parentFunction="kernnv122rgba_ro" variable="Ybuf" isDirective="0" options="variable=Ybuf complete"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:893" status="valid" parentFunction="kernnv122rgba_ro" variable="UVbuf" isDirective="0" options="variable=UVbuf complete"/>
        <Pragma type="stream" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:898" status="valid" parentFunction="kernnv122rgba_ro" variable="&amp;UVStream" isDirective="0" options="variable=&amp;UVStream depth=COLS"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:911" status="valid" parentFunction="kernnv122rgba_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:912" status="valid" parentFunction="kernnv122rgba_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:918" status="valid" parentFunction="kernnv122rgba_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:919" status="valid" parentFunction="kernnv122rgba_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:933" status="valid" parentFunction="kernnv122rgba_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:934" status="valid" parentFunction="kernnv122rgba_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:935" status="valid" parentFunction="kernnv122rgba_ro" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1017" status="valid" parentFunction="kernnv122bgr_ro" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1018" status="valid" parentFunction="kernnv122bgr_ro" variable="Ybuf" isDirective="0" options="variable=Ybuf complete"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1019" status="valid" parentFunction="kernnv122bgr_ro" variable="UVbuf" isDirective="0" options="variable=UVbuf complete"/>
        <Pragma type="stream" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1024" status="valid" parentFunction="kernnv122bgr_ro" variable="&amp;UVStream" isDirective="0" options="variable=&amp;UVStream depth=COLS"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1037" status="valid" parentFunction="kernnv122bgr_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1038" status="valid" parentFunction="kernnv122bgr_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1044" status="valid" parentFunction="kernnv122bgr_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1045" status="valid" parentFunction="kernnv122bgr_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1059" status="valid" parentFunction="kernnv122bgr_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1060" status="valid" parentFunction="kernnv122bgr_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1061" status="valid" parentFunction="kernnv122bgr_ro" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1140" status="valid" parentFunction="kernnv122yuv4_ro" variable="UV" isDirective="0" options="variable=UV complete"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1152" status="valid" parentFunction="kernnv122yuv4_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1153" status="valid" parentFunction="kernnv122yuv4_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1158" status="valid" parentFunction="kernnv122yuv4_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1159" status="valid" parentFunction="kernnv122yuv4_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1166" status="valid" parentFunction="kernnv122yuv4_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1167" status="valid" parentFunction="kernnv122yuv4_ro" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1202" status="valid" parentFunction="kernnv212iyuv_ro" variable="VU0" isDirective="0" options="variable=VU0 complete"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1203" status="valid" parentFunction="kernnv212iyuv_ro" variable="VU1" isDirective="0" options="variable=VU1 complete"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1214" status="valid" parentFunction="kernnv212iyuv_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1215" status="valid" parentFunction="kernnv212iyuv_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1222" status="valid" parentFunction="kernnv212iyuv_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1223" status="valid" parentFunction="kernnv212iyuv_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1235" status="valid" parentFunction="kernnv212iyuv_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1236" status="valid" parentFunction="kernnv212iyuv_ro" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1410" status="valid" parentFunction="kernnv212rgba_ro" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1411" status="valid" parentFunction="kernnv212rgba_ro" variable="Ybuf" isDirective="0" options="variable=Ybuf complete"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1412" status="valid" parentFunction="kernnv212rgba_ro" variable="UVbuf" isDirective="0" options="variable=UVbuf complete"/>
        <Pragma type="stream" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1419" status="valid" parentFunction="kernnv212rgba_ro" variable="&amp;UVStream" isDirective="0" options="variable=&amp;UVStream depth=COLS"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1431" status="valid" parentFunction="kernnv212rgba_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1432" status="valid" parentFunction="kernnv212rgba_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1437" status="valid" parentFunction="kernnv212rgba_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1438" status="valid" parentFunction="kernnv212rgba_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1451" status="valid" parentFunction="kernnv212rgba_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1452" status="valid" parentFunction="kernnv212rgba_ro" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1535" status="valid" parentFunction="kernnv212bgr_ro" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1536" status="valid" parentFunction="kernnv212bgr_ro" variable="Ybuf" isDirective="0" options="variable=Ybuf complete"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1537" status="valid" parentFunction="kernnv212bgr_ro" variable="UVbuf" isDirective="0" options="variable=UVbuf complete"/>
        <Pragma type="stream" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1544" status="valid" parentFunction="kernnv212bgr_ro" variable="&amp;UVStream" isDirective="0" options="variable=&amp;UVStream depth=COLS"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1556" status="valid" parentFunction="kernnv212bgr_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1557" status="valid" parentFunction="kernnv212bgr_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1562" status="valid" parentFunction="kernnv212bgr_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1563" status="valid" parentFunction="kernnv212bgr_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1576" status="valid" parentFunction="kernnv212bgr_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1577" status="valid" parentFunction="kernnv212bgr_ro" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1672" status="valid" parentFunction="kernnv212yuv4_ro" variable="VUbuf" isDirective="0" options="variable=VUbuf complete"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1685" status="valid" parentFunction="kernnv212yuv4_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1686" status="valid" parentFunction="kernnv212yuv4_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1691" status="valid" parentFunction="kernnv212yuv4_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1692" status="valid" parentFunction="kernnv212yuv4_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1699" status="valid" parentFunction="kernnv212yuv4_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1700" status="valid" parentFunction="kernnv212yuv4_ro" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1737" status="valid" parentFunction="kernyuyv2rgba_ro" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1738" status="valid" parentFunction="kernyuyv2rgba_ro" variable="YUVbuf" isDirective="0" options="variable=YUVbuf complete"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1750" status="valid" parentFunction="kernyuyv2rgba_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1751" status="valid" parentFunction="kernyuyv2rgba_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1756" status="valid" parentFunction="kernyuyv2rgba_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1757" status="valid" parentFunction="kernyuyv2rgba_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1763" status="valid" parentFunction="kernyuyv2rgba_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1827" status="valid" parentFunction="kernyuyv2bgr_ro" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1828" status="valid" parentFunction="kernyuyv2bgr_ro" variable="YUVbuf" isDirective="0" options="variable=YUVbuf complete"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1840" status="valid" parentFunction="kernyuyv2bgr_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1841" status="valid" parentFunction="kernyuyv2bgr_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1846" status="valid" parentFunction="kernyuyv2bgr_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1847" status="valid" parentFunction="kernyuyv2bgr_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1853" status="valid" parentFunction="kernyuyv2bgr_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1910" status="valid" parentFunction="kernyuyv2nv12_ro" variable="Ybuf" isDirective="0" options="variable=Ybuf complete"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1911" status="valid" parentFunction="kernyuyv2nv12_ro" variable="UVbuf" isDirective="0" options="variable=UVbuf complete"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1912" status="valid" parentFunction="kernyuyv2nv12_ro" variable="YUVbuf" isDirective="0" options="variable=YUVbuf complete"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1921" status="valid" parentFunction="kernyuyv2nv12_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1922" status="valid" parentFunction="kernyuyv2nv12_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1927" status="valid" parentFunction="kernyuyv2nv12_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1928" status="valid" parentFunction="kernyuyv2nv12_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1936" status="valid" parentFunction="kernyuyv2nv12_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1937" status="valid" parentFunction="kernyuyv2nv12_ro" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1976" status="valid" parentFunction="kernyuyv2nv21_ro" variable="Ybuf" isDirective="0" options="variable=Ybuf complete"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1977" status="valid" parentFunction="kernyuyv2nv21_ro" variable="UVbuf" isDirective="0" options="variable=UVbuf complete"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1978" status="valid" parentFunction="kernyuyv2nv21_ro" variable="YUVbuf" isDirective="0" options="variable=YUVbuf complete"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1987" status="valid" parentFunction="kernyuyv2nv21_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1988" status="valid" parentFunction="kernyuyv2nv21_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1993" status="valid" parentFunction="kernyuyv2nv21_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:1994" status="valid" parentFunction="kernyuyv2nv21_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2002" status="valid" parentFunction="kernyuyv2nv21_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2003" status="valid" parentFunction="kernyuyv2nv21_ro" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2033" status="valid" parentFunction="kernyuyv2iyuv_ro" variable="Ybuf" isDirective="0" options="variable=Ybuf complete"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2034" status="valid" parentFunction="kernyuyv2iyuv_ro" variable="Ubuf" isDirective="0" options="variable=Ubuf complete"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2035" status="valid" parentFunction="kernyuyv2iyuv_ro" variable="Vbuf" isDirective="0" options="variable=Vbuf complete"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2036" status="valid" parentFunction="kernyuyv2iyuv_ro" variable="YUVbuf" isDirective="0" options="variable=YUVbuf complete"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2047" status="valid" parentFunction="kernyuyv2iyuv_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2048" status="valid" parentFunction="kernyuyv2iyuv_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2053" status="valid" parentFunction="kernyuyv2iyuv_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2054" status="valid" parentFunction="kernyuyv2iyuv_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2060" status="valid" parentFunction="kernyuyv2iyuv_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2061" status="valid" parentFunction="kernyuyv2iyuv_ro" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2099" status="valid" parentFunction="kernuyvy2iyuv_ro" variable="Ybuf" isDirective="0" options="variable=Ybuf complete"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2100" status="valid" parentFunction="kernuyvy2iyuv_ro" variable="Ubuf" isDirective="0" options="variable=Ubuf complete"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2101" status="valid" parentFunction="kernuyvy2iyuv_ro" variable="Vbuf" isDirective="0" options="variable=Vbuf complete"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2102" status="valid" parentFunction="kernuyvy2iyuv_ro" variable="YUVbuf" isDirective="0" options="variable=YUVbuf complete"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2115" status="valid" parentFunction="kernuyvy2iyuv_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2116" status="valid" parentFunction="kernuyvy2iyuv_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2121" status="valid" parentFunction="kernuyvy2iyuv_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2122" status="valid" parentFunction="kernuyvy2iyuv_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2129" status="valid" parentFunction="kernuyvy2iyuv_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2130" status="valid" parentFunction="kernuyvy2iyuv_ro" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2178" status="valid" parentFunction="kernuyvy2nv12_ro" variable="Ybuf" isDirective="0" options="variable=Ybuf complete"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2179" status="valid" parentFunction="kernuyvy2nv12_ro" variable="UVbuf" isDirective="0" options="variable=UVbuf complete"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2180" status="valid" parentFunction="kernuyvy2nv12_ro" variable="YUVbuf" isDirective="0" options="variable=YUVbuf complete"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2189" status="valid" parentFunction="kernuyvy2nv12_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2190" status="valid" parentFunction="kernuyvy2nv12_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2195" status="valid" parentFunction="kernuyvy2nv12_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2196" status="valid" parentFunction="kernuyvy2nv12_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2203" status="valid" parentFunction="kernuyvy2nv12_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2204" status="valid" parentFunction="kernuyvy2nv12_ro" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2243" status="valid" parentFunction="kernuyvy2nv21_ro" variable="Ybuf" isDirective="0" options="variable=Ybuf complete"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2244" status="valid" parentFunction="kernuyvy2nv21_ro" variable="UVbuf" isDirective="0" options="variable=UVbuf complete"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2245" status="valid" parentFunction="kernuyvy2nv21_ro" variable="YUVbuf" isDirective="0" options="variable=YUVbuf complete"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2254" status="valid" parentFunction="kernuyvy2nv21_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2255" status="valid" parentFunction="kernuyvy2nv21_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2260" status="valid" parentFunction="kernuyvy2nv21_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2261" status="valid" parentFunction="kernuyvy2nv21_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2268" status="valid" parentFunction="kernuyvy2nv21_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2269" status="valid" parentFunction="kernuyvy2nv21_ro" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2297" status="valid" parentFunction="kernuyvy2rgb_ro" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2298" status="valid" parentFunction="kernuyvy2rgb_ro" variable="YUVbuf" isDirective="0" options="variable=YUVbuf complete"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2310" status="valid" parentFunction="kernuyvy2rgb_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2311" status="valid" parentFunction="kernuyvy2rgb_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2316" status="valid" parentFunction="kernuyvy2rgb_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2317" status="valid" parentFunction="kernuyvy2rgb_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2323" status="valid" parentFunction="kernuyvy2rgb_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2324" status="valid" parentFunction="kernuyvy2rgb_ro" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2367" status="valid" parentFunction="kernuyvy2bgr_ro" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2368" status="valid" parentFunction="kernuyvy2bgr_ro" variable="YUVbuf" isDirective="0" options="variable=YUVbuf complete"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2380" status="valid" parentFunction="kernuyvy2bgr_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2381" status="valid" parentFunction="kernuyvy2bgr_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2386" status="valid" parentFunction="kernuyvy2bgr_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2387" status="valid" parentFunction="kernuyvy2bgr_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2393" status="valid" parentFunction="kernuyvy2bgr_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2394" status="valid" parentFunction="kernuyvy2bgr_ro" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2437" status="valid" parentFunction="kernuyvy2rgba_ro" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2438" status="valid" parentFunction="kernuyvy2rgba_ro" variable="YUVbuf" isDirective="0" options="variable=YUVbuf complete"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2450" status="valid" parentFunction="kernuyvy2rgba_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2451" status="valid" parentFunction="kernuyvy2rgba_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2456" status="valid" parentFunction="kernuyvy2rgba_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2457" status="valid" parentFunction="kernuyvy2rgba_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2463" status="valid" parentFunction="kernuyvy2rgba_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2464" status="valid" parentFunction="kernuyvy2rgba_ro" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2530" status="valid" parentFunction="rgba2yuv4" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2569" status="valid" parentFunction="kernrgb2iyuv" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2570" status="valid" parentFunction="kernrgb2iyuv" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2575" status="valid" parentFunction="kernrgb2iyuv" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2576" status="valid" parentFunction="kernrgb2iyuv" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2633" status="valid" parentFunction="rgb2iyuv" variable="" isDirective="0" options="OFF"/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2687" status="valid" parentFunction="rgba2iyuv" variable="" isDirective="0" options="OFF"/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2740" status="valid" parentFunction="rgba2nv21" variable="" isDirective="0" options="OFF"/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2793" status="valid" parentFunction="rgba2nv12" variable="" isDirective="0" options="OFF"/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2841" status="valid" parentFunction="iyuv2rgba" variable="" isDirective="0" options="OFF"/>
        <Pragma type="dataflow" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2870" status="valid" parentFunction="xfiyuv2yuv4" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2878" status="valid" parentFunction="xfiyuv2yuv4" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2895" status="valid" parentFunction="iyuv2yuv4" variable="" isDirective="0" options="OFF"/>
        <Pragma type="dataflow" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2923" status="valid" parentFunction="xfiyuv2nv12" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2932" status="valid" parentFunction="xfiyuv2nv12" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2949" status="valid" parentFunction="iyuv2nv12" variable="" isDirective="0" options="OFF"/>
        <Pragma type="dataflow" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2987" status="valid" parentFunction="xfnv122iyuv" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:2997" status="valid" parentFunction="xfnv122iyuv" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:3014" status="valid" parentFunction="nv122iyuv" variable="" isDirective="0" options="OFF"/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:3071" status="valid" parentFunction="nv122rgba" variable="" isDirective="0" options="OFF"/>
        <Pragma type="dataflow" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:3111" status="valid" parentFunction="xfnv122yuv4" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:3119" status="valid" parentFunction="xfnv122yuv4" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:3136" status="valid" parentFunction="nv122yuv4" variable="" isDirective="0" options="OFF"/>
        <Pragma type="dataflow" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:3151" status="valid" parentFunction="xfnv212iyuv" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:3161" status="valid" parentFunction="xfnv212iyuv" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:3179" status="valid" parentFunction="nv212iyuv" variable="" isDirective="0" options="OFF"/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:3239" status="valid" parentFunction="nv212rgba" variable="" isDirective="0" options="OFF"/>
        <Pragma type="dataflow" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:3273" status="valid" parentFunction="xfnv212yuv4" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:3282" status="valid" parentFunction="xfnv212yuv4" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:3299" status="valid" parentFunction="nv212yuv4" variable="" isDirective="0" options="OFF"/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:3345" status="valid" parentFunction="uyvy2iyuv" variable="" isDirective="0" options="OFF"/>
        <Pragma type="dataflow" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:3388" status="valid" parentFunction="xfuyvy2nv12" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:3403" status="valid" parentFunction="uyvy2nv12" variable="" isDirective="0" options="OFF"/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:3451" status="valid" parentFunction="uyvy2rgba" variable="" isDirective="0" options="OFF"/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:3488" status="valid" parentFunction="yuyv2iyuv" variable="" isDirective="0" options="OFF"/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:3535" status="valid" parentFunction="yuyv2nv12" variable="" isDirective="0" options="OFF"/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:3579" status="valid" parentFunction="yuyv2rgba" variable="" isDirective="0" options="OFF"/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:3625" status="valid" parentFunction="rgb2nv12" variable="" isDirective="0" options="OFF"/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:3722" status="valid" parentFunction="rgb2nv21" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:3761" status="valid" parentFunction="kernrgb2yuv4" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:3762" status="valid" parentFunction="kernrgb2yuv4" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:3767" status="valid" parentFunction="kernrgb2yuv4" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:3768" status="valid" parentFunction="kernrgb2yuv4" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:3812" status="valid" parentFunction="rgb2yuv4" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:3850" status="valid" parentFunction="kernuyvy2rgb" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:3851" status="valid" parentFunction="kernuyvy2rgb" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:3856" status="valid" parentFunction="kernuyvy2rgb" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:3857" status="valid" parentFunction="kernuyvy2rgb" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:3926" status="valid" parentFunction="uyvy2rgb" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:3958" status="valid" parentFunction="kernyuyv2rgb" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:3959" status="valid" parentFunction="kernyuyv2rgb" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:3964" status="valid" parentFunction="kernyuyv2rgb" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:3965" status="valid" parentFunction="kernyuyv2rgb" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4018" status="valid" parentFunction="yuyv2rgb" variable="" isDirective="0" options="OFF"/>
        <Pragma type="stream" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4046" status="valid" parentFunction="kerniyuv2rgb" variable="&amp;uStream" isDirective="0" options="variable=&amp;uStream depth=TC"/>
        <Pragma type="stream" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4047" status="valid" parentFunction="kerniyuv2rgb" variable="&amp;vStream" isDirective="0" options="variable=&amp;vStream depth=TC"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4061" status="valid" parentFunction="kerniyuv2rgb" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4062" status="valid" parentFunction="kerniyuv2rgb" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4067" status="valid" parentFunction="kerniyuv2rgb" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4068" status="valid" parentFunction="kerniyuv2rgb" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4096" status="valid" parentFunction="kerniyuv2rgb" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4147" status="valid" parentFunction="iyuv2rgb" variable="" isDirective="0" options="OFF"/>
        <Pragma type="stream" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4184" status="valid" parentFunction="kernnv122bgr" variable="&amp;uvStream" isDirective="0" options="variable=&amp;uvStream depth=COLS"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4196" status="valid" parentFunction="kernnv122bgr" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4197" status="valid" parentFunction="kernnv122bgr" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4202" status="valid" parentFunction="kernnv122bgr" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4203" status="valid" parentFunction="kernnv122bgr" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4246" status="valid" parentFunction="kernnv122bgr" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4283" status="valid" parentFunction="nv122bgr" variable="" isDirective="0" options="OFF"/>
        <Pragma type="stream" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4327" status="valid" parentFunction="kernnv122rgb" variable="&amp;uvStream" isDirective="0" options="variable=&amp;uvStream depth=COLS"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4339" status="valid" parentFunction="kernnv122rgb" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4340" status="valid" parentFunction="kernnv122rgb" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4345" status="valid" parentFunction="kernnv122rgb" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4346" status="valid" parentFunction="kernnv122rgb" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4389" status="valid" parentFunction="kernnv122rgb" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4426" status="valid" parentFunction="nv122rgb" variable="" isDirective="0" options="OFF"/>
        <Pragma type="stream" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4468" status="valid" parentFunction="kernnv212rgb" variable="&amp;vuStream" isDirective="0" options="variable=&amp;vuStream depth=COLS"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4482" status="valid" parentFunction="kernnv212rgb" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4483" status="valid" parentFunction="kernnv212rgb" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4488" status="valid" parentFunction="kernnv212rgb" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4489" status="valid" parentFunction="kernnv212rgb" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4534" status="valid" parentFunction="kernnv212rgb" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4570" status="valid" parentFunction="nv212rgb" variable="" isDirective="0" options="OFF"/>
        <Pragma type="stream" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4613" status="valid" parentFunction="kernnv212bgr" variable="&amp;vuStream" isDirective="0" options="variable=&amp;vuStream depth=COLS"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4627" status="valid" parentFunction="kernnv212bgr" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4628" status="valid" parentFunction="kernnv212bgr" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4633" status="valid" parentFunction="kernnv212bgr" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4634" status="valid" parentFunction="kernnv212bgr" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4679" status="valid" parentFunction="kernnv212bgr" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4716" status="valid" parentFunction="nv212bgr" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4751" status="valid" parentFunction="xfrgb2gray" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4760" status="valid" parentFunction="xfrgb2gray" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4761" status="valid" parentFunction="xfrgb2gray" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4766" status="valid" parentFunction="xfrgb2gray" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4767" status="valid" parentFunction="xfrgb2gray" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4774" status="valid" parentFunction="xfrgb2gray" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4788" status="valid" parentFunction="rgb2gray" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4811" status="valid" parentFunction="xfbgr2gray" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4820" status="valid" parentFunction="xfbgr2gray" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4821" status="valid" parentFunction="xfbgr2gray" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4826" status="valid" parentFunction="xfbgr2gray" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4827" status="valid" parentFunction="xfbgr2gray" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4834" status="valid" parentFunction="xfbgr2gray" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4848" status="valid" parentFunction="bgr2gray" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4876" status="valid" parentFunction="xfgray2rgb" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4877" status="valid" parentFunction="xfgray2rgb" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4883" status="valid" parentFunction="xfgray2rgb" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4884" status="valid" parentFunction="xfgray2rgb" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4891" status="valid" parentFunction="xfgray2rgb" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4910" status="valid" parentFunction="gray2rgb" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4937" status="valid" parentFunction="xfgray2bgr" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4938" status="valid" parentFunction="xfgray2bgr" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4944" status="valid" parentFunction="xfgray2bgr" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4945" status="valid" parentFunction="xfgray2bgr" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4952" status="valid" parentFunction="xfgray2bgr" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4971" status="valid" parentFunction="gray2bgr" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4993" status="valid" parentFunction="xfrgb2xyz" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5005" status="valid" parentFunction="xfrgb2xyz" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5006" status="valid" parentFunction="xfrgb2xyz" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5011" status="valid" parentFunction="xfrgb2xyz" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5012" status="valid" parentFunction="xfrgb2xyz" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5020" status="valid" parentFunction="xfrgb2xyz" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5041" status="valid" parentFunction="rgb2xyz" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5063" status="valid" parentFunction="xfbgr2xyz" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5070" status="valid" parentFunction="xfbgr2xyz" variable="XYZ" isDirective="0" options="variable=XYZ complete"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5079" status="valid" parentFunction="xfbgr2xyz" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5080" status="valid" parentFunction="xfbgr2xyz" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5085" status="valid" parentFunction="xfbgr2xyz" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5086" status="valid" parentFunction="xfbgr2xyz" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5094" status="valid" parentFunction="xfbgr2xyz" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5116" status="valid" parentFunction="bgr2xyz" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5138" status="valid" parentFunction="xfxyz2rgb" variable="XYZ" isDirective="0" options="variable=XYZ complete"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5147" status="valid" parentFunction="xfxyz2rgb" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5148" status="valid" parentFunction="xfxyz2rgb" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5153" status="valid" parentFunction="xfxyz2rgb" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5154" status="valid" parentFunction="xfxyz2rgb" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5161" status="valid" parentFunction="xfxyz2rgb" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5181" status="valid" parentFunction="xyz2rgb" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5203" status="valid" parentFunction="xfxyz2bgr" variable="XYZ" isDirective="0" options="variable=XYZ complete"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5208" status="valid" parentFunction="xfxyz2bgr" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5216" status="valid" parentFunction="xfxyz2bgr" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5217" status="valid" parentFunction="xfxyz2bgr" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5222" status="valid" parentFunction="xfxyz2bgr" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5223" status="valid" parentFunction="xfxyz2bgr" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5230" status="valid" parentFunction="xfxyz2bgr" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5250" status="valid" parentFunction="xyz2bgr" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5273" status="valid" parentFunction="xfrgb2ycrcb" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5284" status="valid" parentFunction="xfrgb2ycrcb" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5285" status="valid" parentFunction="xfrgb2ycrcb" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5290" status="valid" parentFunction="xfrgb2ycrcb" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5291" status="valid" parentFunction="xfrgb2ycrcb" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5316" status="valid" parentFunction="rgb2ycrcb" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5338" status="valid" parentFunction="xfbgr2ycrcb" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5349" status="valid" parentFunction="xfbgr2ycrcb" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5350" status="valid" parentFunction="xfbgr2ycrcb" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5355" status="valid" parentFunction="xfbgr2ycrcb" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5356" status="valid" parentFunction="xfbgr2ycrcb" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5381" status="valid" parentFunction="bgr2ycrcb" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5403" status="valid" parentFunction="xfycrcb2rgb" variable="YCRCB" isDirective="0" options="variable=YCRCB complete"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5414" status="valid" parentFunction="xfycrcb2rgb" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5415" status="valid" parentFunction="xfycrcb2rgb" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5420" status="valid" parentFunction="xfycrcb2rgb" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5421" status="valid" parentFunction="xfycrcb2rgb" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5445" status="valid" parentFunction="ycrcb2rgb" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5467" status="valid" parentFunction="xfycrcb2bgr" variable="YCRCB" isDirective="0" options="variable=YCRCB complete"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5478" status="valid" parentFunction="xfycrcb2bgr" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5479" status="valid" parentFunction="xfycrcb2bgr" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5484" status="valid" parentFunction="xfycrcb2bgr" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5485" status="valid" parentFunction="xfycrcb2bgr" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5509" status="valid" parentFunction="ycrcb2bgr" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5532" status="valid" parentFunction="xfrgb2hls" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5553" status="valid" parentFunction="xfrgb2hls" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5554" status="valid" parentFunction="xfrgb2hls" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5559" status="valid" parentFunction="xfrgb2hls" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5560" status="valid" parentFunction="xfrgb2hls" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5633" status="valid" parentFunction="rgb2hls" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5655" status="valid" parentFunction="xfbgr2hls" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5676" status="valid" parentFunction="xfbgr2hls" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5677" status="valid" parentFunction="xfbgr2hls" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5682" status="valid" parentFunction="xfbgr2hls" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5683" status="valid" parentFunction="xfbgr2hls" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5757" status="valid" parentFunction="bgr2hls" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5779" status="valid" parentFunction="xfhls2rgb" variable="HLS" isDirective="0" options="variable=HLS complete"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5796" status="valid" parentFunction="xfhls2rgb" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5797" status="valid" parentFunction="xfhls2rgb" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5802" status="valid" parentFunction="xfhls2rgb" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5803" status="valid" parentFunction="xfhls2rgb" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5855" status="valid" parentFunction="hls2rgb" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5877" status="valid" parentFunction="xfhls2bgr" variable="HLS" isDirective="0" options="variable=HLS complete"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5894" status="valid" parentFunction="xfhls2bgr" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5895" status="valid" parentFunction="xfhls2bgr" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5900" status="valid" parentFunction="xfhls2bgr" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5901" status="valid" parentFunction="xfhls2bgr" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5953" status="valid" parentFunction="hls2bgr" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5975" status="valid" parentFunction="xfhsv2rgb" variable="HSV" isDirective="0" options="variable=HSV complete"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5991" status="valid" parentFunction="xfhsv2rgb" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5992" status="valid" parentFunction="xfhsv2rgb" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5997" status="valid" parentFunction="xfhsv2rgb" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:5998" status="valid" parentFunction="xfhsv2rgb" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6039" status="valid" parentFunction="hsv2rgb" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6061" status="valid" parentFunction="xfhsv2bgr" variable="HSV" isDirective="0" options="variable=HSV complete"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6065" status="valid" parentFunction="xfhsv2bgr" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6075" status="valid" parentFunction="xfhsv2bgr" variable="tab" isDirective="0" options="variable=tab complete"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6083" status="valid" parentFunction="xfhsv2bgr" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6084" status="valid" parentFunction="xfhsv2bgr" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6089" status="valid" parentFunction="xfhsv2bgr" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6090" status="valid" parentFunction="xfhsv2bgr" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6131" status="valid" parentFunction="hsv2bgr" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6159" status="valid" parentFunction="xfrgb2uyvy" variable="Y" isDirective="0" options="variable=Y complete"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6160" status="valid" parentFunction="xfrgb2uyvy" variable="U" isDirective="0" options="variable=U complete"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6161" status="valid" parentFunction="xfrgb2uyvy" variable="V" isDirective="0" options="variable=V complete"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6162" status="valid" parentFunction="xfrgb2uyvy" variable="RGB1" isDirective="0" options="variable=RGB1 complete"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6177" status="valid" parentFunction="xfrgb2uyvy" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6178" status="valid" parentFunction="xfrgb2uyvy" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6185" status="valid" parentFunction="xfrgb2uyvy" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6186" status="valid" parentFunction="xfrgb2uyvy" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6195" status="valid" parentFunction="xfrgb2uyvy" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6196" status="valid" parentFunction="xfrgb2uyvy" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6237" status="valid" parentFunction="rgb2uyvy" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6268" status="valid" parentFunction="xfrgb2yuyv" variable="Y" isDirective="0" options="variable=Y complete"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6269" status="valid" parentFunction="xfrgb2yuyv" variable="U" isDirective="0" options="variable=U complete"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6270" status="valid" parentFunction="xfrgb2yuyv" variable="V" isDirective="0" options="variable=V complete"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6271" status="valid" parentFunction="xfrgb2yuyv" variable="RGB1" isDirective="0" options="variable=RGB1 complete"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6286" status="valid" parentFunction="xfrgb2yuyv" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6287" status="valid" parentFunction="xfrgb2yuyv" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6294" status="valid" parentFunction="xfrgb2yuyv" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6295" status="valid" parentFunction="xfrgb2yuyv" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6303" status="valid" parentFunction="xfrgb2yuyv" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6304" status="valid" parentFunction="xfrgb2yuyv" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6332" status="valid" parentFunction="rgb2yuyv" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6357" status="valid" parentFunction="xfrgb2bgr" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6358" status="valid" parentFunction="xfrgb2bgr" variable="BGR" isDirective="0" options="variable=BGR complete"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6370" status="valid" parentFunction="xfrgb2bgr" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6371" status="valid" parentFunction="xfrgb2bgr" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6376" status="valid" parentFunction="xfrgb2bgr" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6377" status="valid" parentFunction="xfrgb2bgr" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6383" status="valid" parentFunction="xfrgb2bgr" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6384" status="valid" parentFunction="xfrgb2bgr" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6400" status="valid" parentFunction="rgb2bgr" variable="" isDirective="0" options="OFF"/>
        <Pragma type="stream" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6437" status="valid" parentFunction="xfnv122uyvy" variable="&amp;uvStream" isDirective="0" options="variable=&amp;uvStream depth=COLS/2"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6450" status="valid" parentFunction="xfnv122uyvy" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6451" status="valid" parentFunction="xfnv122uyvy" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6456" status="valid" parentFunction="xfnv122uyvy" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6457" status="valid" parentFunction="xfnv122uyvy" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6492" status="valid" parentFunction="xfnv122uyvy" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6504" status="valid" parentFunction="nv122uyvy" variable="" isDirective="0" options="OFF"/>
        <Pragma type="stream" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6547" status="valid" parentFunction="xfnv212uyvy" variable="&amp;uvStream" isDirective="0" options="variable=&amp;uvStream depth=COLS/2"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6560" status="valid" parentFunction="xfnv212uyvy" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6561" status="valid" parentFunction="xfnv212uyvy" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6566" status="valid" parentFunction="xfnv212uyvy" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6567" status="valid" parentFunction="xfnv212uyvy" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6602" status="valid" parentFunction="xfnv212uyvy" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6614" status="valid" parentFunction="nv212uyvy" variable="" isDirective="0" options="OFF"/>
        <Pragma type="stream" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6656" status="valid" parentFunction="xfnv122yuyv" variable="&amp;uvStream" isDirective="0" options="variable=&amp;uvStream depth=COLS/2"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6669" status="valid" parentFunction="xfnv122yuyv" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6670" status="valid" parentFunction="xfnv122yuyv" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6675" status="valid" parentFunction="xfnv122yuyv" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6676" status="valid" parentFunction="xfnv122yuyv" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6711" status="valid" parentFunction="xfnv122yuyv" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6723" status="valid" parentFunction="nv122yuyv" variable="" isDirective="0" options="OFF"/>
        <Pragma type="stream" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6765" status="valid" parentFunction="xfnv212yuyv" variable="&amp;uvStream" isDirective="0" options="variable=&amp;uvStream depth=COLS/2"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6778" status="valid" parentFunction="xfnv212yuyv" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6779" status="valid" parentFunction="xfnv212yuyv" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6784" status="valid" parentFunction="xfnv212yuyv" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6785" status="valid" parentFunction="xfnv212yuyv" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6820" status="valid" parentFunction="xfnv212yuyv" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6832" status="valid" parentFunction="nv212yuyv" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6869" status="valid" parentFunction="xfbgr2uyvy" variable="Y" isDirective="0" options="variable=Y complete"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6870" status="valid" parentFunction="xfbgr2uyvy" variable="U" isDirective="0" options="variable=U complete"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6871" status="valid" parentFunction="xfbgr2uyvy" variable="V" isDirective="0" options="variable=V complete"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6872" status="valid" parentFunction="xfbgr2uyvy" variable="RGB1" isDirective="0" options="variable=RGB1 complete"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6887" status="valid" parentFunction="xfbgr2uyvy" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6888" status="valid" parentFunction="xfbgr2uyvy" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6895" status="valid" parentFunction="xfbgr2uyvy" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6896" status="valid" parentFunction="xfbgr2uyvy" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6905" status="valid" parentFunction="xfbgr2uyvy" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6906" status="valid" parentFunction="xfbgr2uyvy" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6948" status="valid" parentFunction="bgr2uyvy" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6979" status="valid" parentFunction="xfbgr2yuyv" variable="Y" isDirective="0" options="variable=Y complete"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6980" status="valid" parentFunction="xfbgr2yuyv" variable="U" isDirective="0" options="variable=U complete"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6981" status="valid" parentFunction="xfbgr2yuyv" variable="V" isDirective="0" options="variable=V complete"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6982" status="valid" parentFunction="xfbgr2yuyv" variable="RGB1" isDirective="0" options="variable=RGB1 complete"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6997" status="valid" parentFunction="xfbgr2yuyv" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:6998" status="valid" parentFunction="xfbgr2yuyv" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7005" status="valid" parentFunction="xfbgr2yuyv" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7006" status="valid" parentFunction="xfbgr2yuyv" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7014" status="valid" parentFunction="xfbgr2yuyv" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7015" status="valid" parentFunction="xfbgr2yuyv" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7043" status="valid" parentFunction="bgr2yuyv" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7067" status="valid" parentFunction="xfbgr2rgb" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7068" status="valid" parentFunction="xfbgr2rgb" variable="BGR" isDirective="0" options="variable=BGR complete"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7080" status="valid" parentFunction="xfbgr2rgb" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7081" status="valid" parentFunction="xfbgr2rgb" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7086" status="valid" parentFunction="xfbgr2rgb" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7087" status="valid" parentFunction="xfbgr2rgb" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7093" status="valid" parentFunction="xfbgr2rgb" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7094" status="valid" parentFunction="xfbgr2rgb" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7112" status="valid" parentFunction="bgr2rgb" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7154" status="valid" parentFunction="kernbgr2nv12" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7155" status="valid" parentFunction="kernbgr2nv12" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7160" status="valid" parentFunction="kernbgr2nv12" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7161" status="valid" parentFunction="kernbgr2nv12" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7219" status="valid" parentFunction="bgr2nv12" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7268" status="valid" parentFunction="kernbgr2nv21" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7269" status="valid" parentFunction="kernbgr2nv21" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7274" status="valid" parentFunction="kernbgr2nv21" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7275" status="valid" parentFunction="kernbgr2nv21" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7325" status="valid" parentFunction="bgr2nv21" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7364" status="valid" parentFunction="kernyuyv2bgr" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7365" status="valid" parentFunction="kernyuyv2bgr" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7370" status="valid" parentFunction="kernyuyv2bgr" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7371" status="valid" parentFunction="kernyuyv2bgr" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7424" status="valid" parentFunction="yuyv2bgr" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7460" status="valid" parentFunction="kernuyvy2bgr" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7461" status="valid" parentFunction="kernuyvy2bgr" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7466" status="valid" parentFunction="kernuyvy2bgr" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7467" status="valid" parentFunction="kernuyvy2bgr" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7534" status="valid" parentFunction="uyvy2bgr" variable="" isDirective="0" options="OFF"/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7583" status="valid" parentFunction="yuyv2nv21" variable="" isDirective="0" options="OFF"/>
        <Pragma type="dataflow" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7630" status="valid" parentFunction="xfuyvy2nv21" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7645" status="valid" parentFunction="uyvy2nv21" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7688" status="valid" parentFunction="xfnv122nv21" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7689" status="valid" parentFunction="xfnv122nv21" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7695" status="valid" parentFunction="xfnv122nv21" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7696" status="valid" parentFunction="xfnv122nv21" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7708" status="valid" parentFunction="xfnv122nv21" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7729" status="valid" parentFunction="nv122nv21" variable="" isDirective="0" options="OFF"/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7760" status="valid" parentFunction="nv212nv12" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7798" status="valid" parentFunction="xfuyvy2yuyv" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7799" status="valid" parentFunction="xfuyvy2yuyv" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7805" status="valid" parentFunction="xfuyvy2yuyv" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7806" status="valid" parentFunction="xfuyvy2yuyv" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7813" status="valid" parentFunction="xfuyvy2yuyv" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7829" status="valid" parentFunction="uyvy2yuyv" variable="" isDirective="0" options="OFF"/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:7848" status="valid" parentFunction="yuyv2uyvy" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:39" status="valid" parentFunction="write_y" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:40" status="valid" parentFunction="write_y" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:44" status="valid" parentFunction="write_y" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:69" status="valid" parentFunction="kernnv122yuv4" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:70" status="valid" parentFunction="kernnv122yuv4" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:75" status="valid" parentFunction="kernnv122yuv4" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:76" status="valid" parentFunction="kernnv122yuv4" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="stream" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:114" status="valid" parentFunction="kernnv122rgba" variable="&amp;uvStream" isDirective="0" options="variable=&amp;uvStream depth=COLS"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:127" status="valid" parentFunction="kernnv122rgba" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:128" status="valid" parentFunction="kernnv122rgba" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:133" status="valid" parentFunction="kernnv122rgba" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:134" status="valid" parentFunction="kernnv122rgba" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:178" status="valid" parentFunction="kernnv122rgba" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:198" status="valid" parentFunction="kernnv122iyuv" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:199" status="valid" parentFunction="kernnv122iyuv" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:204" status="valid" parentFunction="kernnv122iyuv" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:205" status="valid" parentFunction="kernnv122iyuv" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:235" status="valid" parentFunction="kernnv212yuv4" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:236" status="valid" parentFunction="kernnv212yuv4" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:241" status="valid" parentFunction="kernnv212yuv4" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:242" status="valid" parentFunction="kernnv212yuv4" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="stream" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:280" status="valid" parentFunction="kernnv212rgba" variable="&amp;vuStream" isDirective="0" options="variable=&amp;vuStream depth=COLS"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:294" status="valid" parentFunction="kernnv212rgba" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:295" status="valid" parentFunction="kernnv212rgba" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:300" status="valid" parentFunction="kernnv212rgba" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:301" status="valid" parentFunction="kernnv212rgba" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:347" status="valid" parentFunction="kernnv212rgba" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:367" status="valid" parentFunction="kernnv212iyuv" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:368" status="valid" parentFunction="kernnv212iyuv" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:373" status="valid" parentFunction="kernnv212iyuv" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:374" status="valid" parentFunction="kernnv212iyuv" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="stream" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:396" status="valid" parentFunction="kerniyuv2rgba" variable="&amp;uStream" isDirective="0" options="variable=&amp;uStream depth=COLS"/>
        <Pragma type="stream" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:397" status="valid" parentFunction="kerniyuv2rgba" variable="&amp;vStream" isDirective="0" options="variable=&amp;vStream depth=COLS"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:410" status="valid" parentFunction="kerniyuv2rgba" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:411" status="valid" parentFunction="kerniyuv2rgba" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:416" status="valid" parentFunction="kerniyuv2rgba" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:417" status="valid" parentFunction="kerniyuv2rgba" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="stream" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:469" status="valid" parentFunction="kerniyuv2yuv4" variable="inter_u" isDirective="0" options="variable=inter_u depth=COLS"/>
        <Pragma type="stream" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:474" status="valid" parentFunction="kerniyuv2yuv4" variable="inter_v" isDirective="0" options="variable=inter_v depth=COLS"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:486" status="valid" parentFunction="kerniyuv2yuv4" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:487" status="valid" parentFunction="kerniyuv2yuv4" variable="" isDirective="0" options="min=rTC max=rTC"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:492" status="valid" parentFunction="kerniyuv2yuv4" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:493" status="valid" parentFunction="kerniyuv2yuv4" variable="" isDirective="0" options="min=cTC max=cTC"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:510" status="valid" parentFunction="kerniyuv2yuv4" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:542" status="valid" parentFunction="kerniyuv2nv12" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:543" status="valid" parentFunction="kerniyuv2nv12" variable="" isDirective="0" options="min=rTC max=rTC"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:548" status="valid" parentFunction="kerniyuv2nv12" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:549" status="valid" parentFunction="kerniyuv2nv12" variable="" isDirective="0" options="min=cTC max=cTC"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:573" status="valid" parentFunction="kernrgba2yuv4" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:574" status="valid" parentFunction="kernrgba2yuv4" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:579" status="valid" parentFunction="kernrgba2yuv4" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:580" status="valid" parentFunction="kernrgba2yuv4" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:617" status="valid" parentFunction="kernrgba2iyuv" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:618" status="valid" parentFunction="kernrgba2iyuv" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:623" status="valid" parentFunction="kernrgba2iyuv" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:624" status="valid" parentFunction="kernrgba2iyuv" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:674" status="valid" parentFunction="kernrgba2nv12" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:675" status="valid" parentFunction="kernrgba2nv12" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:680" status="valid" parentFunction="kernrgba2nv12" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:681" status="valid" parentFunction="kernrgba2nv12" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:731" status="valid" parentFunction="kernrgba2nv21" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:732" status="valid" parentFunction="kernrgba2nv21" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:737" status="valid" parentFunction="kernrgba2nv21" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:738" status="valid" parentFunction="kernrgba2nv21" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:774" status="valid" parentFunction="kernyuyv2rgba" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:775" status="valid" parentFunction="kernyuyv2rgba" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:780" status="valid" parentFunction="kernyuyv2rgba" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:781" status="valid" parentFunction="kernyuyv2rgba" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:839" status="valid" parentFunction="kernyuyv2nv12" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:840" status="valid" parentFunction="kernyuyv2nv12" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:845" status="valid" parentFunction="kernyuyv2nv12" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:846" status="valid" parentFunction="kernyuyv2nv12" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:891" status="valid" parentFunction="kernyuyv2nv21" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:892" status="valid" parentFunction="kernyuyv2nv21" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:897" status="valid" parentFunction="kernyuyv2nv21" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:898" status="valid" parentFunction="kernyuyv2nv21" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:935" status="valid" parentFunction="kernyuyv2iyuv" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:936" status="valid" parentFunction="kernyuyv2iyuv" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:941" status="valid" parentFunction="kernyuyv2iyuv" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:942" status="valid" parentFunction="kernyuyv2iyuv" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:982" status="valid" parentFunction="kernuyvy2iyuv" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:983" status="valid" parentFunction="kernuyvy2iyuv" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:988" status="valid" parentFunction="kernuyvy2iyuv" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:989" status="valid" parentFunction="kernuyvy2iyuv" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:1043" status="valid" parentFunction="kernuyvy2nv12" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:1044" status="valid" parentFunction="kernuyvy2nv12" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:1049" status="valid" parentFunction="kernuyvy2nv12" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:1050" status="valid" parentFunction="kernuyvy2nv12" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:1099" status="valid" parentFunction="kernuyvy2nv21" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:1100" status="valid" parentFunction="kernuyvy2nv21" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:1105" status="valid" parentFunction="kernuyvy2nv21" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:1106" status="valid" parentFunction="kernuyvy2nv21" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:1150" status="valid" parentFunction="kernuyvy2rgba" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:1151" status="valid" parentFunction="kernuyvy2rgba" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:1156" status="valid" parentFunction="kernuyvy2rgba" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_1.hpp:1157" status="valid" parentFunction="kernuyvy2rgba" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_utils.hpp:129" status="valid" parentFunction="packpixels" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_utils.hpp:149" status="valid" parentFunction="extractuyvypixels" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_utils.hpp:172" status="valid" parentFunction="extractuyvypixels" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_utils.hpp:191" status="valid" parentFunction="extractrgbapixels" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_utils.hpp:209" status="valid" parentFunction="packrgbapixels" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_utils.hpp:803" status="valid" parentFunction="calculatey" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_utils.hpp:818" status="valid" parentFunction="calculateu" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_utils.hpp:832" status="valid" parentFunction="calculatev" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_utils.hpp:845" status="valid" parentFunction="calculater" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_utils.hpp:858" status="valid" parentFunction="calculateg" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_utils.hpp:871" status="valid" parentFunction="calculateb" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_utils.hpp:884" status="valid" parentFunction="calculategray" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_utils.hpp:902" status="valid" parentFunction="calculate_x" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_utils.hpp:911" status="valid" parentFunction="calculate_y" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_utils.hpp:920" status="valid" parentFunction="calculate_z" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_utils.hpp:929" status="valid" parentFunction="_calculate_x" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_utils.hpp:939" status="valid" parentFunction="_calculate_y" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_utils.hpp:949" status="valid" parentFunction="_calculate_z" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_utils.hpp:967" status="valid" parentFunction="calculate_r" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_utils.hpp:977" status="valid" parentFunction="calculate_g" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_utils.hpp:986" status="valid" parentFunction="calculate_b" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_utils.hpp:1003" status="valid" parentFunction="calculate_cr" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_utils.hpp:1013" status="valid" parentFunction="calculate_cb" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_utils.hpp:1036" status="valid" parentFunction="calculate_ycrcb2r" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_utils.hpp:1044" status="valid" parentFunction="calculate_ycrcb2g" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_utils.hpp:1063" status="valid" parentFunction="calculate_ycrcb2b" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_duplicateimage.hpp:44" status="valid" parentFunction="xfduplicate" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_duplicateimage.hpp:45" status="valid" parentFunction="xfduplicate" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_duplicateimage.hpp:50" status="valid" parentFunction="xfduplicate" variable="" isDirective="0" options="min = TRIP_COLS max = TRIP_COLS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_duplicateimage.hpp:51" status="valid" parentFunction="xfduplicate" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_duplicateimage.hpp:66" status="valid" parentFunction="duplicatemat" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_duplicateimage.hpp:87" status="valid" parentFunction="xfduplicate" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_duplicateimage.hpp:88" status="valid" parentFunction="xfduplicate" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_duplicateimage.hpp:93" status="valid" parentFunction="xfduplicate" variable="" isDirective="0" options="min = TRIP_COLS max = TRIP_COLS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_duplicateimage.hpp:94" status="valid" parentFunction="xfduplicate" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_duplicateimage.hpp:119" status="valid" parentFunction="xfduplicates" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_duplicateimage.hpp:120" status="valid" parentFunction="xfduplicates" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_duplicateimage.hpp:125" status="valid" parentFunction="xfduplicates" variable="" isDirective="0" options="min = TRIP_COLS max = TRIP_COLS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_duplicateimage.hpp:126" status="valid" parentFunction="xfduplicates" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_duplicateimage.hpp:142" status="valid" parentFunction="duplicatemat" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_duplicateimage.hpp:155" status="valid" parentFunction="duplicateimages" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize.hpp:38" status="valid" parentFunction="resize" variable="" isDirective="0" options="OFF"/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:58" status="valid" parentFunction="flag_index_generator" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:110" status="valid" parentFunction="flag_index_generator" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:114" status="valid" parentFunction="flag_index_generator" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:227" status="valid" parentFunction="flag_index_generator" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:231" status="valid" parentFunction="flag_index_generator" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:252" status="valid" parentFunction="treeadder" variable="in1" isDirective="0" options="variable=in1 complete dim=1"/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:253" status="valid" parentFunction="treeadder" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:264" status="valid" parentFunction="treeadder" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:273" status="valid" parentFunction="treeadder" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:282" status="valid" parentFunction="treeadder" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:291" status="valid" parentFunction="treeadder" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:321" status="valid" parentFunction="processblock" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:364" status="valid" parentFunction="coreprocessdownarea" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:368" status="valid" parentFunction="coreprocessdownarea" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:380" status="valid" parentFunction="coreprocessdownarea" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:384" status="valid" parentFunction="coreprocessdownarea" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:430" status="valid" parentFunction="update_output_buffer" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:442" status="valid" parentFunction="update_output_buffer" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:447" status="valid" parentFunction="update_output_buffer" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:455" status="valid" parentFunction="update_output_buffer" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:509" status="valid" parentFunction="update_output_buffer" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:513" status="valid" parentFunction="update_output_buffer" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:583" status="valid" parentFunction="xfresizeareadownscale" variable="Xindex_output" isDirective="0" options="variable=Xindex_output complete dim=0"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:587" status="valid" parentFunction="xfresizeareadownscale" variable="Xindex_output_initial" isDirective="0" options="variable=Xindex_output_initial complete dim=0"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:595" status="valid" parentFunction="xfresizeareadownscale" variable="inflag_TA_prev" isDirective="0" options="variable=inflag_TA_prev complete dim=0"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:599" status="valid" parentFunction="xfresizeareadownscale" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:632" status="valid" parentFunction="xfresizeareadownscale" variable="ouput_buffer" isDirective="0" options="variable=ouput_buffer complete dim=1"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:633" status="valid" parentFunction="xfresizeareadownscale" variable="ouput_buffer" isDirective="0" options="variable=ouput_buffer complete dim=2"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:638" status="valid" parentFunction="xfresizeareadownscale" variable="accum_reg" isDirective="0" options="variable=accum_reg complete dim=0"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:642" status="valid" parentFunction="xfresizeareadownscale" variable="accum_reg_overlap" isDirective="0" options="variable=accum_reg_overlap complete dim=0"/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:646" status="valid" parentFunction="xfresizeareadownscale" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:647" status="valid" parentFunction="xfresizeareadownscale" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:651" status="valid" parentFunction="xfresizeareadownscale" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:660" status="valid" parentFunction="xfresizeareadownscale" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:664" status="valid" parentFunction="xfresizeareadownscale" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:668" status="valid" parentFunction="xfresizeareadownscale" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:688" status="valid" parentFunction="xfresizeareadownscale" variable="" isDirective="0" options="min=1 max=SRC_ROWS"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:694" status="valid" parentFunction="xfresizeareadownscale" variable="" isDirective="0" options="min=1 max=SRC_TC"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:695" status="valid" parentFunction="xfresizeareadownscale" variable="" isDirective="0" options=""/>
        <Pragma type="dependence" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:696" status="valid" parentFunction="xfresizeareadownscale" variable="ouput_buffer" isDirective="0" options="variable=ouput_buffer inter false"/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:701" status="valid" parentFunction="xfresizeareadownscale" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:726" status="valid" parentFunction="xfresizeareadownscale" variable="output_buffer_index" isDirective="0" options="variable=output_buffer_index complete dim=0"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:731" status="valid" parentFunction="xfresizeareadownscale" variable="inflag_TA" isDirective="0" options="variable=inflag_TA complete dim=0"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:737" status="valid" parentFunction="xfresizeareadownscale" variable="Wx" isDirective="0" options="variable=Wx complete dim=0"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:769" status="valid" parentFunction="xfresizeareadownscale" variable="PB_out" isDirective="0" options="variable=PB_out complete dim=0"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:773" status="valid" parentFunction="xfresizeareadownscale" variable="PB_out_overlap" isDirective="0" options="variable=PB_out_overlap complete dim=0"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:787" status="valid" parentFunction="xfresizeareadownscale" variable="DDR_write_data" isDirective="0" options="variable=DDR_write_data complete dim=0"/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:799" status="valid" parentFunction="xfresizeareadownscale" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:803" status="valid" parentFunction="xfresizeareadownscale" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:37" status="valid" parentFunction="interpolatepixel" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:79" status="valid" parentFunction="computeoutputpixel" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:92" status="valid" parentFunction="computeoutputpixel" variable="unpackX1" isDirective="0" options="variable=unpackX1 complete dim=1"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:96" status="valid" parentFunction="computeoutputpixel" variable="unpackX2" isDirective="0" options="variable=unpackX2 complete dim=1"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:100" status="valid" parentFunction="computeoutputpixel" variable="outputPixel" isDirective="0" options="variable=outputPixel complete dim=1"/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:104" status="valid" parentFunction="computeoutputpixel" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:108" status="valid" parentFunction="computeoutputpixel" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:120" status="valid" parentFunction="computeoutputpixel" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:125" status="valid" parentFunction="computeoutputpixel" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:129" status="valid" parentFunction="computeoutputpixel" variable="unpackX1temp" isDirective="0" options="variable=unpackX1temp complete dim=1"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:133" status="valid" parentFunction="computeoutputpixel" variable="unpackX2temp" isDirective="0" options="variable=unpackX2temp complete dim=1"/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:137" status="valid" parentFunction="computeoutputpixel" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:155" status="valid" parentFunction="computeoutputpixel" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:163" status="valid" parentFunction="xfudivresize" variable="" isDirective="0" options="OFF"/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:173" status="valid" parentFunction="scalemult" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:177" status="valid" parentFunction="scalemult" variable="" isDirective="0" options=""/>
        <Pragma type="allocation" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:310" status="valid" parentFunction="resizennbilinear" variable="" isDirective="0" options="function instances=scaleCompute&lt;INDEX_INT, COMP_INDEX_WIDTH, COMP_INDEX_INT, SCALE_WIDTH, SCALE_INT, INTERPOLATION_TYPE&gt; limit=1"/>
        <Pragma type="allocation" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:311" status="valid" parentFunction="resizennbilinear" variable="" isDirective="0" options="function instances=xfUDivResize limit=1"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:325" status="valid" parentFunction="resizennbilinear" variable="scaleXParallel" isDirective="0" options="variable=scaleXParallel complete dim=1"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:331" status="valid" parentFunction="resizennbilinear" variable="line_buffer" isDirective="0" options="variable=line_buffer complete dim=1"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:332" status="valid" parentFunction="resizennbilinear" variable="line_buffer" isDirective="0" options="variable=line_buffer complete dim=2"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:340" status="valid" parentFunction="resizennbilinear" variable="" isDirective="0" options="min=1 max=2"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:344" status="valid" parentFunction="resizennbilinear" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:345" status="valid" parentFunction="resizennbilinear" variable="" isDirective="0" options="min=1 max=INWIDTH/NPPC"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:366" status="valid" parentFunction="resizennbilinear" variable="indexx" isDirective="0" options="variable=indexx complete dim=1"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:372" status="valid" parentFunction="resizennbilinear" variable="WeightX" isDirective="0" options="variable=WeightX complete dim=1"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:377" status="valid" parentFunction="resizennbilinear" variable="P0Buf" isDirective="0" options="variable=P0Buf complete dim=1"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:381" status="valid" parentFunction="resizennbilinear" variable="P1Buf" isDirective="0" options="variable=P1Buf complete dim=1"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:389" status="valid" parentFunction="resizennbilinear" variable="" isDirective="0" options="min=1 max=LOOPCOUNTROW"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:396" status="valid" parentFunction="resizennbilinear" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:397" status="valid" parentFunction="resizennbilinear" variable="" isDirective="0" options="min=1 max=LOOPCOUNTCOL/NPPC"/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:430" status="valid" parentFunction="resizennbilinear" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:443" status="valid" parentFunction="resizennbilinear" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:451" status="valid" parentFunction="resizennbilinear" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:464" status="valid" parentFunction="resizennbilinear" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:472" status="valid" parentFunction="resizennbilinear" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:485" status="valid" parentFunction="resizennbilinear" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:498" status="valid" parentFunction="resizennbilinear" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:36" status="valid" parentFunction="coreprocessuparea" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:68" status="valid" parentFunction="processblockareaup" variable="D0" isDirective="0" options="variable=D0 dim=1"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:69" status="valid" parentFunction="processblockareaup" variable="D1" isDirective="0" options="variable=D1 dim=1"/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:70" status="valid" parentFunction="processblockareaup" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:75" status="valid" parentFunction="processblockareaup" variable="line0" isDirective="0" options="variable=line0 complete dim=1"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:76" status="valid" parentFunction="processblockareaup" variable="line1" isDirective="0" options="variable=line1 complete dim=1"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:90" status="valid" parentFunction="processblockareaup" variable="line0_0" isDirective="0" options="variable=line0_0 complete dim=1"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:91" status="valid" parentFunction="processblockareaup" variable="line0_1" isDirective="0" options="variable=line0_1 complete dim=1"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:96" status="valid" parentFunction="processblockareaup" variable="line1_0" isDirective="0" options="variable=line1_0 complete dim=1"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:97" status="valid" parentFunction="processblockareaup" variable="line1_1" isDirective="0" options="variable=line1_1 complete dim=1"/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:107" status="valid" parentFunction="processblockareaup" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:123" status="valid" parentFunction="processblockareaup" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:152" status="valid" parentFunction="xfudivareaup" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:182" status="valid" parentFunction="xfresizeareaupscale" variable="Hoffset" isDirective="0" options="variable=Hoffset cyclic factor=8 dim=1"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:183" status="valid" parentFunction="xfresizeareaupscale" variable="Hweight" isDirective="0" options="variable=Hweight cyclic factor=8 dim=1"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:187" status="valid" parentFunction="xfresizeareaupscale" variable="Hoffset" isDirective="0" options="variable=Hoffset cyclic factor=4 dim=1"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:188" status="valid" parentFunction="xfresizeareaupscale" variable="Hweight" isDirective="0" options="variable=Hweight cyclic factor=4 dim=1"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:192" status="valid" parentFunction="xfresizeareaupscale" variable="Hoffset" isDirective="0" options="variable=Hoffset cyclic factor=2 dim=1"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:193" status="valid" parentFunction="xfresizeareaupscale" variable="Hweight" isDirective="0" options="variable=Hweight cyclic factor=2 dim=1"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:217" status="valid" parentFunction="xfresizeareaupscale" variable="D0" isDirective="0" options="variable=D0 dim=1"/>
        <Pragma type="array_partition" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:218" status="valid" parentFunction="xfresizeareaupscale" variable="D1" isDirective="0" options="variable=D1 dim=1"/>
        <Pragma type="allocation" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:227" status="valid" parentFunction="xfresizeareaupscale" variable="" isDirective="0" options="function instances=xFUDivAreaUp limit=1"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:242" status="valid" parentFunction="xfresizeareaupscale" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:243" status="valid" parentFunction="xfresizeareaupscale" variable="" isDirective="0" options="min=1 max=DST_COLS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:267" status="valid" parentFunction="xfresizeareaupscale" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:268" status="valid" parentFunction="xfresizeareaupscale" variable="" isDirective="0" options="min=1 max=DST_ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:294" status="valid" parentFunction="xfresizeareaupscale" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:295" status="valid" parentFunction="xfresizeareaupscale" variable="" isDirective="0" options="min=1 max = SRC_TC"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:304" status="valid" parentFunction="xfresizeareaupscale" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:305" status="valid" parentFunction="xfresizeareaupscale" variable="" isDirective="0" options="min=1 max = SRC_TC"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:316" status="valid" parentFunction="xfresizeareaupscale" variable="" isDirective="0" options="min=1 max = DST_ROWS"/>
        <Pragma type="pipeline" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:360" status="valid" parentFunction="xfresizeareaupscale" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:361" status="valid" parentFunction="xfresizeareaupscale" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:362" status="valid" parentFunction="xfresizeareaupscale" variable="" isDirective="0" options="min=1 max=DST_TC avg=DST_TC"/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:376" status="valid" parentFunction="xfresizeareaupscale" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:390" status="valid" parentFunction="xfresizeareaupscale" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:404" status="valid" parentFunction="xfresizeareaupscale" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../Vitis_Libraries/vision/L1/include/imgproc/xf_resize_up_area.hpp:418" status="valid" parentFunction="xfresizeareaupscale" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="../../../xf_pp_pipeline_accel.cpp:28" status="valid" parentFunction="pp_pipeline_accel" variable="img_inp_y" isDirective="0" options="m_axi port=img_inp_y offset=slave bundle=gmem1"/>
        <Pragma type="interface" location="../../../xf_pp_pipeline_accel.cpp:29" status="valid" parentFunction="pp_pipeline_accel" variable="img_inp_uv" isDirective="0" options="m_axi port=img_inp_uv offset=slave bundle=gmem2"/>
        <Pragma type="interface" location="../../../xf_pp_pipeline_accel.cpp:30" status="valid" parentFunction="pp_pipeline_accel" variable="img_out" isDirective="0" options="m_axi port=img_out offset=slave bundle=gmem3"/>
        <Pragma type="interface" location="../../../xf_pp_pipeline_accel.cpp:31" status="valid" parentFunction="pp_pipeline_accel" variable="params" isDirective="0" options="m_axi port=params offset=slave bundle=gmem4"/>
        <Pragma type="interface" location="../../../xf_pp_pipeline_accel.cpp:32" status="valid" parentFunction="pp_pipeline_accel" variable="in_img_width" isDirective="0" options="s_axilite port=in_img_width"/>
        <Pragma type="interface" location="../../../xf_pp_pipeline_accel.cpp:33" status="valid" parentFunction="pp_pipeline_accel" variable="in_img_height" isDirective="0" options="s_axilite port=in_img_height"/>
        <Pragma type="interface" location="../../../xf_pp_pipeline_accel.cpp:34" status="valid" parentFunction="pp_pipeline_accel" variable="in_img_linestride" isDirective="0" options="s_axilite port=in_img_linestride"/>
        <Pragma type="interface" location="../../../xf_pp_pipeline_accel.cpp:35" status="valid" parentFunction="pp_pipeline_accel" variable="out_img_width" isDirective="0" options="s_axilite port=out_img_width"/>
        <Pragma type="interface" location="../../../xf_pp_pipeline_accel.cpp:36" status="valid" parentFunction="pp_pipeline_accel" variable="out_img_height" isDirective="0" options="s_axilite port=out_img_height"/>
        <Pragma type="interface" location="../../../xf_pp_pipeline_accel.cpp:37" status="valid" parentFunction="pp_pipeline_accel" variable="out_img_linestride" isDirective="0" options="s_axilite port=out_img_linestride"/>
        <Pragma type="interface" location="../../../xf_pp_pipeline_accel.cpp:38" status="valid" parentFunction="pp_pipeline_accel" variable="return" isDirective="0" options="s_axilite port=return"/>
        <Pragma type="stream" location="../../../xf_pp_pipeline_accel.cpp:41" status="valid" parentFunction="pp_pipeline_accel" variable="" isDirective="0" options="variable = imgInput_y.data depth = 2"/>
        <Pragma type="stream" location="../../../xf_pp_pipeline_accel.cpp:43" status="valid" parentFunction="pp_pipeline_accel" variable="" isDirective="0" options="variable = imgInput_uv.data depth = 2"/>
        <Pragma type="stream" location="../../../xf_pp_pipeline_accel.cpp:45" status="valid" parentFunction="pp_pipeline_accel" variable="" isDirective="0" options="variable = rgb_mat.data depth = 2"/>
        <Pragma type="stream" location="../../../xf_pp_pipeline_accel.cpp:51" status="valid" parentFunction="pp_pipeline_accel" variable="" isDirective="0" options="variable = resize_out_mat.data depth = 2"/>
        <Pragma type="stream" location="../../../xf_pp_pipeline_accel.cpp:54" status="valid" parentFunction="pp_pipeline_accel" variable="" isDirective="0" options="variable = out_mat.data depth = 2"/>
        <Pragma type="dataflow" location="../../../xf_pp_pipeline_accel.cpp:56" status="valid" parentFunction="pp_pipeline_accel" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

