
Smart-pen-drive.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00007aa4  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00407aa4  00407aa4  00017aa4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     0000089c  20400000  00407aac  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000114  2040089c  00408348  0002089c  2**2
                  ALLOC
  4 .stack        00002000  204009b0  0040845c  0002089c  2**0
                  ALLOC
  5 .heap         00000200  204029b0  0040a45c  0002089c  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  0002089c  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000208ca  2**0
                  CONTENTS, READONLY
  8 .debug_info   00016be0  00000000  00000000  00020923  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00003664  00000000  00000000  00037503  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000e9a0  00000000  00000000  0003ab67  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000f78  00000000  00000000  00049507  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00001090  00000000  00000000  0004a47f  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00024583  00000000  00000000  0004b50f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00012d59  00000000  00000000  0006fa92  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00095a03  00000000  00000000  000827eb  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  000031c8  00000000  00000000  001181f0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	204029b0 	.word	0x204029b0
  400004:	00403989 	.word	0x00403989
  400008:	00403985 	.word	0x00403985
  40000c:	00403985 	.word	0x00403985
  400010:	00403985 	.word	0x00403985
  400014:	00403985 	.word	0x00403985
  400018:	00403985 	.word	0x00403985
	...
  40002c:	00403985 	.word	0x00403985
  400030:	00403985 	.word	0x00403985
  400034:	00000000 	.word	0x00000000
  400038:	00403985 	.word	0x00403985
  40003c:	00403985 	.word	0x00403985
  400040:	00403985 	.word	0x00403985
  400044:	00403985 	.word	0x00403985
  400048:	00403985 	.word	0x00403985
  40004c:	00403985 	.word	0x00403985
  400050:	00403985 	.word	0x00403985
  400054:	00403985 	.word	0x00403985
  400058:	00403985 	.word	0x00403985
  40005c:	00403985 	.word	0x00403985
  400060:	00403985 	.word	0x00403985
  400064:	00000000 	.word	0x00000000
  400068:	00403661 	.word	0x00403661
  40006c:	00403675 	.word	0x00403675
  400070:	00403689 	.word	0x00403689
  400074:	00403985 	.word	0x00403985
  400078:	00403985 	.word	0x00403985
  40007c:	00403985 	.word	0x00403985
  400080:	0040369d 	.word	0x0040369d
  400084:	004036b1 	.word	0x004036b1
  400088:	00403985 	.word	0x00403985
  40008c:	00403985 	.word	0x00403985
  400090:	00403985 	.word	0x00403985
  400094:	00403985 	.word	0x00403985
  400098:	00403985 	.word	0x00403985
  40009c:	00403985 	.word	0x00403985
  4000a0:	00403985 	.word	0x00403985
  4000a4:	00403985 	.word	0x00403985
  4000a8:	00403985 	.word	0x00403985
  4000ac:	00403985 	.word	0x00403985
  4000b0:	00403985 	.word	0x00403985
  4000b4:	00403985 	.word	0x00403985
  4000b8:	00403985 	.word	0x00403985
  4000bc:	00403985 	.word	0x00403985
  4000c0:	00403985 	.word	0x00403985
  4000c4:	00403985 	.word	0x00403985
  4000c8:	00403985 	.word	0x00403985
  4000cc:	00403985 	.word	0x00403985
  4000d0:	00000000 	.word	0x00000000
  4000d4:	00403985 	.word	0x00403985
  4000d8:	00000000 	.word	0x00000000
  4000dc:	00403985 	.word	0x00403985
  4000e0:	00403985 	.word	0x00403985
  4000e4:	00403985 	.word	0x00403985
  4000e8:	00403985 	.word	0x00403985
  4000ec:	00403985 	.word	0x00403985
  4000f0:	00403985 	.word	0x00403985
  4000f4:	00403985 	.word	0x00403985
  4000f8:	00403985 	.word	0x00403985
  4000fc:	00403985 	.word	0x00403985
  400100:	00403985 	.word	0x00403985
  400104:	00403985 	.word	0x00403985
  400108:	00403985 	.word	0x00403985
  40010c:	00403985 	.word	0x00403985
  400110:	00403985 	.word	0x00403985
	...
  400120:	00403985 	.word	0x00403985
  400124:	00403985 	.word	0x00403985
  400128:	00403985 	.word	0x00403985
  40012c:	00403985 	.word	0x00403985
  400130:	00403985 	.word	0x00403985
  400134:	00000000 	.word	0x00000000
  400138:	00403985 	.word	0x00403985
  40013c:	00403985 	.word	0x00403985

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	2040089c 	.word	0x2040089c
  40015c:	00000000 	.word	0x00000000
  400160:	00407aac 	.word	0x00407aac

00400164 <frame_dummy>:
  400164:	4b08      	ldr	r3, [pc, #32]	; (400188 <frame_dummy+0x24>)
  400166:	b510      	push	{r4, lr}
  400168:	b11b      	cbz	r3, 400172 <frame_dummy+0xe>
  40016a:	4908      	ldr	r1, [pc, #32]	; (40018c <frame_dummy+0x28>)
  40016c:	4808      	ldr	r0, [pc, #32]	; (400190 <frame_dummy+0x2c>)
  40016e:	f3af 8000 	nop.w
  400172:	4808      	ldr	r0, [pc, #32]	; (400194 <frame_dummy+0x30>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b903      	cbnz	r3, 40017a <frame_dummy+0x16>
  400178:	bd10      	pop	{r4, pc}
  40017a:	4b07      	ldr	r3, [pc, #28]	; (400198 <frame_dummy+0x34>)
  40017c:	2b00      	cmp	r3, #0
  40017e:	d0fb      	beq.n	400178 <frame_dummy+0x14>
  400180:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400184:	4718      	bx	r3
  400186:	bf00      	nop
  400188:	00000000 	.word	0x00000000
  40018c:	204008a0 	.word	0x204008a0
  400190:	00407aac 	.word	0x00407aac
  400194:	00407aac 	.word	0x00407aac
  400198:	00000000 	.word	0x00000000

0040019c <sd_mmc_configure_slot>:

/**
 * \brief Configures the driver with the selected card configuration
 */
static void sd_mmc_configure_slot(void)
{
  40019c:	b510      	push	{r4, lr}
	driver_select_device(sd_mmc_slot_sel, sd_mmc_card->clock,
  40019e:	4b07      	ldr	r3, [pc, #28]	; (4001bc <sd_mmc_configure_slot+0x20>)
  4001a0:	6819      	ldr	r1, [r3, #0]
  4001a2:	f891 3022 	ldrb.w	r3, [r1, #34]	; 0x22
  4001a6:	3300      	adds	r3, #0
  4001a8:	bf18      	it	ne
  4001aa:	2301      	movne	r3, #1
  4001ac:	7c4a      	ldrb	r2, [r1, #17]
  4001ae:	6809      	ldr	r1, [r1, #0]
  4001b0:	4803      	ldr	r0, [pc, #12]	; (4001c0 <sd_mmc_configure_slot+0x24>)
  4001b2:	7800      	ldrb	r0, [r0, #0]
  4001b4:	4c03      	ldr	r4, [pc, #12]	; (4001c4 <sd_mmc_configure_slot+0x28>)
  4001b6:	47a0      	blx	r4
  4001b8:	bd10      	pop	{r4, pc}
  4001ba:	bf00      	nop
  4001bc:	204008bc 	.word	0x204008bc
  4001c0:	204008c2 	.word	0x204008c2
  4001c4:	00401181 	.word	0x00401181

004001c8 <sd_mmc_select_slot>:
 * \retval SD_MMC_ERR_UNUSABLE Unusable card
 * \retval SD_MMC_INIT_ONGOING Card initialization requested
 * \retval SD_MMC_OK           Card present
 */
static sd_mmc_err_t sd_mmc_select_slot(uint8_t slot)
{
  4001c8:	b510      	push	{r4, lr}
	if (slot >= SD_MMC_MEM_CNT) {
  4001ca:	2800      	cmp	r0, #0
  4001cc:	d154      	bne.n	400278 <sd_mmc_select_slot+0xb0>
	}
	Assert(sd_mmc_nb_block_remaining == 0);

#if (defined SD_MMC_0_CD_GPIO)
	//! Card Detect pins
	if (ioport_get_pin_level(sd_mmc_cards[slot].cd_gpio)
  4001ce:	4b33      	ldr	r3, [pc, #204]	; (40029c <sd_mmc_select_slot+0xd4>)
  4001d0:	689a      	ldr	r2, [r3, #8]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4001d2:	4b33      	ldr	r3, [pc, #204]	; (4002a0 <sd_mmc_select_slot+0xd8>)
  4001d4:	eb03 1352 	add.w	r3, r3, r2, lsr #5
  4001d8:	025b      	lsls	r3, r3, #9
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  4001da:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
  4001dc:	f002 021f 	and.w	r2, r2, #31
  4001e0:	2301      	movs	r3, #1
  4001e2:	fa03 f202 	lsl.w	r2, r3, r2
  4001e6:	420a      	tst	r2, r1
  4001e8:	d00e      	beq.n	400208 <sd_mmc_select_slot+0x40>
			!= SD_MMC_0_CD_DETECT_VALUE) {
		if (sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_DEBOUNCE) {
  4001ea:	4b2c      	ldr	r3, [pc, #176]	; (40029c <sd_mmc_select_slot+0xd4>)
  4001ec:	7b9b      	ldrb	r3, [r3, #14]
  4001ee:	2b01      	cmp	r3, #1
  4001f0:	d105      	bne.n	4001fe <sd_mmc_select_slot+0x36>
	return false;
}

static inline void SD_MMC_STOP_TIMEOUT(void)
{
	if (sd_mmc_sam_systick_used) {
  4001f2:	4b2c      	ldr	r3, [pc, #176]	; (4002a4 <sd_mmc_select_slot+0xdc>)
  4001f4:	781b      	ldrb	r3, [r3, #0]
  4001f6:	b113      	cbz	r3, 4001fe <sd_mmc_select_slot+0x36>
		SysTick->CTRL = 0;
  4001f8:	2200      	movs	r2, #0
  4001fa:	4b2b      	ldr	r3, [pc, #172]	; (4002a8 <sd_mmc_select_slot+0xe0>)
  4001fc:	601a      	str	r2, [r3, #0]
	if (ioport_get_pin_level(sd_mmc_cards[slot].cd_gpio)
			!= SD_MMC_0_CD_DETECT_VALUE) {
		if (sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_DEBOUNCE) {
			SD_MMC_STOP_TIMEOUT();
		}
		sd_mmc_cards[slot].state = SD_MMC_CARD_STATE_NO_CARD;
  4001fe:	2204      	movs	r2, #4
  400200:	4b26      	ldr	r3, [pc, #152]	; (40029c <sd_mmc_select_slot+0xd4>)
  400202:	739a      	strb	r2, [r3, #14]
		return SD_MMC_ERR_NO_CARD;
  400204:	2002      	movs	r0, #2
  400206:	bd10      	pop	{r4, pc}
	}
	if (sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_NO_CARD) {
  400208:	4b24      	ldr	r3, [pc, #144]	; (40029c <sd_mmc_select_slot+0xd4>)
  40020a:	7b9b      	ldrb	r3, [r3, #14]
  40020c:	2b04      	cmp	r3, #4
  40020e:	d115      	bne.n	40023c <sd_mmc_select_slot+0x74>
		// A card plug on going, but this is not initialized
		sd_mmc_cards[slot].state = SD_MMC_CARD_STATE_DEBOUNCE;
  400210:	2201      	movs	r2, #1
  400212:	4b22      	ldr	r3, [pc, #136]	; (40029c <sd_mmc_select_slot+0xd4>)
  400214:	739a      	strb	r2, [r3, #14]
		static xTimeOutType xTimeOut;
#endif

static inline void SD_MMC_START_TIMEOUT(void)
{
	if (!SysTick->CTRL) {
  400216:	4b24      	ldr	r3, [pc, #144]	; (4002a8 <sd_mmc_select_slot+0xe0>)
  400218:	681b      	ldr	r3, [r3, #0]
  40021a:	b93b      	cbnz	r3, 40022c <sd_mmc_select_slot+0x64>
		sd_mmc_sam_systick_used = true;
  40021c:	4b21      	ldr	r3, [pc, #132]	; (4002a4 <sd_mmc_select_slot+0xdc>)
  40021e:	701a      	strb	r2, [r3, #0]
		SysTick->LOAD = (sysclk_get_cpu_hz() / (8 * 1000))
  400220:	4b21      	ldr	r3, [pc, #132]	; (4002a8 <sd_mmc_select_slot+0xe0>)
  400222:	4922      	ldr	r1, [pc, #136]	; (4002ac <sd_mmc_select_slot+0xe4>)
  400224:	6059      	str	r1, [r3, #4]
				* SD_MMC_DEBOUNCE_TIMEOUT;
		SysTick->CTRL = SysTick_CTRL_ENABLE_Msk;
  400226:	601a      	str	r2, [r3, #0]
	if (sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_NO_CARD) {
		// A card plug on going, but this is not initialized
		sd_mmc_cards[slot].state = SD_MMC_CARD_STATE_DEBOUNCE;
		// Debounce + Power On Setup
		SD_MMC_START_TIMEOUT();
		return SD_MMC_ERR_NO_CARD;
  400228:	2002      	movs	r0, #2
  40022a:	bd10      	pop	{r4, pc}
		sd_mmc_sam_systick_used = true;
		SysTick->LOAD = (sysclk_get_cpu_hz() / (8 * 1000))
				* SD_MMC_DEBOUNCE_TIMEOUT;
		SysTick->CTRL = SysTick_CTRL_ENABLE_Msk;
	} else {
		sd_mmc_sam_systick_used = false;
  40022c:	2200      	movs	r2, #0
  40022e:	4b1d      	ldr	r3, [pc, #116]	; (4002a4 <sd_mmc_select_slot+0xdc>)
  400230:	701a      	strb	r2, [r3, #0]
#ifdef FREERTOS_USED
		// Note: the define INCLUDE_vTaskDelay must be set to one
		// in FreeRTOSConfig.h file.
		vTaskSetTimeOutState(&xTimeOut);
#else
		delay_ms(SD_MMC_DEBOUNCE_TIMEOUT);
  400232:	481f      	ldr	r0, [pc, #124]	; (4002b0 <sd_mmc_select_slot+0xe8>)
  400234:	4b1f      	ldr	r3, [pc, #124]	; (4002b4 <sd_mmc_select_slot+0xec>)
  400236:	4798      	blx	r3
	if (sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_NO_CARD) {
		// A card plug on going, but this is not initialized
		sd_mmc_cards[slot].state = SD_MMC_CARD_STATE_DEBOUNCE;
		// Debounce + Power On Setup
		SD_MMC_START_TIMEOUT();
		return SD_MMC_ERR_NO_CARD;
  400238:	2002      	movs	r0, #2
  40023a:	bd10      	pop	{r4, pc}
	}
	if (sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_DEBOUNCE) {
  40023c:	2b01      	cmp	r3, #1
  40023e:	d10b      	bne.n	400258 <sd_mmc_select_slot+0x90>
	}
}

static inline bool SD_MMC_IS_TIMEOUT(void)
{
	if (!sd_mmc_sam_systick_used) {
  400240:	4b18      	ldr	r3, [pc, #96]	; (4002a4 <sd_mmc_select_slot+0xdc>)
  400242:	781b      	ldrb	r3, [r3, #0]
  400244:	b1f3      	cbz	r3, 400284 <sd_mmc_select_slot+0xbc>
		return (xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdTRUE);
#else
		return true;
#endif
	}
	if (SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) {
  400246:	4b18      	ldr	r3, [pc, #96]	; (4002a8 <sd_mmc_select_slot+0xe0>)
  400248:	681b      	ldr	r3, [r3, #0]
  40024a:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  40024e:	d015      	beq.n	40027c <sd_mmc_select_slot+0xb4>
		SysTick->CTRL = 0;
  400250:	2200      	movs	r2, #0
  400252:	4b15      	ldr	r3, [pc, #84]	; (4002a8 <sd_mmc_select_slot+0xe0>)
  400254:	601a      	str	r2, [r3, #0]
  400256:	e015      	b.n	400284 <sd_mmc_select_slot+0xbc>
		// Set 1-bit bus width and low clock for initialization
		sd_mmc_cards[slot].clock = SDMMC_CLOCK_INIT;
		sd_mmc_cards[slot].bus_width = 1;
		sd_mmc_cards[slot].high_speed = 0;
	}
	if (sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_UNUSABLE) {
  400258:	2b03      	cmp	r3, #3
  40025a:	d011      	beq.n	400280 <sd_mmc_select_slot+0xb8>
		sd_mmc_cards[slot].high_speed = 0;
	}
#endif

	// Initialize interface
	sd_mmc_slot_sel = slot;
  40025c:	2200      	movs	r2, #0
  40025e:	4b16      	ldr	r3, [pc, #88]	; (4002b8 <sd_mmc_select_slot+0xf0>)
  400260:	701a      	strb	r2, [r3, #0]
	sd_mmc_card = &sd_mmc_cards[slot];
  400262:	4c0e      	ldr	r4, [pc, #56]	; (40029c <sd_mmc_select_slot+0xd4>)
  400264:	4b15      	ldr	r3, [pc, #84]	; (4002bc <sd_mmc_select_slot+0xf4>)
  400266:	601c      	str	r4, [r3, #0]
	sd_mmc_configure_slot();
  400268:	4b15      	ldr	r3, [pc, #84]	; (4002c0 <sd_mmc_select_slot+0xf8>)
  40026a:	4798      	blx	r3
	return (sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_INIT) ?
  40026c:	7ba0      	ldrb	r0, [r4, #14]
  40026e:	2802      	cmp	r0, #2
  400270:	bf14      	ite	ne
  400272:	2000      	movne	r0, #0
  400274:	2001      	moveq	r0, #1
  400276:	bd10      	pop	{r4, pc}
 * \retval SD_MMC_OK           Card present
 */
static sd_mmc_err_t sd_mmc_select_slot(uint8_t slot)
{
	if (slot >= SD_MMC_MEM_CNT) {
		return SD_MMC_ERR_SLOT;
  400278:	2004      	movs	r0, #4
  40027a:	bd10      	pop	{r4, pc}
		return SD_MMC_ERR_NO_CARD;
	}
	if (sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_DEBOUNCE) {
		if (!SD_MMC_IS_TIMEOUT()) {
			// Debounce on going
			return SD_MMC_ERR_NO_CARD;
  40027c:	2002      	movs	r0, #2
  40027e:	bd10      	pop	{r4, pc}
		sd_mmc_cards[slot].clock = SDMMC_CLOCK_INIT;
		sd_mmc_cards[slot].bus_width = 1;
		sd_mmc_cards[slot].high_speed = 0;
	}
	if (sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_UNUSABLE) {
		return SD_MMC_ERR_UNUSABLE;
  400280:	2003      	movs	r0, #3
  400282:	bd10      	pop	{r4, pc}
		if (!SD_MMC_IS_TIMEOUT()) {
			// Debounce on going
			return SD_MMC_ERR_NO_CARD;
		}
		// Card is not initialized
		sd_mmc_cards[slot].state = SD_MMC_CARD_STATE_INIT;
  400284:	4b05      	ldr	r3, [pc, #20]	; (40029c <sd_mmc_select_slot+0xd4>)
  400286:	2202      	movs	r2, #2
  400288:	739a      	strb	r2, [r3, #14]
		// Set 1-bit bus width and low clock for initialization
		sd_mmc_cards[slot].clock = SDMMC_CLOCK_INIT;
  40028a:	4a0e      	ldr	r2, [pc, #56]	; (4002c4 <sd_mmc_select_slot+0xfc>)
  40028c:	601a      	str	r2, [r3, #0]
		sd_mmc_cards[slot].bus_width = 1;
  40028e:	2201      	movs	r2, #1
  400290:	745a      	strb	r2, [r3, #17]
		sd_mmc_cards[slot].high_speed = 0;
  400292:	2200      	movs	r2, #0
  400294:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
  400298:	e7e0      	b.n	40025c <sd_mmc_select_slot+0x94>
  40029a:	bf00      	nop
  40029c:	2040000c 	.word	0x2040000c
  4002a0:	00200707 	.word	0x00200707
  4002a4:	204008ba 	.word	0x204008ba
  4002a8:	e000e010 	.word	0xe000e010
  4002ac:	023c3460 	.word	0x023c3460
  4002b0:	0303af6b 	.word	0x0303af6b
  4002b4:	20400001 	.word	0x20400001
  4002b8:	204008c2 	.word	0x204008c2
  4002bc:	204008bc 	.word	0x204008bc
  4002c0:	0040019d 	.word	0x0040019d
  4002c4:	00061a80 	.word	0x00061a80

004002c8 <sdio_cmd52>:
 *
 * \return true if success, otherwise false
 */
static bool sdio_cmd52(uint8_t rw_flag, uint8_t func_nb,
		uint32_t reg_addr, uint8_t rd_after_wr, uint8_t *io_data)
{
  4002c8:	b538      	push	{r3, r4, r5, lr}
  4002ca:	9c04      	ldr	r4, [sp, #16]
	Assert(io_data != NULL);
	if (!driver_send_cmd(SDIO_CMD52_IO_RW_DIRECT,
  4002cc:	0252      	lsls	r2, r2, #9
  4002ce:	ea42 63c3 	orr.w	r3, r2, r3, lsl #27
  4002d2:	ea43 7101 	orr.w	r1, r3, r1, lsl #28
  4002d6:	ea41 70c0 	orr.w	r0, r1, r0, lsl #31
  4002da:	7821      	ldrb	r1, [r4, #0]
  4002dc:	4301      	orrs	r1, r0
  4002de:	f241 3034 	movw	r0, #4916	; 0x1334
  4002e2:	4b04      	ldr	r3, [pc, #16]	; (4002f4 <sdio_cmd52+0x2c>)
  4002e4:	4798      	blx	r3
  4002e6:	4605      	mov	r5, r0
  4002e8:	b110      	cbz	r0, 4002f0 <sdio_cmd52+0x28>
		| ((uint32_t)func_nb << SDIO_CMD52_FUNCTION_NUM)
		| ((uint32_t)rd_after_wr << SDIO_CMD52_RAW_FLAG)
		| ((uint32_t)reg_addr << SDIO_CMD52_REG_ADRR))) {
		return false;
	}
	*io_data = driver_get_response() & 0xFF;
  4002ea:	4b03      	ldr	r3, [pc, #12]	; (4002f8 <sdio_cmd52+0x30>)
  4002ec:	4798      	blx	r3
  4002ee:	7020      	strb	r0, [r4, #0]
	return true;
}
  4002f0:	4628      	mov	r0, r5
  4002f2:	bd38      	pop	{r3, r4, r5, pc}
  4002f4:	0040124d 	.word	0x0040124d
  4002f8:	00401271 	.word	0x00401271

004002fc <sd_mmc_cmd9_mci>:
 * data (CSD) on the CMD line mci.
 *
 * \return true if success, otherwise false
 */
static bool sd_mmc_cmd9_mci(void)
{
  4002fc:	b510      	push	{r4, lr}
	if (!driver_send_cmd(SDMMC_MCI_CMD9_SEND_CSD, (uint32_t)sd_mmc_card->rca << 16)) {
  4002fe:	4b08      	ldr	r3, [pc, #32]	; (400320 <sd_mmc_cmd9_mci+0x24>)
  400300:	681b      	ldr	r3, [r3, #0]
  400302:	8999      	ldrh	r1, [r3, #12]
  400304:	0409      	lsls	r1, r1, #16
  400306:	f641 3009 	movw	r0, #6921	; 0x1b09
  40030a:	4b06      	ldr	r3, [pc, #24]	; (400324 <sd_mmc_cmd9_mci+0x28>)
  40030c:	4798      	blx	r3
  40030e:	4604      	mov	r4, r0
  400310:	b120      	cbz	r0, 40031c <sd_mmc_cmd9_mci+0x20>
		return false;
	}
	driver_get_response_128(sd_mmc_card->csd);
  400312:	4b03      	ldr	r3, [pc, #12]	; (400320 <sd_mmc_cmd9_mci+0x24>)
  400314:	6818      	ldr	r0, [r3, #0]
  400316:	3012      	adds	r0, #18
  400318:	4b03      	ldr	r3, [pc, #12]	; (400328 <sd_mmc_cmd9_mci+0x2c>)
  40031a:	4798      	blx	r3
	return true;
}
  40031c:	4620      	mov	r0, r4
  40031e:	bd10      	pop	{r4, pc}
  400320:	204008bc 	.word	0x204008bc
  400324:	0040124d 	.word	0x0040124d
  400328:	00401279 	.word	0x00401279

0040032c <sd_mmc_deselect_slot>:

/**
 * \brief Deselect the current card slot
 */
static void sd_mmc_deselect_slot(void)
{
  40032c:	b508      	push	{r3, lr}
	if (sd_mmc_slot_sel < SD_MMC_MEM_CNT) {
  40032e:	4b03      	ldr	r3, [pc, #12]	; (40033c <sd_mmc_deselect_slot+0x10>)
  400330:	781b      	ldrb	r3, [r3, #0]
  400332:	b913      	cbnz	r3, 40033a <sd_mmc_deselect_slot+0xe>
		driver_deselect_device(sd_mmc_slot_sel);
  400334:	2000      	movs	r0, #0
  400336:	4b02      	ldr	r3, [pc, #8]	; (400340 <sd_mmc_deselect_slot+0x14>)
  400338:	4798      	blx	r3
  40033a:	bd08      	pop	{r3, pc}
  40033c:	204008c2 	.word	0x204008c2
  400340:	00401225 	.word	0x00401225

00400344 <sd_mmc_init>:

//-------------------------------------------------------------------
//--------------------- PUBLIC FUNCTIONS ----------------------------

void sd_mmc_init(void)
{
  400344:	b508      	push	{r3, lr}
	//! Enable the PMC clock for the card detect pins
#if (defined SD_MMC_0_CD_GPIO) && (SAM) && (!SAM4L)
# include "pmc.h"
# define SD_MMC_ENABLE_CD_PIN(slot, unused) \
	pmc_enable_periph_clk(SD_MMC_##slot##_CD_PIO_ID);
	MREPEAT(SD_MMC_MEM_CNT, SD_MMC_ENABLE_CD_PIN, ~)
  400346:	2010      	movs	r0, #16
  400348:	4b05      	ldr	r3, [pc, #20]	; (400360 <sd_mmc_init+0x1c>)
  40034a:	4798      	blx	r3
	pmc_enable_periph_clk(SD_MMC_##slot##_WP_PIO_ID);
	MREPEAT(SD_MMC_MEM_CNT, SD_MMC_ENABLE_WP_PIN, ~)
# undef SD_MMC_ENABLE_WP_PIN
#endif
	for (uint8_t slot = 0; slot < SD_MMC_MEM_CNT; slot++) {
		sd_mmc_cards[slot].state = SD_MMC_CARD_STATE_NO_CARD;
  40034c:	2204      	movs	r2, #4
  40034e:	4b05      	ldr	r3, [pc, #20]	; (400364 <sd_mmc_init+0x20>)
  400350:	739a      	strb	r2, [r3, #14]
	}
	sd_mmc_slot_sel = 0xFF; // No slot configurated
  400352:	22ff      	movs	r2, #255	; 0xff
  400354:	4b04      	ldr	r3, [pc, #16]	; (400368 <sd_mmc_init+0x24>)
  400356:	701a      	strb	r2, [r3, #0]
	driver_init();
  400358:	4b04      	ldr	r3, [pc, #16]	; (40036c <sd_mmc_init+0x28>)
  40035a:	4798      	blx	r3
  40035c:	bd08      	pop	{r3, pc}
  40035e:	bf00      	nop
  400360:	004037ed 	.word	0x004037ed
  400364:	2040000c 	.word	0x2040000c
  400368:	204008c2 	.word	0x204008c2
  40036c:	00401145 	.word	0x00401145

00400370 <sd_mmc_check>:
{
	return SD_MMC_MEM_CNT;
}

sd_mmc_err_t sd_mmc_check(uint8_t slot)
{
  400370:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400374:	b094      	sub	sp, #80	; 0x50
	sd_mmc_err_t sd_mmc_err;

	sd_mmc_err = sd_mmc_select_slot(slot);
  400376:	4ba8      	ldr	r3, [pc, #672]	; (400618 <sd_mmc_check+0x2a8>)
  400378:	4798      	blx	r3
	if (sd_mmc_err != SD_MMC_INIT_ONGOING) {
  40037a:	2801      	cmp	r0, #1
  40037c:	d005      	beq.n	40038a <sd_mmc_check+0x1a>
  40037e:	4604      	mov	r4, r0
		sd_mmc_deselect_slot();
  400380:	4ba6      	ldr	r3, [pc, #664]	; (40061c <sd_mmc_check+0x2ac>)
  400382:	4798      	blx	r3
		return sd_mmc_err;
  400384:	4620      	mov	r0, r4
  400386:	f000 bc14 	b.w	400bb2 <sd_mmc_check+0x842>
 */
static bool sd_mmc_mci_card_init(void)
{
	uint8_t v2 = 0;
#ifdef SDIO_SUPPORT_ENABLE
	uint8_t data = 0x08;
  40038a:	ad14      	add	r5, sp, #80	; 0x50
  40038c:	2308      	movs	r3, #8
  40038e:	f805 3d45 	strb.w	r3, [r5, #-69]!
#endif

	// In first, try to install SD/SDIO card
	sd_mmc_card->type = CARD_TYPE_SD;
  400392:	4ba3      	ldr	r3, [pc, #652]	; (400620 <sd_mmc_check+0x2b0>)
  400394:	681b      	ldr	r3, [r3, #0]
  400396:	2601      	movs	r6, #1
  400398:	73de      	strb	r6, [r3, #15]
	sd_mmc_card->version = CARD_VER_UNKNOWN;
  40039a:	2400      	movs	r4, #0
  40039c:	741c      	strb	r4, [r3, #16]
	sd_mmc_card->rca = 0;
  40039e:	819c      	strh	r4, [r3, #12]
	sd_mmc_debug("Start SD card install\n\r");

	// Card need of 74 cycles clock minimum to start
	driver_send_clock();
  4003a0:	4ba0      	ldr	r3, [pc, #640]	; (400624 <sd_mmc_check+0x2b4>)
  4003a2:	4798      	blx	r3

#ifdef SDIO_SUPPORT_ENABLE
	/* CMD52 Reset SDIO */
	sdio_cmd52(SDIO_CMD52_WRITE_FLAG, SDIO_CIA,SDIO_CCCR_IOA, 0, &data);
  4003a4:	9500      	str	r5, [sp, #0]
  4003a6:	4623      	mov	r3, r4
  4003a8:	2206      	movs	r2, #6
  4003aa:	4621      	mov	r1, r4
  4003ac:	4630      	mov	r0, r6
  4003ae:	4d9e      	ldr	r5, [pc, #632]	; (400628 <sd_mmc_check+0x2b8>)
  4003b0:	47a8      	blx	r5
#endif

	// CMD0 - Reset all cards to idle state.
	if (!driver_send_cmd(SDMMC_MCI_CMD0_GO_IDLE_STATE, 0)) {
  4003b2:	4621      	mov	r1, r4
  4003b4:	f44f 4080 	mov.w	r0, #16384	; 0x4000
  4003b8:	4b9c      	ldr	r3, [pc, #624]	; (40062c <sd_mmc_check+0x2bc>)
  4003ba:	4798      	blx	r3
  4003bc:	2800      	cmp	r0, #0
  4003be:	f000 83ab 	beq.w	400b18 <sd_mmc_check+0x7a8>
{
	uint32_t resp;

	*v2 = 0;
	// Test for SD version 2
	if (!driver_send_cmd(SD_CMD8_SEND_IF_COND,
  4003c2:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
  4003c6:	f245 5008 	movw	r0, #21768	; 0x5508
  4003ca:	4b98      	ldr	r3, [pc, #608]	; (40062c <sd_mmc_check+0x2bc>)
  4003cc:	4798      	blx	r3
  4003ce:	2800      	cmp	r0, #0
  4003d0:	f000 83aa 	beq.w	400b28 <sd_mmc_check+0x7b8>
			SD_CMD8_PATTERN | SD_CMD8_HIGH_VOLTAGE)) {
		return true; // It is not a V2
	}
	// Check R7 response
	resp = driver_get_response();
  4003d4:	4b96      	ldr	r3, [pc, #600]	; (400630 <sd_mmc_check+0x2c0>)
  4003d6:	4798      	blx	r3
	if (resp == 0xFFFFFFFF) {
  4003d8:	f1b0 3fff 	cmp.w	r0, #4294967295
  4003dc:	f000 83a7 	beq.w	400b2e <sd_mmc_check+0x7be>
		// No compliance R7 value
		return true; // It is not a V2
	}
	if ((resp & (SD_CMD8_MASK_PATTERN | SD_CMD8_MASK_VOLTAGE))
  4003e0:	f3c0 000b 	ubfx	r0, r0, #0, #12
  4003e4:	f5b0 7fd5 	cmp.w	r0, #426	; 0x1aa
  4003e8:	f040 8396 	bne.w	400b18 <sd_mmc_check+0x7a8>
		sd_mmc_debug("%s: CMD8 resp32 0x%08x UNUSABLE CARD\n\r",
				__func__, resp);
		return false;
	}
	sd_mmc_debug("SD card V2\n\r");
	*v2 = 1;
  4003ec:	46b0      	mov	r8, r6
  4003ee:	e3a0      	b.n	400b32 <sd_mmc_check+0x7c2>
	// CMD5 - SDIO send operation condition (OCR) command.
	if (!driver_send_cmd(SDIO_CMD5_SEND_OP_COND, 0)) {
		sd_mmc_debug("%s: CMD5 Fail\n\r", __func__);
		return true; // No error but card type not updated
	}
	resp = driver_get_response();
  4003f0:	4b8f      	ldr	r3, [pc, #572]	; (400630 <sd_mmc_check+0x2c0>)
  4003f2:	4798      	blx	r3
	if ((resp & OCR_SDIO_NF) == 0) {
  4003f4:	f010 4fe0 	tst.w	r0, #1879048192	; 0x70000000
  4003f8:	f000 83a3 	beq.w	400b42 <sd_mmc_check+0x7d2>
  4003fc:	f241 3489 	movw	r4, #5001	; 0x1389
	 * 4(SPI) 6(MCI) = response byte size
	 */
	uint32_t cmd5_retry = 5000;
	while (1) {
		// CMD5 - SDIO send operation condition (OCR) command.
		if (!driver_send_cmd(SDIO_CMD5_SEND_OP_COND,
  400400:	f244 5605 	movw	r6, #17669	; 0x4505
  400404:	4d89      	ldr	r5, [pc, #548]	; (40062c <sd_mmc_check+0x2bc>)
				resp & SD_MMC_VOLTAGE_SUPPORT)) {
			sd_mmc_debug("%s: CMD5 Fail\n\r", __func__);
			return false;
		}
		resp = driver_get_response();
  400406:	4f8a      	ldr	r7, [pc, #552]	; (400630 <sd_mmc_check+0x2c0>)
	 * 4(SPI) 6(MCI) = response byte size
	 */
	uint32_t cmd5_retry = 5000;
	while (1) {
		// CMD5 - SDIO send operation condition (OCR) command.
		if (!driver_send_cmd(SDIO_CMD5_SEND_OP_COND,
  400408:	f400 11fc 	and.w	r1, r0, #2064384	; 0x1f8000
  40040c:	4630      	mov	r0, r6
  40040e:	47a8      	blx	r5
  400410:	2800      	cmp	r0, #0
  400412:	f000 8381 	beq.w	400b18 <sd_mmc_check+0x7a8>
				resp & SD_MMC_VOLTAGE_SUPPORT)) {
			sd_mmc_debug("%s: CMD5 Fail\n\r", __func__);
			return false;
		}
		resp = driver_get_response();
  400416:	47b8      	blx	r7
		if ((resp & OCR_POWER_UP_BUSY) == OCR_POWER_UP_BUSY) {
  400418:	2800      	cmp	r0, #0
  40041a:	db02      	blt.n	400422 <sd_mmc_check+0xb2>
			break;
		}
		if (cmd5_retry-- == 0) {
  40041c:	3c01      	subs	r4, #1
  40041e:	d1f3      	bne.n	400408 <sd_mmc_check+0x98>
  400420:	e37a      	b.n	400b18 <sd_mmc_check+0x7a8>
			sd_mmc_debug("%s: CMD5 Timeout on busy\n\r", __func__);
			return false;
		}
	}
	// Update card type at the end of busy
	if ((resp & OCR_SDIO_MP) > 0) {
  400422:	f010 6f00 	tst.w	r0, #134217728	; 0x8000000
  400426:	d004      	beq.n	400432 <sd_mmc_check+0xc2>
		sd_mmc_card->type = CARD_TYPE_SD_COMBO;
  400428:	4b7d      	ldr	r3, [pc, #500]	; (400620 <sd_mmc_check+0x2b0>)
  40042a:	681b      	ldr	r3, [r3, #0]
  40042c:	2205      	movs	r2, #5
  40042e:	73da      	strb	r2, [r3, #15]
  400430:	e38e      	b.n	400b50 <sd_mmc_check+0x7e0>
	} else {
		sd_mmc_card->type = CARD_TYPE_SDIO;
  400432:	4b7b      	ldr	r3, [pc, #492]	; (400620 <sd_mmc_check+0x2b0>)
  400434:	681b      	ldr	r3, [r3, #0]
  400436:	2204      	movs	r2, #4
  400438:	73da      	strb	r2, [r3, #15]
  40043a:	e161      	b.n	400700 <sd_mmc_check+0x390>
	 */
	retry = 2100;
	do {
		// CMD55 - Indicate to the card that the next command is an
		// application specific command rather than a standard command.
		if (!driver_send_cmd(SDMMC_CMD55_APP_CMD, 0)) {
  40043c:	4641      	mov	r1, r8
  40043e:	f241 1037 	movw	r0, #4407	; 0x1137
  400442:	47a8      	blx	r5
  400444:	2800      	cmp	r0, #0
  400446:	f000 8390 	beq.w	400b6a <sd_mmc_check+0x7fa>
		arg = SD_MMC_VOLTAGE_SUPPORT;
		if (v2) {
			arg |= SD_ACMD41_HCS;
		}
		// Check response
		if (!driver_send_cmd(SD_MCI_ACMD41_SD_SEND_OP_COND, arg)) {
  40044a:	4631      	mov	r1, r6
  40044c:	f244 5029 	movw	r0, #17705	; 0x4529
  400450:	47a8      	blx	r5
  400452:	2800      	cmp	r0, #0
  400454:	f000 8389 	beq.w	400b6a <sd_mmc_check+0x7fa>
			sd_mmc_debug("%s: ACMD41 Fail\n\r", __func__);
			return false;
		}
		resp = driver_get_response();
  400458:	47b8      	blx	r7
		if (resp & OCR_POWER_UP_BUSY) {
  40045a:	2800      	cmp	r0, #0
  40045c:	da0a      	bge.n	400474 <sd_mmc_check+0x104>
			// Card is ready
			if ((resp & OCR_CCS) != 0) {
  40045e:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
  400462:	f000 838e 	beq.w	400b82 <sd_mmc_check+0x812>
				sd_mmc_card->type |= CARD_TYPE_HC;
  400466:	4b6e      	ldr	r3, [pc, #440]	; (400620 <sd_mmc_check+0x2b0>)
  400468:	681a      	ldr	r2, [r3, #0]
  40046a:	7bd3      	ldrb	r3, [r2, #15]
  40046c:	f043 0308 	orr.w	r3, r3, #8
  400470:	73d3      	strb	r3, [r2, #15]
  400472:	e386      	b.n	400b82 <sd_mmc_check+0x812>
			}
			break;
		}
		if (retry-- == 0) {
  400474:	3c01      	subs	r4, #1
  400476:	d1e1      	bne.n	40043c <sd_mmc_check+0xcc>
  400478:	e377      	b.n	400b6a <sd_mmc_check+0x7fa>
static bool sd_mmc_mci_install_mmc(void)
{
	uint8_t b_authorize_high_speed;

	// CMD0 - Reset all cards to idle state.
	if (!driver_send_cmd(SDMMC_MCI_CMD0_GO_IDLE_STATE, 0)) {
  40047a:	f241 0469 	movw	r4, #4201	; 0x1069
	 * 6 = cmd byte size
	 * 6 = response byte size
	 */
	retry = 4200;
	do {
		if (!driver_send_cmd(MMC_MCI_CMD1_SEND_OP_COND,
  40047e:	4e6d      	ldr	r6, [pc, #436]	; (400634 <sd_mmc_check+0x2c4>)
  400480:	4d6a      	ldr	r5, [pc, #424]	; (40062c <sd_mmc_check+0x2bc>)
			sd_mmc_debug("%s: CMD1 MCI Fail - Busy retry %d\n\r",
					__func__, (int)(4200 - retry));
			return false;
		}
		// Check busy flag
		resp = driver_get_response();
  400482:	4f6b      	ldr	r7, [pc, #428]	; (400630 <sd_mmc_check+0x2c0>)
	 * 6 = cmd byte size
	 * 6 = response byte size
	 */
	retry = 4200;
	do {
		if (!driver_send_cmd(MMC_MCI_CMD1_SEND_OP_COND,
  400484:	4631      	mov	r1, r6
  400486:	f244 5001 	movw	r0, #17665	; 0x4501
  40048a:	47a8      	blx	r5
  40048c:	2800      	cmp	r0, #0
  40048e:	f000 8343 	beq.w	400b18 <sd_mmc_check+0x7a8>
			sd_mmc_debug("%s: CMD1 MCI Fail - Busy retry %d\n\r",
					__func__, (int)(4200 - retry));
			return false;
		}
		// Check busy flag
		resp = driver_get_response();
  400492:	47b8      	blx	r7
		if (resp & OCR_POWER_UP_BUSY) {
  400494:	2800      	cmp	r0, #0
  400496:	da0c      	bge.n	4004b2 <sd_mmc_check+0x142>
			// Check OCR value
			if ((resp & OCR_ACCESS_MODE_MASK)
  400498:	f000 40c0 	and.w	r0, r0, #1610612736	; 0x60000000
  40049c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  4004a0:	f040 8377 	bne.w	400b92 <sd_mmc_check+0x822>
					== OCR_ACCESS_MODE_SECTOR) {
				sd_mmc_card->type |= CARD_TYPE_HC;
  4004a4:	4b5e      	ldr	r3, [pc, #376]	; (400620 <sd_mmc_check+0x2b0>)
  4004a6:	681a      	ldr	r2, [r3, #0]
  4004a8:	7bd3      	ldrb	r3, [r2, #15]
  4004aa:	f043 0308 	orr.w	r3, r3, #8
  4004ae:	73d3      	strb	r3, [r2, #15]
  4004b0:	e36f      	b.n	400b92 <sd_mmc_check+0x822>
			}
			break;
		}
		if (retry-- == 0) {
  4004b2:	3c01      	subs	r4, #1
  4004b4:	d1e6      	bne.n	400484 <sd_mmc_check+0x114>
  4004b6:	e32f      	b.n	400b18 <sd_mmc_check+0x7a8>
	// Note: The CID is not used in this stack
	if (!driver_send_cmd(SDMMC_CMD2_ALL_SEND_CID, 0)) {
		return false;
	}
	// Assign relative address to the card.
	sd_mmc_card->rca = 1;
  4004b8:	4b59      	ldr	r3, [pc, #356]	; (400620 <sd_mmc_check+0x2b0>)
  4004ba:	681b      	ldr	r3, [r3, #0]
  4004bc:	2201      	movs	r2, #1
  4004be:	819a      	strh	r2, [r3, #12]
	if (!driver_send_cmd(MMC_CMD3_SET_RELATIVE_ADDR,
  4004c0:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  4004c4:	f241 1003 	movw	r0, #4355	; 0x1103
  4004c8:	4b58      	ldr	r3, [pc, #352]	; (40062c <sd_mmc_check+0x2bc>)
  4004ca:	4798      	blx	r3
  4004cc:	2800      	cmp	r0, #0
  4004ce:	f000 8323 	beq.w	400b18 <sd_mmc_check+0x7a8>
			(uint32_t)sd_mmc_card->rca << 16)) {
		return false;
	}
	// Get the Card-Specific Data
	if (!sd_mmc_cmd9_mci()) {
  4004d2:	4b59      	ldr	r3, [pc, #356]	; (400638 <sd_mmc_check+0x2c8>)
  4004d4:	4798      	blx	r3
  4004d6:	2800      	cmp	r0, #0
  4004d8:	f000 831e 	beq.w	400b18 <sd_mmc_check+0x7a8>
 	uint32_t unit;
	uint32_t mul;
	uint32_t tran_speed;

	// Get MMC System Specification version supported by the card
	switch (MMC_CSD_SPEC_VERS(sd_mmc_card->csd)) {
  4004dc:	4b50      	ldr	r3, [pc, #320]	; (400620 <sd_mmc_check+0x2b0>)
  4004de:	6819      	ldr	r1, [r3, #0]
 */
static inline uint32_t SDMMC_UNSTUFF_BITS(uint8_t *reg, uint16_t reg_size,
		uint16_t pos, uint8_t size)
{
	uint32_t value;
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
  4004e0:	7c8b      	ldrb	r3, [r1, #18]
  4004e2:	f3c3 0383 	ubfx	r3, r3, #2, #4
  4004e6:	3b01      	subs	r3, #1
  4004e8:	2b03      	cmp	r3, #3
  4004ea:	d803      	bhi.n	4004f4 <sd_mmc_check+0x184>
  4004ec:	e8df f003 	tbb	[pc, r3]
  4004f0:	0e0b0805 	.word	0x0e0b0805
	default:
	case 0:
		sd_mmc_card->version = CARD_VER_MMC_1_2;
  4004f4:	2312      	movs	r3, #18
  4004f6:	740b      	strb	r3, [r1, #16]
  4004f8:	e00a      	b.n	400510 <sd_mmc_check+0x1a0>
		break;

	case 1:
		sd_mmc_card->version = CARD_VER_MMC_1_4;
  4004fa:	2314      	movs	r3, #20
  4004fc:	740b      	strb	r3, [r1, #16]
  4004fe:	e007      	b.n	400510 <sd_mmc_check+0x1a0>
		break;

	case 2:
		sd_mmc_card->version = CARD_VER_MMC_2_2;
  400500:	2322      	movs	r3, #34	; 0x22
  400502:	740b      	strb	r3, [r1, #16]
  400504:	e004      	b.n	400510 <sd_mmc_check+0x1a0>
		break;

	case 3:
		sd_mmc_card->version = CARD_VER_MMC_3;
  400506:	2330      	movs	r3, #48	; 0x30
  400508:	740b      	strb	r3, [r1, #16]
  40050a:	e001      	b.n	400510 <sd_mmc_check+0x1a0>
		break;

	case 4:
		sd_mmc_card->version = CARD_VER_MMC_4;
  40050c:	2340      	movs	r3, #64	; 0x40
  40050e:	740b      	strb	r3, [r1, #16]
  400510:	7d4b      	ldrb	r3, [r1, #21]
	}

	// Get MMC memory max transfer speed in Hz.
	tran_speed = CSD_TRAN_SPEED(sd_mmc_card->csd);
	unit = sd_mmc_trans_units[tran_speed & 0x7];
	mul = mmc_trans_multipliers[(tran_speed >> 3) & 0xF];
  400512:	f3c3 00c3 	ubfx	r0, r3, #3, #4
		break;
	}

	// Get MMC memory max transfer speed in Hz.
	tran_speed = CSD_TRAN_SPEED(sd_mmc_card->csd);
	unit = sd_mmc_trans_units[tran_speed & 0x7];
  400516:	f003 0307 	and.w	r3, r3, #7
	mul = mmc_trans_multipliers[(tran_speed >> 3) & 0xF];
	sd_mmc_card->clock = unit * mul * 1000;
  40051a:	4a48      	ldr	r2, [pc, #288]	; (40063c <sd_mmc_check+0x2cc>)
  40051c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  400520:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
  400524:	fb03 f302 	mul.w	r3, r3, r2
  400528:	4a45      	ldr	r2, [pc, #276]	; (400640 <sd_mmc_check+0x2d0>)
  40052a:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
  40052e:	fb03 f302 	mul.w	r3, r3, r2
  400532:	600b      	str	r3, [r1, #0]
  400534:	7e88      	ldrb	r0, [r1, #26]
	}
	if (((pos % 8) + size) > 16) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
	}
	if (((pos % 8) + size) > 16) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
  400536:	7e4b      	ldrb	r3, [r1, #25]
  400538:	7e0a      	ldrb	r2, [r1, #24]
  40053a:	0292      	lsls	r2, r2, #10
  40053c:	ea42 0383 	orr.w	r3, r2, r3, lsl #2
  400540:	ea43 13a0 	orr.w	r3, r3, r0, asr #6
	}
	value &=  ((uint32_t)1 << size) - 1;
  400544:	f3c3 030b 	ubfx	r3, r3, #0, #12
	 * BLOCK_LEN = 2 ^ READ_BL_LEN      (READ_BL_LEN < 12)
	 * ----------------------------------------------------
	 * For high capacity SD/MMC card:
	 * memory capacity = SEC_COUNT * 512 byte
	 */
	if (MMC_CSD_C_SIZE(sd_mmc_card->csd) != 0xFFF) {
  400548:	f640 72ff 	movw	r2, #4095	; 0xfff
  40054c:	4293      	cmp	r3, r2
  40054e:	d00f      	beq.n	400570 <sd_mmc_check+0x200>
 */
static inline uint32_t SDMMC_UNSTUFF_BITS(uint8_t *reg, uint16_t reg_size,
		uint16_t pos, uint8_t size)
{
	uint32_t value;
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
  400550:	7f08      	ldrb	r0, [r1, #28]
	if (((pos % 8) + size) > 8) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
  400552:	7eca      	ldrb	r2, [r1, #27]
  400554:	0052      	lsls	r2, r2, #1
  400556:	ea42 12e0 	orr.w	r2, r2, r0, asr #7
		uint32_t blocknr = ((MMC_CSD_C_SIZE(sd_mmc_card->csd) + 1) *
			(1 << (MMC_CSD_C_SIZE_MULT(sd_mmc_card->csd) + 2)));
		sd_mmc_card->capacity = blocknr *
  40055a:	3301      	adds	r3, #1
  40055c:	f002 0207 	and.w	r2, r2, #7
  400560:	3202      	adds	r2, #2
  400562:	4093      	lsls	r3, r2
  400564:	7dca      	ldrb	r2, [r1, #23]
  400566:	f002 020f 	and.w	r2, r2, #15
  40056a:	4093      	lsls	r3, r2
  40056c:	0a9b      	lsrs	r3, r3, #10
  40056e:	604b      	str	r3, [r1, #4]
	if (!sd_mmc_cmd9_mci()) {
		return false;
	}
	mmc_decode_csd();
	// Select the and put it into Transfer Mode
	if (!driver_send_cmd(SDMMC_CMD7_SELECT_CARD_CMD,
  400570:	8989      	ldrh	r1, [r1, #12]
  400572:	0409      	lsls	r1, r1, #16
  400574:	f243 1007 	movw	r0, #12551	; 0x3107
  400578:	4b2c      	ldr	r3, [pc, #176]	; (40062c <sd_mmc_check+0x2bc>)
  40057a:	4798      	blx	r3
  40057c:	2800      	cmp	r0, #0
  40057e:	f000 82cb 	beq.w	400b18 <sd_mmc_check+0x7a8>
			(uint32_t)sd_mmc_card->rca << 16)) {
		return false;
	}
	if (sd_mmc_card->version >= CARD_VER_MMC_4) {
  400582:	4b27      	ldr	r3, [pc, #156]	; (400620 <sd_mmc_check+0x2b0>)
  400584:	681b      	ldr	r3, [r3, #0]
  400586:	7c1b      	ldrb	r3, [r3, #16]
  400588:	2b3f      	cmp	r3, #63	; 0x3f
  40058a:	f240 809d 	bls.w	4006c8 <sd_mmc_check+0x358>
{
	uint16_t i;
	uint32_t ext_csd;
	uint32_t sec_count;

	if (!driver_adtc_start(MMC_CMD8_SEND_EXT_CSD, 0,
  40058e:	2100      	movs	r1, #0
  400590:	9100      	str	r1, [sp, #0]
  400592:	2301      	movs	r3, #1
  400594:	f44f 7200 	mov.w	r2, #512	; 0x200
  400598:	482a      	ldr	r0, [pc, #168]	; (400644 <sd_mmc_check+0x2d4>)
  40059a:	4c2b      	ldr	r4, [pc, #172]	; (400648 <sd_mmc_check+0x2d8>)
  40059c:	47a0      	blx	r4
  40059e:	2800      	cmp	r0, #0
  4005a0:	f000 82ba 	beq.w	400b18 <sd_mmc_check+0x7a8>
  4005a4:	2400      	movs	r4, #0
	// Note: The read access is done in byte to avoid a buffer
	// of EXT_CSD_BSIZE Byte in stack.

	// Read card type
	for (i = 0; i < (EXT_CSD_CARD_TYPE_INDEX + 4) / 4; i++) {
		if (!driver_read_word(&ext_csd)) {
  4005a6:	4d29      	ldr	r5, [pc, #164]	; (40064c <sd_mmc_check+0x2dc>)
  4005a8:	a803      	add	r0, sp, #12
  4005aa:	47a8      	blx	r5
  4005ac:	2800      	cmp	r0, #0
  4005ae:	f000 82b3 	beq.w	400b18 <sd_mmc_check+0x7a8>
	//** Read and decode Extended Extended CSD
	// Note: The read access is done in byte to avoid a buffer
	// of EXT_CSD_BSIZE Byte in stack.

	// Read card type
	for (i = 0; i < (EXT_CSD_CARD_TYPE_INDEX + 4) / 4; i++) {
  4005b2:	3401      	adds	r4, #1
  4005b4:	b2a4      	uxth	r4, r4
  4005b6:	2c32      	cmp	r4, #50	; 0x32
  4005b8:	d1f6      	bne.n	4005a8 <sd_mmc_check+0x238>
		if (!driver_read_word(&ext_csd)) {
			return false;
		}
	}
	*b_authorize_high_speed = (ext_csd >> ((EXT_CSD_CARD_TYPE_INDEX % 4) * 8))
  4005ba:	9b03      	ldr	r3, [sp, #12]
  4005bc:	f003 0302 	and.w	r3, r3, #2
  4005c0:	b2dd      	uxtb	r5, r3
			& MMC_CTYPE_52MHZ;

	if (MMC_CSD_C_SIZE(sd_mmc_card->csd) == 0xFFF) {
  4005c2:	4b17      	ldr	r3, [pc, #92]	; (400620 <sd_mmc_check+0x2b0>)
  4005c4:	681a      	ldr	r2, [r3, #0]
 */
static inline uint32_t SDMMC_UNSTUFF_BITS(uint8_t *reg, uint16_t reg_size,
		uint16_t pos, uint8_t size)
{
	uint32_t value;
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
  4005c6:	7e91      	ldrb	r1, [r2, #26]
	}
	if (((pos % 8) + size) > 16) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
	}
	if (((pos % 8) + size) > 16) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
  4005c8:	7e53      	ldrb	r3, [r2, #25]
  4005ca:	7e12      	ldrb	r2, [r2, #24]
  4005cc:	0292      	lsls	r2, r2, #10
  4005ce:	ea42 0383 	orr.w	r3, r2, r3, lsl #2
  4005d2:	ea43 13a1 	orr.w	r3, r3, r1, asr #6
  4005d6:	f3c3 030b 	ubfx	r3, r3, #0, #12
  4005da:	f640 72ff 	movw	r2, #4095	; 0xfff
  4005de:	4293      	cmp	r3, r2
  4005e0:	d10e      	bne.n	400600 <sd_mmc_check+0x290>
		// For high capacity SD/MMC card,
		// memory capacity = SEC_COUNT * 512 byte
		for (; i <(EXT_CSD_SEC_COUNT_INDEX + 4) / 4; i++) {
			if (!driver_read_word(&sec_count)) {
  4005e2:	4e1a      	ldr	r6, [pc, #104]	; (40064c <sd_mmc_check+0x2dc>)
  4005e4:	a804      	add	r0, sp, #16
  4005e6:	47b0      	blx	r6
  4005e8:	2800      	cmp	r0, #0
  4005ea:	f000 8295 	beq.w	400b18 <sd_mmc_check+0x7a8>
			& MMC_CTYPE_52MHZ;

	if (MMC_CSD_C_SIZE(sd_mmc_card->csd) == 0xFFF) {
		// For high capacity SD/MMC card,
		// memory capacity = SEC_COUNT * 512 byte
		for (; i <(EXT_CSD_SEC_COUNT_INDEX + 4) / 4; i++) {
  4005ee:	3401      	adds	r4, #1
  4005f0:	b2a4      	uxth	r4, r4
  4005f2:	2c35      	cmp	r4, #53	; 0x35
  4005f4:	d9f6      	bls.n	4005e4 <sd_mmc_check+0x274>
			if (!driver_read_word(&sec_count)) {
				return false;
			}
		}
		sd_mmc_card->capacity = sec_count / 2;
  4005f6:	4b0a      	ldr	r3, [pc, #40]	; (400620 <sd_mmc_check+0x2b0>)
  4005f8:	681a      	ldr	r2, [r3, #0]
  4005fa:	9b04      	ldr	r3, [sp, #16]
  4005fc:	085b      	lsrs	r3, r3, #1
  4005fe:	6053      	str	r3, [r2, #4]
	}
	for (; i < EXT_CSD_BSIZE / 4; i++) {
		if (!driver_read_word(&sec_count)) {
  400600:	4e12      	ldr	r6, [pc, #72]	; (40064c <sd_mmc_check+0x2dc>)
  400602:	e006      	b.n	400612 <sd_mmc_check+0x2a2>
  400604:	a804      	add	r0, sp, #16
  400606:	47b0      	blx	r6
  400608:	2800      	cmp	r0, #0
  40060a:	f000 8285 	beq.w	400b18 <sd_mmc_check+0x7a8>
				return false;
			}
		}
		sd_mmc_card->capacity = sec_count / 2;
	}
	for (; i < EXT_CSD_BSIZE / 4; i++) {
  40060e:	3401      	adds	r4, #1
  400610:	b2a4      	uxth	r4, r4
  400612:	2c7f      	cmp	r4, #127	; 0x7f
  400614:	d9f6      	bls.n	400604 <sd_mmc_check+0x294>
  400616:	e2c4      	b.n	400ba2 <sd_mmc_check+0x832>
  400618:	004001c9 	.word	0x004001c9
  40061c:	0040032d 	.word	0x0040032d
  400620:	204008bc 	.word	0x204008bc
  400624:	00401229 	.word	0x00401229
  400628:	004002c9 	.word	0x004002c9
  40062c:	0040124d 	.word	0x0040124d
  400630:	00401271 	.word	0x00401271
  400634:	401f8000 	.word	0x401f8000
  400638:	004002fd 	.word	0x004002fd
  40063c:	004071f0 	.word	0x004071f0
  400640:	0040720c 	.word	0x0040720c
  400644:	00081108 	.word	0x00081108
  400648:	004012a9 	.word	0x004012a9
  40064c:	00401371 	.word	0x00401371
		if (!mmc_cmd8(&b_authorize_high_speed)) {
			return false;
		}
		if (4 <= driver_get_bus_width(sd_mmc_slot_sel)) {
			// Enable more bus width
			if (!mmc_cmd6_set_bus_width(driver_get_bus_width(sd_mmc_slot_sel))) {
  400650:	4ba4      	ldr	r3, [pc, #656]	; (4008e4 <sd_mmc_check+0x574>)
  400652:	7818      	ldrb	r0, [r3, #0]
  400654:	4ba4      	ldr	r3, [pc, #656]	; (4008e8 <sd_mmc_check+0x578>)
  400656:	4798      	blx	r3
  400658:	4604      	mov	r4, r0
 */
static bool mmc_cmd6_set_bus_width(uint8_t bus_width)
{
	uint32_t arg;

	switch (bus_width) {
  40065a:	2804      	cmp	r0, #4
  40065c:	d005      	beq.n	40066a <sd_mmc_check+0x2fa>
		arg = MMC_CMD6_ACCESS_SET_BITS
				| MMC_CMD6_INDEX_BUS_WIDTH
				| MMC_CMD6_VALUE_BUS_WIDTH_4BIT;
		break;
	default:
		arg = MMC_CMD6_ACCESS_SET_BITS
  40065e:	49a3      	ldr	r1, [pc, #652]	; (4008ec <sd_mmc_check+0x57c>)
  400660:	4ba3      	ldr	r3, [pc, #652]	; (4008f0 <sd_mmc_check+0x580>)
  400662:	2808      	cmp	r0, #8
  400664:	bf08      	it	eq
  400666:	4619      	moveq	r1, r3
  400668:	e000      	b.n	40066c <sd_mmc_check+0x2fc>
		arg = MMC_CMD6_ACCESS_SET_BITS
				| MMC_CMD6_INDEX_BUS_WIDTH
				| MMC_CMD6_VALUE_BUS_WIDTH_8BIT;
		break;
	case 4:
		arg = MMC_CMD6_ACCESS_SET_BITS
  40066a:	49a2      	ldr	r1, [pc, #648]	; (4008f4 <sd_mmc_check+0x584>)
		arg = MMC_CMD6_ACCESS_SET_BITS
				| MMC_CMD6_INDEX_BUS_WIDTH
				| MMC_CMD6_VALUE_BUS_WIDTH_1BIT;
		break;
	}
	if (!driver_send_cmd(MMC_CMD6_SWITCH, arg)) {
  40066c:	f243 1006 	movw	r0, #12550	; 0x3106
  400670:	4ba1      	ldr	r3, [pc, #644]	; (4008f8 <sd_mmc_check+0x588>)
  400672:	4798      	blx	r3
  400674:	2800      	cmp	r0, #0
  400676:	f000 824f 	beq.w	400b18 <sd_mmc_check+0x7a8>
		return false;
	}
	if (driver_get_response() & CARD_STATUS_SWITCH_ERROR) {
  40067a:	4ba0      	ldr	r3, [pc, #640]	; (4008fc <sd_mmc_check+0x58c>)
  40067c:	4798      	blx	r3
  40067e:	f010 0f80 	tst.w	r0, #128	; 0x80
  400682:	f040 8249 	bne.w	400b18 <sd_mmc_check+0x7a8>
		// No supported, it is not a protocol error
		sd_mmc_debug("%s: CMD6 CARD_STATUS_SWITCH_ERROR\n\r", __func__);
		return false;
	}
	sd_mmc_card->bus_width = bus_width;
  400686:	4b9e      	ldr	r3, [pc, #632]	; (400900 <sd_mmc_check+0x590>)
  400688:	681b      	ldr	r3, [r3, #0]
  40068a:	745c      	strb	r4, [r3, #17]
			// Enable more bus width
			if (!mmc_cmd6_set_bus_width(driver_get_bus_width(sd_mmc_slot_sel))) {
				return false;
			}
			// Reinitialize the slot with the bus width
			sd_mmc_configure_slot();
  40068c:	4b9d      	ldr	r3, [pc, #628]	; (400904 <sd_mmc_check+0x594>)
  40068e:	4798      	blx	r3
		}
		if (driver_is_high_speed_capable() && b_authorize_high_speed) {
  400690:	4b9d      	ldr	r3, [pc, #628]	; (400908 <sd_mmc_check+0x598>)
  400692:	4798      	blx	r3
  400694:	b305      	cbz	r5, 4006d8 <sd_mmc_check+0x368>
  400696:	b1f8      	cbz	r0, 4006d8 <sd_mmc_check+0x368>
 *
 * \return true if success, otherwise false
 */
static bool mmc_cmd6_set_high_speed(void)
{
	if (!driver_send_cmd(MMC_CMD6_SWITCH,
  400698:	499c      	ldr	r1, [pc, #624]	; (40090c <sd_mmc_check+0x59c>)
  40069a:	f243 1006 	movw	r0, #12550	; 0x3106
  40069e:	4b96      	ldr	r3, [pc, #600]	; (4008f8 <sd_mmc_check+0x588>)
  4006a0:	4798      	blx	r3
  4006a2:	2800      	cmp	r0, #0
  4006a4:	f000 8238 	beq.w	400b18 <sd_mmc_check+0x7a8>
			MMC_CMD6_ACCESS_WRITE_BYTE
			| MMC_CMD6_INDEX_HS_TIMING
			| MMC_CMD6_VALUE_HS_TIMING_ENABLE)) {
		return false;
	}
	if (driver_get_response() & CARD_STATUS_SWITCH_ERROR) {
  4006a8:	4b94      	ldr	r3, [pc, #592]	; (4008fc <sd_mmc_check+0x58c>)
  4006aa:	4798      	blx	r3
  4006ac:	f010 0f80 	tst.w	r0, #128	; 0x80
  4006b0:	f040 8232 	bne.w	400b18 <sd_mmc_check+0x7a8>
		// No supported, it is not a protocol error
		sd_mmc_debug("%s: CMD6 CARD_STATUS_SWITCH_ERROR\n\r", __func__);
		return false;
	}
	sd_mmc_card->high_speed = 1;
  4006b4:	4b92      	ldr	r3, [pc, #584]	; (400900 <sd_mmc_check+0x590>)
  4006b6:	681b      	ldr	r3, [r3, #0]
  4006b8:	2201      	movs	r2, #1
  4006ba:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	sd_mmc_card->clock = 52000000lu;
  4006be:	4a94      	ldr	r2, [pc, #592]	; (400910 <sd_mmc_check+0x5a0>)
  4006c0:	601a      	str	r2, [r3, #0]
			// Enable HS
			if (!mmc_cmd6_set_high_speed()) {
				return false;
			}
			// Reinitialize the slot with the new speed
			sd_mmc_configure_slot();
  4006c2:	4b90      	ldr	r3, [pc, #576]	; (400904 <sd_mmc_check+0x594>)
  4006c4:	4798      	blx	r3
  4006c6:	e007      	b.n	4006d8 <sd_mmc_check+0x368>
		}
	} else {
		// Reinitialize the slot with the new speed
		sd_mmc_configure_slot();
  4006c8:	4b8e      	ldr	r3, [pc, #568]	; (400904 <sd_mmc_check+0x594>)
  4006ca:	4798      	blx	r3
  4006cc:	e004      	b.n	4006d8 <sd_mmc_check+0x368>
		// Retry is a WORKAROUND for no compliance card (Atmel Internal ref. MMC19):
		// These cards seem not ready immediatly
		// after the end of busy of mmc_cmd6_set_high_speed()

		// Set default block size
		if (driver_send_cmd(SDMMC_CMD16_SET_BLOCKLEN, SD_MMC_BLOCK_SIZE)) {
  4006ce:	4639      	mov	r1, r7
  4006d0:	4630      	mov	r0, r6
  4006d2:	47a8      	blx	r5
  4006d4:	b138      	cbz	r0, 4006e6 <sd_mmc_check+0x376>
  4006d6:	e217      	b.n	400b08 <sd_mmc_check+0x798>
		arg = MMC_CMD6_ACCESS_SET_BITS
				| MMC_CMD6_INDEX_BUS_WIDTH
				| MMC_CMD6_VALUE_BUS_WIDTH_4BIT;
		break;
	default:
		arg = MMC_CMD6_ACCESS_SET_BITS
  4006d8:	240a      	movs	r4, #10
		// Retry is a WORKAROUND for no compliance card (Atmel Internal ref. MMC19):
		// These cards seem not ready immediatly
		// after the end of busy of mmc_cmd6_set_high_speed()

		// Set default block size
		if (driver_send_cmd(SDMMC_CMD16_SET_BLOCKLEN, SD_MMC_BLOCK_SIZE)) {
  4006da:	f44f 7700 	mov.w	r7, #512	; 0x200
  4006de:	f241 1610 	movw	r6, #4368	; 0x1110
  4006e2:	4d85      	ldr	r5, [pc, #532]	; (4008f8 <sd_mmc_check+0x588>)
  4006e4:	e7f3      	b.n	4006ce <sd_mmc_check+0x35e>
  4006e6:	3c01      	subs	r4, #1
		// Reinitialize the slot with the new speed
		sd_mmc_configure_slot();
	}

	uint8_t retry = 10;
	while (retry--) {
  4006e8:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
  4006ec:	d1ef      	bne.n	4006ce <sd_mmc_check+0x35e>
  4006ee:	e213      	b.n	400b18 <sd_mmc_check+0x7a8>
	}

	if (sd_mmc_card->type & CARD_TYPE_SD) {
		// SD MEMORY, Put the Card in Identify Mode
		// Note: The CID is not used in this stack
		if (!driver_send_cmd(SDMMC_CMD2_ALL_SEND_CID, 0)) {
  4006f0:	2100      	movs	r1, #0
  4006f2:	f645 3002 	movw	r0, #23298	; 0x5b02
  4006f6:	4b80      	ldr	r3, [pc, #512]	; (4008f8 <sd_mmc_check+0x588>)
  4006f8:	4798      	blx	r3
  4006fa:	2800      	cmp	r0, #0
  4006fc:	f000 820c 	beq.w	400b18 <sd_mmc_check+0x7a8>
			return false;
		}
	}
	// Ask the card to publish a new relative address (RCA).
	if (!driver_send_cmd(SD_CMD3_SEND_RELATIVE_ADDR, 0)) {
  400700:	2100      	movs	r1, #0
  400702:	f245 1003 	movw	r0, #20739	; 0x5103
  400706:	4b7c      	ldr	r3, [pc, #496]	; (4008f8 <sd_mmc_check+0x588>)
  400708:	4798      	blx	r3
  40070a:	2800      	cmp	r0, #0
  40070c:	f000 8204 	beq.w	400b18 <sd_mmc_check+0x7a8>
		return false;
	}
	sd_mmc_card->rca = (driver_get_response() >> 16) & 0xFFFF;
  400710:	4c7b      	ldr	r4, [pc, #492]	; (400900 <sd_mmc_check+0x590>)
  400712:	6825      	ldr	r5, [r4, #0]
  400714:	4b79      	ldr	r3, [pc, #484]	; (4008fc <sd_mmc_check+0x58c>)
  400716:	4798      	blx	r3
  400718:	0c00      	lsrs	r0, r0, #16
  40071a:	81a8      	strh	r0, [r5, #12]

	// SD MEMORY, Get the Card-Specific Data
	if (sd_mmc_card->type & CARD_TYPE_SD) {
  40071c:	6823      	ldr	r3, [r4, #0]
  40071e:	7bdb      	ldrb	r3, [r3, #15]
  400720:	f013 0f01 	tst.w	r3, #1
  400724:	d041      	beq.n	4007aa <sd_mmc_check+0x43a>
		if (!sd_mmc_cmd9_mci()) {
  400726:	4b7b      	ldr	r3, [pc, #492]	; (400914 <sd_mmc_check+0x5a4>)
  400728:	4798      	blx	r3
  40072a:	2800      	cmp	r0, #0
  40072c:	f000 81f4 	beq.w	400b18 <sd_mmc_check+0x7a8>
 	uint32_t unit;
	uint32_t mul;
	uint32_t tran_speed;

	// Get SD memory maximum transfer speed in Hz.
	tran_speed = CSD_TRAN_SPEED(sd_mmc_card->csd);
  400730:	6823      	ldr	r3, [r4, #0]
 */
static inline uint32_t SDMMC_UNSTUFF_BITS(uint8_t *reg, uint16_t reg_size,
		uint16_t pos, uint8_t size)
{
	uint32_t value;
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
  400732:	7d5a      	ldrb	r2, [r3, #21]
	unit = sd_mmc_trans_units[tran_speed & 0x7];
	mul = sd_trans_multipliers[(tran_speed >> 3) & 0xF];
  400734:	f3c2 00c3 	ubfx	r0, r2, #3, #4
	uint32_t mul;
	uint32_t tran_speed;

	// Get SD memory maximum transfer speed in Hz.
	tran_speed = CSD_TRAN_SPEED(sd_mmc_card->csd);
	unit = sd_mmc_trans_units[tran_speed & 0x7];
  400738:	f002 0207 	and.w	r2, r2, #7
	mul = sd_trans_multipliers[(tran_speed >> 3) & 0xF];
	sd_mmc_card->clock = unit * mul * 1000;
  40073c:	4976      	ldr	r1, [pc, #472]	; (400918 <sd_mmc_check+0x5a8>)
  40073e:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
  400742:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  400746:	fb02 f201 	mul.w	r2, r2, r1
  40074a:	4974      	ldr	r1, [pc, #464]	; (40091c <sd_mmc_check+0x5ac>)
  40074c:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
  400750:	fb02 f201 	mul.w	r2, r2, r1
  400754:	601a      	str	r2, [r3, #0]
  400756:	7c9a      	ldrb	r2, [r3, #18]
	 * BLOCK_LEN = 2 ^ READ_BL_LEN      (READ_BL_LEN < 12)
	 * ----------------------------------------------------
	 * For high capacity SD card:
	 * memory capacity = (C_SIZE+1) * 512K byte
	 */
	if (CSD_STRUCTURE_VERSION(sd_mmc_card->csd) >= SD_CSD_VER_2_0) {
  400758:	0992      	lsrs	r2, r2, #6
  40075a:	d00c      	beq.n	400776 <sd_mmc_check+0x406>
  40075c:	7eda      	ldrb	r2, [r3, #27]
	}
	if (((pos % 8) + size) > 16) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
	}
	if (((pos % 8) + size) > 16) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
  40075e:	7e98      	ldrb	r0, [r3, #26]
  400760:	7e59      	ldrb	r1, [r3, #25]
  400762:	0409      	lsls	r1, r1, #16
  400764:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
  400768:	430a      	orrs	r2, r1
		sd_mmc_card->capacity =
  40076a:	f3c2 0215 	ubfx	r2, r2, #0, #22
  40076e:	3201      	adds	r2, #1
  400770:	0252      	lsls	r2, r2, #9
  400772:	605a      	str	r2, [r3, #4]
  400774:	e019      	b.n	4007aa <sd_mmc_check+0x43a>
 */
static inline uint32_t SDMMC_UNSTUFF_BITS(uint8_t *reg, uint16_t reg_size,
		uint16_t pos, uint8_t size)
{
	uint32_t value;
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
  400776:	7e98      	ldrb	r0, [r3, #26]
	}
	if (((pos % 8) + size) > 16) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
	}
	if (((pos % 8) + size) > 16) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
  400778:	7e5a      	ldrb	r2, [r3, #25]
  40077a:	7e19      	ldrb	r1, [r3, #24]
  40077c:	0289      	lsls	r1, r1, #10
  40077e:	ea41 0282 	orr.w	r2, r1, r2, lsl #2
  400782:	ea42 12a0 	orr.w	r2, r2, r0, asr #6
 */
static inline uint32_t SDMMC_UNSTUFF_BITS(uint8_t *reg, uint16_t reg_size,
		uint16_t pos, uint8_t size)
{
	uint32_t value;
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
  400786:	7f18      	ldrb	r0, [r3, #28]
	if (((pos % 8) + size) > 8) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
  400788:	7ed9      	ldrb	r1, [r3, #27]
  40078a:	0049      	lsls	r1, r1, #1
  40078c:	ea41 11e0 	orr.w	r1, r1, r0, asr #7
				(SD_CSD_2_0_C_SIZE(sd_mmc_card->csd) + 1)
				* 512;
	} else {
		uint32_t blocknr = ((SD_CSD_1_0_C_SIZE(sd_mmc_card->csd) + 1) *
				(1 << (SD_CSD_1_0_C_SIZE_MULT(sd_mmc_card->csd) + 2)));
		sd_mmc_card->capacity = blocknr *
  400790:	f3c2 020b 	ubfx	r2, r2, #0, #12
  400794:	3201      	adds	r2, #1
  400796:	f001 0107 	and.w	r1, r1, #7
  40079a:	3102      	adds	r1, #2
  40079c:	408a      	lsls	r2, r1
  40079e:	7dd9      	ldrb	r1, [r3, #23]
  4007a0:	f001 010f 	and.w	r1, r1, #15
  4007a4:	408a      	lsls	r2, r1
  4007a6:	0a92      	lsrs	r2, r2, #10
  4007a8:	605a      	str	r2, [r3, #4]
		}
		sd_decode_csd();
	}
	// Select the and put it into Transfer Mode
	if (!driver_send_cmd(SDMMC_CMD7_SELECT_CARD_CMD,
			(uint32_t)sd_mmc_card->rca << 16)) {
  4007aa:	4b55      	ldr	r3, [pc, #340]	; (400900 <sd_mmc_check+0x590>)
  4007ac:	681b      	ldr	r3, [r3, #0]
			return false;
		}
		sd_decode_csd();
	}
	// Select the and put it into Transfer Mode
	if (!driver_send_cmd(SDMMC_CMD7_SELECT_CARD_CMD,
  4007ae:	8999      	ldrh	r1, [r3, #12]
  4007b0:	0409      	lsls	r1, r1, #16
  4007b2:	f243 1007 	movw	r0, #12551	; 0x3107
  4007b6:	4b50      	ldr	r3, [pc, #320]	; (4008f8 <sd_mmc_check+0x588>)
  4007b8:	4798      	blx	r3
  4007ba:	2800      	cmp	r0, #0
  4007bc:	f000 81ac 	beq.w	400b18 <sd_mmc_check+0x7a8>
			(uint32_t)sd_mmc_card->rca << 16)) {
		return false;
	}
	// SD MEMORY, Read the SCR to get card version
	if (sd_mmc_card->type & CARD_TYPE_SD) {
  4007c0:	4b4f      	ldr	r3, [pc, #316]	; (400900 <sd_mmc_check+0x590>)
  4007c2:	681b      	ldr	r3, [r3, #0]
  4007c4:	7bda      	ldrb	r2, [r3, #15]
  4007c6:	f012 0f01 	tst.w	r2, #1
  4007ca:	d040      	beq.n	40084e <sd_mmc_check+0x4de>
{
	uint8_t scr[SD_SCR_REG_BSIZE];

	// CMD55 - Indicate to the card that the next command is an
	// application specific command rather than a standard command.
	if (!driver_send_cmd(SDMMC_CMD55_APP_CMD, (uint32_t)sd_mmc_card->rca << 16)) {
  4007cc:	8999      	ldrh	r1, [r3, #12]
  4007ce:	0409      	lsls	r1, r1, #16
  4007d0:	f241 1037 	movw	r0, #4407	; 0x1137
  4007d4:	4b48      	ldr	r3, [pc, #288]	; (4008f8 <sd_mmc_check+0x588>)
  4007d6:	4798      	blx	r3
  4007d8:	2800      	cmp	r0, #0
  4007da:	f000 819d 	beq.w	400b18 <sd_mmc_check+0x7a8>
		return false;
	}
	if (!driver_adtc_start(SD_ACMD51_SEND_SCR, 0,
  4007de:	2301      	movs	r3, #1
  4007e0:	9300      	str	r3, [sp, #0]
  4007e2:	2208      	movs	r2, #8
  4007e4:	2100      	movs	r1, #0
  4007e6:	484e      	ldr	r0, [pc, #312]	; (400920 <sd_mmc_check+0x5b0>)
  4007e8:	4c4e      	ldr	r4, [pc, #312]	; (400924 <sd_mmc_check+0x5b4>)
  4007ea:	47a0      	blx	r4
  4007ec:	2800      	cmp	r0, #0
  4007ee:	f000 8193 	beq.w	400b18 <sd_mmc_check+0x7a8>
			SD_SCR_REG_BSIZE, 1, true)) {
		return false;
	}
	if (!driver_start_read_blocks(scr, 1)) {
  4007f2:	2101      	movs	r1, #1
  4007f4:	a804      	add	r0, sp, #16
  4007f6:	4b4c      	ldr	r3, [pc, #304]	; (400928 <sd_mmc_check+0x5b8>)
  4007f8:	4798      	blx	r3
  4007fa:	2800      	cmp	r0, #0
  4007fc:	f000 818c 	beq.w	400b18 <sd_mmc_check+0x7a8>
		return false;
	}
	if (!driver_wait_end_of_read_blocks()) {
  400800:	4b4a      	ldr	r3, [pc, #296]	; (40092c <sd_mmc_check+0x5bc>)
  400802:	4798      	blx	r3
  400804:	2800      	cmp	r0, #0
  400806:	f000 8187 	beq.w	400b18 <sd_mmc_check+0x7a8>
		return false;
	}

	// Get SD Memory Card - Spec. Version
	switch (SD_SCR_SD_SPEC(scr)) {
  40080a:	f89d 3010 	ldrb.w	r3, [sp, #16]
  40080e:	f003 030f 	and.w	r3, r3, #15
  400812:	2b01      	cmp	r3, #1
  400814:	d008      	beq.n	400828 <sd_mmc_check+0x4b8>
  400816:	b113      	cbz	r3, 40081e <sd_mmc_check+0x4ae>
  400818:	2b02      	cmp	r3, #2
  40081a:	d00a      	beq.n	400832 <sd_mmc_check+0x4c2>
  40081c:	e013      	b.n	400846 <sd_mmc_check+0x4d6>
	case SD_SCR_SD_SPEC_1_0_01:
		sd_mmc_card->version = CARD_VER_SD_1_0;
  40081e:	4b38      	ldr	r3, [pc, #224]	; (400900 <sd_mmc_check+0x590>)
  400820:	681b      	ldr	r3, [r3, #0]
  400822:	2210      	movs	r2, #16
  400824:	741a      	strb	r2, [r3, #16]
  400826:	e012      	b.n	40084e <sd_mmc_check+0x4de>
		break;

	case SD_SCR_SD_SPEC_1_10:
		sd_mmc_card->version = CARD_VER_SD_1_10;
  400828:	4b35      	ldr	r3, [pc, #212]	; (400900 <sd_mmc_check+0x590>)
  40082a:	681b      	ldr	r3, [r3, #0]
  40082c:	221a      	movs	r2, #26
  40082e:	741a      	strb	r2, [r3, #16]
  400830:	e00d      	b.n	40084e <sd_mmc_check+0x4de>
 */
static inline uint32_t SDMMC_UNSTUFF_BITS(uint8_t *reg, uint16_t reg_size,
		uint16_t pos, uint8_t size)
{
	uint32_t value;
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
  400832:	f89d 3012 	ldrb.w	r3, [sp, #18]
		break;

	case SD_SCR_SD_SPEC_2_00:
		if (SD_SCR_SD_SPEC3(scr) == SD_SCR_SD_SPEC_3_00) {
  400836:	09db      	lsrs	r3, r3, #7
			sd_mmc_card->version = CARD_VER_SD_3_0;
  400838:	4b31      	ldr	r3, [pc, #196]	; (400900 <sd_mmc_check+0x590>)
  40083a:	681b      	ldr	r3, [r3, #0]
  40083c:	bf14      	ite	ne
  40083e:	2230      	movne	r2, #48	; 0x30
		} else {
			sd_mmc_card->version = CARD_VER_SD_2_0;
  400840:	2220      	moveq	r2, #32
  400842:	741a      	strb	r2, [r3, #16]
  400844:	e003      	b.n	40084e <sd_mmc_check+0x4de>
		}
		break;

	default:
		sd_mmc_card->version = CARD_VER_SD_1_0;
  400846:	4b2e      	ldr	r3, [pc, #184]	; (400900 <sd_mmc_check+0x590>)
  400848:	681b      	ldr	r3, [r3, #0]
  40084a:	2210      	movs	r2, #16
  40084c:	741a      	strb	r2, [r3, #16]
	if (sd_mmc_card->type & CARD_TYPE_SD) {
		if (!sd_acmd51()) {
			return false;
		}
	}
	if (IS_SDIO()) {
  40084e:	4b2c      	ldr	r3, [pc, #176]	; (400900 <sd_mmc_check+0x590>)
  400850:	681b      	ldr	r3, [r3, #0]
  400852:	7bdb      	ldrb	r3, [r3, #15]
  400854:	f013 0f04 	tst.w	r3, #4
  400858:	f000 8093 	beq.w	400982 <sd_mmc_check+0x612>
  40085c:	2409      	movs	r4, #9
	uint8_t addr_cis[4];

	/* Read CIS area address in CCCR area */
	addr_old = SDIO_CCCR_CIS_PTR;
	for(i = 0; i < 4; i++) {
		sdio_cmd52(SDIO_CMD52_READ_FLAG, SDIO_CIA, addr_old, 0, &addr_cis[i]);
  40085e:	2600      	movs	r6, #0
  400860:	4d33      	ldr	r5, [pc, #204]	; (400930 <sd_mmc_check+0x5c0>)
  400862:	f1a4 0309 	sub.w	r3, r4, #9
  400866:	aa03      	add	r2, sp, #12
  400868:	4413      	add	r3, r2
  40086a:	9300      	str	r3, [sp, #0]
  40086c:	4633      	mov	r3, r6
  40086e:	4622      	mov	r2, r4
  400870:	4631      	mov	r1, r6
  400872:	4630      	mov	r0, r6
  400874:	47a8      	blx	r5
		addr_old++;
  400876:	3401      	adds	r4, #1
	uint8_t tplfe_max_tran_speed, i;
	uint8_t addr_cis[4];

	/* Read CIS area address in CCCR area */
	addr_old = SDIO_CCCR_CIS_PTR;
	for(i = 0; i < 4; i++) {
  400878:	2c0d      	cmp	r4, #13
  40087a:	d1f2      	bne.n	400862 <sd_mmc_check+0x4f2>
		sdio_cmd52(SDIO_CMD52_READ_FLAG, SDIO_CIA, addr_old, 0, &addr_cis[i]);
		addr_old++;
	}
	addr_old = addr_cis[0] + (addr_cis[1] << 8) + \
  40087c:	f89d 200d 	ldrb.w	r2, [sp, #13]
  400880:	f89d 300c 	ldrb.w	r3, [sp, #12]
  400884:	eb03 2302 	add.w	r3, r3, r2, lsl #8
  400888:	f89d 800e 	ldrb.w	r8, [sp, #14]
  40088c:	eb03 4308 	add.w	r3, r3, r8, lsl #16
  400890:	f89d 800f 	ldrb.w	r8, [sp, #15]
  400894:	eb03 6808 	add.w	r8, r3, r8, lsl #24
				(addr_cis[2] << 16) + (addr_cis[3] << 24);
	addr_new = addr_old;
  400898:	4645      	mov	r5, r8

	while (1) {
		/* Read a sample of CIA area */
		for(i=0; i<3; i++) {
			sdio_cmd52(SDIO_CMD52_READ_FLAG, SDIO_CIA, addr_new, 0, &buf[i]);
  40089a:	4f25      	ldr	r7, [pc, #148]	; (400930 <sd_mmc_check+0x5c0>)
		sdio_cmd52(SDIO_CMD52_READ_FLAG, SDIO_CIA, addr_old, 0, &addr_cis[i]);
		addr_old++;
	}
	addr_old = addr_cis[0] + (addr_cis[1] << 8) + \
				(addr_cis[2] << 16) + (addr_cis[3] << 24);
	addr_new = addr_old;
  40089c:	2400      	movs	r4, #0

	while (1) {
		/* Read a sample of CIA area */
		for(i=0; i<3; i++) {
			sdio_cmd52(SDIO_CMD52_READ_FLAG, SDIO_CIA, addr_new, 0, &buf[i]);
  40089e:	4626      	mov	r6, r4
  4008a0:	ab04      	add	r3, sp, #16
  4008a2:	4423      	add	r3, r4
  4008a4:	9300      	str	r3, [sp, #0]
  4008a6:	4633      	mov	r3, r6
  4008a8:	192a      	adds	r2, r5, r4
  4008aa:	4631      	mov	r1, r6
  4008ac:	4630      	mov	r0, r6
  4008ae:	47b8      	blx	r7
  4008b0:	3401      	adds	r4, #1
				(addr_cis[2] << 16) + (addr_cis[3] << 24);
	addr_new = addr_old;

	while (1) {
		/* Read a sample of CIA area */
		for(i=0; i<3; i++) {
  4008b2:	2c03      	cmp	r4, #3
  4008b4:	d1f4      	bne.n	4008a0 <sd_mmc_check+0x530>
			sdio_cmd52(SDIO_CMD52_READ_FLAG, SDIO_CIA, addr_new, 0, &buf[i]);
			addr_new++;
		}
		if (buf[0] == SDIO_CISTPL_END) {
  4008b6:	f89d 3010 	ldrb.w	r3, [sp, #16]
  4008ba:	2bff      	cmp	r3, #255	; 0xff
  4008bc:	f000 812c 	beq.w	400b18 <sd_mmc_check+0x7a8>
			return false; /* Tuple error */
		}
		if (buf[0] == SDIO_CISTPL_FUNCE && buf[2] == 0x00) {
  4008c0:	2b22      	cmp	r3, #34	; 0x22
  4008c2:	d102      	bne.n	4008ca <sd_mmc_check+0x55a>
  4008c4:	f89d 3012 	ldrb.w	r3, [sp, #18]
  4008c8:	b3a3      	cbz	r3, 400934 <sd_mmc_check+0x5c4>
			break; /* Fun0 tuple found */
		}
		if (buf[1] == 0) {
  4008ca:	f89d 3011 	ldrb.w	r3, [sp, #17]
  4008ce:	2b00      	cmp	r3, #0
  4008d0:	f000 8122 	beq.w	400b18 <sd_mmc_check+0x7a8>
			return false; /* Tuple error */
		}
		/* Next address */
		addr_new += buf[1]-1;
  4008d4:	3302      	adds	r3, #2
  4008d6:	441d      	add	r5, r3
		if (addr_new > (addr_old + 256)) {
  4008d8:	f508 7380 	add.w	r3, r8, #256	; 0x100
  4008dc:	429d      	cmp	r5, r3
  4008de:	d9dd      	bls.n	40089c <sd_mmc_check+0x52c>
  4008e0:	e11a      	b.n	400b18 <sd_mmc_check+0x7a8>
  4008e2:	bf00      	nop
  4008e4:	204008c2 	.word	0x204008c2
  4008e8:	00401171 	.word	0x00401171
  4008ec:	01b70000 	.word	0x01b70000
  4008f0:	01b70200 	.word	0x01b70200
  4008f4:	01b70100 	.word	0x01b70100
  4008f8:	0040124d 	.word	0x0040124d
  4008fc:	00401271 	.word	0x00401271
  400900:	204008bc 	.word	0x204008bc
  400904:	0040019d 	.word	0x0040019d
  400908:	0040117d 	.word	0x0040117d
  40090c:	03b90100 	.word	0x03b90100
  400910:	03197500 	.word	0x03197500
  400914:	004002fd 	.word	0x004002fd
  400918:	004071f0 	.word	0x004071f0
  40091c:	004071b0 	.word	0x004071b0
  400920:	00081133 	.word	0x00081133
  400924:	004012a9 	.word	0x004012a9
  400928:	004013e5 	.word	0x004013e5
  40092c:	00401499 	.word	0x00401499
  400930:	004002c9 	.word	0x004002c9
  400934:	ac04      	add	r4, sp, #16
  400936:	f105 0806 	add.w	r8, r5, #6
	}

	/* Read all Fun0 tuple fields: fn0_blk_siz & max_tran_speed */
	addr_new -= 3;
	for(i = 0; i < 6; i++) {
		sdio_cmd52(SDIO_CMD52_READ_FLAG, SDIO_CIA, addr_new, 0, &buf[i]);
  40093a:	2700      	movs	r7, #0
  40093c:	4e9e      	ldr	r6, [pc, #632]	; (400bb8 <sd_mmc_check+0x848>)
  40093e:	9400      	str	r4, [sp, #0]
  400940:	463b      	mov	r3, r7
  400942:	462a      	mov	r2, r5
  400944:	4639      	mov	r1, r7
  400946:	4638      	mov	r0, r7
  400948:	47b0      	blx	r6
		addr_new++;
  40094a:	3501      	adds	r5, #1
  40094c:	3401      	adds	r4, #1
		}
	}

	/* Read all Fun0 tuple fields: fn0_blk_siz & max_tran_speed */
	addr_new -= 3;
	for(i = 0; i < 6; i++) {
  40094e:	4545      	cmp	r5, r8
  400950:	d1f5      	bne.n	40093e <sd_mmc_check+0x5ce>
		sdio_cmd52(SDIO_CMD52_READ_FLAG, SDIO_CIA, addr_new, 0, &buf[i]);
		addr_new++;
	}

	tplfe_max_tran_speed = buf[5];
  400952:	f89d 3015 	ldrb.w	r3, [sp, #21]
  400956:	2b32      	cmp	r3, #50	; 0x32
  400958:	bf28      	it	cs
  40095a:	2332      	movcs	r3, #50	; 0x32
	}

	/* Decode transfer speed in Hz.*/
	unit = sd_mmc_trans_units[tplfe_max_tran_speed & 0x7];
	mul = sd_trans_multipliers[(tplfe_max_tran_speed >> 3) & 0xF];
	sd_mmc_card->clock = unit * mul * 1000;
  40095c:	4a97      	ldr	r2, [pc, #604]	; (400bbc <sd_mmc_check+0x84c>)
  40095e:	6812      	ldr	r2, [r2, #0]
		tplfe_max_tran_speed = 0x32; /* 25Mhz */
	}

	/* Decode transfer speed in Hz.*/
	unit = sd_mmc_trans_units[tplfe_max_tran_speed & 0x7];
	mul = sd_trans_multipliers[(tplfe_max_tran_speed >> 3) & 0xF];
  400960:	f3c3 00c3 	ubfx	r0, r3, #3, #4
		 */
		tplfe_max_tran_speed = 0x32; /* 25Mhz */
	}

	/* Decode transfer speed in Hz.*/
	unit = sd_mmc_trans_units[tplfe_max_tran_speed & 0x7];
  400964:	f003 0307 	and.w	r3, r3, #7
	mul = sd_trans_multipliers[(tplfe_max_tran_speed >> 3) & 0xF];
	sd_mmc_card->clock = unit * mul * 1000;
  400968:	4995      	ldr	r1, [pc, #596]	; (400bc0 <sd_mmc_check+0x850>)
  40096a:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
  40096e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
  400972:	fb03 f301 	mul.w	r3, r3, r1
  400976:	4993      	ldr	r1, [pc, #588]	; (400bc4 <sd_mmc_check+0x854>)
  400978:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
  40097c:	fb03 f301 	mul.w	r3, r3, r1
  400980:	6013      	str	r3, [r2, #0]
	if (IS_SDIO()) {
		if (!sdio_get_max_speed()) {
			return false;
		}
	}
	if ((4 <= driver_get_bus_width(sd_mmc_slot_sel))) {
  400982:	4b91      	ldr	r3, [pc, #580]	; (400bc8 <sd_mmc_check+0x858>)
  400984:	7818      	ldrb	r0, [r3, #0]
  400986:	4b91      	ldr	r3, [pc, #580]	; (400bcc <sd_mmc_check+0x85c>)
  400988:	4798      	blx	r3
  40098a:	2803      	cmp	r0, #3
  40098c:	d942      	bls.n	400a14 <sd_mmc_check+0x6a4>
		// TRY to enable 4-bit mode
		if (IS_SDIO()) {
  40098e:	4b8b      	ldr	r3, [pc, #556]	; (400bbc <sd_mmc_check+0x84c>)
  400990:	681b      	ldr	r3, [r3, #0]
  400992:	7bdb      	ldrb	r3, [r3, #15]
  400994:	f013 0f04 	tst.w	r3, #4
  400998:	d01f      	beq.n	4009da <sd_mmc_check+0x66a>
	 * A SDIO Low-Speed alone can supports 4bit (Optional)
	 */
	uint8_t u8_value;

	// Check 4bit support in 4BLS of "Card Capability" register
	if (!sdio_cmd52(SDIO_CMD52_READ_FLAG, SDIO_CIA, SDIO_CCCR_CAP,
  40099a:	ab04      	add	r3, sp, #16
  40099c:	9300      	str	r3, [sp, #0]
  40099e:	2300      	movs	r3, #0
  4009a0:	2208      	movs	r2, #8
  4009a2:	4619      	mov	r1, r3
  4009a4:	4618      	mov	r0, r3
  4009a6:	4c84      	ldr	r4, [pc, #528]	; (400bb8 <sd_mmc_check+0x848>)
  4009a8:	47a0      	blx	r4
  4009aa:	2800      	cmp	r0, #0
  4009ac:	f000 80b4 	beq.w	400b18 <sd_mmc_check+0x7a8>
			0, &u8_value)) {
		return false;
	}
	if ((u8_value & SDIO_CAP_4BLS) != SDIO_CAP_4BLS) {
  4009b0:	f99d 3010 	ldrsb.w	r3, [sp, #16]
  4009b4:	2b00      	cmp	r3, #0
  4009b6:	da10      	bge.n	4009da <sd_mmc_check+0x66a>
		// No supported, it is not a protocol error
		return true;
	}
	// HS mode possible, then enable
	u8_value = SDIO_BUSWIDTH_4B;
  4009b8:	ab14      	add	r3, sp, #80	; 0x50
  4009ba:	2202      	movs	r2, #2
  4009bc:	f803 2d40 	strb.w	r2, [r3, #-64]!
	if (!sdio_cmd52(SDIO_CMD52_WRITE_FLAG, SDIO_CIA, SDIO_CCCR_BUS_CTRL,
  4009c0:	9300      	str	r3, [sp, #0]
  4009c2:	2301      	movs	r3, #1
  4009c4:	2207      	movs	r2, #7
  4009c6:	2100      	movs	r1, #0
  4009c8:	4618      	mov	r0, r3
  4009ca:	47a0      	blx	r4
  4009cc:	2800      	cmp	r0, #0
  4009ce:	f000 80a3 	beq.w	400b18 <sd_mmc_check+0x7a8>
			1, &u8_value)) {
		return false;
	}
	sd_mmc_card->bus_width = 4;
  4009d2:	4b7a      	ldr	r3, [pc, #488]	; (400bbc <sd_mmc_check+0x84c>)
  4009d4:	681b      	ldr	r3, [r3, #0]
  4009d6:	2204      	movs	r2, #4
  4009d8:	745a      	strb	r2, [r3, #17]
		if (IS_SDIO()) {
			if (!sdio_cmd52_set_bus_width()) {
				return false;
			}
		}
		if (sd_mmc_card->type & CARD_TYPE_SD) {
  4009da:	4b78      	ldr	r3, [pc, #480]	; (400bbc <sd_mmc_check+0x84c>)
  4009dc:	681b      	ldr	r3, [r3, #0]
  4009de:	7bda      	ldrb	r2, [r3, #15]
  4009e0:	f012 0f01 	tst.w	r2, #1
  4009e4:	d014      	beq.n	400a10 <sd_mmc_check+0x6a0>
 */
static bool sd_acmd6(void)
{
	// CMD55 - Indicate to the card that the next command is an
	// application specific command rather than a standard command.
	if (!driver_send_cmd(SDMMC_CMD55_APP_CMD, (uint32_t)sd_mmc_card->rca << 16)) {
  4009e6:	8999      	ldrh	r1, [r3, #12]
  4009e8:	0409      	lsls	r1, r1, #16
  4009ea:	f241 1037 	movw	r0, #4407	; 0x1137
  4009ee:	4b78      	ldr	r3, [pc, #480]	; (400bd0 <sd_mmc_check+0x860>)
  4009f0:	4798      	blx	r3
  4009f2:	2800      	cmp	r0, #0
  4009f4:	f000 8090 	beq.w	400b18 <sd_mmc_check+0x7a8>
		return false;
	}
	// 10b = 4 bits bus
	if (!driver_send_cmd(SD_ACMD6_SET_BUS_WIDTH, 0x2)) {
  4009f8:	2102      	movs	r1, #2
  4009fa:	f241 1006 	movw	r0, #4358	; 0x1106
  4009fe:	4b74      	ldr	r3, [pc, #464]	; (400bd0 <sd_mmc_check+0x860>)
  400a00:	4798      	blx	r3
  400a02:	2800      	cmp	r0, #0
  400a04:	f000 8088 	beq.w	400b18 <sd_mmc_check+0x7a8>
		return false;
	}
	sd_mmc_card->bus_width = 4;
  400a08:	4b6c      	ldr	r3, [pc, #432]	; (400bbc <sd_mmc_check+0x84c>)
  400a0a:	681b      	ldr	r3, [r3, #0]
  400a0c:	2204      	movs	r2, #4
  400a0e:	745a      	strb	r2, [r3, #17]
			if (!sd_acmd6()) {
				return false;
			}
		}
		// Switch to selected bus mode
		sd_mmc_configure_slot();
  400a10:	4b70      	ldr	r3, [pc, #448]	; (400bd4 <sd_mmc_check+0x864>)
  400a12:	4798      	blx	r3
	}
	if (driver_is_high_speed_capable()) {
  400a14:	4b70      	ldr	r3, [pc, #448]	; (400bd8 <sd_mmc_check+0x868>)
  400a16:	4798      	blx	r3
  400a18:	2800      	cmp	r0, #0
  400a1a:	d068      	beq.n	400aee <sd_mmc_check+0x77e>
		// TRY to enable High-Speed Mode
		if (IS_SDIO()) {
  400a1c:	4b67      	ldr	r3, [pc, #412]	; (400bbc <sd_mmc_check+0x84c>)
  400a1e:	681b      	ldr	r3, [r3, #0]
  400a20:	7bdb      	ldrb	r3, [r3, #15]
  400a22:	f013 0f04 	tst.w	r3, #4
  400a26:	d022      	beq.n	400a6e <sd_mmc_check+0x6fe>
static bool sdio_cmd52_set_high_speed(void)
{
	uint8_t u8_value;

	// Check CIA.HS
	if (!sdio_cmd52(SDIO_CMD52_READ_FLAG, SDIO_CIA, SDIO_CCCR_HS, 0, &u8_value)) {
  400a28:	ab04      	add	r3, sp, #16
  400a2a:	9300      	str	r3, [sp, #0]
  400a2c:	2300      	movs	r3, #0
  400a2e:	2213      	movs	r2, #19
  400a30:	4619      	mov	r1, r3
  400a32:	4618      	mov	r0, r3
  400a34:	4c60      	ldr	r4, [pc, #384]	; (400bb8 <sd_mmc_check+0x848>)
  400a36:	47a0      	blx	r4
  400a38:	2800      	cmp	r0, #0
  400a3a:	d06d      	beq.n	400b18 <sd_mmc_check+0x7a8>
		return false;
	}
	if ((u8_value & SDIO_SHS) != SDIO_SHS) {
  400a3c:	f89d 3010 	ldrb.w	r3, [sp, #16]
  400a40:	f013 0f01 	tst.w	r3, #1
  400a44:	d013      	beq.n	400a6e <sd_mmc_check+0x6fe>
		// No supported, it is not a protocol error
		return true;
	}
	// HS mode possible, then enable
	u8_value = SDIO_EHS;
  400a46:	ab14      	add	r3, sp, #80	; 0x50
  400a48:	2202      	movs	r2, #2
  400a4a:	f803 2d40 	strb.w	r2, [r3, #-64]!
	if (!sdio_cmd52(SDIO_CMD52_WRITE_FLAG, SDIO_CIA, SDIO_CCCR_HS,
  400a4e:	9300      	str	r3, [sp, #0]
  400a50:	2301      	movs	r3, #1
  400a52:	2213      	movs	r2, #19
  400a54:	2100      	movs	r1, #0
  400a56:	4618      	mov	r0, r3
  400a58:	47a0      	blx	r4
  400a5a:	2800      	cmp	r0, #0
  400a5c:	d05c      	beq.n	400b18 <sd_mmc_check+0x7a8>
			1, &u8_value)) {
		return false;
	}
	sd_mmc_card->high_speed = 1;
  400a5e:	4b57      	ldr	r3, [pc, #348]	; (400bbc <sd_mmc_check+0x84c>)
  400a60:	681b      	ldr	r3, [r3, #0]
  400a62:	2201      	movs	r2, #1
  400a64:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	sd_mmc_card->clock *= 2;
  400a68:	681a      	ldr	r2, [r3, #0]
  400a6a:	0052      	lsls	r2, r2, #1
  400a6c:	601a      	str	r2, [r3, #0]
		if (IS_SDIO()) {
			if (!sdio_cmd52_set_high_speed()) {
				return false;
			}
		}
		if (sd_mmc_card->type & CARD_TYPE_SD) {
  400a6e:	4b53      	ldr	r3, [pc, #332]	; (400bbc <sd_mmc_check+0x84c>)
  400a70:	681b      	ldr	r3, [r3, #0]
  400a72:	7bda      	ldrb	r2, [r3, #15]
  400a74:	f012 0f01 	tst.w	r2, #1
  400a78:	d037      	beq.n	400aea <sd_mmc_check+0x77a>
			if (sd_mmc_card->version > CARD_VER_SD_1_0) {
  400a7a:	7c1b      	ldrb	r3, [r3, #16]
  400a7c:	2b10      	cmp	r3, #16
  400a7e:	d934      	bls.n	400aea <sd_mmc_check+0x77a>
 *
 * \return true if success, otherwise false
 */
static bool sd_cm6_set_high_speed(void)
{
	uint8_t switch_status[SD_SW_STATUS_BSIZE] = {0};
  400a80:	2440      	movs	r4, #64	; 0x40
  400a82:	4622      	mov	r2, r4
  400a84:	2100      	movs	r1, #0
  400a86:	a804      	add	r0, sp, #16
  400a88:	4b54      	ldr	r3, [pc, #336]	; (400bdc <sd_mmc_check+0x86c>)
  400a8a:	4798      	blx	r3

	if (!driver_adtc_start(SD_CMD6_SWITCH_FUNC,
  400a8c:	2301      	movs	r3, #1
  400a8e:	9300      	str	r3, [sp, #0]
  400a90:	4622      	mov	r2, r4
  400a92:	4953      	ldr	r1, [pc, #332]	; (400be0 <sd_mmc_check+0x870>)
  400a94:	4853      	ldr	r0, [pc, #332]	; (400be4 <sd_mmc_check+0x874>)
  400a96:	4c54      	ldr	r4, [pc, #336]	; (400be8 <sd_mmc_check+0x878>)
  400a98:	47a0      	blx	r4
  400a9a:	2800      	cmp	r0, #0
  400a9c:	d03c      	beq.n	400b18 <sd_mmc_check+0x7a8>
			| SD_CMD6_GRP2_DEFAULT
			| SD_CMD6_GRP1_HIGH_SPEED,
			SD_SW_STATUS_BSIZE, 1, true)) {
		return false;
	}
	if (!driver_start_read_blocks(switch_status, 1)) {
  400a9e:	2101      	movs	r1, #1
  400aa0:	a804      	add	r0, sp, #16
  400aa2:	4b52      	ldr	r3, [pc, #328]	; (400bec <sd_mmc_check+0x87c>)
  400aa4:	4798      	blx	r3
  400aa6:	2800      	cmp	r0, #0
  400aa8:	d036      	beq.n	400b18 <sd_mmc_check+0x7a8>
		return false;
	}
	if (!driver_wait_end_of_read_blocks()) {
  400aaa:	4b51      	ldr	r3, [pc, #324]	; (400bf0 <sd_mmc_check+0x880>)
  400aac:	4798      	blx	r3
  400aae:	2800      	cmp	r0, #0
  400ab0:	d032      	beq.n	400b18 <sd_mmc_check+0x7a8>
		return false;
	}

	if (driver_get_response() & CARD_STATUS_SWITCH_ERROR) {
  400ab2:	4b50      	ldr	r3, [pc, #320]	; (400bf4 <sd_mmc_check+0x884>)
  400ab4:	4798      	blx	r3
  400ab6:	f010 0f80 	tst.w	r0, #128	; 0x80
  400aba:	d12d      	bne.n	400b18 <sd_mmc_check+0x7a8>
		sd_mmc_debug("%s: CMD6 CARD_STATUS_SWITCH_ERROR\n\r", __func__);
		return false;
	}
	if (SD_SW_STATUS_FUN_GRP1_RC(switch_status)
  400abc:	f89d 3020 	ldrb.w	r3, [sp, #32]
  400ac0:	f003 030f 	and.w	r3, r3, #15
  400ac4:	2b0f      	cmp	r3, #15
  400ac6:	d010      	beq.n	400aea <sd_mmc_check+0x77a>
  400ac8:	f89d 302d 	ldrb.w	r3, [sp, #45]	; 0x2d
	if (((pos % 8) + size) > 8) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
  400acc:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
			== SD_SW_STATUS_FUN_GRP_RC_ERROR) {
		// No supported, it is not a protocol error
		return true;
	}
	if (SD_SW_STATUS_FUN_GRP1_BUSY(switch_status)) {
  400ad0:	ea53 2302 	orrs.w	r3, r3, r2, lsl #8
  400ad4:	d120      	bne.n	400b18 <sd_mmc_check+0x7a8>
		sd_mmc_debug("%s: CMD6 SD_SW_STATUS_FUN_GRP1_BUSY\n\r", __func__);
		return false;
	}
	// CMD6 function switching period is within 8 clocks
	// after the end bit of status data.
	driver_send_clock();
  400ad6:	4b48      	ldr	r3, [pc, #288]	; (400bf8 <sd_mmc_check+0x888>)
  400ad8:	4798      	blx	r3
	sd_mmc_card->high_speed = 1;
  400ada:	4b38      	ldr	r3, [pc, #224]	; (400bbc <sd_mmc_check+0x84c>)
  400adc:	681b      	ldr	r3, [r3, #0]
  400ade:	2201      	movs	r2, #1
  400ae0:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	sd_mmc_card->clock *= 2;
  400ae4:	681a      	ldr	r2, [r3, #0]
  400ae6:	0052      	lsls	r2, r2, #1
  400ae8:	601a      	str	r2, [r3, #0]
					return false;
				}
			}
		}
		// Valid new configuration
		sd_mmc_configure_slot();
  400aea:	4b3a      	ldr	r3, [pc, #232]	; (400bd4 <sd_mmc_check+0x864>)
  400aec:	4798      	blx	r3
	}
	// SD MEMORY, Set default block size
	if (sd_mmc_card->type & CARD_TYPE_SD) {
  400aee:	4b33      	ldr	r3, [pc, #204]	; (400bbc <sd_mmc_check+0x84c>)
  400af0:	681b      	ldr	r3, [r3, #0]
  400af2:	7bdb      	ldrb	r3, [r3, #15]
  400af4:	f013 0f01 	tst.w	r3, #1
  400af8:	d006      	beq.n	400b08 <sd_mmc_check+0x798>
		if (!driver_send_cmd(SDMMC_CMD16_SET_BLOCKLEN, SD_MMC_BLOCK_SIZE)) {
  400afa:	f44f 7100 	mov.w	r1, #512	; 0x200
  400afe:	f241 1010 	movw	r0, #4368	; 0x1110
  400b02:	4b33      	ldr	r3, [pc, #204]	; (400bd0 <sd_mmc_check+0x860>)
  400b04:	4798      	blx	r3
		sd_mmc_deselect_slot();
		return sd_mmc_err;
	}

	// Initialization of the card requested
	if (sd_mmc_is_spi()? sd_mmc_spi_card_init()
  400b06:	b138      	cbz	r0, 400b18 <sd_mmc_check+0x7a8>
			: sd_mmc_mci_card_init()) {
		sd_mmc_debug("SD/MMC card ready\n\r");
		sd_mmc_card->state = SD_MMC_CARD_STATE_READY;
  400b08:	4b2c      	ldr	r3, [pc, #176]	; (400bbc <sd_mmc_check+0x84c>)
  400b0a:	681b      	ldr	r3, [r3, #0]
  400b0c:	2200      	movs	r2, #0
  400b0e:	739a      	strb	r2, [r3, #14]
		sd_mmc_deselect_slot();
  400b10:	4b3a      	ldr	r3, [pc, #232]	; (400bfc <sd_mmc_check+0x88c>)
  400b12:	4798      	blx	r3
		// To notify that the card has been just initialized
		// It is necessary for USB Device MSC
		return SD_MMC_INIT_ONGOING;
  400b14:	2001      	movs	r0, #1
  400b16:	e04c      	b.n	400bb2 <sd_mmc_check+0x842>
	}
	sd_mmc_debug("SD/MMC card initialization failed\n\r");
	sd_mmc_card->state = SD_MMC_CARD_STATE_UNUSABLE;
  400b18:	4b28      	ldr	r3, [pc, #160]	; (400bbc <sd_mmc_check+0x84c>)
  400b1a:	681b      	ldr	r3, [r3, #0]
  400b1c:	2403      	movs	r4, #3
  400b1e:	739c      	strb	r4, [r3, #14]
	sd_mmc_deselect_slot();
  400b20:	4b36      	ldr	r3, [pc, #216]	; (400bfc <sd_mmc_check+0x88c>)
  400b22:	4798      	blx	r3
	return SD_MMC_ERR_UNUSABLE;
  400b24:	4620      	mov	r0, r4
  400b26:	e044      	b.n	400bb2 <sd_mmc_check+0x842>
 */
static bool sd_cmd8(uint8_t * v2)
{
	uint32_t resp;

	*v2 = 0;
  400b28:	f04f 0800 	mov.w	r8, #0
  400b2c:	e001      	b.n	400b32 <sd_mmc_check+0x7c2>
  400b2e:	f04f 0800 	mov.w	r8, #0
static bool sdio_op_cond(void)
{
	uint32_t resp;

	// CMD5 - SDIO send operation condition (OCR) command.
	if (!driver_send_cmd(SDIO_CMD5_SEND_OP_COND, 0)) {
  400b32:	2100      	movs	r1, #0
  400b34:	f244 5005 	movw	r0, #17669	; 0x4505
  400b38:	4b25      	ldr	r3, [pc, #148]	; (400bd0 <sd_mmc_check+0x860>)
  400b3a:	4798      	blx	r3
  400b3c:	2800      	cmp	r0, #0
  400b3e:	f47f ac57 	bne.w	4003f0 <sd_mmc_check+0x80>
	// Try to get the SDIO card's operating condition
	if (!sdio_op_cond()) {
		return false;
	}

	if (sd_mmc_card->type & CARD_TYPE_SD) {
  400b42:	4b1e      	ldr	r3, [pc, #120]	; (400bbc <sd_mmc_check+0x84c>)
  400b44:	681b      	ldr	r3, [r3, #0]
  400b46:	7bdb      	ldrb	r3, [r3, #15]
  400b48:	f013 0f01 	tst.w	r3, #1
  400b4c:	f43f add8 	beq.w	400700 <sd_mmc_check+0x390>
  400b50:	f1b8 0f00 	cmp.w	r8, #0
  400b54:	4e2a      	ldr	r6, [pc, #168]	; (400c00 <sd_mmc_check+0x890>)
  400b56:	bf08      	it	eq
  400b58:	f44f 16fc 	moveq.w	r6, #2064384	; 0x1f8000
	if (!driver_send_cmd(SDIO_CMD5_SEND_OP_COND, 0)) {
		sd_mmc_debug("%s: CMD5 Fail\n\r", __func__);
		return true; // No error but card type not updated
	}
	resp = driver_get_response();
	if ((resp & OCR_SDIO_NF) == 0) {
  400b5c:	f640 0435 	movw	r4, #2101	; 0x835
	 */
	retry = 2100;
	do {
		// CMD55 - Indicate to the card that the next command is an
		// application specific command rather than a standard command.
		if (!driver_send_cmd(SDMMC_CMD55_APP_CMD, 0)) {
  400b60:	f04f 0800 	mov.w	r8, #0
  400b64:	4d1a      	ldr	r5, [pc, #104]	; (400bd0 <sd_mmc_check+0x860>)
		// Check response
		if (!driver_send_cmd(SD_MCI_ACMD41_SD_SEND_OP_COND, arg)) {
			sd_mmc_debug("%s: ACMD41 Fail\n\r", __func__);
			return false;
		}
		resp = driver_get_response();
  400b66:	4f23      	ldr	r7, [pc, #140]	; (400bf4 <sd_mmc_check+0x884>)
  400b68:	e468      	b.n	40043c <sd_mmc_check+0xcc>
	if (sd_mmc_card->type & CARD_TYPE_SD) {
		// Try to get the SD card's operating condition
		if (!sd_mci_op_cond(v2)) {
			// It is not a SD card
			sd_mmc_debug("Start MMC Install\n\r");
			sd_mmc_card->type = CARD_TYPE_MMC;
  400b6a:	4b14      	ldr	r3, [pc, #80]	; (400bbc <sd_mmc_check+0x84c>)
  400b6c:	681b      	ldr	r3, [r3, #0]
  400b6e:	2202      	movs	r2, #2
  400b70:	73da      	strb	r2, [r3, #15]
static bool sd_mmc_mci_install_mmc(void)
{
	uint8_t b_authorize_high_speed;

	// CMD0 - Reset all cards to idle state.
	if (!driver_send_cmd(SDMMC_MCI_CMD0_GO_IDLE_STATE, 0)) {
  400b72:	2100      	movs	r1, #0
  400b74:	f44f 4080 	mov.w	r0, #16384	; 0x4000
  400b78:	4b15      	ldr	r3, [pc, #84]	; (400bd0 <sd_mmc_check+0x860>)
  400b7a:	4798      	blx	r3
  400b7c:	2800      	cmp	r0, #0
  400b7e:	d0cb      	beq.n	400b18 <sd_mmc_check+0x7a8>
  400b80:	e47b      	b.n	40047a <sd_mmc_check+0x10a>
			sd_mmc_card->type = CARD_TYPE_MMC;
			return sd_mmc_mci_install_mmc();
		}
	}

	if (sd_mmc_card->type & CARD_TYPE_SD) {
  400b82:	4b0e      	ldr	r3, [pc, #56]	; (400bbc <sd_mmc_check+0x84c>)
  400b84:	681b      	ldr	r3, [r3, #0]
  400b86:	7bdb      	ldrb	r3, [r3, #15]
  400b88:	f013 0f01 	tst.w	r3, #1
  400b8c:	f47f adb0 	bne.w	4006f0 <sd_mmc_check+0x380>
  400b90:	e5b6      	b.n	400700 <sd_mmc_check+0x390>
		return false;
	}

	// Put the Card in Identify Mode
	// Note: The CID is not used in this stack
	if (!driver_send_cmd(SDMMC_CMD2_ALL_SEND_CID, 0)) {
  400b92:	2100      	movs	r1, #0
  400b94:	f645 3002 	movw	r0, #23298	; 0x5b02
  400b98:	4b0d      	ldr	r3, [pc, #52]	; (400bd0 <sd_mmc_check+0x860>)
  400b9a:	4798      	blx	r3
  400b9c:	2800      	cmp	r0, #0
  400b9e:	d0bb      	beq.n	400b18 <sd_mmc_check+0x7a8>
  400ba0:	e48a      	b.n	4004b8 <sd_mmc_check+0x148>
		// For MMC 4.0 Higher version
		// Get EXT_CSD
		if (!mmc_cmd8(&b_authorize_high_speed)) {
			return false;
		}
		if (4 <= driver_get_bus_width(sd_mmc_slot_sel)) {
  400ba2:	4b09      	ldr	r3, [pc, #36]	; (400bc8 <sd_mmc_check+0x858>)
  400ba4:	7818      	ldrb	r0, [r3, #0]
  400ba6:	4b09      	ldr	r3, [pc, #36]	; (400bcc <sd_mmc_check+0x85c>)
  400ba8:	4798      	blx	r3
  400baa:	2803      	cmp	r0, #3
  400bac:	f63f ad50 	bhi.w	400650 <sd_mmc_check+0x2e0>
  400bb0:	e56e      	b.n	400690 <sd_mmc_check+0x320>
	}
	sd_mmc_debug("SD/MMC card initialization failed\n\r");
	sd_mmc_card->state = SD_MMC_CARD_STATE_UNUSABLE;
	sd_mmc_deselect_slot();
	return SD_MMC_ERR_UNUSABLE;
}
  400bb2:	b014      	add	sp, #80	; 0x50
  400bb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400bb8:	004002c9 	.word	0x004002c9
  400bbc:	204008bc 	.word	0x204008bc
  400bc0:	004071f0 	.word	0x004071f0
  400bc4:	004071b0 	.word	0x004071b0
  400bc8:	204008c2 	.word	0x204008c2
  400bcc:	00401171 	.word	0x00401171
  400bd0:	0040124d 	.word	0x0040124d
  400bd4:	0040019d 	.word	0x0040019d
  400bd8:	0040117d 	.word	0x0040117d
  400bdc:	004047dd 	.word	0x004047dd
  400be0:	80ffff01 	.word	0x80ffff01
  400be4:	00081106 	.word	0x00081106
  400be8:	004012a9 	.word	0x004012a9
  400bec:	004013e5 	.word	0x004013e5
  400bf0:	00401499 	.word	0x00401499
  400bf4:	00401271 	.word	0x00401271
  400bf8:	00401229 	.word	0x00401229
  400bfc:	0040032d 	.word	0x0040032d
  400c00:	401f8000 	.word	0x401f8000

00400c04 <sd_mmc_get_type>:

card_type_t sd_mmc_get_type(uint8_t slot)
{
  400c04:	b508      	push	{r3, lr}
	if (SD_MMC_OK != sd_mmc_select_slot(slot)) {
  400c06:	4b05      	ldr	r3, [pc, #20]	; (400c1c <sd_mmc_get_type+0x18>)
  400c08:	4798      	blx	r3
  400c0a:	b928      	cbnz	r0, 400c18 <sd_mmc_get_type+0x14>
		return CARD_TYPE_UNKNOWN;
	}
	sd_mmc_deselect_slot();
  400c0c:	4b04      	ldr	r3, [pc, #16]	; (400c20 <sd_mmc_get_type+0x1c>)
  400c0e:	4798      	blx	r3
	return sd_mmc_card->type;
  400c10:	4b04      	ldr	r3, [pc, #16]	; (400c24 <sd_mmc_get_type+0x20>)
  400c12:	681b      	ldr	r3, [r3, #0]
  400c14:	7bd8      	ldrb	r0, [r3, #15]
  400c16:	bd08      	pop	{r3, pc}
}

card_type_t sd_mmc_get_type(uint8_t slot)
{
	if (SD_MMC_OK != sd_mmc_select_slot(slot)) {
		return CARD_TYPE_UNKNOWN;
  400c18:	2000      	movs	r0, #0
	}
	sd_mmc_deselect_slot();
	return sd_mmc_card->type;
}
  400c1a:	bd08      	pop	{r3, pc}
  400c1c:	004001c9 	.word	0x004001c9
  400c20:	0040032d 	.word	0x0040032d
  400c24:	204008bc 	.word	0x204008bc

00400c28 <sd_mmc_get_capacity>:
	sd_mmc_deselect_slot();
	return sd_mmc_card->version;
}

uint32_t sd_mmc_get_capacity(uint8_t slot)
{
  400c28:	b508      	push	{r3, lr}
	if (SD_MMC_OK != sd_mmc_select_slot(slot)) {
  400c2a:	4b05      	ldr	r3, [pc, #20]	; (400c40 <sd_mmc_get_capacity+0x18>)
  400c2c:	4798      	blx	r3
  400c2e:	b928      	cbnz	r0, 400c3c <sd_mmc_get_capacity+0x14>
		return 0;
	}
	sd_mmc_deselect_slot();
  400c30:	4b04      	ldr	r3, [pc, #16]	; (400c44 <sd_mmc_get_capacity+0x1c>)
  400c32:	4798      	blx	r3
	return sd_mmc_card->capacity;
  400c34:	4b04      	ldr	r3, [pc, #16]	; (400c48 <sd_mmc_get_capacity+0x20>)
  400c36:	681b      	ldr	r3, [r3, #0]
  400c38:	6858      	ldr	r0, [r3, #4]
  400c3a:	bd08      	pop	{r3, pc}
}

uint32_t sd_mmc_get_capacity(uint8_t slot)
{
	if (SD_MMC_OK != sd_mmc_select_slot(slot)) {
		return 0;
  400c3c:	2000      	movs	r0, #0
	}
	sd_mmc_deselect_slot();
	return sd_mmc_card->capacity;
}
  400c3e:	bd08      	pop	{r3, pc}
  400c40:	004001c9 	.word	0x004001c9
  400c44:	0040032d 	.word	0x0040032d
  400c48:	204008bc 	.word	0x204008bc

00400c4c <sd_mmc_is_write_protected>:
			== SD_MMC_0_WP_DETECT_VALUE) {
		return true;
	}
#endif
	return false;
}
  400c4c:	2000      	movs	r0, #0
  400c4e:	4770      	bx	lr

00400c50 <sd_mmc_init_read_blocks>:

sd_mmc_err_t sd_mmc_init_read_blocks(uint8_t slot, uint32_t start,
		uint16_t nb_block)
{
  400c50:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  400c54:	b083      	sub	sp, #12
  400c56:	4689      	mov	r9, r1
  400c58:	4690      	mov	r8, r2
	sd_mmc_err_t sd_mmc_err;
	uint32_t cmd, arg, resp;

	sd_mmc_err = sd_mmc_select_slot(slot);
  400c5a:	4b25      	ldr	r3, [pc, #148]	; (400cf0 <sd_mmc_init_read_blocks+0xa0>)
  400c5c:	4798      	blx	r3
	if (sd_mmc_err != SD_MMC_OK) {
  400c5e:	2800      	cmp	r0, #0
  400c60:	d131      	bne.n	400cc6 <sd_mmc_init_read_blocks+0x76>
  400c62:	4c24      	ldr	r4, [pc, #144]	; (400cf4 <sd_mmc_init_read_blocks+0xa4>)
			if (!(driver_get_response() & 0xFF)) {
				break;
			}
		} else {
			if (!driver_send_cmd(SDMMC_MCI_CMD13_SEND_STATUS,
					(uint32_t)sd_mmc_card->rca << 16)) {
  400c64:	4e24      	ldr	r6, [pc, #144]	; (400cf8 <sd_mmc_init_read_blocks+0xa8>)
			// Check busy flag
			if (!(driver_get_response() & 0xFF)) {
				break;
			}
		} else {
			if (!driver_send_cmd(SDMMC_MCI_CMD13_SEND_STATUS,
  400c66:	4d25      	ldr	r5, [pc, #148]	; (400cfc <sd_mmc_init_read_blocks+0xac>)
					(uint32_t)sd_mmc_card->rca << 16)) {
				return false;
			}
			// Check busy flag
			if (driver_get_response() & CARD_STATUS_READY_FOR_DATA) {
  400c68:	4f25      	ldr	r7, [pc, #148]	; (400d00 <sd_mmc_init_read_blocks+0xb0>)
			if (!(driver_get_response() & 0xFF)) {
				break;
			}
		} else {
			if (!driver_send_cmd(SDMMC_MCI_CMD13_SEND_STATUS,
					(uint32_t)sd_mmc_card->rca << 16)) {
  400c6a:	6833      	ldr	r3, [r6, #0]
			// Check busy flag
			if (!(driver_get_response() & 0xFF)) {
				break;
			}
		} else {
			if (!driver_send_cmd(SDMMC_MCI_CMD13_SEND_STATUS,
  400c6c:	8999      	ldrh	r1, [r3, #12]
  400c6e:	0409      	lsls	r1, r1, #16
  400c70:	f241 100d 	movw	r0, #4365	; 0x110d
  400c74:	47a8      	blx	r5
  400c76:	b338      	cbz	r0, 400cc8 <sd_mmc_init_read_blocks+0x78>
					(uint32_t)sd_mmc_card->rca << 16)) {
				return false;
			}
			// Check busy flag
			if (driver_get_response() & CARD_STATUS_READY_FOR_DATA) {
  400c78:	47b8      	blx	r7
  400c7a:	f410 7f80 	tst.w	r0, #256	; 0x100
  400c7e:	d127      	bne.n	400cd0 <sd_mmc_init_read_blocks+0x80>
				break;
			}
		}
		if (nec_timeout-- == 0) {
  400c80:	3c01      	subs	r4, #1
  400c82:	d1f2      	bne.n	400c6a <sd_mmc_init_read_blocks+0x1a>
  400c84:	e020      	b.n	400cc8 <sd_mmc_init_read_blocks+0x78>
	 * SDHC and SDXC Cards (CCS=1) use block unit address (512 Bytes unit).
	 */
	if (sd_mmc_card->type & CARD_TYPE_HC) {
		arg = start;
	} else {
		arg = (start * SD_MMC_BLOCK_SIZE);
  400c86:	ea4f 2949 	mov.w	r9, r9, lsl #9
	}

	if (!driver_adtc_start(cmd, arg, SD_MMC_BLOCK_SIZE, nb_block, true)) {
  400c8a:	2301      	movs	r3, #1
  400c8c:	9300      	str	r3, [sp, #0]
  400c8e:	4643      	mov	r3, r8
  400c90:	f44f 7200 	mov.w	r2, #512	; 0x200
  400c94:	4649      	mov	r1, r9
  400c96:	4c1b      	ldr	r4, [pc, #108]	; (400d04 <sd_mmc_init_read_blocks+0xb4>)
  400c98:	47a0      	blx	r4
  400c9a:	b918      	cbnz	r0, 400ca4 <sd_mmc_init_read_blocks+0x54>
		sd_mmc_deselect_slot();
  400c9c:	4b1a      	ldr	r3, [pc, #104]	; (400d08 <sd_mmc_init_read_blocks+0xb8>)
  400c9e:	4798      	blx	r3
		return SD_MMC_ERR_COMM;
  400ca0:	2005      	movs	r0, #5
  400ca2:	e022      	b.n	400cea <sd_mmc_init_read_blocks+0x9a>
	}
	// Check response
	if (sd_mmc_is_mci()) {
		resp = driver_get_response();
  400ca4:	4b16      	ldr	r3, [pc, #88]	; (400d00 <sd_mmc_init_read_blocks+0xb0>)
  400ca6:	4798      	blx	r3
		if (resp & CARD_STATUS_ERR_RD_WR) {
  400ca8:	4b18      	ldr	r3, [pc, #96]	; (400d0c <sd_mmc_init_read_blocks+0xbc>)
  400caa:	4003      	ands	r3, r0
  400cac:	b11b      	cbz	r3, 400cb6 <sd_mmc_init_read_blocks+0x66>
			sd_mmc_debug("%s: Read blocks %02d resp32 0x%08x CARD_STATUS_ERR_RD_WR\n\r",
					__func__, (int)SDMMC_CMD_GET_INDEX(cmd), resp);
			sd_mmc_deselect_slot();
  400cae:	4b16      	ldr	r3, [pc, #88]	; (400d08 <sd_mmc_init_read_blocks+0xb8>)
  400cb0:	4798      	blx	r3
			return SD_MMC_ERR_COMM;
  400cb2:	2005      	movs	r0, #5
  400cb4:	e019      	b.n	400cea <sd_mmc_init_read_blocks+0x9a>
		}
	}
	sd_mmc_nb_block_remaining = nb_block;
  400cb6:	4b16      	ldr	r3, [pc, #88]	; (400d10 <sd_mmc_init_read_blocks+0xc0>)
  400cb8:	f8a3 8000 	strh.w	r8, [r3]
	sd_mmc_nb_block_to_tranfer = nb_block;
  400cbc:	4b15      	ldr	r3, [pc, #84]	; (400d14 <sd_mmc_init_read_blocks+0xc4>)
  400cbe:	f8a3 8000 	strh.w	r8, [r3]
	return SD_MMC_OK;
  400cc2:	2000      	movs	r0, #0
  400cc4:	e011      	b.n	400cea <sd_mmc_init_read_blocks+0x9a>
  400cc6:	e010      	b.n	400cea <sd_mmc_init_read_blocks+0x9a>
		return sd_mmc_err;
	}

	// Wait for data ready status
	if (!sd_mmc_cmd13()) {
		sd_mmc_deselect_slot();
  400cc8:	4b0f      	ldr	r3, [pc, #60]	; (400d08 <sd_mmc_init_read_blocks+0xb8>)
  400cca:	4798      	blx	r3
		return SD_MMC_ERR_COMM;
  400ccc:	2005      	movs	r0, #5
  400cce:	e00c      	b.n	400cea <sd_mmc_init_read_blocks+0x9a>
	}

	if (nb_block > 1) {
		cmd = SDMMC_CMD18_READ_MULTIPLE_BLOCK;
	} else {
		cmd = SDMMC_CMD17_READ_SINGLE_BLOCK;
  400cd0:	4811      	ldr	r0, [pc, #68]	; (400d18 <sd_mmc_init_read_blocks+0xc8>)
  400cd2:	4b12      	ldr	r3, [pc, #72]	; (400d1c <sd_mmc_init_read_blocks+0xcc>)
  400cd4:	f1b8 0f01 	cmp.w	r8, #1
  400cd8:	bf88      	it	hi
  400cda:	4618      	movhi	r0, r3
	}
	/*
	 * SDSC Card (CCS=0) uses byte unit address,
	 * SDHC and SDXC Cards (CCS=1) use block unit address (512 Bytes unit).
	 */
	if (sd_mmc_card->type & CARD_TYPE_HC) {
  400cdc:	4b06      	ldr	r3, [pc, #24]	; (400cf8 <sd_mmc_init_read_blocks+0xa8>)
  400cde:	681b      	ldr	r3, [r3, #0]
  400ce0:	7bdb      	ldrb	r3, [r3, #15]
  400ce2:	f013 0f08 	tst.w	r3, #8
  400ce6:	d1d0      	bne.n	400c8a <sd_mmc_init_read_blocks+0x3a>
  400ce8:	e7cd      	b.n	400c86 <sd_mmc_init_read_blocks+0x36>
		}
	}
	sd_mmc_nb_block_remaining = nb_block;
	sd_mmc_nb_block_to_tranfer = nb_block;
	return SD_MMC_OK;
}
  400cea:	b003      	add	sp, #12
  400cec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  400cf0:	004001c9 	.word	0x004001c9
  400cf4:	00030d41 	.word	0x00030d41
  400cf8:	204008bc 	.word	0x204008bc
  400cfc:	0040124d 	.word	0x0040124d
  400d00:	00401271 	.word	0x00401271
  400d04:	004012a9 	.word	0x004012a9
  400d08:	0040032d 	.word	0x0040032d
  400d0c:	e4580000 	.word	0xe4580000
  400d10:	204008c0 	.word	0x204008c0
  400d14:	204008b8 	.word	0x204008b8
  400d18:	00081111 	.word	0x00081111
  400d1c:	00101112 	.word	0x00101112

00400d20 <sd_mmc_start_read_blocks>:

sd_mmc_err_t sd_mmc_start_read_blocks(void *dest, uint16_t nb_block)
{
  400d20:	b510      	push	{r4, lr}
  400d22:	460c      	mov	r4, r1
	Assert(sd_mmc_nb_block_remaining >= nb_block);

	if (!driver_start_read_blocks(dest, nb_block)) {
  400d24:	4b06      	ldr	r3, [pc, #24]	; (400d40 <sd_mmc_start_read_blocks+0x20>)
  400d26:	4798      	blx	r3
  400d28:	b920      	cbnz	r0, 400d34 <sd_mmc_start_read_blocks+0x14>
		sd_mmc_nb_block_remaining = 0;
  400d2a:	2200      	movs	r2, #0
  400d2c:	4b05      	ldr	r3, [pc, #20]	; (400d44 <sd_mmc_start_read_blocks+0x24>)
  400d2e:	801a      	strh	r2, [r3, #0]
		return SD_MMC_ERR_COMM;
  400d30:	2005      	movs	r0, #5
  400d32:	bd10      	pop	{r4, pc}
	}
	sd_mmc_nb_block_remaining -= nb_block;
  400d34:	4a03      	ldr	r2, [pc, #12]	; (400d44 <sd_mmc_start_read_blocks+0x24>)
  400d36:	8813      	ldrh	r3, [r2, #0]
  400d38:	1b1c      	subs	r4, r3, r4
  400d3a:	8014      	strh	r4, [r2, #0]
	return SD_MMC_OK;
  400d3c:	2000      	movs	r0, #0
}
  400d3e:	bd10      	pop	{r4, pc}
  400d40:	004013e5 	.word	0x004013e5
  400d44:	204008c0 	.word	0x204008c0

00400d48 <sd_mmc_wait_end_of_read_blocks>:

sd_mmc_err_t sd_mmc_wait_end_of_read_blocks(bool abort)
{
  400d48:	b510      	push	{r4, lr}
  400d4a:	4604      	mov	r4, r0
	if (!driver_wait_end_of_read_blocks()) {
  400d4c:	4b12      	ldr	r3, [pc, #72]	; (400d98 <sd_mmc_wait_end_of_read_blocks+0x50>)
  400d4e:	4798      	blx	r3
  400d50:	b1f0      	cbz	r0, 400d90 <sd_mmc_wait_end_of_read_blocks+0x48>
		return SD_MMC_ERR_COMM;
	}
	if (abort) {
  400d52:	b11c      	cbz	r4, 400d5c <sd_mmc_wait_end_of_read_blocks+0x14>
		sd_mmc_nb_block_remaining = 0;
  400d54:	2200      	movs	r2, #0
  400d56:	4b11      	ldr	r3, [pc, #68]	; (400d9c <sd_mmc_wait_end_of_read_blocks+0x54>)
  400d58:	801a      	strh	r2, [r3, #0]
  400d5a:	e002      	b.n	400d62 <sd_mmc_wait_end_of_read_blocks+0x1a>
	} else if (sd_mmc_nb_block_remaining) {
  400d5c:	4b0f      	ldr	r3, [pc, #60]	; (400d9c <sd_mmc_wait_end_of_read_blocks+0x54>)
  400d5e:	881b      	ldrh	r3, [r3, #0]
  400d60:	b9c3      	cbnz	r3, 400d94 <sd_mmc_wait_end_of_read_blocks+0x4c>
		return SD_MMC_OK;
	}

	// All blocks are transfered then stop read operation
	if (sd_mmc_nb_block_to_tranfer == 1) {
  400d62:	4b0f      	ldr	r3, [pc, #60]	; (400da0 <sd_mmc_wait_end_of_read_blocks+0x58>)
  400d64:	881b      	ldrh	r3, [r3, #0]
  400d66:	2b01      	cmp	r3, #1
  400d68:	d103      	bne.n	400d72 <sd_mmc_wait_end_of_read_blocks+0x2a>
		// Single block transfer, then nothing to do
		sd_mmc_deselect_slot();
  400d6a:	4b0e      	ldr	r3, [pc, #56]	; (400da4 <sd_mmc_wait_end_of_read_blocks+0x5c>)
  400d6c:	4798      	blx	r3
		return SD_MMC_OK;
  400d6e:	2000      	movs	r0, #0
  400d70:	bd10      	pop	{r4, pc}
	}
	// WORKAROUND for no compliance card (Atmel Internal ref. !MMC7 !SD19):
	// The errors on this command must be ignored
	// and one retry can be necessary in SPI mode for no compliance card.
	if (!driver_adtc_stop(SDMMC_CMD12_STOP_TRANSMISSION, 0)) {
  400d72:	2100      	movs	r1, #0
  400d74:	f243 100c 	movw	r0, #12556	; 0x310c
  400d78:	4b0b      	ldr	r3, [pc, #44]	; (400da8 <sd_mmc_wait_end_of_read_blocks+0x60>)
  400d7a:	4798      	blx	r3
  400d7c:	b920      	cbnz	r0, 400d88 <sd_mmc_wait_end_of_read_blocks+0x40>
		driver_adtc_stop(SDMMC_CMD12_STOP_TRANSMISSION, 0);
  400d7e:	2100      	movs	r1, #0
  400d80:	f243 100c 	movw	r0, #12556	; 0x310c
  400d84:	4b08      	ldr	r3, [pc, #32]	; (400da8 <sd_mmc_wait_end_of_read_blocks+0x60>)
  400d86:	4798      	blx	r3
	}
	sd_mmc_deselect_slot();
  400d88:	4b06      	ldr	r3, [pc, #24]	; (400da4 <sd_mmc_wait_end_of_read_blocks+0x5c>)
  400d8a:	4798      	blx	r3
	return SD_MMC_OK;
  400d8c:	2000      	movs	r0, #0
  400d8e:	bd10      	pop	{r4, pc}
}

sd_mmc_err_t sd_mmc_wait_end_of_read_blocks(bool abort)
{
	if (!driver_wait_end_of_read_blocks()) {
		return SD_MMC_ERR_COMM;
  400d90:	2005      	movs	r0, #5
  400d92:	bd10      	pop	{r4, pc}
	}
	if (abort) {
		sd_mmc_nb_block_remaining = 0;
	} else if (sd_mmc_nb_block_remaining) {
		return SD_MMC_OK;
  400d94:	2000      	movs	r0, #0
	if (!driver_adtc_stop(SDMMC_CMD12_STOP_TRANSMISSION, 0)) {
		driver_adtc_stop(SDMMC_CMD12_STOP_TRANSMISSION, 0);
	}
	sd_mmc_deselect_slot();
	return SD_MMC_OK;
}
  400d96:	bd10      	pop	{r4, pc}
  400d98:	00401499 	.word	0x00401499
  400d9c:	204008c0 	.word	0x204008c0
  400da0:	204008b8 	.word	0x204008b8
  400da4:	0040032d 	.word	0x0040032d
  400da8:	0040124d 	.word	0x0040124d

00400dac <sd_mmc_init_write_blocks>:

sd_mmc_err_t sd_mmc_init_write_blocks(uint8_t slot, uint32_t start,
		uint16_t nb_block)
{
  400dac:	b530      	push	{r4, r5, lr}
  400dae:	b083      	sub	sp, #12
  400db0:	460d      	mov	r5, r1
  400db2:	4614      	mov	r4, r2
	sd_mmc_err_t sd_mmc_err;
	uint32_t cmd, arg, resp;

	sd_mmc_err = sd_mmc_select_slot(slot);
  400db4:	4b16      	ldr	r3, [pc, #88]	; (400e10 <sd_mmc_init_write_blocks+0x64>)
  400db6:	4798      	blx	r3
	if (sd_mmc_err != SD_MMC_OK) {
  400db8:	bb38      	cbnz	r0, 400e0a <sd_mmc_init_write_blocks+0x5e>
	}

	if (nb_block > 1) {
		cmd = SDMMC_CMD25_WRITE_MULTIPLE_BLOCK;
	} else {
		cmd = SDMMC_CMD24_WRITE_BLOCK;
  400dba:	4816      	ldr	r0, [pc, #88]	; (400e14 <sd_mmc_init_write_blocks+0x68>)
  400dbc:	4b16      	ldr	r3, [pc, #88]	; (400e18 <sd_mmc_init_write_blocks+0x6c>)
  400dbe:	2c01      	cmp	r4, #1
  400dc0:	bf88      	it	hi
  400dc2:	4618      	movhi	r0, r3
	}
	/*
	 * SDSC Card (CCS=0) uses byte unit address,
	 * SDHC and SDXC Cards (CCS=1) use block unit address (512 Bytes unit).
	 */
	if (sd_mmc_card->type & CARD_TYPE_HC) {
  400dc4:	4b15      	ldr	r3, [pc, #84]	; (400e1c <sd_mmc_init_write_blocks+0x70>)
  400dc6:	681b      	ldr	r3, [r3, #0]
  400dc8:	7bdb      	ldrb	r3, [r3, #15]
  400dca:	f013 0f08 	tst.w	r3, #8
		arg = start;
	} else {
		arg = (start * SD_MMC_BLOCK_SIZE);
  400dce:	bf08      	it	eq
  400dd0:	026d      	lsleq	r5, r5, #9
	}
	if (!driver_adtc_start(cmd, arg, SD_MMC_BLOCK_SIZE, nb_block, true)) {
  400dd2:	2301      	movs	r3, #1
  400dd4:	9300      	str	r3, [sp, #0]
  400dd6:	4623      	mov	r3, r4
  400dd8:	f44f 7200 	mov.w	r2, #512	; 0x200
  400ddc:	4629      	mov	r1, r5
  400dde:	4d10      	ldr	r5, [pc, #64]	; (400e20 <sd_mmc_init_write_blocks+0x74>)
  400de0:	47a8      	blx	r5
  400de2:	b918      	cbnz	r0, 400dec <sd_mmc_init_write_blocks+0x40>
		sd_mmc_deselect_slot();
  400de4:	4b0f      	ldr	r3, [pc, #60]	; (400e24 <sd_mmc_init_write_blocks+0x78>)
  400de6:	4798      	blx	r3
		return SD_MMC_ERR_COMM;
  400de8:	2005      	movs	r0, #5
  400dea:	e00e      	b.n	400e0a <sd_mmc_init_write_blocks+0x5e>
	}
	// Check response
	if (sd_mmc_is_mci()) {
		resp = driver_get_response();
  400dec:	4b0e      	ldr	r3, [pc, #56]	; (400e28 <sd_mmc_init_write_blocks+0x7c>)
  400dee:	4798      	blx	r3
		if (resp & CARD_STATUS_ERR_RD_WR) {
  400df0:	4b0e      	ldr	r3, [pc, #56]	; (400e2c <sd_mmc_init_write_blocks+0x80>)
  400df2:	4003      	ands	r3, r0
  400df4:	b11b      	cbz	r3, 400dfe <sd_mmc_init_write_blocks+0x52>
			sd_mmc_debug("%s: Write blocks %02d r1 0x%08x CARD_STATUS_ERR_RD_WR\n\r",
					__func__, (int)SDMMC_CMD_GET_INDEX(cmd), resp);
			sd_mmc_deselect_slot();
  400df6:	4b0b      	ldr	r3, [pc, #44]	; (400e24 <sd_mmc_init_write_blocks+0x78>)
  400df8:	4798      	blx	r3
			return SD_MMC_ERR_COMM;
  400dfa:	2005      	movs	r0, #5
  400dfc:	e005      	b.n	400e0a <sd_mmc_init_write_blocks+0x5e>
		}
	}
	sd_mmc_nb_block_remaining = nb_block;
  400dfe:	4b0c      	ldr	r3, [pc, #48]	; (400e30 <sd_mmc_init_write_blocks+0x84>)
  400e00:	801c      	strh	r4, [r3, #0]
	sd_mmc_nb_block_to_tranfer = nb_block;
  400e02:	4b0c      	ldr	r3, [pc, #48]	; (400e34 <sd_mmc_init_write_blocks+0x88>)
  400e04:	801c      	strh	r4, [r3, #0]
	return SD_MMC_OK;
  400e06:	2000      	movs	r0, #0
  400e08:	e7ff      	b.n	400e0a <sd_mmc_init_write_blocks+0x5e>
}
  400e0a:	b003      	add	sp, #12
  400e0c:	bd30      	pop	{r4, r5, pc}
  400e0e:	bf00      	nop
  400e10:	004001c9 	.word	0x004001c9
  400e14:	00089118 	.word	0x00089118
  400e18:	00109119 	.word	0x00109119
  400e1c:	204008bc 	.word	0x204008bc
  400e20:	004012a9 	.word	0x004012a9
  400e24:	0040032d 	.word	0x0040032d
  400e28:	00401271 	.word	0x00401271
  400e2c:	e4580000 	.word	0xe4580000
  400e30:	204008c0 	.word	0x204008c0
  400e34:	204008b8 	.word	0x204008b8

00400e38 <sd_mmc_start_write_blocks>:

sd_mmc_err_t sd_mmc_start_write_blocks(const void *src, uint16_t nb_block)
{
  400e38:	b510      	push	{r4, lr}
  400e3a:	460c      	mov	r4, r1
	Assert(sd_mmc_nb_block_remaining >= nb_block);
	if (!driver_start_write_blocks(src, nb_block)) {
  400e3c:	4b06      	ldr	r3, [pc, #24]	; (400e58 <sd_mmc_start_write_blocks+0x20>)
  400e3e:	4798      	blx	r3
  400e40:	b920      	cbnz	r0, 400e4c <sd_mmc_start_write_blocks+0x14>
		sd_mmc_nb_block_remaining = 0;
  400e42:	2200      	movs	r2, #0
  400e44:	4b05      	ldr	r3, [pc, #20]	; (400e5c <sd_mmc_start_write_blocks+0x24>)
  400e46:	801a      	strh	r2, [r3, #0]
		return SD_MMC_ERR_COMM;
  400e48:	2005      	movs	r0, #5
  400e4a:	bd10      	pop	{r4, pc}
	}
	sd_mmc_nb_block_remaining -= nb_block;
  400e4c:	4a03      	ldr	r2, [pc, #12]	; (400e5c <sd_mmc_start_write_blocks+0x24>)
  400e4e:	8813      	ldrh	r3, [r2, #0]
  400e50:	1b1c      	subs	r4, r3, r4
  400e52:	8014      	strh	r4, [r2, #0]
	return SD_MMC_OK;
  400e54:	2000      	movs	r0, #0
}
  400e56:	bd10      	pop	{r4, pc}
  400e58:	004014f9 	.word	0x004014f9
  400e5c:	204008c0 	.word	0x204008c0

00400e60 <sd_mmc_wait_end_of_write_blocks>:

sd_mmc_err_t sd_mmc_wait_end_of_write_blocks(bool abort)
{
  400e60:	b510      	push	{r4, lr}
  400e62:	4604      	mov	r4, r0
	if (!driver_wait_end_of_write_blocks()) {
  400e64:	4b12      	ldr	r3, [pc, #72]	; (400eb0 <sd_mmc_wait_end_of_write_blocks+0x50>)
  400e66:	4798      	blx	r3
  400e68:	b1e8      	cbz	r0, 400ea6 <sd_mmc_wait_end_of_write_blocks+0x46>
		return SD_MMC_ERR_COMM;
	}
	if (abort) {
  400e6a:	b11c      	cbz	r4, 400e74 <sd_mmc_wait_end_of_write_blocks+0x14>
		sd_mmc_nb_block_remaining = 0;
  400e6c:	2200      	movs	r2, #0
  400e6e:	4b11      	ldr	r3, [pc, #68]	; (400eb4 <sd_mmc_wait_end_of_write_blocks+0x54>)
  400e70:	801a      	strh	r2, [r3, #0]
  400e72:	e002      	b.n	400e7a <sd_mmc_wait_end_of_write_blocks+0x1a>
	} else if (sd_mmc_nb_block_remaining) {
  400e74:	4b0f      	ldr	r3, [pc, #60]	; (400eb4 <sd_mmc_wait_end_of_write_blocks+0x54>)
  400e76:	881b      	ldrh	r3, [r3, #0]
  400e78:	b9bb      	cbnz	r3, 400eaa <sd_mmc_wait_end_of_write_blocks+0x4a>
		return SD_MMC_OK;
	}

	// All blocks are transfered then stop write operation
	if (sd_mmc_nb_block_to_tranfer == 1) {
  400e7a:	4b0f      	ldr	r3, [pc, #60]	; (400eb8 <sd_mmc_wait_end_of_write_blocks+0x58>)
  400e7c:	881b      	ldrh	r3, [r3, #0]
  400e7e:	2b01      	cmp	r3, #1
  400e80:	d103      	bne.n	400e8a <sd_mmc_wait_end_of_write_blocks+0x2a>
		// Single block transfer, then nothing to do
		sd_mmc_deselect_slot();
  400e82:	4b0e      	ldr	r3, [pc, #56]	; (400ebc <sd_mmc_wait_end_of_write_blocks+0x5c>)
  400e84:	4798      	blx	r3
		return SD_MMC_OK;
  400e86:	2000      	movs	r0, #0
  400e88:	bd10      	pop	{r4, pc}
	}

	if (sd_mmc_is_mci()) {
		// Note: SPI multiblock writes terminate using a special
		// token, not a STOP_TRANSMISSION request.
		if (!driver_adtc_stop(SDMMC_CMD12_STOP_TRANSMISSION, 0)) {
  400e8a:	2100      	movs	r1, #0
  400e8c:	f243 100c 	movw	r0, #12556	; 0x310c
  400e90:	4b0b      	ldr	r3, [pc, #44]	; (400ec0 <sd_mmc_wait_end_of_write_blocks+0x60>)
  400e92:	4798      	blx	r3
  400e94:	b918      	cbnz	r0, 400e9e <sd_mmc_wait_end_of_write_blocks+0x3e>
			sd_mmc_deselect_slot();
  400e96:	4b09      	ldr	r3, [pc, #36]	; (400ebc <sd_mmc_wait_end_of_write_blocks+0x5c>)
  400e98:	4798      	blx	r3
			return SD_MMC_ERR_COMM;
  400e9a:	2005      	movs	r0, #5
  400e9c:	bd10      	pop	{r4, pc}
		}
	}
	sd_mmc_deselect_slot();
  400e9e:	4b07      	ldr	r3, [pc, #28]	; (400ebc <sd_mmc_wait_end_of_write_blocks+0x5c>)
  400ea0:	4798      	blx	r3
	return SD_MMC_OK;
  400ea2:	2000      	movs	r0, #0
  400ea4:	bd10      	pop	{r4, pc}
}

sd_mmc_err_t sd_mmc_wait_end_of_write_blocks(bool abort)
{
	if (!driver_wait_end_of_write_blocks()) {
		return SD_MMC_ERR_COMM;
  400ea6:	2005      	movs	r0, #5
  400ea8:	bd10      	pop	{r4, pc}
	}
	if (abort) {
		sd_mmc_nb_block_remaining = 0;
	} else if (sd_mmc_nb_block_remaining) {
		return SD_MMC_OK;
  400eaa:	2000      	movs	r0, #0
			return SD_MMC_ERR_COMM;
		}
	}
	sd_mmc_deselect_slot();
	return SD_MMC_OK;
}
  400eac:	bd10      	pop	{r4, pc}
  400eae:	bf00      	nop
  400eb0:	004015ad 	.word	0x004015ad
  400eb4:	204008c0 	.word	0x204008c0
  400eb8:	204008b8 	.word	0x204008b8
  400ebc:	0040032d 	.word	0x0040032d
  400ec0:	0040124d 	.word	0x0040124d

00400ec4 <sd_mmc_test_unit_ready>:
 */

static bool sd_mmc_ejected[2] = {false, false};

Ctrl_status sd_mmc_test_unit_ready(uint8_t slot)
{
  400ec4:	b510      	push	{r4, lr}
  400ec6:	4604      	mov	r4, r0
	switch (sd_mmc_check(slot))
  400ec8:	4b0f      	ldr	r3, [pc, #60]	; (400f08 <sd_mmc_test_unit_ready+0x44>)
  400eca:	4798      	blx	r3
  400ecc:	2801      	cmp	r0, #1
  400ece:	d016      	beq.n	400efe <sd_mmc_test_unit_ready+0x3a>
  400ed0:	b118      	cbz	r0, 400eda <sd_mmc_test_unit_ready+0x16>
  400ed2:	2802      	cmp	r0, #2
  400ed4:	d00e      	beq.n	400ef4 <sd_mmc_test_unit_ready+0x30>
	case SD_MMC_ERR_NO_CARD:
		sd_mmc_ejected[slot] = false;
		return CTRL_NO_PRESENT;

	default:
		return CTRL_FAIL;
  400ed6:	2001      	movs	r0, #1
  400ed8:	bd10      	pop	{r4, pc}
Ctrl_status sd_mmc_test_unit_ready(uint8_t slot)
{
	switch (sd_mmc_check(slot))
	{
	case SD_MMC_OK:
		if (sd_mmc_ejected[slot]) {
  400eda:	4b0c      	ldr	r3, [pc, #48]	; (400f0c <sd_mmc_test_unit_ready+0x48>)
  400edc:	5d1b      	ldrb	r3, [r3, r4]
  400ede:	b983      	cbnz	r3, 400f02 <sd_mmc_test_unit_ready+0x3e>
			return CTRL_NO_PRESENT;
		}
		if (sd_mmc_get_type(slot) & (CARD_TYPE_SD | CARD_TYPE_MMC)) {
  400ee0:	4620      	mov	r0, r4
  400ee2:	4b0b      	ldr	r3, [pc, #44]	; (400f10 <sd_mmc_test_unit_ready+0x4c>)
  400ee4:	4798      	blx	r3
  400ee6:	f000 0003 	and.w	r0, r0, #3
			return CTRL_GOOD;
		}
		// It is not a memory card
		return CTRL_NO_PRESENT;
  400eea:	2800      	cmp	r0, #0
  400eec:	bf14      	ite	ne
  400eee:	2000      	movne	r0, #0
  400ef0:	2002      	moveq	r0, #2
  400ef2:	bd10      	pop	{r4, pc}

	case SD_MMC_INIT_ONGOING:
		return CTRL_BUSY;

	case SD_MMC_ERR_NO_CARD:
		sd_mmc_ejected[slot] = false;
  400ef4:	2200      	movs	r2, #0
  400ef6:	4b05      	ldr	r3, [pc, #20]	; (400f0c <sd_mmc_test_unit_ready+0x48>)
  400ef8:	551a      	strb	r2, [r3, r4]
		return CTRL_NO_PRESENT;
  400efa:	2002      	movs	r0, #2
  400efc:	bd10      	pop	{r4, pc}
		}
		// It is not a memory card
		return CTRL_NO_PRESENT;

	case SD_MMC_INIT_ONGOING:
		return CTRL_BUSY;
  400efe:	2003      	movs	r0, #3
  400f00:	bd10      	pop	{r4, pc}
{
	switch (sd_mmc_check(slot))
	{
	case SD_MMC_OK:
		if (sd_mmc_ejected[slot]) {
			return CTRL_NO_PRESENT;
  400f02:	2002      	movs	r0, #2
		return CTRL_NO_PRESENT;

	default:
		return CTRL_FAIL;
	}
}
  400f04:	bd10      	pop	{r4, pc}
  400f06:	bf00      	nop
  400f08:	00400371 	.word	0x00400371
  400f0c:	204008c4 	.word	0x204008c4
  400f10:	00400c05 	.word	0x00400c05

00400f14 <sd_mmc_test_unit_ready_0>:

Ctrl_status sd_mmc_test_unit_ready_0(void)
{
  400f14:	b508      	push	{r3, lr}
	return sd_mmc_test_unit_ready(0);
  400f16:	2000      	movs	r0, #0
  400f18:	4b01      	ldr	r3, [pc, #4]	; (400f20 <sd_mmc_test_unit_ready_0+0xc>)
  400f1a:	4798      	blx	r3
}
  400f1c:	bd08      	pop	{r3, pc}
  400f1e:	bf00      	nop
  400f20:	00400ec5 	.word	0x00400ec5

00400f24 <sd_mmc_read_capacity>:
{
	return sd_mmc_test_unit_ready(1);
}

Ctrl_status sd_mmc_read_capacity(uint8_t slot, uint32_t *nb_sector)
{
  400f24:	b538      	push	{r3, r4, r5, lr}
  400f26:	4604      	mov	r4, r0
  400f28:	460d      	mov	r5, r1
	// Return last sector address (-1)
	*nb_sector = (sd_mmc_get_capacity(slot) * 2) - 1;
  400f2a:	4b04      	ldr	r3, [pc, #16]	; (400f3c <sd_mmc_read_capacity+0x18>)
  400f2c:	4798      	blx	r3
  400f2e:	0040      	lsls	r0, r0, #1
  400f30:	3801      	subs	r0, #1
  400f32:	6028      	str	r0, [r5, #0]
	return sd_mmc_test_unit_ready(slot);
  400f34:	4620      	mov	r0, r4
  400f36:	4b02      	ldr	r3, [pc, #8]	; (400f40 <sd_mmc_read_capacity+0x1c>)
  400f38:	4798      	blx	r3
}
  400f3a:	bd38      	pop	{r3, r4, r5, pc}
  400f3c:	00400c29 	.word	0x00400c29
  400f40:	00400ec5 	.word	0x00400ec5

00400f44 <sd_mmc_read_capacity_0>:

Ctrl_status sd_mmc_read_capacity_0(uint32_t *nb_sector)
{
  400f44:	b508      	push	{r3, lr}
	return sd_mmc_read_capacity(0, nb_sector);
  400f46:	4601      	mov	r1, r0
  400f48:	2000      	movs	r0, #0
  400f4a:	4b01      	ldr	r3, [pc, #4]	; (400f50 <sd_mmc_read_capacity_0+0xc>)
  400f4c:	4798      	blx	r3
}
  400f4e:	bd08      	pop	{r3, pc}
  400f50:	00400f25 	.word	0x00400f25

00400f54 <sd_mmc_wr_protect_0>:
{
	return sd_mmc_is_write_protected(slot);
}

bool sd_mmc_wr_protect_0(void)
{
  400f54:	b508      	push	{r3, lr}
	return sd_mmc_unload(1, unload);
}

bool sd_mmc_wr_protect(uint8_t slot)
{
	return sd_mmc_is_write_protected(slot);
  400f56:	2000      	movs	r0, #0
  400f58:	4b01      	ldr	r3, [pc, #4]	; (400f60 <sd_mmc_wr_protect_0+0xc>)
  400f5a:	4798      	blx	r3
}

bool sd_mmc_wr_protect_0(void)
{
	return sd_mmc_wr_protect(0);
}
  400f5c:	bd08      	pop	{r3, pc}
  400f5e:	bf00      	nop
  400f60:	00400c4d 	.word	0x00400c4d

00400f64 <sd_mmc_mem_2_ram>:
/**
 * \name MEM <-> RAM Interface
 * @{
 */
Ctrl_status sd_mmc_mem_2_ram(uint8_t slot, uint32_t addr, void *ram)
{
  400f64:	b510      	push	{r4, lr}
  400f66:	4614      	mov	r4, r2
	switch (sd_mmc_init_read_blocks(slot, addr, 1)) {
  400f68:	2201      	movs	r2, #1
  400f6a:	4b0a      	ldr	r3, [pc, #40]	; (400f94 <sd_mmc_mem_2_ram+0x30>)
  400f6c:	4798      	blx	r3
  400f6e:	b120      	cbz	r0, 400f7a <sd_mmc_mem_2_ram+0x16>
	case SD_MMC_OK:
		break;
	case SD_MMC_ERR_NO_CARD:
		return CTRL_NO_PRESENT;
	default:
		return CTRL_FAIL;
  400f70:	2802      	cmp	r0, #2
  400f72:	bf0c      	ite	eq
  400f74:	2002      	moveq	r0, #2
  400f76:	2001      	movne	r0, #1
  400f78:	bd10      	pop	{r4, pc}
	}
	if (SD_MMC_OK != sd_mmc_start_read_blocks(ram, 1)) {
  400f7a:	2101      	movs	r1, #1
  400f7c:	4620      	mov	r0, r4
  400f7e:	4b06      	ldr	r3, [pc, #24]	; (400f98 <sd_mmc_mem_2_ram+0x34>)
  400f80:	4798      	blx	r3
  400f82:	b928      	cbnz	r0, 400f90 <sd_mmc_mem_2_ram+0x2c>
		return CTRL_FAIL;
	}
	if (SD_MMC_OK != sd_mmc_wait_end_of_read_blocks(false)) {
  400f84:	4b05      	ldr	r3, [pc, #20]	; (400f9c <sd_mmc_mem_2_ram+0x38>)
  400f86:	4798      	blx	r3
{
	switch (sd_mmc_init_read_blocks(slot, addr, 1)) {
	case SD_MMC_OK:
		break;
	case SD_MMC_ERR_NO_CARD:
		return CTRL_NO_PRESENT;
  400f88:	3000      	adds	r0, #0
  400f8a:	bf18      	it	ne
  400f8c:	2001      	movne	r0, #1
  400f8e:	bd10      	pop	{r4, pc}
	default:
		return CTRL_FAIL;
	}
	if (SD_MMC_OK != sd_mmc_start_read_blocks(ram, 1)) {
		return CTRL_FAIL;
  400f90:	2001      	movs	r0, #1
	}
	if (SD_MMC_OK != sd_mmc_wait_end_of_read_blocks(false)) {
		return CTRL_FAIL;
	}
	return CTRL_GOOD;
}
  400f92:	bd10      	pop	{r4, pc}
  400f94:	00400c51 	.word	0x00400c51
  400f98:	00400d21 	.word	0x00400d21
  400f9c:	00400d49 	.word	0x00400d49

00400fa0 <sd_mmc_mem_2_ram_0>:

Ctrl_status sd_mmc_mem_2_ram_0(uint32_t addr, void *ram)
{
  400fa0:	b508      	push	{r3, lr}
	return sd_mmc_mem_2_ram(0, addr, ram);
  400fa2:	460a      	mov	r2, r1
  400fa4:	4601      	mov	r1, r0
  400fa6:	2000      	movs	r0, #0
  400fa8:	4b01      	ldr	r3, [pc, #4]	; (400fb0 <sd_mmc_mem_2_ram_0+0x10>)
  400faa:	4798      	blx	r3
}
  400fac:	bd08      	pop	{r3, pc}
  400fae:	bf00      	nop
  400fb0:	00400f65 	.word	0x00400f65

00400fb4 <sd_mmc_ram_2_mem>:
{
	return sd_mmc_mem_2_ram(1, addr, ram);
}

Ctrl_status sd_mmc_ram_2_mem(uint8_t slot, uint32_t addr, const void *ram)
{
  400fb4:	b510      	push	{r4, lr}
  400fb6:	4614      	mov	r4, r2
	switch (sd_mmc_init_write_blocks(slot, addr, 1)) {
  400fb8:	2201      	movs	r2, #1
  400fba:	4b0a      	ldr	r3, [pc, #40]	; (400fe4 <sd_mmc_ram_2_mem+0x30>)
  400fbc:	4798      	blx	r3
  400fbe:	b120      	cbz	r0, 400fca <sd_mmc_ram_2_mem+0x16>
	case SD_MMC_OK:
		break;
	case SD_MMC_ERR_NO_CARD:
		return CTRL_NO_PRESENT;
	default:
		return CTRL_FAIL;
  400fc0:	2802      	cmp	r0, #2
  400fc2:	bf0c      	ite	eq
  400fc4:	2002      	moveq	r0, #2
  400fc6:	2001      	movne	r0, #1
  400fc8:	bd10      	pop	{r4, pc}
	}
	if (SD_MMC_OK != sd_mmc_start_write_blocks(ram, 1)) {
  400fca:	2101      	movs	r1, #1
  400fcc:	4620      	mov	r0, r4
  400fce:	4b06      	ldr	r3, [pc, #24]	; (400fe8 <sd_mmc_ram_2_mem+0x34>)
  400fd0:	4798      	blx	r3
  400fd2:	b928      	cbnz	r0, 400fe0 <sd_mmc_ram_2_mem+0x2c>
		return CTRL_FAIL;
	}
	if (SD_MMC_OK != sd_mmc_wait_end_of_write_blocks(false)) {
  400fd4:	4b05      	ldr	r3, [pc, #20]	; (400fec <sd_mmc_ram_2_mem+0x38>)
  400fd6:	4798      	blx	r3
{
	switch (sd_mmc_init_write_blocks(slot, addr, 1)) {
	case SD_MMC_OK:
		break;
	case SD_MMC_ERR_NO_CARD:
		return CTRL_NO_PRESENT;
  400fd8:	3000      	adds	r0, #0
  400fda:	bf18      	it	ne
  400fdc:	2001      	movne	r0, #1
  400fde:	bd10      	pop	{r4, pc}
	default:
		return CTRL_FAIL;
	}
	if (SD_MMC_OK != sd_mmc_start_write_blocks(ram, 1)) {
		return CTRL_FAIL;
  400fe0:	2001      	movs	r0, #1
	}
	if (SD_MMC_OK != sd_mmc_wait_end_of_write_blocks(false)) {
		return CTRL_FAIL;
	}
	return CTRL_GOOD;
}
  400fe2:	bd10      	pop	{r4, pc}
  400fe4:	00400dad 	.word	0x00400dad
  400fe8:	00400e39 	.word	0x00400e39
  400fec:	00400e61 	.word	0x00400e61

00400ff0 <sd_mmc_ram_2_mem_0>:

Ctrl_status sd_mmc_ram_2_mem_0(uint32_t addr, const void *ram)
{
  400ff0:	b508      	push	{r3, lr}
	return sd_mmc_ram_2_mem(0, addr, ram);
  400ff2:	460a      	mov	r2, r1
  400ff4:	4601      	mov	r1, r0
  400ff6:	2000      	movs	r0, #0
  400ff8:	4b01      	ldr	r3, [pc, #4]	; (401000 <sd_mmc_ram_2_mem_0+0x10>)
  400ffa:	4798      	blx	r3
}
  400ffc:	bd08      	pop	{r3, pc}
  400ffe:	bf00      	nop
  401000:	00400fb5 	.word	0x00400fb5

00401004 <mem_test_unit_ready>:
{
  Ctrl_status status;

  if (!Ctrl_access_lock()) return CTRL_FAIL;

  status =
  401004:	b918      	cbnz	r0, 40100e <mem_test_unit_ready+0xa>
  return LUN_ID_0;
}


Ctrl_status mem_test_unit_ready(U8 lun)
{
  401006:	b508      	push	{r3, lr}
  Ctrl_status status;

  if (!Ctrl_access_lock()) return CTRL_FAIL;

  status =
  401008:	4b02      	ldr	r3, [pc, #8]	; (401014 <mem_test_unit_ready+0x10>)
  40100a:	4798      	blx	r3
  40100c:	bd08      	pop	{r3, pc}
  40100e:	2001      	movs	r0, #1
  401010:	4770      	bx	lr
  401012:	bf00      	nop
  401014:	00400f15 	.word	0x00400f15

00401018 <mem_read_capacity>:
{
  Ctrl_status status;

  if (!Ctrl_access_lock()) return CTRL_FAIL;

  status =
  401018:	b920      	cbnz	r0, 401024 <mem_read_capacity+0xc>
  return status;
}


Ctrl_status mem_read_capacity(U8 lun, U32 *u32_nb_sector)
{
  40101a:	b508      	push	{r3, lr}
  40101c:	4608      	mov	r0, r1
  Ctrl_status status;

  if (!Ctrl_access_lock()) return CTRL_FAIL;

  status =
  40101e:	4b02      	ldr	r3, [pc, #8]	; (401028 <mem_read_capacity+0x10>)
  401020:	4798      	blx	r3
  401022:	bd08      	pop	{r3, pc}
  401024:	2001      	movs	r0, #1
  401026:	4770      	bx	lr
  401028:	00400f45 	.word	0x00400f45

0040102c <mem_sector_size>:
#endif

  Ctrl_access_unlock();

  return sector_size;
}
  40102c:	fab0 f080 	clz	r0, r0
  401030:	0940      	lsrs	r0, r0, #5
  401032:	4770      	bx	lr

00401034 <mem_wr_protect>:

  if (!Ctrl_access_lock()) return true;

  wr_protect =
#if MAX_LUN
             (lun < MAX_LUN) ? lun_desc[lun].wr_protect() :
  401034:	b918      	cbnz	r0, 40103e <mem_wr_protect+0xa>

  return unloaded;
}

bool mem_wr_protect(U8 lun)
{
  401036:	b508      	push	{r3, lr}

  if (!Ctrl_access_lock()) return true;

  wr_protect =
#if MAX_LUN
             (lun < MAX_LUN) ? lun_desc[lun].wr_protect() :
  401038:	4b02      	ldr	r3, [pc, #8]	; (401044 <mem_wr_protect+0x10>)
  40103a:	4798      	blx	r3
  40103c:	bd08      	pop	{r3, pc}
  40103e:	2001      	movs	r0, #1
  401040:	4770      	bx	lr
  401042:	bf00      	nop
  401044:	00400f55 	.word	0x00400f55

00401048 <memory_2_ram>:
#endif

  if (!Ctrl_access_lock()) return CTRL_FAIL;

  memory_start_read_action(1);
  status =
  401048:	b928      	cbnz	r0, 401056 <memory_2_ram+0xe>
 */
//! @{


Ctrl_status memory_2_ram(U8 lun, U32 addr, void *ram)
{
  40104a:	b508      	push	{r3, lr}
  40104c:	4608      	mov	r0, r1
#endif

  if (!Ctrl_access_lock()) return CTRL_FAIL;

  memory_start_read_action(1);
  status =
  40104e:	4611      	mov	r1, r2
  401050:	4b02      	ldr	r3, [pc, #8]	; (40105c <memory_2_ram+0x14>)
  401052:	4798      	blx	r3
  401054:	bd08      	pop	{r3, pc}
  401056:	2001      	movs	r0, #1
  401058:	4770      	bx	lr
  40105a:	bf00      	nop
  40105c:	00400fa1 	.word	0x00400fa1

00401060 <ram_2_memory>:
#endif

  if (!Ctrl_access_lock()) return CTRL_FAIL;

  memory_start_write_action(1);
  status =
  401060:	b928      	cbnz	r0, 40106e <ram_2_memory+0xe>
  return status;
}


Ctrl_status ram_2_memory(U8 lun, U32 addr, const void *ram)
{
  401062:	b508      	push	{r3, lr}
  401064:	4608      	mov	r0, r1
#endif

  if (!Ctrl_access_lock()) return CTRL_FAIL;

  memory_start_write_action(1);
  status =
  401066:	4611      	mov	r1, r2
  401068:	4b02      	ldr	r3, [pc, #8]	; (401074 <ram_2_memory+0x14>)
  40106a:	4798      	blx	r3
  40106c:	bd08      	pop	{r3, pc}
  40106e:	2001      	movs	r0, #1
  401070:	4770      	bx	lr
  401072:	bf00      	nop
  401074:	00400ff1 	.word	0x00400ff1

00401078 <hsmci_reset>:

/**
 * \brief Reset the HSMCI interface
 */
static void hsmci_reset(void)
{
  401078:	b470      	push	{r4, r5, r6}
	uint32_t mr = HSMCI->HSMCI_MR;
  40107a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  40107e:	685d      	ldr	r5, [r3, #4]
	uint32_t dtor = HSMCI->HSMCI_DTOR;
  401080:	689c      	ldr	r4, [r3, #8]
	uint32_t sdcr = HSMCI->HSMCI_SDCR;
  401082:	68d8      	ldr	r0, [r3, #12]
	uint32_t cstor = HSMCI->HSMCI_CSTOR;
  401084:	69d9      	ldr	r1, [r3, #28]
	uint32_t cfg = HSMCI->HSMCI_CFG;
  401086:	6d5a      	ldr	r2, [r3, #84]	; 0x54
	HSMCI->HSMCI_CR = HSMCI_CR_SWRST;
  401088:	2680      	movs	r6, #128	; 0x80
  40108a:	601e      	str	r6, [r3, #0]
	HSMCI->HSMCI_MR = mr;
  40108c:	605d      	str	r5, [r3, #4]
	HSMCI->HSMCI_DTOR = dtor;
  40108e:	609c      	str	r4, [r3, #8]
	HSMCI->HSMCI_SDCR = sdcr;
  401090:	60d8      	str	r0, [r3, #12]
	HSMCI->HSMCI_CSTOR = cstor;
  401092:	61d9      	str	r1, [r3, #28]
	HSMCI->HSMCI_CFG = cfg;
  401094:	655a      	str	r2, [r3, #84]	; 0x54
#ifdef HSMCI_SR_DMADONE
	HSMCI->HSMCI_DMA = 0;
#endif
#if (SAMV70 || SAMV71 || SAME70 || SAMS70)
#ifdef HSMCI_DMA_DMAEN
	HSMCI->HSMCI_DMA = 0;
  401096:	2200      	movs	r2, #0
  401098:	651a      	str	r2, [r3, #80]	; 0x50
#endif
#endif
	// Enable the HSMCI
	HSMCI->HSMCI_CR = HSMCI_CR_PWSEN | HSMCI_CR_MCIEN;
  40109a:	2205      	movs	r2, #5
  40109c:	601a      	str	r2, [r3, #0]
}
  40109e:	bc70      	pop	{r4, r5, r6}
  4010a0:	4770      	bx	lr
  4010a2:	bf00      	nop

004010a4 <hsmci_send_cmd_execute>:
 *
 * \return true if success, otherwise false
 */
static bool hsmci_send_cmd_execute(uint32_t cmdr, sdmmc_cmd_def_t cmd,
		uint32_t arg)
{
  4010a4:	b508      	push	{r3, lr}
	uint32_t sr;

	cmdr |= HSMCI_CMDR_CMDNB(cmd) | HSMCI_CMDR_SPCMD_STD;
  4010a6:	f001 033f 	and.w	r3, r1, #63	; 0x3f
  4010aa:	4318      	orrs	r0, r3
	if (cmd & SDMMC_RESP_PRESENT) {
  4010ac:	f411 7f80 	tst.w	r1, #256	; 0x100
  4010b0:	d00c      	beq.n	4010cc <hsmci_send_cmd_execute+0x28>
		cmdr |= HSMCI_CMDR_MAXLAT;
		if (cmd & SDMMC_RESP_136) {
  4010b2:	f411 6f00 	tst.w	r1, #2048	; 0x800
  4010b6:	d002      	beq.n	4010be <hsmci_send_cmd_execute+0x1a>
			cmdr |= HSMCI_CMDR_RSPTYP_136_BIT;
  4010b8:	f440 5084 	orr.w	r0, r0, #4224	; 0x1080
  4010bc:	e006      	b.n	4010cc <hsmci_send_cmd_execute+0x28>
		} else if (cmd & SDMMC_RESP_BUSY) {
  4010be:	f411 5f00 	tst.w	r1, #8192	; 0x2000
			cmdr |= HSMCI_CMDR_RSPTYP_R1B;
  4010c2:	bf14      	ite	ne
  4010c4:	f440 5086 	orrne.w	r0, r0, #4288	; 0x10c0
		} else {
			cmdr |= HSMCI_CMDR_RSPTYP_48_BIT;
  4010c8:	f440 5082 	orreq.w	r0, r0, #4160	; 0x1040
		}
	}
	if (cmd & SDMMC_CMD_OPENDRAIN) {
  4010cc:	f411 4f80 	tst.w	r1, #16384	; 0x4000
		cmdr |= HSMCI_CMDR_OPDCMD_OPENDRAIN;
  4010d0:	bf18      	it	ne
  4010d2:	f440 6000 	orrne.w	r0, r0, #2048	; 0x800
	}

	// Write argument
	HSMCI->HSMCI_ARGR = arg;
  4010d6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  4010da:	611a      	str	r2, [r3, #16]
	// Write and start command
	HSMCI->HSMCI_CMDR = cmdr;
  4010dc:	6158      	str	r0, [r3, #20]

	// Wait end of command
	do {
		sr = HSMCI->HSMCI_SR;
  4010de:	4618      	mov	r0, r3
		if (cmd & SDMMC_RESP_CRC) {
  4010e0:	f401 5280 	and.w	r2, r1, #4096	; 0x1000
	// Write and start command
	HSMCI->HSMCI_CMDR = cmdr;

	// Wait end of command
	do {
		sr = HSMCI->HSMCI_SR;
  4010e4:	6c03      	ldr	r3, [r0, #64]	; 0x40
		if (cmd & SDMMC_RESP_CRC) {
  4010e6:	b132      	cbz	r2, 4010f6 <hsmci_send_cmd_execute+0x52>
			if (sr & (HSMCI_SR_CSTOE | HSMCI_SR_RTOE
  4010e8:	f413 0f1f 	tst.w	r3, #10420224	; 0x9f0000
  4010ec:	d00a      	beq.n	401104 <hsmci_send_cmd_execute+0x60>
					| HSMCI_SR_RENDE | HSMCI_SR_RCRCE
					| HSMCI_SR_RDIRE | HSMCI_SR_RINDE)) {
				hsmci_debug("%s: CMD 0x%08x sr 0x%08x error\n\r",
						__func__, cmd, sr);
				hsmci_reset();
  4010ee:	4b14      	ldr	r3, [pc, #80]	; (401140 <hsmci_send_cmd_execute+0x9c>)
  4010f0:	4798      	blx	r3
				return false;
  4010f2:	2000      	movs	r0, #0
  4010f4:	bd08      	pop	{r3, pc}
			}
		} else {
			if (sr & (HSMCI_SR_CSTOE | HSMCI_SR_RTOE
  4010f6:	f413 0f1b 	tst.w	r3, #10158080	; 0x9b0000
  4010fa:	d003      	beq.n	401104 <hsmci_send_cmd_execute+0x60>
					| HSMCI_SR_RENDE
					| HSMCI_SR_RDIRE | HSMCI_SR_RINDE)) {
				hsmci_debug("%s: CMD 0x%08x sr 0x%08x error\n\r",
						__func__, cmd, sr);
				hsmci_reset();
  4010fc:	4b10      	ldr	r3, [pc, #64]	; (401140 <hsmci_send_cmd_execute+0x9c>)
  4010fe:	4798      	blx	r3
				return false;
  401100:	2000      	movs	r0, #0
  401102:	bd08      	pop	{r3, pc}
			}
		}
	} while (!(sr & HSMCI_SR_CMDRDY));
  401104:	f013 0f01 	tst.w	r3, #1
  401108:	d0ec      	beq.n	4010e4 <hsmci_send_cmd_execute+0x40>

	if (cmd & SDMMC_RESP_BUSY) {
  40110a:	f411 5f00 	tst.w	r1, #8192	; 0x2000
  40110e:	d10e      	bne.n	40112e <hsmci_send_cmd_execute+0x8a>
		if (!hsmci_wait_busy()) {
			return false;
		}
	}
	return true;
  401110:	2001      	movs	r0, #1
  401112:	bd08      	pop	{r3, pc}
{
	uint32_t busy_wait = 0xFFFFFFFF;
	uint32_t sr;

	do {
		sr = HSMCI->HSMCI_SR;
  401114:	6c0b      	ldr	r3, [r1, #64]	; 0x40
		if (busy_wait-- == 0) {
  401116:	3a01      	subs	r2, #1
  401118:	d103      	bne.n	401122 <hsmci_send_cmd_execute+0x7e>
			hsmci_debug("%s: timeout\n\r", __func__);
			hsmci_reset();
  40111a:	4b09      	ldr	r3, [pc, #36]	; (401140 <hsmci_send_cmd_execute+0x9c>)
  40111c:	4798      	blx	r3
			return false;
  40111e:	2000      	movs	r0, #0
  401120:	bd08      	pop	{r3, pc}
		}
	} while (!((sr & HSMCI_SR_NOTBUSY) && ((sr & HSMCI_SR_DTIP) == 0)));
  401122:	f003 0330 	and.w	r3, r3, #48	; 0x30
  401126:	2b20      	cmp	r3, #32
  401128:	d1f4      	bne.n	401114 <hsmci_send_cmd_execute+0x70>
	return true;
  40112a:	2001      	movs	r0, #1
  40112c:	bd08      	pop	{r3, pc}
{
	uint32_t busy_wait = 0xFFFFFFFF;
	uint32_t sr;

	do {
		sr = HSMCI->HSMCI_SR;
  40112e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  401132:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  401134:	f04f 32ff 	mov.w	r2, #4294967295
  401138:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  40113c:	e7f1      	b.n	401122 <hsmci_send_cmd_execute+0x7e>
  40113e:	bf00      	nop
  401140:	00401079 	.word	0x00401079

00401144 <hsmci_init>:

//-------------------------------------------------------------------
//--------------------- PUBLIC FUNCTIONS ----------------------------

void hsmci_init(void)
{
  401144:	b510      	push	{r4, lr}
	pmc_enable_periph_clk(ID_HSMCI);
  401146:	2012      	movs	r0, #18
  401148:	4c08      	ldr	r4, [pc, #32]	; (40116c <hsmci_init+0x28>)
  40114a:	47a0      	blx	r4
#endif

#if (SAMV70 || SAMV71 || SAME70 || SAMS70)
#ifdef HSMCI_DMA_DMAEN
	// Enable clock for DMA controller
	pmc_enable_periph_clk(ID_XDMAC);
  40114c:	203a      	movs	r0, #58	; 0x3a
  40114e:	47a0      	blx	r4
#endif
#endif

	// Set the Data Timeout Register to 2 Mega Cycles
	HSMCI->HSMCI_DTOR = HSMCI_DTOR_DTOMUL_1048576 | HSMCI_DTOR_DTOCYC(2);
  401150:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  401154:	2272      	movs	r2, #114	; 0x72
  401156:	609a      	str	r2, [r3, #8]
	// Set Completion Signal Timeout to 2 Mega Cycles
	HSMCI->HSMCI_CSTOR = HSMCI_CSTOR_CSTOMUL_1048576 | HSMCI_CSTOR_CSTOCYC(2);
  401158:	61da      	str	r2, [r3, #28]
	// Set Configuration Register
	HSMCI->HSMCI_CFG = HSMCI_CFG_FIFOMODE | HSMCI_CFG_FERRCTRL;
  40115a:	2211      	movs	r2, #17
  40115c:	655a      	str	r2, [r3, #84]	; 0x54
	// Set power saving to maximum value
	HSMCI->HSMCI_MR = HSMCI_MR_PWSDIV_Msk;
  40115e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
  401162:	605a      	str	r2, [r3, #4]

	// Enable the HSMCI and the Power Saving
	HSMCI->HSMCI_CR = HSMCI_CR_MCIEN | HSMCI_CR_PWSEN;
  401164:	2205      	movs	r2, #5
  401166:	601a      	str	r2, [r3, #0]
  401168:	bd10      	pop	{r4, pc}
  40116a:	bf00      	nop
  40116c:	004037ed 	.word	0x004037ed

00401170 <hsmci_get_bus_width>:
}

uint8_t hsmci_get_bus_width(uint8_t slot)
{
	switch (slot) {
  401170:	2800      	cmp	r0, #0
		return SD_MMC_HSMCI_SLOT_1_SIZE;
#endif
	default:
		return 0; // Slot number wrong
	}
}
  401172:	bf0c      	ite	eq
  401174:	2004      	moveq	r0, #4
  401176:	2000      	movne	r0, #0
  401178:	4770      	bx	lr
  40117a:	bf00      	nop

0040117c <hsmci_is_high_speed_capable>:

bool hsmci_is_high_speed_capable(void)
{
	return true;
}
  40117c:	2001      	movs	r0, #1
  40117e:	4770      	bx	lr

00401180 <hsmci_select_device>:

void hsmci_select_device(uint8_t slot, uint32_t clock, uint8_t bus_width, bool high_speed)
{
  401180:	b410      	push	{r4}
	uint32_t hsmci_slot = HSMCI_SDCR_SDCSEL_SLOTA;
	uint32_t hsmci_bus_width = HSMCI_SDCR_SDCBUS_1;

	if (high_speed) {
  401182:	b133      	cbz	r3, 401192 <hsmci_select_device+0x12>
		HSMCI->HSMCI_CFG |= HSMCI_CFG_HSMODE;
  401184:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
  401188:	6d43      	ldr	r3, [r0, #84]	; 0x54
  40118a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  40118e:	6543      	str	r3, [r0, #84]	; 0x54
  401190:	e005      	b.n	40119e <hsmci_select_device+0x1e>
	} else {
		HSMCI->HSMCI_CFG &= ~HSMCI_CFG_HSMODE;
  401192:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
  401196:	6d43      	ldr	r3, [r0, #84]	; 0x54
  401198:	f423 7380 	bic.w	r3, r3, #256	; 0x100
  40119c:	6543      	str	r3, [r0, #84]	; 0x54
	uint32_t clkodd = 0;
	// clock divider, represent (((clkdiv << 1) + clkodd) + 2)
	uint32_t div = 0;

	// Speed = MCK clock / (((clkdiv << 1) + clkodd) + 2)
	if ((speed * 2) < mck) {
  40119e:	4b1f      	ldr	r3, [pc, #124]	; (40121c <hsmci_select_device+0x9c>)
  4011a0:	ebb3 0f41 	cmp.w	r3, r1, lsl #1
  4011a4:	d32d      	bcc.n	401202 <hsmci_select_device+0x82>
		div = (mck / speed) - 2;
  4011a6:	481e      	ldr	r0, [pc, #120]	; (401220 <hsmci_select_device+0xa0>)
  4011a8:	fbb0 f3f1 	udiv	r3, r0, r1
		if (mck % speed) {
  4011ac:	fb01 0113 	mls	r1, r1, r3, r0
  4011b0:	b909      	cbnz	r1, 4011b6 <hsmci_select_device+0x36>
	// clock divider, represent (((clkdiv << 1) + clkodd) + 2)
	uint32_t div = 0;

	// Speed = MCK clock / (((clkdiv << 1) + clkodd) + 2)
	if ((speed * 2) < mck) {
		div = (mck / speed) - 2;
  4011b2:	3b02      	subs	r3, #2
  4011b4:	e000      	b.n	4011b8 <hsmci_select_device+0x38>
		if (mck % speed) {
			// Ensure that the card speed not be higher than expected.
			div++;
  4011b6:	3b01      	subs	r3, #1
	} else {
		clkdiv = 0;
		clkodd = 0;
	}

	HSMCI->HSMCI_MR &= ~HSMCI_MR_CLKDIV_Msk;
  4011b8:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  4011bc:	6848      	ldr	r0, [r1, #4]
  4011be:	f020 00ff 	bic.w	r0, r0, #255	; 0xff
  4011c2:	6048      	str	r0, [r1, #4]
	HSMCI->HSMCI_MR |= HSMCI_MR_CLKDIV(clkdiv);
  4011c4:	6848      	ldr	r0, [r1, #4]
  4011c6:	f3c3 0447 	ubfx	r4, r3, #1, #8
  4011ca:	4320      	orrs	r0, r4
  4011cc:	6048      	str	r0, [r1, #4]
	if (clkodd) {
  4011ce:	f013 0f01 	tst.w	r3, #1
  4011d2:	d004      	beq.n	4011de <hsmci_select_device+0x5e>
		HSMCI->HSMCI_MR |= HSMCI_MR_CLKODD;
  4011d4:	684b      	ldr	r3, [r1, #4]
  4011d6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4011da:	604b      	str	r3, [r1, #4]
  4011dc:	e005      	b.n	4011ea <hsmci_select_device+0x6a>
	}
	else {
		HSMCI->HSMCI_MR &= ~HSMCI_MR_CLKODD;
  4011de:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  4011e2:	684b      	ldr	r3, [r1, #4]
  4011e4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  4011e8:	604b      	str	r3, [r1, #4]
#endif
	default:
		Assert(false); // Slot number wrong
	}

	switch (bus_width) {
  4011ea:	2a04      	cmp	r2, #4
  4011ec:	d004      	beq.n	4011f8 <hsmci_select_device+0x78>
}

void hsmci_select_device(uint8_t slot, uint32_t clock, uint8_t bus_width, bool high_speed)
{
	uint32_t hsmci_slot = HSMCI_SDCR_SDCSEL_SLOTA;
	uint32_t hsmci_bus_width = HSMCI_SDCR_SDCBUS_1;
  4011ee:	2a08      	cmp	r2, #8
  4011f0:	bf0c      	ite	eq
  4011f2:	22c0      	moveq	r2, #192	; 0xc0
  4011f4:	2200      	movne	r2, #0
  4011f6:	e000      	b.n	4011fa <hsmci_select_device+0x7a>
	case 1:
		hsmci_bus_width = HSMCI_SDCR_SDCBUS_1;
		break;

	case 4:
		hsmci_bus_width = HSMCI_SDCR_SDCBUS_4;
  4011f8:	2280      	movs	r2, #128	; 0x80
		break;

	default:
		Assert(false); // Bus width wrong
	}
	HSMCI->HSMCI_SDCR = hsmci_slot | hsmci_bus_width;
  4011fa:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  4011fe:	60da      	str	r2, [r3, #12]
}
  401200:	e008      	b.n	401214 <hsmci_select_device+0x94>
	} else {
		clkdiv = 0;
		clkodd = 0;
	}

	HSMCI->HSMCI_MR &= ~HSMCI_MR_CLKDIV_Msk;
  401202:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  401206:	6859      	ldr	r1, [r3, #4]
  401208:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
  40120c:	6059      	str	r1, [r3, #4]
	HSMCI->HSMCI_MR |= HSMCI_MR_CLKDIV(clkdiv);
  40120e:	6859      	ldr	r1, [r3, #4]
  401210:	6059      	str	r1, [r3, #4]
  401212:	e7e4      	b.n	4011de <hsmci_select_device+0x5e>

	default:
		Assert(false); // Bus width wrong
	}
	HSMCI->HSMCI_SDCR = hsmci_slot | hsmci_bus_width;
}
  401214:	f85d 4b04 	ldr.w	r4, [sp], #4
  401218:	4770      	bx	lr
  40121a:	bf00      	nop
  40121c:	08f0d17f 	.word	0x08f0d17f
  401220:	08f0d180 	.word	0x08f0d180

00401224 <hsmci_deselect_device>:

void hsmci_deselect_device(uint8_t slot)
{
  401224:	4770      	bx	lr
  401226:	bf00      	nop

00401228 <hsmci_send_clock>:
}

void hsmci_send_clock(void)
{
	// Configure command
	HSMCI->HSMCI_MR &= ~(HSMCI_MR_WRPROOF | HSMCI_MR_RDPROOF | HSMCI_MR_FBYTE);
  401228:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  40122c:	685a      	ldr	r2, [r3, #4]
  40122e:	f422 5260 	bic.w	r2, r2, #14336	; 0x3800
  401232:	605a      	str	r2, [r3, #4]
	// Write argument
	HSMCI->HSMCI_ARGR = 0;
  401234:	2200      	movs	r2, #0
  401236:	611a      	str	r2, [r3, #16]
	// Write and start initialization command
	HSMCI->HSMCI_CMDR = HSMCI_CMDR_RSPTYP_NORESP
  401238:	f44f 6210 	mov.w	r2, #2304	; 0x900
  40123c:	615a      	str	r2, [r3, #20]
			| HSMCI_CMDR_SPCMD_INIT
			| HSMCI_CMDR_OPDCMD_OPENDRAIN;
	// Wait end of initialization command
	while (!(HSMCI->HSMCI_SR & HSMCI_SR_CMDRDY));
  40123e:	461a      	mov	r2, r3
  401240:	6c13      	ldr	r3, [r2, #64]	; 0x40
  401242:	f013 0f01 	tst.w	r3, #1
  401246:	d0fb      	beq.n	401240 <hsmci_send_clock+0x18>
}
  401248:	4770      	bx	lr
  40124a:	bf00      	nop

0040124c <hsmci_send_cmd>:

bool hsmci_send_cmd(sdmmc_cmd_def_t cmd, uint32_t arg)
{
  40124c:	b510      	push	{r4, lr}
	// Configure command
	HSMCI->HSMCI_MR &= ~(HSMCI_MR_WRPROOF | HSMCI_MR_RDPROOF | HSMCI_MR_FBYTE);
  40124e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  401252:	685a      	ldr	r2, [r3, #4]
  401254:	f422 5260 	bic.w	r2, r2, #14336	; 0x3800
  401258:	605a      	str	r2, [r3, #4]
	HSMCI->HSMCI_MR &= ~HSMCI_MR_PDCMODE;
#endif
#if (SAMV70 || SAMV71 || SAME70 || SAMS70)
#ifdef HSMCI_DMA_DMAEN
	// Disable DMA for HSMCI
	HSMCI->HSMCI_DMA = 0;
  40125a:	2400      	movs	r4, #0
  40125c:	651c      	str	r4, [r3, #80]	; 0x50
#endif
#endif
	HSMCI->HSMCI_BLKR = 0;
  40125e:	619c      	str	r4, [r3, #24]
	return hsmci_send_cmd_execute(0, cmd, arg);
  401260:	460a      	mov	r2, r1
  401262:	4601      	mov	r1, r0
  401264:	4620      	mov	r0, r4
  401266:	4b01      	ldr	r3, [pc, #4]	; (40126c <hsmci_send_cmd+0x20>)
  401268:	4798      	blx	r3
}
  40126a:	bd10      	pop	{r4, pc}
  40126c:	004010a5 	.word	0x004010a5

00401270 <hsmci_get_response>:

uint32_t hsmci_get_response(void)
{
	return HSMCI->HSMCI_RSPR[0];
  401270:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  401274:	6a18      	ldr	r0, [r3, #32]
}
  401276:	4770      	bx	lr

00401278 <hsmci_get_response_128>:

void hsmci_get_response_128(uint8_t* response)
{
  401278:	b410      	push	{r4}
  40127a:	1d03      	adds	r3, r0, #4
  40127c:	3014      	adds	r0, #20
	uint32_t response_32;

	for (uint8_t i = 0; i < 4; i++) {
		response_32 = HSMCI->HSMCI_RSPR[0];
  40127e:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
  401282:	6a22      	ldr	r2, [r4, #32]
		*response = (response_32 >> 24) & 0xFF;
  401284:	0e11      	lsrs	r1, r2, #24
  401286:	f803 1c04 	strb.w	r1, [r3, #-4]
		response++;
		*response = (response_32 >> 16) & 0xFF;
  40128a:	0c11      	lsrs	r1, r2, #16
  40128c:	f803 1c03 	strb.w	r1, [r3, #-3]
		response++;
		*response = (response_32 >>  8) & 0xFF;
  401290:	0a11      	lsrs	r1, r2, #8
  401292:	f803 1c02 	strb.w	r1, [r3, #-2]
		response++;
		*response = (response_32 >>  0) & 0xFF;
  401296:	f803 2c01 	strb.w	r2, [r3, #-1]
  40129a:	3304      	adds	r3, #4

void hsmci_get_response_128(uint8_t* response)
{
	uint32_t response_32;

	for (uint8_t i = 0; i < 4; i++) {
  40129c:	4283      	cmp	r3, r0
  40129e:	d1f0      	bne.n	401282 <hsmci_get_response_128+0xa>
		*response = (response_32 >>  8) & 0xFF;
		response++;
		*response = (response_32 >>  0) & 0xFF;
		response++;
	}
}
  4012a0:	f85d 4b04 	ldr.w	r4, [sp], #4
  4012a4:	4770      	bx	lr
  4012a6:	bf00      	nop

004012a8 <hsmci_adtc_start>:

bool hsmci_adtc_start(sdmmc_cmd_def_t cmd, uint32_t arg, uint16_t block_size, uint16_t nb_block, bool access_block)
{
  4012a8:	b570      	push	{r4, r5, r6, lr}
	}
#endif

#if (SAMV70 || SAMV71 || SAME70 || SAMS70)
#ifdef HSMCI_DMA_DMAEN
	if (access_block) {
  4012aa:	f89d 4010 	ldrb.w	r4, [sp, #16]
  4012ae:	b12c      	cbz	r4, 4012bc <hsmci_adtc_start+0x14>
		// Enable DMA for HSMCI
		HSMCI->HSMCI_DMA = HSMCI_DMA_DMAEN;
  4012b0:	f44f 7580 	mov.w	r5, #256	; 0x100
  4012b4:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
  4012b8:	6525      	str	r5, [r4, #80]	; 0x50
  4012ba:	e003      	b.n	4012c4 <hsmci_adtc_start+0x1c>
	} else {
		// Disable DMA for HSMCI
		HSMCI->HSMCI_DMA = 0;
  4012bc:	2500      	movs	r5, #0
  4012be:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
  4012c2:	6525      	str	r5, [r4, #80]	; 0x50
#endif
#endif
	// Enabling Read/Write Proof allows to stop the HSMCI Clock during
	// read/write  access if the internal FIFO is full.
	// This will guarantee data integrity, not bandwidth.
	HSMCI->HSMCI_MR |= HSMCI_MR_WRPROOF | HSMCI_MR_RDPROOF;
  4012c4:	f04f 4580 	mov.w	r5, #1073741824	; 0x40000000
  4012c8:	686c      	ldr	r4, [r5, #4]
  4012ca:	f444 54c0 	orr.w	r4, r4, #6144	; 0x1800
  4012ce:	606c      	str	r4, [r5, #4]
	// Force byte transfer if needed
	if (block_size & 0x3) {
  4012d0:	f012 0f03 	tst.w	r2, #3
  4012d4:	d004      	beq.n	4012e0 <hsmci_adtc_start+0x38>
		HSMCI->HSMCI_MR |= HSMCI_MR_FBYTE;
  4012d6:	686c      	ldr	r4, [r5, #4]
  4012d8:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
  4012dc:	606c      	str	r4, [r5, #4]
  4012de:	e005      	b.n	4012ec <hsmci_adtc_start+0x44>
	} else {
		HSMCI->HSMCI_MR &= ~HSMCI_MR_FBYTE;
  4012e0:	f04f 4580 	mov.w	r5, #1073741824	; 0x40000000
  4012e4:	686c      	ldr	r4, [r5, #4]
  4012e6:	f424 5400 	bic.w	r4, r4, #8192	; 0x2000
  4012ea:	606c      	str	r4, [r5, #4]
	}

	if (cmd & SDMMC_CMD_WRITE) {
  4012ec:	f400 4400 	and.w	r4, r0, #32768	; 0x8000
		cmdr = HSMCI_CMDR_TRCMD_START_DATA | HSMCI_CMDR_TRDIR_WRITE;
	} else {
		cmdr = HSMCI_CMDR_TRCMD_START_DATA | HSMCI_CMDR_TRDIR_READ;
  4012f0:	2c00      	cmp	r4, #0
  4012f2:	bf14      	ite	ne
  4012f4:	f44f 3480 	movne.w	r4, #65536	; 0x10000
  4012f8:	f44f 24a0 	moveq.w	r4, #327680	; 0x50000
	}

	if (cmd & SDMMC_CMD_SDIO_BYTE) {
  4012fc:	f410 3f80 	tst.w	r0, #65536	; 0x10000
  401300:	d007      	beq.n	401312 <hsmci_adtc_start+0x6a>
			cmdr |= HSMCI_CMDR_TRTYP_BYTE;
  401302:	f444 1400 	orr.w	r4, r4, #2097152	; 0x200000
			// Value 0 corresponds to a 512-byte transfer
			HSMCI->HSMCI_BLKR = ((block_size % 512) << HSMCI_BLKR_BCNT_Pos);
  401306:	f3c2 0508 	ubfx	r5, r2, #0, #9
  40130a:	f04f 4680 	mov.w	r6, #1073741824	; 0x40000000
  40130e:	61b5      	str	r5, [r6, #24]
  401310:	e018      	b.n	401344 <hsmci_adtc_start+0x9c>
	} else {
		HSMCI->HSMCI_BLKR = (block_size << HSMCI_BLKR_BLKLEN_Pos) |
  401312:	ea43 4502 	orr.w	r5, r3, r2, lsl #16
  401316:	f04f 4680 	mov.w	r6, #1073741824	; 0x40000000
  40131a:	61b5      	str	r5, [r6, #24]
				(nb_block << HSMCI_BLKR_BCNT_Pos);
		if (cmd & SDMMC_CMD_SDIO_BLOCK) {
  40131c:	f410 3f00 	tst.w	r0, #131072	; 0x20000
  401320:	d002      	beq.n	401328 <hsmci_adtc_start+0x80>
			cmdr |= HSMCI_CMDR_TRTYP_BLOCK;
  401322:	f444 1420 	orr.w	r4, r4, #2621440	; 0x280000
  401326:	e00d      	b.n	401344 <hsmci_adtc_start+0x9c>
		} else if (cmd & SDMMC_CMD_STREAM) {
  401328:	f410 2f80 	tst.w	r0, #262144	; 0x40000
  40132c:	d002      	beq.n	401334 <hsmci_adtc_start+0x8c>
			cmdr |= HSMCI_CMDR_TRTYP_STREAM;
  40132e:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  401332:	e007      	b.n	401344 <hsmci_adtc_start+0x9c>
		} else if (cmd & SDMMC_CMD_SINGLE_BLOCK) {
  401334:	f410 2f00 	tst.w	r0, #524288	; 0x80000
  401338:	d104      	bne.n	401344 <hsmci_adtc_start+0x9c>
			cmdr |= HSMCI_CMDR_TRTYP_SINGLE;
		} else if (cmd & SDMMC_CMD_MULTI_BLOCK) {
  40133a:	f410 1f80 	tst.w	r0, #1048576	; 0x100000
			cmdr |= HSMCI_CMDR_TRTYP_MULTIPLE;
  40133e:	bf18      	it	ne
  401340:	f444 2400 	orrne.w	r4, r4, #524288	; 0x80000
		} else {
			Assert(false); // Incorrect flags
		}
	}
	hsmci_transfert_pos = 0;
  401344:	2600      	movs	r6, #0
  401346:	4d06      	ldr	r5, [pc, #24]	; (401360 <hsmci_adtc_start+0xb8>)
  401348:	602e      	str	r6, [r5, #0]
	hsmci_block_size = block_size;
  40134a:	4d06      	ldr	r5, [pc, #24]	; (401364 <hsmci_adtc_start+0xbc>)
  40134c:	802a      	strh	r2, [r5, #0]
	hsmci_nb_block = nb_block;
  40134e:	4a06      	ldr	r2, [pc, #24]	; (401368 <hsmci_adtc_start+0xc0>)
  401350:	8013      	strh	r3, [r2, #0]

	return hsmci_send_cmd_execute(cmdr, cmd, arg);
  401352:	460a      	mov	r2, r1
  401354:	4601      	mov	r1, r0
  401356:	4620      	mov	r0, r4
  401358:	4b04      	ldr	r3, [pc, #16]	; (40136c <hsmci_adtc_start+0xc4>)
  40135a:	4798      	blx	r3
}
  40135c:	bd70      	pop	{r4, r5, r6, pc}
  40135e:	bf00      	nop
  401360:	204008cc 	.word	0x204008cc
  401364:	204008c6 	.word	0x204008c6
  401368:	204008c8 	.word	0x204008c8
  40136c:	004010a5 	.word	0x004010a5

00401370 <hsmci_read_word>:
{
	return hsmci_send_cmd_execute(HSMCI_CMDR_TRCMD_STOP_DATA, cmd, arg);
}

bool hsmci_read_word(uint32_t* value)
{
  401370:	b508      	push	{r3, lr}

	Assert(((uint32_t)hsmci_block_size * hsmci_nb_block) > hsmci_transfert_pos);

	// Wait data available
	do {
		sr = HSMCI->HSMCI_SR;
  401372:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
  401376:	4a16      	ldr	r2, [pc, #88]	; (4013d0 <hsmci_read_word+0x60>)

	Assert(((uint32_t)hsmci_block_size * hsmci_nb_block) > hsmci_transfert_pos);

	// Wait data available
	do {
		sr = HSMCI->HSMCI_SR;
  401378:	6c0b      	ldr	r3, [r1, #64]	; 0x40
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
  40137a:	4213      	tst	r3, r2
  40137c:	d003      	beq.n	401386 <hsmci_read_word+0x16>
				HSMCI_SR_DTOE | HSMCI_SR_DCRCE)) {
			hsmci_debug("%s: DMA sr 0x%08x error\n\r",
					__func__, sr);
			hsmci_reset();
  40137e:	4b15      	ldr	r3, [pc, #84]	; (4013d4 <hsmci_read_word+0x64>)
  401380:	4798      	blx	r3
			return false;
  401382:	2000      	movs	r0, #0
  401384:	bd08      	pop	{r3, pc}
		}
	} while (!(sr & HSMCI_SR_RXRDY));
  401386:	f013 0f02 	tst.w	r3, #2
  40138a:	d0f5      	beq.n	401378 <hsmci_read_word+0x8>

	// Read data
	*value = HSMCI->HSMCI_RDR;
  40138c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  401390:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401392:	6003      	str	r3, [r0, #0]
	hsmci_transfert_pos += 4;
  401394:	4a10      	ldr	r2, [pc, #64]	; (4013d8 <hsmci_read_word+0x68>)
  401396:	6813      	ldr	r3, [r2, #0]
  401398:	3304      	adds	r3, #4
  40139a:	6013      	str	r3, [r2, #0]
	if (((uint32_t)hsmci_block_size * hsmci_nb_block) > hsmci_transfert_pos) {
  40139c:	4a0f      	ldr	r2, [pc, #60]	; (4013dc <hsmci_read_word+0x6c>)
  40139e:	8811      	ldrh	r1, [r2, #0]
  4013a0:	4a0f      	ldr	r2, [pc, #60]	; (4013e0 <hsmci_read_word+0x70>)
  4013a2:	8812      	ldrh	r2, [r2, #0]
  4013a4:	fb02 f201 	mul.w	r2, r2, r1
  4013a8:	4293      	cmp	r3, r2
  4013aa:	d30e      	bcc.n	4013ca <hsmci_read_word+0x5a>
	}

	// Wait end of transfer
	// Note: no need of timeout, because it is include in HSMCI
	do {
		sr = HSMCI->HSMCI_SR;
  4013ac:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
  4013b0:	4a07      	ldr	r2, [pc, #28]	; (4013d0 <hsmci_read_word+0x60>)
	}

	// Wait end of transfer
	// Note: no need of timeout, because it is include in HSMCI
	do {
		sr = HSMCI->HSMCI_SR;
  4013b2:	6c0b      	ldr	r3, [r1, #64]	; 0x40
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
  4013b4:	4213      	tst	r3, r2
  4013b6:	d003      	beq.n	4013c0 <hsmci_read_word+0x50>
				HSMCI_SR_DTOE | HSMCI_SR_DCRCE)) {
			hsmci_debug("%s: DMA sr 0x%08x error\n\r",
					__func__, sr);
			hsmci_reset();
  4013b8:	4b06      	ldr	r3, [pc, #24]	; (4013d4 <hsmci_read_word+0x64>)
  4013ba:	4798      	blx	r3
			return false;
  4013bc:	2000      	movs	r0, #0
  4013be:	bd08      	pop	{r3, pc}
		}
	} while (!(sr & HSMCI_SR_XFRDONE));
  4013c0:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
  4013c4:	d0f5      	beq.n	4013b2 <hsmci_read_word+0x42>
	return true;
  4013c6:	2001      	movs	r0, #1
  4013c8:	bd08      	pop	{r3, pc}

	// Read data
	*value = HSMCI->HSMCI_RDR;
	hsmci_transfert_pos += 4;
	if (((uint32_t)hsmci_block_size * hsmci_nb_block) > hsmci_transfert_pos) {
		return true;
  4013ca:	2001      	movs	r0, #1
			hsmci_reset();
			return false;
		}
	} while (!(sr & HSMCI_SR_XFRDONE));
	return true;
}
  4013cc:	bd08      	pop	{r3, pc}
  4013ce:	bf00      	nop
  4013d0:	c0600000 	.word	0xc0600000
  4013d4:	00401079 	.word	0x00401079
  4013d8:	204008cc 	.word	0x204008cc
  4013dc:	204008c6 	.word	0x204008c6
  4013e0:	204008c8 	.word	0x204008c8

004013e4 <hsmci_start_read_blocks>:
#endif // HSMCI_MR_PDCMODE

#if (SAMV70 || SAMV71 || SAME70 || SAMS70)
#ifdef HSMCI_DMA_DMAEN
bool hsmci_start_read_blocks(void *dest, uint16_t nb_block)
{
  4013e4:	b5f0      	push	{r4, r5, r6, r7, lr}
  4013e6:	b089      	sub	sp, #36	; 0x24
  4013e8:	4604      	mov	r4, r0
  4013ea:	460d      	mov	r5, r1
	xdmac_channel_config_t p_cfg = {0, 0, 0, 0, 0, 0, 0, 0};
  4013ec:	2220      	movs	r2, #32
  4013ee:	2100      	movs	r1, #0
  4013f0:	4668      	mov	r0, sp
  4013f2:	4b21      	ldr	r3, [pc, #132]	; (401478 <hsmci_start_read_blocks+0x94>)
  4013f4:	4798      	blx	r3
 */
static inline void xdmac_channel_disable(Xdmac *xdmac, uint32_t channel_num)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_GD =(XDMAC_GD_DI0 << channel_num);
  4013f6:	4821      	ldr	r0, [pc, #132]	; (40147c <hsmci_start_read_blocks+0x98>)
  4013f8:	2301      	movs	r3, #1
  4013fa:	6203      	str	r3, [r0, #32]
	Assert(nb_block);
	Assert(dest);

	xdmac_channel_disable(XDMAC, CONF_HSMCI_XDMAC_CHANNEL);

	nb_data = nb_block * hsmci_block_size;
  4013fc:	4b20      	ldr	r3, [pc, #128]	; (401480 <hsmci_start_read_blocks+0x9c>)
  4013fe:	881b      	ldrh	r3, [r3, #0]
  401400:	fb05 f503 	mul.w	r5, r5, r3

	p_cfg.mbr_cfg = XDMAC_CC_TYPE_PER_TRAN
  401404:	4b1f      	ldr	r3, [pc, #124]	; (401484 <hsmci_start_read_blocks+0xa0>)
  401406:	9303      	str	r3, [sp, #12]
					| XDMAC_CC_SIF_AHB_IF1
					| XDMAC_CC_DIF_AHB_IF0
					| XDMAC_CC_SAM_FIXED_AM
					| XDMAC_CC_DAM_INCREMENTED_AM
					| XDMAC_CC_PERID(CONF_HSMCI_XDMAC_CHANNEL);
	p_cfg.mbr_ubc = nb_data / 4;
  401408:	08ab      	lsrs	r3, r5, #2
  40140a:	9300      	str	r3, [sp, #0]
	p_cfg.mbr_sa = (uint32_t)&(HSMCI->HSMCI_FIFO[0]);
  40140c:	4b1e      	ldr	r3, [pc, #120]	; (401488 <hsmci_start_read_blocks+0xa4>)
  40140e:	9301      	str	r3, [sp, #4]
	p_cfg.mbr_da = (uint32_t)dest;
  401410:	9402      	str	r4, [sp, #8]
	xdmac_configure_transfer(XDMAC, CONF_HSMCI_XDMAC_CHANNEL, &p_cfg);
  401412:	466a      	mov	r2, sp
  401414:	2100      	movs	r1, #0
  401416:	4b1d      	ldr	r3, [pc, #116]	; (40148c <hsmci_start_read_blocks+0xa8>)
  401418:	4798      	blx	r3
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  40141a:	4b1d      	ldr	r3, [pc, #116]	; (401490 <hsmci_start_read_blocks+0xac>)
  40141c:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  401420:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  401424:	f007 0e07 	and.w	lr, r7, #7
  401428:	f10e 0e04 	add.w	lr, lr, #4
    ways    = CCSIDR_WAYS(ccsidr);
  40142c:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  401430:	fab7 f087 	clz	r0, r7
    wshift  = __CLZ(ways) & 0x1f;
  401434:	f000 001f 	and.w	r0, r0, #31
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  401438:	f3bf 8f4f 	dsb	sy

    do {                                    // clean & invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCCISW = sw;
  40143c:	461c      	mov	r4, r3
    wshift  = __CLZ(ways) & 0x1f;

    __DSB();

    do {                                    // clean & invalidate D-Cache
         int32_t tmpways = ways;
  40143e:	463b      	mov	r3, r7
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
  401440:	fa06 f10e 	lsl.w	r1, r6, lr
  401444:	fa03 f200 	lsl.w	r2, r3, r0
  401448:	430a      	orrs	r2, r1
              SCB->DCCISW = sw;
  40144a:	f8c4 2274 	str.w	r2, [r4, #628]	; 0x274
            } while(tmpways--);
  40144e:	3b01      	subs	r3, #1
  401450:	f1b3 3fff 	cmp.w	r3, #4294967295
  401454:	d1f6      	bne.n	401444 <hsmci_start_read_blocks+0x60>
        } while(sets--);
  401456:	3e01      	subs	r6, #1
  401458:	f1b6 3fff 	cmp.w	r6, #4294967295
  40145c:	d1ef      	bne.n	40143e <hsmci_start_read_blocks+0x5a>
  40145e:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  401462:	f3bf 8f6f 	isb	sy
	Assert(channel_num < XDMACCHID_NUMBER);
	
	/* Update DCache before DMA transmit */
	SCB_CleanInvalidateDCache();
	
	xdmac->XDMAC_GE = (XDMAC_GE_EN0 << channel_num);
  401466:	2001      	movs	r0, #1
  401468:	4b04      	ldr	r3, [pc, #16]	; (40147c <hsmci_start_read_blocks+0x98>)
  40146a:	61d8      	str	r0, [r3, #28]
	xdmac_channel_enable(XDMAC, CONF_HSMCI_XDMAC_CHANNEL);
	hsmci_transfert_pos += nb_data;
  40146c:	4b09      	ldr	r3, [pc, #36]	; (401494 <hsmci_start_read_blocks+0xb0>)
  40146e:	681a      	ldr	r2, [r3, #0]
  401470:	4415      	add	r5, r2
  401472:	601d      	str	r5, [r3, #0]
	return true;
}
  401474:	b009      	add	sp, #36	; 0x24
  401476:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401478:	004047dd 	.word	0x004047dd
  40147c:	40078000 	.word	0x40078000
  401480:	204008c6 	.word	0x204008c6
  401484:	00043001 	.word	0x00043001
  401488:	40000200 	.word	0x40000200
  40148c:	004016dd 	.word	0x004016dd
  401490:	e000ed00 	.word	0xe000ed00
  401494:	204008cc 	.word	0x204008cc

00401498 <hsmci_wait_end_of_read_blocks>:

bool hsmci_wait_end_of_read_blocks(void)
{
  401498:	b570      	push	{r4, r5, r6, lr}
			hsmci_reset();
			// Disable XDMAC
			xdmac_channel_disable(XDMAC, CONF_HSMCI_XDMAC_CHANNEL);
			return false;
		}
		if (((uint32_t)hsmci_block_size * hsmci_nb_block) > hsmci_transfert_pos) {
  40149a:	4b11      	ldr	r3, [pc, #68]	; (4014e0 <hsmci_wait_end_of_read_blocks+0x48>)
  40149c:	881a      	ldrh	r2, [r3, #0]
  40149e:	4b11      	ldr	r3, [pc, #68]	; (4014e4 <hsmci_wait_end_of_read_blocks+0x4c>)
  4014a0:	881b      	ldrh	r3, [r3, #0]
  4014a2:	fb03 f202 	mul.w	r2, r3, r2
  4014a6:	4b10      	ldr	r3, [pc, #64]	; (4014e8 <hsmci_wait_end_of_read_blocks+0x50>)
  4014a8:	681c      	ldr	r4, [r3, #0]
	uint32_t sr;
	uint32_t dma_sr;
	// Wait end of transfer
	// Note: no need of timeout, because it is include in HSMCI
	do {
		sr = HSMCI->HSMCI_SR;
  4014aa:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
  4014ae:	490f      	ldr	r1, [pc, #60]	; (4014ec <hsmci_wait_end_of_read_blocks+0x54>)
 */
static inline uint32_t xdmac_channel_get_interrupt_status(Xdmac *xdmac, uint32_t channel_num)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	return xdmac->XDMAC_CHID[channel_num].XDMAC_CIS;
  4014b0:	4e0f      	ldr	r6, [pc, #60]	; (4014f0 <hsmci_wait_end_of_read_blocks+0x58>)
	uint32_t sr;
	uint32_t dma_sr;
	// Wait end of transfer
	// Note: no need of timeout, because it is include in HSMCI
	do {
		sr = HSMCI->HSMCI_SR;
  4014b2:	6c03      	ldr	r3, [r0, #64]	; 0x40
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
  4014b4:	420b      	tst	r3, r1
  4014b6:	d006      	beq.n	4014c6 <hsmci_wait_end_of_read_blocks+0x2e>
				HSMCI_SR_DTOE | HSMCI_SR_DCRCE)) {
			hsmci_debug("%s: DMA sr 0x%08x error\n\r",
					__func__, sr);
			hsmci_reset();
  4014b8:	4b0e      	ldr	r3, [pc, #56]	; (4014f4 <hsmci_wait_end_of_read_blocks+0x5c>)
  4014ba:	4798      	blx	r3
 */
static inline void xdmac_channel_disable(Xdmac *xdmac, uint32_t channel_num)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_GD =(XDMAC_GD_DI0 << channel_num);
  4014bc:	2201      	movs	r2, #1
  4014be:	4b0c      	ldr	r3, [pc, #48]	; (4014f0 <hsmci_wait_end_of_read_blocks+0x58>)
  4014c0:	621a      	str	r2, [r3, #32]
			// Disable XDMAC
			xdmac_channel_disable(XDMAC, CONF_HSMCI_XDMAC_CHANNEL);
			return false;
  4014c2:	2000      	movs	r0, #0
  4014c4:	bd70      	pop	{r4, r5, r6, pc}
		}
		if (((uint32_t)hsmci_block_size * hsmci_nb_block) > hsmci_transfert_pos) {
  4014c6:	42a2      	cmp	r2, r4
  4014c8:	d903      	bls.n	4014d2 <hsmci_wait_end_of_read_blocks+0x3a>
 */
static inline uint32_t xdmac_channel_get_interrupt_status(Xdmac *xdmac, uint32_t channel_num)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	return xdmac->XDMAC_CHID[channel_num].XDMAC_CIS;
  4014ca:	6df5      	ldr	r5, [r6, #92]	; 0x5c
			// It is not the end of all transfers
			// then just wait end of DMA
			dma_sr = xdmac_channel_get_interrupt_status(XDMAC, CONF_HSMCI_XDMAC_CHANNEL);
			if (dma_sr & XDMAC_CIS_BIS) {
  4014cc:	f015 0f01 	tst.w	r5, #1
  4014d0:	d104      	bne.n	4014dc <hsmci_wait_end_of_read_blocks+0x44>
				return true;
			}
		}
	} while (!(sr & HSMCI_SR_XFRDONE));
  4014d2:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
  4014d6:	d0ec      	beq.n	4014b2 <hsmci_wait_end_of_read_blocks+0x1a>
	return true;
  4014d8:	2001      	movs	r0, #1
  4014da:	bd70      	pop	{r4, r5, r6, pc}
		if (((uint32_t)hsmci_block_size * hsmci_nb_block) > hsmci_transfert_pos) {
			// It is not the end of all transfers
			// then just wait end of DMA
			dma_sr = xdmac_channel_get_interrupt_status(XDMAC, CONF_HSMCI_XDMAC_CHANNEL);
			if (dma_sr & XDMAC_CIS_BIS) {
				return true;
  4014dc:	2001      	movs	r0, #1
			}
		}
	} while (!(sr & HSMCI_SR_XFRDONE));
	return true;
}
  4014de:	bd70      	pop	{r4, r5, r6, pc}
  4014e0:	204008c6 	.word	0x204008c6
  4014e4:	204008c8 	.word	0x204008c8
  4014e8:	204008cc 	.word	0x204008cc
  4014ec:	c0600000 	.word	0xc0600000
  4014f0:	40078000 	.word	0x40078000
  4014f4:	00401079 	.word	0x00401079

004014f8 <hsmci_start_write_blocks>:

bool hsmci_start_write_blocks(const void *src, uint16_t nb_block)
{
  4014f8:	b5f0      	push	{r4, r5, r6, r7, lr}
  4014fa:	b089      	sub	sp, #36	; 0x24
  4014fc:	4604      	mov	r4, r0
  4014fe:	460d      	mov	r5, r1
	xdmac_channel_config_t p_cfg = {0, 0, 0, 0, 0, 0, 0, 0};
  401500:	2220      	movs	r2, #32
  401502:	2100      	movs	r1, #0
  401504:	4668      	mov	r0, sp
  401506:	4b21      	ldr	r3, [pc, #132]	; (40158c <hsmci_start_write_blocks+0x94>)
  401508:	4798      	blx	r3
 */
static inline void xdmac_channel_disable(Xdmac *xdmac, uint32_t channel_num)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_GD =(XDMAC_GD_DI0 << channel_num);
  40150a:	4821      	ldr	r0, [pc, #132]	; (401590 <hsmci_start_write_blocks+0x98>)
  40150c:	2301      	movs	r3, #1
  40150e:	6203      	str	r3, [r0, #32]
	Assert(nb_block);
	Assert(dest);

	xdmac_channel_disable(XDMAC, CONF_HSMCI_XDMAC_CHANNEL);

	nb_data = nb_block * hsmci_block_size;
  401510:	4b20      	ldr	r3, [pc, #128]	; (401594 <hsmci_start_write_blocks+0x9c>)
  401512:	881b      	ldrh	r3, [r3, #0]
  401514:	fb05 f503 	mul.w	r5, r5, r3

	p_cfg.mbr_cfg = XDMAC_CC_TYPE_PER_TRAN
  401518:	4b1f      	ldr	r3, [pc, #124]	; (401598 <hsmci_start_write_blocks+0xa0>)
  40151a:	9303      	str	r3, [sp, #12]
					| XDMAC_CC_SIF_AHB_IF0
					| XDMAC_CC_DIF_AHB_IF1
					| XDMAC_CC_SAM_INCREMENTED_AM
					| XDMAC_CC_DAM_FIXED_AM
					| XDMAC_CC_PERID(CONF_HSMCI_XDMAC_CHANNEL);
	p_cfg.mbr_ubc = nb_data / 4;
  40151c:	08ab      	lsrs	r3, r5, #2
  40151e:	9300      	str	r3, [sp, #0]
	p_cfg.mbr_sa = (uint32_t)src;
  401520:	9401      	str	r4, [sp, #4]
	p_cfg.mbr_da = (uint32_t)&(HSMCI->HSMCI_FIFO[0]);
  401522:	4b1e      	ldr	r3, [pc, #120]	; (40159c <hsmci_start_write_blocks+0xa4>)
  401524:	9302      	str	r3, [sp, #8]
	xdmac_configure_transfer(XDMAC, CONF_HSMCI_XDMAC_CHANNEL, &p_cfg);
  401526:	466a      	mov	r2, sp
  401528:	2100      	movs	r1, #0
  40152a:	4b1d      	ldr	r3, [pc, #116]	; (4015a0 <hsmci_start_write_blocks+0xa8>)
  40152c:	4798      	blx	r3
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  40152e:	4b1d      	ldr	r3, [pc, #116]	; (4015a4 <hsmci_start_write_blocks+0xac>)
  401530:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  401534:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  401538:	f007 0e07 	and.w	lr, r7, #7
  40153c:	f10e 0e04 	add.w	lr, lr, #4
    ways    = CCSIDR_WAYS(ccsidr);
  401540:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  401544:	fab7 f087 	clz	r0, r7
    wshift  = __CLZ(ways) & 0x1f;
  401548:	f000 001f 	and.w	r0, r0, #31
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  40154c:	f3bf 8f4f 	dsb	sy

    do {                                    // clean & invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCCISW = sw;
  401550:	461c      	mov	r4, r3
    wshift  = __CLZ(ways) & 0x1f;

    __DSB();

    do {                                    // clean & invalidate D-Cache
         int32_t tmpways = ways;
  401552:	463b      	mov	r3, r7
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
  401554:	fa06 f10e 	lsl.w	r1, r6, lr
  401558:	fa03 f200 	lsl.w	r2, r3, r0
  40155c:	430a      	orrs	r2, r1
              SCB->DCCISW = sw;
  40155e:	f8c4 2274 	str.w	r2, [r4, #628]	; 0x274
            } while(tmpways--);
  401562:	3b01      	subs	r3, #1
  401564:	f1b3 3fff 	cmp.w	r3, #4294967295
  401568:	d1f6      	bne.n	401558 <hsmci_start_write_blocks+0x60>
        } while(sets--);
  40156a:	3e01      	subs	r6, #1
  40156c:	f1b6 3fff 	cmp.w	r6, #4294967295
  401570:	d1ef      	bne.n	401552 <hsmci_start_write_blocks+0x5a>
  401572:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  401576:	f3bf 8f6f 	isb	sy
	Assert(channel_num < XDMACCHID_NUMBER);
	
	/* Update DCache before DMA transmit */
	SCB_CleanInvalidateDCache();
	
	xdmac->XDMAC_GE = (XDMAC_GE_EN0 << channel_num);
  40157a:	2001      	movs	r0, #1
  40157c:	4b04      	ldr	r3, [pc, #16]	; (401590 <hsmci_start_write_blocks+0x98>)
  40157e:	61d8      	str	r0, [r3, #28]
	xdmac_channel_enable(XDMAC, CONF_HSMCI_XDMAC_CHANNEL);
	hsmci_transfert_pos += nb_data;
  401580:	4b09      	ldr	r3, [pc, #36]	; (4015a8 <hsmci_start_write_blocks+0xb0>)
  401582:	681a      	ldr	r2, [r3, #0]
  401584:	4415      	add	r5, r2
  401586:	601d      	str	r5, [r3, #0]
	return true;
}
  401588:	b009      	add	sp, #36	; 0x24
  40158a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40158c:	004047dd 	.word	0x004047dd
  401590:	40078000 	.word	0x40078000
  401594:	204008c6 	.word	0x204008c6
  401598:	00015011 	.word	0x00015011
  40159c:	40000200 	.word	0x40000200
  4015a0:	004016dd 	.word	0x004016dd
  4015a4:	e000ed00 	.word	0xe000ed00
  4015a8:	204008cc 	.word	0x204008cc

004015ac <hsmci_wait_end_of_write_blocks>:

bool hsmci_wait_end_of_write_blocks(void)
{
  4015ac:	b570      	push	{r4, r5, r6, lr}
			hsmci_reset();
			// Disable XDMAC
			xdmac_channel_disable(XDMAC, CONF_HSMCI_XDMAC_CHANNEL);
			return false;
		}
		if (((uint32_t)hsmci_block_size * hsmci_nb_block) > hsmci_transfert_pos) {
  4015ae:	4b11      	ldr	r3, [pc, #68]	; (4015f4 <hsmci_wait_end_of_write_blocks+0x48>)
  4015b0:	881a      	ldrh	r2, [r3, #0]
  4015b2:	4b11      	ldr	r3, [pc, #68]	; (4015f8 <hsmci_wait_end_of_write_blocks+0x4c>)
  4015b4:	881b      	ldrh	r3, [r3, #0]
  4015b6:	fb03 f202 	mul.w	r2, r3, r2
  4015ba:	4b10      	ldr	r3, [pc, #64]	; (4015fc <hsmci_wait_end_of_write_blocks+0x50>)
  4015bc:	681c      	ldr	r4, [r3, #0]
	uint32_t sr;
	uint32_t dma_sr;
	// Wait end of transfer
	// Note: no need of timeout, because it is include in HSMCI
	do {
		sr = HSMCI->HSMCI_SR;
  4015be:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
  4015c2:	490f      	ldr	r1, [pc, #60]	; (401600 <hsmci_wait_end_of_write_blocks+0x54>)
 */
static inline uint32_t xdmac_channel_get_interrupt_status(Xdmac *xdmac, uint32_t channel_num)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	return xdmac->XDMAC_CHID[channel_num].XDMAC_CIS;
  4015c4:	4e0f      	ldr	r6, [pc, #60]	; (401604 <hsmci_wait_end_of_write_blocks+0x58>)
	uint32_t sr;
	uint32_t dma_sr;
	// Wait end of transfer
	// Note: no need of timeout, because it is include in HSMCI
	do {
		sr = HSMCI->HSMCI_SR;
  4015c6:	6c03      	ldr	r3, [r0, #64]	; 0x40
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
  4015c8:	420b      	tst	r3, r1
  4015ca:	d006      	beq.n	4015da <hsmci_wait_end_of_write_blocks+0x2e>
		HSMCI_SR_DTOE | HSMCI_SR_DCRCE)) {
			hsmci_debug("%s: DMA sr 0x%08x error\n\r",
			__func__, sr);
			hsmci_reset();
  4015cc:	4b0e      	ldr	r3, [pc, #56]	; (401608 <hsmci_wait_end_of_write_blocks+0x5c>)
  4015ce:	4798      	blx	r3
 */
static inline void xdmac_channel_disable(Xdmac *xdmac, uint32_t channel_num)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_GD =(XDMAC_GD_DI0 << channel_num);
  4015d0:	2201      	movs	r2, #1
  4015d2:	4b0c      	ldr	r3, [pc, #48]	; (401604 <hsmci_wait_end_of_write_blocks+0x58>)
  4015d4:	621a      	str	r2, [r3, #32]
			// Disable XDMAC
			xdmac_channel_disable(XDMAC, CONF_HSMCI_XDMAC_CHANNEL);
			return false;
  4015d6:	2000      	movs	r0, #0
  4015d8:	bd70      	pop	{r4, r5, r6, pc}
		}
		if (((uint32_t)hsmci_block_size * hsmci_nb_block) > hsmci_transfert_pos) {
  4015da:	42a2      	cmp	r2, r4
  4015dc:	d903      	bls.n	4015e6 <hsmci_wait_end_of_write_blocks+0x3a>
 */
static inline uint32_t xdmac_channel_get_interrupt_status(Xdmac *xdmac, uint32_t channel_num)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	return xdmac->XDMAC_CHID[channel_num].XDMAC_CIS;
  4015de:	6df5      	ldr	r5, [r6, #92]	; 0x5c
			// It is not the end of all transfers
			// then just wait end of DMA
			dma_sr = xdmac_channel_get_interrupt_status(XDMAC, CONF_HSMCI_XDMAC_CHANNEL);
			if (dma_sr & XDMAC_CIS_BIS) {
  4015e0:	f015 0f01 	tst.w	r5, #1
  4015e4:	d104      	bne.n	4015f0 <hsmci_wait_end_of_write_blocks+0x44>
				return true;
			}
		}
	} while (!(sr & HSMCI_SR_XFRDONE));
  4015e6:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
  4015ea:	d0ec      	beq.n	4015c6 <hsmci_wait_end_of_write_blocks+0x1a>

	return true;
  4015ec:	2001      	movs	r0, #1
  4015ee:	bd70      	pop	{r4, r5, r6, pc}
		if (((uint32_t)hsmci_block_size * hsmci_nb_block) > hsmci_transfert_pos) {
			// It is not the end of all transfers
			// then just wait end of DMA
			dma_sr = xdmac_channel_get_interrupt_status(XDMAC, CONF_HSMCI_XDMAC_CHANNEL);
			if (dma_sr & XDMAC_CIS_BIS) {
				return true;
  4015f0:	2001      	movs	r0, #1
			}
		}
	} while (!(sr & HSMCI_SR_XFRDONE));

	return true;
}
  4015f2:	bd70      	pop	{r4, r5, r6, pc}
  4015f4:	204008c6 	.word	0x204008c6
  4015f8:	204008c8 	.word	0x204008c8
  4015fc:	204008cc 	.word	0x204008cc
  401600:	c0600000 	.word	0xc0600000
  401604:	40078000 	.word	0x40078000
  401608:	00401079 	.word	0x00401079

0040160c <rtc_get_time>:
 * \param pul_minute Current minute.
 * \param pul_second Current second.
 */
void rtc_get_time(Rtc *p_rtc, uint32_t *pul_hour, uint32_t *pul_minute,
		uint32_t *pul_second)
{
  40160c:	b430      	push	{r4, r5}
	uint32_t ul_time;
	uint32_t ul_temp;

	/* Get the current RTC time (multiple reads are necessary to insure a stable value). */
	ul_time = p_rtc->RTC_TIMR;
  40160e:	6885      	ldr	r5, [r0, #8]
	while (ul_time != p_rtc->RTC_TIMR) {
  401610:	6884      	ldr	r4, [r0, #8]
  401612:	42a5      	cmp	r5, r4
  401614:	d003      	beq.n	40161e <rtc_get_time+0x12>
		ul_time = p_rtc->RTC_TIMR;
  401616:	6884      	ldr	r4, [r0, #8]
	uint32_t ul_time;
	uint32_t ul_temp;

	/* Get the current RTC time (multiple reads are necessary to insure a stable value). */
	ul_time = p_rtc->RTC_TIMR;
	while (ul_time != p_rtc->RTC_TIMR) {
  401618:	6885      	ldr	r5, [r0, #8]
  40161a:	42a5      	cmp	r5, r4
  40161c:	d1fb      	bne.n	401616 <rtc_get_time+0xa>
		ul_time = p_rtc->RTC_TIMR;
	}

	/* Hour */
	if (pul_hour) {
  40161e:	b161      	cbz	r1, 40163a <rtc_get_time+0x2e>
		ul_temp = (ul_time & RTC_TIMR_HOUR_Msk) >> RTC_TIMR_HOUR_Pos;
		*pul_hour = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  401620:	f3c4 5001 	ubfx	r0, r4, #20, #2
  401624:	eb00 0580 	add.w	r5, r0, r0, lsl #2
  401628:	f3c4 4003 	ubfx	r0, r4, #16, #4
  40162c:	eb00 0045 	add.w	r0, r0, r5, lsl #1

		if ((ul_time & RTC_TIMR_AMPM) == RTC_TIMR_AMPM) {
  401630:	f414 0f80 	tst.w	r4, #4194304	; 0x400000
			*pul_hour += 12;
  401634:	bf18      	it	ne
  401636:	300c      	addne	r0, #12
  401638:	6008      	str	r0, [r1, #0]
		}
	}

	/* Minute */
	if (pul_minute) {
  40163a:	b142      	cbz	r2, 40164e <rtc_get_time+0x42>
		ul_temp = (ul_time & RTC_TIMR_MIN_Msk) >> RTC_TIMR_MIN_Pos;
		*pul_minute = (ul_temp >> BCD_SHIFT) * BCD_FACTOR +  (ul_temp & BCD_MASK);
  40163c:	f3c4 3102 	ubfx	r1, r4, #12, #3
  401640:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  401644:	f3c4 2003 	ubfx	r0, r4, #8, #4
  401648:	eb00 0141 	add.w	r1, r0, r1, lsl #1
  40164c:	6011      	str	r1, [r2, #0]
	}

	/* Second */
	if (pul_second) {
  40164e:	b143      	cbz	r3, 401662 <rtc_get_time+0x56>
		ul_temp = (ul_time & RTC_TIMR_SEC_Msk) >> RTC_TIMR_SEC_Pos;
		*pul_second = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  401650:	f3c4 1202 	ubfx	r2, r4, #4, #3
  401654:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  401658:	f004 040f 	and.w	r4, r4, #15
  40165c:	eb04 0442 	add.w	r4, r4, r2, lsl #1
  401660:	601c      	str	r4, [r3, #0]
	}
}
  401662:	bc30      	pop	{r4, r5}
  401664:	4770      	bx	lr
  401666:	bf00      	nop

00401668 <rtc_get_date>:
 * \param pul_day Current day.
 * \param pul_week Current day in current week.
 */
void rtc_get_date(Rtc *p_rtc, uint32_t *pul_year, uint32_t *pul_month,
		uint32_t *pul_day, uint32_t *pul_week)
{
  401668:	b4f0      	push	{r4, r5, r6, r7}
  40166a:	9e04      	ldr	r6, [sp, #16]
	uint32_t ul_date;
	uint32_t ul_cent;
	uint32_t ul_temp;

	/* Get the current date (multiple reads are necessary to insure a stable value). */
	ul_date = p_rtc->RTC_CALR;
  40166c:	68c5      	ldr	r5, [r0, #12]
	while (ul_date != p_rtc->RTC_CALR) {
  40166e:	68c4      	ldr	r4, [r0, #12]
  401670:	42a5      	cmp	r5, r4
  401672:	d003      	beq.n	40167c <rtc_get_date+0x14>
		ul_date = p_rtc->RTC_CALR;
  401674:	68c4      	ldr	r4, [r0, #12]
	uint32_t ul_cent;
	uint32_t ul_temp;

	/* Get the current date (multiple reads are necessary to insure a stable value). */
	ul_date = p_rtc->RTC_CALR;
	while (ul_date != p_rtc->RTC_CALR) {
  401676:	68c5      	ldr	r5, [r0, #12]
  401678:	42a5      	cmp	r5, r4
  40167a:	d1fb      	bne.n	401674 <rtc_get_date+0xc>
		ul_date = p_rtc->RTC_CALR;
	}

	/* Retrieve year */
	if (pul_year) {
  40167c:	b199      	cbz	r1, 4016a6 <rtc_get_date+0x3e>
		ul_temp = (ul_date & RTC_CALR_CENT_Msk) >> RTC_CALR_CENT_Pos;
		ul_cent = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
		ul_temp = (ul_date & RTC_CALR_YEAR_Msk) >> RTC_CALR_YEAR_Pos;
		*pul_year = (ul_cent * BCD_FACTOR * BCD_FACTOR) +
  40167e:	f3c4 1002 	ubfx	r0, r4, #4, #3
  401682:	eb00 0580 	add.w	r5, r0, r0, lsl #2
  401686:	f004 000f 	and.w	r0, r4, #15
  40168a:	eb00 0545 	add.w	r5, r0, r5, lsl #1
  40168e:	f3c4 3003 	ubfx	r0, r4, #12, #4
  401692:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  401696:	f3c4 2703 	ubfx	r7, r4, #8, #4
  40169a:	eb07 0040 	add.w	r0, r7, r0, lsl #1
  40169e:	2764      	movs	r7, #100	; 0x64
  4016a0:	fb07 0005 	mla	r0, r7, r5, r0
  4016a4:	6008      	str	r0, [r1, #0]
				(ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
	}

	/* Retrieve month */
	if (pul_month) {
  4016a6:	b142      	cbz	r2, 4016ba <rtc_get_date+0x52>
		ul_temp = (ul_date & RTC_CALR_MONTH_Msk) >> RTC_CALR_MONTH_Pos;
		*pul_month = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  4016a8:	f3c4 5100 	ubfx	r1, r4, #20, #1
  4016ac:	0088      	lsls	r0, r1, #2
  4016ae:	4401      	add	r1, r0
  4016b0:	f3c4 4003 	ubfx	r0, r4, #16, #4
  4016b4:	eb00 0141 	add.w	r1, r0, r1, lsl #1
  4016b8:	6011      	str	r1, [r2, #0]
	}

	/* Retrieve day */
	if (pul_day) {
  4016ba:	b143      	cbz	r3, 4016ce <rtc_get_date+0x66>
		ul_temp = (ul_date & RTC_CALR_DATE_Msk) >> RTC_CALR_DATE_Pos;
		*pul_day = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  4016bc:	f3c4 7201 	ubfx	r2, r4, #28, #2
  4016c0:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  4016c4:	f3c4 6103 	ubfx	r1, r4, #24, #4
  4016c8:	eb01 0242 	add.w	r2, r1, r2, lsl #1
  4016cc:	601a      	str	r2, [r3, #0]
	}

	/* Retrieve week */
	if (pul_week) {
  4016ce:	b116      	cbz	r6, 4016d6 <rtc_get_date+0x6e>
		*pul_week = ((ul_date & RTC_CALR_DAY_Msk) >> RTC_CALR_DAY_Pos);
  4016d0:	f3c4 5442 	ubfx	r4, r4, #21, #3
  4016d4:	6034      	str	r4, [r6, #0]
	}
}
  4016d6:	bcf0      	pop	{r4, r5, r6, r7}
  4016d8:	4770      	bx	lr
  4016da:	bf00      	nop

004016dc <xdmac_configure_transfer>:
  4016dc:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  4016e0:	6dcb      	ldr	r3, [r1, #92]	; 0x5c
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	Assert(cfg);
	
	xdmac_channel_get_interrupt_status( xdmac, channel_num);
	xdmac_channel_set_source_addr(xdmac, channel_num, cfg->mbr_sa);
  4016e2:	6853      	ldr	r3, [r2, #4]
 */
static inline void xdmac_channel_set_source_addr(Xdmac *xdmac, uint32_t channel_num, uint32_t src_addr)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CSA = src_addr;
  4016e4:	660b      	str	r3, [r1, #96]	; 0x60
	xdmac_channel_set_destination_addr(xdmac, channel_num, cfg->mbr_da);
  4016e6:	6893      	ldr	r3, [r2, #8]
 */
static inline void xdmac_channel_set_destination_addr(Xdmac *xdmac, uint32_t channel_num, uint32_t dst_addr)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CDA = dst_addr;
  4016e8:	664b      	str	r3, [r1, #100]	; 0x64
 */
static inline void xdmac_channel_set_microblock_control(Xdmac *xdmac, uint32_t channel_num, uint32_t ublen)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CUBC = XDMAC_CUBC_UBLEN(ublen);
  4016ea:	6813      	ldr	r3, [r2, #0]
  4016ec:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  4016f0:	670b      	str	r3, [r1, #112]	; 0x70
 */
static inline void xdmac_channel_set_block_control(Xdmac *xdmac, uint32_t channel_num, uint32_t blen)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CBC = XDMAC_CBC_BLEN(blen);
  4016f2:	6913      	ldr	r3, [r2, #16]
  4016f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
  4016f8:	674b      	str	r3, [r1, #116]	; 0x74
	xdmac_channel_set_microblock_control(xdmac, channel_num, cfg->mbr_ubc);
	xdmac_channel_set_block_control(xdmac, channel_num, cfg->mbr_bc);
	xdmac_channel_set_datastride_mempattern(xdmac, channel_num, cfg->mbr_ds);
  4016fa:	6953      	ldr	r3, [r2, #20]
 */
static inline void xdmac_channel_set_datastride_mempattern(Xdmac *xdmac, uint32_t channel_num, uint32_t dds_msp)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CDS_MSP = dds_msp;
  4016fc:	67cb      	str	r3, [r1, #124]	; 0x7c
static inline void xdmac_channel_set_source_microblock_stride(Xdmac *xdmac,
		uint32_t channel_num, uint32_t subs)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CSUS = XDMAC_CSUS_SUBS(subs);
  4016fe:	6993      	ldr	r3, [r2, #24]
  401700:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  401704:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
static inline void xdmac_channel_set_destination_microblock_stride(Xdmac *xdmac,
		uint32_t channel_num, uint32_t dubs)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CDUS = XDMAC_CDUS_DUBS(dubs);
  401708:	69d3      	ldr	r3, [r2, #28]
  40170a:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  40170e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
	xdmac_channel_set_source_microblock_stride(xdmac, channel_num, cfg->mbr_sus);
	xdmac_channel_set_destination_microblock_stride(xdmac, channel_num, cfg->mbr_dus);
	xdmac_channel_set_config(xdmac, channel_num, cfg->mbr_cfg );
  401712:	68d3      	ldr	r3, [r2, #12]
 */
static inline void xdmac_channel_set_config(Xdmac *xdmac, uint32_t channel_num, uint32_t config)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CC = config;
  401714:	678b      	str	r3, [r1, #120]	; 0x78
  401716:	4770      	bx	lr

00401718 <disk_initialize>:
	/* USB disk with multiple LUNs */
	if (drv > LUN_ID_USB + Lun_usb_get_lun()) {
		return STA_NOINIT;
	}
#else
	if (drv > MAX_LUN) {
  401718:	2801      	cmp	r0, #1
  40171a:	d813      	bhi.n	401744 <disk_initialize+0x2c>
 *
 * \return 0 or disk status in combination of DSTATUS bits
 *         (STA_NOINIT, STA_PROTECT).
 */
DSTATUS disk_initialize(BYTE drv)
{
  40171c:	b510      	push	{r4, lr}
  40171e:	4604      	mov	r4, r0
		return STA_NOINIT;
	}
#endif
	/* Check LUN ready (USB disk report CTRL_BUSY then CTRL_GOOD) */
	for (i = 0; i < 2; i ++) {
		mem_status = mem_test_unit_ready(drv);
  401720:	4b0b      	ldr	r3, [pc, #44]	; (401750 <disk_initialize+0x38>)
  401722:	4798      	blx	r3
		if (CTRL_BUSY != mem_status) {
  401724:	2803      	cmp	r0, #3
  401726:	d104      	bne.n	401732 <disk_initialize+0x1a>
		return STA_NOINIT;
	}
#endif
	/* Check LUN ready (USB disk report CTRL_BUSY then CTRL_GOOD) */
	for (i = 0; i < 2; i ++) {
		mem_status = mem_test_unit_ready(drv);
  401728:	4620      	mov	r0, r4
  40172a:	4b09      	ldr	r3, [pc, #36]	; (401750 <disk_initialize+0x38>)
  40172c:	4798      	blx	r3
		if (CTRL_BUSY != mem_status) {
  40172e:	2803      	cmp	r0, #3
  401730:	d00a      	beq.n	401748 <disk_initialize+0x30>
			break;
		}
	}
	if (mem_status != CTRL_GOOD) {
  401732:	b958      	cbnz	r0, 40174c <disk_initialize+0x34>
		return STA_NOINIT;
	}

	/* Check Write Protection Status */
	if (mem_wr_protect(drv)) {
  401734:	4620      	mov	r0, r4
  401736:	4b07      	ldr	r3, [pc, #28]	; (401754 <disk_initialize+0x3c>)
  401738:	4798      	blx	r3
  40173a:	2800      	cmp	r0, #0
		return STA_PROTECT;
	}

	/* The memory should already be initialized */
	return 0;
  40173c:	bf14      	ite	ne
  40173e:	2004      	movne	r0, #4
  401740:	2000      	moveq	r0, #0
  401742:	bd10      	pop	{r4, pc}
		return STA_NOINIT;
	}
#else
	if (drv > MAX_LUN) {
		/* At least one of the LUN should be defined */
		return STA_NOINIT;
  401744:	2001      	movs	r0, #1
		return STA_PROTECT;
	}

	/* The memory should already be initialized */
	return 0;
}
  401746:	4770      	bx	lr
		if (CTRL_BUSY != mem_status) {
			break;
		}
	}
	if (mem_status != CTRL_GOOD) {
		return STA_NOINIT;
  401748:	2001      	movs	r0, #1
  40174a:	bd10      	pop	{r4, pc}
  40174c:	2001      	movs	r0, #1
		return STA_PROTECT;
	}

	/* The memory should already be initialized */
	return 0;
}
  40174e:	bd10      	pop	{r4, pc}
  401750:	00401005 	.word	0x00401005
  401754:	00401035 	.word	0x00401035

00401758 <disk_status>:
 *
 * \return 0 or disk status in combination of DSTATUS bits
 *         (STA_NOINIT, STA_NODISK, STA_PROTECT).
 */
DSTATUS disk_status(BYTE drv)
{
  401758:	b508      	push	{r3, lr}
	switch (mem_test_unit_ready(drv)) {
  40175a:	4b05      	ldr	r3, [pc, #20]	; (401770 <disk_status+0x18>)
  40175c:	4798      	blx	r3
  40175e:	b120      	cbz	r0, 40176a <disk_status+0x12>
	case CTRL_GOOD:
		return 0;
	case CTRL_NO_PRESENT:
		return STA_NOINIT | STA_NODISK;
	default:
		return STA_NOINIT;
  401760:	2802      	cmp	r0, #2
  401762:	bf0c      	ite	eq
  401764:	2003      	moveq	r0, #3
  401766:	2001      	movne	r0, #1
  401768:	bd08      	pop	{r3, pc}
 */
DSTATUS disk_status(BYTE drv)
{
	switch (mem_test_unit_ready(drv)) {
	case CTRL_GOOD:
		return 0;
  40176a:	2000      	movs	r0, #0
	case CTRL_NO_PRESENT:
		return STA_NOINIT | STA_NODISK;
	default:
		return STA_NOINIT;
	}
}
  40176c:	bd08      	pop	{r3, pc}
  40176e:	bf00      	nop
  401770:	00401005 	.word	0x00401005

00401774 <disk_read>:
 * \param count Number of sectors to read (1..255).
 *
 * \return RES_OK for success, otherwise DRESULT error code.
 */
DRESULT disk_read(BYTE drv, BYTE *buff, DWORD sector, BYTE count)
{
  401774:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401778:	b083      	sub	sp, #12
  40177a:	4683      	mov	fp, r0
  40177c:	460d      	mov	r5, r1
  40177e:	4614      	mov	r4, r2
  401780:	461f      	mov	r7, r3
#if ACCESS_MEM_TO_RAM
	uint8_t uc_sector_size = mem_sector_size(drv);
  401782:	4b16      	ldr	r3, [pc, #88]	; (4017dc <disk_read+0x68>)
  401784:	4798      	blx	r3
	uint32_t i;
	uint32_t ul_last_sector_num;

	if (uc_sector_size == 0) {
  401786:	b1f0      	cbz	r0, 4017c6 <disk_read+0x52>
  401788:	4606      	mov	r6, r0
		return RES_ERROR;
	}

	/* Check valid address */
	mem_read_capacity(drv, &ul_last_sector_num);
  40178a:	a901      	add	r1, sp, #4
  40178c:	4658      	mov	r0, fp
  40178e:	4b14      	ldr	r3, [pc, #80]	; (4017e0 <disk_read+0x6c>)
  401790:	4798      	blx	r3
	if ((sector + count * uc_sector_size) >
			(ul_last_sector_num + 1) * uc_sector_size) {
  401792:	46b0      	mov	r8, r6
		return RES_ERROR;
	}

	/* Check valid address */
	mem_read_capacity(drv, &ul_last_sector_num);
	if ((sector + count * uc_sector_size) >
  401794:	fb06 4207 	mla	r2, r6, r7, r4
  401798:	9b01      	ldr	r3, [sp, #4]
  40179a:	fb03 6306 	mla	r3, r3, r6, r6
  40179e:	429a      	cmp	r2, r3
  4017a0:	d813      	bhi.n	4017ca <disk_read+0x56>
			(ul_last_sector_num + 1) * uc_sector_size) {
		return RES_PARERR;
	}

	/* Read the data */
	for (i = 0; i < count; i++) {
  4017a2:	46b9      	mov	r9, r7
  4017a4:	b19f      	cbz	r7, 4017ce <disk_read+0x5a>
  4017a6:	0276      	lsls	r6, r6, #9
  4017a8:	f04f 0a00 	mov.w	sl, #0
		if (memory_2_ram(drv, sector + uc_sector_size * i,
  4017ac:	4f0d      	ldr	r7, [pc, #52]	; (4017e4 <disk_read+0x70>)
  4017ae:	462a      	mov	r2, r5
  4017b0:	4621      	mov	r1, r4
  4017b2:	4658      	mov	r0, fp
  4017b4:	47b8      	blx	r7
  4017b6:	b960      	cbnz	r0, 4017d2 <disk_read+0x5e>
			(ul_last_sector_num + 1) * uc_sector_size) {
		return RES_PARERR;
	}

	/* Read the data */
	for (i = 0; i < count; i++) {
  4017b8:	f10a 0a01 	add.w	sl, sl, #1
  4017bc:	4444      	add	r4, r8
  4017be:	4435      	add	r5, r6
  4017c0:	45ca      	cmp	sl, r9
  4017c2:	d1f4      	bne.n	4017ae <disk_read+0x3a>
  4017c4:	e006      	b.n	4017d4 <disk_read+0x60>
	uint8_t uc_sector_size = mem_sector_size(drv);
	uint32_t i;
	uint32_t ul_last_sector_num;

	if (uc_sector_size == 0) {
		return RES_ERROR;
  4017c6:	2001      	movs	r0, #1
  4017c8:	e004      	b.n	4017d4 <disk_read+0x60>

	/* Check valid address */
	mem_read_capacity(drv, &ul_last_sector_num);
	if ((sector + count * uc_sector_size) >
			(ul_last_sector_num + 1) * uc_sector_size) {
		return RES_PARERR;
  4017ca:	2004      	movs	r0, #4
  4017cc:	e002      	b.n	4017d4 <disk_read+0x60>
				CTRL_GOOD) {
			return RES_ERROR;
		}
	}

	return RES_OK;
  4017ce:	2000      	movs	r0, #0
  4017d0:	e000      	b.n	4017d4 <disk_read+0x60>
	/* Read the data */
	for (i = 0; i < count; i++) {
		if (memory_2_ram(drv, sector + uc_sector_size * i,
				buff + uc_sector_size * SECTOR_SIZE_DEFAULT * i) !=
				CTRL_GOOD) {
			return RES_ERROR;
  4017d2:	2001      	movs	r0, #1
	return RES_OK;

#else
	return RES_ERROR;
#endif
}
  4017d4:	b003      	add	sp, #12
  4017d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4017da:	bf00      	nop
  4017dc:	0040102d 	.word	0x0040102d
  4017e0:	00401019 	.word	0x00401019
  4017e4:	00401049 	.word	0x00401049

004017e8 <disk_write>:
 *
 * \return RES_OK for success, otherwise DRESULT error code.
 */
#if _READONLY == 0
DRESULT disk_write(BYTE drv, BYTE const *buff, DWORD sector, BYTE count)
{
  4017e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4017ec:	b083      	sub	sp, #12
  4017ee:	4683      	mov	fp, r0
  4017f0:	460d      	mov	r5, r1
  4017f2:	4614      	mov	r4, r2
  4017f4:	461f      	mov	r7, r3
#if ACCESS_MEM_TO_RAM
	uint8_t uc_sector_size = mem_sector_size(drv);
  4017f6:	4b16      	ldr	r3, [pc, #88]	; (401850 <disk_write+0x68>)
  4017f8:	4798      	blx	r3
	uint32_t i;
	uint32_t ul_last_sector_num;

	if (uc_sector_size == 0) {
  4017fa:	b1f0      	cbz	r0, 40183a <disk_write+0x52>
  4017fc:	4606      	mov	r6, r0
		return RES_ERROR;
	}

	/* Check valid address */
	mem_read_capacity(drv, &ul_last_sector_num);
  4017fe:	a901      	add	r1, sp, #4
  401800:	4658      	mov	r0, fp
  401802:	4b14      	ldr	r3, [pc, #80]	; (401854 <disk_write+0x6c>)
  401804:	4798      	blx	r3
	if ((sector + count * uc_sector_size) >
			(ul_last_sector_num + 1) * uc_sector_size) {
  401806:	46b0      	mov	r8, r6
		return RES_ERROR;
	}

	/* Check valid address */
	mem_read_capacity(drv, &ul_last_sector_num);
	if ((sector + count * uc_sector_size) >
  401808:	fb06 4207 	mla	r2, r6, r7, r4
  40180c:	9b01      	ldr	r3, [sp, #4]
  40180e:	fb03 6306 	mla	r3, r3, r6, r6
  401812:	429a      	cmp	r2, r3
  401814:	d813      	bhi.n	40183e <disk_write+0x56>
			(ul_last_sector_num + 1) * uc_sector_size) {
		return RES_PARERR;
	}

	/* Write the data */
	for (i = 0; i < count; i++) {
  401816:	46b9      	mov	r9, r7
  401818:	b19f      	cbz	r7, 401842 <disk_write+0x5a>
  40181a:	0276      	lsls	r6, r6, #9
  40181c:	f04f 0a00 	mov.w	sl, #0
		if (ram_2_memory(drv, sector + uc_sector_size * i,
  401820:	4f0d      	ldr	r7, [pc, #52]	; (401858 <disk_write+0x70>)
  401822:	462a      	mov	r2, r5
  401824:	4621      	mov	r1, r4
  401826:	4658      	mov	r0, fp
  401828:	47b8      	blx	r7
  40182a:	b960      	cbnz	r0, 401846 <disk_write+0x5e>
			(ul_last_sector_num + 1) * uc_sector_size) {
		return RES_PARERR;
	}

	/* Write the data */
	for (i = 0; i < count; i++) {
  40182c:	f10a 0a01 	add.w	sl, sl, #1
  401830:	4444      	add	r4, r8
  401832:	4435      	add	r5, r6
  401834:	45ca      	cmp	sl, r9
  401836:	d1f4      	bne.n	401822 <disk_write+0x3a>
  401838:	e006      	b.n	401848 <disk_write+0x60>
	uint8_t uc_sector_size = mem_sector_size(drv);
	uint32_t i;
	uint32_t ul_last_sector_num;

	if (uc_sector_size == 0) {
		return RES_ERROR;
  40183a:	2001      	movs	r0, #1
  40183c:	e004      	b.n	401848 <disk_write+0x60>

	/* Check valid address */
	mem_read_capacity(drv, &ul_last_sector_num);
	if ((sector + count * uc_sector_size) >
			(ul_last_sector_num + 1) * uc_sector_size) {
		return RES_PARERR;
  40183e:	2004      	movs	r0, #4
  401840:	e002      	b.n	401848 <disk_write+0x60>
				CTRL_GOOD) {
			return RES_ERROR;
		}
	}

	return RES_OK;
  401842:	2000      	movs	r0, #0
  401844:	e000      	b.n	401848 <disk_write+0x60>
	/* Write the data */
	for (i = 0; i < count; i++) {
		if (ram_2_memory(drv, sector + uc_sector_size * i,
				buff + uc_sector_size * SECTOR_SIZE_DEFAULT * i) !=
				CTRL_GOOD) {
			return RES_ERROR;
  401846:	2001      	movs	r0, #1
	return RES_OK;

#else
	return RES_ERROR;
#endif
}
  401848:	b003      	add	sp, #12
  40184a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40184e:	bf00      	nop
  401850:	0040102d 	.word	0x0040102d
  401854:	00401019 	.word	0x00401019
  401858:	00401061 	.word	0x00401061

0040185c <disk_ioctl>:
 * \param buff Buffer to send/receive control data.
 *
 * \return RES_OK for success, otherwise DRESULT error code.
 */
DRESULT disk_ioctl(BYTE drv, BYTE ctrl, void *buff)
{
  40185c:	b510      	push	{r4, lr}
  40185e:	b082      	sub	sp, #8
  401860:	4614      	mov	r4, r2
	DRESULT res = RES_PARERR;

	switch (ctrl) {
  401862:	2903      	cmp	r1, #3
  401864:	d824      	bhi.n	4018b0 <disk_ioctl+0x54>
  401866:	e8df f001 	tbb	[pc, r1]
  40186a:	061c      	.short	0x061c
  40186c:	020e      	.short	0x020e
	case GET_BLOCK_SIZE:
		*(DWORD *)buff = 1;
  40186e:	2301      	movs	r3, #1
  401870:	6013      	str	r3, [r2, #0]
		res = RES_OK;
  401872:	2000      	movs	r0, #0
		break;
  401874:	e021      	b.n	4018ba <disk_ioctl+0x5e>
	case GET_SECTOR_COUNT:
	{
		uint32_t ul_last_sector_num;

		/* Check valid address */
		mem_read_capacity(drv, &ul_last_sector_num);
  401876:	a901      	add	r1, sp, #4
  401878:	4b11      	ldr	r3, [pc, #68]	; (4018c0 <disk_ioctl+0x64>)
  40187a:	4798      	blx	r3

		*(DWORD *)buff = ul_last_sector_num + 1;
  40187c:	9b01      	ldr	r3, [sp, #4]
  40187e:	3301      	adds	r3, #1
  401880:	6023      	str	r3, [r4, #0]

		res = RES_OK;
  401882:	2000      	movs	r0, #0
	}
	break;
  401884:	e019      	b.n	4018ba <disk_ioctl+0x5e>

	/* Get sectors on the disk (WORD) */
	case GET_SECTOR_SIZE:
	{
		uint8_t uc_sector_size = mem_sector_size(drv);
  401886:	4b0f      	ldr	r3, [pc, #60]	; (4018c4 <disk_ioctl+0x68>)
  401888:	4798      	blx	r3

		if ((uc_sector_size != SECTOR_SIZE_512) &&
  40188a:	2808      	cmp	r0, #8
  40188c:	d812      	bhi.n	4018b4 <disk_ioctl+0x58>
				(uc_sector_size != SECTOR_SIZE_1024) &&
				(uc_sector_size != SECTOR_SIZE_2048) &&
  40188e:	f44f 738b 	mov.w	r3, #278	; 0x116
  401892:	fa23 f000 	lsr.w	r0, r3, r0
  401896:	f010 0f01 	tst.w	r0, #1
  40189a:	d00d      	beq.n	4018b8 <disk_ioctl+0x5c>
				(uc_sector_size != SECTOR_SIZE_4096)) {
			/* The sector size is not supported by the FatFS */
			return RES_ERROR;
		}

		*(U8 *)buff = uc_sector_size * SECTOR_SIZE_DEFAULT;
  40189c:	2000      	movs	r0, #0
  40189e:	7020      	strb	r0, [r4, #0]

		res = RES_OK;
	}
	break;
  4018a0:	e00b      	b.n	4018ba <disk_ioctl+0x5e>

	/* Make sure that data has been written */
	case CTRL_SYNC:
		if (mem_test_unit_ready(drv) == CTRL_GOOD) {
  4018a2:	4b09      	ldr	r3, [pc, #36]	; (4018c8 <disk_ioctl+0x6c>)
  4018a4:	4798      	blx	r3
  4018a6:	2800      	cmp	r0, #0
			res = RES_OK;
		} else {
			res = RES_NOTRDY;
  4018a8:	bf0c      	ite	eq
  4018aa:	2000      	moveq	r0, #0
  4018ac:	2003      	movne	r0, #3
  4018ae:	e004      	b.n	4018ba <disk_ioctl+0x5e>
		}
		break;

	default:
		res = RES_PARERR;
  4018b0:	2004      	movs	r0, #4
  4018b2:	e002      	b.n	4018ba <disk_ioctl+0x5e>
		if ((uc_sector_size != SECTOR_SIZE_512) &&
				(uc_sector_size != SECTOR_SIZE_1024) &&
				(uc_sector_size != SECTOR_SIZE_2048) &&
				(uc_sector_size != SECTOR_SIZE_4096)) {
			/* The sector size is not supported by the FatFS */
			return RES_ERROR;
  4018b4:	2001      	movs	r0, #1
  4018b6:	e000      	b.n	4018ba <disk_ioctl+0x5e>
  4018b8:	2001      	movs	r0, #1
	default:
		res = RES_PARERR;
	}

	return res;
}
  4018ba:	b002      	add	sp, #8
  4018bc:	bd10      	pop	{r4, pc}
  4018be:	bf00      	nop
  4018c0:	00401019 	.word	0x00401019
  4018c4:	0040102d 	.word	0x0040102d
  4018c8:	00401005 	.word	0x00401005

004018cc <get_fattime>:
 * bit4:0    Second (0..29)
 *
 * \return Current time.
 */
uint32_t get_fattime(void)
{
  4018cc:	b530      	push	{r4, r5, lr}
  4018ce:	b08b      	sub	sp, #44	; 0x2c
	uint32_t ul_time;
	uint32_t ul_hour, ul_minute, ul_second;
	uint32_t ul_year, ul_month, ul_day, ul_week;

	/* Retrieve date and time */
	rtc_get_time(RTC, &ul_hour, &ul_minute, &ul_second);
  4018d0:	4c11      	ldr	r4, [pc, #68]	; (401918 <get_fattime+0x4c>)
  4018d2:	ab07      	add	r3, sp, #28
  4018d4:	aa08      	add	r2, sp, #32
  4018d6:	a909      	add	r1, sp, #36	; 0x24
  4018d8:	4620      	mov	r0, r4
  4018da:	4d10      	ldr	r5, [pc, #64]	; (40191c <get_fattime+0x50>)
  4018dc:	47a8      	blx	r5
	rtc_get_date(RTC, &ul_year, &ul_month, &ul_day, &ul_week);
  4018de:	ab03      	add	r3, sp, #12
  4018e0:	9300      	str	r3, [sp, #0]
  4018e2:	ab04      	add	r3, sp, #16
  4018e4:	aa05      	add	r2, sp, #20
  4018e6:	a906      	add	r1, sp, #24
  4018e8:	4620      	mov	r0, r4
  4018ea:	4c0d      	ldr	r4, [pc, #52]	; (401920 <get_fattime+0x54>)
  4018ec:	47a0      	blx	r4

	ul_time = ((ul_year - 1980) << 25)
  4018ee:	9b04      	ldr	r3, [sp, #16]
  4018f0:	041b      	lsls	r3, r3, #16
  4018f2:	9805      	ldr	r0, [sp, #20]
  4018f4:	ea43 5340 	orr.w	r3, r3, r0, lsl #21
  4018f8:	9809      	ldr	r0, [sp, #36]	; 0x24
  4018fa:	ea43 23c0 	orr.w	r3, r3, r0, lsl #11
  4018fe:	9808      	ldr	r0, [sp, #32]
  401900:	ea43 1340 	orr.w	r3, r3, r0, lsl #5
  401904:	9807      	ldr	r0, [sp, #28]
  401906:	ea43 0350 	orr.w	r3, r3, r0, lsr #1
  40190a:	9806      	ldr	r0, [sp, #24]
  40190c:	f2a0 70bc 	subw	r0, r0, #1980	; 0x7bc
			| (ul_hour << 11)
			| (ul_minute << 5)
			| ((ul_second >> 1) << 0);

	return ul_time;
}
  401910:	ea43 6040 	orr.w	r0, r3, r0, lsl #25
  401914:	b00b      	add	sp, #44	; 0x2c
  401916:	bd30      	pop	{r4, r5, pc}
  401918:	400e1860 	.word	0x400e1860
  40191c:	0040160d 	.word	0x0040160d
  401920:	00401669 	.word	0x00401669

00401924 <mem_cpy>:
		*(int*)d = *(int*)s;
		d += sizeof(int); s += sizeof(int);
		cnt -= sizeof(int);
	}
#endif
	while (cnt--)
  401924:	b13a      	cbz	r2, 401936 <mem_cpy+0x12>
  401926:	3801      	subs	r0, #1
  401928:	188a      	adds	r2, r1, r2
		*d++ = *s++;
  40192a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40192e:	f800 3f01 	strb.w	r3, [r0, #1]!
		*(int*)d = *(int*)s;
		d += sizeof(int); s += sizeof(int);
		cnt -= sizeof(int);
	}
#endif
	while (cnt--)
  401932:	4291      	cmp	r1, r2
  401934:	d1f9      	bne.n	40192a <mem_cpy+0x6>
  401936:	4770      	bx	lr

00401938 <mem_set>:
/* Fill memory */
static
void mem_set (void* dst, int val, UINT cnt) {
	BYTE *d = (BYTE*)dst;

	while (cnt--)
  401938:	b122      	cbz	r2, 401944 <mem_set+0xc>
  40193a:	1882      	adds	r2, r0, r2
		*d++ = (BYTE)val;
  40193c:	f800 1b01 	strb.w	r1, [r0], #1
/* Fill memory */
static
void mem_set (void* dst, int val, UINT cnt) {
	BYTE *d = (BYTE*)dst;

	while (cnt--)
  401940:	4282      	cmp	r2, r0
  401942:	d1fb      	bne.n	40193c <mem_set+0x4>
  401944:	4770      	bx	lr
  401946:	bf00      	nop

00401948 <clust2sect>:
static DWORD clust2sect (	/* !=0: Sector number, 0: Failed - invalid cluster# */
	FATFS *fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
	clst -= 2;
  401948:	3902      	subs	r1, #2
	if (clst >= (fs->n_fatent - 2)) return 0;		/* Invalid cluster# */
  40194a:	6983      	ldr	r3, [r0, #24]
  40194c:	3b02      	subs	r3, #2
  40194e:	4299      	cmp	r1, r3
  401950:	d204      	bcs.n	40195c <clust2sect+0x14>
	return clst * fs->csize + fs->database;
  401952:	7883      	ldrb	r3, [r0, #2]
  401954:	6a80      	ldr	r0, [r0, #40]	; 0x28
  401956:	fb01 0003 	mla	r0, r1, r3, r0
  40195a:	4770      	bx	lr
	FATFS *fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
	clst -= 2;
	if (clst >= (fs->n_fatent - 2)) return 0;		/* Invalid cluster# */
  40195c:	2000      	movs	r0, #0
	return clst * fs->csize + fs->database;
}
  40195e:	4770      	bx	lr

00401960 <sum_sfn>:
#if _USE_LFN
static
BYTE sum_sfn (
	const BYTE *dir		/* Ptr to directory entry */
)
{
  401960:	f100 010b 	add.w	r1, r0, #11
	BYTE sum = 0;
  401964:	2300      	movs	r3, #0
	UINT n = 11;

	do sum = (sum >> 1) + (sum << 7) + *dir++; while (--n);
  401966:	01da      	lsls	r2, r3, #7
  401968:	ea42 0353 	orr.w	r3, r2, r3, lsr #1
  40196c:	f810 2b01 	ldrb.w	r2, [r0], #1
  401970:	fa52 f383 	uxtab	r3, r2, r3
  401974:	b2db      	uxtb	r3, r3
  401976:	4288      	cmp	r0, r1
  401978:	d1f5      	bne.n	401966 <sum_sfn+0x6>
	return sum;
}
  40197a:	4618      	mov	r0, r3
  40197c:	4770      	bx	lr
  40197e:	bf00      	nop

00401980 <validate>:
FRESULT validate (	/* FR_OK(0): The object is valid, !=0: Invalid */
	FATFS *fs,		/* Pointer to the file system object */
	WORD id			/* Member id of the target object to be checked */
)
{
	if (!fs || !fs->fs_type || fs->id != id)
  401980:	b178      	cbz	r0, 4019a2 <validate+0x22>
static
FRESULT validate (	/* FR_OK(0): The object is valid, !=0: Invalid */
	FATFS *fs,		/* Pointer to the file system object */
	WORD id			/* Member id of the target object to be checked */
)
{
  401982:	b508      	push	{r3, lr}
	if (!fs || !fs->fs_type || fs->id != id)
  401984:	7802      	ldrb	r2, [r0, #0]
  401986:	b172      	cbz	r2, 4019a6 <validate+0x26>
  401988:	88c2      	ldrh	r2, [r0, #6]
  40198a:	428a      	cmp	r2, r1
  40198c:	d10d      	bne.n	4019aa <validate+0x2a>
		return FR_INVALID_OBJECT;

	ENTER_FF(fs);		/* Lock file system */

	if (disk_status(fs->drv) & STA_NOINIT)
  40198e:	7840      	ldrb	r0, [r0, #1]
  401990:	4b07      	ldr	r3, [pc, #28]	; (4019b0 <validate+0x30>)
  401992:	4798      	blx	r3
  401994:	f000 0001 	and.w	r0, r0, #1
		return FR_NOT_READY;

	return FR_OK;
  401998:	2800      	cmp	r0, #0
  40199a:	bf14      	ite	ne
  40199c:	2003      	movne	r0, #3
  40199e:	2000      	moveq	r0, #0
  4019a0:	bd08      	pop	{r3, pc}
	FATFS *fs,		/* Pointer to the file system object */
	WORD id			/* Member id of the target object to be checked */
)
{
	if (!fs || !fs->fs_type || fs->id != id)
		return FR_INVALID_OBJECT;
  4019a2:	2009      	movs	r0, #9

	if (disk_status(fs->drv) & STA_NOINIT)
		return FR_NOT_READY;

	return FR_OK;
}
  4019a4:	4770      	bx	lr
	FATFS *fs,		/* Pointer to the file system object */
	WORD id			/* Member id of the target object to be checked */
)
{
	if (!fs || !fs->fs_type || fs->id != id)
		return FR_INVALID_OBJECT;
  4019a6:	2009      	movs	r0, #9
  4019a8:	bd08      	pop	{r3, pc}
  4019aa:	2009      	movs	r0, #9

	if (disk_status(fs->drv) & STA_NOINIT)
		return FR_NOT_READY;

	return FR_OK;
}
  4019ac:	bd08      	pop	{r3, pc}
  4019ae:	bf00      	nop
  4019b0:	00401759 	.word	0x00401759

004019b4 <check_fs>:
static
BYTE check_fs (	/* 0:FAT-VBR, 1:Valid BR but not FAT, 2:Not a BR, 3:Disk error */
	FATFS *fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to check if it is an FAT boot record or not */
)
{
  4019b4:	b538      	push	{r3, r4, r5, lr}
  4019b6:	4604      	mov	r4, r0
	if (disk_read(fs->drv, fs->win, sect, 1) != RES_OK)	/* Load boot record */
  4019b8:	2301      	movs	r3, #1
  4019ba:	460a      	mov	r2, r1
  4019bc:	f100 0130 	add.w	r1, r0, #48	; 0x30
  4019c0:	7840      	ldrb	r0, [r0, #1]
  4019c2:	4d1d      	ldr	r5, [pc, #116]	; (401a38 <check_fs+0x84>)
  4019c4:	47a8      	blx	r5
  4019c6:	bb80      	cbnz	r0, 401a2a <check_fs+0x76>
		return 3;
	if (LD_WORD(&fs->win[BS_55AA]) != 0xAA55)		/* Check record signature (always placed at offset 510 even if the sector size is >512) */
  4019c8:	f894 222f 	ldrb.w	r2, [r4, #559]	; 0x22f
  4019cc:	f894 322e 	ldrb.w	r3, [r4, #558]	; 0x22e
  4019d0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  4019d4:	b21b      	sxth	r3, r3
  4019d6:	4a19      	ldr	r2, [pc, #100]	; (401a3c <check_fs+0x88>)
  4019d8:	4293      	cmp	r3, r2
  4019da:	d128      	bne.n	401a2e <check_fs+0x7a>
		return 2;

	if ((LD_DWORD(&fs->win[BS_FilSysType]) & 0xFFFFFF) == 0x544146)	/* Check "FAT" string */
  4019dc:	f894 1069 	ldrb.w	r1, [r4, #105]	; 0x69
  4019e0:	f894 2068 	ldrb.w	r2, [r4, #104]	; 0x68
  4019e4:	0413      	lsls	r3, r2, #16
  4019e6:	ea43 6201 	orr.w	r2, r3, r1, lsl #24
  4019ea:	f894 3066 	ldrb.w	r3, [r4, #102]	; 0x66
  4019ee:	4313      	orrs	r3, r2
  4019f0:	f894 2067 	ldrb.w	r2, [r4, #103]	; 0x67
  4019f4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  4019f8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  4019fc:	4a10      	ldr	r2, [pc, #64]	; (401a40 <check_fs+0x8c>)
  4019fe:	4293      	cmp	r3, r2
  401a00:	d017      	beq.n	401a32 <check_fs+0x7e>
	FATFS *fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to check if it is an FAT boot record or not */
)
{
	if (disk_read(fs->drv, fs->win, sect, 1) != RES_OK)	/* Load boot record */
		return 3;
  401a02:	f894 0085 	ldrb.w	r0, [r4, #133]	; 0x85
  401a06:	f894 3084 	ldrb.w	r3, [r4, #132]	; 0x84
  401a0a:	041b      	lsls	r3, r3, #16
  401a0c:	ea43 6000 	orr.w	r0, r3, r0, lsl #24
  401a10:	f894 3082 	ldrb.w	r3, [r4, #130]	; 0x82
  401a14:	4303      	orrs	r3, r0
  401a16:	f894 0083 	ldrb.w	r0, [r4, #131]	; 0x83
  401a1a:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
  401a1e:	f020 437f 	bic.w	r3, r0, #4278190080	; 0xff000000
  401a22:	1a98      	subs	r0, r3, r2
  401a24:	bf18      	it	ne
  401a26:	2001      	movne	r0, #1
  401a28:	bd38      	pop	{r3, r4, r5, pc}
  401a2a:	2003      	movs	r0, #3
  401a2c:	bd38      	pop	{r3, r4, r5, pc}
	if (LD_WORD(&fs->win[BS_55AA]) != 0xAA55)		/* Check record signature (always placed at offset 510 even if the sector size is >512) */
		return 2;
  401a2e:	2002      	movs	r0, #2
  401a30:	bd38      	pop	{r3, r4, r5, pc}

	if ((LD_DWORD(&fs->win[BS_FilSysType]) & 0xFFFFFF) == 0x544146)	/* Check "FAT" string */
		return 0;
  401a32:	2000      	movs	r0, #0
	if ((LD_DWORD(&fs->win[BS_FilSysType32]) & 0xFFFFFF) == 0x544146)
		return 0;

	return 1;
}
  401a34:	bd38      	pop	{r3, r4, r5, pc}
  401a36:	bf00      	nop
  401a38:	00401775 	.word	0x00401775
  401a3c:	ffffaa55 	.word	0xffffaa55
  401a40:	00544146 	.word	0x00544146

00401a44 <chk_mounted>:
FRESULT chk_mounted (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR **path,	/* Pointer to pointer to the path name (drive number) */
	FATFS **rfs,		/* Pointer to pointer to the found file system object */
	BYTE chk_wp			/* !=0: Check media write protection for write access */
)
{
  401a44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	BYTE fmt, b, pi, *tbl;
	UINT vol;
	DSTATUS stat;
	DWORD bsect, fasize, tsect, sysect, nclst, szbfat;
	WORD nrsv;
	const TCHAR *p = *path;
  401a46:	6803      	ldr	r3, [r0, #0]
	FATFS *fs;

	/* Get logical drive number from the path name */
	vol = p[0] - '0';					/* Is there a drive number? */
  401a48:	781c      	ldrb	r4, [r3, #0]
  401a4a:	3c30      	subs	r4, #48	; 0x30
	if (vol <= 9 && p[1] == ':') {		/* Found a drive number, get and strip it */
  401a4c:	2c09      	cmp	r4, #9
  401a4e:	d808      	bhi.n	401a62 <chk_mounted+0x1e>
  401a50:	785d      	ldrb	r5, [r3, #1]
  401a52:	2d3a      	cmp	r5, #58	; 0x3a
  401a54:	d107      	bne.n	401a66 <chk_mounted+0x22>
		p += 2; *path = p;				/* Return pointer to the path name */
  401a56:	3302      	adds	r3, #2
  401a58:	6003      	str	r3, [r0, #0]
		vol = 0;						/* Use drive 0 */
#endif
	}

	/* Check if the file system object is valid or not */
	if (vol >= _VOLUMES) 				/* Is the drive number valid? */
  401a5a:	2c07      	cmp	r4, #7
  401a5c:	f200 814a 	bhi.w	401cf4 <chk_mounted+0x2b0>
  401a60:	e002      	b.n	401a68 <chk_mounted+0x24>
  401a62:	2400      	movs	r4, #0
  401a64:	e000      	b.n	401a68 <chk_mounted+0x24>
  401a66:	2400      	movs	r4, #0
		return FR_INVALID_DRIVE;
	*rfs = fs = FatFs[vol];				/* Return pointer to the corresponding file system object */
  401a68:	4bc1      	ldr	r3, [pc, #772]	; (401d70 <chk_mounted+0x32c>)
  401a6a:	f853 5024 	ldr.w	r5, [r3, r4, lsl #2]
  401a6e:	600d      	str	r5, [r1, #0]
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
  401a70:	2d00      	cmp	r5, #0
  401a72:	f000 8141 	beq.w	401cf8 <chk_mounted+0x2b4>
  401a76:	4616      	mov	r6, r2

	ENTER_FF(fs);						/* Lock file system */

	if (fs->fs_type) {					/* If the logical drive has been mounted */
  401a78:	782b      	ldrb	r3, [r5, #0]
  401a7a:	b183      	cbz	r3, 401a9e <chk_mounted+0x5a>
		stat = disk_status(fs->drv);
  401a7c:	7868      	ldrb	r0, [r5, #1]
  401a7e:	4bbd      	ldr	r3, [pc, #756]	; (401d74 <chk_mounted+0x330>)
  401a80:	4798      	blx	r3
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized (has not been changed), */
  401a82:	f010 0f01 	tst.w	r0, #1
  401a86:	d10a      	bne.n	401a9e <chk_mounted+0x5a>
			if (!_FS_READONLY && chk_wp && (stat & STA_PROTECT))	/* Check write protection if needed */
  401a88:	2e00      	cmp	r6, #0
  401a8a:	f000 8137 	beq.w	401cfc <chk_mounted+0x2b8>
  401a8e:	f000 0004 	and.w	r0, r0, #4
  401a92:	b2c0      	uxtb	r0, r0
				return FR_WRITE_PROTECTED;
  401a94:	2800      	cmp	r0, #0
  401a96:	bf0c      	ite	eq
  401a98:	2000      	moveq	r0, #0
  401a9a:	200a      	movne	r0, #10
  401a9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
  401a9e:	2300      	movs	r3, #0
  401aa0:	702b      	strb	r3, [r5, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
  401aa2:	b2e0      	uxtb	r0, r4
  401aa4:	7068      	strb	r0, [r5, #1]
	stat = disk_initialize(fs->drv);	/* Initialize low level disk I/O layer */
  401aa6:	4bb4      	ldr	r3, [pc, #720]	; (401d78 <chk_mounted+0x334>)
  401aa8:	4798      	blx	r3
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
  401aaa:	f010 0f01 	tst.w	r0, #1
  401aae:	f040 8127 	bne.w	401d00 <chk_mounted+0x2bc>
		return FR_NOT_READY;			/* Failed to initialize due to no media or hard error */
	if (!_FS_READONLY && chk_wp && (stat & STA_PROTECT))	/* Check disk write protection if needed */
  401ab2:	b11e      	cbz	r6, 401abc <chk_mounted+0x78>
  401ab4:	f010 0f04 	tst.w	r0, #4
  401ab8:	f040 8124 	bne.w	401d04 <chk_mounted+0x2c0>
#if _MAX_SS != 512						/* Get disk sector size (variable sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &fs->ssize) != RES_OK)
		return FR_DISK_ERR;
#endif
	/* Search FAT partition on the drive. Supports only generic partitionings, FDISK and SFD. */
	fmt = check_fs(fs, bsect = 0);		/* Load sector 0 and check if it is an FAT-VBR (in SFD) */
  401abc:	2100      	movs	r1, #0
  401abe:	4628      	mov	r0, r5
  401ac0:	4bae      	ldr	r3, [pc, #696]	; (401d7c <chk_mounted+0x338>)
  401ac2:	4798      	blx	r3
	if (LD2PT(vol) && !fmt) fmt = 1;	/* Force non-SFD if the volume is forced partition */
	if (fmt == 1) {						/* Not an FAT-VBR, the physical drive can be partitioned */
  401ac4:	2801      	cmp	r0, #1
  401ac6:	d117      	bne.n	401af8 <chk_mounted+0xb4>
		/* Check the partition listed in the partition table */
		pi = LD2PT(vol);
		if (pi) pi--;
		tbl = &fs->win[MBR_Table + pi * SZ_PTE];/* Partition table */
		if (tbl[4]) {						/* Is the partition existing? */
  401ac8:	f895 31f2 	ldrb.w	r3, [r5, #498]	; 0x1f2
  401acc:	2b00      	cmp	r3, #0
  401ace:	f000 811b 	beq.w	401d08 <chk_mounted+0x2c4>
			bsect = LD_DWORD(&tbl[8]);		/* Partition offset in LBA */
  401ad2:	f895 21f9 	ldrb.w	r2, [r5, #505]	; 0x1f9
  401ad6:	f895 31f8 	ldrb.w	r3, [r5, #504]	; 0x1f8
  401ada:	041b      	lsls	r3, r3, #16
  401adc:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
  401ae0:	f895 41f6 	ldrb.w	r4, [r5, #502]	; 0x1f6
  401ae4:	4323      	orrs	r3, r4
  401ae6:	f895 41f7 	ldrb.w	r4, [r5, #503]	; 0x1f7
  401aea:	ea43 2404 	orr.w	r4, r3, r4, lsl #8
			fmt = check_fs(fs, bsect);		/* Check the partition */
  401aee:	4621      	mov	r1, r4
  401af0:	4628      	mov	r0, r5
  401af2:	4ba2      	ldr	r3, [pc, #648]	; (401d7c <chk_mounted+0x338>)
  401af4:	4798      	blx	r3
  401af6:	e000      	b.n	401afa <chk_mounted+0xb6>
#if _MAX_SS != 512						/* Get disk sector size (variable sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &fs->ssize) != RES_OK)
		return FR_DISK_ERR;
#endif
	/* Search FAT partition on the drive. Supports only generic partitionings, FDISK and SFD. */
	fmt = check_fs(fs, bsect = 0);		/* Load sector 0 and check if it is an FAT-VBR (in SFD) */
  401af8:	2400      	movs	r4, #0
		if (tbl[4]) {						/* Is the partition existing? */
			bsect = LD_DWORD(&tbl[8]);		/* Partition offset in LBA */
			fmt = check_fs(fs, bsect);		/* Check the partition */
		}
	}
	if (fmt == 3) return FR_DISK_ERR;
  401afa:	2803      	cmp	r0, #3
  401afc:	f000 8106 	beq.w	401d0c <chk_mounted+0x2c8>
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
  401b00:	2800      	cmp	r0, #0
  401b02:	f040 8105 	bne.w	401d10 <chk_mounted+0x2cc>

	/* An FAT volume is found. Following code initializes the file system object */

	if (LD_WORD(fs->win+BPB_BytsPerSec) != SS(fs))		/* (BPB_BytsPerSec must be equal to the physical sector size) */
  401b06:	f895 203c 	ldrb.w	r2, [r5, #60]	; 0x3c
  401b0a:	f895 303b 	ldrb.w	r3, [r5, #59]	; 0x3b
  401b0e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  401b12:	b21b      	sxth	r3, r3
  401b14:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  401b18:	f040 80fc 	bne.w	401d14 <chk_mounted+0x2d0>
		return FR_NO_FILESYSTEM;

	fasize = LD_WORD(fs->win+BPB_FATSz16);				/* Number of sectors per FAT */
  401b1c:	f895 1047 	ldrb.w	r1, [r5, #71]	; 0x47
  401b20:	f895 3046 	ldrb.w	r3, [r5, #70]	; 0x46
	if (!fasize) fasize = LD_DWORD(fs->win+BPB_FATSz32);
  401b24:	ea53 2101 	orrs.w	r1, r3, r1, lsl #8
  401b28:	d10d      	bne.n	401b46 <chk_mounted+0x102>
  401b2a:	f895 2057 	ldrb.w	r2, [r5, #87]	; 0x57
  401b2e:	f895 3056 	ldrb.w	r3, [r5, #86]	; 0x56
  401b32:	041b      	lsls	r3, r3, #16
  401b34:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
  401b38:	f895 1054 	ldrb.w	r1, [r5, #84]	; 0x54
  401b3c:	430b      	orrs	r3, r1
  401b3e:	f895 1055 	ldrb.w	r1, [r5, #85]	; 0x55
  401b42:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
	fs->fsize = fasize;
  401b46:	61e9      	str	r1, [r5, #28]

	fs->n_fats = b = fs->win[BPB_NumFATs];				/* Number of FAT copies */
  401b48:	f895 e040 	ldrb.w	lr, [r5, #64]	; 0x40
  401b4c:	f885 e003 	strb.w	lr, [r5, #3]
	if (b != 1 && b != 2) return FR_NO_FILESYSTEM;		/* (Must be 1 or 2) */
  401b50:	f10e 33ff 	add.w	r3, lr, #4294967295
  401b54:	b2db      	uxtb	r3, r3
  401b56:	2b01      	cmp	r3, #1
  401b58:	f200 80de 	bhi.w	401d18 <chk_mounted+0x2d4>
	fasize *= b;										/* Number of sectors for FAT area */

	fs->csize = b = fs->win[BPB_SecPerClus];			/* Number of sectors per cluster */
  401b5c:	f895 303d 	ldrb.w	r3, [r5, #61]	; 0x3d
  401b60:	70ab      	strb	r3, [r5, #2]
	if (!b || (b & (b - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
  401b62:	2b00      	cmp	r3, #0
  401b64:	f000 80da 	beq.w	401d1c <chk_mounted+0x2d8>
  401b68:	1e5a      	subs	r2, r3, #1
  401b6a:	421a      	tst	r2, r3
  401b6c:	f040 80d8 	bne.w	401d20 <chk_mounted+0x2dc>

	fs->n_rootdir = LD_WORD(fs->win+BPB_RootEntCnt);	/* Number of root directory entries */
  401b70:	f895 7042 	ldrb.w	r7, [r5, #66]	; 0x42
  401b74:	f895 2041 	ldrb.w	r2, [r5, #65]	; 0x41
  401b78:	ea42 2707 	orr.w	r7, r2, r7, lsl #8
  401b7c:	812f      	strh	r7, [r5, #8]
	if (fs->n_rootdir % (SS(fs) / SZ_DIR)) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be sector aligned) */
  401b7e:	f017 0f0f 	tst.w	r7, #15
  401b82:	f040 80cf 	bne.w	401d24 <chk_mounted+0x2e0>

	tsect = LD_WORD(fs->win+BPB_TotSec16);				/* Number of sectors on the volume */
  401b86:	f895 0044 	ldrb.w	r0, [r5, #68]	; 0x44
  401b8a:	f895 2043 	ldrb.w	r2, [r5, #67]	; 0x43
	if (!tsect) tsect = LD_DWORD(fs->win+BPB_TotSec32);
  401b8e:	ea52 2200 	orrs.w	r2, r2, r0, lsl #8
  401b92:	d10d      	bne.n	401bb0 <chk_mounted+0x16c>
  401b94:	f895 6053 	ldrb.w	r6, [r5, #83]	; 0x53
  401b98:	f895 2052 	ldrb.w	r2, [r5, #82]	; 0x52
  401b9c:	0412      	lsls	r2, r2, #16
  401b9e:	ea42 6606 	orr.w	r6, r2, r6, lsl #24
  401ba2:	f895 2050 	ldrb.w	r2, [r5, #80]	; 0x50
  401ba6:	4332      	orrs	r2, r6
  401ba8:	f895 0051 	ldrb.w	r0, [r5, #81]	; 0x51
  401bac:	ea42 2200 	orr.w	r2, r2, r0, lsl #8

	nrsv = LD_WORD(fs->win+BPB_RsvdSecCnt);				/* Number of reserved sectors */
  401bb0:	f895 603f 	ldrb.w	r6, [r5, #63]	; 0x3f
  401bb4:	f895 003e 	ldrb.w	r0, [r5, #62]	; 0x3e
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (BPB_RsvdSecCnt must not be 0) */
  401bb8:	ea50 2006 	orrs.w	r0, r0, r6, lsl #8
  401bbc:	f000 80b4 	beq.w	401d28 <chk_mounted+0x2e4>
	if (!fasize) fasize = LD_DWORD(fs->win+BPB_FATSz32);
	fs->fsize = fasize;

	fs->n_fats = b = fs->win[BPB_NumFATs];				/* Number of FAT copies */
	if (b != 1 && b != 2) return FR_NO_FILESYSTEM;		/* (Must be 1 or 2) */
	fasize *= b;										/* Number of sectors for FAT area */
  401bc0:	fb01 fe0e 	mul.w	lr, r1, lr

	nrsv = LD_WORD(fs->win+BPB_RsvdSecCnt);				/* Number of reserved sectors */
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (BPB_RsvdSecCnt must not be 0) */

	/* Determine the FAT sub type */
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIR);	/* RSV+FAT+DIR */
  401bc4:	eb00 1617 	add.w	r6, r0, r7, lsr #4
  401bc8:	4476      	add	r6, lr
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
  401bca:	42b2      	cmp	r2, r6
  401bcc:	f0c0 80ae 	bcc.w	401d2c <chk_mounted+0x2e8>
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
  401bd0:	1b92      	subs	r2, r2, r6
  401bd2:	fbb2 f3f3 	udiv	r3, r2, r3
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
  401bd6:	2b00      	cmp	r3, #0
  401bd8:	f000 80aa 	beq.w	401d30 <chk_mounted+0x2ec>
	fmt = FS_FAT12;
  401bdc:	f640 72f5 	movw	r2, #4085	; 0xff5
  401be0:	4293      	cmp	r3, r2
  401be2:	bf8c      	ite	hi
  401be4:	2202      	movhi	r2, #2
  401be6:	2201      	movls	r2, #1
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;
  401be8:	f64f 7cf5 	movw	ip, #65525	; 0xfff5
  401bec:	4563      	cmp	r3, ip
  401bee:	f200 80a9 	bhi.w	401d44 <chk_mounted+0x300>
  401bf2:	e0e6      	b.n	401dc2 <chk_mounted+0x37e>
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
	fs->database = bsect + sysect;						/* Data start sector */
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
	if (fmt == FS_FAT32) {
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
		fs->dirbase = LD_DWORD(fs->win+BPB_RootClus);	/* Root directory start cluster */
  401bf4:	f895 005f 	ldrb.w	r0, [r5, #95]	; 0x5f
  401bf8:	f895 205e 	ldrb.w	r2, [r5, #94]	; 0x5e
  401bfc:	0412      	lsls	r2, r2, #16
  401bfe:	ea42 6000 	orr.w	r0, r2, r0, lsl #24
  401c02:	f895 205c 	ldrb.w	r2, [r5, #92]	; 0x5c
  401c06:	4302      	orrs	r2, r0
  401c08:	f895 005d 	ldrb.w	r0, [r5, #93]	; 0x5d
  401c0c:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
  401c10:	626a      	str	r2, [r5, #36]	; 0x24
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
		szbfat = (fmt == FS_FAT16) ?					/* (Required FAT size) */
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
	}
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than required) */
  401c12:	009b      	lsls	r3, r3, #2
  401c14:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
  401c18:	ebb1 2f53 	cmp.w	r1, r3, lsr #9
  401c1c:	f0c0 808a 	bcc.w	401d34 <chk_mounted+0x2f0>
  401c20:	e0b6      	b.n	401d90 <chk_mounted+0x34c>
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
		fs->dirbase = LD_DWORD(fs->win+BPB_RootClus);	/* Root directory start cluster */
		szbfat = fs->n_fatent * 4;						/* (Required FAT size) */
	} else {
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
  401c22:	4470      	add	r0, lr
  401c24:	6268      	str	r0, [r5, #36]	; 0x24
		szbfat = (fmt == FS_FAT16) ?					/* (Required FAT size) */
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
  401c26:	2a02      	cmp	r2, #2
  401c28:	d101      	bne.n	401c2e <chk_mounted+0x1ea>
  401c2a:	005b      	lsls	r3, r3, #1
  401c2c:	e099      	b.n	401d62 <chk_mounted+0x31e>
  401c2e:	eb03 0043 	add.w	r0, r3, r3, lsl #1
  401c32:	f003 0301 	and.w	r3, r3, #1
  401c36:	eb03 0350 	add.w	r3, r3, r0, lsr #1
  401c3a:	e092      	b.n	401d62 <chk_mounted+0x31e>

	/* Get fsinfo if available */
	if (fmt == FS_FAT32) {
	 	fs->fsi_flag = 0;
		fs->fsi_sector = bsect + LD_WORD(fs->win+BPB_FSInfo);
		if (disk_read(fs->drv, fs->win, fs->fsi_sector, 1) == RES_OK &&
  401c3c:	f895 222f 	ldrb.w	r2, [r5, #559]	; 0x22f
  401c40:	f895 322e 	ldrb.w	r3, [r5, #558]	; 0x22e
  401c44:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  401c48:	b21b      	sxth	r3, r3
  401c4a:	4a4d      	ldr	r2, [pc, #308]	; (401d80 <chk_mounted+0x33c>)
  401c4c:	4293      	cmp	r3, r2
  401c4e:	d141      	bne.n	401cd4 <chk_mounted+0x290>
			LD_WORD(fs->win+BS_55AA) == 0xAA55 &&
  401c50:	f895 2033 	ldrb.w	r2, [r5, #51]	; 0x33
  401c54:	f895 3032 	ldrb.w	r3, [r5, #50]	; 0x32
  401c58:	041b      	lsls	r3, r3, #16
  401c5a:	ea43 6202 	orr.w	r2, r3, r2, lsl #24
  401c5e:	f895 3030 	ldrb.w	r3, [r5, #48]	; 0x30
  401c62:	4313      	orrs	r3, r2
  401c64:	f895 2031 	ldrb.w	r2, [r5, #49]	; 0x31
  401c68:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  401c6c:	4a45      	ldr	r2, [pc, #276]	; (401d84 <chk_mounted+0x340>)
  401c6e:	4293      	cmp	r3, r2
  401c70:	d132      	bne.n	401cd8 <chk_mounted+0x294>
			LD_DWORD(fs->win+FSI_LeadSig) == 0x41615252 &&
  401c72:	f895 2217 	ldrb.w	r2, [r5, #535]	; 0x217
  401c76:	f895 3216 	ldrb.w	r3, [r5, #534]	; 0x216
  401c7a:	041b      	lsls	r3, r3, #16
  401c7c:	ea43 6202 	orr.w	r2, r3, r2, lsl #24
  401c80:	f895 3214 	ldrb.w	r3, [r5, #532]	; 0x214
  401c84:	4313      	orrs	r3, r2
  401c86:	f895 2215 	ldrb.w	r2, [r5, #533]	; 0x215
  401c8a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  401c8e:	4a3e      	ldr	r2, [pc, #248]	; (401d88 <chk_mounted+0x344>)
  401c90:	4293      	cmp	r3, r2
  401c92:	d123      	bne.n	401cdc <chk_mounted+0x298>
			LD_DWORD(fs->win+FSI_StrucSig) == 0x61417272) {
				fs->last_clust = LD_DWORD(fs->win+FSI_Nxt_Free);
  401c94:	f895 221f 	ldrb.w	r2, [r5, #543]	; 0x21f
  401c98:	f895 321e 	ldrb.w	r3, [r5, #542]	; 0x21e
  401c9c:	041b      	lsls	r3, r3, #16
  401c9e:	ea43 6202 	orr.w	r2, r3, r2, lsl #24
  401ca2:	f895 321c 	ldrb.w	r3, [r5, #540]	; 0x21c
  401ca6:	4313      	orrs	r3, r2
  401ca8:	f895 221d 	ldrb.w	r2, [r5, #541]	; 0x21d
  401cac:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  401cb0:	60eb      	str	r3, [r5, #12]
				fs->free_clust = LD_DWORD(fs->win+FSI_Free_Count);
  401cb2:	f895 221b 	ldrb.w	r2, [r5, #539]	; 0x21b
  401cb6:	f895 321a 	ldrb.w	r3, [r5, #538]	; 0x21a
  401cba:	041b      	lsls	r3, r3, #16
  401cbc:	ea43 6202 	orr.w	r2, r3, r2, lsl #24
  401cc0:	f895 3218 	ldrb.w	r3, [r5, #536]	; 0x218
  401cc4:	4313      	orrs	r3, r2
  401cc6:	f895 2219 	ldrb.w	r2, [r5, #537]	; 0x219
  401cca:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  401cce:	612b      	str	r3, [r5, #16]
  401cd0:	2203      	movs	r2, #3
  401cd2:	e004      	b.n	401cde <chk_mounted+0x29a>
  401cd4:	2203      	movs	r2, #3
  401cd6:	e002      	b.n	401cde <chk_mounted+0x29a>
  401cd8:	2203      	movs	r2, #3
  401cda:	e000      	b.n	401cde <chk_mounted+0x29a>
  401cdc:	2203      	movs	r2, #3
		}
	}
#endif
	fs->fs_type = fmt;		/* FAT sub-type */
  401cde:	702a      	strb	r2, [r5, #0]
	fs->id = ++Fsid;		/* File system mount ID */
  401ce0:	4a2a      	ldr	r2, [pc, #168]	; (401d8c <chk_mounted+0x348>)
  401ce2:	8813      	ldrh	r3, [r2, #0]
  401ce4:	3301      	adds	r3, #1
  401ce6:	b29b      	uxth	r3, r3
  401ce8:	8013      	strh	r3, [r2, #0]
  401cea:	80eb      	strh	r3, [r5, #6]
	fs->winsect = 0;		/* Invalidate sector cache */
  401cec:	2000      	movs	r0, #0
  401cee:	62e8      	str	r0, [r5, #44]	; 0x2c
	fs->wflag = 0;
  401cf0:	7128      	strb	r0, [r5, #4]
#endif
#if _FS_SHARE				/* Clear file lock semaphores */
	clear_lock(fs);
#endif

	return FR_OK;
  401cf2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
#endif
	}

	/* Check if the file system object is valid or not */
	if (vol >= _VOLUMES) 				/* Is the drive number valid? */
		return FR_INVALID_DRIVE;
  401cf4:	200b      	movs	r0, #11
  401cf6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	*rfs = fs = FatFs[vol];				/* Return pointer to the corresponding file system object */
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
  401cf8:	200c      	movs	r0, #12
  401cfa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (fs->fs_type) {					/* If the logical drive has been mounted */
		stat = disk_status(fs->drv);
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized (has not been changed), */
			if (!_FS_READONLY && chk_wp && (stat & STA_PROTECT))	/* Check write protection if needed */
				return FR_WRITE_PROTECTED;
			return FR_OK;				/* The file system object is valid */
  401cfc:	2000      	movs	r0, #0
  401cfe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

	fs->fs_type = 0;					/* Clear the file system object */
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
	stat = disk_initialize(fs->drv);	/* Initialize low level disk I/O layer */
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
		return FR_NOT_READY;			/* Failed to initialize due to no media or hard error */
  401d00:	2003      	movs	r0, #3
  401d02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (!_FS_READONLY && chk_wp && (stat & STA_PROTECT))	/* Check disk write protection if needed */
		return FR_WRITE_PROTECTED;
  401d04:	200a      	movs	r0, #10
  401d06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			bsect = LD_DWORD(&tbl[8]);		/* Partition offset in LBA */
			fmt = check_fs(fs, bsect);		/* Check the partition */
		}
	}
	if (fmt == 3) return FR_DISK_ERR;
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
  401d08:	200d      	movs	r0, #13
  401d0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (tbl[4]) {						/* Is the partition existing? */
			bsect = LD_DWORD(&tbl[8]);		/* Partition offset in LBA */
			fmt = check_fs(fs, bsect);		/* Check the partition */
		}
	}
	if (fmt == 3) return FR_DISK_ERR;
  401d0c:	2001      	movs	r0, #1
  401d0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
  401d10:	200d      	movs	r0, #13
  401d12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

	/* An FAT volume is found. Following code initializes the file system object */

	if (LD_WORD(fs->win+BPB_BytsPerSec) != SS(fs))		/* (BPB_BytsPerSec must be equal to the physical sector size) */
		return FR_NO_FILESYSTEM;
  401d14:	200d      	movs	r0, #13
  401d16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	fasize = LD_WORD(fs->win+BPB_FATSz16);				/* Number of sectors per FAT */
	if (!fasize) fasize = LD_DWORD(fs->win+BPB_FATSz32);
	fs->fsize = fasize;

	fs->n_fats = b = fs->win[BPB_NumFATs];				/* Number of FAT copies */
	if (b != 1 && b != 2) return FR_NO_FILESYSTEM;		/* (Must be 1 or 2) */
  401d18:	200d      	movs	r0, #13
  401d1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	fasize *= b;										/* Number of sectors for FAT area */

	fs->csize = b = fs->win[BPB_SecPerClus];			/* Number of sectors per cluster */
	if (!b || (b & (b - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
  401d1c:	200d      	movs	r0, #13
  401d1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401d20:	200d      	movs	r0, #13
  401d22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

	fs->n_rootdir = LD_WORD(fs->win+BPB_RootEntCnt);	/* Number of root directory entries */
	if (fs->n_rootdir % (SS(fs) / SZ_DIR)) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be sector aligned) */
  401d24:	200d      	movs	r0, #13
  401d26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

	tsect = LD_WORD(fs->win+BPB_TotSec16);				/* Number of sectors on the volume */
	if (!tsect) tsect = LD_DWORD(fs->win+BPB_TotSec32);

	nrsv = LD_WORD(fs->win+BPB_RsvdSecCnt);				/* Number of reserved sectors */
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (BPB_RsvdSecCnt must not be 0) */
  401d28:	200d      	movs	r0, #13
  401d2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

	/* Determine the FAT sub type */
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIR);	/* RSV+FAT+DIR */
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
  401d2c:	200d      	movs	r0, #13
  401d2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
  401d30:	200d      	movs	r0, #13
  401d32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
		szbfat = (fmt == FS_FAT16) ?					/* (Required FAT size) */
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
	}
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than required) */
		return FR_NO_FILESYSTEM;
  401d34:	200d      	movs	r0, #13
  401d36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	/* Boundaries and Limits */
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
	fs->database = bsect + sysect;						/* Data start sector */
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
	if (fmt == FS_FAT32) {
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
  401d38:	200d      	movs	r0, #13
  401d3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
		szbfat = (fmt == FS_FAT16) ?					/* (Required FAT size) */
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
	}
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than required) */
		return FR_NO_FILESYSTEM;
  401d3c:	200d      	movs	r0, #13
  401d3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (fmt == FS_FAT32) {
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
		fs->dirbase = LD_DWORD(fs->win+BPB_RootClus);	/* Root directory start cluster */
		szbfat = fs->n_fatent * 4;						/* (Required FAT size) */
	} else {
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
  401d40:	200d      	movs	r0, #13
  401d42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	fmt = FS_FAT12;
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;

	/* Boundaries and Limits */
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
  401d44:	3302      	adds	r3, #2
  401d46:	61ab      	str	r3, [r5, #24]
	fs->database = bsect + sysect;						/* Data start sector */
  401d48:	4426      	add	r6, r4
  401d4a:	62ae      	str	r6, [r5, #40]	; 0x28
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
  401d4c:	4420      	add	r0, r4
  401d4e:	6228      	str	r0, [r5, #32]
	if (fmt == FS_FAT32) {
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
  401d50:	2f00      	cmp	r7, #0
  401d52:	d1f1      	bne.n	401d38 <chk_mounted+0x2f4>
  401d54:	e74e      	b.n	401bf4 <chk_mounted+0x1b0>
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than required) */
		return FR_NO_FILESYSTEM;

#if !_FS_READONLY
	/* Initialize cluster allocation information */
	fs->free_clust = 0xFFFFFFFF;
  401d56:	f04f 33ff 	mov.w	r3, #4294967295
  401d5a:	612b      	str	r3, [r5, #16]
	fs->last_clust = 0;
  401d5c:	2300      	movs	r3, #0
  401d5e:	60eb      	str	r3, [r5, #12]
  401d60:	e7bd      	b.n	401cde <chk_mounted+0x29a>
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
		szbfat = (fmt == FS_FAT16) ?					/* (Required FAT size) */
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
	}
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than required) */
  401d62:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
  401d66:	ebb1 2f53 	cmp.w	r1, r3, lsr #9
  401d6a:	d3e7      	bcc.n	401d3c <chk_mounted+0x2f8>
  401d6c:	e7f3      	b.n	401d56 <chk_mounted+0x312>
  401d6e:	bf00      	nop
  401d70:	204008d4 	.word	0x204008d4
  401d74:	00401759 	.word	0x00401759
  401d78:	00401719 	.word	0x00401719
  401d7c:	004019b5 	.word	0x004019b5
  401d80:	ffffaa55 	.word	0xffffaa55
  401d84:	41615252 	.word	0x41615252
  401d88:	61417272 	.word	0x61417272
  401d8c:	204008d0 	.word	0x204008d0
		return FR_NO_FILESYSTEM;

#if !_FS_READONLY
	/* Initialize cluster allocation information */
	fs->free_clust = 0xFFFFFFFF;
  401d90:	f04f 33ff 	mov.w	r3, #4294967295
  401d94:	612b      	str	r3, [r5, #16]
	fs->last_clust = 0;
  401d96:	2300      	movs	r3, #0
  401d98:	60eb      	str	r3, [r5, #12]

	/* Get fsinfo if available */
	if (fmt == FS_FAT32) {
	 	fs->fsi_flag = 0;
  401d9a:	716b      	strb	r3, [r5, #5]
		fs->fsi_sector = bsect + LD_WORD(fs->win+BPB_FSInfo);
  401d9c:	f895 2061 	ldrb.w	r2, [r5, #97]	; 0x61
  401da0:	f895 3060 	ldrb.w	r3, [r5, #96]	; 0x60
  401da4:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
  401da8:	4422      	add	r2, r4
  401daa:	616a      	str	r2, [r5, #20]
		if (disk_read(fs->drv, fs->win, fs->fsi_sector, 1) == RES_OK &&
  401dac:	2301      	movs	r3, #1
  401dae:	f105 0130 	add.w	r1, r5, #48	; 0x30
  401db2:	7868      	ldrb	r0, [r5, #1]
  401db4:	4c07      	ldr	r4, [pc, #28]	; (401dd4 <chk_mounted+0x390>)
  401db6:	47a0      	blx	r4
  401db8:	2800      	cmp	r0, #0
  401dba:	f43f af3f 	beq.w	401c3c <chk_mounted+0x1f8>
  401dbe:	2203      	movs	r2, #3
  401dc0:	e78d      	b.n	401cde <chk_mounted+0x29a>
	fmt = FS_FAT12;
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;

	/* Boundaries and Limits */
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
  401dc2:	3302      	adds	r3, #2
  401dc4:	61ab      	str	r3, [r5, #24]
	fs->database = bsect + sysect;						/* Data start sector */
  401dc6:	4426      	add	r6, r4
  401dc8:	62ae      	str	r6, [r5, #40]	; 0x28
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
  401dca:	4420      	add	r0, r4
  401dcc:	6228      	str	r0, [r5, #32]
	if (fmt == FS_FAT32) {
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
		fs->dirbase = LD_DWORD(fs->win+BPB_RootClus);	/* Root directory start cluster */
		szbfat = fs->n_fatent * 4;						/* (Required FAT size) */
	} else {
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
  401dce:	2f00      	cmp	r7, #0
  401dd0:	d0b6      	beq.n	401d40 <chk_mounted+0x2fc>
  401dd2:	e726      	b.n	401c22 <chk_mounted+0x1de>
  401dd4:	00401775 	.word	0x00401775

00401dd8 <move_window>:
static
FRESULT move_window (
	FATFS *fs,		/* File system object */
	DWORD sector	/* Sector number to make appearance in the fs->win[] */
)					/* Move to zero only writes back dirty window */
{
  401dd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	DWORD wsect;


	wsect = fs->winsect;
  401ddc:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
	if (wsect != sector) {	/* Changed current window */
  401dde:	428f      	cmp	r7, r1
  401de0:	d031      	beq.n	401e46 <move_window+0x6e>
  401de2:	460e      	mov	r6, r1
  401de4:	4604      	mov	r4, r0
#if !_FS_READONLY
		if (fs->wflag) {	/* Write back dirty window if needed */
  401de6:	7903      	ldrb	r3, [r0, #4]
  401de8:	b30b      	cbz	r3, 401e2e <move_window+0x56>
			if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK)
  401dea:	f100 0830 	add.w	r8, r0, #48	; 0x30
  401dee:	2301      	movs	r3, #1
  401df0:	463a      	mov	r2, r7
  401df2:	4641      	mov	r1, r8
  401df4:	7840      	ldrb	r0, [r0, #1]
  401df6:	4d1a      	ldr	r5, [pc, #104]	; (401e60 <move_window+0x88>)
  401df8:	47a8      	blx	r5
  401dfa:	bb38      	cbnz	r0, 401e4c <move_window+0x74>
				return FR_DISK_ERR;
			fs->wflag = 0;
  401dfc:	2300      	movs	r3, #0
  401dfe:	7123      	strb	r3, [r4, #4]
			if (wsect < (fs->fatbase + fs->fsize)) {	/* In FAT area */
  401e00:	6a22      	ldr	r2, [r4, #32]
  401e02:	69e3      	ldr	r3, [r4, #28]
  401e04:	4413      	add	r3, r2
  401e06:	429f      	cmp	r7, r3
  401e08:	d211      	bcs.n	401e2e <move_window+0x56>
				BYTE nf;
				for (nf = fs->n_fats; nf > 1; nf--) {	/* Reflect the change to all FAT copies */
  401e0a:	78e5      	ldrb	r5, [r4, #3]
  401e0c:	2d01      	cmp	r5, #1
  401e0e:	d90e      	bls.n	401e2e <move_window+0x56>
					wsect += fs->fsize;
					disk_write(fs->drv, fs->win, wsect, 1);
  401e10:	f04f 0a01 	mov.w	sl, #1
  401e14:	f8df 9048 	ldr.w	r9, [pc, #72]	; 401e60 <move_window+0x88>
				return FR_DISK_ERR;
			fs->wflag = 0;
			if (wsect < (fs->fatbase + fs->fsize)) {	/* In FAT area */
				BYTE nf;
				for (nf = fs->n_fats; nf > 1; nf--) {	/* Reflect the change to all FAT copies */
					wsect += fs->fsize;
  401e18:	69e3      	ldr	r3, [r4, #28]
  401e1a:	441f      	add	r7, r3
					disk_write(fs->drv, fs->win, wsect, 1);
  401e1c:	4653      	mov	r3, sl
  401e1e:	463a      	mov	r2, r7
  401e20:	4641      	mov	r1, r8
  401e22:	7860      	ldrb	r0, [r4, #1]
  401e24:	47c8      	blx	r9
			if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK)
				return FR_DISK_ERR;
			fs->wflag = 0;
			if (wsect < (fs->fatbase + fs->fsize)) {	/* In FAT area */
				BYTE nf;
				for (nf = fs->n_fats; nf > 1; nf--) {	/* Reflect the change to all FAT copies */
  401e26:	3d01      	subs	r5, #1
  401e28:	b2ed      	uxtb	r5, r5
  401e2a:	2d01      	cmp	r5, #1
  401e2c:	d1f4      	bne.n	401e18 <move_window+0x40>
					disk_write(fs->drv, fs->win, wsect, 1);
				}
			}
		}
#endif
		if (sector) {
  401e2e:	b186      	cbz	r6, 401e52 <move_window+0x7a>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK)
  401e30:	2301      	movs	r3, #1
  401e32:	4632      	mov	r2, r6
  401e34:	f104 0130 	add.w	r1, r4, #48	; 0x30
  401e38:	7860      	ldrb	r0, [r4, #1]
  401e3a:	4d0a      	ldr	r5, [pc, #40]	; (401e64 <move_window+0x8c>)
  401e3c:	47a8      	blx	r5
  401e3e:	b958      	cbnz	r0, 401e58 <move_window+0x80>
				return FR_DISK_ERR;
			fs->winsect = sector;
  401e40:	62e6      	str	r6, [r4, #44]	; 0x2c
  401e42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		}
	}

	return FR_OK;
  401e46:	2000      	movs	r0, #0
  401e48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	wsect = fs->winsect;
	if (wsect != sector) {	/* Changed current window */
#if !_FS_READONLY
		if (fs->wflag) {	/* Write back dirty window if needed */
			if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK)
				return FR_DISK_ERR;
  401e4c:	2001      	movs	r0, #1
  401e4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				return FR_DISK_ERR;
			fs->winsect = sector;
		}
	}

	return FR_OK;
  401e52:	2000      	movs	r0, #0
  401e54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			}
		}
#endif
		if (sector) {
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK)
				return FR_DISK_ERR;
  401e58:	2001      	movs	r0, #1
			fs->winsect = sector;
		}
	}

	return FR_OK;
}
  401e5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401e5e:	bf00      	nop
  401e60:	004017e9 	.word	0x004017e9
  401e64:	00401775 	.word	0x00401775

00401e68 <get_fat>:
{
	UINT wc, bc;
	BYTE *p;


	if (clst < 2 || clst >= fs->n_fatent)	/* Chack range */
  401e68:	2901      	cmp	r1, #1
  401e6a:	d95d      	bls.n	401f28 <get_fat+0xc0>

static DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, Else:Cluster status */
	FATFS *fs,	/* File system object */
	DWORD clst	/* Cluster# to get the link information */
)
{
  401e6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	UINT wc, bc;
	BYTE *p;


	if (clst < 2 || clst >= fs->n_fatent)	/* Chack range */
  401e6e:	6983      	ldr	r3, [r0, #24]
  401e70:	4299      	cmp	r1, r3
  401e72:	d25b      	bcs.n	401f2c <get_fat+0xc4>
  401e74:	460c      	mov	r4, r1
  401e76:	4605      	mov	r5, r0
		return 1;

	switch (fs->fs_type) {
  401e78:	7803      	ldrb	r3, [r0, #0]
  401e7a:	2b02      	cmp	r3, #2
  401e7c:	d028      	beq.n	401ed0 <get_fat+0x68>
  401e7e:	2b03      	cmp	r3, #3
  401e80:	d037      	beq.n	401ef2 <get_fat+0x8a>
  401e82:	2b01      	cmp	r3, #1
  401e84:	d154      	bne.n	401f30 <get_fat+0xc8>
	case FS_FAT12 :
		bc = (UINT)clst; bc += bc / 2;
  401e86:	eb01 0751 	add.w	r7, r1, r1, lsr #1
		if (move_window(fs, fs->fatbase + (bc / SS(fs)))) break;
  401e8a:	6a01      	ldr	r1, [r0, #32]
  401e8c:	eb01 2157 	add.w	r1, r1, r7, lsr #9
  401e90:	4b2f      	ldr	r3, [pc, #188]	; (401f50 <get_fat+0xe8>)
  401e92:	4798      	blx	r3
  401e94:	2800      	cmp	r0, #0
  401e96:	d14e      	bne.n	401f36 <get_fat+0xce>
		wc = fs->win[bc % SS(fs)]; bc++;
  401e98:	f3c7 0308 	ubfx	r3, r7, #0, #9
  401e9c:	442b      	add	r3, r5
  401e9e:	f893 6030 	ldrb.w	r6, [r3, #48]	; 0x30
  401ea2:	3701      	adds	r7, #1
		if (move_window(fs, fs->fatbase + (bc / SS(fs)))) break;
  401ea4:	6a29      	ldr	r1, [r5, #32]
  401ea6:	eb01 2157 	add.w	r1, r1, r7, lsr #9
  401eaa:	4628      	mov	r0, r5
  401eac:	4b28      	ldr	r3, [pc, #160]	; (401f50 <get_fat+0xe8>)
  401eae:	4798      	blx	r3
  401eb0:	2800      	cmp	r0, #0
  401eb2:	d143      	bne.n	401f3c <get_fat+0xd4>
		wc |= fs->win[bc % SS(fs)] << 8;
  401eb4:	f3c7 0708 	ubfx	r7, r7, #0, #9
  401eb8:	19e8      	adds	r0, r5, r7
  401eba:	f890 0030 	ldrb.w	r0, [r0, #48]	; 0x30
  401ebe:	ea46 2000 	orr.w	r0, r6, r0, lsl #8
		return (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
  401ec2:	f014 0f01 	tst.w	r4, #1
  401ec6:	bf14      	ite	ne
  401ec8:	0900      	lsrne	r0, r0, #4
  401eca:	f3c0 000b 	ubfxeq	r0, r0, #0, #12
  401ece:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

	case FS_FAT16 :
		if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)))) break;
  401ed0:	6a01      	ldr	r1, [r0, #32]
  401ed2:	eb01 2114 	add.w	r1, r1, r4, lsr #8
  401ed6:	4b1e      	ldr	r3, [pc, #120]	; (401f50 <get_fat+0xe8>)
  401ed8:	4798      	blx	r3
  401eda:	bb90      	cbnz	r0, 401f42 <get_fat+0xda>
		p = &fs->win[clst * 2 % SS(fs)];
  401edc:	0061      	lsls	r1, r4, #1
  401ede:	f401 71ff 	and.w	r1, r1, #510	; 0x1fe
		return LD_WORD(p);
  401ee2:	186b      	adds	r3, r5, r1
  401ee4:	f893 0031 	ldrb.w	r0, [r3, #49]	; 0x31
  401ee8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
  401eec:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
  401ef0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

	case FS_FAT32 :
		if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)))) break;
  401ef2:	6a01      	ldr	r1, [r0, #32]
  401ef4:	eb01 11d4 	add.w	r1, r1, r4, lsr #7
  401ef8:	4b15      	ldr	r3, [pc, #84]	; (401f50 <get_fat+0xe8>)
  401efa:	4798      	blx	r3
  401efc:	bb20      	cbnz	r0, 401f48 <get_fat+0xe0>
		p = &fs->win[clst * 4 % SS(fs)];
  401efe:	00a1      	lsls	r1, r4, #2
  401f00:	f401 71fe 	and.w	r1, r1, #508	; 0x1fc
  401f04:	f101 0230 	add.w	r2, r1, #48	; 0x30
  401f08:	442a      	add	r2, r5
		return LD_DWORD(p) & 0x0FFFFFFF;
  401f0a:	78d0      	ldrb	r0, [r2, #3]
  401f0c:	7893      	ldrb	r3, [r2, #2]
  401f0e:	041b      	lsls	r3, r3, #16
  401f10:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
  401f14:	7850      	ldrb	r0, [r2, #1]
  401f16:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
  401f1a:	440d      	add	r5, r1
  401f1c:	f895 3030 	ldrb.w	r3, [r5, #48]	; 0x30
  401f20:	4318      	orrs	r0, r3
  401f22:	f020 4070 	bic.w	r0, r0, #4026531840	; 0xf0000000
  401f26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	UINT wc, bc;
	BYTE *p;


	if (clst < 2 || clst >= fs->n_fatent)	/* Chack range */
		return 1;
  401f28:	2001      	movs	r0, #1
		p = &fs->win[clst * 4 % SS(fs)];
		return LD_DWORD(p) & 0x0FFFFFFF;
	}

	return 0xFFFFFFFF;	/* An error occurred at the disk I/O layer */
}
  401f2a:	4770      	bx	lr
	UINT wc, bc;
	BYTE *p;


	if (clst < 2 || clst >= fs->n_fatent)	/* Chack range */
		return 1;
  401f2c:	2001      	movs	r0, #1
  401f2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)))) break;
		p = &fs->win[clst * 4 % SS(fs)];
		return LD_DWORD(p) & 0x0FFFFFFF;
	}

	return 0xFFFFFFFF;	/* An error occurred at the disk I/O layer */
  401f30:	f04f 30ff 	mov.w	r0, #4294967295
  401f34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401f36:	f04f 30ff 	mov.w	r0, #4294967295
  401f3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401f3c:	f04f 30ff 	mov.w	r0, #4294967295
  401f40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401f42:	f04f 30ff 	mov.w	r0, #4294967295
  401f46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401f48:	f04f 30ff 	mov.w	r0, #4294967295
}
  401f4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401f4e:	bf00      	nop
  401f50:	00401dd9 	.word	0x00401dd9

00401f54 <dir_sdi>:
static
FRESULT dir_sdi (
	DIR *dj,		/* Pointer to directory object */
	WORD idx		/* Directory index number */
)
{
  401f54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401f56:	4605      	mov	r5, r0
  401f58:	460c      	mov	r4, r1
	DWORD clst;
	WORD ic;


	dj->index = idx;
  401f5a:	80c1      	strh	r1, [r0, #6]
	clst = dj->sclust;
  401f5c:	6881      	ldr	r1, [r0, #8]
	if (clst == 1 || clst >= dj->fs->n_fatent)	/* Check start cluster range */
  401f5e:	2901      	cmp	r1, #1
  401f60:	d038      	beq.n	401fd4 <dir_sdi+0x80>
  401f62:	6803      	ldr	r3, [r0, #0]
  401f64:	699a      	ldr	r2, [r3, #24]
  401f66:	4291      	cmp	r1, r2
  401f68:	d236      	bcs.n	401fd8 <dir_sdi+0x84>
		return FR_INT_ERR;
	if (!clst && dj->fs->fs_type == FS_FAT32)	/* Replace cluster# 0 with root cluster# if in FAT32 */
  401f6a:	b971      	cbnz	r1, 401f8a <dir_sdi+0x36>
  401f6c:	781a      	ldrb	r2, [r3, #0]
  401f6e:	2a03      	cmp	r2, #3
  401f70:	d101      	bne.n	401f76 <dir_sdi+0x22>
		clst = dj->fs->dirbase;
  401f72:	6a59      	ldr	r1, [r3, #36]	; 0x24

	if (clst == 0) {	/* Static table (root-dir in FAT12/16) */
  401f74:	b949      	cbnz	r1, 401f8a <dir_sdi+0x36>
		dj->clust = clst;
  401f76:	2200      	movs	r2, #0
  401f78:	60ea      	str	r2, [r5, #12]
		if (idx >= dj->fs->n_rootdir)		/* Index is out of range */
  401f7a:	891a      	ldrh	r2, [r3, #8]
  401f7c:	42a2      	cmp	r2, r4
  401f7e:	d92d      	bls.n	401fdc <dir_sdi+0x88>
			return FR_INT_ERR;
		dj->sect = dj->fs->dirbase + idx / (SS(dj->fs) / SZ_DIR);	/* Sector# */
  401f80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  401f82:	eb03 1314 	add.w	r3, r3, r4, lsr #4
  401f86:	612b      	str	r3, [r5, #16]
  401f88:	e01b      	b.n	401fc2 <dir_sdi+0x6e>
	}
	else {				/* Dynamic table (sub-dirs or root-dir in FAT32) */
		ic = SS(dj->fs) / SZ_DIR * dj->fs->csize;	/* Entries per cluster */
  401f8a:	789e      	ldrb	r6, [r3, #2]
  401f8c:	0136      	lsls	r6, r6, #4
		while (idx >= ic) {	/* Follow cluster chain */
  401f8e:	42b4      	cmp	r4, r6
  401f90:	d310      	bcc.n	401fb4 <dir_sdi+0x60>
			clst = get_fat(dj->fs, clst);				/* Get next cluster */
  401f92:	4f16      	ldr	r7, [pc, #88]	; (401fec <dir_sdi+0x98>)
  401f94:	6828      	ldr	r0, [r5, #0]
  401f96:	47b8      	blx	r7
  401f98:	4601      	mov	r1, r0
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
  401f9a:	f1b0 3fff 	cmp.w	r0, #4294967295
  401f9e:	d01f      	beq.n	401fe0 <dir_sdi+0x8c>
			if (clst < 2 || clst >= dj->fs->n_fatent)	/* Reached to end of table or int error */
  401fa0:	2801      	cmp	r0, #1
  401fa2:	d91f      	bls.n	401fe4 <dir_sdi+0x90>
  401fa4:	682b      	ldr	r3, [r5, #0]
  401fa6:	699b      	ldr	r3, [r3, #24]
  401fa8:	4298      	cmp	r0, r3
  401faa:	d21d      	bcs.n	401fe8 <dir_sdi+0x94>
				return FR_INT_ERR;
			idx -= ic;
  401fac:	1ba4      	subs	r4, r4, r6
  401fae:	b2a4      	uxth	r4, r4
			return FR_INT_ERR;
		dj->sect = dj->fs->dirbase + idx / (SS(dj->fs) / SZ_DIR);	/* Sector# */
	}
	else {				/* Dynamic table (sub-dirs or root-dir in FAT32) */
		ic = SS(dj->fs) / SZ_DIR * dj->fs->csize;	/* Entries per cluster */
		while (idx >= ic) {	/* Follow cluster chain */
  401fb0:	42a6      	cmp	r6, r4
  401fb2:	d9ef      	bls.n	401f94 <dir_sdi+0x40>
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
			if (clst < 2 || clst >= dj->fs->n_fatent)	/* Reached to end of table or int error */
				return FR_INT_ERR;
			idx -= ic;
		}
		dj->clust = clst;
  401fb4:	60e9      	str	r1, [r5, #12]
		dj->sect = clust2sect(dj->fs, clst) + idx / (SS(dj->fs) / SZ_DIR);	/* Sector# */
  401fb6:	6828      	ldr	r0, [r5, #0]
  401fb8:	4b0d      	ldr	r3, [pc, #52]	; (401ff0 <dir_sdi+0x9c>)
  401fba:	4798      	blx	r3
  401fbc:	eb00 1014 	add.w	r0, r0, r4, lsr #4
  401fc0:	6128      	str	r0, [r5, #16]
	}

	dj->dir = dj->fs->win + (idx % (SS(dj->fs) / SZ_DIR)) * SZ_DIR;	/* Ptr to the entry in the sector */
  401fc2:	682b      	ldr	r3, [r5, #0]
  401fc4:	3330      	adds	r3, #48	; 0x30
  401fc6:	f004 040f 	and.w	r4, r4, #15
  401fca:	eb03 1444 	add.w	r4, r3, r4, lsl #5
  401fce:	616c      	str	r4, [r5, #20]

	return FR_OK;	/* Seek succeeded */
  401fd0:	2000      	movs	r0, #0
  401fd2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}


	dj->index = idx;
	clst = dj->sclust;
	if (clst == 1 || clst >= dj->fs->n_fatent)	/* Check start cluster range */
		return FR_INT_ERR;
  401fd4:	2002      	movs	r0, #2
  401fd6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401fd8:	2002      	movs	r0, #2
  401fda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		clst = dj->fs->dirbase;

	if (clst == 0) {	/* Static table (root-dir in FAT12/16) */
		dj->clust = clst;
		if (idx >= dj->fs->n_rootdir)		/* Index is out of range */
			return FR_INT_ERR;
  401fdc:	2002      	movs	r0, #2
  401fde:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	}
	else {				/* Dynamic table (sub-dirs or root-dir in FAT32) */
		ic = SS(dj->fs) / SZ_DIR * dj->fs->csize;	/* Entries per cluster */
		while (idx >= ic) {	/* Follow cluster chain */
			clst = get_fat(dj->fs, clst);				/* Get next cluster */
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
  401fe0:	2001      	movs	r0, #1
  401fe2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if (clst < 2 || clst >= dj->fs->n_fatent)	/* Reached to end of table or int error */
				return FR_INT_ERR;
  401fe4:	2002      	movs	r0, #2
  401fe6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401fe8:	2002      	movs	r0, #2
	}

	dj->dir = dj->fs->win + (idx % (SS(dj->fs) / SZ_DIR)) * SZ_DIR;	/* Ptr to the entry in the sector */

	return FR_OK;	/* Seek succeeded */
}
  401fea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401fec:	00401e69 	.word	0x00401e69
  401ff0:	00401949 	.word	0x00401949

00401ff4 <put_fat>:
static FRESULT put_fat (
	FATFS *fs,	/* File system object */
	DWORD clst,	/* Cluster# to be changed in range of 2 to fs->n_fatent - 1 */
	DWORD val	/* New value to mark the cluster */
)
{
  401ff4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	UINT bc;
	BYTE *p;
	FRESULT res;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
  401ff8:	2901      	cmp	r1, #1
  401ffa:	d979      	bls.n	4020f0 <put_fat+0xfc>
  401ffc:	6983      	ldr	r3, [r0, #24]
  401ffe:	4299      	cmp	r1, r3
  402000:	d278      	bcs.n	4020f4 <put_fat+0x100>
  402002:	4615      	mov	r5, r2
  402004:	460c      	mov	r4, r1
  402006:	4606      	mov	r6, r0
		res = FR_INT_ERR;

	} else {
		switch (fs->fs_type) {
  402008:	7803      	ldrb	r3, [r0, #0]
  40200a:	2b02      	cmp	r3, #2
  40200c:	d03b      	beq.n	402086 <put_fat+0x92>
  40200e:	2b03      	cmp	r3, #3
  402010:	d04a      	beq.n	4020a8 <put_fat+0xb4>
  402012:	2b01      	cmp	r3, #1
  402014:	d164      	bne.n	4020e0 <put_fat+0xec>
		case FS_FAT12 :
			bc = clst; bc += bc / 2;
  402016:	eb01 0851 	add.w	r8, r1, r1, lsr #1
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
  40201a:	6a01      	ldr	r1, [r0, #32]
  40201c:	eb01 2158 	add.w	r1, r1, r8, lsr #9
  402020:	4b3f      	ldr	r3, [pc, #252]	; (402120 <put_fat+0x12c>)
  402022:	4798      	blx	r3
			if (res != FR_OK) break;
  402024:	4607      	mov	r7, r0
  402026:	2800      	cmp	r0, #0
  402028:	d15f      	bne.n	4020ea <put_fat+0xf6>
			p = &fs->win[bc % SS(fs)];
  40202a:	f3c8 0308 	ubfx	r3, r8, #0, #9
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
  40202e:	f014 0f01 	tst.w	r4, #1
  402032:	d015      	beq.n	402060 <put_fat+0x6c>
  402034:	4433      	add	r3, r6
  402036:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
  40203a:	f002 020f 	and.w	r2, r2, #15
  40203e:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  402042:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
			bc++;
  402046:	f108 0801 	add.w	r8, r8, #1
			fs->wflag = 1;
  40204a:	2301      	movs	r3, #1
  40204c:	7133      	strb	r3, [r6, #4]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
  40204e:	6a31      	ldr	r1, [r6, #32]
  402050:	eb01 2158 	add.w	r1, r1, r8, lsr #9
  402054:	4630      	mov	r0, r6
  402056:	4b32      	ldr	r3, [pc, #200]	; (402120 <put_fat+0x12c>)
  402058:	4798      	blx	r3
			if (res != FR_OK) break;
  40205a:	2800      	cmp	r0, #0
  40205c:	d142      	bne.n	4020e4 <put_fat+0xf0>
  40205e:	e04b      	b.n	4020f8 <put_fat+0x104>
		case FS_FAT12 :
			bc = clst; bc += bc / 2;
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
			if (res != FR_OK) break;
			p = &fs->win[bc % SS(fs)];
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
  402060:	4433      	add	r3, r6
  402062:	f883 5030 	strb.w	r5, [r3, #48]	; 0x30
			bc++;
  402066:	f108 0801 	add.w	r8, r8, #1
			fs->wflag = 1;
  40206a:	2301      	movs	r3, #1
  40206c:	7133      	strb	r3, [r6, #4]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
  40206e:	6a31      	ldr	r1, [r6, #32]
  402070:	eb01 2158 	add.w	r1, r1, r8, lsr #9
  402074:	4630      	mov	r0, r6
  402076:	4b2a      	ldr	r3, [pc, #168]	; (402120 <put_fat+0x12c>)
  402078:	4798      	blx	r3
			if (res != FR_OK) break;
  40207a:	bba8      	cbnz	r0, 4020e8 <put_fat+0xf4>
  40207c:	e041      	b.n	402102 <put_fat+0x10e>
			p = &fs->win[bc % SS(fs)];
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
  40207e:	44b0      	add	r8, r6
  402080:	f888 2030 	strb.w	r2, [r8, #48]	; 0x30
			break;
  402084:	e031      	b.n	4020ea <put_fat+0xf6>

		case FS_FAT16 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
  402086:	6a01      	ldr	r1, [r0, #32]
  402088:	eb01 2114 	add.w	r1, r1, r4, lsr #8
  40208c:	4b24      	ldr	r3, [pc, #144]	; (402120 <put_fat+0x12c>)
  40208e:	4798      	blx	r3
			if (res != FR_OK) break;
  402090:	4607      	mov	r7, r0
  402092:	bb50      	cbnz	r0, 4020ea <put_fat+0xf6>
			p = &fs->win[clst * 2 % SS(fs)];
  402094:	0061      	lsls	r1, r4, #1
  402096:	f401 71ff 	and.w	r1, r1, #510	; 0x1fe
			ST_WORD(p, (WORD)val);
  40209a:	1873      	adds	r3, r6, r1
  40209c:	f883 5030 	strb.w	r5, [r3, #48]	; 0x30
  4020a0:	122a      	asrs	r2, r5, #8
  4020a2:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
			break;
  4020a6:	e020      	b.n	4020ea <put_fat+0xf6>

		case FS_FAT32 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
  4020a8:	6a01      	ldr	r1, [r0, #32]
  4020aa:	eb01 11d4 	add.w	r1, r1, r4, lsr #7
  4020ae:	4b1c      	ldr	r3, [pc, #112]	; (402120 <put_fat+0x12c>)
  4020b0:	4798      	blx	r3
			if (res != FR_OK) break;
  4020b2:	4607      	mov	r7, r0
  4020b4:	b9c8      	cbnz	r0, 4020ea <put_fat+0xf6>
			p = &fs->win[clst * 4 % SS(fs)];
  4020b6:	00a1      	lsls	r1, r4, #2
  4020b8:	f401 71fe 	and.w	r1, r1, #508	; 0x1fc
  4020bc:	f101 0330 	add.w	r3, r1, #48	; 0x30
  4020c0:	4433      	add	r3, r6
			val |= LD_DWORD(p) & 0xF0000000;
  4020c2:	78da      	ldrb	r2, [r3, #3]
  4020c4:	0612      	lsls	r2, r2, #24
  4020c6:	4431      	add	r1, r6
  4020c8:	f002 4270 	and.w	r2, r2, #4026531840	; 0xf0000000
  4020cc:	432a      	orrs	r2, r5
			ST_DWORD(p, val);
  4020ce:	f881 2030 	strb.w	r2, [r1, #48]	; 0x30
  4020d2:	1211      	asrs	r1, r2, #8
  4020d4:	7059      	strb	r1, [r3, #1]
  4020d6:	0c11      	lsrs	r1, r2, #16
  4020d8:	7099      	strb	r1, [r3, #2]
  4020da:	0e12      	lsrs	r2, r2, #24
  4020dc:	70da      	strb	r2, [r3, #3]
			break;
  4020de:	e004      	b.n	4020ea <put_fat+0xf6>

		default :
			res = FR_INT_ERR;
  4020e0:	2702      	movs	r7, #2
  4020e2:	e002      	b.n	4020ea <put_fat+0xf6>
			if (res != FR_OK) break;
			p = &fs->win[bc % SS(fs)];
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
			bc++;
			fs->wflag = 1;
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
  4020e4:	4607      	mov	r7, r0
  4020e6:	e000      	b.n	4020ea <put_fat+0xf6>
  4020e8:	4607      	mov	r7, r0
			break;

		default :
			res = FR_INT_ERR;
		}
		fs->wflag = 1;
  4020ea:	2301      	movs	r3, #1
  4020ec:	7133      	strb	r3, [r6, #4]
  4020ee:	e014      	b.n	40211a <put_fat+0x126>
	BYTE *p;
	FRESULT res;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
		res = FR_INT_ERR;
  4020f0:	2702      	movs	r7, #2
  4020f2:	e012      	b.n	40211a <put_fat+0x126>
  4020f4:	2702      	movs	r7, #2
			res = FR_INT_ERR;
		}
		fs->wflag = 1;
	}

	return res;
  4020f6:	e010      	b.n	40211a <put_fat+0x126>
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
			bc++;
			fs->wflag = 1;
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
			if (res != FR_OK) break;
			p = &fs->win[bc % SS(fs)];
  4020f8:	f3c8 0808 	ubfx	r8, r8, #0, #9
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
  4020fc:	f3c5 1207 	ubfx	r2, r5, #4, #8
  402100:	e7bd      	b.n	40207e <put_fat+0x8a>
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
			bc++;
			fs->wflag = 1;
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
			if (res != FR_OK) break;
			p = &fs->win[bc % SS(fs)];
  402102:	f3c8 0808 	ubfx	r8, r8, #0, #9
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
  402106:	eb06 0308 	add.w	r3, r6, r8
  40210a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
  40210e:	f023 030f 	bic.w	r3, r3, #15
  402112:	f3c5 2203 	ubfx	r2, r5, #8, #4
  402116:	431a      	orrs	r2, r3
  402118:	e7b1      	b.n	40207e <put_fat+0x8a>
		}
		fs->wflag = 1;
	}

	return res;
}
  40211a:	4638      	mov	r0, r7
  40211c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402120:	00401dd9 	.word	0x00401dd9

00402124 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	FATFS *fs,			/* File system object */
	DWORD clst			/* Cluster# to stretch. 0 means create a new chain. */
)
{
  402124:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402128:	4605      	mov	r5, r0
	DWORD cs, ncl, scl;
	FRESULT res;


	if (clst == 0) {		/* Create a new chain */
  40212a:	4688      	mov	r8, r1
  40212c:	b931      	cbnz	r1, 40213c <create_chain+0x18>
		scl = fs->last_clust;			/* Get suggested start point */
  40212e:	68c6      	ldr	r6, [r0, #12]
		if (!scl || scl >= fs->n_fatent) scl = 1;
  402130:	b16e      	cbz	r6, 40214e <create_chain+0x2a>
  402132:	6983      	ldr	r3, [r0, #24]
  402134:	429e      	cmp	r6, r3
  402136:	bf28      	it	cs
  402138:	2601      	movcs	r6, #1
  40213a:	e009      	b.n	402150 <create_chain+0x2c>
	}
	else {					/* Stretch the current chain */
		cs = get_fat(fs, clst);			/* Check the cluster status */
  40213c:	4b29      	ldr	r3, [pc, #164]	; (4021e4 <create_chain+0xc0>)
  40213e:	4798      	blx	r3
		if (cs < 2) return 1;			/* It is an invalid cluster */
  402140:	2801      	cmp	r0, #1
  402142:	d940      	bls.n	4021c6 <create_chain+0xa2>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
  402144:	69ab      	ldr	r3, [r5, #24]
  402146:	4298      	cmp	r0, r3
  402148:	d34a      	bcc.n	4021e0 <create_chain+0xbc>
		scl = clst;
  40214a:	4646      	mov	r6, r8
  40214c:	e000      	b.n	402150 <create_chain+0x2c>
	FRESULT res;


	if (clst == 0) {		/* Create a new chain */
		scl = fs->last_clust;			/* Get suggested start point */
		if (!scl || scl >= fs->n_fatent) scl = 1;
  40214e:	2601      	movs	r6, #1
		if (cs < 2) return 1;			/* It is an invalid cluster */
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
		scl = clst;
	}

	ncl = scl;				/* Start cluster */
  402150:	4634      	mov	r4, r6
		ncl++;							/* Next cluster */
		if (ncl >= fs->n_fatent) {		/* Wrap around */
			ncl = 2;
			if (ncl > scl) return 0;	/* No free cluster */
		}
		cs = get_fat(fs, ncl);			/* Get the cluster status */
  402152:	4f24      	ldr	r7, [pc, #144]	; (4021e4 <create_chain+0xc0>)
		scl = clst;
	}

	ncl = scl;				/* Start cluster */
	for (;;) {
		ncl++;							/* Next cluster */
  402154:	3401      	adds	r4, #1
		if (ncl >= fs->n_fatent) {		/* Wrap around */
  402156:	69ab      	ldr	r3, [r5, #24]
  402158:	429c      	cmp	r4, r3
  40215a:	d302      	bcc.n	402162 <create_chain+0x3e>
			ncl = 2;
			if (ncl > scl) return 0;	/* No free cluster */
  40215c:	2e01      	cmp	r6, #1
  40215e:	d935      	bls.n	4021cc <create_chain+0xa8>

	ncl = scl;				/* Start cluster */
	for (;;) {
		ncl++;							/* Next cluster */
		if (ncl >= fs->n_fatent) {		/* Wrap around */
			ncl = 2;
  402160:	2402      	movs	r4, #2
			if (ncl > scl) return 0;	/* No free cluster */
		}
		cs = get_fat(fs, ncl);			/* Get the cluster status */
  402162:	4621      	mov	r1, r4
  402164:	4628      	mov	r0, r5
  402166:	47b8      	blx	r7
		if (cs == 0) break;				/* Found a free cluster */
  402168:	4603      	mov	r3, r0
  40216a:	b138      	cbz	r0, 40217c <create_chain+0x58>
		if (cs == 0xFFFFFFFF || cs == 1)/* An error occurred */
  40216c:	f1b0 3fff 	cmp.w	r0, #4294967295
  402170:	d02f      	beq.n	4021d2 <create_chain+0xae>
  402172:	2801      	cmp	r0, #1
  402174:	d02d      	beq.n	4021d2 <create_chain+0xae>
			return cs;
		if (ncl == scl) return 0;		/* No free cluster */
  402176:	42b4      	cmp	r4, r6
  402178:	d1ec      	bne.n	402154 <create_chain+0x30>
  40217a:	e02d      	b.n	4021d8 <create_chain+0xb4>
	}

	res = put_fat(fs, ncl, 0x0FFFFFFF);	/* Mark the new cluster "last link" */
  40217c:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
  402180:	4621      	mov	r1, r4
  402182:	4628      	mov	r0, r5
  402184:	4b18      	ldr	r3, [pc, #96]	; (4021e8 <create_chain+0xc4>)
  402186:	4798      	blx	r3
	if (res == FR_OK && clst != 0) {
  402188:	4603      	mov	r3, r0
  40218a:	b940      	cbnz	r0, 40219e <create_chain+0x7a>
  40218c:	f1b8 0f00 	cmp.w	r8, #0
  402190:	d005      	beq.n	40219e <create_chain+0x7a>
		res = put_fat(fs, clst, ncl);	/* Link it to the previous one if needed */
  402192:	4622      	mov	r2, r4
  402194:	4641      	mov	r1, r8
  402196:	4628      	mov	r0, r5
  402198:	4b13      	ldr	r3, [pc, #76]	; (4021e8 <create_chain+0xc4>)
  40219a:	4798      	blx	r3
  40219c:	4603      	mov	r3, r0
	}
	if (res == FR_OK) {
  40219e:	b95b      	cbnz	r3, 4021b8 <create_chain+0x94>
		fs->last_clust = ncl;			/* Update FSINFO */
  4021a0:	60ec      	str	r4, [r5, #12]
		if (fs->free_clust != 0xFFFFFFFF) {
  4021a2:	692b      	ldr	r3, [r5, #16]
  4021a4:	f1b3 3fff 	cmp.w	r3, #4294967295
  4021a8:	d019      	beq.n	4021de <create_chain+0xba>
			fs->free_clust--;
  4021aa:	3b01      	subs	r3, #1
  4021ac:	612b      	str	r3, [r5, #16]
			fs->fsi_flag = 1;
  4021ae:	2301      	movs	r3, #1
  4021b0:	716b      	strb	r3, [r5, #5]
  4021b2:	4620      	mov	r0, r4
  4021b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;
  4021b8:	2b01      	cmp	r3, #1
  4021ba:	bf0c      	ite	eq
  4021bc:	f04f 30ff 	moveq.w	r0, #4294967295
  4021c0:	2001      	movne	r0, #1
  4021c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		scl = fs->last_clust;			/* Get suggested start point */
		if (!scl || scl >= fs->n_fatent) scl = 1;
	}
	else {					/* Stretch the current chain */
		cs = get_fat(fs, clst);			/* Check the cluster status */
		if (cs < 2) return 1;			/* It is an invalid cluster */
  4021c6:	2001      	movs	r0, #1
  4021c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	ncl = scl;				/* Start cluster */
	for (;;) {
		ncl++;							/* Next cluster */
		if (ncl >= fs->n_fatent) {		/* Wrap around */
			ncl = 2;
			if (ncl > scl) return 0;	/* No free cluster */
  4021cc:	2000      	movs	r0, #0
  4021ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}
		cs = get_fat(fs, ncl);			/* Get the cluster status */
  4021d2:	4618      	mov	r0, r3
  4021d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (cs == 0) break;				/* Found a free cluster */
		if (cs == 0xFFFFFFFF || cs == 1)/* An error occurred */
			return cs;
		if (ncl == scl) return 0;		/* No free cluster */
  4021d8:	2000      	movs	r0, #0
  4021da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4021de:	4620      	mov	r0, r4
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;
	}

	return ncl;		/* Return new cluster number or error code */
}
  4021e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4021e4:	00401e69 	.word	0x00401e69
  4021e8:	00401ff5 	.word	0x00401ff5

004021ec <remove_chain>:
	DWORD nxt;
#if _USE_ERASE
	DWORD scl = clst, ecl = clst, resion[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
  4021ec:	2901      	cmp	r1, #1
  4021ee:	d928      	bls.n	402242 <remove_chain+0x56>
static
FRESULT remove_chain (
	FATFS *fs,			/* File system object */
	DWORD clst			/* Cluster# to remove a chain from */
)
{
  4021f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4021f4:	4604      	mov	r4, r0
  4021f6:	460e      	mov	r6, r1
	DWORD nxt;
#if _USE_ERASE
	DWORD scl = clst, ecl = clst, resion[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
  4021f8:	6983      	ldr	r3, [r0, #24]
  4021fa:	4299      	cmp	r1, r3
  4021fc:	d224      	bcs.n	402248 <remove_chain+0x5c>
		res = FR_INT_ERR;

	} else {
		res = FR_OK;
		while (clst < fs->n_fatent) {			/* Not a last link? */
			nxt = get_fat(fs, clst);			/* Get cluster status */
  4021fe:	4f17      	ldr	r7, [pc, #92]	; (40225c <remove_chain+0x70>)
			if (nxt == 0) break;				/* Empty cluster? */
			if (nxt == 1) { res = FR_INT_ERR; break; }	/* Internal error? */
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
			res = put_fat(fs, clst, 0);			/* Mark the cluster "empty" */
  402200:	f04f 0900 	mov.w	r9, #0
  402204:	f8df 8058 	ldr.w	r8, [pc, #88]	; 402260 <remove_chain+0x74>
		res = FR_INT_ERR;

	} else {
		res = FR_OK;
		while (clst < fs->n_fatent) {			/* Not a last link? */
			nxt = get_fat(fs, clst);			/* Get cluster status */
  402208:	4631      	mov	r1, r6
  40220a:	4620      	mov	r0, r4
  40220c:	47b8      	blx	r7
			if (nxt == 0) break;				/* Empty cluster? */
  40220e:	4605      	mov	r5, r0
  402210:	b1e0      	cbz	r0, 40224c <remove_chain+0x60>
			if (nxt == 1) { res = FR_INT_ERR; break; }	/* Internal error? */
  402212:	2801      	cmp	r0, #1
  402214:	d01c      	beq.n	402250 <remove_chain+0x64>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
  402216:	f1b0 3fff 	cmp.w	r0, #4294967295
  40221a:	d01b      	beq.n	402254 <remove_chain+0x68>
			res = put_fat(fs, clst, 0);			/* Mark the cluster "empty" */
  40221c:	464a      	mov	r2, r9
  40221e:	4631      	mov	r1, r6
  402220:	4620      	mov	r0, r4
  402222:	47c0      	blx	r8
			if (res != FR_OK) break;
  402224:	4602      	mov	r2, r0
  402226:	b9b0      	cbnz	r0, 402256 <remove_chain+0x6a>
			if (fs->free_clust != 0xFFFFFFFF) {	/* Update FSInfo */
  402228:	6923      	ldr	r3, [r4, #16]
  40222a:	f1b3 3fff 	cmp.w	r3, #4294967295
  40222e:	d003      	beq.n	402238 <remove_chain+0x4c>
				fs->free_clust++;
  402230:	3301      	adds	r3, #1
  402232:	6123      	str	r3, [r4, #16]
				fs->fsi_flag = 1;
  402234:	2301      	movs	r3, #1
  402236:	7163      	strb	r3, [r4, #5]
  402238:	462e      	mov	r6, r5
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
		res = FR_INT_ERR;

	} else {
		res = FR_OK;
		while (clst < fs->n_fatent) {			/* Not a last link? */
  40223a:	69a3      	ldr	r3, [r4, #24]
  40223c:	42ab      	cmp	r3, r5
  40223e:	d8e3      	bhi.n	402208 <remove_chain+0x1c>
  402240:	e009      	b.n	402256 <remove_chain+0x6a>
#if _USE_ERASE
	DWORD scl = clst, ecl = clst, resion[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
		res = FR_INT_ERR;
  402242:	2202      	movs	r2, #2
			clst = nxt;	/* Next cluster */
		}
	}

	return res;
}
  402244:	4610      	mov	r0, r2
  402246:	4770      	bx	lr
#if _USE_ERASE
	DWORD scl = clst, ecl = clst, resion[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
		res = FR_INT_ERR;
  402248:	2202      	movs	r2, #2
  40224a:	e004      	b.n	402256 <remove_chain+0x6a>
  40224c:	2200      	movs	r2, #0
  40224e:	e002      	b.n	402256 <remove_chain+0x6a>
	} else {
		res = FR_OK;
		while (clst < fs->n_fatent) {			/* Not a last link? */
			nxt = get_fat(fs, clst);			/* Get cluster status */
			if (nxt == 0) break;				/* Empty cluster? */
			if (nxt == 1) { res = FR_INT_ERR; break; }	/* Internal error? */
  402250:	2202      	movs	r2, #2
  402252:	e000      	b.n	402256 <remove_chain+0x6a>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
  402254:	2201      	movs	r2, #1
			clst = nxt;	/* Next cluster */
		}
	}

	return res;
}
  402256:	4610      	mov	r0, r2
  402258:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40225c:	00401e69 	.word	0x00401e69
  402260:	00401ff5 	.word	0x00401ff5

00402264 <dir_next>:
static
FRESULT dir_next (	/* FR_OK:Succeeded, FR_NO_FILE:End of table, FR_DENIED:EOT and could not stretch */
	DIR *dj,		/* Pointer to directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
  402264:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	DWORD clst;
	WORD i;


	stretch = stretch;		/* To suppress warning on read-only cfg. */
	i = dj->index + 1;
  402268:	88c4      	ldrh	r4, [r0, #6]
  40226a:	3401      	adds	r4, #1
  40226c:	b2a4      	uxth	r4, r4
	if (!i || !dj->sect)	/* Report EOT when index has reached 65535 */
  40226e:	2c00      	cmp	r4, #0
  402270:	d06e      	beq.n	402350 <dir_next+0xec>
  402272:	6903      	ldr	r3, [r0, #16]
  402274:	2b00      	cmp	r3, #0
  402276:	d06e      	beq.n	402356 <dir_next+0xf2>
  402278:	460e      	mov	r6, r1
  40227a:	4605      	mov	r5, r0
		return FR_NO_FILE;

	if (!(i % (SS(dj->fs) / SZ_DIR))) {	/* Sector changed? */
  40227c:	f014 070f 	ands.w	r7, r4, #15
  402280:	d15d      	bne.n	40233e <dir_next+0xda>
		dj->sect++;					/* Next sector */
  402282:	3301      	adds	r3, #1
  402284:	6103      	str	r3, [r0, #16]

		if (dj->clust == 0) {	/* Static table */
  402286:	68c1      	ldr	r1, [r0, #12]
  402288:	b921      	cbnz	r1, 402294 <dir_next+0x30>
			if (i >= dj->fs->n_rootdir)	/* Report EOT when end of table */
  40228a:	6803      	ldr	r3, [r0, #0]
  40228c:	891b      	ldrh	r3, [r3, #8]
  40228e:	42a3      	cmp	r3, r4
  402290:	d964      	bls.n	40235c <dir_next+0xf8>
  402292:	e054      	b.n	40233e <dir_next+0xda>
				return FR_NO_FILE;
		}
		else {					/* Dynamic table */
			if (((i / (SS(dj->fs) / SZ_DIR)) & (dj->fs->csize - 1)) == 0) {	/* Cluster changed? */
  402294:	6800      	ldr	r0, [r0, #0]
  402296:	7883      	ldrb	r3, [r0, #2]
  402298:	3b01      	subs	r3, #1
  40229a:	ea13 1314 	ands.w	r3, r3, r4, lsr #4
  40229e:	d14e      	bne.n	40233e <dir_next+0xda>
				clst = get_fat(dj->fs, dj->clust);				/* Get next cluster */
  4022a0:	4b3c      	ldr	r3, [pc, #240]	; (402394 <dir_next+0x130>)
  4022a2:	4798      	blx	r3
  4022a4:	4680      	mov	r8, r0
				if (clst <= 1) return FR_INT_ERR;
  4022a6:	2801      	cmp	r0, #1
  4022a8:	d95b      	bls.n	402362 <dir_next+0xfe>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
  4022aa:	f1b0 3fff 	cmp.w	r0, #4294967295
  4022ae:	d05b      	beq.n	402368 <dir_next+0x104>
				if (clst >= dj->fs->n_fatent) {					/* When it reached end of dynamic table */
  4022b0:	6828      	ldr	r0, [r5, #0]
  4022b2:	6983      	ldr	r3, [r0, #24]
  4022b4:	4598      	cmp	r8, r3
  4022b6:	d33b      	bcc.n	402330 <dir_next+0xcc>
#if !_FS_READONLY
					BYTE c;
					if (!stretch) return FR_NO_FILE;			/* When do not stretch, report EOT */
  4022b8:	2e00      	cmp	r6, #0
  4022ba:	d058      	beq.n	40236e <dir_next+0x10a>
					clst = create_chain(dj->fs, dj->clust);		/* Stretch cluster chain */
  4022bc:	68e9      	ldr	r1, [r5, #12]
  4022be:	4b36      	ldr	r3, [pc, #216]	; (402398 <dir_next+0x134>)
  4022c0:	4798      	blx	r3
					if (clst == 0) return FR_DENIED;			/* No free cluster */
  4022c2:	4680      	mov	r8, r0
  4022c4:	2800      	cmp	r0, #0
  4022c6:	d055      	beq.n	402374 <dir_next+0x110>
					if (clst == 1) return FR_INT_ERR;
  4022c8:	2801      	cmp	r0, #1
  4022ca:	d056      	beq.n	40237a <dir_next+0x116>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
  4022cc:	f1b0 3fff 	cmp.w	r0, #4294967295
  4022d0:	d056      	beq.n	402380 <dir_next+0x11c>
					/* Clean-up stretched table */
					if (move_window(dj->fs, 0)) return FR_DISK_ERR;	/* Flush active window */
  4022d2:	2100      	movs	r1, #0
  4022d4:	6828      	ldr	r0, [r5, #0]
  4022d6:	4b31      	ldr	r3, [pc, #196]	; (40239c <dir_next+0x138>)
  4022d8:	4798      	blx	r3
  4022da:	2800      	cmp	r0, #0
  4022dc:	d153      	bne.n	402386 <dir_next+0x122>
					mem_set(dj->fs->win, 0, SS(dj->fs));			/* Clear window buffer */
  4022de:	6828      	ldr	r0, [r5, #0]
  4022e0:	f44f 7200 	mov.w	r2, #512	; 0x200
  4022e4:	2100      	movs	r1, #0
  4022e6:	3030      	adds	r0, #48	; 0x30
  4022e8:	4b2d      	ldr	r3, [pc, #180]	; (4023a0 <dir_next+0x13c>)
  4022ea:	4798      	blx	r3
					dj->fs->winsect = clust2sect(dj->fs, clst);	/* Cluster start sector */
  4022ec:	682e      	ldr	r6, [r5, #0]
  4022ee:	4641      	mov	r1, r8
  4022f0:	4630      	mov	r0, r6
  4022f2:	4b2c      	ldr	r3, [pc, #176]	; (4023a4 <dir_next+0x140>)
  4022f4:	4798      	blx	r3
  4022f6:	62f0      	str	r0, [r6, #44]	; 0x2c
					for (c = 0; c < dj->fs->csize; c++) {		/* Fill the new cluster with 0 */
  4022f8:	2600      	movs	r6, #0
						dj->fs->wflag = 1;
  4022fa:	f04f 0b01 	mov.w	fp, #1
						if (move_window(dj->fs, 0)) return FR_DISK_ERR;
  4022fe:	46b2      	mov	sl, r6
  402300:	f8df 9098 	ldr.w	r9, [pc, #152]	; 40239c <dir_next+0x138>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
					/* Clean-up stretched table */
					if (move_window(dj->fs, 0)) return FR_DISK_ERR;	/* Flush active window */
					mem_set(dj->fs->win, 0, SS(dj->fs));			/* Clear window buffer */
					dj->fs->winsect = clust2sect(dj->fs, clst);	/* Cluster start sector */
					for (c = 0; c < dj->fs->csize; c++) {		/* Fill the new cluster with 0 */
  402304:	e00b      	b.n	40231e <dir_next+0xba>
						dj->fs->wflag = 1;
  402306:	f883 b004 	strb.w	fp, [r3, #4]
						if (move_window(dj->fs, 0)) return FR_DISK_ERR;
  40230a:	4651      	mov	r1, sl
  40230c:	6828      	ldr	r0, [r5, #0]
  40230e:	47c8      	blx	r9
  402310:	3601      	adds	r6, #1
  402312:	2800      	cmp	r0, #0
  402314:	d13a      	bne.n	40238c <dir_next+0x128>
						dj->fs->winsect++;
  402316:	682a      	ldr	r2, [r5, #0]
  402318:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
  40231a:	3301      	adds	r3, #1
  40231c:	62d3      	str	r3, [r2, #44]	; 0x2c
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
					/* Clean-up stretched table */
					if (move_window(dj->fs, 0)) return FR_DISK_ERR;	/* Flush active window */
					mem_set(dj->fs->win, 0, SS(dj->fs));			/* Clear window buffer */
					dj->fs->winsect = clust2sect(dj->fs, clst);	/* Cluster start sector */
					for (c = 0; c < dj->fs->csize; c++) {		/* Fill the new cluster with 0 */
  40231e:	682b      	ldr	r3, [r5, #0]
  402320:	7899      	ldrb	r1, [r3, #2]
  402322:	b2f2      	uxtb	r2, r6
  402324:	4291      	cmp	r1, r2
  402326:	d8ee      	bhi.n	402306 <dir_next+0xa2>
						dj->fs->wflag = 1;
						if (move_window(dj->fs, 0)) return FR_DISK_ERR;
						dj->fs->winsect++;
					}
					dj->fs->winsect -= c;						/* Rewind window address */
  402328:	4616      	mov	r6, r2
  40232a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  40232c:	1b96      	subs	r6, r2, r6
  40232e:	62de      	str	r6, [r3, #44]	; 0x2c
#else
					return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dj->clust = clst;				/* Initialize data for new cluster */
  402330:	f8c5 800c 	str.w	r8, [r5, #12]
				dj->sect = clust2sect(dj->fs, clst);
  402334:	4641      	mov	r1, r8
  402336:	6828      	ldr	r0, [r5, #0]
  402338:	4b1a      	ldr	r3, [pc, #104]	; (4023a4 <dir_next+0x140>)
  40233a:	4798      	blx	r3
  40233c:	6128      	str	r0, [r5, #16]
			}
		}
	}

	dj->index = i;
  40233e:	80ec      	strh	r4, [r5, #6]
	dj->dir = dj->fs->win + (i % (SS(dj->fs) / SZ_DIR)) * SZ_DIR;
  402340:	682b      	ldr	r3, [r5, #0]
  402342:	3330      	adds	r3, #48	; 0x30
  402344:	eb03 1347 	add.w	r3, r3, r7, lsl #5
  402348:	616b      	str	r3, [r5, #20]

	return FR_OK;
  40234a:	2000      	movs	r0, #0
  40234c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}


	stretch = stretch;		/* To suppress warning on read-only cfg. */
	i = dj->index + 1;
	if (!i || !dj->sect)	/* Report EOT when index has reached 65535 */
		return FR_NO_FILE;
  402350:	2004      	movs	r0, #4
  402352:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402356:	2004      	movs	r0, #4
  402358:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if (!(i % (SS(dj->fs) / SZ_DIR))) {	/* Sector changed? */
		dj->sect++;					/* Next sector */

		if (dj->clust == 0) {	/* Static table */
			if (i >= dj->fs->n_rootdir)	/* Report EOT when end of table */
				return FR_NO_FILE;
  40235c:	2004      	movs	r0, #4
  40235e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		}
		else {					/* Dynamic table */
			if (((i / (SS(dj->fs) / SZ_DIR)) & (dj->fs->csize - 1)) == 0) {	/* Cluster changed? */
				clst = get_fat(dj->fs, dj->clust);				/* Get next cluster */
				if (clst <= 1) return FR_INT_ERR;
  402362:	2002      	movs	r0, #2
  402364:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
  402368:	2001      	movs	r0, #1
  40236a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if (clst >= dj->fs->n_fatent) {					/* When it reached end of dynamic table */
#if !_FS_READONLY
					BYTE c;
					if (!stretch) return FR_NO_FILE;			/* When do not stretch, report EOT */
  40236e:	2004      	movs	r0, #4
  402370:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
					clst = create_chain(dj->fs, dj->clust);		/* Stretch cluster chain */
					if (clst == 0) return FR_DENIED;			/* No free cluster */
  402374:	2007      	movs	r0, #7
  402376:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
					if (clst == 1) return FR_INT_ERR;
  40237a:	2002      	movs	r0, #2
  40237c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
  402380:	2001      	movs	r0, #1
  402382:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
					/* Clean-up stretched table */
					if (move_window(dj->fs, 0)) return FR_DISK_ERR;	/* Flush active window */
  402386:	2001      	movs	r0, #1
  402388:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
					mem_set(dj->fs->win, 0, SS(dj->fs));			/* Clear window buffer */
					dj->fs->winsect = clust2sect(dj->fs, clst);	/* Cluster start sector */
					for (c = 0; c < dj->fs->csize; c++) {		/* Fill the new cluster with 0 */
						dj->fs->wflag = 1;
						if (move_window(dj->fs, 0)) return FR_DISK_ERR;
  40238c:	2001      	movs	r0, #1

	dj->index = i;
	dj->dir = dj->fs->win + (i % (SS(dj->fs) / SZ_DIR)) * SZ_DIR;

	return FR_OK;
}
  40238e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402392:	bf00      	nop
  402394:	00401e69 	.word	0x00401e69
  402398:	00402125 	.word	0x00402125
  40239c:	00401dd9 	.word	0x00401dd9
  4023a0:	00401939 	.word	0x00401939
  4023a4:	00401949 	.word	0x00401949

004023a8 <dir_find>:

static
FRESULT dir_find (
	DIR *dj			/* Pointer to the directory object linked to the file name */
)
{
  4023a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4023ac:	b085      	sub	sp, #20
  4023ae:	4605      	mov	r5, r0
	BYTE c, *dir;
#if _USE_LFN
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dj, 0);			/* Rewind directory object */
  4023b0:	2100      	movs	r1, #0
  4023b2:	4b64      	ldr	r3, [pc, #400]	; (402544 <dir_find+0x19c>)
  4023b4:	4798      	blx	r3
	if (res != FR_OK) return res;
  4023b6:	2800      	cmp	r0, #0
  4023b8:	f040 80a4 	bne.w	402504 <dir_find+0x15c>
  4023bc:	f04f 0bff 	mov.w	fp, #255	; 0xff
  4023c0:	46d9      	mov	r9, fp

#if _USE_LFN
	ord = sum = 0xFF;
#endif
	do {
		res = move_window(dj->fs, dj->sect);
  4023c2:	4f61      	ldr	r7, [pc, #388]	; (402548 <dir_find+0x1a0>)
	i = ((dir[LDIR_Ord] & ~LLE) - 1) * 13;	/* Get offset in the LFN buffer */
	s = 0; wc = 1;
	do {
		uc = LD_WORD(dir+LfnOfs[s]);	/* Pick an LFN character from the entry */
		if (wc) {	/* Last char has not been processed */
			wc = ff_wtoupper(uc);		/* Convert it to upper case */
  4023c4:	46da      	mov	sl, fp

#if _USE_LFN
	ord = sum = 0xFF;
#endif
	do {
		res = move_window(dj->fs, dj->sect);
  4023c6:	6929      	ldr	r1, [r5, #16]
  4023c8:	6828      	ldr	r0, [r5, #0]
  4023ca:	47b8      	blx	r7
		if (res != FR_OK) break;
  4023cc:	2800      	cmp	r0, #0
  4023ce:	f040 809a 	bne.w	402506 <dir_find+0x15e>
		dir = dj->dir;					/* Ptr to the directory entry of current index */
  4023d2:	696c      	ldr	r4, [r5, #20]
		c = dir[DIR_Name];
  4023d4:	7826      	ldrb	r6, [r4, #0]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
  4023d6:	2e00      	cmp	r6, #0
  4023d8:	f000 8096 	beq.w	402508 <dir_find+0x160>
#if _USE_LFN	/* LFN configuration */
		a = dir[DIR_Attr] & AM_MASK;
  4023dc:	7ae3      	ldrb	r3, [r4, #11]
  4023de:	f003 023f 	and.w	r2, r3, #63	; 0x3f
		if (c == DDE || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
  4023e2:	2ee5      	cmp	r6, #229	; 0xe5
  4023e4:	d078      	beq.n	4024d8 <dir_find+0x130>
  4023e6:	f013 0f08 	tst.w	r3, #8
  4023ea:	d001      	beq.n	4023f0 <dir_find+0x48>
  4023ec:	2a0f      	cmp	r2, #15
  4023ee:	d176      	bne.n	4024de <dir_find+0x136>
			ord = 0xFF;
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
  4023f0:	2a0f      	cmp	r2, #15
  4023f2:	d153      	bne.n	40249c <dir_find+0xf4>
				if (dj->lfn) {
  4023f4:	f8d5 801c 	ldr.w	r8, [r5, #28]
  4023f8:	f1b8 0f00 	cmp.w	r8, #0
  4023fc:	d07a      	beq.n	4024f4 <dir_find+0x14c>
					if (c & LLE) {		/* Is it start of LFN sequence? */
  4023fe:	f016 0f40 	tst.w	r6, #64	; 0x40
  402402:	d006      	beq.n	402412 <dir_find+0x6a>
						sum = dir[LDIR_Chksum];
  402404:	f894 a00d 	ldrb.w	sl, [r4, #13]
						c &= ~LLE; ord = c;	/* LFN start order */
  402408:	f006 06bf 	and.w	r6, r6, #191	; 0xbf
						dj->lfn_idx = dj->index;
  40240c:	88eb      	ldrh	r3, [r5, #6]
  40240e:	842b      	strh	r3, [r5, #32]
  402410:	e001      	b.n	402416 <dir_find+0x6e>
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dir[LDIR_Chksum] && cmp_lfn(dj->lfn, dir)) ? ord - 1 : 0xFF;
  402412:	45b1      	cmp	r9, r6
  402414:	d166      	bne.n	4024e4 <dir_find+0x13c>
  402416:	f894 b00d 	ldrb.w	fp, [r4, #13]
  40241a:	45d3      	cmp	fp, sl
  40241c:	d165      	bne.n	4024ea <dir_find+0x142>
{
	UINT i, s;
	WCHAR wc, uc;


	i = ((dir[LDIR_Ord] & ~LLE) - 1) * 13;	/* Get offset in the LFN buffer */
  40241e:	7823      	ldrb	r3, [r4, #0]
  402420:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  402424:	3b01      	subs	r3, #1
  402426:	eb03 0a43 	add.w	sl, r3, r3, lsl #1
  40242a:	eb03 038a 	add.w	r3, r3, sl, lsl #2
  40242e:	f8df 9128 	ldr.w	r9, [pc, #296]	; 402558 <dir_find+0x1b0>
  402432:	f109 0a0d 	add.w	sl, r9, #13
	s = 0; wc = 1;
  402436:	2001      	movs	r0, #1
		if (wc) {	/* Last char has not been processed */
			wc = ff_wtoupper(uc);		/* Convert it to upper case */
			if (i >= _MAX_LFN || wc != ff_wtoupper(lfnbuf[i++]))	/* Compare it */
				return 0;				/* Not matched */
		} else {
			if (uc != 0xFFFF) return 0;	/* Check filler */
  402438:	9603      	str	r6, [sp, #12]
  40243a:	f8cd b004 	str.w	fp, [sp, #4]
  40243e:	461e      	mov	r6, r3
  402440:	9502      	str	r5, [sp, #8]


	i = ((dir[LDIR_Ord] & ~LLE) - 1) * 13;	/* Get offset in the LFN buffer */
	s = 0; wc = 1;
	do {
		uc = LD_WORD(dir+LfnOfs[s]);	/* Pick an LFN character from the entry */
  402442:	f819 2b01 	ldrb.w	r2, [r9], #1
  402446:	18a3      	adds	r3, r4, r2
  402448:	7859      	ldrb	r1, [r3, #1]
  40244a:	5ca3      	ldrb	r3, [r4, r2]
  40244c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
		if (wc) {	/* Last char has not been processed */
  402450:	b170      	cbz	r0, 402470 <dir_find+0xc8>
			wc = ff_wtoupper(uc);		/* Convert it to upper case */
  402452:	4618      	mov	r0, r3
  402454:	4b3d      	ldr	r3, [pc, #244]	; (40254c <dir_find+0x1a4>)
  402456:	4798      	blx	r3
  402458:	4683      	mov	fp, r0
			if (i >= _MAX_LFN || wc != ff_wtoupper(lfnbuf[i++]))	/* Compare it */
  40245a:	2efe      	cmp	r6, #254	; 0xfe
  40245c:	d85f      	bhi.n	40251e <dir_find+0x176>
  40245e:	1c75      	adds	r5, r6, #1
  402460:	f838 0016 	ldrh.w	r0, [r8, r6, lsl #1]
  402464:	4b39      	ldr	r3, [pc, #228]	; (40254c <dir_find+0x1a4>)
  402466:	4798      	blx	r3
  402468:	4583      	cmp	fp, r0
  40246a:	d15c      	bne.n	402526 <dir_find+0x17e>
  40246c:	462e      	mov	r6, r5
  40246e:	e003      	b.n	402478 <dir_find+0xd0>
				return 0;				/* Not matched */
		} else {
			if (uc != 0xFFFF) return 0;	/* Check filler */
  402470:	f64f 72ff 	movw	r2, #65535	; 0xffff
  402474:	4293      	cmp	r3, r2
  402476:	d15a      	bne.n	40252e <dir_find+0x186>
		}
	} while (++s < 13);				/* Repeat until all chars in the entry are checked */
  402478:	45d1      	cmp	r9, sl
  40247a:	d1e2      	bne.n	402442 <dir_find+0x9a>
  40247c:	f8dd b004 	ldr.w	fp, [sp, #4]
  402480:	4632      	mov	r2, r6
  402482:	9e03      	ldr	r6, [sp, #12]
  402484:	9d02      	ldr	r5, [sp, #8]

	if ((dir[LDIR_Ord] & LLE) && wc && lfnbuf[i])	/* Last segment matched but different length */
  402486:	7823      	ldrb	r3, [r4, #0]
  402488:	f013 0f40 	tst.w	r3, #64	; 0x40
  40248c:	d042      	beq.n	402514 <dir_find+0x16c>
  40248e:	2800      	cmp	r0, #0
  402490:	d040      	beq.n	402514 <dir_find+0x16c>
  402492:	f838 3012 	ldrh.w	r3, [r8, r2, lsl #1]
  402496:	2b00      	cmp	r3, #0
  402498:	d03c      	beq.n	402514 <dir_find+0x16c>
  40249a:	e04b      	b.n	402534 <dir_find+0x18c>
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dir[LDIR_Chksum] && cmp_lfn(dj->lfn, dir)) ? ord - 1 : 0xFF;
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dir)) break;	/* LFN matched? */
  40249c:	f1b9 0f00 	cmp.w	r9, #0
  4024a0:	d104      	bne.n	4024ac <dir_find+0x104>
  4024a2:	4620      	mov	r0, r4
  4024a4:	4b2a      	ldr	r3, [pc, #168]	; (402550 <dir_find+0x1a8>)
  4024a6:	4798      	blx	r3
  4024a8:	4582      	cmp	sl, r0
  4024aa:	d02f      	beq.n	40250c <dir_find+0x164>
				ord = 0xFF; dj->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
  4024ac:	f64f 73ff 	movw	r3, #65535	; 0xffff
  4024b0:	842b      	strh	r3, [r5, #32]
				if (!(dj->fn[NS] & NS_LOSS) && !mem_cmp(dir, dj->fn, 11)) break;	/* SFN matched? */
  4024b2:	69ab      	ldr	r3, [r5, #24]
  4024b4:	7ada      	ldrb	r2, [r3, #11]
  4024b6:	f012 0f01 	tst.w	r2, #1
  4024ba:	d119      	bne.n	4024f0 <dir_find+0x148>
  4024bc:	f104 000b 	add.w	r0, r4, #11
  4024c0:	e001      	b.n	4024c6 <dir_find+0x11e>
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
	int r = 0;

	while (cnt-- && (r = *d++ - *s++) == 0) ;
  4024c2:	42a0      	cmp	r0, r4
  4024c4:	d024      	beq.n	402510 <dir_find+0x168>
  4024c6:	f814 1b01 	ldrb.w	r1, [r4], #1
  4024ca:	f813 2b01 	ldrb.w	r2, [r3], #1
  4024ce:	4291      	cmp	r1, r2
  4024d0:	d0f7      	beq.n	4024c2 <dir_find+0x11a>
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dir[LDIR_Chksum] && cmp_lfn(dj->lfn, dir)) ? ord - 1 : 0xFF;
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dir)) break;	/* LFN matched? */
				ord = 0xFF; dj->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
  4024d2:	f04f 09ff 	mov.w	r9, #255	; 0xff
  4024d6:	e00d      	b.n	4024f4 <dir_find+0x14c>
		c = dir[DIR_Name];
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
#if _USE_LFN	/* LFN configuration */
		a = dir[DIR_Attr] & AM_MASK;
		if (c == DDE || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
			ord = 0xFF;
  4024d8:	f04f 09ff 	mov.w	r9, #255	; 0xff
  4024dc:	e00a      	b.n	4024f4 <dir_find+0x14c>
  4024de:	f04f 09ff 	mov.w	r9, #255	; 0xff
  4024e2:	e007      	b.n	4024f4 <dir_find+0x14c>
						sum = dir[LDIR_Chksum];
						c &= ~LLE; ord = c;	/* LFN start order */
						dj->lfn_idx = dj->index;
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dir[LDIR_Chksum] && cmp_lfn(dj->lfn, dir)) ? ord - 1 : 0xFF;
  4024e4:	f04f 09ff 	mov.w	r9, #255	; 0xff
  4024e8:	e004      	b.n	4024f4 <dir_find+0x14c>
  4024ea:	f04f 09ff 	mov.w	r9, #255	; 0xff
  4024ee:	e001      	b.n	4024f4 <dir_find+0x14c>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dir)) break;	/* LFN matched? */
				ord = 0xFF; dj->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
  4024f0:	f04f 09ff 	mov.w	r9, #255	; 0xff
		}
#else		/* Non LFN configuration */
		if (!(dir[DIR_Attr] & AM_VOL) && !mem_cmp(dir, dj->fn, 11)) /* Is it a valid entry? */
			break;
#endif
		res = dir_next(dj, 0);		/* Next entry */
  4024f4:	2100      	movs	r1, #0
  4024f6:	4628      	mov	r0, r5
  4024f8:	4b16      	ldr	r3, [pc, #88]	; (402554 <dir_find+0x1ac>)
  4024fa:	4798      	blx	r3
	} while (res == FR_OK);
  4024fc:	2800      	cmp	r0, #0
  4024fe:	f43f af62 	beq.w	4023c6 <dir_find+0x1e>
  402502:	e01b      	b.n	40253c <dir_find+0x194>
  402504:	e01a      	b.n	40253c <dir_find+0x194>
  402506:	e019      	b.n	40253c <dir_find+0x194>
	do {
		res = move_window(dj->fs, dj->sect);
		if (res != FR_OK) break;
		dir = dj->dir;					/* Ptr to the directory entry of current index */
		c = dir[DIR_Name];
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
  402508:	2004      	movs	r0, #4
  40250a:	e017      	b.n	40253c <dir_find+0x194>

#if _USE_LFN
	ord = sum = 0xFF;
#endif
	do {
		res = move_window(dj->fs, dj->sect);
  40250c:	2000      	movs	r0, #0
  40250e:	e015      	b.n	40253c <dir_find+0x194>
  402510:	2000      	movs	r0, #0
  402512:	e013      	b.n	40253c <dir_find+0x194>
						sum = dir[LDIR_Chksum];
						c &= ~LLE; ord = c;	/* LFN start order */
						dj->lfn_idx = dj->index;
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dir[LDIR_Chksum] && cmp_lfn(dj->lfn, dir)) ? ord - 1 : 0xFF;
  402514:	3e01      	subs	r6, #1
  402516:	fa5f f986 	uxtb.w	r9, r6
  40251a:	46da      	mov	sl, fp
  40251c:	e7ea      	b.n	4024f4 <dir_find+0x14c>
  40251e:	f8dd b004 	ldr.w	fp, [sp, #4]
  402522:	9d02      	ldr	r5, [sp, #8]
  402524:	e006      	b.n	402534 <dir_find+0x18c>
  402526:	f8dd b004 	ldr.w	fp, [sp, #4]
  40252a:	9d02      	ldr	r5, [sp, #8]
  40252c:	e002      	b.n	402534 <dir_find+0x18c>
  40252e:	f8dd b004 	ldr.w	fp, [sp, #4]
  402532:	9d02      	ldr	r5, [sp, #8]
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dir)) break;	/* LFN matched? */
				ord = 0xFF; dj->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
  402534:	46da      	mov	sl, fp
						sum = dir[LDIR_Chksum];
						c &= ~LLE; ord = c;	/* LFN start order */
						dj->lfn_idx = dj->index;
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dir[LDIR_Chksum] && cmp_lfn(dj->lfn, dir)) ? ord - 1 : 0xFF;
  402536:	f04f 09ff 	mov.w	r9, #255	; 0xff
  40253a:	e7db      	b.n	4024f4 <dir_find+0x14c>
#endif
		res = dir_next(dj, 0);		/* Next entry */
	} while (res == FR_OK);

	return res;
}
  40253c:	b005      	add	sp, #20
  40253e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402542:	bf00      	nop
  402544:	00401f55 	.word	0x00401f55
  402548:	00401dd9 	.word	0x00401dd9
  40254c:	0040312d 	.word	0x0040312d
  402550:	00401961 	.word	0x00401961
  402554:	00402265 	.word	0x00402265
  402558:	00407314 	.word	0x00407314

0040255c <dir_register>:
#if !_FS_READONLY
static
FRESULT dir_register (	/* FR_OK:Successful, FR_DENIED:No free entry or too many SFN collision, FR_DISK_ERR:Disk error */
	DIR *dj				/* Target directory with object name to be created */
)
{
  40255c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402560:	b089      	sub	sp, #36	; 0x24
  402562:	4604      	mov	r4, r0
	WORD n, ne, is;
	BYTE sn[12], *fn, sum;
	WCHAR *lfn;


	fn = dj->fn; lfn = dj->lfn;
  402564:	6987      	ldr	r7, [r0, #24]
  402566:	f8d0 a01c 	ldr.w	sl, [r0, #28]
	mem_cpy(sn, fn, 12);
  40256a:	220c      	movs	r2, #12
  40256c:	4639      	mov	r1, r7
  40256e:	a805      	add	r0, sp, #20
  402570:	4ba6      	ldr	r3, [pc, #664]	; (40280c <dir_register+0x2b0>)
  402572:	4798      	blx	r3

	if (_FS_RPATH && (sn[NS] & NS_DOT))		/* Cannot create dot entry */
		return FR_INVALID_NAME;

	if (sn[NS] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
  402574:	f89d 301f 	ldrb.w	r3, [sp, #31]
  402578:	f013 0f01 	tst.w	r3, #1
  40257c:	d06f      	beq.n	40265e <dir_register+0x102>
		fn[NS] = 0; dj->lfn = 0;			/* Find only SFN */
  40257e:	2300      	movs	r3, #0
  402580:	72fb      	strb	r3, [r7, #11]
  402582:	61e3      	str	r3, [r4, #28]
{
	BYTE ns[8], c;
	UINT i, j;


	mem_cpy(dst, src, 11);
  402584:	220b      	movs	r2, #11
  402586:	a905      	add	r1, sp, #20
  402588:	4638      	mov	r0, r7
  40258a:	4ba0      	ldr	r3, [pc, #640]	; (40280c <dir_register+0x2b0>)
  40258c:	4798      	blx	r3
	if (_FS_RPATH && (sn[NS] & NS_DOT))		/* Cannot create dot entry */
		return FR_INVALID_NAME;

	if (sn[NS] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
		fn[NS] = 0; dj->lfn = 0;			/* Find only SFN */
		for (n = 1; n < 100; n++) {
  40258e:	2501      	movs	r5, #1
  402590:	462b      	mov	r3, r5
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
  402592:	2620      	movs	r6, #32

	if (sn[NS] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
		fn[NS] = 0; dj->lfn = 0;			/* Find only SFN */
		for (n = 1; n < 100; n++) {
			gen_numname(fn, sn, lfn, n);	/* Generate a numbered name */
			res = dir_find(dj);				/* Check if the name collides with existing SFN */
  402594:	f8df 8294 	ldr.w	r8, [pc, #660]	; 40282c <dir_register+0x2d0>
{
	BYTE ns[8], c;
	UINT i, j;


	mem_cpy(dst, src, 11);
  402598:	f8df 9270 	ldr.w	r9, [pc, #624]	; 40280c <dir_register+0x2b0>
  40259c:	e014      	b.n	4025c8 <dir_register+0x6c>
  40259e:	220b      	movs	r2, #11
  4025a0:	a905      	add	r1, sp, #20
  4025a2:	4638      	mov	r0, r7
  4025a4:	47c8      	blx	r9

	if (seq > 5) {	/* On many collisions, generate a hash number instead of sequential number */
  4025a6:	2d05      	cmp	r5, #5
  4025a8:	d90d      	bls.n	4025c6 <dir_register+0x6a>
  4025aa:	462b      	mov	r3, r5
  4025ac:	4651      	mov	r1, sl
		do seq = (seq >> 1) + (seq << 15) + (WORD)*lfn++; while (*lfn);
  4025ae:	03da      	lsls	r2, r3, #15
  4025b0:	ea42 0353 	orr.w	r3, r2, r3, lsr #1
  4025b4:	f831 2b02 	ldrh.w	r2, [r1], #2
  4025b8:	fa12 f383 	uxtah	r3, r2, r3
  4025bc:	b29b      	uxth	r3, r3
  4025be:	880a      	ldrh	r2, [r1, #0]
  4025c0:	2a00      	cmp	r2, #0
  4025c2:	d1f4      	bne.n	4025ae <dir_register+0x52>
  4025c4:	e000      	b.n	4025c8 <dir_register+0x6c>
	if (_FS_RPATH && (sn[NS] & NS_DOT))		/* Cannot create dot entry */
		return FR_INVALID_NAME;

	if (sn[NS] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
		fn[NS] = 0; dj->lfn = 0;			/* Find only SFN */
		for (n = 1; n < 100; n++) {
  4025c6:	462b      	mov	r3, r5
  4025c8:	f10d 0e14 	add.w	lr, sp, #20
  4025cc:	2207      	movs	r2, #7
	}

	/* itoa (hexdecimal) */
	i = 7;
	do {
		c = (seq % 16) + '0';
  4025ce:	f003 000f 	and.w	r0, r3, #15
  4025d2:	f100 0130 	add.w	r1, r0, #48	; 0x30
		if (c > '9') c += 7;
  4025d6:	2939      	cmp	r1, #57	; 0x39
  4025d8:	bf88      	it	hi
  4025da:	f100 0137 	addhi.w	r1, r0, #55	; 0x37
		ns[i--] = c;
  4025de:	3a01      	subs	r2, #1
  4025e0:	f80e 1d01 	strb.w	r1, [lr, #-1]!
		seq /= 16;
  4025e4:	f3c3 130f 	ubfx	r3, r3, #4, #16
	} while (seq);
  4025e8:	2b00      	cmp	r3, #0
  4025ea:	d1f0      	bne.n	4025ce <dir_register+0x72>
	ns[i] = '~';
  4025ec:	217e      	movs	r1, #126	; 0x7e
  4025ee:	ab08      	add	r3, sp, #32
  4025f0:	4413      	add	r3, r2
  4025f2:	f803 1c14 	strb.w	r1, [r3, #-20]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
  4025f6:	b162      	cbz	r2, 402612 <dir_register+0xb6>
  4025f8:	783b      	ldrb	r3, [r7, #0]
  4025fa:	2b20      	cmp	r3, #32
  4025fc:	d00b      	beq.n	402616 <dir_register+0xba>
  4025fe:	4639      	mov	r1, r7
  402600:	2300      	movs	r3, #0
  402602:	3301      	adds	r3, #1
  402604:	429a      	cmp	r2, r3
  402606:	d007      	beq.n	402618 <dir_register+0xbc>
  402608:	f811 0f01 	ldrb.w	r0, [r1, #1]!
  40260c:	2820      	cmp	r0, #32
  40260e:	d1f8      	bne.n	402602 <dir_register+0xa6>
  402610:	e002      	b.n	402618 <dir_register+0xbc>
  402612:	2300      	movs	r3, #0
  402614:	e000      	b.n	402618 <dir_register+0xbc>
  402616:	2300      	movs	r3, #0
  402618:	18f9      	adds	r1, r7, r3
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
  40261a:	3301      	adds	r3, #1
  40261c:	2a07      	cmp	r2, #7
  40261e:	d805      	bhi.n	40262c <dir_register+0xd0>
  402620:	a808      	add	r0, sp, #32
  402622:	4410      	add	r0, r2
  402624:	f810 0c14 	ldrb.w	r0, [r0, #-20]
  402628:	3201      	adds	r2, #1
  40262a:	e000      	b.n	40262e <dir_register+0xd2>
  40262c:	4630      	mov	r0, r6
  40262e:	f801 0b01 	strb.w	r0, [r1], #1
	} while (j < 8);
  402632:	2b07      	cmp	r3, #7
  402634:	d9f1      	bls.n	40261a <dir_register+0xbe>

	if (sn[NS] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
		fn[NS] = 0; dj->lfn = 0;			/* Find only SFN */
		for (n = 1; n < 100; n++) {
			gen_numname(fn, sn, lfn, n);	/* Generate a numbered name */
			res = dir_find(dj);				/* Check if the name collides with existing SFN */
  402636:	4620      	mov	r0, r4
  402638:	47c0      	blx	r8
			if (res != FR_OK) break;
  40263a:	b928      	cbnz	r0, 402648 <dir_register+0xec>
	if (_FS_RPATH && (sn[NS] & NS_DOT))		/* Cannot create dot entry */
		return FR_INVALID_NAME;

	if (sn[NS] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
		fn[NS] = 0; dj->lfn = 0;			/* Find only SFN */
		for (n = 1; n < 100; n++) {
  40263c:	3501      	adds	r5, #1
  40263e:	b2ad      	uxth	r5, r5
  402640:	2d64      	cmp	r5, #100	; 0x64
  402642:	d1ac      	bne.n	40259e <dir_register+0x42>
			gen_numname(fn, sn, lfn, n);	/* Generate a numbered name */
			res = dir_find(dj);				/* Check if the name collides with existing SFN */
			if (res != FR_OK) break;
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
  402644:	2007      	movs	r0, #7
  402646:	e0dd      	b.n	402804 <dir_register+0x2a8>
  402648:	2d64      	cmp	r5, #100	; 0x64
  40264a:	f000 80c7 	beq.w	4027dc <dir_register+0x280>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
  40264e:	2804      	cmp	r0, #4
  402650:	f040 80c6 	bne.w	4027e0 <dir_register+0x284>
		fn[NS] = sn[NS]; dj->lfn = lfn;
  402654:	f89d 301f 	ldrb.w	r3, [sp, #31]
  402658:	72fb      	strb	r3, [r7, #11]
  40265a:	f8c4 a01c 	str.w	sl, [r4, #28]
	}

	if (sn[NS] & NS_LFN) {			/* When LFN is to be created, reserve an SFN + LFN entries. */
  40265e:	f89d 301f 	ldrb.w	r3, [sp, #31]
  402662:	f013 0f02 	tst.w	r3, #2
  402666:	d014      	beq.n	402692 <dir_register+0x136>
		for (ne = 0; lfn[ne]; ne++) ;
  402668:	f8ba 3000 	ldrh.w	r3, [sl]
  40266c:	b13b      	cbz	r3, 40267e <dir_register+0x122>
  40266e:	2300      	movs	r3, #0
  402670:	3301      	adds	r3, #1
  402672:	b29b      	uxth	r3, r3
  402674:	f83a 2013 	ldrh.w	r2, [sl, r3, lsl #1]
  402678:	2a00      	cmp	r2, #0
  40267a:	d1f9      	bne.n	402670 <dir_register+0x114>
  40267c:	e000      	b.n	402680 <dir_register+0x124>
  40267e:	2300      	movs	r3, #0
		ne = (ne + 25) / 13;
  402680:	3319      	adds	r3, #25
  402682:	4e63      	ldr	r6, [pc, #396]	; (402810 <dir_register+0x2b4>)
  402684:	fb86 2603 	smull	r2, r6, r6, r3
  402688:	17db      	asrs	r3, r3, #31
  40268a:	ebc3 06a6 	rsb	r6, r3, r6, asr #2
  40268e:	b2b6      	uxth	r6, r6
  402690:	e000      	b.n	402694 <dir_register+0x138>
	} else {						/* Otherwise reserve only an SFN entry. */
		ne = 1;
  402692:	2601      	movs	r6, #1
	}

	/* Reserve contiguous entries */
	res = dir_sdi(dj, 0);
  402694:	2100      	movs	r1, #0
  402696:	4620      	mov	r0, r4
  402698:	4b5e      	ldr	r3, [pc, #376]	; (402814 <dir_register+0x2b8>)
  40269a:	4798      	blx	r3
	if (res != FR_OK) return res;
  40269c:	2800      	cmp	r0, #0
  40269e:	f040 80a0 	bne.w	4027e2 <dir_register+0x286>
  4026a2:	f04f 0900 	mov.w	r9, #0
  4026a6:	464d      	mov	r5, r9
	n = is = 0;
	do {
		res = move_window(dj->fs, dj->sect);
  4026a8:	4f5b      	ldr	r7, [pc, #364]	; (402818 <dir_register+0x2bc>)
		c = *dj->dir;				/* Check the entry status */
		if (c == DDE || c == 0) {	/* Is it a blank entry? */
			if (n == 0) is = dj->index;	/* First index of the contiguous entry */
			if (++n == ne) break;	/* A contiguous entry that required count is found */
		} else {
			n = 0;					/* Not a blank entry. Restart to search */
  4026aa:	46ca      	mov	sl, r9
		}
		res = dir_next(dj, 1);		/* Next entry with table stretch */
  4026ac:	f8df 8174 	ldr.w	r8, [pc, #372]	; 402824 <dir_register+0x2c8>
	/* Reserve contiguous entries */
	res = dir_sdi(dj, 0);
	if (res != FR_OK) return res;
	n = is = 0;
	do {
		res = move_window(dj->fs, dj->sect);
  4026b0:	6921      	ldr	r1, [r4, #16]
  4026b2:	6820      	ldr	r0, [r4, #0]
  4026b4:	47b8      	blx	r7
		if (res != FR_OK) break;
  4026b6:	4603      	mov	r3, r0
  4026b8:	2800      	cmp	r0, #0
  4026ba:	f040 80a2 	bne.w	402802 <dir_register+0x2a6>
		c = *dj->dir;				/* Check the entry status */
  4026be:	6963      	ldr	r3, [r4, #20]
  4026c0:	781b      	ldrb	r3, [r3, #0]
		if (c == DDE || c == 0) {	/* Is it a blank entry? */
  4026c2:	2be5      	cmp	r3, #229	; 0xe5
  4026c4:	d000      	beq.n	4026c8 <dir_register+0x16c>
  4026c6:	b93b      	cbnz	r3, 4026d8 <dir_register+0x17c>
			if (n == 0) is = dj->index;	/* First index of the contiguous entry */
  4026c8:	b90d      	cbnz	r5, 4026ce <dir_register+0x172>
  4026ca:	f8b4 9006 	ldrh.w	r9, [r4, #6]
			if (++n == ne) break;	/* A contiguous entry that required count is found */
  4026ce:	3501      	adds	r5, #1
  4026d0:	b2ad      	uxth	r5, r5
  4026d2:	42ae      	cmp	r6, r5
  4026d4:	d101      	bne.n	4026da <dir_register+0x17e>
  4026d6:	e086      	b.n	4027e6 <dir_register+0x28a>
		} else {
			n = 0;					/* Not a blank entry. Restart to search */
  4026d8:	4655      	mov	r5, sl
		}
		res = dir_next(dj, 1);		/* Next entry with table stretch */
  4026da:	2101      	movs	r1, #1
  4026dc:	4620      	mov	r0, r4
  4026de:	47c0      	blx	r8
	} while (res == FR_OK);
  4026e0:	4603      	mov	r3, r0
  4026e2:	2800      	cmp	r0, #0
  4026e4:	d0e4      	beq.n	4026b0 <dir_register+0x154>
  4026e6:	e08c      	b.n	402802 <dir_register+0x2a6>

	if (res == FR_OK && ne > 1) {	/* Initialize LFN entry if needed */
		res = dir_sdi(dj, is);
  4026e8:	4649      	mov	r1, r9
  4026ea:	4620      	mov	r0, r4
  4026ec:	4b49      	ldr	r3, [pc, #292]	; (402814 <dir_register+0x2b8>)
  4026ee:	4798      	blx	r3
		if (res == FR_OK) {
  4026f0:	4603      	mov	r3, r0
  4026f2:	2800      	cmp	r0, #0
  4026f4:	f040 8083 	bne.w	4027fe <dir_register+0x2a2>
			sum = sum_sfn(dj->fn);	/* Sum of the SFN tied to the LFN */
  4026f8:	69a0      	ldr	r0, [r4, #24]
  4026fa:	4b48      	ldr	r3, [pc, #288]	; (40281c <dir_register+0x2c0>)
  4026fc:	4798      	blx	r3
  4026fe:	9000      	str	r0, [sp, #0]
			ne--;
  402700:	1e75      	subs	r5, r6, #1
  402702:	b2ad      	uxth	r5, r5
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set check sum */
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
	dir[LDIR_Type] = 0;
  402704:	2700      	movs	r7, #0
	ST_WORD(dir+LDIR_FstClusLO, 0);

	i = (ord - 1) * 13;				/* Get offset in the LFN buffer */
	s = wc = 0;
  402706:	9701      	str	r7, [sp, #4]
		res = dir_sdi(dj, is);
		if (res == FR_OK) {
			sum = sum_sfn(dj->fn);	/* Sum of the SFN tied to the LFN */
			ne--;
			do {					/* Store LFN entries in bottom first */
				res = move_window(dj->fs, dj->sect);
  402708:	6921      	ldr	r1, [r4, #16]
  40270a:	6820      	ldr	r0, [r4, #0]
  40270c:	4b42      	ldr	r3, [pc, #264]	; (402818 <dir_register+0x2bc>)
  40270e:	4798      	blx	r3
				if (res != FR_OK) break;
  402710:	4603      	mov	r3, r0
  402712:	2800      	cmp	r0, #0
  402714:	d173      	bne.n	4027fe <dir_register+0x2a2>
				fit_lfn(dj->lfn, dj->dir, (BYTE)ne, sum);
  402716:	f8d4 901c 	ldr.w	r9, [r4, #28]
  40271a:	6960      	ldr	r0, [r4, #20]
  40271c:	fa5f fb85 	uxtb.w	fp, r5
{
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set check sum */
  402720:	f89d 3000 	ldrb.w	r3, [sp]
  402724:	7343      	strb	r3, [r0, #13]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
  402726:	230f      	movs	r3, #15
  402728:	72c3      	strb	r3, [r0, #11]
	dir[LDIR_Type] = 0;
  40272a:	7307      	strb	r7, [r0, #12]
	ST_WORD(dir+LDIR_FstClusLO, 0);
  40272c:	7687      	strb	r7, [r0, #26]
  40272e:	76c7      	strb	r7, [r0, #27]

	i = (ord - 1) * 13;				/* Get offset in the LFN buffer */
  402730:	f10b 33ff 	add.w	r3, fp, #4294967295
  402734:	eb03 0143 	add.w	r1, r3, r3, lsl #1
  402738:	eb03 0181 	add.w	r1, r3, r1, lsl #2
  40273c:	4a38      	ldr	r2, [pc, #224]	; (402820 <dir_register+0x2c4>)
  40273e:	f102 080d 	add.w	r8, r2, #13
	s = wc = 0;
  402742:	9b01      	ldr	r3, [sp, #4]
	do {
		if (wc != 0xFFFF) wc = lfnbuf[i++];	/* Get an effective char */
  402744:	f64f 76ff 	movw	r6, #65535	; 0xffff
		ST_WORD(dir+LfnOfs[s], wc);	/* Put it */
  402748:	f04f 0aff 	mov.w	sl, #255	; 0xff
	ST_WORD(dir+LDIR_FstClusLO, 0);

	i = (ord - 1) * 13;				/* Get offset in the LFN buffer */
	s = wc = 0;
	do {
		if (wc != 0xFFFF) wc = lfnbuf[i++];	/* Get an effective char */
  40274c:	42b3      	cmp	r3, r6
  40274e:	d04e      	beq.n	4027ee <dir_register+0x292>
  402750:	f101 0e01 	add.w	lr, r1, #1
  402754:	f839 3011 	ldrh.w	r3, [r9, r1, lsl #1]
		ST_WORD(dir+LfnOfs[s], wc);	/* Put it */
  402758:	7811      	ldrb	r1, [r2, #0]
  40275a:	5443      	strb	r3, [r0, r1]
  40275c:	4401      	add	r1, r0
  40275e:	ea4f 2c13 	mov.w	ip, r3, lsr #8
  402762:	f881 c001 	strb.w	ip, [r1, #1]
		if (!wc) wc = 0xFFFF;		/* Padding chars following last char */
  402766:	b913      	cbnz	r3, 40276e <dir_register+0x212>
	ST_WORD(dir+LDIR_FstClusLO, 0);

	i = (ord - 1) * 13;				/* Get offset in the LFN buffer */
	s = wc = 0;
	do {
		if (wc != 0xFFFF) wc = lfnbuf[i++];	/* Get an effective char */
  402768:	4671      	mov	r1, lr
		ST_WORD(dir+LfnOfs[s], wc);	/* Put it */
		if (!wc) wc = 0xFFFF;		/* Padding chars following last char */
  40276a:	4633      	mov	r3, r6
  40276c:	e000      	b.n	402770 <dir_register+0x214>
	ST_WORD(dir+LDIR_FstClusLO, 0);

	i = (ord - 1) * 13;				/* Get offset in the LFN buffer */
	s = wc = 0;
	do {
		if (wc != 0xFFFF) wc = lfnbuf[i++];	/* Get an effective char */
  40276e:	4671      	mov	r1, lr
  402770:	3201      	adds	r2, #1
		ST_WORD(dir+LfnOfs[s], wc);	/* Put it */
		if (!wc) wc = 0xFFFF;		/* Padding chars following last char */
	} while (++s < 13);
  402772:	4542      	cmp	r2, r8
  402774:	d1ea      	bne.n	40274c <dir_register+0x1f0>
	if (wc == 0xFFFF || !lfnbuf[i]) ord |= LLE;	/* Bottom LFN part is the start of LFN sequence */
  402776:	f64f 72ff 	movw	r2, #65535	; 0xffff
  40277a:	4293      	cmp	r3, r2
  40277c:	d002      	beq.n	402784 <dir_register+0x228>
  40277e:	f839 3011 	ldrh.w	r3, [r9, r1, lsl #1]
  402782:	b90b      	cbnz	r3, 402788 <dir_register+0x22c>
  402784:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
  402788:	f880 b000 	strb.w	fp, [r0]
			ne--;
			do {					/* Store LFN entries in bottom first */
				res = move_window(dj->fs, dj->sect);
				if (res != FR_OK) break;
				fit_lfn(dj->lfn, dj->dir, (BYTE)ne, sum);
				dj->fs->wflag = 1;
  40278c:	6823      	ldr	r3, [r4, #0]
  40278e:	2201      	movs	r2, #1
  402790:	711a      	strb	r2, [r3, #4]
				res = dir_next(dj, 0);	/* Next entry */
  402792:	4639      	mov	r1, r7
  402794:	4620      	mov	r0, r4
  402796:	4b23      	ldr	r3, [pc, #140]	; (402824 <dir_register+0x2c8>)
  402798:	4798      	blx	r3
			} while (res == FR_OK && --ne);
  40279a:	4603      	mov	r3, r0
  40279c:	bb78      	cbnz	r0, 4027fe <dir_register+0x2a2>
  40279e:	3d01      	subs	r5, #1
  4027a0:	b2ad      	uxth	r5, r5
  4027a2:	2d00      	cmp	r5, #0
  4027a4:	d1b0      	bne.n	402708 <dir_register+0x1ac>
		} while (res == FR_OK);
	}
#endif

	if (res == FR_OK) {		/* Initialize the SFN entry */
		res = move_window(dj->fs, dj->sect);
  4027a6:	6921      	ldr	r1, [r4, #16]
  4027a8:	6820      	ldr	r0, [r4, #0]
  4027aa:	4b1b      	ldr	r3, [pc, #108]	; (402818 <dir_register+0x2bc>)
  4027ac:	4798      	blx	r3
		if (res == FR_OK) {
  4027ae:	4605      	mov	r5, r0
  4027b0:	b9c0      	cbnz	r0, 4027e4 <dir_register+0x288>
			dir = dj->dir;
  4027b2:	6966      	ldr	r6, [r4, #20]
			mem_set(dir, 0, SZ_DIR);	/* Clean the entry */
  4027b4:	2220      	movs	r2, #32
  4027b6:	2100      	movs	r1, #0
  4027b8:	4630      	mov	r0, r6
  4027ba:	4b1b      	ldr	r3, [pc, #108]	; (402828 <dir_register+0x2cc>)
  4027bc:	4798      	blx	r3
			mem_cpy(dir, dj->fn, 11);	/* Put SFN */
  4027be:	220b      	movs	r2, #11
  4027c0:	69a1      	ldr	r1, [r4, #24]
  4027c2:	4630      	mov	r0, r6
  4027c4:	4b11      	ldr	r3, [pc, #68]	; (40280c <dir_register+0x2b0>)
  4027c6:	4798      	blx	r3
#if _USE_LFN
			dir[DIR_NTres] = *(dj->fn+NS) & (NS_BODY | NS_EXT);	/* Put NT flag */
  4027c8:	69a3      	ldr	r3, [r4, #24]
  4027ca:	7adb      	ldrb	r3, [r3, #11]
  4027cc:	f003 0318 	and.w	r3, r3, #24
  4027d0:	7333      	strb	r3, [r6, #12]
#endif
			dj->fs->wflag = 1;
  4027d2:	6823      	ldr	r3, [r4, #0]
  4027d4:	2201      	movs	r2, #1
  4027d6:	711a      	strb	r2, [r3, #4]
		} while (res == FR_OK);
	}
#endif

	if (res == FR_OK) {		/* Initialize the SFN entry */
		res = move_window(dj->fs, dj->sect);
  4027d8:	4628      	mov	r0, r5
  4027da:	e013      	b.n	402804 <dir_register+0x2a8>
		for (n = 1; n < 100; n++) {
			gen_numname(fn, sn, lfn, n);	/* Generate a numbered name */
			res = dir_find(dj);				/* Check if the name collides with existing SFN */
			if (res != FR_OK) break;
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
  4027dc:	2007      	movs	r0, #7
  4027de:	e011      	b.n	402804 <dir_register+0x2a8>
  4027e0:	e010      	b.n	402804 <dir_register+0x2a8>
  4027e2:	e00f      	b.n	402804 <dir_register+0x2a8>
  4027e4:	e00e      	b.n	402804 <dir_register+0x2a8>
			n = 0;					/* Not a blank entry. Restart to search */
		}
		res = dir_next(dj, 1);		/* Next entry with table stretch */
	} while (res == FR_OK);

	if (res == FR_OK && ne > 1) {	/* Initialize LFN entry if needed */
  4027e6:	2e01      	cmp	r6, #1
  4027e8:	f63f af7e 	bhi.w	4026e8 <dir_register+0x18c>
  4027ec:	e7db      	b.n	4027a6 <dir_register+0x24a>

	i = (ord - 1) * 13;				/* Get offset in the LFN buffer */
	s = wc = 0;
	do {
		if (wc != 0xFFFF) wc = lfnbuf[i++];	/* Get an effective char */
		ST_WORD(dir+LfnOfs[s], wc);	/* Put it */
  4027ee:	f892 e000 	ldrb.w	lr, [r2]
  4027f2:	f800 a00e 	strb.w	sl, [r0, lr]
  4027f6:	4486      	add	lr, r0
  4027f8:	f88e a001 	strb.w	sl, [lr, #1]
  4027fc:	e7b8      	b.n	402770 <dir_register+0x214>
		} while (res == FR_OK);
	}
#endif

	if (res == FR_OK) {		/* Initialize the SFN entry */
		res = move_window(dj->fs, dj->sect);
  4027fe:	4618      	mov	r0, r3
  402800:	e000      	b.n	402804 <dir_register+0x2a8>
		ne = 1;
	}

	/* Reserve contiguous entries */
	res = dir_sdi(dj, 0);
	if (res != FR_OK) return res;
  402802:	4618      	mov	r0, r3
			dj->fs->wflag = 1;
		}
	}

	return res;
}
  402804:	b009      	add	sp, #36	; 0x24
  402806:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40280a:	bf00      	nop
  40280c:	00401925 	.word	0x00401925
  402810:	4ec4ec4f 	.word	0x4ec4ec4f
  402814:	00401f55 	.word	0x00401f55
  402818:	00401dd9 	.word	0x00401dd9
  40281c:	00401961 	.word	0x00401961
  402820:	00407314 	.word	0x00407314
  402824:	00402265 	.word	0x00402265
  402828:	00401939 	.word	0x00401939
  40282c:	004023a9 	.word	0x004023a9

00402830 <sync>:
#if !_FS_READONLY
static
FRESULT sync (	/* FR_OK: successful, FR_DISK_ERR: failed */
	FATFS *fs	/* File system object */
)
{
  402830:	b570      	push	{r4, r5, r6, lr}
  402832:	4604      	mov	r4, r0
	FRESULT res;


	res = move_window(fs, 0);
  402834:	2100      	movs	r1, #0
  402836:	4b2c      	ldr	r3, [pc, #176]	; (4028e8 <sync+0xb8>)
  402838:	4798      	blx	r3
	if (res == FR_OK) {
  40283a:	4603      	mov	r3, r0
  40283c:	2800      	cmp	r0, #0
  40283e:	d150      	bne.n	4028e2 <sync+0xb2>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag) {
  402840:	7823      	ldrb	r3, [r4, #0]
  402842:	2b03      	cmp	r3, #3
  402844:	d145      	bne.n	4028d2 <sync+0xa2>
  402846:	7963      	ldrb	r3, [r4, #5]
  402848:	2b00      	cmp	r3, #0
  40284a:	d042      	beq.n	4028d2 <sync+0xa2>
			fs->winsect = 0;
  40284c:	2600      	movs	r6, #0
  40284e:	62e6      	str	r6, [r4, #44]	; 0x2c
			/* Create FSInfo structure */
			mem_set(fs->win, 0, 512);
  402850:	f104 0530 	add.w	r5, r4, #48	; 0x30
  402854:	f44f 7200 	mov.w	r2, #512	; 0x200
  402858:	4631      	mov	r1, r6
  40285a:	4628      	mov	r0, r5
  40285c:	4b23      	ldr	r3, [pc, #140]	; (4028ec <sync+0xbc>)
  40285e:	4798      	blx	r3
			ST_WORD(fs->win+BS_55AA, 0xAA55);
  402860:	2355      	movs	r3, #85	; 0x55
  402862:	f884 322e 	strb.w	r3, [r4, #558]	; 0x22e
  402866:	23aa      	movs	r3, #170	; 0xaa
  402868:	f884 322f 	strb.w	r3, [r4, #559]	; 0x22f
			ST_DWORD(fs->win+FSI_LeadSig, 0x41615252);
  40286c:	2352      	movs	r3, #82	; 0x52
  40286e:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
  402872:	f884 3031 	strb.w	r3, [r4, #49]	; 0x31
  402876:	2361      	movs	r3, #97	; 0x61
  402878:	f884 3032 	strb.w	r3, [r4, #50]	; 0x32
  40287c:	2241      	movs	r2, #65	; 0x41
  40287e:	f884 2033 	strb.w	r2, [r4, #51]	; 0x33
			ST_DWORD(fs->win+FSI_StrucSig, 0x61417272);
  402882:	2172      	movs	r1, #114	; 0x72
  402884:	f884 1214 	strb.w	r1, [r4, #532]	; 0x214
  402888:	f884 1215 	strb.w	r1, [r4, #533]	; 0x215
  40288c:	f884 2216 	strb.w	r2, [r4, #534]	; 0x216
  402890:	f884 3217 	strb.w	r3, [r4, #535]	; 0x217
			ST_DWORD(fs->win+FSI_Free_Count, fs->free_clust);
  402894:	6923      	ldr	r3, [r4, #16]
  402896:	f884 3218 	strb.w	r3, [r4, #536]	; 0x218
  40289a:	121a      	asrs	r2, r3, #8
  40289c:	f884 2219 	strb.w	r2, [r4, #537]	; 0x219
  4028a0:	0c1a      	lsrs	r2, r3, #16
  4028a2:	f884 221a 	strb.w	r2, [r4, #538]	; 0x21a
  4028a6:	0e1b      	lsrs	r3, r3, #24
  4028a8:	f884 321b 	strb.w	r3, [r4, #539]	; 0x21b
			ST_DWORD(fs->win+FSI_Nxt_Free, fs->last_clust);
  4028ac:	68e3      	ldr	r3, [r4, #12]
  4028ae:	f884 321c 	strb.w	r3, [r4, #540]	; 0x21c
  4028b2:	121a      	asrs	r2, r3, #8
  4028b4:	f884 221d 	strb.w	r2, [r4, #541]	; 0x21d
  4028b8:	0c1a      	lsrs	r2, r3, #16
  4028ba:	f884 221e 	strb.w	r2, [r4, #542]	; 0x21e
  4028be:	0e1b      	lsrs	r3, r3, #24
  4028c0:	f884 321f 	strb.w	r3, [r4, #543]	; 0x21f
			/* Write it into the FSInfo sector */
			disk_write(fs->drv, fs->win, fs->fsi_sector, 1);
  4028c4:	2301      	movs	r3, #1
  4028c6:	6962      	ldr	r2, [r4, #20]
  4028c8:	4629      	mov	r1, r5
  4028ca:	7860      	ldrb	r0, [r4, #1]
  4028cc:	4d08      	ldr	r5, [pc, #32]	; (4028f0 <sync+0xc0>)
  4028ce:	47a8      	blx	r5
			fs->fsi_flag = 0;
  4028d0:	7166      	strb	r6, [r4, #5]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK)
  4028d2:	2200      	movs	r2, #0
  4028d4:	4611      	mov	r1, r2
  4028d6:	7860      	ldrb	r0, [r4, #1]
  4028d8:	4b06      	ldr	r3, [pc, #24]	; (4028f4 <sync+0xc4>)
  4028da:	4798      	blx	r3
)
{
	FRESULT res;


	res = move_window(fs, 0);
  4028dc:	1c03      	adds	r3, r0, #0
  4028de:	bf18      	it	ne
  4028e0:	2301      	movne	r3, #1
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK)
			res = FR_DISK_ERR;
	}

	return res;
}
  4028e2:	4618      	mov	r0, r3
  4028e4:	bd70      	pop	{r4, r5, r6, pc}
  4028e6:	bf00      	nop
  4028e8:	00401dd9 	.word	0x00401dd9
  4028ec:	00401939 	.word	0x00401939
  4028f0:	004017e9 	.word	0x004017e9
  4028f4:	0040185d 	.word	0x0040185d

004028f8 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR *dj,			/* Directory object to return last directory and found object */
	const TCHAR *path	/* Full-path string to find a file or directory */
)
{
  4028f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4028fc:	b083      	sub	sp, #12
  4028fe:	4683      	mov	fp, r0
  402900:	460d      	mov	r5, r1
		path++;	dj->sclust = 0;		/* Strip it and start from the root dir */
	} else {							/* No heading separator */
		dj->sclust = dj->fs->cdir;	/* Start from the current dir */
	}
#else
	if (*path == '/' || *path == '\\')	/* Strip heading separator if exist */
  402902:	780b      	ldrb	r3, [r1, #0]
  402904:	2b2f      	cmp	r3, #47	; 0x2f
  402906:	d001      	beq.n	40290c <follow_path+0x14>
  402908:	2b5c      	cmp	r3, #92	; 0x5c
  40290a:	d100      	bne.n	40290e <follow_path+0x16>
		path++;
  40290c:	3501      	adds	r5, #1
	dj->sclust = 0;						/* Start from the root dir */
  40290e:	2300      	movs	r3, #0
  402910:	f8cb 3008 	str.w	r3, [fp, #8]
#endif

	if ((UINT)*path < ' ') {			/* Nul path means the start directory itself */
  402914:	782b      	ldrb	r3, [r5, #0]
  402916:	2b1f      	cmp	r3, #31
  402918:	d808      	bhi.n	40292c <follow_path+0x34>
		res = dir_sdi(dj, 0);
  40291a:	2100      	movs	r1, #0
  40291c:	4658      	mov	r0, fp
  40291e:	4bb9      	ldr	r3, [pc, #740]	; (402c04 <follow_path+0x30c>)
  402920:	4798      	blx	r3
  402922:	4603      	mov	r3, r0
		dj->dir = 0;
  402924:	2200      	movs	r2, #0
  402926:	f8cb 2014 	str.w	r2, [fp, #20]
  40292a:	e166      	b.n	402bfa <follow_path+0x302>
			b = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(b))
				return FR_INVALID_NAME;	/* Reject invalid sequence */
			w = (w << 8) + b;			/* Create a DBC */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
  40292c:	f8df a2ec 	ldr.w	sl, [pc, #748]	; 402c1c <follow_path+0x324>
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
  402930:	782b      	ldrb	r3, [r5, #0]
  402932:	2b2f      	cmp	r3, #47	; 0x2f
  402934:	d001      	beq.n	40293a <follow_path+0x42>
  402936:	2b5c      	cmp	r3, #92	; 0x5c
  402938:	d105      	bne.n	402946 <follow_path+0x4e>
  40293a:	f815 3f01 	ldrb.w	r3, [r5, #1]!
  40293e:	2b2f      	cmp	r3, #47	; 0x2f
  402940:	d0fb      	beq.n	40293a <follow_path+0x42>
  402942:	2b5c      	cmp	r3, #92	; 0x5c
  402944:	d0f9      	beq.n	40293a <follow_path+0x42>
	lfn = dj->lfn;
  402946:	f8db 601c 	ldr.w	r6, [fp, #28]
	si = di = 0;
	for (;;) {
		w = p[si++];					/* Get a character */
  40294a:	7828      	ldrb	r0, [r5, #0]
		if (w < ' ' || w == '/' || w == '\\') break;	/* Break on end of segment */
  40294c:	282f      	cmp	r0, #47	; 0x2f
  40294e:	bf18      	it	ne
  402950:	281f      	cmpne	r0, #31
  402952:	f240 8149 	bls.w	402be8 <follow_path+0x2f0>
  402956:	285c      	cmp	r0, #92	; 0x5c
  402958:	f000 8146 	beq.w	402be8 <follow_path+0x2f0>
  40295c:	f1a6 0802 	sub.w	r8, r6, #2
  402960:	462f      	mov	r7, r5
  402962:	2401      	movs	r4, #1
			b = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(b))
				return FR_INVALID_NAME;	/* Reject invalid sequence */
			w = (w << 8) + b;			/* Create a DBC */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
  402964:	46a1      	mov	r9, r4
  402966:	e004      	b.n	402972 <follow_path+0x7a>
	lfn = dj->lfn;
	si = di = 0;
	for (;;) {
		w = p[si++];					/* Get a character */
		if (w < ' ' || w == '/' || w == '\\') break;	/* Break on end of segment */
		if (di >= _MAX_LFN)				/* Reject too long name */
  402968:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
  40296c:	f000 813a 	beq.w	402be4 <follow_path+0x2ec>
	/* Create LFN in Unicode */
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
	lfn = dj->lfn;
	si = di = 0;
	for (;;) {
		w = p[si++];					/* Get a character */
  402970:	461c      	mov	r4, r3
			b = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(b))
				return FR_INVALID_NAME;	/* Reject invalid sequence */
			w = (w << 8) + b;			/* Create a DBC */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
  402972:	4649      	mov	r1, r9
  402974:	47d0      	blx	sl
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
  402976:	4601      	mov	r1, r0
  402978:	2800      	cmp	r0, #0
  40297a:	f000 8133 	beq.w	402be4 <follow_path+0x2ec>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) /* Reject illegal chars for LFN */
  40297e:	287f      	cmp	r0, #127	; 0x7f
  402980:	d809      	bhi.n	402996 <follow_path+0x9e>
}

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {
	while (*str && *str != chr) str++;
  402982:	2822      	cmp	r0, #34	; 0x22
  402984:	f000 80ed 	beq.w	402b62 <follow_path+0x26a>
  402988:	4a9f      	ldr	r2, [pc, #636]	; (402c08 <follow_path+0x310>)
  40298a:	f812 3f01 	ldrb.w	r3, [r2, #1]!
  40298e:	b113      	cbz	r3, 402996 <follow_path+0x9e>
  402990:	4298      	cmp	r0, r3
  402992:	d1fa      	bne.n	40298a <follow_path+0x92>
  402994:	e0e5      	b.n	402b62 <follow_path+0x26a>
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) /* Reject illegal chars for LFN */
			return FR_INVALID_NAME;
		lfn[di++] = w;					/* Store the Unicode char */
  402996:	f828 1f02 	strh.w	r1, [r8, #2]!
	/* Create LFN in Unicode */
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
	lfn = dj->lfn;
	si = di = 0;
	for (;;) {
		w = p[si++];					/* Get a character */
  40299a:	1c63      	adds	r3, r4, #1
  40299c:	f817 0f01 	ldrb.w	r0, [r7, #1]!
		if (w < ' ' || w == '/' || w == '\\') break;	/* Break on end of segment */
  4029a0:	282f      	cmp	r0, #47	; 0x2f
  4029a2:	bf18      	it	ne
  4029a4:	281f      	cmpne	r0, #31
  4029a6:	d901      	bls.n	4029ac <follow_path+0xb4>
  4029a8:	285c      	cmp	r0, #92	; 0x5c
  4029aa:	d1dd      	bne.n	402968 <follow_path+0x70>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) /* Reject illegal chars for LFN */
			return FR_INVALID_NAME;
		lfn[di++] = w;					/* Store the Unicode char */
	}
	*path = &p[si];						/* Return pointer to the next segment */
  4029ac:	441d      	add	r5, r3
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
  4029ae:	2820      	cmp	r0, #32
  4029b0:	bf34      	ite	cc
  4029b2:	2704      	movcc	r7, #4
  4029b4:	2700      	movcs	r7, #0
			dj->fn[i] = (i < di) ? '.' : ' ';
		dj->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Strip trailing spaces and dots */
  4029b6:	2c00      	cmp	r4, #0
  4029b8:	f000 80d3 	beq.w	402b62 <follow_path+0x26a>
		w = lfn[di-1];
  4029bc:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
  4029c0:	4423      	add	r3, r4
  4029c2:	eb06 0243 	add.w	r2, r6, r3, lsl #1
  4029c6:	f836 3013 	ldrh.w	r3, [r6, r3, lsl #1]
		if (w != ' ' && w != '.') break;
  4029ca:	2b20      	cmp	r3, #32
  4029cc:	d00a      	beq.n	4029e4 <follow_path+0xec>
  4029ce:	2b2e      	cmp	r3, #46	; 0x2e
  4029d0:	f040 80eb 	bne.w	402baa <follow_path+0x2b2>
  4029d4:	e006      	b.n	4029e4 <follow_path+0xec>
		dj->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Strip trailing spaces and dots */
		w = lfn[di-1];
  4029d6:	f832 3d02 	ldrh.w	r3, [r2, #-2]!
		if (w != ' ' && w != '.') break;
  4029da:	2b20      	cmp	r3, #32
  4029dc:	d002      	beq.n	4029e4 <follow_path+0xec>
  4029de:	2b2e      	cmp	r3, #46	; 0x2e
  4029e0:	f040 80e3 	bne.w	402baa <follow_path+0x2b2>
			dj->fn[i] = (i < di) ? '.' : ' ';
		dj->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Strip trailing spaces and dots */
  4029e4:	3c01      	subs	r4, #1
  4029e6:	d1f6      	bne.n	4029d6 <follow_path+0xde>
  4029e8:	e0bb      	b.n	402b62 <follow_path+0x26a>

	lfn[di] = 0;						/* LFN is created */

	/* Create SFN in directory form */
	mem_set(dj->fn, ' ', 11);
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
  4029ea:	3301      	adds	r3, #1
  4029ec:	f831 2f02 	ldrh.w	r2, [r1, #2]!
  4029f0:	2a20      	cmp	r2, #32
  4029f2:	d0fa      	beq.n	4029ea <follow_path+0xf2>
  4029f4:	2a2e      	cmp	r2, #46	; 0x2e
  4029f6:	d0f8      	beq.n	4029ea <follow_path+0xf2>
	if (si) cf |= NS_LOSS | NS_LFN;
  4029f8:	b11b      	cbz	r3, 402a02 <follow_path+0x10a>
  4029fa:	f047 0703 	orr.w	r7, r7, #3
  4029fe:	e000      	b.n	402a02 <follow_path+0x10a>

	lfn[di] = 0;						/* LFN is created */

	/* Create SFN in directory form */
	mem_set(dj->fn, ' ', 11);
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
  402a00:	2300      	movs	r3, #0
	if (si) cf |= NS_LOSS | NS_LFN;
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
  402a02:	f1a8 0802 	sub.w	r8, r8, #2
  402a06:	eb06 0208 	add.w	r2, r6, r8
  402a0a:	f836 1008 	ldrh.w	r1, [r6, r8]
  402a0e:	292e      	cmp	r1, #46	; 0x2e
  402a10:	d001      	beq.n	402a16 <follow_path+0x11e>
  402a12:	3c01      	subs	r4, #1
  402a14:	d106      	bne.n	402a24 <follow_path+0x12c>

	b = i = 0; ni = 8;
	for (;;) {
		w = lfn[si++];					/* Get an LFN char */
  402a16:	2208      	movs	r2, #8
  402a18:	9200      	str	r2, [sp, #0]
  402a1a:	f04f 0900 	mov.w	r9, #0
  402a1e:	f8cd 9004 	str.w	r9, [sp, #4]
  402a22:	e004      	b.n	402a2e <follow_path+0x136>

	/* Create SFN in directory form */
	mem_set(dj->fn, ' ', 11);
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
	if (si) cf |= NS_LOSS | NS_LFN;
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
  402a24:	f832 1d02 	ldrh.w	r1, [r2, #-2]!
  402a28:	292e      	cmp	r1, #46	; 0x2e
  402a2a:	d1f2      	bne.n	402a12 <follow_path+0x11a>
  402a2c:	e7f3      	b.n	402a16 <follow_path+0x11e>

	b = i = 0; ni = 8;
	for (;;) {
		w = lfn[si++];					/* Get an LFN char */
  402a2e:	f103 0801 	add.w	r8, r3, #1
  402a32:	f836 0013 	ldrh.w	r0, [r6, r3, lsl #1]
		if (!w) break;					/* Break on end of the LFN */
  402a36:	2800      	cmp	r0, #0
  402a38:	d060      	beq.n	402afc <follow_path+0x204>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
  402a3a:	2820      	cmp	r0, #32
  402a3c:	d003      	beq.n	402a46 <follow_path+0x14e>
  402a3e:	282e      	cmp	r0, #46	; 0x2e
  402a40:	d105      	bne.n	402a4e <follow_path+0x156>
  402a42:	45a0      	cmp	r8, r4
  402a44:	d003      	beq.n	402a4e <follow_path+0x156>
			cf |= NS_LOSS | NS_LFN; continue;
  402a46:	f047 0703 	orr.w	r7, r7, #3
	if (si) cf |= NS_LOSS | NS_LFN;
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */

	b = i = 0; ni = 8;
	for (;;) {
		w = lfn[si++];					/* Get an LFN char */
  402a4a:	4643      	mov	r3, r8
  402a4c:	e7ef      	b.n	402a2e <follow_path+0x136>
		if (!w) break;					/* Break on end of the LFN */
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
			cf |= NS_LOSS | NS_LFN; continue;
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
  402a4e:	9b00      	ldr	r3, [sp, #0]
  402a50:	4599      	cmp	r9, r3
  402a52:	d201      	bcs.n	402a58 <follow_path+0x160>
  402a54:	45a0      	cmp	r8, r4
  402a56:	d11a      	bne.n	402a8e <follow_path+0x196>
			if (ni == 11) {				/* Long extension */
  402a58:	9b00      	ldr	r3, [sp, #0]
  402a5a:	2b0b      	cmp	r3, #11
  402a5c:	d107      	bne.n	402a6e <follow_path+0x176>
				cf |= NS_LOSS | NS_LFN; break;
  402a5e:	f047 0703 	orr.w	r7, r7, #3
			}
		}
		dj->fn[i++] = (BYTE)w;
	}

	if (dj->fn[0] == DDE) dj->fn[0] = NDDE;	/* If the first char collides with deleted mark, replace it with 0x05 */
  402a62:	f8db 3018 	ldr.w	r3, [fp, #24]
  402a66:	781a      	ldrb	r2, [r3, #0]
  402a68:	2ae5      	cmp	r2, #229	; 0xe5
  402a6a:	d155      	bne.n	402b18 <follow_path+0x220>
  402a6c:	e04b      	b.n	402b06 <follow_path+0x20e>

		if (i >= ni || si == di) {		/* Extension or end of SFN */
			if (ni == 11) {				/* Long extension */
				cf |= NS_LOSS | NS_LFN; break;
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
  402a6e:	45a0      	cmp	r8, r4
  402a70:	bf18      	it	ne
  402a72:	f047 0703 	orrne.w	r7, r7, #3
			if (si > di) break;			/* No extension */
  402a76:	45a0      	cmp	r8, r4
  402a78:	d840      	bhi.n	402afc <follow_path+0x204>
			si = di; i = 8; ni = 11;	/* Enter extension section */
			b <<= 2; continue;
  402a7a:	9b01      	ldr	r3, [sp, #4]
  402a7c:	009b      	lsls	r3, r3, #2
  402a7e:	b2db      	uxtb	r3, r3
  402a80:	9301      	str	r3, [sp, #4]
  402a82:	4623      	mov	r3, r4
			if (ni == 11) {				/* Long extension */
				cf |= NS_LOSS | NS_LFN; break;
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
			if (si > di) break;			/* No extension */
			si = di; i = 8; ni = 11;	/* Enter extension section */
  402a84:	220b      	movs	r2, #11
  402a86:	9200      	str	r2, [sp, #0]
  402a88:	f04f 0908 	mov.w	r9, #8
  402a8c:	e7cf      	b.n	402a2e <follow_path+0x136>
			b <<= 2; continue;
		}

		if (w >= 0x80) {				/* Non ASCII char */
  402a8e:	287f      	cmp	r0, #127	; 0x7f
  402a90:	f240 809f 	bls.w	402bd2 <follow_path+0x2da>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
  402a94:	2100      	movs	r1, #0
  402a96:	47d0      	blx	sl
			if (w) w = excvt[w - 0x80];	/* Convert extended char to upper (SBCS) */
  402a98:	4603      	mov	r3, r0
  402a9a:	2800      	cmp	r0, #0
  402a9c:	f000 80aa 	beq.w	402bf4 <follow_path+0x2fc>
  402aa0:	4a5a      	ldr	r2, [pc, #360]	; (402c0c <follow_path+0x314>)
  402aa2:	4413      	add	r3, r2
  402aa4:	f813 1c80 	ldrb.w	r1, [r3, #-128]
  402aa8:	b288      	uxth	r0, r1
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
  402aaa:	f047 0702 	orr.w	r7, r7, #2
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dj->fn[i++] = (BYTE)(w >> 8);
		} else {						/* Single byte char */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal chars for SFN */
  402aae:	b148      	cbz	r0, 402ac4 <follow_path+0x1cc>
}

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {
	while (*str && *str != chr) str++;
  402ab0:	292b      	cmp	r1, #43	; 0x2b
  402ab2:	d007      	beq.n	402ac4 <follow_path+0x1cc>
  402ab4:	4a56      	ldr	r2, [pc, #344]	; (402c10 <follow_path+0x318>)
  402ab6:	f812 3f01 	ldrb.w	r3, [r2, #1]!
  402aba:	2b00      	cmp	r3, #0
  402abc:	f000 808b 	beq.w	402bd6 <follow_path+0x2de>
  402ac0:	428b      	cmp	r3, r1
  402ac2:	d1f8      	bne.n	402ab6 <follow_path+0x1be>
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dj->fn[i++] = (BYTE)(w >> 8);
		} else {						/* Single byte char */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal chars for SFN */
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
  402ac4:	f047 0703 	orr.w	r7, r7, #3
  402ac8:	205f      	movs	r0, #95	; 0x5f
  402aca:	e00f      	b.n	402aec <follow_path+0x1f4>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
					b |= 2;
  402acc:	9b01      	ldr	r3, [sp, #4]
  402ace:	f043 0302 	orr.w	r3, r3, #2
  402ad2:	9301      	str	r3, [sp, #4]
  402ad4:	e00a      	b.n	402aec <follow_path+0x1f4>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
  402ad6:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
  402ada:	b29b      	uxth	r3, r3
  402adc:	2b19      	cmp	r3, #25
  402ade:	d805      	bhi.n	402aec <follow_path+0x1f4>
						b |= 1; w -= 0x20;
  402ae0:	9b01      	ldr	r3, [sp, #4]
  402ae2:	f043 0301 	orr.w	r3, r3, #1
  402ae6:	9301      	str	r3, [sp, #4]
  402ae8:	3820      	subs	r0, #32
  402aea:	b280      	uxth	r0, r0
					}
				}
			}
		}
		dj->fn[i++] = (BYTE)w;
  402aec:	f8db 3018 	ldr.w	r3, [fp, #24]
  402af0:	f803 0009 	strb.w	r0, [r3, r9]
	if (si) cf |= NS_LOSS | NS_LFN;
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */

	b = i = 0; ni = 8;
	for (;;) {
		w = lfn[si++];					/* Get an LFN char */
  402af4:	4643      	mov	r3, r8
						b |= 1; w -= 0x20;
					}
				}
			}
		}
		dj->fn[i++] = (BYTE)w;
  402af6:	f109 0901 	add.w	r9, r9, #1
  402afa:	e798      	b.n	402a2e <follow_path+0x136>
	}

	if (dj->fn[0] == DDE) dj->fn[0] = NDDE;	/* If the first char collides with deleted mark, replace it with 0x05 */
  402afc:	f8db 3018 	ldr.w	r3, [fp, #24]
  402b00:	781a      	ldrb	r2, [r3, #0]
  402b02:	2ae5      	cmp	r2, #229	; 0xe5
  402b04:	d101      	bne.n	402b0a <follow_path+0x212>
  402b06:	2205      	movs	r2, #5
  402b08:	701a      	strb	r2, [r3, #0]

	if (ni == 8) b <<= 2;
  402b0a:	9b00      	ldr	r3, [sp, #0]
  402b0c:	2b08      	cmp	r3, #8
  402b0e:	d103      	bne.n	402b18 <follow_path+0x220>
  402b10:	9b01      	ldr	r3, [sp, #4]
  402b12:	009b      	lsls	r3, r3, #2
  402b14:	b2db      	uxtb	r3, r3
  402b16:	9301      	str	r3, [sp, #4]
  402b18:	9901      	ldr	r1, [sp, #4]
  402b1a:	f001 020c 	and.w	r2, r1, #12
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03)	/* Create LFN entry when there are composite capitals */
  402b1e:	2a0c      	cmp	r2, #12
  402b20:	d003      	beq.n	402b2a <follow_path+0x232>
  402b22:	f001 0303 	and.w	r3, r1, #3
  402b26:	2b03      	cmp	r3, #3
  402b28:	d101      	bne.n	402b2e <follow_path+0x236>
		cf |= NS_LFN;
  402b2a:	f047 0702 	orr.w	r7, r7, #2
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended char, NT flags are created */
  402b2e:	f017 0f02 	tst.w	r7, #2
  402b32:	d10a      	bne.n	402b4a <follow_path+0x252>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
  402b34:	9b01      	ldr	r3, [sp, #4]
  402b36:	f003 0303 	and.w	r3, r3, #3
  402b3a:	2b01      	cmp	r3, #1
  402b3c:	bf08      	it	eq
  402b3e:	f047 0710 	orreq.w	r7, r7, #16
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
  402b42:	2a04      	cmp	r2, #4
  402b44:	bf08      	it	eq
  402b46:	f047 0708 	orreq.w	r7, r7, #8
	}

	dj->fn[NS] = cf;	/* SFN is created */
  402b4a:	f8db 3018 	ldr.w	r3, [fp, #24]
  402b4e:	72df      	strb	r7, [r3, #11]

	} else {							/* Follow path */
		for (;;) {
			res = create_name(dj, &path);	/* Get a segment */
			if (res != FR_OK) break;
			res = dir_find(dj);				/* Find it */
  402b50:	4658      	mov	r0, fp
  402b52:	4b30      	ldr	r3, [pc, #192]	; (402c14 <follow_path+0x31c>)
  402b54:	4798      	blx	r3
			ns = *(dj->fn+NS);
  402b56:	f8db 3018 	ldr.w	r3, [fp, #24]
  402b5a:	7ada      	ldrb	r2, [r3, #11]
			if (res != FR_OK) {				/* Failed to find the object */
  402b5c:	4603      	mov	r3, r0
  402b5e:	b160      	cbz	r0, 402b7a <follow_path+0x282>
  402b60:	e001      	b.n	402b66 <follow_path+0x26e>
  402b62:	2306      	movs	r3, #6
  402b64:	e049      	b.n	402bfa <follow_path+0x302>
				if (res != FR_NO_FILE) break;	/* Abort if any hard error occured */
  402b66:	2804      	cmp	r0, #4
  402b68:	d147      	bne.n	402bfa <follow_path+0x302>
				if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exit */
					dj->sclust = 0; dj->dir = 0;	/* It is the root dir */
					res = FR_OK;
					if (!(ns & NS_LAST)) continue;
				} else {							/* Could not find the object */
					if (!(ns & NS_LAST)) res = FR_NO_PATH;
  402b6a:	f002 0204 	and.w	r2, r2, #4
  402b6e:	b2d2      	uxtb	r2, r2
  402b70:	2a00      	cmp	r2, #0
  402b72:	bf14      	ite	ne
  402b74:	4603      	movne	r3, r0
  402b76:	2305      	moveq	r3, #5
  402b78:	e03f      	b.n	402bfa <follow_path+0x302>
				}
				break;
			}
			if (ns & NS_LAST) break;			/* Last segment match. Function completed. */
  402b7a:	f012 0f04 	tst.w	r2, #4
  402b7e:	d13c      	bne.n	402bfa <follow_path+0x302>
			dir = dj->dir;						/* There is next segment. Follow the sub directory */
  402b80:	f8db 3014 	ldr.w	r3, [fp, #20]
			if (!(dir[DIR_Attr] & AM_DIR)) {	/* Cannot follow because it is a file */
  402b84:	7ada      	ldrb	r2, [r3, #11]
  402b86:	f012 0f10 	tst.w	r2, #16
  402b8a:	d00c      	beq.n	402ba6 <follow_path+0x2ae>
				res = FR_NO_PATH; break;
			}
			dj->sclust = LD_CLUST(dir);
  402b8c:	7d59      	ldrb	r1, [r3, #21]
  402b8e:	7d1a      	ldrb	r2, [r3, #20]
  402b90:	ea42 2101 	orr.w	r1, r2, r1, lsl #8
  402b94:	7ed8      	ldrb	r0, [r3, #27]
  402b96:	7e9a      	ldrb	r2, [r3, #26]
  402b98:	ea42 2300 	orr.w	r3, r2, r0, lsl #8
  402b9c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  402ba0:	f8cb 3008 	str.w	r3, [fp, #8]
		}
  402ba4:	e6c4      	b.n	402930 <follow_path+0x38>
				break;
			}
			if (ns & NS_LAST) break;			/* Last segment match. Function completed. */
			dir = dj->dir;						/* There is next segment. Follow the sub directory */
			if (!(dir[DIR_Attr] & AM_DIR)) {	/* Cannot follow because it is a file */
				res = FR_NO_PATH; break;
  402ba6:	2305      	movs	r3, #5
  402ba8:	e027      	b.n	402bfa <follow_path+0x302>
		if (w != ' ' && w != '.') break;
		di--;
	}
	if (!di) return FR_INVALID_NAME;	/* Reject nul string */

	lfn[di] = 0;						/* LFN is created */
  402baa:	ea4f 0844 	mov.w	r8, r4, lsl #1
  402bae:	2300      	movs	r3, #0
  402bb0:	f826 3014 	strh.w	r3, [r6, r4, lsl #1]

	/* Create SFN in directory form */
	mem_set(dj->fn, ' ', 11);
  402bb4:	220b      	movs	r2, #11
  402bb6:	2120      	movs	r1, #32
  402bb8:	f8db 0018 	ldr.w	r0, [fp, #24]
  402bbc:	4b16      	ldr	r3, [pc, #88]	; (402c18 <follow_path+0x320>)
  402bbe:	4798      	blx	r3
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
  402bc0:	8833      	ldrh	r3, [r6, #0]
  402bc2:	2b20      	cmp	r3, #32
  402bc4:	d002      	beq.n	402bcc <follow_path+0x2d4>
  402bc6:	2b2e      	cmp	r3, #46	; 0x2e
  402bc8:	f47f af1a 	bne.w	402a00 <follow_path+0x108>
  402bcc:	4631      	mov	r1, r6
  402bce:	2300      	movs	r3, #0
  402bd0:	e70b      	b.n	4029ea <follow_path+0xf2>
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dj->fn[i++] = (BYTE)(w >> 8);
		} else {						/* Single byte char */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal chars for SFN */
  402bd2:	4601      	mov	r1, r0
  402bd4:	e76c      	b.n	402ab0 <follow_path+0x1b8>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
  402bd6:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
  402bda:	b29b      	uxth	r3, r3
  402bdc:	2b19      	cmp	r3, #25
  402bde:	f67f af75 	bls.w	402acc <follow_path+0x1d4>
  402be2:	e778      	b.n	402ad6 <follow_path+0x1de>
				if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exit */
					dj->sclust = 0; dj->dir = 0;	/* It is the root dir */
					res = FR_OK;
					if (!(ns & NS_LAST)) continue;
				} else {							/* Could not find the object */
					if (!(ns & NS_LAST)) res = FR_NO_PATH;
  402be4:	2306      	movs	r3, #6
			}
			dj->sclust = LD_CLUST(dir);
		}
	}

	return res;
  402be6:	e008      	b.n	402bfa <follow_path+0x302>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) /* Reject illegal chars for LFN */
			return FR_INVALID_NAME;
		lfn[di++] = w;					/* Store the Unicode char */
	}
	*path = &p[si];						/* Return pointer to the next segment */
  402be8:	3501      	adds	r5, #1
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
  402bea:	281f      	cmp	r0, #31
  402bec:	d9b9      	bls.n	402b62 <follow_path+0x26a>
	const TCHAR *p;

	/* Create LFN in Unicode */
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
	lfn = dj->lfn;
	si = di = 0;
  402bee:	2400      	movs	r4, #0
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) /* Reject illegal chars for LFN */
			return FR_INVALID_NAME;
		lfn[di++] = w;					/* Store the Unicode char */
	}
	*path = &p[si];						/* Return pointer to the next segment */
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
  402bf0:	4627      	mov	r7, r4
  402bf2:	e6e0      	b.n	4029b6 <follow_path+0xbe>
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
			if (w) w = excvt[w - 0x80];	/* Convert extended char to upper (SBCS) */
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
  402bf4:	f047 0702 	orr.w	r7, r7, #2
  402bf8:	e764      	b.n	402ac4 <follow_path+0x1cc>
			dj->sclust = LD_CLUST(dir);
		}
	}

	return res;
}
  402bfa:	4618      	mov	r0, r3
  402bfc:	b003      	add	sp, #12
  402bfe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402c02:	bf00      	nop
  402c04:	00401f55 	.word	0x00401f55
  402c08:	004072cc 	.word	0x004072cc
  402c0c:	0040724c 	.word	0x0040724c
  402c10:	004072d8 	.word	0x004072d8
  402c14:	004023a9 	.word	0x004023a9
  402c18:	00401939 	.word	0x00401939
  402c1c:	004030e9 	.word	0x004030e9

00402c20 <f_mount>:
)
{
	FATFS *rfs;


	if (vol >= _VOLUMES)		/* Check if the drive number is valid */
  402c20:	2807      	cmp	r0, #7
  402c22:	d80d      	bhi.n	402c40 <f_mount+0x20>
		return FR_INVALID_DRIVE;
	rfs = FatFs[vol];			/* Get current fs object */
  402c24:	4b07      	ldr	r3, [pc, #28]	; (402c44 <f_mount+0x24>)
  402c26:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]

	if (rfs) {
  402c2a:	b10b      	cbz	r3, 402c30 <f_mount+0x10>
		clear_lock(rfs);
#endif
#if _FS_REENTRANT				/* Discard sync object of the current volume */
		if (!ff_del_syncobj(rfs->sobj)) return FR_INT_ERR;
#endif
		rfs->fs_type = 0;		/* Clear old fs object */
  402c2c:	2200      	movs	r2, #0
  402c2e:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
  402c30:	b109      	cbz	r1, 402c36 <f_mount+0x16>
		fs->fs_type = 0;		/* Clear new fs object */
  402c32:	2300      	movs	r3, #0
  402c34:	700b      	strb	r3, [r1, #0]
#if _FS_REENTRANT				/* Create sync object for the new volume */
		if (!ff_cre_syncobj(vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;			/* Register new fs object */
  402c36:	4b03      	ldr	r3, [pc, #12]	; (402c44 <f_mount+0x24>)
  402c38:	f843 1020 	str.w	r1, [r3, r0, lsl #2]

	return FR_OK;
  402c3c:	2000      	movs	r0, #0
  402c3e:	4770      	bx	lr
{
	FATFS *rfs;


	if (vol >= _VOLUMES)		/* Check if the drive number is valid */
		return FR_INVALID_DRIVE;
  402c40:	200b      	movs	r0, #11
#endif
	}
	FatFs[vol] = fs;			/* Register new fs object */

	return FR_OK;
}
  402c42:	4770      	bx	lr
  402c44:	204008d4 	.word	0x204008d4

00402c48 <f_open>:
FRESULT f_open (
	FIL *fp,			/* Pointer to the blank file object */
	const TCHAR *path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
  402c48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402c4c:	f5ad 7d0e 	sub.w	sp, sp, #568	; 0x238
  402c50:	4605      	mov	r5, r0
  402c52:	9101      	str	r1, [sp, #4]
  402c54:	4616      	mov	r6, r2
	DIR dj;
	BYTE *dir;
	DEF_NAMEBUF;


	fp->fs = 0;			/* Clear file object */
  402c56:	2300      	movs	r3, #0
  402c58:	6003      	str	r3, [r0, #0]

#if !_FS_READONLY
	mode &= FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW;
  402c5a:	f002 071f 	and.w	r7, r2, #31
	res = chk_mounted(&path, &dj.fs, (BYTE)(mode & ~FA_READ));
  402c5e:	f002 021e 	and.w	r2, r2, #30
  402c62:	a985      	add	r1, sp, #532	; 0x214
  402c64:	a801      	add	r0, sp, #4
  402c66:	4b58      	ldr	r3, [pc, #352]	; (402dc8 <f_open+0x180>)
  402c68:	4798      	blx	r3
#else
	mode &= FA_READ;
	res = chk_mounted(&path, &dj.fs, 0);
#endif
	INIT_BUF(dj);
  402c6a:	ab82      	add	r3, sp, #520	; 0x208
  402c6c:	938b      	str	r3, [sp, #556]	; 0x22c
  402c6e:	ab02      	add	r3, sp, #8
  402c70:	938c      	str	r3, [sp, #560]	; 0x230
	if (res == FR_OK)
  402c72:	2800      	cmp	r0, #0
  402c74:	f040 808a 	bne.w	402d8c <f_open+0x144>
		res = follow_path(&dj, path);	/* Follow the file path */
  402c78:	9901      	ldr	r1, [sp, #4]
  402c7a:	a885      	add	r0, sp, #532	; 0x214
  402c7c:	4b53      	ldr	r3, [pc, #332]	; (402dcc <f_open+0x184>)
  402c7e:	4798      	blx	r3
  402c80:	4603      	mov	r3, r0
	dir = dj.dir;
  402c82:	9c8a      	ldr	r4, [sp, #552]	; 0x228

#if !_FS_READONLY	/* R/W configuration */
	if (res == FR_OK) {
		if (!dir)	/* Current dir itself */
  402c84:	b914      	cbnz	r4, 402c8c <f_open+0x44>
  402c86:	2800      	cmp	r0, #0
  402c88:	f000 8086 	beq.w	402d98 <f_open+0x150>
		else
			res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
#endif
	}
	/* Create or Open a file */
	if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
  402c8c:	f016 0f1c 	tst.w	r6, #28
  402c90:	d048      	beq.n	402d24 <f_open+0xdc>
		DWORD dw, cl;

		if (res != FR_OK) {					/* No file, create new */
  402c92:	b15b      	cbz	r3, 402cac <f_open+0x64>
			if (res == FR_NO_FILE)			/* There is no file to open, create a new entry */
  402c94:	2b04      	cmp	r3, #4
  402c96:	f040 8087 	bne.w	402da8 <f_open+0x160>
#if _FS_SHARE
				res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
#else
				res = dir_register(&dj);
  402c9a:	a885      	add	r0, sp, #532	; 0x214
  402c9c:	4b4c      	ldr	r3, [pc, #304]	; (402dd0 <f_open+0x188>)
  402c9e:	4798      	blx	r3
#endif
			mode |= FA_CREATE_ALWAYS;		/* File is created */
  402ca0:	f047 0708 	orr.w	r7, r7, #8
			dir = dj.dir;					/* New entry */
  402ca4:	9c8a      	ldr	r4, [sp, #552]	; 0x228
			} else {
				if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
					res = FR_EXIST;
			}
		}
		if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
  402ca6:	4603      	mov	r3, r0
  402ca8:	b138      	cbz	r0, 402cba <f_open+0x72>
  402caa:	e088      	b.n	402dbe <f_open+0x176>
#endif
			mode |= FA_CREATE_ALWAYS;		/* File is created */
			dir = dj.dir;					/* New entry */
		}
		else {								/* Any object is already existing */
			if (dir[DIR_Attr] & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
  402cac:	7ae3      	ldrb	r3, [r4, #11]
  402cae:	f013 0f11 	tst.w	r3, #17
  402cb2:	d17d      	bne.n	402db0 <f_open+0x168>
				res = FR_DENIED;
			} else {
				if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
  402cb4:	f016 0f04 	tst.w	r6, #4
  402cb8:	d17c      	bne.n	402db4 <f_open+0x16c>
					res = FR_EXIST;
			}
		}
		if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
  402cba:	f017 0f08 	tst.w	r7, #8
  402cbe:	d042      	beq.n	402d46 <f_open+0xfe>
			dw = get_fattime();					/* Created time */
  402cc0:	4b44      	ldr	r3, [pc, #272]	; (402dd4 <f_open+0x18c>)
  402cc2:	4798      	blx	r3
			ST_DWORD(dir+DIR_CrtTime, dw);
  402cc4:	73a0      	strb	r0, [r4, #14]
  402cc6:	1203      	asrs	r3, r0, #8
  402cc8:	73e3      	strb	r3, [r4, #15]
  402cca:	0c03      	lsrs	r3, r0, #16
  402ccc:	7423      	strb	r3, [r4, #16]
  402cce:	0e00      	lsrs	r0, r0, #24
  402cd0:	7460      	strb	r0, [r4, #17]
			dir[DIR_Attr] = 0;					/* Reset attribute */
  402cd2:	2300      	movs	r3, #0
  402cd4:	72e3      	strb	r3, [r4, #11]
			ST_DWORD(dir+DIR_FileSize, 0);		/* size = 0 */
  402cd6:	7723      	strb	r3, [r4, #28]
  402cd8:	7763      	strb	r3, [r4, #29]
  402cda:	77a3      	strb	r3, [r4, #30]
  402cdc:	77e3      	strb	r3, [r4, #31]
			cl = LD_CLUST(dir);					/* Get start cluster */
  402cde:	7d66      	ldrb	r6, [r4, #21]
  402ce0:	7d22      	ldrb	r2, [r4, #20]
  402ce2:	ea42 2606 	orr.w	r6, r2, r6, lsl #8
  402ce6:	7ee2      	ldrb	r2, [r4, #27]
  402ce8:	7ea1      	ldrb	r1, [r4, #26]
  402cea:	ea41 2202 	orr.w	r2, r1, r2, lsl #8
			ST_CLUST(dir, 0);					/* cluster = 0 */
  402cee:	76a3      	strb	r3, [r4, #26]
  402cf0:	76e3      	strb	r3, [r4, #27]
  402cf2:	7523      	strb	r3, [r4, #20]
  402cf4:	7563      	strb	r3, [r4, #21]
			dj.fs->wflag = 1;
  402cf6:	9885      	ldr	r0, [sp, #532]	; 0x214
  402cf8:	2301      	movs	r3, #1
  402cfa:	7103      	strb	r3, [r0, #4]
			if (cl) {							/* Remove the cluster chain if exist */
  402cfc:	ea52 4606 	orrs.w	r6, r2, r6, lsl #16
  402d00:	d01f      	beq.n	402d42 <f_open+0xfa>
				dw = dj.fs->winsect;
  402d02:	f8d0 802c 	ldr.w	r8, [r0, #44]	; 0x2c
				res = remove_chain(dj.fs, cl);
  402d06:	4631      	mov	r1, r6
  402d08:	4b33      	ldr	r3, [pc, #204]	; (402dd8 <f_open+0x190>)
  402d0a:	4798      	blx	r3
				if (res == FR_OK) {
  402d0c:	4603      	mov	r3, r0
  402d0e:	2800      	cmp	r0, #0
  402d10:	d155      	bne.n	402dbe <f_open+0x176>
					dj.fs->last_clust = cl - 1;	/* Reuse the cluster hole */
  402d12:	9885      	ldr	r0, [sp, #532]	; 0x214
  402d14:	1e72      	subs	r2, r6, #1
  402d16:	60c2      	str	r2, [r0, #12]
					res = move_window(dj.fs, dw);
  402d18:	4641      	mov	r1, r8
  402d1a:	4b30      	ldr	r3, [pc, #192]	; (402ddc <f_open+0x194>)
  402d1c:	4798      	blx	r3
				if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
					res = FR_DENIED;
			}
		}
	}
	if (res == FR_OK) {
  402d1e:	4603      	mov	r3, r0
  402d20:	b178      	cbz	r0, 402d42 <f_open+0xfa>
  402d22:	e04c      	b.n	402dbe <f_open+0x176>
				}
			}
		}
	}
	else {	/* Open an existing file */
		if (res == FR_OK) {						/* Follow succeeded */
  402d24:	2b00      	cmp	r3, #0
  402d26:	d14a      	bne.n	402dbe <f_open+0x176>
			if (dir[DIR_Attr] & AM_DIR) {		/* It is a directory */
  402d28:	7ae3      	ldrb	r3, [r4, #11]
  402d2a:	f013 0f10 	tst.w	r3, #16
  402d2e:	d143      	bne.n	402db8 <f_open+0x170>
				res = FR_NO_FILE;
			} else {
				if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
  402d30:	f016 0f02 	tst.w	r6, #2
  402d34:	d002      	beq.n	402d3c <f_open+0xf4>
  402d36:	f013 0f01 	tst.w	r3, #1
  402d3a:	d13f      	bne.n	402dbc <f_open+0x174>
					res = FR_DENIED;
			}
		}
	}
	if (res == FR_OK) {
		if (mode & FA_CREATE_ALWAYS)			/* Set file change flag if created or overwritten */
  402d3c:	f016 0f08 	tst.w	r6, #8
  402d40:	d001      	beq.n	402d46 <f_open+0xfe>
			mode |= FA__WRITTEN;
  402d42:	f047 0720 	orr.w	r7, r7, #32
		fp->dir_sect = dj.fs->winsect;			/* Pointer to the directory entry */
  402d46:	9b85      	ldr	r3, [sp, #532]	; 0x214
  402d48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  402d4a:	61eb      	str	r3, [r5, #28]
		fp->dir_ptr = dir;
  402d4c:	622c      	str	r4, [r5, #32]
	}
#endif
	FREE_BUF();

	if (res == FR_OK) {
		fp->flag = mode;					/* File access mode */
  402d4e:	71af      	strb	r7, [r5, #6]
		fp->sclust = LD_CLUST(dir);			/* File start cluster */
  402d50:	7d61      	ldrb	r1, [r4, #21]
  402d52:	7d23      	ldrb	r3, [r4, #20]
  402d54:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
  402d58:	7ee3      	ldrb	r3, [r4, #27]
  402d5a:	7ea2      	ldrb	r2, [r4, #26]
  402d5c:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
  402d60:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  402d64:	612b      	str	r3, [r5, #16]
		fp->fsize = LD_DWORD(dir+DIR_FileSize);	/* File size */
  402d66:	7fe2      	ldrb	r2, [r4, #31]
  402d68:	7fa3      	ldrb	r3, [r4, #30]
  402d6a:	041b      	lsls	r3, r3, #16
  402d6c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
  402d70:	7f22      	ldrb	r2, [r4, #28]
  402d72:	4313      	orrs	r3, r2
  402d74:	7f62      	ldrb	r2, [r4, #29]
  402d76:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  402d7a:	60eb      	str	r3, [r5, #12]
		fp->fptr = 0;						/* File pointer */
  402d7c:	2300      	movs	r3, #0
  402d7e:	60ab      	str	r3, [r5, #8]
		fp->dsect = 0;
  402d80:	61ab      	str	r3, [r5, #24]
#if _USE_FASTSEEK
		fp->cltbl = 0;						/* Normal seek mode */
#endif
		fp->fs = dj.fs; fp->id = dj.fs->id;	/* Validate file object */
  402d82:	9a85      	ldr	r2, [sp, #532]	; 0x214
  402d84:	602a      	str	r2, [r5, #0]
  402d86:	88d2      	ldrh	r2, [r2, #6]
  402d88:	80aa      	strh	r2, [r5, #4]
  402d8a:	e018      	b.n	402dbe <f_open+0x176>
  402d8c:	4603      	mov	r3, r0
	res = chk_mounted(&path, &dj.fs, 0);
#endif
	INIT_BUF(dj);
	if (res == FR_OK)
		res = follow_path(&dj, path);	/* Follow the file path */
	dir = dj.dir;
  402d8e:	9c8a      	ldr	r4, [sp, #552]	; 0x228
		else
			res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
#endif
	}
	/* Create or Open a file */
	if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
  402d90:	f016 0f1c 	tst.w	r6, #28
  402d94:	d0c6      	beq.n	402d24 <f_open+0xdc>
  402d96:	e77d      	b.n	402c94 <f_open+0x4c>
  402d98:	f016 0f1c 	tst.w	r6, #28
  402d9c:	d103      	bne.n	402da6 <f_open+0x15e>
	dir = dj.dir;

#if !_FS_READONLY	/* R/W configuration */
	if (res == FR_OK) {
		if (!dir)	/* Current dir itself */
			res = FR_INVALID_NAME;
  402d9e:	2306      	movs	r3, #6
		}
	}
#endif
	FREE_BUF();

	if (res == FR_OK) {
  402da0:	2b00      	cmp	r3, #0
  402da2:	d0d4      	beq.n	402d4e <f_open+0x106>
  402da4:	e00b      	b.n	402dbe <f_open+0x176>
	dir = dj.dir;

#if !_FS_READONLY	/* R/W configuration */
	if (res == FR_OK) {
		if (!dir)	/* Current dir itself */
			res = FR_INVALID_NAME;
  402da6:	2306      	movs	r3, #6
#if _FS_SHARE
				res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
#else
				res = dir_register(&dj);
#endif
			mode |= FA_CREATE_ALWAYS;		/* File is created */
  402da8:	f047 0708 	orr.w	r7, r7, #8
			dir = dj.dir;					/* New entry */
  402dac:	9c8a      	ldr	r4, [sp, #552]	; 0x228
  402dae:	e7f7      	b.n	402da0 <f_open+0x158>
		}
		else {								/* Any object is already existing */
			if (dir[DIR_Attr] & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
				res = FR_DENIED;
  402db0:	2307      	movs	r3, #7
  402db2:	e004      	b.n	402dbe <f_open+0x176>
			} else {
				if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
					res = FR_EXIST;
  402db4:	2308      	movs	r3, #8
  402db6:	e002      	b.n	402dbe <f_open+0x176>
		}
	}
	else {	/* Open an existing file */
		if (res == FR_OK) {						/* Follow succeeded */
			if (dir[DIR_Attr] & AM_DIR) {		/* It is a directory */
				res = FR_NO_FILE;
  402db8:	2304      	movs	r3, #4
  402dba:	e000      	b.n	402dbe <f_open+0x176>
			} else {
				if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
					res = FR_DENIED;
  402dbc:	2307      	movs	r3, #7
#endif
		fp->fs = dj.fs; fp->id = dj.fs->id;	/* Validate file object */
	}

	LEAVE_FF(dj.fs, res);
}
  402dbe:	4618      	mov	r0, r3
  402dc0:	f50d 7d0e 	add.w	sp, sp, #568	; 0x238
  402dc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402dc8:	00401a45 	.word	0x00401a45
  402dcc:	004028f9 	.word	0x004028f9
  402dd0:	0040255d 	.word	0x0040255d
  402dd4:	004018cd 	.word	0x004018cd
  402dd8:	004021ed 	.word	0x004021ed
  402ddc:	00401dd9 	.word	0x00401dd9

00402de0 <f_write>:
	FIL *fp,			/* Pointer to the file object */
	const void *buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT *bw			/* Pointer to number of bytes written */
)
{
  402de0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402de4:	4604      	mov	r4, r0
  402de6:	4689      	mov	r9, r1
  402de8:	4616      	mov	r6, r2
  402dea:	4698      	mov	r8, r3
	UINT wcnt, cc;
	const BYTE *wbuff = buff;
	BYTE csect;


	*bw = 0;	/* Initialize byte counter */
  402dec:	2300      	movs	r3, #0
  402dee:	f8c8 3000 	str.w	r3, [r8]

	res = validate(fp->fs, fp->id);			/* Check validity */
  402df2:	8881      	ldrh	r1, [r0, #4]
  402df4:	6800      	ldr	r0, [r0, #0]
  402df6:	4b74      	ldr	r3, [pc, #464]	; (402fc8 <f_write+0x1e8>)
  402df8:	4798      	blx	r3
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
  402dfa:	2800      	cmp	r0, #0
  402dfc:	f040 80db 	bne.w	402fb6 <f_write+0x1d6>
	if (fp->flag & FA__ERROR)				/* Aborted file? */
  402e00:	79a3      	ldrb	r3, [r4, #6]
  402e02:	f013 0f80 	tst.w	r3, #128	; 0x80
  402e06:	f040 80d8 	bne.w	402fba <f_write+0x1da>
		LEAVE_FF(fp->fs, FR_INT_ERR);
	if (!(fp->flag & FA_WRITE))				/* Check access mode */
  402e0a:	f013 0f02 	tst.w	r3, #2
  402e0e:	f000 80d7 	beq.w	402fc0 <f_write+0x1e0>
		LEAVE_FF(fp->fs, FR_DENIED);
	if ((DWORD)(fp->fsize + btw) < fp->fsize) btw = 0;	/* File size cannot reach 4GB */
  402e12:	68e3      	ldr	r3, [r4, #12]
  402e14:	42f3      	cmn	r3, r6
  402e16:	f080 80c2 	bcs.w	402f9e <f_write+0x1be>

	for ( ;  btw;							/* Repeat until all data written */
  402e1a:	2e00      	cmp	r6, #0
  402e1c:	f000 80bf 	beq.w	402f9e <f_write+0x1be>
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
		if ((fp->fptr % SS(fp->fs)) == 0) {	/* On the sector boundary? */
  402e20:	68a2      	ldr	r2, [r4, #8]
  402e22:	f3c2 0308 	ubfx	r3, r2, #0, #9
  402e26:	2b00      	cmp	r3, #0
  402e28:	f040 808c 	bne.w	402f44 <f_write+0x164>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
  402e2c:	6820      	ldr	r0, [r4, #0]
  402e2e:	7883      	ldrb	r3, [r0, #2]
  402e30:	3b01      	subs	r3, #1
  402e32:	ea03 2352 	and.w	r3, r3, r2, lsr #9
			if (!csect) {					/* On the cluster boundary? */
  402e36:	f013 07ff 	ands.w	r7, r3, #255	; 0xff
  402e3a:	d123      	bne.n	402e84 <f_write+0xa4>
				if (fp->fptr == 0) {		/* On the top of the file? */
  402e3c:	b93a      	cbnz	r2, 402e4e <f_write+0x6e>
					clst = fp->sclust;		/* Follow from the origin */
  402e3e:	6923      	ldr	r3, [r4, #16]
					if (clst == 0)			/* When no cluster is allocated, */
  402e40:	b963      	cbnz	r3, 402e5c <f_write+0x7c>
						fp->sclust = clst = create_chain(fp->fs, 0);	/* Create a new cluster chain */
  402e42:	2100      	movs	r1, #0
  402e44:	4b61      	ldr	r3, [pc, #388]	; (402fcc <f_write+0x1ec>)
  402e46:	4798      	blx	r3
  402e48:	4603      	mov	r3, r0
  402e4a:	6120      	str	r0, [r4, #16]
  402e4c:	e003      	b.n	402e56 <f_write+0x76>
#if _USE_FASTSEEK
					if (fp->cltbl)
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
					else
#endif
						clst = create_chain(fp->fs, fp->clust);	/* Follow or stretch cluster chain on the FAT */
  402e4e:	6961      	ldr	r1, [r4, #20]
  402e50:	4b5e      	ldr	r3, [pc, #376]	; (402fcc <f_write+0x1ec>)
  402e52:	4798      	blx	r3
  402e54:	4603      	mov	r3, r0
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
  402e56:	2b00      	cmp	r3, #0
  402e58:	f000 80a1 	beq.w	402f9e <f_write+0x1be>
				if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
  402e5c:	2b01      	cmp	r3, #1
  402e5e:	d106      	bne.n	402e6e <f_write+0x8e>
  402e60:	79a3      	ldrb	r3, [r4, #6]
  402e62:	f063 037f 	orn	r3, r3, #127	; 0x7f
  402e66:	71a3      	strb	r3, [r4, #6]
  402e68:	2002      	movs	r0, #2
  402e6a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
  402e6e:	f1b3 3fff 	cmp.w	r3, #4294967295
  402e72:	d106      	bne.n	402e82 <f_write+0xa2>
  402e74:	79a3      	ldrb	r3, [r4, #6]
  402e76:	f063 037f 	orn	r3, r3, #127	; 0x7f
  402e7a:	71a3      	strb	r3, [r4, #6]
  402e7c:	2001      	movs	r0, #1
  402e7e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				fp->clust = clst;			/* Update current cluster */
  402e82:	6163      	str	r3, [r4, #20]
			}
#if _FS_TINY
			if (fp->fs->winsect == fp->dsect && move_window(fp->fs, 0))	/* Write-back sector cache */
  402e84:	6820      	ldr	r0, [r4, #0]
  402e86:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  402e88:	69a3      	ldr	r3, [r4, #24]
  402e8a:	429a      	cmp	r2, r3
  402e8c:	d10a      	bne.n	402ea4 <f_write+0xc4>
  402e8e:	2100      	movs	r1, #0
  402e90:	4b4f      	ldr	r3, [pc, #316]	; (402fd0 <f_write+0x1f0>)
  402e92:	4798      	blx	r3
  402e94:	b130      	cbz	r0, 402ea4 <f_write+0xc4>
				ABORT(fp->fs, FR_DISK_ERR);
  402e96:	79a3      	ldrb	r3, [r4, #6]
  402e98:	f063 037f 	orn	r3, r3, #127	; 0x7f
  402e9c:	71a3      	strb	r3, [r4, #6]
  402e9e:	2001      	movs	r0, #1
  402ea0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if (disk_write(fp->fs->drv, fp->buf, fp->dsect, 1) != RES_OK)
					ABORT(fp->fs, FR_DISK_ERR);
				fp->flag &= ~FA__DIRTY;
			}
#endif
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
  402ea4:	f8d4 a000 	ldr.w	sl, [r4]
  402ea8:	6961      	ldr	r1, [r4, #20]
  402eaa:	4650      	mov	r0, sl
  402eac:	4b49      	ldr	r3, [pc, #292]	; (402fd4 <f_write+0x1f4>)
  402eae:	4798      	blx	r3
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
  402eb0:	4605      	mov	r5, r0
  402eb2:	b930      	cbnz	r0, 402ec2 <f_write+0xe2>
  402eb4:	79a3      	ldrb	r3, [r4, #6]
  402eb6:	f063 037f 	orn	r3, r3, #127	; 0x7f
  402eba:	71a3      	strb	r3, [r4, #6]
  402ebc:	2002      	movs	r0, #2
  402ebe:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			sect += csect;
  402ec2:	443d      	add	r5, r7
			cc = btw / SS(fp->fs);			/* When remaining bytes >= sector size, */
			if (cc) {						/* Write maximum contiguous sectors directly */
  402ec4:	ea5f 2b56 	movs.w	fp, r6, lsr #9
  402ec8:	d029      	beq.n	402f1e <f_write+0x13e>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
  402eca:	f89a 3002 	ldrb.w	r3, [sl, #2]
  402ece:	eb07 020b 	add.w	r2, r7, fp
  402ed2:	429a      	cmp	r2, r3
					cc = fp->fs->csize - csect;
  402ed4:	bf88      	it	hi
  402ed6:	ebc7 0b03 	rsbhi	fp, r7, r3
				if (disk_write(fp->fs->drv, wbuff, sect, (BYTE)cc) != RES_OK)
  402eda:	fa5f f38b 	uxtb.w	r3, fp
  402ede:	462a      	mov	r2, r5
  402ee0:	4649      	mov	r1, r9
  402ee2:	f89a 0001 	ldrb.w	r0, [sl, #1]
  402ee6:	4f3c      	ldr	r7, [pc, #240]	; (402fd8 <f_write+0x1f8>)
  402ee8:	47b8      	blx	r7
  402eea:	b130      	cbz	r0, 402efa <f_write+0x11a>
					ABORT(fp->fs, FR_DISK_ERR);
  402eec:	79a3      	ldrb	r3, [r4, #6]
  402eee:	f063 037f 	orn	r3, r3, #127	; 0x7f
  402ef2:	71a3      	strb	r3, [r4, #6]
  402ef4:	2001      	movs	r0, #1
  402ef6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
#if _FS_TINY
				if (fp->fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
  402efa:	6820      	ldr	r0, [r4, #0]
  402efc:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
  402efe:	1b49      	subs	r1, r1, r5
  402f00:	458b      	cmp	fp, r1
  402f02:	d909      	bls.n	402f18 <f_write+0x138>
					mem_cpy(fp->fs->win, wbuff + ((fp->fs->winsect - sect) * SS(fp->fs)), SS(fp->fs));
  402f04:	f44f 7200 	mov.w	r2, #512	; 0x200
  402f08:	eb09 2141 	add.w	r1, r9, r1, lsl #9
  402f0c:	3030      	adds	r0, #48	; 0x30
  402f0e:	4b33      	ldr	r3, [pc, #204]	; (402fdc <f_write+0x1fc>)
  402f10:	4798      	blx	r3
					fp->fs->wflag = 0;
  402f12:	6823      	ldr	r3, [r4, #0]
  402f14:	2200      	movs	r2, #0
  402f16:	711a      	strb	r2, [r3, #4]
				if (fp->dsect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fp->buf, wbuff + ((fp->dsect - sect) * SS(fp->fs)), SS(fp->fs));
					fp->flag &= ~FA__DIRTY;
				}
#endif
				wcnt = SS(fp->fs) * cc;		/* Number of bytes transferred */
  402f18:	ea4f 254b 	mov.w	r5, fp, lsl #9
				continue;
  402f1c:	e033      	b.n	402f86 <f_write+0x1a6>
			}
#if _FS_TINY
			if (fp->fptr >= fp->fsize) {	/* Avoid silly cache filling at growing edge */
  402f1e:	68a2      	ldr	r2, [r4, #8]
  402f20:	68e3      	ldr	r3, [r4, #12]
  402f22:	429a      	cmp	r2, r3
  402f24:	d30d      	bcc.n	402f42 <f_write+0x162>
				if (move_window(fp->fs, 0)) ABORT(fp->fs, FR_DISK_ERR);
  402f26:	2100      	movs	r1, #0
  402f28:	4650      	mov	r0, sl
  402f2a:	4b29      	ldr	r3, [pc, #164]	; (402fd0 <f_write+0x1f0>)
  402f2c:	4798      	blx	r3
  402f2e:	b130      	cbz	r0, 402f3e <f_write+0x15e>
  402f30:	79a3      	ldrb	r3, [r4, #6]
  402f32:	f063 037f 	orn	r3, r3, #127	; 0x7f
  402f36:	71a3      	strb	r3, [r4, #6]
  402f38:	2001      	movs	r0, #1
  402f3a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				fp->fs->winsect = sect;
  402f3e:	6823      	ldr	r3, [r4, #0]
  402f40:	62dd      	str	r5, [r3, #44]	; 0x2c
				if (fp->fptr < fp->fsize &&
					disk_read(fp->fs->drv, fp->buf, sect, 1) != RES_OK)
						ABORT(fp->fs, FR_DISK_ERR);
			}
#endif
			fp->dsect = sect;
  402f42:	61a5      	str	r5, [r4, #24]
		}
		wcnt = SS(fp->fs) - (fp->fptr % SS(fp->fs));/* Put partial sector into file I/O buffer */
  402f44:	68a5      	ldr	r5, [r4, #8]
  402f46:	f3c5 0508 	ubfx	r5, r5, #0, #9
  402f4a:	f5c5 7500 	rsb	r5, r5, #512	; 0x200
  402f4e:	42b5      	cmp	r5, r6
  402f50:	bf28      	it	cs
  402f52:	4635      	movcs	r5, r6
		if (wcnt > btw) wcnt = btw;
#if _FS_TINY
		if (move_window(fp->fs, fp->dsect))	/* Move sector window */
  402f54:	69a1      	ldr	r1, [r4, #24]
  402f56:	6820      	ldr	r0, [r4, #0]
  402f58:	4b1d      	ldr	r3, [pc, #116]	; (402fd0 <f_write+0x1f0>)
  402f5a:	4798      	blx	r3
  402f5c:	b130      	cbz	r0, 402f6c <f_write+0x18c>
			ABORT(fp->fs, FR_DISK_ERR);
  402f5e:	79a3      	ldrb	r3, [r4, #6]
  402f60:	f063 037f 	orn	r3, r3, #127	; 0x7f
  402f64:	71a3      	strb	r3, [r4, #6]
  402f66:	2001      	movs	r0, #1
  402f68:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		mem_cpy(&fp->fs->win[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
  402f6c:	68a0      	ldr	r0, [r4, #8]
  402f6e:	f3c0 0008 	ubfx	r0, r0, #0, #9
  402f72:	3030      	adds	r0, #48	; 0x30
  402f74:	6823      	ldr	r3, [r4, #0]
  402f76:	462a      	mov	r2, r5
  402f78:	4649      	mov	r1, r9
  402f7a:	4418      	add	r0, r3
  402f7c:	4b17      	ldr	r3, [pc, #92]	; (402fdc <f_write+0x1fc>)
  402f7e:	4798      	blx	r3
		fp->fs->wflag = 1;
  402f80:	6823      	ldr	r3, [r4, #0]
  402f82:	2201      	movs	r2, #1
  402f84:	711a      	strb	r2, [r3, #4]
	if (!(fp->flag & FA_WRITE))				/* Check access mode */
		LEAVE_FF(fp->fs, FR_DENIED);
	if ((DWORD)(fp->fsize + btw) < fp->fsize) btw = 0;	/* File size cannot reach 4GB */

	for ( ;  btw;							/* Repeat until all data written */
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
  402f86:	44a9      	add	r9, r5
  402f88:	68a3      	ldr	r3, [r4, #8]
  402f8a:	442b      	add	r3, r5
  402f8c:	60a3      	str	r3, [r4, #8]
  402f8e:	f8d8 3000 	ldr.w	r3, [r8]
  402f92:	442b      	add	r3, r5
  402f94:	f8c8 3000 	str.w	r3, [r8]
		LEAVE_FF(fp->fs, FR_INT_ERR);
	if (!(fp->flag & FA_WRITE))				/* Check access mode */
		LEAVE_FF(fp->fs, FR_DENIED);
	if ((DWORD)(fp->fsize + btw) < fp->fsize) btw = 0;	/* File size cannot reach 4GB */

	for ( ;  btw;							/* Repeat until all data written */
  402f98:	1b76      	subs	r6, r6, r5
  402f9a:	f47f af41 	bne.w	402e20 <f_write+0x40>
		mem_cpy(&fp->buf[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
		fp->flag |= FA__DIRTY;
#endif
	}

	if (fp->fptr > fp->fsize) fp->fsize = fp->fptr;	/* Update file size if needed */
  402f9e:	68a3      	ldr	r3, [r4, #8]
  402fa0:	68e2      	ldr	r2, [r4, #12]
  402fa2:	4293      	cmp	r3, r2
  402fa4:	bf88      	it	hi
  402fa6:	60e3      	strhi	r3, [r4, #12]
	fp->flag |= FA__WRITTEN;						/* Set file change flag */
  402fa8:	79a3      	ldrb	r3, [r4, #6]
  402faa:	f043 0320 	orr.w	r3, r3, #32
  402fae:	71a3      	strb	r3, [r4, #6]

	LEAVE_FF(fp->fs, FR_OK);
  402fb0:	2000      	movs	r0, #0
  402fb2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402fb6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	*bw = 0;	/* Initialize byte counter */

	res = validate(fp->fs, fp->id);			/* Check validity */
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
	if (fp->flag & FA__ERROR)				/* Aborted file? */
		LEAVE_FF(fp->fs, FR_INT_ERR);
  402fba:	2002      	movs	r0, #2
  402fbc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if (!(fp->flag & FA_WRITE))				/* Check access mode */
		LEAVE_FF(fp->fs, FR_DENIED);
  402fc0:	2007      	movs	r0, #7

	if (fp->fptr > fp->fsize) fp->fsize = fp->fptr;	/* Update file size if needed */
	fp->flag |= FA__WRITTEN;						/* Set file change flag */

	LEAVE_FF(fp->fs, FR_OK);
}
  402fc2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402fc6:	bf00      	nop
  402fc8:	00401981 	.word	0x00401981
  402fcc:	00402125 	.word	0x00402125
  402fd0:	00401dd9 	.word	0x00401dd9
  402fd4:	00401949 	.word	0x00401949
  402fd8:	004017e9 	.word	0x004017e9
  402fdc:	00401925 	.word	0x00401925

00402fe0 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL *fp		/* Pointer to the file object */
)
{
  402fe0:	b538      	push	{r3, r4, r5, lr}
  402fe2:	4604      	mov	r4, r0
	FRESULT res;
	DWORD tim;
	BYTE *dir;


	res = validate(fp->fs, fp->id);		/* Check validity of the object */
  402fe4:	8881      	ldrh	r1, [r0, #4]
  402fe6:	6800      	ldr	r0, [r0, #0]
  402fe8:	4b1e      	ldr	r3, [pc, #120]	; (403064 <f_sync+0x84>)
  402fea:	4798      	blx	r3
	if (res == FR_OK) {
  402fec:	4603      	mov	r3, r0
  402fee:	2800      	cmp	r0, #0
  402ff0:	d135      	bne.n	40305e <f_sync+0x7e>
		if (fp->flag & FA__WRITTEN) {	/* Has the file been written? */
  402ff2:	79a2      	ldrb	r2, [r4, #6]
  402ff4:	f012 0f20 	tst.w	r2, #32
  402ff8:	d031      	beq.n	40305e <f_sync+0x7e>
					LEAVE_FF(fp->fs, FR_DISK_ERR);
				fp->flag &= ~FA__DIRTY;
			}
#endif
			/* Update the directory entry */
			res = move_window(fp->fs, fp->dir_sect);
  402ffa:	69e1      	ldr	r1, [r4, #28]
  402ffc:	6820      	ldr	r0, [r4, #0]
  402ffe:	4b1a      	ldr	r3, [pc, #104]	; (403068 <f_sync+0x88>)
  403000:	4798      	blx	r3
			if (res == FR_OK) {
  403002:	4603      	mov	r3, r0
  403004:	bb58      	cbnz	r0, 40305e <f_sync+0x7e>
				dir = fp->dir_ptr;
  403006:	6a25      	ldr	r5, [r4, #32]
				dir[DIR_Attr] |= AM_ARC;					/* Set archive bit */
  403008:	7aeb      	ldrb	r3, [r5, #11]
  40300a:	f043 0320 	orr.w	r3, r3, #32
  40300e:	72eb      	strb	r3, [r5, #11]
				ST_DWORD(dir+DIR_FileSize, fp->fsize);		/* Update file size */
  403010:	68e3      	ldr	r3, [r4, #12]
  403012:	772b      	strb	r3, [r5, #28]
  403014:	68e3      	ldr	r3, [r4, #12]
  403016:	121b      	asrs	r3, r3, #8
  403018:	776b      	strb	r3, [r5, #29]
  40301a:	89e3      	ldrh	r3, [r4, #14]
  40301c:	77ab      	strb	r3, [r5, #30]
  40301e:	7be3      	ldrb	r3, [r4, #15]
  403020:	77eb      	strb	r3, [r5, #31]
				ST_CLUST(dir, fp->sclust);					/* Update start cluster */
  403022:	6923      	ldr	r3, [r4, #16]
  403024:	76ab      	strb	r3, [r5, #26]
  403026:	6923      	ldr	r3, [r4, #16]
  403028:	121b      	asrs	r3, r3, #8
  40302a:	76eb      	strb	r3, [r5, #27]
  40302c:	8a63      	ldrh	r3, [r4, #18]
  40302e:	752b      	strb	r3, [r5, #20]
  403030:	8a63      	ldrh	r3, [r4, #18]
  403032:	121b      	asrs	r3, r3, #8
  403034:	756b      	strb	r3, [r5, #21]
				tim = get_fattime();						/* Update updated time */
  403036:	4b0d      	ldr	r3, [pc, #52]	; (40306c <f_sync+0x8c>)
  403038:	4798      	blx	r3
				ST_DWORD(dir+DIR_WrtTime, tim);
  40303a:	75a8      	strb	r0, [r5, #22]
  40303c:	1203      	asrs	r3, r0, #8
  40303e:	75eb      	strb	r3, [r5, #23]
  403040:	0c03      	lsrs	r3, r0, #16
  403042:	762b      	strb	r3, [r5, #24]
  403044:	0e00      	lsrs	r0, r0, #24
  403046:	7668      	strb	r0, [r5, #25]
				fp->flag &= ~FA__WRITTEN;
  403048:	79a3      	ldrb	r3, [r4, #6]
  40304a:	f023 0320 	bic.w	r3, r3, #32
  40304e:	71a3      	strb	r3, [r4, #6]
				fp->fs->wflag = 1;
  403050:	6823      	ldr	r3, [r4, #0]
  403052:	2201      	movs	r2, #1
  403054:	711a      	strb	r2, [r3, #4]
				res = sync(fp->fs);
  403056:	6820      	ldr	r0, [r4, #0]
  403058:	4b05      	ldr	r3, [pc, #20]	; (403070 <f_sync+0x90>)
  40305a:	4798      	blx	r3
  40305c:	4603      	mov	r3, r0
			}
		}
	}

	LEAVE_FF(fp->fs, res);
}
  40305e:	4618      	mov	r0, r3
  403060:	bd38      	pop	{r3, r4, r5, pc}
  403062:	bf00      	nop
  403064:	00401981 	.word	0x00401981
  403068:	00401dd9 	.word	0x00401dd9
  40306c:	004018cd 	.word	0x004018cd
  403070:	00402831 	.word	0x00402831

00403074 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL *fp		/* Pointer to the file object to be closed */
)
{
  403074:	b510      	push	{r4, lr}
  403076:	4604      	mov	r4, r0
	res = validate(fs, fp->id);
	if (res == FR_OK) fp->fs = 0;	/* Discard file object */
	LEAVE_FF(fs, res);

#else
	res = f_sync(fp);		/* Flush cached data */
  403078:	4b03      	ldr	r3, [pc, #12]	; (403088 <f_close+0x14>)
  40307a:	4798      	blx	r3
#else
		res = dec_lock(fp->lockid);
#endif
	}
#endif
	if (res == FR_OK) fp->fs = 0;	/* Discard file object */
  40307c:	4603      	mov	r3, r0
  40307e:	b908      	cbnz	r0, 403084 <f_close+0x10>
  403080:	2200      	movs	r2, #0
  403082:	6022      	str	r2, [r4, #0]
	return res;
#endif
}
  403084:	4618      	mov	r0, r3
  403086:	bd10      	pop	{r4, pc}
  403088:	00402fe1 	.word	0x00402fe1

0040308c <f_putc>:
/*-----------------------------------------------------------------------*/
int f_putc (
	TCHAR c,	/* A character to be output */
	FIL* fil	/* Pointer to the file object */
)
{
  40308c:	b510      	push	{r4, lr}
  40308e:	b082      	sub	sp, #8
  403090:	460c      	mov	r4, r1
			s[2] = (BYTE)(0x80 | (c & 0x3F));
			btw = 3;
		}
	}
#else				/* Write the character without conversion */
	s[0] = (BYTE)c;
  403092:	f88d 0000 	strb.w	r0, [sp]
	btw = 1;
#endif
	f_write(fil, s, btw, &bw);		/* Write the char to the file */
  403096:	ab01      	add	r3, sp, #4
  403098:	2201      	movs	r2, #1
  40309a:	4669      	mov	r1, sp
  40309c:	4620      	mov	r0, r4
  40309e:	4c05      	ldr	r4, [pc, #20]	; (4030b4 <f_putc+0x28>)
  4030a0:	47a0      	blx	r4
	return (bw == btw) ? 1 : EOF;	/* Return the result */
  4030a2:	9b01      	ldr	r3, [sp, #4]
  4030a4:	2b01      	cmp	r3, #1
}
  4030a6:	bf0c      	ite	eq
  4030a8:	2001      	moveq	r0, #1
  4030aa:	f04f 30ff 	movne.w	r0, #4294967295
  4030ae:	b002      	add	sp, #8
  4030b0:	bd10      	pop	{r4, pc}
  4030b2:	bf00      	nop
  4030b4:	00402de1 	.word	0x00402de1

004030b8 <f_puts>:
/*-----------------------------------------------------------------------*/
int f_puts (
	const TCHAR* str,	/* Pointer to the string to be output */
	FIL* fil			/* Pointer to the file object */
)
{
  4030b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	int n;


	for (n = 0; *str; str++, n++) {
  4030ba:	7803      	ldrb	r3, [r0, #0]
  4030bc:	b17b      	cbz	r3, 4030de <f_puts+0x26>
  4030be:	460e      	mov	r6, r1
  4030c0:	4605      	mov	r5, r0
  4030c2:	1c44      	adds	r4, r0, #1
		if (f_putc(*str, fil) == EOF) return EOF;
  4030c4:	4f07      	ldr	r7, [pc, #28]	; (4030e4 <f_puts+0x2c>)
  4030c6:	4631      	mov	r1, r6
  4030c8:	4618      	mov	r0, r3
  4030ca:	47b8      	blx	r7
  4030cc:	f1b0 3fff 	cmp.w	r0, #4294967295
  4030d0:	d006      	beq.n	4030e0 <f_puts+0x28>
  4030d2:	1b60      	subs	r0, r4, r5
)
{
	int n;


	for (n = 0; *str; str++, n++) {
  4030d4:	f814 3b01 	ldrb.w	r3, [r4], #1
  4030d8:	2b00      	cmp	r3, #0
  4030da:	d1f4      	bne.n	4030c6 <f_puts+0xe>
  4030dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4030de:	2000      	movs	r0, #0
		if (f_putc(*str, fil) == EOF) return EOF;
	}
	return n;
}
  4030e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4030e2:	bf00      	nop
  4030e4:	0040308d 	.word	0x0040308d

004030e8 <ff_convert>:
)
{
	WCHAR c;


	if (src < 0x80) {	/* ASCII */
  4030e8:	287f      	cmp	r0, #127	; 0x7f
  4030ea:	d91b      	bls.n	403124 <ff_convert+0x3c>
		c = src;

	} else {
		if (dir) {		/* OEMCP to Unicode */
  4030ec:	b911      	cbnz	r1, 4030f4 <ff_convert+0xc>
			c = (src >= 0x100) ? 0 : Tbl[src - 0x80];

		} else {		/* Unicode to OEMCP */
			for (c = 0; c < 0x80; c++) {
				if (src == Tbl[c]) break;
  4030ee:	28c7      	cmp	r0, #199	; 0xc7
  4030f0:	d108      	bne.n	403104 <ff_convert+0x1c>
  4030f2:	e012      	b.n	40311a <ff_convert+0x32>
	if (src < 0x80) {	/* ASCII */
		c = src;

	} else {
		if (dir) {		/* OEMCP to Unicode */
			c = (src >= 0x100) ? 0 : Tbl[src - 0x80];
  4030f4:	28ff      	cmp	r0, #255	; 0xff
  4030f6:	d814      	bhi.n	403122 <ff_convert+0x3a>
  4030f8:	f1a0 0380 	sub.w	r3, r0, #128	; 0x80
  4030fc:	4a0a      	ldr	r2, [pc, #40]	; (403128 <ff_convert+0x40>)
  4030fe:	f832 0013 	ldrh.w	r0, [r2, r3, lsl #1]
  403102:	4770      	bx	lr
  403104:	4a08      	ldr	r2, [pc, #32]	; (403128 <ff_convert+0x40>)

		} else {		/* Unicode to OEMCP */
			for (c = 0; c < 0x80; c++) {
  403106:	2301      	movs	r3, #1
				if (src == Tbl[c]) break;
  403108:	f832 1f02 	ldrh.w	r1, [r2, #2]!
  40310c:	4281      	cmp	r1, r0
  40310e:	d005      	beq.n	40311c <ff_convert+0x34>
	} else {
		if (dir) {		/* OEMCP to Unicode */
			c = (src >= 0x100) ? 0 : Tbl[src - 0x80];

		} else {		/* Unicode to OEMCP */
			for (c = 0; c < 0x80; c++) {
  403110:	3301      	adds	r3, #1
  403112:	b29b      	uxth	r3, r3
  403114:	2b80      	cmp	r3, #128	; 0x80
  403116:	d1f7      	bne.n	403108 <ff_convert+0x20>
  403118:	e000      	b.n	40311c <ff_convert+0x34>
				if (src == Tbl[c]) break;
  40311a:	2300      	movs	r3, #0
			}
			c = (c + 0x80) & 0xFF;
  40311c:	3380      	adds	r3, #128	; 0x80
  40311e:	b2d8      	uxtb	r0, r3
  403120:	4770      	bx	lr
	if (src < 0x80) {	/* ASCII */
		c = src;

	} else {
		if (dir) {		/* OEMCP to Unicode */
			c = (src >= 0x100) ? 0 : Tbl[src - 0x80];
  403122:	2000      	movs	r0, #0
			c = (c + 0x80) & 0xFF;
		}
	}

	return c;
}
  403124:	4770      	bx	lr
  403126:	bf00      	nop
  403128:	00407324 	.word	0x00407324

0040312c <ff_wtoupper>:
	static const WCHAR tbl_lower[] = { 0x61, 0x62, 0x63, 0x64, 0x65, 0x66, 0x67, 0x68, 0x69, 0x6A, 0x6B, 0x6C, 0x6D, 0x6E, 0x6F, 0x70, 0x71, 0x72, 0x73, 0x74, 0x75, 0x76, 0x77, 0x78, 0x79, 0x7A, 0xA1, 0x00A2, 0x00A3, 0x00A5, 0x00AC, 0x00AF, 0xE0, 0xE1, 0xE2, 0xE3, 0xE4, 0xE5, 0xE6, 0xE7, 0xE8, 0xE9, 0xEA, 0xEB, 0xEC, 0xED, 0xEE, 0xEF, 0xF0, 0xF1, 0xF2, 0xF3, 0xF4, 0xF5, 0xF6, 0xF8, 0xF9, 0xFA, 0xFB, 0xFC, 0xFD, 0xFE, 0x0FF, 0x101, 0x103, 0x105, 0x107, 0x109, 0x10B, 0x10D, 0x10F, 0x111, 0x113, 0x115, 0x117, 0x119, 0x11B, 0x11D, 0x11F, 0x121, 0x123, 0x125, 0x127, 0x129, 0x12B, 0x12D, 0x12F, 0x131, 0x133, 0x135, 0x137, 0x13A, 0x13C, 0x13E, 0x140, 0x142, 0x144, 0x146, 0x148, 0x14B, 0x14D, 0x14F, 0x151, 0x153, 0x155, 0x157, 0x159, 0x15B, 0x15D, 0x15F, 0x161, 0x163, 0x165, 0x167, 0x169, 0x16B, 0x16D, 0x16F, 0x171, 0x173, 0x175, 0x177, 0x17A, 0x17C, 0x17E, 0x192, 0x3B1, 0x3B2, 0x3B3, 0x3B4, 0x3B5, 0x3B6, 0x3B7, 0x3B8, 0x3B9, 0x3BA, 0x3BB, 0x3BC, 0x3BD, 0x3BE, 0x3BF, 0x3C0, 0x3C1, 0x3C3, 0x3C4, 0x3C5, 0x3C6, 0x3C7, 0x3C8, 0x3C9, 0x3CA, 0x430, 0x431, 0x432, 0x433, 0x434, 0x435, 0x436, 0x437, 0x438, 0x439, 0x43A, 0x43B, 0x43C, 0x43D, 0x43E, 0x43F, 0x440, 0x441, 0x442, 0x443, 0x444, 0x445, 0x446, 0x447, 0x448, 0x449, 0x44A, 0x44B, 0x44C, 0x44D, 0x44E, 0x44F, 0x451, 0x452, 0x453, 0x454, 0x455, 0x456, 0x457, 0x458, 0x459, 0x45A, 0x45B, 0x45C, 0x45E, 0x45F, 0x2170, 0x2171, 0x2172, 0x2173, 0x2174, 0x2175, 0x2176, 0x2177, 0x2178, 0x2179, 0x217A, 0x217B, 0x217C, 0x217D, 0x217E, 0x217F, 0xFF41, 0xFF42, 0xFF43, 0xFF44, 0xFF45, 0xFF46, 0xFF47, 0xFF48, 0xFF49, 0xFF4A, 0xFF4B, 0xFF4C, 0xFF4D, 0xFF4E, 0xFF4F, 0xFF50, 0xFF51, 0xFF52, 0xFF53, 0xFF54, 0xFF55, 0xFF56, 0xFF57, 0xFF58, 0xFF59, 0xFF5A, 0 };
	static const WCHAR tbl_upper[] = { 0x41, 0x42, 0x43, 0x44, 0x45, 0x46, 0x47, 0x48, 0x49, 0x4A, 0x4B, 0x4C, 0x4D, 0x4E, 0x4F, 0x50, 0x51, 0x52, 0x53, 0x54, 0x55, 0x56, 0x57, 0x58, 0x59, 0x5A, 0x21, 0xFFE0, 0xFFE1, 0xFFE5, 0xFFE2, 0xFFE3, 0xC0, 0xC1, 0xC2, 0xC3, 0xC4, 0xC5, 0xC6, 0xC7, 0xC8, 0xC9, 0xCA, 0xCB, 0xCC, 0xCD, 0xCE, 0xCF, 0xD0, 0xD1, 0xD2, 0xD3, 0xD4, 0xD5, 0xD6, 0xD8, 0xD9, 0xDA, 0xDB, 0xDC, 0xDD, 0xDE, 0x178, 0x100, 0x102, 0x104, 0x106, 0x108, 0x10A, 0x10C, 0x10E, 0x110, 0x112, 0x114, 0x116, 0x118, 0x11A, 0x11C, 0x11E, 0x120, 0x122, 0x124, 0x126, 0x128, 0x12A, 0x12C, 0x12E, 0x130, 0x132, 0x134, 0x136, 0x139, 0x13B, 0x13D, 0x13F, 0x141, 0x143, 0x145, 0x147, 0x14A, 0x14C, 0x14E, 0x150, 0x152, 0x154, 0x156, 0x158, 0x15A, 0x15C, 0x15E, 0x160, 0x162, 0x164, 0x166, 0x168, 0x16A, 0x16C, 0x16E, 0x170, 0x172, 0x174, 0x176, 0x179, 0x17B, 0x17D, 0x191, 0x391, 0x392, 0x393, 0x394, 0x395, 0x396, 0x397, 0x398, 0x399, 0x39A, 0x39B, 0x39C, 0x39D, 0x39E, 0x39F, 0x3A0, 0x3A1, 0x3A3, 0x3A4, 0x3A5, 0x3A6, 0x3A7, 0x3A8, 0x3A9, 0x3AA, 0x410, 0x411, 0x412, 0x413, 0x414, 0x415, 0x416, 0x417, 0x418, 0x419, 0x41A, 0x41B, 0x41C, 0x41D, 0x41E, 0x41F, 0x420, 0x421, 0x422, 0x423, 0x424, 0x425, 0x426, 0x427, 0x428, 0x429, 0x42A, 0x42B, 0x42C, 0x42D, 0x42E, 0x42F, 0x401, 0x402, 0x403, 0x404, 0x405, 0x406, 0x407, 0x408, 0x409, 0x40A, 0x40B, 0x40C, 0x40E, 0x40F, 0x2160, 0x2161, 0x2162, 0x2163, 0x2164, 0x2165, 0x2166, 0x2167, 0x2168, 0x2169, 0x216A, 0x216B, 0x216C, 0x216D, 0x216E, 0x216F, 0xFF21, 0xFF22, 0xFF23, 0xFF24, 0xFF25, 0xFF26, 0xFF27, 0xFF28, 0xFF29, 0xFF2A, 0xFF2B, 0xFF2C, 0xFF2D, 0xFF2E, 0xFF2F, 0xFF30, 0xFF31, 0xFF32, 0xFF33, 0xFF34, 0xFF35, 0xFF36, 0xFF37, 0xFF38, 0xFF39, 0xFF3A, 0 };
	int i;


	for (i = 0; tbl_lower[i] && chr != tbl_lower[i]; i++) ;
  40312c:	2861      	cmp	r0, #97	; 0x61
  40312e:	d00a      	beq.n	403146 <ff_wtoupper+0x1a>
  403130:	4907      	ldr	r1, [pc, #28]	; (403150 <ff_wtoupper+0x24>)
  403132:	2200      	movs	r2, #0
  403134:	3201      	adds	r2, #1
  403136:	f831 3f02 	ldrh.w	r3, [r1, #2]!
  40313a:	4283      	cmp	r3, r0
  40313c:	d001      	beq.n	403142 <ff_wtoupper+0x16>
  40313e:	2b00      	cmp	r3, #0
  403140:	d1f8      	bne.n	403134 <ff_wtoupper+0x8>

	return tbl_lower[i] ? tbl_upper[i] : chr;
  403142:	b90b      	cbnz	r3, 403148 <ff_wtoupper+0x1c>
  403144:	4770      	bx	lr
	static const WCHAR tbl_lower[] = { 0x61, 0x62, 0x63, 0x64, 0x65, 0x66, 0x67, 0x68, 0x69, 0x6A, 0x6B, 0x6C, 0x6D, 0x6E, 0x6F, 0x70, 0x71, 0x72, 0x73, 0x74, 0x75, 0x76, 0x77, 0x78, 0x79, 0x7A, 0xA1, 0x00A2, 0x00A3, 0x00A5, 0x00AC, 0x00AF, 0xE0, 0xE1, 0xE2, 0xE3, 0xE4, 0xE5, 0xE6, 0xE7, 0xE8, 0xE9, 0xEA, 0xEB, 0xEC, 0xED, 0xEE, 0xEF, 0xF0, 0xF1, 0xF2, 0xF3, 0xF4, 0xF5, 0xF6, 0xF8, 0xF9, 0xFA, 0xFB, 0xFC, 0xFD, 0xFE, 0x0FF, 0x101, 0x103, 0x105, 0x107, 0x109, 0x10B, 0x10D, 0x10F, 0x111, 0x113, 0x115, 0x117, 0x119, 0x11B, 0x11D, 0x11F, 0x121, 0x123, 0x125, 0x127, 0x129, 0x12B, 0x12D, 0x12F, 0x131, 0x133, 0x135, 0x137, 0x13A, 0x13C, 0x13E, 0x140, 0x142, 0x144, 0x146, 0x148, 0x14B, 0x14D, 0x14F, 0x151, 0x153, 0x155, 0x157, 0x159, 0x15B, 0x15D, 0x15F, 0x161, 0x163, 0x165, 0x167, 0x169, 0x16B, 0x16D, 0x16F, 0x171, 0x173, 0x175, 0x177, 0x17A, 0x17C, 0x17E, 0x192, 0x3B1, 0x3B2, 0x3B3, 0x3B4, 0x3B5, 0x3B6, 0x3B7, 0x3B8, 0x3B9, 0x3BA, 0x3BB, 0x3BC, 0x3BD, 0x3BE, 0x3BF, 0x3C0, 0x3C1, 0x3C3, 0x3C4, 0x3C5, 0x3C6, 0x3C7, 0x3C8, 0x3C9, 0x3CA, 0x430, 0x431, 0x432, 0x433, 0x434, 0x435, 0x436, 0x437, 0x438, 0x439, 0x43A, 0x43B, 0x43C, 0x43D, 0x43E, 0x43F, 0x440, 0x441, 0x442, 0x443, 0x444, 0x445, 0x446, 0x447, 0x448, 0x449, 0x44A, 0x44B, 0x44C, 0x44D, 0x44E, 0x44F, 0x451, 0x452, 0x453, 0x454, 0x455, 0x456, 0x457, 0x458, 0x459, 0x45A, 0x45B, 0x45C, 0x45E, 0x45F, 0x2170, 0x2171, 0x2172, 0x2173, 0x2174, 0x2175, 0x2176, 0x2177, 0x2178, 0x2179, 0x217A, 0x217B, 0x217C, 0x217D, 0x217E, 0x217F, 0xFF41, 0xFF42, 0xFF43, 0xFF44, 0xFF45, 0xFF46, 0xFF47, 0xFF48, 0xFF49, 0xFF4A, 0xFF4B, 0xFF4C, 0xFF4D, 0xFF4E, 0xFF4F, 0xFF50, 0xFF51, 0xFF52, 0xFF53, 0xFF54, 0xFF55, 0xFF56, 0xFF57, 0xFF58, 0xFF59, 0xFF5A, 0 };
	static const WCHAR tbl_upper[] = { 0x41, 0x42, 0x43, 0x44, 0x45, 0x46, 0x47, 0x48, 0x49, 0x4A, 0x4B, 0x4C, 0x4D, 0x4E, 0x4F, 0x50, 0x51, 0x52, 0x53, 0x54, 0x55, 0x56, 0x57, 0x58, 0x59, 0x5A, 0x21, 0xFFE0, 0xFFE1, 0xFFE5, 0xFFE2, 0xFFE3, 0xC0, 0xC1, 0xC2, 0xC3, 0xC4, 0xC5, 0xC6, 0xC7, 0xC8, 0xC9, 0xCA, 0xCB, 0xCC, 0xCD, 0xCE, 0xCF, 0xD0, 0xD1, 0xD2, 0xD3, 0xD4, 0xD5, 0xD6, 0xD8, 0xD9, 0xDA, 0xDB, 0xDC, 0xDD, 0xDE, 0x178, 0x100, 0x102, 0x104, 0x106, 0x108, 0x10A, 0x10C, 0x10E, 0x110, 0x112, 0x114, 0x116, 0x118, 0x11A, 0x11C, 0x11E, 0x120, 0x122, 0x124, 0x126, 0x128, 0x12A, 0x12C, 0x12E, 0x130, 0x132, 0x134, 0x136, 0x139, 0x13B, 0x13D, 0x13F, 0x141, 0x143, 0x145, 0x147, 0x14A, 0x14C, 0x14E, 0x150, 0x152, 0x154, 0x156, 0x158, 0x15A, 0x15C, 0x15E, 0x160, 0x162, 0x164, 0x166, 0x168, 0x16A, 0x16C, 0x16E, 0x170, 0x172, 0x174, 0x176, 0x179, 0x17B, 0x17D, 0x191, 0x391, 0x392, 0x393, 0x394, 0x395, 0x396, 0x397, 0x398, 0x399, 0x39A, 0x39B, 0x39C, 0x39D, 0x39E, 0x39F, 0x3A0, 0x3A1, 0x3A3, 0x3A4, 0x3A5, 0x3A6, 0x3A7, 0x3A8, 0x3A9, 0x3AA, 0x410, 0x411, 0x412, 0x413, 0x414, 0x415, 0x416, 0x417, 0x418, 0x419, 0x41A, 0x41B, 0x41C, 0x41D, 0x41E, 0x41F, 0x420, 0x421, 0x422, 0x423, 0x424, 0x425, 0x426, 0x427, 0x428, 0x429, 0x42A, 0x42B, 0x42C, 0x42D, 0x42E, 0x42F, 0x401, 0x402, 0x403, 0x404, 0x405, 0x406, 0x407, 0x408, 0x409, 0x40A, 0x40B, 0x40C, 0x40E, 0x40F, 0x2160, 0x2161, 0x2162, 0x2163, 0x2164, 0x2165, 0x2166, 0x2167, 0x2168, 0x2169, 0x216A, 0x216B, 0x216C, 0x216D, 0x216E, 0x216F, 0xFF21, 0xFF22, 0xFF23, 0xFF24, 0xFF25, 0xFF26, 0xFF27, 0xFF28, 0xFF29, 0xFF2A, 0xFF2B, 0xFF2C, 0xFF2D, 0xFF2E, 0xFF2F, 0xFF30, 0xFF31, 0xFF32, 0xFF33, 0xFF34, 0xFF35, 0xFF36, 0xFF37, 0xFF38, 0xFF39, 0xFF3A, 0 };
	int i;


	for (i = 0; tbl_lower[i] && chr != tbl_lower[i]; i++) ;
  403146:	2200      	movs	r2, #0

	return tbl_lower[i] ? tbl_upper[i] : chr;
  403148:	4b02      	ldr	r3, [pc, #8]	; (403154 <ff_wtoupper+0x28>)
  40314a:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
}
  40314e:	4770      	bx	lr
  403150:	00407604 	.word	0x00407604
  403154:	00407424 	.word	0x00407424

00403158 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  403158:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40315a:	4810      	ldr	r0, [pc, #64]	; (40319c <sysclk_init+0x44>)
  40315c:	4b10      	ldr	r3, [pc, #64]	; (4031a0 <sysclk_init+0x48>)
  40315e:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  403160:	213e      	movs	r1, #62	; 0x3e
  403162:	2000      	movs	r0, #0
  403164:	4b0f      	ldr	r3, [pc, #60]	; (4031a4 <sysclk_init+0x4c>)
  403166:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  403168:	4c0f      	ldr	r4, [pc, #60]	; (4031a8 <sysclk_init+0x50>)
  40316a:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  40316c:	2800      	cmp	r0, #0
  40316e:	d0fc      	beq.n	40316a <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  403170:	4b0e      	ldr	r3, [pc, #56]	; (4031ac <sysclk_init+0x54>)
  403172:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  403174:	4a0e      	ldr	r2, [pc, #56]	; (4031b0 <sysclk_init+0x58>)
  403176:	4b0f      	ldr	r3, [pc, #60]	; (4031b4 <sysclk_init+0x5c>)
  403178:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  40317a:	4c0f      	ldr	r4, [pc, #60]	; (4031b8 <sysclk_init+0x60>)
  40317c:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40317e:	2800      	cmp	r0, #0
  403180:	d0fc      	beq.n	40317c <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  403182:	2002      	movs	r0, #2
  403184:	4b0d      	ldr	r3, [pc, #52]	; (4031bc <sysclk_init+0x64>)
  403186:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  403188:	2000      	movs	r0, #0
  40318a:	4b0d      	ldr	r3, [pc, #52]	; (4031c0 <sysclk_init+0x68>)
  40318c:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  40318e:	4b0d      	ldr	r3, [pc, #52]	; (4031c4 <sysclk_init+0x6c>)
  403190:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  403192:	4802      	ldr	r0, [pc, #8]	; (40319c <sysclk_init+0x44>)
  403194:	4b02      	ldr	r3, [pc, #8]	; (4031a0 <sysclk_init+0x48>)
  403196:	4798      	blx	r3
  403198:	bd10      	pop	{r4, pc}
  40319a:	bf00      	nop
  40319c:	11e1a300 	.word	0x11e1a300
  4031a0:	00403b75 	.word	0x00403b75
  4031a4:	00403769 	.word	0x00403769
  4031a8:	004037bd 	.word	0x004037bd
  4031ac:	004037cd 	.word	0x004037cd
  4031b0:	20183f01 	.word	0x20183f01
  4031b4:	400e0600 	.word	0x400e0600
  4031b8:	004037dd 	.word	0x004037dd
  4031bc:	004036c5 	.word	0x004036c5
  4031c0:	00403701 	.word	0x00403701
  4031c4:	00403a65 	.word	0x00403a65

004031c8 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
  4031c8:	b990      	cbnz	r0, 4031f0 <_read+0x28>
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  4031ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4031ce:	460c      	mov	r4, r1
  4031d0:	4690      	mov	r8, r2

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  4031d2:	2a00      	cmp	r2, #0
  4031d4:	dd0f      	ble.n	4031f6 <_read+0x2e>
  4031d6:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  4031d8:	4e08      	ldr	r6, [pc, #32]	; (4031fc <_read+0x34>)
  4031da:	4d09      	ldr	r5, [pc, #36]	; (403200 <_read+0x38>)
  4031dc:	6830      	ldr	r0, [r6, #0]
  4031de:	4621      	mov	r1, r4
  4031e0:	682b      	ldr	r3, [r5, #0]
  4031e2:	4798      	blx	r3
		ptr++;
  4031e4:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  4031e6:	42a7      	cmp	r7, r4
  4031e8:	d1f8      	bne.n	4031dc <_read+0x14>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
  4031ea:	4640      	mov	r0, r8
  4031ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
  4031f0:	f04f 30ff 	mov.w	r0, #4294967295
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
  4031f4:	4770      	bx	lr

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  4031f6:	2000      	movs	r0, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
  4031f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4031fc:	204009a8 	.word	0x204009a8
  403200:	204009a0 	.word	0x204009a0

00403204 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  403204:	3801      	subs	r0, #1
  403206:	2802      	cmp	r0, #2
  403208:	d815      	bhi.n	403236 <_write+0x32>
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  40320a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40320e:	460e      	mov	r6, r1
  403210:	4614      	mov	r4, r2

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  403212:	b19a      	cbz	r2, 40323c <_write+0x38>
  403214:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  403216:	f8df 8038 	ldr.w	r8, [pc, #56]	; 403250 <_write+0x4c>
  40321a:	4f0c      	ldr	r7, [pc, #48]	; (40324c <_write+0x48>)
  40321c:	f8d8 0000 	ldr.w	r0, [r8]
  403220:	f815 1b01 	ldrb.w	r1, [r5], #1
  403224:	683b      	ldr	r3, [r7, #0]
  403226:	4798      	blx	r3
  403228:	2800      	cmp	r0, #0
  40322a:	db0a      	blt.n	403242 <_write+0x3e>
  40322c:	1ba8      	subs	r0, r5, r6

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  40322e:	3c01      	subs	r4, #1
  403230:	d1f4      	bne.n	40321c <_write+0x18>
  403232:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
  403236:	f04f 30ff 	mov.w	r0, #4294967295
			return -1;
		}
		++nChars;
	}
	return nChars;
}
  40323a:	4770      	bx	lr

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  40323c:	2000      	movs	r0, #0
  40323e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
  403242:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  403246:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40324a:	bf00      	nop
  40324c:	204009a4 	.word	0x204009a4
  403250:	204009a8 	.word	0x204009a8

00403254 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  403254:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  403256:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40325a:	4bb6      	ldr	r3, [pc, #728]	; (403534 <board_init+0x2e0>)
  40325c:	605a      	str	r2, [r3, #4]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  40325e:	f3bf 8f5f 	dmb	sy
		MPU_REGION_VALID |
		MPU_DEFAULT_ITCM_REGION;

	dw_region_attr =
		MPU_AP_PRIVILEGED_READ_WRITE |
		mpu_cal_mpu_region_size(ITCM_END_ADDRESS - ITCM_START_ADDRESS) |
  403262:	4fb5      	ldr	r7, [pc, #724]	; (403538 <board_init+0x2e4>)
  403264:	4638      	mov	r0, r7
  403266:	4db5      	ldr	r5, [pc, #724]	; (40353c <board_init+0x2e8>)
  403268:	47a8      	blx	r5
		MPU_REGION_ENABLE;

	mpu_set_region( dw_region_base_addr, dw_region_attr);
  40326a:	4eb5      	ldr	r6, [pc, #724]	; (403540 <board_init+0x2ec>)
  40326c:	ea40 0106 	orr.w	r1, r0, r6
  403270:	2011      	movs	r0, #17
  403272:	4cb4      	ldr	r4, [pc, #720]	; (403544 <board_init+0x2f0>)
  403274:	47a0      	blx	r4
		MPU_DEFAULT_IFLASH_REGION;

	dw_region_attr =
		MPU_AP_READONLY |
		INNER_NORMAL_WB_NWA_TYPE( NON_SHAREABLE ) |
		mpu_cal_mpu_region_size(IFLASH_END_ADDRESS - IFLASH_START_ADDRESS) |
  403276:	48b4      	ldr	r0, [pc, #720]	; (403548 <board_init+0x2f4>)
  403278:	47a8      	blx	r5
		MPU_REGION_ENABLE;

	mpu_set_region( dw_region_base_addr, dw_region_attr);
  40327a:	49b4      	ldr	r1, [pc, #720]	; (40354c <board_init+0x2f8>)
  40327c:	4301      	orrs	r1, r0
  40327e:	48b4      	ldr	r0, [pc, #720]	; (403550 <board_init+0x2fc>)
  403280:	47a0      	blx	r4
		MPU_REGION_VALID |
		MPU_DEFAULT_DTCM_REGION;

	dw_region_attr =
		MPU_AP_PRIVILEGED_READ_WRITE |
		mpu_cal_mpu_region_size(DTCM_END_ADDRESS - DTCM_START_ADDRESS) |
  403282:	4638      	mov	r0, r7
  403284:	47a8      	blx	r5
		MPU_REGION_ENABLE;

	mpu_set_region( dw_region_base_addr, dw_region_attr);
  403286:	ea40 0106 	orr.w	r1, r0, r6
  40328a:	48b2      	ldr	r0, [pc, #712]	; (403554 <board_init+0x300>)
  40328c:	47a0      	blx	r4
		MPU_DEFAULT_SRAM_REGION_1;

	dw_region_attr =
		MPU_AP_FULL_ACCESS    |
		INNER_NORMAL_WB_NWA_TYPE( NON_SHAREABLE ) |
		mpu_cal_mpu_region_size(SRAM_FIRST_END_ADDRESS - SRAM_FIRST_START_ADDRESS)
  40328e:	48b2      	ldr	r0, [pc, #712]	; (403558 <board_init+0x304>)
  403290:	47a8      	blx	r5
		| MPU_REGION_ENABLE;

	mpu_set_region( dw_region_base_addr, dw_region_attr);
  403292:	f106 7608 	add.w	r6, r6, #35651584	; 0x2200000
  403296:	f506 3640 	add.w	r6, r6, #196608	; 0x30000
  40329a:	ea40 0106 	orr.w	r1, r0, r6
  40329e:	48af      	ldr	r0, [pc, #700]	; (40355c <board_init+0x308>)
  4032a0:	47a0      	blx	r4
		MPU_DEFAULT_SRAM_REGION_2;

	dw_region_attr =
		MPU_AP_FULL_ACCESS    |
		INNER_NORMAL_WB_NWA_TYPE( NON_SHAREABLE ) |
		mpu_cal_mpu_region_size(SRAM_SECOND_END_ADDRESS - SRAM_SECOND_START_ADDRESS) |
  4032a2:	48af      	ldr	r0, [pc, #700]	; (403560 <board_init+0x30c>)
  4032a4:	47a8      	blx	r5
		MPU_REGION_ENABLE;

	mpu_set_region( dw_region_base_addr, dw_region_attr);
  4032a6:	ea40 0106 	orr.w	r1, r0, r6
  4032aa:	48ae      	ldr	r0, [pc, #696]	; (403564 <board_init+0x310>)
  4032ac:	47a0      	blx	r4
		MPU_PERIPHERALS_REGION;

	dw_region_attr = MPU_AP_FULL_ACCESS |
		MPU_REGION_EXECUTE_NEVER |
		SHAREABLE_DEVICE_TYPE |
		mpu_cal_mpu_region_size(PERIPHERALS_END_ADDRESS - PERIPHERALS_START_ADDRESS)
  4032ae:	f06f 4060 	mvn.w	r0, #3758096384	; 0xe0000000
  4032b2:	47a8      	blx	r5
		|MPU_REGION_ENABLE;

	mpu_set_region( dw_region_base_addr, dw_region_attr);
  4032b4:	4eac      	ldr	r6, [pc, #688]	; (403568 <board_init+0x314>)
  4032b6:	ea40 0106 	orr.w	r1, r0, r6
  4032ba:	48ac      	ldr	r0, [pc, #688]	; (40356c <board_init+0x318>)
  4032bc:	47a0      	blx	r4

	dw_region_attr =
		MPU_AP_FULL_ACCESS |
		/* External memory Must be defined with 'Device' or 'Strongly Ordered' attribute for write accesses (AXI) */
		STRONGLY_ORDERED_SHAREABLE_TYPE |
		mpu_cal_mpu_region_size(EXT_EBI_END_ADDRESS - EXT_EBI_START_ADDRESS) |
  4032be:	f06f 4070 	mvn.w	r0, #4026531840	; 0xf0000000
  4032c2:	47a8      	blx	r5
		MPU_REGION_ENABLE;

	mpu_set_region( dw_region_base_addr, dw_region_attr);
  4032c4:	4faa      	ldr	r7, [pc, #680]	; (403570 <board_init+0x31c>)
  4032c6:	ea40 0107 	orr.w	r1, r0, r7
  4032ca:	48aa      	ldr	r0, [pc, #680]	; (403574 <board_init+0x320>)
  4032cc:	47a0      	blx	r4
		MPU_DEFAULT_SDRAM_REGION;

	dw_region_attr =
		MPU_AP_FULL_ACCESS    |
		INNER_NORMAL_WB_RWA_TYPE( SHAREABLE ) |
		mpu_cal_mpu_region_size(SDRAM_END_ADDRESS - SDRAM_START_ADDRESS) |
  4032ce:	f06f 4070 	mvn.w	r0, #4026531840	; 0xf0000000
  4032d2:	47a8      	blx	r5
		MPU_REGION_ENABLE;

	mpu_set_region( dw_region_base_addr, dw_region_attr);
  4032d4:	49a8      	ldr	r1, [pc, #672]	; (403578 <board_init+0x324>)
  4032d6:	4301      	orrs	r1, r0
  4032d8:	48a8      	ldr	r0, [pc, #672]	; (40357c <board_init+0x328>)
  4032da:	47a0      	blx	r4
		MPU_QSPIMEM_REGION;

	dw_region_attr =
		MPU_AP_FULL_ACCESS |
		STRONGLY_ORDERED_SHAREABLE_TYPE |
		mpu_cal_mpu_region_size(QSPI_END_ADDRESS - QSPI_START_ADDRESS) |
  4032dc:	f06f 4060 	mvn.w	r0, #3758096384	; 0xe0000000
  4032e0:	47a8      	blx	r5
		MPU_REGION_ENABLE;

	mpu_set_region( dw_region_base_addr, dw_region_attr);
  4032e2:	ea40 0107 	orr.w	r1, r0, r7
  4032e6:	48a6      	ldr	r0, [pc, #664]	; (403580 <board_init+0x32c>)
  4032e8:	47a0      	blx	r4

	dw_region_attr =
		MPU_AP_FULL_ACCESS |
		MPU_REGION_EXECUTE_NEVER |
		SHAREABLE_DEVICE_TYPE |
		mpu_cal_mpu_region_size(USBHSRAM_END_ADDRESS - USBHSRAM_START_ADDRESS) |
  4032ea:	48a6      	ldr	r0, [pc, #664]	; (403584 <board_init+0x330>)
  4032ec:	47a8      	blx	r5
		MPU_REGION_ENABLE;

	mpu_set_region( dw_region_base_addr, dw_region_attr);
  4032ee:	ea40 0106 	orr.w	r1, r0, r6
  4032f2:	48a5      	ldr	r0, [pc, #660]	; (403588 <board_init+0x334>)
  4032f4:	47a0      	blx	r4


	/* Enable the memory management fault , Bus Fault, Usage Fault exception */
	SCB->SHCSR |= (SCB_SHCSR_MEMFAULTENA_Msk | SCB_SHCSR_BUSFAULTENA_Msk
  4032f6:	4ca5      	ldr	r4, [pc, #660]	; (40358c <board_init+0x338>)
  4032f8:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4032fa:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
  4032fe:	6263      	str	r3, [r4, #36]	; 0x24
					| SCB_SHCSR_USGFAULTENA_Msk);

	/* Enable the MPU region */
	mpu_enable( MPU_ENABLE | MPU_PRIVDEFENA);
  403300:	2005      	movs	r0, #5
  403302:	4ba3      	ldr	r3, [pc, #652]	; (403590 <board_init+0x33c>)
  403304:	4798      	blx	r3
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  403306:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  40330a:	f3bf 8f6f 	isb	sy
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  40330e:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  403312:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  403316:	2300      	movs	r3, #0
  403318:	f8c4 3250 	str.w	r3, [r4, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  40331c:	6963      	ldr	r3, [r4, #20]
  40331e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  403322:	6163      	str	r3, [r4, #20]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  403324:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  403328:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  40332c:	f8d4 6080 	ldr.w	r6, [r4, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  403330:	f3c6 354e 	ubfx	r5, r6, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  403334:	f006 0707 	and.w	r7, r6, #7
  403338:	3704      	adds	r7, #4
    ways    = CCSIDR_WAYS(ccsidr);
  40333a:	f3c6 06c9 	ubfx	r6, r6, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  40333e:	fab6 f086 	clz	r0, r6
    wshift  = __CLZ(ways) & 0x1f;
  403342:	f000 001f 	and.w	r0, r0, #31
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  403346:	f3bf 8f4f 	dsb	sy

    __DSB();

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
  40334a:	4633      	mov	r3, r6
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
  40334c:	fa05 f107 	lsl.w	r1, r5, r7
  403350:	fa03 f200 	lsl.w	r2, r3, r0
  403354:	430a      	orrs	r2, r1
              SCB->DCISW = sw;
  403356:	f8c4 2260 	str.w	r2, [r4, #608]	; 0x260
            } while(tmpways--);
  40335a:	3b01      	subs	r3, #1
  40335c:	f1b3 3fff 	cmp.w	r3, #4294967295
  403360:	d1f6      	bne.n	403350 <board_init+0xfc>
        } while(sets--);
  403362:	3d01      	subs	r5, #1
  403364:	f1b5 3fff 	cmp.w	r5, #4294967295
  403368:	d1ef      	bne.n	40334a <board_init+0xf6>
  40336a:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  40336e:	4b87      	ldr	r3, [pc, #540]	; (40358c <board_init+0x338>)
  403370:	695a      	ldr	r2, [r3, #20]
  403372:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  403376:	615a      	str	r2, [r3, #20]
  403378:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  40337c:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  403380:	4a84      	ldr	r2, [pc, #528]	; (403594 <board_init+0x340>)
  403382:	4985      	ldr	r1, [pc, #532]	; (403598 <board_init+0x344>)
  403384:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  403386:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  40338a:	6051      	str	r1, [r2, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  40338c:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  403390:	f3bf 8f6f 	isb	sy
static inline void tcm_disable(void) 
{

	__DSB();
	__ISB();
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  403394:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  403398:	f022 0201 	bic.w	r2, r2, #1
  40339c:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  4033a0:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  4033a4:	f022 0201 	bic.w	r2, r2, #1
  4033a8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  4033ac:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  4033b0:	f3bf 8f6f 	isb	sy
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  4033b4:	200a      	movs	r0, #10
  4033b6:	4c79      	ldr	r4, [pc, #484]	; (40359c <board_init+0x348>)
  4033b8:	47a0      	blx	r4
  4033ba:	200b      	movs	r0, #11
  4033bc:	47a0      	blx	r4
  4033be:	200c      	movs	r0, #12
  4033c0:	47a0      	blx	r4
  4033c2:	2010      	movs	r0, #16
  4033c4:	47a0      	blx	r4
  4033c6:	2011      	movs	r0, #17
  4033c8:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4033ca:	4a75      	ldr	r2, [pc, #468]	; (4035a0 <board_init+0x34c>)
  4033cc:	f44f 7380 	mov.w	r3, #256	; 0x100
  4033d0:	6113      	str	r3, [r2, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4033d2:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4033d6:	6313      	str	r3, [r2, #48]	; 0x30
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4033d8:	4b72      	ldr	r3, [pc, #456]	; (4035a4 <board_init+0x350>)
  4033da:	f44f 6100 	mov.w	r1, #2048	; 0x800
  4033de:	6159      	str	r1, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4033e0:	f8c3 10a0 	str.w	r1, [r3, #160]	; 0xa0
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
  4033e4:	6659      	str	r1, [r3, #100]	; 0x64

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  4033e6:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  4033ea:	6559      	str	r1, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
  4033ec:	6219      	str	r1, [r3, #32]

	if (mode & IOPORT_MODE_DEBOUNCE) {
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  4033ee:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  4033f2:	6f18      	ldr	r0, [r3, #112]	; 0x70
  4033f4:	f420 6000 	bic.w	r0, r0, #2048	; 0x800
  4033f8:	6718      	str	r0, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  4033fa:	6f58      	ldr	r0, [r3, #116]	; 0x74
  4033fc:	f420 6000 	bic.w	r0, r0, #2048	; 0x800
  403400:	6758      	str	r0, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  403402:	f8c3 10c0 	str.w	r1, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  403406:	f8c3 10d4 	str.w	r1, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  40340a:	f8c3 10b0 	str.w	r1, [r3, #176]	; 0xb0
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  40340e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
  403412:	6619      	str	r1, [r3, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  403414:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  403418:	6559      	str	r1, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  40341a:	6259      	str	r1, [r3, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  40341c:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  403420:	6f18      	ldr	r0, [r3, #112]	; 0x70
  403422:	f420 1000 	bic.w	r0, r0, #2097152	; 0x200000
  403426:	6718      	str	r0, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  403428:	6f58      	ldr	r0, [r3, #116]	; 0x74
  40342a:	f420 1000 	bic.w	r0, r0, #2097152	; 0x200000
  40342e:	6758      	str	r0, [r3, #116]	; 0x74
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  403430:	6059      	str	r1, [r3, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  403432:	485d      	ldr	r0, [pc, #372]	; (4035a8 <board_init+0x354>)
  403434:	f8d0 1114 	ldr.w	r1, [r0, #276]	; 0x114
  403438:	f041 0110 	orr.w	r1, r1, #16
  40343c:	f8c0 1114 	str.w	r1, [r0, #276]	; 0x114
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  403440:	495a      	ldr	r1, [pc, #360]	; (4035ac <board_init+0x358>)
  403442:	2010      	movs	r0, #16
  403444:	6608      	str	r0, [r1, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  403446:	f8c1 0090 	str.w	r0, [r1, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  40344a:	6548      	str	r0, [r1, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  40344c:	6248      	str	r0, [r1, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  40344e:	f8c1 0080 	str.w	r0, [r1, #128]	; 0x80
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
  403452:	6f0c      	ldr	r4, [r1, #112]	; 0x70
  403454:	4304      	orrs	r4, r0
  403456:	670c      	str	r4, [r1, #112]	; 0x70
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
  403458:	6f4c      	ldr	r4, [r1, #116]	; 0x74
  40345a:	4304      	orrs	r4, r0
  40345c:	674c      	str	r4, [r1, #116]	; 0x74
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  40345e:	6048      	str	r0, [r1, #4]
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  403460:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  403464:	6619      	str	r1, [r3, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  403466:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  40346a:	6559      	str	r1, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  40346c:	6259      	str	r1, [r3, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  40346e:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  403472:	6f18      	ldr	r0, [r3, #112]	; 0x70
  403474:	f020 5080 	bic.w	r0, r0, #268435456	; 0x10000000
  403478:	6718      	str	r0, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
  40347a:	6f58      	ldr	r0, [r3, #116]	; 0x74
  40347c:	4308      	orrs	r0, r1
  40347e:	6758      	str	r0, [r3, #116]	; 0x74
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  403480:	6059      	str	r1, [r3, #4]
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  403482:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
  403486:	6619      	str	r1, [r3, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  403488:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  40348c:	6559      	str	r1, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  40348e:	6259      	str	r1, [r3, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  403490:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
  403494:	6f18      	ldr	r0, [r3, #112]	; 0x70
  403496:	4308      	orrs	r0, r1
  403498:	6718      	str	r0, [r3, #112]	; 0x70
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
  40349a:	6f58      	ldr	r0, [r3, #116]	; 0x74
  40349c:	4308      	orrs	r0, r1
  40349e:	6758      	str	r0, [r3, #116]	; 0x74
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4034a0:	6059      	str	r1, [r3, #4]
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  4034a2:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  4034a6:	6619      	str	r1, [r3, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  4034a8:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  4034ac:	6559      	str	r1, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  4034ae:	6259      	str	r1, [r3, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  4034b0:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  4034b4:	6f18      	ldr	r0, [r3, #112]	; 0x70
  4034b6:	f020 4080 	bic.w	r0, r0, #1073741824	; 0x40000000
  4034ba:	6718      	str	r0, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
  4034bc:	6f58      	ldr	r0, [r3, #116]	; 0x74
  4034be:	4308      	orrs	r0, r1
  4034c0:	6758      	str	r0, [r3, #116]	; 0x74
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4034c2:	6059      	str	r1, [r3, #4]
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  4034c4:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  4034c8:	6619      	str	r1, [r3, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  4034ca:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  4034ce:	6559      	str	r1, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  4034d0:	6259      	str	r1, [r3, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  4034d2:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  4034d6:	6f18      	ldr	r0, [r3, #112]	; 0x70
  4034d8:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
  4034dc:	6718      	str	r0, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
  4034de:	6f58      	ldr	r0, [r3, #116]	; 0x74
  4034e0:	4308      	orrs	r0, r1
  4034e2:	6758      	str	r0, [r3, #116]	; 0x74
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4034e4:	6059      	str	r1, [r3, #4]
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  4034e6:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  4034ea:	6619      	str	r1, [r3, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  4034ec:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  4034f0:	6559      	str	r1, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  4034f2:	6259      	str	r1, [r3, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  4034f4:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  4034f8:	6f18      	ldr	r0, [r3, #112]	; 0x70
  4034fa:	f020 6080 	bic.w	r0, r0, #67108864	; 0x4000000
  4034fe:	6718      	str	r0, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
  403500:	6f58      	ldr	r0, [r3, #116]	; 0x74
  403502:	4308      	orrs	r0, r1
  403504:	6758      	str	r0, [r3, #116]	; 0x74
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  403506:	6059      	str	r1, [r3, #4]
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  403508:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40350c:	6619      	str	r1, [r3, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  40350e:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  403512:	6559      	str	r1, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  403514:	6259      	str	r1, [r3, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  403516:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  40351a:	6f18      	ldr	r0, [r3, #112]	; 0x70
  40351c:	f020 6000 	bic.w	r0, r0, #134217728	; 0x8000000
  403520:	6718      	str	r0, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
  403522:	6f58      	ldr	r0, [r3, #116]	; 0x74
  403524:	4308      	orrs	r0, r1
  403526:	6758      	str	r0, [r3, #116]	; 0x74
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  403528:	6059      	str	r1, [r3, #4]
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  40352a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  40352e:	6153      	str	r3, [r2, #20]
  403530:	e03e      	b.n	4035b0 <board_init+0x35c>
  403532:	bf00      	nop
  403534:	400e1850 	.word	0x400e1850
  403538:	003fffff 	.word	0x003fffff
  40353c:	004035ed 	.word	0x004035ed
  403540:	01000001 	.word	0x01000001
  403544:	004035e1 	.word	0x004035e1
  403548:	001fffff 	.word	0x001fffff
  40354c:	06230001 	.word	0x06230001
  403550:	00400012 	.word	0x00400012
  403554:	20000013 	.word	0x20000013
  403558:	0003ffff 	.word	0x0003ffff
  40355c:	20400014 	.word	0x20400014
  403560:	0001ffff 	.word	0x0001ffff
  403564:	20440015 	.word	0x20440015
  403568:	13010001 	.word	0x13010001
  40356c:	40000016 	.word	0x40000016
  403570:	03000001 	.word	0x03000001
  403574:	60000017 	.word	0x60000017
  403578:	03250001 	.word	0x03250001
  40357c:	70000018 	.word	0x70000018
  403580:	80000019 	.word	0x80000019
  403584:	000fffff 	.word	0x000fffff
  403588:	a010001a 	.word	0xa010001a
  40358c:	e000ed00 	.word	0xe000ed00
  403590:	004035d5 	.word	0x004035d5
  403594:	400e0c00 	.word	0x400e0c00
  403598:	5a00080c 	.word	0x5a00080c
  40359c:	004037ed 	.word	0x004037ed
  4035a0:	400e1200 	.word	0x400e1200
  4035a4:	400e0e00 	.word	0x400e0e00
  4035a8:	40088000 	.word	0x40088000
  4035ac:	400e1000 	.word	0x400e1000
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4035b0:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
  4035b4:	6653      	str	r3, [r2, #100]	; 0x64

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  4035b6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  4035ba:	6553      	str	r3, [r2, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  4035bc:	6253      	str	r3, [r2, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  4035be:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  4035c2:	6f13      	ldr	r3, [r2, #112]	; 0x70
  4035c4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  4035c8:	6713      	str	r3, [r2, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  4035ca:	6f53      	ldr	r3, [r2, #116]	; 0x74
  4035cc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  4035d0:	6753      	str	r3, [r2, #116]	; 0x74
  4035d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

004035d4 <mpu_enable>:
 *
 * \param dwMPUEnable  Enable/Disable the memory region.
 */
void mpu_enable(uint32_t dw_mpu_enable)
{
	MPU->CTRL = dw_mpu_enable ;
  4035d4:	4b01      	ldr	r3, [pc, #4]	; (4035dc <mpu_enable+0x8>)
  4035d6:	6058      	str	r0, [r3, #4]
  4035d8:	4770      	bx	lr
  4035da:	bf00      	nop
  4035dc:	e000ed90 	.word	0xe000ed90

004035e0 <mpu_set_region>:
 * \param dwRegionBaseAddr  Memory region base address.
 * \param dwRegionAttr  Memory region attributes.
 */
void mpu_set_region(uint32_t dw_region_base_addr, uint32_t dw_region_attr)
{
	MPU->RBAR = dw_region_base_addr;
  4035e0:	4b01      	ldr	r3, [pc, #4]	; (4035e8 <mpu_set_region+0x8>)
  4035e2:	60d8      	str	r0, [r3, #12]
	MPU->RASR = dw_region_attr;
  4035e4:	6119      	str	r1, [r3, #16]
  4035e6:	4770      	bx	lr
  4035e8:	e000ed90 	.word	0xe000ed90

004035ec <mpu_cal_mpu_region_size>:
{
	uint32_t dwRegionSize = 32;
	uint32_t dwReturnValue = 4;

	while( dwReturnValue < 31 ) {
		if( dw_actual_size_in_bytes <= dwRegionSize ) {
  4035ec:	2820      	cmp	r0, #32
  4035ee:	d908      	bls.n	403602 <mpu_cal_mpu_region_size+0x16>
  4035f0:	2304      	movs	r3, #4
  4035f2:	2220      	movs	r2, #32
			break;
		} else {
			dwReturnValue++;
  4035f4:	3301      	adds	r3, #1
		}
		dwRegionSize <<= 1;
  4035f6:	0052      	lsls	r2, r2, #1
{
	uint32_t dwRegionSize = 32;
	uint32_t dwReturnValue = 4;

	while( dwReturnValue < 31 ) {
		if( dw_actual_size_in_bytes <= dwRegionSize ) {
  4035f8:	4290      	cmp	r0, r2
  4035fa:	d903      	bls.n	403604 <mpu_cal_mpu_region_size+0x18>
  4035fc:	2b1e      	cmp	r3, #30
  4035fe:	d9f9      	bls.n	4035f4 <mpu_cal_mpu_region_size+0x8>
  403600:	e000      	b.n	403604 <mpu_cal_mpu_region_size+0x18>
 * \brief Calculate region size for the RASR.
 */
uint32_t mpu_cal_mpu_region_size(uint32_t dw_actual_size_in_bytes)
{
	uint32_t dwRegionSize = 32;
	uint32_t dwReturnValue = 4;
  403602:	2304      	movs	r3, #4
		}
		dwRegionSize <<= 1;
	}

	return ( dwReturnValue << 1 );
}
  403604:	0058      	lsls	r0, r3, #1
  403606:	4770      	bx	lr

00403608 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  403608:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  40360a:	4770      	bx	lr

0040360c <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  40360c:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  40360e:	4770      	bx	lr

00403610 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  403610:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403614:	4604      	mov	r4, r0
  403616:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  403618:	4b0e      	ldr	r3, [pc, #56]	; (403654 <pio_handler_process+0x44>)
  40361a:	4798      	blx	r3
  40361c:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  40361e:	4620      	mov	r0, r4
  403620:	4b0d      	ldr	r3, [pc, #52]	; (403658 <pio_handler_process+0x48>)
  403622:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  403624:	4005      	ands	r5, r0
  403626:	d013      	beq.n	403650 <pio_handler_process+0x40>
  403628:	4c0c      	ldr	r4, [pc, #48]	; (40365c <pio_handler_process+0x4c>)
  40362a:	f104 0660 	add.w	r6, r4, #96	; 0x60
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  40362e:	6823      	ldr	r3, [r4, #0]
  403630:	4543      	cmp	r3, r8
  403632:	d108      	bne.n	403646 <pio_handler_process+0x36>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  403634:	6861      	ldr	r1, [r4, #4]
  403636:	4229      	tst	r1, r5
  403638:	d005      	beq.n	403646 <pio_handler_process+0x36>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  40363a:	68e3      	ldr	r3, [r4, #12]
  40363c:	4640      	mov	r0, r8
  40363e:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  403640:	6863      	ldr	r3, [r4, #4]
  403642:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  403646:	42b4      	cmp	r4, r6
  403648:	d002      	beq.n	403650 <pio_handler_process+0x40>
  40364a:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  40364c:	2d00      	cmp	r5, #0
  40364e:	d1ee      	bne.n	40362e <pio_handler_process+0x1e>
  403650:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403654:	00403609 	.word	0x00403609
  403658:	0040360d 	.word	0x0040360d
  40365c:	204008f4 	.word	0x204008f4

00403660 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  403660:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  403662:	210a      	movs	r1, #10
  403664:	4801      	ldr	r0, [pc, #4]	; (40366c <PIOA_Handler+0xc>)
  403666:	4b02      	ldr	r3, [pc, #8]	; (403670 <PIOA_Handler+0x10>)
  403668:	4798      	blx	r3
  40366a:	bd08      	pop	{r3, pc}
  40366c:	400e0e00 	.word	0x400e0e00
  403670:	00403611 	.word	0x00403611

00403674 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  403674:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  403676:	210b      	movs	r1, #11
  403678:	4801      	ldr	r0, [pc, #4]	; (403680 <PIOB_Handler+0xc>)
  40367a:	4b02      	ldr	r3, [pc, #8]	; (403684 <PIOB_Handler+0x10>)
  40367c:	4798      	blx	r3
  40367e:	bd08      	pop	{r3, pc}
  403680:	400e1000 	.word	0x400e1000
  403684:	00403611 	.word	0x00403611

00403688 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  403688:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  40368a:	210c      	movs	r1, #12
  40368c:	4801      	ldr	r0, [pc, #4]	; (403694 <PIOC_Handler+0xc>)
  40368e:	4b02      	ldr	r3, [pc, #8]	; (403698 <PIOC_Handler+0x10>)
  403690:	4798      	blx	r3
  403692:	bd08      	pop	{r3, pc}
  403694:	400e1200 	.word	0x400e1200
  403698:	00403611 	.word	0x00403611

0040369c <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  40369c:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  40369e:	2110      	movs	r1, #16
  4036a0:	4801      	ldr	r0, [pc, #4]	; (4036a8 <PIOD_Handler+0xc>)
  4036a2:	4b02      	ldr	r3, [pc, #8]	; (4036ac <PIOD_Handler+0x10>)
  4036a4:	4798      	blx	r3
  4036a6:	bd08      	pop	{r3, pc}
  4036a8:	400e1400 	.word	0x400e1400
  4036ac:	00403611 	.word	0x00403611

004036b0 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  4036b0:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  4036b2:	2111      	movs	r1, #17
  4036b4:	4801      	ldr	r0, [pc, #4]	; (4036bc <PIOE_Handler+0xc>)
  4036b6:	4b02      	ldr	r3, [pc, #8]	; (4036c0 <PIOE_Handler+0x10>)
  4036b8:	4798      	blx	r3
  4036ba:	bd08      	pop	{r3, pc}
  4036bc:	400e1600 	.word	0x400e1600
  4036c0:	00403611 	.word	0x00403611

004036c4 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  4036c4:	2803      	cmp	r0, #3
  4036c6:	d007      	beq.n	4036d8 <pmc_mck_set_division+0x14>
  4036c8:	2804      	cmp	r0, #4
  4036ca:	d008      	beq.n	4036de <pmc_mck_set_division+0x1a>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  4036cc:	2802      	cmp	r0, #2
  4036ce:	bf0c      	ite	eq
  4036d0:	f44f 7280 	moveq.w	r2, #256	; 0x100
  4036d4:	2200      	movne	r2, #0
  4036d6:	e004      	b.n	4036e2 <pmc_mck_set_division+0x1e>
			break;
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
			break;
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  4036d8:	f44f 7240 	mov.w	r2, #768	; 0x300
			break;
  4036dc:	e001      	b.n	4036e2 <pmc_mck_set_division+0x1e>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  4036de:	f44f 7200 	mov.w	r2, #512	; 0x200
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  4036e2:	4906      	ldr	r1, [pc, #24]	; (4036fc <pmc_mck_set_division+0x38>)
  4036e4:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4036e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  4036ea:	4313      	orrs	r3, r2
			break;
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
  4036ec:	630b      	str	r3, [r1, #48]	; 0x30
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4036ee:	460a      	mov	r2, r1
  4036f0:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4036f2:	f013 0f08 	tst.w	r3, #8
  4036f6:	d0fb      	beq.n	4036f0 <pmc_mck_set_division+0x2c>
}
  4036f8:	4770      	bx	lr
  4036fa:	bf00      	nop
  4036fc:	400e0600 	.word	0x400e0600

00403700 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  403700:	4a18      	ldr	r2, [pc, #96]	; (403764 <pmc_switch_mck_to_pllack+0x64>)
  403702:	6b13      	ldr	r3, [r2, #48]	; 0x30
  403704:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  403708:	4318      	orrs	r0, r3
  40370a:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40370c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40370e:	f013 0f08 	tst.w	r3, #8
  403712:	d003      	beq.n	40371c <pmc_switch_mck_to_pllack+0x1c>
  403714:	e009      	b.n	40372a <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  403716:	3b01      	subs	r3, #1
  403718:	d103      	bne.n	403722 <pmc_switch_mck_to_pllack+0x22>
  40371a:	e01e      	b.n	40375a <pmc_switch_mck_to_pllack+0x5a>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40371c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  403720:	4910      	ldr	r1, [pc, #64]	; (403764 <pmc_switch_mck_to_pllack+0x64>)
  403722:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  403724:	f012 0f08 	tst.w	r2, #8
  403728:	d0f5      	beq.n	403716 <pmc_switch_mck_to_pllack+0x16>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  40372a:	4a0e      	ldr	r2, [pc, #56]	; (403764 <pmc_switch_mck_to_pllack+0x64>)
  40372c:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40372e:	f023 0303 	bic.w	r3, r3, #3
  403732:	f043 0302 	orr.w	r3, r3, #2
  403736:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  403738:	6e90      	ldr	r0, [r2, #104]	; 0x68
  40373a:	f010 0008 	ands.w	r0, r0, #8
  40373e:	d004      	beq.n	40374a <pmc_switch_mck_to_pllack+0x4a>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  403740:	2000      	movs	r0, #0
  403742:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
  403744:	3b01      	subs	r3, #1
  403746:	d103      	bne.n	403750 <pmc_switch_mck_to_pllack+0x50>
  403748:	e009      	b.n	40375e <pmc_switch_mck_to_pllack+0x5e>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40374a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  40374e:	4905      	ldr	r1, [pc, #20]	; (403764 <pmc_switch_mck_to_pllack+0x64>)
  403750:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  403752:	f012 0f08 	tst.w	r2, #8
  403756:	d0f5      	beq.n	403744 <pmc_switch_mck_to_pllack+0x44>
  403758:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  40375a:	2001      	movs	r0, #1
  40375c:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  40375e:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  403760:	4770      	bx	lr
  403762:	bf00      	nop
  403764:	400e0600 	.word	0x400e0600

00403768 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  403768:	b138      	cbz	r0, 40377a <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40376a:	490e      	ldr	r1, [pc, #56]	; (4037a4 <pmc_switch_mainck_to_xtal+0x3c>)
  40376c:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  40376e:	4a0e      	ldr	r2, [pc, #56]	; (4037a8 <pmc_switch_mainck_to_xtal+0x40>)
  403770:	401a      	ands	r2, r3
  403772:	4b0e      	ldr	r3, [pc, #56]	; (4037ac <pmc_switch_mainck_to_xtal+0x44>)
  403774:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  403776:	620b      	str	r3, [r1, #32]
  403778:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40377a:	480a      	ldr	r0, [pc, #40]	; (4037a4 <pmc_switch_mainck_to_xtal+0x3c>)
  40377c:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  40377e:	0209      	lsls	r1, r1, #8
  403780:	b289      	uxth	r1, r1
  403782:	4a0b      	ldr	r2, [pc, #44]	; (4037b0 <pmc_switch_mainck_to_xtal+0x48>)
  403784:	401a      	ands	r2, r3
  403786:	4b0b      	ldr	r3, [pc, #44]	; (4037b4 <pmc_switch_mainck_to_xtal+0x4c>)
  403788:	4313      	orrs	r3, r2
  40378a:	4319      	orrs	r1, r3
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40378c:	6201      	str	r1, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  40378e:	4602      	mov	r2, r0
  403790:	6e93      	ldr	r3, [r2, #104]	; 0x68
  403792:	f013 0f01 	tst.w	r3, #1
  403796:	d0fb      	beq.n	403790 <pmc_switch_mainck_to_xtal+0x28>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  403798:	4a02      	ldr	r2, [pc, #8]	; (4037a4 <pmc_switch_mainck_to_xtal+0x3c>)
  40379a:	6a11      	ldr	r1, [r2, #32]
  40379c:	4b06      	ldr	r3, [pc, #24]	; (4037b8 <pmc_switch_mainck_to_xtal+0x50>)
  40379e:	430b      	orrs	r3, r1
  4037a0:	6213      	str	r3, [r2, #32]
  4037a2:	4770      	bx	lr
  4037a4:	400e0600 	.word	0x400e0600
  4037a8:	fec8fffc 	.word	0xfec8fffc
  4037ac:	01370002 	.word	0x01370002
  4037b0:	ffc8fffc 	.word	0xffc8fffc
  4037b4:	00370001 	.word	0x00370001
  4037b8:	01370000 	.word	0x01370000

004037bc <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4037bc:	4b02      	ldr	r3, [pc, #8]	; (4037c8 <pmc_osc_is_ready_mainck+0xc>)
  4037be:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4037c0:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  4037c4:	4770      	bx	lr
  4037c6:	bf00      	nop
  4037c8:	400e0600 	.word	0x400e0600

004037cc <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  4037cc:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4037d0:	4b01      	ldr	r3, [pc, #4]	; (4037d8 <pmc_disable_pllack+0xc>)
  4037d2:	629a      	str	r2, [r3, #40]	; 0x28
  4037d4:	4770      	bx	lr
  4037d6:	bf00      	nop
  4037d8:	400e0600 	.word	0x400e0600

004037dc <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  4037dc:	4b02      	ldr	r3, [pc, #8]	; (4037e8 <pmc_is_locked_pllack+0xc>)
  4037de:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4037e0:	f000 0002 	and.w	r0, r0, #2
  4037e4:	4770      	bx	lr
  4037e6:	bf00      	nop
  4037e8:	400e0600 	.word	0x400e0600

004037ec <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  4037ec:	283f      	cmp	r0, #63	; 0x3f
  4037ee:	d81e      	bhi.n	40382e <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  4037f0:	281f      	cmp	r0, #31
  4037f2:	d80c      	bhi.n	40380e <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  4037f4:	4b11      	ldr	r3, [pc, #68]	; (40383c <pmc_enable_periph_clk+0x50>)
  4037f6:	699a      	ldr	r2, [r3, #24]
  4037f8:	2301      	movs	r3, #1
  4037fa:	4083      	lsls	r3, r0
  4037fc:	4393      	bics	r3, r2
  4037fe:	d018      	beq.n	403832 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  403800:	2301      	movs	r3, #1
  403802:	fa03 f000 	lsl.w	r0, r3, r0
  403806:	4b0d      	ldr	r3, [pc, #52]	; (40383c <pmc_enable_periph_clk+0x50>)
  403808:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  40380a:	2000      	movs	r0, #0
  40380c:	4770      	bx	lr
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  40380e:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  403810:	4b0a      	ldr	r3, [pc, #40]	; (40383c <pmc_enable_periph_clk+0x50>)
  403812:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  403816:	2301      	movs	r3, #1
  403818:	4083      	lsls	r3, r0
  40381a:	4393      	bics	r3, r2
  40381c:	d00b      	beq.n	403836 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  40381e:	2301      	movs	r3, #1
  403820:	fa03 f000 	lsl.w	r0, r3, r0
  403824:	4b05      	ldr	r3, [pc, #20]	; (40383c <pmc_enable_periph_clk+0x50>)
  403826:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
  40382a:	2000      	movs	r0, #0
  40382c:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  40382e:	2001      	movs	r0, #1
  403830:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  403832:	2000      	movs	r0, #0
  403834:	4770      	bx	lr
  403836:	2000      	movs	r0, #0
}
  403838:	4770      	bx	lr
  40383a:	bf00      	nop
  40383c:	400e0600 	.word	0x400e0600

00403840 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  403840:	6943      	ldr	r3, [r0, #20]
  403842:	f013 0f02 	tst.w	r3, #2
  403846:	d002      	beq.n	40384e <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  403848:	61c1      	str	r1, [r0, #28]
	return 0;
  40384a:	2000      	movs	r0, #0
  40384c:	4770      	bx	lr
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
  40384e:	2001      	movs	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
  403850:	4770      	bx	lr
  403852:	bf00      	nop

00403854 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  403854:	6943      	ldr	r3, [r0, #20]
  403856:	f013 0f01 	tst.w	r3, #1
  40385a:	d003      	beq.n	403864 <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  40385c:	6983      	ldr	r3, [r0, #24]
  40385e:	700b      	strb	r3, [r1, #0]
	return 0;
  403860:	2000      	movs	r0, #0
  403862:	4770      	bx	lr
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
  403864:	2001      	movs	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
  403866:	4770      	bx	lr

00403868 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  403868:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  40386a:	010c      	lsls	r4, r1, #4
  40386c:	4294      	cmp	r4, r2
  40386e:	d90f      	bls.n	403890 <usart_set_async_baudrate+0x28>
  403870:	e01a      	b.n	4038a8 <usart_set_async_baudrate+0x40>
		return 1;
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  403872:	6841      	ldr	r1, [r0, #4]
  403874:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  403878:	6041      	str	r1, [r0, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  40387a:	0412      	lsls	r2, r2, #16
  40387c:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  403880:	431a      	orrs	r2, r3
  403882:	6202      	str	r2, [r0, #32]

	return 0;
  403884:	2000      	movs	r0, #0
  403886:	e01c      	b.n	4038c2 <usart_set_async_baudrate+0x5a>
	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
	cd = cd_fp >> 3;
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
		return 1;
  403888:	2001      	movs	r0, #1
  40388a:	e01a      	b.n	4038c2 <usart_set_async_baudrate+0x5a>
  40388c:	2001      	movs	r0, #1
  40388e:	e018      	b.n	4038c2 <usart_set_async_baudrate+0x5a>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  403890:	0863      	lsrs	r3, r4, #1
  403892:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  403896:	fbb2 f2f4 	udiv	r2, r2, r4
	cd = cd_fp >> 3;
  40389a:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  40389c:	1e5c      	subs	r4, r3, #1
  40389e:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  4038a2:	428c      	cmp	r4, r1
  4038a4:	d9e9      	bls.n	40387a <usart_set_async_baudrate+0x12>
  4038a6:	e7ef      	b.n	403888 <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  4038a8:	00c9      	lsls	r1, r1, #3
  4038aa:	084b      	lsrs	r3, r1, #1
  4038ac:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  4038b0:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  4038b4:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  4038b6:	1e5c      	subs	r4, r3, #1
  4038b8:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  4038bc:	428c      	cmp	r4, r1
  4038be:	d8e5      	bhi.n	40388c <usart_set_async_baudrate+0x24>
  4038c0:	e7d7      	b.n	403872 <usart_set_async_baudrate+0xa>

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);

	return 0;
}
  4038c2:	f85d 4b04 	ldr.w	r4, [sp], #4
  4038c6:	4770      	bx	lr

004038c8 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  4038c8:	4b08      	ldr	r3, [pc, #32]	; (4038ec <usart_reset+0x24>)
  4038ca:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
{
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  4038ce:	2300      	movs	r3, #0
  4038d0:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  4038d2:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  4038d4:	6283      	str	r3, [r0, #40]	; 0x28
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  4038d6:	2388      	movs	r3, #136	; 0x88
  4038d8:	6003      	str	r3, [r0, #0]
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  4038da:	2324      	movs	r3, #36	; 0x24
  4038dc:	6003      	str	r3, [r0, #0]
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RSTSTA;
  4038de:	f44f 7380 	mov.w	r3, #256	; 0x100
  4038e2:	6003      	str	r3, [r0, #0]
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RTSDIS;
  4038e4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  4038e8:	6003      	str	r3, [r0, #0]
  4038ea:	4770      	bx	lr
  4038ec:	55534100 	.word	0x55534100

004038f0 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  4038f0:	b570      	push	{r4, r5, r6, lr}
  4038f2:	4605      	mov	r5, r0
  4038f4:	460c      	mov	r4, r1
  4038f6:	4616      	mov	r6, r2
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  4038f8:	4b0f      	ldr	r3, [pc, #60]	; (403938 <usart_init_rs232+0x48>)
  4038fa:	4798      	blx	r3

	ul_reg_val = 0;
  4038fc:	2200      	movs	r2, #0
  4038fe:	4b0f      	ldr	r3, [pc, #60]	; (40393c <usart_init_rs232+0x4c>)
  403900:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  403902:	b19c      	cbz	r4, 40392c <usart_init_rs232+0x3c>
  403904:	4632      	mov	r2, r6
  403906:	6821      	ldr	r1, [r4, #0]
  403908:	4628      	mov	r0, r5
  40390a:	4b0d      	ldr	r3, [pc, #52]	; (403940 <usart_init_rs232+0x50>)
  40390c:	4798      	blx	r3
  40390e:	4602      	mov	r2, r0
  403910:	b970      	cbnz	r0, 403930 <usart_init_rs232+0x40>
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  403912:	6861      	ldr	r1, [r4, #4]
  403914:	68a3      	ldr	r3, [r4, #8]
  403916:	4319      	orrs	r1, r3
  403918:	6923      	ldr	r3, [r4, #16]
  40391a:	4319      	orrs	r1, r3
  40391c:	68e3      	ldr	r3, [r4, #12]
  40391e:	430b      	orrs	r3, r1
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  403920:	4906      	ldr	r1, [pc, #24]	; (40393c <usart_init_rs232+0x4c>)
  403922:	600b      	str	r3, [r1, #0]
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;

	p_usart->US_MR |= ul_reg_val;
  403924:	6869      	ldr	r1, [r5, #4]
  403926:	430b      	orrs	r3, r1
  403928:	606b      	str	r3, [r5, #4]

	return 0;
  40392a:	e002      	b.n	403932 <usart_init_rs232+0x42>

	ul_reg_val = 0;
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  40392c:	2201      	movs	r2, #1
  40392e:	e000      	b.n	403932 <usart_init_rs232+0x42>
  403930:	2201      	movs	r2, #1
	ul_reg_val |= US_MR_USART_MODE_NORMAL;

	p_usart->US_MR |= ul_reg_val;

	return 0;
}
  403932:	4610      	mov	r0, r2
  403934:	bd70      	pop	{r4, r5, r6, pc}
  403936:	bf00      	nop
  403938:	004038c9 	.word	0x004038c9
  40393c:	20400964 	.word	0x20400964
  403940:	00403869 	.word	0x00403869

00403944 <usart_enable_tx>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
	p_usart->US_CR = US_CR_TXEN;
  403944:	2340      	movs	r3, #64	; 0x40
  403946:	6003      	str	r3, [r0, #0]
  403948:	4770      	bx	lr
  40394a:	bf00      	nop

0040394c <usart_enable_rx>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RXEN;
  40394c:	2310      	movs	r3, #16
  40394e:	6003      	str	r3, [r0, #0]
  403950:	4770      	bx	lr
  403952:	bf00      	nop

00403954 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  403954:	6943      	ldr	r3, [r0, #20]
  403956:	f013 0f02 	tst.w	r3, #2
  40395a:	d004      	beq.n	403966 <usart_write+0x12>
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  40395c:	f3c1 0108 	ubfx	r1, r1, #0, #9
  403960:	61c1      	str	r1, [r0, #28]
	return 0;
  403962:	2000      	movs	r0, #0
  403964:	4770      	bx	lr
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
  403966:	2001      	movs	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
  403968:	4770      	bx	lr
  40396a:	bf00      	nop

0040396c <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  40396c:	6943      	ldr	r3, [r0, #20]
  40396e:	f013 0f01 	tst.w	r3, #1
  403972:	d005      	beq.n	403980 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  403974:	6983      	ldr	r3, [r0, #24]
  403976:	f3c3 0308 	ubfx	r3, r3, #0, #9
  40397a:	600b      	str	r3, [r1, #0]

	return 0;
  40397c:	2000      	movs	r0, #0
  40397e:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
  403980:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
  403982:	4770      	bx	lr

00403984 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  403984:	e7fe      	b.n	403984 <Dummy_Handler>
  403986:	bf00      	nop

00403988 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  403988:	b500      	push	{lr}
  40398a:	b083      	sub	sp, #12

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
  40398c:	4b27      	ldr	r3, [pc, #156]	; (403a2c <Reset_Handler+0xa4>)
  40398e:	4a28      	ldr	r2, [pc, #160]	; (403a30 <Reset_Handler+0xa8>)
  403990:	429a      	cmp	r2, r3
  403992:	d003      	beq.n	40399c <Reset_Handler+0x14>
                for (; pDest < &_erelocate;) {
  403994:	4b27      	ldr	r3, [pc, #156]	; (403a34 <Reset_Handler+0xac>)
  403996:	4a25      	ldr	r2, [pc, #148]	; (403a2c <Reset_Handler+0xa4>)
  403998:	429a      	cmp	r2, r3
  40399a:	d304      	bcc.n	4039a6 <Reset_Handler+0x1e>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  40399c:	4b26      	ldr	r3, [pc, #152]	; (403a38 <Reset_Handler+0xb0>)
  40399e:	4a27      	ldr	r2, [pc, #156]	; (403a3c <Reset_Handler+0xb4>)
  4039a0:	429a      	cmp	r2, r3
  4039a2:	d30f      	bcc.n	4039c4 <Reset_Handler+0x3c>
  4039a4:	e01a      	b.n	4039dc <Reset_Handler+0x54>
  4039a6:	4921      	ldr	r1, [pc, #132]	; (403a2c <Reset_Handler+0xa4>)
  4039a8:	4b25      	ldr	r3, [pc, #148]	; (403a40 <Reset_Handler+0xb8>)
  4039aa:	1a5b      	subs	r3, r3, r1
  4039ac:	f023 0303 	bic.w	r3, r3, #3
  4039b0:	3304      	adds	r3, #4
  4039b2:	4a1f      	ldr	r2, [pc, #124]	; (403a30 <Reset_Handler+0xa8>)
  4039b4:	4413      	add	r3, r2
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
                        *pDest++ = *pSrc++;
  4039b6:	f852 0b04 	ldr.w	r0, [r2], #4
  4039ba:	f841 0b04 	str.w	r0, [r1], #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
  4039be:	429a      	cmp	r2, r3
  4039c0:	d1f9      	bne.n	4039b6 <Reset_Handler+0x2e>
  4039c2:	e7eb      	b.n	40399c <Reset_Handler+0x14>
  4039c4:	4b1f      	ldr	r3, [pc, #124]	; (403a44 <Reset_Handler+0xbc>)
  4039c6:	4a20      	ldr	r2, [pc, #128]	; (403a48 <Reset_Handler+0xc0>)
  4039c8:	1ad2      	subs	r2, r2, r3
  4039ca:	f022 0203 	bic.w	r2, r2, #3
  4039ce:	441a      	add	r2, r3
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  4039d0:	3b04      	subs	r3, #4
                *pDest++ = 0;
  4039d2:	2100      	movs	r1, #0
  4039d4:	f843 1b04 	str.w	r1, [r3], #4
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  4039d8:	4293      	cmp	r3, r2
  4039da:	d1fb      	bne.n	4039d4 <Reset_Handler+0x4c>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  4039dc:	4a1b      	ldr	r2, [pc, #108]	; (403a4c <Reset_Handler+0xc4>)
  4039de:	4b1c      	ldr	r3, [pc, #112]	; (403a50 <Reset_Handler+0xc8>)
  4039e0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4039e4:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4039e6:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4039ea:	fab3 f383 	clz	r3, r3
  4039ee:	095b      	lsrs	r3, r3, #5
  4039f0:	9301      	str	r3, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  4039f2:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  4039f4:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4039f8:	2200      	movs	r2, #0
  4039fa:	4b16      	ldr	r3, [pc, #88]	; (403a54 <Reset_Handler+0xcc>)
  4039fc:	701a      	strb	r2, [r3, #0]
	return flags;
  4039fe:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  403a00:	4a15      	ldr	r2, [pc, #84]	; (403a58 <Reset_Handler+0xd0>)
  403a02:	6813      	ldr	r3, [r2, #0]
  403a04:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  403a08:	6013      	str	r3, [r2, #0]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  403a0a:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  403a0e:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  403a12:	b129      	cbz	r1, 403a20 <Reset_Handler+0x98>
		cpu_irq_enable();
  403a14:	2201      	movs	r2, #1
  403a16:	4b0f      	ldr	r3, [pc, #60]	; (403a54 <Reset_Handler+0xcc>)
  403a18:	701a      	strb	r2, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  403a1a:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  403a1e:	b662      	cpsie	i
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  403a20:	4b0e      	ldr	r3, [pc, #56]	; (403a5c <Reset_Handler+0xd4>)
  403a22:	4798      	blx	r3

        /* Branch to main function */
        main();
  403a24:	4b0e      	ldr	r3, [pc, #56]	; (403a60 <Reset_Handler+0xd8>)
  403a26:	4798      	blx	r3
  403a28:	e7fe      	b.n	403a28 <Reset_Handler+0xa0>
  403a2a:	bf00      	nop
  403a2c:	20400000 	.word	0x20400000
  403a30:	00407aac 	.word	0x00407aac
  403a34:	2040089c 	.word	0x2040089c
  403a38:	204009b0 	.word	0x204009b0
  403a3c:	2040089c 	.word	0x2040089c
  403a40:	2040089b 	.word	0x2040089b
  403a44:	204008a0 	.word	0x204008a0
  403a48:	204009b3 	.word	0x204009b3
  403a4c:	e000ed00 	.word	0xe000ed00
  403a50:	00400000 	.word	0x00400000
  403a54:	20400030 	.word	0x20400030
  403a58:	e000ed88 	.word	0xe000ed88
  403a5c:	004040b1 	.word	0x004040b1
  403a60:	00403e81 	.word	0x00403e81

00403a64 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  403a64:	4b3c      	ldr	r3, [pc, #240]	; (403b58 <SystemCoreClockUpdate+0xf4>)
  403a66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  403a68:	f003 0303 	and.w	r3, r3, #3
  403a6c:	2b01      	cmp	r3, #1
  403a6e:	d00f      	beq.n	403a90 <SystemCoreClockUpdate+0x2c>
  403a70:	b113      	cbz	r3, 403a78 <SystemCoreClockUpdate+0x14>
  403a72:	2b02      	cmp	r3, #2
  403a74:	d029      	beq.n	403aca <SystemCoreClockUpdate+0x66>
  403a76:	e057      	b.n	403b28 <SystemCoreClockUpdate+0xc4>
  {
    case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  403a78:	4b38      	ldr	r3, [pc, #224]	; (403b5c <SystemCoreClockUpdate+0xf8>)
  403a7a:	695b      	ldr	r3, [r3, #20]
  403a7c:	f013 0f80 	tst.w	r3, #128	; 0x80
      {
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  403a80:	bf14      	ite	ne
  403a82:	f44f 4200 	movne.w	r2, #32768	; 0x8000
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  403a86:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  403a8a:	4b35      	ldr	r3, [pc, #212]	; (403b60 <SystemCoreClockUpdate+0xfc>)
  403a8c:	601a      	str	r2, [r3, #0]
  403a8e:	e04b      	b.n	403b28 <SystemCoreClockUpdate+0xc4>
      }
    break;

    case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  403a90:	4b31      	ldr	r3, [pc, #196]	; (403b58 <SystemCoreClockUpdate+0xf4>)
  403a92:	6a1b      	ldr	r3, [r3, #32]
  403a94:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  403a98:	d003      	beq.n	403aa2 <SystemCoreClockUpdate+0x3e>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  403a9a:	4a32      	ldr	r2, [pc, #200]	; (403b64 <SystemCoreClockUpdate+0x100>)
  403a9c:	4b30      	ldr	r3, [pc, #192]	; (403b60 <SystemCoreClockUpdate+0xfc>)
  403a9e:	601a      	str	r2, [r3, #0]
  403aa0:	e042      	b.n	403b28 <SystemCoreClockUpdate+0xc4>
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  403aa2:	4a31      	ldr	r2, [pc, #196]	; (403b68 <SystemCoreClockUpdate+0x104>)
  403aa4:	4b2e      	ldr	r3, [pc, #184]	; (403b60 <SystemCoreClockUpdate+0xfc>)
  403aa6:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  403aa8:	4b2b      	ldr	r3, [pc, #172]	; (403b58 <SystemCoreClockUpdate+0xf4>)
  403aaa:	6a1b      	ldr	r3, [r3, #32]
  403aac:	f003 0370 	and.w	r3, r3, #112	; 0x70
  403ab0:	2b10      	cmp	r3, #16
  403ab2:	d002      	beq.n	403aba <SystemCoreClockUpdate+0x56>
  403ab4:	2b20      	cmp	r3, #32
  403ab6:	d004      	beq.n	403ac2 <SystemCoreClockUpdate+0x5e>
  403ab8:	e036      	b.n	403b28 <SystemCoreClockUpdate+0xc4>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  403aba:	4a2c      	ldr	r2, [pc, #176]	; (403b6c <SystemCoreClockUpdate+0x108>)
  403abc:	4b28      	ldr	r3, [pc, #160]	; (403b60 <SystemCoreClockUpdate+0xfc>)
  403abe:	601a      	str	r2, [r3, #0]
          break;
  403ac0:	e032      	b.n	403b28 <SystemCoreClockUpdate+0xc4>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  403ac2:	4a28      	ldr	r2, [pc, #160]	; (403b64 <SystemCoreClockUpdate+0x100>)
  403ac4:	4b26      	ldr	r3, [pc, #152]	; (403b60 <SystemCoreClockUpdate+0xfc>)
  403ac6:	601a      	str	r2, [r3, #0]
          break;
  403ac8:	e02e      	b.n	403b28 <SystemCoreClockUpdate+0xc4>
        }
      }
    break;

    case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  403aca:	4b23      	ldr	r3, [pc, #140]	; (403b58 <SystemCoreClockUpdate+0xf4>)
  403acc:	6a1b      	ldr	r3, [r3, #32]
  403ace:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  403ad2:	d003      	beq.n	403adc <SystemCoreClockUpdate+0x78>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  403ad4:	4a23      	ldr	r2, [pc, #140]	; (403b64 <SystemCoreClockUpdate+0x100>)
  403ad6:	4b22      	ldr	r3, [pc, #136]	; (403b60 <SystemCoreClockUpdate+0xfc>)
  403ad8:	601a      	str	r2, [r3, #0]
  403ada:	e012      	b.n	403b02 <SystemCoreClockUpdate+0x9e>
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  403adc:	4a22      	ldr	r2, [pc, #136]	; (403b68 <SystemCoreClockUpdate+0x104>)
  403ade:	4b20      	ldr	r3, [pc, #128]	; (403b60 <SystemCoreClockUpdate+0xfc>)
  403ae0:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  403ae2:	4b1d      	ldr	r3, [pc, #116]	; (403b58 <SystemCoreClockUpdate+0xf4>)
  403ae4:	6a1b      	ldr	r3, [r3, #32]
  403ae6:	f003 0370 	and.w	r3, r3, #112	; 0x70
  403aea:	2b10      	cmp	r3, #16
  403aec:	d002      	beq.n	403af4 <SystemCoreClockUpdate+0x90>
  403aee:	2b20      	cmp	r3, #32
  403af0:	d004      	beq.n	403afc <SystemCoreClockUpdate+0x98>
  403af2:	e006      	b.n	403b02 <SystemCoreClockUpdate+0x9e>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  403af4:	4a1d      	ldr	r2, [pc, #116]	; (403b6c <SystemCoreClockUpdate+0x108>)
  403af6:	4b1a      	ldr	r3, [pc, #104]	; (403b60 <SystemCoreClockUpdate+0xfc>)
  403af8:	601a      	str	r2, [r3, #0]
          break;
  403afa:	e002      	b.n	403b02 <SystemCoreClockUpdate+0x9e>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  403afc:	4a19      	ldr	r2, [pc, #100]	; (403b64 <SystemCoreClockUpdate+0x100>)
  403afe:	4b18      	ldr	r3, [pc, #96]	; (403b60 <SystemCoreClockUpdate+0xfc>)
  403b00:	601a      	str	r2, [r3, #0]
          default:
          break;
        }
      }

      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  403b02:	4b15      	ldr	r3, [pc, #84]	; (403b58 <SystemCoreClockUpdate+0xf4>)
  403b04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  403b06:	f003 0303 	and.w	r3, r3, #3
  403b0a:	2b02      	cmp	r3, #2
  403b0c:	d10c      	bne.n	403b28 <SystemCoreClockUpdate+0xc4>
      {
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  403b0e:	4a12      	ldr	r2, [pc, #72]	; (403b58 <SystemCoreClockUpdate+0xf4>)
  403b10:	6a93      	ldr	r3, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  403b12:	6a92      	ldr	r2, [r2, #40]	; 0x28
  403b14:	4812      	ldr	r0, [pc, #72]	; (403b60 <SystemCoreClockUpdate+0xfc>)
  403b16:	f3c3 410a 	ubfx	r1, r3, #16, #11
  403b1a:	6803      	ldr	r3, [r0, #0]
  403b1c:	fb01 3303 	mla	r3, r1, r3, r3
  403b20:	b2d2      	uxtb	r2, r2
  403b22:	fbb3 f3f2 	udiv	r3, r3, r2
  403b26:	6003      	str	r3, [r0, #0]

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  403b28:	4b0b      	ldr	r3, [pc, #44]	; (403b58 <SystemCoreClockUpdate+0xf4>)
  403b2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  403b2c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  403b30:	2b70      	cmp	r3, #112	; 0x70
  403b32:	d107      	bne.n	403b44 <SystemCoreClockUpdate+0xe0>
  {
    SystemCoreClock /= 3U;
  403b34:	4a0a      	ldr	r2, [pc, #40]	; (403b60 <SystemCoreClockUpdate+0xfc>)
  403b36:	6813      	ldr	r3, [r2, #0]
  403b38:	490d      	ldr	r1, [pc, #52]	; (403b70 <SystemCoreClockUpdate+0x10c>)
  403b3a:	fba1 1303 	umull	r1, r3, r1, r3
  403b3e:	085b      	lsrs	r3, r3, #1
  403b40:	6013      	str	r3, [r2, #0]
  403b42:	4770      	bx	lr
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  403b44:	4b04      	ldr	r3, [pc, #16]	; (403b58 <SystemCoreClockUpdate+0xf4>)
  403b46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  403b48:	4905      	ldr	r1, [pc, #20]	; (403b60 <SystemCoreClockUpdate+0xfc>)
  403b4a:	f3c3 1202 	ubfx	r2, r3, #4, #3
  403b4e:	680b      	ldr	r3, [r1, #0]
  403b50:	40d3      	lsrs	r3, r2
  403b52:	600b      	str	r3, [r1, #0]
  403b54:	4770      	bx	lr
  403b56:	bf00      	nop
  403b58:	400e0600 	.word	0x400e0600
  403b5c:	400e1810 	.word	0x400e1810
  403b60:	20400034 	.word	0x20400034
  403b64:	00b71b00 	.word	0x00b71b00
  403b68:	003d0900 	.word	0x003d0900
  403b6c:	007a1200 	.word	0x007a1200
  403b70:	aaaaaaab 	.word	0xaaaaaaab

00403b74 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  403b74:	4b12      	ldr	r3, [pc, #72]	; (403bc0 <system_init_flash+0x4c>)
  403b76:	4298      	cmp	r0, r3
  403b78:	d804      	bhi.n	403b84 <system_init_flash+0x10>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  403b7a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  403b7e:	4b11      	ldr	r3, [pc, #68]	; (403bc4 <system_init_flash+0x50>)
  403b80:	601a      	str	r2, [r3, #0]
  403b82:	4770      	bx	lr
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  403b84:	4b10      	ldr	r3, [pc, #64]	; (403bc8 <system_init_flash+0x54>)
  403b86:	4298      	cmp	r0, r3
  403b88:	d803      	bhi.n	403b92 <system_init_flash+0x1e>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  403b8a:	4a10      	ldr	r2, [pc, #64]	; (403bcc <system_init_flash+0x58>)
  403b8c:	4b0d      	ldr	r3, [pc, #52]	; (403bc4 <system_init_flash+0x50>)
  403b8e:	601a      	str	r2, [r3, #0]
  403b90:	4770      	bx	lr
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  403b92:	4b0f      	ldr	r3, [pc, #60]	; (403bd0 <system_init_flash+0x5c>)
  403b94:	4298      	cmp	r0, r3
  403b96:	d803      	bhi.n	403ba0 <system_init_flash+0x2c>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  403b98:	4a0e      	ldr	r2, [pc, #56]	; (403bd4 <system_init_flash+0x60>)
  403b9a:	4b0a      	ldr	r3, [pc, #40]	; (403bc4 <system_init_flash+0x50>)
  403b9c:	601a      	str	r2, [r3, #0]
  403b9e:	4770      	bx	lr
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  403ba0:	4b0d      	ldr	r3, [pc, #52]	; (403bd8 <system_init_flash+0x64>)
  403ba2:	4298      	cmp	r0, r3
  403ba4:	d803      	bhi.n	403bae <system_init_flash+0x3a>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  403ba6:	4a0d      	ldr	r2, [pc, #52]	; (403bdc <system_init_flash+0x68>)
  403ba8:	4b06      	ldr	r3, [pc, #24]	; (403bc4 <system_init_flash+0x50>)
  403baa:	601a      	str	r2, [r3, #0]
  403bac:	4770      	bx	lr
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  403bae:	4b0c      	ldr	r3, [pc, #48]	; (403be0 <system_init_flash+0x6c>)
  403bb0:	4298      	cmp	r0, r3
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  403bb2:	bf94      	ite	ls
  403bb4:	f04f 2204 	movls.w	r2, #67109888	; 0x4000400
          }
          else
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  403bb8:	4a0a      	ldrhi	r2, [pc, #40]	; (403be4 <system_init_flash+0x70>)
  403bba:	4b02      	ldr	r3, [pc, #8]	; (403bc4 <system_init_flash+0x50>)
  403bbc:	601a      	str	r2, [r3, #0]
  403bbe:	4770      	bx	lr
  403bc0:	01312cff 	.word	0x01312cff
  403bc4:	400e0c00 	.word	0x400e0c00
  403bc8:	026259ff 	.word	0x026259ff
  403bcc:	04000100 	.word	0x04000100
  403bd0:	039386ff 	.word	0x039386ff
  403bd4:	04000200 	.word	0x04000200
  403bd8:	04c4b3ff 	.word	0x04c4b3ff
  403bdc:	04000300 	.word	0x04000300
  403be0:	05f5e0ff 	.word	0x05f5e0ff
  403be4:	04000500 	.word	0x04000500

00403be8 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  403be8:	4b09      	ldr	r3, [pc, #36]	; (403c10 <_sbrk+0x28>)
  403bea:	681b      	ldr	r3, [r3, #0]
  403bec:	b913      	cbnz	r3, 403bf4 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
  403bee:	4a09      	ldr	r2, [pc, #36]	; (403c14 <_sbrk+0x2c>)
  403bf0:	4b07      	ldr	r3, [pc, #28]	; (403c10 <_sbrk+0x28>)
  403bf2:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  403bf4:	4b06      	ldr	r3, [pc, #24]	; (403c10 <_sbrk+0x28>)
  403bf6:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  403bf8:	181a      	adds	r2, r3, r0
  403bfa:	4907      	ldr	r1, [pc, #28]	; (403c18 <_sbrk+0x30>)
  403bfc:	4291      	cmp	r1, r2
  403bfe:	db04      	blt.n	403c0a <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
  403c00:	4610      	mov	r0, r2
  403c02:	4a03      	ldr	r2, [pc, #12]	; (403c10 <_sbrk+0x28>)
  403c04:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  403c06:	4618      	mov	r0, r3
  403c08:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
  403c0a:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
  403c0e:	4770      	bx	lr
  403c10:	20400968 	.word	0x20400968
  403c14:	20402bb0 	.word	0x20402bb0
  403c18:	2045fffc 	.word	0x2045fffc

00403c1c <_close>:
}

extern int _close(int file)
{
	return -1;
}
  403c1c:	f04f 30ff 	mov.w	r0, #4294967295
  403c20:	4770      	bx	lr
  403c22:	bf00      	nop

00403c24 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  403c24:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  403c28:	604b      	str	r3, [r1, #4]

	return 0;
}
  403c2a:	2000      	movs	r0, #0
  403c2c:	4770      	bx	lr
  403c2e:	bf00      	nop

00403c30 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  403c30:	2001      	movs	r0, #1
  403c32:	4770      	bx	lr

00403c34 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  403c34:	2000      	movs	r0, #0
  403c36:	4770      	bx	lr

00403c38 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  403c38:	b5f0      	push	{r4, r5, r6, r7, lr}
  403c3a:	b083      	sub	sp, #12
  403c3c:	4605      	mov	r5, r0
  403c3e:	460c      	mov	r4, r1
	uint32_t val = 0;
  403c40:	2300      	movs	r3, #0
  403c42:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  403c44:	4b29      	ldr	r3, [pc, #164]	; (403cec <usart_serial_getchar+0xb4>)
  403c46:	4298      	cmp	r0, r3
  403c48:	d107      	bne.n	403c5a <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
  403c4a:	461f      	mov	r7, r3
  403c4c:	4e28      	ldr	r6, [pc, #160]	; (403cf0 <usart_serial_getchar+0xb8>)
  403c4e:	4621      	mov	r1, r4
  403c50:	4638      	mov	r0, r7
  403c52:	47b0      	blx	r6
  403c54:	2800      	cmp	r0, #0
  403c56:	d1fa      	bne.n	403c4e <usart_serial_getchar+0x16>
  403c58:	e015      	b.n	403c86 <usart_serial_getchar+0x4e>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  403c5a:	4b26      	ldr	r3, [pc, #152]	; (403cf4 <usart_serial_getchar+0xbc>)
  403c5c:	4298      	cmp	r0, r3
  403c5e:	d107      	bne.n	403c70 <usart_serial_getchar+0x38>
		while (uart_read((Uart*)p_usart, data));
  403c60:	461f      	mov	r7, r3
  403c62:	4e23      	ldr	r6, [pc, #140]	; (403cf0 <usart_serial_getchar+0xb8>)
  403c64:	4621      	mov	r1, r4
  403c66:	4638      	mov	r0, r7
  403c68:	47b0      	blx	r6
  403c6a:	2800      	cmp	r0, #0
  403c6c:	d1fa      	bne.n	403c64 <usart_serial_getchar+0x2c>
  403c6e:	e015      	b.n	403c9c <usart_serial_getchar+0x64>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  403c70:	4b21      	ldr	r3, [pc, #132]	; (403cf8 <usart_serial_getchar+0xc0>)
  403c72:	4298      	cmp	r0, r3
  403c74:	d107      	bne.n	403c86 <usart_serial_getchar+0x4e>
		while (uart_read((Uart*)p_usart, data));
  403c76:	461f      	mov	r7, r3
  403c78:	4e1d      	ldr	r6, [pc, #116]	; (403cf0 <usart_serial_getchar+0xb8>)
  403c7a:	4621      	mov	r1, r4
  403c7c:	4638      	mov	r0, r7
  403c7e:	47b0      	blx	r6
  403c80:	2800      	cmp	r0, #0
  403c82:	d1fa      	bne.n	403c7a <usart_serial_getchar+0x42>
  403c84:	e017      	b.n	403cb6 <usart_serial_getchar+0x7e>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  403c86:	4b1d      	ldr	r3, [pc, #116]	; (403cfc <usart_serial_getchar+0xc4>)
  403c88:	429d      	cmp	r5, r3
  403c8a:	d107      	bne.n	403c9c <usart_serial_getchar+0x64>
		while (uart_read((Uart*)p_usart, data));
  403c8c:	461f      	mov	r7, r3
  403c8e:	4e18      	ldr	r6, [pc, #96]	; (403cf0 <usart_serial_getchar+0xb8>)
  403c90:	4621      	mov	r1, r4
  403c92:	4638      	mov	r0, r7
  403c94:	47b0      	blx	r6
  403c96:	2800      	cmp	r0, #0
  403c98:	d1fa      	bne.n	403c90 <usart_serial_getchar+0x58>
  403c9a:	e019      	b.n	403cd0 <usart_serial_getchar+0x98>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  403c9c:	4b18      	ldr	r3, [pc, #96]	; (403d00 <usart_serial_getchar+0xc8>)
  403c9e:	429d      	cmp	r5, r3
  403ca0:	d109      	bne.n	403cb6 <usart_serial_getchar+0x7e>
		while (usart_read(p_usart, &val));
  403ca2:	461e      	mov	r6, r3
  403ca4:	4d17      	ldr	r5, [pc, #92]	; (403d04 <usart_serial_getchar+0xcc>)
  403ca6:	a901      	add	r1, sp, #4
  403ca8:	4630      	mov	r0, r6
  403caa:	47a8      	blx	r5
  403cac:	2800      	cmp	r0, #0
  403cae:	d1fa      	bne.n	403ca6 <usart_serial_getchar+0x6e>
		*data = (uint8_t)(val & 0xFF);
  403cb0:	9b01      	ldr	r3, [sp, #4]
  403cb2:	7023      	strb	r3, [r4, #0]
  403cb4:	e018      	b.n	403ce8 <usart_serial_getchar+0xb0>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  403cb6:	4b14      	ldr	r3, [pc, #80]	; (403d08 <usart_serial_getchar+0xd0>)
  403cb8:	429d      	cmp	r5, r3
  403cba:	d109      	bne.n	403cd0 <usart_serial_getchar+0x98>
		while (usart_read(p_usart, &val));
  403cbc:	461e      	mov	r6, r3
  403cbe:	4d11      	ldr	r5, [pc, #68]	; (403d04 <usart_serial_getchar+0xcc>)
  403cc0:	a901      	add	r1, sp, #4
  403cc2:	4630      	mov	r0, r6
  403cc4:	47a8      	blx	r5
  403cc6:	2800      	cmp	r0, #0
  403cc8:	d1fa      	bne.n	403cc0 <usart_serial_getchar+0x88>
		*data = (uint8_t)(val & 0xFF);
  403cca:	9b01      	ldr	r3, [sp, #4]
  403ccc:	7023      	strb	r3, [r4, #0]
  403cce:	e00b      	b.n	403ce8 <usart_serial_getchar+0xb0>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  403cd0:	4b0e      	ldr	r3, [pc, #56]	; (403d0c <usart_serial_getchar+0xd4>)
  403cd2:	429d      	cmp	r5, r3
  403cd4:	d108      	bne.n	403ce8 <usart_serial_getchar+0xb0>
		while (usart_read(p_usart, &val));
  403cd6:	461e      	mov	r6, r3
  403cd8:	4d0a      	ldr	r5, [pc, #40]	; (403d04 <usart_serial_getchar+0xcc>)
  403cda:	a901      	add	r1, sp, #4
  403cdc:	4630      	mov	r0, r6
  403cde:	47a8      	blx	r5
  403ce0:	2800      	cmp	r0, #0
  403ce2:	d1fa      	bne.n	403cda <usart_serial_getchar+0xa2>
		*data = (uint8_t)(val & 0xFF);
  403ce4:	9b01      	ldr	r3, [sp, #4]
  403ce6:	7023      	strb	r3, [r4, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  403ce8:	b003      	add	sp, #12
  403cea:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403cec:	400e0800 	.word	0x400e0800
  403cf0:	00403855 	.word	0x00403855
  403cf4:	400e0a00 	.word	0x400e0a00
  403cf8:	400e1a00 	.word	0x400e1a00
  403cfc:	400e1c00 	.word	0x400e1c00
  403d00:	40024000 	.word	0x40024000
  403d04:	0040396d 	.word	0x0040396d
  403d08:	40028000 	.word	0x40028000
  403d0c:	4002c000 	.word	0x4002c000

00403d10 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  403d10:	b570      	push	{r4, r5, r6, lr}
  403d12:	460c      	mov	r4, r1
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  403d14:	4b2a      	ldr	r3, [pc, #168]	; (403dc0 <usart_serial_putchar+0xb0>)
  403d16:	4298      	cmp	r0, r3
  403d18:	d108      	bne.n	403d2c <usart_serial_putchar+0x1c>
		while (uart_write((Uart*)p_usart, c)!=0);
  403d1a:	461e      	mov	r6, r3
  403d1c:	4d29      	ldr	r5, [pc, #164]	; (403dc4 <usart_serial_putchar+0xb4>)
  403d1e:	4621      	mov	r1, r4
  403d20:	4630      	mov	r0, r6
  403d22:	47a8      	blx	r5
  403d24:	2800      	cmp	r0, #0
  403d26:	d1fa      	bne.n	403d1e <usart_serial_putchar+0xe>
		return 1;
  403d28:	2001      	movs	r0, #1
  403d2a:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  403d2c:	4b26      	ldr	r3, [pc, #152]	; (403dc8 <usart_serial_putchar+0xb8>)
  403d2e:	4298      	cmp	r0, r3
  403d30:	d108      	bne.n	403d44 <usart_serial_putchar+0x34>
		while (uart_write((Uart*)p_usart, c)!=0);
  403d32:	461e      	mov	r6, r3
  403d34:	4d23      	ldr	r5, [pc, #140]	; (403dc4 <usart_serial_putchar+0xb4>)
  403d36:	4621      	mov	r1, r4
  403d38:	4630      	mov	r0, r6
  403d3a:	47a8      	blx	r5
  403d3c:	2800      	cmp	r0, #0
  403d3e:	d1fa      	bne.n	403d36 <usart_serial_putchar+0x26>
		return 1;
  403d40:	2001      	movs	r0, #1
  403d42:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  403d44:	4b21      	ldr	r3, [pc, #132]	; (403dcc <usart_serial_putchar+0xbc>)
  403d46:	4298      	cmp	r0, r3
  403d48:	d108      	bne.n	403d5c <usart_serial_putchar+0x4c>
		while (uart_write((Uart*)p_usart, c)!=0);
  403d4a:	461e      	mov	r6, r3
  403d4c:	4d1d      	ldr	r5, [pc, #116]	; (403dc4 <usart_serial_putchar+0xb4>)
  403d4e:	4621      	mov	r1, r4
  403d50:	4630      	mov	r0, r6
  403d52:	47a8      	blx	r5
  403d54:	2800      	cmp	r0, #0
  403d56:	d1fa      	bne.n	403d4e <usart_serial_putchar+0x3e>
		return 1;
  403d58:	2001      	movs	r0, #1
  403d5a:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  403d5c:	4b1c      	ldr	r3, [pc, #112]	; (403dd0 <usart_serial_putchar+0xc0>)
  403d5e:	4298      	cmp	r0, r3
  403d60:	d108      	bne.n	403d74 <usart_serial_putchar+0x64>
		while (uart_write((Uart*)p_usart, c)!=0);
  403d62:	461e      	mov	r6, r3
  403d64:	4d17      	ldr	r5, [pc, #92]	; (403dc4 <usart_serial_putchar+0xb4>)
  403d66:	4621      	mov	r1, r4
  403d68:	4630      	mov	r0, r6
  403d6a:	47a8      	blx	r5
  403d6c:	2800      	cmp	r0, #0
  403d6e:	d1fa      	bne.n	403d66 <usart_serial_putchar+0x56>
		return 1;
  403d70:	2001      	movs	r0, #1
  403d72:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  403d74:	4b17      	ldr	r3, [pc, #92]	; (403dd4 <usart_serial_putchar+0xc4>)
  403d76:	4298      	cmp	r0, r3
  403d78:	d108      	bne.n	403d8c <usart_serial_putchar+0x7c>
		while (usart_write(p_usart, c)!=0);
  403d7a:	461e      	mov	r6, r3
  403d7c:	4d16      	ldr	r5, [pc, #88]	; (403dd8 <usart_serial_putchar+0xc8>)
  403d7e:	4621      	mov	r1, r4
  403d80:	4630      	mov	r0, r6
  403d82:	47a8      	blx	r5
  403d84:	2800      	cmp	r0, #0
  403d86:	d1fa      	bne.n	403d7e <usart_serial_putchar+0x6e>
		return 1;
  403d88:	2001      	movs	r0, #1
  403d8a:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  403d8c:	4b13      	ldr	r3, [pc, #76]	; (403ddc <usart_serial_putchar+0xcc>)
  403d8e:	4298      	cmp	r0, r3
  403d90:	d108      	bne.n	403da4 <usart_serial_putchar+0x94>
		while (usart_write(p_usart, c)!=0);
  403d92:	461e      	mov	r6, r3
  403d94:	4d10      	ldr	r5, [pc, #64]	; (403dd8 <usart_serial_putchar+0xc8>)
  403d96:	4621      	mov	r1, r4
  403d98:	4630      	mov	r0, r6
  403d9a:	47a8      	blx	r5
  403d9c:	2800      	cmp	r0, #0
  403d9e:	d1fa      	bne.n	403d96 <usart_serial_putchar+0x86>
		return 1;
  403da0:	2001      	movs	r0, #1
  403da2:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  403da4:	4b0e      	ldr	r3, [pc, #56]	; (403de0 <usart_serial_putchar+0xd0>)
  403da6:	4298      	cmp	r0, r3
  403da8:	d108      	bne.n	403dbc <usart_serial_putchar+0xac>
		while (usart_write(p_usart, c)!=0);
  403daa:	461e      	mov	r6, r3
  403dac:	4d0a      	ldr	r5, [pc, #40]	; (403dd8 <usart_serial_putchar+0xc8>)
  403dae:	4621      	mov	r1, r4
  403db0:	4630      	mov	r0, r6
  403db2:	47a8      	blx	r5
  403db4:	2800      	cmp	r0, #0
  403db6:	d1fa      	bne.n	403dae <usart_serial_putchar+0x9e>
		return 1;
  403db8:	2001      	movs	r0, #1
  403dba:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  403dbc:	2000      	movs	r0, #0
}
  403dbe:	bd70      	pop	{r4, r5, r6, pc}
  403dc0:	400e0800 	.word	0x400e0800
  403dc4:	00403841 	.word	0x00403841
  403dc8:	400e0a00 	.word	0x400e0a00
  403dcc:	400e1a00 	.word	0x400e1a00
  403dd0:	400e1c00 	.word	0x400e1c00
  403dd4:	40024000 	.word	0x40024000
  403dd8:	00403955 	.word	0x00403955
  403ddc:	40028000 	.word	0x40028000
  403de0:	4002c000 	.word	0x4002c000

00403de4 <info_parser>:
    printf(MSG_SOCKET_ERRO);
    return(COMMAND_ERRO);
  }      
}

uint8_t **info_parser (uint8_t *info, int size, uint8_t **file_names) {
  403de4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403de8:	4604      	mov	r4, r0
  403dea:	4692      	mov	sl, r2
	int start = 0;
	int temp_c = 0;
	int file_c = 0;
	int i;
	char t;
	uint8_t *temp = malloc(sizeof(char)*100);
  403dec:	2064      	movs	r0, #100	; 0x64
  403dee:	4b1e      	ldr	r3, [pc, #120]	; (403e68 <info_parser+0x84>)
  403df0:	4798      	blx	r3

	
	while ((t = (char) info[i]) != NULL) {
  403df2:	2300      	movs	r3, #0
  403df4:	18e6      	adds	r6, r4, r3
  403df6:	5ce4      	ldrb	r4, [r4, r3]
  403df8:	2c00      	cmp	r4, #0
  403dfa:	d032      	beq.n	403e62 <info_parser+0x7e>
  403dfc:	4680      	mov	r8, r0
  403dfe:	4637      	mov	r7, r6
  403e00:	4699      	mov	r9, r3
  403e02:	461d      	mov	r5, r3
		
		if (start == 1 && t == ':') {
			printf("\r\n");
  403e04:	f8df b074 	ldr.w	fp, [pc, #116]	; 403e7c <info_parser+0x98>
	uint8_t *temp = malloc(sizeof(char)*100);

	
	while ((t = (char) info[i]) != NULL) {
		
		if (start == 1 && t == ':') {
  403e08:	b1cb      	cbz	r3, 403e3e <info_parser+0x5a>
  403e0a:	2c3a      	cmp	r4, #58	; 0x3a
  403e0c:	d117      	bne.n	403e3e <info_parser+0x5a>
			printf("\r\n");
  403e0e:	4817      	ldr	r0, [pc, #92]	; (403e6c <info_parser+0x88>)
  403e10:	47d8      	blx	fp
			start = 0;
			temp_c = 0;
			file_names[file_c] = malloc(sizeof temp);
  403e12:	2004      	movs	r0, #4
  403e14:	4b14      	ldr	r3, [pc, #80]	; (403e68 <info_parser+0x84>)
  403e16:	4798      	blx	r3
  403e18:	f84a 0029 	str.w	r0, [sl, r9, lsl #2]
			memset(file_names[file_c], NULL, sizeof file_names[file_c]);
  403e1c:	2500      	movs	r5, #0
  403e1e:	6005      	str	r5, [r0, #0]
			strcpy(file_names[file_c], temp);
  403e20:	4641      	mov	r1, r8
  403e22:	4b13      	ldr	r3, [pc, #76]	; (403e70 <info_parser+0x8c>)
  403e24:	4798      	blx	r3
			//printf("%d, %s", file_c, file_names[file_c]);
			memset(temp, NULL, strlen(temp));
  403e26:	4640      	mov	r0, r8
  403e28:	4b12      	ldr	r3, [pc, #72]	; (403e74 <info_parser+0x90>)
  403e2a:	4798      	blx	r3
  403e2c:	4602      	mov	r2, r0
  403e2e:	4629      	mov	r1, r5
  403e30:	4640      	mov	r0, r8
  403e32:	4b11      	ldr	r3, [pc, #68]	; (403e78 <info_parser+0x94>)
  403e34:	4798      	blx	r3
			file_c++;
  403e36:	f109 0901 	add.w	r9, r9, #1
	
	while ((t = (char) info[i]) != NULL) {
		
		if (start == 1 && t == ':') {
			printf("\r\n");
			start = 0;
  403e3a:	462b      	mov	r3, r5
  403e3c:	e004      	b.n	403e48 <info_parser+0x64>
			//printf("%d, %s", file_c, file_names[file_c]);
			memset(temp, NULL, strlen(temp));
			file_c++;
		}
		
		if (start) {
  403e3e:	b11b      	cbz	r3, 403e48 <info_parser+0x64>
			temp[temp_c] = info[i];			
  403e40:	7832      	ldrb	r2, [r6, #0]
  403e42:	f808 2005 	strb.w	r2, [r8, r5]
		  //printf("%c", temp[temp_c]);
			temp_c++;
  403e46:	3501      	adds	r5, #1
		}
		
		if (t == '{' || t == ','){
  403e48:	2c7b      	cmp	r4, #123	; 0x7b
  403e4a:	d001      	beq.n	403e50 <info_parser+0x6c>
  403e4c:	2c2c      	cmp	r4, #44	; 0x2c
  403e4e:	d103      	bne.n	403e58 <info_parser+0x74>
			memset(temp, NULL, sizeof temp);
  403e50:	2300      	movs	r3, #0
  403e52:	f8c8 3000 	str.w	r3, [r8]
			start = 1;
  403e56:	2301      	movs	r3, #1
	int i;
	char t;
	uint8_t *temp = malloc(sizeof(char)*100);

	
	while ((t = (char) info[i]) != NULL) {
  403e58:	f817 4f01 	ldrb.w	r4, [r7, #1]!
  403e5c:	3601      	adds	r6, #1
  403e5e:	2c00      	cmp	r4, #0
  403e60:	d1d2      	bne.n	403e08 <info_parser+0x24>
			start = 1;
		}
		i++;
	}
	return file_names;
}
  403e62:	4650      	mov	r0, sl
  403e64:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403e68:	00404129 	.word	0x00404129
  403e6c:	00407930 	.word	0x00407930
  403e70:	00404a05 	.word	0x00404a05
  403e74:	00404ac1 	.word	0x00404ac1
  403e78:	004047dd 	.word	0x004047dd
  403e7c:	00404101 	.word	0x00404101

00403e80 <main>:
 * Initialize system, UART console, network then test function of TCP server.
 *
 * \return program return value.
 */
int main(void)
{
  403e80:	b5f0      	push	{r4, r5, r6, r7, lr}
  403e82:	f5ad 7d3f 	sub.w	sp, sp, #764	; 0x2fc
	struct sockaddr_in addr;
	
	

	/* Initialize the board. */
	sysclk_init();
  403e86:	4b5e      	ldr	r3, [pc, #376]	; (404000 <main+0x180>)
  403e88:	4798      	blx	r3
	board_init();
  403e8a:	4b5e      	ldr	r3, [pc, #376]	; (404004 <main+0x184>)
  403e8c:	4798      	blx	r3
  403e8e:	200e      	movs	r0, #14
  403e90:	4e5d      	ldr	r6, [pc, #372]	; (404008 <main+0x188>)
  403e92:	47b0      	blx	r6
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  403e94:	4d5d      	ldr	r5, [pc, #372]	; (40400c <main+0x18c>)
  403e96:	4b5e      	ldr	r3, [pc, #376]	; (404010 <main+0x190>)
  403e98:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  403e9a:	4a5e      	ldr	r2, [pc, #376]	; (404014 <main+0x194>)
  403e9c:	4b5e      	ldr	r3, [pc, #376]	; (404018 <main+0x198>)
  403e9e:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  403ea0:	4a5e      	ldr	r2, [pc, #376]	; (40401c <main+0x19c>)
  403ea2:	4b5f      	ldr	r3, [pc, #380]	; (404020 <main+0x1a0>)
  403ea4:	601a      	str	r2, [r3, #0]
	uart_settings.ul_baudrate = opt->baudrate;
	uart_settings.ul_mode = opt->paritytype;
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
  403ea6:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  403eaa:	9301      	str	r3, [sp, #4]
	usart_settings.char_length = opt->charlength;
  403eac:	23c0      	movs	r3, #192	; 0xc0
  403eae:	9302      	str	r3, [sp, #8]
	usart_settings.parity_type = opt->paritytype;
  403eb0:	f44f 6300 	mov.w	r3, #2048	; 0x800
  403eb4:	9303      	str	r3, [sp, #12]
	usart_settings.stop_bits= opt->stopbits;
  403eb6:	2400      	movs	r4, #0
  403eb8:	9404      	str	r4, [sp, #16]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  403eba:	9405      	str	r4, [sp, #20]
  403ebc:	200e      	movs	r0, #14
  403ebe:	47b0      	blx	r6
		flexcom_set_opmode(FLEXCOM1, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART1);
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  403ec0:	4a58      	ldr	r2, [pc, #352]	; (404024 <main+0x1a4>)
  403ec2:	a901      	add	r1, sp, #4
  403ec4:	4628      	mov	r0, r5
  403ec6:	4b58      	ldr	r3, [pc, #352]	; (404028 <main+0x1a8>)
  403ec8:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  403eca:	4628      	mov	r0, r5
  403ecc:	4b57      	ldr	r3, [pc, #348]	; (40402c <main+0x1ac>)
  403ece:	4798      	blx	r3
		usart_enable_rx(p_usart);
  403ed0:	4628      	mov	r0, r5
  403ed2:	4b57      	ldr	r3, [pc, #348]	; (404030 <main+0x1b0>)
  403ed4:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  403ed6:	4e57      	ldr	r6, [pc, #348]	; (404034 <main+0x1b4>)
  403ed8:	6833      	ldr	r3, [r6, #0]
  403eda:	4621      	mov	r1, r4
  403edc:	6898      	ldr	r0, [r3, #8]
  403ede:	4d56      	ldr	r5, [pc, #344]	; (404038 <main+0x1b8>)
  403ee0:	47a8      	blx	r5
	setbuf(stdin, NULL);
  403ee2:	6833      	ldr	r3, [r6, #0]
  403ee4:	4621      	mov	r1, r4
  403ee6:	6858      	ldr	r0, [r3, #4]
  403ee8:	47a8      	blx	r5

	/* Initialize the UART console. */
	configure_console();
	printf(STRING_HEADER);
  403eea:	4854      	ldr	r0, [pc, #336]	; (40403c <main+0x1bc>)
  403eec:	4c54      	ldr	r4, [pc, #336]	; (404040 <main+0x1c0>)
  403eee:	47a0      	blx	r4
	}
#endif

	/** SDCARD */
	irq_initialize_vectors();
	cpu_irq_enable();
  403ef0:	2201      	movs	r2, #1
  403ef2:	4b54      	ldr	r3, [pc, #336]	; (404044 <main+0x1c4>)
  403ef4:	701a      	strb	r2, [r3, #0]
  403ef6:	f3bf 8f5f 	dmb	sy
  403efa:	b662      	cpsie	i
		
	/* Initialize SD MMC stack */
	sd_mmc_init();
  403efc:	4b52      	ldr	r3, [pc, #328]	; (404048 <main+0x1c8>)
  403efe:	4798      	blx	r3
	printf("\x0C\n\r-- SD/MMC/SDIO Card Example on FatFs --\n\r");
  403f00:	4852      	ldr	r0, [pc, #328]	; (40404c <main+0x1cc>)
  403f02:	47a0      	blx	r4
		
	char card_info_name[] = "0:info.txt";
  403f04:	4a52      	ldr	r2, [pc, #328]	; (404050 <main+0x1d0>)
  403f06:	abbb      	add	r3, sp, #748	; 0x2ec
  403f08:	ca07      	ldmia	r2, {r0, r1, r2}
  403f0a:	c303      	stmia	r3!, {r0, r1}
  403f0c:	f823 2b02 	strh.w	r2, [r3], #2
  403f10:	0c12      	lsrs	r2, r2, #16
  403f12:	701a      	strb	r2, [r3, #0]
	Ctrl_status status;
	FRESULT res;
	FATFS fs;
	FIL card_file;
	char temp_buffer[MAIN_WIFI_M2M_BUFFER_SIZE];
	uint8_t **file_names = malloc(sizeof(uint8_t *)*20);
  403f14:	2050      	movs	r0, #80	; 0x50
  403f16:	4b4f      	ldr	r3, [pc, #316]	; (404054 <main+0x1d4>)
  403f18:	4798      	blx	r3
  403f1a:	4607      	mov	r7, r0

		
	printf("Please plug an SD, MMC or SDIO card in slot.\n\r");
  403f1c:	484e      	ldr	r0, [pc, #312]	; (404058 <main+0x1d8>)
  403f1e:	47a0      	blx	r4
	/* Wait card present and ready */
	do {
		status = sd_mmc_test_unit_ready(0);
  403f20:	4e4e      	ldr	r6, [pc, #312]	; (40405c <main+0x1dc>)
		if (CTRL_FAIL == status) {
			printf("Card install FAIL\n\r");
			printf("Please unplug and re-plug the card.\n\r");
			while (CTRL_NO_PRESENT != sd_mmc_check(0)) {
  403f22:	4d4f      	ldr	r5, [pc, #316]	; (404060 <main+0x1e0>)

		
	printf("Please plug an SD, MMC or SDIO card in slot.\n\r");
	/* Wait card present and ready */
	do {
		status = sd_mmc_test_unit_ready(0);
  403f24:	2000      	movs	r0, #0
  403f26:	47b0      	blx	r6
		if (CTRL_FAIL == status) {
  403f28:	2801      	cmp	r0, #1
  403f2a:	d10a      	bne.n	403f42 <main+0xc2>
			printf("Card install FAIL\n\r");
  403f2c:	484d      	ldr	r0, [pc, #308]	; (404064 <main+0x1e4>)
  403f2e:	4c44      	ldr	r4, [pc, #272]	; (404040 <main+0x1c0>)
  403f30:	47a0      	blx	r4
			printf("Please unplug and re-plug the card.\n\r");
  403f32:	484d      	ldr	r0, [pc, #308]	; (404068 <main+0x1e8>)
  403f34:	47a0      	blx	r4
			while (CTRL_NO_PRESENT != sd_mmc_check(0)) {
  403f36:	2400      	movs	r4, #0
  403f38:	4620      	mov	r0, r4
  403f3a:	47a8      	blx	r5
  403f3c:	2802      	cmp	r0, #2
  403f3e:	d1fb      	bne.n	403f38 <main+0xb8>
  403f40:	e7f0      	b.n	403f24 <main+0xa4>
			}
		}
	} while (CTRL_GOOD != status);
  403f42:	2800      	cmp	r0, #0
  403f44:	d1ee      	bne.n	403f24 <main+0xa4>
		
	printf("Mount disk (f_mount)...\r\n");
  403f46:	4849      	ldr	r0, [pc, #292]	; (40406c <main+0x1ec>)
  403f48:	4b3d      	ldr	r3, [pc, #244]	; (404040 <main+0x1c0>)
  403f4a:	4798      	blx	r3
	memset(&fs, 0, sizeof(FATFS));
  403f4c:	f44f 720c 	mov.w	r2, #560	; 0x230
  403f50:	2100      	movs	r1, #0
  403f52:	a82f      	add	r0, sp, #188	; 0xbc
  403f54:	4b46      	ldr	r3, [pc, #280]	; (404070 <main+0x1f0>)
  403f56:	4798      	blx	r3
	res = f_mount(LUN_ID_SD_MMC_0_MEM, &fs);
  403f58:	a92f      	add	r1, sp, #188	; 0xbc
  403f5a:	2000      	movs	r0, #0
  403f5c:	4b45      	ldr	r3, [pc, #276]	; (404074 <main+0x1f4>)
  403f5e:	4798      	blx	r3
	if (FR_INVALID_DRIVE == res) {
  403f60:	280b      	cmp	r0, #11
  403f62:	d104      	bne.n	403f6e <main+0xee>
		printf("[FAIL] res %d\r\n", res);
  403f64:	210b      	movs	r1, #11
  403f66:	4844      	ldr	r0, [pc, #272]	; (404078 <main+0x1f8>)
  403f68:	4b35      	ldr	r3, [pc, #212]	; (404040 <main+0x1c0>)
  403f6a:	4798      	blx	r3
		goto main_end_of_test;
  403f6c:	e03b      	b.n	403fe6 <main+0x166>
	}
	printf("[OK]\r\n");	
  403f6e:	4843      	ldr	r0, [pc, #268]	; (40407c <main+0x1fc>)
  403f70:	4c33      	ldr	r4, [pc, #204]	; (404040 <main+0x1c0>)
  403f72:	47a0      	blx	r4
	
	
	printf("Create info file (f_open)...\r\n");
  403f74:	4842      	ldr	r0, [pc, #264]	; (404080 <main+0x200>)
  403f76:	47a0      	blx	r4
	card_info_name[0] = LUN_ID_SD_MMC_0_MEM + '0';
  403f78:	a9be      	add	r1, sp, #760	; 0x2f8
  403f7a:	2330      	movs	r3, #48	; 0x30
  403f7c:	f801 3d0c 	strb.w	r3, [r1, #-12]!
	res = f_open(&card_file,
  403f80:	220b      	movs	r2, #11
  403f82:	a826      	add	r0, sp, #152	; 0x98
  403f84:	4b3f      	ldr	r3, [pc, #252]	; (404084 <main+0x204>)
  403f86:	4798      	blx	r3
	(char const *)card_info_name,
	FA_CREATE_ALWAYS | FA_READ | FA_WRITE);
	if (res != FR_OK) {
  403f88:	4601      	mov	r1, r0
  403f8a:	b110      	cbz	r0, 403f92 <main+0x112>
		printf("[FAIL] res %d\r\n", res);
  403f8c:	483a      	ldr	r0, [pc, #232]	; (404078 <main+0x1f8>)
  403f8e:	47a0      	blx	r4
		goto main_end_of_test;
  403f90:	e029      	b.n	403fe6 <main+0x166>
	}
	printf("[OK]\r\n");
  403f92:	4d3a      	ldr	r5, [pc, #232]	; (40407c <main+0x1fc>)
  403f94:	4628      	mov	r0, r5
  403f96:	4c2a      	ldr	r4, [pc, #168]	; (404040 <main+0x1c0>)
  403f98:	47a0      	blx	r4

	printf("Write to info file (f_puts)...\r\n");
  403f9a:	483b      	ldr	r0, [pc, #236]	; (404088 <main+0x208>)
  403f9c:	47a0      	blx	r4
	
	char server_info_2[] = "{\"teste.txt\":\"2017-05-24T19:45:57.911Z\",\"teste1.txt\":\"2017-05-30T16:06:12.858Z\",\"testecopy.txt\":\"2017-05-30T16:06:12.858Z\"}";
  403f9e:	267c      	movs	r6, #124	; 0x7c
  403fa0:	4632      	mov	r2, r6
  403fa2:	493a      	ldr	r1, [pc, #232]	; (40408c <main+0x20c>)
  403fa4:	a807      	add	r0, sp, #28
  403fa6:	4b3a      	ldr	r3, [pc, #232]	; (404090 <main+0x210>)
  403fa8:	4798      	blx	r3
	
	f_puts(server_info_2, &card_file);
  403faa:	a926      	add	r1, sp, #152	; 0x98
  403fac:	a807      	add	r0, sp, #28
  403fae:	4b39      	ldr	r3, [pc, #228]	; (404094 <main+0x214>)
  403fb0:	4798      	blx	r3
	printf(server_info_2);
  403fb2:	a807      	add	r0, sp, #28
  403fb4:	47a0      	blx	r4
	printf("\r\n\r\n");
  403fb6:	4838      	ldr	r0, [pc, #224]	; (404098 <main+0x218>)
  403fb8:	47a0      	blx	r4
	
	printf("Parsing...\r\n");
  403fba:	4838      	ldr	r0, [pc, #224]	; (40409c <main+0x21c>)
  403fbc:	47a0      	blx	r4
	info_parser(server_info_2, sizeof(server_info_2), file_names);
  403fbe:	463a      	mov	r2, r7
  403fc0:	4631      	mov	r1, r6
  403fc2:	a807      	add	r0, sp, #28
  403fc4:	4b36      	ldr	r3, [pc, #216]	; (4040a0 <main+0x220>)
  403fc6:	4798      	blx	r3
	
	
	for (int j=0; j<3; j++) {
		printf(file_names[j]);
  403fc8:	6838      	ldr	r0, [r7, #0]
  403fca:	47a0      	blx	r4
  403fcc:	6878      	ldr	r0, [r7, #4]
  403fce:	47a0      	blx	r4
  403fd0:	68b8      	ldr	r0, [r7, #8]
  403fd2:	47a0      	blx	r4
	}
	
	printf("[OK]\r\n");
  403fd4:	4628      	mov	r0, r5
  403fd6:	47a0      	blx	r4
	
	
	printf("Fechando arquivo \n");
  403fd8:	4832      	ldr	r0, [pc, #200]	; (4040a4 <main+0x224>)
  403fda:	47a0      	blx	r4

  /* Close the file */
  f_close(&card_file);
  403fdc:	a826      	add	r0, sp, #152	; 0x98
  403fde:	4b32      	ldr	r3, [pc, #200]	; (4040a8 <main+0x228>)
  403fe0:	4798      	blx	r3
		
	printf("[OK]\r\n");
  403fe2:	4628      	mov	r0, r5
  403fe4:	47a0      	blx	r4
	


	
	main_end_of_test:
	printf("Please unplug the card.\n\r");
  403fe6:	4831      	ldr	r0, [pc, #196]	; (4040ac <main+0x22c>)
  403fe8:	4b15      	ldr	r3, [pc, #84]	; (404040 <main+0x1c0>)
  403fea:	4798      	blx	r3
	while (CTRL_NO_PRESENT != sd_mmc_check(0)) {
  403fec:	2500      	movs	r5, #0
  403fee:	4c1c      	ldr	r4, [pc, #112]	; (404060 <main+0x1e0>)
  403ff0:	4628      	mov	r0, r5
  403ff2:	47a0      	blx	r4
  403ff4:	2802      	cmp	r0, #2
  403ff6:	d1fb      	bne.n	403ff0 <main+0x170>
	}

	return 0;
}
  403ff8:	2000      	movs	r0, #0
  403ffa:	f50d 7d3f 	add.w	sp, sp, #764	; 0x2fc
  403ffe:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404000:	00403159 	.word	0x00403159
  404004:	00403255 	.word	0x00403255
  404008:	004037ed 	.word	0x004037ed
  40400c:	40028000 	.word	0x40028000
  404010:	204009a8 	.word	0x204009a8
  404014:	00403d11 	.word	0x00403d11
  404018:	204009a4 	.word	0x204009a4
  40401c:	00403c39 	.word	0x00403c39
  404020:	204009a0 	.word	0x204009a0
  404024:	08f0d180 	.word	0x08f0d180
  404028:	004038f1 	.word	0x004038f1
  40402c:	00403945 	.word	0x00403945
  404030:	0040394d 	.word	0x0040394d
  404034:	20400460 	.word	0x20400460
  404038:	004048a5 	.word	0x004048a5
  40403c:	004077e4 	.word	0x004077e4
  404040:	00404101 	.word	0x00404101
  404044:	20400030 	.word	0x20400030
  404048:	00400345 	.word	0x00400345
  40404c:	00407844 	.word	0x00407844
  404050:	004079a0 	.word	0x004079a0
  404054:	00404129 	.word	0x00404129
  404058:	00407874 	.word	0x00407874
  40405c:	00400ec5 	.word	0x00400ec5
  404060:	00400371 	.word	0x00400371
  404064:	004078a4 	.word	0x004078a4
  404068:	004078b8 	.word	0x004078b8
  40406c:	004078e0 	.word	0x004078e0
  404070:	004047dd 	.word	0x004047dd
  404074:	00402c21 	.word	0x00402c21
  404078:	004078fc 	.word	0x004078fc
  40407c:	0040790c 	.word	0x0040790c
  404080:	00407914 	.word	0x00407914
  404084:	00402c49 	.word	0x00402c49
  404088:	00407934 	.word	0x00407934
  40408c:	004079ac 	.word	0x004079ac
  404090:	004046a9 	.word	0x004046a9
  404094:	004030b9 	.word	0x004030b9
  404098:	00407958 	.word	0x00407958
  40409c:	00407960 	.word	0x00407960
  4040a0:	00403de5 	.word	0x00403de5
  4040a4:	00407970 	.word	0x00407970
  4040a8:	00403075 	.word	0x00403075
  4040ac:	00407984 	.word	0x00407984

004040b0 <__libc_init_array>:
  4040b0:	b570      	push	{r4, r5, r6, lr}
  4040b2:	4e0f      	ldr	r6, [pc, #60]	; (4040f0 <__libc_init_array+0x40>)
  4040b4:	4d0f      	ldr	r5, [pc, #60]	; (4040f4 <__libc_init_array+0x44>)
  4040b6:	1b76      	subs	r6, r6, r5
  4040b8:	10b6      	asrs	r6, r6, #2
  4040ba:	bf18      	it	ne
  4040bc:	2400      	movne	r4, #0
  4040be:	d005      	beq.n	4040cc <__libc_init_array+0x1c>
  4040c0:	3401      	adds	r4, #1
  4040c2:	f855 3b04 	ldr.w	r3, [r5], #4
  4040c6:	4798      	blx	r3
  4040c8:	42a6      	cmp	r6, r4
  4040ca:	d1f9      	bne.n	4040c0 <__libc_init_array+0x10>
  4040cc:	4e0a      	ldr	r6, [pc, #40]	; (4040f8 <__libc_init_array+0x48>)
  4040ce:	4d0b      	ldr	r5, [pc, #44]	; (4040fc <__libc_init_array+0x4c>)
  4040d0:	1b76      	subs	r6, r6, r5
  4040d2:	f003 fcd5 	bl	407a80 <_init>
  4040d6:	10b6      	asrs	r6, r6, #2
  4040d8:	bf18      	it	ne
  4040da:	2400      	movne	r4, #0
  4040dc:	d006      	beq.n	4040ec <__libc_init_array+0x3c>
  4040de:	3401      	adds	r4, #1
  4040e0:	f855 3b04 	ldr.w	r3, [r5], #4
  4040e4:	4798      	blx	r3
  4040e6:	42a6      	cmp	r6, r4
  4040e8:	d1f9      	bne.n	4040de <__libc_init_array+0x2e>
  4040ea:	bd70      	pop	{r4, r5, r6, pc}
  4040ec:	bd70      	pop	{r4, r5, r6, pc}
  4040ee:	bf00      	nop
  4040f0:	00407a8c 	.word	0x00407a8c
  4040f4:	00407a8c 	.word	0x00407a8c
  4040f8:	00407a94 	.word	0x00407a94
  4040fc:	00407a8c 	.word	0x00407a8c

00404100 <iprintf>:
  404100:	b40f      	push	{r0, r1, r2, r3}
  404102:	b500      	push	{lr}
  404104:	4907      	ldr	r1, [pc, #28]	; (404124 <iprintf+0x24>)
  404106:	b083      	sub	sp, #12
  404108:	ab04      	add	r3, sp, #16
  40410a:	6808      	ldr	r0, [r1, #0]
  40410c:	f853 2b04 	ldr.w	r2, [r3], #4
  404110:	6881      	ldr	r1, [r0, #8]
  404112:	9301      	str	r3, [sp, #4]
  404114:	f000 fd7e 	bl	404c14 <_vfiprintf_r>
  404118:	b003      	add	sp, #12
  40411a:	f85d eb04 	ldr.w	lr, [sp], #4
  40411e:	b004      	add	sp, #16
  404120:	4770      	bx	lr
  404122:	bf00      	nop
  404124:	20400460 	.word	0x20400460

00404128 <malloc>:
  404128:	4b02      	ldr	r3, [pc, #8]	; (404134 <malloc+0xc>)
  40412a:	4601      	mov	r1, r0
  40412c:	6818      	ldr	r0, [r3, #0]
  40412e:	f000 b803 	b.w	404138 <_malloc_r>
  404132:	bf00      	nop
  404134:	20400460 	.word	0x20400460

00404138 <_malloc_r>:
  404138:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40413c:	f101 050b 	add.w	r5, r1, #11
  404140:	2d16      	cmp	r5, #22
  404142:	b083      	sub	sp, #12
  404144:	4606      	mov	r6, r0
  404146:	f240 809f 	bls.w	404288 <_malloc_r+0x150>
  40414a:	f035 0507 	bics.w	r5, r5, #7
  40414e:	f100 80bf 	bmi.w	4042d0 <_malloc_r+0x198>
  404152:	42a9      	cmp	r1, r5
  404154:	f200 80bc 	bhi.w	4042d0 <_malloc_r+0x198>
  404158:	f000 fb8e 	bl	404878 <__malloc_lock>
  40415c:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  404160:	f0c0 829c 	bcc.w	40469c <_malloc_r+0x564>
  404164:	0a6b      	lsrs	r3, r5, #9
  404166:	f000 80ba 	beq.w	4042de <_malloc_r+0x1a6>
  40416a:	2b04      	cmp	r3, #4
  40416c:	f200 8183 	bhi.w	404476 <_malloc_r+0x33e>
  404170:	09a8      	lsrs	r0, r5, #6
  404172:	f100 0e39 	add.w	lr, r0, #57	; 0x39
  404176:	ea4f 034e 	mov.w	r3, lr, lsl #1
  40417a:	3038      	adds	r0, #56	; 0x38
  40417c:	4fc4      	ldr	r7, [pc, #784]	; (404490 <_malloc_r+0x358>)
  40417e:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  404182:	f1a3 0108 	sub.w	r1, r3, #8
  404186:	685c      	ldr	r4, [r3, #4]
  404188:	42a1      	cmp	r1, r4
  40418a:	d107      	bne.n	40419c <_malloc_r+0x64>
  40418c:	e0ac      	b.n	4042e8 <_malloc_r+0x1b0>
  40418e:	2a00      	cmp	r2, #0
  404190:	f280 80ac 	bge.w	4042ec <_malloc_r+0x1b4>
  404194:	68e4      	ldr	r4, [r4, #12]
  404196:	42a1      	cmp	r1, r4
  404198:	f000 80a6 	beq.w	4042e8 <_malloc_r+0x1b0>
  40419c:	6863      	ldr	r3, [r4, #4]
  40419e:	f023 0303 	bic.w	r3, r3, #3
  4041a2:	1b5a      	subs	r2, r3, r5
  4041a4:	2a0f      	cmp	r2, #15
  4041a6:	ddf2      	ble.n	40418e <_malloc_r+0x56>
  4041a8:	49b9      	ldr	r1, [pc, #740]	; (404490 <_malloc_r+0x358>)
  4041aa:	693c      	ldr	r4, [r7, #16]
  4041ac:	f101 0e08 	add.w	lr, r1, #8
  4041b0:	4574      	cmp	r4, lr
  4041b2:	f000 81b3 	beq.w	40451c <_malloc_r+0x3e4>
  4041b6:	6863      	ldr	r3, [r4, #4]
  4041b8:	f023 0303 	bic.w	r3, r3, #3
  4041bc:	1b5a      	subs	r2, r3, r5
  4041be:	2a0f      	cmp	r2, #15
  4041c0:	f300 8199 	bgt.w	4044f6 <_malloc_r+0x3be>
  4041c4:	2a00      	cmp	r2, #0
  4041c6:	f8c1 e014 	str.w	lr, [r1, #20]
  4041ca:	f8c1 e010 	str.w	lr, [r1, #16]
  4041ce:	f280 809e 	bge.w	40430e <_malloc_r+0x1d6>
  4041d2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4041d6:	f080 8167 	bcs.w	4044a8 <_malloc_r+0x370>
  4041da:	08db      	lsrs	r3, r3, #3
  4041dc:	f103 0c01 	add.w	ip, r3, #1
  4041e0:	2201      	movs	r2, #1
  4041e2:	109b      	asrs	r3, r3, #2
  4041e4:	fa02 f303 	lsl.w	r3, r2, r3
  4041e8:	684a      	ldr	r2, [r1, #4]
  4041ea:	f851 803c 	ldr.w	r8, [r1, ip, lsl #3]
  4041ee:	f8c4 8008 	str.w	r8, [r4, #8]
  4041f2:	eb01 09cc 	add.w	r9, r1, ip, lsl #3
  4041f6:	431a      	orrs	r2, r3
  4041f8:	f1a9 0308 	sub.w	r3, r9, #8
  4041fc:	60e3      	str	r3, [r4, #12]
  4041fe:	604a      	str	r2, [r1, #4]
  404200:	f841 403c 	str.w	r4, [r1, ip, lsl #3]
  404204:	f8c8 400c 	str.w	r4, [r8, #12]
  404208:	1083      	asrs	r3, r0, #2
  40420a:	2401      	movs	r4, #1
  40420c:	409c      	lsls	r4, r3
  40420e:	4294      	cmp	r4, r2
  404210:	f200 808a 	bhi.w	404328 <_malloc_r+0x1f0>
  404214:	4214      	tst	r4, r2
  404216:	d106      	bne.n	404226 <_malloc_r+0xee>
  404218:	f020 0003 	bic.w	r0, r0, #3
  40421c:	0064      	lsls	r4, r4, #1
  40421e:	4214      	tst	r4, r2
  404220:	f100 0004 	add.w	r0, r0, #4
  404224:	d0fa      	beq.n	40421c <_malloc_r+0xe4>
  404226:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  40422a:	46cc      	mov	ip, r9
  40422c:	4680      	mov	r8, r0
  40422e:	f8dc 100c 	ldr.w	r1, [ip, #12]
  404232:	458c      	cmp	ip, r1
  404234:	d107      	bne.n	404246 <_malloc_r+0x10e>
  404236:	e173      	b.n	404520 <_malloc_r+0x3e8>
  404238:	2a00      	cmp	r2, #0
  40423a:	f280 8181 	bge.w	404540 <_malloc_r+0x408>
  40423e:	68c9      	ldr	r1, [r1, #12]
  404240:	458c      	cmp	ip, r1
  404242:	f000 816d 	beq.w	404520 <_malloc_r+0x3e8>
  404246:	684b      	ldr	r3, [r1, #4]
  404248:	f023 0303 	bic.w	r3, r3, #3
  40424c:	1b5a      	subs	r2, r3, r5
  40424e:	2a0f      	cmp	r2, #15
  404250:	ddf2      	ble.n	404238 <_malloc_r+0x100>
  404252:	460c      	mov	r4, r1
  404254:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  404258:	f854 8f08 	ldr.w	r8, [r4, #8]!
  40425c:	194b      	adds	r3, r1, r5
  40425e:	f045 0501 	orr.w	r5, r5, #1
  404262:	604d      	str	r5, [r1, #4]
  404264:	f042 0101 	orr.w	r1, r2, #1
  404268:	f8c8 c00c 	str.w	ip, [r8, #12]
  40426c:	4630      	mov	r0, r6
  40426e:	f8cc 8008 	str.w	r8, [ip, #8]
  404272:	617b      	str	r3, [r7, #20]
  404274:	613b      	str	r3, [r7, #16]
  404276:	f8c3 e00c 	str.w	lr, [r3, #12]
  40427a:	f8c3 e008 	str.w	lr, [r3, #8]
  40427e:	6059      	str	r1, [r3, #4]
  404280:	509a      	str	r2, [r3, r2]
  404282:	f000 fafb 	bl	40487c <__malloc_unlock>
  404286:	e01f      	b.n	4042c8 <_malloc_r+0x190>
  404288:	2910      	cmp	r1, #16
  40428a:	d821      	bhi.n	4042d0 <_malloc_r+0x198>
  40428c:	f000 faf4 	bl	404878 <__malloc_lock>
  404290:	2510      	movs	r5, #16
  404292:	2306      	movs	r3, #6
  404294:	2002      	movs	r0, #2
  404296:	4f7e      	ldr	r7, [pc, #504]	; (404490 <_malloc_r+0x358>)
  404298:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  40429c:	f1a3 0208 	sub.w	r2, r3, #8
  4042a0:	685c      	ldr	r4, [r3, #4]
  4042a2:	4294      	cmp	r4, r2
  4042a4:	f000 8145 	beq.w	404532 <_malloc_r+0x3fa>
  4042a8:	6863      	ldr	r3, [r4, #4]
  4042aa:	68e1      	ldr	r1, [r4, #12]
  4042ac:	68a5      	ldr	r5, [r4, #8]
  4042ae:	f023 0303 	bic.w	r3, r3, #3
  4042b2:	4423      	add	r3, r4
  4042b4:	4630      	mov	r0, r6
  4042b6:	685a      	ldr	r2, [r3, #4]
  4042b8:	60e9      	str	r1, [r5, #12]
  4042ba:	f042 0201 	orr.w	r2, r2, #1
  4042be:	608d      	str	r5, [r1, #8]
  4042c0:	605a      	str	r2, [r3, #4]
  4042c2:	f000 fadb 	bl	40487c <__malloc_unlock>
  4042c6:	3408      	adds	r4, #8
  4042c8:	4620      	mov	r0, r4
  4042ca:	b003      	add	sp, #12
  4042cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4042d0:	2400      	movs	r4, #0
  4042d2:	230c      	movs	r3, #12
  4042d4:	4620      	mov	r0, r4
  4042d6:	6033      	str	r3, [r6, #0]
  4042d8:	b003      	add	sp, #12
  4042da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4042de:	2380      	movs	r3, #128	; 0x80
  4042e0:	f04f 0e40 	mov.w	lr, #64	; 0x40
  4042e4:	203f      	movs	r0, #63	; 0x3f
  4042e6:	e749      	b.n	40417c <_malloc_r+0x44>
  4042e8:	4670      	mov	r0, lr
  4042ea:	e75d      	b.n	4041a8 <_malloc_r+0x70>
  4042ec:	4423      	add	r3, r4
  4042ee:	68e1      	ldr	r1, [r4, #12]
  4042f0:	685a      	ldr	r2, [r3, #4]
  4042f2:	68a5      	ldr	r5, [r4, #8]
  4042f4:	f042 0201 	orr.w	r2, r2, #1
  4042f8:	60e9      	str	r1, [r5, #12]
  4042fa:	4630      	mov	r0, r6
  4042fc:	608d      	str	r5, [r1, #8]
  4042fe:	605a      	str	r2, [r3, #4]
  404300:	f000 fabc 	bl	40487c <__malloc_unlock>
  404304:	3408      	adds	r4, #8
  404306:	4620      	mov	r0, r4
  404308:	b003      	add	sp, #12
  40430a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40430e:	4423      	add	r3, r4
  404310:	4630      	mov	r0, r6
  404312:	685a      	ldr	r2, [r3, #4]
  404314:	f042 0201 	orr.w	r2, r2, #1
  404318:	605a      	str	r2, [r3, #4]
  40431a:	f000 faaf 	bl	40487c <__malloc_unlock>
  40431e:	3408      	adds	r4, #8
  404320:	4620      	mov	r0, r4
  404322:	b003      	add	sp, #12
  404324:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404328:	68bc      	ldr	r4, [r7, #8]
  40432a:	6863      	ldr	r3, [r4, #4]
  40432c:	f023 0803 	bic.w	r8, r3, #3
  404330:	45a8      	cmp	r8, r5
  404332:	d304      	bcc.n	40433e <_malloc_r+0x206>
  404334:	ebc5 0308 	rsb	r3, r5, r8
  404338:	2b0f      	cmp	r3, #15
  40433a:	f300 808c 	bgt.w	404456 <_malloc_r+0x31e>
  40433e:	4b55      	ldr	r3, [pc, #340]	; (404494 <_malloc_r+0x35c>)
  404340:	f8df 9160 	ldr.w	r9, [pc, #352]	; 4044a4 <_malloc_r+0x36c>
  404344:	681a      	ldr	r2, [r3, #0]
  404346:	f8d9 3000 	ldr.w	r3, [r9]
  40434a:	3301      	adds	r3, #1
  40434c:	442a      	add	r2, r5
  40434e:	eb04 0a08 	add.w	sl, r4, r8
  404352:	f000 8160 	beq.w	404616 <_malloc_r+0x4de>
  404356:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  40435a:	320f      	adds	r2, #15
  40435c:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  404360:	f022 020f 	bic.w	r2, r2, #15
  404364:	4611      	mov	r1, r2
  404366:	4630      	mov	r0, r6
  404368:	9201      	str	r2, [sp, #4]
  40436a:	f000 fa89 	bl	404880 <_sbrk_r>
  40436e:	f1b0 3fff 	cmp.w	r0, #4294967295
  404372:	4683      	mov	fp, r0
  404374:	9a01      	ldr	r2, [sp, #4]
  404376:	f000 8158 	beq.w	40462a <_malloc_r+0x4f2>
  40437a:	4582      	cmp	sl, r0
  40437c:	f200 80fc 	bhi.w	404578 <_malloc_r+0x440>
  404380:	4b45      	ldr	r3, [pc, #276]	; (404498 <_malloc_r+0x360>)
  404382:	6819      	ldr	r1, [r3, #0]
  404384:	45da      	cmp	sl, fp
  404386:	4411      	add	r1, r2
  404388:	6019      	str	r1, [r3, #0]
  40438a:	f000 8153 	beq.w	404634 <_malloc_r+0x4fc>
  40438e:	f8d9 0000 	ldr.w	r0, [r9]
  404392:	f8df e110 	ldr.w	lr, [pc, #272]	; 4044a4 <_malloc_r+0x36c>
  404396:	3001      	adds	r0, #1
  404398:	bf1b      	ittet	ne
  40439a:	ebca 0a0b 	rsbne	sl, sl, fp
  40439e:	4451      	addne	r1, sl
  4043a0:	f8ce b000 	streq.w	fp, [lr]
  4043a4:	6019      	strne	r1, [r3, #0]
  4043a6:	f01b 0107 	ands.w	r1, fp, #7
  4043aa:	f000 8117 	beq.w	4045dc <_malloc_r+0x4a4>
  4043ae:	f1c1 0008 	rsb	r0, r1, #8
  4043b2:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  4043b6:	4483      	add	fp, r0
  4043b8:	3108      	adds	r1, #8
  4043ba:	445a      	add	r2, fp
  4043bc:	f3c2 020b 	ubfx	r2, r2, #0, #12
  4043c0:	ebc2 0901 	rsb	r9, r2, r1
  4043c4:	4649      	mov	r1, r9
  4043c6:	4630      	mov	r0, r6
  4043c8:	9301      	str	r3, [sp, #4]
  4043ca:	f000 fa59 	bl	404880 <_sbrk_r>
  4043ce:	1c43      	adds	r3, r0, #1
  4043d0:	9b01      	ldr	r3, [sp, #4]
  4043d2:	f000 813f 	beq.w	404654 <_malloc_r+0x51c>
  4043d6:	ebcb 0200 	rsb	r2, fp, r0
  4043da:	444a      	add	r2, r9
  4043dc:	f042 0201 	orr.w	r2, r2, #1
  4043e0:	6819      	ldr	r1, [r3, #0]
  4043e2:	f8c7 b008 	str.w	fp, [r7, #8]
  4043e6:	4449      	add	r1, r9
  4043e8:	42bc      	cmp	r4, r7
  4043ea:	f8cb 2004 	str.w	r2, [fp, #4]
  4043ee:	6019      	str	r1, [r3, #0]
  4043f0:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 404498 <_malloc_r+0x360>
  4043f4:	d016      	beq.n	404424 <_malloc_r+0x2ec>
  4043f6:	f1b8 0f0f 	cmp.w	r8, #15
  4043fa:	f240 80fd 	bls.w	4045f8 <_malloc_r+0x4c0>
  4043fe:	6862      	ldr	r2, [r4, #4]
  404400:	f1a8 030c 	sub.w	r3, r8, #12
  404404:	f023 0307 	bic.w	r3, r3, #7
  404408:	18e0      	adds	r0, r4, r3
  40440a:	f002 0201 	and.w	r2, r2, #1
  40440e:	f04f 0e05 	mov.w	lr, #5
  404412:	431a      	orrs	r2, r3
  404414:	2b0f      	cmp	r3, #15
  404416:	6062      	str	r2, [r4, #4]
  404418:	f8c0 e004 	str.w	lr, [r0, #4]
  40441c:	f8c0 e008 	str.w	lr, [r0, #8]
  404420:	f200 811c 	bhi.w	40465c <_malloc_r+0x524>
  404424:	4b1d      	ldr	r3, [pc, #116]	; (40449c <_malloc_r+0x364>)
  404426:	68bc      	ldr	r4, [r7, #8]
  404428:	681a      	ldr	r2, [r3, #0]
  40442a:	4291      	cmp	r1, r2
  40442c:	bf88      	it	hi
  40442e:	6019      	strhi	r1, [r3, #0]
  404430:	4b1b      	ldr	r3, [pc, #108]	; (4044a0 <_malloc_r+0x368>)
  404432:	681a      	ldr	r2, [r3, #0]
  404434:	4291      	cmp	r1, r2
  404436:	6862      	ldr	r2, [r4, #4]
  404438:	bf88      	it	hi
  40443a:	6019      	strhi	r1, [r3, #0]
  40443c:	f022 0203 	bic.w	r2, r2, #3
  404440:	4295      	cmp	r5, r2
  404442:	eba2 0305 	sub.w	r3, r2, r5
  404446:	d801      	bhi.n	40444c <_malloc_r+0x314>
  404448:	2b0f      	cmp	r3, #15
  40444a:	dc04      	bgt.n	404456 <_malloc_r+0x31e>
  40444c:	4630      	mov	r0, r6
  40444e:	f000 fa15 	bl	40487c <__malloc_unlock>
  404452:	2400      	movs	r4, #0
  404454:	e738      	b.n	4042c8 <_malloc_r+0x190>
  404456:	1962      	adds	r2, r4, r5
  404458:	f043 0301 	orr.w	r3, r3, #1
  40445c:	f045 0501 	orr.w	r5, r5, #1
  404460:	6065      	str	r5, [r4, #4]
  404462:	4630      	mov	r0, r6
  404464:	60ba      	str	r2, [r7, #8]
  404466:	6053      	str	r3, [r2, #4]
  404468:	f000 fa08 	bl	40487c <__malloc_unlock>
  40446c:	3408      	adds	r4, #8
  40446e:	4620      	mov	r0, r4
  404470:	b003      	add	sp, #12
  404472:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404476:	2b14      	cmp	r3, #20
  404478:	d971      	bls.n	40455e <_malloc_r+0x426>
  40447a:	2b54      	cmp	r3, #84	; 0x54
  40447c:	f200 80a4 	bhi.w	4045c8 <_malloc_r+0x490>
  404480:	0b28      	lsrs	r0, r5, #12
  404482:	f100 0e6f 	add.w	lr, r0, #111	; 0x6f
  404486:	ea4f 034e 	mov.w	r3, lr, lsl #1
  40448a:	306e      	adds	r0, #110	; 0x6e
  40448c:	e676      	b.n	40417c <_malloc_r+0x44>
  40448e:	bf00      	nop
  404490:	20400464 	.word	0x20400464
  404494:	20400974 	.word	0x20400974
  404498:	20400978 	.word	0x20400978
  40449c:	20400970 	.word	0x20400970
  4044a0:	2040096c 	.word	0x2040096c
  4044a4:	20400870 	.word	0x20400870
  4044a8:	0a5a      	lsrs	r2, r3, #9
  4044aa:	2a04      	cmp	r2, #4
  4044ac:	d95e      	bls.n	40456c <_malloc_r+0x434>
  4044ae:	2a14      	cmp	r2, #20
  4044b0:	f200 80b3 	bhi.w	40461a <_malloc_r+0x4e2>
  4044b4:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  4044b8:	0049      	lsls	r1, r1, #1
  4044ba:	325b      	adds	r2, #91	; 0x5b
  4044bc:	eb07 0c81 	add.w	ip, r7, r1, lsl #2
  4044c0:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
  4044c4:	f8df 81dc 	ldr.w	r8, [pc, #476]	; 4046a4 <_malloc_r+0x56c>
  4044c8:	f1ac 0c08 	sub.w	ip, ip, #8
  4044cc:	458c      	cmp	ip, r1
  4044ce:	f000 8088 	beq.w	4045e2 <_malloc_r+0x4aa>
  4044d2:	684a      	ldr	r2, [r1, #4]
  4044d4:	f022 0203 	bic.w	r2, r2, #3
  4044d8:	4293      	cmp	r3, r2
  4044da:	d202      	bcs.n	4044e2 <_malloc_r+0x3aa>
  4044dc:	6889      	ldr	r1, [r1, #8]
  4044de:	458c      	cmp	ip, r1
  4044e0:	d1f7      	bne.n	4044d2 <_malloc_r+0x39a>
  4044e2:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  4044e6:	687a      	ldr	r2, [r7, #4]
  4044e8:	f8c4 c00c 	str.w	ip, [r4, #12]
  4044ec:	60a1      	str	r1, [r4, #8]
  4044ee:	f8cc 4008 	str.w	r4, [ip, #8]
  4044f2:	60cc      	str	r4, [r1, #12]
  4044f4:	e688      	b.n	404208 <_malloc_r+0xd0>
  4044f6:	1963      	adds	r3, r4, r5
  4044f8:	f042 0701 	orr.w	r7, r2, #1
  4044fc:	f045 0501 	orr.w	r5, r5, #1
  404500:	6065      	str	r5, [r4, #4]
  404502:	4630      	mov	r0, r6
  404504:	614b      	str	r3, [r1, #20]
  404506:	610b      	str	r3, [r1, #16]
  404508:	f8c3 e00c 	str.w	lr, [r3, #12]
  40450c:	f8c3 e008 	str.w	lr, [r3, #8]
  404510:	605f      	str	r7, [r3, #4]
  404512:	509a      	str	r2, [r3, r2]
  404514:	3408      	adds	r4, #8
  404516:	f000 f9b1 	bl	40487c <__malloc_unlock>
  40451a:	e6d5      	b.n	4042c8 <_malloc_r+0x190>
  40451c:	684a      	ldr	r2, [r1, #4]
  40451e:	e673      	b.n	404208 <_malloc_r+0xd0>
  404520:	f108 0801 	add.w	r8, r8, #1
  404524:	f018 0f03 	tst.w	r8, #3
  404528:	f10c 0c08 	add.w	ip, ip, #8
  40452c:	f47f ae7f 	bne.w	40422e <_malloc_r+0xf6>
  404530:	e030      	b.n	404594 <_malloc_r+0x45c>
  404532:	68dc      	ldr	r4, [r3, #12]
  404534:	42a3      	cmp	r3, r4
  404536:	bf08      	it	eq
  404538:	3002      	addeq	r0, #2
  40453a:	f43f ae35 	beq.w	4041a8 <_malloc_r+0x70>
  40453e:	e6b3      	b.n	4042a8 <_malloc_r+0x170>
  404540:	440b      	add	r3, r1
  404542:	460c      	mov	r4, r1
  404544:	685a      	ldr	r2, [r3, #4]
  404546:	68c9      	ldr	r1, [r1, #12]
  404548:	f854 5f08 	ldr.w	r5, [r4, #8]!
  40454c:	f042 0201 	orr.w	r2, r2, #1
  404550:	605a      	str	r2, [r3, #4]
  404552:	4630      	mov	r0, r6
  404554:	60e9      	str	r1, [r5, #12]
  404556:	608d      	str	r5, [r1, #8]
  404558:	f000 f990 	bl	40487c <__malloc_unlock>
  40455c:	e6b4      	b.n	4042c8 <_malloc_r+0x190>
  40455e:	f103 0e5c 	add.w	lr, r3, #92	; 0x5c
  404562:	f103 005b 	add.w	r0, r3, #91	; 0x5b
  404566:	ea4f 034e 	mov.w	r3, lr, lsl #1
  40456a:	e607      	b.n	40417c <_malloc_r+0x44>
  40456c:	099a      	lsrs	r2, r3, #6
  40456e:	f102 0139 	add.w	r1, r2, #57	; 0x39
  404572:	0049      	lsls	r1, r1, #1
  404574:	3238      	adds	r2, #56	; 0x38
  404576:	e7a1      	b.n	4044bc <_malloc_r+0x384>
  404578:	42bc      	cmp	r4, r7
  40457a:	4b4a      	ldr	r3, [pc, #296]	; (4046a4 <_malloc_r+0x56c>)
  40457c:	f43f af00 	beq.w	404380 <_malloc_r+0x248>
  404580:	689c      	ldr	r4, [r3, #8]
  404582:	6862      	ldr	r2, [r4, #4]
  404584:	f022 0203 	bic.w	r2, r2, #3
  404588:	e75a      	b.n	404440 <_malloc_r+0x308>
  40458a:	f859 3908 	ldr.w	r3, [r9], #-8
  40458e:	4599      	cmp	r9, r3
  404590:	f040 8082 	bne.w	404698 <_malloc_r+0x560>
  404594:	f010 0f03 	tst.w	r0, #3
  404598:	f100 30ff 	add.w	r0, r0, #4294967295
  40459c:	d1f5      	bne.n	40458a <_malloc_r+0x452>
  40459e:	687b      	ldr	r3, [r7, #4]
  4045a0:	ea23 0304 	bic.w	r3, r3, r4
  4045a4:	607b      	str	r3, [r7, #4]
  4045a6:	0064      	lsls	r4, r4, #1
  4045a8:	429c      	cmp	r4, r3
  4045aa:	f63f aebd 	bhi.w	404328 <_malloc_r+0x1f0>
  4045ae:	2c00      	cmp	r4, #0
  4045b0:	f43f aeba 	beq.w	404328 <_malloc_r+0x1f0>
  4045b4:	421c      	tst	r4, r3
  4045b6:	4640      	mov	r0, r8
  4045b8:	f47f ae35 	bne.w	404226 <_malloc_r+0xee>
  4045bc:	0064      	lsls	r4, r4, #1
  4045be:	421c      	tst	r4, r3
  4045c0:	f100 0004 	add.w	r0, r0, #4
  4045c4:	d0fa      	beq.n	4045bc <_malloc_r+0x484>
  4045c6:	e62e      	b.n	404226 <_malloc_r+0xee>
  4045c8:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4045cc:	d818      	bhi.n	404600 <_malloc_r+0x4c8>
  4045ce:	0be8      	lsrs	r0, r5, #15
  4045d0:	f100 0e78 	add.w	lr, r0, #120	; 0x78
  4045d4:	ea4f 034e 	mov.w	r3, lr, lsl #1
  4045d8:	3077      	adds	r0, #119	; 0x77
  4045da:	e5cf      	b.n	40417c <_malloc_r+0x44>
  4045dc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4045e0:	e6eb      	b.n	4043ba <_malloc_r+0x282>
  4045e2:	2101      	movs	r1, #1
  4045e4:	f8d8 3004 	ldr.w	r3, [r8, #4]
  4045e8:	1092      	asrs	r2, r2, #2
  4045ea:	fa01 f202 	lsl.w	r2, r1, r2
  4045ee:	431a      	orrs	r2, r3
  4045f0:	f8c8 2004 	str.w	r2, [r8, #4]
  4045f4:	4661      	mov	r1, ip
  4045f6:	e777      	b.n	4044e8 <_malloc_r+0x3b0>
  4045f8:	2301      	movs	r3, #1
  4045fa:	f8cb 3004 	str.w	r3, [fp, #4]
  4045fe:	e725      	b.n	40444c <_malloc_r+0x314>
  404600:	f240 5254 	movw	r2, #1364	; 0x554
  404604:	4293      	cmp	r3, r2
  404606:	d820      	bhi.n	40464a <_malloc_r+0x512>
  404608:	0ca8      	lsrs	r0, r5, #18
  40460a:	f100 0e7d 	add.w	lr, r0, #125	; 0x7d
  40460e:	ea4f 034e 	mov.w	r3, lr, lsl #1
  404612:	307c      	adds	r0, #124	; 0x7c
  404614:	e5b2      	b.n	40417c <_malloc_r+0x44>
  404616:	3210      	adds	r2, #16
  404618:	e6a4      	b.n	404364 <_malloc_r+0x22c>
  40461a:	2a54      	cmp	r2, #84	; 0x54
  40461c:	d826      	bhi.n	40466c <_malloc_r+0x534>
  40461e:	0b1a      	lsrs	r2, r3, #12
  404620:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  404624:	0049      	lsls	r1, r1, #1
  404626:	326e      	adds	r2, #110	; 0x6e
  404628:	e748      	b.n	4044bc <_malloc_r+0x384>
  40462a:	68bc      	ldr	r4, [r7, #8]
  40462c:	6862      	ldr	r2, [r4, #4]
  40462e:	f022 0203 	bic.w	r2, r2, #3
  404632:	e705      	b.n	404440 <_malloc_r+0x308>
  404634:	f3ca 000b 	ubfx	r0, sl, #0, #12
  404638:	2800      	cmp	r0, #0
  40463a:	f47f aea8 	bne.w	40438e <_malloc_r+0x256>
  40463e:	4442      	add	r2, r8
  404640:	68bb      	ldr	r3, [r7, #8]
  404642:	f042 0201 	orr.w	r2, r2, #1
  404646:	605a      	str	r2, [r3, #4]
  404648:	e6ec      	b.n	404424 <_malloc_r+0x2ec>
  40464a:	23fe      	movs	r3, #254	; 0xfe
  40464c:	f04f 0e7f 	mov.w	lr, #127	; 0x7f
  404650:	207e      	movs	r0, #126	; 0x7e
  404652:	e593      	b.n	40417c <_malloc_r+0x44>
  404654:	2201      	movs	r2, #1
  404656:	f04f 0900 	mov.w	r9, #0
  40465a:	e6c1      	b.n	4043e0 <_malloc_r+0x2a8>
  40465c:	f104 0108 	add.w	r1, r4, #8
  404660:	4630      	mov	r0, r6
  404662:	f001 fc81 	bl	405f68 <_free_r>
  404666:	f8d9 1000 	ldr.w	r1, [r9]
  40466a:	e6db      	b.n	404424 <_malloc_r+0x2ec>
  40466c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404670:	d805      	bhi.n	40467e <_malloc_r+0x546>
  404672:	0bda      	lsrs	r2, r3, #15
  404674:	f102 0178 	add.w	r1, r2, #120	; 0x78
  404678:	0049      	lsls	r1, r1, #1
  40467a:	3277      	adds	r2, #119	; 0x77
  40467c:	e71e      	b.n	4044bc <_malloc_r+0x384>
  40467e:	f240 5154 	movw	r1, #1364	; 0x554
  404682:	428a      	cmp	r2, r1
  404684:	d805      	bhi.n	404692 <_malloc_r+0x55a>
  404686:	0c9a      	lsrs	r2, r3, #18
  404688:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  40468c:	0049      	lsls	r1, r1, #1
  40468e:	327c      	adds	r2, #124	; 0x7c
  404690:	e714      	b.n	4044bc <_malloc_r+0x384>
  404692:	21fe      	movs	r1, #254	; 0xfe
  404694:	227e      	movs	r2, #126	; 0x7e
  404696:	e711      	b.n	4044bc <_malloc_r+0x384>
  404698:	687b      	ldr	r3, [r7, #4]
  40469a:	e784      	b.n	4045a6 <_malloc_r+0x46e>
  40469c:	08e8      	lsrs	r0, r5, #3
  40469e:	1c43      	adds	r3, r0, #1
  4046a0:	005b      	lsls	r3, r3, #1
  4046a2:	e5f8      	b.n	404296 <_malloc_r+0x15e>
  4046a4:	20400464 	.word	0x20400464

004046a8 <memcpy>:
  4046a8:	4684      	mov	ip, r0
  4046aa:	ea41 0300 	orr.w	r3, r1, r0
  4046ae:	f013 0303 	ands.w	r3, r3, #3
  4046b2:	d16d      	bne.n	404790 <memcpy+0xe8>
  4046b4:	3a40      	subs	r2, #64	; 0x40
  4046b6:	d341      	bcc.n	40473c <memcpy+0x94>
  4046b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4046bc:	f840 3b04 	str.w	r3, [r0], #4
  4046c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4046c4:	f840 3b04 	str.w	r3, [r0], #4
  4046c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4046cc:	f840 3b04 	str.w	r3, [r0], #4
  4046d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4046d4:	f840 3b04 	str.w	r3, [r0], #4
  4046d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4046dc:	f840 3b04 	str.w	r3, [r0], #4
  4046e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4046e4:	f840 3b04 	str.w	r3, [r0], #4
  4046e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4046ec:	f840 3b04 	str.w	r3, [r0], #4
  4046f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4046f4:	f840 3b04 	str.w	r3, [r0], #4
  4046f8:	f851 3b04 	ldr.w	r3, [r1], #4
  4046fc:	f840 3b04 	str.w	r3, [r0], #4
  404700:	f851 3b04 	ldr.w	r3, [r1], #4
  404704:	f840 3b04 	str.w	r3, [r0], #4
  404708:	f851 3b04 	ldr.w	r3, [r1], #4
  40470c:	f840 3b04 	str.w	r3, [r0], #4
  404710:	f851 3b04 	ldr.w	r3, [r1], #4
  404714:	f840 3b04 	str.w	r3, [r0], #4
  404718:	f851 3b04 	ldr.w	r3, [r1], #4
  40471c:	f840 3b04 	str.w	r3, [r0], #4
  404720:	f851 3b04 	ldr.w	r3, [r1], #4
  404724:	f840 3b04 	str.w	r3, [r0], #4
  404728:	f851 3b04 	ldr.w	r3, [r1], #4
  40472c:	f840 3b04 	str.w	r3, [r0], #4
  404730:	f851 3b04 	ldr.w	r3, [r1], #4
  404734:	f840 3b04 	str.w	r3, [r0], #4
  404738:	3a40      	subs	r2, #64	; 0x40
  40473a:	d2bd      	bcs.n	4046b8 <memcpy+0x10>
  40473c:	3230      	adds	r2, #48	; 0x30
  40473e:	d311      	bcc.n	404764 <memcpy+0xbc>
  404740:	f851 3b04 	ldr.w	r3, [r1], #4
  404744:	f840 3b04 	str.w	r3, [r0], #4
  404748:	f851 3b04 	ldr.w	r3, [r1], #4
  40474c:	f840 3b04 	str.w	r3, [r0], #4
  404750:	f851 3b04 	ldr.w	r3, [r1], #4
  404754:	f840 3b04 	str.w	r3, [r0], #4
  404758:	f851 3b04 	ldr.w	r3, [r1], #4
  40475c:	f840 3b04 	str.w	r3, [r0], #4
  404760:	3a10      	subs	r2, #16
  404762:	d2ed      	bcs.n	404740 <memcpy+0x98>
  404764:	320c      	adds	r2, #12
  404766:	d305      	bcc.n	404774 <memcpy+0xcc>
  404768:	f851 3b04 	ldr.w	r3, [r1], #4
  40476c:	f840 3b04 	str.w	r3, [r0], #4
  404770:	3a04      	subs	r2, #4
  404772:	d2f9      	bcs.n	404768 <memcpy+0xc0>
  404774:	3204      	adds	r2, #4
  404776:	d008      	beq.n	40478a <memcpy+0xe2>
  404778:	07d2      	lsls	r2, r2, #31
  40477a:	bf1c      	itt	ne
  40477c:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404780:	f800 3b01 	strbne.w	r3, [r0], #1
  404784:	d301      	bcc.n	40478a <memcpy+0xe2>
  404786:	880b      	ldrh	r3, [r1, #0]
  404788:	8003      	strh	r3, [r0, #0]
  40478a:	4660      	mov	r0, ip
  40478c:	4770      	bx	lr
  40478e:	bf00      	nop
  404790:	2a08      	cmp	r2, #8
  404792:	d313      	bcc.n	4047bc <memcpy+0x114>
  404794:	078b      	lsls	r3, r1, #30
  404796:	d08d      	beq.n	4046b4 <memcpy+0xc>
  404798:	f010 0303 	ands.w	r3, r0, #3
  40479c:	d08a      	beq.n	4046b4 <memcpy+0xc>
  40479e:	f1c3 0304 	rsb	r3, r3, #4
  4047a2:	1ad2      	subs	r2, r2, r3
  4047a4:	07db      	lsls	r3, r3, #31
  4047a6:	bf1c      	itt	ne
  4047a8:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4047ac:	f800 3b01 	strbne.w	r3, [r0], #1
  4047b0:	d380      	bcc.n	4046b4 <memcpy+0xc>
  4047b2:	f831 3b02 	ldrh.w	r3, [r1], #2
  4047b6:	f820 3b02 	strh.w	r3, [r0], #2
  4047ba:	e77b      	b.n	4046b4 <memcpy+0xc>
  4047bc:	3a04      	subs	r2, #4
  4047be:	d3d9      	bcc.n	404774 <memcpy+0xcc>
  4047c0:	3a01      	subs	r2, #1
  4047c2:	f811 3b01 	ldrb.w	r3, [r1], #1
  4047c6:	f800 3b01 	strb.w	r3, [r0], #1
  4047ca:	d2f9      	bcs.n	4047c0 <memcpy+0x118>
  4047cc:	780b      	ldrb	r3, [r1, #0]
  4047ce:	7003      	strb	r3, [r0, #0]
  4047d0:	784b      	ldrb	r3, [r1, #1]
  4047d2:	7043      	strb	r3, [r0, #1]
  4047d4:	788b      	ldrb	r3, [r1, #2]
  4047d6:	7083      	strb	r3, [r0, #2]
  4047d8:	4660      	mov	r0, ip
  4047da:	4770      	bx	lr

004047dc <memset>:
  4047dc:	b470      	push	{r4, r5, r6}
  4047de:	0784      	lsls	r4, r0, #30
  4047e0:	d046      	beq.n	404870 <memset+0x94>
  4047e2:	1e54      	subs	r4, r2, #1
  4047e4:	2a00      	cmp	r2, #0
  4047e6:	d041      	beq.n	40486c <memset+0x90>
  4047e8:	b2cd      	uxtb	r5, r1
  4047ea:	4603      	mov	r3, r0
  4047ec:	e002      	b.n	4047f4 <memset+0x18>
  4047ee:	1e62      	subs	r2, r4, #1
  4047f0:	b3e4      	cbz	r4, 40486c <memset+0x90>
  4047f2:	4614      	mov	r4, r2
  4047f4:	f803 5b01 	strb.w	r5, [r3], #1
  4047f8:	079a      	lsls	r2, r3, #30
  4047fa:	d1f8      	bne.n	4047ee <memset+0x12>
  4047fc:	2c03      	cmp	r4, #3
  4047fe:	d92e      	bls.n	40485e <memset+0x82>
  404800:	b2cd      	uxtb	r5, r1
  404802:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  404806:	2c0f      	cmp	r4, #15
  404808:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  40480c:	d919      	bls.n	404842 <memset+0x66>
  40480e:	f103 0210 	add.w	r2, r3, #16
  404812:	4626      	mov	r6, r4
  404814:	3e10      	subs	r6, #16
  404816:	2e0f      	cmp	r6, #15
  404818:	f842 5c10 	str.w	r5, [r2, #-16]
  40481c:	f842 5c0c 	str.w	r5, [r2, #-12]
  404820:	f842 5c08 	str.w	r5, [r2, #-8]
  404824:	f842 5c04 	str.w	r5, [r2, #-4]
  404828:	f102 0210 	add.w	r2, r2, #16
  40482c:	d8f2      	bhi.n	404814 <memset+0x38>
  40482e:	f1a4 0210 	sub.w	r2, r4, #16
  404832:	f022 020f 	bic.w	r2, r2, #15
  404836:	f004 040f 	and.w	r4, r4, #15
  40483a:	3210      	adds	r2, #16
  40483c:	2c03      	cmp	r4, #3
  40483e:	4413      	add	r3, r2
  404840:	d90d      	bls.n	40485e <memset+0x82>
  404842:	461e      	mov	r6, r3
  404844:	4622      	mov	r2, r4
  404846:	3a04      	subs	r2, #4
  404848:	2a03      	cmp	r2, #3
  40484a:	f846 5b04 	str.w	r5, [r6], #4
  40484e:	d8fa      	bhi.n	404846 <memset+0x6a>
  404850:	1f22      	subs	r2, r4, #4
  404852:	f022 0203 	bic.w	r2, r2, #3
  404856:	3204      	adds	r2, #4
  404858:	4413      	add	r3, r2
  40485a:	f004 0403 	and.w	r4, r4, #3
  40485e:	b12c      	cbz	r4, 40486c <memset+0x90>
  404860:	b2c9      	uxtb	r1, r1
  404862:	441c      	add	r4, r3
  404864:	f803 1b01 	strb.w	r1, [r3], #1
  404868:	42a3      	cmp	r3, r4
  40486a:	d1fb      	bne.n	404864 <memset+0x88>
  40486c:	bc70      	pop	{r4, r5, r6}
  40486e:	4770      	bx	lr
  404870:	4614      	mov	r4, r2
  404872:	4603      	mov	r3, r0
  404874:	e7c2      	b.n	4047fc <memset+0x20>
  404876:	bf00      	nop

00404878 <__malloc_lock>:
  404878:	4770      	bx	lr
  40487a:	bf00      	nop

0040487c <__malloc_unlock>:
  40487c:	4770      	bx	lr
  40487e:	bf00      	nop

00404880 <_sbrk_r>:
  404880:	b538      	push	{r3, r4, r5, lr}
  404882:	4c07      	ldr	r4, [pc, #28]	; (4048a0 <_sbrk_r+0x20>)
  404884:	2300      	movs	r3, #0
  404886:	4605      	mov	r5, r0
  404888:	4608      	mov	r0, r1
  40488a:	6023      	str	r3, [r4, #0]
  40488c:	f7ff f9ac 	bl	403be8 <_sbrk>
  404890:	1c43      	adds	r3, r0, #1
  404892:	d000      	beq.n	404896 <_sbrk_r+0x16>
  404894:	bd38      	pop	{r3, r4, r5, pc}
  404896:	6823      	ldr	r3, [r4, #0]
  404898:	2b00      	cmp	r3, #0
  40489a:	d0fb      	beq.n	404894 <_sbrk_r+0x14>
  40489c:	602b      	str	r3, [r5, #0]
  40489e:	bd38      	pop	{r3, r4, r5, pc}
  4048a0:	204009ac 	.word	0x204009ac

004048a4 <setbuf>:
  4048a4:	2900      	cmp	r1, #0
  4048a6:	bf0c      	ite	eq
  4048a8:	2202      	moveq	r2, #2
  4048aa:	2200      	movne	r2, #0
  4048ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4048b0:	f000 b800 	b.w	4048b4 <setvbuf>

004048b4 <setvbuf>:
  4048b4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4048b8:	4c51      	ldr	r4, [pc, #324]	; (404a00 <setvbuf+0x14c>)
  4048ba:	6825      	ldr	r5, [r4, #0]
  4048bc:	b083      	sub	sp, #12
  4048be:	4604      	mov	r4, r0
  4048c0:	460f      	mov	r7, r1
  4048c2:	4690      	mov	r8, r2
  4048c4:	461e      	mov	r6, r3
  4048c6:	b115      	cbz	r5, 4048ce <setvbuf+0x1a>
  4048c8:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4048ca:	2b00      	cmp	r3, #0
  4048cc:	d079      	beq.n	4049c2 <setvbuf+0x10e>
  4048ce:	f1b8 0f02 	cmp.w	r8, #2
  4048d2:	d004      	beq.n	4048de <setvbuf+0x2a>
  4048d4:	f1b8 0f01 	cmp.w	r8, #1
  4048d8:	d87f      	bhi.n	4049da <setvbuf+0x126>
  4048da:	2e00      	cmp	r6, #0
  4048dc:	db7d      	blt.n	4049da <setvbuf+0x126>
  4048de:	4621      	mov	r1, r4
  4048e0:	4628      	mov	r0, r5
  4048e2:	f001 f9e3 	bl	405cac <_fflush_r>
  4048e6:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4048e8:	b141      	cbz	r1, 4048fc <setvbuf+0x48>
  4048ea:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4048ee:	4299      	cmp	r1, r3
  4048f0:	d002      	beq.n	4048f8 <setvbuf+0x44>
  4048f2:	4628      	mov	r0, r5
  4048f4:	f001 fb38 	bl	405f68 <_free_r>
  4048f8:	2300      	movs	r3, #0
  4048fa:	6323      	str	r3, [r4, #48]	; 0x30
  4048fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404900:	2200      	movs	r2, #0
  404902:	61a2      	str	r2, [r4, #24]
  404904:	6062      	str	r2, [r4, #4]
  404906:	061a      	lsls	r2, r3, #24
  404908:	d454      	bmi.n	4049b4 <setvbuf+0x100>
  40490a:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  40490e:	f023 0303 	bic.w	r3, r3, #3
  404912:	f1b8 0f02 	cmp.w	r8, #2
  404916:	81a3      	strh	r3, [r4, #12]
  404918:	d039      	beq.n	40498e <setvbuf+0xda>
  40491a:	ab01      	add	r3, sp, #4
  40491c:	466a      	mov	r2, sp
  40491e:	4621      	mov	r1, r4
  404920:	4628      	mov	r0, r5
  404922:	f001 fdbf 	bl	4064a4 <__swhatbuf_r>
  404926:	89a3      	ldrh	r3, [r4, #12]
  404928:	4318      	orrs	r0, r3
  40492a:	81a0      	strh	r0, [r4, #12]
  40492c:	b326      	cbz	r6, 404978 <setvbuf+0xc4>
  40492e:	b327      	cbz	r7, 40497a <setvbuf+0xc6>
  404930:	6bab      	ldr	r3, [r5, #56]	; 0x38
  404932:	2b00      	cmp	r3, #0
  404934:	d04d      	beq.n	4049d2 <setvbuf+0x11e>
  404936:	9b00      	ldr	r3, [sp, #0]
  404938:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
  40493c:	6027      	str	r7, [r4, #0]
  40493e:	429e      	cmp	r6, r3
  404940:	bf1c      	itt	ne
  404942:	f440 6000 	orrne.w	r0, r0, #2048	; 0x800
  404946:	81a0      	strhne	r0, [r4, #12]
  404948:	f1b8 0f01 	cmp.w	r8, #1
  40494c:	bf08      	it	eq
  40494e:	f040 0001 	orreq.w	r0, r0, #1
  404952:	b283      	uxth	r3, r0
  404954:	bf08      	it	eq
  404956:	81a0      	strheq	r0, [r4, #12]
  404958:	f003 0008 	and.w	r0, r3, #8
  40495c:	b280      	uxth	r0, r0
  40495e:	6127      	str	r7, [r4, #16]
  404960:	6166      	str	r6, [r4, #20]
  404962:	b318      	cbz	r0, 4049ac <setvbuf+0xf8>
  404964:	f013 0001 	ands.w	r0, r3, #1
  404968:	d02f      	beq.n	4049ca <setvbuf+0x116>
  40496a:	2000      	movs	r0, #0
  40496c:	4276      	negs	r6, r6
  40496e:	61a6      	str	r6, [r4, #24]
  404970:	60a0      	str	r0, [r4, #8]
  404972:	b003      	add	sp, #12
  404974:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  404978:	9e00      	ldr	r6, [sp, #0]
  40497a:	4630      	mov	r0, r6
  40497c:	f7ff fbd4 	bl	404128 <malloc>
  404980:	4607      	mov	r7, r0
  404982:	b368      	cbz	r0, 4049e0 <setvbuf+0x12c>
  404984:	89a3      	ldrh	r3, [r4, #12]
  404986:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40498a:	81a3      	strh	r3, [r4, #12]
  40498c:	e7d0      	b.n	404930 <setvbuf+0x7c>
  40498e:	2000      	movs	r0, #0
  404990:	f104 0243 	add.w	r2, r4, #67	; 0x43
  404994:	f043 0302 	orr.w	r3, r3, #2
  404998:	2500      	movs	r5, #0
  40499a:	2101      	movs	r1, #1
  40499c:	81a3      	strh	r3, [r4, #12]
  40499e:	60a5      	str	r5, [r4, #8]
  4049a0:	6022      	str	r2, [r4, #0]
  4049a2:	6122      	str	r2, [r4, #16]
  4049a4:	6161      	str	r1, [r4, #20]
  4049a6:	b003      	add	sp, #12
  4049a8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4049ac:	60a0      	str	r0, [r4, #8]
  4049ae:	b003      	add	sp, #12
  4049b0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4049b4:	6921      	ldr	r1, [r4, #16]
  4049b6:	4628      	mov	r0, r5
  4049b8:	f001 fad6 	bl	405f68 <_free_r>
  4049bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4049c0:	e7a3      	b.n	40490a <setvbuf+0x56>
  4049c2:	4628      	mov	r0, r5
  4049c4:	f001 fa06 	bl	405dd4 <__sinit>
  4049c8:	e781      	b.n	4048ce <setvbuf+0x1a>
  4049ca:	60a6      	str	r6, [r4, #8]
  4049cc:	b003      	add	sp, #12
  4049ce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4049d2:	4628      	mov	r0, r5
  4049d4:	f001 f9fe 	bl	405dd4 <__sinit>
  4049d8:	e7ad      	b.n	404936 <setvbuf+0x82>
  4049da:	f04f 30ff 	mov.w	r0, #4294967295
  4049de:	e7e2      	b.n	4049a6 <setvbuf+0xf2>
  4049e0:	f8dd 9000 	ldr.w	r9, [sp]
  4049e4:	45b1      	cmp	r9, r6
  4049e6:	d006      	beq.n	4049f6 <setvbuf+0x142>
  4049e8:	4648      	mov	r0, r9
  4049ea:	f7ff fb9d 	bl	404128 <malloc>
  4049ee:	4607      	mov	r7, r0
  4049f0:	b108      	cbz	r0, 4049f6 <setvbuf+0x142>
  4049f2:	464e      	mov	r6, r9
  4049f4:	e7c6      	b.n	404984 <setvbuf+0xd0>
  4049f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4049fa:	f04f 30ff 	mov.w	r0, #4294967295
  4049fe:	e7c7      	b.n	404990 <setvbuf+0xdc>
  404a00:	20400460 	.word	0x20400460

00404a04 <strcpy>:
  404a04:	ea80 0201 	eor.w	r2, r0, r1
  404a08:	4684      	mov	ip, r0
  404a0a:	f012 0f03 	tst.w	r2, #3
  404a0e:	d14f      	bne.n	404ab0 <strcpy+0xac>
  404a10:	f011 0f03 	tst.w	r1, #3
  404a14:	d132      	bne.n	404a7c <strcpy+0x78>
  404a16:	f84d 4d04 	str.w	r4, [sp, #-4]!
  404a1a:	f011 0f04 	tst.w	r1, #4
  404a1e:	f851 3b04 	ldr.w	r3, [r1], #4
  404a22:	d00b      	beq.n	404a3c <strcpy+0x38>
  404a24:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
  404a28:	439a      	bics	r2, r3
  404a2a:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  404a2e:	bf04      	itt	eq
  404a30:	f84c 3b04 	streq.w	r3, [ip], #4
  404a34:	f851 3b04 	ldreq.w	r3, [r1], #4
  404a38:	d116      	bne.n	404a68 <strcpy+0x64>
  404a3a:	bf00      	nop
  404a3c:	f851 4b04 	ldr.w	r4, [r1], #4
  404a40:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
  404a44:	439a      	bics	r2, r3
  404a46:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  404a4a:	f1a4 3201 	sub.w	r2, r4, #16843009	; 0x1010101
  404a4e:	d10b      	bne.n	404a68 <strcpy+0x64>
  404a50:	f84c 3b04 	str.w	r3, [ip], #4
  404a54:	43a2      	bics	r2, r4
  404a56:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  404a5a:	bf04      	itt	eq
  404a5c:	f851 3b04 	ldreq.w	r3, [r1], #4
  404a60:	f84c 4b04 	streq.w	r4, [ip], #4
  404a64:	d0ea      	beq.n	404a3c <strcpy+0x38>
  404a66:	4623      	mov	r3, r4
  404a68:	f80c 3b01 	strb.w	r3, [ip], #1
  404a6c:	f013 0fff 	tst.w	r3, #255	; 0xff
  404a70:	ea4f 2333 	mov.w	r3, r3, ror #8
  404a74:	d1f8      	bne.n	404a68 <strcpy+0x64>
  404a76:	f85d 4b04 	ldr.w	r4, [sp], #4
  404a7a:	4770      	bx	lr
  404a7c:	f011 0f01 	tst.w	r1, #1
  404a80:	d006      	beq.n	404a90 <strcpy+0x8c>
  404a82:	f811 2b01 	ldrb.w	r2, [r1], #1
  404a86:	f80c 2b01 	strb.w	r2, [ip], #1
  404a8a:	2a00      	cmp	r2, #0
  404a8c:	bf08      	it	eq
  404a8e:	4770      	bxeq	lr
  404a90:	f011 0f02 	tst.w	r1, #2
  404a94:	d0bf      	beq.n	404a16 <strcpy+0x12>
  404a96:	f831 2b02 	ldrh.w	r2, [r1], #2
  404a9a:	f012 0fff 	tst.w	r2, #255	; 0xff
  404a9e:	bf16      	itet	ne
  404aa0:	f82c 2b02 	strhne.w	r2, [ip], #2
  404aa4:	f88c 2000 	strbeq.w	r2, [ip]
  404aa8:	f412 4f7f 	tstne.w	r2, #65280	; 0xff00
  404aac:	d1b3      	bne.n	404a16 <strcpy+0x12>
  404aae:	4770      	bx	lr
  404ab0:	f811 2b01 	ldrb.w	r2, [r1], #1
  404ab4:	f80c 2b01 	strb.w	r2, [ip], #1
  404ab8:	2a00      	cmp	r2, #0
  404aba:	d1f9      	bne.n	404ab0 <strcpy+0xac>
  404abc:	4770      	bx	lr
  404abe:	bf00      	nop

00404ac0 <strlen>:
  404ac0:	f890 f000 	pld	[r0]
  404ac4:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  404ac8:	f020 0107 	bic.w	r1, r0, #7
  404acc:	f06f 0c00 	mvn.w	ip, #0
  404ad0:	f010 0407 	ands.w	r4, r0, #7
  404ad4:	f891 f020 	pld	[r1, #32]
  404ad8:	f040 8049 	bne.w	404b6e <strlen+0xae>
  404adc:	f04f 0400 	mov.w	r4, #0
  404ae0:	f06f 0007 	mvn.w	r0, #7
  404ae4:	e9d1 2300 	ldrd	r2, r3, [r1]
  404ae8:	f891 f040 	pld	[r1, #64]	; 0x40
  404aec:	f100 0008 	add.w	r0, r0, #8
  404af0:	fa82 f24c 	uadd8	r2, r2, ip
  404af4:	faa4 f28c 	sel	r2, r4, ip
  404af8:	fa83 f34c 	uadd8	r3, r3, ip
  404afc:	faa2 f38c 	sel	r3, r2, ip
  404b00:	bb4b      	cbnz	r3, 404b56 <strlen+0x96>
  404b02:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  404b06:	fa82 f24c 	uadd8	r2, r2, ip
  404b0a:	f100 0008 	add.w	r0, r0, #8
  404b0e:	faa4 f28c 	sel	r2, r4, ip
  404b12:	fa83 f34c 	uadd8	r3, r3, ip
  404b16:	faa2 f38c 	sel	r3, r2, ip
  404b1a:	b9e3      	cbnz	r3, 404b56 <strlen+0x96>
  404b1c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  404b20:	fa82 f24c 	uadd8	r2, r2, ip
  404b24:	f100 0008 	add.w	r0, r0, #8
  404b28:	faa4 f28c 	sel	r2, r4, ip
  404b2c:	fa83 f34c 	uadd8	r3, r3, ip
  404b30:	faa2 f38c 	sel	r3, r2, ip
  404b34:	b97b      	cbnz	r3, 404b56 <strlen+0x96>
  404b36:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  404b3a:	f101 0120 	add.w	r1, r1, #32
  404b3e:	fa82 f24c 	uadd8	r2, r2, ip
  404b42:	f100 0008 	add.w	r0, r0, #8
  404b46:	faa4 f28c 	sel	r2, r4, ip
  404b4a:	fa83 f34c 	uadd8	r3, r3, ip
  404b4e:	faa2 f38c 	sel	r3, r2, ip
  404b52:	2b00      	cmp	r3, #0
  404b54:	d0c6      	beq.n	404ae4 <strlen+0x24>
  404b56:	2a00      	cmp	r2, #0
  404b58:	bf04      	itt	eq
  404b5a:	3004      	addeq	r0, #4
  404b5c:	461a      	moveq	r2, r3
  404b5e:	ba12      	rev	r2, r2
  404b60:	fab2 f282 	clz	r2, r2
  404b64:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  404b68:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  404b6c:	4770      	bx	lr
  404b6e:	e9d1 2300 	ldrd	r2, r3, [r1]
  404b72:	f004 0503 	and.w	r5, r4, #3
  404b76:	f1c4 0000 	rsb	r0, r4, #0
  404b7a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  404b7e:	f014 0f04 	tst.w	r4, #4
  404b82:	f891 f040 	pld	[r1, #64]	; 0x40
  404b86:	fa0c f505 	lsl.w	r5, ip, r5
  404b8a:	ea62 0205 	orn	r2, r2, r5
  404b8e:	bf1c      	itt	ne
  404b90:	ea63 0305 	ornne	r3, r3, r5
  404b94:	4662      	movne	r2, ip
  404b96:	f04f 0400 	mov.w	r4, #0
  404b9a:	e7a9      	b.n	404af0 <strlen+0x30>

00404b9c <__sprint_r.part.0>:
  404b9c:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  404b9e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  404ba2:	049c      	lsls	r4, r3, #18
  404ba4:	4692      	mov	sl, r2
  404ba6:	d52c      	bpl.n	404c02 <__sprint_r.part.0+0x66>
  404ba8:	6893      	ldr	r3, [r2, #8]
  404baa:	6812      	ldr	r2, [r2, #0]
  404bac:	b33b      	cbz	r3, 404bfe <__sprint_r.part.0+0x62>
  404bae:	460f      	mov	r7, r1
  404bb0:	4680      	mov	r8, r0
  404bb2:	f102 0908 	add.w	r9, r2, #8
  404bb6:	e919 0060 	ldmdb	r9, {r5, r6}
  404bba:	08b6      	lsrs	r6, r6, #2
  404bbc:	d017      	beq.n	404bee <__sprint_r.part.0+0x52>
  404bbe:	3d04      	subs	r5, #4
  404bc0:	2400      	movs	r4, #0
  404bc2:	e001      	b.n	404bc8 <__sprint_r.part.0+0x2c>
  404bc4:	42a6      	cmp	r6, r4
  404bc6:	d010      	beq.n	404bea <__sprint_r.part.0+0x4e>
  404bc8:	463a      	mov	r2, r7
  404bca:	f855 1f04 	ldr.w	r1, [r5, #4]!
  404bce:	4640      	mov	r0, r8
  404bd0:	f001 f96a 	bl	405ea8 <_fputwc_r>
  404bd4:	1c43      	adds	r3, r0, #1
  404bd6:	f104 0401 	add.w	r4, r4, #1
  404bda:	d1f3      	bne.n	404bc4 <__sprint_r.part.0+0x28>
  404bdc:	2300      	movs	r3, #0
  404bde:	f8ca 3008 	str.w	r3, [sl, #8]
  404be2:	f8ca 3004 	str.w	r3, [sl, #4]
  404be6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404bea:	f8da 3008 	ldr.w	r3, [sl, #8]
  404bee:	eba3 0386 	sub.w	r3, r3, r6, lsl #2
  404bf2:	f8ca 3008 	str.w	r3, [sl, #8]
  404bf6:	f109 0908 	add.w	r9, r9, #8
  404bfa:	2b00      	cmp	r3, #0
  404bfc:	d1db      	bne.n	404bb6 <__sprint_r.part.0+0x1a>
  404bfe:	2000      	movs	r0, #0
  404c00:	e7ec      	b.n	404bdc <__sprint_r.part.0+0x40>
  404c02:	f001 fa99 	bl	406138 <__sfvwrite_r>
  404c06:	2300      	movs	r3, #0
  404c08:	f8ca 3008 	str.w	r3, [sl, #8]
  404c0c:	f8ca 3004 	str.w	r3, [sl, #4]
  404c10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00404c14 <_vfiprintf_r>:
  404c14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404c18:	b0ab      	sub	sp, #172	; 0xac
  404c1a:	461c      	mov	r4, r3
  404c1c:	9100      	str	r1, [sp, #0]
  404c1e:	4690      	mov	r8, r2
  404c20:	9304      	str	r3, [sp, #16]
  404c22:	9005      	str	r0, [sp, #20]
  404c24:	b118      	cbz	r0, 404c2e <_vfiprintf_r+0x1a>
  404c26:	6b83      	ldr	r3, [r0, #56]	; 0x38
  404c28:	2b00      	cmp	r3, #0
  404c2a:	f000 80de 	beq.w	404dea <_vfiprintf_r+0x1d6>
  404c2e:	9800      	ldr	r0, [sp, #0]
  404c30:	f9b0 100c 	ldrsh.w	r1, [r0, #12]
  404c34:	b28a      	uxth	r2, r1
  404c36:	0495      	lsls	r5, r2, #18
  404c38:	d407      	bmi.n	404c4a <_vfiprintf_r+0x36>
  404c3a:	6e43      	ldr	r3, [r0, #100]	; 0x64
  404c3c:	f441 5200 	orr.w	r2, r1, #8192	; 0x2000
  404c40:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  404c44:	8182      	strh	r2, [r0, #12]
  404c46:	6643      	str	r3, [r0, #100]	; 0x64
  404c48:	b292      	uxth	r2, r2
  404c4a:	0711      	lsls	r1, r2, #28
  404c4c:	f140 80b1 	bpl.w	404db2 <_vfiprintf_r+0x19e>
  404c50:	9b00      	ldr	r3, [sp, #0]
  404c52:	691b      	ldr	r3, [r3, #16]
  404c54:	2b00      	cmp	r3, #0
  404c56:	f000 80ac 	beq.w	404db2 <_vfiprintf_r+0x19e>
  404c5a:	f002 021a 	and.w	r2, r2, #26
  404c5e:	2a0a      	cmp	r2, #10
  404c60:	f000 80b5 	beq.w	404dce <_vfiprintf_r+0x1ba>
  404c64:	2300      	movs	r3, #0
  404c66:	f10d 0b68 	add.w	fp, sp, #104	; 0x68
  404c6a:	9302      	str	r3, [sp, #8]
  404c6c:	930f      	str	r3, [sp, #60]	; 0x3c
  404c6e:	930e      	str	r3, [sp, #56]	; 0x38
  404c70:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  404c74:	46da      	mov	sl, fp
  404c76:	f898 3000 	ldrb.w	r3, [r8]
  404c7a:	4644      	mov	r4, r8
  404c7c:	b1fb      	cbz	r3, 404cbe <_vfiprintf_r+0xaa>
  404c7e:	2b25      	cmp	r3, #37	; 0x25
  404c80:	d102      	bne.n	404c88 <_vfiprintf_r+0x74>
  404c82:	e01c      	b.n	404cbe <_vfiprintf_r+0xaa>
  404c84:	2b25      	cmp	r3, #37	; 0x25
  404c86:	d003      	beq.n	404c90 <_vfiprintf_r+0x7c>
  404c88:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  404c8c:	2b00      	cmp	r3, #0
  404c8e:	d1f9      	bne.n	404c84 <_vfiprintf_r+0x70>
  404c90:	ebc8 0504 	rsb	r5, r8, r4
  404c94:	b19d      	cbz	r5, 404cbe <_vfiprintf_r+0xaa>
  404c96:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404c98:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404c9a:	f8ca 8000 	str.w	r8, [sl]
  404c9e:	3301      	adds	r3, #1
  404ca0:	442a      	add	r2, r5
  404ca2:	2b07      	cmp	r3, #7
  404ca4:	f8ca 5004 	str.w	r5, [sl, #4]
  404ca8:	920f      	str	r2, [sp, #60]	; 0x3c
  404caa:	930e      	str	r3, [sp, #56]	; 0x38
  404cac:	dd7b      	ble.n	404da6 <_vfiprintf_r+0x192>
  404cae:	2a00      	cmp	r2, #0
  404cb0:	f040 8528 	bne.w	405704 <_vfiprintf_r+0xaf0>
  404cb4:	9b02      	ldr	r3, [sp, #8]
  404cb6:	920e      	str	r2, [sp, #56]	; 0x38
  404cb8:	442b      	add	r3, r5
  404cba:	46da      	mov	sl, fp
  404cbc:	9302      	str	r3, [sp, #8]
  404cbe:	7823      	ldrb	r3, [r4, #0]
  404cc0:	2b00      	cmp	r3, #0
  404cc2:	f000 843e 	beq.w	405542 <_vfiprintf_r+0x92e>
  404cc6:	2100      	movs	r1, #0
  404cc8:	f04f 0300 	mov.w	r3, #0
  404ccc:	f04f 32ff 	mov.w	r2, #4294967295
  404cd0:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  404cd4:	f104 0801 	add.w	r8, r4, #1
  404cd8:	7863      	ldrb	r3, [r4, #1]
  404cda:	9201      	str	r2, [sp, #4]
  404cdc:	4608      	mov	r0, r1
  404cde:	460e      	mov	r6, r1
  404ce0:	460c      	mov	r4, r1
  404ce2:	f108 0801 	add.w	r8, r8, #1
  404ce6:	f1a3 0220 	sub.w	r2, r3, #32
  404cea:	2a58      	cmp	r2, #88	; 0x58
  404cec:	f200 8393 	bhi.w	405416 <_vfiprintf_r+0x802>
  404cf0:	e8df f012 	tbh	[pc, r2, lsl #1]
  404cf4:	03910346 	.word	0x03910346
  404cf8:	034e0391 	.word	0x034e0391
  404cfc:	03910391 	.word	0x03910391
  404d00:	03910391 	.word	0x03910391
  404d04:	03910391 	.word	0x03910391
  404d08:	02670289 	.word	0x02670289
  404d0c:	00800391 	.word	0x00800391
  404d10:	0391026c 	.word	0x0391026c
  404d14:	025901c6 	.word	0x025901c6
  404d18:	02590259 	.word	0x02590259
  404d1c:	02590259 	.word	0x02590259
  404d20:	02590259 	.word	0x02590259
  404d24:	02590259 	.word	0x02590259
  404d28:	03910391 	.word	0x03910391
  404d2c:	03910391 	.word	0x03910391
  404d30:	03910391 	.word	0x03910391
  404d34:	03910391 	.word	0x03910391
  404d38:	03910391 	.word	0x03910391
  404d3c:	039101cb 	.word	0x039101cb
  404d40:	03910391 	.word	0x03910391
  404d44:	03910391 	.word	0x03910391
  404d48:	03910391 	.word	0x03910391
  404d4c:	03910391 	.word	0x03910391
  404d50:	02140391 	.word	0x02140391
  404d54:	03910391 	.word	0x03910391
  404d58:	03910391 	.word	0x03910391
  404d5c:	02ee0391 	.word	0x02ee0391
  404d60:	03910391 	.word	0x03910391
  404d64:	03910311 	.word	0x03910311
  404d68:	03910391 	.word	0x03910391
  404d6c:	03910391 	.word	0x03910391
  404d70:	03910391 	.word	0x03910391
  404d74:	03910391 	.word	0x03910391
  404d78:	03340391 	.word	0x03340391
  404d7c:	0391038a 	.word	0x0391038a
  404d80:	03910391 	.word	0x03910391
  404d84:	038a0367 	.word	0x038a0367
  404d88:	03910391 	.word	0x03910391
  404d8c:	0391036c 	.word	0x0391036c
  404d90:	02950379 	.word	0x02950379
  404d94:	02e90085 	.word	0x02e90085
  404d98:	029b0391 	.word	0x029b0391
  404d9c:	02ba0391 	.word	0x02ba0391
  404da0:	03910391 	.word	0x03910391
  404da4:	0353      	.short	0x0353
  404da6:	f10a 0a08 	add.w	sl, sl, #8
  404daa:	9b02      	ldr	r3, [sp, #8]
  404dac:	442b      	add	r3, r5
  404dae:	9302      	str	r3, [sp, #8]
  404db0:	e785      	b.n	404cbe <_vfiprintf_r+0xaa>
  404db2:	9900      	ldr	r1, [sp, #0]
  404db4:	9805      	ldr	r0, [sp, #20]
  404db6:	f000 fe61 	bl	405a7c <__swsetup_r>
  404dba:	2800      	cmp	r0, #0
  404dbc:	f040 8558 	bne.w	405870 <_vfiprintf_r+0xc5c>
  404dc0:	9b00      	ldr	r3, [sp, #0]
  404dc2:	899a      	ldrh	r2, [r3, #12]
  404dc4:	f002 021a 	and.w	r2, r2, #26
  404dc8:	2a0a      	cmp	r2, #10
  404dca:	f47f af4b 	bne.w	404c64 <_vfiprintf_r+0x50>
  404dce:	9900      	ldr	r1, [sp, #0]
  404dd0:	f9b1 300e 	ldrsh.w	r3, [r1, #14]
  404dd4:	2b00      	cmp	r3, #0
  404dd6:	f6ff af45 	blt.w	404c64 <_vfiprintf_r+0x50>
  404dda:	4623      	mov	r3, r4
  404ddc:	4642      	mov	r2, r8
  404dde:	9805      	ldr	r0, [sp, #20]
  404de0:	f000 fe16 	bl	405a10 <__sbprintf>
  404de4:	b02b      	add	sp, #172	; 0xac
  404de6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404dea:	f000 fff3 	bl	405dd4 <__sinit>
  404dee:	e71e      	b.n	404c2e <_vfiprintf_r+0x1a>
  404df0:	4264      	negs	r4, r4
  404df2:	9304      	str	r3, [sp, #16]
  404df4:	f046 0604 	orr.w	r6, r6, #4
  404df8:	f898 3000 	ldrb.w	r3, [r8]
  404dfc:	e771      	b.n	404ce2 <_vfiprintf_r+0xce>
  404dfe:	2130      	movs	r1, #48	; 0x30
  404e00:	9804      	ldr	r0, [sp, #16]
  404e02:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
  404e06:	9901      	ldr	r1, [sp, #4]
  404e08:	9406      	str	r4, [sp, #24]
  404e0a:	f04f 0300 	mov.w	r3, #0
  404e0e:	2278      	movs	r2, #120	; 0x78
  404e10:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  404e14:	2900      	cmp	r1, #0
  404e16:	4603      	mov	r3, r0
  404e18:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
  404e1c:	6804      	ldr	r4, [r0, #0]
  404e1e:	f103 0304 	add.w	r3, r3, #4
  404e22:	f04f 0500 	mov.w	r5, #0
  404e26:	f046 0202 	orr.w	r2, r6, #2
  404e2a:	f2c0 8525 	blt.w	405878 <_vfiprintf_r+0xc64>
  404e2e:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  404e32:	ea54 0205 	orrs.w	r2, r4, r5
  404e36:	f046 0602 	orr.w	r6, r6, #2
  404e3a:	9304      	str	r3, [sp, #16]
  404e3c:	f040 84bf 	bne.w	4057be <_vfiprintf_r+0xbaa>
  404e40:	48b3      	ldr	r0, [pc, #716]	; (405110 <_vfiprintf_r+0x4fc>)
  404e42:	9b01      	ldr	r3, [sp, #4]
  404e44:	2b00      	cmp	r3, #0
  404e46:	f040 841c 	bne.w	405682 <_vfiprintf_r+0xa6e>
  404e4a:	4699      	mov	r9, r3
  404e4c:	2300      	movs	r3, #0
  404e4e:	9301      	str	r3, [sp, #4]
  404e50:	9303      	str	r3, [sp, #12]
  404e52:	465f      	mov	r7, fp
  404e54:	9b01      	ldr	r3, [sp, #4]
  404e56:	9a03      	ldr	r2, [sp, #12]
  404e58:	4293      	cmp	r3, r2
  404e5a:	bfb8      	it	lt
  404e5c:	4613      	movlt	r3, r2
  404e5e:	461d      	mov	r5, r3
  404e60:	f1b9 0f00 	cmp.w	r9, #0
  404e64:	d000      	beq.n	404e68 <_vfiprintf_r+0x254>
  404e66:	3501      	adds	r5, #1
  404e68:	f016 0302 	ands.w	r3, r6, #2
  404e6c:	9307      	str	r3, [sp, #28]
  404e6e:	bf18      	it	ne
  404e70:	3502      	addne	r5, #2
  404e72:	f016 0384 	ands.w	r3, r6, #132	; 0x84
  404e76:	9308      	str	r3, [sp, #32]
  404e78:	f040 82f1 	bne.w	40545e <_vfiprintf_r+0x84a>
  404e7c:	9b06      	ldr	r3, [sp, #24]
  404e7e:	1b5c      	subs	r4, r3, r5
  404e80:	2c00      	cmp	r4, #0
  404e82:	f340 82ec 	ble.w	40545e <_vfiprintf_r+0x84a>
  404e86:	2c10      	cmp	r4, #16
  404e88:	f340 8556 	ble.w	405938 <_vfiprintf_r+0xd24>
  404e8c:	f8df 9284 	ldr.w	r9, [pc, #644]	; 405114 <_vfiprintf_r+0x500>
  404e90:	f8dd e038 	ldr.w	lr, [sp, #56]	; 0x38
  404e94:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404e96:	46d4      	mov	ip, sl
  404e98:	2310      	movs	r3, #16
  404e9a:	46c2      	mov	sl, r8
  404e9c:	4670      	mov	r0, lr
  404e9e:	46a8      	mov	r8, r5
  404ea0:	464d      	mov	r5, r9
  404ea2:	f8dd 9014 	ldr.w	r9, [sp, #20]
  404ea6:	e007      	b.n	404eb8 <_vfiprintf_r+0x2a4>
  404ea8:	f100 0e02 	add.w	lr, r0, #2
  404eac:	f10c 0c08 	add.w	ip, ip, #8
  404eb0:	4608      	mov	r0, r1
  404eb2:	3c10      	subs	r4, #16
  404eb4:	2c10      	cmp	r4, #16
  404eb6:	dd13      	ble.n	404ee0 <_vfiprintf_r+0x2cc>
  404eb8:	1c41      	adds	r1, r0, #1
  404eba:	3210      	adds	r2, #16
  404ebc:	2907      	cmp	r1, #7
  404ebe:	920f      	str	r2, [sp, #60]	; 0x3c
  404ec0:	f8cc 5000 	str.w	r5, [ip]
  404ec4:	f8cc 3004 	str.w	r3, [ip, #4]
  404ec8:	910e      	str	r1, [sp, #56]	; 0x38
  404eca:	dded      	ble.n	404ea8 <_vfiprintf_r+0x294>
  404ecc:	2a00      	cmp	r2, #0
  404ece:	f040 82b7 	bne.w	405440 <_vfiprintf_r+0x82c>
  404ed2:	3c10      	subs	r4, #16
  404ed4:	2c10      	cmp	r4, #16
  404ed6:	4610      	mov	r0, r2
  404ed8:	f04f 0e01 	mov.w	lr, #1
  404edc:	46dc      	mov	ip, fp
  404ede:	dceb      	bgt.n	404eb8 <_vfiprintf_r+0x2a4>
  404ee0:	46a9      	mov	r9, r5
  404ee2:	4670      	mov	r0, lr
  404ee4:	4645      	mov	r5, r8
  404ee6:	46d0      	mov	r8, sl
  404ee8:	46e2      	mov	sl, ip
  404eea:	4422      	add	r2, r4
  404eec:	2807      	cmp	r0, #7
  404eee:	920f      	str	r2, [sp, #60]	; 0x3c
  404ef0:	f8ca 9000 	str.w	r9, [sl]
  404ef4:	f8ca 4004 	str.w	r4, [sl, #4]
  404ef8:	900e      	str	r0, [sp, #56]	; 0x38
  404efa:	f300 8375 	bgt.w	4055e8 <_vfiprintf_r+0x9d4>
  404efe:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  404f02:	f10a 0a08 	add.w	sl, sl, #8
  404f06:	f100 0e01 	add.w	lr, r0, #1
  404f0a:	2b00      	cmp	r3, #0
  404f0c:	f040 82b0 	bne.w	405470 <_vfiprintf_r+0x85c>
  404f10:	9b07      	ldr	r3, [sp, #28]
  404f12:	2b00      	cmp	r3, #0
  404f14:	f000 82c3 	beq.w	40549e <_vfiprintf_r+0x88a>
  404f18:	3202      	adds	r2, #2
  404f1a:	a90c      	add	r1, sp, #48	; 0x30
  404f1c:	2302      	movs	r3, #2
  404f1e:	f1be 0f07 	cmp.w	lr, #7
  404f22:	920f      	str	r2, [sp, #60]	; 0x3c
  404f24:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  404f28:	e88a 000a 	stmia.w	sl, {r1, r3}
  404f2c:	f340 8378 	ble.w	405620 <_vfiprintf_r+0xa0c>
  404f30:	2a00      	cmp	r2, #0
  404f32:	f040 840a 	bne.w	40574a <_vfiprintf_r+0xb36>
  404f36:	9b08      	ldr	r3, [sp, #32]
  404f38:	2b80      	cmp	r3, #128	; 0x80
  404f3a:	f04f 0e01 	mov.w	lr, #1
  404f3e:	4610      	mov	r0, r2
  404f40:	46da      	mov	sl, fp
  404f42:	f040 82b0 	bne.w	4054a6 <_vfiprintf_r+0x892>
  404f46:	9b06      	ldr	r3, [sp, #24]
  404f48:	1b5c      	subs	r4, r3, r5
  404f4a:	2c00      	cmp	r4, #0
  404f4c:	f340 82ab 	ble.w	4054a6 <_vfiprintf_r+0x892>
  404f50:	2c10      	cmp	r4, #16
  404f52:	f8df 91c4 	ldr.w	r9, [pc, #452]	; 405118 <_vfiprintf_r+0x504>
  404f56:	f340 850b 	ble.w	405970 <_vfiprintf_r+0xd5c>
  404f5a:	46d6      	mov	lr, sl
  404f5c:	2310      	movs	r3, #16
  404f5e:	46c2      	mov	sl, r8
  404f60:	46a8      	mov	r8, r5
  404f62:	464d      	mov	r5, r9
  404f64:	f8dd 9014 	ldr.w	r9, [sp, #20]
  404f68:	e007      	b.n	404f7a <_vfiprintf_r+0x366>
  404f6a:	f100 0c02 	add.w	ip, r0, #2
  404f6e:	f10e 0e08 	add.w	lr, lr, #8
  404f72:	4608      	mov	r0, r1
  404f74:	3c10      	subs	r4, #16
  404f76:	2c10      	cmp	r4, #16
  404f78:	dd13      	ble.n	404fa2 <_vfiprintf_r+0x38e>
  404f7a:	1c41      	adds	r1, r0, #1
  404f7c:	3210      	adds	r2, #16
  404f7e:	2907      	cmp	r1, #7
  404f80:	920f      	str	r2, [sp, #60]	; 0x3c
  404f82:	f8ce 5000 	str.w	r5, [lr]
  404f86:	f8ce 3004 	str.w	r3, [lr, #4]
  404f8a:	910e      	str	r1, [sp, #56]	; 0x38
  404f8c:	dded      	ble.n	404f6a <_vfiprintf_r+0x356>
  404f8e:	2a00      	cmp	r2, #0
  404f90:	f040 8315 	bne.w	4055be <_vfiprintf_r+0x9aa>
  404f94:	3c10      	subs	r4, #16
  404f96:	2c10      	cmp	r4, #16
  404f98:	f04f 0c01 	mov.w	ip, #1
  404f9c:	4610      	mov	r0, r2
  404f9e:	46de      	mov	lr, fp
  404fa0:	dceb      	bgt.n	404f7a <_vfiprintf_r+0x366>
  404fa2:	46a9      	mov	r9, r5
  404fa4:	4645      	mov	r5, r8
  404fa6:	46d0      	mov	r8, sl
  404fa8:	46f2      	mov	sl, lr
  404faa:	4422      	add	r2, r4
  404fac:	f1bc 0f07 	cmp.w	ip, #7
  404fb0:	920f      	str	r2, [sp, #60]	; 0x3c
  404fb2:	f8ca 9000 	str.w	r9, [sl]
  404fb6:	f8ca 4004 	str.w	r4, [sl, #4]
  404fba:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
  404fbe:	f300 83d2 	bgt.w	405766 <_vfiprintf_r+0xb52>
  404fc2:	9b01      	ldr	r3, [sp, #4]
  404fc4:	9903      	ldr	r1, [sp, #12]
  404fc6:	1a5c      	subs	r4, r3, r1
  404fc8:	2c00      	cmp	r4, #0
  404fca:	f10a 0a08 	add.w	sl, sl, #8
  404fce:	f10c 0e01 	add.w	lr, ip, #1
  404fd2:	4660      	mov	r0, ip
  404fd4:	f300 826d 	bgt.w	4054b2 <_vfiprintf_r+0x89e>
  404fd8:	9903      	ldr	r1, [sp, #12]
  404fda:	f8ca 7000 	str.w	r7, [sl]
  404fde:	440a      	add	r2, r1
  404fe0:	f1be 0f07 	cmp.w	lr, #7
  404fe4:	920f      	str	r2, [sp, #60]	; 0x3c
  404fe6:	f8ca 1004 	str.w	r1, [sl, #4]
  404fea:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  404fee:	f340 82ce 	ble.w	40558e <_vfiprintf_r+0x97a>
  404ff2:	2a00      	cmp	r2, #0
  404ff4:	f040 833a 	bne.w	40566c <_vfiprintf_r+0xa58>
  404ff8:	0770      	lsls	r0, r6, #29
  404ffa:	920e      	str	r2, [sp, #56]	; 0x38
  404ffc:	d538      	bpl.n	405070 <_vfiprintf_r+0x45c>
  404ffe:	9b06      	ldr	r3, [sp, #24]
  405000:	1b5c      	subs	r4, r3, r5
  405002:	2c00      	cmp	r4, #0
  405004:	dd34      	ble.n	405070 <_vfiprintf_r+0x45c>
  405006:	46da      	mov	sl, fp
  405008:	2c10      	cmp	r4, #16
  40500a:	f340 84ab 	ble.w	405964 <_vfiprintf_r+0xd50>
  40500e:	f8df 9104 	ldr.w	r9, [pc, #260]	; 405114 <_vfiprintf_r+0x500>
  405012:	990e      	ldr	r1, [sp, #56]	; 0x38
  405014:	464f      	mov	r7, r9
  405016:	2610      	movs	r6, #16
  405018:	f8dd 9014 	ldr.w	r9, [sp, #20]
  40501c:	e006      	b.n	40502c <_vfiprintf_r+0x418>
  40501e:	1c88      	adds	r0, r1, #2
  405020:	f10a 0a08 	add.w	sl, sl, #8
  405024:	4619      	mov	r1, r3
  405026:	3c10      	subs	r4, #16
  405028:	2c10      	cmp	r4, #16
  40502a:	dd13      	ble.n	405054 <_vfiprintf_r+0x440>
  40502c:	1c4b      	adds	r3, r1, #1
  40502e:	3210      	adds	r2, #16
  405030:	2b07      	cmp	r3, #7
  405032:	920f      	str	r2, [sp, #60]	; 0x3c
  405034:	f8ca 7000 	str.w	r7, [sl]
  405038:	f8ca 6004 	str.w	r6, [sl, #4]
  40503c:	930e      	str	r3, [sp, #56]	; 0x38
  40503e:	ddee      	ble.n	40501e <_vfiprintf_r+0x40a>
  405040:	2a00      	cmp	r2, #0
  405042:	f040 828e 	bne.w	405562 <_vfiprintf_r+0x94e>
  405046:	3c10      	subs	r4, #16
  405048:	2c10      	cmp	r4, #16
  40504a:	f04f 0001 	mov.w	r0, #1
  40504e:	4611      	mov	r1, r2
  405050:	46da      	mov	sl, fp
  405052:	dceb      	bgt.n	40502c <_vfiprintf_r+0x418>
  405054:	46b9      	mov	r9, r7
  405056:	4422      	add	r2, r4
  405058:	2807      	cmp	r0, #7
  40505a:	920f      	str	r2, [sp, #60]	; 0x3c
  40505c:	f8ca 9000 	str.w	r9, [sl]
  405060:	f8ca 4004 	str.w	r4, [sl, #4]
  405064:	900e      	str	r0, [sp, #56]	; 0x38
  405066:	f340 829b 	ble.w	4055a0 <_vfiprintf_r+0x98c>
  40506a:	2a00      	cmp	r2, #0
  40506c:	f040 8425 	bne.w	4058ba <_vfiprintf_r+0xca6>
  405070:	9b02      	ldr	r3, [sp, #8]
  405072:	9a06      	ldr	r2, [sp, #24]
  405074:	42aa      	cmp	r2, r5
  405076:	bfac      	ite	ge
  405078:	189b      	addge	r3, r3, r2
  40507a:	195b      	addlt	r3, r3, r5
  40507c:	9302      	str	r3, [sp, #8]
  40507e:	e299      	b.n	4055b4 <_vfiprintf_r+0x9a0>
  405080:	f046 0680 	orr.w	r6, r6, #128	; 0x80
  405084:	f898 3000 	ldrb.w	r3, [r8]
  405088:	e62b      	b.n	404ce2 <_vfiprintf_r+0xce>
  40508a:	9406      	str	r4, [sp, #24]
  40508c:	2900      	cmp	r1, #0
  40508e:	f040 84af 	bne.w	4059f0 <_vfiprintf_r+0xddc>
  405092:	f046 0610 	orr.w	r6, r6, #16
  405096:	06b3      	lsls	r3, r6, #26
  405098:	f140 8312 	bpl.w	4056c0 <_vfiprintf_r+0xaac>
  40509c:	9904      	ldr	r1, [sp, #16]
  40509e:	3107      	adds	r1, #7
  4050a0:	f021 0107 	bic.w	r1, r1, #7
  4050a4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4050a8:	3108      	adds	r1, #8
  4050aa:	9104      	str	r1, [sp, #16]
  4050ac:	4614      	mov	r4, r2
  4050ae:	461d      	mov	r5, r3
  4050b0:	2a00      	cmp	r2, #0
  4050b2:	f173 0300 	sbcs.w	r3, r3, #0
  4050b6:	f2c0 8386 	blt.w	4057c6 <_vfiprintf_r+0xbb2>
  4050ba:	9b01      	ldr	r3, [sp, #4]
  4050bc:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  4050c0:	2b00      	cmp	r3, #0
  4050c2:	f2c0 831a 	blt.w	4056fa <_vfiprintf_r+0xae6>
  4050c6:	ea54 0305 	orrs.w	r3, r4, r5
  4050ca:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4050ce:	f000 80ed 	beq.w	4052ac <_vfiprintf_r+0x698>
  4050d2:	2d00      	cmp	r5, #0
  4050d4:	bf08      	it	eq
  4050d6:	2c0a      	cmpeq	r4, #10
  4050d8:	f0c0 80ed 	bcc.w	4052b6 <_vfiprintf_r+0x6a2>
  4050dc:	465f      	mov	r7, fp
  4050de:	4620      	mov	r0, r4
  4050e0:	4629      	mov	r1, r5
  4050e2:	220a      	movs	r2, #10
  4050e4:	2300      	movs	r3, #0
  4050e6:	f001 fed7 	bl	406e98 <__aeabi_uldivmod>
  4050ea:	3230      	adds	r2, #48	; 0x30
  4050ec:	f807 2d01 	strb.w	r2, [r7, #-1]!
  4050f0:	4620      	mov	r0, r4
  4050f2:	4629      	mov	r1, r5
  4050f4:	2300      	movs	r3, #0
  4050f6:	220a      	movs	r2, #10
  4050f8:	f001 fece 	bl	406e98 <__aeabi_uldivmod>
  4050fc:	4604      	mov	r4, r0
  4050fe:	460d      	mov	r5, r1
  405100:	ea54 0305 	orrs.w	r3, r4, r5
  405104:	d1eb      	bne.n	4050de <_vfiprintf_r+0x4ca>
  405106:	ebc7 030b 	rsb	r3, r7, fp
  40510a:	9303      	str	r3, [sp, #12]
  40510c:	e6a2      	b.n	404e54 <_vfiprintf_r+0x240>
  40510e:	bf00      	nop
  405110:	00407a54 	.word	0x00407a54
  405114:	00407a70 	.word	0x00407a70
  405118:	00407a30 	.word	0x00407a30
  40511c:	9406      	str	r4, [sp, #24]
  40511e:	2900      	cmp	r1, #0
  405120:	f040 8462 	bne.w	4059e8 <_vfiprintf_r+0xdd4>
  405124:	f046 0610 	orr.w	r6, r6, #16
  405128:	f016 0320 	ands.w	r3, r6, #32
  40512c:	f000 82ae 	beq.w	40568c <_vfiprintf_r+0xa78>
  405130:	9b04      	ldr	r3, [sp, #16]
  405132:	3307      	adds	r3, #7
  405134:	f023 0307 	bic.w	r3, r3, #7
  405138:	f04f 0200 	mov.w	r2, #0
  40513c:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  405140:	e9d3 4500 	ldrd	r4, r5, [r3]
  405144:	f103 0208 	add.w	r2, r3, #8
  405148:	9b01      	ldr	r3, [sp, #4]
  40514a:	9204      	str	r2, [sp, #16]
  40514c:	2b00      	cmp	r3, #0
  40514e:	f2c0 8174 	blt.w	40543a <_vfiprintf_r+0x826>
  405152:	ea54 0305 	orrs.w	r3, r4, r5
  405156:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40515a:	f040 816e 	bne.w	40543a <_vfiprintf_r+0x826>
  40515e:	9b01      	ldr	r3, [sp, #4]
  405160:	2b00      	cmp	r3, #0
  405162:	f000 8430 	beq.w	4059c6 <_vfiprintf_r+0xdb2>
  405166:	f04f 0900 	mov.w	r9, #0
  40516a:	2400      	movs	r4, #0
  40516c:	2500      	movs	r5, #0
  40516e:	465f      	mov	r7, fp
  405170:	08e2      	lsrs	r2, r4, #3
  405172:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  405176:	08e9      	lsrs	r1, r5, #3
  405178:	f004 0307 	and.w	r3, r4, #7
  40517c:	460d      	mov	r5, r1
  40517e:	4614      	mov	r4, r2
  405180:	3330      	adds	r3, #48	; 0x30
  405182:	ea54 0205 	orrs.w	r2, r4, r5
  405186:	f807 3d01 	strb.w	r3, [r7, #-1]!
  40518a:	d1f1      	bne.n	405170 <_vfiprintf_r+0x55c>
  40518c:	07f4      	lsls	r4, r6, #31
  40518e:	d5ba      	bpl.n	405106 <_vfiprintf_r+0x4f2>
  405190:	2b30      	cmp	r3, #48	; 0x30
  405192:	d0b8      	beq.n	405106 <_vfiprintf_r+0x4f2>
  405194:	2230      	movs	r2, #48	; 0x30
  405196:	1e7b      	subs	r3, r7, #1
  405198:	f807 2c01 	strb.w	r2, [r7, #-1]
  40519c:	ebc3 020b 	rsb	r2, r3, fp
  4051a0:	9203      	str	r2, [sp, #12]
  4051a2:	461f      	mov	r7, r3
  4051a4:	e656      	b.n	404e54 <_vfiprintf_r+0x240>
  4051a6:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  4051aa:	2400      	movs	r4, #0
  4051ac:	f818 3b01 	ldrb.w	r3, [r8], #1
  4051b0:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4051b4:	eb02 0444 	add.w	r4, r2, r4, lsl #1
  4051b8:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  4051bc:	2a09      	cmp	r2, #9
  4051be:	d9f5      	bls.n	4051ac <_vfiprintf_r+0x598>
  4051c0:	e591      	b.n	404ce6 <_vfiprintf_r+0xd2>
  4051c2:	f898 3000 	ldrb.w	r3, [r8]
  4051c6:	2101      	movs	r1, #1
  4051c8:	202b      	movs	r0, #43	; 0x2b
  4051ca:	e58a      	b.n	404ce2 <_vfiprintf_r+0xce>
  4051cc:	f898 3000 	ldrb.w	r3, [r8]
  4051d0:	2b2a      	cmp	r3, #42	; 0x2a
  4051d2:	f108 0501 	add.w	r5, r8, #1
  4051d6:	f000 83dd 	beq.w	405994 <_vfiprintf_r+0xd80>
  4051da:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  4051de:	2a09      	cmp	r2, #9
  4051e0:	46a8      	mov	r8, r5
  4051e2:	bf98      	it	ls
  4051e4:	2500      	movls	r5, #0
  4051e6:	f200 83ce 	bhi.w	405986 <_vfiprintf_r+0xd72>
  4051ea:	f818 3b01 	ldrb.w	r3, [r8], #1
  4051ee:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  4051f2:	eb02 0545 	add.w	r5, r2, r5, lsl #1
  4051f6:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  4051fa:	2a09      	cmp	r2, #9
  4051fc:	d9f5      	bls.n	4051ea <_vfiprintf_r+0x5d6>
  4051fe:	ea45 72e5 	orr.w	r2, r5, r5, asr #31
  405202:	9201      	str	r2, [sp, #4]
  405204:	e56f      	b.n	404ce6 <_vfiprintf_r+0xd2>
  405206:	9a04      	ldr	r2, [sp, #16]
  405208:	6814      	ldr	r4, [r2, #0]
  40520a:	4613      	mov	r3, r2
  40520c:	2c00      	cmp	r4, #0
  40520e:	f103 0304 	add.w	r3, r3, #4
  405212:	f6ff aded 	blt.w	404df0 <_vfiprintf_r+0x1dc>
  405216:	9304      	str	r3, [sp, #16]
  405218:	f898 3000 	ldrb.w	r3, [r8]
  40521c:	e561      	b.n	404ce2 <_vfiprintf_r+0xce>
  40521e:	9406      	str	r4, [sp, #24]
  405220:	2900      	cmp	r1, #0
  405222:	d081      	beq.n	405128 <_vfiprintf_r+0x514>
  405224:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  405228:	e77e      	b.n	405128 <_vfiprintf_r+0x514>
  40522a:	9a04      	ldr	r2, [sp, #16]
  40522c:	9406      	str	r4, [sp, #24]
  40522e:	6817      	ldr	r7, [r2, #0]
  405230:	f04f 0300 	mov.w	r3, #0
  405234:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  405238:	1d14      	adds	r4, r2, #4
  40523a:	9b01      	ldr	r3, [sp, #4]
  40523c:	2f00      	cmp	r7, #0
  40523e:	f000 8386 	beq.w	40594e <_vfiprintf_r+0xd3a>
  405242:	2b00      	cmp	r3, #0
  405244:	f2c0 835f 	blt.w	405906 <_vfiprintf_r+0xcf2>
  405248:	461a      	mov	r2, r3
  40524a:	2100      	movs	r1, #0
  40524c:	4638      	mov	r0, r7
  40524e:	f001 f99f 	bl	406590 <memchr>
  405252:	2800      	cmp	r0, #0
  405254:	f000 838f 	beq.w	405976 <_vfiprintf_r+0xd62>
  405258:	1bc3      	subs	r3, r0, r7
  40525a:	9303      	str	r3, [sp, #12]
  40525c:	2300      	movs	r3, #0
  40525e:	9404      	str	r4, [sp, #16]
  405260:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  405264:	9301      	str	r3, [sp, #4]
  405266:	e5f5      	b.n	404e54 <_vfiprintf_r+0x240>
  405268:	9406      	str	r4, [sp, #24]
  40526a:	2900      	cmp	r1, #0
  40526c:	f040 83b9 	bne.w	4059e2 <_vfiprintf_r+0xdce>
  405270:	f016 0920 	ands.w	r9, r6, #32
  405274:	d135      	bne.n	4052e2 <_vfiprintf_r+0x6ce>
  405276:	f016 0310 	ands.w	r3, r6, #16
  40527a:	d103      	bne.n	405284 <_vfiprintf_r+0x670>
  40527c:	f016 0940 	ands.w	r9, r6, #64	; 0x40
  405280:	f040 832a 	bne.w	4058d8 <_vfiprintf_r+0xcc4>
  405284:	9a04      	ldr	r2, [sp, #16]
  405286:	4613      	mov	r3, r2
  405288:	6814      	ldr	r4, [r2, #0]
  40528a:	9a01      	ldr	r2, [sp, #4]
  40528c:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  405290:	2a00      	cmp	r2, #0
  405292:	f103 0304 	add.w	r3, r3, #4
  405296:	f04f 0500 	mov.w	r5, #0
  40529a:	f2c0 8332 	blt.w	405902 <_vfiprintf_r+0xcee>
  40529e:	ea54 0205 	orrs.w	r2, r4, r5
  4052a2:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4052a6:	9304      	str	r3, [sp, #16]
  4052a8:	f47f af13 	bne.w	4050d2 <_vfiprintf_r+0x4be>
  4052ac:	9b01      	ldr	r3, [sp, #4]
  4052ae:	2b00      	cmp	r3, #0
  4052b0:	f43f adcc 	beq.w	404e4c <_vfiprintf_r+0x238>
  4052b4:	2400      	movs	r4, #0
  4052b6:	af2a      	add	r7, sp, #168	; 0xa8
  4052b8:	3430      	adds	r4, #48	; 0x30
  4052ba:	f807 4d41 	strb.w	r4, [r7, #-65]!
  4052be:	ebc7 030b 	rsb	r3, r7, fp
  4052c2:	9303      	str	r3, [sp, #12]
  4052c4:	e5c6      	b.n	404e54 <_vfiprintf_r+0x240>
  4052c6:	f046 0620 	orr.w	r6, r6, #32
  4052ca:	f898 3000 	ldrb.w	r3, [r8]
  4052ce:	e508      	b.n	404ce2 <_vfiprintf_r+0xce>
  4052d0:	9406      	str	r4, [sp, #24]
  4052d2:	2900      	cmp	r1, #0
  4052d4:	f040 836e 	bne.w	4059b4 <_vfiprintf_r+0xda0>
  4052d8:	f046 0610 	orr.w	r6, r6, #16
  4052dc:	f016 0920 	ands.w	r9, r6, #32
  4052e0:	d0c9      	beq.n	405276 <_vfiprintf_r+0x662>
  4052e2:	9b04      	ldr	r3, [sp, #16]
  4052e4:	3307      	adds	r3, #7
  4052e6:	f023 0307 	bic.w	r3, r3, #7
  4052ea:	f04f 0200 	mov.w	r2, #0
  4052ee:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  4052f2:	e9d3 4500 	ldrd	r4, r5, [r3]
  4052f6:	f103 0208 	add.w	r2, r3, #8
  4052fa:	9b01      	ldr	r3, [sp, #4]
  4052fc:	9204      	str	r2, [sp, #16]
  4052fe:	2b00      	cmp	r3, #0
  405300:	f2c0 81f9 	blt.w	4056f6 <_vfiprintf_r+0xae2>
  405304:	ea54 0305 	orrs.w	r3, r4, r5
  405308:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40530c:	f04f 0900 	mov.w	r9, #0
  405310:	f47f aedf 	bne.w	4050d2 <_vfiprintf_r+0x4be>
  405314:	e7ca      	b.n	4052ac <_vfiprintf_r+0x698>
  405316:	9406      	str	r4, [sp, #24]
  405318:	2900      	cmp	r1, #0
  40531a:	f040 8351 	bne.w	4059c0 <_vfiprintf_r+0xdac>
  40531e:	06b2      	lsls	r2, r6, #26
  405320:	48ae      	ldr	r0, [pc, #696]	; (4055dc <_vfiprintf_r+0x9c8>)
  405322:	d541      	bpl.n	4053a8 <_vfiprintf_r+0x794>
  405324:	9a04      	ldr	r2, [sp, #16]
  405326:	3207      	adds	r2, #7
  405328:	f022 0207 	bic.w	r2, r2, #7
  40532c:	e9d2 4500 	ldrd	r4, r5, [r2]
  405330:	f102 0108 	add.w	r1, r2, #8
  405334:	9104      	str	r1, [sp, #16]
  405336:	f016 0901 	ands.w	r9, r6, #1
  40533a:	f000 8177 	beq.w	40562c <_vfiprintf_r+0xa18>
  40533e:	ea54 0205 	orrs.w	r2, r4, r5
  405342:	f040 8226 	bne.w	405792 <_vfiprintf_r+0xb7e>
  405346:	f04f 0300 	mov.w	r3, #0
  40534a:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  40534e:	9b01      	ldr	r3, [sp, #4]
  405350:	2b00      	cmp	r3, #0
  405352:	f2c0 8196 	blt.w	405682 <_vfiprintf_r+0xa6e>
  405356:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40535a:	e572      	b.n	404e42 <_vfiprintf_r+0x22e>
  40535c:	9a04      	ldr	r2, [sp, #16]
  40535e:	9406      	str	r4, [sp, #24]
  405360:	6813      	ldr	r3, [r2, #0]
  405362:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  405366:	4613      	mov	r3, r2
  405368:	f04f 0100 	mov.w	r1, #0
  40536c:	2501      	movs	r5, #1
  40536e:	3304      	adds	r3, #4
  405370:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  405374:	9304      	str	r3, [sp, #16]
  405376:	9503      	str	r5, [sp, #12]
  405378:	af10      	add	r7, sp, #64	; 0x40
  40537a:	2300      	movs	r3, #0
  40537c:	9301      	str	r3, [sp, #4]
  40537e:	e573      	b.n	404e68 <_vfiprintf_r+0x254>
  405380:	f898 3000 	ldrb.w	r3, [r8]
  405384:	2800      	cmp	r0, #0
  405386:	f47f acac 	bne.w	404ce2 <_vfiprintf_r+0xce>
  40538a:	2101      	movs	r1, #1
  40538c:	2020      	movs	r0, #32
  40538e:	e4a8      	b.n	404ce2 <_vfiprintf_r+0xce>
  405390:	f046 0601 	orr.w	r6, r6, #1
  405394:	f898 3000 	ldrb.w	r3, [r8]
  405398:	e4a3      	b.n	404ce2 <_vfiprintf_r+0xce>
  40539a:	9406      	str	r4, [sp, #24]
  40539c:	2900      	cmp	r1, #0
  40539e:	f040 830c 	bne.w	4059ba <_vfiprintf_r+0xda6>
  4053a2:	06b2      	lsls	r2, r6, #26
  4053a4:	488e      	ldr	r0, [pc, #568]	; (4055e0 <_vfiprintf_r+0x9cc>)
  4053a6:	d4bd      	bmi.n	405324 <_vfiprintf_r+0x710>
  4053a8:	9904      	ldr	r1, [sp, #16]
  4053aa:	06f7      	lsls	r7, r6, #27
  4053ac:	460a      	mov	r2, r1
  4053ae:	f100 819d 	bmi.w	4056ec <_vfiprintf_r+0xad8>
  4053b2:	0675      	lsls	r5, r6, #25
  4053b4:	f140 819a 	bpl.w	4056ec <_vfiprintf_r+0xad8>
  4053b8:	3204      	adds	r2, #4
  4053ba:	880c      	ldrh	r4, [r1, #0]
  4053bc:	9204      	str	r2, [sp, #16]
  4053be:	2500      	movs	r5, #0
  4053c0:	e7b9      	b.n	405336 <_vfiprintf_r+0x722>
  4053c2:	f046 0640 	orr.w	r6, r6, #64	; 0x40
  4053c6:	f898 3000 	ldrb.w	r3, [r8]
  4053ca:	e48a      	b.n	404ce2 <_vfiprintf_r+0xce>
  4053cc:	f898 3000 	ldrb.w	r3, [r8]
  4053d0:	2b6c      	cmp	r3, #108	; 0x6c
  4053d2:	bf03      	ittte	eq
  4053d4:	f898 3001 	ldrbeq.w	r3, [r8, #1]
  4053d8:	f046 0620 	orreq.w	r6, r6, #32
  4053dc:	f108 0801 	addeq.w	r8, r8, #1
  4053e0:	f046 0610 	orrne.w	r6, r6, #16
  4053e4:	e47d      	b.n	404ce2 <_vfiprintf_r+0xce>
  4053e6:	2900      	cmp	r1, #0
  4053e8:	f040 8309 	bne.w	4059fe <_vfiprintf_r+0xdea>
  4053ec:	06b4      	lsls	r4, r6, #26
  4053ee:	f140 821c 	bpl.w	40582a <_vfiprintf_r+0xc16>
  4053f2:	9a04      	ldr	r2, [sp, #16]
  4053f4:	9902      	ldr	r1, [sp, #8]
  4053f6:	6813      	ldr	r3, [r2, #0]
  4053f8:	17cd      	asrs	r5, r1, #31
  4053fa:	4608      	mov	r0, r1
  4053fc:	3204      	adds	r2, #4
  4053fe:	4629      	mov	r1, r5
  405400:	9204      	str	r2, [sp, #16]
  405402:	e9c3 0100 	strd	r0, r1, [r3]
  405406:	e436      	b.n	404c76 <_vfiprintf_r+0x62>
  405408:	9406      	str	r4, [sp, #24]
  40540a:	2900      	cmp	r1, #0
  40540c:	f43f ae43 	beq.w	405096 <_vfiprintf_r+0x482>
  405410:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  405414:	e63f      	b.n	405096 <_vfiprintf_r+0x482>
  405416:	9406      	str	r4, [sp, #24]
  405418:	2900      	cmp	r1, #0
  40541a:	f040 82ed 	bne.w	4059f8 <_vfiprintf_r+0xde4>
  40541e:	2b00      	cmp	r3, #0
  405420:	f000 808f 	beq.w	405542 <_vfiprintf_r+0x92e>
  405424:	2501      	movs	r5, #1
  405426:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  40542a:	f04f 0300 	mov.w	r3, #0
  40542e:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  405432:	9503      	str	r5, [sp, #12]
  405434:	af10      	add	r7, sp, #64	; 0x40
  405436:	e7a0      	b.n	40537a <_vfiprintf_r+0x766>
  405438:	9304      	str	r3, [sp, #16]
  40543a:	f04f 0900 	mov.w	r9, #0
  40543e:	e696      	b.n	40516e <_vfiprintf_r+0x55a>
  405440:	aa0d      	add	r2, sp, #52	; 0x34
  405442:	9900      	ldr	r1, [sp, #0]
  405444:	9309      	str	r3, [sp, #36]	; 0x24
  405446:	4648      	mov	r0, r9
  405448:	f7ff fba8 	bl	404b9c <__sprint_r.part.0>
  40544c:	2800      	cmp	r0, #0
  40544e:	d17f      	bne.n	405550 <_vfiprintf_r+0x93c>
  405450:	980e      	ldr	r0, [sp, #56]	; 0x38
  405452:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405454:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405456:	f100 0e01 	add.w	lr, r0, #1
  40545a:	46dc      	mov	ip, fp
  40545c:	e529      	b.n	404eb2 <_vfiprintf_r+0x29e>
  40545e:	980e      	ldr	r0, [sp, #56]	; 0x38
  405460:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405462:	f100 0e01 	add.w	lr, r0, #1
  405466:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  40546a:	2b00      	cmp	r3, #0
  40546c:	f43f ad50 	beq.w	404f10 <_vfiprintf_r+0x2fc>
  405470:	3201      	adds	r2, #1
  405472:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  405476:	2301      	movs	r3, #1
  405478:	f1be 0f07 	cmp.w	lr, #7
  40547c:	920f      	str	r2, [sp, #60]	; 0x3c
  40547e:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  405482:	e88a 000a 	stmia.w	sl, {r1, r3}
  405486:	f340 80bf 	ble.w	405608 <_vfiprintf_r+0x9f4>
  40548a:	2a00      	cmp	r2, #0
  40548c:	f040 814e 	bne.w	40572c <_vfiprintf_r+0xb18>
  405490:	9907      	ldr	r1, [sp, #28]
  405492:	2900      	cmp	r1, #0
  405494:	f040 80be 	bne.w	405614 <_vfiprintf_r+0xa00>
  405498:	469e      	mov	lr, r3
  40549a:	4610      	mov	r0, r2
  40549c:	46da      	mov	sl, fp
  40549e:	9b08      	ldr	r3, [sp, #32]
  4054a0:	2b80      	cmp	r3, #128	; 0x80
  4054a2:	f43f ad50 	beq.w	404f46 <_vfiprintf_r+0x332>
  4054a6:	9b01      	ldr	r3, [sp, #4]
  4054a8:	9903      	ldr	r1, [sp, #12]
  4054aa:	1a5c      	subs	r4, r3, r1
  4054ac:	2c00      	cmp	r4, #0
  4054ae:	f77f ad93 	ble.w	404fd8 <_vfiprintf_r+0x3c4>
  4054b2:	2c10      	cmp	r4, #16
  4054b4:	f8df 912c 	ldr.w	r9, [pc, #300]	; 4055e4 <_vfiprintf_r+0x9d0>
  4054b8:	dd25      	ble.n	405506 <_vfiprintf_r+0x8f2>
  4054ba:	46d4      	mov	ip, sl
  4054bc:	2310      	movs	r3, #16
  4054be:	46c2      	mov	sl, r8
  4054c0:	46a8      	mov	r8, r5
  4054c2:	464d      	mov	r5, r9
  4054c4:	f8dd 9014 	ldr.w	r9, [sp, #20]
  4054c8:	e007      	b.n	4054da <_vfiprintf_r+0x8c6>
  4054ca:	f100 0e02 	add.w	lr, r0, #2
  4054ce:	f10c 0c08 	add.w	ip, ip, #8
  4054d2:	4608      	mov	r0, r1
  4054d4:	3c10      	subs	r4, #16
  4054d6:	2c10      	cmp	r4, #16
  4054d8:	dd11      	ble.n	4054fe <_vfiprintf_r+0x8ea>
  4054da:	1c41      	adds	r1, r0, #1
  4054dc:	3210      	adds	r2, #16
  4054de:	2907      	cmp	r1, #7
  4054e0:	920f      	str	r2, [sp, #60]	; 0x3c
  4054e2:	f8cc 5000 	str.w	r5, [ip]
  4054e6:	f8cc 3004 	str.w	r3, [ip, #4]
  4054ea:	910e      	str	r1, [sp, #56]	; 0x38
  4054ec:	dded      	ble.n	4054ca <_vfiprintf_r+0x8b6>
  4054ee:	b9d2      	cbnz	r2, 405526 <_vfiprintf_r+0x912>
  4054f0:	3c10      	subs	r4, #16
  4054f2:	2c10      	cmp	r4, #16
  4054f4:	f04f 0e01 	mov.w	lr, #1
  4054f8:	4610      	mov	r0, r2
  4054fa:	46dc      	mov	ip, fp
  4054fc:	dced      	bgt.n	4054da <_vfiprintf_r+0x8c6>
  4054fe:	46a9      	mov	r9, r5
  405500:	4645      	mov	r5, r8
  405502:	46d0      	mov	r8, sl
  405504:	46e2      	mov	sl, ip
  405506:	4422      	add	r2, r4
  405508:	f1be 0f07 	cmp.w	lr, #7
  40550c:	920f      	str	r2, [sp, #60]	; 0x3c
  40550e:	f8ca 9000 	str.w	r9, [sl]
  405512:	f8ca 4004 	str.w	r4, [sl, #4]
  405516:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  40551a:	dc2e      	bgt.n	40557a <_vfiprintf_r+0x966>
  40551c:	f10a 0a08 	add.w	sl, sl, #8
  405520:	f10e 0e01 	add.w	lr, lr, #1
  405524:	e558      	b.n	404fd8 <_vfiprintf_r+0x3c4>
  405526:	aa0d      	add	r2, sp, #52	; 0x34
  405528:	9900      	ldr	r1, [sp, #0]
  40552a:	9301      	str	r3, [sp, #4]
  40552c:	4648      	mov	r0, r9
  40552e:	f7ff fb35 	bl	404b9c <__sprint_r.part.0>
  405532:	b968      	cbnz	r0, 405550 <_vfiprintf_r+0x93c>
  405534:	980e      	ldr	r0, [sp, #56]	; 0x38
  405536:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405538:	9b01      	ldr	r3, [sp, #4]
  40553a:	f100 0e01 	add.w	lr, r0, #1
  40553e:	46dc      	mov	ip, fp
  405540:	e7c8      	b.n	4054d4 <_vfiprintf_r+0x8c0>
  405542:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405544:	b123      	cbz	r3, 405550 <_vfiprintf_r+0x93c>
  405546:	9805      	ldr	r0, [sp, #20]
  405548:	9900      	ldr	r1, [sp, #0]
  40554a:	aa0d      	add	r2, sp, #52	; 0x34
  40554c:	f7ff fb26 	bl	404b9c <__sprint_r.part.0>
  405550:	9b00      	ldr	r3, [sp, #0]
  405552:	899b      	ldrh	r3, [r3, #12]
  405554:	065a      	lsls	r2, r3, #25
  405556:	f100 818b 	bmi.w	405870 <_vfiprintf_r+0xc5c>
  40555a:	9802      	ldr	r0, [sp, #8]
  40555c:	b02b      	add	sp, #172	; 0xac
  40555e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405562:	aa0d      	add	r2, sp, #52	; 0x34
  405564:	9900      	ldr	r1, [sp, #0]
  405566:	4648      	mov	r0, r9
  405568:	f7ff fb18 	bl	404b9c <__sprint_r.part.0>
  40556c:	2800      	cmp	r0, #0
  40556e:	d1ef      	bne.n	405550 <_vfiprintf_r+0x93c>
  405570:	990e      	ldr	r1, [sp, #56]	; 0x38
  405572:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405574:	1c48      	adds	r0, r1, #1
  405576:	46da      	mov	sl, fp
  405578:	e555      	b.n	405026 <_vfiprintf_r+0x412>
  40557a:	2a00      	cmp	r2, #0
  40557c:	f040 80fb 	bne.w	405776 <_vfiprintf_r+0xb62>
  405580:	9a03      	ldr	r2, [sp, #12]
  405582:	921b      	str	r2, [sp, #108]	; 0x6c
  405584:	2301      	movs	r3, #1
  405586:	920f      	str	r2, [sp, #60]	; 0x3c
  405588:	971a      	str	r7, [sp, #104]	; 0x68
  40558a:	930e      	str	r3, [sp, #56]	; 0x38
  40558c:	46da      	mov	sl, fp
  40558e:	f10a 0a08 	add.w	sl, sl, #8
  405592:	0771      	lsls	r1, r6, #29
  405594:	d504      	bpl.n	4055a0 <_vfiprintf_r+0x98c>
  405596:	9b06      	ldr	r3, [sp, #24]
  405598:	1b5c      	subs	r4, r3, r5
  40559a:	2c00      	cmp	r4, #0
  40559c:	f73f ad34 	bgt.w	405008 <_vfiprintf_r+0x3f4>
  4055a0:	9b02      	ldr	r3, [sp, #8]
  4055a2:	9906      	ldr	r1, [sp, #24]
  4055a4:	42a9      	cmp	r1, r5
  4055a6:	bfac      	ite	ge
  4055a8:	185b      	addge	r3, r3, r1
  4055aa:	195b      	addlt	r3, r3, r5
  4055ac:	9302      	str	r3, [sp, #8]
  4055ae:	2a00      	cmp	r2, #0
  4055b0:	f040 80b3 	bne.w	40571a <_vfiprintf_r+0xb06>
  4055b4:	2300      	movs	r3, #0
  4055b6:	930e      	str	r3, [sp, #56]	; 0x38
  4055b8:	46da      	mov	sl, fp
  4055ba:	f7ff bb5c 	b.w	404c76 <_vfiprintf_r+0x62>
  4055be:	aa0d      	add	r2, sp, #52	; 0x34
  4055c0:	9900      	ldr	r1, [sp, #0]
  4055c2:	9307      	str	r3, [sp, #28]
  4055c4:	4648      	mov	r0, r9
  4055c6:	f7ff fae9 	bl	404b9c <__sprint_r.part.0>
  4055ca:	2800      	cmp	r0, #0
  4055cc:	d1c0      	bne.n	405550 <_vfiprintf_r+0x93c>
  4055ce:	980e      	ldr	r0, [sp, #56]	; 0x38
  4055d0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4055d2:	9b07      	ldr	r3, [sp, #28]
  4055d4:	f100 0c01 	add.w	ip, r0, #1
  4055d8:	46de      	mov	lr, fp
  4055da:	e4cb      	b.n	404f74 <_vfiprintf_r+0x360>
  4055dc:	00407a40 	.word	0x00407a40
  4055e0:	00407a54 	.word	0x00407a54
  4055e4:	00407a30 	.word	0x00407a30
  4055e8:	2a00      	cmp	r2, #0
  4055ea:	f040 8133 	bne.w	405854 <_vfiprintf_r+0xc40>
  4055ee:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  4055f2:	2b00      	cmp	r3, #0
  4055f4:	f000 80f5 	beq.w	4057e2 <_vfiprintf_r+0xbce>
  4055f8:	2301      	movs	r3, #1
  4055fa:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  4055fe:	461a      	mov	r2, r3
  405600:	931b      	str	r3, [sp, #108]	; 0x6c
  405602:	469e      	mov	lr, r3
  405604:	911a      	str	r1, [sp, #104]	; 0x68
  405606:	46da      	mov	sl, fp
  405608:	4670      	mov	r0, lr
  40560a:	f10a 0a08 	add.w	sl, sl, #8
  40560e:	f10e 0e01 	add.w	lr, lr, #1
  405612:	e47d      	b.n	404f10 <_vfiprintf_r+0x2fc>
  405614:	a90c      	add	r1, sp, #48	; 0x30
  405616:	2202      	movs	r2, #2
  405618:	469e      	mov	lr, r3
  40561a:	911a      	str	r1, [sp, #104]	; 0x68
  40561c:	921b      	str	r2, [sp, #108]	; 0x6c
  40561e:	46da      	mov	sl, fp
  405620:	4670      	mov	r0, lr
  405622:	f10a 0a08 	add.w	sl, sl, #8
  405626:	f10e 0e01 	add.w	lr, lr, #1
  40562a:	e738      	b.n	40549e <_vfiprintf_r+0x88a>
  40562c:	9b01      	ldr	r3, [sp, #4]
  40562e:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  405632:	2b00      	cmp	r3, #0
  405634:	f2c0 812a 	blt.w	40588c <_vfiprintf_r+0xc78>
  405638:	ea54 0305 	orrs.w	r3, r4, r5
  40563c:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  405640:	f43f abff 	beq.w	404e42 <_vfiprintf_r+0x22e>
  405644:	465f      	mov	r7, fp
  405646:	0923      	lsrs	r3, r4, #4
  405648:	f004 010f 	and.w	r1, r4, #15
  40564c:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  405650:	092a      	lsrs	r2, r5, #4
  405652:	461c      	mov	r4, r3
  405654:	4615      	mov	r5, r2
  405656:	5c43      	ldrb	r3, [r0, r1]
  405658:	f807 3d01 	strb.w	r3, [r7, #-1]!
  40565c:	ea54 0305 	orrs.w	r3, r4, r5
  405660:	d1f1      	bne.n	405646 <_vfiprintf_r+0xa32>
  405662:	ebc7 030b 	rsb	r3, r7, fp
  405666:	9303      	str	r3, [sp, #12]
  405668:	f7ff bbf4 	b.w	404e54 <_vfiprintf_r+0x240>
  40566c:	aa0d      	add	r2, sp, #52	; 0x34
  40566e:	9900      	ldr	r1, [sp, #0]
  405670:	9805      	ldr	r0, [sp, #20]
  405672:	f7ff fa93 	bl	404b9c <__sprint_r.part.0>
  405676:	2800      	cmp	r0, #0
  405678:	f47f af6a 	bne.w	405550 <_vfiprintf_r+0x93c>
  40567c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40567e:	46da      	mov	sl, fp
  405680:	e787      	b.n	405592 <_vfiprintf_r+0x97e>
  405682:	f04f 0900 	mov.w	r9, #0
  405686:	2400      	movs	r4, #0
  405688:	2500      	movs	r5, #0
  40568a:	e7db      	b.n	405644 <_vfiprintf_r+0xa30>
  40568c:	f016 0210 	ands.w	r2, r6, #16
  405690:	f000 80b2 	beq.w	4057f8 <_vfiprintf_r+0xbe4>
  405694:	9904      	ldr	r1, [sp, #16]
  405696:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  40569a:	460a      	mov	r2, r1
  40569c:	680c      	ldr	r4, [r1, #0]
  40569e:	9901      	ldr	r1, [sp, #4]
  4056a0:	2900      	cmp	r1, #0
  4056a2:	f102 0204 	add.w	r2, r2, #4
  4056a6:	f04f 0500 	mov.w	r5, #0
  4056aa:	f2c0 8159 	blt.w	405960 <_vfiprintf_r+0xd4c>
  4056ae:	ea54 0105 	orrs.w	r1, r4, r5
  4056b2:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4056b6:	9204      	str	r2, [sp, #16]
  4056b8:	f43f ad51 	beq.w	40515e <_vfiprintf_r+0x54a>
  4056bc:	4699      	mov	r9, r3
  4056be:	e556      	b.n	40516e <_vfiprintf_r+0x55a>
  4056c0:	06f7      	lsls	r7, r6, #27
  4056c2:	d40a      	bmi.n	4056da <_vfiprintf_r+0xac6>
  4056c4:	0675      	lsls	r5, r6, #25
  4056c6:	d508      	bpl.n	4056da <_vfiprintf_r+0xac6>
  4056c8:	9904      	ldr	r1, [sp, #16]
  4056ca:	f9b1 4000 	ldrsh.w	r4, [r1]
  4056ce:	3104      	adds	r1, #4
  4056d0:	17e5      	asrs	r5, r4, #31
  4056d2:	4622      	mov	r2, r4
  4056d4:	462b      	mov	r3, r5
  4056d6:	9104      	str	r1, [sp, #16]
  4056d8:	e4ea      	b.n	4050b0 <_vfiprintf_r+0x49c>
  4056da:	9a04      	ldr	r2, [sp, #16]
  4056dc:	6814      	ldr	r4, [r2, #0]
  4056de:	4613      	mov	r3, r2
  4056e0:	3304      	adds	r3, #4
  4056e2:	17e5      	asrs	r5, r4, #31
  4056e4:	9304      	str	r3, [sp, #16]
  4056e6:	4622      	mov	r2, r4
  4056e8:	462b      	mov	r3, r5
  4056ea:	e4e1      	b.n	4050b0 <_vfiprintf_r+0x49c>
  4056ec:	6814      	ldr	r4, [r2, #0]
  4056ee:	3204      	adds	r2, #4
  4056f0:	9204      	str	r2, [sp, #16]
  4056f2:	2500      	movs	r5, #0
  4056f4:	e61f      	b.n	405336 <_vfiprintf_r+0x722>
  4056f6:	f04f 0900 	mov.w	r9, #0
  4056fa:	ea54 0305 	orrs.w	r3, r4, r5
  4056fe:	f47f ace8 	bne.w	4050d2 <_vfiprintf_r+0x4be>
  405702:	e5d8      	b.n	4052b6 <_vfiprintf_r+0x6a2>
  405704:	aa0d      	add	r2, sp, #52	; 0x34
  405706:	9900      	ldr	r1, [sp, #0]
  405708:	9805      	ldr	r0, [sp, #20]
  40570a:	f7ff fa47 	bl	404b9c <__sprint_r.part.0>
  40570e:	2800      	cmp	r0, #0
  405710:	f47f af1e 	bne.w	405550 <_vfiprintf_r+0x93c>
  405714:	46da      	mov	sl, fp
  405716:	f7ff bb48 	b.w	404daa <_vfiprintf_r+0x196>
  40571a:	aa0d      	add	r2, sp, #52	; 0x34
  40571c:	9900      	ldr	r1, [sp, #0]
  40571e:	9805      	ldr	r0, [sp, #20]
  405720:	f7ff fa3c 	bl	404b9c <__sprint_r.part.0>
  405724:	2800      	cmp	r0, #0
  405726:	f43f af45 	beq.w	4055b4 <_vfiprintf_r+0x9a0>
  40572a:	e711      	b.n	405550 <_vfiprintf_r+0x93c>
  40572c:	aa0d      	add	r2, sp, #52	; 0x34
  40572e:	9900      	ldr	r1, [sp, #0]
  405730:	9805      	ldr	r0, [sp, #20]
  405732:	f7ff fa33 	bl	404b9c <__sprint_r.part.0>
  405736:	2800      	cmp	r0, #0
  405738:	f47f af0a 	bne.w	405550 <_vfiprintf_r+0x93c>
  40573c:	980e      	ldr	r0, [sp, #56]	; 0x38
  40573e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405740:	f100 0e01 	add.w	lr, r0, #1
  405744:	46da      	mov	sl, fp
  405746:	f7ff bbe3 	b.w	404f10 <_vfiprintf_r+0x2fc>
  40574a:	aa0d      	add	r2, sp, #52	; 0x34
  40574c:	9900      	ldr	r1, [sp, #0]
  40574e:	9805      	ldr	r0, [sp, #20]
  405750:	f7ff fa24 	bl	404b9c <__sprint_r.part.0>
  405754:	2800      	cmp	r0, #0
  405756:	f47f aefb 	bne.w	405550 <_vfiprintf_r+0x93c>
  40575a:	980e      	ldr	r0, [sp, #56]	; 0x38
  40575c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40575e:	f100 0e01 	add.w	lr, r0, #1
  405762:	46da      	mov	sl, fp
  405764:	e69b      	b.n	40549e <_vfiprintf_r+0x88a>
  405766:	2a00      	cmp	r2, #0
  405768:	f040 80d8 	bne.w	40591c <_vfiprintf_r+0xd08>
  40576c:	f04f 0e01 	mov.w	lr, #1
  405770:	4610      	mov	r0, r2
  405772:	46da      	mov	sl, fp
  405774:	e697      	b.n	4054a6 <_vfiprintf_r+0x892>
  405776:	aa0d      	add	r2, sp, #52	; 0x34
  405778:	9900      	ldr	r1, [sp, #0]
  40577a:	9805      	ldr	r0, [sp, #20]
  40577c:	f7ff fa0e 	bl	404b9c <__sprint_r.part.0>
  405780:	2800      	cmp	r0, #0
  405782:	f47f aee5 	bne.w	405550 <_vfiprintf_r+0x93c>
  405786:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405788:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40578a:	f103 0e01 	add.w	lr, r3, #1
  40578e:	46da      	mov	sl, fp
  405790:	e422      	b.n	404fd8 <_vfiprintf_r+0x3c4>
  405792:	2230      	movs	r2, #48	; 0x30
  405794:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
  405798:	9a01      	ldr	r2, [sp, #4]
  40579a:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
  40579e:	2a00      	cmp	r2, #0
  4057a0:	f04f 0300 	mov.w	r3, #0
  4057a4:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  4057a8:	f046 0302 	orr.w	r3, r6, #2
  4057ac:	f2c0 80cb 	blt.w	405946 <_vfiprintf_r+0xd32>
  4057b0:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4057b4:	f046 0602 	orr.w	r6, r6, #2
  4057b8:	f04f 0900 	mov.w	r9, #0
  4057bc:	e742      	b.n	405644 <_vfiprintf_r+0xa30>
  4057be:	f04f 0900 	mov.w	r9, #0
  4057c2:	4890      	ldr	r0, [pc, #576]	; (405a04 <_vfiprintf_r+0xdf0>)
  4057c4:	e73e      	b.n	405644 <_vfiprintf_r+0xa30>
  4057c6:	9b01      	ldr	r3, [sp, #4]
  4057c8:	4264      	negs	r4, r4
  4057ca:	f04f 092d 	mov.w	r9, #45	; 0x2d
  4057ce:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  4057d2:	2b00      	cmp	r3, #0
  4057d4:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  4057d8:	f6ff ac7b 	blt.w	4050d2 <_vfiprintf_r+0x4be>
  4057dc:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4057e0:	e477      	b.n	4050d2 <_vfiprintf_r+0x4be>
  4057e2:	9b07      	ldr	r3, [sp, #28]
  4057e4:	2b00      	cmp	r3, #0
  4057e6:	d072      	beq.n	4058ce <_vfiprintf_r+0xcba>
  4057e8:	ab0c      	add	r3, sp, #48	; 0x30
  4057ea:	2202      	movs	r2, #2
  4057ec:	931a      	str	r3, [sp, #104]	; 0x68
  4057ee:	921b      	str	r2, [sp, #108]	; 0x6c
  4057f0:	f04f 0e01 	mov.w	lr, #1
  4057f4:	46da      	mov	sl, fp
  4057f6:	e713      	b.n	405620 <_vfiprintf_r+0xa0c>
  4057f8:	f016 0940 	ands.w	r9, r6, #64	; 0x40
  4057fc:	d048      	beq.n	405890 <_vfiprintf_r+0xc7c>
  4057fe:	9904      	ldr	r1, [sp, #16]
  405800:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  405804:	460b      	mov	r3, r1
  405806:	880c      	ldrh	r4, [r1, #0]
  405808:	9901      	ldr	r1, [sp, #4]
  40580a:	2900      	cmp	r1, #0
  40580c:	f103 0304 	add.w	r3, r3, #4
  405810:	f04f 0500 	mov.w	r5, #0
  405814:	f6ff ae10 	blt.w	405438 <_vfiprintf_r+0x824>
  405818:	ea54 0105 	orrs.w	r1, r4, r5
  40581c:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  405820:	9304      	str	r3, [sp, #16]
  405822:	f43f ac9c 	beq.w	40515e <_vfiprintf_r+0x54a>
  405826:	4691      	mov	r9, r2
  405828:	e4a1      	b.n	40516e <_vfiprintf_r+0x55a>
  40582a:	06f0      	lsls	r0, r6, #27
  40582c:	d40a      	bmi.n	405844 <_vfiprintf_r+0xc30>
  40582e:	0671      	lsls	r1, r6, #25
  405830:	d508      	bpl.n	405844 <_vfiprintf_r+0xc30>
  405832:	9a04      	ldr	r2, [sp, #16]
  405834:	6813      	ldr	r3, [r2, #0]
  405836:	3204      	adds	r2, #4
  405838:	9204      	str	r2, [sp, #16]
  40583a:	f8bd 2008 	ldrh.w	r2, [sp, #8]
  40583e:	801a      	strh	r2, [r3, #0]
  405840:	f7ff ba19 	b.w	404c76 <_vfiprintf_r+0x62>
  405844:	9a04      	ldr	r2, [sp, #16]
  405846:	6813      	ldr	r3, [r2, #0]
  405848:	3204      	adds	r2, #4
  40584a:	9204      	str	r2, [sp, #16]
  40584c:	9a02      	ldr	r2, [sp, #8]
  40584e:	601a      	str	r2, [r3, #0]
  405850:	f7ff ba11 	b.w	404c76 <_vfiprintf_r+0x62>
  405854:	aa0d      	add	r2, sp, #52	; 0x34
  405856:	9900      	ldr	r1, [sp, #0]
  405858:	9805      	ldr	r0, [sp, #20]
  40585a:	f7ff f99f 	bl	404b9c <__sprint_r.part.0>
  40585e:	2800      	cmp	r0, #0
  405860:	f47f ae76 	bne.w	405550 <_vfiprintf_r+0x93c>
  405864:	980e      	ldr	r0, [sp, #56]	; 0x38
  405866:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405868:	f100 0e01 	add.w	lr, r0, #1
  40586c:	46da      	mov	sl, fp
  40586e:	e5fa      	b.n	405466 <_vfiprintf_r+0x852>
  405870:	f04f 30ff 	mov.w	r0, #4294967295
  405874:	f7ff bab6 	b.w	404de4 <_vfiprintf_r+0x1d0>
  405878:	4862      	ldr	r0, [pc, #392]	; (405a04 <_vfiprintf_r+0xdf0>)
  40587a:	4616      	mov	r6, r2
  40587c:	ea54 0205 	orrs.w	r2, r4, r5
  405880:	9304      	str	r3, [sp, #16]
  405882:	f04f 0900 	mov.w	r9, #0
  405886:	f47f aedd 	bne.w	405644 <_vfiprintf_r+0xa30>
  40588a:	e6fc      	b.n	405686 <_vfiprintf_r+0xa72>
  40588c:	9b04      	ldr	r3, [sp, #16]
  40588e:	e7f5      	b.n	40587c <_vfiprintf_r+0xc68>
  405890:	9a04      	ldr	r2, [sp, #16]
  405892:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  405896:	4613      	mov	r3, r2
  405898:	6814      	ldr	r4, [r2, #0]
  40589a:	9a01      	ldr	r2, [sp, #4]
  40589c:	2a00      	cmp	r2, #0
  40589e:	f103 0304 	add.w	r3, r3, #4
  4058a2:	f04f 0500 	mov.w	r5, #0
  4058a6:	f6ff adc7 	blt.w	405438 <_vfiprintf_r+0x824>
  4058aa:	ea54 0205 	orrs.w	r2, r4, r5
  4058ae:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4058b2:	9304      	str	r3, [sp, #16]
  4058b4:	f47f ac5b 	bne.w	40516e <_vfiprintf_r+0x55a>
  4058b8:	e451      	b.n	40515e <_vfiprintf_r+0x54a>
  4058ba:	aa0d      	add	r2, sp, #52	; 0x34
  4058bc:	9900      	ldr	r1, [sp, #0]
  4058be:	9805      	ldr	r0, [sp, #20]
  4058c0:	f7ff f96c 	bl	404b9c <__sprint_r.part.0>
  4058c4:	2800      	cmp	r0, #0
  4058c6:	f47f ae43 	bne.w	405550 <_vfiprintf_r+0x93c>
  4058ca:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4058cc:	e668      	b.n	4055a0 <_vfiprintf_r+0x98c>
  4058ce:	4610      	mov	r0, r2
  4058d0:	f04f 0e01 	mov.w	lr, #1
  4058d4:	46da      	mov	sl, fp
  4058d6:	e5e6      	b.n	4054a6 <_vfiprintf_r+0x892>
  4058d8:	9904      	ldr	r1, [sp, #16]
  4058da:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  4058de:	460a      	mov	r2, r1
  4058e0:	880c      	ldrh	r4, [r1, #0]
  4058e2:	9901      	ldr	r1, [sp, #4]
  4058e4:	2900      	cmp	r1, #0
  4058e6:	f102 0204 	add.w	r2, r2, #4
  4058ea:	f04f 0500 	mov.w	r5, #0
  4058ee:	db4e      	blt.n	40598e <_vfiprintf_r+0xd7a>
  4058f0:	ea54 0105 	orrs.w	r1, r4, r5
  4058f4:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4058f8:	9204      	str	r2, [sp, #16]
  4058fa:	4699      	mov	r9, r3
  4058fc:	f47f abe9 	bne.w	4050d2 <_vfiprintf_r+0x4be>
  405900:	e4d4      	b.n	4052ac <_vfiprintf_r+0x698>
  405902:	9304      	str	r3, [sp, #16]
  405904:	e6f9      	b.n	4056fa <_vfiprintf_r+0xae6>
  405906:	4638      	mov	r0, r7
  405908:	9404      	str	r4, [sp, #16]
  40590a:	f7ff f8d9 	bl	404ac0 <strlen>
  40590e:	2300      	movs	r3, #0
  405910:	9003      	str	r0, [sp, #12]
  405912:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  405916:	9301      	str	r3, [sp, #4]
  405918:	f7ff ba9c 	b.w	404e54 <_vfiprintf_r+0x240>
  40591c:	aa0d      	add	r2, sp, #52	; 0x34
  40591e:	9900      	ldr	r1, [sp, #0]
  405920:	9805      	ldr	r0, [sp, #20]
  405922:	f7ff f93b 	bl	404b9c <__sprint_r.part.0>
  405926:	2800      	cmp	r0, #0
  405928:	f47f ae12 	bne.w	405550 <_vfiprintf_r+0x93c>
  40592c:	980e      	ldr	r0, [sp, #56]	; 0x38
  40592e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405930:	f100 0e01 	add.w	lr, r0, #1
  405934:	46da      	mov	sl, fp
  405936:	e5b6      	b.n	4054a6 <_vfiprintf_r+0x892>
  405938:	980e      	ldr	r0, [sp, #56]	; 0x38
  40593a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40593c:	f8df 90cc 	ldr.w	r9, [pc, #204]	; 405a0c <_vfiprintf_r+0xdf8>
  405940:	3001      	adds	r0, #1
  405942:	f7ff bad2 	b.w	404eea <_vfiprintf_r+0x2d6>
  405946:	461e      	mov	r6, r3
  405948:	f04f 0900 	mov.w	r9, #0
  40594c:	e67a      	b.n	405644 <_vfiprintf_r+0xa30>
  40594e:	2b06      	cmp	r3, #6
  405950:	bf28      	it	cs
  405952:	2306      	movcs	r3, #6
  405954:	9303      	str	r3, [sp, #12]
  405956:	9404      	str	r4, [sp, #16]
  405958:	ea23 75e3 	bic.w	r5, r3, r3, asr #31
  40595c:	4f2a      	ldr	r7, [pc, #168]	; (405a08 <_vfiprintf_r+0xdf4>)
  40595e:	e50c      	b.n	40537a <_vfiprintf_r+0x766>
  405960:	9204      	str	r2, [sp, #16]
  405962:	e56a      	b.n	40543a <_vfiprintf_r+0x826>
  405964:	980e      	ldr	r0, [sp, #56]	; 0x38
  405966:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 405a0c <_vfiprintf_r+0xdf8>
  40596a:	3001      	adds	r0, #1
  40596c:	f7ff bb73 	b.w	405056 <_vfiprintf_r+0x442>
  405970:	46f4      	mov	ip, lr
  405972:	f7ff bb1a 	b.w	404faa <_vfiprintf_r+0x396>
  405976:	9b01      	ldr	r3, [sp, #4]
  405978:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  40597c:	9303      	str	r3, [sp, #12]
  40597e:	9404      	str	r4, [sp, #16]
  405980:	9001      	str	r0, [sp, #4]
  405982:	f7ff ba67 	b.w	404e54 <_vfiprintf_r+0x240>
  405986:	2200      	movs	r2, #0
  405988:	9201      	str	r2, [sp, #4]
  40598a:	f7ff b9ac 	b.w	404ce6 <_vfiprintf_r+0xd2>
  40598e:	9204      	str	r2, [sp, #16]
  405990:	4699      	mov	r9, r3
  405992:	e6b2      	b.n	4056fa <_vfiprintf_r+0xae6>
  405994:	9a04      	ldr	r2, [sp, #16]
  405996:	6813      	ldr	r3, [r2, #0]
  405998:	9301      	str	r3, [sp, #4]
  40599a:	3204      	adds	r2, #4
  40599c:	2b00      	cmp	r3, #0
  40599e:	9204      	str	r2, [sp, #16]
  4059a0:	f898 3001 	ldrb.w	r3, [r8, #1]
  4059a4:	46a8      	mov	r8, r5
  4059a6:	f6bf a99c 	bge.w	404ce2 <_vfiprintf_r+0xce>
  4059aa:	f04f 32ff 	mov.w	r2, #4294967295
  4059ae:	9201      	str	r2, [sp, #4]
  4059b0:	f7ff b997 	b.w	404ce2 <_vfiprintf_r+0xce>
  4059b4:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4059b8:	e48e      	b.n	4052d8 <_vfiprintf_r+0x6c4>
  4059ba:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4059be:	e4f0      	b.n	4053a2 <_vfiprintf_r+0x78e>
  4059c0:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4059c4:	e4ab      	b.n	40531e <_vfiprintf_r+0x70a>
  4059c6:	4699      	mov	r9, r3
  4059c8:	07f3      	lsls	r3, r6, #31
  4059ca:	d505      	bpl.n	4059d8 <_vfiprintf_r+0xdc4>
  4059cc:	af2a      	add	r7, sp, #168	; 0xa8
  4059ce:	2330      	movs	r3, #48	; 0x30
  4059d0:	f807 3d41 	strb.w	r3, [r7, #-65]!
  4059d4:	f7ff bb97 	b.w	405106 <_vfiprintf_r+0x4f2>
  4059d8:	9b01      	ldr	r3, [sp, #4]
  4059da:	9303      	str	r3, [sp, #12]
  4059dc:	465f      	mov	r7, fp
  4059de:	f7ff ba39 	b.w	404e54 <_vfiprintf_r+0x240>
  4059e2:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4059e6:	e443      	b.n	405270 <_vfiprintf_r+0x65c>
  4059e8:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4059ec:	f7ff bb9a 	b.w	405124 <_vfiprintf_r+0x510>
  4059f0:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4059f4:	f7ff bb4d 	b.w	405092 <_vfiprintf_r+0x47e>
  4059f8:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4059fc:	e50f      	b.n	40541e <_vfiprintf_r+0x80a>
  4059fe:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  405a02:	e4f3      	b.n	4053ec <_vfiprintf_r+0x7d8>
  405a04:	00407a54 	.word	0x00407a54
  405a08:	00407a68 	.word	0x00407a68
  405a0c:	00407a70 	.word	0x00407a70

00405a10 <__sbprintf>:
  405a10:	b5f0      	push	{r4, r5, r6, r7, lr}
  405a12:	460c      	mov	r4, r1
  405a14:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
  405a18:	8989      	ldrh	r1, [r1, #12]
  405a1a:	6e66      	ldr	r6, [r4, #100]	; 0x64
  405a1c:	89e5      	ldrh	r5, [r4, #14]
  405a1e:	9619      	str	r6, [sp, #100]	; 0x64
  405a20:	f021 0102 	bic.w	r1, r1, #2
  405a24:	6a66      	ldr	r6, [r4, #36]	; 0x24
  405a26:	f8ad 500e 	strh.w	r5, [sp, #14]
  405a2a:	2500      	movs	r5, #0
  405a2c:	69e7      	ldr	r7, [r4, #28]
  405a2e:	f8ad 100c 	strh.w	r1, [sp, #12]
  405a32:	9609      	str	r6, [sp, #36]	; 0x24
  405a34:	9506      	str	r5, [sp, #24]
  405a36:	ae1a      	add	r6, sp, #104	; 0x68
  405a38:	f44f 6580 	mov.w	r5, #1024	; 0x400
  405a3c:	4669      	mov	r1, sp
  405a3e:	9600      	str	r6, [sp, #0]
  405a40:	9604      	str	r6, [sp, #16]
  405a42:	9502      	str	r5, [sp, #8]
  405a44:	9505      	str	r5, [sp, #20]
  405a46:	9707      	str	r7, [sp, #28]
  405a48:	4606      	mov	r6, r0
  405a4a:	f7ff f8e3 	bl	404c14 <_vfiprintf_r>
  405a4e:	1e05      	subs	r5, r0, #0
  405a50:	db07      	blt.n	405a62 <__sbprintf+0x52>
  405a52:	4630      	mov	r0, r6
  405a54:	4669      	mov	r1, sp
  405a56:	f000 f929 	bl	405cac <_fflush_r>
  405a5a:	2800      	cmp	r0, #0
  405a5c:	bf18      	it	ne
  405a5e:	f04f 35ff 	movne.w	r5, #4294967295
  405a62:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  405a66:	065b      	lsls	r3, r3, #25
  405a68:	d503      	bpl.n	405a72 <__sbprintf+0x62>
  405a6a:	89a3      	ldrh	r3, [r4, #12]
  405a6c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405a70:	81a3      	strh	r3, [r4, #12]
  405a72:	4628      	mov	r0, r5
  405a74:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
  405a78:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405a7a:	bf00      	nop

00405a7c <__swsetup_r>:
  405a7c:	b538      	push	{r3, r4, r5, lr}
  405a7e:	4b30      	ldr	r3, [pc, #192]	; (405b40 <__swsetup_r+0xc4>)
  405a80:	681b      	ldr	r3, [r3, #0]
  405a82:	4605      	mov	r5, r0
  405a84:	460c      	mov	r4, r1
  405a86:	b113      	cbz	r3, 405a8e <__swsetup_r+0x12>
  405a88:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  405a8a:	2a00      	cmp	r2, #0
  405a8c:	d038      	beq.n	405b00 <__swsetup_r+0x84>
  405a8e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  405a92:	b293      	uxth	r3, r2
  405a94:	0718      	lsls	r0, r3, #28
  405a96:	d50c      	bpl.n	405ab2 <__swsetup_r+0x36>
  405a98:	6920      	ldr	r0, [r4, #16]
  405a9a:	b1a8      	cbz	r0, 405ac8 <__swsetup_r+0x4c>
  405a9c:	f013 0201 	ands.w	r2, r3, #1
  405aa0:	d01e      	beq.n	405ae0 <__swsetup_r+0x64>
  405aa2:	6963      	ldr	r3, [r4, #20]
  405aa4:	2200      	movs	r2, #0
  405aa6:	425b      	negs	r3, r3
  405aa8:	61a3      	str	r3, [r4, #24]
  405aaa:	60a2      	str	r2, [r4, #8]
  405aac:	b1f0      	cbz	r0, 405aec <__swsetup_r+0x70>
  405aae:	2000      	movs	r0, #0
  405ab0:	bd38      	pop	{r3, r4, r5, pc}
  405ab2:	06d9      	lsls	r1, r3, #27
  405ab4:	d53c      	bpl.n	405b30 <__swsetup_r+0xb4>
  405ab6:	0758      	lsls	r0, r3, #29
  405ab8:	d426      	bmi.n	405b08 <__swsetup_r+0x8c>
  405aba:	6920      	ldr	r0, [r4, #16]
  405abc:	f042 0308 	orr.w	r3, r2, #8
  405ac0:	81a3      	strh	r3, [r4, #12]
  405ac2:	b29b      	uxth	r3, r3
  405ac4:	2800      	cmp	r0, #0
  405ac6:	d1e9      	bne.n	405a9c <__swsetup_r+0x20>
  405ac8:	f403 7220 	and.w	r2, r3, #640	; 0x280
  405acc:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  405ad0:	d0e4      	beq.n	405a9c <__swsetup_r+0x20>
  405ad2:	4628      	mov	r0, r5
  405ad4:	4621      	mov	r1, r4
  405ad6:	f000 fd15 	bl	406504 <__smakebuf_r>
  405ada:	89a3      	ldrh	r3, [r4, #12]
  405adc:	6920      	ldr	r0, [r4, #16]
  405ade:	e7dd      	b.n	405a9c <__swsetup_r+0x20>
  405ae0:	0799      	lsls	r1, r3, #30
  405ae2:	bf58      	it	pl
  405ae4:	6962      	ldrpl	r2, [r4, #20]
  405ae6:	60a2      	str	r2, [r4, #8]
  405ae8:	2800      	cmp	r0, #0
  405aea:	d1e0      	bne.n	405aae <__swsetup_r+0x32>
  405aec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405af0:	061a      	lsls	r2, r3, #24
  405af2:	d5dd      	bpl.n	405ab0 <__swsetup_r+0x34>
  405af4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405af8:	81a3      	strh	r3, [r4, #12]
  405afa:	f04f 30ff 	mov.w	r0, #4294967295
  405afe:	bd38      	pop	{r3, r4, r5, pc}
  405b00:	4618      	mov	r0, r3
  405b02:	f000 f967 	bl	405dd4 <__sinit>
  405b06:	e7c2      	b.n	405a8e <__swsetup_r+0x12>
  405b08:	6b21      	ldr	r1, [r4, #48]	; 0x30
  405b0a:	b151      	cbz	r1, 405b22 <__swsetup_r+0xa6>
  405b0c:	f104 0340 	add.w	r3, r4, #64	; 0x40
  405b10:	4299      	cmp	r1, r3
  405b12:	d004      	beq.n	405b1e <__swsetup_r+0xa2>
  405b14:	4628      	mov	r0, r5
  405b16:	f000 fa27 	bl	405f68 <_free_r>
  405b1a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  405b1e:	2300      	movs	r3, #0
  405b20:	6323      	str	r3, [r4, #48]	; 0x30
  405b22:	2300      	movs	r3, #0
  405b24:	6920      	ldr	r0, [r4, #16]
  405b26:	6063      	str	r3, [r4, #4]
  405b28:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  405b2c:	6020      	str	r0, [r4, #0]
  405b2e:	e7c5      	b.n	405abc <__swsetup_r+0x40>
  405b30:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  405b34:	2309      	movs	r3, #9
  405b36:	602b      	str	r3, [r5, #0]
  405b38:	f04f 30ff 	mov.w	r0, #4294967295
  405b3c:	81a2      	strh	r2, [r4, #12]
  405b3e:	bd38      	pop	{r3, r4, r5, pc}
  405b40:	20400460 	.word	0x20400460

00405b44 <register_fini>:
  405b44:	4b02      	ldr	r3, [pc, #8]	; (405b50 <register_fini+0xc>)
  405b46:	b113      	cbz	r3, 405b4e <register_fini+0xa>
  405b48:	4802      	ldr	r0, [pc, #8]	; (405b54 <register_fini+0x10>)
  405b4a:	f000 b805 	b.w	405b58 <atexit>
  405b4e:	4770      	bx	lr
  405b50:	00000000 	.word	0x00000000
  405b54:	00405de9 	.word	0x00405de9

00405b58 <atexit>:
  405b58:	2300      	movs	r3, #0
  405b5a:	4601      	mov	r1, r0
  405b5c:	461a      	mov	r2, r3
  405b5e:	4618      	mov	r0, r3
  405b60:	f001 b8a2 	b.w	406ca8 <__register_exitproc>

00405b64 <__sflush_r>:
  405b64:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  405b68:	b29a      	uxth	r2, r3
  405b6a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405b6e:	460d      	mov	r5, r1
  405b70:	0711      	lsls	r1, r2, #28
  405b72:	4680      	mov	r8, r0
  405b74:	d43c      	bmi.n	405bf0 <__sflush_r+0x8c>
  405b76:	686a      	ldr	r2, [r5, #4]
  405b78:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  405b7c:	2a00      	cmp	r2, #0
  405b7e:	81ab      	strh	r3, [r5, #12]
  405b80:	dd73      	ble.n	405c6a <__sflush_r+0x106>
  405b82:	6aac      	ldr	r4, [r5, #40]	; 0x28
  405b84:	2c00      	cmp	r4, #0
  405b86:	d04b      	beq.n	405c20 <__sflush_r+0xbc>
  405b88:	b29b      	uxth	r3, r3
  405b8a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  405b8e:	2100      	movs	r1, #0
  405b90:	b292      	uxth	r2, r2
  405b92:	f8d8 6000 	ldr.w	r6, [r8]
  405b96:	f8c8 1000 	str.w	r1, [r8]
  405b9a:	2a00      	cmp	r2, #0
  405b9c:	d069      	beq.n	405c72 <__sflush_r+0x10e>
  405b9e:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  405ba0:	075f      	lsls	r7, r3, #29
  405ba2:	d505      	bpl.n	405bb0 <__sflush_r+0x4c>
  405ba4:	6869      	ldr	r1, [r5, #4]
  405ba6:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  405ba8:	1a52      	subs	r2, r2, r1
  405baa:	b10b      	cbz	r3, 405bb0 <__sflush_r+0x4c>
  405bac:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  405bae:	1ad2      	subs	r2, r2, r3
  405bb0:	2300      	movs	r3, #0
  405bb2:	69e9      	ldr	r1, [r5, #28]
  405bb4:	4640      	mov	r0, r8
  405bb6:	47a0      	blx	r4
  405bb8:	1c44      	adds	r4, r0, #1
  405bba:	d03c      	beq.n	405c36 <__sflush_r+0xd2>
  405bbc:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  405bc0:	692a      	ldr	r2, [r5, #16]
  405bc2:	602a      	str	r2, [r5, #0]
  405bc4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  405bc8:	2200      	movs	r2, #0
  405bca:	81ab      	strh	r3, [r5, #12]
  405bcc:	04db      	lsls	r3, r3, #19
  405bce:	606a      	str	r2, [r5, #4]
  405bd0:	d449      	bmi.n	405c66 <__sflush_r+0x102>
  405bd2:	6b29      	ldr	r1, [r5, #48]	; 0x30
  405bd4:	f8c8 6000 	str.w	r6, [r8]
  405bd8:	b311      	cbz	r1, 405c20 <__sflush_r+0xbc>
  405bda:	f105 0340 	add.w	r3, r5, #64	; 0x40
  405bde:	4299      	cmp	r1, r3
  405be0:	d002      	beq.n	405be8 <__sflush_r+0x84>
  405be2:	4640      	mov	r0, r8
  405be4:	f000 f9c0 	bl	405f68 <_free_r>
  405be8:	2000      	movs	r0, #0
  405bea:	6328      	str	r0, [r5, #48]	; 0x30
  405bec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405bf0:	692e      	ldr	r6, [r5, #16]
  405bf2:	b1ae      	cbz	r6, 405c20 <__sflush_r+0xbc>
  405bf4:	682c      	ldr	r4, [r5, #0]
  405bf6:	602e      	str	r6, [r5, #0]
  405bf8:	0790      	lsls	r0, r2, #30
  405bfa:	bf0c      	ite	eq
  405bfc:	696b      	ldreq	r3, [r5, #20]
  405bfe:	2300      	movne	r3, #0
  405c00:	1ba4      	subs	r4, r4, r6
  405c02:	60ab      	str	r3, [r5, #8]
  405c04:	e00a      	b.n	405c1c <__sflush_r+0xb8>
  405c06:	4623      	mov	r3, r4
  405c08:	4632      	mov	r2, r6
  405c0a:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  405c0c:	69e9      	ldr	r1, [r5, #28]
  405c0e:	4640      	mov	r0, r8
  405c10:	47b8      	blx	r7
  405c12:	2800      	cmp	r0, #0
  405c14:	eba4 0400 	sub.w	r4, r4, r0
  405c18:	4406      	add	r6, r0
  405c1a:	dd04      	ble.n	405c26 <__sflush_r+0xc2>
  405c1c:	2c00      	cmp	r4, #0
  405c1e:	dcf2      	bgt.n	405c06 <__sflush_r+0xa2>
  405c20:	2000      	movs	r0, #0
  405c22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405c26:	89ab      	ldrh	r3, [r5, #12]
  405c28:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405c2c:	81ab      	strh	r3, [r5, #12]
  405c2e:	f04f 30ff 	mov.w	r0, #4294967295
  405c32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405c36:	f8d8 2000 	ldr.w	r2, [r8]
  405c3a:	2a1d      	cmp	r2, #29
  405c3c:	d8f3      	bhi.n	405c26 <__sflush_r+0xc2>
  405c3e:	4b1a      	ldr	r3, [pc, #104]	; (405ca8 <__sflush_r+0x144>)
  405c40:	40d3      	lsrs	r3, r2
  405c42:	f003 0301 	and.w	r3, r3, #1
  405c46:	f083 0401 	eor.w	r4, r3, #1
  405c4a:	2b00      	cmp	r3, #0
  405c4c:	d0eb      	beq.n	405c26 <__sflush_r+0xc2>
  405c4e:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  405c52:	6929      	ldr	r1, [r5, #16]
  405c54:	6029      	str	r1, [r5, #0]
  405c56:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  405c5a:	04d9      	lsls	r1, r3, #19
  405c5c:	606c      	str	r4, [r5, #4]
  405c5e:	81ab      	strh	r3, [r5, #12]
  405c60:	d5b7      	bpl.n	405bd2 <__sflush_r+0x6e>
  405c62:	2a00      	cmp	r2, #0
  405c64:	d1b5      	bne.n	405bd2 <__sflush_r+0x6e>
  405c66:	6528      	str	r0, [r5, #80]	; 0x50
  405c68:	e7b3      	b.n	405bd2 <__sflush_r+0x6e>
  405c6a:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  405c6c:	2a00      	cmp	r2, #0
  405c6e:	dc88      	bgt.n	405b82 <__sflush_r+0x1e>
  405c70:	e7d6      	b.n	405c20 <__sflush_r+0xbc>
  405c72:	2301      	movs	r3, #1
  405c74:	69e9      	ldr	r1, [r5, #28]
  405c76:	4640      	mov	r0, r8
  405c78:	47a0      	blx	r4
  405c7a:	1c43      	adds	r3, r0, #1
  405c7c:	4602      	mov	r2, r0
  405c7e:	d002      	beq.n	405c86 <__sflush_r+0x122>
  405c80:	89ab      	ldrh	r3, [r5, #12]
  405c82:	6aac      	ldr	r4, [r5, #40]	; 0x28
  405c84:	e78c      	b.n	405ba0 <__sflush_r+0x3c>
  405c86:	f8d8 3000 	ldr.w	r3, [r8]
  405c8a:	2b00      	cmp	r3, #0
  405c8c:	d0f8      	beq.n	405c80 <__sflush_r+0x11c>
  405c8e:	2b1d      	cmp	r3, #29
  405c90:	d001      	beq.n	405c96 <__sflush_r+0x132>
  405c92:	2b16      	cmp	r3, #22
  405c94:	d102      	bne.n	405c9c <__sflush_r+0x138>
  405c96:	f8c8 6000 	str.w	r6, [r8]
  405c9a:	e7c1      	b.n	405c20 <__sflush_r+0xbc>
  405c9c:	89ab      	ldrh	r3, [r5, #12]
  405c9e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405ca2:	81ab      	strh	r3, [r5, #12]
  405ca4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405ca8:	20400001 	.word	0x20400001

00405cac <_fflush_r>:
  405cac:	b510      	push	{r4, lr}
  405cae:	4604      	mov	r4, r0
  405cb0:	b082      	sub	sp, #8
  405cb2:	b108      	cbz	r0, 405cb8 <_fflush_r+0xc>
  405cb4:	6b83      	ldr	r3, [r0, #56]	; 0x38
  405cb6:	b153      	cbz	r3, 405cce <_fflush_r+0x22>
  405cb8:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  405cbc:	b908      	cbnz	r0, 405cc2 <_fflush_r+0x16>
  405cbe:	b002      	add	sp, #8
  405cc0:	bd10      	pop	{r4, pc}
  405cc2:	4620      	mov	r0, r4
  405cc4:	b002      	add	sp, #8
  405cc6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  405cca:	f7ff bf4b 	b.w	405b64 <__sflush_r>
  405cce:	9101      	str	r1, [sp, #4]
  405cd0:	f000 f880 	bl	405dd4 <__sinit>
  405cd4:	9901      	ldr	r1, [sp, #4]
  405cd6:	e7ef      	b.n	405cb8 <_fflush_r+0xc>

00405cd8 <_cleanup_r>:
  405cd8:	4901      	ldr	r1, [pc, #4]	; (405ce0 <_cleanup_r+0x8>)
  405cda:	f000 bbaf 	b.w	40643c <_fwalk_reent>
  405cde:	bf00      	nop
  405ce0:	00406d71 	.word	0x00406d71

00405ce4 <__sinit.part.1>:
  405ce4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405ce8:	4b35      	ldr	r3, [pc, #212]	; (405dc0 <__sinit.part.1+0xdc>)
  405cea:	6845      	ldr	r5, [r0, #4]
  405cec:	63c3      	str	r3, [r0, #60]	; 0x3c
  405cee:	2400      	movs	r4, #0
  405cf0:	4607      	mov	r7, r0
  405cf2:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
  405cf6:	2304      	movs	r3, #4
  405cf8:	2103      	movs	r1, #3
  405cfa:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
  405cfe:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
  405d02:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  405d06:	b083      	sub	sp, #12
  405d08:	602c      	str	r4, [r5, #0]
  405d0a:	606c      	str	r4, [r5, #4]
  405d0c:	60ac      	str	r4, [r5, #8]
  405d0e:	666c      	str	r4, [r5, #100]	; 0x64
  405d10:	81ec      	strh	r4, [r5, #14]
  405d12:	612c      	str	r4, [r5, #16]
  405d14:	616c      	str	r4, [r5, #20]
  405d16:	61ac      	str	r4, [r5, #24]
  405d18:	81ab      	strh	r3, [r5, #12]
  405d1a:	4621      	mov	r1, r4
  405d1c:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  405d20:	2208      	movs	r2, #8
  405d22:	f7fe fd5b 	bl	4047dc <memset>
  405d26:	68be      	ldr	r6, [r7, #8]
  405d28:	f8df b098 	ldr.w	fp, [pc, #152]	; 405dc4 <__sinit.part.1+0xe0>
  405d2c:	f8df a098 	ldr.w	sl, [pc, #152]	; 405dc8 <__sinit.part.1+0xe4>
  405d30:	f8df 9098 	ldr.w	r9, [pc, #152]	; 405dcc <__sinit.part.1+0xe8>
  405d34:	f8df 8098 	ldr.w	r8, [pc, #152]	; 405dd0 <__sinit.part.1+0xec>
  405d38:	f8c5 b020 	str.w	fp, [r5, #32]
  405d3c:	2301      	movs	r3, #1
  405d3e:	2209      	movs	r2, #9
  405d40:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  405d44:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  405d48:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  405d4c:	61ed      	str	r5, [r5, #28]
  405d4e:	4621      	mov	r1, r4
  405d50:	81f3      	strh	r3, [r6, #14]
  405d52:	81b2      	strh	r2, [r6, #12]
  405d54:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  405d58:	6034      	str	r4, [r6, #0]
  405d5a:	6074      	str	r4, [r6, #4]
  405d5c:	60b4      	str	r4, [r6, #8]
  405d5e:	6674      	str	r4, [r6, #100]	; 0x64
  405d60:	6134      	str	r4, [r6, #16]
  405d62:	6174      	str	r4, [r6, #20]
  405d64:	61b4      	str	r4, [r6, #24]
  405d66:	2208      	movs	r2, #8
  405d68:	9301      	str	r3, [sp, #4]
  405d6a:	f7fe fd37 	bl	4047dc <memset>
  405d6e:	68fd      	ldr	r5, [r7, #12]
  405d70:	61f6      	str	r6, [r6, #28]
  405d72:	2012      	movs	r0, #18
  405d74:	2202      	movs	r2, #2
  405d76:	f8c6 b020 	str.w	fp, [r6, #32]
  405d7a:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  405d7e:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  405d82:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  405d86:	4621      	mov	r1, r4
  405d88:	81a8      	strh	r0, [r5, #12]
  405d8a:	81ea      	strh	r2, [r5, #14]
  405d8c:	602c      	str	r4, [r5, #0]
  405d8e:	606c      	str	r4, [r5, #4]
  405d90:	60ac      	str	r4, [r5, #8]
  405d92:	666c      	str	r4, [r5, #100]	; 0x64
  405d94:	612c      	str	r4, [r5, #16]
  405d96:	616c      	str	r4, [r5, #20]
  405d98:	61ac      	str	r4, [r5, #24]
  405d9a:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  405d9e:	2208      	movs	r2, #8
  405da0:	f7fe fd1c 	bl	4047dc <memset>
  405da4:	9b01      	ldr	r3, [sp, #4]
  405da6:	61ed      	str	r5, [r5, #28]
  405da8:	f8c5 b020 	str.w	fp, [r5, #32]
  405dac:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  405db0:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  405db4:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  405db8:	63bb      	str	r3, [r7, #56]	; 0x38
  405dba:	b003      	add	sp, #12
  405dbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405dc0:	00405cd9 	.word	0x00405cd9
  405dc4:	00406ad9 	.word	0x00406ad9
  405dc8:	00406afd 	.word	0x00406afd
  405dcc:	00406b39 	.word	0x00406b39
  405dd0:	00406b59 	.word	0x00406b59

00405dd4 <__sinit>:
  405dd4:	6b83      	ldr	r3, [r0, #56]	; 0x38
  405dd6:	b103      	cbz	r3, 405dda <__sinit+0x6>
  405dd8:	4770      	bx	lr
  405dda:	f7ff bf83 	b.w	405ce4 <__sinit.part.1>
  405dde:	bf00      	nop

00405de0 <__sfp_lock_acquire>:
  405de0:	4770      	bx	lr
  405de2:	bf00      	nop

00405de4 <__sfp_lock_release>:
  405de4:	4770      	bx	lr
  405de6:	bf00      	nop

00405de8 <__libc_fini_array>:
  405de8:	b538      	push	{r3, r4, r5, lr}
  405dea:	4d07      	ldr	r5, [pc, #28]	; (405e08 <__libc_fini_array+0x20>)
  405dec:	4c07      	ldr	r4, [pc, #28]	; (405e0c <__libc_fini_array+0x24>)
  405dee:	1b2c      	subs	r4, r5, r4
  405df0:	10a4      	asrs	r4, r4, #2
  405df2:	d005      	beq.n	405e00 <__libc_fini_array+0x18>
  405df4:	3c01      	subs	r4, #1
  405df6:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  405dfa:	4798      	blx	r3
  405dfc:	2c00      	cmp	r4, #0
  405dfe:	d1f9      	bne.n	405df4 <__libc_fini_array+0xc>
  405e00:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  405e04:	f001 be46 	b.w	407a94 <_fini>
  405e08:	00407aa4 	.word	0x00407aa4
  405e0c:	00407aa0 	.word	0x00407aa0

00405e10 <__fputwc>:
  405e10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  405e14:	b082      	sub	sp, #8
  405e16:	4680      	mov	r8, r0
  405e18:	4689      	mov	r9, r1
  405e1a:	4614      	mov	r4, r2
  405e1c:	f000 fb3c 	bl	406498 <__locale_mb_cur_max>
  405e20:	2801      	cmp	r0, #1
  405e22:	d033      	beq.n	405e8c <__fputwc+0x7c>
  405e24:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  405e28:	464a      	mov	r2, r9
  405e2a:	a901      	add	r1, sp, #4
  405e2c:	4640      	mov	r0, r8
  405e2e:	f000 feed 	bl	406c0c <_wcrtomb_r>
  405e32:	f1b0 3fff 	cmp.w	r0, #4294967295
  405e36:	4682      	mov	sl, r0
  405e38:	d021      	beq.n	405e7e <__fputwc+0x6e>
  405e3a:	b388      	cbz	r0, 405ea0 <__fputwc+0x90>
  405e3c:	f89d 6004 	ldrb.w	r6, [sp, #4]
  405e40:	2500      	movs	r5, #0
  405e42:	e008      	b.n	405e56 <__fputwc+0x46>
  405e44:	6823      	ldr	r3, [r4, #0]
  405e46:	1c5a      	adds	r2, r3, #1
  405e48:	6022      	str	r2, [r4, #0]
  405e4a:	701e      	strb	r6, [r3, #0]
  405e4c:	3501      	adds	r5, #1
  405e4e:	4555      	cmp	r5, sl
  405e50:	d226      	bcs.n	405ea0 <__fputwc+0x90>
  405e52:	ab01      	add	r3, sp, #4
  405e54:	5d5e      	ldrb	r6, [r3, r5]
  405e56:	68a3      	ldr	r3, [r4, #8]
  405e58:	3b01      	subs	r3, #1
  405e5a:	2b00      	cmp	r3, #0
  405e5c:	60a3      	str	r3, [r4, #8]
  405e5e:	daf1      	bge.n	405e44 <__fputwc+0x34>
  405e60:	69a7      	ldr	r7, [r4, #24]
  405e62:	42bb      	cmp	r3, r7
  405e64:	4631      	mov	r1, r6
  405e66:	4622      	mov	r2, r4
  405e68:	4640      	mov	r0, r8
  405e6a:	db01      	blt.n	405e70 <__fputwc+0x60>
  405e6c:	2e0a      	cmp	r6, #10
  405e6e:	d1e9      	bne.n	405e44 <__fputwc+0x34>
  405e70:	f000 fe76 	bl	406b60 <__swbuf_r>
  405e74:	1c43      	adds	r3, r0, #1
  405e76:	d1e9      	bne.n	405e4c <__fputwc+0x3c>
  405e78:	b002      	add	sp, #8
  405e7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405e7e:	89a3      	ldrh	r3, [r4, #12]
  405e80:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405e84:	81a3      	strh	r3, [r4, #12]
  405e86:	b002      	add	sp, #8
  405e88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405e8c:	f109 33ff 	add.w	r3, r9, #4294967295
  405e90:	2bfe      	cmp	r3, #254	; 0xfe
  405e92:	d8c7      	bhi.n	405e24 <__fputwc+0x14>
  405e94:	fa5f f689 	uxtb.w	r6, r9
  405e98:	4682      	mov	sl, r0
  405e9a:	f88d 6004 	strb.w	r6, [sp, #4]
  405e9e:	e7cf      	b.n	405e40 <__fputwc+0x30>
  405ea0:	4648      	mov	r0, r9
  405ea2:	b002      	add	sp, #8
  405ea4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00405ea8 <_fputwc_r>:
  405ea8:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  405eac:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  405eb0:	d10a      	bne.n	405ec8 <_fputwc_r+0x20>
  405eb2:	b410      	push	{r4}
  405eb4:	6e54      	ldr	r4, [r2, #100]	; 0x64
  405eb6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  405eba:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
  405ebe:	6654      	str	r4, [r2, #100]	; 0x64
  405ec0:	8193      	strh	r3, [r2, #12]
  405ec2:	bc10      	pop	{r4}
  405ec4:	f7ff bfa4 	b.w	405e10 <__fputwc>
  405ec8:	f7ff bfa2 	b.w	405e10 <__fputwc>

00405ecc <_malloc_trim_r>:
  405ecc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  405ece:	4f23      	ldr	r7, [pc, #140]	; (405f5c <_malloc_trim_r+0x90>)
  405ed0:	460c      	mov	r4, r1
  405ed2:	4606      	mov	r6, r0
  405ed4:	f7fe fcd0 	bl	404878 <__malloc_lock>
  405ed8:	68bb      	ldr	r3, [r7, #8]
  405eda:	685d      	ldr	r5, [r3, #4]
  405edc:	f025 0503 	bic.w	r5, r5, #3
  405ee0:	1b29      	subs	r1, r5, r4
  405ee2:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  405ee6:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  405eea:	f021 010f 	bic.w	r1, r1, #15
  405eee:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  405ef2:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  405ef6:	db07      	blt.n	405f08 <_malloc_trim_r+0x3c>
  405ef8:	2100      	movs	r1, #0
  405efa:	4630      	mov	r0, r6
  405efc:	f7fe fcc0 	bl	404880 <_sbrk_r>
  405f00:	68bb      	ldr	r3, [r7, #8]
  405f02:	442b      	add	r3, r5
  405f04:	4298      	cmp	r0, r3
  405f06:	d004      	beq.n	405f12 <_malloc_trim_r+0x46>
  405f08:	4630      	mov	r0, r6
  405f0a:	f7fe fcb7 	bl	40487c <__malloc_unlock>
  405f0e:	2000      	movs	r0, #0
  405f10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405f12:	4261      	negs	r1, r4
  405f14:	4630      	mov	r0, r6
  405f16:	f7fe fcb3 	bl	404880 <_sbrk_r>
  405f1a:	3001      	adds	r0, #1
  405f1c:	d00d      	beq.n	405f3a <_malloc_trim_r+0x6e>
  405f1e:	4b10      	ldr	r3, [pc, #64]	; (405f60 <_malloc_trim_r+0x94>)
  405f20:	68ba      	ldr	r2, [r7, #8]
  405f22:	6819      	ldr	r1, [r3, #0]
  405f24:	1b2d      	subs	r5, r5, r4
  405f26:	f045 0501 	orr.w	r5, r5, #1
  405f2a:	4630      	mov	r0, r6
  405f2c:	1b09      	subs	r1, r1, r4
  405f2e:	6055      	str	r5, [r2, #4]
  405f30:	6019      	str	r1, [r3, #0]
  405f32:	f7fe fca3 	bl	40487c <__malloc_unlock>
  405f36:	2001      	movs	r0, #1
  405f38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405f3a:	2100      	movs	r1, #0
  405f3c:	4630      	mov	r0, r6
  405f3e:	f7fe fc9f 	bl	404880 <_sbrk_r>
  405f42:	68ba      	ldr	r2, [r7, #8]
  405f44:	1a83      	subs	r3, r0, r2
  405f46:	2b0f      	cmp	r3, #15
  405f48:	ddde      	ble.n	405f08 <_malloc_trim_r+0x3c>
  405f4a:	4c06      	ldr	r4, [pc, #24]	; (405f64 <_malloc_trim_r+0x98>)
  405f4c:	4904      	ldr	r1, [pc, #16]	; (405f60 <_malloc_trim_r+0x94>)
  405f4e:	6824      	ldr	r4, [r4, #0]
  405f50:	f043 0301 	orr.w	r3, r3, #1
  405f54:	1b00      	subs	r0, r0, r4
  405f56:	6053      	str	r3, [r2, #4]
  405f58:	6008      	str	r0, [r1, #0]
  405f5a:	e7d5      	b.n	405f08 <_malloc_trim_r+0x3c>
  405f5c:	20400464 	.word	0x20400464
  405f60:	20400978 	.word	0x20400978
  405f64:	20400870 	.word	0x20400870

00405f68 <_free_r>:
  405f68:	2900      	cmp	r1, #0
  405f6a:	d045      	beq.n	405ff8 <_free_r+0x90>
  405f6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405f70:	460d      	mov	r5, r1
  405f72:	4680      	mov	r8, r0
  405f74:	f7fe fc80 	bl	404878 <__malloc_lock>
  405f78:	f855 7c04 	ldr.w	r7, [r5, #-4]
  405f7c:	496a      	ldr	r1, [pc, #424]	; (406128 <_free_r+0x1c0>)
  405f7e:	f027 0301 	bic.w	r3, r7, #1
  405f82:	f1a5 0408 	sub.w	r4, r5, #8
  405f86:	18e2      	adds	r2, r4, r3
  405f88:	688e      	ldr	r6, [r1, #8]
  405f8a:	6850      	ldr	r0, [r2, #4]
  405f8c:	42b2      	cmp	r2, r6
  405f8e:	f020 0003 	bic.w	r0, r0, #3
  405f92:	d062      	beq.n	40605a <_free_r+0xf2>
  405f94:	07fe      	lsls	r6, r7, #31
  405f96:	6050      	str	r0, [r2, #4]
  405f98:	d40b      	bmi.n	405fb2 <_free_r+0x4a>
  405f9a:	f855 7c08 	ldr.w	r7, [r5, #-8]
  405f9e:	1be4      	subs	r4, r4, r7
  405fa0:	f101 0e08 	add.w	lr, r1, #8
  405fa4:	68a5      	ldr	r5, [r4, #8]
  405fa6:	4575      	cmp	r5, lr
  405fa8:	443b      	add	r3, r7
  405faa:	d06f      	beq.n	40608c <_free_r+0x124>
  405fac:	68e7      	ldr	r7, [r4, #12]
  405fae:	60ef      	str	r7, [r5, #12]
  405fb0:	60bd      	str	r5, [r7, #8]
  405fb2:	1815      	adds	r5, r2, r0
  405fb4:	686d      	ldr	r5, [r5, #4]
  405fb6:	07ed      	lsls	r5, r5, #31
  405fb8:	d542      	bpl.n	406040 <_free_r+0xd8>
  405fba:	f043 0201 	orr.w	r2, r3, #1
  405fbe:	6062      	str	r2, [r4, #4]
  405fc0:	50e3      	str	r3, [r4, r3]
  405fc2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  405fc6:	d218      	bcs.n	405ffa <_free_r+0x92>
  405fc8:	08db      	lsrs	r3, r3, #3
  405fca:	1c5a      	adds	r2, r3, #1
  405fcc:	684d      	ldr	r5, [r1, #4]
  405fce:	f851 7032 	ldr.w	r7, [r1, r2, lsl #3]
  405fd2:	60a7      	str	r7, [r4, #8]
  405fd4:	2001      	movs	r0, #1
  405fd6:	109b      	asrs	r3, r3, #2
  405fd8:	fa00 f303 	lsl.w	r3, r0, r3
  405fdc:	eb01 00c2 	add.w	r0, r1, r2, lsl #3
  405fe0:	431d      	orrs	r5, r3
  405fe2:	3808      	subs	r0, #8
  405fe4:	60e0      	str	r0, [r4, #12]
  405fe6:	604d      	str	r5, [r1, #4]
  405fe8:	f841 4032 	str.w	r4, [r1, r2, lsl #3]
  405fec:	60fc      	str	r4, [r7, #12]
  405fee:	4640      	mov	r0, r8
  405ff0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405ff4:	f7fe bc42 	b.w	40487c <__malloc_unlock>
  405ff8:	4770      	bx	lr
  405ffa:	0a5a      	lsrs	r2, r3, #9
  405ffc:	2a04      	cmp	r2, #4
  405ffe:	d853      	bhi.n	4060a8 <_free_r+0x140>
  406000:	099a      	lsrs	r2, r3, #6
  406002:	f102 0739 	add.w	r7, r2, #57	; 0x39
  406006:	007f      	lsls	r7, r7, #1
  406008:	f102 0538 	add.w	r5, r2, #56	; 0x38
  40600c:	eb01 0087 	add.w	r0, r1, r7, lsl #2
  406010:	f851 2027 	ldr.w	r2, [r1, r7, lsl #2]
  406014:	4944      	ldr	r1, [pc, #272]	; (406128 <_free_r+0x1c0>)
  406016:	3808      	subs	r0, #8
  406018:	4290      	cmp	r0, r2
  40601a:	d04d      	beq.n	4060b8 <_free_r+0x150>
  40601c:	6851      	ldr	r1, [r2, #4]
  40601e:	f021 0103 	bic.w	r1, r1, #3
  406022:	428b      	cmp	r3, r1
  406024:	d202      	bcs.n	40602c <_free_r+0xc4>
  406026:	6892      	ldr	r2, [r2, #8]
  406028:	4290      	cmp	r0, r2
  40602a:	d1f7      	bne.n	40601c <_free_r+0xb4>
  40602c:	68d0      	ldr	r0, [r2, #12]
  40602e:	60e0      	str	r0, [r4, #12]
  406030:	60a2      	str	r2, [r4, #8]
  406032:	6084      	str	r4, [r0, #8]
  406034:	60d4      	str	r4, [r2, #12]
  406036:	4640      	mov	r0, r8
  406038:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40603c:	f7fe bc1e 	b.w	40487c <__malloc_unlock>
  406040:	6895      	ldr	r5, [r2, #8]
  406042:	4f3a      	ldr	r7, [pc, #232]	; (40612c <_free_r+0x1c4>)
  406044:	42bd      	cmp	r5, r7
  406046:	4403      	add	r3, r0
  406048:	d03f      	beq.n	4060ca <_free_r+0x162>
  40604a:	68d0      	ldr	r0, [r2, #12]
  40604c:	60e8      	str	r0, [r5, #12]
  40604e:	f043 0201 	orr.w	r2, r3, #1
  406052:	6085      	str	r5, [r0, #8]
  406054:	6062      	str	r2, [r4, #4]
  406056:	50e3      	str	r3, [r4, r3]
  406058:	e7b3      	b.n	405fc2 <_free_r+0x5a>
  40605a:	07ff      	lsls	r7, r7, #31
  40605c:	4403      	add	r3, r0
  40605e:	d407      	bmi.n	406070 <_free_r+0x108>
  406060:	f855 2c08 	ldr.w	r2, [r5, #-8]
  406064:	1aa4      	subs	r4, r4, r2
  406066:	4413      	add	r3, r2
  406068:	68a0      	ldr	r0, [r4, #8]
  40606a:	68e2      	ldr	r2, [r4, #12]
  40606c:	60c2      	str	r2, [r0, #12]
  40606e:	6090      	str	r0, [r2, #8]
  406070:	4a2f      	ldr	r2, [pc, #188]	; (406130 <_free_r+0x1c8>)
  406072:	6812      	ldr	r2, [r2, #0]
  406074:	f043 0001 	orr.w	r0, r3, #1
  406078:	4293      	cmp	r3, r2
  40607a:	6060      	str	r0, [r4, #4]
  40607c:	608c      	str	r4, [r1, #8]
  40607e:	d3b6      	bcc.n	405fee <_free_r+0x86>
  406080:	4b2c      	ldr	r3, [pc, #176]	; (406134 <_free_r+0x1cc>)
  406082:	4640      	mov	r0, r8
  406084:	6819      	ldr	r1, [r3, #0]
  406086:	f7ff ff21 	bl	405ecc <_malloc_trim_r>
  40608a:	e7b0      	b.n	405fee <_free_r+0x86>
  40608c:	1811      	adds	r1, r2, r0
  40608e:	6849      	ldr	r1, [r1, #4]
  406090:	07c9      	lsls	r1, r1, #31
  406092:	d444      	bmi.n	40611e <_free_r+0x1b6>
  406094:	6891      	ldr	r1, [r2, #8]
  406096:	68d2      	ldr	r2, [r2, #12]
  406098:	60ca      	str	r2, [r1, #12]
  40609a:	4403      	add	r3, r0
  40609c:	f043 0001 	orr.w	r0, r3, #1
  4060a0:	6091      	str	r1, [r2, #8]
  4060a2:	6060      	str	r0, [r4, #4]
  4060a4:	50e3      	str	r3, [r4, r3]
  4060a6:	e7a2      	b.n	405fee <_free_r+0x86>
  4060a8:	2a14      	cmp	r2, #20
  4060aa:	d817      	bhi.n	4060dc <_free_r+0x174>
  4060ac:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  4060b0:	007f      	lsls	r7, r7, #1
  4060b2:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  4060b6:	e7a9      	b.n	40600c <_free_r+0xa4>
  4060b8:	10aa      	asrs	r2, r5, #2
  4060ba:	684b      	ldr	r3, [r1, #4]
  4060bc:	2501      	movs	r5, #1
  4060be:	fa05 f202 	lsl.w	r2, r5, r2
  4060c2:	4313      	orrs	r3, r2
  4060c4:	604b      	str	r3, [r1, #4]
  4060c6:	4602      	mov	r2, r0
  4060c8:	e7b1      	b.n	40602e <_free_r+0xc6>
  4060ca:	f043 0201 	orr.w	r2, r3, #1
  4060ce:	614c      	str	r4, [r1, #20]
  4060d0:	610c      	str	r4, [r1, #16]
  4060d2:	60e5      	str	r5, [r4, #12]
  4060d4:	60a5      	str	r5, [r4, #8]
  4060d6:	6062      	str	r2, [r4, #4]
  4060d8:	50e3      	str	r3, [r4, r3]
  4060da:	e788      	b.n	405fee <_free_r+0x86>
  4060dc:	2a54      	cmp	r2, #84	; 0x54
  4060de:	d806      	bhi.n	4060ee <_free_r+0x186>
  4060e0:	0b1a      	lsrs	r2, r3, #12
  4060e2:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  4060e6:	007f      	lsls	r7, r7, #1
  4060e8:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  4060ec:	e78e      	b.n	40600c <_free_r+0xa4>
  4060ee:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4060f2:	d806      	bhi.n	406102 <_free_r+0x19a>
  4060f4:	0bda      	lsrs	r2, r3, #15
  4060f6:	f102 0778 	add.w	r7, r2, #120	; 0x78
  4060fa:	007f      	lsls	r7, r7, #1
  4060fc:	f102 0577 	add.w	r5, r2, #119	; 0x77
  406100:	e784      	b.n	40600c <_free_r+0xa4>
  406102:	f240 5054 	movw	r0, #1364	; 0x554
  406106:	4282      	cmp	r2, r0
  406108:	d806      	bhi.n	406118 <_free_r+0x1b0>
  40610a:	0c9a      	lsrs	r2, r3, #18
  40610c:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  406110:	007f      	lsls	r7, r7, #1
  406112:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  406116:	e779      	b.n	40600c <_free_r+0xa4>
  406118:	27fe      	movs	r7, #254	; 0xfe
  40611a:	257e      	movs	r5, #126	; 0x7e
  40611c:	e776      	b.n	40600c <_free_r+0xa4>
  40611e:	f043 0201 	orr.w	r2, r3, #1
  406122:	6062      	str	r2, [r4, #4]
  406124:	50e3      	str	r3, [r4, r3]
  406126:	e762      	b.n	405fee <_free_r+0x86>
  406128:	20400464 	.word	0x20400464
  40612c:	2040046c 	.word	0x2040046c
  406130:	2040086c 	.word	0x2040086c
  406134:	20400974 	.word	0x20400974

00406138 <__sfvwrite_r>:
  406138:	6893      	ldr	r3, [r2, #8]
  40613a:	2b00      	cmp	r3, #0
  40613c:	d076      	beq.n	40622c <__sfvwrite_r+0xf4>
  40613e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406142:	898b      	ldrh	r3, [r1, #12]
  406144:	b085      	sub	sp, #20
  406146:	460c      	mov	r4, r1
  406148:	0719      	lsls	r1, r3, #28
  40614a:	9001      	str	r0, [sp, #4]
  40614c:	4616      	mov	r6, r2
  40614e:	d529      	bpl.n	4061a4 <__sfvwrite_r+0x6c>
  406150:	6922      	ldr	r2, [r4, #16]
  406152:	b33a      	cbz	r2, 4061a4 <__sfvwrite_r+0x6c>
  406154:	f003 0802 	and.w	r8, r3, #2
  406158:	fa1f f088 	uxth.w	r0, r8
  40615c:	6835      	ldr	r5, [r6, #0]
  40615e:	2800      	cmp	r0, #0
  406160:	d02f      	beq.n	4061c2 <__sfvwrite_r+0x8a>
  406162:	f04f 0900 	mov.w	r9, #0
  406166:	4fb4      	ldr	r7, [pc, #720]	; (406438 <__sfvwrite_r+0x300>)
  406168:	46c8      	mov	r8, r9
  40616a:	46b2      	mov	sl, r6
  40616c:	45b8      	cmp	r8, r7
  40616e:	4643      	mov	r3, r8
  406170:	464a      	mov	r2, r9
  406172:	bf28      	it	cs
  406174:	463b      	movcs	r3, r7
  406176:	9801      	ldr	r0, [sp, #4]
  406178:	f1b8 0f00 	cmp.w	r8, #0
  40617c:	d050      	beq.n	406220 <__sfvwrite_r+0xe8>
  40617e:	69e1      	ldr	r1, [r4, #28]
  406180:	6a66      	ldr	r6, [r4, #36]	; 0x24
  406182:	47b0      	blx	r6
  406184:	2800      	cmp	r0, #0
  406186:	dd71      	ble.n	40626c <__sfvwrite_r+0x134>
  406188:	f8da 3008 	ldr.w	r3, [sl, #8]
  40618c:	1a1b      	subs	r3, r3, r0
  40618e:	4481      	add	r9, r0
  406190:	ebc0 0808 	rsb	r8, r0, r8
  406194:	f8ca 3008 	str.w	r3, [sl, #8]
  406198:	2b00      	cmp	r3, #0
  40619a:	d1e7      	bne.n	40616c <__sfvwrite_r+0x34>
  40619c:	2000      	movs	r0, #0
  40619e:	b005      	add	sp, #20
  4061a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4061a4:	4621      	mov	r1, r4
  4061a6:	9801      	ldr	r0, [sp, #4]
  4061a8:	f7ff fc68 	bl	405a7c <__swsetup_r>
  4061ac:	2800      	cmp	r0, #0
  4061ae:	f040 813a 	bne.w	406426 <__sfvwrite_r+0x2ee>
  4061b2:	89a3      	ldrh	r3, [r4, #12]
  4061b4:	6835      	ldr	r5, [r6, #0]
  4061b6:	f003 0802 	and.w	r8, r3, #2
  4061ba:	fa1f f088 	uxth.w	r0, r8
  4061be:	2800      	cmp	r0, #0
  4061c0:	d1cf      	bne.n	406162 <__sfvwrite_r+0x2a>
  4061c2:	f013 0901 	ands.w	r9, r3, #1
  4061c6:	d15b      	bne.n	406280 <__sfvwrite_r+0x148>
  4061c8:	464f      	mov	r7, r9
  4061ca:	9602      	str	r6, [sp, #8]
  4061cc:	b31f      	cbz	r7, 406216 <__sfvwrite_r+0xde>
  4061ce:	059a      	lsls	r2, r3, #22
  4061d0:	f8d4 8008 	ldr.w	r8, [r4, #8]
  4061d4:	d52c      	bpl.n	406230 <__sfvwrite_r+0xf8>
  4061d6:	4547      	cmp	r7, r8
  4061d8:	46c2      	mov	sl, r8
  4061da:	f0c0 80a4 	bcc.w	406326 <__sfvwrite_r+0x1ee>
  4061de:	f413 6f90 	tst.w	r3, #1152	; 0x480
  4061e2:	f040 80b1 	bne.w	406348 <__sfvwrite_r+0x210>
  4061e6:	6820      	ldr	r0, [r4, #0]
  4061e8:	4652      	mov	r2, sl
  4061ea:	4649      	mov	r1, r9
  4061ec:	f000 fa20 	bl	406630 <memmove>
  4061f0:	68a0      	ldr	r0, [r4, #8]
  4061f2:	6823      	ldr	r3, [r4, #0]
  4061f4:	ebc8 0000 	rsb	r0, r8, r0
  4061f8:	4453      	add	r3, sl
  4061fa:	60a0      	str	r0, [r4, #8]
  4061fc:	6023      	str	r3, [r4, #0]
  4061fe:	4638      	mov	r0, r7
  406200:	9a02      	ldr	r2, [sp, #8]
  406202:	6893      	ldr	r3, [r2, #8]
  406204:	1a1b      	subs	r3, r3, r0
  406206:	4481      	add	r9, r0
  406208:	1a3f      	subs	r7, r7, r0
  40620a:	6093      	str	r3, [r2, #8]
  40620c:	2b00      	cmp	r3, #0
  40620e:	d0c5      	beq.n	40619c <__sfvwrite_r+0x64>
  406210:	89a3      	ldrh	r3, [r4, #12]
  406212:	2f00      	cmp	r7, #0
  406214:	d1db      	bne.n	4061ce <__sfvwrite_r+0x96>
  406216:	f8d5 9000 	ldr.w	r9, [r5]
  40621a:	686f      	ldr	r7, [r5, #4]
  40621c:	3508      	adds	r5, #8
  40621e:	e7d5      	b.n	4061cc <__sfvwrite_r+0x94>
  406220:	f8d5 9000 	ldr.w	r9, [r5]
  406224:	f8d5 8004 	ldr.w	r8, [r5, #4]
  406228:	3508      	adds	r5, #8
  40622a:	e79f      	b.n	40616c <__sfvwrite_r+0x34>
  40622c:	2000      	movs	r0, #0
  40622e:	4770      	bx	lr
  406230:	6820      	ldr	r0, [r4, #0]
  406232:	6923      	ldr	r3, [r4, #16]
  406234:	4298      	cmp	r0, r3
  406236:	d803      	bhi.n	406240 <__sfvwrite_r+0x108>
  406238:	6961      	ldr	r1, [r4, #20]
  40623a:	428f      	cmp	r7, r1
  40623c:	f080 80b7 	bcs.w	4063ae <__sfvwrite_r+0x276>
  406240:	45b8      	cmp	r8, r7
  406242:	bf28      	it	cs
  406244:	46b8      	movcs	r8, r7
  406246:	4642      	mov	r2, r8
  406248:	4649      	mov	r1, r9
  40624a:	f000 f9f1 	bl	406630 <memmove>
  40624e:	68a3      	ldr	r3, [r4, #8]
  406250:	6822      	ldr	r2, [r4, #0]
  406252:	ebc8 0303 	rsb	r3, r8, r3
  406256:	4442      	add	r2, r8
  406258:	60a3      	str	r3, [r4, #8]
  40625a:	6022      	str	r2, [r4, #0]
  40625c:	2b00      	cmp	r3, #0
  40625e:	d149      	bne.n	4062f4 <__sfvwrite_r+0x1bc>
  406260:	4621      	mov	r1, r4
  406262:	9801      	ldr	r0, [sp, #4]
  406264:	f7ff fd22 	bl	405cac <_fflush_r>
  406268:	2800      	cmp	r0, #0
  40626a:	d043      	beq.n	4062f4 <__sfvwrite_r+0x1bc>
  40626c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406270:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406274:	f04f 30ff 	mov.w	r0, #4294967295
  406278:	81a3      	strh	r3, [r4, #12]
  40627a:	b005      	add	sp, #20
  40627c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406280:	4680      	mov	r8, r0
  406282:	9002      	str	r0, [sp, #8]
  406284:	4682      	mov	sl, r0
  406286:	4681      	mov	r9, r0
  406288:	f1b9 0f00 	cmp.w	r9, #0
  40628c:	d02a      	beq.n	4062e4 <__sfvwrite_r+0x1ac>
  40628e:	9b02      	ldr	r3, [sp, #8]
  406290:	2b00      	cmp	r3, #0
  406292:	d04c      	beq.n	40632e <__sfvwrite_r+0x1f6>
  406294:	6820      	ldr	r0, [r4, #0]
  406296:	6923      	ldr	r3, [r4, #16]
  406298:	6962      	ldr	r2, [r4, #20]
  40629a:	45c8      	cmp	r8, r9
  40629c:	46c3      	mov	fp, r8
  40629e:	bf28      	it	cs
  4062a0:	46cb      	movcs	fp, r9
  4062a2:	4298      	cmp	r0, r3
  4062a4:	465f      	mov	r7, fp
  4062a6:	d904      	bls.n	4062b2 <__sfvwrite_r+0x17a>
  4062a8:	68a3      	ldr	r3, [r4, #8]
  4062aa:	4413      	add	r3, r2
  4062ac:	459b      	cmp	fp, r3
  4062ae:	f300 8090 	bgt.w	4063d2 <__sfvwrite_r+0x29a>
  4062b2:	4593      	cmp	fp, r2
  4062b4:	db20      	blt.n	4062f8 <__sfvwrite_r+0x1c0>
  4062b6:	4613      	mov	r3, r2
  4062b8:	6a67      	ldr	r7, [r4, #36]	; 0x24
  4062ba:	69e1      	ldr	r1, [r4, #28]
  4062bc:	9801      	ldr	r0, [sp, #4]
  4062be:	4652      	mov	r2, sl
  4062c0:	47b8      	blx	r7
  4062c2:	1e07      	subs	r7, r0, #0
  4062c4:	ddd2      	ble.n	40626c <__sfvwrite_r+0x134>
  4062c6:	ebb8 0807 	subs.w	r8, r8, r7
  4062ca:	d023      	beq.n	406314 <__sfvwrite_r+0x1dc>
  4062cc:	68b3      	ldr	r3, [r6, #8]
  4062ce:	1bdb      	subs	r3, r3, r7
  4062d0:	44ba      	add	sl, r7
  4062d2:	ebc7 0909 	rsb	r9, r7, r9
  4062d6:	60b3      	str	r3, [r6, #8]
  4062d8:	2b00      	cmp	r3, #0
  4062da:	f43f af5f 	beq.w	40619c <__sfvwrite_r+0x64>
  4062de:	f1b9 0f00 	cmp.w	r9, #0
  4062e2:	d1d4      	bne.n	40628e <__sfvwrite_r+0x156>
  4062e4:	2300      	movs	r3, #0
  4062e6:	f8d5 a000 	ldr.w	sl, [r5]
  4062ea:	f8d5 9004 	ldr.w	r9, [r5, #4]
  4062ee:	9302      	str	r3, [sp, #8]
  4062f0:	3508      	adds	r5, #8
  4062f2:	e7c9      	b.n	406288 <__sfvwrite_r+0x150>
  4062f4:	4640      	mov	r0, r8
  4062f6:	e783      	b.n	406200 <__sfvwrite_r+0xc8>
  4062f8:	465a      	mov	r2, fp
  4062fa:	4651      	mov	r1, sl
  4062fc:	f000 f998 	bl	406630 <memmove>
  406300:	68a2      	ldr	r2, [r4, #8]
  406302:	6823      	ldr	r3, [r4, #0]
  406304:	ebcb 0202 	rsb	r2, fp, r2
  406308:	445b      	add	r3, fp
  40630a:	ebb8 0807 	subs.w	r8, r8, r7
  40630e:	60a2      	str	r2, [r4, #8]
  406310:	6023      	str	r3, [r4, #0]
  406312:	d1db      	bne.n	4062cc <__sfvwrite_r+0x194>
  406314:	4621      	mov	r1, r4
  406316:	9801      	ldr	r0, [sp, #4]
  406318:	f7ff fcc8 	bl	405cac <_fflush_r>
  40631c:	2800      	cmp	r0, #0
  40631e:	d1a5      	bne.n	40626c <__sfvwrite_r+0x134>
  406320:	f8cd 8008 	str.w	r8, [sp, #8]
  406324:	e7d2      	b.n	4062cc <__sfvwrite_r+0x194>
  406326:	6820      	ldr	r0, [r4, #0]
  406328:	46b8      	mov	r8, r7
  40632a:	46ba      	mov	sl, r7
  40632c:	e75c      	b.n	4061e8 <__sfvwrite_r+0xb0>
  40632e:	464a      	mov	r2, r9
  406330:	210a      	movs	r1, #10
  406332:	4650      	mov	r0, sl
  406334:	f000 f92c 	bl	406590 <memchr>
  406338:	2800      	cmp	r0, #0
  40633a:	d06f      	beq.n	40641c <__sfvwrite_r+0x2e4>
  40633c:	3001      	adds	r0, #1
  40633e:	2301      	movs	r3, #1
  406340:	ebca 0800 	rsb	r8, sl, r0
  406344:	9302      	str	r3, [sp, #8]
  406346:	e7a5      	b.n	406294 <__sfvwrite_r+0x15c>
  406348:	6962      	ldr	r2, [r4, #20]
  40634a:	6820      	ldr	r0, [r4, #0]
  40634c:	6921      	ldr	r1, [r4, #16]
  40634e:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  406352:	ebc1 0a00 	rsb	sl, r1, r0
  406356:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  40635a:	f10a 0001 	add.w	r0, sl, #1
  40635e:	ea4f 0868 	mov.w	r8, r8, asr #1
  406362:	4438      	add	r0, r7
  406364:	4540      	cmp	r0, r8
  406366:	4642      	mov	r2, r8
  406368:	bf84      	itt	hi
  40636a:	4680      	movhi	r8, r0
  40636c:	4642      	movhi	r2, r8
  40636e:	055b      	lsls	r3, r3, #21
  406370:	d542      	bpl.n	4063f8 <__sfvwrite_r+0x2c0>
  406372:	4611      	mov	r1, r2
  406374:	9801      	ldr	r0, [sp, #4]
  406376:	f7fd fedf 	bl	404138 <_malloc_r>
  40637a:	4683      	mov	fp, r0
  40637c:	2800      	cmp	r0, #0
  40637e:	d055      	beq.n	40642c <__sfvwrite_r+0x2f4>
  406380:	4652      	mov	r2, sl
  406382:	6921      	ldr	r1, [r4, #16]
  406384:	f7fe f990 	bl	4046a8 <memcpy>
  406388:	89a3      	ldrh	r3, [r4, #12]
  40638a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  40638e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  406392:	81a3      	strh	r3, [r4, #12]
  406394:	ebca 0308 	rsb	r3, sl, r8
  406398:	eb0b 000a 	add.w	r0, fp, sl
  40639c:	f8c4 8014 	str.w	r8, [r4, #20]
  4063a0:	f8c4 b010 	str.w	fp, [r4, #16]
  4063a4:	6020      	str	r0, [r4, #0]
  4063a6:	60a3      	str	r3, [r4, #8]
  4063a8:	46b8      	mov	r8, r7
  4063aa:	46ba      	mov	sl, r7
  4063ac:	e71c      	b.n	4061e8 <__sfvwrite_r+0xb0>
  4063ae:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
  4063b2:	42bb      	cmp	r3, r7
  4063b4:	bf28      	it	cs
  4063b6:	463b      	movcs	r3, r7
  4063b8:	464a      	mov	r2, r9
  4063ba:	fb93 f3f1 	sdiv	r3, r3, r1
  4063be:	9801      	ldr	r0, [sp, #4]
  4063c0:	6a66      	ldr	r6, [r4, #36]	; 0x24
  4063c2:	fb01 f303 	mul.w	r3, r1, r3
  4063c6:	69e1      	ldr	r1, [r4, #28]
  4063c8:	47b0      	blx	r6
  4063ca:	2800      	cmp	r0, #0
  4063cc:	f73f af18 	bgt.w	406200 <__sfvwrite_r+0xc8>
  4063d0:	e74c      	b.n	40626c <__sfvwrite_r+0x134>
  4063d2:	461a      	mov	r2, r3
  4063d4:	4651      	mov	r1, sl
  4063d6:	9303      	str	r3, [sp, #12]
  4063d8:	f000 f92a 	bl	406630 <memmove>
  4063dc:	6822      	ldr	r2, [r4, #0]
  4063de:	9b03      	ldr	r3, [sp, #12]
  4063e0:	9801      	ldr	r0, [sp, #4]
  4063e2:	441a      	add	r2, r3
  4063e4:	6022      	str	r2, [r4, #0]
  4063e6:	4621      	mov	r1, r4
  4063e8:	f7ff fc60 	bl	405cac <_fflush_r>
  4063ec:	9b03      	ldr	r3, [sp, #12]
  4063ee:	2800      	cmp	r0, #0
  4063f0:	f47f af3c 	bne.w	40626c <__sfvwrite_r+0x134>
  4063f4:	461f      	mov	r7, r3
  4063f6:	e766      	b.n	4062c6 <__sfvwrite_r+0x18e>
  4063f8:	9801      	ldr	r0, [sp, #4]
  4063fa:	f000 f97d 	bl	4066f8 <_realloc_r>
  4063fe:	4683      	mov	fp, r0
  406400:	2800      	cmp	r0, #0
  406402:	d1c7      	bne.n	406394 <__sfvwrite_r+0x25c>
  406404:	9d01      	ldr	r5, [sp, #4]
  406406:	6921      	ldr	r1, [r4, #16]
  406408:	4628      	mov	r0, r5
  40640a:	f7ff fdad 	bl	405f68 <_free_r>
  40640e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406412:	220c      	movs	r2, #12
  406414:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  406418:	602a      	str	r2, [r5, #0]
  40641a:	e729      	b.n	406270 <__sfvwrite_r+0x138>
  40641c:	2301      	movs	r3, #1
  40641e:	f109 0801 	add.w	r8, r9, #1
  406422:	9302      	str	r3, [sp, #8]
  406424:	e736      	b.n	406294 <__sfvwrite_r+0x15c>
  406426:	f04f 30ff 	mov.w	r0, #4294967295
  40642a:	e6b8      	b.n	40619e <__sfvwrite_r+0x66>
  40642c:	9a01      	ldr	r2, [sp, #4]
  40642e:	230c      	movs	r3, #12
  406430:	6013      	str	r3, [r2, #0]
  406432:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406436:	e71b      	b.n	406270 <__sfvwrite_r+0x138>
  406438:	7ffffc00 	.word	0x7ffffc00

0040643c <_fwalk_reent>:
  40643c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  406440:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  406444:	d01f      	beq.n	406486 <_fwalk_reent+0x4a>
  406446:	4688      	mov	r8, r1
  406448:	4606      	mov	r6, r0
  40644a:	f04f 0900 	mov.w	r9, #0
  40644e:	687d      	ldr	r5, [r7, #4]
  406450:	68bc      	ldr	r4, [r7, #8]
  406452:	3d01      	subs	r5, #1
  406454:	d411      	bmi.n	40647a <_fwalk_reent+0x3e>
  406456:	89a3      	ldrh	r3, [r4, #12]
  406458:	2b01      	cmp	r3, #1
  40645a:	f105 35ff 	add.w	r5, r5, #4294967295
  40645e:	d908      	bls.n	406472 <_fwalk_reent+0x36>
  406460:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  406464:	3301      	adds	r3, #1
  406466:	4621      	mov	r1, r4
  406468:	4630      	mov	r0, r6
  40646a:	d002      	beq.n	406472 <_fwalk_reent+0x36>
  40646c:	47c0      	blx	r8
  40646e:	ea49 0900 	orr.w	r9, r9, r0
  406472:	1c6b      	adds	r3, r5, #1
  406474:	f104 0468 	add.w	r4, r4, #104	; 0x68
  406478:	d1ed      	bne.n	406456 <_fwalk_reent+0x1a>
  40647a:	683f      	ldr	r7, [r7, #0]
  40647c:	2f00      	cmp	r7, #0
  40647e:	d1e6      	bne.n	40644e <_fwalk_reent+0x12>
  406480:	4648      	mov	r0, r9
  406482:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406486:	46b9      	mov	r9, r7
  406488:	4648      	mov	r0, r9
  40648a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40648e:	bf00      	nop

00406490 <__locale_charset>:
  406490:	4800      	ldr	r0, [pc, #0]	; (406494 <__locale_charset+0x4>)
  406492:	4770      	bx	lr
  406494:	20400874 	.word	0x20400874

00406498 <__locale_mb_cur_max>:
  406498:	4b01      	ldr	r3, [pc, #4]	; (4064a0 <__locale_mb_cur_max+0x8>)
  40649a:	6818      	ldr	r0, [r3, #0]
  40649c:	4770      	bx	lr
  40649e:	bf00      	nop
  4064a0:	20400894 	.word	0x20400894

004064a4 <__swhatbuf_r>:
  4064a4:	b570      	push	{r4, r5, r6, lr}
  4064a6:	460d      	mov	r5, r1
  4064a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4064ac:	2900      	cmp	r1, #0
  4064ae:	b090      	sub	sp, #64	; 0x40
  4064b0:	4614      	mov	r4, r2
  4064b2:	461e      	mov	r6, r3
  4064b4:	db14      	blt.n	4064e0 <__swhatbuf_r+0x3c>
  4064b6:	aa01      	add	r2, sp, #4
  4064b8:	f000 fc9c 	bl	406df4 <_fstat_r>
  4064bc:	2800      	cmp	r0, #0
  4064be:	db0f      	blt.n	4064e0 <__swhatbuf_r+0x3c>
  4064c0:	9a02      	ldr	r2, [sp, #8]
  4064c2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  4064c6:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  4064ca:	fab2 f282 	clz	r2, r2
  4064ce:	0952      	lsrs	r2, r2, #5
  4064d0:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4064d4:	f44f 6000 	mov.w	r0, #2048	; 0x800
  4064d8:	6032      	str	r2, [r6, #0]
  4064da:	6023      	str	r3, [r4, #0]
  4064dc:	b010      	add	sp, #64	; 0x40
  4064de:	bd70      	pop	{r4, r5, r6, pc}
  4064e0:	89a8      	ldrh	r0, [r5, #12]
  4064e2:	f000 0080 	and.w	r0, r0, #128	; 0x80
  4064e6:	b282      	uxth	r2, r0
  4064e8:	2000      	movs	r0, #0
  4064ea:	6030      	str	r0, [r6, #0]
  4064ec:	b11a      	cbz	r2, 4064f6 <__swhatbuf_r+0x52>
  4064ee:	2340      	movs	r3, #64	; 0x40
  4064f0:	6023      	str	r3, [r4, #0]
  4064f2:	b010      	add	sp, #64	; 0x40
  4064f4:	bd70      	pop	{r4, r5, r6, pc}
  4064f6:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4064fa:	4610      	mov	r0, r2
  4064fc:	6023      	str	r3, [r4, #0]
  4064fe:	b010      	add	sp, #64	; 0x40
  406500:	bd70      	pop	{r4, r5, r6, pc}
  406502:	bf00      	nop

00406504 <__smakebuf_r>:
  406504:	898a      	ldrh	r2, [r1, #12]
  406506:	0792      	lsls	r2, r2, #30
  406508:	460b      	mov	r3, r1
  40650a:	d506      	bpl.n	40651a <__smakebuf_r+0x16>
  40650c:	f101 0243 	add.w	r2, r1, #67	; 0x43
  406510:	2101      	movs	r1, #1
  406512:	601a      	str	r2, [r3, #0]
  406514:	611a      	str	r2, [r3, #16]
  406516:	6159      	str	r1, [r3, #20]
  406518:	4770      	bx	lr
  40651a:	b5f0      	push	{r4, r5, r6, r7, lr}
  40651c:	b083      	sub	sp, #12
  40651e:	ab01      	add	r3, sp, #4
  406520:	466a      	mov	r2, sp
  406522:	460c      	mov	r4, r1
  406524:	4605      	mov	r5, r0
  406526:	f7ff ffbd 	bl	4064a4 <__swhatbuf_r>
  40652a:	9900      	ldr	r1, [sp, #0]
  40652c:	4606      	mov	r6, r0
  40652e:	4628      	mov	r0, r5
  406530:	f7fd fe02 	bl	404138 <_malloc_r>
  406534:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406538:	b1d0      	cbz	r0, 406570 <__smakebuf_r+0x6c>
  40653a:	9a01      	ldr	r2, [sp, #4]
  40653c:	4f12      	ldr	r7, [pc, #72]	; (406588 <__smakebuf_r+0x84>)
  40653e:	9900      	ldr	r1, [sp, #0]
  406540:	63ef      	str	r7, [r5, #60]	; 0x3c
  406542:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  406546:	81a3      	strh	r3, [r4, #12]
  406548:	6020      	str	r0, [r4, #0]
  40654a:	6120      	str	r0, [r4, #16]
  40654c:	6161      	str	r1, [r4, #20]
  40654e:	b91a      	cbnz	r2, 406558 <__smakebuf_r+0x54>
  406550:	4333      	orrs	r3, r6
  406552:	81a3      	strh	r3, [r4, #12]
  406554:	b003      	add	sp, #12
  406556:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406558:	4628      	mov	r0, r5
  40655a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40655e:	f000 fc5d 	bl	406e1c <_isatty_r>
  406562:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406566:	2800      	cmp	r0, #0
  406568:	d0f2      	beq.n	406550 <__smakebuf_r+0x4c>
  40656a:	f043 0301 	orr.w	r3, r3, #1
  40656e:	e7ef      	b.n	406550 <__smakebuf_r+0x4c>
  406570:	059a      	lsls	r2, r3, #22
  406572:	d4ef      	bmi.n	406554 <__smakebuf_r+0x50>
  406574:	f104 0243 	add.w	r2, r4, #67	; 0x43
  406578:	f043 0302 	orr.w	r3, r3, #2
  40657c:	2101      	movs	r1, #1
  40657e:	81a3      	strh	r3, [r4, #12]
  406580:	6022      	str	r2, [r4, #0]
  406582:	6122      	str	r2, [r4, #16]
  406584:	6161      	str	r1, [r4, #20]
  406586:	e7e5      	b.n	406554 <__smakebuf_r+0x50>
  406588:	00405cd9 	.word	0x00405cd9
  40658c:	00000000 	.word	0x00000000

00406590 <memchr>:
  406590:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  406594:	2a10      	cmp	r2, #16
  406596:	db2b      	blt.n	4065f0 <memchr+0x60>
  406598:	f010 0f07 	tst.w	r0, #7
  40659c:	d008      	beq.n	4065b0 <memchr+0x20>
  40659e:	f810 3b01 	ldrb.w	r3, [r0], #1
  4065a2:	3a01      	subs	r2, #1
  4065a4:	428b      	cmp	r3, r1
  4065a6:	d02d      	beq.n	406604 <memchr+0x74>
  4065a8:	f010 0f07 	tst.w	r0, #7
  4065ac:	b342      	cbz	r2, 406600 <memchr+0x70>
  4065ae:	d1f6      	bne.n	40659e <memchr+0xe>
  4065b0:	b4f0      	push	{r4, r5, r6, r7}
  4065b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  4065b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  4065ba:	f022 0407 	bic.w	r4, r2, #7
  4065be:	f07f 0700 	mvns.w	r7, #0
  4065c2:	2300      	movs	r3, #0
  4065c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  4065c8:	3c08      	subs	r4, #8
  4065ca:	ea85 0501 	eor.w	r5, r5, r1
  4065ce:	ea86 0601 	eor.w	r6, r6, r1
  4065d2:	fa85 f547 	uadd8	r5, r5, r7
  4065d6:	faa3 f587 	sel	r5, r3, r7
  4065da:	fa86 f647 	uadd8	r6, r6, r7
  4065de:	faa5 f687 	sel	r6, r5, r7
  4065e2:	b98e      	cbnz	r6, 406608 <memchr+0x78>
  4065e4:	d1ee      	bne.n	4065c4 <memchr+0x34>
  4065e6:	bcf0      	pop	{r4, r5, r6, r7}
  4065e8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4065ec:	f002 0207 	and.w	r2, r2, #7
  4065f0:	b132      	cbz	r2, 406600 <memchr+0x70>
  4065f2:	f810 3b01 	ldrb.w	r3, [r0], #1
  4065f6:	3a01      	subs	r2, #1
  4065f8:	ea83 0301 	eor.w	r3, r3, r1
  4065fc:	b113      	cbz	r3, 406604 <memchr+0x74>
  4065fe:	d1f8      	bne.n	4065f2 <memchr+0x62>
  406600:	2000      	movs	r0, #0
  406602:	4770      	bx	lr
  406604:	3801      	subs	r0, #1
  406606:	4770      	bx	lr
  406608:	2d00      	cmp	r5, #0
  40660a:	bf06      	itte	eq
  40660c:	4635      	moveq	r5, r6
  40660e:	3803      	subeq	r0, #3
  406610:	3807      	subne	r0, #7
  406612:	f015 0f01 	tst.w	r5, #1
  406616:	d107      	bne.n	406628 <memchr+0x98>
  406618:	3001      	adds	r0, #1
  40661a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40661e:	bf02      	ittt	eq
  406620:	3001      	addeq	r0, #1
  406622:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  406626:	3001      	addeq	r0, #1
  406628:	bcf0      	pop	{r4, r5, r6, r7}
  40662a:	3801      	subs	r0, #1
  40662c:	4770      	bx	lr
  40662e:	bf00      	nop

00406630 <memmove>:
  406630:	4288      	cmp	r0, r1
  406632:	b5f0      	push	{r4, r5, r6, r7, lr}
  406634:	d90d      	bls.n	406652 <memmove+0x22>
  406636:	188b      	adds	r3, r1, r2
  406638:	4298      	cmp	r0, r3
  40663a:	d20a      	bcs.n	406652 <memmove+0x22>
  40663c:	1881      	adds	r1, r0, r2
  40663e:	2a00      	cmp	r2, #0
  406640:	d051      	beq.n	4066e6 <memmove+0xb6>
  406642:	1a9a      	subs	r2, r3, r2
  406644:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  406648:	f801 4d01 	strb.w	r4, [r1, #-1]!
  40664c:	4293      	cmp	r3, r2
  40664e:	d1f9      	bne.n	406644 <memmove+0x14>
  406650:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406652:	2a0f      	cmp	r2, #15
  406654:	d948      	bls.n	4066e8 <memmove+0xb8>
  406656:	ea41 0300 	orr.w	r3, r1, r0
  40665a:	079b      	lsls	r3, r3, #30
  40665c:	d146      	bne.n	4066ec <memmove+0xbc>
  40665e:	f100 0410 	add.w	r4, r0, #16
  406662:	f101 0310 	add.w	r3, r1, #16
  406666:	4615      	mov	r5, r2
  406668:	f853 6c10 	ldr.w	r6, [r3, #-16]
  40666c:	f844 6c10 	str.w	r6, [r4, #-16]
  406670:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  406674:	f844 6c0c 	str.w	r6, [r4, #-12]
  406678:	f853 6c08 	ldr.w	r6, [r3, #-8]
  40667c:	f844 6c08 	str.w	r6, [r4, #-8]
  406680:	3d10      	subs	r5, #16
  406682:	f853 6c04 	ldr.w	r6, [r3, #-4]
  406686:	f844 6c04 	str.w	r6, [r4, #-4]
  40668a:	2d0f      	cmp	r5, #15
  40668c:	f103 0310 	add.w	r3, r3, #16
  406690:	f104 0410 	add.w	r4, r4, #16
  406694:	d8e8      	bhi.n	406668 <memmove+0x38>
  406696:	f1a2 0310 	sub.w	r3, r2, #16
  40669a:	f023 030f 	bic.w	r3, r3, #15
  40669e:	f002 0e0f 	and.w	lr, r2, #15
  4066a2:	3310      	adds	r3, #16
  4066a4:	f1be 0f03 	cmp.w	lr, #3
  4066a8:	4419      	add	r1, r3
  4066aa:	4403      	add	r3, r0
  4066ac:	d921      	bls.n	4066f2 <memmove+0xc2>
  4066ae:	1f1e      	subs	r6, r3, #4
  4066b0:	460d      	mov	r5, r1
  4066b2:	4674      	mov	r4, lr
  4066b4:	3c04      	subs	r4, #4
  4066b6:	f855 7b04 	ldr.w	r7, [r5], #4
  4066ba:	f846 7f04 	str.w	r7, [r6, #4]!
  4066be:	2c03      	cmp	r4, #3
  4066c0:	d8f8      	bhi.n	4066b4 <memmove+0x84>
  4066c2:	f1ae 0404 	sub.w	r4, lr, #4
  4066c6:	f024 0403 	bic.w	r4, r4, #3
  4066ca:	3404      	adds	r4, #4
  4066cc:	4423      	add	r3, r4
  4066ce:	4421      	add	r1, r4
  4066d0:	f002 0203 	and.w	r2, r2, #3
  4066d4:	b162      	cbz	r2, 4066f0 <memmove+0xc0>
  4066d6:	3b01      	subs	r3, #1
  4066d8:	440a      	add	r2, r1
  4066da:	f811 4b01 	ldrb.w	r4, [r1], #1
  4066de:	f803 4f01 	strb.w	r4, [r3, #1]!
  4066e2:	428a      	cmp	r2, r1
  4066e4:	d1f9      	bne.n	4066da <memmove+0xaa>
  4066e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4066e8:	4603      	mov	r3, r0
  4066ea:	e7f3      	b.n	4066d4 <memmove+0xa4>
  4066ec:	4603      	mov	r3, r0
  4066ee:	e7f2      	b.n	4066d6 <memmove+0xa6>
  4066f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4066f2:	4672      	mov	r2, lr
  4066f4:	e7ee      	b.n	4066d4 <memmove+0xa4>
  4066f6:	bf00      	nop

004066f8 <_realloc_r>:
  4066f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4066fc:	4617      	mov	r7, r2
  4066fe:	b083      	sub	sp, #12
  406700:	2900      	cmp	r1, #0
  406702:	f000 80c1 	beq.w	406888 <_realloc_r+0x190>
  406706:	460e      	mov	r6, r1
  406708:	4681      	mov	r9, r0
  40670a:	f107 050b 	add.w	r5, r7, #11
  40670e:	f7fe f8b3 	bl	404878 <__malloc_lock>
  406712:	f856 ec04 	ldr.w	lr, [r6, #-4]
  406716:	2d16      	cmp	r5, #22
  406718:	f02e 0403 	bic.w	r4, lr, #3
  40671c:	f1a6 0808 	sub.w	r8, r6, #8
  406720:	d840      	bhi.n	4067a4 <_realloc_r+0xac>
  406722:	2210      	movs	r2, #16
  406724:	4615      	mov	r5, r2
  406726:	42af      	cmp	r7, r5
  406728:	d841      	bhi.n	4067ae <_realloc_r+0xb6>
  40672a:	4294      	cmp	r4, r2
  40672c:	da75      	bge.n	40681a <_realloc_r+0x122>
  40672e:	4bc9      	ldr	r3, [pc, #804]	; (406a54 <_realloc_r+0x35c>)
  406730:	6899      	ldr	r1, [r3, #8]
  406732:	eb08 0004 	add.w	r0, r8, r4
  406736:	4288      	cmp	r0, r1
  406738:	6841      	ldr	r1, [r0, #4]
  40673a:	f000 80d9 	beq.w	4068f0 <_realloc_r+0x1f8>
  40673e:	f021 0301 	bic.w	r3, r1, #1
  406742:	4403      	add	r3, r0
  406744:	685b      	ldr	r3, [r3, #4]
  406746:	07db      	lsls	r3, r3, #31
  406748:	d57d      	bpl.n	406846 <_realloc_r+0x14e>
  40674a:	f01e 0f01 	tst.w	lr, #1
  40674e:	d035      	beq.n	4067bc <_realloc_r+0xc4>
  406750:	4639      	mov	r1, r7
  406752:	4648      	mov	r0, r9
  406754:	f7fd fcf0 	bl	404138 <_malloc_r>
  406758:	4607      	mov	r7, r0
  40675a:	b1e0      	cbz	r0, 406796 <_realloc_r+0x9e>
  40675c:	f856 3c04 	ldr.w	r3, [r6, #-4]
  406760:	f023 0301 	bic.w	r3, r3, #1
  406764:	4443      	add	r3, r8
  406766:	f1a0 0208 	sub.w	r2, r0, #8
  40676a:	429a      	cmp	r2, r3
  40676c:	f000 8144 	beq.w	4069f8 <_realloc_r+0x300>
  406770:	1f22      	subs	r2, r4, #4
  406772:	2a24      	cmp	r2, #36	; 0x24
  406774:	f200 8131 	bhi.w	4069da <_realloc_r+0x2e2>
  406778:	2a13      	cmp	r2, #19
  40677a:	f200 8104 	bhi.w	406986 <_realloc_r+0x28e>
  40677e:	4603      	mov	r3, r0
  406780:	4632      	mov	r2, r6
  406782:	6811      	ldr	r1, [r2, #0]
  406784:	6019      	str	r1, [r3, #0]
  406786:	6851      	ldr	r1, [r2, #4]
  406788:	6059      	str	r1, [r3, #4]
  40678a:	6892      	ldr	r2, [r2, #8]
  40678c:	609a      	str	r2, [r3, #8]
  40678e:	4631      	mov	r1, r6
  406790:	4648      	mov	r0, r9
  406792:	f7ff fbe9 	bl	405f68 <_free_r>
  406796:	4648      	mov	r0, r9
  406798:	f7fe f870 	bl	40487c <__malloc_unlock>
  40679c:	4638      	mov	r0, r7
  40679e:	b003      	add	sp, #12
  4067a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4067a4:	f025 0507 	bic.w	r5, r5, #7
  4067a8:	2d00      	cmp	r5, #0
  4067aa:	462a      	mov	r2, r5
  4067ac:	dabb      	bge.n	406726 <_realloc_r+0x2e>
  4067ae:	230c      	movs	r3, #12
  4067b0:	2000      	movs	r0, #0
  4067b2:	f8c9 3000 	str.w	r3, [r9]
  4067b6:	b003      	add	sp, #12
  4067b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4067bc:	f856 3c08 	ldr.w	r3, [r6, #-8]
  4067c0:	ebc3 0a08 	rsb	sl, r3, r8
  4067c4:	f8da 3004 	ldr.w	r3, [sl, #4]
  4067c8:	f023 0c03 	bic.w	ip, r3, #3
  4067cc:	eb04 030c 	add.w	r3, r4, ip
  4067d0:	4293      	cmp	r3, r2
  4067d2:	dbbd      	blt.n	406750 <_realloc_r+0x58>
  4067d4:	4657      	mov	r7, sl
  4067d6:	f8da 100c 	ldr.w	r1, [sl, #12]
  4067da:	f857 0f08 	ldr.w	r0, [r7, #8]!
  4067de:	1f22      	subs	r2, r4, #4
  4067e0:	2a24      	cmp	r2, #36	; 0x24
  4067e2:	60c1      	str	r1, [r0, #12]
  4067e4:	6088      	str	r0, [r1, #8]
  4067e6:	f200 8117 	bhi.w	406a18 <_realloc_r+0x320>
  4067ea:	2a13      	cmp	r2, #19
  4067ec:	f240 8112 	bls.w	406a14 <_realloc_r+0x31c>
  4067f0:	6831      	ldr	r1, [r6, #0]
  4067f2:	f8ca 1008 	str.w	r1, [sl, #8]
  4067f6:	6871      	ldr	r1, [r6, #4]
  4067f8:	f8ca 100c 	str.w	r1, [sl, #12]
  4067fc:	2a1b      	cmp	r2, #27
  4067fe:	f200 812b 	bhi.w	406a58 <_realloc_r+0x360>
  406802:	3608      	adds	r6, #8
  406804:	f10a 0210 	add.w	r2, sl, #16
  406808:	6831      	ldr	r1, [r6, #0]
  40680a:	6011      	str	r1, [r2, #0]
  40680c:	6871      	ldr	r1, [r6, #4]
  40680e:	6051      	str	r1, [r2, #4]
  406810:	68b1      	ldr	r1, [r6, #8]
  406812:	6091      	str	r1, [r2, #8]
  406814:	463e      	mov	r6, r7
  406816:	461c      	mov	r4, r3
  406818:	46d0      	mov	r8, sl
  40681a:	1b63      	subs	r3, r4, r5
  40681c:	2b0f      	cmp	r3, #15
  40681e:	d81d      	bhi.n	40685c <_realloc_r+0x164>
  406820:	f8d8 3004 	ldr.w	r3, [r8, #4]
  406824:	f003 0301 	and.w	r3, r3, #1
  406828:	4323      	orrs	r3, r4
  40682a:	4444      	add	r4, r8
  40682c:	f8c8 3004 	str.w	r3, [r8, #4]
  406830:	6863      	ldr	r3, [r4, #4]
  406832:	f043 0301 	orr.w	r3, r3, #1
  406836:	6063      	str	r3, [r4, #4]
  406838:	4648      	mov	r0, r9
  40683a:	f7fe f81f 	bl	40487c <__malloc_unlock>
  40683e:	4630      	mov	r0, r6
  406840:	b003      	add	sp, #12
  406842:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406846:	f021 0103 	bic.w	r1, r1, #3
  40684a:	4421      	add	r1, r4
  40684c:	4291      	cmp	r1, r2
  40684e:	db21      	blt.n	406894 <_realloc_r+0x19c>
  406850:	68c3      	ldr	r3, [r0, #12]
  406852:	6882      	ldr	r2, [r0, #8]
  406854:	460c      	mov	r4, r1
  406856:	60d3      	str	r3, [r2, #12]
  406858:	609a      	str	r2, [r3, #8]
  40685a:	e7de      	b.n	40681a <_realloc_r+0x122>
  40685c:	f8d8 2004 	ldr.w	r2, [r8, #4]
  406860:	eb08 0105 	add.w	r1, r8, r5
  406864:	f002 0201 	and.w	r2, r2, #1
  406868:	4315      	orrs	r5, r2
  40686a:	f043 0201 	orr.w	r2, r3, #1
  40686e:	440b      	add	r3, r1
  406870:	f8c8 5004 	str.w	r5, [r8, #4]
  406874:	604a      	str	r2, [r1, #4]
  406876:	685a      	ldr	r2, [r3, #4]
  406878:	f042 0201 	orr.w	r2, r2, #1
  40687c:	3108      	adds	r1, #8
  40687e:	605a      	str	r2, [r3, #4]
  406880:	4648      	mov	r0, r9
  406882:	f7ff fb71 	bl	405f68 <_free_r>
  406886:	e7d7      	b.n	406838 <_realloc_r+0x140>
  406888:	4611      	mov	r1, r2
  40688a:	b003      	add	sp, #12
  40688c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406890:	f7fd bc52 	b.w	404138 <_malloc_r>
  406894:	f01e 0f01 	tst.w	lr, #1
  406898:	f47f af5a 	bne.w	406750 <_realloc_r+0x58>
  40689c:	f856 3c08 	ldr.w	r3, [r6, #-8]
  4068a0:	ebc3 0a08 	rsb	sl, r3, r8
  4068a4:	f8da 3004 	ldr.w	r3, [sl, #4]
  4068a8:	f023 0c03 	bic.w	ip, r3, #3
  4068ac:	eb01 0e0c 	add.w	lr, r1, ip
  4068b0:	4596      	cmp	lr, r2
  4068b2:	db8b      	blt.n	4067cc <_realloc_r+0xd4>
  4068b4:	68c3      	ldr	r3, [r0, #12]
  4068b6:	6882      	ldr	r2, [r0, #8]
  4068b8:	4657      	mov	r7, sl
  4068ba:	60d3      	str	r3, [r2, #12]
  4068bc:	609a      	str	r2, [r3, #8]
  4068be:	f857 1f08 	ldr.w	r1, [r7, #8]!
  4068c2:	f8da 300c 	ldr.w	r3, [sl, #12]
  4068c6:	60cb      	str	r3, [r1, #12]
  4068c8:	1f22      	subs	r2, r4, #4
  4068ca:	2a24      	cmp	r2, #36	; 0x24
  4068cc:	6099      	str	r1, [r3, #8]
  4068ce:	f200 8099 	bhi.w	406a04 <_realloc_r+0x30c>
  4068d2:	2a13      	cmp	r2, #19
  4068d4:	d962      	bls.n	40699c <_realloc_r+0x2a4>
  4068d6:	6833      	ldr	r3, [r6, #0]
  4068d8:	f8ca 3008 	str.w	r3, [sl, #8]
  4068dc:	6873      	ldr	r3, [r6, #4]
  4068de:	f8ca 300c 	str.w	r3, [sl, #12]
  4068e2:	2a1b      	cmp	r2, #27
  4068e4:	f200 80a0 	bhi.w	406a28 <_realloc_r+0x330>
  4068e8:	3608      	adds	r6, #8
  4068ea:	f10a 0310 	add.w	r3, sl, #16
  4068ee:	e056      	b.n	40699e <_realloc_r+0x2a6>
  4068f0:	f021 0b03 	bic.w	fp, r1, #3
  4068f4:	44a3      	add	fp, r4
  4068f6:	f105 0010 	add.w	r0, r5, #16
  4068fa:	4583      	cmp	fp, r0
  4068fc:	da59      	bge.n	4069b2 <_realloc_r+0x2ba>
  4068fe:	f01e 0f01 	tst.w	lr, #1
  406902:	f47f af25 	bne.w	406750 <_realloc_r+0x58>
  406906:	f856 1c08 	ldr.w	r1, [r6, #-8]
  40690a:	ebc1 0a08 	rsb	sl, r1, r8
  40690e:	f8da 1004 	ldr.w	r1, [sl, #4]
  406912:	f021 0c03 	bic.w	ip, r1, #3
  406916:	44e3      	add	fp, ip
  406918:	4558      	cmp	r0, fp
  40691a:	f73f af57 	bgt.w	4067cc <_realloc_r+0xd4>
  40691e:	4657      	mov	r7, sl
  406920:	f8da 100c 	ldr.w	r1, [sl, #12]
  406924:	f857 0f08 	ldr.w	r0, [r7, #8]!
  406928:	1f22      	subs	r2, r4, #4
  40692a:	2a24      	cmp	r2, #36	; 0x24
  40692c:	60c1      	str	r1, [r0, #12]
  40692e:	6088      	str	r0, [r1, #8]
  406930:	f200 80b4 	bhi.w	406a9c <_realloc_r+0x3a4>
  406934:	2a13      	cmp	r2, #19
  406936:	f240 80a5 	bls.w	406a84 <_realloc_r+0x38c>
  40693a:	6831      	ldr	r1, [r6, #0]
  40693c:	f8ca 1008 	str.w	r1, [sl, #8]
  406940:	6871      	ldr	r1, [r6, #4]
  406942:	f8ca 100c 	str.w	r1, [sl, #12]
  406946:	2a1b      	cmp	r2, #27
  406948:	f200 80af 	bhi.w	406aaa <_realloc_r+0x3b2>
  40694c:	3608      	adds	r6, #8
  40694e:	f10a 0210 	add.w	r2, sl, #16
  406952:	6831      	ldr	r1, [r6, #0]
  406954:	6011      	str	r1, [r2, #0]
  406956:	6871      	ldr	r1, [r6, #4]
  406958:	6051      	str	r1, [r2, #4]
  40695a:	68b1      	ldr	r1, [r6, #8]
  40695c:	6091      	str	r1, [r2, #8]
  40695e:	eb0a 0105 	add.w	r1, sl, r5
  406962:	ebc5 020b 	rsb	r2, r5, fp
  406966:	f042 0201 	orr.w	r2, r2, #1
  40696a:	6099      	str	r1, [r3, #8]
  40696c:	604a      	str	r2, [r1, #4]
  40696e:	f8da 3004 	ldr.w	r3, [sl, #4]
  406972:	f003 0301 	and.w	r3, r3, #1
  406976:	431d      	orrs	r5, r3
  406978:	4648      	mov	r0, r9
  40697a:	f8ca 5004 	str.w	r5, [sl, #4]
  40697e:	f7fd ff7d 	bl	40487c <__malloc_unlock>
  406982:	4638      	mov	r0, r7
  406984:	e75c      	b.n	406840 <_realloc_r+0x148>
  406986:	6833      	ldr	r3, [r6, #0]
  406988:	6003      	str	r3, [r0, #0]
  40698a:	6873      	ldr	r3, [r6, #4]
  40698c:	6043      	str	r3, [r0, #4]
  40698e:	2a1b      	cmp	r2, #27
  406990:	d827      	bhi.n	4069e2 <_realloc_r+0x2ea>
  406992:	f100 0308 	add.w	r3, r0, #8
  406996:	f106 0208 	add.w	r2, r6, #8
  40699a:	e6f2      	b.n	406782 <_realloc_r+0x8a>
  40699c:	463b      	mov	r3, r7
  40699e:	6832      	ldr	r2, [r6, #0]
  4069a0:	601a      	str	r2, [r3, #0]
  4069a2:	6872      	ldr	r2, [r6, #4]
  4069a4:	605a      	str	r2, [r3, #4]
  4069a6:	68b2      	ldr	r2, [r6, #8]
  4069a8:	609a      	str	r2, [r3, #8]
  4069aa:	463e      	mov	r6, r7
  4069ac:	4674      	mov	r4, lr
  4069ae:	46d0      	mov	r8, sl
  4069b0:	e733      	b.n	40681a <_realloc_r+0x122>
  4069b2:	eb08 0105 	add.w	r1, r8, r5
  4069b6:	ebc5 0b0b 	rsb	fp, r5, fp
  4069ba:	f04b 0201 	orr.w	r2, fp, #1
  4069be:	6099      	str	r1, [r3, #8]
  4069c0:	604a      	str	r2, [r1, #4]
  4069c2:	f856 3c04 	ldr.w	r3, [r6, #-4]
  4069c6:	f003 0301 	and.w	r3, r3, #1
  4069ca:	431d      	orrs	r5, r3
  4069cc:	4648      	mov	r0, r9
  4069ce:	f846 5c04 	str.w	r5, [r6, #-4]
  4069d2:	f7fd ff53 	bl	40487c <__malloc_unlock>
  4069d6:	4630      	mov	r0, r6
  4069d8:	e732      	b.n	406840 <_realloc_r+0x148>
  4069da:	4631      	mov	r1, r6
  4069dc:	f7ff fe28 	bl	406630 <memmove>
  4069e0:	e6d5      	b.n	40678e <_realloc_r+0x96>
  4069e2:	68b3      	ldr	r3, [r6, #8]
  4069e4:	6083      	str	r3, [r0, #8]
  4069e6:	68f3      	ldr	r3, [r6, #12]
  4069e8:	60c3      	str	r3, [r0, #12]
  4069ea:	2a24      	cmp	r2, #36	; 0x24
  4069ec:	d028      	beq.n	406a40 <_realloc_r+0x348>
  4069ee:	f100 0310 	add.w	r3, r0, #16
  4069f2:	f106 0210 	add.w	r2, r6, #16
  4069f6:	e6c4      	b.n	406782 <_realloc_r+0x8a>
  4069f8:	f850 3c04 	ldr.w	r3, [r0, #-4]
  4069fc:	f023 0303 	bic.w	r3, r3, #3
  406a00:	441c      	add	r4, r3
  406a02:	e70a      	b.n	40681a <_realloc_r+0x122>
  406a04:	4631      	mov	r1, r6
  406a06:	4638      	mov	r0, r7
  406a08:	4674      	mov	r4, lr
  406a0a:	46d0      	mov	r8, sl
  406a0c:	f7ff fe10 	bl	406630 <memmove>
  406a10:	463e      	mov	r6, r7
  406a12:	e702      	b.n	40681a <_realloc_r+0x122>
  406a14:	463a      	mov	r2, r7
  406a16:	e6f7      	b.n	406808 <_realloc_r+0x110>
  406a18:	4631      	mov	r1, r6
  406a1a:	4638      	mov	r0, r7
  406a1c:	461c      	mov	r4, r3
  406a1e:	46d0      	mov	r8, sl
  406a20:	f7ff fe06 	bl	406630 <memmove>
  406a24:	463e      	mov	r6, r7
  406a26:	e6f8      	b.n	40681a <_realloc_r+0x122>
  406a28:	68b3      	ldr	r3, [r6, #8]
  406a2a:	f8ca 3010 	str.w	r3, [sl, #16]
  406a2e:	68f3      	ldr	r3, [r6, #12]
  406a30:	f8ca 3014 	str.w	r3, [sl, #20]
  406a34:	2a24      	cmp	r2, #36	; 0x24
  406a36:	d01b      	beq.n	406a70 <_realloc_r+0x378>
  406a38:	3610      	adds	r6, #16
  406a3a:	f10a 0318 	add.w	r3, sl, #24
  406a3e:	e7ae      	b.n	40699e <_realloc_r+0x2a6>
  406a40:	6933      	ldr	r3, [r6, #16]
  406a42:	6103      	str	r3, [r0, #16]
  406a44:	6973      	ldr	r3, [r6, #20]
  406a46:	6143      	str	r3, [r0, #20]
  406a48:	f106 0218 	add.w	r2, r6, #24
  406a4c:	f100 0318 	add.w	r3, r0, #24
  406a50:	e697      	b.n	406782 <_realloc_r+0x8a>
  406a52:	bf00      	nop
  406a54:	20400464 	.word	0x20400464
  406a58:	68b1      	ldr	r1, [r6, #8]
  406a5a:	f8ca 1010 	str.w	r1, [sl, #16]
  406a5e:	68f1      	ldr	r1, [r6, #12]
  406a60:	f8ca 1014 	str.w	r1, [sl, #20]
  406a64:	2a24      	cmp	r2, #36	; 0x24
  406a66:	d00f      	beq.n	406a88 <_realloc_r+0x390>
  406a68:	3610      	adds	r6, #16
  406a6a:	f10a 0218 	add.w	r2, sl, #24
  406a6e:	e6cb      	b.n	406808 <_realloc_r+0x110>
  406a70:	6933      	ldr	r3, [r6, #16]
  406a72:	f8ca 3018 	str.w	r3, [sl, #24]
  406a76:	6973      	ldr	r3, [r6, #20]
  406a78:	f8ca 301c 	str.w	r3, [sl, #28]
  406a7c:	3618      	adds	r6, #24
  406a7e:	f10a 0320 	add.w	r3, sl, #32
  406a82:	e78c      	b.n	40699e <_realloc_r+0x2a6>
  406a84:	463a      	mov	r2, r7
  406a86:	e764      	b.n	406952 <_realloc_r+0x25a>
  406a88:	6932      	ldr	r2, [r6, #16]
  406a8a:	f8ca 2018 	str.w	r2, [sl, #24]
  406a8e:	6972      	ldr	r2, [r6, #20]
  406a90:	f8ca 201c 	str.w	r2, [sl, #28]
  406a94:	3618      	adds	r6, #24
  406a96:	f10a 0220 	add.w	r2, sl, #32
  406a9a:	e6b5      	b.n	406808 <_realloc_r+0x110>
  406a9c:	4631      	mov	r1, r6
  406a9e:	4638      	mov	r0, r7
  406aa0:	9301      	str	r3, [sp, #4]
  406aa2:	f7ff fdc5 	bl	406630 <memmove>
  406aa6:	9b01      	ldr	r3, [sp, #4]
  406aa8:	e759      	b.n	40695e <_realloc_r+0x266>
  406aaa:	68b1      	ldr	r1, [r6, #8]
  406aac:	f8ca 1010 	str.w	r1, [sl, #16]
  406ab0:	68f1      	ldr	r1, [r6, #12]
  406ab2:	f8ca 1014 	str.w	r1, [sl, #20]
  406ab6:	2a24      	cmp	r2, #36	; 0x24
  406ab8:	d003      	beq.n	406ac2 <_realloc_r+0x3ca>
  406aba:	3610      	adds	r6, #16
  406abc:	f10a 0218 	add.w	r2, sl, #24
  406ac0:	e747      	b.n	406952 <_realloc_r+0x25a>
  406ac2:	6932      	ldr	r2, [r6, #16]
  406ac4:	f8ca 2018 	str.w	r2, [sl, #24]
  406ac8:	6972      	ldr	r2, [r6, #20]
  406aca:	f8ca 201c 	str.w	r2, [sl, #28]
  406ace:	3618      	adds	r6, #24
  406ad0:	f10a 0220 	add.w	r2, sl, #32
  406ad4:	e73d      	b.n	406952 <_realloc_r+0x25a>
  406ad6:	bf00      	nop

00406ad8 <__sread>:
  406ad8:	b510      	push	{r4, lr}
  406ada:	460c      	mov	r4, r1
  406adc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406ae0:	f000 f9c4 	bl	406e6c <_read_r>
  406ae4:	2800      	cmp	r0, #0
  406ae6:	db03      	blt.n	406af0 <__sread+0x18>
  406ae8:	6d23      	ldr	r3, [r4, #80]	; 0x50
  406aea:	4403      	add	r3, r0
  406aec:	6523      	str	r3, [r4, #80]	; 0x50
  406aee:	bd10      	pop	{r4, pc}
  406af0:	89a3      	ldrh	r3, [r4, #12]
  406af2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  406af6:	81a3      	strh	r3, [r4, #12]
  406af8:	bd10      	pop	{r4, pc}
  406afa:	bf00      	nop

00406afc <__swrite>:
  406afc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406b00:	4616      	mov	r6, r2
  406b02:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  406b06:	461f      	mov	r7, r3
  406b08:	05d3      	lsls	r3, r2, #23
  406b0a:	460c      	mov	r4, r1
  406b0c:	4605      	mov	r5, r0
  406b0e:	d507      	bpl.n	406b20 <__swrite+0x24>
  406b10:	2200      	movs	r2, #0
  406b12:	2302      	movs	r3, #2
  406b14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406b18:	f000 f992 	bl	406e40 <_lseek_r>
  406b1c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  406b20:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  406b24:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  406b28:	81a2      	strh	r2, [r4, #12]
  406b2a:	463b      	mov	r3, r7
  406b2c:	4632      	mov	r2, r6
  406b2e:	4628      	mov	r0, r5
  406b30:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406b34:	f000 b8a2 	b.w	406c7c <_write_r>

00406b38 <__sseek>:
  406b38:	b510      	push	{r4, lr}
  406b3a:	460c      	mov	r4, r1
  406b3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406b40:	f000 f97e 	bl	406e40 <_lseek_r>
  406b44:	89a3      	ldrh	r3, [r4, #12]
  406b46:	1c42      	adds	r2, r0, #1
  406b48:	bf0e      	itee	eq
  406b4a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  406b4e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  406b52:	6520      	strne	r0, [r4, #80]	; 0x50
  406b54:	81a3      	strh	r3, [r4, #12]
  406b56:	bd10      	pop	{r4, pc}

00406b58 <__sclose>:
  406b58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406b5c:	f000 b8f6 	b.w	406d4c <_close_r>

00406b60 <__swbuf_r>:
  406b60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406b62:	460e      	mov	r6, r1
  406b64:	4614      	mov	r4, r2
  406b66:	4607      	mov	r7, r0
  406b68:	b110      	cbz	r0, 406b70 <__swbuf_r+0x10>
  406b6a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  406b6c:	2b00      	cmp	r3, #0
  406b6e:	d04a      	beq.n	406c06 <__swbuf_r+0xa6>
  406b70:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  406b74:	69a3      	ldr	r3, [r4, #24]
  406b76:	60a3      	str	r3, [r4, #8]
  406b78:	b291      	uxth	r1, r2
  406b7a:	0708      	lsls	r0, r1, #28
  406b7c:	d538      	bpl.n	406bf0 <__swbuf_r+0x90>
  406b7e:	6923      	ldr	r3, [r4, #16]
  406b80:	2b00      	cmp	r3, #0
  406b82:	d035      	beq.n	406bf0 <__swbuf_r+0x90>
  406b84:	0489      	lsls	r1, r1, #18
  406b86:	b2f5      	uxtb	r5, r6
  406b88:	d515      	bpl.n	406bb6 <__swbuf_r+0x56>
  406b8a:	6822      	ldr	r2, [r4, #0]
  406b8c:	6961      	ldr	r1, [r4, #20]
  406b8e:	1ad3      	subs	r3, r2, r3
  406b90:	428b      	cmp	r3, r1
  406b92:	da1c      	bge.n	406bce <__swbuf_r+0x6e>
  406b94:	3301      	adds	r3, #1
  406b96:	68a1      	ldr	r1, [r4, #8]
  406b98:	1c50      	adds	r0, r2, #1
  406b9a:	3901      	subs	r1, #1
  406b9c:	60a1      	str	r1, [r4, #8]
  406b9e:	6020      	str	r0, [r4, #0]
  406ba0:	7016      	strb	r6, [r2, #0]
  406ba2:	6962      	ldr	r2, [r4, #20]
  406ba4:	429a      	cmp	r2, r3
  406ba6:	d01a      	beq.n	406bde <__swbuf_r+0x7e>
  406ba8:	89a3      	ldrh	r3, [r4, #12]
  406baa:	07db      	lsls	r3, r3, #31
  406bac:	d501      	bpl.n	406bb2 <__swbuf_r+0x52>
  406bae:	2d0a      	cmp	r5, #10
  406bb0:	d015      	beq.n	406bde <__swbuf_r+0x7e>
  406bb2:	4628      	mov	r0, r5
  406bb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406bb6:	6e61      	ldr	r1, [r4, #100]	; 0x64
  406bb8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  406bbc:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  406bc0:	81a2      	strh	r2, [r4, #12]
  406bc2:	6822      	ldr	r2, [r4, #0]
  406bc4:	6661      	str	r1, [r4, #100]	; 0x64
  406bc6:	6961      	ldr	r1, [r4, #20]
  406bc8:	1ad3      	subs	r3, r2, r3
  406bca:	428b      	cmp	r3, r1
  406bcc:	dbe2      	blt.n	406b94 <__swbuf_r+0x34>
  406bce:	4621      	mov	r1, r4
  406bd0:	4638      	mov	r0, r7
  406bd2:	f7ff f86b 	bl	405cac <_fflush_r>
  406bd6:	b940      	cbnz	r0, 406bea <__swbuf_r+0x8a>
  406bd8:	6822      	ldr	r2, [r4, #0]
  406bda:	2301      	movs	r3, #1
  406bdc:	e7db      	b.n	406b96 <__swbuf_r+0x36>
  406bde:	4621      	mov	r1, r4
  406be0:	4638      	mov	r0, r7
  406be2:	f7ff f863 	bl	405cac <_fflush_r>
  406be6:	2800      	cmp	r0, #0
  406be8:	d0e3      	beq.n	406bb2 <__swbuf_r+0x52>
  406bea:	f04f 30ff 	mov.w	r0, #4294967295
  406bee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406bf0:	4621      	mov	r1, r4
  406bf2:	4638      	mov	r0, r7
  406bf4:	f7fe ff42 	bl	405a7c <__swsetup_r>
  406bf8:	2800      	cmp	r0, #0
  406bfa:	d1f6      	bne.n	406bea <__swbuf_r+0x8a>
  406bfc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  406c00:	6923      	ldr	r3, [r4, #16]
  406c02:	b291      	uxth	r1, r2
  406c04:	e7be      	b.n	406b84 <__swbuf_r+0x24>
  406c06:	f7ff f8e5 	bl	405dd4 <__sinit>
  406c0a:	e7b1      	b.n	406b70 <__swbuf_r+0x10>

00406c0c <_wcrtomb_r>:
  406c0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406c10:	4605      	mov	r5, r0
  406c12:	b086      	sub	sp, #24
  406c14:	461e      	mov	r6, r3
  406c16:	460c      	mov	r4, r1
  406c18:	b1a1      	cbz	r1, 406c44 <_wcrtomb_r+0x38>
  406c1a:	4b10      	ldr	r3, [pc, #64]	; (406c5c <_wcrtomb_r+0x50>)
  406c1c:	4617      	mov	r7, r2
  406c1e:	f8d3 8000 	ldr.w	r8, [r3]
  406c22:	f7ff fc35 	bl	406490 <__locale_charset>
  406c26:	9600      	str	r6, [sp, #0]
  406c28:	4603      	mov	r3, r0
  406c2a:	463a      	mov	r2, r7
  406c2c:	4621      	mov	r1, r4
  406c2e:	4628      	mov	r0, r5
  406c30:	47c0      	blx	r8
  406c32:	1c43      	adds	r3, r0, #1
  406c34:	d103      	bne.n	406c3e <_wcrtomb_r+0x32>
  406c36:	2200      	movs	r2, #0
  406c38:	238a      	movs	r3, #138	; 0x8a
  406c3a:	6032      	str	r2, [r6, #0]
  406c3c:	602b      	str	r3, [r5, #0]
  406c3e:	b006      	add	sp, #24
  406c40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406c44:	4b05      	ldr	r3, [pc, #20]	; (406c5c <_wcrtomb_r+0x50>)
  406c46:	681f      	ldr	r7, [r3, #0]
  406c48:	f7ff fc22 	bl	406490 <__locale_charset>
  406c4c:	9600      	str	r6, [sp, #0]
  406c4e:	4603      	mov	r3, r0
  406c50:	4622      	mov	r2, r4
  406c52:	a903      	add	r1, sp, #12
  406c54:	4628      	mov	r0, r5
  406c56:	47b8      	blx	r7
  406c58:	e7eb      	b.n	406c32 <_wcrtomb_r+0x26>
  406c5a:	bf00      	nop
  406c5c:	20400898 	.word	0x20400898

00406c60 <__ascii_wctomb>:
  406c60:	b121      	cbz	r1, 406c6c <__ascii_wctomb+0xc>
  406c62:	2aff      	cmp	r2, #255	; 0xff
  406c64:	d804      	bhi.n	406c70 <__ascii_wctomb+0x10>
  406c66:	700a      	strb	r2, [r1, #0]
  406c68:	2001      	movs	r0, #1
  406c6a:	4770      	bx	lr
  406c6c:	4608      	mov	r0, r1
  406c6e:	4770      	bx	lr
  406c70:	238a      	movs	r3, #138	; 0x8a
  406c72:	6003      	str	r3, [r0, #0]
  406c74:	f04f 30ff 	mov.w	r0, #4294967295
  406c78:	4770      	bx	lr
  406c7a:	bf00      	nop

00406c7c <_write_r>:
  406c7c:	b570      	push	{r4, r5, r6, lr}
  406c7e:	460d      	mov	r5, r1
  406c80:	4c08      	ldr	r4, [pc, #32]	; (406ca4 <_write_r+0x28>)
  406c82:	4611      	mov	r1, r2
  406c84:	4606      	mov	r6, r0
  406c86:	461a      	mov	r2, r3
  406c88:	4628      	mov	r0, r5
  406c8a:	2300      	movs	r3, #0
  406c8c:	6023      	str	r3, [r4, #0]
  406c8e:	f7fc fab9 	bl	403204 <_write>
  406c92:	1c43      	adds	r3, r0, #1
  406c94:	d000      	beq.n	406c98 <_write_r+0x1c>
  406c96:	bd70      	pop	{r4, r5, r6, pc}
  406c98:	6823      	ldr	r3, [r4, #0]
  406c9a:	2b00      	cmp	r3, #0
  406c9c:	d0fb      	beq.n	406c96 <_write_r+0x1a>
  406c9e:	6033      	str	r3, [r6, #0]
  406ca0:	bd70      	pop	{r4, r5, r6, pc}
  406ca2:	bf00      	nop
  406ca4:	204009ac 	.word	0x204009ac

00406ca8 <__register_exitproc>:
  406ca8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  406cac:	4c25      	ldr	r4, [pc, #148]	; (406d44 <__register_exitproc+0x9c>)
  406cae:	6825      	ldr	r5, [r4, #0]
  406cb0:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  406cb4:	4606      	mov	r6, r0
  406cb6:	4688      	mov	r8, r1
  406cb8:	4692      	mov	sl, r2
  406cba:	4699      	mov	r9, r3
  406cbc:	b3c4      	cbz	r4, 406d30 <__register_exitproc+0x88>
  406cbe:	6860      	ldr	r0, [r4, #4]
  406cc0:	281f      	cmp	r0, #31
  406cc2:	dc17      	bgt.n	406cf4 <__register_exitproc+0x4c>
  406cc4:	1c43      	adds	r3, r0, #1
  406cc6:	b176      	cbz	r6, 406ce6 <__register_exitproc+0x3e>
  406cc8:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  406ccc:	2201      	movs	r2, #1
  406cce:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  406cd2:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  406cd6:	4082      	lsls	r2, r0
  406cd8:	4311      	orrs	r1, r2
  406cda:	2e02      	cmp	r6, #2
  406cdc:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  406ce0:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  406ce4:	d01e      	beq.n	406d24 <__register_exitproc+0x7c>
  406ce6:	3002      	adds	r0, #2
  406ce8:	6063      	str	r3, [r4, #4]
  406cea:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  406cee:	2000      	movs	r0, #0
  406cf0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406cf4:	4b14      	ldr	r3, [pc, #80]	; (406d48 <__register_exitproc+0xa0>)
  406cf6:	b303      	cbz	r3, 406d3a <__register_exitproc+0x92>
  406cf8:	f44f 70c8 	mov.w	r0, #400	; 0x190
  406cfc:	f7fd fa14 	bl	404128 <malloc>
  406d00:	4604      	mov	r4, r0
  406d02:	b1d0      	cbz	r0, 406d3a <__register_exitproc+0x92>
  406d04:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  406d08:	2700      	movs	r7, #0
  406d0a:	e880 0088 	stmia.w	r0, {r3, r7}
  406d0e:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  406d12:	4638      	mov	r0, r7
  406d14:	2301      	movs	r3, #1
  406d16:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  406d1a:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  406d1e:	2e00      	cmp	r6, #0
  406d20:	d0e1      	beq.n	406ce6 <__register_exitproc+0x3e>
  406d22:	e7d1      	b.n	406cc8 <__register_exitproc+0x20>
  406d24:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  406d28:	430a      	orrs	r2, r1
  406d2a:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  406d2e:	e7da      	b.n	406ce6 <__register_exitproc+0x3e>
  406d30:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  406d34:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  406d38:	e7c1      	b.n	406cbe <__register_exitproc+0x16>
  406d3a:	f04f 30ff 	mov.w	r0, #4294967295
  406d3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406d42:	bf00      	nop
  406d44:	00407a2c 	.word	0x00407a2c
  406d48:	00404129 	.word	0x00404129

00406d4c <_close_r>:
  406d4c:	b538      	push	{r3, r4, r5, lr}
  406d4e:	4c07      	ldr	r4, [pc, #28]	; (406d6c <_close_r+0x20>)
  406d50:	2300      	movs	r3, #0
  406d52:	4605      	mov	r5, r0
  406d54:	4608      	mov	r0, r1
  406d56:	6023      	str	r3, [r4, #0]
  406d58:	f7fc ff60 	bl	403c1c <_close>
  406d5c:	1c43      	adds	r3, r0, #1
  406d5e:	d000      	beq.n	406d62 <_close_r+0x16>
  406d60:	bd38      	pop	{r3, r4, r5, pc}
  406d62:	6823      	ldr	r3, [r4, #0]
  406d64:	2b00      	cmp	r3, #0
  406d66:	d0fb      	beq.n	406d60 <_close_r+0x14>
  406d68:	602b      	str	r3, [r5, #0]
  406d6a:	bd38      	pop	{r3, r4, r5, pc}
  406d6c:	204009ac 	.word	0x204009ac

00406d70 <_fclose_r>:
  406d70:	2900      	cmp	r1, #0
  406d72:	d03d      	beq.n	406df0 <_fclose_r+0x80>
  406d74:	b570      	push	{r4, r5, r6, lr}
  406d76:	4605      	mov	r5, r0
  406d78:	460c      	mov	r4, r1
  406d7a:	b108      	cbz	r0, 406d80 <_fclose_r+0x10>
  406d7c:	6b83      	ldr	r3, [r0, #56]	; 0x38
  406d7e:	b37b      	cbz	r3, 406de0 <_fclose_r+0x70>
  406d80:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406d84:	b90b      	cbnz	r3, 406d8a <_fclose_r+0x1a>
  406d86:	2000      	movs	r0, #0
  406d88:	bd70      	pop	{r4, r5, r6, pc}
  406d8a:	4621      	mov	r1, r4
  406d8c:	4628      	mov	r0, r5
  406d8e:	f7fe fee9 	bl	405b64 <__sflush_r>
  406d92:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  406d94:	4606      	mov	r6, r0
  406d96:	b133      	cbz	r3, 406da6 <_fclose_r+0x36>
  406d98:	69e1      	ldr	r1, [r4, #28]
  406d9a:	4628      	mov	r0, r5
  406d9c:	4798      	blx	r3
  406d9e:	2800      	cmp	r0, #0
  406da0:	bfb8      	it	lt
  406da2:	f04f 36ff 	movlt.w	r6, #4294967295
  406da6:	89a3      	ldrh	r3, [r4, #12]
  406da8:	061b      	lsls	r3, r3, #24
  406daa:	d41c      	bmi.n	406de6 <_fclose_r+0x76>
  406dac:	6b21      	ldr	r1, [r4, #48]	; 0x30
  406dae:	b141      	cbz	r1, 406dc2 <_fclose_r+0x52>
  406db0:	f104 0340 	add.w	r3, r4, #64	; 0x40
  406db4:	4299      	cmp	r1, r3
  406db6:	d002      	beq.n	406dbe <_fclose_r+0x4e>
  406db8:	4628      	mov	r0, r5
  406dba:	f7ff f8d5 	bl	405f68 <_free_r>
  406dbe:	2300      	movs	r3, #0
  406dc0:	6323      	str	r3, [r4, #48]	; 0x30
  406dc2:	6c61      	ldr	r1, [r4, #68]	; 0x44
  406dc4:	b121      	cbz	r1, 406dd0 <_fclose_r+0x60>
  406dc6:	4628      	mov	r0, r5
  406dc8:	f7ff f8ce 	bl	405f68 <_free_r>
  406dcc:	2300      	movs	r3, #0
  406dce:	6463      	str	r3, [r4, #68]	; 0x44
  406dd0:	f7ff f806 	bl	405de0 <__sfp_lock_acquire>
  406dd4:	2300      	movs	r3, #0
  406dd6:	81a3      	strh	r3, [r4, #12]
  406dd8:	f7ff f804 	bl	405de4 <__sfp_lock_release>
  406ddc:	4630      	mov	r0, r6
  406dde:	bd70      	pop	{r4, r5, r6, pc}
  406de0:	f7fe fff8 	bl	405dd4 <__sinit>
  406de4:	e7cc      	b.n	406d80 <_fclose_r+0x10>
  406de6:	6921      	ldr	r1, [r4, #16]
  406de8:	4628      	mov	r0, r5
  406dea:	f7ff f8bd 	bl	405f68 <_free_r>
  406dee:	e7dd      	b.n	406dac <_fclose_r+0x3c>
  406df0:	2000      	movs	r0, #0
  406df2:	4770      	bx	lr

00406df4 <_fstat_r>:
  406df4:	b538      	push	{r3, r4, r5, lr}
  406df6:	460b      	mov	r3, r1
  406df8:	4c07      	ldr	r4, [pc, #28]	; (406e18 <_fstat_r+0x24>)
  406dfa:	4605      	mov	r5, r0
  406dfc:	4611      	mov	r1, r2
  406dfe:	4618      	mov	r0, r3
  406e00:	2300      	movs	r3, #0
  406e02:	6023      	str	r3, [r4, #0]
  406e04:	f7fc ff0e 	bl	403c24 <_fstat>
  406e08:	1c43      	adds	r3, r0, #1
  406e0a:	d000      	beq.n	406e0e <_fstat_r+0x1a>
  406e0c:	bd38      	pop	{r3, r4, r5, pc}
  406e0e:	6823      	ldr	r3, [r4, #0]
  406e10:	2b00      	cmp	r3, #0
  406e12:	d0fb      	beq.n	406e0c <_fstat_r+0x18>
  406e14:	602b      	str	r3, [r5, #0]
  406e16:	bd38      	pop	{r3, r4, r5, pc}
  406e18:	204009ac 	.word	0x204009ac

00406e1c <_isatty_r>:
  406e1c:	b538      	push	{r3, r4, r5, lr}
  406e1e:	4c07      	ldr	r4, [pc, #28]	; (406e3c <_isatty_r+0x20>)
  406e20:	2300      	movs	r3, #0
  406e22:	4605      	mov	r5, r0
  406e24:	4608      	mov	r0, r1
  406e26:	6023      	str	r3, [r4, #0]
  406e28:	f7fc ff02 	bl	403c30 <_isatty>
  406e2c:	1c43      	adds	r3, r0, #1
  406e2e:	d000      	beq.n	406e32 <_isatty_r+0x16>
  406e30:	bd38      	pop	{r3, r4, r5, pc}
  406e32:	6823      	ldr	r3, [r4, #0]
  406e34:	2b00      	cmp	r3, #0
  406e36:	d0fb      	beq.n	406e30 <_isatty_r+0x14>
  406e38:	602b      	str	r3, [r5, #0]
  406e3a:	bd38      	pop	{r3, r4, r5, pc}
  406e3c:	204009ac 	.word	0x204009ac

00406e40 <_lseek_r>:
  406e40:	b570      	push	{r4, r5, r6, lr}
  406e42:	460d      	mov	r5, r1
  406e44:	4c08      	ldr	r4, [pc, #32]	; (406e68 <_lseek_r+0x28>)
  406e46:	4611      	mov	r1, r2
  406e48:	4606      	mov	r6, r0
  406e4a:	461a      	mov	r2, r3
  406e4c:	4628      	mov	r0, r5
  406e4e:	2300      	movs	r3, #0
  406e50:	6023      	str	r3, [r4, #0]
  406e52:	f7fc feef 	bl	403c34 <_lseek>
  406e56:	1c43      	adds	r3, r0, #1
  406e58:	d000      	beq.n	406e5c <_lseek_r+0x1c>
  406e5a:	bd70      	pop	{r4, r5, r6, pc}
  406e5c:	6823      	ldr	r3, [r4, #0]
  406e5e:	2b00      	cmp	r3, #0
  406e60:	d0fb      	beq.n	406e5a <_lseek_r+0x1a>
  406e62:	6033      	str	r3, [r6, #0]
  406e64:	bd70      	pop	{r4, r5, r6, pc}
  406e66:	bf00      	nop
  406e68:	204009ac 	.word	0x204009ac

00406e6c <_read_r>:
  406e6c:	b570      	push	{r4, r5, r6, lr}
  406e6e:	460d      	mov	r5, r1
  406e70:	4c08      	ldr	r4, [pc, #32]	; (406e94 <_read_r+0x28>)
  406e72:	4611      	mov	r1, r2
  406e74:	4606      	mov	r6, r0
  406e76:	461a      	mov	r2, r3
  406e78:	4628      	mov	r0, r5
  406e7a:	2300      	movs	r3, #0
  406e7c:	6023      	str	r3, [r4, #0]
  406e7e:	f7fc f9a3 	bl	4031c8 <_read>
  406e82:	1c43      	adds	r3, r0, #1
  406e84:	d000      	beq.n	406e88 <_read_r+0x1c>
  406e86:	bd70      	pop	{r4, r5, r6, pc}
  406e88:	6823      	ldr	r3, [r4, #0]
  406e8a:	2b00      	cmp	r3, #0
  406e8c:	d0fb      	beq.n	406e86 <_read_r+0x1a>
  406e8e:	6033      	str	r3, [r6, #0]
  406e90:	bd70      	pop	{r4, r5, r6, pc}
  406e92:	bf00      	nop
  406e94:	204009ac 	.word	0x204009ac

00406e98 <__aeabi_uldivmod>:
  406e98:	b953      	cbnz	r3, 406eb0 <__aeabi_uldivmod+0x18>
  406e9a:	b94a      	cbnz	r2, 406eb0 <__aeabi_uldivmod+0x18>
  406e9c:	2900      	cmp	r1, #0
  406e9e:	bf08      	it	eq
  406ea0:	2800      	cmpeq	r0, #0
  406ea2:	bf1c      	itt	ne
  406ea4:	f04f 31ff 	movne.w	r1, #4294967295
  406ea8:	f04f 30ff 	movne.w	r0, #4294967295
  406eac:	f000 b97e 	b.w	4071ac <__aeabi_idiv0>
  406eb0:	f1ad 0c08 	sub.w	ip, sp, #8
  406eb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  406eb8:	f000 f806 	bl	406ec8 <__udivmoddi4>
  406ebc:	f8dd e004 	ldr.w	lr, [sp, #4]
  406ec0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  406ec4:	b004      	add	sp, #16
  406ec6:	4770      	bx	lr

00406ec8 <__udivmoddi4>:
  406ec8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  406ecc:	468c      	mov	ip, r1
  406ece:	460e      	mov	r6, r1
  406ed0:	4604      	mov	r4, r0
  406ed2:	9d08      	ldr	r5, [sp, #32]
  406ed4:	2b00      	cmp	r3, #0
  406ed6:	d150      	bne.n	406f7a <__udivmoddi4+0xb2>
  406ed8:	428a      	cmp	r2, r1
  406eda:	4617      	mov	r7, r2
  406edc:	d96c      	bls.n	406fb8 <__udivmoddi4+0xf0>
  406ede:	fab2 fe82 	clz	lr, r2
  406ee2:	f1be 0f00 	cmp.w	lr, #0
  406ee6:	d00b      	beq.n	406f00 <__udivmoddi4+0x38>
  406ee8:	f1ce 0420 	rsb	r4, lr, #32
  406eec:	fa20 f404 	lsr.w	r4, r0, r4
  406ef0:	fa01 f60e 	lsl.w	r6, r1, lr
  406ef4:	ea44 0c06 	orr.w	ip, r4, r6
  406ef8:	fa02 f70e 	lsl.w	r7, r2, lr
  406efc:	fa00 f40e 	lsl.w	r4, r0, lr
  406f00:	ea4f 4917 	mov.w	r9, r7, lsr #16
  406f04:	0c22      	lsrs	r2, r4, #16
  406f06:	fbbc f0f9 	udiv	r0, ip, r9
  406f0a:	fa1f f887 	uxth.w	r8, r7
  406f0e:	fb09 c610 	mls	r6, r9, r0, ip
  406f12:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  406f16:	fb00 f308 	mul.w	r3, r0, r8
  406f1a:	42b3      	cmp	r3, r6
  406f1c:	d909      	bls.n	406f32 <__udivmoddi4+0x6a>
  406f1e:	19f6      	adds	r6, r6, r7
  406f20:	f100 32ff 	add.w	r2, r0, #4294967295
  406f24:	f080 8122 	bcs.w	40716c <__udivmoddi4+0x2a4>
  406f28:	42b3      	cmp	r3, r6
  406f2a:	f240 811f 	bls.w	40716c <__udivmoddi4+0x2a4>
  406f2e:	3802      	subs	r0, #2
  406f30:	443e      	add	r6, r7
  406f32:	1af6      	subs	r6, r6, r3
  406f34:	b2a2      	uxth	r2, r4
  406f36:	fbb6 f3f9 	udiv	r3, r6, r9
  406f3a:	fb09 6613 	mls	r6, r9, r3, r6
  406f3e:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  406f42:	fb03 f808 	mul.w	r8, r3, r8
  406f46:	45a0      	cmp	r8, r4
  406f48:	d909      	bls.n	406f5e <__udivmoddi4+0x96>
  406f4a:	19e4      	adds	r4, r4, r7
  406f4c:	f103 32ff 	add.w	r2, r3, #4294967295
  406f50:	f080 810a 	bcs.w	407168 <__udivmoddi4+0x2a0>
  406f54:	45a0      	cmp	r8, r4
  406f56:	f240 8107 	bls.w	407168 <__udivmoddi4+0x2a0>
  406f5a:	3b02      	subs	r3, #2
  406f5c:	443c      	add	r4, r7
  406f5e:	ebc8 0404 	rsb	r4, r8, r4
  406f62:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  406f66:	2100      	movs	r1, #0
  406f68:	2d00      	cmp	r5, #0
  406f6a:	d062      	beq.n	407032 <__udivmoddi4+0x16a>
  406f6c:	fa24 f40e 	lsr.w	r4, r4, lr
  406f70:	2300      	movs	r3, #0
  406f72:	602c      	str	r4, [r5, #0]
  406f74:	606b      	str	r3, [r5, #4]
  406f76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406f7a:	428b      	cmp	r3, r1
  406f7c:	d907      	bls.n	406f8e <__udivmoddi4+0xc6>
  406f7e:	2d00      	cmp	r5, #0
  406f80:	d055      	beq.n	40702e <__udivmoddi4+0x166>
  406f82:	2100      	movs	r1, #0
  406f84:	e885 0041 	stmia.w	r5, {r0, r6}
  406f88:	4608      	mov	r0, r1
  406f8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406f8e:	fab3 f183 	clz	r1, r3
  406f92:	2900      	cmp	r1, #0
  406f94:	f040 8090 	bne.w	4070b8 <__udivmoddi4+0x1f0>
  406f98:	42b3      	cmp	r3, r6
  406f9a:	d302      	bcc.n	406fa2 <__udivmoddi4+0xda>
  406f9c:	4282      	cmp	r2, r0
  406f9e:	f200 80f8 	bhi.w	407192 <__udivmoddi4+0x2ca>
  406fa2:	1a84      	subs	r4, r0, r2
  406fa4:	eb66 0603 	sbc.w	r6, r6, r3
  406fa8:	2001      	movs	r0, #1
  406faa:	46b4      	mov	ip, r6
  406fac:	2d00      	cmp	r5, #0
  406fae:	d040      	beq.n	407032 <__udivmoddi4+0x16a>
  406fb0:	e885 1010 	stmia.w	r5, {r4, ip}
  406fb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406fb8:	b912      	cbnz	r2, 406fc0 <__udivmoddi4+0xf8>
  406fba:	2701      	movs	r7, #1
  406fbc:	fbb7 f7f2 	udiv	r7, r7, r2
  406fc0:	fab7 fe87 	clz	lr, r7
  406fc4:	f1be 0f00 	cmp.w	lr, #0
  406fc8:	d135      	bne.n	407036 <__udivmoddi4+0x16e>
  406fca:	1bf3      	subs	r3, r6, r7
  406fcc:	ea4f 4817 	mov.w	r8, r7, lsr #16
  406fd0:	fa1f fc87 	uxth.w	ip, r7
  406fd4:	2101      	movs	r1, #1
  406fd6:	fbb3 f0f8 	udiv	r0, r3, r8
  406fda:	0c22      	lsrs	r2, r4, #16
  406fdc:	fb08 3610 	mls	r6, r8, r0, r3
  406fe0:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  406fe4:	fb0c f300 	mul.w	r3, ip, r0
  406fe8:	42b3      	cmp	r3, r6
  406fea:	d907      	bls.n	406ffc <__udivmoddi4+0x134>
  406fec:	19f6      	adds	r6, r6, r7
  406fee:	f100 32ff 	add.w	r2, r0, #4294967295
  406ff2:	d202      	bcs.n	406ffa <__udivmoddi4+0x132>
  406ff4:	42b3      	cmp	r3, r6
  406ff6:	f200 80ce 	bhi.w	407196 <__udivmoddi4+0x2ce>
  406ffa:	4610      	mov	r0, r2
  406ffc:	1af6      	subs	r6, r6, r3
  406ffe:	b2a2      	uxth	r2, r4
  407000:	fbb6 f3f8 	udiv	r3, r6, r8
  407004:	fb08 6613 	mls	r6, r8, r3, r6
  407008:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  40700c:	fb0c fc03 	mul.w	ip, ip, r3
  407010:	45a4      	cmp	ip, r4
  407012:	d907      	bls.n	407024 <__udivmoddi4+0x15c>
  407014:	19e4      	adds	r4, r4, r7
  407016:	f103 32ff 	add.w	r2, r3, #4294967295
  40701a:	d202      	bcs.n	407022 <__udivmoddi4+0x15a>
  40701c:	45a4      	cmp	ip, r4
  40701e:	f200 80b5 	bhi.w	40718c <__udivmoddi4+0x2c4>
  407022:	4613      	mov	r3, r2
  407024:	ebcc 0404 	rsb	r4, ip, r4
  407028:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  40702c:	e79c      	b.n	406f68 <__udivmoddi4+0xa0>
  40702e:	4629      	mov	r1, r5
  407030:	4628      	mov	r0, r5
  407032:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407036:	f1ce 0120 	rsb	r1, lr, #32
  40703a:	fa06 f30e 	lsl.w	r3, r6, lr
  40703e:	fa07 f70e 	lsl.w	r7, r7, lr
  407042:	fa20 f901 	lsr.w	r9, r0, r1
  407046:	ea4f 4817 	mov.w	r8, r7, lsr #16
  40704a:	40ce      	lsrs	r6, r1
  40704c:	ea49 0903 	orr.w	r9, r9, r3
  407050:	fbb6 faf8 	udiv	sl, r6, r8
  407054:	ea4f 4419 	mov.w	r4, r9, lsr #16
  407058:	fb08 661a 	mls	r6, r8, sl, r6
  40705c:	fa1f fc87 	uxth.w	ip, r7
  407060:	ea44 4306 	orr.w	r3, r4, r6, lsl #16
  407064:	fb0a f20c 	mul.w	r2, sl, ip
  407068:	429a      	cmp	r2, r3
  40706a:	fa00 f40e 	lsl.w	r4, r0, lr
  40706e:	d90a      	bls.n	407086 <__udivmoddi4+0x1be>
  407070:	19db      	adds	r3, r3, r7
  407072:	f10a 31ff 	add.w	r1, sl, #4294967295
  407076:	f080 8087 	bcs.w	407188 <__udivmoddi4+0x2c0>
  40707a:	429a      	cmp	r2, r3
  40707c:	f240 8084 	bls.w	407188 <__udivmoddi4+0x2c0>
  407080:	f1aa 0a02 	sub.w	sl, sl, #2
  407084:	443b      	add	r3, r7
  407086:	1a9b      	subs	r3, r3, r2
  407088:	fa1f f989 	uxth.w	r9, r9
  40708c:	fbb3 f1f8 	udiv	r1, r3, r8
  407090:	fb08 3311 	mls	r3, r8, r1, r3
  407094:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
  407098:	fb01 f60c 	mul.w	r6, r1, ip
  40709c:	429e      	cmp	r6, r3
  40709e:	d907      	bls.n	4070b0 <__udivmoddi4+0x1e8>
  4070a0:	19db      	adds	r3, r3, r7
  4070a2:	f101 32ff 	add.w	r2, r1, #4294967295
  4070a6:	d26b      	bcs.n	407180 <__udivmoddi4+0x2b8>
  4070a8:	429e      	cmp	r6, r3
  4070aa:	d969      	bls.n	407180 <__udivmoddi4+0x2b8>
  4070ac:	3902      	subs	r1, #2
  4070ae:	443b      	add	r3, r7
  4070b0:	1b9b      	subs	r3, r3, r6
  4070b2:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
  4070b6:	e78e      	b.n	406fd6 <__udivmoddi4+0x10e>
  4070b8:	f1c1 0e20 	rsb	lr, r1, #32
  4070bc:	fa22 f40e 	lsr.w	r4, r2, lr
  4070c0:	408b      	lsls	r3, r1
  4070c2:	4323      	orrs	r3, r4
  4070c4:	fa20 f70e 	lsr.w	r7, r0, lr
  4070c8:	fa06 f401 	lsl.w	r4, r6, r1
  4070cc:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  4070d0:	fa26 f60e 	lsr.w	r6, r6, lr
  4070d4:	433c      	orrs	r4, r7
  4070d6:	fbb6 f9fc 	udiv	r9, r6, ip
  4070da:	0c27      	lsrs	r7, r4, #16
  4070dc:	fb0c 6619 	mls	r6, ip, r9, r6
  4070e0:	fa1f f883 	uxth.w	r8, r3
  4070e4:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
  4070e8:	fb09 f708 	mul.w	r7, r9, r8
  4070ec:	42b7      	cmp	r7, r6
  4070ee:	fa02 f201 	lsl.w	r2, r2, r1
  4070f2:	fa00 fa01 	lsl.w	sl, r0, r1
  4070f6:	d908      	bls.n	40710a <__udivmoddi4+0x242>
  4070f8:	18f6      	adds	r6, r6, r3
  4070fa:	f109 30ff 	add.w	r0, r9, #4294967295
  4070fe:	d241      	bcs.n	407184 <__udivmoddi4+0x2bc>
  407100:	42b7      	cmp	r7, r6
  407102:	d93f      	bls.n	407184 <__udivmoddi4+0x2bc>
  407104:	f1a9 0902 	sub.w	r9, r9, #2
  407108:	441e      	add	r6, r3
  40710a:	1bf6      	subs	r6, r6, r7
  40710c:	b2a0      	uxth	r0, r4
  40710e:	fbb6 f4fc 	udiv	r4, r6, ip
  407112:	fb0c 6614 	mls	r6, ip, r4, r6
  407116:	ea40 4706 	orr.w	r7, r0, r6, lsl #16
  40711a:	fb04 f808 	mul.w	r8, r4, r8
  40711e:	45b8      	cmp	r8, r7
  407120:	d907      	bls.n	407132 <__udivmoddi4+0x26a>
  407122:	18ff      	adds	r7, r7, r3
  407124:	f104 30ff 	add.w	r0, r4, #4294967295
  407128:	d228      	bcs.n	40717c <__udivmoddi4+0x2b4>
  40712a:	45b8      	cmp	r8, r7
  40712c:	d926      	bls.n	40717c <__udivmoddi4+0x2b4>
  40712e:	3c02      	subs	r4, #2
  407130:	441f      	add	r7, r3
  407132:	ea44 4009 	orr.w	r0, r4, r9, lsl #16
  407136:	ebc8 0707 	rsb	r7, r8, r7
  40713a:	fba0 8902 	umull	r8, r9, r0, r2
  40713e:	454f      	cmp	r7, r9
  407140:	4644      	mov	r4, r8
  407142:	464e      	mov	r6, r9
  407144:	d314      	bcc.n	407170 <__udivmoddi4+0x2a8>
  407146:	d029      	beq.n	40719c <__udivmoddi4+0x2d4>
  407148:	b365      	cbz	r5, 4071a4 <__udivmoddi4+0x2dc>
  40714a:	ebba 0304 	subs.w	r3, sl, r4
  40714e:	eb67 0706 	sbc.w	r7, r7, r6
  407152:	fa07 fe0e 	lsl.w	lr, r7, lr
  407156:	40cb      	lsrs	r3, r1
  407158:	40cf      	lsrs	r7, r1
  40715a:	ea4e 0303 	orr.w	r3, lr, r3
  40715e:	e885 0088 	stmia.w	r5, {r3, r7}
  407162:	2100      	movs	r1, #0
  407164:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407168:	4613      	mov	r3, r2
  40716a:	e6f8      	b.n	406f5e <__udivmoddi4+0x96>
  40716c:	4610      	mov	r0, r2
  40716e:	e6e0      	b.n	406f32 <__udivmoddi4+0x6a>
  407170:	ebb8 0402 	subs.w	r4, r8, r2
  407174:	eb69 0603 	sbc.w	r6, r9, r3
  407178:	3801      	subs	r0, #1
  40717a:	e7e5      	b.n	407148 <__udivmoddi4+0x280>
  40717c:	4604      	mov	r4, r0
  40717e:	e7d8      	b.n	407132 <__udivmoddi4+0x26a>
  407180:	4611      	mov	r1, r2
  407182:	e795      	b.n	4070b0 <__udivmoddi4+0x1e8>
  407184:	4681      	mov	r9, r0
  407186:	e7c0      	b.n	40710a <__udivmoddi4+0x242>
  407188:	468a      	mov	sl, r1
  40718a:	e77c      	b.n	407086 <__udivmoddi4+0x1be>
  40718c:	3b02      	subs	r3, #2
  40718e:	443c      	add	r4, r7
  407190:	e748      	b.n	407024 <__udivmoddi4+0x15c>
  407192:	4608      	mov	r0, r1
  407194:	e70a      	b.n	406fac <__udivmoddi4+0xe4>
  407196:	3802      	subs	r0, #2
  407198:	443e      	add	r6, r7
  40719a:	e72f      	b.n	406ffc <__udivmoddi4+0x134>
  40719c:	45c2      	cmp	sl, r8
  40719e:	d3e7      	bcc.n	407170 <__udivmoddi4+0x2a8>
  4071a0:	463e      	mov	r6, r7
  4071a2:	e7d1      	b.n	407148 <__udivmoddi4+0x280>
  4071a4:	4629      	mov	r1, r5
  4071a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4071aa:	bf00      	nop

004071ac <__aeabi_idiv0>:
  4071ac:	4770      	bx	lr
  4071ae:	bf00      	nop

004071b0 <sd_trans_multipliers>:
  4071b0:	0000 0000 000a 0000 000c 0000 000d 0000     ................
  4071c0:	000f 0000 0014 0000 0019 0000 001e 0000     ................
  4071d0:	0023 0000 0028 0000 002d 0000 0032 0000     #...(...-...2...
  4071e0:	0037 0000 003c 0000 0046 0000 0050 0000     7...<...F...P...

004071f0 <sd_mmc_trans_units>:
  4071f0:	000a 0000 0064 0000 03e8 0000 2710 0000     ....d........'..
	...

0040720c <mmc_trans_multipliers>:
  40720c:	0000 0000 000a 0000 000c 0000 000d 0000     ................
  40721c:	000f 0000 0014 0000 001a 0000 001e 0000     ................
  40722c:	0023 0000 0028 0000 002d 0000 0034 0000     #...(...-...4...
  40723c:	0037 0000 003c 0000 0046 0000 0050 0000     7...<...F...P...

0040724c <excvt.4611>:
  40724c:	9a80 b690 b78e 808f d3d2 d8d4 ded7 8f8e     ................
  40725c:	9290 e292 e399 ebea 9959 9d9a 9d9c 9f9e     ........Y.......
  40726c:	d6b5 e9e0 a5a5 a7a6 a9a8 abaa 21ac afae     .............!..
  40727c:	b1b0 b3b2 b5b4 b7b6 b9b8 bbba bdbc bfbe     ................
  40728c:	c1c0 c3c2 c5c4 c7c7 c9c8 cbca cdcc cfce     ................
  40729c:	d1d0 d3d2 d5d4 d7d6 d9d8 dbda dddc dfde     ................
  4072ac:	e1e0 e3e2 e5e5 e7e6 e9e7 ebea eded efee     ................
  4072bc:	f1f0 f3f2 f5f4 f7f6 f9f8 fbfa fdfc fffe     ................
  4072cc:	2a22 3c3a 3f3e 7f7c 0000 0000 2c2b 3d3b     "*:<>?|.....+,;=
  4072dc:	5d5b 0000 feeb 4d90 4453 534f 2e35 0030     [].....MSDOS5.0.
  4072ec:	4f4e 4e20 4d41 2045 2020 4620 5441 3233     NO NAME    FAT32
  4072fc:	2020 0020 4f4e 4e20 4d41 2045 2020 4620        .NO NAME    F
  40730c:	5441 2020 2020 0020                         AT     .

00407314 <LfnOfs>:
  407314:	0301 0705 0e09 1210 1614 1c18 001e 0000     ................

00407324 <Tbl>:
  407324:	00c7 00fc 00e9 00e2 00e4 00e0 00e5 00e7     ................
  407334:	00ea 00eb 00e8 00ef 00ee 00ec 00c4 00c5     ................
  407344:	00c9 00e6 00c6 00f4 00f6 00f2 00fb 00f9     ................
  407354:	00ff 00d6 00dc 00f8 00a3 00d8 00d7 0192     ................
  407364:	00e1 00ed 00f3 00fa 00f1 00d1 00aa 00ba     ................
  407374:	00bf 00ae 00ac 00bd 00bc 00a1 00ab 00bb     ................
  407384:	2591 2592 2593 2502 2524 00c1 00c2 00c0     .%.%.%.%$%......
  407394:	00a9 2563 2551 2557 255d 00a2 00a5 2510     ..c%Q%W%]%.....%
  4073a4:	2514 2534 252c 251c 2500 253c 00e3 00c3     .%4%,%.%.%<%....
  4073b4:	255a 2554 2569 2566 2560 2550 256c 00a4     Z%T%i%f%`%P%l%..
  4073c4:	00f0 00d0 00ca 00cb 00c8 0131 00cd 00ce     ..........1.....
  4073d4:	00cf 2518 250c 2588 2584 00a6 00cc 2580     ...%.%.%.%.....%
  4073e4:	00d3 00df 00d4 00d2 00f5 00d5 00b5 00fe     ................
  4073f4:	00de 00da 00db 00d9 00fd 00dd 00af 00b4     ................
  407404:	00ad 00b1 2017 00be 00b6 00a7 00f7 00b8     ..... ..........
  407414:	00b0 00a8 00b7 00b9 00b3 00b2 25a0 00a0     .............%..

00407424 <tbl_upper.4362>:
  407424:	0041 0042 0043 0044 0045 0046 0047 0048     A.B.C.D.E.F.G.H.
  407434:	0049 004a 004b 004c 004d 004e 004f 0050     I.J.K.L.M.N.O.P.
  407444:	0051 0052 0053 0054 0055 0056 0057 0058     Q.R.S.T.U.V.W.X.
  407454:	0059 005a 0021 ffe0 ffe1 ffe5 ffe2 ffe3     Y.Z.!...........
  407464:	00c0 00c1 00c2 00c3 00c4 00c5 00c6 00c7     ................
  407474:	00c8 00c9 00ca 00cb 00cc 00cd 00ce 00cf     ................
  407484:	00d0 00d1 00d2 00d3 00d4 00d5 00d6 00d8     ................
  407494:	00d9 00da 00db 00dc 00dd 00de 0178 0100     ............x...
  4074a4:	0102 0104 0106 0108 010a 010c 010e 0110     ................
  4074b4:	0112 0114 0116 0118 011a 011c 011e 0120     .............. .
  4074c4:	0122 0124 0126 0128 012a 012c 012e 0130     ".$.&.(.*.,...0.
  4074d4:	0132 0134 0136 0139 013b 013d 013f 0141     2.4.6.9.;.=.?.A.
  4074e4:	0143 0145 0147 014a 014c 014e 0150 0152     C.E.G.J.L.N.P.R.
  4074f4:	0154 0156 0158 015a 015c 015e 0160 0162     T.V.X.Z.\.^.`.b.
  407504:	0164 0166 0168 016a 016c 016e 0170 0172     d.f.h.j.l.n.p.r.
  407514:	0174 0176 0179 017b 017d 0191 0391 0392     t.v.y.{.}.......
  407524:	0393 0394 0395 0396 0397 0398 0399 039a     ................
  407534:	039b 039c 039d 039e 039f 03a0 03a1 03a3     ................
  407544:	03a4 03a5 03a6 03a7 03a8 03a9 03aa 0410     ................
  407554:	0411 0412 0413 0414 0415 0416 0417 0418     ................
  407564:	0419 041a 041b 041c 041d 041e 041f 0420     .............. .
  407574:	0421 0422 0423 0424 0425 0426 0427 0428     !.".#.$.%.&.'.(.
  407584:	0429 042a 042b 042c 042d 042e 042f 0401     ).*.+.,.-.../...
  407594:	0402 0403 0404 0405 0406 0407 0408 0409     ................
  4075a4:	040a 040b 040c 040e 040f 2160 2161 2162     ..........`!a!b!
  4075b4:	2163 2164 2165 2166 2167 2168 2169 216a     c!d!e!f!g!h!i!j!
  4075c4:	216b 216c 216d 216e 216f ff21 ff22 ff23     k!l!m!n!o!!.".#.
  4075d4:	ff24 ff25 ff26 ff27 ff28 ff29 ff2a ff2b     $.%.&.'.(.).*.+.
  4075e4:	ff2c ff2d ff2e ff2f ff30 ff31 ff32 ff33     ,.-.../.0.1.2.3.
  4075f4:	ff34 ff35 ff36 ff37 ff38 ff39 ff3a 0000     4.5.6.7.8.9.:...

00407604 <tbl_lower.4361>:
  407604:	0061 0062 0063 0064 0065 0066 0067 0068     a.b.c.d.e.f.g.h.
  407614:	0069 006a 006b 006c 006d 006e 006f 0070     i.j.k.l.m.n.o.p.
  407624:	0071 0072 0073 0074 0075 0076 0077 0078     q.r.s.t.u.v.w.x.
  407634:	0079 007a 00a1 00a2 00a3 00a5 00ac 00af     y.z.............
  407644:	00e0 00e1 00e2 00e3 00e4 00e5 00e6 00e7     ................
  407654:	00e8 00e9 00ea 00eb 00ec 00ed 00ee 00ef     ................
  407664:	00f0 00f1 00f2 00f3 00f4 00f5 00f6 00f8     ................
  407674:	00f9 00fa 00fb 00fc 00fd 00fe 00ff 0101     ................
  407684:	0103 0105 0107 0109 010b 010d 010f 0111     ................
  407694:	0113 0115 0117 0119 011b 011d 011f 0121     ..............!.
  4076a4:	0123 0125 0127 0129 012b 012d 012f 0131     #.%.'.).+.-./.1.
  4076b4:	0133 0135 0137 013a 013c 013e 0140 0142     3.5.7.:.<.>.@.B.
  4076c4:	0144 0146 0148 014b 014d 014f 0151 0153     D.F.H.K.M.O.Q.S.
  4076d4:	0155 0157 0159 015b 015d 015f 0161 0163     U.W.Y.[.]._.a.c.
  4076e4:	0165 0167 0169 016b 016d 016f 0171 0173     e.g.i.k.m.o.q.s.
  4076f4:	0175 0177 017a 017c 017e 0192 03b1 03b2     u.w.z.|.~.......
  407704:	03b3 03b4 03b5 03b6 03b7 03b8 03b9 03ba     ................
  407714:	03bb 03bc 03bd 03be 03bf 03c0 03c1 03c3     ................
  407724:	03c4 03c5 03c6 03c7 03c8 03c9 03ca 0430     ..............0.
  407734:	0431 0432 0433 0434 0435 0436 0437 0438     1.2.3.4.5.6.7.8.
  407744:	0439 043a 043b 043c 043d 043e 043f 0440     9.:.;.<.=.>.?.@.
  407754:	0441 0442 0443 0444 0445 0446 0447 0448     A.B.C.D.E.F.G.H.
  407764:	0449 044a 044b 044c 044d 044e 044f 0451     I.J.K.L.M.N.O.Q.
  407774:	0452 0453 0454 0455 0456 0457 0458 0459     R.S.T.U.V.W.X.Y.
  407784:	045a 045b 045c 045e 045f 2170 2171 2172     Z.[.\.^._.p!q!r!
  407794:	2173 2174 2175 2176 2177 2178 2179 217a     s!t!u!v!w!x!y!z!
  4077a4:	217b 217c 217d 217e 217f ff41 ff42 ff43     {!|!}!~!.!A.B.C.
  4077b4:	ff44 ff45 ff46 ff47 ff48 ff49 ff4a ff4b     D.E.F.G.H.I.J.K.
  4077c4:	ff4c ff4d ff4e ff4f ff50 ff51 ff52 ff53     L.M.N.O.P.Q.R.S.
  4077d4:	ff54 ff55 ff56 ff57 ff58 ff59 ff5a 0000     T.U.V.W.X.Y.Z...
  4077e4:	2d2d 5720 4e49 3143 3035 2030 4354 2050     -- WINC1500 TCP 
  4077f4:	6573 7672 7265 6520 6178 706d 656c 2d20     server example -
  407804:	0d2d 2d0a 202d 4153 454d 3037 582d 4c50     -..-- SAME70-XPL
  407814:	2044 2d2d 0a0d 2d2d 4320 6d6f 6970 656c     D --..-- Compile
  407824:	3a64 4d20 7961 3320 2030 3032 3731 3120     d: May 30 2017 1
  407834:	3a34 3934 323a 2034 2d2d 0a0d 0000 0000     4:49:24 --......
  407844:	0a0c 2d0d 202d 4453 4d2f 434d 532f 4944     ...-- SD/MMC/SDI
  407854:	204f 6143 6472 4520 6178 706d 656c 6f20     O Card Example o
  407864:	206e 6146 4674 2073 2d2d 0d0a 0000 0000     n FatFs --......
  407874:	6c50 6165 6573 7020 756c 2067 6e61 5320     Please plug an S
  407884:	2c44 4d20 434d 6f20 2072 4453 4f49 6320     D, MMC or SDIO c
  407894:	7261 2064 6e69 7320 6f6c 2e74 0d0a 0000     ard in slot.....
  4078a4:	6143 6472 6920 736e 6174 6c6c 4620 4941     Card install FAI
  4078b4:	0a4c 000d 6c50 6165 6573 7520 706e 756c     L...Please unplu
  4078c4:	2067 6e61 2064 6572 702d 756c 2067 6874     g and re-plug th
  4078d4:	2065 6163 6472 0a2e 000d 0000 6f4d 6e75     e card......Moun
  4078e4:	2074 6964 6b73 2820 5f66 6f6d 6e75 2974     t disk (f_mount)
  4078f4:	2e2e 0d2e 000a 0000 465b 4941 5d4c 7220     ........[FAIL] r
  407904:	7365 2520 0d64 000a 4f5b 5d4b 0a0d 0000     es %d...[OK]....
  407914:	7243 6165 6574 6920 666e 206f 6966 656c     Create info file
  407924:	2820 5f66 706f 6e65 2e29 2e2e 0a0d 0000      (f_open).......
  407934:	7257 7469 2065 6f74 6920 666e 206f 6966     Write to info fi
  407944:	656c 2820 5f66 7570 7374 2e29 2e2e 0a0d     le (f_puts).....
  407954:	0000 0000 0a0d 0a0d 0000 0000 6150 7372     ............Pars
  407964:	6e69 2e67 2e2e 0a0d 0000 0000 6546 6863     ing.........Fech
  407974:	6e61 6f64 6120 7172 6975 6f76 0a20 0000     ando arquivo ...
  407984:	6c50 6165 6573 7520 706e 756c 2067 6874     Please unplug th
  407994:	2065 6163 6472 0a2e 000d 0000 3a30 6e69     e card......0:in
  4079a4:	6f66 742e 7478 0000 227b 6574 7473 2e65     fo.txt..{"teste.
  4079b4:	7874 2274 223a 3032 3731 302d 2d35 3432     txt":"2017-05-24
  4079c4:	3154 3a39 3534 353a 2e37 3139 5a31 2c22     T19:45:57.911Z",
  4079d4:	7422 7365 6574 2e31 7874 2274 223a 3032     "teste1.txt":"20
  4079e4:	3731 302d 2d35 3033 3154 3a36 3630 313a     17-05-30T16:06:1
  4079f4:	2e32 3538 5a38 2c22 7422 7365 6574 6f63     2.858Z","testeco
  407a04:	7970 742e 7478 3a22 3222 3130 2d37 3530     py.txt":"2017-05
  407a14:	332d 5430 3631 303a 3a36 3231 382e 3835     -30T16:06:12.858
  407a24:	225a 007d 0043 0000                         Z"}.C...

00407a2c <_global_impure_ptr>:
  407a2c:	0038 2040                                   8.@ 

00407a30 <zeroes.6993>:
  407a30:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  407a40:	3130 3332 3534 3736 3938 4241 4443 4645     0123456789ABCDEF
  407a50:	0000 0000 3130 3332 3534 3736 3938 6261     ....0123456789ab
  407a60:	6463 6665 0000 0000 6e28 6c75 296c 0000     cdef....(null)..

00407a70 <blanks.6992>:
  407a70:	2020 2020 2020 2020 2020 2020 2020 2020                     

00407a80 <_init>:
  407a80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407a82:	bf00      	nop
  407a84:	bcf8      	pop	{r3, r4, r5, r6, r7}
  407a86:	bc08      	pop	{r3}
  407a88:	469e      	mov	lr, r3
  407a8a:	4770      	bx	lr

00407a8c <__init_array_start>:
  407a8c:	00405b45 	.word	0x00405b45

00407a90 <__frame_dummy_init_array_entry>:
  407a90:	00400165                                e.@.

00407a94 <_fini>:
  407a94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407a96:	bf00      	nop
  407a98:	bcf8      	pop	{r3, r4, r5, r6, r7}
  407a9a:	bc08      	pop	{r3}
  407a9c:	469e      	mov	lr, r3
  407a9e:	4770      	bx	lr

00407aa0 <__fini_array_start>:
  407aa0:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
2040000a:	bf00      	nop

2040000c <sd_mmc_cards>:
	...
20400014:	0050 0000 0000 0000 0000 0000 0000 0000     P...............
	...

20400030 <g_interrupt_enabled>:
20400030:	0001 0000                                   ....

20400034 <SystemCoreClock>:
20400034:	0900 003d                                   ..=.

20400038 <impure_data>:
20400038:	0000 0000 0324 2040 038c 2040 03f4 2040     ....$.@ ..@ ..@ 
	...
2040006c:	7a28 0040 0000 0000 0000 0000 0000 0000     (z@.............
	...
204000e0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000f0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400460 <_impure_ptr>:
20400460:	0038 2040                                   8.@ 

20400464 <__malloc_av_>:
	...
2040046c:	0464 2040 0464 2040 046c 2040 046c 2040     d.@ d.@ l.@ l.@ 
2040047c:	0474 2040 0474 2040 047c 2040 047c 2040     t.@ t.@ |.@ |.@ 
2040048c:	0484 2040 0484 2040 048c 2040 048c 2040     ..@ ..@ ..@ ..@ 
2040049c:	0494 2040 0494 2040 049c 2040 049c 2040     ..@ ..@ ..@ ..@ 
204004ac:	04a4 2040 04a4 2040 04ac 2040 04ac 2040     ..@ ..@ ..@ ..@ 
204004bc:	04b4 2040 04b4 2040 04bc 2040 04bc 2040     ..@ ..@ ..@ ..@ 
204004cc:	04c4 2040 04c4 2040 04cc 2040 04cc 2040     ..@ ..@ ..@ ..@ 
204004dc:	04d4 2040 04d4 2040 04dc 2040 04dc 2040     ..@ ..@ ..@ ..@ 
204004ec:	04e4 2040 04e4 2040 04ec 2040 04ec 2040     ..@ ..@ ..@ ..@ 
204004fc:	04f4 2040 04f4 2040 04fc 2040 04fc 2040     ..@ ..@ ..@ ..@ 
2040050c:	0504 2040 0504 2040 050c 2040 050c 2040     ..@ ..@ ..@ ..@ 
2040051c:	0514 2040 0514 2040 051c 2040 051c 2040     ..@ ..@ ..@ ..@ 
2040052c:	0524 2040 0524 2040 052c 2040 052c 2040     $.@ $.@ ,.@ ,.@ 
2040053c:	0534 2040 0534 2040 053c 2040 053c 2040     4.@ 4.@ <.@ <.@ 
2040054c:	0544 2040 0544 2040 054c 2040 054c 2040     D.@ D.@ L.@ L.@ 
2040055c:	0554 2040 0554 2040 055c 2040 055c 2040     T.@ T.@ \.@ \.@ 
2040056c:	0564 2040 0564 2040 056c 2040 056c 2040     d.@ d.@ l.@ l.@ 
2040057c:	0574 2040 0574 2040 057c 2040 057c 2040     t.@ t.@ |.@ |.@ 
2040058c:	0584 2040 0584 2040 058c 2040 058c 2040     ..@ ..@ ..@ ..@ 
2040059c:	0594 2040 0594 2040 059c 2040 059c 2040     ..@ ..@ ..@ ..@ 
204005ac:	05a4 2040 05a4 2040 05ac 2040 05ac 2040     ..@ ..@ ..@ ..@ 
204005bc:	05b4 2040 05b4 2040 05bc 2040 05bc 2040     ..@ ..@ ..@ ..@ 
204005cc:	05c4 2040 05c4 2040 05cc 2040 05cc 2040     ..@ ..@ ..@ ..@ 
204005dc:	05d4 2040 05d4 2040 05dc 2040 05dc 2040     ..@ ..@ ..@ ..@ 
204005ec:	05e4 2040 05e4 2040 05ec 2040 05ec 2040     ..@ ..@ ..@ ..@ 
204005fc:	05f4 2040 05f4 2040 05fc 2040 05fc 2040     ..@ ..@ ..@ ..@ 
2040060c:	0604 2040 0604 2040 060c 2040 060c 2040     ..@ ..@ ..@ ..@ 
2040061c:	0614 2040 0614 2040 061c 2040 061c 2040     ..@ ..@ ..@ ..@ 
2040062c:	0624 2040 0624 2040 062c 2040 062c 2040     $.@ $.@ ,.@ ,.@ 
2040063c:	0634 2040 0634 2040 063c 2040 063c 2040     4.@ 4.@ <.@ <.@ 
2040064c:	0644 2040 0644 2040 064c 2040 064c 2040     D.@ D.@ L.@ L.@ 
2040065c:	0654 2040 0654 2040 065c 2040 065c 2040     T.@ T.@ \.@ \.@ 
2040066c:	0664 2040 0664 2040 066c 2040 066c 2040     d.@ d.@ l.@ l.@ 
2040067c:	0674 2040 0674 2040 067c 2040 067c 2040     t.@ t.@ |.@ |.@ 
2040068c:	0684 2040 0684 2040 068c 2040 068c 2040     ..@ ..@ ..@ ..@ 
2040069c:	0694 2040 0694 2040 069c 2040 069c 2040     ..@ ..@ ..@ ..@ 
204006ac:	06a4 2040 06a4 2040 06ac 2040 06ac 2040     ..@ ..@ ..@ ..@ 
204006bc:	06b4 2040 06b4 2040 06bc 2040 06bc 2040     ..@ ..@ ..@ ..@ 
204006cc:	06c4 2040 06c4 2040 06cc 2040 06cc 2040     ..@ ..@ ..@ ..@ 
204006dc:	06d4 2040 06d4 2040 06dc 2040 06dc 2040     ..@ ..@ ..@ ..@ 
204006ec:	06e4 2040 06e4 2040 06ec 2040 06ec 2040     ..@ ..@ ..@ ..@ 
204006fc:	06f4 2040 06f4 2040 06fc 2040 06fc 2040     ..@ ..@ ..@ ..@ 
2040070c:	0704 2040 0704 2040 070c 2040 070c 2040     ..@ ..@ ..@ ..@ 
2040071c:	0714 2040 0714 2040 071c 2040 071c 2040     ..@ ..@ ..@ ..@ 
2040072c:	0724 2040 0724 2040 072c 2040 072c 2040     $.@ $.@ ,.@ ,.@ 
2040073c:	0734 2040 0734 2040 073c 2040 073c 2040     4.@ 4.@ <.@ <.@ 
2040074c:	0744 2040 0744 2040 074c 2040 074c 2040     D.@ D.@ L.@ L.@ 
2040075c:	0754 2040 0754 2040 075c 2040 075c 2040     T.@ T.@ \.@ \.@ 
2040076c:	0764 2040 0764 2040 076c 2040 076c 2040     d.@ d.@ l.@ l.@ 
2040077c:	0774 2040 0774 2040 077c 2040 077c 2040     t.@ t.@ |.@ |.@ 
2040078c:	0784 2040 0784 2040 078c 2040 078c 2040     ..@ ..@ ..@ ..@ 
2040079c:	0794 2040 0794 2040 079c 2040 079c 2040     ..@ ..@ ..@ ..@ 
204007ac:	07a4 2040 07a4 2040 07ac 2040 07ac 2040     ..@ ..@ ..@ ..@ 
204007bc:	07b4 2040 07b4 2040 07bc 2040 07bc 2040     ..@ ..@ ..@ ..@ 
204007cc:	07c4 2040 07c4 2040 07cc 2040 07cc 2040     ..@ ..@ ..@ ..@ 
204007dc:	07d4 2040 07d4 2040 07dc 2040 07dc 2040     ..@ ..@ ..@ ..@ 
204007ec:	07e4 2040 07e4 2040 07ec 2040 07ec 2040     ..@ ..@ ..@ ..@ 
204007fc:	07f4 2040 07f4 2040 07fc 2040 07fc 2040     ..@ ..@ ..@ ..@ 
2040080c:	0804 2040 0804 2040 080c 2040 080c 2040     ..@ ..@ ..@ ..@ 
2040081c:	0814 2040 0814 2040 081c 2040 081c 2040     ..@ ..@ ..@ ..@ 
2040082c:	0824 2040 0824 2040 082c 2040 082c 2040     $.@ $.@ ,.@ ,.@ 
2040083c:	0834 2040 0834 2040 083c 2040 083c 2040     4.@ 4.@ <.@ <.@ 
2040084c:	0844 2040 0844 2040 084c 2040 084c 2040     D.@ D.@ L.@ L.@ 
2040085c:	0854 2040 0854 2040 085c 2040 085c 2040     T.@ T.@ \.@ \.@ 

2040086c <__malloc_trim_threshold>:
2040086c:	0000 0002                                   ....

20400870 <__malloc_sbrk_base>:
20400870:	ffff ffff                                   ....

20400874 <lc_ctype_charset>:
20400874:	5341 4943 0049 0000 0000 0000 0000 0000     ASCII...........
	...

20400894 <__mb_cur_max>:
20400894:	0001 0000                                   ....

20400898 <__wctomb>:
20400898:	6c61 0040                                   al@.
