{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1619593352729 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1619593352730 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 28 16:02:32 2021 " "Processing started: Wed Apr 28 16:02:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1619593352730 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1619593352730 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab_07_asyncRAM -c Lab_07_asyncRAM " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab_07_asyncRAM -c Lab_07_asyncRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1619593352730 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1619593353356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_07_asyncram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab_07_asyncram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab_07_asyncRAM-rtl " "Found design unit 1: Lab_07_asyncRAM-rtl" {  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619593354039 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab_07_asyncRAM " "Found entity 1: Lab_07_asyncRAM" {  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619593354039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619593354039 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab_07_asyncRAM " "Elaborating entity \"Lab_07_asyncRAM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1619593354117 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "Lab_07_asyncRAM.vhd(20) " "Verilog HDL or VHDL warning at the Lab_07_asyncRAM.vhd(20): index expression is not wide enough to address all of the elements in the array" {  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 20 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1619593354120 "|Lab_07_asyncRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram_block Lab_07_asyncRAM.vhd(23) " "VHDL Process Statement warning at Lab_07_asyncRAM.vhd(23): signal \"ram_block\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1619593354120 "|Lab_07_asyncRAM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ram_block Lab_07_asyncRAM.vhd(18) " "VHDL Process Statement warning at Lab_07_asyncRAM.vhd(18): inferring latch(es) for signal or variable \"ram_block\", which holds its previous value in one or more paths through the process" {  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1619593354123 "|Lab_07_asyncRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[7\]\[0\] Lab_07_asyncRAM.vhd(18) " "Inferred latch for \"ram_block\[7\]\[0\]\" at Lab_07_asyncRAM.vhd(18)" {  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619593354126 "|Lab_07_asyncRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[7\]\[1\] Lab_07_asyncRAM.vhd(18) " "Inferred latch for \"ram_block\[7\]\[1\]\" at Lab_07_asyncRAM.vhd(18)" {  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619593354126 "|Lab_07_asyncRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[7\]\[2\] Lab_07_asyncRAM.vhd(18) " "Inferred latch for \"ram_block\[7\]\[2\]\" at Lab_07_asyncRAM.vhd(18)" {  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619593354127 "|Lab_07_asyncRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[7\]\[3\] Lab_07_asyncRAM.vhd(18) " "Inferred latch for \"ram_block\[7\]\[3\]\" at Lab_07_asyncRAM.vhd(18)" {  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619593354127 "|Lab_07_asyncRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[6\]\[0\] Lab_07_asyncRAM.vhd(18) " "Inferred latch for \"ram_block\[6\]\[0\]\" at Lab_07_asyncRAM.vhd(18)" {  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619593354127 "|Lab_07_asyncRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[6\]\[1\] Lab_07_asyncRAM.vhd(18) " "Inferred latch for \"ram_block\[6\]\[1\]\" at Lab_07_asyncRAM.vhd(18)" {  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619593354127 "|Lab_07_asyncRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[6\]\[2\] Lab_07_asyncRAM.vhd(18) " "Inferred latch for \"ram_block\[6\]\[2\]\" at Lab_07_asyncRAM.vhd(18)" {  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619593354127 "|Lab_07_asyncRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[6\]\[3\] Lab_07_asyncRAM.vhd(18) " "Inferred latch for \"ram_block\[6\]\[3\]\" at Lab_07_asyncRAM.vhd(18)" {  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619593354127 "|Lab_07_asyncRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[5\]\[0\] Lab_07_asyncRAM.vhd(18) " "Inferred latch for \"ram_block\[5\]\[0\]\" at Lab_07_asyncRAM.vhd(18)" {  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619593354127 "|Lab_07_asyncRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[5\]\[1\] Lab_07_asyncRAM.vhd(18) " "Inferred latch for \"ram_block\[5\]\[1\]\" at Lab_07_asyncRAM.vhd(18)" {  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619593354127 "|Lab_07_asyncRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[5\]\[2\] Lab_07_asyncRAM.vhd(18) " "Inferred latch for \"ram_block\[5\]\[2\]\" at Lab_07_asyncRAM.vhd(18)" {  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619593354128 "|Lab_07_asyncRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[5\]\[3\] Lab_07_asyncRAM.vhd(18) " "Inferred latch for \"ram_block\[5\]\[3\]\" at Lab_07_asyncRAM.vhd(18)" {  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619593354128 "|Lab_07_asyncRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[4\]\[0\] Lab_07_asyncRAM.vhd(18) " "Inferred latch for \"ram_block\[4\]\[0\]\" at Lab_07_asyncRAM.vhd(18)" {  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619593354128 "|Lab_07_asyncRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[4\]\[1\] Lab_07_asyncRAM.vhd(18) " "Inferred latch for \"ram_block\[4\]\[1\]\" at Lab_07_asyncRAM.vhd(18)" {  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619593354128 "|Lab_07_asyncRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[4\]\[2\] Lab_07_asyncRAM.vhd(18) " "Inferred latch for \"ram_block\[4\]\[2\]\" at Lab_07_asyncRAM.vhd(18)" {  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619593354128 "|Lab_07_asyncRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[4\]\[3\] Lab_07_asyncRAM.vhd(18) " "Inferred latch for \"ram_block\[4\]\[3\]\" at Lab_07_asyncRAM.vhd(18)" {  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619593354128 "|Lab_07_asyncRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[3\]\[0\] Lab_07_asyncRAM.vhd(18) " "Inferred latch for \"ram_block\[3\]\[0\]\" at Lab_07_asyncRAM.vhd(18)" {  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619593354128 "|Lab_07_asyncRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[3\]\[1\] Lab_07_asyncRAM.vhd(18) " "Inferred latch for \"ram_block\[3\]\[1\]\" at Lab_07_asyncRAM.vhd(18)" {  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619593354128 "|Lab_07_asyncRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[3\]\[2\] Lab_07_asyncRAM.vhd(18) " "Inferred latch for \"ram_block\[3\]\[2\]\" at Lab_07_asyncRAM.vhd(18)" {  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619593354128 "|Lab_07_asyncRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[3\]\[3\] Lab_07_asyncRAM.vhd(18) " "Inferred latch for \"ram_block\[3\]\[3\]\" at Lab_07_asyncRAM.vhd(18)" {  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619593354128 "|Lab_07_asyncRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[2\]\[0\] Lab_07_asyncRAM.vhd(18) " "Inferred latch for \"ram_block\[2\]\[0\]\" at Lab_07_asyncRAM.vhd(18)" {  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619593354128 "|Lab_07_asyncRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[2\]\[1\] Lab_07_asyncRAM.vhd(18) " "Inferred latch for \"ram_block\[2\]\[1\]\" at Lab_07_asyncRAM.vhd(18)" {  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619593354129 "|Lab_07_asyncRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[2\]\[2\] Lab_07_asyncRAM.vhd(18) " "Inferred latch for \"ram_block\[2\]\[2\]\" at Lab_07_asyncRAM.vhd(18)" {  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619593354129 "|Lab_07_asyncRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[2\]\[3\] Lab_07_asyncRAM.vhd(18) " "Inferred latch for \"ram_block\[2\]\[3\]\" at Lab_07_asyncRAM.vhd(18)" {  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619593354129 "|Lab_07_asyncRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[1\]\[0\] Lab_07_asyncRAM.vhd(18) " "Inferred latch for \"ram_block\[1\]\[0\]\" at Lab_07_asyncRAM.vhd(18)" {  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619593354129 "|Lab_07_asyncRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[1\]\[1\] Lab_07_asyncRAM.vhd(18) " "Inferred latch for \"ram_block\[1\]\[1\]\" at Lab_07_asyncRAM.vhd(18)" {  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619593354129 "|Lab_07_asyncRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[1\]\[2\] Lab_07_asyncRAM.vhd(18) " "Inferred latch for \"ram_block\[1\]\[2\]\" at Lab_07_asyncRAM.vhd(18)" {  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619593354129 "|Lab_07_asyncRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[1\]\[3\] Lab_07_asyncRAM.vhd(18) " "Inferred latch for \"ram_block\[1\]\[3\]\" at Lab_07_asyncRAM.vhd(18)" {  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619593354129 "|Lab_07_asyncRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[0\]\[0\] Lab_07_asyncRAM.vhd(18) " "Inferred latch for \"ram_block\[0\]\[0\]\" at Lab_07_asyncRAM.vhd(18)" {  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619593354129 "|Lab_07_asyncRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[0\]\[1\] Lab_07_asyncRAM.vhd(18) " "Inferred latch for \"ram_block\[0\]\[1\]\" at Lab_07_asyncRAM.vhd(18)" {  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619593354129 "|Lab_07_asyncRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[0\]\[2\] Lab_07_asyncRAM.vhd(18) " "Inferred latch for \"ram_block\[0\]\[2\]\" at Lab_07_asyncRAM.vhd(18)" {  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619593354130 "|Lab_07_asyncRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[0\]\[3\] Lab_07_asyncRAM.vhd(18) " "Inferred latch for \"ram_block\[0\]\[3\]\" at Lab_07_asyncRAM.vhd(18)" {  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619593354130 "|Lab_07_asyncRAM"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1619593354749 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1619593355109 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1619593355109 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "80 " "Implemented 80 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1619593355159 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1619593355159 ""} { "Info" "ICUT_CUT_TM_LCELLS" "60 " "Implemented 60 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1619593355159 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1619593355159 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4724 " "Peak virtual memory: 4724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1619593355188 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 28 16:02:35 2021 " "Processing ended: Wed Apr 28 16:02:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1619593355188 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1619593355188 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1619593355188 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1619593355188 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1619593357416 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1619593357417 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 28 16:02:36 2021 " "Processing started: Wed Apr 28 16:02:36 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1619593357417 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1619593357417 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab_07_asyncRAM -c Lab_07_asyncRAM " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab_07_asyncRAM -c Lab_07_asyncRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1619593357417 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1619593357802 ""}
{ "Info" "0" "" "Project  = Lab_07_asyncRAM" {  } {  } 0 0 "Project  = Lab_07_asyncRAM" 0 0 "Fitter" 0 0 1619593357802 ""}
{ "Info" "0" "" "Revision = Lab_07_asyncRAM" {  } {  } 0 0 "Revision = Lab_07_asyncRAM" 0 0 "Fitter" 0 0 1619593357802 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1619593357928 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Lab_07_asyncRAM EP4CGX15BF14C6 " "Automatically selected device EP4CGX15BF14C6 for design Lab_07_asyncRAM" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1619593358069 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1619593358099 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1619593358099 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1619593358215 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1619593358232 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30BF14C6 " "Device EP4CGX30BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1619593358485 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX22BF14C6 " "Device EP4CGX22BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1619593358485 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1619593358485 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ N5 " "Pin ~ALTERA_NCEO~ is reserved at location N5" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 126 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1619593358485 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A5 " "Pin ~ALTERA_DATA0~ is reserved at location A5" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 128 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1619593358485 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B5 " "Pin ~ALTERA_ASDO~ is reserved at location B5" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 130 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1619593358485 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 132 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1619593358485 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ A4 " "Pin ~ALTERA_DCLK~ is reserved at location A4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 134 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1619593358485 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1619593358485 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1619593358495 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "20 20 " "No exact pin location assignment(s) for 20 pins of 20 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[0\] " "Pin data_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_out[0] } } } { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 8 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619593358739 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[1\] " "Pin data_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_out[1] } } } { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 9 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619593358739 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[2\] " "Pin data_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_out[2] } } } { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619593358739 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[3\] " "Pin data_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_out[3] } } } { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619593358739 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m1_out\[0\] " "Pin m1_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m1_out[0] } } } { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m1_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619593358739 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m1_out\[1\] " "Pin m1_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m1_out[1] } } } { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m1_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619593358739 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m1_out\[2\] " "Pin m1_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m1_out[2] } } } { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m1_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619593358739 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m1_out\[3\] " "Pin m1_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m1_out[3] } } } { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m1_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619593358739 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m2_out\[0\] " "Pin m2_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m2_out[0] } } } { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m2_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619593358739 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m2_out\[1\] " "Pin m2_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m2_out[1] } } } { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m2_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619593358739 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m2_out\[2\] " "Pin m2_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m2_out[2] } } } { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m2_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619593358739 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m2_out\[3\] " "Pin m2_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { m2_out[3] } } } { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m2_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619593358739 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[0\] " "Pin address\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { address[0] } } } { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619593358739 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[1\] " "Pin address\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { address[1] } } } { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619593358739 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[2\] " "Pin address\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { address[2] } } } { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619593358739 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wr " "Pin wr not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { wr } } } { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619593358739 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[0\] " "Pin data_in\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_in[0] } } } { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619593358739 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[1\] " "Pin data_in\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_in[1] } } } { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619593358739 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[2\] " "Pin data_in\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_in[2] } } } { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619593358739 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[3\] " "Pin data_in\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_in[3] } } } { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619593358739 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1619593358739 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1619593359082 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab_07_asyncRAM.sdc " "Synopsys Design Constraints File file not found: 'Lab_07_asyncRAM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1619593359083 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1619593359083 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1619593359084 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1619593359086 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1619593359086 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Decoder0~0  " "Automatically promoted node Decoder0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1619593359090 ""}  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 20 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Decoder0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 94 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1619593359090 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Decoder0~1  " "Automatically promoted node Decoder0~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1619593359090 ""}  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 20 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Decoder0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 95 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1619593359090 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Decoder0~2  " "Automatically promoted node Decoder0~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1619593359090 ""}  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 20 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Decoder0~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 96 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1619593359090 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Decoder0~3  " "Automatically promoted node Decoder0~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1619593359095 ""}  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 20 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Decoder0~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 97 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1619593359095 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Decoder0~4  " "Automatically promoted node Decoder0~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1619593359095 ""}  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 20 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Decoder0~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 98 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1619593359095 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Decoder0~5  " "Automatically promoted node Decoder0~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1619593359095 ""}  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 20 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Decoder0~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 99 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1619593359095 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Decoder0~6  " "Automatically promoted node Decoder0~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1619593359095 ""}  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 20 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Decoder0~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 100 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1619593359095 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Decoder0~7  " "Automatically promoted node Decoder0~7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1619593359095 ""}  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 20 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Decoder0~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 0 { 0 ""} 0 101 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1619593359095 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1619593359595 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1619593359600 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1619593359600 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1619593359600 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1619593359601 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1619593359601 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1619593359602 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1619593359602 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1619593359602 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "20 unused 2.5V 8 12 0 " "Number of I/O pins in group: 20 (unused VREF, 2.5V VCCIO, 8 input, 12 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1619593359604 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1619593359604 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1619593359604 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1619593359605 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 7 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1619593359605 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 0 2 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1619593359605 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1619593359605 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1619593359605 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1619593359605 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 14 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1619593359605 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1619593359605 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 5 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1619593359605 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1619593359605 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1619593359605 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1619593359605 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1619593359622 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1619593360952 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1619593361019 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1619593361027 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1619593361389 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1619593361389 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1619593361900 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X22_Y21 X33_Y31 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y21 to location X33_Y31" {  } { { "loc" "" { Generic "C:/altera/13.1/quartus/bin64/work/Lab_07/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y21 to location X33_Y31"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y21 to location X33_Y31"} 22 21 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1619593362517 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1619593362517 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1619593362640 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1619593362641 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1619593362641 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1619593362641 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.16 " "Total time spent on timing analysis during the Fitter is 0.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1619593362647 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1619593362758 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1619593363014 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1619593363136 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1619593363376 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1619593363895 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.1/quartus/bin64/work/Lab_07/output_files/Lab_07_asyncRAM.fit.smsg " "Generated suppressed messages file C:/altera/13.1/quartus/bin64/work/Lab_07/output_files/Lab_07_asyncRAM.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1619593364226 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5034 " "Peak virtual memory: 5034 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1619593364630 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 28 16:02:44 2021 " "Processing ended: Wed Apr 28 16:02:44 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1619593364630 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1619593364630 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1619593364630 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1619593364630 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1619593366452 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1619593366452 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 28 16:02:46 2021 " "Processing started: Wed Apr 28 16:02:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1619593366452 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1619593366452 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab_07_asyncRAM -c Lab_07_asyncRAM " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab_07_asyncRAM -c Lab_07_asyncRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1619593366452 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1619593367481 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1619593367518 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4644 " "Peak virtual memory: 4644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1619593368000 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 28 16:02:48 2021 " "Processing ended: Wed Apr 28 16:02:48 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1619593368000 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1619593368000 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1619593368000 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1619593368000 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1619593368635 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1619593370313 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1619593370315 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 28 16:02:49 2021 " "Processing started: Wed Apr 28 16:02:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1619593370315 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1619593370315 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab_07_asyncRAM -c Lab_07_asyncRAM " "Command: quartus_sta Lab_07_asyncRAM -c Lab_07_asyncRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1619593370315 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1619593370714 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1619593370943 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1619593370995 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1619593370995 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1619593371257 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab_07_asyncRAM.sdc " "Synopsys Design Constraints File file not found: 'Lab_07_asyncRAM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1619593371401 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1619593371402 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name address\[0\] address\[0\] " "create_clock -period 1.000 -name address\[0\] address\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1619593371402 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1619593371402 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1619593371403 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1619593371403 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1619593371407 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1619593371418 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1619593371419 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1619593371431 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1619593371438 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1619593371450 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1619593371462 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1619593371462 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1619593371462 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619593371472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619593371472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 address\[0\]  " "   -3.000              -3.000 address\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619593371472 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1619593371472 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1619593371528 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1619593371561 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1619593371999 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1619593372061 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1619593372062 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1619593372070 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1619593372073 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1619593372077 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1619593372081 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1619593372081 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1619593372081 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619593372085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619593372085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 address\[0\]  " "   -3.000              -3.000 address\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619593372085 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1619593372085 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1619593372113 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1619593372381 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1619593372403 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1619593372412 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1619593372417 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1619593372426 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1619593372426 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1619593372426 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619593372431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619593372431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.240 address\[0\]  " "   -3.000              -3.240 address\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619593372431 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1619593372431 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1619593373181 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1619593373181 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4655 " "Peak virtual memory: 4655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1619593373315 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 28 16:02:53 2021 " "Processing ended: Wed Apr 28 16:02:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1619593373315 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1619593373315 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1619593373315 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1619593373315 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1619593375197 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1619593375198 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 28 16:02:55 2021 " "Processing started: Wed Apr 28 16:02:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1619593375198 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1619593375198 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Lab_07_asyncRAM -c Lab_07_asyncRAM " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Lab_07_asyncRAM -c Lab_07_asyncRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1619593375198 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab_07_asyncRAM_6_1200mv_85c_slow.vho C:/altera/13.1/quartus/bin64/work/Lab_07/simulation/modelsim/ simulation " "Generated file Lab_07_asyncRAM_6_1200mv_85c_slow.vho in folder \"C:/altera/13.1/quartus/bin64/work/Lab_07/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1619593375750 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab_07_asyncRAM_6_1200mv_0c_slow.vho C:/altera/13.1/quartus/bin64/work/Lab_07/simulation/modelsim/ simulation " "Generated file Lab_07_asyncRAM_6_1200mv_0c_slow.vho in folder \"C:/altera/13.1/quartus/bin64/work/Lab_07/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1619593375790 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab_07_asyncRAM_min_1200mv_0c_fast.vho C:/altera/13.1/quartus/bin64/work/Lab_07/simulation/modelsim/ simulation " "Generated file Lab_07_asyncRAM_min_1200mv_0c_fast.vho in folder \"C:/altera/13.1/quartus/bin64/work/Lab_07/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1619593375831 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab_07_asyncRAM.vho C:/altera/13.1/quartus/bin64/work/Lab_07/simulation/modelsim/ simulation " "Generated file Lab_07_asyncRAM.vho in folder \"C:/altera/13.1/quartus/bin64/work/Lab_07/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1619593375865 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab_07_asyncRAM_6_1200mv_85c_vhd_slow.sdo C:/altera/13.1/quartus/bin64/work/Lab_07/simulation/modelsim/ simulation " "Generated file Lab_07_asyncRAM_6_1200mv_85c_vhd_slow.sdo in folder \"C:/altera/13.1/quartus/bin64/work/Lab_07/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1619593375889 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab_07_asyncRAM_6_1200mv_0c_vhd_slow.sdo C:/altera/13.1/quartus/bin64/work/Lab_07/simulation/modelsim/ simulation " "Generated file Lab_07_asyncRAM_6_1200mv_0c_vhd_slow.sdo in folder \"C:/altera/13.1/quartus/bin64/work/Lab_07/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1619593375915 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab_07_asyncRAM_min_1200mv_0c_vhd_fast.sdo C:/altera/13.1/quartus/bin64/work/Lab_07/simulation/modelsim/ simulation " "Generated file Lab_07_asyncRAM_min_1200mv_0c_vhd_fast.sdo in folder \"C:/altera/13.1/quartus/bin64/work/Lab_07/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1619593375946 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab_07_asyncRAM_vhd.sdo C:/altera/13.1/quartus/bin64/work/Lab_07/simulation/modelsim/ simulation " "Generated file Lab_07_asyncRAM_vhd.sdo in folder \"C:/altera/13.1/quartus/bin64/work/Lab_07/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1619593375971 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4615 " "Peak virtual memory: 4615 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1619593376047 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 28 16:02:56 2021 " "Processing ended: Wed Apr 28 16:02:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1619593376047 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1619593376047 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1619593376047 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1619593376047 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 16 s " "Quartus II Full Compilation was successful. 0 errors, 16 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1619593376685 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1619593542514 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1619593542521 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 28 16:05:42 2021 " "Processing started: Wed Apr 28 16:05:42 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1619593542521 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1619593542521 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp Lab_07_asyncRAM -c Lab_07_asyncRAM --netlist_type=sgate " "Command: quartus_npp Lab_07_asyncRAM -c Lab_07_asyncRAM --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1619593542521 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4458 " "Peak virtual memory: 4458 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1619593542584 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 28 16:05:42 2021 " "Processing ended: Wed Apr 28 16:05:42 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1619593542584 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1619593542584 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1619593542584 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1619593542584 ""}
