Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 569112b3fac6486abd4c639be3ae00d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot sim_top_func_synth xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.memoria_ram
Compiling module xil_defaultlib.memoriacanal2
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module xil_defaultlib.top_nexys
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.rampa_hv
Compiling module xil_defaultlib.rampa_hv_0
Compiling module xil_defaultlib.rampa_hv_1
Compiling module unisims_ver.SRL16E_default
Compiling module xil_defaultlib.adquisicion_muestras
Compiling module xil_defaultlib.control_fsm
Compiling module xil_defaultlib.registro_datos_por_seg
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.FSM_CONTROL
Compiling module xil_defaultlib.trigger_v1
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUF
Compiling module xil_defaultlib.contador_data
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.lbus_regmap
Compiling module unisims_ver.FDCE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.spi_slave_lbus
Compiling module xil_defaultlib.PROYECTO_TOP
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_top_func_synth
