
1.Blink_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001784  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08001a1c  08001a1c  00002a1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001a2c  08001a2c  00003010  2**0
                  CONTENTS
  4 .ARM          00000000  08001a2c  08001a2c  00003010  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001a2c  08001a2c  00003010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001a2c  08001a2c  00002a2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001a30  08001a30  00002a30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  24000000  08001a34  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  24000010  08001a44  00003010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  24000030  08001a44  00003030  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00003010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006a06  00000000  00000000  0000303e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000122a  00000000  00000000  00009a44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000698  00000000  00000000  0000ac70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000004d9  00000000  00000000  0000b308  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003d91b  00000000  00000000  0000b7e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000074f5  00000000  00000000  000490fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00192b62  00000000  00000000  000505f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001e3153  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000193c  00000000  00000000  001e3198  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000054  00000000  00000000  001e4ad4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000010 	.word	0x24000010
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08001a04 	.word	0x08001a04

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000014 	.word	0x24000014
 80002d4:	08001a04 	.word	0x08001a04

080002d8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80002d8:	b480      	push	{r7}
 80002da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80002dc:	4b3d      	ldr	r3, [pc, #244]	@ (80003d4 <SystemInit+0xfc>)
 80002de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80002e2:	4a3c      	ldr	r2, [pc, #240]	@ (80003d4 <SystemInit+0xfc>)
 80002e4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80002e8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80002ec:	4b39      	ldr	r3, [pc, #228]	@ (80003d4 <SystemInit+0xfc>)
 80002ee:	691b      	ldr	r3, [r3, #16]
 80002f0:	4a38      	ldr	r2, [pc, #224]	@ (80003d4 <SystemInit+0xfc>)
 80002f2:	f043 0310 	orr.w	r3, r3, #16
 80002f6:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80002f8:	4b37      	ldr	r3, [pc, #220]	@ (80003d8 <SystemInit+0x100>)
 80002fa:	681b      	ldr	r3, [r3, #0]
 80002fc:	f003 030f 	and.w	r3, r3, #15
 8000300:	2b06      	cmp	r3, #6
 8000302:	d807      	bhi.n	8000314 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000304:	4b34      	ldr	r3, [pc, #208]	@ (80003d8 <SystemInit+0x100>)
 8000306:	681b      	ldr	r3, [r3, #0]
 8000308:	f023 030f 	bic.w	r3, r3, #15
 800030c:	4a32      	ldr	r2, [pc, #200]	@ (80003d8 <SystemInit+0x100>)
 800030e:	f043 0307 	orr.w	r3, r3, #7
 8000312:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000314:	4b31      	ldr	r3, [pc, #196]	@ (80003dc <SystemInit+0x104>)
 8000316:	681b      	ldr	r3, [r3, #0]
 8000318:	4a30      	ldr	r2, [pc, #192]	@ (80003dc <SystemInit+0x104>)
 800031a:	f043 0301 	orr.w	r3, r3, #1
 800031e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000320:	4b2e      	ldr	r3, [pc, #184]	@ (80003dc <SystemInit+0x104>)
 8000322:	2200      	movs	r2, #0
 8000324:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000326:	4b2d      	ldr	r3, [pc, #180]	@ (80003dc <SystemInit+0x104>)
 8000328:	681a      	ldr	r2, [r3, #0]
 800032a:	492c      	ldr	r1, [pc, #176]	@ (80003dc <SystemInit+0x104>)
 800032c:	4b2c      	ldr	r3, [pc, #176]	@ (80003e0 <SystemInit+0x108>)
 800032e:	4013      	ands	r3, r2
 8000330:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000332:	4b29      	ldr	r3, [pc, #164]	@ (80003d8 <SystemInit+0x100>)
 8000334:	681b      	ldr	r3, [r3, #0]
 8000336:	f003 0308 	and.w	r3, r3, #8
 800033a:	2b00      	cmp	r3, #0
 800033c:	d007      	beq.n	800034e <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800033e:	4b26      	ldr	r3, [pc, #152]	@ (80003d8 <SystemInit+0x100>)
 8000340:	681b      	ldr	r3, [r3, #0]
 8000342:	f023 030f 	bic.w	r3, r3, #15
 8000346:	4a24      	ldr	r2, [pc, #144]	@ (80003d8 <SystemInit+0x100>)
 8000348:	f043 0307 	orr.w	r3, r3, #7
 800034c:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800034e:	4b23      	ldr	r3, [pc, #140]	@ (80003dc <SystemInit+0x104>)
 8000350:	2200      	movs	r2, #0
 8000352:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000354:	4b21      	ldr	r3, [pc, #132]	@ (80003dc <SystemInit+0x104>)
 8000356:	2200      	movs	r2, #0
 8000358:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800035a:	4b20      	ldr	r3, [pc, #128]	@ (80003dc <SystemInit+0x104>)
 800035c:	2200      	movs	r2, #0
 800035e:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000360:	4b1e      	ldr	r3, [pc, #120]	@ (80003dc <SystemInit+0x104>)
 8000362:	4a20      	ldr	r2, [pc, #128]	@ (80003e4 <SystemInit+0x10c>)
 8000364:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000366:	4b1d      	ldr	r3, [pc, #116]	@ (80003dc <SystemInit+0x104>)
 8000368:	4a1f      	ldr	r2, [pc, #124]	@ (80003e8 <SystemInit+0x110>)
 800036a:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800036c:	4b1b      	ldr	r3, [pc, #108]	@ (80003dc <SystemInit+0x104>)
 800036e:	4a1f      	ldr	r2, [pc, #124]	@ (80003ec <SystemInit+0x114>)
 8000370:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000372:	4b1a      	ldr	r3, [pc, #104]	@ (80003dc <SystemInit+0x104>)
 8000374:	2200      	movs	r2, #0
 8000376:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000378:	4b18      	ldr	r3, [pc, #96]	@ (80003dc <SystemInit+0x104>)
 800037a:	4a1c      	ldr	r2, [pc, #112]	@ (80003ec <SystemInit+0x114>)
 800037c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800037e:	4b17      	ldr	r3, [pc, #92]	@ (80003dc <SystemInit+0x104>)
 8000380:	2200      	movs	r2, #0
 8000382:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000384:	4b15      	ldr	r3, [pc, #84]	@ (80003dc <SystemInit+0x104>)
 8000386:	4a19      	ldr	r2, [pc, #100]	@ (80003ec <SystemInit+0x114>)
 8000388:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800038a:	4b14      	ldr	r3, [pc, #80]	@ (80003dc <SystemInit+0x104>)
 800038c:	2200      	movs	r2, #0
 800038e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000390:	4b12      	ldr	r3, [pc, #72]	@ (80003dc <SystemInit+0x104>)
 8000392:	681b      	ldr	r3, [r3, #0]
 8000394:	4a11      	ldr	r2, [pc, #68]	@ (80003dc <SystemInit+0x104>)
 8000396:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800039a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800039c:	4b0f      	ldr	r3, [pc, #60]	@ (80003dc <SystemInit+0x104>)
 800039e:	2200      	movs	r2, #0
 80003a0:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 80003a2:	4b13      	ldr	r3, [pc, #76]	@ (80003f0 <SystemInit+0x118>)
 80003a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80003a6:	4a12      	ldr	r2, [pc, #72]	@ (80003f0 <SystemInit+0x118>)
 80003a8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80003ac:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80003ae:	4b11      	ldr	r3, [pc, #68]	@ (80003f4 <SystemInit+0x11c>)
 80003b0:	681a      	ldr	r2, [r3, #0]
 80003b2:	4b11      	ldr	r3, [pc, #68]	@ (80003f8 <SystemInit+0x120>)
 80003b4:	4013      	ands	r3, r2
 80003b6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80003ba:	d202      	bcs.n	80003c2 <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80003bc:	4b0f      	ldr	r3, [pc, #60]	@ (80003fc <SystemInit+0x124>)
 80003be:	2201      	movs	r2, #1
 80003c0:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80003c2:	4b0f      	ldr	r3, [pc, #60]	@ (8000400 <SystemInit+0x128>)
 80003c4:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80003c8:	601a      	str	r2, [r3, #0]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 80003ca:	bf00      	nop
 80003cc:	46bd      	mov	sp, r7
 80003ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003d2:	4770      	bx	lr
 80003d4:	e000ed00 	.word	0xe000ed00
 80003d8:	52002000 	.word	0x52002000
 80003dc:	58024400 	.word	0x58024400
 80003e0:	eaf6ed7f 	.word	0xeaf6ed7f
 80003e4:	02020200 	.word	0x02020200
 80003e8:	01ff0000 	.word	0x01ff0000
 80003ec:	01010280 	.word	0x01010280
 80003f0:	580000c0 	.word	0x580000c0
 80003f4:	5c001000 	.word	0x5c001000
 80003f8:	ffff0000 	.word	0xffff0000
 80003fc:	51008108 	.word	0x51008108
 8000400:	52004000 	.word	0x52004000

08000404 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000404:	b580      	push	{r7, lr}
 8000406:	b082      	sub	sp, #8
 8000408:	af00      	add	r7, sp, #0
  int32_t timeout;
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 800040a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800040e:	607b      	str	r3, [r7, #4]
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 8000410:	bf00      	nop
 8000412:	4b20      	ldr	r3, [pc, #128]	@ (8000494 <main+0x90>)
 8000414:	681b      	ldr	r3, [r3, #0]
 8000416:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800041a:	2b00      	cmp	r3, #0
 800041c:	d004      	beq.n	8000428 <main+0x24>
 800041e:	687b      	ldr	r3, [r7, #4]
 8000420:	1e5a      	subs	r2, r3, #1
 8000422:	607a      	str	r2, [r7, #4]
 8000424:	2b00      	cmp	r3, #0
 8000426:	dcf4      	bgt.n	8000412 <main+0xe>
  if ( timeout < 0 )
 8000428:	687b      	ldr	r3, [r7, #4]
 800042a:	2b00      	cmp	r3, #0
 800042c:	da01      	bge.n	8000432 <main+0x2e>
  {
  Error_Handler();
 800042e:	f000 f8af 	bl	8000590 <Error_Handler>
  }
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000432:	f000 f927 	bl	8000684 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000436:	f000 f82f 	bl	8000498 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 800043a:	4b16      	ldr	r3, [pc, #88]	@ (8000494 <main+0x90>)
 800043c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000440:	4a14      	ldr	r2, [pc, #80]	@ (8000494 <main+0x90>)
 8000442:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000446:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800044a:	4b12      	ldr	r3, [pc, #72]	@ (8000494 <main+0x90>)
 800044c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000450:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000454:	603b      	str	r3, [r7, #0]
 8000456:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 8000458:	2000      	movs	r0, #0
 800045a:	f000 fa95 	bl	8000988 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 800045e:	2100      	movs	r1, #0
 8000460:	2000      	movs	r0, #0
 8000462:	f000 faab 	bl	80009bc <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 8000466:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800046a:	607b      	str	r3, [r7, #4]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 800046c:	bf00      	nop
 800046e:	4b09      	ldr	r3, [pc, #36]	@ (8000494 <main+0x90>)
 8000470:	681b      	ldr	r3, [r3, #0]
 8000472:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000476:	2b00      	cmp	r3, #0
 8000478:	d104      	bne.n	8000484 <main+0x80>
 800047a:	687b      	ldr	r3, [r7, #4]
 800047c:	1e5a      	subs	r2, r3, #1
 800047e:	607a      	str	r2, [r7, #4]
 8000480:	2b00      	cmp	r3, #0
 8000482:	dcf4      	bgt.n	800046e <main+0x6a>
if ( timeout < 0 )
 8000484:	687b      	ldr	r3, [r7, #4]
 8000486:	2b00      	cmp	r3, #0
 8000488:	da02      	bge.n	8000490 <main+0x8c>
{
Error_Handler();
 800048a:	f000 f881 	bl	8000590 <Error_Handler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800048e:	bf00      	nop
 8000490:	bf00      	nop
 8000492:	e7fd      	b.n	8000490 <main+0x8c>
 8000494:	58024400 	.word	0x58024400

08000498 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000498:	b580      	push	{r7, lr}
 800049a:	b09c      	sub	sp, #112	@ 0x70
 800049c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800049e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80004a2:	224c      	movs	r2, #76	@ 0x4c
 80004a4:	2100      	movs	r1, #0
 80004a6:	4618      	mov	r0, r3
 80004a8:	f001 fa80 	bl	80019ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004ac:	1d3b      	adds	r3, r7, #4
 80004ae:	2220      	movs	r2, #32
 80004b0:	2100      	movs	r1, #0
 80004b2:	4618      	mov	r0, r3
 80004b4:	f001 fa7a 	bl	80019ac <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_EXTERNAL_SOURCE_SUPPLY);
 80004b8:	2001      	movs	r0, #1
 80004ba:	f000 fa93 	bl	80009e4 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80004be:	2300      	movs	r3, #0
 80004c0:	603b      	str	r3, [r7, #0]
 80004c2:	4b31      	ldr	r3, [pc, #196]	@ (8000588 <SystemClock_Config+0xf0>)
 80004c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80004c6:	4a30      	ldr	r2, [pc, #192]	@ (8000588 <SystemClock_Config+0xf0>)
 80004c8:	f023 0301 	bic.w	r3, r3, #1
 80004cc:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80004ce:	4b2e      	ldr	r3, [pc, #184]	@ (8000588 <SystemClock_Config+0xf0>)
 80004d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80004d2:	f003 0301 	and.w	r3, r3, #1
 80004d6:	603b      	str	r3, [r7, #0]
 80004d8:	4b2c      	ldr	r3, [pc, #176]	@ (800058c <SystemClock_Config+0xf4>)
 80004da:	699b      	ldr	r3, [r3, #24]
 80004dc:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80004e0:	4a2a      	ldr	r2, [pc, #168]	@ (800058c <SystemClock_Config+0xf4>)
 80004e2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80004e6:	6193      	str	r3, [r2, #24]
 80004e8:	4b28      	ldr	r3, [pc, #160]	@ (800058c <SystemClock_Config+0xf4>)
 80004ea:	699b      	ldr	r3, [r3, #24]
 80004ec:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80004f0:	603b      	str	r3, [r7, #0]
 80004f2:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80004f4:	bf00      	nop
 80004f6:	4b25      	ldr	r3, [pc, #148]	@ (800058c <SystemClock_Config+0xf4>)
 80004f8:	699b      	ldr	r3, [r3, #24]
 80004fa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80004fe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000502:	d1f8      	bne.n	80004f6 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000504:	2301      	movs	r3, #1
 8000506:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000508:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800050c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800050e:	2302      	movs	r3, #2
 8000510:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000512:	2302      	movs	r3, #2
 8000514:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 8000516:	2305      	movs	r3, #5
 8000518:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 128;
 800051a:	2380      	movs	r3, #128	@ 0x80
 800051c:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 10;
 800051e:	230a      	movs	r3, #10
 8000520:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000522:	2302      	movs	r3, #2
 8000524:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000526:	2302      	movs	r3, #2
 8000528:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 800052a:	2308      	movs	r3, #8
 800052c:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800052e:	2300      	movs	r3, #0
 8000530:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000532:	2300      	movs	r3, #0
 8000534:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000536:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800053a:	4618      	mov	r0, r3
 800053c:	f000 faac 	bl	8000a98 <HAL_RCC_OscConfig>
 8000540:	4603      	mov	r3, r0
 8000542:	2b00      	cmp	r3, #0
 8000544:	d001      	beq.n	800054a <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8000546:	f000 f823 	bl	8000590 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800054a:	233f      	movs	r3, #63	@ 0x3f
 800054c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800054e:	2303      	movs	r3, #3
 8000550:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000552:	2300      	movs	r3, #0
 8000554:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000556:	2300      	movs	r3, #0
 8000558:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 800055a:	2300      	movs	r3, #0
 800055c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 800055e:	2300      	movs	r3, #0
 8000560:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000562:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000566:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000568:	2300      	movs	r3, #0
 800056a:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800056c:	1d3b      	adds	r3, r7, #4
 800056e:	2101      	movs	r1, #1
 8000570:	4618      	mov	r0, r3
 8000572:	f000 feeb 	bl	800134c <HAL_RCC_ClockConfig>
 8000576:	4603      	mov	r3, r0
 8000578:	2b00      	cmp	r3, #0
 800057a:	d001      	beq.n	8000580 <SystemClock_Config+0xe8>
  {
    Error_Handler();
 800057c:	f000 f808 	bl	8000590 <Error_Handler>
  }
}
 8000580:	bf00      	nop
 8000582:	3770      	adds	r7, #112	@ 0x70
 8000584:	46bd      	mov	sp, r7
 8000586:	bd80      	pop	{r7, pc}
 8000588:	58000400 	.word	0x58000400
 800058c:	58024800 	.word	0x58024800

08000590 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000590:	b480      	push	{r7}
 8000592:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000594:	b672      	cpsid	i
}
 8000596:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000598:	bf00      	nop
 800059a:	e7fd      	b.n	8000598 <Error_Handler+0x8>

0800059c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800059c:	b480      	push	{r7}
 800059e:	b083      	sub	sp, #12
 80005a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005a2:	4b0a      	ldr	r3, [pc, #40]	@ (80005cc <HAL_MspInit+0x30>)
 80005a4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80005a8:	4a08      	ldr	r2, [pc, #32]	@ (80005cc <HAL_MspInit+0x30>)
 80005aa:	f043 0302 	orr.w	r3, r3, #2
 80005ae:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80005b2:	4b06      	ldr	r3, [pc, #24]	@ (80005cc <HAL_MspInit+0x30>)
 80005b4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80005b8:	f003 0302 	and.w	r3, r3, #2
 80005bc:	607b      	str	r3, [r7, #4]
 80005be:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80005c0:	bf00      	nop
 80005c2:	370c      	adds	r7, #12
 80005c4:	46bd      	mov	sp, r7
 80005c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ca:	4770      	bx	lr
 80005cc:	58024400 	.word	0x58024400

080005d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80005d0:	b480      	push	{r7}
 80005d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80005d4:	bf00      	nop
 80005d6:	e7fd      	b.n	80005d4 <NMI_Handler+0x4>

080005d8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80005d8:	b480      	push	{r7}
 80005da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80005dc:	bf00      	nop
 80005de:	e7fd      	b.n	80005dc <HardFault_Handler+0x4>

080005e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80005e0:	b480      	push	{r7}
 80005e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80005e4:	bf00      	nop
 80005e6:	e7fd      	b.n	80005e4 <MemManage_Handler+0x4>

080005e8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80005e8:	b480      	push	{r7}
 80005ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80005ec:	bf00      	nop
 80005ee:	e7fd      	b.n	80005ec <BusFault_Handler+0x4>

080005f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80005f0:	b480      	push	{r7}
 80005f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80005f4:	bf00      	nop
 80005f6:	e7fd      	b.n	80005f4 <UsageFault_Handler+0x4>

080005f8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80005f8:	b480      	push	{r7}
 80005fa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80005fc:	bf00      	nop
 80005fe:	46bd      	mov	sp, r7
 8000600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000604:	4770      	bx	lr

08000606 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000606:	b480      	push	{r7}
 8000608:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800060a:	bf00      	nop
 800060c:	46bd      	mov	sp, r7
 800060e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000612:	4770      	bx	lr

08000614 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000614:	b480      	push	{r7}
 8000616:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000618:	bf00      	nop
 800061a:	46bd      	mov	sp, r7
 800061c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000620:	4770      	bx	lr

08000622 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000622:	b580      	push	{r7, lr}
 8000624:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000626:	f000 f89f 	bl	8000768 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800062a:	bf00      	nop
 800062c:	bd80      	pop	{r7, pc}
	...

08000630 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000630:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000668 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000634:	f7ff fe50 	bl	80002d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000638:	480c      	ldr	r0, [pc, #48]	@ (800066c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800063a:	490d      	ldr	r1, [pc, #52]	@ (8000670 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800063c:	4a0d      	ldr	r2, [pc, #52]	@ (8000674 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800063e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000640:	e002      	b.n	8000648 <LoopCopyDataInit>

08000642 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000642:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000644:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000646:	3304      	adds	r3, #4

08000648 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000648:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800064a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800064c:	d3f9      	bcc.n	8000642 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800064e:	4a0a      	ldr	r2, [pc, #40]	@ (8000678 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000650:	4c0a      	ldr	r4, [pc, #40]	@ (800067c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000652:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000654:	e001      	b.n	800065a <LoopFillZerobss>

08000656 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000656:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000658:	3204      	adds	r2, #4

0800065a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800065a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800065c:	d3fb      	bcc.n	8000656 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800065e:	f001 f9ad 	bl	80019bc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000662:	f7ff fecf 	bl	8000404 <main>
  bx  lr
 8000666:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000668:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 800066c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000670:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 8000674:	08001a34 	.word	0x08001a34
  ldr r2, =_sbss
 8000678:	24000010 	.word	0x24000010
  ldr r4, =_ebss
 800067c:	24000030 	.word	0x24000030

08000680 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000680:	e7fe      	b.n	8000680 <ADC3_IRQHandler>
	...

08000684 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	b082      	sub	sp, #8
 8000688:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800068a:	2003      	movs	r0, #3
 800068c:	f000 f94a 	bl	8000924 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000690:	f001 f812 	bl	80016b8 <HAL_RCC_GetSysClockFreq>
 8000694:	4602      	mov	r2, r0
 8000696:	4b15      	ldr	r3, [pc, #84]	@ (80006ec <HAL_Init+0x68>)
 8000698:	699b      	ldr	r3, [r3, #24]
 800069a:	0a1b      	lsrs	r3, r3, #8
 800069c:	f003 030f 	and.w	r3, r3, #15
 80006a0:	4913      	ldr	r1, [pc, #76]	@ (80006f0 <HAL_Init+0x6c>)
 80006a2:	5ccb      	ldrb	r3, [r1, r3]
 80006a4:	f003 031f 	and.w	r3, r3, #31
 80006a8:	fa22 f303 	lsr.w	r3, r2, r3
 80006ac:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80006ae:	4b0f      	ldr	r3, [pc, #60]	@ (80006ec <HAL_Init+0x68>)
 80006b0:	699b      	ldr	r3, [r3, #24]
 80006b2:	f003 030f 	and.w	r3, r3, #15
 80006b6:	4a0e      	ldr	r2, [pc, #56]	@ (80006f0 <HAL_Init+0x6c>)
 80006b8:	5cd3      	ldrb	r3, [r2, r3]
 80006ba:	f003 031f 	and.w	r3, r3, #31
 80006be:	687a      	ldr	r2, [r7, #4]
 80006c0:	fa22 f303 	lsr.w	r3, r2, r3
 80006c4:	4a0b      	ldr	r2, [pc, #44]	@ (80006f4 <HAL_Init+0x70>)
 80006c6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80006c8:	4a0b      	ldr	r2, [pc, #44]	@ (80006f8 <HAL_Init+0x74>)
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80006ce:	2000      	movs	r0, #0
 80006d0:	f000 f814 	bl	80006fc <HAL_InitTick>
 80006d4:	4603      	mov	r3, r0
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d001      	beq.n	80006de <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80006da:	2301      	movs	r3, #1
 80006dc:	e002      	b.n	80006e4 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80006de:	f7ff ff5d 	bl	800059c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80006e2:	2300      	movs	r3, #0
}
 80006e4:	4618      	mov	r0, r3
 80006e6:	3708      	adds	r7, #8
 80006e8:	46bd      	mov	sp, r7
 80006ea:	bd80      	pop	{r7, pc}
 80006ec:	58024400 	.word	0x58024400
 80006f0:	08001a1c 	.word	0x08001a1c
 80006f4:	24000004 	.word	0x24000004
 80006f8:	24000000 	.word	0x24000000

080006fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	b082      	sub	sp, #8
 8000700:	af00      	add	r7, sp, #0
 8000702:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000704:	4b15      	ldr	r3, [pc, #84]	@ (800075c <HAL_InitTick+0x60>)
 8000706:	781b      	ldrb	r3, [r3, #0]
 8000708:	2b00      	cmp	r3, #0
 800070a:	d101      	bne.n	8000710 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 800070c:	2301      	movs	r3, #1
 800070e:	e021      	b.n	8000754 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000710:	4b13      	ldr	r3, [pc, #76]	@ (8000760 <HAL_InitTick+0x64>)
 8000712:	681a      	ldr	r2, [r3, #0]
 8000714:	4b11      	ldr	r3, [pc, #68]	@ (800075c <HAL_InitTick+0x60>)
 8000716:	781b      	ldrb	r3, [r3, #0]
 8000718:	4619      	mov	r1, r3
 800071a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800071e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000722:	fbb2 f3f3 	udiv	r3, r2, r3
 8000726:	4618      	mov	r0, r3
 8000728:	f000 f921 	bl	800096e <HAL_SYSTICK_Config>
 800072c:	4603      	mov	r3, r0
 800072e:	2b00      	cmp	r3, #0
 8000730:	d001      	beq.n	8000736 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8000732:	2301      	movs	r3, #1
 8000734:	e00e      	b.n	8000754 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	2b0f      	cmp	r3, #15
 800073a:	d80a      	bhi.n	8000752 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800073c:	2200      	movs	r2, #0
 800073e:	6879      	ldr	r1, [r7, #4]
 8000740:	f04f 30ff 	mov.w	r0, #4294967295
 8000744:	f000 f8f9 	bl	800093a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000748:	4a06      	ldr	r2, [pc, #24]	@ (8000764 <HAL_InitTick+0x68>)
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800074e:	2300      	movs	r3, #0
 8000750:	e000      	b.n	8000754 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8000752:	2301      	movs	r3, #1
}
 8000754:	4618      	mov	r0, r3
 8000756:	3708      	adds	r7, #8
 8000758:	46bd      	mov	sp, r7
 800075a:	bd80      	pop	{r7, pc}
 800075c:	2400000c 	.word	0x2400000c
 8000760:	24000000 	.word	0x24000000
 8000764:	24000008 	.word	0x24000008

08000768 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000768:	b480      	push	{r7}
 800076a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800076c:	4b06      	ldr	r3, [pc, #24]	@ (8000788 <HAL_IncTick+0x20>)
 800076e:	781b      	ldrb	r3, [r3, #0]
 8000770:	461a      	mov	r2, r3
 8000772:	4b06      	ldr	r3, [pc, #24]	@ (800078c <HAL_IncTick+0x24>)
 8000774:	681b      	ldr	r3, [r3, #0]
 8000776:	4413      	add	r3, r2
 8000778:	4a04      	ldr	r2, [pc, #16]	@ (800078c <HAL_IncTick+0x24>)
 800077a:	6013      	str	r3, [r2, #0]
}
 800077c:	bf00      	nop
 800077e:	46bd      	mov	sp, r7
 8000780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000784:	4770      	bx	lr
 8000786:	bf00      	nop
 8000788:	2400000c 	.word	0x2400000c
 800078c:	2400002c 	.word	0x2400002c

08000790 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000790:	b480      	push	{r7}
 8000792:	af00      	add	r7, sp, #0
  return uwTick;
 8000794:	4b03      	ldr	r3, [pc, #12]	@ (80007a4 <HAL_GetTick+0x14>)
 8000796:	681b      	ldr	r3, [r3, #0]
}
 8000798:	4618      	mov	r0, r3
 800079a:	46bd      	mov	sp, r7
 800079c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a0:	4770      	bx	lr
 80007a2:	bf00      	nop
 80007a4:	2400002c 	.word	0x2400002c

080007a8 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80007a8:	b480      	push	{r7}
 80007aa:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80007ac:	4b03      	ldr	r3, [pc, #12]	@ (80007bc <HAL_GetREVID+0x14>)
 80007ae:	681b      	ldr	r3, [r3, #0]
 80007b0:	0c1b      	lsrs	r3, r3, #16
}
 80007b2:	4618      	mov	r0, r3
 80007b4:	46bd      	mov	sp, r7
 80007b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ba:	4770      	bx	lr
 80007bc:	5c001000 	.word	0x5c001000

080007c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007c0:	b480      	push	{r7}
 80007c2:	b085      	sub	sp, #20
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	f003 0307 	and.w	r3, r3, #7
 80007ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80007d0:	4b0b      	ldr	r3, [pc, #44]	@ (8000800 <__NVIC_SetPriorityGrouping+0x40>)
 80007d2:	68db      	ldr	r3, [r3, #12]
 80007d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80007d6:	68ba      	ldr	r2, [r7, #8]
 80007d8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80007dc:	4013      	ands	r3, r2
 80007de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80007e0:	68fb      	ldr	r3, [r7, #12]
 80007e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80007e4:	68bb      	ldr	r3, [r7, #8]
 80007e6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80007e8:	4b06      	ldr	r3, [pc, #24]	@ (8000804 <__NVIC_SetPriorityGrouping+0x44>)
 80007ea:	4313      	orrs	r3, r2
 80007ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80007ee:	4a04      	ldr	r2, [pc, #16]	@ (8000800 <__NVIC_SetPriorityGrouping+0x40>)
 80007f0:	68bb      	ldr	r3, [r7, #8]
 80007f2:	60d3      	str	r3, [r2, #12]
}
 80007f4:	bf00      	nop
 80007f6:	3714      	adds	r7, #20
 80007f8:	46bd      	mov	sp, r7
 80007fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007fe:	4770      	bx	lr
 8000800:	e000ed00 	.word	0xe000ed00
 8000804:	05fa0000 	.word	0x05fa0000

08000808 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000808:	b480      	push	{r7}
 800080a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800080c:	4b04      	ldr	r3, [pc, #16]	@ (8000820 <__NVIC_GetPriorityGrouping+0x18>)
 800080e:	68db      	ldr	r3, [r3, #12]
 8000810:	0a1b      	lsrs	r3, r3, #8
 8000812:	f003 0307 	and.w	r3, r3, #7
}
 8000816:	4618      	mov	r0, r3
 8000818:	46bd      	mov	sp, r7
 800081a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800081e:	4770      	bx	lr
 8000820:	e000ed00 	.word	0xe000ed00

08000824 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000824:	b480      	push	{r7}
 8000826:	b083      	sub	sp, #12
 8000828:	af00      	add	r7, sp, #0
 800082a:	4603      	mov	r3, r0
 800082c:	6039      	str	r1, [r7, #0]
 800082e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000830:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000834:	2b00      	cmp	r3, #0
 8000836:	db0a      	blt.n	800084e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000838:	683b      	ldr	r3, [r7, #0]
 800083a:	b2da      	uxtb	r2, r3
 800083c:	490c      	ldr	r1, [pc, #48]	@ (8000870 <__NVIC_SetPriority+0x4c>)
 800083e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000842:	0112      	lsls	r2, r2, #4
 8000844:	b2d2      	uxtb	r2, r2
 8000846:	440b      	add	r3, r1
 8000848:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800084c:	e00a      	b.n	8000864 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800084e:	683b      	ldr	r3, [r7, #0]
 8000850:	b2da      	uxtb	r2, r3
 8000852:	4908      	ldr	r1, [pc, #32]	@ (8000874 <__NVIC_SetPriority+0x50>)
 8000854:	88fb      	ldrh	r3, [r7, #6]
 8000856:	f003 030f 	and.w	r3, r3, #15
 800085a:	3b04      	subs	r3, #4
 800085c:	0112      	lsls	r2, r2, #4
 800085e:	b2d2      	uxtb	r2, r2
 8000860:	440b      	add	r3, r1
 8000862:	761a      	strb	r2, [r3, #24]
}
 8000864:	bf00      	nop
 8000866:	370c      	adds	r7, #12
 8000868:	46bd      	mov	sp, r7
 800086a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800086e:	4770      	bx	lr
 8000870:	e000e100 	.word	0xe000e100
 8000874:	e000ed00 	.word	0xe000ed00

08000878 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000878:	b480      	push	{r7}
 800087a:	b089      	sub	sp, #36	@ 0x24
 800087c:	af00      	add	r7, sp, #0
 800087e:	60f8      	str	r0, [r7, #12]
 8000880:	60b9      	str	r1, [r7, #8]
 8000882:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000884:	68fb      	ldr	r3, [r7, #12]
 8000886:	f003 0307 	and.w	r3, r3, #7
 800088a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800088c:	69fb      	ldr	r3, [r7, #28]
 800088e:	f1c3 0307 	rsb	r3, r3, #7
 8000892:	2b04      	cmp	r3, #4
 8000894:	bf28      	it	cs
 8000896:	2304      	movcs	r3, #4
 8000898:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800089a:	69fb      	ldr	r3, [r7, #28]
 800089c:	3304      	adds	r3, #4
 800089e:	2b06      	cmp	r3, #6
 80008a0:	d902      	bls.n	80008a8 <NVIC_EncodePriority+0x30>
 80008a2:	69fb      	ldr	r3, [r7, #28]
 80008a4:	3b03      	subs	r3, #3
 80008a6:	e000      	b.n	80008aa <NVIC_EncodePriority+0x32>
 80008a8:	2300      	movs	r3, #0
 80008aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008ac:	f04f 32ff 	mov.w	r2, #4294967295
 80008b0:	69bb      	ldr	r3, [r7, #24]
 80008b2:	fa02 f303 	lsl.w	r3, r2, r3
 80008b6:	43da      	mvns	r2, r3
 80008b8:	68bb      	ldr	r3, [r7, #8]
 80008ba:	401a      	ands	r2, r3
 80008bc:	697b      	ldr	r3, [r7, #20]
 80008be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80008c0:	f04f 31ff 	mov.w	r1, #4294967295
 80008c4:	697b      	ldr	r3, [r7, #20]
 80008c6:	fa01 f303 	lsl.w	r3, r1, r3
 80008ca:	43d9      	mvns	r1, r3
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008d0:	4313      	orrs	r3, r2
         );
}
 80008d2:	4618      	mov	r0, r3
 80008d4:	3724      	adds	r7, #36	@ 0x24
 80008d6:	46bd      	mov	sp, r7
 80008d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008dc:	4770      	bx	lr
	...

080008e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	b082      	sub	sp, #8
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	3b01      	subs	r3, #1
 80008ec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80008f0:	d301      	bcc.n	80008f6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80008f2:	2301      	movs	r3, #1
 80008f4:	e00f      	b.n	8000916 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80008f6:	4a0a      	ldr	r2, [pc, #40]	@ (8000920 <SysTick_Config+0x40>)
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	3b01      	subs	r3, #1
 80008fc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80008fe:	210f      	movs	r1, #15
 8000900:	f04f 30ff 	mov.w	r0, #4294967295
 8000904:	f7ff ff8e 	bl	8000824 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000908:	4b05      	ldr	r3, [pc, #20]	@ (8000920 <SysTick_Config+0x40>)
 800090a:	2200      	movs	r2, #0
 800090c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800090e:	4b04      	ldr	r3, [pc, #16]	@ (8000920 <SysTick_Config+0x40>)
 8000910:	2207      	movs	r2, #7
 8000912:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000914:	2300      	movs	r3, #0
}
 8000916:	4618      	mov	r0, r3
 8000918:	3708      	adds	r7, #8
 800091a:	46bd      	mov	sp, r7
 800091c:	bd80      	pop	{r7, pc}
 800091e:	bf00      	nop
 8000920:	e000e010 	.word	0xe000e010

08000924 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	b082      	sub	sp, #8
 8000928:	af00      	add	r7, sp, #0
 800092a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800092c:	6878      	ldr	r0, [r7, #4]
 800092e:	f7ff ff47 	bl	80007c0 <__NVIC_SetPriorityGrouping>
}
 8000932:	bf00      	nop
 8000934:	3708      	adds	r7, #8
 8000936:	46bd      	mov	sp, r7
 8000938:	bd80      	pop	{r7, pc}

0800093a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800093a:	b580      	push	{r7, lr}
 800093c:	b086      	sub	sp, #24
 800093e:	af00      	add	r7, sp, #0
 8000940:	4603      	mov	r3, r0
 8000942:	60b9      	str	r1, [r7, #8]
 8000944:	607a      	str	r2, [r7, #4]
 8000946:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000948:	f7ff ff5e 	bl	8000808 <__NVIC_GetPriorityGrouping>
 800094c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800094e:	687a      	ldr	r2, [r7, #4]
 8000950:	68b9      	ldr	r1, [r7, #8]
 8000952:	6978      	ldr	r0, [r7, #20]
 8000954:	f7ff ff90 	bl	8000878 <NVIC_EncodePriority>
 8000958:	4602      	mov	r2, r0
 800095a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800095e:	4611      	mov	r1, r2
 8000960:	4618      	mov	r0, r3
 8000962:	f7ff ff5f 	bl	8000824 <__NVIC_SetPriority>
}
 8000966:	bf00      	nop
 8000968:	3718      	adds	r7, #24
 800096a:	46bd      	mov	sp, r7
 800096c:	bd80      	pop	{r7, pc}

0800096e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800096e:	b580      	push	{r7, lr}
 8000970:	b082      	sub	sp, #8
 8000972:	af00      	add	r7, sp, #0
 8000974:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000976:	6878      	ldr	r0, [r7, #4]
 8000978:	f7ff ffb2 	bl	80008e0 <SysTick_Config>
 800097c:	4603      	mov	r3, r0
}
 800097e:	4618      	mov	r0, r3
 8000980:	3708      	adds	r7, #8
 8000982:	46bd      	mov	sp, r7
 8000984:	bd80      	pop	{r7, pc}
	...

08000988 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8000988:	b480      	push	{r7}
 800098a:	b083      	sub	sp, #12
 800098c:	af00      	add	r7, sp, #0
 800098e:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8000990:	4a08      	ldr	r2, [pc, #32]	@ (80009b4 <HAL_HSEM_FastTake+0x2c>)
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	3320      	adds	r3, #32
 8000996:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800099a:	4a07      	ldr	r2, [pc, #28]	@ (80009b8 <HAL_HSEM_FastTake+0x30>)
 800099c:	4293      	cmp	r3, r2
 800099e:	d101      	bne.n	80009a4 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 80009a0:	2300      	movs	r3, #0
 80009a2:	e000      	b.n	80009a6 <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 80009a4:	2301      	movs	r3, #1
}
 80009a6:	4618      	mov	r0, r3
 80009a8:	370c      	adds	r7, #12
 80009aa:	46bd      	mov	sp, r7
 80009ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b0:	4770      	bx	lr
 80009b2:	bf00      	nop
 80009b4:	58026400 	.word	0x58026400
 80009b8:	80000300 	.word	0x80000300

080009bc <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 80009bc:	b480      	push	{r7}
 80009be:	b083      	sub	sp, #12
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	6078      	str	r0, [r7, #4]
 80009c4:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 80009c6:	4906      	ldr	r1, [pc, #24]	@ (80009e0 <HAL_HSEM_Release+0x24>)
 80009c8:	683b      	ldr	r3, [r7, #0]
 80009ca:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 80009d4:	bf00      	nop
 80009d6:	370c      	adds	r7, #12
 80009d8:	46bd      	mov	sp, r7
 80009da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009de:	4770      	bx	lr
 80009e0:	58026400 	.word	0x58026400

080009e4 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b084      	sub	sp, #16
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 80009ec:	4b29      	ldr	r3, [pc, #164]	@ (8000a94 <HAL_PWREx_ConfigSupply+0xb0>)
 80009ee:	68db      	ldr	r3, [r3, #12]
 80009f0:	f003 0307 	and.w	r3, r3, #7
 80009f4:	2b06      	cmp	r3, #6
 80009f6:	d00a      	beq.n	8000a0e <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80009f8:	4b26      	ldr	r3, [pc, #152]	@ (8000a94 <HAL_PWREx_ConfigSupply+0xb0>)
 80009fa:	68db      	ldr	r3, [r3, #12]
 80009fc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000a00:	687a      	ldr	r2, [r7, #4]
 8000a02:	429a      	cmp	r2, r3
 8000a04:	d001      	beq.n	8000a0a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8000a06:	2301      	movs	r3, #1
 8000a08:	e040      	b.n	8000a8c <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	e03e      	b.n	8000a8c <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8000a0e:	4b21      	ldr	r3, [pc, #132]	@ (8000a94 <HAL_PWREx_ConfigSupply+0xb0>)
 8000a10:	68db      	ldr	r3, [r3, #12]
 8000a12:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8000a16:	491f      	ldr	r1, [pc, #124]	@ (8000a94 <HAL_PWREx_ConfigSupply+0xb0>)
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	4313      	orrs	r3, r2
 8000a1c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8000a1e:	f7ff feb7 	bl	8000790 <HAL_GetTick>
 8000a22:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8000a24:	e009      	b.n	8000a3a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8000a26:	f7ff feb3 	bl	8000790 <HAL_GetTick>
 8000a2a:	4602      	mov	r2, r0
 8000a2c:	68fb      	ldr	r3, [r7, #12]
 8000a2e:	1ad3      	subs	r3, r2, r3
 8000a30:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000a34:	d901      	bls.n	8000a3a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8000a36:	2301      	movs	r3, #1
 8000a38:	e028      	b.n	8000a8c <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8000a3a:	4b16      	ldr	r3, [pc, #88]	@ (8000a94 <HAL_PWREx_ConfigSupply+0xb0>)
 8000a3c:	685b      	ldr	r3, [r3, #4]
 8000a3e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000a42:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000a46:	d1ee      	bne.n	8000a26 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	2b1e      	cmp	r3, #30
 8000a4c:	d008      	beq.n	8000a60 <HAL_PWREx_ConfigSupply+0x7c>
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	2b2e      	cmp	r3, #46	@ 0x2e
 8000a52:	d005      	beq.n	8000a60 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	2b1d      	cmp	r3, #29
 8000a58:	d002      	beq.n	8000a60 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	2b2d      	cmp	r3, #45	@ 0x2d
 8000a5e:	d114      	bne.n	8000a8a <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8000a60:	f7ff fe96 	bl	8000790 <HAL_GetTick>
 8000a64:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8000a66:	e009      	b.n	8000a7c <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8000a68:	f7ff fe92 	bl	8000790 <HAL_GetTick>
 8000a6c:	4602      	mov	r2, r0
 8000a6e:	68fb      	ldr	r3, [r7, #12]
 8000a70:	1ad3      	subs	r3, r2, r3
 8000a72:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000a76:	d901      	bls.n	8000a7c <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8000a78:	2301      	movs	r3, #1
 8000a7a:	e007      	b.n	8000a8c <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8000a7c:	4b05      	ldr	r3, [pc, #20]	@ (8000a94 <HAL_PWREx_ConfigSupply+0xb0>)
 8000a7e:	68db      	ldr	r3, [r3, #12]
 8000a80:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000a84:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000a88:	d1ee      	bne.n	8000a68 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8000a8a:	2300      	movs	r3, #0
}
 8000a8c:	4618      	mov	r0, r3
 8000a8e:	3710      	adds	r7, #16
 8000a90:	46bd      	mov	sp, r7
 8000a92:	bd80      	pop	{r7, pc}
 8000a94:	58024800 	.word	0x58024800

08000a98 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b08c      	sub	sp, #48	@ 0x30
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d102      	bne.n	8000aac <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000aa6:	2301      	movs	r3, #1
 8000aa8:	f000 bc48 	b.w	800133c <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	f003 0301 	and.w	r3, r3, #1
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	f000 8088 	beq.w	8000bca <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000aba:	4b99      	ldr	r3, [pc, #612]	@ (8000d20 <HAL_RCC_OscConfig+0x288>)
 8000abc:	691b      	ldr	r3, [r3, #16]
 8000abe:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8000ac2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8000ac4:	4b96      	ldr	r3, [pc, #600]	@ (8000d20 <HAL_RCC_OscConfig+0x288>)
 8000ac6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000ac8:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8000aca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000acc:	2b10      	cmp	r3, #16
 8000ace:	d007      	beq.n	8000ae0 <HAL_RCC_OscConfig+0x48>
 8000ad0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000ad2:	2b18      	cmp	r3, #24
 8000ad4:	d111      	bne.n	8000afa <HAL_RCC_OscConfig+0x62>
 8000ad6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000ad8:	f003 0303 	and.w	r3, r3, #3
 8000adc:	2b02      	cmp	r3, #2
 8000ade:	d10c      	bne.n	8000afa <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ae0:	4b8f      	ldr	r3, [pc, #572]	@ (8000d20 <HAL_RCC_OscConfig+0x288>)
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d06d      	beq.n	8000bc8 <HAL_RCC_OscConfig+0x130>
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	685b      	ldr	r3, [r3, #4]
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	d169      	bne.n	8000bc8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8000af4:	2301      	movs	r3, #1
 8000af6:	f000 bc21 	b.w	800133c <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	685b      	ldr	r3, [r3, #4]
 8000afe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000b02:	d106      	bne.n	8000b12 <HAL_RCC_OscConfig+0x7a>
 8000b04:	4b86      	ldr	r3, [pc, #536]	@ (8000d20 <HAL_RCC_OscConfig+0x288>)
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	4a85      	ldr	r2, [pc, #532]	@ (8000d20 <HAL_RCC_OscConfig+0x288>)
 8000b0a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000b0e:	6013      	str	r3, [r2, #0]
 8000b10:	e02e      	b.n	8000b70 <HAL_RCC_OscConfig+0xd8>
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	685b      	ldr	r3, [r3, #4]
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d10c      	bne.n	8000b34 <HAL_RCC_OscConfig+0x9c>
 8000b1a:	4b81      	ldr	r3, [pc, #516]	@ (8000d20 <HAL_RCC_OscConfig+0x288>)
 8000b1c:	681b      	ldr	r3, [r3, #0]
 8000b1e:	4a80      	ldr	r2, [pc, #512]	@ (8000d20 <HAL_RCC_OscConfig+0x288>)
 8000b20:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000b24:	6013      	str	r3, [r2, #0]
 8000b26:	4b7e      	ldr	r3, [pc, #504]	@ (8000d20 <HAL_RCC_OscConfig+0x288>)
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	4a7d      	ldr	r2, [pc, #500]	@ (8000d20 <HAL_RCC_OscConfig+0x288>)
 8000b2c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000b30:	6013      	str	r3, [r2, #0]
 8000b32:	e01d      	b.n	8000b70 <HAL_RCC_OscConfig+0xd8>
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	685b      	ldr	r3, [r3, #4]
 8000b38:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000b3c:	d10c      	bne.n	8000b58 <HAL_RCC_OscConfig+0xc0>
 8000b3e:	4b78      	ldr	r3, [pc, #480]	@ (8000d20 <HAL_RCC_OscConfig+0x288>)
 8000b40:	681b      	ldr	r3, [r3, #0]
 8000b42:	4a77      	ldr	r2, [pc, #476]	@ (8000d20 <HAL_RCC_OscConfig+0x288>)
 8000b44:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000b48:	6013      	str	r3, [r2, #0]
 8000b4a:	4b75      	ldr	r3, [pc, #468]	@ (8000d20 <HAL_RCC_OscConfig+0x288>)
 8000b4c:	681b      	ldr	r3, [r3, #0]
 8000b4e:	4a74      	ldr	r2, [pc, #464]	@ (8000d20 <HAL_RCC_OscConfig+0x288>)
 8000b50:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000b54:	6013      	str	r3, [r2, #0]
 8000b56:	e00b      	b.n	8000b70 <HAL_RCC_OscConfig+0xd8>
 8000b58:	4b71      	ldr	r3, [pc, #452]	@ (8000d20 <HAL_RCC_OscConfig+0x288>)
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	4a70      	ldr	r2, [pc, #448]	@ (8000d20 <HAL_RCC_OscConfig+0x288>)
 8000b5e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000b62:	6013      	str	r3, [r2, #0]
 8000b64:	4b6e      	ldr	r3, [pc, #440]	@ (8000d20 <HAL_RCC_OscConfig+0x288>)
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	4a6d      	ldr	r2, [pc, #436]	@ (8000d20 <HAL_RCC_OscConfig+0x288>)
 8000b6a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000b6e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	685b      	ldr	r3, [r3, #4]
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d013      	beq.n	8000ba0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000b78:	f7ff fe0a 	bl	8000790 <HAL_GetTick>
 8000b7c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8000b7e:	e008      	b.n	8000b92 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000b80:	f7ff fe06 	bl	8000790 <HAL_GetTick>
 8000b84:	4602      	mov	r2, r0
 8000b86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b88:	1ad3      	subs	r3, r2, r3
 8000b8a:	2b64      	cmp	r3, #100	@ 0x64
 8000b8c:	d901      	bls.n	8000b92 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000b8e:	2303      	movs	r3, #3
 8000b90:	e3d4      	b.n	800133c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8000b92:	4b63      	ldr	r3, [pc, #396]	@ (8000d20 <HAL_RCC_OscConfig+0x288>)
 8000b94:	681b      	ldr	r3, [r3, #0]
 8000b96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d0f0      	beq.n	8000b80 <HAL_RCC_OscConfig+0xe8>
 8000b9e:	e014      	b.n	8000bca <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000ba0:	f7ff fdf6 	bl	8000790 <HAL_GetTick>
 8000ba4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8000ba6:	e008      	b.n	8000bba <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000ba8:	f7ff fdf2 	bl	8000790 <HAL_GetTick>
 8000bac:	4602      	mov	r2, r0
 8000bae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bb0:	1ad3      	subs	r3, r2, r3
 8000bb2:	2b64      	cmp	r3, #100	@ 0x64
 8000bb4:	d901      	bls.n	8000bba <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8000bb6:	2303      	movs	r3, #3
 8000bb8:	e3c0      	b.n	800133c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8000bba:	4b59      	ldr	r3, [pc, #356]	@ (8000d20 <HAL_RCC_OscConfig+0x288>)
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d1f0      	bne.n	8000ba8 <HAL_RCC_OscConfig+0x110>
 8000bc6:	e000      	b.n	8000bca <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000bc8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	f003 0302 	and.w	r3, r3, #2
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	f000 80ca 	beq.w	8000d6c <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000bd8:	4b51      	ldr	r3, [pc, #324]	@ (8000d20 <HAL_RCC_OscConfig+0x288>)
 8000bda:	691b      	ldr	r3, [r3, #16]
 8000bdc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8000be0:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8000be2:	4b4f      	ldr	r3, [pc, #316]	@ (8000d20 <HAL_RCC_OscConfig+0x288>)
 8000be4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000be6:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8000be8:	6a3b      	ldr	r3, [r7, #32]
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d007      	beq.n	8000bfe <HAL_RCC_OscConfig+0x166>
 8000bee:	6a3b      	ldr	r3, [r7, #32]
 8000bf0:	2b18      	cmp	r3, #24
 8000bf2:	d156      	bne.n	8000ca2 <HAL_RCC_OscConfig+0x20a>
 8000bf4:	69fb      	ldr	r3, [r7, #28]
 8000bf6:	f003 0303 	and.w	r3, r3, #3
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d151      	bne.n	8000ca2 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000bfe:	4b48      	ldr	r3, [pc, #288]	@ (8000d20 <HAL_RCC_OscConfig+0x288>)
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	f003 0304 	and.w	r3, r3, #4
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d005      	beq.n	8000c16 <HAL_RCC_OscConfig+0x17e>
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	68db      	ldr	r3, [r3, #12]
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d101      	bne.n	8000c16 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8000c12:	2301      	movs	r3, #1
 8000c14:	e392      	b.n	800133c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8000c16:	4b42      	ldr	r3, [pc, #264]	@ (8000d20 <HAL_RCC_OscConfig+0x288>)
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	f023 0219 	bic.w	r2, r3, #25
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	68db      	ldr	r3, [r3, #12]
 8000c22:	493f      	ldr	r1, [pc, #252]	@ (8000d20 <HAL_RCC_OscConfig+0x288>)
 8000c24:	4313      	orrs	r3, r2
 8000c26:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000c28:	f7ff fdb2 	bl	8000790 <HAL_GetTick>
 8000c2c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8000c2e:	e008      	b.n	8000c42 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000c30:	f7ff fdae 	bl	8000790 <HAL_GetTick>
 8000c34:	4602      	mov	r2, r0
 8000c36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c38:	1ad3      	subs	r3, r2, r3
 8000c3a:	2b02      	cmp	r3, #2
 8000c3c:	d901      	bls.n	8000c42 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8000c3e:	2303      	movs	r3, #3
 8000c40:	e37c      	b.n	800133c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8000c42:	4b37      	ldr	r3, [pc, #220]	@ (8000d20 <HAL_RCC_OscConfig+0x288>)
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	f003 0304 	and.w	r3, r3, #4
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d0f0      	beq.n	8000c30 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c4e:	f7ff fdab 	bl	80007a8 <HAL_GetREVID>
 8000c52:	4603      	mov	r3, r0
 8000c54:	f241 0203 	movw	r2, #4099	@ 0x1003
 8000c58:	4293      	cmp	r3, r2
 8000c5a:	d817      	bhi.n	8000c8c <HAL_RCC_OscConfig+0x1f4>
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	691b      	ldr	r3, [r3, #16]
 8000c60:	2b40      	cmp	r3, #64	@ 0x40
 8000c62:	d108      	bne.n	8000c76 <HAL_RCC_OscConfig+0x1de>
 8000c64:	4b2e      	ldr	r3, [pc, #184]	@ (8000d20 <HAL_RCC_OscConfig+0x288>)
 8000c66:	685b      	ldr	r3, [r3, #4]
 8000c68:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8000c6c:	4a2c      	ldr	r2, [pc, #176]	@ (8000d20 <HAL_RCC_OscConfig+0x288>)
 8000c6e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c72:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000c74:	e07a      	b.n	8000d6c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c76:	4b2a      	ldr	r3, [pc, #168]	@ (8000d20 <HAL_RCC_OscConfig+0x288>)
 8000c78:	685b      	ldr	r3, [r3, #4]
 8000c7a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	691b      	ldr	r3, [r3, #16]
 8000c82:	031b      	lsls	r3, r3, #12
 8000c84:	4926      	ldr	r1, [pc, #152]	@ (8000d20 <HAL_RCC_OscConfig+0x288>)
 8000c86:	4313      	orrs	r3, r2
 8000c88:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000c8a:	e06f      	b.n	8000d6c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c8c:	4b24      	ldr	r3, [pc, #144]	@ (8000d20 <HAL_RCC_OscConfig+0x288>)
 8000c8e:	685b      	ldr	r3, [r3, #4]
 8000c90:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	691b      	ldr	r3, [r3, #16]
 8000c98:	061b      	lsls	r3, r3, #24
 8000c9a:	4921      	ldr	r1, [pc, #132]	@ (8000d20 <HAL_RCC_OscConfig+0x288>)
 8000c9c:	4313      	orrs	r3, r2
 8000c9e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000ca0:	e064      	b.n	8000d6c <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	68db      	ldr	r3, [r3, #12]
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d047      	beq.n	8000d3a <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8000caa:	4b1d      	ldr	r3, [pc, #116]	@ (8000d20 <HAL_RCC_OscConfig+0x288>)
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	f023 0219 	bic.w	r2, r3, #25
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	68db      	ldr	r3, [r3, #12]
 8000cb6:	491a      	ldr	r1, [pc, #104]	@ (8000d20 <HAL_RCC_OscConfig+0x288>)
 8000cb8:	4313      	orrs	r3, r2
 8000cba:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000cbc:	f7ff fd68 	bl	8000790 <HAL_GetTick>
 8000cc0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8000cc2:	e008      	b.n	8000cd6 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000cc4:	f7ff fd64 	bl	8000790 <HAL_GetTick>
 8000cc8:	4602      	mov	r2, r0
 8000cca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ccc:	1ad3      	subs	r3, r2, r3
 8000cce:	2b02      	cmp	r3, #2
 8000cd0:	d901      	bls.n	8000cd6 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8000cd2:	2303      	movs	r3, #3
 8000cd4:	e332      	b.n	800133c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8000cd6:	4b12      	ldr	r3, [pc, #72]	@ (8000d20 <HAL_RCC_OscConfig+0x288>)
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	f003 0304 	and.w	r3, r3, #4
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d0f0      	beq.n	8000cc4 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ce2:	f7ff fd61 	bl	80007a8 <HAL_GetREVID>
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	f241 0203 	movw	r2, #4099	@ 0x1003
 8000cec:	4293      	cmp	r3, r2
 8000cee:	d819      	bhi.n	8000d24 <HAL_RCC_OscConfig+0x28c>
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	691b      	ldr	r3, [r3, #16]
 8000cf4:	2b40      	cmp	r3, #64	@ 0x40
 8000cf6:	d108      	bne.n	8000d0a <HAL_RCC_OscConfig+0x272>
 8000cf8:	4b09      	ldr	r3, [pc, #36]	@ (8000d20 <HAL_RCC_OscConfig+0x288>)
 8000cfa:	685b      	ldr	r3, [r3, #4]
 8000cfc:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8000d00:	4a07      	ldr	r2, [pc, #28]	@ (8000d20 <HAL_RCC_OscConfig+0x288>)
 8000d02:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d06:	6053      	str	r3, [r2, #4]
 8000d08:	e030      	b.n	8000d6c <HAL_RCC_OscConfig+0x2d4>
 8000d0a:	4b05      	ldr	r3, [pc, #20]	@ (8000d20 <HAL_RCC_OscConfig+0x288>)
 8000d0c:	685b      	ldr	r3, [r3, #4]
 8000d0e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	691b      	ldr	r3, [r3, #16]
 8000d16:	031b      	lsls	r3, r3, #12
 8000d18:	4901      	ldr	r1, [pc, #4]	@ (8000d20 <HAL_RCC_OscConfig+0x288>)
 8000d1a:	4313      	orrs	r3, r2
 8000d1c:	604b      	str	r3, [r1, #4]
 8000d1e:	e025      	b.n	8000d6c <HAL_RCC_OscConfig+0x2d4>
 8000d20:	58024400 	.word	0x58024400
 8000d24:	4b9a      	ldr	r3, [pc, #616]	@ (8000f90 <HAL_RCC_OscConfig+0x4f8>)
 8000d26:	685b      	ldr	r3, [r3, #4]
 8000d28:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	691b      	ldr	r3, [r3, #16]
 8000d30:	061b      	lsls	r3, r3, #24
 8000d32:	4997      	ldr	r1, [pc, #604]	@ (8000f90 <HAL_RCC_OscConfig+0x4f8>)
 8000d34:	4313      	orrs	r3, r2
 8000d36:	604b      	str	r3, [r1, #4]
 8000d38:	e018      	b.n	8000d6c <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000d3a:	4b95      	ldr	r3, [pc, #596]	@ (8000f90 <HAL_RCC_OscConfig+0x4f8>)
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	4a94      	ldr	r2, [pc, #592]	@ (8000f90 <HAL_RCC_OscConfig+0x4f8>)
 8000d40:	f023 0301 	bic.w	r3, r3, #1
 8000d44:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000d46:	f7ff fd23 	bl	8000790 <HAL_GetTick>
 8000d4a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8000d4c:	e008      	b.n	8000d60 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000d4e:	f7ff fd1f 	bl	8000790 <HAL_GetTick>
 8000d52:	4602      	mov	r2, r0
 8000d54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d56:	1ad3      	subs	r3, r2, r3
 8000d58:	2b02      	cmp	r3, #2
 8000d5a:	d901      	bls.n	8000d60 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8000d5c:	2303      	movs	r3, #3
 8000d5e:	e2ed      	b.n	800133c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8000d60:	4b8b      	ldr	r3, [pc, #556]	@ (8000f90 <HAL_RCC_OscConfig+0x4f8>)
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	f003 0304 	and.w	r3, r3, #4
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d1f0      	bne.n	8000d4e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	f003 0310 	and.w	r3, r3, #16
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	f000 80a9 	beq.w	8000ecc <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000d7a:	4b85      	ldr	r3, [pc, #532]	@ (8000f90 <HAL_RCC_OscConfig+0x4f8>)
 8000d7c:	691b      	ldr	r3, [r3, #16]
 8000d7e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8000d82:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8000d84:	4b82      	ldr	r3, [pc, #520]	@ (8000f90 <HAL_RCC_OscConfig+0x4f8>)
 8000d86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000d88:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8000d8a:	69bb      	ldr	r3, [r7, #24]
 8000d8c:	2b08      	cmp	r3, #8
 8000d8e:	d007      	beq.n	8000da0 <HAL_RCC_OscConfig+0x308>
 8000d90:	69bb      	ldr	r3, [r7, #24]
 8000d92:	2b18      	cmp	r3, #24
 8000d94:	d13a      	bne.n	8000e0c <HAL_RCC_OscConfig+0x374>
 8000d96:	697b      	ldr	r3, [r7, #20]
 8000d98:	f003 0303 	and.w	r3, r3, #3
 8000d9c:	2b01      	cmp	r3, #1
 8000d9e:	d135      	bne.n	8000e0c <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8000da0:	4b7b      	ldr	r3, [pc, #492]	@ (8000f90 <HAL_RCC_OscConfig+0x4f8>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d005      	beq.n	8000db8 <HAL_RCC_OscConfig+0x320>
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	69db      	ldr	r3, [r3, #28]
 8000db0:	2b80      	cmp	r3, #128	@ 0x80
 8000db2:	d001      	beq.n	8000db8 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8000db4:	2301      	movs	r3, #1
 8000db6:	e2c1      	b.n	800133c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8000db8:	f7ff fcf6 	bl	80007a8 <HAL_GetREVID>
 8000dbc:	4603      	mov	r3, r0
 8000dbe:	f241 0203 	movw	r2, #4099	@ 0x1003
 8000dc2:	4293      	cmp	r3, r2
 8000dc4:	d817      	bhi.n	8000df6 <HAL_RCC_OscConfig+0x35e>
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	6a1b      	ldr	r3, [r3, #32]
 8000dca:	2b20      	cmp	r3, #32
 8000dcc:	d108      	bne.n	8000de0 <HAL_RCC_OscConfig+0x348>
 8000dce:	4b70      	ldr	r3, [pc, #448]	@ (8000f90 <HAL_RCC_OscConfig+0x4f8>)
 8000dd0:	685b      	ldr	r3, [r3, #4]
 8000dd2:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8000dd6:	4a6e      	ldr	r2, [pc, #440]	@ (8000f90 <HAL_RCC_OscConfig+0x4f8>)
 8000dd8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8000ddc:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8000dde:	e075      	b.n	8000ecc <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8000de0:	4b6b      	ldr	r3, [pc, #428]	@ (8000f90 <HAL_RCC_OscConfig+0x4f8>)
 8000de2:	685b      	ldr	r3, [r3, #4]
 8000de4:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	6a1b      	ldr	r3, [r3, #32]
 8000dec:	069b      	lsls	r3, r3, #26
 8000dee:	4968      	ldr	r1, [pc, #416]	@ (8000f90 <HAL_RCC_OscConfig+0x4f8>)
 8000df0:	4313      	orrs	r3, r2
 8000df2:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8000df4:	e06a      	b.n	8000ecc <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8000df6:	4b66      	ldr	r3, [pc, #408]	@ (8000f90 <HAL_RCC_OscConfig+0x4f8>)
 8000df8:	68db      	ldr	r3, [r3, #12]
 8000dfa:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	6a1b      	ldr	r3, [r3, #32]
 8000e02:	061b      	lsls	r3, r3, #24
 8000e04:	4962      	ldr	r1, [pc, #392]	@ (8000f90 <HAL_RCC_OscConfig+0x4f8>)
 8000e06:	4313      	orrs	r3, r2
 8000e08:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8000e0a:	e05f      	b.n	8000ecc <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	69db      	ldr	r3, [r3, #28]
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d042      	beq.n	8000e9a <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8000e14:	4b5e      	ldr	r3, [pc, #376]	@ (8000f90 <HAL_RCC_OscConfig+0x4f8>)
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	4a5d      	ldr	r2, [pc, #372]	@ (8000f90 <HAL_RCC_OscConfig+0x4f8>)
 8000e1a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000e1e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000e20:	f7ff fcb6 	bl	8000790 <HAL_GetTick>
 8000e24:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8000e26:	e008      	b.n	8000e3a <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8000e28:	f7ff fcb2 	bl	8000790 <HAL_GetTick>
 8000e2c:	4602      	mov	r2, r0
 8000e2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e30:	1ad3      	subs	r3, r2, r3
 8000e32:	2b02      	cmp	r3, #2
 8000e34:	d901      	bls.n	8000e3a <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8000e36:	2303      	movs	r3, #3
 8000e38:	e280      	b.n	800133c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8000e3a:	4b55      	ldr	r3, [pc, #340]	@ (8000f90 <HAL_RCC_OscConfig+0x4f8>)
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d0f0      	beq.n	8000e28 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8000e46:	f7ff fcaf 	bl	80007a8 <HAL_GetREVID>
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8000e50:	4293      	cmp	r3, r2
 8000e52:	d817      	bhi.n	8000e84 <HAL_RCC_OscConfig+0x3ec>
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	6a1b      	ldr	r3, [r3, #32]
 8000e58:	2b20      	cmp	r3, #32
 8000e5a:	d108      	bne.n	8000e6e <HAL_RCC_OscConfig+0x3d6>
 8000e5c:	4b4c      	ldr	r3, [pc, #304]	@ (8000f90 <HAL_RCC_OscConfig+0x4f8>)
 8000e5e:	685b      	ldr	r3, [r3, #4]
 8000e60:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8000e64:	4a4a      	ldr	r2, [pc, #296]	@ (8000f90 <HAL_RCC_OscConfig+0x4f8>)
 8000e66:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8000e6a:	6053      	str	r3, [r2, #4]
 8000e6c:	e02e      	b.n	8000ecc <HAL_RCC_OscConfig+0x434>
 8000e6e:	4b48      	ldr	r3, [pc, #288]	@ (8000f90 <HAL_RCC_OscConfig+0x4f8>)
 8000e70:	685b      	ldr	r3, [r3, #4]
 8000e72:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	6a1b      	ldr	r3, [r3, #32]
 8000e7a:	069b      	lsls	r3, r3, #26
 8000e7c:	4944      	ldr	r1, [pc, #272]	@ (8000f90 <HAL_RCC_OscConfig+0x4f8>)
 8000e7e:	4313      	orrs	r3, r2
 8000e80:	604b      	str	r3, [r1, #4]
 8000e82:	e023      	b.n	8000ecc <HAL_RCC_OscConfig+0x434>
 8000e84:	4b42      	ldr	r3, [pc, #264]	@ (8000f90 <HAL_RCC_OscConfig+0x4f8>)
 8000e86:	68db      	ldr	r3, [r3, #12]
 8000e88:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	6a1b      	ldr	r3, [r3, #32]
 8000e90:	061b      	lsls	r3, r3, #24
 8000e92:	493f      	ldr	r1, [pc, #252]	@ (8000f90 <HAL_RCC_OscConfig+0x4f8>)
 8000e94:	4313      	orrs	r3, r2
 8000e96:	60cb      	str	r3, [r1, #12]
 8000e98:	e018      	b.n	8000ecc <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8000e9a:	4b3d      	ldr	r3, [pc, #244]	@ (8000f90 <HAL_RCC_OscConfig+0x4f8>)
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	4a3c      	ldr	r2, [pc, #240]	@ (8000f90 <HAL_RCC_OscConfig+0x4f8>)
 8000ea0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000ea4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000ea6:	f7ff fc73 	bl	8000790 <HAL_GetTick>
 8000eaa:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8000eac:	e008      	b.n	8000ec0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8000eae:	f7ff fc6f 	bl	8000790 <HAL_GetTick>
 8000eb2:	4602      	mov	r2, r0
 8000eb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000eb6:	1ad3      	subs	r3, r2, r3
 8000eb8:	2b02      	cmp	r3, #2
 8000eba:	d901      	bls.n	8000ec0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8000ebc:	2303      	movs	r3, #3
 8000ebe:	e23d      	b.n	800133c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8000ec0:	4b33      	ldr	r3, [pc, #204]	@ (8000f90 <HAL_RCC_OscConfig+0x4f8>)
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d1f0      	bne.n	8000eae <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	f003 0308 	and.w	r3, r3, #8
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d036      	beq.n	8000f46 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	695b      	ldr	r3, [r3, #20]
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d019      	beq.n	8000f14 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000ee0:	4b2b      	ldr	r3, [pc, #172]	@ (8000f90 <HAL_RCC_OscConfig+0x4f8>)
 8000ee2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8000ee4:	4a2a      	ldr	r2, [pc, #168]	@ (8000f90 <HAL_RCC_OscConfig+0x4f8>)
 8000ee6:	f043 0301 	orr.w	r3, r3, #1
 8000eea:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000eec:	f7ff fc50 	bl	8000790 <HAL_GetTick>
 8000ef0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8000ef2:	e008      	b.n	8000f06 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000ef4:	f7ff fc4c 	bl	8000790 <HAL_GetTick>
 8000ef8:	4602      	mov	r2, r0
 8000efa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000efc:	1ad3      	subs	r3, r2, r3
 8000efe:	2b02      	cmp	r3, #2
 8000f00:	d901      	bls.n	8000f06 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8000f02:	2303      	movs	r3, #3
 8000f04:	e21a      	b.n	800133c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8000f06:	4b22      	ldr	r3, [pc, #136]	@ (8000f90 <HAL_RCC_OscConfig+0x4f8>)
 8000f08:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8000f0a:	f003 0302 	and.w	r3, r3, #2
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d0f0      	beq.n	8000ef4 <HAL_RCC_OscConfig+0x45c>
 8000f12:	e018      	b.n	8000f46 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000f14:	4b1e      	ldr	r3, [pc, #120]	@ (8000f90 <HAL_RCC_OscConfig+0x4f8>)
 8000f16:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8000f18:	4a1d      	ldr	r2, [pc, #116]	@ (8000f90 <HAL_RCC_OscConfig+0x4f8>)
 8000f1a:	f023 0301 	bic.w	r3, r3, #1
 8000f1e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000f20:	f7ff fc36 	bl	8000790 <HAL_GetTick>
 8000f24:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8000f26:	e008      	b.n	8000f3a <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000f28:	f7ff fc32 	bl	8000790 <HAL_GetTick>
 8000f2c:	4602      	mov	r2, r0
 8000f2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f30:	1ad3      	subs	r3, r2, r3
 8000f32:	2b02      	cmp	r3, #2
 8000f34:	d901      	bls.n	8000f3a <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8000f36:	2303      	movs	r3, #3
 8000f38:	e200      	b.n	800133c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8000f3a:	4b15      	ldr	r3, [pc, #84]	@ (8000f90 <HAL_RCC_OscConfig+0x4f8>)
 8000f3c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8000f3e:	f003 0302 	and.w	r3, r3, #2
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d1f0      	bne.n	8000f28 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	f003 0320 	and.w	r3, r3, #32
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d039      	beq.n	8000fc6 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	699b      	ldr	r3, [r3, #24]
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d01c      	beq.n	8000f94 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8000f5a:	4b0d      	ldr	r3, [pc, #52]	@ (8000f90 <HAL_RCC_OscConfig+0x4f8>)
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	4a0c      	ldr	r2, [pc, #48]	@ (8000f90 <HAL_RCC_OscConfig+0x4f8>)
 8000f60:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000f64:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8000f66:	f7ff fc13 	bl	8000790 <HAL_GetTick>
 8000f6a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8000f6c:	e008      	b.n	8000f80 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000f6e:	f7ff fc0f 	bl	8000790 <HAL_GetTick>
 8000f72:	4602      	mov	r2, r0
 8000f74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f76:	1ad3      	subs	r3, r2, r3
 8000f78:	2b02      	cmp	r3, #2
 8000f7a:	d901      	bls.n	8000f80 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8000f7c:	2303      	movs	r3, #3
 8000f7e:	e1dd      	b.n	800133c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8000f80:	4b03      	ldr	r3, [pc, #12]	@ (8000f90 <HAL_RCC_OscConfig+0x4f8>)
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d0f0      	beq.n	8000f6e <HAL_RCC_OscConfig+0x4d6>
 8000f8c:	e01b      	b.n	8000fc6 <HAL_RCC_OscConfig+0x52e>
 8000f8e:	bf00      	nop
 8000f90:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8000f94:	4b9b      	ldr	r3, [pc, #620]	@ (8001204 <HAL_RCC_OscConfig+0x76c>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	4a9a      	ldr	r2, [pc, #616]	@ (8001204 <HAL_RCC_OscConfig+0x76c>)
 8000f9a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000f9e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8000fa0:	f7ff fbf6 	bl	8000790 <HAL_GetTick>
 8000fa4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8000fa6:	e008      	b.n	8000fba <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000fa8:	f7ff fbf2 	bl	8000790 <HAL_GetTick>
 8000fac:	4602      	mov	r2, r0
 8000fae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fb0:	1ad3      	subs	r3, r2, r3
 8000fb2:	2b02      	cmp	r3, #2
 8000fb4:	d901      	bls.n	8000fba <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8000fb6:	2303      	movs	r3, #3
 8000fb8:	e1c0      	b.n	800133c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8000fba:	4b92      	ldr	r3, [pc, #584]	@ (8001204 <HAL_RCC_OscConfig+0x76c>)
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d1f0      	bne.n	8000fa8 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	f003 0304 	and.w	r3, r3, #4
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	f000 8081 	beq.w	80010d6 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8000fd4:	4b8c      	ldr	r3, [pc, #560]	@ (8001208 <HAL_RCC_OscConfig+0x770>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	4a8b      	ldr	r2, [pc, #556]	@ (8001208 <HAL_RCC_OscConfig+0x770>)
 8000fda:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000fde:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8000fe0:	f7ff fbd6 	bl	8000790 <HAL_GetTick>
 8000fe4:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8000fe6:	e008      	b.n	8000ffa <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000fe8:	f7ff fbd2 	bl	8000790 <HAL_GetTick>
 8000fec:	4602      	mov	r2, r0
 8000fee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ff0:	1ad3      	subs	r3, r2, r3
 8000ff2:	2b64      	cmp	r3, #100	@ 0x64
 8000ff4:	d901      	bls.n	8000ffa <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8000ff6:	2303      	movs	r3, #3
 8000ff8:	e1a0      	b.n	800133c <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8000ffa:	4b83      	ldr	r3, [pc, #524]	@ (8001208 <HAL_RCC_OscConfig+0x770>)
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001002:	2b00      	cmp	r3, #0
 8001004:	d0f0      	beq.n	8000fe8 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	689b      	ldr	r3, [r3, #8]
 800100a:	2b01      	cmp	r3, #1
 800100c:	d106      	bne.n	800101c <HAL_RCC_OscConfig+0x584>
 800100e:	4b7d      	ldr	r3, [pc, #500]	@ (8001204 <HAL_RCC_OscConfig+0x76c>)
 8001010:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001012:	4a7c      	ldr	r2, [pc, #496]	@ (8001204 <HAL_RCC_OscConfig+0x76c>)
 8001014:	f043 0301 	orr.w	r3, r3, #1
 8001018:	6713      	str	r3, [r2, #112]	@ 0x70
 800101a:	e02d      	b.n	8001078 <HAL_RCC_OscConfig+0x5e0>
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	689b      	ldr	r3, [r3, #8]
 8001020:	2b00      	cmp	r3, #0
 8001022:	d10c      	bne.n	800103e <HAL_RCC_OscConfig+0x5a6>
 8001024:	4b77      	ldr	r3, [pc, #476]	@ (8001204 <HAL_RCC_OscConfig+0x76c>)
 8001026:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001028:	4a76      	ldr	r2, [pc, #472]	@ (8001204 <HAL_RCC_OscConfig+0x76c>)
 800102a:	f023 0301 	bic.w	r3, r3, #1
 800102e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001030:	4b74      	ldr	r3, [pc, #464]	@ (8001204 <HAL_RCC_OscConfig+0x76c>)
 8001032:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001034:	4a73      	ldr	r2, [pc, #460]	@ (8001204 <HAL_RCC_OscConfig+0x76c>)
 8001036:	f023 0304 	bic.w	r3, r3, #4
 800103a:	6713      	str	r3, [r2, #112]	@ 0x70
 800103c:	e01c      	b.n	8001078 <HAL_RCC_OscConfig+0x5e0>
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	689b      	ldr	r3, [r3, #8]
 8001042:	2b05      	cmp	r3, #5
 8001044:	d10c      	bne.n	8001060 <HAL_RCC_OscConfig+0x5c8>
 8001046:	4b6f      	ldr	r3, [pc, #444]	@ (8001204 <HAL_RCC_OscConfig+0x76c>)
 8001048:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800104a:	4a6e      	ldr	r2, [pc, #440]	@ (8001204 <HAL_RCC_OscConfig+0x76c>)
 800104c:	f043 0304 	orr.w	r3, r3, #4
 8001050:	6713      	str	r3, [r2, #112]	@ 0x70
 8001052:	4b6c      	ldr	r3, [pc, #432]	@ (8001204 <HAL_RCC_OscConfig+0x76c>)
 8001054:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001056:	4a6b      	ldr	r2, [pc, #428]	@ (8001204 <HAL_RCC_OscConfig+0x76c>)
 8001058:	f043 0301 	orr.w	r3, r3, #1
 800105c:	6713      	str	r3, [r2, #112]	@ 0x70
 800105e:	e00b      	b.n	8001078 <HAL_RCC_OscConfig+0x5e0>
 8001060:	4b68      	ldr	r3, [pc, #416]	@ (8001204 <HAL_RCC_OscConfig+0x76c>)
 8001062:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001064:	4a67      	ldr	r2, [pc, #412]	@ (8001204 <HAL_RCC_OscConfig+0x76c>)
 8001066:	f023 0301 	bic.w	r3, r3, #1
 800106a:	6713      	str	r3, [r2, #112]	@ 0x70
 800106c:	4b65      	ldr	r3, [pc, #404]	@ (8001204 <HAL_RCC_OscConfig+0x76c>)
 800106e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001070:	4a64      	ldr	r2, [pc, #400]	@ (8001204 <HAL_RCC_OscConfig+0x76c>)
 8001072:	f023 0304 	bic.w	r3, r3, #4
 8001076:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	689b      	ldr	r3, [r3, #8]
 800107c:	2b00      	cmp	r3, #0
 800107e:	d015      	beq.n	80010ac <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001080:	f7ff fb86 	bl	8000790 <HAL_GetTick>
 8001084:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001086:	e00a      	b.n	800109e <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001088:	f7ff fb82 	bl	8000790 <HAL_GetTick>
 800108c:	4602      	mov	r2, r0
 800108e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001090:	1ad3      	subs	r3, r2, r3
 8001092:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001096:	4293      	cmp	r3, r2
 8001098:	d901      	bls.n	800109e <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800109a:	2303      	movs	r3, #3
 800109c:	e14e      	b.n	800133c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800109e:	4b59      	ldr	r3, [pc, #356]	@ (8001204 <HAL_RCC_OscConfig+0x76c>)
 80010a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80010a2:	f003 0302 	and.w	r3, r3, #2
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d0ee      	beq.n	8001088 <HAL_RCC_OscConfig+0x5f0>
 80010aa:	e014      	b.n	80010d6 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80010ac:	f7ff fb70 	bl	8000790 <HAL_GetTick>
 80010b0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80010b2:	e00a      	b.n	80010ca <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80010b4:	f7ff fb6c 	bl	8000790 <HAL_GetTick>
 80010b8:	4602      	mov	r2, r0
 80010ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010bc:	1ad3      	subs	r3, r2, r3
 80010be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80010c2:	4293      	cmp	r3, r2
 80010c4:	d901      	bls.n	80010ca <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 80010c6:	2303      	movs	r3, #3
 80010c8:	e138      	b.n	800133c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80010ca:	4b4e      	ldr	r3, [pc, #312]	@ (8001204 <HAL_RCC_OscConfig+0x76c>)
 80010cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80010ce:	f003 0302 	and.w	r3, r3, #2
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d1ee      	bne.n	80010b4 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010da:	2b00      	cmp	r3, #0
 80010dc:	f000 812d 	beq.w	800133a <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80010e0:	4b48      	ldr	r3, [pc, #288]	@ (8001204 <HAL_RCC_OscConfig+0x76c>)
 80010e2:	691b      	ldr	r3, [r3, #16]
 80010e4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80010e8:	2b18      	cmp	r3, #24
 80010ea:	f000 80bd 	beq.w	8001268 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010f2:	2b02      	cmp	r3, #2
 80010f4:	f040 809e 	bne.w	8001234 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80010f8:	4b42      	ldr	r3, [pc, #264]	@ (8001204 <HAL_RCC_OscConfig+0x76c>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	4a41      	ldr	r2, [pc, #260]	@ (8001204 <HAL_RCC_OscConfig+0x76c>)
 80010fe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001102:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001104:	f7ff fb44 	bl	8000790 <HAL_GetTick>
 8001108:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800110a:	e008      	b.n	800111e <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800110c:	f7ff fb40 	bl	8000790 <HAL_GetTick>
 8001110:	4602      	mov	r2, r0
 8001112:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001114:	1ad3      	subs	r3, r2, r3
 8001116:	2b02      	cmp	r3, #2
 8001118:	d901      	bls.n	800111e <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800111a:	2303      	movs	r3, #3
 800111c:	e10e      	b.n	800133c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800111e:	4b39      	ldr	r3, [pc, #228]	@ (8001204 <HAL_RCC_OscConfig+0x76c>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001126:	2b00      	cmp	r3, #0
 8001128:	d1f0      	bne.n	800110c <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800112a:	4b36      	ldr	r3, [pc, #216]	@ (8001204 <HAL_RCC_OscConfig+0x76c>)
 800112c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800112e:	4b37      	ldr	r3, [pc, #220]	@ (800120c <HAL_RCC_OscConfig+0x774>)
 8001130:	4013      	ands	r3, r2
 8001132:	687a      	ldr	r2, [r7, #4]
 8001134:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8001136:	687a      	ldr	r2, [r7, #4]
 8001138:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800113a:	0112      	lsls	r2, r2, #4
 800113c:	430a      	orrs	r2, r1
 800113e:	4931      	ldr	r1, [pc, #196]	@ (8001204 <HAL_RCC_OscConfig+0x76c>)
 8001140:	4313      	orrs	r3, r2
 8001142:	628b      	str	r3, [r1, #40]	@ 0x28
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001148:	3b01      	subs	r3, #1
 800114a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001152:	3b01      	subs	r3, #1
 8001154:	025b      	lsls	r3, r3, #9
 8001156:	b29b      	uxth	r3, r3
 8001158:	431a      	orrs	r2, r3
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800115e:	3b01      	subs	r3, #1
 8001160:	041b      	lsls	r3, r3, #16
 8001162:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8001166:	431a      	orrs	r2, r3
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800116c:	3b01      	subs	r3, #1
 800116e:	061b      	lsls	r3, r3, #24
 8001170:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8001174:	4923      	ldr	r1, [pc, #140]	@ (8001204 <HAL_RCC_OscConfig+0x76c>)
 8001176:	4313      	orrs	r3, r2
 8001178:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800117a:	4b22      	ldr	r3, [pc, #136]	@ (8001204 <HAL_RCC_OscConfig+0x76c>)
 800117c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800117e:	4a21      	ldr	r2, [pc, #132]	@ (8001204 <HAL_RCC_OscConfig+0x76c>)
 8001180:	f023 0301 	bic.w	r3, r3, #1
 8001184:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8001186:	4b1f      	ldr	r3, [pc, #124]	@ (8001204 <HAL_RCC_OscConfig+0x76c>)
 8001188:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800118a:	4b21      	ldr	r3, [pc, #132]	@ (8001210 <HAL_RCC_OscConfig+0x778>)
 800118c:	4013      	ands	r3, r2
 800118e:	687a      	ldr	r2, [r7, #4]
 8001190:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001192:	00d2      	lsls	r2, r2, #3
 8001194:	491b      	ldr	r1, [pc, #108]	@ (8001204 <HAL_RCC_OscConfig+0x76c>)
 8001196:	4313      	orrs	r3, r2
 8001198:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800119a:	4b1a      	ldr	r3, [pc, #104]	@ (8001204 <HAL_RCC_OscConfig+0x76c>)
 800119c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800119e:	f023 020c 	bic.w	r2, r3, #12
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011a6:	4917      	ldr	r1, [pc, #92]	@ (8001204 <HAL_RCC_OscConfig+0x76c>)
 80011a8:	4313      	orrs	r3, r2
 80011aa:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80011ac:	4b15      	ldr	r3, [pc, #84]	@ (8001204 <HAL_RCC_OscConfig+0x76c>)
 80011ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80011b0:	f023 0202 	bic.w	r2, r3, #2
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011b8:	4912      	ldr	r1, [pc, #72]	@ (8001204 <HAL_RCC_OscConfig+0x76c>)
 80011ba:	4313      	orrs	r3, r2
 80011bc:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80011be:	4b11      	ldr	r3, [pc, #68]	@ (8001204 <HAL_RCC_OscConfig+0x76c>)
 80011c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80011c2:	4a10      	ldr	r2, [pc, #64]	@ (8001204 <HAL_RCC_OscConfig+0x76c>)
 80011c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80011c8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80011ca:	4b0e      	ldr	r3, [pc, #56]	@ (8001204 <HAL_RCC_OscConfig+0x76c>)
 80011cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80011ce:	4a0d      	ldr	r2, [pc, #52]	@ (8001204 <HAL_RCC_OscConfig+0x76c>)
 80011d0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80011d4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80011d6:	4b0b      	ldr	r3, [pc, #44]	@ (8001204 <HAL_RCC_OscConfig+0x76c>)
 80011d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80011da:	4a0a      	ldr	r2, [pc, #40]	@ (8001204 <HAL_RCC_OscConfig+0x76c>)
 80011dc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80011e0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80011e2:	4b08      	ldr	r3, [pc, #32]	@ (8001204 <HAL_RCC_OscConfig+0x76c>)
 80011e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80011e6:	4a07      	ldr	r2, [pc, #28]	@ (8001204 <HAL_RCC_OscConfig+0x76c>)
 80011e8:	f043 0301 	orr.w	r3, r3, #1
 80011ec:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80011ee:	4b05      	ldr	r3, [pc, #20]	@ (8001204 <HAL_RCC_OscConfig+0x76c>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	4a04      	ldr	r2, [pc, #16]	@ (8001204 <HAL_RCC_OscConfig+0x76c>)
 80011f4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80011f8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011fa:	f7ff fac9 	bl	8000790 <HAL_GetTick>
 80011fe:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001200:	e011      	b.n	8001226 <HAL_RCC_OscConfig+0x78e>
 8001202:	bf00      	nop
 8001204:	58024400 	.word	0x58024400
 8001208:	58024800 	.word	0x58024800
 800120c:	fffffc0c 	.word	0xfffffc0c
 8001210:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001214:	f7ff fabc 	bl	8000790 <HAL_GetTick>
 8001218:	4602      	mov	r2, r0
 800121a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800121c:	1ad3      	subs	r3, r2, r3
 800121e:	2b02      	cmp	r3, #2
 8001220:	d901      	bls.n	8001226 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8001222:	2303      	movs	r3, #3
 8001224:	e08a      	b.n	800133c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001226:	4b47      	ldr	r3, [pc, #284]	@ (8001344 <HAL_RCC_OscConfig+0x8ac>)
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800122e:	2b00      	cmp	r3, #0
 8001230:	d0f0      	beq.n	8001214 <HAL_RCC_OscConfig+0x77c>
 8001232:	e082      	b.n	800133a <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001234:	4b43      	ldr	r3, [pc, #268]	@ (8001344 <HAL_RCC_OscConfig+0x8ac>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	4a42      	ldr	r2, [pc, #264]	@ (8001344 <HAL_RCC_OscConfig+0x8ac>)
 800123a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800123e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001240:	f7ff faa6 	bl	8000790 <HAL_GetTick>
 8001244:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001246:	e008      	b.n	800125a <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001248:	f7ff faa2 	bl	8000790 <HAL_GetTick>
 800124c:	4602      	mov	r2, r0
 800124e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001250:	1ad3      	subs	r3, r2, r3
 8001252:	2b02      	cmp	r3, #2
 8001254:	d901      	bls.n	800125a <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8001256:	2303      	movs	r3, #3
 8001258:	e070      	b.n	800133c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800125a:	4b3a      	ldr	r3, [pc, #232]	@ (8001344 <HAL_RCC_OscConfig+0x8ac>)
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001262:	2b00      	cmp	r3, #0
 8001264:	d1f0      	bne.n	8001248 <HAL_RCC_OscConfig+0x7b0>
 8001266:	e068      	b.n	800133a <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8001268:	4b36      	ldr	r3, [pc, #216]	@ (8001344 <HAL_RCC_OscConfig+0x8ac>)
 800126a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800126c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800126e:	4b35      	ldr	r3, [pc, #212]	@ (8001344 <HAL_RCC_OscConfig+0x8ac>)
 8001270:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001272:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001278:	2b01      	cmp	r3, #1
 800127a:	d031      	beq.n	80012e0 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800127c:	693b      	ldr	r3, [r7, #16]
 800127e:	f003 0203 	and.w	r2, r3, #3
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001286:	429a      	cmp	r2, r3
 8001288:	d12a      	bne.n	80012e0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800128a:	693b      	ldr	r3, [r7, #16]
 800128c:	091b      	lsrs	r3, r3, #4
 800128e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001296:	429a      	cmp	r2, r3
 8001298:	d122      	bne.n	80012e0 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800129a:	68fb      	ldr	r3, [r7, #12]
 800129c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012a4:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80012a6:	429a      	cmp	r2, r3
 80012a8:	d11a      	bne.n	80012e0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80012aa:	68fb      	ldr	r3, [r7, #12]
 80012ac:	0a5b      	lsrs	r3, r3, #9
 80012ae:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80012b6:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80012b8:	429a      	cmp	r2, r3
 80012ba:	d111      	bne.n	80012e0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	0c1b      	lsrs	r3, r3, #16
 80012c0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80012c8:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80012ca:	429a      	cmp	r2, r3
 80012cc:	d108      	bne.n	80012e0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80012ce:	68fb      	ldr	r3, [r7, #12]
 80012d0:	0e1b      	lsrs	r3, r3, #24
 80012d2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80012da:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80012dc:	429a      	cmp	r2, r3
 80012de:	d001      	beq.n	80012e4 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 80012e0:	2301      	movs	r3, #1
 80012e2:	e02b      	b.n	800133c <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80012e4:	4b17      	ldr	r3, [pc, #92]	@ (8001344 <HAL_RCC_OscConfig+0x8ac>)
 80012e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80012e8:	08db      	lsrs	r3, r3, #3
 80012ea:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80012ee:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80012f4:	693a      	ldr	r2, [r7, #16]
 80012f6:	429a      	cmp	r2, r3
 80012f8:	d01f      	beq.n	800133a <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80012fa:	4b12      	ldr	r3, [pc, #72]	@ (8001344 <HAL_RCC_OscConfig+0x8ac>)
 80012fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80012fe:	4a11      	ldr	r2, [pc, #68]	@ (8001344 <HAL_RCC_OscConfig+0x8ac>)
 8001300:	f023 0301 	bic.w	r3, r3, #1
 8001304:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001306:	f7ff fa43 	bl	8000790 <HAL_GetTick>
 800130a:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800130c:	bf00      	nop
 800130e:	f7ff fa3f 	bl	8000790 <HAL_GetTick>
 8001312:	4602      	mov	r2, r0
 8001314:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001316:	4293      	cmp	r3, r2
 8001318:	d0f9      	beq.n	800130e <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800131a:	4b0a      	ldr	r3, [pc, #40]	@ (8001344 <HAL_RCC_OscConfig+0x8ac>)
 800131c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800131e:	4b0a      	ldr	r3, [pc, #40]	@ (8001348 <HAL_RCC_OscConfig+0x8b0>)
 8001320:	4013      	ands	r3, r2
 8001322:	687a      	ldr	r2, [r7, #4]
 8001324:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001326:	00d2      	lsls	r2, r2, #3
 8001328:	4906      	ldr	r1, [pc, #24]	@ (8001344 <HAL_RCC_OscConfig+0x8ac>)
 800132a:	4313      	orrs	r3, r2
 800132c:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800132e:	4b05      	ldr	r3, [pc, #20]	@ (8001344 <HAL_RCC_OscConfig+0x8ac>)
 8001330:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001332:	4a04      	ldr	r2, [pc, #16]	@ (8001344 <HAL_RCC_OscConfig+0x8ac>)
 8001334:	f043 0301 	orr.w	r3, r3, #1
 8001338:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800133a:	2300      	movs	r3, #0
}
 800133c:	4618      	mov	r0, r3
 800133e:	3730      	adds	r7, #48	@ 0x30
 8001340:	46bd      	mov	sp, r7
 8001342:	bd80      	pop	{r7, pc}
 8001344:	58024400 	.word	0x58024400
 8001348:	ffff0007 	.word	0xffff0007

0800134c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b086      	sub	sp, #24
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
 8001354:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	2b00      	cmp	r3, #0
 800135a:	d101      	bne.n	8001360 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800135c:	2301      	movs	r3, #1
 800135e:	e19c      	b.n	800169a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001360:	4b8a      	ldr	r3, [pc, #552]	@ (800158c <HAL_RCC_ClockConfig+0x240>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	f003 030f 	and.w	r3, r3, #15
 8001368:	683a      	ldr	r2, [r7, #0]
 800136a:	429a      	cmp	r2, r3
 800136c:	d910      	bls.n	8001390 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800136e:	4b87      	ldr	r3, [pc, #540]	@ (800158c <HAL_RCC_ClockConfig+0x240>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	f023 020f 	bic.w	r2, r3, #15
 8001376:	4985      	ldr	r1, [pc, #532]	@ (800158c <HAL_RCC_ClockConfig+0x240>)
 8001378:	683b      	ldr	r3, [r7, #0]
 800137a:	4313      	orrs	r3, r2
 800137c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800137e:	4b83      	ldr	r3, [pc, #524]	@ (800158c <HAL_RCC_ClockConfig+0x240>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f003 030f 	and.w	r3, r3, #15
 8001386:	683a      	ldr	r2, [r7, #0]
 8001388:	429a      	cmp	r2, r3
 800138a:	d001      	beq.n	8001390 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800138c:	2301      	movs	r3, #1
 800138e:	e184      	b.n	800169a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	f003 0304 	and.w	r3, r3, #4
 8001398:	2b00      	cmp	r3, #0
 800139a:	d010      	beq.n	80013be <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	691a      	ldr	r2, [r3, #16]
 80013a0:	4b7b      	ldr	r3, [pc, #492]	@ (8001590 <HAL_RCC_ClockConfig+0x244>)
 80013a2:	699b      	ldr	r3, [r3, #24]
 80013a4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80013a8:	429a      	cmp	r2, r3
 80013aa:	d908      	bls.n	80013be <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80013ac:	4b78      	ldr	r3, [pc, #480]	@ (8001590 <HAL_RCC_ClockConfig+0x244>)
 80013ae:	699b      	ldr	r3, [r3, #24]
 80013b0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	691b      	ldr	r3, [r3, #16]
 80013b8:	4975      	ldr	r1, [pc, #468]	@ (8001590 <HAL_RCC_ClockConfig+0x244>)
 80013ba:	4313      	orrs	r3, r2
 80013bc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	f003 0308 	and.w	r3, r3, #8
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d010      	beq.n	80013ec <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	695a      	ldr	r2, [r3, #20]
 80013ce:	4b70      	ldr	r3, [pc, #448]	@ (8001590 <HAL_RCC_ClockConfig+0x244>)
 80013d0:	69db      	ldr	r3, [r3, #28]
 80013d2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80013d6:	429a      	cmp	r2, r3
 80013d8:	d908      	bls.n	80013ec <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80013da:	4b6d      	ldr	r3, [pc, #436]	@ (8001590 <HAL_RCC_ClockConfig+0x244>)
 80013dc:	69db      	ldr	r3, [r3, #28]
 80013de:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	695b      	ldr	r3, [r3, #20]
 80013e6:	496a      	ldr	r1, [pc, #424]	@ (8001590 <HAL_RCC_ClockConfig+0x244>)
 80013e8:	4313      	orrs	r3, r2
 80013ea:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	f003 0310 	and.w	r3, r3, #16
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d010      	beq.n	800141a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	699a      	ldr	r2, [r3, #24]
 80013fc:	4b64      	ldr	r3, [pc, #400]	@ (8001590 <HAL_RCC_ClockConfig+0x244>)
 80013fe:	69db      	ldr	r3, [r3, #28]
 8001400:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8001404:	429a      	cmp	r2, r3
 8001406:	d908      	bls.n	800141a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8001408:	4b61      	ldr	r3, [pc, #388]	@ (8001590 <HAL_RCC_ClockConfig+0x244>)
 800140a:	69db      	ldr	r3, [r3, #28]
 800140c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	699b      	ldr	r3, [r3, #24]
 8001414:	495e      	ldr	r1, [pc, #376]	@ (8001590 <HAL_RCC_ClockConfig+0x244>)
 8001416:	4313      	orrs	r3, r2
 8001418:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	f003 0320 	and.w	r3, r3, #32
 8001422:	2b00      	cmp	r3, #0
 8001424:	d010      	beq.n	8001448 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	69da      	ldr	r2, [r3, #28]
 800142a:	4b59      	ldr	r3, [pc, #356]	@ (8001590 <HAL_RCC_ClockConfig+0x244>)
 800142c:	6a1b      	ldr	r3, [r3, #32]
 800142e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001432:	429a      	cmp	r2, r3
 8001434:	d908      	bls.n	8001448 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8001436:	4b56      	ldr	r3, [pc, #344]	@ (8001590 <HAL_RCC_ClockConfig+0x244>)
 8001438:	6a1b      	ldr	r3, [r3, #32]
 800143a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	69db      	ldr	r3, [r3, #28]
 8001442:	4953      	ldr	r1, [pc, #332]	@ (8001590 <HAL_RCC_ClockConfig+0x244>)
 8001444:	4313      	orrs	r3, r2
 8001446:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	f003 0302 	and.w	r3, r3, #2
 8001450:	2b00      	cmp	r3, #0
 8001452:	d010      	beq.n	8001476 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	68da      	ldr	r2, [r3, #12]
 8001458:	4b4d      	ldr	r3, [pc, #308]	@ (8001590 <HAL_RCC_ClockConfig+0x244>)
 800145a:	699b      	ldr	r3, [r3, #24]
 800145c:	f003 030f 	and.w	r3, r3, #15
 8001460:	429a      	cmp	r2, r3
 8001462:	d908      	bls.n	8001476 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001464:	4b4a      	ldr	r3, [pc, #296]	@ (8001590 <HAL_RCC_ClockConfig+0x244>)
 8001466:	699b      	ldr	r3, [r3, #24]
 8001468:	f023 020f 	bic.w	r2, r3, #15
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	68db      	ldr	r3, [r3, #12]
 8001470:	4947      	ldr	r1, [pc, #284]	@ (8001590 <HAL_RCC_ClockConfig+0x244>)
 8001472:	4313      	orrs	r3, r2
 8001474:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	f003 0301 	and.w	r3, r3, #1
 800147e:	2b00      	cmp	r3, #0
 8001480:	d055      	beq.n	800152e <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8001482:	4b43      	ldr	r3, [pc, #268]	@ (8001590 <HAL_RCC_ClockConfig+0x244>)
 8001484:	699b      	ldr	r3, [r3, #24]
 8001486:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	689b      	ldr	r3, [r3, #8]
 800148e:	4940      	ldr	r1, [pc, #256]	@ (8001590 <HAL_RCC_ClockConfig+0x244>)
 8001490:	4313      	orrs	r3, r2
 8001492:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	685b      	ldr	r3, [r3, #4]
 8001498:	2b02      	cmp	r3, #2
 800149a:	d107      	bne.n	80014ac <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800149c:	4b3c      	ldr	r3, [pc, #240]	@ (8001590 <HAL_RCC_ClockConfig+0x244>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d121      	bne.n	80014ec <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80014a8:	2301      	movs	r3, #1
 80014aa:	e0f6      	b.n	800169a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	685b      	ldr	r3, [r3, #4]
 80014b0:	2b03      	cmp	r3, #3
 80014b2:	d107      	bne.n	80014c4 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80014b4:	4b36      	ldr	r3, [pc, #216]	@ (8001590 <HAL_RCC_ClockConfig+0x244>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d115      	bne.n	80014ec <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80014c0:	2301      	movs	r3, #1
 80014c2:	e0ea      	b.n	800169a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	685b      	ldr	r3, [r3, #4]
 80014c8:	2b01      	cmp	r3, #1
 80014ca:	d107      	bne.n	80014dc <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80014cc:	4b30      	ldr	r3, [pc, #192]	@ (8001590 <HAL_RCC_ClockConfig+0x244>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d109      	bne.n	80014ec <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80014d8:	2301      	movs	r3, #1
 80014da:	e0de      	b.n	800169a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80014dc:	4b2c      	ldr	r3, [pc, #176]	@ (8001590 <HAL_RCC_ClockConfig+0x244>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	f003 0304 	and.w	r3, r3, #4
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d101      	bne.n	80014ec <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80014e8:	2301      	movs	r3, #1
 80014ea:	e0d6      	b.n	800169a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80014ec:	4b28      	ldr	r3, [pc, #160]	@ (8001590 <HAL_RCC_ClockConfig+0x244>)
 80014ee:	691b      	ldr	r3, [r3, #16]
 80014f0:	f023 0207 	bic.w	r2, r3, #7
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	685b      	ldr	r3, [r3, #4]
 80014f8:	4925      	ldr	r1, [pc, #148]	@ (8001590 <HAL_RCC_ClockConfig+0x244>)
 80014fa:	4313      	orrs	r3, r2
 80014fc:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80014fe:	f7ff f947 	bl	8000790 <HAL_GetTick>
 8001502:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001504:	e00a      	b.n	800151c <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001506:	f7ff f943 	bl	8000790 <HAL_GetTick>
 800150a:	4602      	mov	r2, r0
 800150c:	697b      	ldr	r3, [r7, #20]
 800150e:	1ad3      	subs	r3, r2, r3
 8001510:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001514:	4293      	cmp	r3, r2
 8001516:	d901      	bls.n	800151c <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8001518:	2303      	movs	r3, #3
 800151a:	e0be      	b.n	800169a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800151c:	4b1c      	ldr	r3, [pc, #112]	@ (8001590 <HAL_RCC_ClockConfig+0x244>)
 800151e:	691b      	ldr	r3, [r3, #16]
 8001520:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	685b      	ldr	r3, [r3, #4]
 8001528:	00db      	lsls	r3, r3, #3
 800152a:	429a      	cmp	r2, r3
 800152c:	d1eb      	bne.n	8001506 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	f003 0302 	and.w	r3, r3, #2
 8001536:	2b00      	cmp	r3, #0
 8001538:	d010      	beq.n	800155c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	68da      	ldr	r2, [r3, #12]
 800153e:	4b14      	ldr	r3, [pc, #80]	@ (8001590 <HAL_RCC_ClockConfig+0x244>)
 8001540:	699b      	ldr	r3, [r3, #24]
 8001542:	f003 030f 	and.w	r3, r3, #15
 8001546:	429a      	cmp	r2, r3
 8001548:	d208      	bcs.n	800155c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800154a:	4b11      	ldr	r3, [pc, #68]	@ (8001590 <HAL_RCC_ClockConfig+0x244>)
 800154c:	699b      	ldr	r3, [r3, #24]
 800154e:	f023 020f 	bic.w	r2, r3, #15
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	68db      	ldr	r3, [r3, #12]
 8001556:	490e      	ldr	r1, [pc, #56]	@ (8001590 <HAL_RCC_ClockConfig+0x244>)
 8001558:	4313      	orrs	r3, r2
 800155a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800155c:	4b0b      	ldr	r3, [pc, #44]	@ (800158c <HAL_RCC_ClockConfig+0x240>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	f003 030f 	and.w	r3, r3, #15
 8001564:	683a      	ldr	r2, [r7, #0]
 8001566:	429a      	cmp	r2, r3
 8001568:	d214      	bcs.n	8001594 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800156a:	4b08      	ldr	r3, [pc, #32]	@ (800158c <HAL_RCC_ClockConfig+0x240>)
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	f023 020f 	bic.w	r2, r3, #15
 8001572:	4906      	ldr	r1, [pc, #24]	@ (800158c <HAL_RCC_ClockConfig+0x240>)
 8001574:	683b      	ldr	r3, [r7, #0]
 8001576:	4313      	orrs	r3, r2
 8001578:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800157a:	4b04      	ldr	r3, [pc, #16]	@ (800158c <HAL_RCC_ClockConfig+0x240>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	f003 030f 	and.w	r3, r3, #15
 8001582:	683a      	ldr	r2, [r7, #0]
 8001584:	429a      	cmp	r2, r3
 8001586:	d005      	beq.n	8001594 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8001588:	2301      	movs	r3, #1
 800158a:	e086      	b.n	800169a <HAL_RCC_ClockConfig+0x34e>
 800158c:	52002000 	.word	0x52002000
 8001590:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	f003 0304 	and.w	r3, r3, #4
 800159c:	2b00      	cmp	r3, #0
 800159e:	d010      	beq.n	80015c2 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	691a      	ldr	r2, [r3, #16]
 80015a4:	4b3f      	ldr	r3, [pc, #252]	@ (80016a4 <HAL_RCC_ClockConfig+0x358>)
 80015a6:	699b      	ldr	r3, [r3, #24]
 80015a8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80015ac:	429a      	cmp	r2, r3
 80015ae:	d208      	bcs.n	80015c2 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80015b0:	4b3c      	ldr	r3, [pc, #240]	@ (80016a4 <HAL_RCC_ClockConfig+0x358>)
 80015b2:	699b      	ldr	r3, [r3, #24]
 80015b4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	691b      	ldr	r3, [r3, #16]
 80015bc:	4939      	ldr	r1, [pc, #228]	@ (80016a4 <HAL_RCC_ClockConfig+0x358>)
 80015be:	4313      	orrs	r3, r2
 80015c0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	f003 0308 	and.w	r3, r3, #8
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d010      	beq.n	80015f0 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	695a      	ldr	r2, [r3, #20]
 80015d2:	4b34      	ldr	r3, [pc, #208]	@ (80016a4 <HAL_RCC_ClockConfig+0x358>)
 80015d4:	69db      	ldr	r3, [r3, #28]
 80015d6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80015da:	429a      	cmp	r2, r3
 80015dc:	d208      	bcs.n	80015f0 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80015de:	4b31      	ldr	r3, [pc, #196]	@ (80016a4 <HAL_RCC_ClockConfig+0x358>)
 80015e0:	69db      	ldr	r3, [r3, #28]
 80015e2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	695b      	ldr	r3, [r3, #20]
 80015ea:	492e      	ldr	r1, [pc, #184]	@ (80016a4 <HAL_RCC_ClockConfig+0x358>)
 80015ec:	4313      	orrs	r3, r2
 80015ee:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	f003 0310 	and.w	r3, r3, #16
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d010      	beq.n	800161e <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	699a      	ldr	r2, [r3, #24]
 8001600:	4b28      	ldr	r3, [pc, #160]	@ (80016a4 <HAL_RCC_ClockConfig+0x358>)
 8001602:	69db      	ldr	r3, [r3, #28]
 8001604:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8001608:	429a      	cmp	r2, r3
 800160a:	d208      	bcs.n	800161e <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800160c:	4b25      	ldr	r3, [pc, #148]	@ (80016a4 <HAL_RCC_ClockConfig+0x358>)
 800160e:	69db      	ldr	r3, [r3, #28]
 8001610:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	699b      	ldr	r3, [r3, #24]
 8001618:	4922      	ldr	r1, [pc, #136]	@ (80016a4 <HAL_RCC_ClockConfig+0x358>)
 800161a:	4313      	orrs	r3, r2
 800161c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	f003 0320 	and.w	r3, r3, #32
 8001626:	2b00      	cmp	r3, #0
 8001628:	d010      	beq.n	800164c <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	69da      	ldr	r2, [r3, #28]
 800162e:	4b1d      	ldr	r3, [pc, #116]	@ (80016a4 <HAL_RCC_ClockConfig+0x358>)
 8001630:	6a1b      	ldr	r3, [r3, #32]
 8001632:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001636:	429a      	cmp	r2, r3
 8001638:	d208      	bcs.n	800164c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800163a:	4b1a      	ldr	r3, [pc, #104]	@ (80016a4 <HAL_RCC_ClockConfig+0x358>)
 800163c:	6a1b      	ldr	r3, [r3, #32]
 800163e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	69db      	ldr	r3, [r3, #28]
 8001646:	4917      	ldr	r1, [pc, #92]	@ (80016a4 <HAL_RCC_ClockConfig+0x358>)
 8001648:	4313      	orrs	r3, r2
 800164a:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800164c:	f000 f834 	bl	80016b8 <HAL_RCC_GetSysClockFreq>
 8001650:	4602      	mov	r2, r0
 8001652:	4b14      	ldr	r3, [pc, #80]	@ (80016a4 <HAL_RCC_ClockConfig+0x358>)
 8001654:	699b      	ldr	r3, [r3, #24]
 8001656:	0a1b      	lsrs	r3, r3, #8
 8001658:	f003 030f 	and.w	r3, r3, #15
 800165c:	4912      	ldr	r1, [pc, #72]	@ (80016a8 <HAL_RCC_ClockConfig+0x35c>)
 800165e:	5ccb      	ldrb	r3, [r1, r3]
 8001660:	f003 031f 	and.w	r3, r3, #31
 8001664:	fa22 f303 	lsr.w	r3, r2, r3
 8001668:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800166a:	4b0e      	ldr	r3, [pc, #56]	@ (80016a4 <HAL_RCC_ClockConfig+0x358>)
 800166c:	699b      	ldr	r3, [r3, #24]
 800166e:	f003 030f 	and.w	r3, r3, #15
 8001672:	4a0d      	ldr	r2, [pc, #52]	@ (80016a8 <HAL_RCC_ClockConfig+0x35c>)
 8001674:	5cd3      	ldrb	r3, [r2, r3]
 8001676:	f003 031f 	and.w	r3, r3, #31
 800167a:	693a      	ldr	r2, [r7, #16]
 800167c:	fa22 f303 	lsr.w	r3, r2, r3
 8001680:	4a0a      	ldr	r2, [pc, #40]	@ (80016ac <HAL_RCC_ClockConfig+0x360>)
 8001682:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001684:	4a0a      	ldr	r2, [pc, #40]	@ (80016b0 <HAL_RCC_ClockConfig+0x364>)
 8001686:	693b      	ldr	r3, [r7, #16]
 8001688:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800168a:	4b0a      	ldr	r3, [pc, #40]	@ (80016b4 <HAL_RCC_ClockConfig+0x368>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	4618      	mov	r0, r3
 8001690:	f7ff f834 	bl	80006fc <HAL_InitTick>
 8001694:	4603      	mov	r3, r0
 8001696:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8001698:	7bfb      	ldrb	r3, [r7, #15]
}
 800169a:	4618      	mov	r0, r3
 800169c:	3718      	adds	r7, #24
 800169e:	46bd      	mov	sp, r7
 80016a0:	bd80      	pop	{r7, pc}
 80016a2:	bf00      	nop
 80016a4:	58024400 	.word	0x58024400
 80016a8:	08001a1c 	.word	0x08001a1c
 80016ac:	24000004 	.word	0x24000004
 80016b0:	24000000 	.word	0x24000000
 80016b4:	24000008 	.word	0x24000008

080016b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80016b8:	b480      	push	{r7}
 80016ba:	b089      	sub	sp, #36	@ 0x24
 80016bc:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80016be:	4bb3      	ldr	r3, [pc, #716]	@ (800198c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80016c0:	691b      	ldr	r3, [r3, #16]
 80016c2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80016c6:	2b18      	cmp	r3, #24
 80016c8:	f200 8155 	bhi.w	8001976 <HAL_RCC_GetSysClockFreq+0x2be>
 80016cc:	a201      	add	r2, pc, #4	@ (adr r2, 80016d4 <HAL_RCC_GetSysClockFreq+0x1c>)
 80016ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016d2:	bf00      	nop
 80016d4:	08001739 	.word	0x08001739
 80016d8:	08001977 	.word	0x08001977
 80016dc:	08001977 	.word	0x08001977
 80016e0:	08001977 	.word	0x08001977
 80016e4:	08001977 	.word	0x08001977
 80016e8:	08001977 	.word	0x08001977
 80016ec:	08001977 	.word	0x08001977
 80016f0:	08001977 	.word	0x08001977
 80016f4:	0800175f 	.word	0x0800175f
 80016f8:	08001977 	.word	0x08001977
 80016fc:	08001977 	.word	0x08001977
 8001700:	08001977 	.word	0x08001977
 8001704:	08001977 	.word	0x08001977
 8001708:	08001977 	.word	0x08001977
 800170c:	08001977 	.word	0x08001977
 8001710:	08001977 	.word	0x08001977
 8001714:	08001765 	.word	0x08001765
 8001718:	08001977 	.word	0x08001977
 800171c:	08001977 	.word	0x08001977
 8001720:	08001977 	.word	0x08001977
 8001724:	08001977 	.word	0x08001977
 8001728:	08001977 	.word	0x08001977
 800172c:	08001977 	.word	0x08001977
 8001730:	08001977 	.word	0x08001977
 8001734:	0800176b 	.word	0x0800176b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8001738:	4b94      	ldr	r3, [pc, #592]	@ (800198c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	f003 0320 	and.w	r3, r3, #32
 8001740:	2b00      	cmp	r3, #0
 8001742:	d009      	beq.n	8001758 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8001744:	4b91      	ldr	r3, [pc, #580]	@ (800198c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	08db      	lsrs	r3, r3, #3
 800174a:	f003 0303 	and.w	r3, r3, #3
 800174e:	4a90      	ldr	r2, [pc, #576]	@ (8001990 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8001750:	fa22 f303 	lsr.w	r3, r2, r3
 8001754:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8001756:	e111      	b.n	800197c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8001758:	4b8d      	ldr	r3, [pc, #564]	@ (8001990 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800175a:	61bb      	str	r3, [r7, #24]
      break;
 800175c:	e10e      	b.n	800197c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800175e:	4b8d      	ldr	r3, [pc, #564]	@ (8001994 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8001760:	61bb      	str	r3, [r7, #24]
      break;
 8001762:	e10b      	b.n	800197c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8001764:	4b8c      	ldr	r3, [pc, #560]	@ (8001998 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8001766:	61bb      	str	r3, [r7, #24]
      break;
 8001768:	e108      	b.n	800197c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800176a:	4b88      	ldr	r3, [pc, #544]	@ (800198c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800176c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800176e:	f003 0303 	and.w	r3, r3, #3
 8001772:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8001774:	4b85      	ldr	r3, [pc, #532]	@ (800198c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001776:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001778:	091b      	lsrs	r3, r3, #4
 800177a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800177e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8001780:	4b82      	ldr	r3, [pc, #520]	@ (800198c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001782:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001784:	f003 0301 	and.w	r3, r3, #1
 8001788:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800178a:	4b80      	ldr	r3, [pc, #512]	@ (800198c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800178c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800178e:	08db      	lsrs	r3, r3, #3
 8001790:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8001794:	68fa      	ldr	r2, [r7, #12]
 8001796:	fb02 f303 	mul.w	r3, r2, r3
 800179a:	ee07 3a90 	vmov	s15, r3
 800179e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80017a2:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80017a6:	693b      	ldr	r3, [r7, #16]
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	f000 80e1 	beq.w	8001970 <HAL_RCC_GetSysClockFreq+0x2b8>
 80017ae:	697b      	ldr	r3, [r7, #20]
 80017b0:	2b02      	cmp	r3, #2
 80017b2:	f000 8083 	beq.w	80018bc <HAL_RCC_GetSysClockFreq+0x204>
 80017b6:	697b      	ldr	r3, [r7, #20]
 80017b8:	2b02      	cmp	r3, #2
 80017ba:	f200 80a1 	bhi.w	8001900 <HAL_RCC_GetSysClockFreq+0x248>
 80017be:	697b      	ldr	r3, [r7, #20]
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d003      	beq.n	80017cc <HAL_RCC_GetSysClockFreq+0x114>
 80017c4:	697b      	ldr	r3, [r7, #20]
 80017c6:	2b01      	cmp	r3, #1
 80017c8:	d056      	beq.n	8001878 <HAL_RCC_GetSysClockFreq+0x1c0>
 80017ca:	e099      	b.n	8001900 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80017cc:	4b6f      	ldr	r3, [pc, #444]	@ (800198c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	f003 0320 	and.w	r3, r3, #32
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d02d      	beq.n	8001834 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80017d8:	4b6c      	ldr	r3, [pc, #432]	@ (800198c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	08db      	lsrs	r3, r3, #3
 80017de:	f003 0303 	and.w	r3, r3, #3
 80017e2:	4a6b      	ldr	r2, [pc, #428]	@ (8001990 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80017e4:	fa22 f303 	lsr.w	r3, r2, r3
 80017e8:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	ee07 3a90 	vmov	s15, r3
 80017f0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80017f4:	693b      	ldr	r3, [r7, #16]
 80017f6:	ee07 3a90 	vmov	s15, r3
 80017fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80017fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001802:	4b62      	ldr	r3, [pc, #392]	@ (800198c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001806:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800180a:	ee07 3a90 	vmov	s15, r3
 800180e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001812:	ed97 6a02 	vldr	s12, [r7, #8]
 8001816:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800199c <HAL_RCC_GetSysClockFreq+0x2e4>
 800181a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800181e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001822:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001826:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800182a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800182e:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8001832:	e087      	b.n	8001944 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8001834:	693b      	ldr	r3, [r7, #16]
 8001836:	ee07 3a90 	vmov	s15, r3
 800183a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800183e:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80019a0 <HAL_RCC_GetSysClockFreq+0x2e8>
 8001842:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001846:	4b51      	ldr	r3, [pc, #324]	@ (800198c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800184a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800184e:	ee07 3a90 	vmov	s15, r3
 8001852:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001856:	ed97 6a02 	vldr	s12, [r7, #8]
 800185a:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800199c <HAL_RCC_GetSysClockFreq+0x2e4>
 800185e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001862:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001866:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800186a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800186e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001872:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8001876:	e065      	b.n	8001944 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8001878:	693b      	ldr	r3, [r7, #16]
 800187a:	ee07 3a90 	vmov	s15, r3
 800187e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001882:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80019a4 <HAL_RCC_GetSysClockFreq+0x2ec>
 8001886:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800188a:	4b40      	ldr	r3, [pc, #256]	@ (800198c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800188c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800188e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001892:	ee07 3a90 	vmov	s15, r3
 8001896:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800189a:	ed97 6a02 	vldr	s12, [r7, #8]
 800189e:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800199c <HAL_RCC_GetSysClockFreq+0x2e4>
 80018a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80018a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80018aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80018ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80018b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018b6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80018ba:	e043      	b.n	8001944 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80018bc:	693b      	ldr	r3, [r7, #16]
 80018be:	ee07 3a90 	vmov	s15, r3
 80018c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80018c6:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80019a8 <HAL_RCC_GetSysClockFreq+0x2f0>
 80018ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80018ce:	4b2f      	ldr	r3, [pc, #188]	@ (800198c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80018d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80018d6:	ee07 3a90 	vmov	s15, r3
 80018da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80018de:	ed97 6a02 	vldr	s12, [r7, #8]
 80018e2:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800199c <HAL_RCC_GetSysClockFreq+0x2e4>
 80018e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80018ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80018ee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80018f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80018f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018fa:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80018fe:	e021      	b.n	8001944 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8001900:	693b      	ldr	r3, [r7, #16]
 8001902:	ee07 3a90 	vmov	s15, r3
 8001906:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800190a:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80019a4 <HAL_RCC_GetSysClockFreq+0x2ec>
 800190e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001912:	4b1e      	ldr	r3, [pc, #120]	@ (800198c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001914:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001916:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800191a:	ee07 3a90 	vmov	s15, r3
 800191e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001922:	ed97 6a02 	vldr	s12, [r7, #8]
 8001926:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800199c <HAL_RCC_GetSysClockFreq+0x2e4>
 800192a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800192e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001932:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001936:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800193a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800193e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8001942:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8001944:	4b11      	ldr	r3, [pc, #68]	@ (800198c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001946:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001948:	0a5b      	lsrs	r3, r3, #9
 800194a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800194e:	3301      	adds	r3, #1
 8001950:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8001952:	683b      	ldr	r3, [r7, #0]
 8001954:	ee07 3a90 	vmov	s15, r3
 8001958:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800195c:	edd7 6a07 	vldr	s13, [r7, #28]
 8001960:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001964:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001968:	ee17 3a90 	vmov	r3, s15
 800196c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800196e:	e005      	b.n	800197c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8001970:	2300      	movs	r3, #0
 8001972:	61bb      	str	r3, [r7, #24]
      break;
 8001974:	e002      	b.n	800197c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8001976:	4b07      	ldr	r3, [pc, #28]	@ (8001994 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8001978:	61bb      	str	r3, [r7, #24]
      break;
 800197a:	bf00      	nop
  }

  return sysclockfreq;
 800197c:	69bb      	ldr	r3, [r7, #24]
}
 800197e:	4618      	mov	r0, r3
 8001980:	3724      	adds	r7, #36	@ 0x24
 8001982:	46bd      	mov	sp, r7
 8001984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001988:	4770      	bx	lr
 800198a:	bf00      	nop
 800198c:	58024400 	.word	0x58024400
 8001990:	03d09000 	.word	0x03d09000
 8001994:	003d0900 	.word	0x003d0900
 8001998:	017d7840 	.word	0x017d7840
 800199c:	46000000 	.word	0x46000000
 80019a0:	4c742400 	.word	0x4c742400
 80019a4:	4a742400 	.word	0x4a742400
 80019a8:	4bbebc20 	.word	0x4bbebc20

080019ac <memset>:
 80019ac:	4402      	add	r2, r0
 80019ae:	4603      	mov	r3, r0
 80019b0:	4293      	cmp	r3, r2
 80019b2:	d100      	bne.n	80019b6 <memset+0xa>
 80019b4:	4770      	bx	lr
 80019b6:	f803 1b01 	strb.w	r1, [r3], #1
 80019ba:	e7f9      	b.n	80019b0 <memset+0x4>

080019bc <__libc_init_array>:
 80019bc:	b570      	push	{r4, r5, r6, lr}
 80019be:	4d0d      	ldr	r5, [pc, #52]	@ (80019f4 <__libc_init_array+0x38>)
 80019c0:	4c0d      	ldr	r4, [pc, #52]	@ (80019f8 <__libc_init_array+0x3c>)
 80019c2:	1b64      	subs	r4, r4, r5
 80019c4:	10a4      	asrs	r4, r4, #2
 80019c6:	2600      	movs	r6, #0
 80019c8:	42a6      	cmp	r6, r4
 80019ca:	d109      	bne.n	80019e0 <__libc_init_array+0x24>
 80019cc:	4d0b      	ldr	r5, [pc, #44]	@ (80019fc <__libc_init_array+0x40>)
 80019ce:	4c0c      	ldr	r4, [pc, #48]	@ (8001a00 <__libc_init_array+0x44>)
 80019d0:	f000 f818 	bl	8001a04 <_init>
 80019d4:	1b64      	subs	r4, r4, r5
 80019d6:	10a4      	asrs	r4, r4, #2
 80019d8:	2600      	movs	r6, #0
 80019da:	42a6      	cmp	r6, r4
 80019dc:	d105      	bne.n	80019ea <__libc_init_array+0x2e>
 80019de:	bd70      	pop	{r4, r5, r6, pc}
 80019e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80019e4:	4798      	blx	r3
 80019e6:	3601      	adds	r6, #1
 80019e8:	e7ee      	b.n	80019c8 <__libc_init_array+0xc>
 80019ea:	f855 3b04 	ldr.w	r3, [r5], #4
 80019ee:	4798      	blx	r3
 80019f0:	3601      	adds	r6, #1
 80019f2:	e7f2      	b.n	80019da <__libc_init_array+0x1e>
 80019f4:	08001a2c 	.word	0x08001a2c
 80019f8:	08001a2c 	.word	0x08001a2c
 80019fc:	08001a2c 	.word	0x08001a2c
 8001a00:	08001a30 	.word	0x08001a30

08001a04 <_init>:
 8001a04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a06:	bf00      	nop
 8001a08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001a0a:	bc08      	pop	{r3}
 8001a0c:	469e      	mov	lr, r3
 8001a0e:	4770      	bx	lr

08001a10 <_fini>:
 8001a10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a12:	bf00      	nop
 8001a14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001a16:	bc08      	pop	{r3}
 8001a18:	469e      	mov	lr, r3
 8001a1a:	4770      	bx	lr
