module vga_controller(iRST_n,
                      iVGA_CLK,
							 iMode,
							 iUp,
							 iDown,
							 iLeft,
							 iRight,
                      oBLANK_n,
                      oHS,
                      oVS,
                      b_data,
                      g_data,
                      r_data);

	
input iRST_n;
input iVGA_CLK;
input iMode, iUp, iDown, iLeft, iRight;
output reg oBLANK_n;
output reg oHS;
output reg oVS;
output [7:0] b_data;
output [7:0] g_data;  
output [7:0] r_data;                        
///////// ////                     
reg [18:0] ADDR;
reg [23:0] bgr_data;
wire VGA_CLK_n;
wire [7:0] index;
wire [23:0] test_data, square_data;
wire [23:0] bgr_data_raw;
wire cBLANK_n,cHS,cVS,rst;
////
assign rst = ~iRST_n;
assign VGA_CLK_n = ~iVGA_CLK;
video_sync_generator LTM_ins (.vga_clk(iVGA_CLK),
                              .reset(rst),
                              .blank_n(cBLANK_n),
                              .HS(cHS),
                              .VS(cVS));
////
////Addresss generator
always@(posedge iVGA_CLK,negedge iRST_n)
begin
  if (!iRST_n)
     ADDR<=19'd0;
  else if (cHS==1'b0 && cVS==1'b0)
     ADDR<=19'd0;
  else if (cBLANK_n==1'b1)
     ADDR<=ADDR+1;
end

/*
//////////////////////////
//////INDEX addr.

img_data	img_data_inst (
	.address ( ADDR ),
	.clock ( VGA_CLK_n ),
	.q ( index )
	);
	
/////////////////////////
//////Add switch-input logic here
	
//////Color table output
img_index	img_index_inst (
	.address ( index ),
	.clock ( iVGA_CLK ),
	.q ( bgr_data_raw)
	);	
//////

*/

// Test Pattern
test_pattern_generator tp(test_data, ADDR);

// Square
localparam w = 10'd50;
localparam h = 10'd50;
localparam c = 24'h6284A8;
localparam period = 32'd100000;
wire [9:0] x, y;
reg [3:0] dir;
square_pos_controller spc(x, y, rst, VGA_CLK_n, dir, period, w, h);
square_render_controller src(square_data, test_data, x, y, w, h, c, ADDR);
always @(negedge iUp or negedge iDown or negedge iLeft or negedge iRight) begin
	dir = ~{iUp, iDown, iLeft, iRight};
end

// Mux for select mode
assign bgr_data_raw = iMode ? square_data : test_data;

//////latch valid data at falling edge;
always@(posedge VGA_CLK_n) bgr_data <= bgr_data_raw;
assign b_data = bgr_data[23:16];
assign g_data = bgr_data[15:8];
assign r_data = bgr_data[7:0]; 
///////////////////
//////Delay the iHD, iVD,iDEN for one clock cycle;
always@(negedge iVGA_CLK)
begin
  oHS<=cHS;
  oVS<=cVS;
  oBLANK_n<=cBLANK_n;
end

endmodule
 	















