# ******************************************************************************

# iCEcube Static Timer

# Version:            2017.08.27940

# Build Date:         Sep 11 2017 16:53:46

# File Generated:     Jul 20 2020 03:46:20

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX1K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for hello_world|i_Clk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (hello_world|i_Clk:R vs. hello_world|i_Clk:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: i_Switch_1
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: o_Segment1_A
			6.2.2::Path details for port: o_Segment1_B
			6.2.3::Path details for port: o_Segment1_C
			6.2.4::Path details for port: o_Segment1_D
			6.2.5::Path details for port: o_Segment1_E
			6.2.6::Path details for port: o_Segment1_F
			6.2.7::Path details for port: o_Segment1_G
			6.2.8::Path details for port: o_Segment2_A
			6.2.9::Path details for port: o_Segment2_B
			6.2.10::Path details for port: o_Segment2_C
			6.2.11::Path details for port: o_Segment2_D
			6.2.12::Path details for port: o_Segment2_E
			6.2.13::Path details for port: o_Segment2_F
			6.2.14::Path details for port: o_Segment2_G
		6.3::PI to PO Path Details
			6.3.1::Path details for port: o_LED_1
			6.3.2::Path details for port: o_LED_2
			6.3.3::Path details for port: o_LED_3
			6.3.4::Path details for port: o_LED_4
		6.4::Hold Times Path Details
			6.4.1::Path details for port: i_Switch_1
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: o_Segment1_A
			6.5.2::Path details for port: o_Segment1_B
			6.5.3::Path details for port: o_Segment1_C
			6.5.4::Path details for port: o_Segment1_D
			6.5.5::Path details for port: o_Segment1_E
			6.5.6::Path details for port: o_Segment1_F
			6.5.7::Path details for port: o_Segment1_G
			6.5.8::Path details for port: o_Segment2_A
			6.5.9::Path details for port: o_Segment2_B
			6.5.10::Path details for port: o_Segment2_C
			6.5.11::Path details for port: o_Segment2_D
			6.5.12::Path details for port: o_Segment2_E
			6.5.13::Path details for port: o_Segment2_F
			6.5.14::Path details for port: o_Segment2_G
		6.6::Minimum Pad To Pad Path Details
			6.6.1::Path details for port: o_LED_1
			6.6.2::Path details for port: o_LED_2
			6.6.3::Path details for port: o_LED_3
			6.6.4::Path details for port: o_LED_4
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: hello_world|i_Clk  | Frequency: 163.33 MHz  | Target: 124.07 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock       Capture Clock      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------  -----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
hello_world|i_Clk  hello_world|i_Clk  8060             1937        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port   Clock Port  Setup Times  Clock Reference:Phase  
----------  ----------  -----------  ---------------------  
i_Switch_1  i_Clk       2246         hello_world|i_Clk:R    


                       3.2::Clock to Out
                       -----------------

Data Port     Clock Port  Clock to Out  Clock Reference:Phase  
------------  ----------  ------------  ---------------------  
o_Segment1_A  i_Clk       8460          hello_world|i_Clk:R    
o_Segment1_B  i_Clk       8649          hello_world|i_Clk:R    
o_Segment1_C  i_Clk       7836          hello_world|i_Clk:R    
o_Segment1_D  i_Clk       7836          hello_world|i_Clk:R    
o_Segment1_E  i_Clk       7836          hello_world|i_Clk:R    
o_Segment1_F  i_Clk       8327          hello_world|i_Clk:R    
o_Segment1_G  i_Clk       8460          hello_world|i_Clk:R    
o_Segment2_A  i_Clk       7836          hello_world|i_Clk:R    
o_Segment2_B  i_Clk       7836          hello_world|i_Clk:R    
o_Segment2_C  i_Clk       7836          hello_world|i_Clk:R    
o_Segment2_D  i_Clk       7836          hello_world|i_Clk:R    
o_Segment2_E  i_Clk       7836          hello_world|i_Clk:R    
o_Segment2_F  i_Clk       7836          hello_world|i_Clk:R    
o_Segment2_G  i_Clk       7836          hello_world|i_Clk:R    


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  
i_Switch_1         o_LED_1             6392        
i_Switch_2         o_LED_2             6680        
i_Switch_3         o_LED_3             6392        
i_Switch_4         o_LED_4             6680        


                         3.4::Hold Times
                         ---------------

Data Port   Clock Port  Hold Times  Clock Reference:Phase  
----------  ----------  ----------  ---------------------  
i_Switch_1  i_Clk       -1137       hello_world|i_Clk:R    


               3.5::Minimum Clock to Out
               -------------------------

Data Port     Clock Port  Minimum Clock to Out  Clock Reference:Phase  
------------  ----------  --------------------  ---------------------  
o_Segment1_A  i_Clk       8041                  hello_world|i_Clk:R    
o_Segment1_B  i_Clk       8230                  hello_world|i_Clk:R    
o_Segment1_C  i_Clk       7367                  hello_world|i_Clk:R    
o_Segment1_D  i_Clk       7367                  hello_world|i_Clk:R    
o_Segment1_E  i_Clk       7367                  hello_world|i_Clk:R    
o_Segment1_F  i_Clk       7907                  hello_world|i_Clk:R    
o_Segment1_G  i_Clk       8041                  hello_world|i_Clk:R    
o_Segment2_A  i_Clk       7367                  hello_world|i_Clk:R    
o_Segment2_B  i_Clk       7367                  hello_world|i_Clk:R    
o_Segment2_C  i_Clk       7367                  hello_world|i_Clk:R    
o_Segment2_D  i_Clk       7367                  hello_world|i_Clk:R    
o_Segment2_E  i_Clk       7367                  hello_world|i_Clk:R    
o_Segment2_F  i_Clk       7367                  hello_world|i_Clk:R    
o_Segment2_G  i_Clk       7367                  hello_world|i_Clk:R    


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  
i_Switch_1         o_LED_1             5740                
i_Switch_2         o_LED_2             6063                
i_Switch_3         o_LED_3             5740                
i_Switch_4         o_LED_4             6063                

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary
 =====================================================================
4.1::Critical Path Report for hello_world|i_Clk
***********************************************
Clock: hello_world|i_Clk
Frequency: 163.33 MHz | Target: 124.07 MHz

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : asd.timer_1_LC_2_15_2/lcout
Path End         : asd.timer_24_LC_2_15_6/in1
Capture Clock    : asd.timer_24_LC_2_15_6/clk
Setup Constraint : 8060p
Path slack       : 1938p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -400
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10042

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   5183
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8104
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_1_LC_2_15_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_1_LC_2_15_2/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1937  RISE       3
I__392/I                                  LocalMux                       0              2921   1937  RISE       1
I__392/O                                  LocalMux                     330              3251   1937  RISE       1
I__395/I                                  InMux                          0              3251   1937  RISE       1
I__395/O                                  InMux                        259              3510   1937  RISE       1
asd.un5_timer_cry_1_c_LC_1_14_0/in1       LogicCell40_SEQ_MODE_0000      0              3510   1937  RISE       1
asd.un5_timer_cry_1_c_LC_1_14_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770   1937  RISE       2
asd.timer_2_LC_1_14_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770   1937  RISE       1
asd.timer_2_LC_1_14_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896   1937  RISE       2
asd.timer_3_LC_1_14_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896   1937  RISE       1
asd.timer_3_LC_1_14_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022   1937  RISE       2
asd.timer_4_LC_1_14_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022   1937  RISE       1
asd.timer_4_LC_1_14_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149   1937  RISE       2
asd.timer_5_LC_1_14_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149   1937  RISE       1
asd.timer_5_LC_1_14_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275   1937  RISE       2
asd.timer_RNO_0_6_LC_1_14_5/carryin       LogicCell40_SEQ_MODE_0000      0              4275   1937  RISE       1
asd.timer_RNO_0_6_LC_1_14_5/carryout      LogicCell40_SEQ_MODE_0000    126              4401   1937  RISE       2
asd.timer_7_LC_1_14_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401   1937  RISE       1
asd.timer_7_LC_1_14_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527   1937  RISE       2
asd.timer_8_LC_1_14_7/carryin             LogicCell40_SEQ_MODE_1000      0              4527   1937  RISE       1
asd.timer_8_LC_1_14_7/carryout            LogicCell40_SEQ_MODE_1000    126              4654   1937  RISE       1
IN_MUX_bfv_1_15_0_/carryinitin            ICE_CARRY_IN_MUX               0              4654   1937  RISE       1
IN_MUX_bfv_1_15_0_/carryinitout           ICE_CARRY_IN_MUX             196              4850   1937  RISE       2
asd.timer_9_LC_1_15_0/carryin             LogicCell40_SEQ_MODE_1000      0              4850   1937  RISE       1
asd.timer_9_LC_1_15_0/carryout            LogicCell40_SEQ_MODE_1000    126              4976   1937  RISE       2
asd.timer_10_LC_1_15_1/carryin            LogicCell40_SEQ_MODE_1000      0              4976   1937  RISE       1
asd.timer_10_LC_1_15_1/carryout           LogicCell40_SEQ_MODE_1000    126              5103   1937  RISE       2
asd.timer_RNO_0_11_LC_1_15_2/carryin      LogicCell40_SEQ_MODE_0000      0              5103   1937  RISE       1
asd.timer_RNO_0_11_LC_1_15_2/carryout     LogicCell40_SEQ_MODE_0000    126              5229   1937  RISE       2
asd.timer_RNO_0_12_LC_1_15_3/carryin      LogicCell40_SEQ_MODE_0000      0              5229   1937  RISE       1
asd.timer_RNO_0_12_LC_1_15_3/carryout     LogicCell40_SEQ_MODE_0000    126              5355   1937  RISE       2
asd.timer_RNO_0_13_LC_1_15_4/carryin      LogicCell40_SEQ_MODE_0000      0              5355   1937  RISE       1
asd.timer_RNO_0_13_LC_1_15_4/carryout     LogicCell40_SEQ_MODE_0000    126              5481   1937  RISE       2
asd.timer_RNO_0_14_LC_1_15_5/carryin      LogicCell40_SEQ_MODE_0000      0              5481   1937  RISE       1
asd.timer_RNO_0_14_LC_1_15_5/carryout     LogicCell40_SEQ_MODE_0000    126              5608   1937  RISE       2
asd.timer_15_LC_1_15_6/carryin            LogicCell40_SEQ_MODE_1000      0              5608   1937  RISE       1
asd.timer_15_LC_1_15_6/carryout           LogicCell40_SEQ_MODE_1000    126              5734   1937  RISE       2
asd.timer_RNO_0_16_LC_1_15_7/carryin      LogicCell40_SEQ_MODE_0000      0              5734   1937  RISE       1
asd.timer_RNO_0_16_LC_1_15_7/carryout     LogicCell40_SEQ_MODE_0000    126              5860   1937  RISE       1
IN_MUX_bfv_1_16_0_/carryinitin            ICE_CARRY_IN_MUX               0              5860   1937  RISE       1
IN_MUX_bfv_1_16_0_/carryinitout           ICE_CARRY_IN_MUX             196              6056   1937  RISE       2
asd.timer_17_LC_1_16_0/carryin            LogicCell40_SEQ_MODE_1000      0              6056   1937  RISE       1
asd.timer_17_LC_1_16_0/carryout           LogicCell40_SEQ_MODE_1000    126              6183   1937  RISE       2
asd.timer_RNO_0_18_LC_1_16_1/carryin      LogicCell40_SEQ_MODE_0000      0              6183   1937  RISE       1
asd.timer_RNO_0_18_LC_1_16_1/carryout     LogicCell40_SEQ_MODE_0000    126              6309   1937  RISE       2
asd.timer_RNO_0_19_LC_1_16_2/carryin      LogicCell40_SEQ_MODE_0000      0              6309   1937  RISE       1
asd.timer_RNO_0_19_LC_1_16_2/carryout     LogicCell40_SEQ_MODE_0000    126              6435   1937  RISE       2
asd.timer_RNO_0_20_LC_1_16_3/carryin      LogicCell40_SEQ_MODE_0000      0              6435   1937  RISE       1
asd.timer_RNO_0_20_LC_1_16_3/carryout     LogicCell40_SEQ_MODE_0000    126              6561   1937  RISE       2
asd.timer_RNO_0_21_LC_1_16_4/carryin      LogicCell40_SEQ_MODE_0000      0              6561   1937  RISE       1
asd.timer_RNO_0_21_LC_1_16_4/carryout     LogicCell40_SEQ_MODE_0000    126              6688   1937  RISE       2
asd.timer_RNO_0_22_LC_1_16_5/carryin      LogicCell40_SEQ_MODE_0000      0              6688   1937  RISE       1
asd.timer_RNO_0_22_LC_1_16_5/carryout     LogicCell40_SEQ_MODE_0000    126              6814   1937  RISE       2
asd.timer_23_LC_1_16_6/carryin            LogicCell40_SEQ_MODE_1000      0              6814   1937  RISE       1
asd.timer_23_LC_1_16_6/carryout           LogicCell40_SEQ_MODE_1000    126              6940   1937  RISE       1
I__179/I                                  InMux                          0              6940   1937  RISE       1
I__179/O                                  InMux                        259              7200   1937  RISE       1
asd.timer_RNO_0_24_LC_1_16_7/in3          LogicCell40_SEQ_MODE_0000      0              7200   1937  RISE       1
asd.timer_RNO_0_24_LC_1_16_7/lcout        LogicCell40_SEQ_MODE_0000    316              7515   1937  RISE       1
I__342/I                                  LocalMux                       0              7515   1937  RISE       1
I__342/O                                  LocalMux                     330              7845   1937  RISE       1
I__343/I                                  InMux                          0              7845   1937  RISE       1
I__343/O                                  InMux                        259              8104   1937  RISE       1
asd.timer_24_LC_2_15_6/in1                LogicCell40_SEQ_MODE_1000      0              8104   1937  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_24_LC_2_15_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (hello_world|i_Clk:R vs. hello_world|i_Clk:R)
***************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_1_LC_2_15_2/lcout
Path End         : asd.timer_24_LC_2_15_6/in1
Capture Clock    : asd.timer_24_LC_2_15_6/clk
Setup Constraint : 8060p
Path slack       : 1938p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -400
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10042

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   5183
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8104
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_1_LC_2_15_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_1_LC_2_15_2/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1937  RISE       3
I__392/I                                  LocalMux                       0              2921   1937  RISE       1
I__392/O                                  LocalMux                     330              3251   1937  RISE       1
I__395/I                                  InMux                          0              3251   1937  RISE       1
I__395/O                                  InMux                        259              3510   1937  RISE       1
asd.un5_timer_cry_1_c_LC_1_14_0/in1       LogicCell40_SEQ_MODE_0000      0              3510   1937  RISE       1
asd.un5_timer_cry_1_c_LC_1_14_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770   1937  RISE       2
asd.timer_2_LC_1_14_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770   1937  RISE       1
asd.timer_2_LC_1_14_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896   1937  RISE       2
asd.timer_3_LC_1_14_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896   1937  RISE       1
asd.timer_3_LC_1_14_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022   1937  RISE       2
asd.timer_4_LC_1_14_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022   1937  RISE       1
asd.timer_4_LC_1_14_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149   1937  RISE       2
asd.timer_5_LC_1_14_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149   1937  RISE       1
asd.timer_5_LC_1_14_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275   1937  RISE       2
asd.timer_RNO_0_6_LC_1_14_5/carryin       LogicCell40_SEQ_MODE_0000      0              4275   1937  RISE       1
asd.timer_RNO_0_6_LC_1_14_5/carryout      LogicCell40_SEQ_MODE_0000    126              4401   1937  RISE       2
asd.timer_7_LC_1_14_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401   1937  RISE       1
asd.timer_7_LC_1_14_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527   1937  RISE       2
asd.timer_8_LC_1_14_7/carryin             LogicCell40_SEQ_MODE_1000      0              4527   1937  RISE       1
asd.timer_8_LC_1_14_7/carryout            LogicCell40_SEQ_MODE_1000    126              4654   1937  RISE       1
IN_MUX_bfv_1_15_0_/carryinitin            ICE_CARRY_IN_MUX               0              4654   1937  RISE       1
IN_MUX_bfv_1_15_0_/carryinitout           ICE_CARRY_IN_MUX             196              4850   1937  RISE       2
asd.timer_9_LC_1_15_0/carryin             LogicCell40_SEQ_MODE_1000      0              4850   1937  RISE       1
asd.timer_9_LC_1_15_0/carryout            LogicCell40_SEQ_MODE_1000    126              4976   1937  RISE       2
asd.timer_10_LC_1_15_1/carryin            LogicCell40_SEQ_MODE_1000      0              4976   1937  RISE       1
asd.timer_10_LC_1_15_1/carryout           LogicCell40_SEQ_MODE_1000    126              5103   1937  RISE       2
asd.timer_RNO_0_11_LC_1_15_2/carryin      LogicCell40_SEQ_MODE_0000      0              5103   1937  RISE       1
asd.timer_RNO_0_11_LC_1_15_2/carryout     LogicCell40_SEQ_MODE_0000    126              5229   1937  RISE       2
asd.timer_RNO_0_12_LC_1_15_3/carryin      LogicCell40_SEQ_MODE_0000      0              5229   1937  RISE       1
asd.timer_RNO_0_12_LC_1_15_3/carryout     LogicCell40_SEQ_MODE_0000    126              5355   1937  RISE       2
asd.timer_RNO_0_13_LC_1_15_4/carryin      LogicCell40_SEQ_MODE_0000      0              5355   1937  RISE       1
asd.timer_RNO_0_13_LC_1_15_4/carryout     LogicCell40_SEQ_MODE_0000    126              5481   1937  RISE       2
asd.timer_RNO_0_14_LC_1_15_5/carryin      LogicCell40_SEQ_MODE_0000      0              5481   1937  RISE       1
asd.timer_RNO_0_14_LC_1_15_5/carryout     LogicCell40_SEQ_MODE_0000    126              5608   1937  RISE       2
asd.timer_15_LC_1_15_6/carryin            LogicCell40_SEQ_MODE_1000      0              5608   1937  RISE       1
asd.timer_15_LC_1_15_6/carryout           LogicCell40_SEQ_MODE_1000    126              5734   1937  RISE       2
asd.timer_RNO_0_16_LC_1_15_7/carryin      LogicCell40_SEQ_MODE_0000      0              5734   1937  RISE       1
asd.timer_RNO_0_16_LC_1_15_7/carryout     LogicCell40_SEQ_MODE_0000    126              5860   1937  RISE       1
IN_MUX_bfv_1_16_0_/carryinitin            ICE_CARRY_IN_MUX               0              5860   1937  RISE       1
IN_MUX_bfv_1_16_0_/carryinitout           ICE_CARRY_IN_MUX             196              6056   1937  RISE       2
asd.timer_17_LC_1_16_0/carryin            LogicCell40_SEQ_MODE_1000      0              6056   1937  RISE       1
asd.timer_17_LC_1_16_0/carryout           LogicCell40_SEQ_MODE_1000    126              6183   1937  RISE       2
asd.timer_RNO_0_18_LC_1_16_1/carryin      LogicCell40_SEQ_MODE_0000      0              6183   1937  RISE       1
asd.timer_RNO_0_18_LC_1_16_1/carryout     LogicCell40_SEQ_MODE_0000    126              6309   1937  RISE       2
asd.timer_RNO_0_19_LC_1_16_2/carryin      LogicCell40_SEQ_MODE_0000      0              6309   1937  RISE       1
asd.timer_RNO_0_19_LC_1_16_2/carryout     LogicCell40_SEQ_MODE_0000    126              6435   1937  RISE       2
asd.timer_RNO_0_20_LC_1_16_3/carryin      LogicCell40_SEQ_MODE_0000      0              6435   1937  RISE       1
asd.timer_RNO_0_20_LC_1_16_3/carryout     LogicCell40_SEQ_MODE_0000    126              6561   1937  RISE       2
asd.timer_RNO_0_21_LC_1_16_4/carryin      LogicCell40_SEQ_MODE_0000      0              6561   1937  RISE       1
asd.timer_RNO_0_21_LC_1_16_4/carryout     LogicCell40_SEQ_MODE_0000    126              6688   1937  RISE       2
asd.timer_RNO_0_22_LC_1_16_5/carryin      LogicCell40_SEQ_MODE_0000      0              6688   1937  RISE       1
asd.timer_RNO_0_22_LC_1_16_5/carryout     LogicCell40_SEQ_MODE_0000    126              6814   1937  RISE       2
asd.timer_23_LC_1_16_6/carryin            LogicCell40_SEQ_MODE_1000      0              6814   1937  RISE       1
asd.timer_23_LC_1_16_6/carryout           LogicCell40_SEQ_MODE_1000    126              6940   1937  RISE       1
I__179/I                                  InMux                          0              6940   1937  RISE       1
I__179/O                                  InMux                        259              7200   1937  RISE       1
asd.timer_RNO_0_24_LC_1_16_7/in3          LogicCell40_SEQ_MODE_0000      0              7200   1937  RISE       1
asd.timer_RNO_0_24_LC_1_16_7/lcout        LogicCell40_SEQ_MODE_0000    316              7515   1937  RISE       1
I__342/I                                  LocalMux                       0              7515   1937  RISE       1
I__342/O                                  LocalMux                     330              7845   1937  RISE       1
I__343/I                                  InMux                          0              7845   1937  RISE       1
I__343/O                                  InMux                        259              8104   1937  RISE       1
asd.timer_24_LC_2_15_6/in1                LogicCell40_SEQ_MODE_1000      0              8104   1937  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_24_LC_2_15_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: i_Switch_1
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_Switch_1
Clock Port        : i_Clk
Clock Reference   : hello_world|i_Clk:R
Setup Time        : 2246


Data Path Delay                4424
+ Setup Time                    203
- Capture Clock Path Delay    -2381
---------------------------- ------
Setup to Clock                 2246

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Switch_1                               hello_world                0      0                  RISE  1       
i_Switch_1_ibuf_iopad/PACKAGEPIN:in      IO_PAD                     0      0                  RISE  1       
i_Switch_1_ibuf_iopad/DOUT               IO_PAD                     510    510                RISE  1       
i_Switch_1_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
i_Switch_1_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__242/I                                 Odrv12                     0      1127               RISE  1       
I__242/O                                 Odrv12                     491    1618               RISE  1       
I__244/I                                 Sp12to4                    0      1618               RISE  1       
I__244/O                                 Sp12to4                    428    2046               RISE  1       
I__246/I                                 Span4Mux_v                 0      2046               RISE  1       
I__246/O                                 Span4Mux_v                 351    2397               RISE  1       
I__247/I                                 Span4Mux_s2_h              0      2397               RISE  1       
I__247/O                                 Span4Mux_s2_h              203    2600               RISE  1       
I__249/I                                 LocalMux                   0      2600               RISE  1       
I__249/O                                 LocalMux                   330    2930               RISE  1       
I__253/I                                 IoInMux                    0      2930               RISE  1       
I__253/O                                 IoInMux                    259    3189               RISE  1       
asd.N_100_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      3189               RISE  1       
asd.N_100_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                     617    3806               RISE  25      
I__274/I                                 gio2CtrlBuf                0      3806               RISE  1       
I__274/O                                 gio2CtrlBuf                0      3806               RISE  1       
I__275/I                                 GlobalMux                  0      3806               RISE  1       
I__275/O                                 GlobalMux                  154    3961               RISE  1       
I__276/I                                 SRMux                      0      3961               RISE  1       
I__276/O                                 SRMux                      463    4424               RISE  1       
asd.timer_18_LC_1_13_7/sr                LogicCell40_SEQ_MODE_1000  0      4424               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               hello_world                0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__452/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__452/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__453/I                                            GlobalMux                  0      1918               RISE  1       
I__453/O                                            GlobalMux                  154    2073               RISE  1       
I__455/I                                            ClkMux                     0      2073               RISE  1       
I__455/O                                            ClkMux                     309    2381               RISE  1       
asd.timer_18_LC_1_13_7/clk                          LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: o_Segment1_A
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_A
Clock Port         : i_Clk
Clock Reference    : hello_world|i_Clk:R
Clock to Out Delay : 8460


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5539
---------------------------- ------
Clock To Out Delay             8460

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               hello_world                0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__452/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__452/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__453/I                                            GlobalMux                  0      1918               RISE  1       
I__453/O                                            GlobalMux                  154    2073               RISE  1       
I__463/I                                            ClkMux                     0      2073               RISE  1       
I__463/O                                            ClkMux                     309    2381               RISE  1       
asd.r_disp2_i_6_LC_2_16_1/clk                       LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
asd.r_disp2_i_6_LC_2_16_1/lcout         LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__448/I                                Odrv12                     0      2921               RISE  1       
I__448/O                                Odrv12                     491    3412               RISE  1       
I__449/I                                Span12Mux_s1_h             0      3412               RISE  1       
I__449/O                                Span12Mux_s1_h             133    3546               RISE  1       
I__450/I                                LocalMux                   0      3546               RISE  1       
I__450/O                                LocalMux                   330    3875               RISE  1       
I__451/I                                IoInMux                    0      3875               RISE  1       
I__451/O                                IoInMux                    259    4135               RISE  1       
o_Segment1_A_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4135               RISE  1       
o_Segment1_A_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6372               FALL  1       
o_Segment1_A_obuf_iopad/DIN             IO_PAD                     0      6372               FALL  1       
o_Segment1_A_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   8460               FALL  1       
o_Segment1_A                            hello_world                0      8460               FALL  1       

6.2.2::Path details for port: o_Segment1_B
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_B
Clock Port         : i_Clk
Clock Reference    : hello_world|i_Clk:R
Clock to Out Delay : 8649


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5728
---------------------------- ------
Clock To Out Delay             8649

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               hello_world                0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__452/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__452/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__453/I                                            GlobalMux                  0      1918               RISE  1       
I__453/O                                            GlobalMux                  154    2073               RISE  1       
I__463/I                                            ClkMux                     0      2073               RISE  1       
I__463/O                                            ClkMux                     309    2381               RISE  1       
asd.r_disp2_i_5_LC_2_16_5/clk                       LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
asd.r_disp2_i_5_LC_2_16_5/lcout         LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__435/I                                Odrv4                      0      2921               RISE  1       
I__435/O                                Odrv4                      351    3272               RISE  1       
I__436/I                                Span4Mux_s1_h              0      3272               RISE  1       
I__436/O                                Span4Mux_s1_h              175    3447               RISE  1       
I__437/I                                IoSpan4Mux                 0      3447               RISE  1       
I__437/O                                IoSpan4Mux                 288    3735               RISE  1       
I__438/I                                LocalMux                   0      3735               RISE  1       
I__438/O                                LocalMux                   330    4065               RISE  1       
I__439/I                                IoInMux                    0      4065               RISE  1       
I__439/O                                IoInMux                    259    4324               RISE  1       
o_Segment1_B_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4324               RISE  1       
o_Segment1_B_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6561               FALL  1       
o_Segment1_B_obuf_iopad/DIN             IO_PAD                     0      6561               FALL  1       
o_Segment1_B_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   8649               FALL  1       
o_Segment1_B                            hello_world                0      8649               FALL  1       

6.2.3::Path details for port: o_Segment1_C
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_C
Clock Port         : i_Clk
Clock Reference    : hello_world|i_Clk:R
Clock to Out Delay : 7836


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4915
---------------------------- ------
Clock To Out Delay             7836

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               hello_world                0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__452/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__452/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__453/I                                            GlobalMux                  0      1918               RISE  1       
I__453/O                                            GlobalMux                  154    2073               RISE  1       
I__466/I                                            ClkMux                     0      2073               RISE  1       
I__466/O                                            ClkMux                     309    2381               RISE  1       
asd.r_disp2_i_4_LC_5_16_2/clk                       LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
asd.r_disp2_i_4_LC_5_16_2/lcout         LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__548/I                                LocalMux                   0      2921               RISE  1       
I__548/O                                LocalMux                   330    3251               RISE  1       
I__549/I                                IoInMux                    0      3251               RISE  1       
I__549/O                                IoInMux                    259    3510               RISE  1       
o_Segment1_C_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3510               RISE  1       
o_Segment1_C_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   5748               FALL  1       
o_Segment1_C_obuf_iopad/DIN             IO_PAD                     0      5748               FALL  1       
o_Segment1_C_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   7836               FALL  1       
o_Segment1_C                            hello_world                0      7836               FALL  1       

6.2.4::Path details for port: o_Segment1_D
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_D
Clock Port         : i_Clk
Clock Reference    : hello_world|i_Clk:R
Clock to Out Delay : 7836


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4915
---------------------------- ------
Clock To Out Delay             7836

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               hello_world                0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__452/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__452/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__453/I                                            GlobalMux                  0      1918               RISE  1       
I__453/O                                            GlobalMux                  154    2073               RISE  1       
I__466/I                                            ClkMux                     0      2073               RISE  1       
I__466/O                                            ClkMux                     309    2381               RISE  1       
asd.r_disp2_i_3_LC_5_16_3/clk                       LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
asd.r_disp2_i_3_LC_5_16_3/lcout         LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__467/I                                LocalMux                   0      2921               RISE  1       
I__467/O                                LocalMux                   330    3251               RISE  1       
I__468/I                                IoInMux                    0      3251               RISE  1       
I__468/O                                IoInMux                    259    3510               RISE  1       
o_Segment1_D_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3510               RISE  1       
o_Segment1_D_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   5748               FALL  1       
o_Segment1_D_obuf_iopad/DIN             IO_PAD                     0      5748               FALL  1       
o_Segment1_D_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   7836               FALL  1       
o_Segment1_D                            hello_world                0      7836               FALL  1       

6.2.5::Path details for port: o_Segment1_E
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_E
Clock Port         : i_Clk
Clock Reference    : hello_world|i_Clk:R
Clock to Out Delay : 7836


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4915
---------------------------- ------
Clock To Out Delay             7836

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               hello_world                0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__452/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__452/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__453/I                                            GlobalMux                  0      1918               RISE  1       
I__453/O                                            GlobalMux                  154    2073               RISE  1       
I__466/I                                            ClkMux                     0      2073               RISE  1       
I__466/O                                            ClkMux                     309    2381               RISE  1       
asd.r_disp2_i_2_LC_5_16_0/clk                       LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
asd.r_disp2_i_2_LC_5_16_0/lcout         LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__550/I                                LocalMux                   0      2921               RISE  1       
I__550/O                                LocalMux                   330    3251               RISE  1       
I__551/I                                IoInMux                    0      3251               RISE  1       
I__551/O                                IoInMux                    259    3510               RISE  1       
o_Segment1_E_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3510               RISE  1       
o_Segment1_E_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   5748               FALL  1       
o_Segment1_E_obuf_iopad/DIN             IO_PAD                     0      5748               FALL  1       
o_Segment1_E_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   7836               FALL  1       
o_Segment1_E                            hello_world                0      7836               FALL  1       

6.2.6::Path details for port: o_Segment1_F
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_F
Clock Port         : i_Clk
Clock Reference    : hello_world|i_Clk:R
Clock to Out Delay : 8327


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5406
---------------------------- ------
Clock To Out Delay             8327

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               hello_world                0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__452/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__452/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__453/I                                            GlobalMux                  0      1918               RISE  1       
I__453/O                                            GlobalMux                  154    2073               RISE  1       
I__464/I                                            ClkMux                     0      2073               RISE  1       
I__464/O                                            ClkMux                     309    2381               RISE  1       
asd.r_disp2_i_1_LC_4_14_5/clk                       LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
asd.r_disp2_i_1_LC_4_14_5/lcout         LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__366/I                                Odrv12                     0      2921               RISE  1       
I__366/O                                Odrv12                     491    3412               RISE  1       
I__367/I                                LocalMux                   0      3412               RISE  1       
I__367/O                                LocalMux                   330    3742               RISE  1       
I__368/I                                IoInMux                    0      3742               RISE  1       
I__368/O                                IoInMux                    259    4001               RISE  1       
o_Segment1_F_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4001               RISE  1       
o_Segment1_F_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6239               FALL  1       
o_Segment1_F_obuf_iopad/DIN             IO_PAD                     0      6239               FALL  1       
o_Segment1_F_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   8327               FALL  1       
o_Segment1_F                            hello_world                0      8327               FALL  1       

6.2.7::Path details for port: o_Segment1_G
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_G
Clock Port         : i_Clk
Clock Reference    : hello_world|i_Clk:R
Clock to Out Delay : 8460


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5539
---------------------------- ------
Clock To Out Delay             8460

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               hello_world                0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__452/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__452/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__453/I                                            GlobalMux                  0      1918               RISE  1       
I__453/O                                            GlobalMux                  154    2073               RISE  1       
I__463/I                                            ClkMux                     0      2073               RISE  1       
I__463/O                                            ClkMux                     309    2381               RISE  1       
asd.r_disp2_i_0_LC_2_16_2/clk                       LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
asd.r_disp2_i_0_LC_2_16_2/lcout         LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__444/I                                Odrv12                     0      2921               RISE  1       
I__444/O                                Odrv12                     491    3412               RISE  1       
I__445/I                                Span12Mux_s1_h             0      3412               RISE  1       
I__445/O                                Span12Mux_s1_h             133    3546               RISE  1       
I__446/I                                LocalMux                   0      3546               RISE  1       
I__446/O                                LocalMux                   330    3875               RISE  1       
I__447/I                                IoInMux                    0      3875               RISE  1       
I__447/O                                IoInMux                    259    4135               RISE  1       
o_Segment1_G_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4135               RISE  1       
o_Segment1_G_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6372               FALL  1       
o_Segment1_G_obuf_iopad/DIN             IO_PAD                     0      6372               FALL  1       
o_Segment1_G_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   8460               FALL  1       
o_Segment1_G                            hello_world                0      8460               FALL  1       

6.2.8::Path details for port: o_Segment2_A
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_A
Clock Port         : i_Clk
Clock Reference    : hello_world|i_Clk:R
Clock to Out Delay : 7836


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4915
---------------------------- ------
Clock To Out Delay             7836

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               hello_world                0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__452/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__452/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__453/I                                            GlobalMux                  0      1918               RISE  1       
I__453/O                                            GlobalMux                  154    2073               RISE  1       
I__463/I                                            ClkMux                     0      2073               RISE  1       
I__463/O                                            ClkMux                     309    2381               RISE  1       
asd.r_disp1_i_6_LC_2_16_4/clk                       LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
asd.r_disp1_i_6_LC_2_16_4/lcout         LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__440/I                                LocalMux                   0      2921               RISE  1       
I__440/O                                LocalMux                   330    3251               RISE  1       
I__441/I                                IoInMux                    0      3251               RISE  1       
I__441/O                                IoInMux                    259    3510               RISE  1       
o_Segment2_A_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3510               RISE  1       
o_Segment2_A_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   5748               FALL  1       
o_Segment2_A_obuf_iopad/DIN             IO_PAD                     0      5748               FALL  1       
o_Segment2_A_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   7836               FALL  1       
o_Segment2_A                            hello_world                0      7836               FALL  1       

6.2.9::Path details for port: o_Segment2_B
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_B
Clock Port         : i_Clk
Clock Reference    : hello_world|i_Clk:R
Clock to Out Delay : 7836


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4915
---------------------------- ------
Clock To Out Delay             7836

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               hello_world                0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__452/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__452/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__453/I                                            GlobalMux                  0      1918               RISE  1       
I__453/O                                            GlobalMux                  154    2073               RISE  1       
I__463/I                                            ClkMux                     0      2073               RISE  1       
I__463/O                                            ClkMux                     309    2381               RISE  1       
asd.r_disp1_i_5_LC_2_16_0/clk                       LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
asd.r_disp1_i_5_LC_2_16_0/lcout         LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__272/I                                LocalMux                   0      2921               RISE  1       
I__272/O                                LocalMux                   330    3251               RISE  1       
I__273/I                                IoInMux                    0      3251               RISE  1       
I__273/O                                IoInMux                    259    3510               RISE  1       
o_Segment2_B_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3510               RISE  1       
o_Segment2_B_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   5748               FALL  1       
o_Segment2_B_obuf_iopad/DIN             IO_PAD                     0      5748               FALL  1       
o_Segment2_B_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   7836               FALL  1       
o_Segment2_B                            hello_world                0      7836               FALL  1       

6.2.10::Path details for port: o_Segment2_C
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_C
Clock Port         : i_Clk
Clock Reference    : hello_world|i_Clk:R
Clock to Out Delay : 7836


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4915
---------------------------- ------
Clock To Out Delay             7836

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               hello_world                0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__452/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__452/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__453/I                                            GlobalMux                  0      1918               RISE  1       
I__453/O                                            GlobalMux                  154    2073               RISE  1       
I__463/I                                            ClkMux                     0      2073               RISE  1       
I__463/O                                            ClkMux                     309    2381               RISE  1       
asd.r_disp1_i_4_LC_2_16_3/clk                       LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
asd.r_disp1_i_4_LC_2_16_3/lcout         LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__442/I                                LocalMux                   0      2921               RISE  1       
I__442/O                                LocalMux                   330    3251               RISE  1       
I__443/I                                IoInMux                    0      3251               RISE  1       
I__443/O                                IoInMux                    259    3510               RISE  1       
o_Segment2_C_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3510               RISE  1       
o_Segment2_C_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   5748               FALL  1       
o_Segment2_C_obuf_iopad/DIN             IO_PAD                     0      5748               FALL  1       
o_Segment2_C_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   7836               FALL  1       
o_Segment2_C                            hello_world                0      7836               FALL  1       

6.2.11::Path details for port: o_Segment2_D
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_D
Clock Port         : i_Clk
Clock Reference    : hello_world|i_Clk:R
Clock to Out Delay : 7836


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4915
---------------------------- ------
Clock To Out Delay             7836

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               hello_world                0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__452/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__452/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__453/I                                            GlobalMux                  0      1918               RISE  1       
I__453/O                                            GlobalMux                  154    2073               RISE  1       
I__465/I                                            ClkMux                     0      2073               RISE  1       
I__465/O                                            ClkMux                     309    2381               RISE  1       
asd.r_disp1_i_3_LC_4_16_4/clk                       LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
asd.r_disp1_i_3_LC_4_16_4/lcout         LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__641/I                                LocalMux                   0      2921               RISE  1       
I__641/O                                LocalMux                   330    3251               RISE  1       
I__642/I                                IoInMux                    0      3251               RISE  1       
I__642/O                                IoInMux                    259    3510               RISE  1       
o_Segment2_D_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3510               RISE  1       
o_Segment2_D_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   5748               FALL  1       
o_Segment2_D_obuf_iopad/DIN             IO_PAD                     0      5748               FALL  1       
o_Segment2_D_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   7836               FALL  1       
o_Segment2_D                            hello_world                0      7836               FALL  1       

6.2.12::Path details for port: o_Segment2_E
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_E
Clock Port         : i_Clk
Clock Reference    : hello_world|i_Clk:R
Clock to Out Delay : 7836


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4915
---------------------------- ------
Clock To Out Delay             7836

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               hello_world                0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__452/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__452/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__453/I                                            GlobalMux                  0      1918               RISE  1       
I__453/O                                            GlobalMux                  154    2073               RISE  1       
I__465/I                                            ClkMux                     0      2073               RISE  1       
I__465/O                                            ClkMux                     309    2381               RISE  1       
asd.r_disp1_i_2_LC_4_16_1/clk                       LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
asd.r_disp1_i_2_LC_4_16_1/lcout         LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__643/I                                LocalMux                   0      2921               RISE  1       
I__643/O                                LocalMux                   330    3251               RISE  1       
I__644/I                                IoInMux                    0      3251               RISE  1       
I__644/O                                IoInMux                    259    3510               RISE  1       
o_Segment2_E_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3510               RISE  1       
o_Segment2_E_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   5748               FALL  1       
o_Segment2_E_obuf_iopad/DIN             IO_PAD                     0      5748               FALL  1       
o_Segment2_E_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   7836               FALL  1       
o_Segment2_E                            hello_world                0      7836               FALL  1       

6.2.13::Path details for port: o_Segment2_F
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_F
Clock Port         : i_Clk
Clock Reference    : hello_world|i_Clk:R
Clock to Out Delay : 7836


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4915
---------------------------- ------
Clock To Out Delay             7836

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               hello_world                0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__452/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__452/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__453/I                                            GlobalMux                  0      1918               RISE  1       
I__453/O                                            GlobalMux                  154    2073               RISE  1       
I__454/I                                            ClkMux                     0      2073               RISE  1       
I__454/O                                            ClkMux                     309    2381               RISE  1       
asd.r_disp1_i_1_LC_1_12_7/clk                       LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
asd.r_disp1_i_1_LC_1_12_7/lcout         LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__111/I                                LocalMux                   0      2921               RISE  1       
I__111/O                                LocalMux                   330    3251               RISE  1       
I__112/I                                IoInMux                    0      3251               RISE  1       
I__112/O                                IoInMux                    259    3510               RISE  1       
o_Segment2_F_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3510               RISE  1       
o_Segment2_F_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   5748               FALL  1       
o_Segment2_F_obuf_iopad/DIN             IO_PAD                     0      5748               FALL  1       
o_Segment2_F_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   7836               FALL  1       
o_Segment2_F                            hello_world                0      7836               FALL  1       

6.2.14::Path details for port: o_Segment2_G
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_G
Clock Port         : i_Clk
Clock Reference    : hello_world|i_Clk:R
Clock to Out Delay : 7836


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4915
---------------------------- ------
Clock To Out Delay             7836

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               hello_world                0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__452/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__452/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__453/I                                            GlobalMux                  0      1918               RISE  1       
I__453/O                                            GlobalMux                  154    2073               RISE  1       
I__465/I                                            ClkMux                     0      2073               RISE  1       
I__465/O                                            ClkMux                     309    2381               RISE  1       
asd.r_disp1_i_0_LC_4_16_5/clk                       LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
asd.r_disp1_i_0_LC_4_16_5/lcout         LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__552/I                                LocalMux                   0      2921               RISE  1       
I__552/O                                LocalMux                   330    3251               RISE  1       
I__553/I                                IoInMux                    0      3251               RISE  1       
I__553/O                                IoInMux                    259    3510               RISE  1       
o_Segment2_G_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3510               RISE  1       
o_Segment2_G_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   5748               FALL  1       
o_Segment2_G_obuf_iopad/DIN             IO_PAD                     0      5748               FALL  1       
o_Segment2_G_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   7836               FALL  1       
o_Segment2_G                            hello_world                0      7836               FALL  1       

6.3::PI to PO Path Details              
--------------------------------------------------

6.3.1::Path details for port: o_LED_1   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : o_LED_1
Input Port       : i_Switch_1
Pad to Pad Delay : 6392

Pad to Pad Path
pin name                             model name              delay  cummulative delay  edge  Fanout  
-----------------------------------  ----------------------  -----  -----------------  ----  ------  
i_Switch_1                           hello_world             0      0                  RISE  1       
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                  0      0                  RISE  1       
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                  510    510                RISE  1       
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001  0      510                RISE  1       
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001  617    1127               RISE  1       
I__241/I                             Odrv4                   0      1127               RISE  1       
I__241/O                             Odrv4                   351    1478               RISE  1       
I__243/I                             LocalMux                0      1478               RISE  1       
I__243/O                             LocalMux                330    1807               RISE  1       
I__245/I                             IoInMux                 0      1807               RISE  1       
I__245/O                             IoInMux                 259    2067               RISE  1       
o_LED_1_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001  0      2067               RISE  1       
o_LED_1_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001  2237   4304               FALL  1       
o_LED_1_obuf_iopad/DIN               IO_PAD                  0      4304               FALL  1       
o_LED_1_obuf_iopad/PACKAGEPIN:out    IO_PAD                  2088   6392               FALL  1       
o_LED_1                              hello_world             0      6392               FALL  1       

6.3.2::Path details for port: o_LED_2   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : o_LED_2
Input Port       : i_Switch_2
Pad to Pad Delay : 6680

Pad to Pad Path
pin name                             model name              delay  cummulative delay  edge  Fanout  
-----------------------------------  ----------------------  -----  -----------------  ----  ------  
i_Switch_2                           hello_world             0      0                  RISE  1       
i_Switch_2_ibuf_iopad/PACKAGEPIN:in  IO_PAD                  0      0                  RISE  1       
i_Switch_2_ibuf_iopad/DOUT           IO_PAD                  510    510                RISE  1       
i_Switch_2_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001  0      510                RISE  1       
i_Switch_2_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001  617    1127               RISE  1       
I__106/I                             Odrv4                   0      1127               RISE  1       
I__106/O                             Odrv4                   351    1478               RISE  1       
I__107/I                             IoSpan4Mux              0      1478               RISE  1       
I__107/O                             IoSpan4Mux              288    1765               RISE  1       
I__108/I                             LocalMux                0      1765               RISE  1       
I__108/O                             LocalMux                330    2095               RISE  1       
I__109/I                             IoInMux                 0      2095               RISE  1       
I__109/O                             IoInMux                 259    2355               RISE  1       
o_LED_2_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001  0      2355               RISE  1       
o_LED_2_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001  2237   4592               FALL  1       
o_LED_2_obuf_iopad/DIN               IO_PAD                  0      4592               FALL  1       
o_LED_2_obuf_iopad/PACKAGEPIN:out    IO_PAD                  2088   6680               FALL  1       
o_LED_2                              hello_world             0      6680               FALL  1       

6.3.3::Path details for port: o_LED_3   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : o_LED_3
Input Port       : i_Switch_3
Pad to Pad Delay : 6392

Pad to Pad Path
pin name                             model name              delay  cummulative delay  edge  Fanout  
-----------------------------------  ----------------------  -----  -----------------  ----  ------  
i_Switch_3                           hello_world             0      0                  RISE  1       
i_Switch_3_ibuf_iopad/PACKAGEPIN:in  IO_PAD                  0      0                  RISE  1       
i_Switch_3_ibuf_iopad/DOUT           IO_PAD                  510    510                RISE  1       
i_Switch_3_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001  0      510                RISE  1       
i_Switch_3_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001  617    1127               RISE  1       
I__103/I                             Odrv4                   0      1127               RISE  1       
I__103/O                             Odrv4                   351    1478               RISE  1       
I__104/I                             LocalMux                0      1478               RISE  1       
I__104/O                             LocalMux                330    1807               RISE  1       
I__105/I                             IoInMux                 0      1807               RISE  1       
I__105/O                             IoInMux                 259    2067               RISE  1       
o_LED_3_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001  0      2067               RISE  1       
o_LED_3_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001  2237   4304               FALL  1       
o_LED_3_obuf_iopad/DIN               IO_PAD                  0      4304               FALL  1       
o_LED_3_obuf_iopad/PACKAGEPIN:out    IO_PAD                  2088   6392               FALL  1       
o_LED_3                              hello_world             0      6392               FALL  1       

6.3.4::Path details for port: o_LED_4   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : o_LED_4
Input Port       : i_Switch_4
Pad to Pad Delay : 6680

Pad to Pad Path
pin name                             model name              delay  cummulative delay  edge  Fanout  
-----------------------------------  ----------------------  -----  -----------------  ----  ------  
i_Switch_4                           hello_world             0      0                  RISE  1       
i_Switch_4_ibuf_iopad/PACKAGEPIN:in  IO_PAD                  0      0                  RISE  1       
i_Switch_4_ibuf_iopad/DOUT           IO_PAD                  510    510                RISE  1       
i_Switch_4_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001  0      510                RISE  1       
i_Switch_4_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001  617    1127               RISE  1       
I__113/I                             Odrv4                   0      1127               RISE  1       
I__113/O                             Odrv4                   351    1478               RISE  1       
I__114/I                             IoSpan4Mux              0      1478               RISE  1       
I__114/O                             IoSpan4Mux              288    1765               RISE  1       
I__115/I                             LocalMux                0      1765               RISE  1       
I__115/O                             LocalMux                330    2095               RISE  1       
I__116/I                             IoInMux                 0      2095               RISE  1       
I__116/O                             IoInMux                 259    2355               RISE  1       
o_LED_4_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001  0      2355               RISE  1       
o_LED_4_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001  2237   4592               FALL  1       
o_LED_4_obuf_iopad/DIN               IO_PAD                  0      4592               FALL  1       
o_LED_4_obuf_iopad/PACKAGEPIN:out    IO_PAD                  2088   6680               FALL  1       
o_LED_4                              hello_world             0      6680               FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: i_Switch_1
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_Switch_1
Clock Port        : i_Clk
Clock Reference   : hello_world|i_Clk:R
Hold Time         : -1137


Capture Clock Path Delay       2381
+ Hold  Time                   -197
- Data Path Delay             -3321
---------------------------- ------
Hold Time                     -1137

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Switch_1                           hello_world                0      0                  FALL  1       
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                     460    460                FALL  1       
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__242/I                             Odrv12                     0      923                FALL  1       
I__242/O                             Odrv12                     540    1463               FALL  1       
I__244/I                             Sp12to4                    0      1463               FALL  1       
I__244/O                             Sp12to4                    449    1912               FALL  1       
I__246/I                             Span4Mux_v                 0      1912               FALL  1       
I__246/O                             Span4Mux_v                 372    2283               FALL  1       
I__248/I                             Span4Mux_v                 0      2283               FALL  1       
I__248/O                             Span4Mux_v                 372    2655               FALL  1       
I__250/I                             LocalMux                   0      2655               FALL  1       
I__250/O                             LocalMux                   309    2964               FALL  1       
I__254/I                             SRMux                      0      2964               FALL  1       
I__254/O                             SRMux                      358    3321               FALL  1       
asd.current_time_0_LC_2_12_0/sr      LogicCell40_SEQ_MODE_1000  0      3321               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               hello_world                0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__452/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__452/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__453/I                                            GlobalMux                  0      1918               RISE  1       
I__453/O                                            GlobalMux                  154    2073               RISE  1       
I__456/I                                            ClkMux                     0      2073               RISE  1       
I__456/O                                            ClkMux                     309    2381               RISE  1       
asd.current_time_0_LC_2_12_0/clk                    LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: o_Segment1_A
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_A
Clock Port         : i_Clk
Clock Reference    : hello_world|i_Clk:R
Clock to Out Delay : 8041


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5120
---------------------------- ------
Clock To Out Delay             8041

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               hello_world                0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__452/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__452/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__453/I                                            GlobalMux                  0      1918               RISE  1       
I__453/O                                            GlobalMux                  154    2073               RISE  1       
I__463/I                                            ClkMux                     0      2073               RISE  1       
I__463/O                                            ClkMux                     309    2381               RISE  1       
asd.r_disp2_i_6_LC_2_16_1/clk                       LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
asd.r_disp2_i_6_LC_2_16_1/lcout         LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__448/I                                Odrv12                     0      2921               FALL  1       
I__448/O                                Odrv12                     540    3461               FALL  1       
I__449/I                                Span12Mux_s1_h             0      3461               FALL  1       
I__449/O                                Span12Mux_s1_h             133    3595               FALL  1       
I__450/I                                LocalMux                   0      3595               FALL  1       
I__450/O                                LocalMux                   309    3903               FALL  1       
I__451/I                                IoInMux                    0      3903               FALL  1       
I__451/O                                IoInMux                    217    4121               FALL  1       
o_Segment1_A_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4121               FALL  1       
o_Segment1_A_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6127               RISE  1       
o_Segment1_A_obuf_iopad/DIN             IO_PAD                     0      6127               RISE  1       
o_Segment1_A_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   8041               RISE  1       
o_Segment1_A                            hello_world                0      8041               RISE  1       

6.5.2::Path details for port: o_Segment1_B
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_B
Clock Port         : i_Clk
Clock Reference    : hello_world|i_Clk:R
Clock to Out Delay : 8230


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5309
---------------------------- ------
Clock To Out Delay             8230

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               hello_world                0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__452/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__452/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__453/I                                            GlobalMux                  0      1918               RISE  1       
I__453/O                                            GlobalMux                  154    2073               RISE  1       
I__463/I                                            ClkMux                     0      2073               RISE  1       
I__463/O                                            ClkMux                     309    2381               RISE  1       
asd.r_disp2_i_5_LC_2_16_5/clk                       LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
asd.r_disp2_i_5_LC_2_16_5/lcout         LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__435/I                                Odrv4                      0      2921               FALL  1       
I__435/O                                Odrv4                      372    3293               FALL  1       
I__436/I                                Span4Mux_s1_h              0      3293               FALL  1       
I__436/O                                Span4Mux_s1_h              168    3461               FALL  1       
I__437/I                                IoSpan4Mux                 0      3461               FALL  1       
I__437/O                                IoSpan4Mux                 323    3784               FALL  1       
I__438/I                                LocalMux                   0      3784               FALL  1       
I__438/O                                LocalMux                   309    4093               FALL  1       
I__439/I                                IoInMux                    0      4093               FALL  1       
I__439/O                                IoInMux                    217    4310               FALL  1       
o_Segment1_B_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4310               FALL  1       
o_Segment1_B_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6316               RISE  1       
o_Segment1_B_obuf_iopad/DIN             IO_PAD                     0      6316               RISE  1       
o_Segment1_B_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   8230               RISE  1       
o_Segment1_B                            hello_world                0      8230               RISE  1       

6.5.3::Path details for port: o_Segment1_C
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_C
Clock Port         : i_Clk
Clock Reference    : hello_world|i_Clk:R
Clock to Out Delay : 7367


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4446
---------------------------- ------
Clock To Out Delay             7367

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               hello_world                0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__452/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__452/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__453/I                                            GlobalMux                  0      1918               RISE  1       
I__453/O                                            GlobalMux                  154    2073               RISE  1       
I__466/I                                            ClkMux                     0      2073               RISE  1       
I__466/O                                            ClkMux                     309    2381               RISE  1       
asd.r_disp2_i_4_LC_5_16_2/clk                       LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
asd.r_disp2_i_4_LC_5_16_2/lcout         LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__548/I                                LocalMux                   0      2921               FALL  1       
I__548/O                                LocalMux                   309    3230               FALL  1       
I__549/I                                IoInMux                    0      3230               FALL  1       
I__549/O                                IoInMux                    217    3447               FALL  1       
o_Segment1_C_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3447               FALL  1       
o_Segment1_C_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   5453               RISE  1       
o_Segment1_C_obuf_iopad/DIN             IO_PAD                     0      5453               RISE  1       
o_Segment1_C_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   7367               RISE  1       
o_Segment1_C                            hello_world                0      7367               RISE  1       

6.5.4::Path details for port: o_Segment1_D
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_D
Clock Port         : i_Clk
Clock Reference    : hello_world|i_Clk:R
Clock to Out Delay : 7367


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4446
---------------------------- ------
Clock To Out Delay             7367

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               hello_world                0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__452/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__452/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__453/I                                            GlobalMux                  0      1918               RISE  1       
I__453/O                                            GlobalMux                  154    2073               RISE  1       
I__466/I                                            ClkMux                     0      2073               RISE  1       
I__466/O                                            ClkMux                     309    2381               RISE  1       
asd.r_disp2_i_3_LC_5_16_3/clk                       LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
asd.r_disp2_i_3_LC_5_16_3/lcout         LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__467/I                                LocalMux                   0      2921               FALL  1       
I__467/O                                LocalMux                   309    3230               FALL  1       
I__468/I                                IoInMux                    0      3230               FALL  1       
I__468/O                                IoInMux                    217    3447               FALL  1       
o_Segment1_D_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3447               FALL  1       
o_Segment1_D_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   5453               RISE  1       
o_Segment1_D_obuf_iopad/DIN             IO_PAD                     0      5453               RISE  1       
o_Segment1_D_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   7367               RISE  1       
o_Segment1_D                            hello_world                0      7367               RISE  1       

6.5.5::Path details for port: o_Segment1_E
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_E
Clock Port         : i_Clk
Clock Reference    : hello_world|i_Clk:R
Clock to Out Delay : 7367


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4446
---------------------------- ------
Clock To Out Delay             7367

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               hello_world                0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__452/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__452/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__453/I                                            GlobalMux                  0      1918               RISE  1       
I__453/O                                            GlobalMux                  154    2073               RISE  1       
I__466/I                                            ClkMux                     0      2073               RISE  1       
I__466/O                                            ClkMux                     309    2381               RISE  1       
asd.r_disp2_i_2_LC_5_16_0/clk                       LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
asd.r_disp2_i_2_LC_5_16_0/lcout         LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__550/I                                LocalMux                   0      2921               FALL  1       
I__550/O                                LocalMux                   309    3230               FALL  1       
I__551/I                                IoInMux                    0      3230               FALL  1       
I__551/O                                IoInMux                    217    3447               FALL  1       
o_Segment1_E_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3447               FALL  1       
o_Segment1_E_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   5453               RISE  1       
o_Segment1_E_obuf_iopad/DIN             IO_PAD                     0      5453               RISE  1       
o_Segment1_E_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   7367               RISE  1       
o_Segment1_E                            hello_world                0      7367               RISE  1       

6.5.6::Path details for port: o_Segment1_F
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_F
Clock Port         : i_Clk
Clock Reference    : hello_world|i_Clk:R
Clock to Out Delay : 7907


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4986
---------------------------- ------
Clock To Out Delay             7907

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               hello_world                0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__452/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__452/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__453/I                                            GlobalMux                  0      1918               RISE  1       
I__453/O                                            GlobalMux                  154    2073               RISE  1       
I__464/I                                            ClkMux                     0      2073               RISE  1       
I__464/O                                            ClkMux                     309    2381               RISE  1       
asd.r_disp2_i_1_LC_4_14_5/clk                       LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
asd.r_disp2_i_1_LC_4_14_5/lcout         LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__366/I                                Odrv12                     0      2921               FALL  1       
I__366/O                                Odrv12                     540    3461               FALL  1       
I__367/I                                LocalMux                   0      3461               FALL  1       
I__367/O                                LocalMux                   309    3770               FALL  1       
I__368/I                                IoInMux                    0      3770               FALL  1       
I__368/O                                IoInMux                    217    3987               FALL  1       
o_Segment1_F_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3987               FALL  1       
o_Segment1_F_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   5993               RISE  1       
o_Segment1_F_obuf_iopad/DIN             IO_PAD                     0      5993               RISE  1       
o_Segment1_F_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   7907               RISE  1       
o_Segment1_F                            hello_world                0      7907               RISE  1       

6.5.7::Path details for port: o_Segment1_G
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_G
Clock Port         : i_Clk
Clock Reference    : hello_world|i_Clk:R
Clock to Out Delay : 8041


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5120
---------------------------- ------
Clock To Out Delay             8041

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               hello_world                0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__452/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__452/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__453/I                                            GlobalMux                  0      1918               RISE  1       
I__453/O                                            GlobalMux                  154    2073               RISE  1       
I__463/I                                            ClkMux                     0      2073               RISE  1       
I__463/O                                            ClkMux                     309    2381               RISE  1       
asd.r_disp2_i_0_LC_2_16_2/clk                       LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
asd.r_disp2_i_0_LC_2_16_2/lcout         LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__444/I                                Odrv12                     0      2921               FALL  1       
I__444/O                                Odrv12                     540    3461               FALL  1       
I__445/I                                Span12Mux_s1_h             0      3461               FALL  1       
I__445/O                                Span12Mux_s1_h             133    3595               FALL  1       
I__446/I                                LocalMux                   0      3595               FALL  1       
I__446/O                                LocalMux                   309    3903               FALL  1       
I__447/I                                IoInMux                    0      3903               FALL  1       
I__447/O                                IoInMux                    217    4121               FALL  1       
o_Segment1_G_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4121               FALL  1       
o_Segment1_G_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6127               RISE  1       
o_Segment1_G_obuf_iopad/DIN             IO_PAD                     0      6127               RISE  1       
o_Segment1_G_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   8041               RISE  1       
o_Segment1_G                            hello_world                0      8041               RISE  1       

6.5.8::Path details for port: o_Segment2_A
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_A
Clock Port         : i_Clk
Clock Reference    : hello_world|i_Clk:R
Clock to Out Delay : 7367


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4446
---------------------------- ------
Clock To Out Delay             7367

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               hello_world                0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__452/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__452/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__453/I                                            GlobalMux                  0      1918               RISE  1       
I__453/O                                            GlobalMux                  154    2073               RISE  1       
I__463/I                                            ClkMux                     0      2073               RISE  1       
I__463/O                                            ClkMux                     309    2381               RISE  1       
asd.r_disp1_i_6_LC_2_16_4/clk                       LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
asd.r_disp1_i_6_LC_2_16_4/lcout         LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__440/I                                LocalMux                   0      2921               FALL  1       
I__440/O                                LocalMux                   309    3230               FALL  1       
I__441/I                                IoInMux                    0      3230               FALL  1       
I__441/O                                IoInMux                    217    3447               FALL  1       
o_Segment2_A_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3447               FALL  1       
o_Segment2_A_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   5453               RISE  1       
o_Segment2_A_obuf_iopad/DIN             IO_PAD                     0      5453               RISE  1       
o_Segment2_A_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   7367               RISE  1       
o_Segment2_A                            hello_world                0      7367               RISE  1       

6.5.9::Path details for port: o_Segment2_B
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_B
Clock Port         : i_Clk
Clock Reference    : hello_world|i_Clk:R
Clock to Out Delay : 7367


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4446
---------------------------- ------
Clock To Out Delay             7367

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               hello_world                0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__452/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__452/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__453/I                                            GlobalMux                  0      1918               RISE  1       
I__453/O                                            GlobalMux                  154    2073               RISE  1       
I__463/I                                            ClkMux                     0      2073               RISE  1       
I__463/O                                            ClkMux                     309    2381               RISE  1       
asd.r_disp1_i_5_LC_2_16_0/clk                       LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
asd.r_disp1_i_5_LC_2_16_0/lcout         LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__272/I                                LocalMux                   0      2921               FALL  1       
I__272/O                                LocalMux                   309    3230               FALL  1       
I__273/I                                IoInMux                    0      3230               FALL  1       
I__273/O                                IoInMux                    217    3447               FALL  1       
o_Segment2_B_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3447               FALL  1       
o_Segment2_B_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   5453               RISE  1       
o_Segment2_B_obuf_iopad/DIN             IO_PAD                     0      5453               RISE  1       
o_Segment2_B_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   7367               RISE  1       
o_Segment2_B                            hello_world                0      7367               RISE  1       

6.5.10::Path details for port: o_Segment2_C
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_C
Clock Port         : i_Clk
Clock Reference    : hello_world|i_Clk:R
Clock to Out Delay : 7367


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4446
---------------------------- ------
Clock To Out Delay             7367

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               hello_world                0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__452/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__452/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__453/I                                            GlobalMux                  0      1918               RISE  1       
I__453/O                                            GlobalMux                  154    2073               RISE  1       
I__463/I                                            ClkMux                     0      2073               RISE  1       
I__463/O                                            ClkMux                     309    2381               RISE  1       
asd.r_disp1_i_4_LC_2_16_3/clk                       LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
asd.r_disp1_i_4_LC_2_16_3/lcout         LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__442/I                                LocalMux                   0      2921               FALL  1       
I__442/O                                LocalMux                   309    3230               FALL  1       
I__443/I                                IoInMux                    0      3230               FALL  1       
I__443/O                                IoInMux                    217    3447               FALL  1       
o_Segment2_C_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3447               FALL  1       
o_Segment2_C_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   5453               RISE  1       
o_Segment2_C_obuf_iopad/DIN             IO_PAD                     0      5453               RISE  1       
o_Segment2_C_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   7367               RISE  1       
o_Segment2_C                            hello_world                0      7367               RISE  1       

6.5.11::Path details for port: o_Segment2_D
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_D
Clock Port         : i_Clk
Clock Reference    : hello_world|i_Clk:R
Clock to Out Delay : 7367


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4446
---------------------------- ------
Clock To Out Delay             7367

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               hello_world                0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__452/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__452/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__453/I                                            GlobalMux                  0      1918               RISE  1       
I__453/O                                            GlobalMux                  154    2073               RISE  1       
I__465/I                                            ClkMux                     0      2073               RISE  1       
I__465/O                                            ClkMux                     309    2381               RISE  1       
asd.r_disp1_i_3_LC_4_16_4/clk                       LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
asd.r_disp1_i_3_LC_4_16_4/lcout         LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__641/I                                LocalMux                   0      2921               FALL  1       
I__641/O                                LocalMux                   309    3230               FALL  1       
I__642/I                                IoInMux                    0      3230               FALL  1       
I__642/O                                IoInMux                    217    3447               FALL  1       
o_Segment2_D_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3447               FALL  1       
o_Segment2_D_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   5453               RISE  1       
o_Segment2_D_obuf_iopad/DIN             IO_PAD                     0      5453               RISE  1       
o_Segment2_D_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   7367               RISE  1       
o_Segment2_D                            hello_world                0      7367               RISE  1       

6.5.12::Path details for port: o_Segment2_E
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_E
Clock Port         : i_Clk
Clock Reference    : hello_world|i_Clk:R
Clock to Out Delay : 7367


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4446
---------------------------- ------
Clock To Out Delay             7367

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               hello_world                0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__452/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__452/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__453/I                                            GlobalMux                  0      1918               RISE  1       
I__453/O                                            GlobalMux                  154    2073               RISE  1       
I__465/I                                            ClkMux                     0      2073               RISE  1       
I__465/O                                            ClkMux                     309    2381               RISE  1       
asd.r_disp1_i_2_LC_4_16_1/clk                       LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
asd.r_disp1_i_2_LC_4_16_1/lcout         LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__643/I                                LocalMux                   0      2921               FALL  1       
I__643/O                                LocalMux                   309    3230               FALL  1       
I__644/I                                IoInMux                    0      3230               FALL  1       
I__644/O                                IoInMux                    217    3447               FALL  1       
o_Segment2_E_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3447               FALL  1       
o_Segment2_E_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   5453               RISE  1       
o_Segment2_E_obuf_iopad/DIN             IO_PAD                     0      5453               RISE  1       
o_Segment2_E_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   7367               RISE  1       
o_Segment2_E                            hello_world                0      7367               RISE  1       

6.5.13::Path details for port: o_Segment2_F
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_F
Clock Port         : i_Clk
Clock Reference    : hello_world|i_Clk:R
Clock to Out Delay : 7367


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4446
---------------------------- ------
Clock To Out Delay             7367

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               hello_world                0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__452/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__452/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__453/I                                            GlobalMux                  0      1918               RISE  1       
I__453/O                                            GlobalMux                  154    2073               RISE  1       
I__454/I                                            ClkMux                     0      2073               RISE  1       
I__454/O                                            ClkMux                     309    2381               RISE  1       
asd.r_disp1_i_1_LC_1_12_7/clk                       LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
asd.r_disp1_i_1_LC_1_12_7/lcout         LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__111/I                                LocalMux                   0      2921               FALL  1       
I__111/O                                LocalMux                   309    3230               FALL  1       
I__112/I                                IoInMux                    0      3230               FALL  1       
I__112/O                                IoInMux                    217    3447               FALL  1       
o_Segment2_F_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3447               FALL  1       
o_Segment2_F_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   5453               RISE  1       
o_Segment2_F_obuf_iopad/DIN             IO_PAD                     0      5453               RISE  1       
o_Segment2_F_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   7367               RISE  1       
o_Segment2_F                            hello_world                0      7367               RISE  1       

6.5.14::Path details for port: o_Segment2_G
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_G
Clock Port         : i_Clk
Clock Reference    : hello_world|i_Clk:R
Clock to Out Delay : 7367


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4446
---------------------------- ------
Clock To Out Delay             7367

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               hello_world                0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__452/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__452/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__453/I                                            GlobalMux                  0      1918               RISE  1       
I__453/O                                            GlobalMux                  154    2073               RISE  1       
I__465/I                                            ClkMux                     0      2073               RISE  1       
I__465/O                                            ClkMux                     309    2381               RISE  1       
asd.r_disp1_i_0_LC_4_16_5/clk                       LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
asd.r_disp1_i_0_LC_4_16_5/lcout         LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__552/I                                LocalMux                   0      2921               FALL  1       
I__552/O                                LocalMux                   309    3230               FALL  1       
I__553/I                                IoInMux                    0      3230               FALL  1       
I__553/O                                IoInMux                    217    3447               FALL  1       
o_Segment2_G_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3447               FALL  1       
o_Segment2_G_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   5453               RISE  1       
o_Segment2_G_obuf_iopad/DIN             IO_PAD                     0      5453               RISE  1       
o_Segment2_G_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   7367               RISE  1       
o_Segment2_G                            hello_world                0      7367               RISE  1       

6.6::Min PI to PO Path Details          
--------------------------------------------------

6.6.1::Path details for port: o_LED_1   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : o_LED_1
Input Port       : i_Switch_1
Pad to Pad Delay : 5740

Pad to Pad Path
pin name                             model name              delay  cummulative delay  edge  Fanout  
-----------------------------------  ----------------------  -----  -----------------  ----  ------  
i_Switch_1                           hello_world             0      0                  FALL  1       
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                  0      0                  FALL  1       
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                  460    460                FALL  1       
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001  0      460                FALL  1       
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001  463    923                FALL  1       
I__241/I                             Odrv4                   0      923                FALL  1       
I__241/O                             Odrv4                   372    1295               FALL  1       
I__243/I                             LocalMux                0      1295               FALL  1       
I__243/O                             LocalMux                309    1603               FALL  1       
I__245/I                             IoInMux                 0      1603               FALL  1       
I__245/O                             IoInMux                 217    1821               FALL  1       
o_LED_1_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001  0      1821               FALL  1       
o_LED_1_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001  2006   3826               RISE  1       
o_LED_1_obuf_iopad/DIN               IO_PAD                  0      3826               RISE  1       
o_LED_1_obuf_iopad/PACKAGEPIN:out    IO_PAD                  1914   5740               RISE  1       
o_LED_1                              hello_world             0      5740               RISE  1       

6.6.2::Path details for port: o_LED_2   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : o_LED_2
Input Port       : i_Switch_2
Pad to Pad Delay : 6063

Pad to Pad Path
pin name                             model name              delay  cummulative delay  edge  Fanout  
-----------------------------------  ----------------------  -----  -----------------  ----  ------  
i_Switch_2                           hello_world             0      0                  FALL  1       
i_Switch_2_ibuf_iopad/PACKAGEPIN:in  IO_PAD                  0      0                  FALL  1       
i_Switch_2_ibuf_iopad/DOUT           IO_PAD                  460    460                FALL  1       
i_Switch_2_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001  0      460                FALL  1       
i_Switch_2_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001  463    923                FALL  1       
I__106/I                             Odrv4                   0      923                FALL  1       
I__106/O                             Odrv4                   372    1295               FALL  1       
I__107/I                             IoSpan4Mux              0      1295               FALL  1       
I__107/O                             IoSpan4Mux              323    1617               FALL  1       
I__108/I                             LocalMux                0      1617               FALL  1       
I__108/O                             LocalMux                309    1926               FALL  1       
I__109/I                             IoInMux                 0      1926               FALL  1       
I__109/O                             IoInMux                 217    2143               FALL  1       
o_LED_2_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001  0      2143               FALL  1       
o_LED_2_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001  2006   4149               RISE  1       
o_LED_2_obuf_iopad/DIN               IO_PAD                  0      4149               RISE  1       
o_LED_2_obuf_iopad/PACKAGEPIN:out    IO_PAD                  1914   6063               RISE  1       
o_LED_2                              hello_world             0      6063               RISE  1       

6.6.3::Path details for port: o_LED_3   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : o_LED_3
Input Port       : i_Switch_3
Pad to Pad Delay : 5740

Pad to Pad Path
pin name                             model name              delay  cummulative delay  edge  Fanout  
-----------------------------------  ----------------------  -----  -----------------  ----  ------  
i_Switch_3                           hello_world             0      0                  FALL  1       
i_Switch_3_ibuf_iopad/PACKAGEPIN:in  IO_PAD                  0      0                  FALL  1       
i_Switch_3_ibuf_iopad/DOUT           IO_PAD                  460    460                FALL  1       
i_Switch_3_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001  0      460                FALL  1       
i_Switch_3_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001  463    923                FALL  1       
I__103/I                             Odrv4                   0      923                FALL  1       
I__103/O                             Odrv4                   372    1295               FALL  1       
I__104/I                             LocalMux                0      1295               FALL  1       
I__104/O                             LocalMux                309    1603               FALL  1       
I__105/I                             IoInMux                 0      1603               FALL  1       
I__105/O                             IoInMux                 217    1821               FALL  1       
o_LED_3_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001  0      1821               FALL  1       
o_LED_3_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001  2006   3826               RISE  1       
o_LED_3_obuf_iopad/DIN               IO_PAD                  0      3826               RISE  1       
o_LED_3_obuf_iopad/PACKAGEPIN:out    IO_PAD                  1914   5740               RISE  1       
o_LED_3                              hello_world             0      5740               RISE  1       

6.6.4::Path details for port: o_LED_4   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : o_LED_4
Input Port       : i_Switch_4
Pad to Pad Delay : 6063

Pad to Pad Path
pin name                             model name              delay  cummulative delay  edge  Fanout  
-----------------------------------  ----------------------  -----  -----------------  ----  ------  
i_Switch_4                           hello_world             0      0                  FALL  1       
i_Switch_4_ibuf_iopad/PACKAGEPIN:in  IO_PAD                  0      0                  FALL  1       
i_Switch_4_ibuf_iopad/DOUT           IO_PAD                  460    460                FALL  1       
i_Switch_4_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001  0      460                FALL  1       
i_Switch_4_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001  463    923                FALL  1       
I__113/I                             Odrv4                   0      923                FALL  1       
I__113/O                             Odrv4                   372    1295               FALL  1       
I__114/I                             IoSpan4Mux              0      1295               FALL  1       
I__114/O                             IoSpan4Mux              323    1617               FALL  1       
I__115/I                             LocalMux                0      1617               FALL  1       
I__115/O                             LocalMux                309    1926               FALL  1       
I__116/I                             IoInMux                 0      1926               FALL  1       
I__116/O                             IoInMux                 217    2143               FALL  1       
o_LED_4_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001  0      2143               FALL  1       
o_LED_4_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001  2006   4149               RISE  1       
o_LED_4_obuf_iopad/DIN               IO_PAD                  0      4149               RISE  1       
o_LED_4_obuf_iopad/PACKAGEPIN:out    IO_PAD                  1914   6063               RISE  1       
o_LED_4                              hello_world             0      6063               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_1_LC_2_15_2/lcout
Path End         : asd.timer_24_LC_2_15_6/in1
Capture Clock    : asd.timer_24_LC_2_15_6/clk
Setup Constraint : 8060p
Path slack       : 1938p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -400
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10042

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   5183
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8104
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_1_LC_2_15_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_1_LC_2_15_2/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1937  RISE       3
I__392/I                                  LocalMux                       0              2921   1937  RISE       1
I__392/O                                  LocalMux                     330              3251   1937  RISE       1
I__395/I                                  InMux                          0              3251   1937  RISE       1
I__395/O                                  InMux                        259              3510   1937  RISE       1
asd.un5_timer_cry_1_c_LC_1_14_0/in1       LogicCell40_SEQ_MODE_0000      0              3510   1937  RISE       1
asd.un5_timer_cry_1_c_LC_1_14_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770   1937  RISE       2
asd.timer_2_LC_1_14_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770   1937  RISE       1
asd.timer_2_LC_1_14_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896   1937  RISE       2
asd.timer_3_LC_1_14_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896   1937  RISE       1
asd.timer_3_LC_1_14_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022   1937  RISE       2
asd.timer_4_LC_1_14_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022   1937  RISE       1
asd.timer_4_LC_1_14_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149   1937  RISE       2
asd.timer_5_LC_1_14_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149   1937  RISE       1
asd.timer_5_LC_1_14_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275   1937  RISE       2
asd.timer_RNO_0_6_LC_1_14_5/carryin       LogicCell40_SEQ_MODE_0000      0              4275   1937  RISE       1
asd.timer_RNO_0_6_LC_1_14_5/carryout      LogicCell40_SEQ_MODE_0000    126              4401   1937  RISE       2
asd.timer_7_LC_1_14_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401   1937  RISE       1
asd.timer_7_LC_1_14_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527   1937  RISE       2
asd.timer_8_LC_1_14_7/carryin             LogicCell40_SEQ_MODE_1000      0              4527   1937  RISE       1
asd.timer_8_LC_1_14_7/carryout            LogicCell40_SEQ_MODE_1000    126              4654   1937  RISE       1
IN_MUX_bfv_1_15_0_/carryinitin            ICE_CARRY_IN_MUX               0              4654   1937  RISE       1
IN_MUX_bfv_1_15_0_/carryinitout           ICE_CARRY_IN_MUX             196              4850   1937  RISE       2
asd.timer_9_LC_1_15_0/carryin             LogicCell40_SEQ_MODE_1000      0              4850   1937  RISE       1
asd.timer_9_LC_1_15_0/carryout            LogicCell40_SEQ_MODE_1000    126              4976   1937  RISE       2
asd.timer_10_LC_1_15_1/carryin            LogicCell40_SEQ_MODE_1000      0              4976   1937  RISE       1
asd.timer_10_LC_1_15_1/carryout           LogicCell40_SEQ_MODE_1000    126              5103   1937  RISE       2
asd.timer_RNO_0_11_LC_1_15_2/carryin      LogicCell40_SEQ_MODE_0000      0              5103   1937  RISE       1
asd.timer_RNO_0_11_LC_1_15_2/carryout     LogicCell40_SEQ_MODE_0000    126              5229   1937  RISE       2
asd.timer_RNO_0_12_LC_1_15_3/carryin      LogicCell40_SEQ_MODE_0000      0              5229   1937  RISE       1
asd.timer_RNO_0_12_LC_1_15_3/carryout     LogicCell40_SEQ_MODE_0000    126              5355   1937  RISE       2
asd.timer_RNO_0_13_LC_1_15_4/carryin      LogicCell40_SEQ_MODE_0000      0              5355   1937  RISE       1
asd.timer_RNO_0_13_LC_1_15_4/carryout     LogicCell40_SEQ_MODE_0000    126              5481   1937  RISE       2
asd.timer_RNO_0_14_LC_1_15_5/carryin      LogicCell40_SEQ_MODE_0000      0              5481   1937  RISE       1
asd.timer_RNO_0_14_LC_1_15_5/carryout     LogicCell40_SEQ_MODE_0000    126              5608   1937  RISE       2
asd.timer_15_LC_1_15_6/carryin            LogicCell40_SEQ_MODE_1000      0              5608   1937  RISE       1
asd.timer_15_LC_1_15_6/carryout           LogicCell40_SEQ_MODE_1000    126              5734   1937  RISE       2
asd.timer_RNO_0_16_LC_1_15_7/carryin      LogicCell40_SEQ_MODE_0000      0              5734   1937  RISE       1
asd.timer_RNO_0_16_LC_1_15_7/carryout     LogicCell40_SEQ_MODE_0000    126              5860   1937  RISE       1
IN_MUX_bfv_1_16_0_/carryinitin            ICE_CARRY_IN_MUX               0              5860   1937  RISE       1
IN_MUX_bfv_1_16_0_/carryinitout           ICE_CARRY_IN_MUX             196              6056   1937  RISE       2
asd.timer_17_LC_1_16_0/carryin            LogicCell40_SEQ_MODE_1000      0              6056   1937  RISE       1
asd.timer_17_LC_1_16_0/carryout           LogicCell40_SEQ_MODE_1000    126              6183   1937  RISE       2
asd.timer_RNO_0_18_LC_1_16_1/carryin      LogicCell40_SEQ_MODE_0000      0              6183   1937  RISE       1
asd.timer_RNO_0_18_LC_1_16_1/carryout     LogicCell40_SEQ_MODE_0000    126              6309   1937  RISE       2
asd.timer_RNO_0_19_LC_1_16_2/carryin      LogicCell40_SEQ_MODE_0000      0              6309   1937  RISE       1
asd.timer_RNO_0_19_LC_1_16_2/carryout     LogicCell40_SEQ_MODE_0000    126              6435   1937  RISE       2
asd.timer_RNO_0_20_LC_1_16_3/carryin      LogicCell40_SEQ_MODE_0000      0              6435   1937  RISE       1
asd.timer_RNO_0_20_LC_1_16_3/carryout     LogicCell40_SEQ_MODE_0000    126              6561   1937  RISE       2
asd.timer_RNO_0_21_LC_1_16_4/carryin      LogicCell40_SEQ_MODE_0000      0              6561   1937  RISE       1
asd.timer_RNO_0_21_LC_1_16_4/carryout     LogicCell40_SEQ_MODE_0000    126              6688   1937  RISE       2
asd.timer_RNO_0_22_LC_1_16_5/carryin      LogicCell40_SEQ_MODE_0000      0              6688   1937  RISE       1
asd.timer_RNO_0_22_LC_1_16_5/carryout     LogicCell40_SEQ_MODE_0000    126              6814   1937  RISE       2
asd.timer_23_LC_1_16_6/carryin            LogicCell40_SEQ_MODE_1000      0              6814   1937  RISE       1
asd.timer_23_LC_1_16_6/carryout           LogicCell40_SEQ_MODE_1000    126              6940   1937  RISE       1
I__179/I                                  InMux                          0              6940   1937  RISE       1
I__179/O                                  InMux                        259              7200   1937  RISE       1
asd.timer_RNO_0_24_LC_1_16_7/in3          LogicCell40_SEQ_MODE_0000      0              7200   1937  RISE       1
asd.timer_RNO_0_24_LC_1_16_7/lcout        LogicCell40_SEQ_MODE_0000    316              7515   1937  RISE       1
I__342/I                                  LocalMux                       0              7515   1937  RISE       1
I__342/O                                  LocalMux                     330              7845   1937  RISE       1
I__343/I                                  InMux                          0              7845   1937  RISE       1
I__343/O                                  InMux                        259              8104   1937  RISE       1
asd.timer_24_LC_2_15_6/in1                LogicCell40_SEQ_MODE_1000      0              8104   1937  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_24_LC_2_15_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_1_LC_2_15_2/lcout
Path End         : asd.timer_22_LC_2_15_5/in3
Capture Clock    : asd.timer_22_LC_2_15_5/clk
Setup Constraint : 8060p
Path slack       : 2316p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -274
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10168

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   4931
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7852
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_1_LC_2_15_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_1_LC_2_15_2/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1937  RISE       3
I__392/I                                  LocalMux                       0              2921   1937  RISE       1
I__392/O                                  LocalMux                     330              3251   1937  RISE       1
I__395/I                                  InMux                          0              3251   1937  RISE       1
I__395/O                                  InMux                        259              3510   1937  RISE       1
asd.un5_timer_cry_1_c_LC_1_14_0/in1       LogicCell40_SEQ_MODE_0000      0              3510   1937  RISE       1
asd.un5_timer_cry_1_c_LC_1_14_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770   1937  RISE       2
asd.timer_2_LC_1_14_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770   1937  RISE       1
asd.timer_2_LC_1_14_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896   1937  RISE       2
asd.timer_3_LC_1_14_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896   1937  RISE       1
asd.timer_3_LC_1_14_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022   1937  RISE       2
asd.timer_4_LC_1_14_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022   1937  RISE       1
asd.timer_4_LC_1_14_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149   1937  RISE       2
asd.timer_5_LC_1_14_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149   1937  RISE       1
asd.timer_5_LC_1_14_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275   1937  RISE       2
asd.timer_RNO_0_6_LC_1_14_5/carryin       LogicCell40_SEQ_MODE_0000      0              4275   1937  RISE       1
asd.timer_RNO_0_6_LC_1_14_5/carryout      LogicCell40_SEQ_MODE_0000    126              4401   1937  RISE       2
asd.timer_7_LC_1_14_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401   1937  RISE       1
asd.timer_7_LC_1_14_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527   1937  RISE       2
asd.timer_8_LC_1_14_7/carryin             LogicCell40_SEQ_MODE_1000      0              4527   1937  RISE       1
asd.timer_8_LC_1_14_7/carryout            LogicCell40_SEQ_MODE_1000    126              4654   1937  RISE       1
IN_MUX_bfv_1_15_0_/carryinitin            ICE_CARRY_IN_MUX               0              4654   1937  RISE       1
IN_MUX_bfv_1_15_0_/carryinitout           ICE_CARRY_IN_MUX             196              4850   1937  RISE       2
asd.timer_9_LC_1_15_0/carryin             LogicCell40_SEQ_MODE_1000      0              4850   1937  RISE       1
asd.timer_9_LC_1_15_0/carryout            LogicCell40_SEQ_MODE_1000    126              4976   1937  RISE       2
asd.timer_10_LC_1_15_1/carryin            LogicCell40_SEQ_MODE_1000      0              4976   1937  RISE       1
asd.timer_10_LC_1_15_1/carryout           LogicCell40_SEQ_MODE_1000    126              5103   1937  RISE       2
asd.timer_RNO_0_11_LC_1_15_2/carryin      LogicCell40_SEQ_MODE_0000      0              5103   1937  RISE       1
asd.timer_RNO_0_11_LC_1_15_2/carryout     LogicCell40_SEQ_MODE_0000    126              5229   1937  RISE       2
asd.timer_RNO_0_12_LC_1_15_3/carryin      LogicCell40_SEQ_MODE_0000      0              5229   1937  RISE       1
asd.timer_RNO_0_12_LC_1_15_3/carryout     LogicCell40_SEQ_MODE_0000    126              5355   1937  RISE       2
asd.timer_RNO_0_13_LC_1_15_4/carryin      LogicCell40_SEQ_MODE_0000      0              5355   1937  RISE       1
asd.timer_RNO_0_13_LC_1_15_4/carryout     LogicCell40_SEQ_MODE_0000    126              5481   1937  RISE       2
asd.timer_RNO_0_14_LC_1_15_5/carryin      LogicCell40_SEQ_MODE_0000      0              5481   1937  RISE       1
asd.timer_RNO_0_14_LC_1_15_5/carryout     LogicCell40_SEQ_MODE_0000    126              5608   1937  RISE       2
asd.timer_15_LC_1_15_6/carryin            LogicCell40_SEQ_MODE_1000      0              5608   1937  RISE       1
asd.timer_15_LC_1_15_6/carryout           LogicCell40_SEQ_MODE_1000    126              5734   1937  RISE       2
asd.timer_RNO_0_16_LC_1_15_7/carryin      LogicCell40_SEQ_MODE_0000      0              5734   1937  RISE       1
asd.timer_RNO_0_16_LC_1_15_7/carryout     LogicCell40_SEQ_MODE_0000    126              5860   1937  RISE       1
IN_MUX_bfv_1_16_0_/carryinitin            ICE_CARRY_IN_MUX               0              5860   1937  RISE       1
IN_MUX_bfv_1_16_0_/carryinitout           ICE_CARRY_IN_MUX             196              6056   1937  RISE       2
asd.timer_17_LC_1_16_0/carryin            LogicCell40_SEQ_MODE_1000      0              6056   1937  RISE       1
asd.timer_17_LC_1_16_0/carryout           LogicCell40_SEQ_MODE_1000    126              6183   1937  RISE       2
asd.timer_RNO_0_18_LC_1_16_1/carryin      LogicCell40_SEQ_MODE_0000      0              6183   1937  RISE       1
asd.timer_RNO_0_18_LC_1_16_1/carryout     LogicCell40_SEQ_MODE_0000    126              6309   1937  RISE       2
asd.timer_RNO_0_19_LC_1_16_2/carryin      LogicCell40_SEQ_MODE_0000      0              6309   1937  RISE       1
asd.timer_RNO_0_19_LC_1_16_2/carryout     LogicCell40_SEQ_MODE_0000    126              6435   1937  RISE       2
asd.timer_RNO_0_20_LC_1_16_3/carryin      LogicCell40_SEQ_MODE_0000      0              6435   1937  RISE       1
asd.timer_RNO_0_20_LC_1_16_3/carryout     LogicCell40_SEQ_MODE_0000    126              6561   1937  RISE       2
asd.timer_RNO_0_21_LC_1_16_4/carryin      LogicCell40_SEQ_MODE_0000      0              6561   1937  RISE       1
asd.timer_RNO_0_21_LC_1_16_4/carryout     LogicCell40_SEQ_MODE_0000    126              6688   1937  RISE       2
I__162/I                                  InMux                          0              6688   2316  RISE       1
I__162/O                                  InMux                        259              6947   2316  RISE       1
asd.timer_RNO_0_22_LC_1_16_5/in3          LogicCell40_SEQ_MODE_0000      0              6947   2316  RISE       1
asd.timer_RNO_0_22_LC_1_16_5/lcout        LogicCell40_SEQ_MODE_0000    316              7263   2316  RISE       1
I__344/I                                  LocalMux                       0              7263   2316  RISE       1
I__344/O                                  LocalMux                     330              7592   2316  RISE       1
I__345/I                                  InMux                          0              7592   2316  RISE       1
I__345/O                                  InMux                        259              7852   2316  RISE       1
asd.timer_22_LC_2_15_5/in3                LogicCell40_SEQ_MODE_1000      0              7852   2316  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_22_LC_2_15_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_1_LC_2_15_2/lcout
Path End         : asd.timer_21_LC_2_15_4/in1
Capture Clock    : asd.timer_21_LC_2_15_4/clk
Setup Constraint : 8060p
Path slack       : 2316p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -400
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10042

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   4805
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7726
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_1_LC_2_15_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_1_LC_2_15_2/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1937  RISE       3
I__392/I                                  LocalMux                       0              2921   1937  RISE       1
I__392/O                                  LocalMux                     330              3251   1937  RISE       1
I__395/I                                  InMux                          0              3251   1937  RISE       1
I__395/O                                  InMux                        259              3510   1937  RISE       1
asd.un5_timer_cry_1_c_LC_1_14_0/in1       LogicCell40_SEQ_MODE_0000      0              3510   1937  RISE       1
asd.un5_timer_cry_1_c_LC_1_14_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770   1937  RISE       2
asd.timer_2_LC_1_14_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770   1937  RISE       1
asd.timer_2_LC_1_14_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896   1937  RISE       2
asd.timer_3_LC_1_14_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896   1937  RISE       1
asd.timer_3_LC_1_14_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022   1937  RISE       2
asd.timer_4_LC_1_14_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022   1937  RISE       1
asd.timer_4_LC_1_14_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149   1937  RISE       2
asd.timer_5_LC_1_14_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149   1937  RISE       1
asd.timer_5_LC_1_14_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275   1937  RISE       2
asd.timer_RNO_0_6_LC_1_14_5/carryin       LogicCell40_SEQ_MODE_0000      0              4275   1937  RISE       1
asd.timer_RNO_0_6_LC_1_14_5/carryout      LogicCell40_SEQ_MODE_0000    126              4401   1937  RISE       2
asd.timer_7_LC_1_14_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401   1937  RISE       1
asd.timer_7_LC_1_14_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527   1937  RISE       2
asd.timer_8_LC_1_14_7/carryin             LogicCell40_SEQ_MODE_1000      0              4527   1937  RISE       1
asd.timer_8_LC_1_14_7/carryout            LogicCell40_SEQ_MODE_1000    126              4654   1937  RISE       1
IN_MUX_bfv_1_15_0_/carryinitin            ICE_CARRY_IN_MUX               0              4654   1937  RISE       1
IN_MUX_bfv_1_15_0_/carryinitout           ICE_CARRY_IN_MUX             196              4850   1937  RISE       2
asd.timer_9_LC_1_15_0/carryin             LogicCell40_SEQ_MODE_1000      0              4850   1937  RISE       1
asd.timer_9_LC_1_15_0/carryout            LogicCell40_SEQ_MODE_1000    126              4976   1937  RISE       2
asd.timer_10_LC_1_15_1/carryin            LogicCell40_SEQ_MODE_1000      0              4976   1937  RISE       1
asd.timer_10_LC_1_15_1/carryout           LogicCell40_SEQ_MODE_1000    126              5103   1937  RISE       2
asd.timer_RNO_0_11_LC_1_15_2/carryin      LogicCell40_SEQ_MODE_0000      0              5103   1937  RISE       1
asd.timer_RNO_0_11_LC_1_15_2/carryout     LogicCell40_SEQ_MODE_0000    126              5229   1937  RISE       2
asd.timer_RNO_0_12_LC_1_15_3/carryin      LogicCell40_SEQ_MODE_0000      0              5229   1937  RISE       1
asd.timer_RNO_0_12_LC_1_15_3/carryout     LogicCell40_SEQ_MODE_0000    126              5355   1937  RISE       2
asd.timer_RNO_0_13_LC_1_15_4/carryin      LogicCell40_SEQ_MODE_0000      0              5355   1937  RISE       1
asd.timer_RNO_0_13_LC_1_15_4/carryout     LogicCell40_SEQ_MODE_0000    126              5481   1937  RISE       2
asd.timer_RNO_0_14_LC_1_15_5/carryin      LogicCell40_SEQ_MODE_0000      0              5481   1937  RISE       1
asd.timer_RNO_0_14_LC_1_15_5/carryout     LogicCell40_SEQ_MODE_0000    126              5608   1937  RISE       2
asd.timer_15_LC_1_15_6/carryin            LogicCell40_SEQ_MODE_1000      0              5608   1937  RISE       1
asd.timer_15_LC_1_15_6/carryout           LogicCell40_SEQ_MODE_1000    126              5734   1937  RISE       2
asd.timer_RNO_0_16_LC_1_15_7/carryin      LogicCell40_SEQ_MODE_0000      0              5734   1937  RISE       1
asd.timer_RNO_0_16_LC_1_15_7/carryout     LogicCell40_SEQ_MODE_0000    126              5860   1937  RISE       1
IN_MUX_bfv_1_16_0_/carryinitin            ICE_CARRY_IN_MUX               0              5860   1937  RISE       1
IN_MUX_bfv_1_16_0_/carryinitout           ICE_CARRY_IN_MUX             196              6056   1937  RISE       2
asd.timer_17_LC_1_16_0/carryin            LogicCell40_SEQ_MODE_1000      0              6056   1937  RISE       1
asd.timer_17_LC_1_16_0/carryout           LogicCell40_SEQ_MODE_1000    126              6183   1937  RISE       2
asd.timer_RNO_0_18_LC_1_16_1/carryin      LogicCell40_SEQ_MODE_0000      0              6183   1937  RISE       1
asd.timer_RNO_0_18_LC_1_16_1/carryout     LogicCell40_SEQ_MODE_0000    126              6309   1937  RISE       2
asd.timer_RNO_0_19_LC_1_16_2/carryin      LogicCell40_SEQ_MODE_0000      0              6309   1937  RISE       1
asd.timer_RNO_0_19_LC_1_16_2/carryout     LogicCell40_SEQ_MODE_0000    126              6435   1937  RISE       2
asd.timer_RNO_0_20_LC_1_16_3/carryin      LogicCell40_SEQ_MODE_0000      0              6435   1937  RISE       1
asd.timer_RNO_0_20_LC_1_16_3/carryout     LogicCell40_SEQ_MODE_0000    126              6561   1937  RISE       2
I__163/I                                  InMux                          0              6561   2316  RISE       1
I__163/O                                  InMux                        259              6821   2316  RISE       1
asd.timer_RNO_0_21_LC_1_16_4/in3          LogicCell40_SEQ_MODE_0000      0              6821   2316  RISE       1
asd.timer_RNO_0_21_LC_1_16_4/lcout        LogicCell40_SEQ_MODE_0000    316              7136   2316  RISE       1
I__346/I                                  LocalMux                       0              7136   2316  RISE       1
I__346/O                                  LocalMux                     330              7466   2316  RISE       1
I__347/I                                  InMux                          0              7466   2316  RISE       1
I__347/O                                  InMux                        259              7726   2316  RISE       1
asd.timer_21_LC_2_15_4/in1                LogicCell40_SEQ_MODE_1000      0              7726   2316  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_21_LC_2_15_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_1_LC_2_15_2/lcout
Path End         : asd.timer_18_LC_1_13_7/in1
Capture Clock    : asd.timer_18_LC_1_13_7/clk
Setup Constraint : 8060p
Path slack       : 2344p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -400
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10042

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   4777
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7698
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_1_LC_2_15_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_1_LC_2_15_2/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1937  RISE       3
I__392/I                                  LocalMux                       0              2921   1937  RISE       1
I__392/O                                  LocalMux                     330              3251   1937  RISE       1
I__395/I                                  InMux                          0              3251   1937  RISE       1
I__395/O                                  InMux                        259              3510   1937  RISE       1
asd.un5_timer_cry_1_c_LC_1_14_0/in1       LogicCell40_SEQ_MODE_0000      0              3510   1937  RISE       1
asd.un5_timer_cry_1_c_LC_1_14_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770   1937  RISE       2
asd.timer_2_LC_1_14_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770   1937  RISE       1
asd.timer_2_LC_1_14_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896   1937  RISE       2
asd.timer_3_LC_1_14_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896   1937  RISE       1
asd.timer_3_LC_1_14_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022   1937  RISE       2
asd.timer_4_LC_1_14_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022   1937  RISE       1
asd.timer_4_LC_1_14_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149   1937  RISE       2
asd.timer_5_LC_1_14_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149   1937  RISE       1
asd.timer_5_LC_1_14_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275   1937  RISE       2
asd.timer_RNO_0_6_LC_1_14_5/carryin       LogicCell40_SEQ_MODE_0000      0              4275   1937  RISE       1
asd.timer_RNO_0_6_LC_1_14_5/carryout      LogicCell40_SEQ_MODE_0000    126              4401   1937  RISE       2
asd.timer_7_LC_1_14_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401   1937  RISE       1
asd.timer_7_LC_1_14_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527   1937  RISE       2
asd.timer_8_LC_1_14_7/carryin             LogicCell40_SEQ_MODE_1000      0              4527   1937  RISE       1
asd.timer_8_LC_1_14_7/carryout            LogicCell40_SEQ_MODE_1000    126              4654   1937  RISE       1
IN_MUX_bfv_1_15_0_/carryinitin            ICE_CARRY_IN_MUX               0              4654   1937  RISE       1
IN_MUX_bfv_1_15_0_/carryinitout           ICE_CARRY_IN_MUX             196              4850   1937  RISE       2
asd.timer_9_LC_1_15_0/carryin             LogicCell40_SEQ_MODE_1000      0              4850   1937  RISE       1
asd.timer_9_LC_1_15_0/carryout            LogicCell40_SEQ_MODE_1000    126              4976   1937  RISE       2
asd.timer_10_LC_1_15_1/carryin            LogicCell40_SEQ_MODE_1000      0              4976   1937  RISE       1
asd.timer_10_LC_1_15_1/carryout           LogicCell40_SEQ_MODE_1000    126              5103   1937  RISE       2
asd.timer_RNO_0_11_LC_1_15_2/carryin      LogicCell40_SEQ_MODE_0000      0              5103   1937  RISE       1
asd.timer_RNO_0_11_LC_1_15_2/carryout     LogicCell40_SEQ_MODE_0000    126              5229   1937  RISE       2
asd.timer_RNO_0_12_LC_1_15_3/carryin      LogicCell40_SEQ_MODE_0000      0              5229   1937  RISE       1
asd.timer_RNO_0_12_LC_1_15_3/carryout     LogicCell40_SEQ_MODE_0000    126              5355   1937  RISE       2
asd.timer_RNO_0_13_LC_1_15_4/carryin      LogicCell40_SEQ_MODE_0000      0              5355   1937  RISE       1
asd.timer_RNO_0_13_LC_1_15_4/carryout     LogicCell40_SEQ_MODE_0000    126              5481   1937  RISE       2
asd.timer_RNO_0_14_LC_1_15_5/carryin      LogicCell40_SEQ_MODE_0000      0              5481   1937  RISE       1
asd.timer_RNO_0_14_LC_1_15_5/carryout     LogicCell40_SEQ_MODE_0000    126              5608   1937  RISE       2
asd.timer_15_LC_1_15_6/carryin            LogicCell40_SEQ_MODE_1000      0              5608   1937  RISE       1
asd.timer_15_LC_1_15_6/carryout           LogicCell40_SEQ_MODE_1000    126              5734   1937  RISE       2
asd.timer_RNO_0_16_LC_1_15_7/carryin      LogicCell40_SEQ_MODE_0000      0              5734   1937  RISE       1
asd.timer_RNO_0_16_LC_1_15_7/carryout     LogicCell40_SEQ_MODE_0000    126              5860   1937  RISE       1
IN_MUX_bfv_1_16_0_/carryinitin            ICE_CARRY_IN_MUX               0              5860   1937  RISE       1
IN_MUX_bfv_1_16_0_/carryinitout           ICE_CARRY_IN_MUX             196              6056   1937  RISE       2
asd.timer_17_LC_1_16_0/carryin            LogicCell40_SEQ_MODE_1000      0              6056   1937  RISE       1
asd.timer_17_LC_1_16_0/carryout           LogicCell40_SEQ_MODE_1000    126              6183   1937  RISE       2
I__166/I                                  InMux                          0              6183   2344  RISE       1
I__166/O                                  InMux                        259              6442   2344  RISE       1
asd.timer_RNO_0_18_LC_1_16_1/in3          LogicCell40_SEQ_MODE_0000      0              6442   2344  RISE       1
asd.timer_RNO_0_18_LC_1_16_1/lcout        LogicCell40_SEQ_MODE_0000    316              6758   2344  RISE       1
I__167/I                                  Odrv4                          0              6758   2344  RISE       1
I__167/O                                  Odrv4                        351              7108   2344  RISE       1
I__168/I                                  LocalMux                       0              7108   2344  RISE       1
I__168/O                                  LocalMux                     330              7438   2344  RISE       1
I__169/I                                  InMux                          0              7438   2344  RISE       1
I__169/O                                  InMux                        259              7698   2344  RISE       1
asd.timer_18_LC_1_13_7/in1                LogicCell40_SEQ_MODE_1000      0              7698   2344  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_18_LC_1_13_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_1_LC_2_15_2/lcout
Path End         : asd.timer_20_LC_2_15_3/in3
Capture Clock    : asd.timer_20_LC_2_15_3/clk
Setup Constraint : 8060p
Path slack       : 2569p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -274
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10168

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   4678
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7599
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_1_LC_2_15_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_1_LC_2_15_2/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1937  RISE       3
I__392/I                                  LocalMux                       0              2921   1937  RISE       1
I__392/O                                  LocalMux                     330              3251   1937  RISE       1
I__395/I                                  InMux                          0              3251   1937  RISE       1
I__395/O                                  InMux                        259              3510   1937  RISE       1
asd.un5_timer_cry_1_c_LC_1_14_0/in1       LogicCell40_SEQ_MODE_0000      0              3510   1937  RISE       1
asd.un5_timer_cry_1_c_LC_1_14_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770   1937  RISE       2
asd.timer_2_LC_1_14_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770   1937  RISE       1
asd.timer_2_LC_1_14_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896   1937  RISE       2
asd.timer_3_LC_1_14_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896   1937  RISE       1
asd.timer_3_LC_1_14_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022   1937  RISE       2
asd.timer_4_LC_1_14_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022   1937  RISE       1
asd.timer_4_LC_1_14_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149   1937  RISE       2
asd.timer_5_LC_1_14_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149   1937  RISE       1
asd.timer_5_LC_1_14_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275   1937  RISE       2
asd.timer_RNO_0_6_LC_1_14_5/carryin       LogicCell40_SEQ_MODE_0000      0              4275   1937  RISE       1
asd.timer_RNO_0_6_LC_1_14_5/carryout      LogicCell40_SEQ_MODE_0000    126              4401   1937  RISE       2
asd.timer_7_LC_1_14_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401   1937  RISE       1
asd.timer_7_LC_1_14_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527   1937  RISE       2
asd.timer_8_LC_1_14_7/carryin             LogicCell40_SEQ_MODE_1000      0              4527   1937  RISE       1
asd.timer_8_LC_1_14_7/carryout            LogicCell40_SEQ_MODE_1000    126              4654   1937  RISE       1
IN_MUX_bfv_1_15_0_/carryinitin            ICE_CARRY_IN_MUX               0              4654   1937  RISE       1
IN_MUX_bfv_1_15_0_/carryinitout           ICE_CARRY_IN_MUX             196              4850   1937  RISE       2
asd.timer_9_LC_1_15_0/carryin             LogicCell40_SEQ_MODE_1000      0              4850   1937  RISE       1
asd.timer_9_LC_1_15_0/carryout            LogicCell40_SEQ_MODE_1000    126              4976   1937  RISE       2
asd.timer_10_LC_1_15_1/carryin            LogicCell40_SEQ_MODE_1000      0              4976   1937  RISE       1
asd.timer_10_LC_1_15_1/carryout           LogicCell40_SEQ_MODE_1000    126              5103   1937  RISE       2
asd.timer_RNO_0_11_LC_1_15_2/carryin      LogicCell40_SEQ_MODE_0000      0              5103   1937  RISE       1
asd.timer_RNO_0_11_LC_1_15_2/carryout     LogicCell40_SEQ_MODE_0000    126              5229   1937  RISE       2
asd.timer_RNO_0_12_LC_1_15_3/carryin      LogicCell40_SEQ_MODE_0000      0              5229   1937  RISE       1
asd.timer_RNO_0_12_LC_1_15_3/carryout     LogicCell40_SEQ_MODE_0000    126              5355   1937  RISE       2
asd.timer_RNO_0_13_LC_1_15_4/carryin      LogicCell40_SEQ_MODE_0000      0              5355   1937  RISE       1
asd.timer_RNO_0_13_LC_1_15_4/carryout     LogicCell40_SEQ_MODE_0000    126              5481   1937  RISE       2
asd.timer_RNO_0_14_LC_1_15_5/carryin      LogicCell40_SEQ_MODE_0000      0              5481   1937  RISE       1
asd.timer_RNO_0_14_LC_1_15_5/carryout     LogicCell40_SEQ_MODE_0000    126              5608   1937  RISE       2
asd.timer_15_LC_1_15_6/carryin            LogicCell40_SEQ_MODE_1000      0              5608   1937  RISE       1
asd.timer_15_LC_1_15_6/carryout           LogicCell40_SEQ_MODE_1000    126              5734   1937  RISE       2
asd.timer_RNO_0_16_LC_1_15_7/carryin      LogicCell40_SEQ_MODE_0000      0              5734   1937  RISE       1
asd.timer_RNO_0_16_LC_1_15_7/carryout     LogicCell40_SEQ_MODE_0000    126              5860   1937  RISE       1
IN_MUX_bfv_1_16_0_/carryinitin            ICE_CARRY_IN_MUX               0              5860   1937  RISE       1
IN_MUX_bfv_1_16_0_/carryinitout           ICE_CARRY_IN_MUX             196              6056   1937  RISE       2
asd.timer_17_LC_1_16_0/carryin            LogicCell40_SEQ_MODE_1000      0              6056   1937  RISE       1
asd.timer_17_LC_1_16_0/carryout           LogicCell40_SEQ_MODE_1000    126              6183   1937  RISE       2
asd.timer_RNO_0_18_LC_1_16_1/carryin      LogicCell40_SEQ_MODE_0000      0              6183   1937  RISE       1
asd.timer_RNO_0_18_LC_1_16_1/carryout     LogicCell40_SEQ_MODE_0000    126              6309   1937  RISE       2
asd.timer_RNO_0_19_LC_1_16_2/carryin      LogicCell40_SEQ_MODE_0000      0              6309   1937  RISE       1
asd.timer_RNO_0_19_LC_1_16_2/carryout     LogicCell40_SEQ_MODE_0000    126              6435   1937  RISE       2
I__164/I                                  InMux                          0              6435   2568  RISE       1
I__164/O                                  InMux                        259              6695   2568  RISE       1
asd.timer_RNO_0_20_LC_1_16_3/in3          LogicCell40_SEQ_MODE_0000      0              6695   2568  RISE       1
asd.timer_RNO_0_20_LC_1_16_3/lcout        LogicCell40_SEQ_MODE_0000    316              7010   2568  RISE       1
I__348/I                                  LocalMux                       0              7010   2568  RISE       1
I__348/O                                  LocalMux                     330              7340   2568  RISE       1
I__349/I                                  InMux                          0              7340   2568  RISE       1
I__349/O                                  InMux                        259              7599   2568  RISE       1
asd.timer_20_LC_2_15_3/in3                LogicCell40_SEQ_MODE_1000      0              7599   2568  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_20_LC_2_15_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_1_LC_2_15_2/lcout
Path End         : asd.timer_19_LC_2_15_0/in1
Capture Clock    : asd.timer_19_LC_2_15_0/clk
Setup Constraint : 8060p
Path slack       : 2569p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -400
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10042

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   4552
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7473
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_1_LC_2_15_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_1_LC_2_15_2/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1937  RISE       3
I__392/I                                  LocalMux                       0              2921   1937  RISE       1
I__392/O                                  LocalMux                     330              3251   1937  RISE       1
I__395/I                                  InMux                          0              3251   1937  RISE       1
I__395/O                                  InMux                        259              3510   1937  RISE       1
asd.un5_timer_cry_1_c_LC_1_14_0/in1       LogicCell40_SEQ_MODE_0000      0              3510   1937  RISE       1
asd.un5_timer_cry_1_c_LC_1_14_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770   1937  RISE       2
asd.timer_2_LC_1_14_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770   1937  RISE       1
asd.timer_2_LC_1_14_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896   1937  RISE       2
asd.timer_3_LC_1_14_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896   1937  RISE       1
asd.timer_3_LC_1_14_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022   1937  RISE       2
asd.timer_4_LC_1_14_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022   1937  RISE       1
asd.timer_4_LC_1_14_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149   1937  RISE       2
asd.timer_5_LC_1_14_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149   1937  RISE       1
asd.timer_5_LC_1_14_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275   1937  RISE       2
asd.timer_RNO_0_6_LC_1_14_5/carryin       LogicCell40_SEQ_MODE_0000      0              4275   1937  RISE       1
asd.timer_RNO_0_6_LC_1_14_5/carryout      LogicCell40_SEQ_MODE_0000    126              4401   1937  RISE       2
asd.timer_7_LC_1_14_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401   1937  RISE       1
asd.timer_7_LC_1_14_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527   1937  RISE       2
asd.timer_8_LC_1_14_7/carryin             LogicCell40_SEQ_MODE_1000      0              4527   1937  RISE       1
asd.timer_8_LC_1_14_7/carryout            LogicCell40_SEQ_MODE_1000    126              4654   1937  RISE       1
IN_MUX_bfv_1_15_0_/carryinitin            ICE_CARRY_IN_MUX               0              4654   1937  RISE       1
IN_MUX_bfv_1_15_0_/carryinitout           ICE_CARRY_IN_MUX             196              4850   1937  RISE       2
asd.timer_9_LC_1_15_0/carryin             LogicCell40_SEQ_MODE_1000      0              4850   1937  RISE       1
asd.timer_9_LC_1_15_0/carryout            LogicCell40_SEQ_MODE_1000    126              4976   1937  RISE       2
asd.timer_10_LC_1_15_1/carryin            LogicCell40_SEQ_MODE_1000      0              4976   1937  RISE       1
asd.timer_10_LC_1_15_1/carryout           LogicCell40_SEQ_MODE_1000    126              5103   1937  RISE       2
asd.timer_RNO_0_11_LC_1_15_2/carryin      LogicCell40_SEQ_MODE_0000      0              5103   1937  RISE       1
asd.timer_RNO_0_11_LC_1_15_2/carryout     LogicCell40_SEQ_MODE_0000    126              5229   1937  RISE       2
asd.timer_RNO_0_12_LC_1_15_3/carryin      LogicCell40_SEQ_MODE_0000      0              5229   1937  RISE       1
asd.timer_RNO_0_12_LC_1_15_3/carryout     LogicCell40_SEQ_MODE_0000    126              5355   1937  RISE       2
asd.timer_RNO_0_13_LC_1_15_4/carryin      LogicCell40_SEQ_MODE_0000      0              5355   1937  RISE       1
asd.timer_RNO_0_13_LC_1_15_4/carryout     LogicCell40_SEQ_MODE_0000    126              5481   1937  RISE       2
asd.timer_RNO_0_14_LC_1_15_5/carryin      LogicCell40_SEQ_MODE_0000      0              5481   1937  RISE       1
asd.timer_RNO_0_14_LC_1_15_5/carryout     LogicCell40_SEQ_MODE_0000    126              5608   1937  RISE       2
asd.timer_15_LC_1_15_6/carryin            LogicCell40_SEQ_MODE_1000      0              5608   1937  RISE       1
asd.timer_15_LC_1_15_6/carryout           LogicCell40_SEQ_MODE_1000    126              5734   1937  RISE       2
asd.timer_RNO_0_16_LC_1_15_7/carryin      LogicCell40_SEQ_MODE_0000      0              5734   1937  RISE       1
asd.timer_RNO_0_16_LC_1_15_7/carryout     LogicCell40_SEQ_MODE_0000    126              5860   1937  RISE       1
IN_MUX_bfv_1_16_0_/carryinitin            ICE_CARRY_IN_MUX               0              5860   1937  RISE       1
IN_MUX_bfv_1_16_0_/carryinitout           ICE_CARRY_IN_MUX             196              6056   1937  RISE       2
asd.timer_17_LC_1_16_0/carryin            LogicCell40_SEQ_MODE_1000      0              6056   1937  RISE       1
asd.timer_17_LC_1_16_0/carryout           LogicCell40_SEQ_MODE_1000    126              6183   1937  RISE       2
asd.timer_RNO_0_18_LC_1_16_1/carryin      LogicCell40_SEQ_MODE_0000      0              6183   1937  RISE       1
asd.timer_RNO_0_18_LC_1_16_1/carryout     LogicCell40_SEQ_MODE_0000    126              6309   1937  RISE       2
I__165/I                                  InMux                          0              6309   2568  RISE       1
I__165/O                                  InMux                        259              6568   2568  RISE       1
asd.timer_RNO_0_19_LC_1_16_2/in3          LogicCell40_SEQ_MODE_0000      0              6568   2568  RISE       1
asd.timer_RNO_0_19_LC_1_16_2/lcout        LogicCell40_SEQ_MODE_0000    316              6884   2568  RISE       1
I__364/I                                  LocalMux                       0              6884   2568  RISE       1
I__364/O                                  LocalMux                     330              7214   2568  RISE       1
I__365/I                                  InMux                          0              7214   2568  RISE       1
I__365/O                                  InMux                        259              7473   2568  RISE       1
asd.timer_19_LC_2_15_0/in1                LogicCell40_SEQ_MODE_1000      0              7473   2568  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_19_LC_2_15_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_22_LC_2_15_5/lcout
Path End         : asd.current_time_5_LC_2_13_5/in1
Capture Clock    : asd.current_time_5_LC_2_13_5/clk
Setup Constraint : 8060p
Path slack       : 2899p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -400
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10042

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   4222
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7143
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_22_LC_2_15_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_22_LC_2_15_5/lcout                 LogicCell40_SEQ_MODE_1000    540              2921   2898  RISE       2
I__430/I                                     Odrv4                          0              2921   2898  RISE       1
I__430/O                                     Odrv4                        351              3272   2898  RISE       1
I__432/I                                     LocalMux                       0              3272   2898  RISE       1
I__432/O                                     LocalMux                     330              3602   2898  RISE       1
I__434/I                                     InMux                          0              3602   2898  RISE       1
I__434/O                                     InMux                        259              3861   2898  RISE       1
asd.timer_RNIBJ341_24_LC_2_16_6/in0          LogicCell40_SEQ_MODE_0000      0              3861   2898  RISE       1
asd.timer_RNIBJ341_24_LC_2_16_6/lcout        LogicCell40_SEQ_MODE_0000    449              4310   2898  RISE       1
I__413/I                                     Odrv4                          0              4310   2898  RISE       1
I__413/O                                     Odrv4                        351              4661   2898  RISE       1
I__414/I                                     LocalMux                       0              4661   2898  RISE       1
I__414/O                                     LocalMux                     330              4990   2898  RISE       1
I__415/I                                     InMux                          0              4990   2898  RISE       1
I__415/O                                     InMux                        259              5250   2898  RISE       1
asd.timer_RNI6AMT4_11_LC_2_14_5/in1          LogicCell40_SEQ_MODE_0000      0              5250   2898  RISE       1
asd.timer_RNI6AMT4_11_LC_2_14_5/lcout        LogicCell40_SEQ_MODE_0000    400              5650   2898  RISE      16
I__321/I                                     LocalMux                       0              5650   2898  RISE       1
I__321/O                                     LocalMux                     330              5979   2898  RISE       1
I__325/I                                     InMux                          0              5979   2898  RISE       1
I__325/O                                     InMux                        259              6239   2898  RISE       1
asd.current_time_RNIF9FV7_0_LC_2_13_6/in3    LogicCell40_SEQ_MODE_0000      0              6239   2898  RISE       1
asd.current_time_RNIF9FV7_0_LC_2_13_6/lcout  LogicCell40_SEQ_MODE_0000    316              6554   2898  RISE       6
I__259/I                                     LocalMux                       0              6554   2898  RISE       1
I__259/O                                     LocalMux                     330              6884   2898  RISE       1
I__261/I                                     InMux                          0              6884   2898  RISE       1
I__261/O                                     InMux                        259              7143   2898  RISE       1
asd.current_time_5_LC_2_13_5/in1             LogicCell40_SEQ_MODE_1000      0              7143   2898  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_5_LC_2_13_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_22_LC_2_15_5/lcout
Path End         : asd.current_time_6_LC_2_13_1/in1
Capture Clock    : asd.current_time_6_LC_2_13_1/clk
Setup Constraint : 8060p
Path slack       : 2899p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -400
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10042

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   4222
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7143
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_22_LC_2_15_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_22_LC_2_15_5/lcout                 LogicCell40_SEQ_MODE_1000    540              2921   2898  RISE       2
I__430/I                                     Odrv4                          0              2921   2898  RISE       1
I__430/O                                     Odrv4                        351              3272   2898  RISE       1
I__432/I                                     LocalMux                       0              3272   2898  RISE       1
I__432/O                                     LocalMux                     330              3602   2898  RISE       1
I__434/I                                     InMux                          0              3602   2898  RISE       1
I__434/O                                     InMux                        259              3861   2898  RISE       1
asd.timer_RNIBJ341_24_LC_2_16_6/in0          LogicCell40_SEQ_MODE_0000      0              3861   2898  RISE       1
asd.timer_RNIBJ341_24_LC_2_16_6/lcout        LogicCell40_SEQ_MODE_0000    449              4310   2898  RISE       1
I__413/I                                     Odrv4                          0              4310   2898  RISE       1
I__413/O                                     Odrv4                        351              4661   2898  RISE       1
I__414/I                                     LocalMux                       0              4661   2898  RISE       1
I__414/O                                     LocalMux                     330              4990   2898  RISE       1
I__415/I                                     InMux                          0              4990   2898  RISE       1
I__415/O                                     InMux                        259              5250   2898  RISE       1
asd.timer_RNI6AMT4_11_LC_2_14_5/in1          LogicCell40_SEQ_MODE_0000      0              5250   2898  RISE       1
asd.timer_RNI6AMT4_11_LC_2_14_5/lcout        LogicCell40_SEQ_MODE_0000    400              5650   2898  RISE      16
I__321/I                                     LocalMux                       0              5650   2898  RISE       1
I__321/O                                     LocalMux                     330              5979   2898  RISE       1
I__325/I                                     InMux                          0              5979   2898  RISE       1
I__325/O                                     InMux                        259              6239   2898  RISE       1
asd.current_time_RNIF9FV7_0_LC_2_13_6/in3    LogicCell40_SEQ_MODE_0000      0              6239   2898  RISE       1
asd.current_time_RNIF9FV7_0_LC_2_13_6/lcout  LogicCell40_SEQ_MODE_0000    316              6554   2898  RISE       6
I__259/I                                     LocalMux                       0              6554   2898  RISE       1
I__259/O                                     LocalMux                     330              6884   2898  RISE       1
I__262/I                                     InMux                          0              6884   2898  RISE       1
I__262/O                                     InMux                        259              7143   2898  RISE       1
asd.current_time_6_LC_2_13_1/in1             LogicCell40_SEQ_MODE_1000      0              7143   2898  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_6_LC_2_13_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_22_LC_2_15_5/lcout
Path End         : asd.current_time_7_LC_2_13_3/in1
Capture Clock    : asd.current_time_7_LC_2_13_3/clk
Setup Constraint : 8060p
Path slack       : 2899p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -400
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10042

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   4222
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7143
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_22_LC_2_15_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_22_LC_2_15_5/lcout                 LogicCell40_SEQ_MODE_1000    540              2921   2898  RISE       2
I__430/I                                     Odrv4                          0              2921   2898  RISE       1
I__430/O                                     Odrv4                        351              3272   2898  RISE       1
I__432/I                                     LocalMux                       0              3272   2898  RISE       1
I__432/O                                     LocalMux                     330              3602   2898  RISE       1
I__434/I                                     InMux                          0              3602   2898  RISE       1
I__434/O                                     InMux                        259              3861   2898  RISE       1
asd.timer_RNIBJ341_24_LC_2_16_6/in0          LogicCell40_SEQ_MODE_0000      0              3861   2898  RISE       1
asd.timer_RNIBJ341_24_LC_2_16_6/lcout        LogicCell40_SEQ_MODE_0000    449              4310   2898  RISE       1
I__413/I                                     Odrv4                          0              4310   2898  RISE       1
I__413/O                                     Odrv4                        351              4661   2898  RISE       1
I__414/I                                     LocalMux                       0              4661   2898  RISE       1
I__414/O                                     LocalMux                     330              4990   2898  RISE       1
I__415/I                                     InMux                          0              4990   2898  RISE       1
I__415/O                                     InMux                        259              5250   2898  RISE       1
asd.timer_RNI6AMT4_11_LC_2_14_5/in1          LogicCell40_SEQ_MODE_0000      0              5250   2898  RISE       1
asd.timer_RNI6AMT4_11_LC_2_14_5/lcout        LogicCell40_SEQ_MODE_0000    400              5650   2898  RISE      16
I__321/I                                     LocalMux                       0              5650   2898  RISE       1
I__321/O                                     LocalMux                     330              5979   2898  RISE       1
I__325/I                                     InMux                          0              5979   2898  RISE       1
I__325/O                                     InMux                        259              6239   2898  RISE       1
asd.current_time_RNIF9FV7_0_LC_2_13_6/in3    LogicCell40_SEQ_MODE_0000      0              6239   2898  RISE       1
asd.current_time_RNIF9FV7_0_LC_2_13_6/lcout  LogicCell40_SEQ_MODE_0000    316              6554   2898  RISE       6
I__259/I                                     LocalMux                       0              6554   2898  RISE       1
I__259/O                                     LocalMux                     330              6884   2898  RISE       1
I__263/I                                     InMux                          0              6884   2898  RISE       1
I__263/O                                     InMux                        259              7143   2898  RISE       1
asd.current_time_7_LC_2_13_3/in1             LogicCell40_SEQ_MODE_1000      0              7143   2898  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_7_LC_2_13_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_1_LC_2_15_2/lcout
Path End         : asd.timer_16_LC_1_13_6/in3
Capture Clock    : asd.timer_16_LC_1_13_6/clk
Setup Constraint : 8060p
Path slack       : 2919p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -274
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10168

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   4328
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7249
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_1_LC_2_15_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_1_LC_2_15_2/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1937  RISE       3
I__392/I                                  LocalMux                       0              2921   1937  RISE       1
I__392/O                                  LocalMux                     330              3251   1937  RISE       1
I__395/I                                  InMux                          0              3251   1937  RISE       1
I__395/O                                  InMux                        259              3510   1937  RISE       1
asd.un5_timer_cry_1_c_LC_1_14_0/in1       LogicCell40_SEQ_MODE_0000      0              3510   1937  RISE       1
asd.un5_timer_cry_1_c_LC_1_14_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770   1937  RISE       2
asd.timer_2_LC_1_14_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770   1937  RISE       1
asd.timer_2_LC_1_14_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896   1937  RISE       2
asd.timer_3_LC_1_14_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896   1937  RISE       1
asd.timer_3_LC_1_14_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022   1937  RISE       2
asd.timer_4_LC_1_14_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022   1937  RISE       1
asd.timer_4_LC_1_14_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149   1937  RISE       2
asd.timer_5_LC_1_14_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149   1937  RISE       1
asd.timer_5_LC_1_14_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275   1937  RISE       2
asd.timer_RNO_0_6_LC_1_14_5/carryin       LogicCell40_SEQ_MODE_0000      0              4275   1937  RISE       1
asd.timer_RNO_0_6_LC_1_14_5/carryout      LogicCell40_SEQ_MODE_0000    126              4401   1937  RISE       2
asd.timer_7_LC_1_14_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401   1937  RISE       1
asd.timer_7_LC_1_14_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527   1937  RISE       2
asd.timer_8_LC_1_14_7/carryin             LogicCell40_SEQ_MODE_1000      0              4527   1937  RISE       1
asd.timer_8_LC_1_14_7/carryout            LogicCell40_SEQ_MODE_1000    126              4654   1937  RISE       1
IN_MUX_bfv_1_15_0_/carryinitin            ICE_CARRY_IN_MUX               0              4654   1937  RISE       1
IN_MUX_bfv_1_15_0_/carryinitout           ICE_CARRY_IN_MUX             196              4850   1937  RISE       2
asd.timer_9_LC_1_15_0/carryin             LogicCell40_SEQ_MODE_1000      0              4850   1937  RISE       1
asd.timer_9_LC_1_15_0/carryout            LogicCell40_SEQ_MODE_1000    126              4976   1937  RISE       2
asd.timer_10_LC_1_15_1/carryin            LogicCell40_SEQ_MODE_1000      0              4976   1937  RISE       1
asd.timer_10_LC_1_15_1/carryout           LogicCell40_SEQ_MODE_1000    126              5103   1937  RISE       2
asd.timer_RNO_0_11_LC_1_15_2/carryin      LogicCell40_SEQ_MODE_0000      0              5103   1937  RISE       1
asd.timer_RNO_0_11_LC_1_15_2/carryout     LogicCell40_SEQ_MODE_0000    126              5229   1937  RISE       2
asd.timer_RNO_0_12_LC_1_15_3/carryin      LogicCell40_SEQ_MODE_0000      0              5229   1937  RISE       1
asd.timer_RNO_0_12_LC_1_15_3/carryout     LogicCell40_SEQ_MODE_0000    126              5355   1937  RISE       2
asd.timer_RNO_0_13_LC_1_15_4/carryin      LogicCell40_SEQ_MODE_0000      0              5355   1937  RISE       1
asd.timer_RNO_0_13_LC_1_15_4/carryout     LogicCell40_SEQ_MODE_0000    126              5481   1937  RISE       2
asd.timer_RNO_0_14_LC_1_15_5/carryin      LogicCell40_SEQ_MODE_0000      0              5481   1937  RISE       1
asd.timer_RNO_0_14_LC_1_15_5/carryout     LogicCell40_SEQ_MODE_0000    126              5608   1937  RISE       2
asd.timer_15_LC_1_15_6/carryin            LogicCell40_SEQ_MODE_1000      0              5608   1937  RISE       1
asd.timer_15_LC_1_15_6/carryout           LogicCell40_SEQ_MODE_1000    126              5734   1937  RISE       2
I__171/I                                  InMux                          0              5734   2919  RISE       1
I__171/O                                  InMux                        259              5993   2919  RISE       1
asd.timer_RNO_0_16_LC_1_15_7/in3          LogicCell40_SEQ_MODE_0000      0              5993   2919  RISE       1
asd.timer_RNO_0_16_LC_1_15_7/lcout        LogicCell40_SEQ_MODE_0000    316              6309   2919  RISE       1
I__172/I                                  Odrv4                          0              6309   2919  RISE       1
I__172/O                                  Odrv4                        351              6660   2919  RISE       1
I__173/I                                  LocalMux                       0              6660   2919  RISE       1
I__173/O                                  LocalMux                     330              6989   2919  RISE       1
I__174/I                                  InMux                          0              6989   2919  RISE       1
I__174/O                                  InMux                        259              7249   2919  RISE       1
asd.timer_16_LC_1_13_6/in3                LogicCell40_SEQ_MODE_1000      0              7249   2919  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_16_LC_1_13_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_22_LC_2_15_5/lcout
Path End         : asd.current_time_3_LC_2_13_4/in2
Capture Clock    : asd.current_time_3_LC_2_13_4/clk
Setup Constraint : 8060p
Path slack       : 2927p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -372
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10070

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   4222
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7143
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_22_LC_2_15_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_22_LC_2_15_5/lcout                 LogicCell40_SEQ_MODE_1000    540              2921   2898  RISE       2
I__430/I                                     Odrv4                          0              2921   2898  RISE       1
I__430/O                                     Odrv4                        351              3272   2898  RISE       1
I__432/I                                     LocalMux                       0              3272   2898  RISE       1
I__432/O                                     LocalMux                     330              3602   2898  RISE       1
I__434/I                                     InMux                          0              3602   2898  RISE       1
I__434/O                                     InMux                        259              3861   2898  RISE       1
asd.timer_RNIBJ341_24_LC_2_16_6/in0          LogicCell40_SEQ_MODE_0000      0              3861   2898  RISE       1
asd.timer_RNIBJ341_24_LC_2_16_6/lcout        LogicCell40_SEQ_MODE_0000    449              4310   2898  RISE       1
I__413/I                                     Odrv4                          0              4310   2898  RISE       1
I__413/O                                     Odrv4                        351              4661   2898  RISE       1
I__414/I                                     LocalMux                       0              4661   2898  RISE       1
I__414/O                                     LocalMux                     330              4990   2898  RISE       1
I__415/I                                     InMux                          0              4990   2898  RISE       1
I__415/O                                     InMux                        259              5250   2898  RISE       1
asd.timer_RNI6AMT4_11_LC_2_14_5/in1          LogicCell40_SEQ_MODE_0000      0              5250   2898  RISE       1
asd.timer_RNI6AMT4_11_LC_2_14_5/lcout        LogicCell40_SEQ_MODE_0000    400              5650   2898  RISE      16
I__321/I                                     LocalMux                       0              5650   2898  RISE       1
I__321/O                                     LocalMux                     330              5979   2898  RISE       1
I__325/I                                     InMux                          0              5979   2898  RISE       1
I__325/O                                     InMux                        259              6239   2898  RISE       1
asd.current_time_RNIF9FV7_0_LC_2_13_6/in3    LogicCell40_SEQ_MODE_0000      0              6239   2898  RISE       1
asd.current_time_RNIF9FV7_0_LC_2_13_6/lcout  LogicCell40_SEQ_MODE_0000    316              6554   2898  RISE       6
I__259/I                                     LocalMux                       0              6554   2898  RISE       1
I__259/O                                     LocalMux                     330              6884   2898  RISE       1
I__264/I                                     InMux                          0              6884   2926  RISE       1
I__264/O                                     InMux                        259              7143   2926  RISE       1
I__267/I                                     CascadeMux                     0              7143   2926  RISE       1
I__267/O                                     CascadeMux                     0              7143   2926  RISE       1
asd.current_time_3_LC_2_13_4/in2             LogicCell40_SEQ_MODE_1000      0              7143   2926  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_3_LC_2_13_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_22_LC_2_15_5/lcout
Path End         : asd.current_time_4_LC_2_13_2/in2
Capture Clock    : asd.current_time_4_LC_2_13_2/clk
Setup Constraint : 8060p
Path slack       : 2927p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -372
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10070

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   4222
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7143
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_22_LC_2_15_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_22_LC_2_15_5/lcout                 LogicCell40_SEQ_MODE_1000    540              2921   2898  RISE       2
I__430/I                                     Odrv4                          0              2921   2898  RISE       1
I__430/O                                     Odrv4                        351              3272   2898  RISE       1
I__432/I                                     LocalMux                       0              3272   2898  RISE       1
I__432/O                                     LocalMux                     330              3602   2898  RISE       1
I__434/I                                     InMux                          0              3602   2898  RISE       1
I__434/O                                     InMux                        259              3861   2898  RISE       1
asd.timer_RNIBJ341_24_LC_2_16_6/in0          LogicCell40_SEQ_MODE_0000      0              3861   2898  RISE       1
asd.timer_RNIBJ341_24_LC_2_16_6/lcout        LogicCell40_SEQ_MODE_0000    449              4310   2898  RISE       1
I__413/I                                     Odrv4                          0              4310   2898  RISE       1
I__413/O                                     Odrv4                        351              4661   2898  RISE       1
I__414/I                                     LocalMux                       0              4661   2898  RISE       1
I__414/O                                     LocalMux                     330              4990   2898  RISE       1
I__415/I                                     InMux                          0              4990   2898  RISE       1
I__415/O                                     InMux                        259              5250   2898  RISE       1
asd.timer_RNI6AMT4_11_LC_2_14_5/in1          LogicCell40_SEQ_MODE_0000      0              5250   2898  RISE       1
asd.timer_RNI6AMT4_11_LC_2_14_5/lcout        LogicCell40_SEQ_MODE_0000    400              5650   2898  RISE      16
I__321/I                                     LocalMux                       0              5650   2898  RISE       1
I__321/O                                     LocalMux                     330              5979   2898  RISE       1
I__325/I                                     InMux                          0              5979   2898  RISE       1
I__325/O                                     InMux                        259              6239   2898  RISE       1
asd.current_time_RNIF9FV7_0_LC_2_13_6/in3    LogicCell40_SEQ_MODE_0000      0              6239   2898  RISE       1
asd.current_time_RNIF9FV7_0_LC_2_13_6/lcout  LogicCell40_SEQ_MODE_0000    316              6554   2898  RISE       6
I__259/I                                     LocalMux                       0              6554   2898  RISE       1
I__259/O                                     LocalMux                     330              6884   2898  RISE       1
I__265/I                                     InMux                          0              6884   2926  RISE       1
I__265/O                                     InMux                        259              7143   2926  RISE       1
I__268/I                                     CascadeMux                     0              7143   2926  RISE       1
I__268/O                                     CascadeMux                     0              7143   2926  RISE       1
asd.current_time_4_LC_2_13_2/in2             LogicCell40_SEQ_MODE_1000      0              7143   2926  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_4_LC_2_13_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_1_LC_2_15_2/lcout
Path End         : asd.timer_14_LC_1_13_5/in0
Capture Clock    : asd.timer_14_LC_1_13_5/clk
Setup Constraint : 8060p
Path slack       : 2975p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)   8060
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       9971

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   4075
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6996
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_1_LC_2_15_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_1_LC_2_15_2/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1937  RISE       3
I__392/I                                  LocalMux                       0              2921   1937  RISE       1
I__392/O                                  LocalMux                     330              3251   1937  RISE       1
I__395/I                                  InMux                          0              3251   1937  RISE       1
I__395/O                                  InMux                        259              3510   1937  RISE       1
asd.un5_timer_cry_1_c_LC_1_14_0/in1       LogicCell40_SEQ_MODE_0000      0              3510   1937  RISE       1
asd.un5_timer_cry_1_c_LC_1_14_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770   1937  RISE       2
asd.timer_2_LC_1_14_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770   1937  RISE       1
asd.timer_2_LC_1_14_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896   1937  RISE       2
asd.timer_3_LC_1_14_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896   1937  RISE       1
asd.timer_3_LC_1_14_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022   1937  RISE       2
asd.timer_4_LC_1_14_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022   1937  RISE       1
asd.timer_4_LC_1_14_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149   1937  RISE       2
asd.timer_5_LC_1_14_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149   1937  RISE       1
asd.timer_5_LC_1_14_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275   1937  RISE       2
asd.timer_RNO_0_6_LC_1_14_5/carryin       LogicCell40_SEQ_MODE_0000      0              4275   1937  RISE       1
asd.timer_RNO_0_6_LC_1_14_5/carryout      LogicCell40_SEQ_MODE_0000    126              4401   1937  RISE       2
asd.timer_7_LC_1_14_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401   1937  RISE       1
asd.timer_7_LC_1_14_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527   1937  RISE       2
asd.timer_8_LC_1_14_7/carryin             LogicCell40_SEQ_MODE_1000      0              4527   1937  RISE       1
asd.timer_8_LC_1_14_7/carryout            LogicCell40_SEQ_MODE_1000    126              4654   1937  RISE       1
IN_MUX_bfv_1_15_0_/carryinitin            ICE_CARRY_IN_MUX               0              4654   1937  RISE       1
IN_MUX_bfv_1_15_0_/carryinitout           ICE_CARRY_IN_MUX             196              4850   1937  RISE       2
asd.timer_9_LC_1_15_0/carryin             LogicCell40_SEQ_MODE_1000      0              4850   1937  RISE       1
asd.timer_9_LC_1_15_0/carryout            LogicCell40_SEQ_MODE_1000    126              4976   1937  RISE       2
asd.timer_10_LC_1_15_1/carryin            LogicCell40_SEQ_MODE_1000      0              4976   1937  RISE       1
asd.timer_10_LC_1_15_1/carryout           LogicCell40_SEQ_MODE_1000    126              5103   1937  RISE       2
asd.timer_RNO_0_11_LC_1_15_2/carryin      LogicCell40_SEQ_MODE_0000      0              5103   1937  RISE       1
asd.timer_RNO_0_11_LC_1_15_2/carryout     LogicCell40_SEQ_MODE_0000    126              5229   1937  RISE       2
asd.timer_RNO_0_12_LC_1_15_3/carryin      LogicCell40_SEQ_MODE_0000      0              5229   1937  RISE       1
asd.timer_RNO_0_12_LC_1_15_3/carryout     LogicCell40_SEQ_MODE_0000    126              5355   1937  RISE       2
asd.timer_RNO_0_13_LC_1_15_4/carryin      LogicCell40_SEQ_MODE_0000      0              5355   1937  RISE       1
asd.timer_RNO_0_13_LC_1_15_4/carryout     LogicCell40_SEQ_MODE_0000    126              5481   1937  RISE       2
I__129/I                                  InMux                          0              5481   2975  RISE       1
I__129/O                                  InMux                        259              5741   2975  RISE       1
asd.timer_RNO_0_14_LC_1_15_5/in3          LogicCell40_SEQ_MODE_0000      0              5741   2975  RISE       1
asd.timer_RNO_0_14_LC_1_15_5/lcout        LogicCell40_SEQ_MODE_0000    316              6056   2975  RISE       1
I__130/I                                  Odrv4                          0              6056   2975  RISE       1
I__130/O                                  Odrv4                        351              6407   2975  RISE       1
I__131/I                                  LocalMux                       0              6407   2975  RISE       1
I__131/O                                  LocalMux                     330              6737   2975  RISE       1
I__132/I                                  InMux                          0              6737   2975  RISE       1
I__132/O                                  InMux                        259              6996   2975  RISE       1
asd.timer_14_LC_1_13_5/in0                LogicCell40_SEQ_MODE_1000      0              6996   2975  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_14_LC_1_13_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_22_LC_2_15_5/lcout
Path End         : asd.current_time_2_LC_2_14_1/in3
Capture Clock    : asd.current_time_2_LC_2_14_1/clk
Setup Constraint : 8060p
Path slack       : 3025p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -274
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10168

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   4222
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7143
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_22_LC_2_15_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_22_LC_2_15_5/lcout                 LogicCell40_SEQ_MODE_1000    540              2921   2898  RISE       2
I__430/I                                     Odrv4                          0              2921   2898  RISE       1
I__430/O                                     Odrv4                        351              3272   2898  RISE       1
I__432/I                                     LocalMux                       0              3272   2898  RISE       1
I__432/O                                     LocalMux                     330              3602   2898  RISE       1
I__434/I                                     InMux                          0              3602   2898  RISE       1
I__434/O                                     InMux                        259              3861   2898  RISE       1
asd.timer_RNIBJ341_24_LC_2_16_6/in0          LogicCell40_SEQ_MODE_0000      0              3861   2898  RISE       1
asd.timer_RNIBJ341_24_LC_2_16_6/lcout        LogicCell40_SEQ_MODE_0000    449              4310   2898  RISE       1
I__413/I                                     Odrv4                          0              4310   2898  RISE       1
I__413/O                                     Odrv4                        351              4661   2898  RISE       1
I__414/I                                     LocalMux                       0              4661   2898  RISE       1
I__414/O                                     LocalMux                     330              4990   2898  RISE       1
I__415/I                                     InMux                          0              4990   2898  RISE       1
I__415/O                                     InMux                        259              5250   2898  RISE       1
asd.timer_RNI6AMT4_11_LC_2_14_5/in1          LogicCell40_SEQ_MODE_0000      0              5250   2898  RISE       1
asd.timer_RNI6AMT4_11_LC_2_14_5/lcout        LogicCell40_SEQ_MODE_0000    400              5650   2898  RISE      16
I__321/I                                     LocalMux                       0              5650   2898  RISE       1
I__321/O                                     LocalMux                     330              5979   2898  RISE       1
I__325/I                                     InMux                          0              5979   2898  RISE       1
I__325/O                                     InMux                        259              6239   2898  RISE       1
asd.current_time_RNIF9FV7_0_LC_2_13_6/in3    LogicCell40_SEQ_MODE_0000      0              6239   2898  RISE       1
asd.current_time_RNIF9FV7_0_LC_2_13_6/lcout  LogicCell40_SEQ_MODE_0000    316              6554   2898  RISE       6
I__260/I                                     LocalMux                       0              6554   3024  RISE       1
I__260/O                                     LocalMux                     330              6884   3024  RISE       1
I__266/I                                     InMux                          0              6884   3024  RISE       1
I__266/O                                     InMux                        259              7143   3024  RISE       1
asd.current_time_2_LC_2_14_1/in3             LogicCell40_SEQ_MODE_1000      0              7143   3024  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__460/I                                            ClkMux                         0              2073  RISE       1
I__460/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_2_LC_2_14_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_1_LC_2_15_2/lcout
Path End         : asd.timer_23_LC_1_16_6/in3
Capture Clock    : asd.timer_23_LC_1_16_6/clk
Setup Constraint : 8060p
Path slack       : 3095p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -274
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10168

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   4152
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7073
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_1_LC_2_15_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_1_LC_2_15_2/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1937  RISE       3
I__392/I                                  LocalMux                       0              2921   1937  RISE       1
I__392/O                                  LocalMux                     330              3251   1937  RISE       1
I__395/I                                  InMux                          0              3251   1937  RISE       1
I__395/O                                  InMux                        259              3510   1937  RISE       1
asd.un5_timer_cry_1_c_LC_1_14_0/in1       LogicCell40_SEQ_MODE_0000      0              3510   1937  RISE       1
asd.un5_timer_cry_1_c_LC_1_14_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770   1937  RISE       2
asd.timer_2_LC_1_14_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770   1937  RISE       1
asd.timer_2_LC_1_14_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896   1937  RISE       2
asd.timer_3_LC_1_14_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896   1937  RISE       1
asd.timer_3_LC_1_14_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022   1937  RISE       2
asd.timer_4_LC_1_14_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022   1937  RISE       1
asd.timer_4_LC_1_14_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149   1937  RISE       2
asd.timer_5_LC_1_14_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149   1937  RISE       1
asd.timer_5_LC_1_14_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275   1937  RISE       2
asd.timer_RNO_0_6_LC_1_14_5/carryin       LogicCell40_SEQ_MODE_0000      0              4275   1937  RISE       1
asd.timer_RNO_0_6_LC_1_14_5/carryout      LogicCell40_SEQ_MODE_0000    126              4401   1937  RISE       2
asd.timer_7_LC_1_14_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401   1937  RISE       1
asd.timer_7_LC_1_14_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527   1937  RISE       2
asd.timer_8_LC_1_14_7/carryin             LogicCell40_SEQ_MODE_1000      0              4527   1937  RISE       1
asd.timer_8_LC_1_14_7/carryout            LogicCell40_SEQ_MODE_1000    126              4654   1937  RISE       1
IN_MUX_bfv_1_15_0_/carryinitin            ICE_CARRY_IN_MUX               0              4654   1937  RISE       1
IN_MUX_bfv_1_15_0_/carryinitout           ICE_CARRY_IN_MUX             196              4850   1937  RISE       2
asd.timer_9_LC_1_15_0/carryin             LogicCell40_SEQ_MODE_1000      0              4850   1937  RISE       1
asd.timer_9_LC_1_15_0/carryout            LogicCell40_SEQ_MODE_1000    126              4976   1937  RISE       2
asd.timer_10_LC_1_15_1/carryin            LogicCell40_SEQ_MODE_1000      0              4976   1937  RISE       1
asd.timer_10_LC_1_15_1/carryout           LogicCell40_SEQ_MODE_1000    126              5103   1937  RISE       2
asd.timer_RNO_0_11_LC_1_15_2/carryin      LogicCell40_SEQ_MODE_0000      0              5103   1937  RISE       1
asd.timer_RNO_0_11_LC_1_15_2/carryout     LogicCell40_SEQ_MODE_0000    126              5229   1937  RISE       2
asd.timer_RNO_0_12_LC_1_15_3/carryin      LogicCell40_SEQ_MODE_0000      0              5229   1937  RISE       1
asd.timer_RNO_0_12_LC_1_15_3/carryout     LogicCell40_SEQ_MODE_0000    126              5355   1937  RISE       2
asd.timer_RNO_0_13_LC_1_15_4/carryin      LogicCell40_SEQ_MODE_0000      0              5355   1937  RISE       1
asd.timer_RNO_0_13_LC_1_15_4/carryout     LogicCell40_SEQ_MODE_0000    126              5481   1937  RISE       2
asd.timer_RNO_0_14_LC_1_15_5/carryin      LogicCell40_SEQ_MODE_0000      0              5481   1937  RISE       1
asd.timer_RNO_0_14_LC_1_15_5/carryout     LogicCell40_SEQ_MODE_0000    126              5608   1937  RISE       2
asd.timer_15_LC_1_15_6/carryin            LogicCell40_SEQ_MODE_1000      0              5608   1937  RISE       1
asd.timer_15_LC_1_15_6/carryout           LogicCell40_SEQ_MODE_1000    126              5734   1937  RISE       2
asd.timer_RNO_0_16_LC_1_15_7/carryin      LogicCell40_SEQ_MODE_0000      0              5734   1937  RISE       1
asd.timer_RNO_0_16_LC_1_15_7/carryout     LogicCell40_SEQ_MODE_0000    126              5860   1937  RISE       1
IN_MUX_bfv_1_16_0_/carryinitin            ICE_CARRY_IN_MUX               0              5860   1937  RISE       1
IN_MUX_bfv_1_16_0_/carryinitout           ICE_CARRY_IN_MUX             196              6056   1937  RISE       2
asd.timer_17_LC_1_16_0/carryin            LogicCell40_SEQ_MODE_1000      0              6056   1937  RISE       1
asd.timer_17_LC_1_16_0/carryout           LogicCell40_SEQ_MODE_1000    126              6183   1937  RISE       2
asd.timer_RNO_0_18_LC_1_16_1/carryin      LogicCell40_SEQ_MODE_0000      0              6183   1937  RISE       1
asd.timer_RNO_0_18_LC_1_16_1/carryout     LogicCell40_SEQ_MODE_0000    126              6309   1937  RISE       2
asd.timer_RNO_0_19_LC_1_16_2/carryin      LogicCell40_SEQ_MODE_0000      0              6309   1937  RISE       1
asd.timer_RNO_0_19_LC_1_16_2/carryout     LogicCell40_SEQ_MODE_0000    126              6435   1937  RISE       2
asd.timer_RNO_0_20_LC_1_16_3/carryin      LogicCell40_SEQ_MODE_0000      0              6435   1937  RISE       1
asd.timer_RNO_0_20_LC_1_16_3/carryout     LogicCell40_SEQ_MODE_0000    126              6561   1937  RISE       2
asd.timer_RNO_0_21_LC_1_16_4/carryin      LogicCell40_SEQ_MODE_0000      0              6561   1937  RISE       1
asd.timer_RNO_0_21_LC_1_16_4/carryout     LogicCell40_SEQ_MODE_0000    126              6688   1937  RISE       2
asd.timer_RNO_0_22_LC_1_16_5/carryin      LogicCell40_SEQ_MODE_0000      0              6688   1937  RISE       1
asd.timer_RNO_0_22_LC_1_16_5/carryout     LogicCell40_SEQ_MODE_0000    126              6814   1937  RISE       2
I__161/I                                  InMux                          0              6814   3094  RISE       1
I__161/O                                  InMux                        259              7073   3094  RISE       1
asd.timer_23_LC_1_16_6/in3                LogicCell40_SEQ_MODE_1000      0              7073   3094  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__461/I                                            ClkMux                         0              2073  RISE       1
I__461/O                                            ClkMux                       309              2381  RISE       1
asd.timer_23_LC_1_16_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_1_LC_2_15_2/lcout
Path End         : asd.timer_13_LC_1_13_4/in3
Capture Clock    : asd.timer_13_LC_1_13_4/clk
Setup Constraint : 8060p
Path slack       : 3298p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -274
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10168

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   3949
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6870
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_1_LC_2_15_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_1_LC_2_15_2/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1937  RISE       3
I__392/I                                  LocalMux                       0              2921   1937  RISE       1
I__392/O                                  LocalMux                     330              3251   1937  RISE       1
I__395/I                                  InMux                          0              3251   1937  RISE       1
I__395/O                                  InMux                        259              3510   1937  RISE       1
asd.un5_timer_cry_1_c_LC_1_14_0/in1       LogicCell40_SEQ_MODE_0000      0              3510   1937  RISE       1
asd.un5_timer_cry_1_c_LC_1_14_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770   1937  RISE       2
asd.timer_2_LC_1_14_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770   1937  RISE       1
asd.timer_2_LC_1_14_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896   1937  RISE       2
asd.timer_3_LC_1_14_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896   1937  RISE       1
asd.timer_3_LC_1_14_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022   1937  RISE       2
asd.timer_4_LC_1_14_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022   1937  RISE       1
asd.timer_4_LC_1_14_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149   1937  RISE       2
asd.timer_5_LC_1_14_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149   1937  RISE       1
asd.timer_5_LC_1_14_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275   1937  RISE       2
asd.timer_RNO_0_6_LC_1_14_5/carryin       LogicCell40_SEQ_MODE_0000      0              4275   1937  RISE       1
asd.timer_RNO_0_6_LC_1_14_5/carryout      LogicCell40_SEQ_MODE_0000    126              4401   1937  RISE       2
asd.timer_7_LC_1_14_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401   1937  RISE       1
asd.timer_7_LC_1_14_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527   1937  RISE       2
asd.timer_8_LC_1_14_7/carryin             LogicCell40_SEQ_MODE_1000      0              4527   1937  RISE       1
asd.timer_8_LC_1_14_7/carryout            LogicCell40_SEQ_MODE_1000    126              4654   1937  RISE       1
IN_MUX_bfv_1_15_0_/carryinitin            ICE_CARRY_IN_MUX               0              4654   1937  RISE       1
IN_MUX_bfv_1_15_0_/carryinitout           ICE_CARRY_IN_MUX             196              4850   1937  RISE       2
asd.timer_9_LC_1_15_0/carryin             LogicCell40_SEQ_MODE_1000      0              4850   1937  RISE       1
asd.timer_9_LC_1_15_0/carryout            LogicCell40_SEQ_MODE_1000    126              4976   1937  RISE       2
asd.timer_10_LC_1_15_1/carryin            LogicCell40_SEQ_MODE_1000      0              4976   1937  RISE       1
asd.timer_10_LC_1_15_1/carryout           LogicCell40_SEQ_MODE_1000    126              5103   1937  RISE       2
asd.timer_RNO_0_11_LC_1_15_2/carryin      LogicCell40_SEQ_MODE_0000      0              5103   1937  RISE       1
asd.timer_RNO_0_11_LC_1_15_2/carryout     LogicCell40_SEQ_MODE_0000    126              5229   1937  RISE       2
asd.timer_RNO_0_12_LC_1_15_3/carryin      LogicCell40_SEQ_MODE_0000      0              5229   1937  RISE       1
asd.timer_RNO_0_12_LC_1_15_3/carryout     LogicCell40_SEQ_MODE_0000    126              5355   1937  RISE       2
I__133/I                                  InMux                          0              5355   3298  RISE       1
I__133/O                                  InMux                        259              5615   3298  RISE       1
asd.timer_RNO_0_13_LC_1_15_4/in3          LogicCell40_SEQ_MODE_0000      0              5615   3298  RISE       1
asd.timer_RNO_0_13_LC_1_15_4/lcout        LogicCell40_SEQ_MODE_0000    316              5930   3298  RISE       1
I__134/I                                  Odrv4                          0              5930   3298  RISE       1
I__134/O                                  Odrv4                        351              6281   3298  RISE       1
I__135/I                                  LocalMux                       0              6281   3298  RISE       1
I__135/O                                  LocalMux                     330              6610   3298  RISE       1
I__136/I                                  InMux                          0              6610   3298  RISE       1
I__136/O                                  InMux                        259              6870   3298  RISE       1
asd.timer_13_LC_1_13_4/in3                LogicCell40_SEQ_MODE_1000      0              6870   3298  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_13_LC_1_13_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_1_LC_2_15_2/lcout
Path End         : asd.timer_12_LC_1_13_3/in1
Capture Clock    : asd.timer_12_LC_1_13_3/clk
Setup Constraint : 8060p
Path slack       : 3298p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -400
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10042

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   3823
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6744
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_1_LC_2_15_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_1_LC_2_15_2/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1937  RISE       3
I__392/I                                  LocalMux                       0              2921   1937  RISE       1
I__392/O                                  LocalMux                     330              3251   1937  RISE       1
I__395/I                                  InMux                          0              3251   1937  RISE       1
I__395/O                                  InMux                        259              3510   1937  RISE       1
asd.un5_timer_cry_1_c_LC_1_14_0/in1       LogicCell40_SEQ_MODE_0000      0              3510   1937  RISE       1
asd.un5_timer_cry_1_c_LC_1_14_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770   1937  RISE       2
asd.timer_2_LC_1_14_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770   1937  RISE       1
asd.timer_2_LC_1_14_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896   1937  RISE       2
asd.timer_3_LC_1_14_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896   1937  RISE       1
asd.timer_3_LC_1_14_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022   1937  RISE       2
asd.timer_4_LC_1_14_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022   1937  RISE       1
asd.timer_4_LC_1_14_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149   1937  RISE       2
asd.timer_5_LC_1_14_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149   1937  RISE       1
asd.timer_5_LC_1_14_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275   1937  RISE       2
asd.timer_RNO_0_6_LC_1_14_5/carryin       LogicCell40_SEQ_MODE_0000      0              4275   1937  RISE       1
asd.timer_RNO_0_6_LC_1_14_5/carryout      LogicCell40_SEQ_MODE_0000    126              4401   1937  RISE       2
asd.timer_7_LC_1_14_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401   1937  RISE       1
asd.timer_7_LC_1_14_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527   1937  RISE       2
asd.timer_8_LC_1_14_7/carryin             LogicCell40_SEQ_MODE_1000      0              4527   1937  RISE       1
asd.timer_8_LC_1_14_7/carryout            LogicCell40_SEQ_MODE_1000    126              4654   1937  RISE       1
IN_MUX_bfv_1_15_0_/carryinitin            ICE_CARRY_IN_MUX               0              4654   1937  RISE       1
IN_MUX_bfv_1_15_0_/carryinitout           ICE_CARRY_IN_MUX             196              4850   1937  RISE       2
asd.timer_9_LC_1_15_0/carryin             LogicCell40_SEQ_MODE_1000      0              4850   1937  RISE       1
asd.timer_9_LC_1_15_0/carryout            LogicCell40_SEQ_MODE_1000    126              4976   1937  RISE       2
asd.timer_10_LC_1_15_1/carryin            LogicCell40_SEQ_MODE_1000      0              4976   1937  RISE       1
asd.timer_10_LC_1_15_1/carryout           LogicCell40_SEQ_MODE_1000    126              5103   1937  RISE       2
asd.timer_RNO_0_11_LC_1_15_2/carryin      LogicCell40_SEQ_MODE_0000      0              5103   1937  RISE       1
asd.timer_RNO_0_11_LC_1_15_2/carryout     LogicCell40_SEQ_MODE_0000    126              5229   1937  RISE       2
I__137/I                                  InMux                          0              5229   3298  RISE       1
I__137/O                                  InMux                        259              5488   3298  RISE       1
asd.timer_RNO_0_12_LC_1_15_3/in3          LogicCell40_SEQ_MODE_0000      0              5488   3298  RISE       1
asd.timer_RNO_0_12_LC_1_15_3/lcout        LogicCell40_SEQ_MODE_0000    316              5804   3298  RISE       1
I__138/I                                  Odrv4                          0              5804   3298  RISE       1
I__138/O                                  Odrv4                        351              6155   3298  RISE       1
I__139/I                                  LocalMux                       0              6155   3298  RISE       1
I__139/O                                  LocalMux                     330              6484   3298  RISE       1
I__140/I                                  InMux                          0              6484   3298  RISE       1
I__140/O                                  InMux                        259              6744   3298  RISE       1
asd.timer_12_LC_1_13_3/in1                LogicCell40_SEQ_MODE_1000      0              6744   3298  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_12_LC_1_13_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_1_LC_2_15_2/lcout
Path End         : asd.timer_11_LC_1_13_2/in3
Capture Clock    : asd.timer_11_LC_1_13_2/clk
Setup Constraint : 8060p
Path slack       : 3551p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -274
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10168

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   3696
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6617
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_1_LC_2_15_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_1_LC_2_15_2/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1937  RISE       3
I__392/I                                  LocalMux                       0              2921   1937  RISE       1
I__392/O                                  LocalMux                     330              3251   1937  RISE       1
I__395/I                                  InMux                          0              3251   1937  RISE       1
I__395/O                                  InMux                        259              3510   1937  RISE       1
asd.un5_timer_cry_1_c_LC_1_14_0/in1       LogicCell40_SEQ_MODE_0000      0              3510   1937  RISE       1
asd.un5_timer_cry_1_c_LC_1_14_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770   1937  RISE       2
asd.timer_2_LC_1_14_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770   1937  RISE       1
asd.timer_2_LC_1_14_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896   1937  RISE       2
asd.timer_3_LC_1_14_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896   1937  RISE       1
asd.timer_3_LC_1_14_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022   1937  RISE       2
asd.timer_4_LC_1_14_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022   1937  RISE       1
asd.timer_4_LC_1_14_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149   1937  RISE       2
asd.timer_5_LC_1_14_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149   1937  RISE       1
asd.timer_5_LC_1_14_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275   1937  RISE       2
asd.timer_RNO_0_6_LC_1_14_5/carryin       LogicCell40_SEQ_MODE_0000      0              4275   1937  RISE       1
asd.timer_RNO_0_6_LC_1_14_5/carryout      LogicCell40_SEQ_MODE_0000    126              4401   1937  RISE       2
asd.timer_7_LC_1_14_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401   1937  RISE       1
asd.timer_7_LC_1_14_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527   1937  RISE       2
asd.timer_8_LC_1_14_7/carryin             LogicCell40_SEQ_MODE_1000      0              4527   1937  RISE       1
asd.timer_8_LC_1_14_7/carryout            LogicCell40_SEQ_MODE_1000    126              4654   1937  RISE       1
IN_MUX_bfv_1_15_0_/carryinitin            ICE_CARRY_IN_MUX               0              4654   1937  RISE       1
IN_MUX_bfv_1_15_0_/carryinitout           ICE_CARRY_IN_MUX             196              4850   1937  RISE       2
asd.timer_9_LC_1_15_0/carryin             LogicCell40_SEQ_MODE_1000      0              4850   1937  RISE       1
asd.timer_9_LC_1_15_0/carryout            LogicCell40_SEQ_MODE_1000    126              4976   1937  RISE       2
asd.timer_10_LC_1_15_1/carryin            LogicCell40_SEQ_MODE_1000      0              4976   1937  RISE       1
asd.timer_10_LC_1_15_1/carryout           LogicCell40_SEQ_MODE_1000    126              5103   1937  RISE       2
I__141/I                                  InMux                          0              5103   3550  RISE       1
I__141/O                                  InMux                        259              5362   3550  RISE       1
asd.timer_RNO_0_11_LC_1_15_2/in3          LogicCell40_SEQ_MODE_0000      0              5362   3550  RISE       1
asd.timer_RNO_0_11_LC_1_15_2/lcout        LogicCell40_SEQ_MODE_0000    316              5678   3550  RISE       1
I__142/I                                  Odrv4                          0              5678   3550  RISE       1
I__142/O                                  Odrv4                        351              6028   3550  RISE       1
I__143/I                                  LocalMux                       0              6028   3550  RISE       1
I__143/O                                  LocalMux                     330              6358   3550  RISE       1
I__144/I                                  InMux                          0              6358   3550  RISE       1
I__144/O                                  InMux                        259              6617   3550  RISE       1
asd.timer_11_LC_1_13_2/in3                LogicCell40_SEQ_MODE_1000      0              6617   3550  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_11_LC_1_13_2/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_22_LC_2_15_5/lcout
Path End         : asd.current_time_1_LC_2_13_7/in2
Capture Clock    : asd.current_time_1_LC_2_13_7/clk
Setup Constraint : 8060p
Path slack       : 3565p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -372
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10070

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   3584
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6505
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_22_LC_2_15_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_22_LC_2_15_5/lcout                 LogicCell40_SEQ_MODE_1000    540              2921   2898  RISE       2
I__430/I                                     Odrv4                          0              2921   2898  RISE       1
I__430/O                                     Odrv4                        351              3272   2898  RISE       1
I__432/I                                     LocalMux                       0              3272   2898  RISE       1
I__432/O                                     LocalMux                     330              3602   2898  RISE       1
I__434/I                                     InMux                          0              3602   2898  RISE       1
I__434/O                                     InMux                        259              3861   2898  RISE       1
asd.timer_RNIBJ341_24_LC_2_16_6/in0          LogicCell40_SEQ_MODE_0000      0              3861   2898  RISE       1
asd.timer_RNIBJ341_24_LC_2_16_6/lcout        LogicCell40_SEQ_MODE_0000    449              4310   2898  RISE       1
I__413/I                                     Odrv4                          0              4310   2898  RISE       1
I__413/O                                     Odrv4                        351              4661   2898  RISE       1
I__414/I                                     LocalMux                       0              4661   2898  RISE       1
I__414/O                                     LocalMux                     330              4990   2898  RISE       1
I__415/I                                     InMux                          0              4990   2898  RISE       1
I__415/O                                     InMux                        259              5250   2898  RISE       1
asd.timer_RNI6AMT4_11_LC_2_14_5/in1          LogicCell40_SEQ_MODE_0000      0              5250   2898  RISE       1
asd.timer_RNI6AMT4_11_LC_2_14_5/lcout        LogicCell40_SEQ_MODE_0000    400              5650   2898  RISE      16
I__321/I                                     LocalMux                       0              5650   2898  RISE       1
I__321/O                                     LocalMux                     330              5979   2898  RISE       1
I__325/I                                     InMux                          0              5979   2898  RISE       1
I__325/O                                     InMux                        259              6239   2898  RISE       1
asd.current_time_RNIF9FV7_0_LC_2_13_6/in3    LogicCell40_SEQ_MODE_0000      0              6239   2898  RISE       1
asd.current_time_RNIF9FV7_0_LC_2_13_6/ltout  LogicCell40_SEQ_MODE_0000    267              6505   3564  RISE       1
I__271/I                                     CascadeMux                     0              6505   3564  RISE       1
I__271/O                                     CascadeMux                     0              6505   3564  RISE       1
asd.current_time_1_LC_2_13_7/in2             LogicCell40_SEQ_MODE_1000      0              6505   3564  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_1_LC_2_13_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_22_LC_2_15_5/lcout
Path End         : asd.current_time_0_LC_2_12_0/in3
Capture Clock    : asd.current_time_0_LC_2_12_0/clk
Setup Constraint : 8060p
Path slack       : 3579p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -274
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10168

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   3668
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6589
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_22_LC_2_15_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_22_LC_2_15_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2898  RISE       2
I__430/I                               Odrv4                          0              2921   2898  RISE       1
I__430/O                               Odrv4                        351              3272   2898  RISE       1
I__432/I                               LocalMux                       0              3272   2898  RISE       1
I__432/O                               LocalMux                     330              3602   2898  RISE       1
I__434/I                               InMux                          0              3602   2898  RISE       1
I__434/O                               InMux                        259              3861   2898  RISE       1
asd.timer_RNIBJ341_24_LC_2_16_6/in0    LogicCell40_SEQ_MODE_0000      0              3861   2898  RISE       1
asd.timer_RNIBJ341_24_LC_2_16_6/lcout  LogicCell40_SEQ_MODE_0000    449              4310   2898  RISE       1
I__413/I                               Odrv4                          0              4310   2898  RISE       1
I__413/O                               Odrv4                        351              4661   2898  RISE       1
I__414/I                               LocalMux                       0              4661   2898  RISE       1
I__414/O                               LocalMux                     330              4990   2898  RISE       1
I__415/I                               InMux                          0              4990   2898  RISE       1
I__415/O                               InMux                        259              5250   2898  RISE       1
asd.timer_RNI6AMT4_11_LC_2_14_5/in1    LogicCell40_SEQ_MODE_0000      0              5250   2898  RISE       1
asd.timer_RNI6AMT4_11_LC_2_14_5/lcout  LogicCell40_SEQ_MODE_0000    400              5650   2898  RISE      16
I__324/I                               Odrv4                          0              5650   3578  RISE       1
I__324/O                               Odrv4                        351              6000   3578  RISE       1
I__340/I                               LocalMux                       0              6000   3578  RISE       1
I__340/O                               LocalMux                     330              6330   3578  RISE       1
I__341/I                               InMux                          0              6330   3578  RISE       1
I__341/O                               InMux                        259              6589   3578  RISE       1
asd.current_time_0_LC_2_12_0/in3       LogicCell40_SEQ_MODE_1000      0              6589   3578  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__456/I                                            ClkMux                         0              2073  RISE       1
I__456/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_0_LC_2_12_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_22_LC_2_15_5/lcout
Path End         : asd.timer_11_LC_1_13_2/in0
Capture Clock    : asd.timer_11_LC_1_13_2/clk
Setup Constraint : 8060p
Path slack       : 3732p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)   8060
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       9971

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   3318
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6239
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_22_LC_2_15_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_22_LC_2_15_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2898  RISE       2
I__430/I                               Odrv4                          0              2921   2898  RISE       1
I__430/O                               Odrv4                        351              3272   2898  RISE       1
I__432/I                               LocalMux                       0              3272   2898  RISE       1
I__432/O                               LocalMux                     330              3602   2898  RISE       1
I__434/I                               InMux                          0              3602   2898  RISE       1
I__434/O                               InMux                        259              3861   2898  RISE       1
asd.timer_RNIBJ341_24_LC_2_16_6/in0    LogicCell40_SEQ_MODE_0000      0              3861   2898  RISE       1
asd.timer_RNIBJ341_24_LC_2_16_6/lcout  LogicCell40_SEQ_MODE_0000    449              4310   2898  RISE       1
I__413/I                               Odrv4                          0              4310   2898  RISE       1
I__413/O                               Odrv4                        351              4661   2898  RISE       1
I__414/I                               LocalMux                       0              4661   2898  RISE       1
I__414/O                               LocalMux                     330              4990   2898  RISE       1
I__415/I                               InMux                          0              4990   2898  RISE       1
I__415/O                               InMux                        259              5250   2898  RISE       1
asd.timer_RNI6AMT4_11_LC_2_14_5/in1    LogicCell40_SEQ_MODE_0000      0              5250   2898  RISE       1
asd.timer_RNI6AMT4_11_LC_2_14_5/lcout  LogicCell40_SEQ_MODE_0000    400              5650   2898  RISE      16
I__322/I                               LocalMux                       0              5650   3733  RISE       1
I__322/O                               LocalMux                     330              5979   3733  RISE       1
I__327/I                               InMux                          0              5979   3733  RISE       1
I__327/O                               InMux                        259              6239   3733  RISE       1
asd.timer_11_LC_1_13_2/in0             LogicCell40_SEQ_MODE_1000      0              6239   3733  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_11_LC_1_13_2/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_22_LC_2_15_5/lcout
Path End         : asd.timer_20_LC_2_15_3/in0
Capture Clock    : asd.timer_20_LC_2_15_3/clk
Setup Constraint : 8060p
Path slack       : 3732p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)   8060
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       9971

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   3318
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6239
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_22_LC_2_15_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_22_LC_2_15_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2898  RISE       2
I__430/I                               Odrv4                          0              2921   2898  RISE       1
I__430/O                               Odrv4                        351              3272   2898  RISE       1
I__432/I                               LocalMux                       0              3272   2898  RISE       1
I__432/O                               LocalMux                     330              3602   2898  RISE       1
I__434/I                               InMux                          0              3602   2898  RISE       1
I__434/O                               InMux                        259              3861   2898  RISE       1
asd.timer_RNIBJ341_24_LC_2_16_6/in0    LogicCell40_SEQ_MODE_0000      0              3861   2898  RISE       1
asd.timer_RNIBJ341_24_LC_2_16_6/lcout  LogicCell40_SEQ_MODE_0000    449              4310   2898  RISE       1
I__413/I                               Odrv4                          0              4310   2898  RISE       1
I__413/O                               Odrv4                        351              4661   2898  RISE       1
I__414/I                               LocalMux                       0              4661   2898  RISE       1
I__414/O                               LocalMux                     330              4990   2898  RISE       1
I__415/I                               InMux                          0              4990   2898  RISE       1
I__415/O                               InMux                        259              5250   2898  RISE       1
asd.timer_RNI6AMT4_11_LC_2_14_5/in1    LogicCell40_SEQ_MODE_0000      0              5250   2898  RISE       1
asd.timer_RNI6AMT4_11_LC_2_14_5/lcout  LogicCell40_SEQ_MODE_0000    400              5650   2898  RISE      16
I__323/I                               LocalMux                       0              5650   3733  RISE       1
I__323/O                               LocalMux                     330              5979   3733  RISE       1
I__335/I                               InMux                          0              5979   3733  RISE       1
I__335/O                               InMux                        259              6239   3733  RISE       1
asd.timer_20_LC_2_15_3/in0             LogicCell40_SEQ_MODE_1000      0              6239   3733  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_20_LC_2_15_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_22_LC_2_15_5/lcout
Path End         : asd.timer_13_LC_1_13_4/in0
Capture Clock    : asd.timer_13_LC_1_13_4/clk
Setup Constraint : 8060p
Path slack       : 3732p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)   8060
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       9971

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   3318
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6239
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_22_LC_2_15_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_22_LC_2_15_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2898  RISE       2
I__430/I                               Odrv4                          0              2921   2898  RISE       1
I__430/O                               Odrv4                        351              3272   2898  RISE       1
I__432/I                               LocalMux                       0              3272   2898  RISE       1
I__432/O                               LocalMux                     330              3602   2898  RISE       1
I__434/I                               InMux                          0              3602   2898  RISE       1
I__434/O                               InMux                        259              3861   2898  RISE       1
asd.timer_RNIBJ341_24_LC_2_16_6/in0    LogicCell40_SEQ_MODE_0000      0              3861   2898  RISE       1
asd.timer_RNIBJ341_24_LC_2_16_6/lcout  LogicCell40_SEQ_MODE_0000    449              4310   2898  RISE       1
I__413/I                               Odrv4                          0              4310   2898  RISE       1
I__413/O                               Odrv4                        351              4661   2898  RISE       1
I__414/I                               LocalMux                       0              4661   2898  RISE       1
I__414/O                               LocalMux                     330              4990   2898  RISE       1
I__415/I                               InMux                          0              4990   2898  RISE       1
I__415/O                               InMux                        259              5250   2898  RISE       1
asd.timer_RNI6AMT4_11_LC_2_14_5/in1    LogicCell40_SEQ_MODE_0000      0              5250   2898  RISE       1
asd.timer_RNI6AMT4_11_LC_2_14_5/lcout  LogicCell40_SEQ_MODE_0000    400              5650   2898  RISE      16
I__322/I                               LocalMux                       0              5650   3733  RISE       1
I__322/O                               LocalMux                     330              5979   3733  RISE       1
I__329/I                               InMux                          0              5979   3733  RISE       1
I__329/O                               InMux                        259              6239   3733  RISE       1
asd.timer_13_LC_1_13_4/in0             LogicCell40_SEQ_MODE_1000      0              6239   3733  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_13_LC_1_13_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_22_LC_2_15_5/lcout
Path End         : asd.timer_16_LC_1_13_6/in0
Capture Clock    : asd.timer_16_LC_1_13_6/clk
Setup Constraint : 8060p
Path slack       : 3732p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)   8060
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       9971

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   3318
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6239
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_22_LC_2_15_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_22_LC_2_15_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2898  RISE       2
I__430/I                               Odrv4                          0              2921   2898  RISE       1
I__430/O                               Odrv4                        351              3272   2898  RISE       1
I__432/I                               LocalMux                       0              3272   2898  RISE       1
I__432/O                               LocalMux                     330              3602   2898  RISE       1
I__434/I                               InMux                          0              3602   2898  RISE       1
I__434/O                               InMux                        259              3861   2898  RISE       1
asd.timer_RNIBJ341_24_LC_2_16_6/in0    LogicCell40_SEQ_MODE_0000      0              3861   2898  RISE       1
asd.timer_RNIBJ341_24_LC_2_16_6/lcout  LogicCell40_SEQ_MODE_0000    449              4310   2898  RISE       1
I__413/I                               Odrv4                          0              4310   2898  RISE       1
I__413/O                               Odrv4                        351              4661   2898  RISE       1
I__414/I                               LocalMux                       0              4661   2898  RISE       1
I__414/O                               LocalMux                     330              4990   2898  RISE       1
I__415/I                               InMux                          0              4990   2898  RISE       1
I__415/O                               InMux                        259              5250   2898  RISE       1
asd.timer_RNI6AMT4_11_LC_2_14_5/in1    LogicCell40_SEQ_MODE_0000      0              5250   2898  RISE       1
asd.timer_RNI6AMT4_11_LC_2_14_5/lcout  LogicCell40_SEQ_MODE_0000    400              5650   2898  RISE      16
I__322/I                               LocalMux                       0              5650   3733  RISE       1
I__322/O                               LocalMux                     330              5979   3733  RISE       1
I__331/I                               InMux                          0              5979   3733  RISE       1
I__331/O                               InMux                        259              6239   3733  RISE       1
asd.timer_16_LC_1_13_6/in0             LogicCell40_SEQ_MODE_1000      0              6239   3733  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_16_LC_1_13_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_22_LC_2_15_5/lcout
Path End         : asd.timer_22_LC_2_15_5/in0
Capture Clock    : asd.timer_22_LC_2_15_5/clk
Setup Constraint : 8060p
Path slack       : 3732p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)   8060
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       9971

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   3318
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6239
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_22_LC_2_15_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_22_LC_2_15_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2898  RISE       2
I__430/I                               Odrv4                          0              2921   2898  RISE       1
I__430/O                               Odrv4                        351              3272   2898  RISE       1
I__432/I                               LocalMux                       0              3272   2898  RISE       1
I__432/O                               LocalMux                     330              3602   2898  RISE       1
I__434/I                               InMux                          0              3602   2898  RISE       1
I__434/O                               InMux                        259              3861   2898  RISE       1
asd.timer_RNIBJ341_24_LC_2_16_6/in0    LogicCell40_SEQ_MODE_0000      0              3861   2898  RISE       1
asd.timer_RNIBJ341_24_LC_2_16_6/lcout  LogicCell40_SEQ_MODE_0000    449              4310   2898  RISE       1
I__413/I                               Odrv4                          0              4310   2898  RISE       1
I__413/O                               Odrv4                        351              4661   2898  RISE       1
I__414/I                               LocalMux                       0              4661   2898  RISE       1
I__414/O                               LocalMux                     330              4990   2898  RISE       1
I__415/I                               InMux                          0              4990   2898  RISE       1
I__415/O                               InMux                        259              5250   2898  RISE       1
asd.timer_RNI6AMT4_11_LC_2_14_5/in1    LogicCell40_SEQ_MODE_0000      0              5250   2898  RISE       1
asd.timer_RNI6AMT4_11_LC_2_14_5/lcout  LogicCell40_SEQ_MODE_0000    400              5650   2898  RISE      16
I__323/I                               LocalMux                       0              5650   3733  RISE       1
I__323/O                               LocalMux                     330              5979   3733  RISE       1
I__337/I                               InMux                          0              5979   3733  RISE       1
I__337/O                               InMux                        259              6239   3733  RISE       1
asd.timer_22_LC_2_15_5/in0             LogicCell40_SEQ_MODE_1000      0              6239   3733  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_22_LC_2_15_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_22_LC_2_15_5/lcout
Path End         : asd.timer_6_LC_2_15_7/in0
Capture Clock    : asd.timer_6_LC_2_15_7/clk
Setup Constraint : 8060p
Path slack       : 3732p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)   8060
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       9971

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   3318
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6239
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_22_LC_2_15_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_22_LC_2_15_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2898  RISE       2
I__430/I                               Odrv4                          0              2921   2898  RISE       1
I__430/O                               Odrv4                        351              3272   2898  RISE       1
I__432/I                               LocalMux                       0              3272   2898  RISE       1
I__432/O                               LocalMux                     330              3602   2898  RISE       1
I__434/I                               InMux                          0              3602   2898  RISE       1
I__434/O                               InMux                        259              3861   2898  RISE       1
asd.timer_RNIBJ341_24_LC_2_16_6/in0    LogicCell40_SEQ_MODE_0000      0              3861   2898  RISE       1
asd.timer_RNIBJ341_24_LC_2_16_6/lcout  LogicCell40_SEQ_MODE_0000    449              4310   2898  RISE       1
I__413/I                               Odrv4                          0              4310   2898  RISE       1
I__413/O                               Odrv4                        351              4661   2898  RISE       1
I__414/I                               LocalMux                       0              4661   2898  RISE       1
I__414/O                               LocalMux                     330              4990   2898  RISE       1
I__415/I                               InMux                          0              4990   2898  RISE       1
I__415/O                               InMux                        259              5250   2898  RISE       1
asd.timer_RNI6AMT4_11_LC_2_14_5/in1    LogicCell40_SEQ_MODE_0000      0              5250   2898  RISE       1
asd.timer_RNI6AMT4_11_LC_2_14_5/lcout  LogicCell40_SEQ_MODE_0000    400              5650   2898  RISE      16
I__323/I                               LocalMux                       0              5650   3733  RISE       1
I__323/O                               LocalMux                     330              5979   3733  RISE       1
I__339/I                               InMux                          0              5979   3733  RISE       1
I__339/O                               InMux                        259              6239   3733  RISE       1
asd.timer_6_LC_2_15_7/in0              LogicCell40_SEQ_MODE_1000      0              6239   3733  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_6_LC_2_15_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_1_LC_2_15_2/lcout
Path End         : asd.timer_17_LC_1_16_0/in3
Capture Clock    : asd.timer_17_LC_1_16_0/clk
Setup Constraint : 8060p
Path slack       : 3852p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -274
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10168

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   3395
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6316
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_1_LC_2_15_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_1_LC_2_15_2/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1937  RISE       3
I__392/I                                  LocalMux                       0              2921   1937  RISE       1
I__392/O                                  LocalMux                     330              3251   1937  RISE       1
I__395/I                                  InMux                          0              3251   1937  RISE       1
I__395/O                                  InMux                        259              3510   1937  RISE       1
asd.un5_timer_cry_1_c_LC_1_14_0/in1       LogicCell40_SEQ_MODE_0000      0              3510   1937  RISE       1
asd.un5_timer_cry_1_c_LC_1_14_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770   1937  RISE       2
asd.timer_2_LC_1_14_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770   1937  RISE       1
asd.timer_2_LC_1_14_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896   1937  RISE       2
asd.timer_3_LC_1_14_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896   1937  RISE       1
asd.timer_3_LC_1_14_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022   1937  RISE       2
asd.timer_4_LC_1_14_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022   1937  RISE       1
asd.timer_4_LC_1_14_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149   1937  RISE       2
asd.timer_5_LC_1_14_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149   1937  RISE       1
asd.timer_5_LC_1_14_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275   1937  RISE       2
asd.timer_RNO_0_6_LC_1_14_5/carryin       LogicCell40_SEQ_MODE_0000      0              4275   1937  RISE       1
asd.timer_RNO_0_6_LC_1_14_5/carryout      LogicCell40_SEQ_MODE_0000    126              4401   1937  RISE       2
asd.timer_7_LC_1_14_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401   1937  RISE       1
asd.timer_7_LC_1_14_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527   1937  RISE       2
asd.timer_8_LC_1_14_7/carryin             LogicCell40_SEQ_MODE_1000      0              4527   1937  RISE       1
asd.timer_8_LC_1_14_7/carryout            LogicCell40_SEQ_MODE_1000    126              4654   1937  RISE       1
IN_MUX_bfv_1_15_0_/carryinitin            ICE_CARRY_IN_MUX               0              4654   1937  RISE       1
IN_MUX_bfv_1_15_0_/carryinitout           ICE_CARRY_IN_MUX             196              4850   1937  RISE       2
asd.timer_9_LC_1_15_0/carryin             LogicCell40_SEQ_MODE_1000      0              4850   1937  RISE       1
asd.timer_9_LC_1_15_0/carryout            LogicCell40_SEQ_MODE_1000    126              4976   1937  RISE       2
asd.timer_10_LC_1_15_1/carryin            LogicCell40_SEQ_MODE_1000      0              4976   1937  RISE       1
asd.timer_10_LC_1_15_1/carryout           LogicCell40_SEQ_MODE_1000    126              5103   1937  RISE       2
asd.timer_RNO_0_11_LC_1_15_2/carryin      LogicCell40_SEQ_MODE_0000      0              5103   1937  RISE       1
asd.timer_RNO_0_11_LC_1_15_2/carryout     LogicCell40_SEQ_MODE_0000    126              5229   1937  RISE       2
asd.timer_RNO_0_12_LC_1_15_3/carryin      LogicCell40_SEQ_MODE_0000      0              5229   1937  RISE       1
asd.timer_RNO_0_12_LC_1_15_3/carryout     LogicCell40_SEQ_MODE_0000    126              5355   1937  RISE       2
asd.timer_RNO_0_13_LC_1_15_4/carryin      LogicCell40_SEQ_MODE_0000      0              5355   1937  RISE       1
asd.timer_RNO_0_13_LC_1_15_4/carryout     LogicCell40_SEQ_MODE_0000    126              5481   1937  RISE       2
asd.timer_RNO_0_14_LC_1_15_5/carryin      LogicCell40_SEQ_MODE_0000      0              5481   1937  RISE       1
asd.timer_RNO_0_14_LC_1_15_5/carryout     LogicCell40_SEQ_MODE_0000    126              5608   1937  RISE       2
asd.timer_15_LC_1_15_6/carryin            LogicCell40_SEQ_MODE_1000      0              5608   1937  RISE       1
asd.timer_15_LC_1_15_6/carryout           LogicCell40_SEQ_MODE_1000    126              5734   1937  RISE       2
asd.timer_RNO_0_16_LC_1_15_7/carryin      LogicCell40_SEQ_MODE_0000      0              5734   1937  RISE       1
asd.timer_RNO_0_16_LC_1_15_7/carryout     LogicCell40_SEQ_MODE_0000    126              5860   1937  RISE       1
IN_MUX_bfv_1_16_0_/carryinitin            ICE_CARRY_IN_MUX               0              5860   1937  RISE       1
IN_MUX_bfv_1_16_0_/carryinitout           ICE_CARRY_IN_MUX             196              6056   1937  RISE       2
I__170/I                                  InMux                          0              6056   3852  RISE       1
I__170/O                                  InMux                        259              6316   3852  RISE       1
asd.timer_17_LC_1_16_0/in3                LogicCell40_SEQ_MODE_1000      0              6316   3852  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__461/I                                            ClkMux                         0              2073  RISE       1
I__461/O                                            ClkMux                       309              2381  RISE       1
asd.timer_17_LC_1_16_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_22_LC_2_15_5/lcout
Path End         : asd.timer_0_LC_1_13_1/in3
Capture Clock    : asd.timer_0_LC_1_13_1/clk
Setup Constraint : 8060p
Path slack       : 3929p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -274
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10168

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   3318
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6239
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_22_LC_2_15_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_22_LC_2_15_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2898  RISE       2
I__430/I                               Odrv4                          0              2921   2898  RISE       1
I__430/O                               Odrv4                        351              3272   2898  RISE       1
I__432/I                               LocalMux                       0              3272   2898  RISE       1
I__432/O                               LocalMux                     330              3602   2898  RISE       1
I__434/I                               InMux                          0              3602   2898  RISE       1
I__434/O                               InMux                        259              3861   2898  RISE       1
asd.timer_RNIBJ341_24_LC_2_16_6/in0    LogicCell40_SEQ_MODE_0000      0              3861   2898  RISE       1
asd.timer_RNIBJ341_24_LC_2_16_6/lcout  LogicCell40_SEQ_MODE_0000    449              4310   2898  RISE       1
I__413/I                               Odrv4                          0              4310   2898  RISE       1
I__413/O                               Odrv4                        351              4661   2898  RISE       1
I__414/I                               LocalMux                       0              4661   2898  RISE       1
I__414/O                               LocalMux                     330              4990   2898  RISE       1
I__415/I                               InMux                          0              4990   2898  RISE       1
I__415/O                               InMux                        259              5250   2898  RISE       1
asd.timer_RNI6AMT4_11_LC_2_14_5/in1    LogicCell40_SEQ_MODE_0000      0              5250   2898  RISE       1
asd.timer_RNI6AMT4_11_LC_2_14_5/lcout  LogicCell40_SEQ_MODE_0000    400              5650   2898  RISE      16
I__322/I                               LocalMux                       0              5650   3733  RISE       1
I__322/O                               LocalMux                     330              5979   3733  RISE       1
I__326/I                               InMux                          0              5979   3929  RISE       1
I__326/O                               InMux                        259              6239   3929  RISE       1
asd.timer_0_LC_1_13_1/in3              LogicCell40_SEQ_MODE_1000      0              6239   3929  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_0_LC_1_13_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_22_LC_2_15_5/lcout
Path End         : asd.timer_12_LC_1_13_3/in3
Capture Clock    : asd.timer_12_LC_1_13_3/clk
Setup Constraint : 8060p
Path slack       : 3929p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -274
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10168

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   3318
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6239
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_22_LC_2_15_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_22_LC_2_15_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2898  RISE       2
I__430/I                               Odrv4                          0              2921   2898  RISE       1
I__430/O                               Odrv4                        351              3272   2898  RISE       1
I__432/I                               LocalMux                       0              3272   2898  RISE       1
I__432/O                               LocalMux                     330              3602   2898  RISE       1
I__434/I                               InMux                          0              3602   2898  RISE       1
I__434/O                               InMux                        259              3861   2898  RISE       1
asd.timer_RNIBJ341_24_LC_2_16_6/in0    LogicCell40_SEQ_MODE_0000      0              3861   2898  RISE       1
asd.timer_RNIBJ341_24_LC_2_16_6/lcout  LogicCell40_SEQ_MODE_0000    449              4310   2898  RISE       1
I__413/I                               Odrv4                          0              4310   2898  RISE       1
I__413/O                               Odrv4                        351              4661   2898  RISE       1
I__414/I                               LocalMux                       0              4661   2898  RISE       1
I__414/O                               LocalMux                     330              4990   2898  RISE       1
I__415/I                               InMux                          0              4990   2898  RISE       1
I__415/O                               InMux                        259              5250   2898  RISE       1
asd.timer_RNI6AMT4_11_LC_2_14_5/in1    LogicCell40_SEQ_MODE_0000      0              5250   2898  RISE       1
asd.timer_RNI6AMT4_11_LC_2_14_5/lcout  LogicCell40_SEQ_MODE_0000    400              5650   2898  RISE      16
I__322/I                               LocalMux                       0              5650   3733  RISE       1
I__322/O                               LocalMux                     330              5979   3733  RISE       1
I__328/I                               InMux                          0              5979   3929  RISE       1
I__328/O                               InMux                        259              6239   3929  RISE       1
asd.timer_12_LC_1_13_3/in3             LogicCell40_SEQ_MODE_1000      0              6239   3929  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_12_LC_1_13_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_22_LC_2_15_5/lcout
Path End         : asd.timer_14_LC_1_13_5/in3
Capture Clock    : asd.timer_14_LC_1_13_5/clk
Setup Constraint : 8060p
Path slack       : 3929p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -274
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10168

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   3318
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6239
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_22_LC_2_15_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_22_LC_2_15_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2898  RISE       2
I__430/I                               Odrv4                          0              2921   2898  RISE       1
I__430/O                               Odrv4                        351              3272   2898  RISE       1
I__432/I                               LocalMux                       0              3272   2898  RISE       1
I__432/O                               LocalMux                     330              3602   2898  RISE       1
I__434/I                               InMux                          0              3602   2898  RISE       1
I__434/O                               InMux                        259              3861   2898  RISE       1
asd.timer_RNIBJ341_24_LC_2_16_6/in0    LogicCell40_SEQ_MODE_0000      0              3861   2898  RISE       1
asd.timer_RNIBJ341_24_LC_2_16_6/lcout  LogicCell40_SEQ_MODE_0000    449              4310   2898  RISE       1
I__413/I                               Odrv4                          0              4310   2898  RISE       1
I__413/O                               Odrv4                        351              4661   2898  RISE       1
I__414/I                               LocalMux                       0              4661   2898  RISE       1
I__414/O                               LocalMux                     330              4990   2898  RISE       1
I__415/I                               InMux                          0              4990   2898  RISE       1
I__415/O                               InMux                        259              5250   2898  RISE       1
asd.timer_RNI6AMT4_11_LC_2_14_5/in1    LogicCell40_SEQ_MODE_0000      0              5250   2898  RISE       1
asd.timer_RNI6AMT4_11_LC_2_14_5/lcout  LogicCell40_SEQ_MODE_0000    400              5650   2898  RISE      16
I__322/I                               LocalMux                       0              5650   3733  RISE       1
I__322/O                               LocalMux                     330              5979   3733  RISE       1
I__330/I                               InMux                          0              5979   3929  RISE       1
I__330/O                               InMux                        259              6239   3929  RISE       1
asd.timer_14_LC_1_13_5/in3             LogicCell40_SEQ_MODE_1000      0              6239   3929  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_14_LC_1_13_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_22_LC_2_15_5/lcout
Path End         : asd.timer_18_LC_1_13_7/in3
Capture Clock    : asd.timer_18_LC_1_13_7/clk
Setup Constraint : 8060p
Path slack       : 3929p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -274
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10168

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   3318
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6239
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_22_LC_2_15_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_22_LC_2_15_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2898  RISE       2
I__430/I                               Odrv4                          0              2921   2898  RISE       1
I__430/O                               Odrv4                        351              3272   2898  RISE       1
I__432/I                               LocalMux                       0              3272   2898  RISE       1
I__432/O                               LocalMux                     330              3602   2898  RISE       1
I__434/I                               InMux                          0              3602   2898  RISE       1
I__434/O                               InMux                        259              3861   2898  RISE       1
asd.timer_RNIBJ341_24_LC_2_16_6/in0    LogicCell40_SEQ_MODE_0000      0              3861   2898  RISE       1
asd.timer_RNIBJ341_24_LC_2_16_6/lcout  LogicCell40_SEQ_MODE_0000    449              4310   2898  RISE       1
I__413/I                               Odrv4                          0              4310   2898  RISE       1
I__413/O                               Odrv4                        351              4661   2898  RISE       1
I__414/I                               LocalMux                       0              4661   2898  RISE       1
I__414/O                               LocalMux                     330              4990   2898  RISE       1
I__415/I                               InMux                          0              4990   2898  RISE       1
I__415/O                               InMux                        259              5250   2898  RISE       1
asd.timer_RNI6AMT4_11_LC_2_14_5/in1    LogicCell40_SEQ_MODE_0000      0              5250   2898  RISE       1
asd.timer_RNI6AMT4_11_LC_2_14_5/lcout  LogicCell40_SEQ_MODE_0000    400              5650   2898  RISE      16
I__322/I                               LocalMux                       0              5650   3733  RISE       1
I__322/O                               LocalMux                     330              5979   3733  RISE       1
I__332/I                               InMux                          0              5979   3929  RISE       1
I__332/O                               InMux                        259              6239   3929  RISE       1
asd.timer_18_LC_1_13_7/in3             LogicCell40_SEQ_MODE_1000      0              6239   3929  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_18_LC_1_13_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_22_LC_2_15_5/lcout
Path End         : asd.timer_19_LC_2_15_0/in3
Capture Clock    : asd.timer_19_LC_2_15_0/clk
Setup Constraint : 8060p
Path slack       : 3929p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -274
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10168

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   3318
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6239
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_22_LC_2_15_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_22_LC_2_15_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2898  RISE       2
I__430/I                               Odrv4                          0              2921   2898  RISE       1
I__430/O                               Odrv4                        351              3272   2898  RISE       1
I__432/I                               LocalMux                       0              3272   2898  RISE       1
I__432/O                               LocalMux                     330              3602   2898  RISE       1
I__434/I                               InMux                          0              3602   2898  RISE       1
I__434/O                               InMux                        259              3861   2898  RISE       1
asd.timer_RNIBJ341_24_LC_2_16_6/in0    LogicCell40_SEQ_MODE_0000      0              3861   2898  RISE       1
asd.timer_RNIBJ341_24_LC_2_16_6/lcout  LogicCell40_SEQ_MODE_0000    449              4310   2898  RISE       1
I__413/I                               Odrv4                          0              4310   2898  RISE       1
I__413/O                               Odrv4                        351              4661   2898  RISE       1
I__414/I                               LocalMux                       0              4661   2898  RISE       1
I__414/O                               LocalMux                     330              4990   2898  RISE       1
I__415/I                               InMux                          0              4990   2898  RISE       1
I__415/O                               InMux                        259              5250   2898  RISE       1
asd.timer_RNI6AMT4_11_LC_2_14_5/in1    LogicCell40_SEQ_MODE_0000      0              5250   2898  RISE       1
asd.timer_RNI6AMT4_11_LC_2_14_5/lcout  LogicCell40_SEQ_MODE_0000    400              5650   2898  RISE      16
I__323/I                               LocalMux                       0              5650   3733  RISE       1
I__323/O                               LocalMux                     330              5979   3733  RISE       1
I__333/I                               InMux                          0              5979   3929  RISE       1
I__333/O                               InMux                        259              6239   3929  RISE       1
asd.timer_19_LC_2_15_0/in3             LogicCell40_SEQ_MODE_1000      0              6239   3929  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_19_LC_2_15_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_22_LC_2_15_5/lcout
Path End         : asd.timer_1_LC_2_15_2/in3
Capture Clock    : asd.timer_1_LC_2_15_2/clk
Setup Constraint : 8060p
Path slack       : 3929p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -274
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10168

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   3318
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6239
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_22_LC_2_15_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_22_LC_2_15_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2898  RISE       2
I__430/I                               Odrv4                          0              2921   2898  RISE       1
I__430/O                               Odrv4                        351              3272   2898  RISE       1
I__432/I                               LocalMux                       0              3272   2898  RISE       1
I__432/O                               LocalMux                     330              3602   2898  RISE       1
I__434/I                               InMux                          0              3602   2898  RISE       1
I__434/O                               InMux                        259              3861   2898  RISE       1
asd.timer_RNIBJ341_24_LC_2_16_6/in0    LogicCell40_SEQ_MODE_0000      0              3861   2898  RISE       1
asd.timer_RNIBJ341_24_LC_2_16_6/lcout  LogicCell40_SEQ_MODE_0000    449              4310   2898  RISE       1
I__413/I                               Odrv4                          0              4310   2898  RISE       1
I__413/O                               Odrv4                        351              4661   2898  RISE       1
I__414/I                               LocalMux                       0              4661   2898  RISE       1
I__414/O                               LocalMux                     330              4990   2898  RISE       1
I__415/I                               InMux                          0              4990   2898  RISE       1
I__415/O                               InMux                        259              5250   2898  RISE       1
asd.timer_RNI6AMT4_11_LC_2_14_5/in1    LogicCell40_SEQ_MODE_0000      0              5250   2898  RISE       1
asd.timer_RNI6AMT4_11_LC_2_14_5/lcout  LogicCell40_SEQ_MODE_0000    400              5650   2898  RISE      16
I__323/I                               LocalMux                       0              5650   3733  RISE       1
I__323/O                               LocalMux                     330              5979   3733  RISE       1
I__334/I                               InMux                          0              5979   3929  RISE       1
I__334/O                               InMux                        259              6239   3929  RISE       1
asd.timer_1_LC_2_15_2/in3              LogicCell40_SEQ_MODE_1000      0              6239   3929  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_1_LC_2_15_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_22_LC_2_15_5/lcout
Path End         : asd.timer_21_LC_2_15_4/in3
Capture Clock    : asd.timer_21_LC_2_15_4/clk
Setup Constraint : 8060p
Path slack       : 3929p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -274
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10168

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   3318
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6239
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_22_LC_2_15_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_22_LC_2_15_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2898  RISE       2
I__430/I                               Odrv4                          0              2921   2898  RISE       1
I__430/O                               Odrv4                        351              3272   2898  RISE       1
I__432/I                               LocalMux                       0              3272   2898  RISE       1
I__432/O                               LocalMux                     330              3602   2898  RISE       1
I__434/I                               InMux                          0              3602   2898  RISE       1
I__434/O                               InMux                        259              3861   2898  RISE       1
asd.timer_RNIBJ341_24_LC_2_16_6/in0    LogicCell40_SEQ_MODE_0000      0              3861   2898  RISE       1
asd.timer_RNIBJ341_24_LC_2_16_6/lcout  LogicCell40_SEQ_MODE_0000    449              4310   2898  RISE       1
I__413/I                               Odrv4                          0              4310   2898  RISE       1
I__413/O                               Odrv4                        351              4661   2898  RISE       1
I__414/I                               LocalMux                       0              4661   2898  RISE       1
I__414/O                               LocalMux                     330              4990   2898  RISE       1
I__415/I                               InMux                          0              4990   2898  RISE       1
I__415/O                               InMux                        259              5250   2898  RISE       1
asd.timer_RNI6AMT4_11_LC_2_14_5/in1    LogicCell40_SEQ_MODE_0000      0              5250   2898  RISE       1
asd.timer_RNI6AMT4_11_LC_2_14_5/lcout  LogicCell40_SEQ_MODE_0000    400              5650   2898  RISE      16
I__323/I                               LocalMux                       0              5650   3733  RISE       1
I__323/O                               LocalMux                     330              5979   3733  RISE       1
I__336/I                               InMux                          0              5979   3929  RISE       1
I__336/O                               InMux                        259              6239   3929  RISE       1
asd.timer_21_LC_2_15_4/in3             LogicCell40_SEQ_MODE_1000      0              6239   3929  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_21_LC_2_15_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_22_LC_2_15_5/lcout
Path End         : asd.timer_24_LC_2_15_6/in3
Capture Clock    : asd.timer_24_LC_2_15_6/clk
Setup Constraint : 8060p
Path slack       : 3929p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -274
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10168

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   3318
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6239
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_22_LC_2_15_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_22_LC_2_15_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2898  RISE       2
I__430/I                               Odrv4                          0              2921   2898  RISE       1
I__430/O                               Odrv4                        351              3272   2898  RISE       1
I__432/I                               LocalMux                       0              3272   2898  RISE       1
I__432/O                               LocalMux                     330              3602   2898  RISE       1
I__434/I                               InMux                          0              3602   2898  RISE       1
I__434/O                               InMux                        259              3861   2898  RISE       1
asd.timer_RNIBJ341_24_LC_2_16_6/in0    LogicCell40_SEQ_MODE_0000      0              3861   2898  RISE       1
asd.timer_RNIBJ341_24_LC_2_16_6/lcout  LogicCell40_SEQ_MODE_0000    449              4310   2898  RISE       1
I__413/I                               Odrv4                          0              4310   2898  RISE       1
I__413/O                               Odrv4                        351              4661   2898  RISE       1
I__414/I                               LocalMux                       0              4661   2898  RISE       1
I__414/O                               LocalMux                     330              4990   2898  RISE       1
I__415/I                               InMux                          0              4990   2898  RISE       1
I__415/O                               InMux                        259              5250   2898  RISE       1
asd.timer_RNI6AMT4_11_LC_2_14_5/in1    LogicCell40_SEQ_MODE_0000      0              5250   2898  RISE       1
asd.timer_RNI6AMT4_11_LC_2_14_5/lcout  LogicCell40_SEQ_MODE_0000    400              5650   2898  RISE      16
I__323/I                               LocalMux                       0              5650   3733  RISE       1
I__323/O                               LocalMux                     330              5979   3733  RISE       1
I__338/I                               InMux                          0              5979   3929  RISE       1
I__338/O                               InMux                        259              6239   3929  RISE       1
asd.timer_24_LC_2_15_6/in3             LogicCell40_SEQ_MODE_1000      0              6239   3929  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_24_LC_2_15_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_2_LC_1_14_1/lcout
Path End         : asd.timer_0_LC_1_13_1/in0
Capture Clock    : asd.timer_0_LC_1_13_1/clk
Setup Constraint : 8060p
Path slack       : 4202p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)   8060
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       9971

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   2848
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5769
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_2_LC_1_14_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_2_LC_1_14_1/lcout            LogicCell40_SEQ_MODE_1000    540              2921   2063  RISE       2
I__405/I                               Odrv4                          0              2921   3712  RISE       1
I__405/O                               Odrv4                        351              3272   3712  RISE       1
I__407/I                               LocalMux                       0              3272   3712  RISE       1
I__407/O                               LocalMux                     330              3602   3712  RISE       1
I__408/I                               InMux                          0              3602   3712  RISE       1
I__408/O                               InMux                        259              3861   3712  RISE       1
asd.timer_RNIC8QA1_17_LC_2_16_7/in1    LogicCell40_SEQ_MODE_0000      0              3861   3712  RISE       1
asd.timer_RNIC8QA1_17_LC_2_16_7/lcout  LogicCell40_SEQ_MODE_0000    400              4261   3712  RISE      16
I__369/I                               Odrv12                         0              4261   3712  RISE       1
I__369/O                               Odrv12                       491              4752   3712  RISE       1
I__372/I                               Sp12to4                        0              4752   4203  RISE       1
I__372/O                               Sp12to4                      428              5180   4203  RISE       1
I__382/I                               LocalMux                       0              5180   4203  RISE       1
I__382/O                               LocalMux                     330              5509   4203  RISE       1
I__384/I                               InMux                          0              5509   4203  RISE       1
I__384/O                               InMux                        259              5769   4203  RISE       1
asd.timer_0_LC_1_13_1/in0              LogicCell40_SEQ_MODE_1000      0              5769   4203  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_0_LC_1_13_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_2_LC_1_14_1/lcout
Path End         : asd.timer_12_LC_1_13_3/in0
Capture Clock    : asd.timer_12_LC_1_13_3/clk
Setup Constraint : 8060p
Path slack       : 4202p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)   8060
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       9971

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   2848
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5769
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_2_LC_1_14_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_2_LC_1_14_1/lcout            LogicCell40_SEQ_MODE_1000    540              2921   2063  RISE       2
I__405/I                               Odrv4                          0              2921   3712  RISE       1
I__405/O                               Odrv4                        351              3272   3712  RISE       1
I__407/I                               LocalMux                       0              3272   3712  RISE       1
I__407/O                               LocalMux                     330              3602   3712  RISE       1
I__408/I                               InMux                          0              3602   3712  RISE       1
I__408/O                               InMux                        259              3861   3712  RISE       1
asd.timer_RNIC8QA1_17_LC_2_16_7/in1    LogicCell40_SEQ_MODE_0000      0              3861   3712  RISE       1
asd.timer_RNIC8QA1_17_LC_2_16_7/lcout  LogicCell40_SEQ_MODE_0000    400              4261   3712  RISE      16
I__369/I                               Odrv12                         0              4261   3712  RISE       1
I__369/O                               Odrv12                       491              4752   3712  RISE       1
I__372/I                               Sp12to4                        0              4752   4203  RISE       1
I__372/O                               Sp12to4                      428              5180   4203  RISE       1
I__382/I                               LocalMux                       0              5180   4203  RISE       1
I__382/O                               LocalMux                     330              5509   4203  RISE       1
I__386/I                               InMux                          0              5509   4203  RISE       1
I__386/O                               InMux                        259              5769   4203  RISE       1
asd.timer_12_LC_1_13_3/in0             LogicCell40_SEQ_MODE_1000      0              5769   4203  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_12_LC_1_13_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_2_LC_1_14_1/lcout
Path End         : asd.timer_18_LC_1_13_7/in0
Capture Clock    : asd.timer_18_LC_1_13_7/clk
Setup Constraint : 8060p
Path slack       : 4202p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)   8060
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       9971

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   2848
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5769
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_2_LC_1_14_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_2_LC_1_14_1/lcout            LogicCell40_SEQ_MODE_1000    540              2921   2063  RISE       2
I__405/I                               Odrv4                          0              2921   3712  RISE       1
I__405/O                               Odrv4                        351              3272   3712  RISE       1
I__407/I                               LocalMux                       0              3272   3712  RISE       1
I__407/O                               LocalMux                     330              3602   3712  RISE       1
I__408/I                               InMux                          0              3602   3712  RISE       1
I__408/O                               InMux                        259              3861   3712  RISE       1
asd.timer_RNIC8QA1_17_LC_2_16_7/in1    LogicCell40_SEQ_MODE_0000      0              3861   3712  RISE       1
asd.timer_RNIC8QA1_17_LC_2_16_7/lcout  LogicCell40_SEQ_MODE_0000    400              4261   3712  RISE      16
I__369/I                               Odrv12                         0              4261   3712  RISE       1
I__369/O                               Odrv12                       491              4752   3712  RISE       1
I__372/I                               Sp12to4                        0              4752   4203  RISE       1
I__372/O                               Sp12to4                      428              5180   4203  RISE       1
I__382/I                               LocalMux                       0              5180   4203  RISE       1
I__382/O                               LocalMux                     330              5509   4203  RISE       1
I__390/I                               InMux                          0              5509   4203  RISE       1
I__390/O                               InMux                        259              5769   4203  RISE       1
asd.timer_18_LC_1_13_7/in0             LogicCell40_SEQ_MODE_1000      0              5769   4203  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_18_LC_1_13_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_2_LC_1_14_1/lcout
Path End         : asd.timer_11_LC_1_13_2/in1
Capture Clock    : asd.timer_11_LC_1_13_2/clk
Setup Constraint : 8060p
Path slack       : 4273p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -400
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10042

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   2848
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5769
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_2_LC_1_14_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_2_LC_1_14_1/lcout            LogicCell40_SEQ_MODE_1000    540              2921   2063  RISE       2
I__405/I                               Odrv4                          0              2921   3712  RISE       1
I__405/O                               Odrv4                        351              3272   3712  RISE       1
I__407/I                               LocalMux                       0              3272   3712  RISE       1
I__407/O                               LocalMux                     330              3602   3712  RISE       1
I__408/I                               InMux                          0              3602   3712  RISE       1
I__408/O                               InMux                        259              3861   3712  RISE       1
asd.timer_RNIC8QA1_17_LC_2_16_7/in1    LogicCell40_SEQ_MODE_0000      0              3861   3712  RISE       1
asd.timer_RNIC8QA1_17_LC_2_16_7/lcout  LogicCell40_SEQ_MODE_0000    400              4261   3712  RISE      16
I__369/I                               Odrv12                         0              4261   3712  RISE       1
I__369/O                               Odrv12                       491              4752   3712  RISE       1
I__372/I                               Sp12to4                        0              4752   4203  RISE       1
I__372/O                               Sp12to4                      428              5180   4203  RISE       1
I__382/I                               LocalMux                       0              5180   4203  RISE       1
I__382/O                               LocalMux                     330              5509   4203  RISE       1
I__385/I                               InMux                          0              5509   4273  RISE       1
I__385/O                               InMux                        259              5769   4273  RISE       1
asd.timer_11_LC_1_13_2/in1             LogicCell40_SEQ_MODE_1000      0              5769   4273  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_11_LC_1_13_2/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_2_LC_1_14_1/lcout
Path End         : asd.timer_13_LC_1_13_4/in1
Capture Clock    : asd.timer_13_LC_1_13_4/clk
Setup Constraint : 8060p
Path slack       : 4273p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -400
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10042

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   2848
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5769
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_2_LC_1_14_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_2_LC_1_14_1/lcout            LogicCell40_SEQ_MODE_1000    540              2921   2063  RISE       2
I__405/I                               Odrv4                          0              2921   3712  RISE       1
I__405/O                               Odrv4                        351              3272   3712  RISE       1
I__407/I                               LocalMux                       0              3272   3712  RISE       1
I__407/O                               LocalMux                     330              3602   3712  RISE       1
I__408/I                               InMux                          0              3602   3712  RISE       1
I__408/O                               InMux                        259              3861   3712  RISE       1
asd.timer_RNIC8QA1_17_LC_2_16_7/in1    LogicCell40_SEQ_MODE_0000      0              3861   3712  RISE       1
asd.timer_RNIC8QA1_17_LC_2_16_7/lcout  LogicCell40_SEQ_MODE_0000    400              4261   3712  RISE      16
I__369/I                               Odrv12                         0              4261   3712  RISE       1
I__369/O                               Odrv12                       491              4752   3712  RISE       1
I__372/I                               Sp12to4                        0              4752   4203  RISE       1
I__372/O                               Sp12to4                      428              5180   4203  RISE       1
I__382/I                               LocalMux                       0              5180   4203  RISE       1
I__382/O                               LocalMux                     330              5509   4203  RISE       1
I__387/I                               InMux                          0              5509   4273  RISE       1
I__387/O                               InMux                        259              5769   4273  RISE       1
asd.timer_13_LC_1_13_4/in1             LogicCell40_SEQ_MODE_1000      0              5769   4273  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_13_LC_1_13_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_2_LC_1_14_1/lcout
Path End         : asd.timer_16_LC_1_13_6/in1
Capture Clock    : asd.timer_16_LC_1_13_6/clk
Setup Constraint : 8060p
Path slack       : 4273p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -400
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10042

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   2848
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5769
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_2_LC_1_14_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_2_LC_1_14_1/lcout            LogicCell40_SEQ_MODE_1000    540              2921   2063  RISE       2
I__405/I                               Odrv4                          0              2921   3712  RISE       1
I__405/O                               Odrv4                        351              3272   3712  RISE       1
I__407/I                               LocalMux                       0              3272   3712  RISE       1
I__407/O                               LocalMux                     330              3602   3712  RISE       1
I__408/I                               InMux                          0              3602   3712  RISE       1
I__408/O                               InMux                        259              3861   3712  RISE       1
asd.timer_RNIC8QA1_17_LC_2_16_7/in1    LogicCell40_SEQ_MODE_0000      0              3861   3712  RISE       1
asd.timer_RNIC8QA1_17_LC_2_16_7/lcout  LogicCell40_SEQ_MODE_0000    400              4261   3712  RISE      16
I__369/I                               Odrv12                         0              4261   3712  RISE       1
I__369/O                               Odrv12                       491              4752   3712  RISE       1
I__372/I                               Sp12to4                        0              4752   4203  RISE       1
I__372/O                               Sp12to4                      428              5180   4203  RISE       1
I__382/I                               LocalMux                       0              5180   4203  RISE       1
I__382/O                               LocalMux                     330              5509   4203  RISE       1
I__389/I                               InMux                          0              5509   4273  RISE       1
I__389/O                               InMux                        259              5769   4273  RISE       1
asd.timer_16_LC_1_13_6/in1             LogicCell40_SEQ_MODE_1000      0              5769   4273  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_16_LC_1_13_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_2_LC_1_14_1/lcout
Path End         : asd.timer_14_LC_1_13_5/in2
Capture Clock    : asd.timer_14_LC_1_13_5/clk
Setup Constraint : 8060p
Path slack       : 4301p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -372
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10070

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   2848
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5769
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_2_LC_1_14_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_2_LC_1_14_1/lcout            LogicCell40_SEQ_MODE_1000    540              2921   2063  RISE       2
I__405/I                               Odrv4                          0              2921   3712  RISE       1
I__405/O                               Odrv4                        351              3272   3712  RISE       1
I__407/I                               LocalMux                       0              3272   3712  RISE       1
I__407/O                               LocalMux                     330              3602   3712  RISE       1
I__408/I                               InMux                          0              3602   3712  RISE       1
I__408/O                               InMux                        259              3861   3712  RISE       1
asd.timer_RNIC8QA1_17_LC_2_16_7/in1    LogicCell40_SEQ_MODE_0000      0              3861   3712  RISE       1
asd.timer_RNIC8QA1_17_LC_2_16_7/lcout  LogicCell40_SEQ_MODE_0000    400              4261   3712  RISE      16
I__369/I                               Odrv12                         0              4261   3712  RISE       1
I__369/O                               Odrv12                       491              4752   3712  RISE       1
I__372/I                               Sp12to4                        0              4752   4203  RISE       1
I__372/O                               Sp12to4                      428              5180   4203  RISE       1
I__382/I                               LocalMux                       0              5180   4203  RISE       1
I__382/O                               LocalMux                     330              5509   4203  RISE       1
I__388/I                               InMux                          0              5509   4301  RISE       1
I__388/O                               InMux                        259              5769   4301  RISE       1
I__391/I                               CascadeMux                     0              5769   4301  RISE       1
I__391/O                               CascadeMux                     0              5769   4301  RISE       1
asd.timer_14_LC_1_13_5/in2             LogicCell40_SEQ_MODE_1000      0              5769   4301  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_14_LC_1_13_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_1_LC_2_15_2/lcout
Path End         : asd.timer_15_LC_1_15_6/in3
Capture Clock    : asd.timer_15_LC_1_15_6/clk
Setup Constraint : 8060p
Path slack       : 4301p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -274
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10168

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   2946
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5867
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_1_LC_2_15_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_1_LC_2_15_2/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1937  RISE       3
I__392/I                                  LocalMux                       0              2921   1937  RISE       1
I__392/O                                  LocalMux                     330              3251   1937  RISE       1
I__395/I                                  InMux                          0              3251   1937  RISE       1
I__395/O                                  InMux                        259              3510   1937  RISE       1
asd.un5_timer_cry_1_c_LC_1_14_0/in1       LogicCell40_SEQ_MODE_0000      0              3510   1937  RISE       1
asd.un5_timer_cry_1_c_LC_1_14_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770   1937  RISE       2
asd.timer_2_LC_1_14_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770   1937  RISE       1
asd.timer_2_LC_1_14_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896   1937  RISE       2
asd.timer_3_LC_1_14_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896   1937  RISE       1
asd.timer_3_LC_1_14_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022   1937  RISE       2
asd.timer_4_LC_1_14_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022   1937  RISE       1
asd.timer_4_LC_1_14_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149   1937  RISE       2
asd.timer_5_LC_1_14_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149   1937  RISE       1
asd.timer_5_LC_1_14_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275   1937  RISE       2
asd.timer_RNO_0_6_LC_1_14_5/carryin       LogicCell40_SEQ_MODE_0000      0              4275   1937  RISE       1
asd.timer_RNO_0_6_LC_1_14_5/carryout      LogicCell40_SEQ_MODE_0000    126              4401   1937  RISE       2
asd.timer_7_LC_1_14_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401   1937  RISE       1
asd.timer_7_LC_1_14_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527   1937  RISE       2
asd.timer_8_LC_1_14_7/carryin             LogicCell40_SEQ_MODE_1000      0              4527   1937  RISE       1
asd.timer_8_LC_1_14_7/carryout            LogicCell40_SEQ_MODE_1000    126              4654   1937  RISE       1
IN_MUX_bfv_1_15_0_/carryinitin            ICE_CARRY_IN_MUX               0              4654   1937  RISE       1
IN_MUX_bfv_1_15_0_/carryinitout           ICE_CARRY_IN_MUX             196              4850   1937  RISE       2
asd.timer_9_LC_1_15_0/carryin             LogicCell40_SEQ_MODE_1000      0              4850   1937  RISE       1
asd.timer_9_LC_1_15_0/carryout            LogicCell40_SEQ_MODE_1000    126              4976   1937  RISE       2
asd.timer_10_LC_1_15_1/carryin            LogicCell40_SEQ_MODE_1000      0              4976   1937  RISE       1
asd.timer_10_LC_1_15_1/carryout           LogicCell40_SEQ_MODE_1000    126              5103   1937  RISE       2
asd.timer_RNO_0_11_LC_1_15_2/carryin      LogicCell40_SEQ_MODE_0000      0              5103   1937  RISE       1
asd.timer_RNO_0_11_LC_1_15_2/carryout     LogicCell40_SEQ_MODE_0000    126              5229   1937  RISE       2
asd.timer_RNO_0_12_LC_1_15_3/carryin      LogicCell40_SEQ_MODE_0000      0              5229   1937  RISE       1
asd.timer_RNO_0_12_LC_1_15_3/carryout     LogicCell40_SEQ_MODE_0000    126              5355   1937  RISE       2
asd.timer_RNO_0_13_LC_1_15_4/carryin      LogicCell40_SEQ_MODE_0000      0              5355   1937  RISE       1
asd.timer_RNO_0_13_LC_1_15_4/carryout     LogicCell40_SEQ_MODE_0000    126              5481   1937  RISE       2
asd.timer_RNO_0_14_LC_1_15_5/carryin      LogicCell40_SEQ_MODE_0000      0              5481   1937  RISE       1
asd.timer_RNO_0_14_LC_1_15_5/carryout     LogicCell40_SEQ_MODE_0000    126              5608   1937  RISE       2
I__175/I                                  InMux                          0              5608   4301  RISE       1
I__175/O                                  InMux                        259              5867   4301  RISE       1
asd.timer_15_LC_1_15_6/in3                LogicCell40_SEQ_MODE_1000      0              5867   4301  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__459/I                                            ClkMux                         0              2073  RISE       1
I__459/O                                            ClkMux                       309              2381  RISE       1
asd.timer_15_LC_1_15_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_1_LC_2_15_2/lcout
Path End         : asd.timer_6_LC_2_15_7/in2
Capture Clock    : asd.timer_6_LC_2_15_7/clk
Setup Constraint : 8060p
Path slack       : 4631p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -372
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10070

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   2518
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5439
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_1_LC_2_15_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_1_LC_2_15_2/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1937  RISE       3
I__392/I                                  LocalMux                       0              2921   1937  RISE       1
I__392/O                                  LocalMux                     330              3251   1937  RISE       1
I__395/I                                  InMux                          0              3251   1937  RISE       1
I__395/O                                  InMux                        259              3510   1937  RISE       1
asd.un5_timer_cry_1_c_LC_1_14_0/in1       LogicCell40_SEQ_MODE_0000      0              3510   1937  RISE       1
asd.un5_timer_cry_1_c_LC_1_14_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770   1937  RISE       2
asd.timer_2_LC_1_14_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770   1937  RISE       1
asd.timer_2_LC_1_14_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896   1937  RISE       2
asd.timer_3_LC_1_14_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896   1937  RISE       1
asd.timer_3_LC_1_14_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022   1937  RISE       2
asd.timer_4_LC_1_14_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022   1937  RISE       1
asd.timer_4_LC_1_14_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149   1937  RISE       2
asd.timer_5_LC_1_14_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149   1937  RISE       1
asd.timer_5_LC_1_14_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275   1937  RISE       2
I__160/I                                  InMux                          0              4275   4630  RISE       1
I__160/O                                  InMux                        259              4534   4630  RISE       1
asd.timer_RNO_0_6_LC_1_14_5/in3           LogicCell40_SEQ_MODE_0000      0              4534   4630  RISE       1
asd.timer_RNO_0_6_LC_1_14_5/lcout         LogicCell40_SEQ_MODE_0000    316              4850   4630  RISE       1
I__286/I                                  LocalMux                       0              4850   4630  RISE       1
I__286/O                                  LocalMux                     330              5180   4630  RISE       1
I__287/I                                  InMux                          0              5180   4630  RISE       1
I__287/O                                  InMux                        259              5439   4630  RISE       1
I__288/I                                  CascadeMux                     0              5439   4630  RISE       1
I__288/O                                  CascadeMux                     0              5439   4630  RISE       1
asd.timer_6_LC_2_15_7/in2                 LogicCell40_SEQ_MODE_1000      0              5439   4630  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_6_LC_2_15_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_2_LC_1_14_1/lcout
Path End         : asd.current_time_0_LC_2_12_0/in1
Capture Clock    : asd.current_time_0_LC_2_12_0/clk
Setup Constraint : 8060p
Path slack       : 4701p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -400
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10042

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   2420
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5341
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_2_LC_1_14_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_2_LC_1_14_1/lcout            LogicCell40_SEQ_MODE_1000    540              2921   2063  RISE       2
I__405/I                               Odrv4                          0              2921   3712  RISE       1
I__405/O                               Odrv4                        351              3272   3712  RISE       1
I__407/I                               LocalMux                       0              3272   3712  RISE       1
I__407/O                               LocalMux                     330              3602   3712  RISE       1
I__408/I                               InMux                          0              3602   3712  RISE       1
I__408/O                               InMux                        259              3861   3712  RISE       1
asd.timer_RNIC8QA1_17_LC_2_16_7/in1    LogicCell40_SEQ_MODE_0000      0              3861   3712  RISE       1
asd.timer_RNIC8QA1_17_LC_2_16_7/lcout  LogicCell40_SEQ_MODE_0000    400              4261   3712  RISE      16
I__369/I                               Odrv12                         0              4261   3712  RISE       1
I__369/O                               Odrv12                       491              4752   3712  RISE       1
I__373/I                               LocalMux                       0              4752   4701  RISE       1
I__373/O                               LocalMux                     330              5082   4701  RISE       1
I__383/I                               InMux                          0              5082   4701  RISE       1
I__383/O                               InMux                        259              5341   4701  RISE       1
asd.current_time_0_LC_2_12_0/in1       LogicCell40_SEQ_MODE_1000      0              5341   4701  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__456/I                                            ClkMux                         0              2073  RISE       1
I__456/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_0_LC_2_12_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_1_LC_2_13_7/lcout
Path End         : asd.current_time_7_LC_2_13_3/in3
Capture Clock    : asd.current_time_7_LC_2_13_3/clk
Setup Constraint : 8060p
Path slack       : 4715p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -274
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10168

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   2532
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5453
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_1_LC_2_13_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_1_LC_2_13_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921   4715  RISE      12
I__554/I                                     LocalMux                       0              2921   4715  RISE       1
I__554/O                                     LocalMux                     330              3251   4715  RISE       1
I__559/I                                     InMux                          0              3251   4715  RISE       1
I__559/O                                     InMux                        259              3510   4715  RISE       1
asd.current_time_RNI17HH_2_LC_2_14_2/in0     LogicCell40_SEQ_MODE_0000      0              3510   4715  RISE       1
asd.current_time_RNI17HH_2_LC_2_14_2/lcout   LogicCell40_SEQ_MODE_0000    449              3959   4715  RISE       2
I__238/I                                     LocalMux                       0              3959   4715  RISE       1
I__238/O                                     LocalMux                     330              4289   4715  RISE       1
I__239/I                                     InMux                          0              4289   4715  RISE       1
I__239/O                                     InMux                        259              4548   4715  RISE       1
asd.current_time_RNIA9RB1_5_LC_2_13_0/in3    LogicCell40_SEQ_MODE_0000      0              4548   4715  RISE       1
asd.current_time_RNIA9RB1_5_LC_2_13_0/lcout  LogicCell40_SEQ_MODE_0000    316              4864   4715  RISE       1
I__176/I                                     LocalMux                       0              4864   4715  RISE       1
I__176/O                                     LocalMux                     330              5194   4715  RISE       1
I__177/I                                     InMux                          0              5194   4715  RISE       1
I__177/O                                     InMux                        259              5453   4715  RISE       1
asd.current_time_7_LC_2_13_3/in3             LogicCell40_SEQ_MODE_1000      0              5453   4715  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_7_LC_2_13_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_9_LC_1_15_0/lcout
Path End         : asd.timer_6_LC_2_15_7/in1
Capture Clock    : asd.timer_6_LC_2_15_7/clk
Setup Constraint : 8060p
Path slack       : 4792p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -400
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10042

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   2329
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5250
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__459/I                                            ClkMux                         0              2073  RISE       1
I__459/O                                            ClkMux                       309              2381  RISE       1
asd.timer_9_LC_1_15_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_9_LC_1_15_0/lcout            LogicCell40_SEQ_MODE_1000    540              2921   3144  RISE       2
I__154/I                               Odrv4                          0              2921   4104  RISE       1
I__154/O                               Odrv4                        351              3272   4104  RISE       1
I__156/I                               LocalMux                       0              3272   4104  RISE       1
I__156/O                               LocalMux                     330              3602   4104  RISE       1
I__157/I                               InMux                          0              3602   4104  RISE       1
I__157/O                               InMux                        259              3861   4104  RISE       1
asd.timer_RNIU46E1_10_LC_1_13_0/in0    LogicCell40_SEQ_MODE_0000      0              3861   4104  RISE       1
asd.timer_RNIU46E1_10_LC_1_13_0/lcout  LogicCell40_SEQ_MODE_0000    449              4310   4104  RISE      15
I__290/I                               Odrv4                          0              4310   4792  RISE       1
I__290/O                               Odrv4                        351              4661   4792  RISE       1
I__295/I                               LocalMux                       0              4661   4792  RISE       1
I__295/O                               LocalMux                     330              4990   4792  RISE       1
I__304/I                               InMux                          0              4990   4792  RISE       1
I__304/O                               InMux                        259              5250   4792  RISE       1
asd.timer_6_LC_2_15_7/in1              LogicCell40_SEQ_MODE_1000      0              5250   4792  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_6_LC_2_15_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_9_LC_1_15_0/lcout
Path End         : asd.timer_1_LC_2_15_2/in1
Capture Clock    : asd.timer_1_LC_2_15_2/clk
Setup Constraint : 8060p
Path slack       : 4792p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -400
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10042

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   2329
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5250
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__459/I                                            ClkMux                         0              2073  RISE       1
I__459/O                                            ClkMux                       309              2381  RISE       1
asd.timer_9_LC_1_15_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_9_LC_1_15_0/lcout            LogicCell40_SEQ_MODE_1000    540              2921   3144  RISE       2
I__154/I                               Odrv4                          0              2921   4104  RISE       1
I__154/O                               Odrv4                        351              3272   4104  RISE       1
I__156/I                               LocalMux                       0              3272   4104  RISE       1
I__156/O                               LocalMux                     330              3602   4104  RISE       1
I__157/I                               InMux                          0              3602   4104  RISE       1
I__157/O                               InMux                        259              3861   4104  RISE       1
asd.timer_RNIU46E1_10_LC_1_13_0/in0    LogicCell40_SEQ_MODE_0000      0              3861   4104  RISE       1
asd.timer_RNIU46E1_10_LC_1_13_0/lcout  LogicCell40_SEQ_MODE_0000    449              4310   4104  RISE      15
I__290/I                               Odrv4                          0              4310   4792  RISE       1
I__290/O                               Odrv4                        351              4661   4792  RISE       1
I__296/I                               LocalMux                       0              4661   4792  RISE       1
I__296/O                               LocalMux                     330              4990   4792  RISE       1
I__308/I                               InMux                          0              4990   4792  RISE       1
I__308/O                               InMux                        259              5250   4792  RISE       1
asd.timer_1_LC_2_15_2/in1              LogicCell40_SEQ_MODE_1000      0              5250   4792  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_1_LC_2_15_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_9_LC_1_15_0/lcout
Path End         : asd.timer_19_LC_2_15_0/in2
Capture Clock    : asd.timer_19_LC_2_15_0/clk
Setup Constraint : 8060p
Path slack       : 4820p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -372
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10070

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   2329
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5250
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__459/I                                            ClkMux                         0              2073  RISE       1
I__459/O                                            ClkMux                       309              2381  RISE       1
asd.timer_9_LC_1_15_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_9_LC_1_15_0/lcout            LogicCell40_SEQ_MODE_1000    540              2921   3144  RISE       2
I__154/I                               Odrv4                          0              2921   4104  RISE       1
I__154/O                               Odrv4                        351              3272   4104  RISE       1
I__156/I                               LocalMux                       0              3272   4104  RISE       1
I__156/O                               LocalMux                     330              3602   4104  RISE       1
I__157/I                               InMux                          0              3602   4104  RISE       1
I__157/O                               InMux                        259              3861   4104  RISE       1
asd.timer_RNIU46E1_10_LC_1_13_0/in0    LogicCell40_SEQ_MODE_0000      0              3861   4104  RISE       1
asd.timer_RNIU46E1_10_LC_1_13_0/lcout  LogicCell40_SEQ_MODE_0000    449              4310   4104  RISE      15
I__290/I                               Odrv4                          0              4310   4792  RISE       1
I__290/O                               Odrv4                        351              4661   4792  RISE       1
I__295/I                               LocalMux                       0              4661   4792  RISE       1
I__295/O                               LocalMux                     330              4990   4792  RISE       1
I__305/I                               InMux                          0              4990   4820  RISE       1
I__305/O                               InMux                        259              5250   4820  RISE       1
I__316/I                               CascadeMux                     0              5250   4820  RISE       1
I__316/O                               CascadeMux                     0              5250   4820  RISE       1
asd.timer_19_LC_2_15_0/in2             LogicCell40_SEQ_MODE_1000      0              5250   4820  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_19_LC_2_15_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_9_LC_1_15_0/lcout
Path End         : asd.timer_21_LC_2_15_4/in2
Capture Clock    : asd.timer_21_LC_2_15_4/clk
Setup Constraint : 8060p
Path slack       : 4820p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -372
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10070

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   2329
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5250
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__459/I                                            ClkMux                         0              2073  RISE       1
I__459/O                                            ClkMux                       309              2381  RISE       1
asd.timer_9_LC_1_15_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_9_LC_1_15_0/lcout            LogicCell40_SEQ_MODE_1000    540              2921   3144  RISE       2
I__154/I                               Odrv4                          0              2921   4104  RISE       1
I__154/O                               Odrv4                        351              3272   4104  RISE       1
I__156/I                               LocalMux                       0              3272   4104  RISE       1
I__156/O                               LocalMux                     330              3602   4104  RISE       1
I__157/I                               InMux                          0              3602   4104  RISE       1
I__157/O                               InMux                        259              3861   4104  RISE       1
asd.timer_RNIU46E1_10_LC_1_13_0/in0    LogicCell40_SEQ_MODE_0000      0              3861   4104  RISE       1
asd.timer_RNIU46E1_10_LC_1_13_0/lcout  LogicCell40_SEQ_MODE_0000    449              4310   4104  RISE      15
I__290/I                               Odrv4                          0              4310   4792  RISE       1
I__290/O                               Odrv4                        351              4661   4792  RISE       1
I__295/I                               LocalMux                       0              4661   4792  RISE       1
I__295/O                               LocalMux                     330              4990   4792  RISE       1
I__306/I                               InMux                          0              4990   4820  RISE       1
I__306/O                               InMux                        259              5250   4820  RISE       1
I__317/I                               CascadeMux                     0              5250   4820  RISE       1
I__317/O                               CascadeMux                     0              5250   4820  RISE       1
asd.timer_21_LC_2_15_4/in2             LogicCell40_SEQ_MODE_1000      0              5250   4820  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_21_LC_2_15_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_9_LC_1_15_0/lcout
Path End         : asd.timer_24_LC_2_15_6/in2
Capture Clock    : asd.timer_24_LC_2_15_6/clk
Setup Constraint : 8060p
Path slack       : 4820p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -372
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10070

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   2329
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5250
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__459/I                                            ClkMux                         0              2073  RISE       1
I__459/O                                            ClkMux                       309              2381  RISE       1
asd.timer_9_LC_1_15_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_9_LC_1_15_0/lcout            LogicCell40_SEQ_MODE_1000    540              2921   3144  RISE       2
I__154/I                               Odrv4                          0              2921   4104  RISE       1
I__154/O                               Odrv4                        351              3272   4104  RISE       1
I__156/I                               LocalMux                       0              3272   4104  RISE       1
I__156/O                               LocalMux                     330              3602   4104  RISE       1
I__157/I                               InMux                          0              3602   4104  RISE       1
I__157/O                               InMux                        259              3861   4104  RISE       1
asd.timer_RNIU46E1_10_LC_1_13_0/in0    LogicCell40_SEQ_MODE_0000      0              3861   4104  RISE       1
asd.timer_RNIU46E1_10_LC_1_13_0/lcout  LogicCell40_SEQ_MODE_0000    449              4310   4104  RISE      15
I__290/I                               Odrv4                          0              4310   4792  RISE       1
I__290/O                               Odrv4                        351              4661   4792  RISE       1
I__295/I                               LocalMux                       0              4661   4792  RISE       1
I__295/O                               LocalMux                     330              4990   4792  RISE       1
I__307/I                               InMux                          0              4990   4820  RISE       1
I__307/O                               InMux                        259              5250   4820  RISE       1
I__318/I                               CascadeMux                     0              5250   4820  RISE       1
I__318/O                               CascadeMux                     0              5250   4820  RISE       1
asd.timer_24_LC_2_15_6/in2             LogicCell40_SEQ_MODE_1000      0              5250   4820  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_24_LC_2_15_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_9_LC_1_15_0/lcout
Path End         : asd.timer_20_LC_2_15_3/in2
Capture Clock    : asd.timer_20_LC_2_15_3/clk
Setup Constraint : 8060p
Path slack       : 4820p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -372
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10070

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   2329
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5250
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__459/I                                            ClkMux                         0              2073  RISE       1
I__459/O                                            ClkMux                       309              2381  RISE       1
asd.timer_9_LC_1_15_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_9_LC_1_15_0/lcout            LogicCell40_SEQ_MODE_1000    540              2921   3144  RISE       2
I__154/I                               Odrv4                          0              2921   4104  RISE       1
I__154/O                               Odrv4                        351              3272   4104  RISE       1
I__156/I                               LocalMux                       0              3272   4104  RISE       1
I__156/O                               LocalMux                     330              3602   4104  RISE       1
I__157/I                               InMux                          0              3602   4104  RISE       1
I__157/O                               InMux                        259              3861   4104  RISE       1
asd.timer_RNIU46E1_10_LC_1_13_0/in0    LogicCell40_SEQ_MODE_0000      0              3861   4104  RISE       1
asd.timer_RNIU46E1_10_LC_1_13_0/lcout  LogicCell40_SEQ_MODE_0000    449              4310   4104  RISE      15
I__290/I                               Odrv4                          0              4310   4792  RISE       1
I__290/O                               Odrv4                        351              4661   4792  RISE       1
I__296/I                               LocalMux                       0              4661   4792  RISE       1
I__296/O                               LocalMux                     330              4990   4792  RISE       1
I__309/I                               InMux                          0              4990   4820  RISE       1
I__309/O                               InMux                        259              5250   4820  RISE       1
I__319/I                               CascadeMux                     0              5250   4820  RISE       1
I__319/O                               CascadeMux                     0              5250   4820  RISE       1
asd.timer_20_LC_2_15_3/in2             LogicCell40_SEQ_MODE_1000      0              5250   4820  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_20_LC_2_15_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_9_LC_1_15_0/lcout
Path End         : asd.timer_22_LC_2_15_5/in2
Capture Clock    : asd.timer_22_LC_2_15_5/clk
Setup Constraint : 8060p
Path slack       : 4820p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -372
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10070

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   2329
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5250
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__459/I                                            ClkMux                         0              2073  RISE       1
I__459/O                                            ClkMux                       309              2381  RISE       1
asd.timer_9_LC_1_15_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_9_LC_1_15_0/lcout            LogicCell40_SEQ_MODE_1000    540              2921   3144  RISE       2
I__154/I                               Odrv4                          0              2921   4104  RISE       1
I__154/O                               Odrv4                        351              3272   4104  RISE       1
I__156/I                               LocalMux                       0              3272   4104  RISE       1
I__156/O                               LocalMux                     330              3602   4104  RISE       1
I__157/I                               InMux                          0              3602   4104  RISE       1
I__157/O                               InMux                        259              3861   4104  RISE       1
asd.timer_RNIU46E1_10_LC_1_13_0/in0    LogicCell40_SEQ_MODE_0000      0              3861   4104  RISE       1
asd.timer_RNIU46E1_10_LC_1_13_0/lcout  LogicCell40_SEQ_MODE_0000    449              4310   4104  RISE      15
I__290/I                               Odrv4                          0              4310   4792  RISE       1
I__290/O                               Odrv4                        351              4661   4792  RISE       1
I__296/I                               LocalMux                       0              4661   4792  RISE       1
I__296/O                               LocalMux                     330              4990   4792  RISE       1
I__310/I                               InMux                          0              4990   4820  RISE       1
I__310/O                               InMux                        259              5250   4820  RISE       1
I__320/I                               CascadeMux                     0              5250   4820  RISE       1
I__320/O                               CascadeMux                     0              5250   4820  RISE       1
asd.timer_22_LC_2_15_5/in2             LogicCell40_SEQ_MODE_1000      0              5250   4820  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_22_LC_2_15_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_1_LC_2_15_2/lcout
Path End         : asd.timer_10_LC_1_15_1/in3
Capture Clock    : asd.timer_10_LC_1_15_1/clk
Setup Constraint : 8060p
Path slack       : 4932p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -274
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10168

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   2315
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5236
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_1_LC_2_15_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_1_LC_2_15_2/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1937  RISE       3
I__392/I                                  LocalMux                       0              2921   1937  RISE       1
I__392/O                                  LocalMux                     330              3251   1937  RISE       1
I__395/I                                  InMux                          0              3251   1937  RISE       1
I__395/O                                  InMux                        259              3510   1937  RISE       1
asd.un5_timer_cry_1_c_LC_1_14_0/in1       LogicCell40_SEQ_MODE_0000      0              3510   1937  RISE       1
asd.un5_timer_cry_1_c_LC_1_14_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770   1937  RISE       2
asd.timer_2_LC_1_14_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770   1937  RISE       1
asd.timer_2_LC_1_14_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896   1937  RISE       2
asd.timer_3_LC_1_14_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896   1937  RISE       1
asd.timer_3_LC_1_14_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022   1937  RISE       2
asd.timer_4_LC_1_14_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022   1937  RISE       1
asd.timer_4_LC_1_14_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149   1937  RISE       2
asd.timer_5_LC_1_14_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149   1937  RISE       1
asd.timer_5_LC_1_14_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275   1937  RISE       2
asd.timer_RNO_0_6_LC_1_14_5/carryin       LogicCell40_SEQ_MODE_0000      0              4275   1937  RISE       1
asd.timer_RNO_0_6_LC_1_14_5/carryout      LogicCell40_SEQ_MODE_0000    126              4401   1937  RISE       2
asd.timer_7_LC_1_14_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401   1937  RISE       1
asd.timer_7_LC_1_14_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527   1937  RISE       2
asd.timer_8_LC_1_14_7/carryin             LogicCell40_SEQ_MODE_1000      0              4527   1937  RISE       1
asd.timer_8_LC_1_14_7/carryout            LogicCell40_SEQ_MODE_1000    126              4654   1937  RISE       1
IN_MUX_bfv_1_15_0_/carryinitin            ICE_CARRY_IN_MUX               0              4654   1937  RISE       1
IN_MUX_bfv_1_15_0_/carryinitout           ICE_CARRY_IN_MUX             196              4850   1937  RISE       2
asd.timer_9_LC_1_15_0/carryin             LogicCell40_SEQ_MODE_1000      0              4850   1937  RISE       1
asd.timer_9_LC_1_15_0/carryout            LogicCell40_SEQ_MODE_1000    126              4976   1937  RISE       2
I__145/I                                  InMux                          0              4976   4932  RISE       1
I__145/O                                  InMux                        259              5236   4932  RISE       1
asd.timer_10_LC_1_15_1/in3                LogicCell40_SEQ_MODE_1000      0              5236   4932  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__459/I                                            ClkMux                         0              2073  RISE       1
I__459/O                                            ClkMux                       309              2381  RISE       1
asd.timer_10_LC_1_15_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_1_LC_2_15_2/lcout
Path End         : asd.timer_9_LC_1_15_0/in3
Capture Clock    : asd.timer_9_LC_1_15_0/clk
Setup Constraint : 8060p
Path slack       : 5058p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -274
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10168

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   2189
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5110
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_1_LC_2_15_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_1_LC_2_15_2/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1937  RISE       3
I__392/I                                  LocalMux                       0              2921   1937  RISE       1
I__392/O                                  LocalMux                     330              3251   1937  RISE       1
I__395/I                                  InMux                          0              3251   1937  RISE       1
I__395/O                                  InMux                        259              3510   1937  RISE       1
asd.un5_timer_cry_1_c_LC_1_14_0/in1       LogicCell40_SEQ_MODE_0000      0              3510   1937  RISE       1
asd.un5_timer_cry_1_c_LC_1_14_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770   1937  RISE       2
asd.timer_2_LC_1_14_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770   1937  RISE       1
asd.timer_2_LC_1_14_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896   1937  RISE       2
asd.timer_3_LC_1_14_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896   1937  RISE       1
asd.timer_3_LC_1_14_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022   1937  RISE       2
asd.timer_4_LC_1_14_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022   1937  RISE       1
asd.timer_4_LC_1_14_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149   1937  RISE       2
asd.timer_5_LC_1_14_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149   1937  RISE       1
asd.timer_5_LC_1_14_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275   1937  RISE       2
asd.timer_RNO_0_6_LC_1_14_5/carryin       LogicCell40_SEQ_MODE_0000      0              4275   1937  RISE       1
asd.timer_RNO_0_6_LC_1_14_5/carryout      LogicCell40_SEQ_MODE_0000    126              4401   1937  RISE       2
asd.timer_7_LC_1_14_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401   1937  RISE       1
asd.timer_7_LC_1_14_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527   1937  RISE       2
asd.timer_8_LC_1_14_7/carryin             LogicCell40_SEQ_MODE_1000      0              4527   1937  RISE       1
asd.timer_8_LC_1_14_7/carryout            LogicCell40_SEQ_MODE_1000    126              4654   1937  RISE       1
IN_MUX_bfv_1_15_0_/carryinitin            ICE_CARRY_IN_MUX               0              4654   1937  RISE       1
IN_MUX_bfv_1_15_0_/carryinitout           ICE_CARRY_IN_MUX             196              4850   1937  RISE       2
I__152/I                                  InMux                          0              4850   5058  RISE       1
I__152/O                                  InMux                        259              5110   5058  RISE       1
asd.timer_9_LC_1_15_0/in3                 LogicCell40_SEQ_MODE_1000      0              5110   5058  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__459/I                                            ClkMux                         0              2073  RISE       1
I__459/O                                            ClkMux                       309              2381  RISE       1
asd.timer_9_LC_1_15_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_9_LC_1_15_0/lcout
Path End         : asd.current_time_0_LC_2_12_0/in0
Capture Clock    : asd.current_time_0_LC_2_12_0/clk
Setup Constraint : 8060p
Path slack       : 5072p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)   8060
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       9971

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1978
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4899
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__459/I                                            ClkMux                         0              2073  RISE       1
I__459/O                                            ClkMux                       309              2381  RISE       1
asd.timer_9_LC_1_15_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_9_LC_1_15_0/lcout            LogicCell40_SEQ_MODE_1000    540              2921   3144  RISE       2
I__154/I                               Odrv4                          0              2921   4104  RISE       1
I__154/O                               Odrv4                        351              3272   4104  RISE       1
I__156/I                               LocalMux                       0              3272   4104  RISE       1
I__156/O                               LocalMux                     330              3602   4104  RISE       1
I__157/I                               InMux                          0              3602   4104  RISE       1
I__157/O                               InMux                        259              3861   4104  RISE       1
asd.timer_RNIU46E1_10_LC_1_13_0/in0    LogicCell40_SEQ_MODE_0000      0              3861   4104  RISE       1
asd.timer_RNIU46E1_10_LC_1_13_0/lcout  LogicCell40_SEQ_MODE_0000    449              4310   4104  RISE      15
I__291/I                               LocalMux                       0              4310   5072  RISE       1
I__291/O                               LocalMux                     330              4640   5072  RISE       1
I__297/I                               InMux                          0              4640   5072  RISE       1
I__297/O                               InMux                        259              4899   5072  RISE       1
asd.current_time_0_LC_2_12_0/in0       LogicCell40_SEQ_MODE_1000      0              4899   5072  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__456/I                                            ClkMux                         0              2073  RISE       1
I__456/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_0_LC_2_12_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_2_LC_1_14_1/lcout
Path End         : asd.timer_19_LC_2_15_0/in0
Capture Clock    : asd.timer_19_LC_2_15_0/clk
Setup Constraint : 8060p
Path slack       : 5121p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)   8060
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       9971

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1929
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4850
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_2_LC_1_14_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_2_LC_1_14_1/lcout            LogicCell40_SEQ_MODE_1000    540              2921   2063  RISE       2
I__405/I                               Odrv4                          0              2921   3712  RISE       1
I__405/O                               Odrv4                        351              3272   3712  RISE       1
I__407/I                               LocalMux                       0              3272   3712  RISE       1
I__407/O                               LocalMux                     330              3602   3712  RISE       1
I__408/I                               InMux                          0              3602   3712  RISE       1
I__408/O                               InMux                        259              3861   3712  RISE       1
asd.timer_RNIC8QA1_17_LC_2_16_7/in1    LogicCell40_SEQ_MODE_0000      0              3861   3712  RISE       1
asd.timer_RNIC8QA1_17_LC_2_16_7/lcout  LogicCell40_SEQ_MODE_0000    400              4261   3712  RISE      16
I__370/I                               LocalMux                       0              4261   5121  RISE       1
I__370/O                               LocalMux                     330              4591   5121  RISE       1
I__374/I                               InMux                          0              4591   5121  RISE       1
I__374/O                               InMux                        259              4850   5121  RISE       1
asd.timer_19_LC_2_15_0/in0             LogicCell40_SEQ_MODE_1000      0              4850   5121  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_19_LC_2_15_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_2_LC_1_14_1/lcout
Path End         : asd.timer_1_LC_2_15_2/in0
Capture Clock    : asd.timer_1_LC_2_15_2/clk
Setup Constraint : 8060p
Path slack       : 5121p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)   8060
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       9971

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1929
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4850
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_2_LC_1_14_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_2_LC_1_14_1/lcout            LogicCell40_SEQ_MODE_1000    540              2921   2063  RISE       2
I__405/I                               Odrv4                          0              2921   3712  RISE       1
I__405/O                               Odrv4                        351              3272   3712  RISE       1
I__407/I                               LocalMux                       0              3272   3712  RISE       1
I__407/O                               LocalMux                     330              3602   3712  RISE       1
I__408/I                               InMux                          0              3602   3712  RISE       1
I__408/O                               InMux                        259              3861   3712  RISE       1
asd.timer_RNIC8QA1_17_LC_2_16_7/in1    LogicCell40_SEQ_MODE_0000      0              3861   3712  RISE       1
asd.timer_RNIC8QA1_17_LC_2_16_7/lcout  LogicCell40_SEQ_MODE_0000    400              4261   3712  RISE      16
I__370/I                               LocalMux                       0              4261   5121  RISE       1
I__370/O                               LocalMux                     330              4591   5121  RISE       1
I__375/I                               InMux                          0              4591   5121  RISE       1
I__375/O                               InMux                        259              4850   5121  RISE       1
asd.timer_1_LC_2_15_2/in0              LogicCell40_SEQ_MODE_1000      0              4850   5121  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_1_LC_2_15_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_2_LC_1_14_1/lcout
Path End         : asd.timer_21_LC_2_15_4/in0
Capture Clock    : asd.timer_21_LC_2_15_4/clk
Setup Constraint : 8060p
Path slack       : 5121p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)   8060
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       9971

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1929
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4850
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_2_LC_1_14_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_2_LC_1_14_1/lcout            LogicCell40_SEQ_MODE_1000    540              2921   2063  RISE       2
I__405/I                               Odrv4                          0              2921   3712  RISE       1
I__405/O                               Odrv4                        351              3272   3712  RISE       1
I__407/I                               LocalMux                       0              3272   3712  RISE       1
I__407/O                               LocalMux                     330              3602   3712  RISE       1
I__408/I                               InMux                          0              3602   3712  RISE       1
I__408/O                               InMux                        259              3861   3712  RISE       1
asd.timer_RNIC8QA1_17_LC_2_16_7/in1    LogicCell40_SEQ_MODE_0000      0              3861   3712  RISE       1
asd.timer_RNIC8QA1_17_LC_2_16_7/lcout  LogicCell40_SEQ_MODE_0000    400              4261   3712  RISE      16
I__370/I                               LocalMux                       0              4261   5121  RISE       1
I__370/O                               LocalMux                     330              4591   5121  RISE       1
I__377/I                               InMux                          0              4591   5121  RISE       1
I__377/O                               InMux                        259              4850   5121  RISE       1
asd.timer_21_LC_2_15_4/in0             LogicCell40_SEQ_MODE_1000      0              4850   5121  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_21_LC_2_15_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_2_LC_1_14_1/lcout
Path End         : asd.timer_24_LC_2_15_6/in0
Capture Clock    : asd.timer_24_LC_2_15_6/clk
Setup Constraint : 8060p
Path slack       : 5121p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)   8060
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       9971

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1929
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4850
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_2_LC_1_14_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_2_LC_1_14_1/lcout            LogicCell40_SEQ_MODE_1000    540              2921   2063  RISE       2
I__405/I                               Odrv4                          0              2921   3712  RISE       1
I__405/O                               Odrv4                        351              3272   3712  RISE       1
I__407/I                               LocalMux                       0              3272   3712  RISE       1
I__407/O                               LocalMux                     330              3602   3712  RISE       1
I__408/I                               InMux                          0              3602   3712  RISE       1
I__408/O                               InMux                        259              3861   3712  RISE       1
asd.timer_RNIC8QA1_17_LC_2_16_7/in1    LogicCell40_SEQ_MODE_0000      0              3861   3712  RISE       1
asd.timer_RNIC8QA1_17_LC_2_16_7/lcout  LogicCell40_SEQ_MODE_0000    400              4261   3712  RISE      16
I__370/I                               LocalMux                       0              4261   5121  RISE       1
I__370/O                               LocalMux                     330              4591   5121  RISE       1
I__379/I                               InMux                          0              4591   5121  RISE       1
I__379/O                               InMux                        259              4850   5121  RISE       1
asd.timer_24_LC_2_15_6/in0             LogicCell40_SEQ_MODE_1000      0              4850   5121  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_24_LC_2_15_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_9_LC_1_15_0/lcout
Path End         : asd.timer_14_LC_1_13_5/in1
Capture Clock    : asd.timer_14_LC_1_13_5/clk
Setup Constraint : 8060p
Path slack       : 5143p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -400
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10042

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1978
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4899
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__459/I                                            ClkMux                         0              2073  RISE       1
I__459/O                                            ClkMux                       309              2381  RISE       1
asd.timer_9_LC_1_15_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_9_LC_1_15_0/lcout            LogicCell40_SEQ_MODE_1000    540              2921   3144  RISE       2
I__154/I                               Odrv4                          0              2921   4104  RISE       1
I__154/O                               Odrv4                        351              3272   4104  RISE       1
I__156/I                               LocalMux                       0              3272   4104  RISE       1
I__156/O                               LocalMux                     330              3602   4104  RISE       1
I__157/I                               InMux                          0              3602   4104  RISE       1
I__157/O                               InMux                        259              3861   4104  RISE       1
asd.timer_RNIU46E1_10_LC_1_13_0/in0    LogicCell40_SEQ_MODE_0000      0              3861   4104  RISE       1
asd.timer_RNIU46E1_10_LC_1_13_0/lcout  LogicCell40_SEQ_MODE_0000    449              4310   4104  RISE      15
I__292/I                               LocalMux                       0              4310   5142  RISE       1
I__292/O                               LocalMux                     330              4640   5142  RISE       1
I__298/I                               InMux                          0              4640   5142  RISE       1
I__298/O                               InMux                        259              4899   5142  RISE       1
asd.timer_14_LC_1_13_5/in1             LogicCell40_SEQ_MODE_1000      0              4899   5142  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_14_LC_1_13_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_9_LC_1_15_0/lcout
Path End         : asd.timer_12_LC_1_13_3/in2
Capture Clock    : asd.timer_12_LC_1_13_3/clk
Setup Constraint : 8060p
Path slack       : 5171p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -372
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10070

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1978
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4899
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__459/I                                            ClkMux                         0              2073  RISE       1
I__459/O                                            ClkMux                       309              2381  RISE       1
asd.timer_9_LC_1_15_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_9_LC_1_15_0/lcout            LogicCell40_SEQ_MODE_1000    540              2921   3144  RISE       2
I__154/I                               Odrv4                          0              2921   4104  RISE       1
I__154/O                               Odrv4                        351              3272   4104  RISE       1
I__156/I                               LocalMux                       0              3272   4104  RISE       1
I__156/O                               LocalMux                     330              3602   4104  RISE       1
I__157/I                               InMux                          0              3602   4104  RISE       1
I__157/O                               InMux                        259              3861   4104  RISE       1
asd.timer_RNIU46E1_10_LC_1_13_0/in0    LogicCell40_SEQ_MODE_0000      0              3861   4104  RISE       1
asd.timer_RNIU46E1_10_LC_1_13_0/lcout  LogicCell40_SEQ_MODE_0000    449              4310   4104  RISE      15
I__293/I                               LocalMux                       0              4310   5170  RISE       1
I__293/O                               LocalMux                     330              4640   5170  RISE       1
I__302/I                               InMux                          0              4640   5170  RISE       1
I__302/O                               InMux                        259              4899   5170  RISE       1
I__314/I                               CascadeMux                     0              4899   5170  RISE       1
I__314/O                               CascadeMux                     0              4899   5170  RISE       1
asd.timer_12_LC_1_13_3/in2             LogicCell40_SEQ_MODE_1000      0              4899   5170  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_12_LC_1_13_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_9_LC_1_15_0/lcout
Path End         : asd.timer_11_LC_1_13_2/in2
Capture Clock    : asd.timer_11_LC_1_13_2/clk
Setup Constraint : 8060p
Path slack       : 5171p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -372
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10070

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1978
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4899
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__459/I                                            ClkMux                         0              2073  RISE       1
I__459/O                                            ClkMux                       309              2381  RISE       1
asd.timer_9_LC_1_15_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_9_LC_1_15_0/lcout            LogicCell40_SEQ_MODE_1000    540              2921   3144  RISE       2
I__154/I                               Odrv4                          0              2921   4104  RISE       1
I__154/O                               Odrv4                        351              3272   4104  RISE       1
I__156/I                               LocalMux                       0              3272   4104  RISE       1
I__156/O                               LocalMux                     330              3602   4104  RISE       1
I__157/I                               InMux                          0              3602   4104  RISE       1
I__157/O                               InMux                        259              3861   4104  RISE       1
asd.timer_RNIU46E1_10_LC_1_13_0/in0    LogicCell40_SEQ_MODE_0000      0              3861   4104  RISE       1
asd.timer_RNIU46E1_10_LC_1_13_0/lcout  LogicCell40_SEQ_MODE_0000    449              4310   4104  RISE      15
I__292/I                               LocalMux                       0              4310   5142  RISE       1
I__292/O                               LocalMux                     330              4640   5142  RISE       1
I__299/I                               InMux                          0              4640   5170  RISE       1
I__299/O                               InMux                        259              4899   5170  RISE       1
I__311/I                               CascadeMux                     0              4899   5170  RISE       1
I__311/O                               CascadeMux                     0              4899   5170  RISE       1
asd.timer_11_LC_1_13_2/in2             LogicCell40_SEQ_MODE_1000      0              4899   5170  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_11_LC_1_13_2/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_9_LC_1_15_0/lcout
Path End         : asd.timer_13_LC_1_13_4/in2
Capture Clock    : asd.timer_13_LC_1_13_4/clk
Setup Constraint : 8060p
Path slack       : 5171p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -372
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10070

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1978
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4899
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__459/I                                            ClkMux                         0              2073  RISE       1
I__459/O                                            ClkMux                       309              2381  RISE       1
asd.timer_9_LC_1_15_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_9_LC_1_15_0/lcout            LogicCell40_SEQ_MODE_1000    540              2921   3144  RISE       2
I__154/I                               Odrv4                          0              2921   4104  RISE       1
I__154/O                               Odrv4                        351              3272   4104  RISE       1
I__156/I                               LocalMux                       0              3272   4104  RISE       1
I__156/O                               LocalMux                     330              3602   4104  RISE       1
I__157/I                               InMux                          0              3602   4104  RISE       1
I__157/O                               InMux                        259              3861   4104  RISE       1
asd.timer_RNIU46E1_10_LC_1_13_0/in0    LogicCell40_SEQ_MODE_0000      0              3861   4104  RISE       1
asd.timer_RNIU46E1_10_LC_1_13_0/lcout  LogicCell40_SEQ_MODE_0000    449              4310   4104  RISE      15
I__292/I                               LocalMux                       0              4310   5142  RISE       1
I__292/O                               LocalMux                     330              4640   5142  RISE       1
I__300/I                               InMux                          0              4640   5170  RISE       1
I__300/O                               InMux                        259              4899   5170  RISE       1
I__312/I                               CascadeMux                     0              4899   5170  RISE       1
I__312/O                               CascadeMux                     0              4899   5170  RISE       1
asd.timer_13_LC_1_13_4/in2             LogicCell40_SEQ_MODE_1000      0              4899   5170  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_13_LC_1_13_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_9_LC_1_15_0/lcout
Path End         : asd.timer_16_LC_1_13_6/in2
Capture Clock    : asd.timer_16_LC_1_13_6/clk
Setup Constraint : 8060p
Path slack       : 5171p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -372
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10070

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1978
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4899
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__459/I                                            ClkMux                         0              2073  RISE       1
I__459/O                                            ClkMux                       309              2381  RISE       1
asd.timer_9_LC_1_15_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_9_LC_1_15_0/lcout            LogicCell40_SEQ_MODE_1000    540              2921   3144  RISE       2
I__154/I                               Odrv4                          0              2921   4104  RISE       1
I__154/O                               Odrv4                        351              3272   4104  RISE       1
I__156/I                               LocalMux                       0              3272   4104  RISE       1
I__156/O                               LocalMux                     330              3602   4104  RISE       1
I__157/I                               InMux                          0              3602   4104  RISE       1
I__157/O                               InMux                        259              3861   4104  RISE       1
asd.timer_RNIU46E1_10_LC_1_13_0/in0    LogicCell40_SEQ_MODE_0000      0              3861   4104  RISE       1
asd.timer_RNIU46E1_10_LC_1_13_0/lcout  LogicCell40_SEQ_MODE_0000    449              4310   4104  RISE      15
I__292/I                               LocalMux                       0              4310   5142  RISE       1
I__292/O                               LocalMux                     330              4640   5142  RISE       1
I__301/I                               InMux                          0              4640   5170  RISE       1
I__301/O                               InMux                        259              4899   5170  RISE       1
I__313/I                               CascadeMux                     0              4899   5170  RISE       1
I__313/O                               CascadeMux                     0              4899   5170  RISE       1
asd.timer_16_LC_1_13_6/in2             LogicCell40_SEQ_MODE_1000      0              4899   5170  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_16_LC_1_13_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_9_LC_1_15_0/lcout
Path End         : asd.timer_18_LC_1_13_7/in2
Capture Clock    : asd.timer_18_LC_1_13_7/clk
Setup Constraint : 8060p
Path slack       : 5171p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -372
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10070

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1978
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4899
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__459/I                                            ClkMux                         0              2073  RISE       1
I__459/O                                            ClkMux                       309              2381  RISE       1
asd.timer_9_LC_1_15_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_9_LC_1_15_0/lcout            LogicCell40_SEQ_MODE_1000    540              2921   3144  RISE       2
I__154/I                               Odrv4                          0              2921   4104  RISE       1
I__154/O                               Odrv4                        351              3272   4104  RISE       1
I__156/I                               LocalMux                       0              3272   4104  RISE       1
I__156/O                               LocalMux                     330              3602   4104  RISE       1
I__157/I                               InMux                          0              3602   4104  RISE       1
I__157/O                               InMux                        259              3861   4104  RISE       1
asd.timer_RNIU46E1_10_LC_1_13_0/in0    LogicCell40_SEQ_MODE_0000      0              3861   4104  RISE       1
asd.timer_RNIU46E1_10_LC_1_13_0/lcout  LogicCell40_SEQ_MODE_0000    449              4310   4104  RISE      15
I__293/I                               LocalMux                       0              4310   5170  RISE       1
I__293/O                               LocalMux                     330              4640   5170  RISE       1
I__303/I                               InMux                          0              4640   5170  RISE       1
I__303/O                               InMux                        259              4899   5170  RISE       1
I__315/I                               CascadeMux                     0              4899   5170  RISE       1
I__315/O                               CascadeMux                     0              4899   5170  RISE       1
asd.timer_18_LC_1_13_7/in2             LogicCell40_SEQ_MODE_1000      0              4899   5170  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_18_LC_1_13_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_2_LC_1_14_1/lcout
Path End         : asd.timer_20_LC_2_15_3/in1
Capture Clock    : asd.timer_20_LC_2_15_3/clk
Setup Constraint : 8060p
Path slack       : 5192p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -400
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10042

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1929
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4850
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_2_LC_1_14_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_2_LC_1_14_1/lcout            LogicCell40_SEQ_MODE_1000    540              2921   2063  RISE       2
I__405/I                               Odrv4                          0              2921   3712  RISE       1
I__405/O                               Odrv4                        351              3272   3712  RISE       1
I__407/I                               LocalMux                       0              3272   3712  RISE       1
I__407/O                               LocalMux                     330              3602   3712  RISE       1
I__408/I                               InMux                          0              3602   3712  RISE       1
I__408/O                               InMux                        259              3861   3712  RISE       1
asd.timer_RNIC8QA1_17_LC_2_16_7/in1    LogicCell40_SEQ_MODE_0000      0              3861   3712  RISE       1
asd.timer_RNIC8QA1_17_LC_2_16_7/lcout  LogicCell40_SEQ_MODE_0000    400              4261   3712  RISE      16
I__370/I                               LocalMux                       0              4261   5121  RISE       1
I__370/O                               LocalMux                     330              4591   5121  RISE       1
I__376/I                               InMux                          0              4591   5191  RISE       1
I__376/O                               InMux                        259              4850   5191  RISE       1
asd.timer_20_LC_2_15_3/in1             LogicCell40_SEQ_MODE_1000      0              4850   5191  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_20_LC_2_15_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_2_LC_1_14_1/lcout
Path End         : asd.timer_22_LC_2_15_5/in1
Capture Clock    : asd.timer_22_LC_2_15_5/clk
Setup Constraint : 8060p
Path slack       : 5192p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -400
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10042

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1929
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4850
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_2_LC_1_14_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_2_LC_1_14_1/lcout            LogicCell40_SEQ_MODE_1000    540              2921   2063  RISE       2
I__405/I                               Odrv4                          0              2921   3712  RISE       1
I__405/O                               Odrv4                        351              3272   3712  RISE       1
I__407/I                               LocalMux                       0              3272   3712  RISE       1
I__407/O                               LocalMux                     330              3602   3712  RISE       1
I__408/I                               InMux                          0              3602   3712  RISE       1
I__408/O                               InMux                        259              3861   3712  RISE       1
asd.timer_RNIC8QA1_17_LC_2_16_7/in1    LogicCell40_SEQ_MODE_0000      0              3861   3712  RISE       1
asd.timer_RNIC8QA1_17_LC_2_16_7/lcout  LogicCell40_SEQ_MODE_0000    400              4261   3712  RISE      16
I__370/I                               LocalMux                       0              4261   5121  RISE       1
I__370/O                               LocalMux                     330              4591   5121  RISE       1
I__378/I                               InMux                          0              4591   5191  RISE       1
I__378/O                               InMux                        259              4850   5191  RISE       1
asd.timer_22_LC_2_15_5/in1             LogicCell40_SEQ_MODE_1000      0              4850   5191  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_22_LC_2_15_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_1_LC_2_13_7/lcout
Path End         : asd.current_time_6_LC_2_13_1/in2
Capture Clock    : asd.current_time_6_LC_2_13_1/clk
Setup Constraint : 8060p
Path slack       : 5255p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -372
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10070

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1894
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4815
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_1_LC_2_13_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_1_LC_2_13_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921   4715  RISE      12
I__554/I                                     LocalMux                       0              2921   4715  RISE       1
I__554/O                                     LocalMux                     330              3251   4715  RISE       1
I__559/I                                     InMux                          0              3251   4715  RISE       1
I__559/O                                     InMux                        259              3510   4715  RISE       1
asd.current_time_RNI17HH_2_LC_2_14_2/in0     LogicCell40_SEQ_MODE_0000      0              3510   4715  RISE       1
asd.current_time_RNI17HH_2_LC_2_14_2/lcout   LogicCell40_SEQ_MODE_0000    449              3959   4715  RISE       2
I__238/I                                     LocalMux                       0              3959   4715  RISE       1
I__238/O                                     LocalMux                     330              4289   4715  RISE       1
I__239/I                                     InMux                          0              4289   4715  RISE       1
I__239/O                                     InMux                        259              4548   4715  RISE       1
asd.current_time_RNIA9RB1_5_LC_2_13_0/in3    LogicCell40_SEQ_MODE_0000      0              4548   4715  RISE       1
asd.current_time_RNIA9RB1_5_LC_2_13_0/ltout  LogicCell40_SEQ_MODE_0000    267              4815   5255  RISE       1
I__178/I                                     CascadeMux                     0              4815   5255  RISE       1
I__178/O                                     CascadeMux                     0              4815   5255  RISE       1
asd.current_time_6_LC_2_13_1/in2             LogicCell40_SEQ_MODE_1000      0              4815   5255  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_6_LC_2_13_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_2_LC_1_14_1/lcout
Path End         : asd.timer_6_LC_2_15_7/in3
Capture Clock    : asd.timer_6_LC_2_15_7/clk
Setup Constraint : 8060p
Path slack       : 5318p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -274
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10168

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1929
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4850
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_2_LC_1_14_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_2_LC_1_14_1/lcout            LogicCell40_SEQ_MODE_1000    540              2921   2063  RISE       2
I__405/I                               Odrv4                          0              2921   3712  RISE       1
I__405/O                               Odrv4                        351              3272   3712  RISE       1
I__407/I                               LocalMux                       0              3272   3712  RISE       1
I__407/O                               LocalMux                     330              3602   3712  RISE       1
I__408/I                               InMux                          0              3602   3712  RISE       1
I__408/O                               InMux                        259              3861   3712  RISE       1
asd.timer_RNIC8QA1_17_LC_2_16_7/in1    LogicCell40_SEQ_MODE_0000      0              3861   3712  RISE       1
asd.timer_RNIC8QA1_17_LC_2_16_7/lcout  LogicCell40_SEQ_MODE_0000    400              4261   3712  RISE      16
I__370/I                               LocalMux                       0              4261   5121  RISE       1
I__370/O                               LocalMux                     330              4591   5121  RISE       1
I__380/I                               InMux                          0              4591   5318  RISE       1
I__380/O                               InMux                        259              4850   5318  RISE       1
asd.timer_6_LC_2_15_7/in3              LogicCell40_SEQ_MODE_1000      0              4850   5318  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_6_LC_2_15_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_1_LC_2_15_2/lcout
Path End         : asd.timer_8_LC_1_14_7/in3
Capture Clock    : asd.timer_8_LC_1_14_7/clk
Setup Constraint : 8060p
Path slack       : 5381p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -274
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10168

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1866
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4787
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_1_LC_2_15_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_1_LC_2_15_2/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1937  RISE       3
I__392/I                                  LocalMux                       0              2921   1937  RISE       1
I__392/O                                  LocalMux                     330              3251   1937  RISE       1
I__395/I                                  InMux                          0              3251   1937  RISE       1
I__395/O                                  InMux                        259              3510   1937  RISE       1
asd.un5_timer_cry_1_c_LC_1_14_0/in1       LogicCell40_SEQ_MODE_0000      0              3510   1937  RISE       1
asd.un5_timer_cry_1_c_LC_1_14_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770   1937  RISE       2
asd.timer_2_LC_1_14_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770   1937  RISE       1
asd.timer_2_LC_1_14_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896   1937  RISE       2
asd.timer_3_LC_1_14_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896   1937  RISE       1
asd.timer_3_LC_1_14_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022   1937  RISE       2
asd.timer_4_LC_1_14_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022   1937  RISE       1
asd.timer_4_LC_1_14_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149   1937  RISE       2
asd.timer_5_LC_1_14_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149   1937  RISE       1
asd.timer_5_LC_1_14_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275   1937  RISE       2
asd.timer_RNO_0_6_LC_1_14_5/carryin       LogicCell40_SEQ_MODE_0000      0              4275   1937  RISE       1
asd.timer_RNO_0_6_LC_1_14_5/carryout      LogicCell40_SEQ_MODE_0000    126              4401   1937  RISE       2
asd.timer_7_LC_1_14_6/carryin             LogicCell40_SEQ_MODE_1000      0              4401   1937  RISE       1
asd.timer_7_LC_1_14_6/carryout            LogicCell40_SEQ_MODE_1000    126              4527   1937  RISE       2
I__158/I                                  InMux                          0              4527   5381  RISE       1
I__158/O                                  InMux                        259              4787   5381  RISE       1
asd.timer_8_LC_1_14_7/in3                 LogicCell40_SEQ_MODE_1000      0              4787   5381  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_8_LC_1_14_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_3_LC_2_13_4/lcout
Path End         : asd.current_time_5_LC_2_13_5/in0
Capture Clock    : asd.current_time_5_LC_2_13_5/clk
Setup Constraint : 8060p
Path slack       : 5423p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)   8060
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       9971

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_3_LC_2_13_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_3_LC_2_13_4/lcout        LogicCell40_SEQ_MODE_1000    540              2921   5423  RISE      11
I__577/I                                  LocalMux                       0              2921   5423  RISE       1
I__577/O                                  LocalMux                     330              3251   5423  RISE       1
I__583/I                                  InMux                          0              3251   5423  RISE       1
I__583/O                                  InMux                        259              3510   5423  RISE       1
asd.current_time_RNO_0_5_LC_2_14_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   5423  RISE       1
asd.current_time_RNO_0_5_LC_2_14_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959   5423  RISE       1
I__269/I                                  LocalMux                       0              3959   5423  RISE       1
I__269/O                                  LocalMux                     330              4289   5423  RISE       1
I__270/I                                  InMux                          0              4289   5423  RISE       1
I__270/O                                  InMux                        259              4548   5423  RISE       1
asd.current_time_5_LC_2_13_5/in0          LogicCell40_SEQ_MODE_1000      0              4548   5423  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_5_LC_2_13_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_1_LC_2_13_7/lcout
Path End         : asd.current_time_3_LC_2_13_4/in1
Capture Clock    : asd.current_time_3_LC_2_13_4/clk
Setup Constraint : 8060p
Path slack       : 5494p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -400
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10042

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_1_LC_2_13_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_1_LC_2_13_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4715  RISE      12
I__554/I                                    LocalMux                       0              2921   4715  RISE       1
I__554/O                                    LocalMux                     330              3251   4715  RISE       1
I__559/I                                    InMux                          0              3251   4715  RISE       1
I__559/O                                    InMux                        259              3510   4715  RISE       1
asd.current_time_RNI17HH_2_LC_2_14_2/in0    LogicCell40_SEQ_MODE_0000      0              3510   4715  RISE       1
asd.current_time_RNI17HH_2_LC_2_14_2/lcout  LogicCell40_SEQ_MODE_0000    449              3959   4715  RISE       2
I__238/I                                    LocalMux                       0              3959   4715  RISE       1
I__238/O                                    LocalMux                     330              4289   4715  RISE       1
I__240/I                                    InMux                          0              4289   5493  RISE       1
I__240/O                                    InMux                        259              4548   5493  RISE       1
asd.current_time_3_LC_2_13_4/in1            LogicCell40_SEQ_MODE_1000      0              4548   5493  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_3_LC_2_13_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_1_LC_2_15_2/lcout
Path End         : asd.timer_7_LC_1_14_6/in3
Capture Clock    : asd.timer_7_LC_1_14_6/clk
Setup Constraint : 8060p
Path slack       : 5507p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -274
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10168

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1740
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4661
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_1_LC_2_15_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_1_LC_2_15_2/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1937  RISE       3
I__392/I                                  LocalMux                       0              2921   1937  RISE       1
I__392/O                                  LocalMux                     330              3251   1937  RISE       1
I__395/I                                  InMux                          0              3251   1937  RISE       1
I__395/O                                  InMux                        259              3510   1937  RISE       1
asd.un5_timer_cry_1_c_LC_1_14_0/in1       LogicCell40_SEQ_MODE_0000      0              3510   1937  RISE       1
asd.un5_timer_cry_1_c_LC_1_14_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770   1937  RISE       2
asd.timer_2_LC_1_14_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770   1937  RISE       1
asd.timer_2_LC_1_14_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896   1937  RISE       2
asd.timer_3_LC_1_14_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896   1937  RISE       1
asd.timer_3_LC_1_14_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022   1937  RISE       2
asd.timer_4_LC_1_14_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022   1937  RISE       1
asd.timer_4_LC_1_14_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149   1937  RISE       2
asd.timer_5_LC_1_14_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149   1937  RISE       1
asd.timer_5_LC_1_14_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275   1937  RISE       2
asd.timer_RNO_0_6_LC_1_14_5/carryin       LogicCell40_SEQ_MODE_0000      0              4275   1937  RISE       1
asd.timer_RNO_0_6_LC_1_14_5/carryout      LogicCell40_SEQ_MODE_0000    126              4401   1937  RISE       2
I__159/I                                  InMux                          0              4401   5507  RISE       1
I__159/O                                  InMux                        259              4661   5507  RISE       1
asd.timer_7_LC_1_14_6/in3                 LogicCell40_SEQ_MODE_1000      0              4661   5507  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_7_LC_1_14_6/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_1_LC_2_13_7/lcout
Path End         : asd.current_time_4_LC_2_13_2/in1
Capture Clock    : asd.current_time_4_LC_2_13_2/clk
Setup Constraint : 8060p
Path slack       : 5543p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -400
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10042

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1578
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4499
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_1_LC_2_13_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_1_LC_2_13_7/lcout        LogicCell40_SEQ_MODE_1000    540              2921   4715  RISE      12
I__554/I                                  LocalMux                       0              2921   4715  RISE       1
I__554/O                                  LocalMux                     330              3251   4715  RISE       1
I__560/I                                  InMux                          0              3251   5542  RISE       1
I__560/O                                  InMux                        259              3510   5542  RISE       1
asd.current_time_RNO_0_4_LC_2_14_3/in1    LogicCell40_SEQ_MODE_0000      0              3510   5542  RISE       1
asd.current_time_RNO_0_4_LC_2_14_3/lcout  LogicCell40_SEQ_MODE_0000    400              3910   5542  RISE       1
I__236/I                                  LocalMux                       0              3910   5542  RISE       1
I__236/O                                  LocalMux                     330              4240   5542  RISE       1
I__237/I                                  InMux                          0              4240   5542  RISE       1
I__237/O                                  InMux                        259              4499   5542  RISE       1
asd.current_time_4_LC_2_13_2/in1          LogicCell40_SEQ_MODE_1000      0              4499   5542  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_4_LC_2_13_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_0_LC_2_12_0/lcout
Path End         : asd.r_disp1_i_0_LC_4_16_5/in0
Capture Clock    : asd.r_disp1_i_0_LC_4_16_5/clk
Setup Constraint : 8060p
Path slack       : 5759p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)   8060
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       9971

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1291
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4212
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__456/I                                            ClkMux                         0              2073  RISE       1
I__456/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_0_LC_2_12_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_0_LC_2_12_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5213  RISE       9
I__623/I                            Odrv4                          0              2921   5760  RISE       1
I__623/O                            Odrv4                        351              3272   5760  RISE       1
I__628/I                            Span4Mux_v                     0              3272   5760  RISE       1
I__628/O                            Span4Mux_v                   351              3623   5760  RISE       1
I__634/I                            LocalMux                       0              3623   5760  RISE       1
I__634/O                            LocalMux                     330              3952   5760  RISE       1
I__638/I                            InMux                          0              3952   5760  RISE       1
I__638/O                            InMux                        259              4212   5760  RISE       1
asd.r_disp1_i_0_LC_4_16_5/in0       LogicCell40_SEQ_MODE_1000      0              4212   5760  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__465/I                                            ClkMux                         0              2073  RISE       1
I__465/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp1_i_0_LC_4_16_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_1_LC_2_15_2/lcout
Path End         : asd.timer_5_LC_1_14_4/in3
Capture Clock    : asd.timer_5_LC_1_14_4/clk
Setup Constraint : 8060p
Path slack       : 5760p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -274
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10168

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1487
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4408
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_1_LC_2_15_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_1_LC_2_15_2/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1937  RISE       3
I__392/I                                  LocalMux                       0              2921   1937  RISE       1
I__392/O                                  LocalMux                     330              3251   1937  RISE       1
I__395/I                                  InMux                          0              3251   1937  RISE       1
I__395/O                                  InMux                        259              3510   1937  RISE       1
asd.un5_timer_cry_1_c_LC_1_14_0/in1       LogicCell40_SEQ_MODE_0000      0              3510   1937  RISE       1
asd.un5_timer_cry_1_c_LC_1_14_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770   1937  RISE       2
asd.timer_2_LC_1_14_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770   1937  RISE       1
asd.timer_2_LC_1_14_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896   1937  RISE       2
asd.timer_3_LC_1_14_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896   1937  RISE       1
asd.timer_3_LC_1_14_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022   1937  RISE       2
asd.timer_4_LC_1_14_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022   1937  RISE       1
asd.timer_4_LC_1_14_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149   1937  RISE       2
I__117/I                                  InMux                          0              4149   5760  RISE       1
I__117/O                                  InMux                        259              4408   5760  RISE       1
asd.timer_5_LC_1_14_4/in3                 LogicCell40_SEQ_MODE_1000      0              4408   5760  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_5_LC_1_14_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_0_LC_2_12_0/lcout
Path End         : asd.r_disp1_i_2_LC_4_16_1/in0
Capture Clock    : asd.r_disp1_i_2_LC_4_16_1/clk
Setup Constraint : 8060p
Path slack       : 5759p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)   8060
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       9971

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1291
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4212
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__456/I                                            ClkMux                         0              2073  RISE       1
I__456/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_0_LC_2_12_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_0_LC_2_12_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5213  RISE       9
I__623/I                            Odrv4                          0              2921   5760  RISE       1
I__623/O                            Odrv4                        351              3272   5760  RISE       1
I__628/I                            Span4Mux_v                     0              3272   5760  RISE       1
I__628/O                            Span4Mux_v                   351              3623   5760  RISE       1
I__634/I                            LocalMux                       0              3623   5760  RISE       1
I__634/O                            LocalMux                     330              3952   5760  RISE       1
I__639/I                            InMux                          0              3952   5760  RISE       1
I__639/O                            InMux                        259              4212   5760  RISE       1
asd.r_disp1_i_2_LC_4_16_1/in0       LogicCell40_SEQ_MODE_1000      0              4212   5760  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__465/I                                            ClkMux                         0              2073  RISE       1
I__465/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp1_i_2_LC_4_16_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_6_LC_2_13_1/lcout
Path End         : asd.r_disp2_i_2_LC_5_16_0/in0
Capture Clock    : asd.r_disp2_i_2_LC_5_16_0/clk
Setup Constraint : 8060p
Path slack       : 5794p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)   8060
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       9971

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1256
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4177
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_6_LC_2_13_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_6_LC_2_13_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5795  RISE       9
I__511/I                            Odrv4                          0              2921   5795  RISE       1
I__511/O                            Odrv4                        351              3272   5795  RISE       1
I__514/I                            Span4Mux_s3_v                  0              3272   5795  RISE       1
I__514/O                            Span4Mux_s3_v                316              3588   5795  RISE       1
I__518/I                            LocalMux                       0              3588   5795  RISE       1
I__518/O                            LocalMux                     330              3917   5795  RISE       1
I__524/I                            InMux                          0              3917   5795  RISE       1
I__524/O                            InMux                        259              4177   5795  RISE       1
asd.r_disp2_i_2_LC_5_16_0/in0       LogicCell40_SEQ_MODE_1000      0              4177   5795  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__466/I                                            ClkMux                         0              2073  RISE       1
I__466/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp2_i_2_LC_5_16_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_6_LC_2_13_1/lcout
Path End         : asd.r_disp2_i_4_LC_5_16_2/in0
Capture Clock    : asd.r_disp2_i_4_LC_5_16_2/clk
Setup Constraint : 8060p
Path slack       : 5794p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)   8060
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       9971

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1256
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4177
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_6_LC_2_13_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_6_LC_2_13_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5795  RISE       9
I__511/I                            Odrv4                          0              2921   5795  RISE       1
I__511/O                            Odrv4                        351              3272   5795  RISE       1
I__514/I                            Span4Mux_s3_v                  0              3272   5795  RISE       1
I__514/O                            Span4Mux_s3_v                316              3588   5795  RISE       1
I__518/I                            LocalMux                       0              3588   5795  RISE       1
I__518/O                            LocalMux                     330              3917   5795  RISE       1
I__525/I                            InMux                          0              3917   5795  RISE       1
I__525/O                            InMux                        259              4177   5795  RISE       1
asd.r_disp2_i_4_LC_5_16_2/in0       LogicCell40_SEQ_MODE_1000      0              4177   5795  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__466/I                                            ClkMux                         0              2073  RISE       1
I__466/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp2_i_4_LC_5_16_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_6_LC_2_13_1/lcout
Path End         : asd.r_disp2_i_1_LC_4_14_5/in0
Capture Clock    : asd.r_disp2_i_1_LC_4_14_5/clk
Setup Constraint : 8060p
Path slack       : 5794p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)   8060
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       9971

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1256
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4177
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_6_LC_2_13_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_6_LC_2_13_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5795  RISE       9
I__511/I                            Odrv4                          0              2921   5795  RISE       1
I__511/O                            Odrv4                        351              3272   5795  RISE       1
I__514/I                            Span4Mux_s3_v                  0              3272   5795  RISE       1
I__514/O                            Span4Mux_s3_v                316              3588   5795  RISE       1
I__519/I                            LocalMux                       0              3588   5795  RISE       1
I__519/O                            LocalMux                     330              3917   5795  RISE       1
I__527/I                            InMux                          0              3917   5795  RISE       1
I__527/O                            InMux                        259              4177   5795  RISE       1
asd.r_disp2_i_1_LC_4_14_5/in0       LogicCell40_SEQ_MODE_1000      0              4177   5795  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__464/I                                            ClkMux                         0              2073  RISE       1
I__464/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp2_i_1_LC_4_14_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_4_LC_2_13_2/lcout
Path End         : asd.r_disp2_i_3_LC_5_16_3/in0
Capture Clock    : asd.r_disp2_i_3_LC_5_16_3/clk
Setup Constraint : 8060p
Path slack       : 5808p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)   8060
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       9971

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1242
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4163
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_4_LC_2_13_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_4_LC_2_13_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5493  RISE      10
I__530/I                            Odrv4                          0              2921   5809  RISE       1
I__530/O                            Odrv4                        351              3272   5809  RISE       1
I__536/I                            Span4Mux_h                     0              3272   5809  RISE       1
I__536/O                            Span4Mux_h                   302              3574   5809  RISE       1
I__542/I                            LocalMux                       0              3574   5809  RISE       1
I__542/O                            LocalMux                     330              3903   5809  RISE       1
I__545/I                            InMux                          0              3903   5809  RISE       1
I__545/O                            InMux                        259              4163   5809  RISE       1
asd.r_disp2_i_3_LC_5_16_3/in0       LogicCell40_SEQ_MODE_1000      0              4163   5809  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__466/I                                            ClkMux                         0              2073  RISE       1
I__466/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp2_i_3_LC_5_16_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_1_LC_2_13_7/lcout
Path End         : asd.r_disp1_i_3_LC_4_16_4/in0
Capture Clock    : asd.r_disp1_i_3_LC_4_16_4/clk
Setup Constraint : 8060p
Path slack       : 5808p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)   8060
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       9971

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1242
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4163
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_1_LC_2_13_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_1_LC_2_13_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4715  RISE      12
I__556/I                            Odrv4                          0              2921   5809  RISE       1
I__556/O                            Odrv4                        351              3272   5809  RISE       1
I__563/I                            Span4Mux_h                     0              3272   5809  RISE       1
I__563/O                            Span4Mux_h                   302              3574   5809  RISE       1
I__567/I                            LocalMux                       0              3574   5809  RISE       1
I__567/O                            LocalMux                     330              3903   5809  RISE       1
I__569/I                            InMux                          0              3903   5809  RISE       1
I__569/O                            InMux                        259              4163   5809  RISE       1
asd.r_disp1_i_3_LC_4_16_4/in0       LogicCell40_SEQ_MODE_1000      0              4163   5809  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__465/I                                            ClkMux                         0              2073  RISE       1
I__465/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp1_i_3_LC_4_16_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_0_LC_2_12_0/lcout
Path End         : asd.r_disp1_i_3_LC_4_16_4/in1
Capture Clock    : asd.r_disp1_i_3_LC_4_16_4/clk
Setup Constraint : 8060p
Path slack       : 5830p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -400
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10042

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1291
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4212
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__456/I                                            ClkMux                         0              2073  RISE       1
I__456/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_0_LC_2_12_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_0_LC_2_12_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5213  RISE       9
I__623/I                            Odrv4                          0              2921   5760  RISE       1
I__623/O                            Odrv4                        351              3272   5760  RISE       1
I__628/I                            Span4Mux_v                     0              3272   5760  RISE       1
I__628/O                            Span4Mux_v                   351              3623   5760  RISE       1
I__634/I                            LocalMux                       0              3623   5760  RISE       1
I__634/O                            LocalMux                     330              3952   5760  RISE       1
I__640/I                            InMux                          0              3952   5830  RISE       1
I__640/O                            InMux                        259              4212   5830  RISE       1
asd.r_disp1_i_3_LC_4_16_4/in1       LogicCell40_SEQ_MODE_1000      0              4212   5830  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__465/I                                            ClkMux                         0              2073  RISE       1
I__465/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp1_i_3_LC_4_16_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_9_LC_1_15_0/lcout
Path End         : asd.timer_0_LC_1_13_1/in2
Capture Clock    : asd.timer_0_LC_1_13_1/clk
Setup Constraint : 8060p
Path slack       : 5844p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -372
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10070

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1305
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4226
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__459/I                                            ClkMux                         0              2073  RISE       1
I__459/O                                            ClkMux                       309              2381  RISE       1
asd.timer_9_LC_1_15_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_9_LC_1_15_0/lcout            LogicCell40_SEQ_MODE_1000    540              2921   3144  RISE       2
I__154/I                               Odrv4                          0              2921   4104  RISE       1
I__154/O                               Odrv4                        351              3272   4104  RISE       1
I__156/I                               LocalMux                       0              3272   4104  RISE       1
I__156/O                               LocalMux                     330              3602   4104  RISE       1
I__157/I                               InMux                          0              3602   4104  RISE       1
I__157/O                               InMux                        259              3861   4104  RISE       1
asd.timer_RNIU46E1_10_LC_1_13_0/in0    LogicCell40_SEQ_MODE_0000      0              3861   4104  RISE       1
asd.timer_RNIU46E1_10_LC_1_13_0/ltout  LogicCell40_SEQ_MODE_0000    365              4226   5844  RISE       1
I__110/I                               CascadeMux                     0              4226   5844  RISE       1
I__110/O                               CascadeMux                     0              4226   5844  RISE       1
asd.timer_0_LC_1_13_1/in2              LogicCell40_SEQ_MODE_1000      0              4226   5844  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_0_LC_1_13_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_5_LC_2_13_5/lcout
Path End         : asd.r_disp2_i_1_LC_4_14_5/in1
Capture Clock    : asd.r_disp2_i_1_LC_4_14_5/clk
Setup Constraint : 8060p
Path slack       : 5865p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -400
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10042

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1256
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4177
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_5_LC_2_13_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_5_LC_2_13_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5689  RISE       9
I__491/I                            Odrv4                          0              2921   5865  RISE       1
I__491/O                            Odrv4                        351              3272   5865  RISE       1
I__495/I                            Span4Mux_s3_v                  0              3272   5865  RISE       1
I__495/O                            Span4Mux_s3_v                316              3588   5865  RISE       1
I__499/I                            LocalMux                       0              3588   5865  RISE       1
I__499/O                            LocalMux                     330              3917   5865  RISE       1
I__504/I                            InMux                          0              3917   5865  RISE       1
I__504/O                            InMux                        259              4177   5865  RISE       1
asd.r_disp2_i_1_LC_4_14_5/in1       LogicCell40_SEQ_MODE_1000      0              4177   5865  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__464/I                                            ClkMux                         0              2073  RISE       1
I__464/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp2_i_1_LC_4_14_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_6_LC_2_13_1/lcout
Path End         : asd.r_disp2_i_3_LC_5_16_3/in1
Capture Clock    : asd.r_disp2_i_3_LC_5_16_3/clk
Setup Constraint : 8060p
Path slack       : 5865p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -400
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10042

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1256
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4177
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_6_LC_2_13_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_6_LC_2_13_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5795  RISE       9
I__511/I                            Odrv4                          0              2921   5795  RISE       1
I__511/O                            Odrv4                        351              3272   5795  RISE       1
I__514/I                            Span4Mux_s3_v                  0              3272   5795  RISE       1
I__514/O                            Span4Mux_s3_v                316              3588   5795  RISE       1
I__518/I                            LocalMux                       0              3588   5795  RISE       1
I__518/O                            LocalMux                     330              3917   5795  RISE       1
I__526/I                            InMux                          0              3917   5865  RISE       1
I__526/O                            InMux                        259              4177   5865  RISE       1
asd.r_disp2_i_3_LC_5_16_3/in1       LogicCell40_SEQ_MODE_1000      0              4177   5865  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__466/I                                            ClkMux                         0              2073  RISE       1
I__466/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp2_i_3_LC_5_16_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_2_LC_2_14_1/lcout
Path End         : asd.r_disp1_i_0_LC_4_16_5/in1
Capture Clock    : asd.r_disp1_i_0_LC_4_16_5/clk
Setup Constraint : 8060p
Path slack       : 5879p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -400
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10042

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1242
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4163
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__460/I                                            ClkMux                         0              2073  RISE       1
I__460/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_2_LC_2_14_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_2_LC_2_14_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4764  RISE      11
I__599/I                            Odrv4                          0              2921   5879  RISE       1
I__599/O                            Odrv4                        351              3272   5879  RISE       1
I__606/I                            Span4Mux_h                     0              3272   5879  RISE       1
I__606/O                            Span4Mux_h                   302              3574   5879  RISE       1
I__613/I                            LocalMux                       0              3574   5879  RISE       1
I__613/O                            LocalMux                     330              3903   5879  RISE       1
I__615/I                            InMux                          0              3903   5879  RISE       1
I__615/O                            InMux                        259              4163   5879  RISE       1
asd.r_disp1_i_0_LC_4_16_5/in1       LogicCell40_SEQ_MODE_1000      0              4163   5879  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__465/I                                            ClkMux                         0              2073  RISE       1
I__465/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp1_i_0_LC_4_16_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_0_LC_1_13_1/lcout
Path End         : asd.timer_1_LC_2_15_2/in2
Capture Clock    : asd.timer_1_LC_2_15_2/clk
Setup Constraint : 8060p
Path slack       : 5879p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -323
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10119

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1319
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4240
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_0_LC_1_13_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_0_LC_1_13_1/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1965  RISE       3
I__352/I                           Odrv4                          0              2921   5879  RISE       1
I__352/O                           Odrv4                        351              3272   5879  RISE       1
I__355/I                           LocalMux                       0              3272   5879  RISE       1
I__355/O                           LocalMux                     330              3602   5879  RISE       1
I__358/I                           InMux                          0              3602   5879  RISE       1
I__358/O                           InMux                        259              3861   5879  RISE       1
asd.timer_RNO_0_1_LC_2_15_1/in1    LogicCell40_SEQ_MODE_0000      0              3861   5879  RISE       1
asd.timer_RNO_0_1_LC_2_15_1/ltout  LogicCell40_SEQ_MODE_0000    379              4240   5879  FALL       1
I__350/I                           CascadeMux                     0              4240   5879  FALL       1
I__350/O                           CascadeMux                     0              4240   5879  FALL       1
asd.timer_1_LC_2_15_2/in2          LogicCell40_SEQ_MODE_1000      0              4240   5879  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_1_LC_2_15_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_5_LC_2_13_5/lcout
Path End         : asd.r_disp2_i_2_LC_5_16_0/in1
Capture Clock    : asd.r_disp2_i_2_LC_5_16_0/clk
Setup Constraint : 8060p
Path slack       : 5879p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -400
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10042

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1242
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4163
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_5_LC_2_13_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_5_LC_2_13_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5689  RISE       9
I__492/I                            Odrv4                          0              2921   5879  RISE       1
I__492/O                            Odrv4                        351              3272   5879  RISE       1
I__496/I                            Span4Mux_h                     0              3272   5879  RISE       1
I__496/O                            Span4Mux_h                   302              3574   5879  RISE       1
I__500/I                            LocalMux                       0              3574   5879  RISE       1
I__500/O                            LocalMux                     330              3903   5879  RISE       1
I__505/I                            InMux                          0              3903   5879  RISE       1
I__505/O                            InMux                        259              4163   5879  RISE       1
asd.r_disp2_i_2_LC_5_16_0/in1       LogicCell40_SEQ_MODE_1000      0              4163   5879  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__466/I                                            ClkMux                         0              2073  RISE       1
I__466/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp2_i_2_LC_5_16_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_5_LC_2_13_5/lcout
Path End         : asd.r_disp2_i_4_LC_5_16_2/in1
Capture Clock    : asd.r_disp2_i_4_LC_5_16_2/clk
Setup Constraint : 8060p
Path slack       : 5879p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -400
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10042

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1242
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4163
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_5_LC_2_13_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_5_LC_2_13_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5689  RISE       9
I__492/I                            Odrv4                          0              2921   5879  RISE       1
I__492/O                            Odrv4                        351              3272   5879  RISE       1
I__496/I                            Span4Mux_h                     0              3272   5879  RISE       1
I__496/O                            Span4Mux_h                   302              3574   5879  RISE       1
I__500/I                            LocalMux                       0              3574   5879  RISE       1
I__500/O                            LocalMux                     330              3903   5879  RISE       1
I__506/I                            InMux                          0              3903   5879  RISE       1
I__506/O                            InMux                        259              4163   5879  RISE       1
asd.r_disp2_i_4_LC_5_16_2/in1       LogicCell40_SEQ_MODE_1000      0              4163   5879  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__466/I                                            ClkMux                         0              2073  RISE       1
I__466/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp2_i_4_LC_5_16_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_2_LC_2_14_1/lcout
Path End         : asd.r_disp1_i_2_LC_4_16_1/in1
Capture Clock    : asd.r_disp1_i_2_LC_4_16_1/clk
Setup Constraint : 8060p
Path slack       : 5879p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -400
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10042

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1242
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4163
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__460/I                                            ClkMux                         0              2073  RISE       1
I__460/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_2_LC_2_14_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_2_LC_2_14_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4764  RISE      11
I__599/I                            Odrv4                          0              2921   5879  RISE       1
I__599/O                            Odrv4                        351              3272   5879  RISE       1
I__606/I                            Span4Mux_h                     0              3272   5879  RISE       1
I__606/O                            Span4Mux_h                   302              3574   5879  RISE       1
I__613/I                            LocalMux                       0              3574   5879  RISE       1
I__613/O                            LocalMux                     330              3903   5879  RISE       1
I__616/I                            InMux                          0              3903   5879  RISE       1
I__616/O                            InMux                        259              4163   5879  RISE       1
asd.r_disp1_i_2_LC_4_16_1/in1       LogicCell40_SEQ_MODE_1000      0              4163   5879  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__465/I                                            ClkMux                         0              2073  RISE       1
I__465/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp1_i_2_LC_4_16_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_1_LC_2_15_2/lcout
Path End         : asd.timer_4_LC_1_14_3/in3
Capture Clock    : asd.timer_4_LC_1_14_3/clk
Setup Constraint : 8060p
Path slack       : 5886p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -274
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10168

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1361
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4282
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_1_LC_2_15_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_1_LC_2_15_2/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1937  RISE       3
I__392/I                                  LocalMux                       0              2921   1937  RISE       1
I__392/O                                  LocalMux                     330              3251   1937  RISE       1
I__395/I                                  InMux                          0              3251   1937  RISE       1
I__395/O                                  InMux                        259              3510   1937  RISE       1
asd.un5_timer_cry_1_c_LC_1_14_0/in1       LogicCell40_SEQ_MODE_0000      0              3510   1937  RISE       1
asd.un5_timer_cry_1_c_LC_1_14_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770   1937  RISE       2
asd.timer_2_LC_1_14_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770   1937  RISE       1
asd.timer_2_LC_1_14_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896   1937  RISE       2
asd.timer_3_LC_1_14_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896   1937  RISE       1
asd.timer_3_LC_1_14_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022   1937  RISE       2
I__122/I                                  InMux                          0              4022   5886  RISE       1
I__122/O                                  InMux                        259              4282   5886  RISE       1
asd.timer_4_LC_1_14_3/in3                 LogicCell40_SEQ_MODE_1000      0              4282   5886  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_4_LC_1_14_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_7_LC_2_13_3/lcout
Path End         : asd.r_disp2_i_1_LC_4_14_5/in2
Capture Clock    : asd.r_disp2_i_1_LC_4_14_5/clk
Setup Constraint : 8060p
Path slack       : 5907p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -372
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10070

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1242
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4163
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_7_LC_2_13_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_7_LC_2_13_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5907  RISE       8
I__471/I                            Odrv4                          0              2921   5907  RISE       1
I__471/O                            Odrv4                        351              3272   5907  RISE       1
I__475/I                            Span4Mux_h                     0              3272   5907  RISE       1
I__475/O                            Span4Mux_h                   302              3574   5907  RISE       1
I__480/I                            LocalMux                       0              3574   5907  RISE       1
I__480/O                            LocalMux                     330              3903   5907  RISE       1
I__483/I                            InMux                          0              3903   5907  RISE       1
I__483/O                            InMux                        259              4163   5907  RISE       1
I__487/I                            CascadeMux                     0              4163   5907  RISE       1
I__487/O                            CascadeMux                     0              4163   5907  RISE       1
asd.r_disp2_i_1_LC_4_14_5/in2       LogicCell40_SEQ_MODE_1000      0              4163   5907  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__464/I                                            ClkMux                         0              2073  RISE       1
I__464/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp2_i_1_LC_4_14_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_7_LC_2_13_3/lcout
Path End         : asd.r_disp2_i_2_LC_5_16_0/in2
Capture Clock    : asd.r_disp2_i_2_LC_5_16_0/clk
Setup Constraint : 8060p
Path slack       : 5907p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -372
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10070

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1242
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4163
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_7_LC_2_13_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_7_LC_2_13_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5907  RISE       8
I__472/I                            Odrv4                          0              2921   5907  RISE       1
I__472/O                            Odrv4                        351              3272   5907  RISE       1
I__476/I                            Span4Mux_h                     0              3272   5907  RISE       1
I__476/O                            Span4Mux_h                   302              3574   5907  RISE       1
I__481/I                            LocalMux                       0              3574   5907  RISE       1
I__481/O                            LocalMux                     330              3903   5907  RISE       1
I__484/I                            InMux                          0              3903   5907  RISE       1
I__484/O                            InMux                        259              4163   5907  RISE       1
I__488/I                            CascadeMux                     0              4163   5907  RISE       1
I__488/O                            CascadeMux                     0              4163   5907  RISE       1
asd.r_disp2_i_2_LC_5_16_0/in2       LogicCell40_SEQ_MODE_1000      0              4163   5907  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__466/I                                            ClkMux                         0              2073  RISE       1
I__466/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp2_i_2_LC_5_16_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_7_LC_2_13_3/lcout
Path End         : asd.r_disp2_i_4_LC_5_16_2/in2
Capture Clock    : asd.r_disp2_i_4_LC_5_16_2/clk
Setup Constraint : 8060p
Path slack       : 5907p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -372
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10070

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1242
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4163
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_7_LC_2_13_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_7_LC_2_13_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5907  RISE       8
I__472/I                            Odrv4                          0              2921   5907  RISE       1
I__472/O                            Odrv4                        351              3272   5907  RISE       1
I__476/I                            Span4Mux_h                     0              3272   5907  RISE       1
I__476/O                            Span4Mux_h                   302              3574   5907  RISE       1
I__481/I                            LocalMux                       0              3574   5907  RISE       1
I__481/O                            LocalMux                     330              3903   5907  RISE       1
I__486/I                            InMux                          0              3903   5907  RISE       1
I__486/O                            InMux                        259              4163   5907  RISE       1
I__489/I                            CascadeMux                     0              4163   5907  RISE       1
I__489/O                            CascadeMux                     0              4163   5907  RISE       1
asd.r_disp2_i_4_LC_5_16_2/in2       LogicCell40_SEQ_MODE_1000      0              4163   5907  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__466/I                                            ClkMux                         0              2073  RISE       1
I__466/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp2_i_4_LC_5_16_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_5_LC_2_13_5/lcout
Path End         : asd.r_disp2_i_3_LC_5_16_3/in2
Capture Clock    : asd.r_disp2_i_3_LC_5_16_3/clk
Setup Constraint : 8060p
Path slack       : 5907p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -372
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10070

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1242
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4163
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_5_LC_2_13_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_5_LC_2_13_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5689  RISE       9
I__492/I                            Odrv4                          0              2921   5879  RISE       1
I__492/O                            Odrv4                        351              3272   5879  RISE       1
I__496/I                            Span4Mux_h                     0              3272   5879  RISE       1
I__496/O                            Span4Mux_h                   302              3574   5879  RISE       1
I__500/I                            LocalMux                       0              3574   5879  RISE       1
I__500/O                            LocalMux                     330              3903   5879  RISE       1
I__507/I                            InMux                          0              3903   5907  RISE       1
I__507/O                            InMux                        259              4163   5907  RISE       1
I__510/I                            CascadeMux                     0              4163   5907  RISE       1
I__510/O                            CascadeMux                     0              4163   5907  RISE       1
asd.r_disp2_i_3_LC_5_16_3/in2       LogicCell40_SEQ_MODE_1000      0              4163   5907  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__466/I                                            ClkMux                         0              2073  RISE       1
I__466/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp2_i_3_LC_5_16_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_3_LC_2_13_4/lcout
Path End         : asd.r_disp1_i_0_LC_4_16_5/in2
Capture Clock    : asd.r_disp1_i_0_LC_4_16_5/clk
Setup Constraint : 8060p
Path slack       : 5907p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -372
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10070

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1242
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4163
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_3_LC_2_13_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_3_LC_2_13_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5423  RISE      11
I__580/I                            Odrv4                          0              2921   5907  RISE       1
I__580/O                            Odrv4                        351              3272   5907  RISE       1
I__587/I                            Span4Mux_h                     0              3272   5907  RISE       1
I__587/O                            Span4Mux_h                   302              3574   5907  RISE       1
I__592/I                            LocalMux                       0              3574   5907  RISE       1
I__592/O                            LocalMux                     330              3903   5907  RISE       1
I__593/I                            InMux                          0              3903   5907  RISE       1
I__593/O                            InMux                        259              4163   5907  RISE       1
I__596/I                            CascadeMux                     0              4163   5907  RISE       1
I__596/O                            CascadeMux                     0              4163   5907  RISE       1
asd.r_disp1_i_0_LC_4_16_5/in2       LogicCell40_SEQ_MODE_1000      0              4163   5907  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__465/I                                            ClkMux                         0              2073  RISE       1
I__465/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp1_i_0_LC_4_16_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_3_LC_2_13_4/lcout
Path End         : asd.r_disp1_i_2_LC_4_16_1/in2
Capture Clock    : asd.r_disp1_i_2_LC_4_16_1/clk
Setup Constraint : 8060p
Path slack       : 5907p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -372
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10070

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1242
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4163
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_3_LC_2_13_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_3_LC_2_13_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5423  RISE      11
I__580/I                            Odrv4                          0              2921   5907  RISE       1
I__580/O                            Odrv4                        351              3272   5907  RISE       1
I__587/I                            Span4Mux_h                     0              3272   5907  RISE       1
I__587/O                            Span4Mux_h                   302              3574   5907  RISE       1
I__592/I                            LocalMux                       0              3574   5907  RISE       1
I__592/O                            LocalMux                     330              3903   5907  RISE       1
I__594/I                            InMux                          0              3903   5907  RISE       1
I__594/O                            InMux                        259              4163   5907  RISE       1
I__597/I                            CascadeMux                     0              4163   5907  RISE       1
I__597/O                            CascadeMux                     0              4163   5907  RISE       1
asd.r_disp1_i_2_LC_4_16_1/in2       LogicCell40_SEQ_MODE_1000      0              4163   5907  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__465/I                                            ClkMux                         0              2073  RISE       1
I__465/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp1_i_2_LC_4_16_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_2_LC_2_14_1/lcout
Path End         : asd.r_disp1_i_3_LC_4_16_4/in2
Capture Clock    : asd.r_disp1_i_3_LC_4_16_4/clk
Setup Constraint : 8060p
Path slack       : 5907p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -372
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10070

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1242
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4163
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__460/I                                            ClkMux                         0              2073  RISE       1
I__460/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_2_LC_2_14_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_2_LC_2_14_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4764  RISE      11
I__599/I                            Odrv4                          0              2921   5879  RISE       1
I__599/O                            Odrv4                        351              3272   5879  RISE       1
I__606/I                            Span4Mux_h                     0              3272   5879  RISE       1
I__606/O                            Span4Mux_h                   302              3574   5879  RISE       1
I__613/I                            LocalMux                       0              3574   5879  RISE       1
I__613/O                            LocalMux                     330              3903   5879  RISE       1
I__617/I                            InMux                          0              3903   5907  RISE       1
I__617/O                            InMux                        259              4163   5907  RISE       1
I__618/I                            CascadeMux                     0              4163   5907  RISE       1
I__618/O                            CascadeMux                     0              4163   5907  RISE       1
asd.r_disp1_i_3_LC_4_16_4/in2       LogicCell40_SEQ_MODE_1000      0              4163   5907  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__465/I                                            ClkMux                         0              2073  RISE       1
I__465/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp1_i_3_LC_4_16_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_6_LC_2_13_1/lcout
Path End         : asd.r_disp2_i_0_LC_2_16_2/in0
Capture Clock    : asd.r_disp2_i_0_LC_2_16_2/clk
Setup Constraint : 8060p
Path slack       : 5970p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)   8060
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       9971

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1080
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_6_LC_2_13_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_6_LC_2_13_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5795  RISE       9
I__512/I                            Odrv12                         0              2921   5970  RISE       1
I__512/O                            Odrv12                       491              3412   5970  RISE       1
I__515/I                            LocalMux                       0              3412   5970  RISE       1
I__515/O                            LocalMux                     330              3742   5970  RISE       1
I__520/I                            InMux                          0              3742   5970  RISE       1
I__520/O                            InMux                        259              4001   5970  RISE       1
asd.r_disp2_i_0_LC_2_16_2/in0       LogicCell40_SEQ_MODE_1000      0              4001   5970  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__463/I                                            ClkMux                         0              2073  RISE       1
I__463/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp2_i_0_LC_2_16_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_1_LC_2_13_7/lcout
Path End         : asd.r_disp1_i_5_LC_2_16_0/in1
Capture Clock    : asd.r_disp1_i_5_LC_2_16_0/clk
Setup Constraint : 8060p
Path slack       : 5977p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -400
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10042

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1144
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4065
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_1_LC_2_13_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_1_LC_2_13_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4715  RISE      12
I__556/I                            Odrv4                          0              2921   5809  RISE       1
I__556/O                            Odrv4                        351              3272   5809  RISE       1
I__564/I                            Span4Mux_s2_h                  0              3272   5977  RISE       1
I__564/O                            Span4Mux_s2_h                203              3475   5977  RISE       1
I__568/I                            LocalMux                       0              3475   5977  RISE       1
I__568/O                            LocalMux                     330              3805   5977  RISE       1
I__572/I                            InMux                          0              3805   5977  RISE       1
I__572/O                            InMux                        259              4065   5977  RISE       1
asd.r_disp1_i_5_LC_2_16_0/in1       LogicCell40_SEQ_MODE_1000      0              4065   5977  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__463/I                                            ClkMux                         0              2073  RISE       1
I__463/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp1_i_5_LC_2_16_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_1_LC_2_13_7/lcout
Path End         : asd.r_disp1_i_6_LC_2_16_4/in1
Capture Clock    : asd.r_disp1_i_6_LC_2_16_4/clk
Setup Constraint : 8060p
Path slack       : 5977p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -400
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10042

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1144
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4065
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_1_LC_2_13_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_1_LC_2_13_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4715  RISE      12
I__556/I                            Odrv4                          0              2921   5809  RISE       1
I__556/O                            Odrv4                        351              3272   5809  RISE       1
I__564/I                            Span4Mux_s2_h                  0              3272   5977  RISE       1
I__564/O                            Span4Mux_s2_h                203              3475   5977  RISE       1
I__568/I                            LocalMux                       0              3475   5977  RISE       1
I__568/O                            LocalMux                     330              3805   5977  RISE       1
I__573/I                            InMux                          0              3805   5977  RISE       1
I__573/O                            InMux                        259              4065   5977  RISE       1
asd.r_disp1_i_6_LC_2_16_4/in1       LogicCell40_SEQ_MODE_1000      0              4065   5977  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__463/I                                            ClkMux                         0              2073  RISE       1
I__463/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp1_i_6_LC_2_16_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_1_LC_2_13_7/lcout
Path End         : asd.r_disp1_i_4_LC_2_16_3/in2
Capture Clock    : asd.r_disp1_i_4_LC_2_16_3/clk
Setup Constraint : 8060p
Path slack       : 6005p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -372
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10070

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1144
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4065
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_1_LC_2_13_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_1_LC_2_13_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4715  RISE      12
I__556/I                            Odrv4                          0              2921   5809  RISE       1
I__556/O                            Odrv4                        351              3272   5809  RISE       1
I__564/I                            Span4Mux_s2_h                  0              3272   5977  RISE       1
I__564/O                            Span4Mux_s2_h                203              3475   5977  RISE       1
I__568/I                            LocalMux                       0              3475   5977  RISE       1
I__568/O                            LocalMux                     330              3805   5977  RISE       1
I__574/I                            InMux                          0              3805   6005  RISE       1
I__574/O                            InMux                        259              4065   6005  RISE       1
I__575/I                            CascadeMux                     0              4065   6005  RISE       1
I__575/O                            CascadeMux                     0              4065   6005  RISE       1
asd.r_disp1_i_4_LC_2_16_3/in2       LogicCell40_SEQ_MODE_1000      0              4065   6005  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__463/I                                            ClkMux                         0              2073  RISE       1
I__463/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp1_i_4_LC_2_16_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_7_LC_2_13_3/lcout
Path End         : asd.r_disp2_i_3_LC_5_16_3/in3
Capture Clock    : asd.r_disp2_i_3_LC_5_16_3/clk
Setup Constraint : 8060p
Path slack       : 6005p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -274
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10168

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1242
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4163
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_7_LC_2_13_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_7_LC_2_13_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5907  RISE       8
I__472/I                            Odrv4                          0              2921   5907  RISE       1
I__472/O                            Odrv4                        351              3272   5907  RISE       1
I__476/I                            Span4Mux_h                     0              3272   5907  RISE       1
I__476/O                            Span4Mux_h                   302              3574   5907  RISE       1
I__481/I                            LocalMux                       0              3574   5907  RISE       1
I__481/O                            LocalMux                     330              3903   5907  RISE       1
I__485/I                            InMux                          0              3903   6005  RISE       1
I__485/O                            InMux                        259              4163   6005  RISE       1
asd.r_disp2_i_3_LC_5_16_3/in3       LogicCell40_SEQ_MODE_1000      0              4163   6005  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__466/I                                            ClkMux                         0              2073  RISE       1
I__466/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp2_i_3_LC_5_16_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_4_LC_2_13_2/lcout
Path End         : asd.r_disp2_i_1_LC_4_14_5/in3
Capture Clock    : asd.r_disp2_i_1_LC_4_14_5/clk
Setup Constraint : 8060p
Path slack       : 6005p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -274
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10168

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1242
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4163
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_4_LC_2_13_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_4_LC_2_13_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5493  RISE      10
I__531/I                            Odrv4                          0              2921   6005  RISE       1
I__531/O                            Odrv4                        351              3272   6005  RISE       1
I__537/I                            Span4Mux_h                     0              3272   6005  RISE       1
I__537/O                            Span4Mux_h                   302              3574   6005  RISE       1
I__543/I                            LocalMux                       0              3574   6005  RISE       1
I__543/O                            LocalMux                     330              3903   6005  RISE       1
I__547/I                            InMux                          0              3903   6005  RISE       1
I__547/O                            InMux                        259              4163   6005  RISE       1
asd.r_disp2_i_1_LC_4_14_5/in3       LogicCell40_SEQ_MODE_1000      0              4163   6005  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__464/I                                            ClkMux                         0              2073  RISE       1
I__464/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp2_i_1_LC_4_14_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_4_LC_2_13_2/lcout
Path End         : asd.r_disp2_i_2_LC_5_16_0/in3
Capture Clock    : asd.r_disp2_i_2_LC_5_16_0/clk
Setup Constraint : 8060p
Path slack       : 6005p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -274
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10168

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1242
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4163
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_4_LC_2_13_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_4_LC_2_13_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5493  RISE      10
I__530/I                            Odrv4                          0              2921   5809  RISE       1
I__530/O                            Odrv4                        351              3272   5809  RISE       1
I__536/I                            Span4Mux_h                     0              3272   5809  RISE       1
I__536/O                            Span4Mux_h                   302              3574   5809  RISE       1
I__542/I                            LocalMux                       0              3574   5809  RISE       1
I__542/O                            LocalMux                     330              3903   5809  RISE       1
I__544/I                            InMux                          0              3903   6005  RISE       1
I__544/O                            InMux                        259              4163   6005  RISE       1
asd.r_disp2_i_2_LC_5_16_0/in3       LogicCell40_SEQ_MODE_1000      0              4163   6005  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__466/I                                            ClkMux                         0              2073  RISE       1
I__466/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp2_i_2_LC_5_16_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_4_LC_2_13_2/lcout
Path End         : asd.r_disp2_i_4_LC_5_16_2/in3
Capture Clock    : asd.r_disp2_i_4_LC_5_16_2/clk
Setup Constraint : 8060p
Path slack       : 6005p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -274
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10168

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1242
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4163
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_4_LC_2_13_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_4_LC_2_13_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5493  RISE      10
I__530/I                            Odrv4                          0              2921   5809  RISE       1
I__530/O                            Odrv4                        351              3272   5809  RISE       1
I__536/I                            Span4Mux_h                     0              3272   5809  RISE       1
I__536/O                            Span4Mux_h                   302              3574   5809  RISE       1
I__542/I                            LocalMux                       0              3574   5809  RISE       1
I__542/O                            LocalMux                     330              3903   5809  RISE       1
I__546/I                            InMux                          0              3903   6005  RISE       1
I__546/O                            InMux                        259              4163   6005  RISE       1
asd.r_disp2_i_4_LC_5_16_2/in3       LogicCell40_SEQ_MODE_1000      0              4163   6005  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__466/I                                            ClkMux                         0              2073  RISE       1
I__466/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp2_i_4_LC_5_16_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_1_LC_2_13_7/lcout
Path End         : asd.r_disp1_i_0_LC_4_16_5/in3
Capture Clock    : asd.r_disp1_i_0_LC_4_16_5/clk
Setup Constraint : 8060p
Path slack       : 6005p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -274
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10168

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1242
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4163
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_1_LC_2_13_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_1_LC_2_13_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4715  RISE      12
I__556/I                            Odrv4                          0              2921   5809  RISE       1
I__556/O                            Odrv4                        351              3272   5809  RISE       1
I__563/I                            Span4Mux_h                     0              3272   5809  RISE       1
I__563/O                            Span4Mux_h                   302              3574   5809  RISE       1
I__567/I                            LocalMux                       0              3574   5809  RISE       1
I__567/O                            LocalMux                     330              3903   5809  RISE       1
I__570/I                            InMux                          0              3903   6005  RISE       1
I__570/O                            InMux                        259              4163   6005  RISE       1
asd.r_disp1_i_0_LC_4_16_5/in3       LogicCell40_SEQ_MODE_1000      0              4163   6005  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__465/I                                            ClkMux                         0              2073  RISE       1
I__465/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp1_i_0_LC_4_16_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_1_LC_2_13_7/lcout
Path End         : asd.r_disp1_i_2_LC_4_16_1/in3
Capture Clock    : asd.r_disp1_i_2_LC_4_16_1/clk
Setup Constraint : 8060p
Path slack       : 6005p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -274
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10168

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1242
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4163
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_1_LC_2_13_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_1_LC_2_13_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4715  RISE      12
I__556/I                            Odrv4                          0              2921   5809  RISE       1
I__556/O                            Odrv4                        351              3272   5809  RISE       1
I__563/I                            Span4Mux_h                     0              3272   5809  RISE       1
I__563/O                            Span4Mux_h                   302              3574   5809  RISE       1
I__567/I                            LocalMux                       0              3574   5809  RISE       1
I__567/O                            LocalMux                     330              3903   5809  RISE       1
I__571/I                            InMux                          0              3903   6005  RISE       1
I__571/O                            InMux                        259              4163   6005  RISE       1
asd.r_disp1_i_2_LC_4_16_1/in3       LogicCell40_SEQ_MODE_1000      0              4163   6005  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__465/I                                            ClkMux                         0              2073  RISE       1
I__465/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp1_i_2_LC_4_16_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_3_LC_2_13_4/lcout
Path End         : asd.r_disp1_i_3_LC_4_16_4/in3
Capture Clock    : asd.r_disp1_i_3_LC_4_16_4/clk
Setup Constraint : 8060p
Path slack       : 6005p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -274
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10168

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1242
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4163
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_3_LC_2_13_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_3_LC_2_13_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5423  RISE      11
I__580/I                            Odrv4                          0              2921   5907  RISE       1
I__580/O                            Odrv4                        351              3272   5907  RISE       1
I__587/I                            Span4Mux_h                     0              3272   5907  RISE       1
I__587/O                            Span4Mux_h                   302              3574   5907  RISE       1
I__592/I                            LocalMux                       0              3574   5907  RISE       1
I__592/O                            LocalMux                     330              3903   5907  RISE       1
I__595/I                            InMux                          0              3903   6005  RISE       1
I__595/O                            InMux                        259              4163   6005  RISE       1
asd.r_disp1_i_3_LC_4_16_4/in3       LogicCell40_SEQ_MODE_1000      0              4163   6005  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__465/I                                            ClkMux                         0              2073  RISE       1
I__465/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp1_i_3_LC_4_16_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_1_LC_2_15_2/lcout
Path End         : asd.timer_3_LC_1_14_2/in3
Capture Clock    : asd.timer_3_LC_1_14_2/clk
Setup Constraint : 8060p
Path slack       : 6012p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -274
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10168

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1235
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4156
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_1_LC_2_15_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_1_LC_2_15_2/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1937  RISE       3
I__392/I                                  LocalMux                       0              2921   1937  RISE       1
I__392/O                                  LocalMux                     330              3251   1937  RISE       1
I__395/I                                  InMux                          0              3251   1937  RISE       1
I__395/O                                  InMux                        259              3510   1937  RISE       1
asd.un5_timer_cry_1_c_LC_1_14_0/in1       LogicCell40_SEQ_MODE_0000      0              3510   1937  RISE       1
asd.un5_timer_cry_1_c_LC_1_14_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770   1937  RISE       2
asd.timer_2_LC_1_14_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770   1937  RISE       1
asd.timer_2_LC_1_14_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896   1937  RISE       2
I__123/I                                  InMux                          0              3896   6012  RISE       1
I__123/O                                  InMux                        259              4156   6012  RISE       1
asd.timer_3_LC_1_14_2/in3                 LogicCell40_SEQ_MODE_1000      0              4156   6012  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_3_LC_1_14_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_0_LC_2_12_0/lcout
Path End         : asd.r_disp1_i_4_LC_2_16_3/in1
Capture Clock    : asd.r_disp1_i_4_LC_2_16_3/clk
Setup Constraint : 8060p
Path slack       : 6041p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -400
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10042

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1080
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__456/I                                            ClkMux                         0              2073  RISE       1
I__456/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_0_LC_2_12_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_0_LC_2_12_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5213  RISE       9
I__622/I                            Odrv12                         0              2921   6040  RISE       1
I__622/O                            Odrv12                       491              3412   6040  RISE       1
I__627/I                            LocalMux                       0              3412   6040  RISE       1
I__627/O                            LocalMux                     330              3742   6040  RISE       1
I__631/I                            InMux                          0              3742   6040  RISE       1
I__631/O                            InMux                        259              4001   6040  RISE       1
asd.r_disp1_i_4_LC_2_16_3/in1       LogicCell40_SEQ_MODE_1000      0              4001   6040  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__463/I                                            ClkMux                         0              2073  RISE       1
I__463/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp1_i_4_LC_2_16_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_6_LC_2_13_1/lcout
Path End         : asd.r_disp2_i_5_LC_2_16_5/in1
Capture Clock    : asd.r_disp2_i_5_LC_2_16_5/clk
Setup Constraint : 8060p
Path slack       : 6041p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -400
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10042

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1080
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_6_LC_2_13_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_6_LC_2_13_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5795  RISE       9
I__512/I                            Odrv12                         0              2921   5970  RISE       1
I__512/O                            Odrv12                       491              3412   5970  RISE       1
I__515/I                            LocalMux                       0              3412   5970  RISE       1
I__515/O                            LocalMux                     330              3742   5970  RISE       1
I__521/I                            InMux                          0              3742   6040  RISE       1
I__521/O                            InMux                        259              4001   6040  RISE       1
asd.r_disp2_i_5_LC_2_16_5/in1       LogicCell40_SEQ_MODE_1000      0              4001   6040  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__463/I                                            ClkMux                         0              2073  RISE       1
I__463/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp2_i_5_LC_2_16_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_6_LC_2_13_1/lcout
Path End         : asd.r_disp2_i_6_LC_2_16_1/in1
Capture Clock    : asd.r_disp2_i_6_LC_2_16_1/clk
Setup Constraint : 8060p
Path slack       : 6041p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -400
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10042

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1080
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_6_LC_2_13_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_6_LC_2_13_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5795  RISE       9
I__512/I                            Odrv12                         0              2921   5970  RISE       1
I__512/O                            Odrv12                       491              3412   5970  RISE       1
I__515/I                            LocalMux                       0              3412   5970  RISE       1
I__515/O                            LocalMux                     330              3742   5970  RISE       1
I__522/I                            InMux                          0              3742   6040  RISE       1
I__522/O                            InMux                        259              4001   6040  RISE       1
asd.r_disp2_i_6_LC_2_16_1/in1       LogicCell40_SEQ_MODE_1000      0              4001   6040  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__463/I                                            ClkMux                         0              2073  RISE       1
I__463/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp2_i_6_LC_2_16_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_0_LC_2_12_0/lcout
Path End         : asd.r_disp1_i_5_LC_2_16_0/in2
Capture Clock    : asd.r_disp1_i_5_LC_2_16_0/clk
Setup Constraint : 8060p
Path slack       : 6069p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -372
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10070

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1080
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__456/I                                            ClkMux                         0              2073  RISE       1
I__456/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_0_LC_2_12_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_0_LC_2_12_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5213  RISE       9
I__622/I                            Odrv12                         0              2921   6040  RISE       1
I__622/O                            Odrv12                       491              3412   6040  RISE       1
I__627/I                            LocalMux                       0              3412   6040  RISE       1
I__627/O                            LocalMux                     330              3742   6040  RISE       1
I__632/I                            InMux                          0              3742   6068  RISE       1
I__632/O                            InMux                        259              4001   6068  RISE       1
I__636/I                            CascadeMux                     0              4001   6068  RISE       1
I__636/O                            CascadeMux                     0              4001   6068  RISE       1
asd.r_disp1_i_5_LC_2_16_0/in2       LogicCell40_SEQ_MODE_1000      0              4001   6068  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__463/I                                            ClkMux                         0              2073  RISE       1
I__463/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp1_i_5_LC_2_16_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_0_LC_2_12_0/lcout
Path End         : asd.r_disp1_i_6_LC_2_16_4/in2
Capture Clock    : asd.r_disp1_i_6_LC_2_16_4/clk
Setup Constraint : 8060p
Path slack       : 6069p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -372
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10070

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1080
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__456/I                                            ClkMux                         0              2073  RISE       1
I__456/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_0_LC_2_12_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_0_LC_2_12_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5213  RISE       9
I__622/I                            Odrv12                         0              2921   6040  RISE       1
I__622/O                            Odrv12                       491              3412   6040  RISE       1
I__627/I                            LocalMux                       0              3412   6040  RISE       1
I__627/O                            LocalMux                     330              3742   6040  RISE       1
I__633/I                            InMux                          0              3742   6068  RISE       1
I__633/O                            InMux                        259              4001   6068  RISE       1
I__637/I                            CascadeMux                     0              4001   6068  RISE       1
I__637/O                            CascadeMux                     0              4001   6068  RISE       1
asd.r_disp1_i_6_LC_2_16_4/in2       LogicCell40_SEQ_MODE_1000      0              4001   6068  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__463/I                                            ClkMux                         0              2073  RISE       1
I__463/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp1_i_6_LC_2_16_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_7_LC_2_13_3/lcout
Path End         : asd.r_disp2_i_0_LC_2_16_2/in2
Capture Clock    : asd.r_disp2_i_0_LC_2_16_2/clk
Setup Constraint : 8060p
Path slack       : 6069p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -372
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10070

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1080
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_7_LC_2_13_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_7_LC_2_13_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5907  RISE       8
I__470/I                            Odrv12                         0              2921   6068  RISE       1
I__470/O                            Odrv12                       491              3412   6068  RISE       1
I__474/I                            LocalMux                       0              3412   6068  RISE       1
I__474/O                            LocalMux                     330              3742   6068  RISE       1
I__477/I                            InMux                          0              3742   6068  RISE       1
I__477/O                            InMux                        259              4001   6068  RISE       1
I__482/I                            CascadeMux                     0              4001   6068  RISE       1
I__482/O                            CascadeMux                     0              4001   6068  RISE       1
asd.r_disp2_i_0_LC_2_16_2/in2       LogicCell40_SEQ_MODE_1000      0              4001   6068  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__463/I                                            ClkMux                         0              2073  RISE       1
I__463/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp2_i_0_LC_2_16_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_4_LC_2_13_2/lcout
Path End         : asd.r_disp2_i_5_LC_2_16_5/in0
Capture Clock    : asd.r_disp2_i_5_LC_2_16_5/clk
Setup Constraint : 8060p
Path slack       : 6110p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)   8060
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       9971

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    940
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_4_LC_2_13_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_4_LC_2_13_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5493  RISE      10
I__530/I                            Odrv4                          0              2921   5809  RISE       1
I__530/O                            Odrv4                        351              3272   5809  RISE       1
I__535/I                            LocalMux                       0              3272   6110  RISE       1
I__535/O                            LocalMux                     330              3602   6110  RISE       1
I__540/I                            InMux                          0              3602   6110  RISE       1
I__540/O                            InMux                        259              3861   6110  RISE       1
asd.r_disp2_i_5_LC_2_16_5/in0       LogicCell40_SEQ_MODE_1000      0              3861   6110  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__463/I                                            ClkMux                         0              2073  RISE       1
I__463/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp2_i_5_LC_2_16_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_4_LC_2_13_2/lcout
Path End         : asd.r_disp2_i_6_LC_2_16_1/in0
Capture Clock    : asd.r_disp2_i_6_LC_2_16_1/clk
Setup Constraint : 8060p
Path slack       : 6110p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)   8060
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       9971

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    940
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_4_LC_2_13_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_4_LC_2_13_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5493  RISE      10
I__530/I                            Odrv4                          0              2921   5809  RISE       1
I__530/O                            Odrv4                        351              3272   5809  RISE       1
I__535/I                            LocalMux                       0              3272   6110  RISE       1
I__535/O                            LocalMux                     330              3602   6110  RISE       1
I__541/I                            InMux                          0              3602   6110  RISE       1
I__541/O                            InMux                        259              3861   6110  RISE       1
asd.r_disp2_i_6_LC_2_16_1/in0       LogicCell40_SEQ_MODE_1000      0              3861   6110  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__463/I                                            ClkMux                         0              2073  RISE       1
I__463/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp2_i_6_LC_2_16_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_3_LC_2_13_4/lcout
Path End         : asd.r_disp1_i_5_LC_2_16_0/in0
Capture Clock    : asd.r_disp1_i_5_LC_2_16_0/clk
Setup Constraint : 8060p
Path slack       : 6110p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)   8060
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       9971

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    940
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_3_LC_2_13_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_3_LC_2_13_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5423  RISE      11
I__580/I                            Odrv4                          0              2921   5907  RISE       1
I__580/O                            Odrv4                        351              3272   5907  RISE       1
I__586/I                            LocalMux                       0              3272   6110  RISE       1
I__586/O                            LocalMux                     330              3602   6110  RISE       1
I__590/I                            InMux                          0              3602   6110  RISE       1
I__590/O                            InMux                        259              3861   6110  RISE       1
asd.r_disp1_i_5_LC_2_16_0/in0       LogicCell40_SEQ_MODE_1000      0              3861   6110  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__463/I                                            ClkMux                         0              2073  RISE       1
I__463/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp1_i_5_LC_2_16_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_3_LC_2_13_4/lcout
Path End         : asd.r_disp1_i_6_LC_2_16_4/in0
Capture Clock    : asd.r_disp1_i_6_LC_2_16_4/clk
Setup Constraint : 8060p
Path slack       : 6110p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)   8060
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       9971

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    940
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_3_LC_2_13_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_3_LC_2_13_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5423  RISE      11
I__580/I                            Odrv4                          0              2921   5907  RISE       1
I__580/O                            Odrv4                        351              3272   5907  RISE       1
I__586/I                            LocalMux                       0              3272   6110  RISE       1
I__586/O                            LocalMux                     330              3602   6110  RISE       1
I__591/I                            InMux                          0              3602   6110  RISE       1
I__591/O                            InMux                        259              3861   6110  RISE       1
asd.r_disp1_i_6_LC_2_16_4/in0       LogicCell40_SEQ_MODE_1000      0              3861   6110  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__463/I                                            ClkMux                         0              2073  RISE       1
I__463/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp1_i_6_LC_2_16_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_2_LC_2_14_1/lcout
Path End         : asd.r_disp1_i_4_LC_2_16_3/in0
Capture Clock    : asd.r_disp1_i_4_LC_2_16_3/clk
Setup Constraint : 8060p
Path slack       : 6110p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)   8060
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       9971

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    940
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__460/I                                            ClkMux                         0              2073  RISE       1
I__460/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_2_LC_2_14_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_2_LC_2_14_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4764  RISE      11
I__599/I                            Odrv4                          0              2921   5879  RISE       1
I__599/O                            Odrv4                        351              3272   5879  RISE       1
I__605/I                            LocalMux                       0              3272   6110  RISE       1
I__605/O                            LocalMux                     330              3602   6110  RISE       1
I__610/I                            InMux                          0              3602   6110  RISE       1
I__610/O                            InMux                        259              3861   6110  RISE       1
asd.r_disp1_i_4_LC_2_16_3/in0       LogicCell40_SEQ_MODE_1000      0              3861   6110  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__463/I                                            ClkMux                         0              2073  RISE       1
I__463/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp1_i_4_LC_2_16_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_1_LC_2_15_2/lcout
Path End         : asd.timer_2_LC_1_14_1/in3
Capture Clock    : asd.timer_2_LC_1_14_1/clk
Setup Constraint : 8060p
Path slack       : 6139p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -274
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10168

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1108
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4029
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_1_LC_2_15_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_1_LC_2_15_2/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1937  RISE       3
I__392/I                                  LocalMux                       0              2921   1937  RISE       1
I__392/O                                  LocalMux                     330              3251   1937  RISE       1
I__395/I                                  InMux                          0              3251   1937  RISE       1
I__395/O                                  InMux                        259              3510   1937  RISE       1
asd.un5_timer_cry_1_c_LC_1_14_0/in1       LogicCell40_SEQ_MODE_0000      0              3510   1937  RISE       1
asd.un5_timer_cry_1_c_LC_1_14_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770   1937  RISE       2
I__128/I                                  InMux                          0              3770   6138  RISE       1
I__128/O                                  InMux                        259              4029   6138  RISE       1
asd.timer_2_LC_1_14_1/in3                 LogicCell40_SEQ_MODE_1000      0              4029   6138  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_2_LC_1_14_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_7_LC_2_13_3/lcout
Path End         : asd.r_disp2_i_5_LC_2_16_5/in3
Capture Clock    : asd.r_disp2_i_5_LC_2_16_5/clk
Setup Constraint : 8060p
Path slack       : 6167p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -274
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10168

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1080
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_7_LC_2_13_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_7_LC_2_13_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5907  RISE       8
I__470/I                            Odrv12                         0              2921   6068  RISE       1
I__470/O                            Odrv12                       491              3412   6068  RISE       1
I__474/I                            LocalMux                       0              3412   6068  RISE       1
I__474/O                            LocalMux                     330              3742   6068  RISE       1
I__478/I                            InMux                          0              3742   6166  RISE       1
I__478/O                            InMux                        259              4001   6166  RISE       1
asd.r_disp2_i_5_LC_2_16_5/in3       LogicCell40_SEQ_MODE_1000      0              4001   6166  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__463/I                                            ClkMux                         0              2073  RISE       1
I__463/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp2_i_5_LC_2_16_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_7_LC_2_13_3/lcout
Path End         : asd.r_disp2_i_6_LC_2_16_1/in3
Capture Clock    : asd.r_disp2_i_6_LC_2_16_1/clk
Setup Constraint : 8060p
Path slack       : 6167p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -274
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10168

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1080
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_7_LC_2_13_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_7_LC_2_13_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5907  RISE       8
I__470/I                            Odrv12                         0              2921   6068  RISE       1
I__470/O                            Odrv12                       491              3412   6068  RISE       1
I__474/I                            LocalMux                       0              3412   6068  RISE       1
I__474/O                            LocalMux                     330              3742   6068  RISE       1
I__479/I                            InMux                          0              3742   6166  RISE       1
I__479/O                            InMux                        259              4001   6166  RISE       1
asd.r_disp2_i_6_LC_2_16_1/in3       LogicCell40_SEQ_MODE_1000      0              4001   6166  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__463/I                                            ClkMux                         0              2073  RISE       1
I__463/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp2_i_6_LC_2_16_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_4_LC_2_13_2/lcout
Path End         : asd.r_disp2_i_0_LC_2_16_2/in1
Capture Clock    : asd.r_disp2_i_0_LC_2_16_2/clk
Setup Constraint : 8060p
Path slack       : 6181p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -400
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10042

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    940
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_4_LC_2_13_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_4_LC_2_13_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5493  RISE      10
I__530/I                            Odrv4                          0              2921   5809  RISE       1
I__530/O                            Odrv4                        351              3272   5809  RISE       1
I__535/I                            LocalMux                       0              3272   6110  RISE       1
I__535/O                            LocalMux                     330              3602   6110  RISE       1
I__539/I                            InMux                          0              3602   6180  RISE       1
I__539/O                            InMux                        259              3861   6180  RISE       1
asd.r_disp2_i_0_LC_2_16_2/in1       LogicCell40_SEQ_MODE_1000      0              3861   6180  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__463/I                                            ClkMux                         0              2073  RISE       1
I__463/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp2_i_0_LC_2_16_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_2_LC_2_14_1/lcout
Path End         : asd.r_disp1_i_1_LC_1_12_7/in1
Capture Clock    : asd.r_disp1_i_1_LC_1_12_7/clk
Setup Constraint : 8060p
Path slack       : 6181p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -400
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10042

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    940
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__460/I                                            ClkMux                         0              2073  RISE       1
I__460/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_2_LC_2_14_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_2_LC_2_14_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4764  RISE      11
I__600/I                            Odrv4                          0              2921   6180  RISE       1
I__600/O                            Odrv4                        351              3272   6180  RISE       1
I__607/I                            LocalMux                       0              3272   6180  RISE       1
I__607/O                            LocalMux                     330              3602   6180  RISE       1
I__614/I                            InMux                          0              3602   6180  RISE       1
I__614/O                            InMux                        259              3861   6180  RISE       1
asd.r_disp1_i_1_LC_1_12_7/in1       LogicCell40_SEQ_MODE_1000      0              3861   6180  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__454/I                                            ClkMux                         0              2073  RISE       1
I__454/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp1_i_1_LC_1_12_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_5_LC_2_13_5/lcout
Path End         : asd.r_disp2_i_5_LC_2_16_5/in2
Capture Clock    : asd.r_disp2_i_5_LC_2_16_5/clk
Setup Constraint : 8060p
Path slack       : 6209p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -372
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10070

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    940
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_5_LC_2_13_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_5_LC_2_13_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5689  RISE       9
I__492/I                            Odrv4                          0              2921   5879  RISE       1
I__492/O                            Odrv4                        351              3272   5879  RISE       1
I__497/I                            LocalMux                       0              3272   6208  RISE       1
I__497/O                            LocalMux                     330              3602   6208  RISE       1
I__502/I                            InMux                          0              3602   6208  RISE       1
I__502/O                            InMux                        259              3861   6208  RISE       1
I__508/I                            CascadeMux                     0              3861   6208  RISE       1
I__508/O                            CascadeMux                     0              3861   6208  RISE       1
asd.r_disp2_i_5_LC_2_16_5/in2       LogicCell40_SEQ_MODE_1000      0              3861   6208  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__463/I                                            ClkMux                         0              2073  RISE       1
I__463/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp2_i_5_LC_2_16_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_5_LC_2_13_5/lcout
Path End         : asd.r_disp2_i_6_LC_2_16_1/in2
Capture Clock    : asd.r_disp2_i_6_LC_2_16_1/clk
Setup Constraint : 8060p
Path slack       : 6209p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -372
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10070

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    940
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_5_LC_2_13_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_5_LC_2_13_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5689  RISE       9
I__492/I                            Odrv4                          0              2921   5879  RISE       1
I__492/O                            Odrv4                        351              3272   5879  RISE       1
I__497/I                            LocalMux                       0              3272   6208  RISE       1
I__497/O                            LocalMux                     330              3602   6208  RISE       1
I__503/I                            InMux                          0              3602   6208  RISE       1
I__503/O                            InMux                        259              3861   6208  RISE       1
I__509/I                            CascadeMux                     0              3861   6208  RISE       1
I__509/O                            CascadeMux                     0              3861   6208  RISE       1
asd.r_disp2_i_6_LC_2_16_1/in2       LogicCell40_SEQ_MODE_1000      0              3861   6208  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__463/I                                            ClkMux                         0              2073  RISE       1
I__463/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp2_i_6_LC_2_16_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_5_LC_2_13_5/lcout
Path End         : asd.r_disp2_i_0_LC_2_16_2/in3
Capture Clock    : asd.r_disp2_i_0_LC_2_16_2/clk
Setup Constraint : 8060p
Path slack       : 6307p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -274
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10168

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    940
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_5_LC_2_13_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_5_LC_2_13_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5689  RISE       9
I__492/I                            Odrv4                          0              2921   5879  RISE       1
I__492/O                            Odrv4                        351              3272   5879  RISE       1
I__497/I                            LocalMux                       0              3272   6208  RISE       1
I__497/O                            LocalMux                     330              3602   6208  RISE       1
I__501/I                            InMux                          0              3602   6307  RISE       1
I__501/O                            InMux                        259              3861   6307  RISE       1
asd.r_disp2_i_0_LC_2_16_2/in3       LogicCell40_SEQ_MODE_1000      0              3861   6307  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__463/I                                            ClkMux                         0              2073  RISE       1
I__463/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp2_i_0_LC_2_16_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_3_LC_2_13_4/lcout
Path End         : asd.r_disp1_i_4_LC_2_16_3/in3
Capture Clock    : asd.r_disp1_i_4_LC_2_16_3/clk
Setup Constraint : 8060p
Path slack       : 6307p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -274
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10168

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    940
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_3_LC_2_13_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_3_LC_2_13_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5423  RISE      11
I__580/I                            Odrv4                          0              2921   5907  RISE       1
I__580/O                            Odrv4                        351              3272   5907  RISE       1
I__586/I                            LocalMux                       0              3272   6110  RISE       1
I__586/O                            LocalMux                     330              3602   6110  RISE       1
I__589/I                            InMux                          0              3602   6307  RISE       1
I__589/O                            InMux                        259              3861   6307  RISE       1
asd.r_disp1_i_4_LC_2_16_3/in3       LogicCell40_SEQ_MODE_1000      0              3861   6307  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__463/I                                            ClkMux                         0              2073  RISE       1
I__463/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp1_i_4_LC_2_16_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_2_LC_2_14_1/lcout
Path End         : asd.r_disp1_i_5_LC_2_16_0/in3
Capture Clock    : asd.r_disp1_i_5_LC_2_16_0/clk
Setup Constraint : 8060p
Path slack       : 6307p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -274
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10168

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    940
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__460/I                                            ClkMux                         0              2073  RISE       1
I__460/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_2_LC_2_14_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_2_LC_2_14_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4764  RISE      11
I__599/I                            Odrv4                          0              2921   5879  RISE       1
I__599/O                            Odrv4                        351              3272   5879  RISE       1
I__605/I                            LocalMux                       0              3272   6110  RISE       1
I__605/O                            LocalMux                     330              3602   6110  RISE       1
I__611/I                            InMux                          0              3602   6307  RISE       1
I__611/O                            InMux                        259              3861   6307  RISE       1
asd.r_disp1_i_5_LC_2_16_0/in3       LogicCell40_SEQ_MODE_1000      0              3861   6307  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__463/I                                            ClkMux                         0              2073  RISE       1
I__463/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp1_i_5_LC_2_16_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_2_LC_2_14_1/lcout
Path End         : asd.r_disp1_i_6_LC_2_16_4/in3
Capture Clock    : asd.r_disp1_i_6_LC_2_16_4/clk
Setup Constraint : 8060p
Path slack       : 6307p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -274
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10168

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    940
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__460/I                                            ClkMux                         0              2073  RISE       1
I__460/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_2_LC_2_14_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_2_LC_2_14_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4764  RISE      11
I__599/I                            Odrv4                          0              2921   5879  RISE       1
I__599/O                            Odrv4                        351              3272   5879  RISE       1
I__605/I                            LocalMux                       0              3272   6110  RISE       1
I__605/O                            LocalMux                     330              3602   6110  RISE       1
I__612/I                            InMux                          0              3602   6307  RISE       1
I__612/O                            InMux                        259              3861   6307  RISE       1
asd.r_disp1_i_6_LC_2_16_4/in3       LogicCell40_SEQ_MODE_1000      0              3861   6307  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__463/I                                            ClkMux                         0              2073  RISE       1
I__463/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp1_i_6_LC_2_16_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_7_LC_2_13_3/lcout
Path End         : asd.current_time_7_LC_2_13_3/in0
Capture Clock    : asd.current_time_7_LC_2_13_3/clk
Setup Constraint : 8060p
Path slack       : 6461p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)   8060
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       9971

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_7_LC_2_13_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_7_LC_2_13_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5907  RISE       8
I__469/I                            LocalMux                       0              2921   6461  RISE       1
I__469/O                            LocalMux                     330              3251   6461  RISE       1
I__473/I                            InMux                          0              3251   6461  RISE       1
I__473/O                            InMux                        259              3510   6461  RISE       1
asd.current_time_7_LC_2_13_3/in0    LogicCell40_SEQ_MODE_1000      0              3510   6461  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_7_LC_2_13_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_6_LC_2_13_1/lcout
Path End         : asd.current_time_6_LC_2_13_1/in0
Capture Clock    : asd.current_time_6_LC_2_13_1/clk
Setup Constraint : 8060p
Path slack       : 6461p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)   8060
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       9971

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_6_LC_2_13_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_6_LC_2_13_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5795  RISE       9
I__513/I                            LocalMux                       0              2921   6461  RISE       1
I__513/O                            LocalMux                     330              3251   6461  RISE       1
I__517/I                            InMux                          0              3251   6461  RISE       1
I__517/O                            InMux                        259              3510   6461  RISE       1
asd.current_time_6_LC_2_13_1/in0    LogicCell40_SEQ_MODE_1000      0              3510   6461  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_6_LC_2_13_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_4_LC_2_13_2/lcout
Path End         : asd.current_time_4_LC_2_13_2/in0
Capture Clock    : asd.current_time_4_LC_2_13_2/clk
Setup Constraint : 8060p
Path slack       : 6461p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)   8060
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       9971

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_4_LC_2_13_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_4_LC_2_13_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5493  RISE      10
I__528/I                            LocalMux                       0              2921   5619  RISE       1
I__528/O                            LocalMux                     330              3251   5619  RISE       1
I__533/I                            InMux                          0              3251   6461  RISE       1
I__533/O                            InMux                        259              3510   6461  RISE       1
asd.current_time_4_LC_2_13_2/in0    LogicCell40_SEQ_MODE_1000      0              3510   6461  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_4_LC_2_13_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_3_LC_2_13_4/lcout
Path End         : asd.current_time_3_LC_2_13_4/in0
Capture Clock    : asd.current_time_3_LC_2_13_4/clk
Setup Constraint : 8060p
Path slack       : 6461p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)   8060
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       9971

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_3_LC_2_13_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_3_LC_2_13_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5423  RISE      11
I__578/I                            LocalMux                       0              2921   6461  RISE       1
I__578/O                            LocalMux                     330              3251   6461  RISE       1
I__584/I                            InMux                          0              3251   6461  RISE       1
I__584/O                            InMux                        259              3510   6461  RISE       1
asd.current_time_3_LC_2_13_4/in0    LogicCell40_SEQ_MODE_1000      0              3510   6461  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_3_LC_2_13_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_0_LC_2_12_0/lcout
Path End         : asd.r_disp1_i_1_LC_1_12_7/in0
Capture Clock    : asd.r_disp1_i_1_LC_1_12_7/clk
Setup Constraint : 8060p
Path slack       : 6461p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)   8060
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       9971

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__456/I                                            ClkMux                         0              2073  RISE       1
I__456/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_0_LC_2_12_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_0_LC_2_12_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5213  RISE       9
I__621/I                            LocalMux                       0              2921   6461  RISE       1
I__621/O                            LocalMux                     330              3251   6461  RISE       1
I__626/I                            InMux                          0              3251   6461  RISE       1
I__626/O                            InMux                        259              3510   6461  RISE       1
asd.r_disp1_i_1_LC_1_12_7/in0       LogicCell40_SEQ_MODE_1000      0              3510   6461  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__454/I                                            ClkMux                         0              2073  RISE       1
I__454/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp1_i_1_LC_1_12_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_1_LC_2_13_7/lcout
Path End         : asd.current_time_2_LC_2_14_1/in1
Capture Clock    : asd.current_time_2_LC_2_14_1/clk
Setup Constraint : 8060p
Path slack       : 6532p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -400
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10042

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_1_LC_2_13_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_1_LC_2_13_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4715  RISE      12
I__554/I                            LocalMux                       0              2921   4715  RISE       1
I__554/O                            LocalMux                     330              3251   4715  RISE       1
I__561/I                            InMux                          0              3251   6531  RISE       1
I__561/O                            InMux                        259              3510   6531  RISE       1
asd.current_time_2_LC_2_14_1/in1    LogicCell40_SEQ_MODE_1000      0              3510   6531  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__460/I                                            ClkMux                         0              2073  RISE       1
I__460/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_2_LC_2_14_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_23_LC_1_16_6/lcout
Path End         : asd.timer_23_LC_1_16_6/in1
Capture Clock    : asd.timer_23_LC_1_16_6/clk
Setup Constraint : 8060p
Path slack       : 6532p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -400
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10042

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__461/I                                            ClkMux                         0              2073  RISE       1
I__461/O                                            ClkMux                       309              2381  RISE       1
asd.timer_23_LC_1_16_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_23_LC_1_16_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   3733  RISE       2
I__399/I                      LocalMux                       0              2921   5107  RISE       1
I__399/O                      LocalMux                     330              3251   5107  RISE       1
I__401/I                      InMux                          0              3251   5107  RISE       1
I__401/O                      InMux                        259              3510   5107  RISE       1
asd.timer_23_LC_1_16_6/in1    LogicCell40_SEQ_MODE_1000      0              3510   6531  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__461/I                                            ClkMux                         0              2073  RISE       1
I__461/O                                            ClkMux                       309              2381  RISE       1
asd.timer_23_LC_1_16_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_17_LC_1_16_0/lcout
Path End         : asd.timer_17_LC_1_16_0/in1
Capture Clock    : asd.timer_17_LC_1_16_0/clk
Setup Constraint : 8060p
Path slack       : 6532p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -400
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10042

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__461/I                                            ClkMux                         0              2073  RISE       1
I__461/O                                            ClkMux                       309              2381  RISE       1
asd.timer_17_LC_1_16_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_17_LC_1_16_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4013  RISE       2
I__409/I                      LocalMux                       0              2921   4350  RISE       1
I__409/O                      LocalMux                     330              3251   4350  RISE       1
I__411/I                      InMux                          0              3251   4350  RISE       1
I__411/O                      InMux                        259              3510   4350  RISE       1
asd.timer_17_LC_1_16_0/in1    LogicCell40_SEQ_MODE_1000      0              3510   6531  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__461/I                                            ClkMux                         0              2073  RISE       1
I__461/O                                            ClkMux                       309              2381  RISE       1
asd.timer_17_LC_1_16_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_15_LC_1_15_6/lcout
Path End         : asd.timer_15_LC_1_15_6/in1
Capture Clock    : asd.timer_15_LC_1_15_6/clk
Setup Constraint : 8060p
Path slack       : 6532p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -400
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10042

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__459/I                                            ClkMux                         0              2073  RISE       1
I__459/O                                            ClkMux                       309              2381  RISE       1
asd.timer_15_LC_1_15_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_15_LC_1_15_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   3817  RISE       2
I__201/I                      LocalMux                       0              2921   3901  RISE       1
I__201/O                      LocalMux                     330              3251   3901  RISE       1
I__203/I                      InMux                          0              3251   3901  RISE       1
I__203/O                      InMux                        259              3510   3901  RISE       1
asd.timer_15_LC_1_15_6/in1    LogicCell40_SEQ_MODE_1000      0              3510   6531  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__459/I                                            ClkMux                         0              2073  RISE       1
I__459/O                                            ClkMux                       309              2381  RISE       1
asd.timer_15_LC_1_15_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_10_LC_1_15_1/lcout
Path End         : asd.timer_10_LC_1_15_1/in1
Capture Clock    : asd.timer_10_LC_1_15_1/clk
Setup Constraint : 8060p
Path slack       : 6532p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -400
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10042

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__459/I                                            ClkMux                         0              2073  RISE       1
I__459/O                                            ClkMux                       309              2381  RISE       1
asd.timer_10_LC_1_15_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_10_LC_1_15_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   3270  RISE       2
I__146/I                      LocalMux                       0              2921   3270  RISE       1
I__146/O                      LocalMux                     330              3251   3270  RISE       1
I__148/I                      InMux                          0              3251   3270  RISE       1
I__148/O                      InMux                        259              3510   3270  RISE       1
asd.timer_10_LC_1_15_1/in1    LogicCell40_SEQ_MODE_1000      0              3510   6531  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__459/I                                            ClkMux                         0              2073  RISE       1
I__459/O                                            ClkMux                       309              2381  RISE       1
asd.timer_10_LC_1_15_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_8_LC_1_14_7/lcout
Path End         : asd.timer_8_LC_1_14_7/in1
Capture Clock    : asd.timer_8_LC_1_14_7/clk
Setup Constraint : 8060p
Path slack       : 6532p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -400
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10042

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_8_LC_1_14_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_8_LC_1_14_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2821  RISE       2
I__204/I                     LocalMux                       0              2921   2821  RISE       1
I__204/O                     LocalMux                     330              3251   2821  RISE       1
I__206/I                     InMux                          0              3251   2821  RISE       1
I__206/O                     InMux                        259              3510   2821  RISE       1
asd.timer_8_LC_1_14_7/in1    LogicCell40_SEQ_MODE_1000      0              3510   6531  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_8_LC_1_14_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_7_LC_1_14_6/lcout
Path End         : asd.timer_7_LC_1_14_6/in1
Capture Clock    : asd.timer_7_LC_1_14_6/clk
Setup Constraint : 8060p
Path slack       : 6532p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -400
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10042

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_7_LC_1_14_6/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_7_LC_1_14_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2695  RISE       2
I__214/I                     LocalMux                       0              2921   2695  RISE       1
I__214/O                     LocalMux                     330              3251   2695  RISE       1
I__216/I                     InMux                          0              3251   2695  RISE       1
I__216/O                     InMux                        259              3510   2695  RISE       1
asd.timer_7_LC_1_14_6/in1    LogicCell40_SEQ_MODE_1000      0              3510   6531  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_7_LC_1_14_6/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_5_LC_1_14_4/lcout
Path End         : asd.timer_5_LC_1_14_4/in1
Capture Clock    : asd.timer_5_LC_1_14_4/clk
Setup Constraint : 8060p
Path slack       : 6532p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -400
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10042

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_5_LC_1_14_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_5_LC_1_14_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2442  RISE       2
I__118/I                     LocalMux                       0              2921   2442  RISE       1
I__118/O                     LocalMux                     330              3251   2442  RISE       1
I__120/I                     InMux                          0              3251   2442  RISE       1
I__120/O                     InMux                        259              3510   2442  RISE       1
asd.timer_5_LC_1_14_4/in1    LogicCell40_SEQ_MODE_1000      0              3510   6531  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_5_LC_1_14_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_4_LC_1_14_3/lcout
Path End         : asd.timer_4_LC_1_14_3/in1
Capture Clock    : asd.timer_4_LC_1_14_3/clk
Setup Constraint : 8060p
Path slack       : 6532p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -400
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10042

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_4_LC_1_14_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_4_LC_1_14_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2316  RISE       2
I__210/I                     LocalMux                       0              2921   2316  RISE       1
I__210/O                     LocalMux                     330              3251   2316  RISE       1
I__212/I                     InMux                          0              3251   2316  RISE       1
I__212/O                     InMux                        259              3510   2316  RISE       1
asd.timer_4_LC_1_14_3/in1    LogicCell40_SEQ_MODE_1000      0              3510   6531  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_4_LC_1_14_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_3_LC_1_14_2/lcout
Path End         : asd.timer_3_LC_1_14_2/in1
Capture Clock    : asd.timer_3_LC_1_14_2/clk
Setup Constraint : 8060p
Path slack       : 6532p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -400
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10042

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_3_LC_1_14_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_3_LC_1_14_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2190  RISE       2
I__124/I                     LocalMux                       0              2921   2190  RISE       1
I__124/O                     LocalMux                     330              3251   2190  RISE       1
I__126/I                     InMux                          0              3251   2190  RISE       1
I__126/O                     InMux                        259              3510   2190  RISE       1
asd.timer_3_LC_1_14_2/in1    LogicCell40_SEQ_MODE_1000      0              3510   6531  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_3_LC_1_14_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_9_LC_1_15_0/lcout
Path End         : asd.timer_9_LC_1_15_0/in1
Capture Clock    : asd.timer_9_LC_1_15_0/clk
Setup Constraint : 8060p
Path slack       : 6532p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -400
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10042

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__459/I                                            ClkMux                         0              2073  RISE       1
I__459/O                                            ClkMux                       309              2381  RISE       1
asd.timer_9_LC_1_15_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_9_LC_1_15_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   3144  RISE       2
I__153/I                     LocalMux                       0              2921   3144  RISE       1
I__153/O                     LocalMux                     330              3251   3144  RISE       1
I__155/I                     InMux                          0              3251   3144  RISE       1
I__155/O                     InMux                        259              3510   3144  RISE       1
asd.timer_9_LC_1_15_0/in1    LogicCell40_SEQ_MODE_1000      0              3510   6531  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__459/I                                            ClkMux                         0              2073  RISE       1
I__459/O                                            ClkMux                       309              2381  RISE       1
asd.timer_9_LC_1_15_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_0_LC_1_13_1/lcout
Path End         : asd.timer_0_LC_1_13_1/in1
Capture Clock    : asd.timer_0_LC_1_13_1/clk
Setup Constraint : 8060p
Path slack       : 6532p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -400
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10042

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_0_LC_1_13_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_0_LC_1_13_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1965  RISE       3
I__353/I                     LocalMux                       0              2921   6531  RISE       1
I__353/O                     LocalMux                     330              3251   6531  RISE       1
I__356/I                     InMux                          0              3251   6531  RISE       1
I__356/O                     InMux                        259              3510   6531  RISE       1
asd.timer_0_LC_1_13_1/in1    LogicCell40_SEQ_MODE_1000      0              3510   6531  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_0_LC_1_13_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_2_LC_1_14_1/lcout
Path End         : asd.timer_2_LC_1_14_1/in1
Capture Clock    : asd.timer_2_LC_1_14_1/clk
Setup Constraint : 8060p
Path slack       : 6532p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -400
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10042

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_2_LC_1_14_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_2_LC_1_14_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2063  RISE       2
I__404/I                     LocalMux                       0              2921   2063  RISE       1
I__404/O                     LocalMux                     330              3251   2063  RISE       1
I__406/I                     InMux                          0              3251   2063  RISE       1
I__406/O                     InMux                        259              3510   2063  RISE       1
asd.timer_2_LC_1_14_1/in1    LogicCell40_SEQ_MODE_1000      0              3510   6531  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_2_LC_1_14_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_6_LC_2_13_1/lcout
Path End         : asd.current_time_7_LC_2_13_3/in2
Capture Clock    : asd.current_time_7_LC_2_13_3/clk
Setup Constraint : 8060p
Path slack       : 6560p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -372
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10070

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_6_LC_2_13_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_6_LC_2_13_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5795  RISE       9
I__513/I                            LocalMux                       0              2921   6461  RISE       1
I__513/O                            LocalMux                     330              3251   6461  RISE       1
I__516/I                            InMux                          0              3251   6559  RISE       1
I__516/O                            InMux                        259              3510   6559  RISE       1
I__523/I                            CascadeMux                     0              3510   6559  RISE       1
I__523/O                            CascadeMux                     0              3510   6559  RISE       1
asd.current_time_7_LC_2_13_3/in2    LogicCell40_SEQ_MODE_1000      0              3510   6559  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_7_LC_2_13_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_3_LC_2_13_4/lcout
Path End         : asd.r_disp1_i_1_LC_1_12_7/in2
Capture Clock    : asd.r_disp1_i_1_LC_1_12_7/clk
Setup Constraint : 8060p
Path slack       : 6560p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -372
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10070

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_3_LC_2_13_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_3_LC_2_13_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5423  RISE      11
I__579/I                            LocalMux                       0              2921   6559  RISE       1
I__579/O                            LocalMux                     330              3251   6559  RISE       1
I__585/I                            InMux                          0              3251   6559  RISE       1
I__585/O                            InMux                        259              3510   6559  RISE       1
I__588/I                            CascadeMux                     0              3510   6559  RISE       1
I__588/O                            CascadeMux                     0              3510   6559  RISE       1
asd.r_disp1_i_1_LC_1_12_7/in2       LogicCell40_SEQ_MODE_1000      0              3510   6559  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__454/I                                            ClkMux                         0              2073  RISE       1
I__454/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp1_i_1_LC_1_12_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_2_LC_2_14_1/lcout
Path End         : asd.current_time_2_LC_2_14_1/in2
Capture Clock    : asd.current_time_2_LC_2_14_1/clk
Setup Constraint : 8060p
Path slack       : 6560p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -372
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10070

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__460/I                                            ClkMux                         0              2073  RISE       1
I__460/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_2_LC_2_14_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_2_LC_2_14_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4764  RISE      11
I__598/I                            LocalMux                       0              2921   4764  RISE       1
I__598/O                            LocalMux                     330              3251   4764  RISE       1
I__604/I                            InMux                          0              3251   6559  RISE       1
I__604/O                            InMux                        259              3510   6559  RISE       1
I__609/I                            CascadeMux                     0              3510   6559  RISE       1
I__609/O                            CascadeMux                     0              3510   6559  RISE       1
asd.current_time_2_LC_2_14_1/in2    LogicCell40_SEQ_MODE_1000      0              3510   6559  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__460/I                                            ClkMux                         0              2073  RISE       1
I__460/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_2_LC_2_14_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_0_LC_2_12_0/lcout
Path End         : asd.current_time_0_LC_2_12_0/in2
Capture Clock    : asd.current_time_0_LC_2_12_0/clk
Setup Constraint : 8060p
Path slack       : 6560p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -372
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10070

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__456/I                                            ClkMux                         0              2073  RISE       1
I__456/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_0_LC_2_12_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_0_LC_2_12_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5213  RISE       9
I__620/I                            LocalMux                       0              2921   6559  RISE       1
I__620/O                            LocalMux                     330              3251   6559  RISE       1
I__625/I                            InMux                          0              3251   6559  RISE       1
I__625/O                            InMux                        259              3510   6559  RISE       1
I__630/I                            CascadeMux                     0              3510   6559  RISE       1
I__630/O                            CascadeMux                     0              3510   6559  RISE       1
asd.current_time_0_LC_2_12_0/in2    LogicCell40_SEQ_MODE_1000      0              3510   6559  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__456/I                                            ClkMux                         0              2073  RISE       1
I__456/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_0_LC_2_12_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_5_LC_2_13_5/lcout
Path End         : asd.current_time_5_LC_2_13_5/in3
Capture Clock    : asd.current_time_5_LC_2_13_5/clk
Setup Constraint : 8060p
Path slack       : 6658p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -274
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10168

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_5_LC_2_13_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_5_LC_2_13_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5689  RISE       9
I__490/I                            LocalMux                       0              2921   5689  RISE       1
I__490/O                            LocalMux                     330              3251   5689  RISE       1
I__494/I                            InMux                          0              3251   6657  RISE       1
I__494/O                            InMux                        259              3510   6657  RISE       1
asd.current_time_5_LC_2_13_5/in3    LogicCell40_SEQ_MODE_1000      0              3510   6657  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_5_LC_2_13_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_1_LC_2_13_7/lcout
Path End         : asd.current_time_1_LC_2_13_7/in3
Capture Clock    : asd.current_time_1_LC_2_13_7/clk
Setup Constraint : 8060p
Path slack       : 6658p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -274
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10168

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_1_LC_2_13_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_1_LC_2_13_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4715  RISE      12
I__557/I                            LocalMux                       0              2921   6657  RISE       1
I__557/O                            LocalMux                     330              3251   6657  RISE       1
I__565/I                            InMux                          0              3251   6657  RISE       1
I__565/O                            InMux                        259              3510   6657  RISE       1
asd.current_time_1_LC_2_13_7/in3    LogicCell40_SEQ_MODE_1000      0              3510   6657  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_1_LC_2_13_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_1_LC_2_13_7/lcout
Path End         : asd.r_disp1_i_1_LC_1_12_7/in3
Capture Clock    : asd.r_disp1_i_1_LC_1_12_7/clk
Setup Constraint : 8060p
Path slack       : 6658p

Capture Clock Arrival Time (hello_world|i_Clk:R#2)    8060
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -274
--------------------------------------------------   ----- 
End-of-path required time (ps)                       10168

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_1_LC_2_13_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_1_LC_2_13_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4715  RISE      12
I__558/I                            LocalMux                       0              2921   6657  RISE       1
I__558/O                            LocalMux                     330              3251   6657  RISE       1
I__566/I                            InMux                          0              3251   6657  RISE       1
I__566/O                            InMux                        259              3510   6657  RISE       1
asd.r_disp1_i_1_LC_1_12_7/in3       LogicCell40_SEQ_MODE_1000      0              3510   6657  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__454/I                                            ClkMux                         0              2073  RISE       1
I__454/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp1_i_1_LC_1_12_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_3
Path End         : o_LED_3
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6196
---------------------------------------   ---- 
End-of-path arrival time (ps)             6196
 
Data path
pin name                             model name              delay  cumulative delay  slack  edge  Fanout
-----------------------------------  ----------------------  -----  ----------------  -----  ----  ------
i_Switch_3                           hello_world                 0                 0   +INF  RISE       1
i_Switch_3_ibuf_iopad/PACKAGEPIN:in  IO_PAD                      0                 0   +INF  RISE       1
i_Switch_3_ibuf_iopad/DOUT           IO_PAD                    510               510   +INF  RISE       1
i_Switch_3_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001      0               510   +INF  RISE       1
i_Switch_3_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001    463               973   +INF  FALL       1
I__103/I                             Odrv4                       0               973   +INF  FALL       1
I__103/O                             Odrv4                     372              1345   +INF  FALL       1
I__104/I                             LocalMux                    0              1345   +INF  FALL       1
I__104/O                             LocalMux                  309              1653   +INF  FALL       1
I__105/I                             IoInMux                     0              1653   +INF  FALL       1
I__105/O                             IoInMux                   217              1871   +INF  FALL       1
o_LED_3_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001      0              1871   +INF  FALL       1
o_LED_3_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001   2237              4108   +INF  FALL       1
o_LED_3_obuf_iopad/DIN               IO_PAD                      0              4108   +INF  FALL       1
o_LED_3_obuf_iopad/PACKAGEPIN:out    IO_PAD                   2088              6196   +INF  FALL       1
o_LED_3                              hello_world                 0              6196   +INF  FALL       1


++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_2
Path End         : o_LED_2
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6519
---------------------------------------   ---- 
End-of-path arrival time (ps)             6519
 
Data path
pin name                             model name              delay  cumulative delay  slack  edge  Fanout
-----------------------------------  ----------------------  -----  ----------------  -----  ----  ------
i_Switch_2                           hello_world                 0                 0   +INF  RISE       1
i_Switch_2_ibuf_iopad/PACKAGEPIN:in  IO_PAD                      0                 0   +INF  RISE       1
i_Switch_2_ibuf_iopad/DOUT           IO_PAD                    510               510   +INF  RISE       1
i_Switch_2_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001      0               510   +INF  RISE       1
i_Switch_2_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001    463               973   +INF  FALL       1
I__106/I                             Odrv4                       0               973   +INF  FALL       1
I__106/O                             Odrv4                     372              1345   +INF  FALL       1
I__107/I                             IoSpan4Mux                  0              1345   +INF  FALL       1
I__107/O                             IoSpan4Mux                323              1667   +INF  FALL       1
I__108/I                             LocalMux                    0              1667   +INF  FALL       1
I__108/O                             LocalMux                  309              1976   +INF  FALL       1
I__109/I                             IoInMux                     0              1976   +INF  FALL       1
I__109/O                             IoInMux                   217              2193   +INF  FALL       1
o_LED_2_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001      0              2193   +INF  FALL       1
o_LED_2_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001   2237              4431   +INF  FALL       1
o_LED_2_obuf_iopad/DIN               IO_PAD                      0              4431   +INF  FALL       1
o_LED_2_obuf_iopad/PACKAGEPIN:out    IO_PAD                   2088              6519   +INF  FALL       1
o_LED_2                              hello_world                 0              6519   +INF  FALL       1


++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : o_LED_1
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6196
---------------------------------------   ---- 
End-of-path arrival time (ps)             6196
 
Data path
pin name                             model name              delay  cumulative delay  slack  edge  Fanout
-----------------------------------  ----------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           hello_world                 0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                      0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                    510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001      0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001    463               973   +INF  FALL       1
I__241/I                             Odrv4                       0               973   +INF  FALL       1
I__241/O                             Odrv4                     372              1345   +INF  FALL       1
I__243/I                             LocalMux                    0              1345   +INF  FALL       1
I__243/O                             LocalMux                  309              1653   +INF  FALL       1
I__245/I                             IoInMux                     0              1653   +INF  FALL       1
I__245/O                             IoInMux                   217              1871   +INF  FALL       1
o_LED_1_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001      0              1871   +INF  FALL       1
o_LED_1_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001   2237              4108   +INF  FALL       1
o_LED_1_obuf_iopad/DIN               IO_PAD                      0              4108   +INF  FALL       1
o_LED_1_obuf_iopad/PACKAGEPIN:out    IO_PAD                   2088              6196   +INF  FALL       1
o_LED_1                              hello_world                 0              6196   +INF  FALL       1


++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : asd.timer_18_LC_1_13_7/sr
Capture Clock    : asd.timer_18_LC_1_13_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (hello_world|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -140
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                               hello_world                    0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__242/I                                 Odrv12                         0               973   +INF  FALL       1
I__242/O                                 Odrv12                       540              1513   +INF  FALL       1
I__244/I                                 Sp12to4                        0              1513   +INF  FALL       1
I__244/O                                 Sp12to4                      449              1962   +INF  FALL       1
I__246/I                                 Span4Mux_v                     0              1962   +INF  FALL       1
I__246/O                                 Span4Mux_v                   372              2333   +INF  FALL       1
I__247/I                                 Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__247/O                                 Span4Mux_s2_h                203              2537   +INF  FALL       1
I__249/I                                 LocalMux                       0              2537   +INF  FALL       1
I__249/O                                 LocalMux                     309              2845   +INF  FALL       1
I__253/I                                 IoInMux                        0              2845   +INF  FALL       1
I__253/O                                 IoInMux                      217              3063   +INF  FALL       1
asd.N_100_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3063   +INF  FALL       1
asd.N_100_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3624   +INF  FALL      25
I__274/I                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__274/O                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__275/I                                 GlobalMux                      0              3624   +INF  FALL       1
I__275/O                                 GlobalMux                     77              3701   +INF  FALL       1
I__276/I                                 SRMux                          0              3701   +INF  FALL       1
I__276/O                                 SRMux                        358              4059   +INF  FALL       1
asd.timer_18_LC_1_13_7/sr                LogicCell40_SEQ_MODE_1000      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_18_LC_1_13_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : asd.timer_16_LC_1_13_6/sr
Capture Clock    : asd.timer_16_LC_1_13_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (hello_world|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -140
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4009
---------------------------------------   ---- 
End-of-path arrival time (ps)             4009
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                               hello_world                    0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/DOUT               IO_PAD                       460               460   +INF  FALL       1
i_Switch_1_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_Switch_1_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__242/I                                 Odrv12                         0               923   +INF  FALL       1
I__242/O                                 Odrv12                       540              1463   +INF  FALL       1
I__244/I                                 Sp12to4                        0              1463   +INF  FALL       1
I__244/O                                 Sp12to4                      449              1912   +INF  FALL       1
I__246/I                                 Span4Mux_v                     0              1912   +INF  FALL       1
I__246/O                                 Span4Mux_v                   372              2283   +INF  FALL       1
I__247/I                                 Span4Mux_s2_h                  0              2283   +INF  FALL       1
I__247/O                                 Span4Mux_s2_h                203              2487   +INF  FALL       1
I__249/I                                 LocalMux                       0              2487   +INF  FALL       1
I__249/O                                 LocalMux                     309              2795   +INF  FALL       1
I__253/I                                 IoInMux                        0              2795   +INF  FALL       1
I__253/O                                 IoInMux                      217              3013   +INF  FALL       1
asd.N_100_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3013   +INF  FALL       1
asd.N_100_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3574   +INF  FALL      25
I__274/I                                 gio2CtrlBuf                    0              3574   +INF  FALL       1
I__274/O                                 gio2CtrlBuf                    0              3574   +INF  FALL       1
I__275/I                                 GlobalMux                      0              3574   +INF  FALL       1
I__275/O                                 GlobalMux                     77              3651   +INF  FALL       1
I__276/I                                 SRMux                          0              3651   +INF  FALL       1
I__276/O                                 SRMux                        358              4009   +INF  FALL       1
asd.timer_16_LC_1_13_6/sr                LogicCell40_SEQ_MODE_1000      0              4009   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_16_LC_1_13_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_4
Path End         : o_LED_4
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6519
---------------------------------------   ---- 
End-of-path arrival time (ps)             6519
 
Data path
pin name                             model name              delay  cumulative delay  slack  edge  Fanout
-----------------------------------  ----------------------  -----  ----------------  -----  ----  ------
i_Switch_4                           hello_world                 0                 0   +INF  RISE       1
i_Switch_4_ibuf_iopad/PACKAGEPIN:in  IO_PAD                      0                 0   +INF  RISE       1
i_Switch_4_ibuf_iopad/DOUT           IO_PAD                    510               510   +INF  RISE       1
i_Switch_4_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001      0               510   +INF  RISE       1
i_Switch_4_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001    463               973   +INF  FALL       1
I__113/I                             Odrv4                       0               973   +INF  FALL       1
I__113/O                             Odrv4                     372              1345   +INF  FALL       1
I__114/I                             IoSpan4Mux                  0              1345   +INF  FALL       1
I__114/O                             IoSpan4Mux                323              1667   +INF  FALL       1
I__115/I                             LocalMux                    0              1667   +INF  FALL       1
I__115/O                             LocalMux                  309              1976   +INF  FALL       1
I__116/I                             IoInMux                     0              1976   +INF  FALL       1
I__116/O                             IoInMux                   217              2193   +INF  FALL       1
o_LED_4_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001      0              2193   +INF  FALL       1
o_LED_4_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001   2237              4431   +INF  FALL       1
o_LED_4_obuf_iopad/DIN               IO_PAD                      0              4431   +INF  FALL       1
o_LED_4_obuf_iopad/PACKAGEPIN:out    IO_PAD                   2088              6519   +INF  FALL       1
o_LED_4                              hello_world                 0              6519   +INF  FALL       1


++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.r_disp2_i_3_LC_5_16_3/lcout
Path End         : o_Segment1_D
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   4915
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__466/I                                            ClkMux                         0              2073  RISE       1
I__466/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp2_i_3_LC_5_16_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.r_disp2_i_3_LC_5_16_3/lcout         LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__467/I                                LocalMux                       0              2921   +INF  RISE       1
I__467/O                                LocalMux                     330              3251   +INF  RISE       1
I__468/I                                IoInMux                        0              3251   +INF  RISE       1
I__468/O                                IoInMux                      259              3510   +INF  RISE       1
o_Segment1_D_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment1_D_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment1_D_obuf_iopad/DIN             IO_PAD                         0              5748   +INF  FALL       1
o_Segment1_D_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              7836   +INF  FALL       1
o_Segment1_D                            hello_world                    0              7836   +INF  FALL       1


++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.r_disp2_i_4_LC_5_16_2/lcout
Path End         : o_Segment1_C
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   4915
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__466/I                                            ClkMux                         0              2073  RISE       1
I__466/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp2_i_4_LC_5_16_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.r_disp2_i_4_LC_5_16_2/lcout         LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__548/I                                LocalMux                       0              2921   +INF  RISE       1
I__548/O                                LocalMux                     330              3251   +INF  RISE       1
I__549/I                                IoInMux                        0              3251   +INF  RISE       1
I__549/O                                IoInMux                      259              3510   +INF  RISE       1
o_Segment1_C_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment1_C_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment1_C_obuf_iopad/DIN             IO_PAD                         0              5748   +INF  FALL       1
o_Segment1_C_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              7836   +INF  FALL       1
o_Segment1_C                            hello_world                    0              7836   +INF  FALL       1


++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.r_disp2_i_2_LC_5_16_0/lcout
Path End         : o_Segment1_E
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   4915
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__466/I                                            ClkMux                         0              2073  RISE       1
I__466/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp2_i_2_LC_5_16_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.r_disp2_i_2_LC_5_16_0/lcout         LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__550/I                                LocalMux                       0              2921   +INF  RISE       1
I__550/O                                LocalMux                     330              3251   +INF  RISE       1
I__551/I                                IoInMux                        0              3251   +INF  RISE       1
I__551/O                                IoInMux                      259              3510   +INF  RISE       1
o_Segment1_E_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment1_E_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment1_E_obuf_iopad/DIN             IO_PAD                         0              5748   +INF  FALL       1
o_Segment1_E_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              7836   +INF  FALL       1
o_Segment1_E                            hello_world                    0              7836   +INF  FALL       1


++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.r_disp1_i_0_LC_4_16_5/lcout
Path End         : o_Segment2_G
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   4915
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__465/I                                            ClkMux                         0              2073  RISE       1
I__465/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp1_i_0_LC_4_16_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.r_disp1_i_0_LC_4_16_5/lcout         LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__552/I                                LocalMux                       0              2921   +INF  RISE       1
I__552/O                                LocalMux                     330              3251   +INF  RISE       1
I__553/I                                IoInMux                        0              3251   +INF  RISE       1
I__553/O                                IoInMux                      259              3510   +INF  RISE       1
o_Segment2_G_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment2_G_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment2_G_obuf_iopad/DIN             IO_PAD                         0              5748   +INF  FALL       1
o_Segment2_G_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              7836   +INF  FALL       1
o_Segment2_G                            hello_world                    0              7836   +INF  FALL       1


++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.r_disp1_i_3_LC_4_16_4/lcout
Path End         : o_Segment2_D
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   4915
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__465/I                                            ClkMux                         0              2073  RISE       1
I__465/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp1_i_3_LC_4_16_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.r_disp1_i_3_LC_4_16_4/lcout         LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__641/I                                LocalMux                       0              2921   +INF  RISE       1
I__641/O                                LocalMux                     330              3251   +INF  RISE       1
I__642/I                                IoInMux                        0              3251   +INF  RISE       1
I__642/O                                IoInMux                      259              3510   +INF  RISE       1
o_Segment2_D_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment2_D_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment2_D_obuf_iopad/DIN             IO_PAD                         0              5748   +INF  FALL       1
o_Segment2_D_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              7836   +INF  FALL       1
o_Segment2_D                            hello_world                    0              7836   +INF  FALL       1


++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.r_disp1_i_2_LC_4_16_1/lcout
Path End         : o_Segment2_E
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   4915
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__465/I                                            ClkMux                         0              2073  RISE       1
I__465/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp1_i_2_LC_4_16_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.r_disp1_i_2_LC_4_16_1/lcout         LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__643/I                                LocalMux                       0              2921   +INF  RISE       1
I__643/O                                LocalMux                     330              3251   +INF  RISE       1
I__644/I                                IoInMux                        0              3251   +INF  RISE       1
I__644/O                                IoInMux                      259              3510   +INF  RISE       1
o_Segment2_E_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment2_E_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment2_E_obuf_iopad/DIN             IO_PAD                         0              5748   +INF  FALL       1
o_Segment2_E_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              7836   +INF  FALL       1
o_Segment2_E                            hello_world                    0              7836   +INF  FALL       1


++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.r_disp2_i_1_LC_4_14_5/lcout
Path End         : o_Segment1_F
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   5406
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8327
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__464/I                                            ClkMux                         0              2073  RISE       1
I__464/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp2_i_1_LC_4_14_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.r_disp2_i_1_LC_4_14_5/lcout         LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__366/I                                Odrv12                         0              2921   +INF  RISE       1
I__366/O                                Odrv12                       491              3412   +INF  RISE       1
I__367/I                                LocalMux                       0              3412   +INF  RISE       1
I__367/O                                LocalMux                     330              3742   +INF  RISE       1
I__368/I                                IoInMux                        0              3742   +INF  RISE       1
I__368/O                                IoInMux                      259              4001   +INF  RISE       1
o_Segment1_F_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4001   +INF  RISE       1
o_Segment1_F_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6239   +INF  FALL       1
o_Segment1_F_obuf_iopad/DIN             IO_PAD                         0              6239   +INF  FALL       1
o_Segment1_F_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8327   +INF  FALL       1
o_Segment1_F                            hello_world                    0              8327   +INF  FALL       1


++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.r_disp2_i_5_LC_2_16_5/lcout
Path End         : o_Segment1_B
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   5728
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8649
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__463/I                                            ClkMux                         0              2073  RISE       1
I__463/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp2_i_5_LC_2_16_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.r_disp2_i_5_LC_2_16_5/lcout         LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__435/I                                Odrv4                          0              2921   +INF  RISE       1
I__435/O                                Odrv4                        351              3272   +INF  RISE       1
I__436/I                                Span4Mux_s1_h                  0              3272   +INF  RISE       1
I__436/O                                Span4Mux_s1_h                175              3447   +INF  RISE       1
I__437/I                                IoSpan4Mux                     0              3447   +INF  RISE       1
I__437/O                                IoSpan4Mux                   288              3735   +INF  RISE       1
I__438/I                                LocalMux                       0              3735   +INF  RISE       1
I__438/O                                LocalMux                     330              4065   +INF  RISE       1
I__439/I                                IoInMux                        0              4065   +INF  RISE       1
I__439/O                                IoInMux                      259              4324   +INF  RISE       1
o_Segment1_B_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4324   +INF  RISE       1
o_Segment1_B_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6561   +INF  FALL       1
o_Segment1_B_obuf_iopad/DIN             IO_PAD                         0              6561   +INF  FALL       1
o_Segment1_B_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8649   +INF  FALL       1
o_Segment1_B                            hello_world                    0              8649   +INF  FALL       1


++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.r_disp1_i_6_LC_2_16_4/lcout
Path End         : o_Segment2_A
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   4915
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__463/I                                            ClkMux                         0              2073  RISE       1
I__463/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp1_i_6_LC_2_16_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.r_disp1_i_6_LC_2_16_4/lcout         LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__440/I                                LocalMux                       0              2921   +INF  RISE       1
I__440/O                                LocalMux                     330              3251   +INF  RISE       1
I__441/I                                IoInMux                        0              3251   +INF  RISE       1
I__441/O                                IoInMux                      259              3510   +INF  RISE       1
o_Segment2_A_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment2_A_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment2_A_obuf_iopad/DIN             IO_PAD                         0              5748   +INF  FALL       1
o_Segment2_A_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              7836   +INF  FALL       1
o_Segment2_A                            hello_world                    0              7836   +INF  FALL       1


++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.r_disp1_i_4_LC_2_16_3/lcout
Path End         : o_Segment2_C
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   4915
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__463/I                                            ClkMux                         0              2073  RISE       1
I__463/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp1_i_4_LC_2_16_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.r_disp1_i_4_LC_2_16_3/lcout         LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__442/I                                LocalMux                       0              2921   +INF  RISE       1
I__442/O                                LocalMux                     330              3251   +INF  RISE       1
I__443/I                                IoInMux                        0              3251   +INF  RISE       1
I__443/O                                IoInMux                      259              3510   +INF  RISE       1
o_Segment2_C_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment2_C_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment2_C_obuf_iopad/DIN             IO_PAD                         0              5748   +INF  FALL       1
o_Segment2_C_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              7836   +INF  FALL       1
o_Segment2_C                            hello_world                    0              7836   +INF  FALL       1


++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.r_disp2_i_0_LC_2_16_2/lcout
Path End         : o_Segment1_G
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   5539
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8460
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__463/I                                            ClkMux                         0              2073  RISE       1
I__463/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp2_i_0_LC_2_16_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.r_disp2_i_0_LC_2_16_2/lcout         LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__444/I                                Odrv12                         0              2921   +INF  RISE       1
I__444/O                                Odrv12                       491              3412   +INF  RISE       1
I__445/I                                Span12Mux_s1_h                 0              3412   +INF  RISE       1
I__445/O                                Span12Mux_s1_h               133              3546   +INF  RISE       1
I__446/I                                LocalMux                       0              3546   +INF  RISE       1
I__446/O                                LocalMux                     330              3875   +INF  RISE       1
I__447/I                                IoInMux                        0              3875   +INF  RISE       1
I__447/O                                IoInMux                      259              4135   +INF  RISE       1
o_Segment1_G_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4135   +INF  RISE       1
o_Segment1_G_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6372   +INF  FALL       1
o_Segment1_G_obuf_iopad/DIN             IO_PAD                         0              6372   +INF  FALL       1
o_Segment1_G_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8460   +INF  FALL       1
o_Segment1_G                            hello_world                    0              8460   +INF  FALL       1


++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.r_disp2_i_6_LC_2_16_1/lcout
Path End         : o_Segment1_A
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   5539
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8460
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__463/I                                            ClkMux                         0              2073  RISE       1
I__463/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp2_i_6_LC_2_16_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.r_disp2_i_6_LC_2_16_1/lcout         LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__448/I                                Odrv12                         0              2921   +INF  RISE       1
I__448/O                                Odrv12                       491              3412   +INF  RISE       1
I__449/I                                Span12Mux_s1_h                 0              3412   +INF  RISE       1
I__449/O                                Span12Mux_s1_h               133              3546   +INF  RISE       1
I__450/I                                LocalMux                       0              3546   +INF  RISE       1
I__450/O                                LocalMux                     330              3875   +INF  RISE       1
I__451/I                                IoInMux                        0              3875   +INF  RISE       1
I__451/O                                IoInMux                      259              4135   +INF  RISE       1
o_Segment1_A_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4135   +INF  RISE       1
o_Segment1_A_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6372   +INF  FALL       1
o_Segment1_A_obuf_iopad/DIN             IO_PAD                         0              6372   +INF  FALL       1
o_Segment1_A_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8460   +INF  FALL       1
o_Segment1_A                            hello_world                    0              8460   +INF  FALL       1


++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.r_disp1_i_5_LC_2_16_0/lcout
Path End         : o_Segment2_B
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   4915
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__463/I                                            ClkMux                         0              2073  RISE       1
I__463/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp1_i_5_LC_2_16_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.r_disp1_i_5_LC_2_16_0/lcout         LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__272/I                                LocalMux                       0              2921   +INF  RISE       1
I__272/O                                LocalMux                     330              3251   +INF  RISE       1
I__273/I                                IoInMux                        0              3251   +INF  RISE       1
I__273/O                                IoInMux                      259              3510   +INF  RISE       1
o_Segment2_B_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment2_B_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment2_B_obuf_iopad/DIN             IO_PAD                         0              5748   +INF  FALL       1
o_Segment2_B_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              7836   +INF  FALL       1
o_Segment2_B                            hello_world                    0              7836   +INF  FALL       1


++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : asd.timer_14_LC_1_13_5/sr
Capture Clock    : asd.timer_14_LC_1_13_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (hello_world|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -140
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                               hello_world                    0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__242/I                                 Odrv12                         0               973   +INF  FALL       1
I__242/O                                 Odrv12                       540              1513   +INF  FALL       1
I__244/I                                 Sp12to4                        0              1513   +INF  FALL       1
I__244/O                                 Sp12to4                      449              1962   +INF  FALL       1
I__246/I                                 Span4Mux_v                     0              1962   +INF  FALL       1
I__246/O                                 Span4Mux_v                   372              2333   +INF  FALL       1
I__247/I                                 Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__247/O                                 Span4Mux_s2_h                203              2537   +INF  FALL       1
I__249/I                                 LocalMux                       0              2537   +INF  FALL       1
I__249/O                                 LocalMux                     309              2845   +INF  FALL       1
I__253/I                                 IoInMux                        0              2845   +INF  FALL       1
I__253/O                                 IoInMux                      217              3063   +INF  FALL       1
asd.N_100_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3063   +INF  FALL       1
asd.N_100_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3624   +INF  FALL      25
I__274/I                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__274/O                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__275/I                                 GlobalMux                      0              3624   +INF  FALL       1
I__275/O                                 GlobalMux                     77              3701   +INF  FALL       1
I__276/I                                 SRMux                          0              3701   +INF  FALL       1
I__276/O                                 SRMux                        358              4059   +INF  FALL       1
asd.timer_14_LC_1_13_5/sr                LogicCell40_SEQ_MODE_1000      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_14_LC_1_13_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : asd.timer_13_LC_1_13_4/sr
Capture Clock    : asd.timer_13_LC_1_13_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (hello_world|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -140
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                               hello_world                    0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__242/I                                 Odrv12                         0               973   +INF  FALL       1
I__242/O                                 Odrv12                       540              1513   +INF  FALL       1
I__244/I                                 Sp12to4                        0              1513   +INF  FALL       1
I__244/O                                 Sp12to4                      449              1962   +INF  FALL       1
I__246/I                                 Span4Mux_v                     0              1962   +INF  FALL       1
I__246/O                                 Span4Mux_v                   372              2333   +INF  FALL       1
I__247/I                                 Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__247/O                                 Span4Mux_s2_h                203              2537   +INF  FALL       1
I__249/I                                 LocalMux                       0              2537   +INF  FALL       1
I__249/O                                 LocalMux                     309              2845   +INF  FALL       1
I__253/I                                 IoInMux                        0              2845   +INF  FALL       1
I__253/O                                 IoInMux                      217              3063   +INF  FALL       1
asd.N_100_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3063   +INF  FALL       1
asd.N_100_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3624   +INF  FALL      25
I__274/I                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__274/O                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__275/I                                 GlobalMux                      0              3624   +INF  FALL       1
I__275/O                                 GlobalMux                     77              3701   +INF  FALL       1
I__276/I                                 SRMux                          0              3701   +INF  FALL       1
I__276/O                                 SRMux                        358              4059   +INF  FALL       1
asd.timer_13_LC_1_13_4/sr                LogicCell40_SEQ_MODE_1000      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_13_LC_1_13_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : asd.timer_12_LC_1_13_3/sr
Capture Clock    : asd.timer_12_LC_1_13_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (hello_world|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -140
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                               hello_world                    0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__242/I                                 Odrv12                         0               973   +INF  FALL       1
I__242/O                                 Odrv12                       540              1513   +INF  FALL       1
I__244/I                                 Sp12to4                        0              1513   +INF  FALL       1
I__244/O                                 Sp12to4                      449              1962   +INF  FALL       1
I__246/I                                 Span4Mux_v                     0              1962   +INF  FALL       1
I__246/O                                 Span4Mux_v                   372              2333   +INF  FALL       1
I__247/I                                 Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__247/O                                 Span4Mux_s2_h                203              2537   +INF  FALL       1
I__249/I                                 LocalMux                       0              2537   +INF  FALL       1
I__249/O                                 LocalMux                     309              2845   +INF  FALL       1
I__253/I                                 IoInMux                        0              2845   +INF  FALL       1
I__253/O                                 IoInMux                      217              3063   +INF  FALL       1
asd.N_100_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3063   +INF  FALL       1
asd.N_100_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3624   +INF  FALL      25
I__274/I                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__274/O                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__275/I                                 GlobalMux                      0              3624   +INF  FALL       1
I__275/O                                 GlobalMux                     77              3701   +INF  FALL       1
I__276/I                                 SRMux                          0              3701   +INF  FALL       1
I__276/O                                 SRMux                        358              4059   +INF  FALL       1
asd.timer_12_LC_1_13_3/sr                LogicCell40_SEQ_MODE_1000      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_12_LC_1_13_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : asd.timer_11_LC_1_13_2/sr
Capture Clock    : asd.timer_11_LC_1_13_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (hello_world|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -140
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                               hello_world                    0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__242/I                                 Odrv12                         0               973   +INF  FALL       1
I__242/O                                 Odrv12                       540              1513   +INF  FALL       1
I__244/I                                 Sp12to4                        0              1513   +INF  FALL       1
I__244/O                                 Sp12to4                      449              1962   +INF  FALL       1
I__246/I                                 Span4Mux_v                     0              1962   +INF  FALL       1
I__246/O                                 Span4Mux_v                   372              2333   +INF  FALL       1
I__247/I                                 Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__247/O                                 Span4Mux_s2_h                203              2537   +INF  FALL       1
I__249/I                                 LocalMux                       0              2537   +INF  FALL       1
I__249/O                                 LocalMux                     309              2845   +INF  FALL       1
I__253/I                                 IoInMux                        0              2845   +INF  FALL       1
I__253/O                                 IoInMux                      217              3063   +INF  FALL       1
asd.N_100_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3063   +INF  FALL       1
asd.N_100_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3624   +INF  FALL      25
I__274/I                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__274/O                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__275/I                                 GlobalMux                      0              3624   +INF  FALL       1
I__275/O                                 GlobalMux                     77              3701   +INF  FALL       1
I__276/I                                 SRMux                          0              3701   +INF  FALL       1
I__276/O                                 SRMux                        358              4059   +INF  FALL       1
asd.timer_11_LC_1_13_2/sr                LogicCell40_SEQ_MODE_1000      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_11_LC_1_13_2/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : asd.timer_0_LC_1_13_1/sr
Capture Clock    : asd.timer_0_LC_1_13_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (hello_world|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -140
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                               hello_world                    0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__242/I                                 Odrv12                         0               973   +INF  FALL       1
I__242/O                                 Odrv12                       540              1513   +INF  FALL       1
I__244/I                                 Sp12to4                        0              1513   +INF  FALL       1
I__244/O                                 Sp12to4                      449              1962   +INF  FALL       1
I__246/I                                 Span4Mux_v                     0              1962   +INF  FALL       1
I__246/O                                 Span4Mux_v                   372              2333   +INF  FALL       1
I__247/I                                 Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__247/O                                 Span4Mux_s2_h                203              2537   +INF  FALL       1
I__249/I                                 LocalMux                       0              2537   +INF  FALL       1
I__249/O                                 LocalMux                     309              2845   +INF  FALL       1
I__253/I                                 IoInMux                        0              2845   +INF  FALL       1
I__253/O                                 IoInMux                      217              3063   +INF  FALL       1
asd.N_100_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3063   +INF  FALL       1
asd.N_100_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3624   +INF  FALL      25
I__274/I                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__274/O                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__275/I                                 GlobalMux                      0              3624   +INF  FALL       1
I__275/O                                 GlobalMux                     77              3701   +INF  FALL       1
I__276/I                                 SRMux                          0              3701   +INF  FALL       1
I__276/O                                 SRMux                        358              4059   +INF  FALL       1
asd.timer_0_LC_1_13_1/sr                 LogicCell40_SEQ_MODE_1000      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_0_LC_1_13_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.r_disp1_i_1_LC_1_12_7/lcout
Path End         : o_Segment2_F
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   4915
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__454/I                                            ClkMux                         0              2073  RISE       1
I__454/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp1_i_1_LC_1_12_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.r_disp1_i_1_LC_1_12_7/lcout         LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__111/I                                LocalMux                       0              2921   +INF  RISE       1
I__111/O                                LocalMux                     330              3251   +INF  RISE       1
I__112/I                                IoInMux                        0              3251   +INF  RISE       1
I__112/O                                IoInMux                      259              3510   +INF  RISE       1
o_Segment2_F_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment2_F_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment2_F_obuf_iopad/DIN             IO_PAD                         0              5748   +INF  FALL       1
o_Segment2_F_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              7836   +INF  FALL       1
o_Segment2_F                            hello_world                    0              7836   +INF  FALL       1


++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : asd.current_time_0_LC_2_12_0/sr
Capture Clock    : asd.current_time_0_LC_2_12_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (hello_world|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -140
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3371
---------------------------------------   ---- 
End-of-path arrival time (ps)             3371
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           hello_world                    0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__242/I                             Odrv12                         0               973   +INF  FALL       1
I__242/O                             Odrv12                       540              1513   +INF  FALL       1
I__244/I                             Sp12to4                        0              1513   +INF  FALL       1
I__244/O                             Sp12to4                      449              1962   +INF  FALL       1
I__246/I                             Span4Mux_v                     0              1962   +INF  FALL       1
I__246/O                             Span4Mux_v                   372              2333   +INF  FALL       1
I__248/I                             Span4Mux_v                     0              2333   +INF  FALL       1
I__248/O                             Span4Mux_v                   372              2705   +INF  FALL       1
I__250/I                             LocalMux                       0              2705   +INF  FALL       1
I__250/O                             LocalMux                     309              3014   +INF  FALL       1
I__254/I                             SRMux                          0              3014   +INF  FALL       1
I__254/O                             SRMux                        358              3371   +INF  FALL       1
asd.current_time_0_LC_2_12_0/sr      LogicCell40_SEQ_MODE_1000      0              3371   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__456/I                                            ClkMux                         0              2073  RISE       1
I__456/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_0_LC_2_12_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : asd.current_time_1_LC_2_13_7/sr
Capture Clock    : asd.current_time_1_LC_2_13_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (hello_world|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -140
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3693
---------------------------------------   ---- 
End-of-path arrival time (ps)             3693
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           hello_world                    0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__242/I                             Odrv12                         0               923   +INF  FALL       1
I__242/O                             Odrv12                       540              1463   +INF  FALL       1
I__244/I                             Sp12to4                        0              1463   +INF  FALL       1
I__244/O                             Sp12to4                      449              1912   +INF  FALL       1
I__246/I                             Span4Mux_v                     0              1912   +INF  FALL       1
I__246/O                             Span4Mux_v                   372              2283   +INF  FALL       1
I__248/I                             Span4Mux_v                     0              2283   +INF  FALL       1
I__248/O                             Span4Mux_v                   372              2655   +INF  FALL       1
I__251/I                             Span4Mux_v                     0              2655   +INF  FALL       1
I__251/O                             Span4Mux_v                   372              3027   +INF  FALL       1
I__255/I                             LocalMux                       0              3027   +INF  FALL       1
I__255/O                             LocalMux                     309              3336   +INF  FALL       1
I__257/I                             SRMux                          0              3336   +INF  FALL       1
I__257/O                             SRMux                        358              3693   +INF  FALL       1
asd.current_time_1_LC_2_13_7/sr      LogicCell40_SEQ_MODE_1000      0              3693   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_1_LC_2_13_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : asd.current_time_5_LC_2_13_5/sr
Capture Clock    : asd.current_time_5_LC_2_13_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (hello_world|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -140
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3693
---------------------------------------   ---- 
End-of-path arrival time (ps)             3693
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           hello_world                    0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__242/I                             Odrv12                         0               923   +INF  FALL       1
I__242/O                             Odrv12                       540              1463   +INF  FALL       1
I__244/I                             Sp12to4                        0              1463   +INF  FALL       1
I__244/O                             Sp12to4                      449              1912   +INF  FALL       1
I__246/I                             Span4Mux_v                     0              1912   +INF  FALL       1
I__246/O                             Span4Mux_v                   372              2283   +INF  FALL       1
I__248/I                             Span4Mux_v                     0              2283   +INF  FALL       1
I__248/O                             Span4Mux_v                   372              2655   +INF  FALL       1
I__251/I                             Span4Mux_v                     0              2655   +INF  FALL       1
I__251/O                             Span4Mux_v                   372              3027   +INF  FALL       1
I__255/I                             LocalMux                       0              3027   +INF  FALL       1
I__255/O                             LocalMux                     309              3336   +INF  FALL       1
I__257/I                             SRMux                          0              3336   +INF  FALL       1
I__257/O                             SRMux                        358              3693   +INF  FALL       1
asd.current_time_5_LC_2_13_5/sr      LogicCell40_SEQ_MODE_1000      0              3693   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_5_LC_2_13_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : asd.current_time_3_LC_2_13_4/sr
Capture Clock    : asd.current_time_3_LC_2_13_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (hello_world|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -140
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3693
---------------------------------------   ---- 
End-of-path arrival time (ps)             3693
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           hello_world                    0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__242/I                             Odrv12                         0               923   +INF  FALL       1
I__242/O                             Odrv12                       540              1463   +INF  FALL       1
I__244/I                             Sp12to4                        0              1463   +INF  FALL       1
I__244/O                             Sp12to4                      449              1912   +INF  FALL       1
I__246/I                             Span4Mux_v                     0              1912   +INF  FALL       1
I__246/O                             Span4Mux_v                   372              2283   +INF  FALL       1
I__248/I                             Span4Mux_v                     0              2283   +INF  FALL       1
I__248/O                             Span4Mux_v                   372              2655   +INF  FALL       1
I__251/I                             Span4Mux_v                     0              2655   +INF  FALL       1
I__251/O                             Span4Mux_v                   372              3027   +INF  FALL       1
I__255/I                             LocalMux                       0              3027   +INF  FALL       1
I__255/O                             LocalMux                     309              3336   +INF  FALL       1
I__257/I                             SRMux                          0              3336   +INF  FALL       1
I__257/O                             SRMux                        358              3693   +INF  FALL       1
asd.current_time_3_LC_2_13_4/sr      LogicCell40_SEQ_MODE_1000      0              3693   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_3_LC_2_13_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : asd.current_time_7_LC_2_13_3/sr
Capture Clock    : asd.current_time_7_LC_2_13_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (hello_world|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -140
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3693
---------------------------------------   ---- 
End-of-path arrival time (ps)             3693
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           hello_world                    0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__242/I                             Odrv12                         0               923   +INF  FALL       1
I__242/O                             Odrv12                       540              1463   +INF  FALL       1
I__244/I                             Sp12to4                        0              1463   +INF  FALL       1
I__244/O                             Sp12to4                      449              1912   +INF  FALL       1
I__246/I                             Span4Mux_v                     0              1912   +INF  FALL       1
I__246/O                             Span4Mux_v                   372              2283   +INF  FALL       1
I__248/I                             Span4Mux_v                     0              2283   +INF  FALL       1
I__248/O                             Span4Mux_v                   372              2655   +INF  FALL       1
I__251/I                             Span4Mux_v                     0              2655   +INF  FALL       1
I__251/O                             Span4Mux_v                   372              3027   +INF  FALL       1
I__255/I                             LocalMux                       0              3027   +INF  FALL       1
I__255/O                             LocalMux                     309              3336   +INF  FALL       1
I__257/I                             SRMux                          0              3336   +INF  FALL       1
I__257/O                             SRMux                        358              3693   +INF  FALL       1
asd.current_time_7_LC_2_13_3/sr      LogicCell40_SEQ_MODE_1000      0              3693   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_7_LC_2_13_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : asd.current_time_4_LC_2_13_2/sr
Capture Clock    : asd.current_time_4_LC_2_13_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (hello_world|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -140
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3693
---------------------------------------   ---- 
End-of-path arrival time (ps)             3693
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           hello_world                    0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__242/I                             Odrv12                         0               923   +INF  FALL       1
I__242/O                             Odrv12                       540              1463   +INF  FALL       1
I__244/I                             Sp12to4                        0              1463   +INF  FALL       1
I__244/O                             Sp12to4                      449              1912   +INF  FALL       1
I__246/I                             Span4Mux_v                     0              1912   +INF  FALL       1
I__246/O                             Span4Mux_v                   372              2283   +INF  FALL       1
I__248/I                             Span4Mux_v                     0              2283   +INF  FALL       1
I__248/O                             Span4Mux_v                   372              2655   +INF  FALL       1
I__251/I                             Span4Mux_v                     0              2655   +INF  FALL       1
I__251/O                             Span4Mux_v                   372              3027   +INF  FALL       1
I__255/I                             LocalMux                       0              3027   +INF  FALL       1
I__255/O                             LocalMux                     309              3336   +INF  FALL       1
I__257/I                             SRMux                          0              3336   +INF  FALL       1
I__257/O                             SRMux                        358              3693   +INF  FALL       1
asd.current_time_4_LC_2_13_2/sr      LogicCell40_SEQ_MODE_1000      0              3693   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_4_LC_2_13_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : asd.current_time_6_LC_2_13_1/sr
Capture Clock    : asd.current_time_6_LC_2_13_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (hello_world|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -140
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3693
---------------------------------------   ---- 
End-of-path arrival time (ps)             3693
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           hello_world                    0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__242/I                             Odrv12                         0               923   +INF  FALL       1
I__242/O                             Odrv12                       540              1463   +INF  FALL       1
I__244/I                             Sp12to4                        0              1463   +INF  FALL       1
I__244/O                             Sp12to4                      449              1912   +INF  FALL       1
I__246/I                             Span4Mux_v                     0              1912   +INF  FALL       1
I__246/O                             Span4Mux_v                   372              2283   +INF  FALL       1
I__248/I                             Span4Mux_v                     0              2283   +INF  FALL       1
I__248/O                             Span4Mux_v                   372              2655   +INF  FALL       1
I__251/I                             Span4Mux_v                     0              2655   +INF  FALL       1
I__251/O                             Span4Mux_v                   372              3027   +INF  FALL       1
I__255/I                             LocalMux                       0              3027   +INF  FALL       1
I__255/O                             LocalMux                     309              3336   +INF  FALL       1
I__257/I                             SRMux                          0              3336   +INF  FALL       1
I__257/O                             SRMux                        358              3693   +INF  FALL       1
asd.current_time_6_LC_2_13_1/sr      LogicCell40_SEQ_MODE_1000      0              3693   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_6_LC_2_13_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : asd.current_time_2_LC_2_14_1/sr
Capture Clock    : asd.current_time_2_LC_2_14_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (hello_world|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -140
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3743
---------------------------------------   ---- 
End-of-path arrival time (ps)             3743
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           hello_world                    0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__242/I                             Odrv12                         0               973   +INF  FALL       1
I__242/O                             Odrv12                       540              1513   +INF  FALL       1
I__244/I                             Sp12to4                        0              1513   +INF  FALL       1
I__244/O                             Sp12to4                      449              1962   +INF  FALL       1
I__246/I                             Span4Mux_v                     0              1962   +INF  FALL       1
I__246/O                             Span4Mux_v                   372              2333   +INF  FALL       1
I__248/I                             Span4Mux_v                     0              2333   +INF  FALL       1
I__248/O                             Span4Mux_v                   372              2705   +INF  FALL       1
I__252/I                             Span4Mux_v                     0              2705   +INF  FALL       1
I__252/O                             Span4Mux_v                   372              3077   +INF  FALL       1
I__256/I                             LocalMux                       0              3077   +INF  FALL       1
I__256/O                             LocalMux                     309              3386   +INF  FALL       1
I__258/I                             SRMux                          0              3386   +INF  FALL       1
I__258/O                             SRMux                        358              3743   +INF  FALL       1
asd.current_time_2_LC_2_14_1/sr      LogicCell40_SEQ_MODE_1000      0              3743   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__460/I                                            ClkMux                         0              2073  RISE       1
I__460/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_2_LC_2_14_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : asd.timer_8_LC_1_14_7/sr
Capture Clock    : asd.timer_8_LC_1_14_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (hello_world|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -140
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                               hello_world                    0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__242/I                                 Odrv12                         0               973   +INF  FALL       1
I__242/O                                 Odrv12                       540              1513   +INF  FALL       1
I__244/I                                 Sp12to4                        0              1513   +INF  FALL       1
I__244/O                                 Sp12to4                      449              1962   +INF  FALL       1
I__246/I                                 Span4Mux_v                     0              1962   +INF  FALL       1
I__246/O                                 Span4Mux_v                   372              2333   +INF  FALL       1
I__247/I                                 Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__247/O                                 Span4Mux_s2_h                203              2537   +INF  FALL       1
I__249/I                                 LocalMux                       0              2537   +INF  FALL       1
I__249/O                                 LocalMux                     309              2845   +INF  FALL       1
I__253/I                                 IoInMux                        0              2845   +INF  FALL       1
I__253/O                                 IoInMux                      217              3063   +INF  FALL       1
asd.N_100_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3063   +INF  FALL       1
asd.N_100_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3624   +INF  FALL      25
I__274/I                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__274/O                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__275/I                                 GlobalMux                      0              3624   +INF  FALL       1
I__275/O                                 GlobalMux                     77              3701   +INF  FALL       1
I__277/I                                 SRMux                          0              3701   +INF  FALL       1
I__277/O                                 SRMux                        358              4059   +INF  FALL       1
asd.timer_8_LC_1_14_7/sr                 LogicCell40_SEQ_MODE_1000      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_8_LC_1_14_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : asd.timer_7_LC_1_14_6/sr
Capture Clock    : asd.timer_7_LC_1_14_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (hello_world|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -140
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                               hello_world                    0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__242/I                                 Odrv12                         0               973   +INF  FALL       1
I__242/O                                 Odrv12                       540              1513   +INF  FALL       1
I__244/I                                 Sp12to4                        0              1513   +INF  FALL       1
I__244/O                                 Sp12to4                      449              1962   +INF  FALL       1
I__246/I                                 Span4Mux_v                     0              1962   +INF  FALL       1
I__246/O                                 Span4Mux_v                   372              2333   +INF  FALL       1
I__247/I                                 Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__247/O                                 Span4Mux_s2_h                203              2537   +INF  FALL       1
I__249/I                                 LocalMux                       0              2537   +INF  FALL       1
I__249/O                                 LocalMux                     309              2845   +INF  FALL       1
I__253/I                                 IoInMux                        0              2845   +INF  FALL       1
I__253/O                                 IoInMux                      217              3063   +INF  FALL       1
asd.N_100_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3063   +INF  FALL       1
asd.N_100_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3624   +INF  FALL      25
I__274/I                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__274/O                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__275/I                                 GlobalMux                      0              3624   +INF  FALL       1
I__275/O                                 GlobalMux                     77              3701   +INF  FALL       1
I__277/I                                 SRMux                          0              3701   +INF  FALL       1
I__277/O                                 SRMux                        358              4059   +INF  FALL       1
asd.timer_7_LC_1_14_6/sr                 LogicCell40_SEQ_MODE_1000      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_7_LC_1_14_6/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : asd.timer_5_LC_1_14_4/sr
Capture Clock    : asd.timer_5_LC_1_14_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (hello_world|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -140
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                               hello_world                    0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__242/I                                 Odrv12                         0               973   +INF  FALL       1
I__242/O                                 Odrv12                       540              1513   +INF  FALL       1
I__244/I                                 Sp12to4                        0              1513   +INF  FALL       1
I__244/O                                 Sp12to4                      449              1962   +INF  FALL       1
I__246/I                                 Span4Mux_v                     0              1962   +INF  FALL       1
I__246/O                                 Span4Mux_v                   372              2333   +INF  FALL       1
I__247/I                                 Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__247/O                                 Span4Mux_s2_h                203              2537   +INF  FALL       1
I__249/I                                 LocalMux                       0              2537   +INF  FALL       1
I__249/O                                 LocalMux                     309              2845   +INF  FALL       1
I__253/I                                 IoInMux                        0              2845   +INF  FALL       1
I__253/O                                 IoInMux                      217              3063   +INF  FALL       1
asd.N_100_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3063   +INF  FALL       1
asd.N_100_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3624   +INF  FALL      25
I__274/I                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__274/O                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__275/I                                 GlobalMux                      0              3624   +INF  FALL       1
I__275/O                                 GlobalMux                     77              3701   +INF  FALL       1
I__277/I                                 SRMux                          0              3701   +INF  FALL       1
I__277/O                                 SRMux                        358              4059   +INF  FALL       1
asd.timer_5_LC_1_14_4/sr                 LogicCell40_SEQ_MODE_1000      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_5_LC_1_14_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : asd.timer_4_LC_1_14_3/sr
Capture Clock    : asd.timer_4_LC_1_14_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (hello_world|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -140
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                               hello_world                    0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__242/I                                 Odrv12                         0               973   +INF  FALL       1
I__242/O                                 Odrv12                       540              1513   +INF  FALL       1
I__244/I                                 Sp12to4                        0              1513   +INF  FALL       1
I__244/O                                 Sp12to4                      449              1962   +INF  FALL       1
I__246/I                                 Span4Mux_v                     0              1962   +INF  FALL       1
I__246/O                                 Span4Mux_v                   372              2333   +INF  FALL       1
I__247/I                                 Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__247/O                                 Span4Mux_s2_h                203              2537   +INF  FALL       1
I__249/I                                 LocalMux                       0              2537   +INF  FALL       1
I__249/O                                 LocalMux                     309              2845   +INF  FALL       1
I__253/I                                 IoInMux                        0              2845   +INF  FALL       1
I__253/O                                 IoInMux                      217              3063   +INF  FALL       1
asd.N_100_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3063   +INF  FALL       1
asd.N_100_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3624   +INF  FALL      25
I__274/I                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__274/O                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__275/I                                 GlobalMux                      0              3624   +INF  FALL       1
I__275/O                                 GlobalMux                     77              3701   +INF  FALL       1
I__277/I                                 SRMux                          0              3701   +INF  FALL       1
I__277/O                                 SRMux                        358              4059   +INF  FALL       1
asd.timer_4_LC_1_14_3/sr                 LogicCell40_SEQ_MODE_1000      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_4_LC_1_14_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : asd.timer_3_LC_1_14_2/sr
Capture Clock    : asd.timer_3_LC_1_14_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (hello_world|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -140
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                               hello_world                    0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__242/I                                 Odrv12                         0               973   +INF  FALL       1
I__242/O                                 Odrv12                       540              1513   +INF  FALL       1
I__244/I                                 Sp12to4                        0              1513   +INF  FALL       1
I__244/O                                 Sp12to4                      449              1962   +INF  FALL       1
I__246/I                                 Span4Mux_v                     0              1962   +INF  FALL       1
I__246/O                                 Span4Mux_v                   372              2333   +INF  FALL       1
I__247/I                                 Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__247/O                                 Span4Mux_s2_h                203              2537   +INF  FALL       1
I__249/I                                 LocalMux                       0              2537   +INF  FALL       1
I__249/O                                 LocalMux                     309              2845   +INF  FALL       1
I__253/I                                 IoInMux                        0              2845   +INF  FALL       1
I__253/O                                 IoInMux                      217              3063   +INF  FALL       1
asd.N_100_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3063   +INF  FALL       1
asd.N_100_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3624   +INF  FALL      25
I__274/I                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__274/O                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__275/I                                 GlobalMux                      0              3624   +INF  FALL       1
I__275/O                                 GlobalMux                     77              3701   +INF  FALL       1
I__277/I                                 SRMux                          0              3701   +INF  FALL       1
I__277/O                                 SRMux                        358              4059   +INF  FALL       1
asd.timer_3_LC_1_14_2/sr                 LogicCell40_SEQ_MODE_1000      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_3_LC_1_14_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : asd.timer_2_LC_1_14_1/sr
Capture Clock    : asd.timer_2_LC_1_14_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (hello_world|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -140
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                               hello_world                    0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__242/I                                 Odrv12                         0               973   +INF  FALL       1
I__242/O                                 Odrv12                       540              1513   +INF  FALL       1
I__244/I                                 Sp12to4                        0              1513   +INF  FALL       1
I__244/O                                 Sp12to4                      449              1962   +INF  FALL       1
I__246/I                                 Span4Mux_v                     0              1962   +INF  FALL       1
I__246/O                                 Span4Mux_v                   372              2333   +INF  FALL       1
I__247/I                                 Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__247/O                                 Span4Mux_s2_h                203              2537   +INF  FALL       1
I__249/I                                 LocalMux                       0              2537   +INF  FALL       1
I__249/O                                 LocalMux                     309              2845   +INF  FALL       1
I__253/I                                 IoInMux                        0              2845   +INF  FALL       1
I__253/O                                 IoInMux                      217              3063   +INF  FALL       1
asd.N_100_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3063   +INF  FALL       1
asd.N_100_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3624   +INF  FALL      25
I__274/I                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__274/O                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__275/I                                 GlobalMux                      0              3624   +INF  FALL       1
I__275/O                                 GlobalMux                     77              3701   +INF  FALL       1
I__277/I                                 SRMux                          0              3701   +INF  FALL       1
I__277/O                                 SRMux                        358              4059   +INF  FALL       1
asd.timer_2_LC_1_14_1/sr                 LogicCell40_SEQ_MODE_1000      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_2_LC_1_14_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : asd.timer_15_LC_1_15_6/sr
Capture Clock    : asd.timer_15_LC_1_15_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (hello_world|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -140
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                               hello_world                    0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__242/I                                 Odrv12                         0               973   +INF  FALL       1
I__242/O                                 Odrv12                       540              1513   +INF  FALL       1
I__244/I                                 Sp12to4                        0              1513   +INF  FALL       1
I__244/O                                 Sp12to4                      449              1962   +INF  FALL       1
I__246/I                                 Span4Mux_v                     0              1962   +INF  FALL       1
I__246/O                                 Span4Mux_v                   372              2333   +INF  FALL       1
I__247/I                                 Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__247/O                                 Span4Mux_s2_h                203              2537   +INF  FALL       1
I__249/I                                 LocalMux                       0              2537   +INF  FALL       1
I__249/O                                 LocalMux                     309              2845   +INF  FALL       1
I__253/I                                 IoInMux                        0              2845   +INF  FALL       1
I__253/O                                 IoInMux                      217              3063   +INF  FALL       1
asd.N_100_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3063   +INF  FALL       1
asd.N_100_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3624   +INF  FALL      25
I__274/I                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__274/O                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__275/I                                 GlobalMux                      0              3624   +INF  FALL       1
I__275/O                                 GlobalMux                     77              3701   +INF  FALL       1
I__278/I                                 SRMux                          0              3701   +INF  FALL       1
I__278/O                                 SRMux                        358              4059   +INF  FALL       1
asd.timer_15_LC_1_15_6/sr                LogicCell40_SEQ_MODE_1000      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__459/I                                            ClkMux                         0              2073  RISE       1
I__459/O                                            ClkMux                       309              2381  RISE       1
asd.timer_15_LC_1_15_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : asd.timer_10_LC_1_15_1/sr
Capture Clock    : asd.timer_10_LC_1_15_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (hello_world|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -140
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                               hello_world                    0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__242/I                                 Odrv12                         0               973   +INF  FALL       1
I__242/O                                 Odrv12                       540              1513   +INF  FALL       1
I__244/I                                 Sp12to4                        0              1513   +INF  FALL       1
I__244/O                                 Sp12to4                      449              1962   +INF  FALL       1
I__246/I                                 Span4Mux_v                     0              1962   +INF  FALL       1
I__246/O                                 Span4Mux_v                   372              2333   +INF  FALL       1
I__247/I                                 Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__247/O                                 Span4Mux_s2_h                203              2537   +INF  FALL       1
I__249/I                                 LocalMux                       0              2537   +INF  FALL       1
I__249/O                                 LocalMux                     309              2845   +INF  FALL       1
I__253/I                                 IoInMux                        0              2845   +INF  FALL       1
I__253/O                                 IoInMux                      217              3063   +INF  FALL       1
asd.N_100_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3063   +INF  FALL       1
asd.N_100_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3624   +INF  FALL      25
I__274/I                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__274/O                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__275/I                                 GlobalMux                      0              3624   +INF  FALL       1
I__275/O                                 GlobalMux                     77              3701   +INF  FALL       1
I__278/I                                 SRMux                          0              3701   +INF  FALL       1
I__278/O                                 SRMux                        358              4059   +INF  FALL       1
asd.timer_10_LC_1_15_1/sr                LogicCell40_SEQ_MODE_1000      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__459/I                                            ClkMux                         0              2073  RISE       1
I__459/O                                            ClkMux                       309              2381  RISE       1
asd.timer_10_LC_1_15_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : asd.timer_9_LC_1_15_0/sr
Capture Clock    : asd.timer_9_LC_1_15_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (hello_world|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -140
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                               hello_world                    0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__242/I                                 Odrv12                         0               973   +INF  FALL       1
I__242/O                                 Odrv12                       540              1513   +INF  FALL       1
I__244/I                                 Sp12to4                        0              1513   +INF  FALL       1
I__244/O                                 Sp12to4                      449              1962   +INF  FALL       1
I__246/I                                 Span4Mux_v                     0              1962   +INF  FALL       1
I__246/O                                 Span4Mux_v                   372              2333   +INF  FALL       1
I__247/I                                 Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__247/O                                 Span4Mux_s2_h                203              2537   +INF  FALL       1
I__249/I                                 LocalMux                       0              2537   +INF  FALL       1
I__249/O                                 LocalMux                     309              2845   +INF  FALL       1
I__253/I                                 IoInMux                        0              2845   +INF  FALL       1
I__253/O                                 IoInMux                      217              3063   +INF  FALL       1
asd.N_100_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3063   +INF  FALL       1
asd.N_100_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3624   +INF  FALL      25
I__274/I                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__274/O                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__275/I                                 GlobalMux                      0              3624   +INF  FALL       1
I__275/O                                 GlobalMux                     77              3701   +INF  FALL       1
I__278/I                                 SRMux                          0              3701   +INF  FALL       1
I__278/O                                 SRMux                        358              4059   +INF  FALL       1
asd.timer_9_LC_1_15_0/sr                 LogicCell40_SEQ_MODE_1000      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__459/I                                            ClkMux                         0              2073  RISE       1
I__459/O                                            ClkMux                       309              2381  RISE       1
asd.timer_9_LC_1_15_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : asd.timer_23_LC_1_16_6/sr
Capture Clock    : asd.timer_23_LC_1_16_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (hello_world|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -140
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                               hello_world                    0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__242/I                                 Odrv12                         0               973   +INF  FALL       1
I__242/O                                 Odrv12                       540              1513   +INF  FALL       1
I__244/I                                 Sp12to4                        0              1513   +INF  FALL       1
I__244/O                                 Sp12to4                      449              1962   +INF  FALL       1
I__246/I                                 Span4Mux_v                     0              1962   +INF  FALL       1
I__246/O                                 Span4Mux_v                   372              2333   +INF  FALL       1
I__247/I                                 Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__247/O                                 Span4Mux_s2_h                203              2537   +INF  FALL       1
I__249/I                                 LocalMux                       0              2537   +INF  FALL       1
I__249/O                                 LocalMux                     309              2845   +INF  FALL       1
I__253/I                                 IoInMux                        0              2845   +INF  FALL       1
I__253/O                                 IoInMux                      217              3063   +INF  FALL       1
asd.N_100_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3063   +INF  FALL       1
asd.N_100_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3624   +INF  FALL      25
I__274/I                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__274/O                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__275/I                                 GlobalMux                      0              3624   +INF  FALL       1
I__275/O                                 GlobalMux                     77              3701   +INF  FALL       1
I__279/I                                 SRMux                          0              3701   +INF  FALL       1
I__279/O                                 SRMux                        358              4059   +INF  FALL       1
asd.timer_23_LC_1_16_6/sr                LogicCell40_SEQ_MODE_1000      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__461/I                                            ClkMux                         0              2073  RISE       1
I__461/O                                            ClkMux                       309              2381  RISE       1
asd.timer_23_LC_1_16_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : asd.timer_17_LC_1_16_0/sr
Capture Clock    : asd.timer_17_LC_1_16_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (hello_world|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -140
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                               hello_world                    0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__242/I                                 Odrv12                         0               973   +INF  FALL       1
I__242/O                                 Odrv12                       540              1513   +INF  FALL       1
I__244/I                                 Sp12to4                        0              1513   +INF  FALL       1
I__244/O                                 Sp12to4                      449              1962   +INF  FALL       1
I__246/I                                 Span4Mux_v                     0              1962   +INF  FALL       1
I__246/O                                 Span4Mux_v                   372              2333   +INF  FALL       1
I__247/I                                 Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__247/O                                 Span4Mux_s2_h                203              2537   +INF  FALL       1
I__249/I                                 LocalMux                       0              2537   +INF  FALL       1
I__249/O                                 LocalMux                     309              2845   +INF  FALL       1
I__253/I                                 IoInMux                        0              2845   +INF  FALL       1
I__253/O                                 IoInMux                      217              3063   +INF  FALL       1
asd.N_100_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3063   +INF  FALL       1
asd.N_100_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3624   +INF  FALL      25
I__274/I                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__274/O                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__275/I                                 GlobalMux                      0              3624   +INF  FALL       1
I__275/O                                 GlobalMux                     77              3701   +INF  FALL       1
I__279/I                                 SRMux                          0              3701   +INF  FALL       1
I__279/O                                 SRMux                        358              4059   +INF  FALL       1
asd.timer_17_LC_1_16_0/sr                LogicCell40_SEQ_MODE_1000      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__461/I                                            ClkMux                         0              2073  RISE       1
I__461/O                                            ClkMux                       309              2381  RISE       1
asd.timer_17_LC_1_16_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : asd.timer_6_LC_2_15_7/sr
Capture Clock    : asd.timer_6_LC_2_15_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (hello_world|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -140
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                               hello_world                    0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__242/I                                 Odrv12                         0               973   +INF  FALL       1
I__242/O                                 Odrv12                       540              1513   +INF  FALL       1
I__244/I                                 Sp12to4                        0              1513   +INF  FALL       1
I__244/O                                 Sp12to4                      449              1962   +INF  FALL       1
I__246/I                                 Span4Mux_v                     0              1962   +INF  FALL       1
I__246/O                                 Span4Mux_v                   372              2333   +INF  FALL       1
I__247/I                                 Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__247/O                                 Span4Mux_s2_h                203              2537   +INF  FALL       1
I__249/I                                 LocalMux                       0              2537   +INF  FALL       1
I__249/O                                 LocalMux                     309              2845   +INF  FALL       1
I__253/I                                 IoInMux                        0              2845   +INF  FALL       1
I__253/O                                 IoInMux                      217              3063   +INF  FALL       1
asd.N_100_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3063   +INF  FALL       1
asd.N_100_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3624   +INF  FALL      25
I__274/I                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__274/O                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__275/I                                 GlobalMux                      0              3624   +INF  FALL       1
I__275/O                                 GlobalMux                     77              3701   +INF  FALL       1
I__280/I                                 SRMux                          0              3701   +INF  FALL       1
I__280/O                                 SRMux                        358              4059   +INF  FALL       1
asd.timer_6_LC_2_15_7/sr                 LogicCell40_SEQ_MODE_1000      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_6_LC_2_15_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : asd.timer_24_LC_2_15_6/sr
Capture Clock    : asd.timer_24_LC_2_15_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (hello_world|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -140
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                               hello_world                    0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__242/I                                 Odrv12                         0               973   +INF  FALL       1
I__242/O                                 Odrv12                       540              1513   +INF  FALL       1
I__244/I                                 Sp12to4                        0              1513   +INF  FALL       1
I__244/O                                 Sp12to4                      449              1962   +INF  FALL       1
I__246/I                                 Span4Mux_v                     0              1962   +INF  FALL       1
I__246/O                                 Span4Mux_v                   372              2333   +INF  FALL       1
I__247/I                                 Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__247/O                                 Span4Mux_s2_h                203              2537   +INF  FALL       1
I__249/I                                 LocalMux                       0              2537   +INF  FALL       1
I__249/O                                 LocalMux                     309              2845   +INF  FALL       1
I__253/I                                 IoInMux                        0              2845   +INF  FALL       1
I__253/O                                 IoInMux                      217              3063   +INF  FALL       1
asd.N_100_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3063   +INF  FALL       1
asd.N_100_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3624   +INF  FALL      25
I__274/I                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__274/O                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__275/I                                 GlobalMux                      0              3624   +INF  FALL       1
I__275/O                                 GlobalMux                     77              3701   +INF  FALL       1
I__280/I                                 SRMux                          0              3701   +INF  FALL       1
I__280/O                                 SRMux                        358              4059   +INF  FALL       1
asd.timer_24_LC_2_15_6/sr                LogicCell40_SEQ_MODE_1000      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_24_LC_2_15_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : asd.timer_22_LC_2_15_5/sr
Capture Clock    : asd.timer_22_LC_2_15_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (hello_world|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -140
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                               hello_world                    0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__242/I                                 Odrv12                         0               973   +INF  FALL       1
I__242/O                                 Odrv12                       540              1513   +INF  FALL       1
I__244/I                                 Sp12to4                        0              1513   +INF  FALL       1
I__244/O                                 Sp12to4                      449              1962   +INF  FALL       1
I__246/I                                 Span4Mux_v                     0              1962   +INF  FALL       1
I__246/O                                 Span4Mux_v                   372              2333   +INF  FALL       1
I__247/I                                 Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__247/O                                 Span4Mux_s2_h                203              2537   +INF  FALL       1
I__249/I                                 LocalMux                       0              2537   +INF  FALL       1
I__249/O                                 LocalMux                     309              2845   +INF  FALL       1
I__253/I                                 IoInMux                        0              2845   +INF  FALL       1
I__253/O                                 IoInMux                      217              3063   +INF  FALL       1
asd.N_100_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3063   +INF  FALL       1
asd.N_100_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3624   +INF  FALL      25
I__274/I                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__274/O                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__275/I                                 GlobalMux                      0              3624   +INF  FALL       1
I__275/O                                 GlobalMux                     77              3701   +INF  FALL       1
I__280/I                                 SRMux                          0              3701   +INF  FALL       1
I__280/O                                 SRMux                        358              4059   +INF  FALL       1
asd.timer_22_LC_2_15_5/sr                LogicCell40_SEQ_MODE_1000      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_22_LC_2_15_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : asd.timer_21_LC_2_15_4/sr
Capture Clock    : asd.timer_21_LC_2_15_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (hello_world|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -140
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                               hello_world                    0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__242/I                                 Odrv12                         0               973   +INF  FALL       1
I__242/O                                 Odrv12                       540              1513   +INF  FALL       1
I__244/I                                 Sp12to4                        0              1513   +INF  FALL       1
I__244/O                                 Sp12to4                      449              1962   +INF  FALL       1
I__246/I                                 Span4Mux_v                     0              1962   +INF  FALL       1
I__246/O                                 Span4Mux_v                   372              2333   +INF  FALL       1
I__247/I                                 Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__247/O                                 Span4Mux_s2_h                203              2537   +INF  FALL       1
I__249/I                                 LocalMux                       0              2537   +INF  FALL       1
I__249/O                                 LocalMux                     309              2845   +INF  FALL       1
I__253/I                                 IoInMux                        0              2845   +INF  FALL       1
I__253/O                                 IoInMux                      217              3063   +INF  FALL       1
asd.N_100_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3063   +INF  FALL       1
asd.N_100_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3624   +INF  FALL      25
I__274/I                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__274/O                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__275/I                                 GlobalMux                      0              3624   +INF  FALL       1
I__275/O                                 GlobalMux                     77              3701   +INF  FALL       1
I__280/I                                 SRMux                          0              3701   +INF  FALL       1
I__280/O                                 SRMux                        358              4059   +INF  FALL       1
asd.timer_21_LC_2_15_4/sr                LogicCell40_SEQ_MODE_1000      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_21_LC_2_15_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : asd.timer_20_LC_2_15_3/sr
Capture Clock    : asd.timer_20_LC_2_15_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (hello_world|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -140
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                               hello_world                    0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__242/I                                 Odrv12                         0               973   +INF  FALL       1
I__242/O                                 Odrv12                       540              1513   +INF  FALL       1
I__244/I                                 Sp12to4                        0              1513   +INF  FALL       1
I__244/O                                 Sp12to4                      449              1962   +INF  FALL       1
I__246/I                                 Span4Mux_v                     0              1962   +INF  FALL       1
I__246/O                                 Span4Mux_v                   372              2333   +INF  FALL       1
I__247/I                                 Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__247/O                                 Span4Mux_s2_h                203              2537   +INF  FALL       1
I__249/I                                 LocalMux                       0              2537   +INF  FALL       1
I__249/O                                 LocalMux                     309              2845   +INF  FALL       1
I__253/I                                 IoInMux                        0              2845   +INF  FALL       1
I__253/O                                 IoInMux                      217              3063   +INF  FALL       1
asd.N_100_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3063   +INF  FALL       1
asd.N_100_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3624   +INF  FALL      25
I__274/I                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__274/O                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__275/I                                 GlobalMux                      0              3624   +INF  FALL       1
I__275/O                                 GlobalMux                     77              3701   +INF  FALL       1
I__280/I                                 SRMux                          0              3701   +INF  FALL       1
I__280/O                                 SRMux                        358              4059   +INF  FALL       1
asd.timer_20_LC_2_15_3/sr                LogicCell40_SEQ_MODE_1000      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_20_LC_2_15_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : asd.timer_1_LC_2_15_2/sr
Capture Clock    : asd.timer_1_LC_2_15_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (hello_world|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -140
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                               hello_world                    0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__242/I                                 Odrv12                         0               973   +INF  FALL       1
I__242/O                                 Odrv12                       540              1513   +INF  FALL       1
I__244/I                                 Sp12to4                        0              1513   +INF  FALL       1
I__244/O                                 Sp12to4                      449              1962   +INF  FALL       1
I__246/I                                 Span4Mux_v                     0              1962   +INF  FALL       1
I__246/O                                 Span4Mux_v                   372              2333   +INF  FALL       1
I__247/I                                 Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__247/O                                 Span4Mux_s2_h                203              2537   +INF  FALL       1
I__249/I                                 LocalMux                       0              2537   +INF  FALL       1
I__249/O                                 LocalMux                     309              2845   +INF  FALL       1
I__253/I                                 IoInMux                        0              2845   +INF  FALL       1
I__253/O                                 IoInMux                      217              3063   +INF  FALL       1
asd.N_100_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3063   +INF  FALL       1
asd.N_100_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3624   +INF  FALL      25
I__274/I                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__274/O                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__275/I                                 GlobalMux                      0              3624   +INF  FALL       1
I__275/O                                 GlobalMux                     77              3701   +INF  FALL       1
I__280/I                                 SRMux                          0              3701   +INF  FALL       1
I__280/O                                 SRMux                        358              4059   +INF  FALL       1
asd.timer_1_LC_2_15_2/sr                 LogicCell40_SEQ_MODE_1000      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_1_LC_2_15_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : asd.timer_19_LC_2_15_0/sr
Capture Clock    : asd.timer_19_LC_2_15_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (hello_world|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -140
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                               hello_world                    0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__242/I                                 Odrv12                         0               973   +INF  FALL       1
I__242/O                                 Odrv12                       540              1513   +INF  FALL       1
I__244/I                                 Sp12to4                        0              1513   +INF  FALL       1
I__244/O                                 Sp12to4                      449              1962   +INF  FALL       1
I__246/I                                 Span4Mux_v                     0              1962   +INF  FALL       1
I__246/O                                 Span4Mux_v                   372              2333   +INF  FALL       1
I__247/I                                 Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__247/O                                 Span4Mux_s2_h                203              2537   +INF  FALL       1
I__249/I                                 LocalMux                       0              2537   +INF  FALL       1
I__249/O                                 LocalMux                     309              2845   +INF  FALL       1
I__253/I                                 IoInMux                        0              2845   +INF  FALL       1
I__253/O                                 IoInMux                      217              3063   +INF  FALL       1
asd.N_100_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3063   +INF  FALL       1
asd.N_100_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3624   +INF  FALL      25
I__274/I                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__274/O                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__275/I                                 GlobalMux                      0              3624   +INF  FALL       1
I__275/O                                 GlobalMux                     77              3701   +INF  FALL       1
I__280/I                                 SRMux                          0              3701   +INF  FALL       1
I__280/O                                 SRMux                        358              4059   +INF  FALL       1
asd.timer_19_LC_2_15_0/sr                LogicCell40_SEQ_MODE_1000      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_19_LC_2_15_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1


===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_2_LC_2_14_1/lcout
Path End         : asd.current_time_2_LC_2_14_1/in2
Capture Clock    : asd.current_time_2_LC_2_14_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__460/I                                            ClkMux                         0              2073  RISE       1
I__460/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_2_LC_2_14_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_2_LC_2_14_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__598/I                            LocalMux                       0              2921   1066  FALL       1
I__598/O                            LocalMux                     309              3230   1066  FALL       1
I__604/I                            InMux                          0              3230   1066  FALL       1
I__604/O                            InMux                        217              3447   1066  FALL       1
I__609/I                            CascadeMux                     0              3447   1066  FALL       1
I__609/O                            CascadeMux                     0              3447   1066  FALL       1
asd.current_time_2_LC_2_14_1/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__460/I                                            ClkMux                         0              2073  RISE       1
I__460/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_2_LC_2_14_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_1_LC_2_13_7/lcout
Path End         : asd.current_time_2_LC_2_14_1/in1
Capture Clock    : asd.current_time_2_LC_2_14_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_1_LC_2_13_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_1_LC_2_13_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__554/I                            LocalMux                       0              2921   1066  FALL       1
I__554/O                            LocalMux                     309              3230   1066  FALL       1
I__561/I                            InMux                          0              3230   1066  FALL       1
I__561/O                            InMux                        217              3447   1066  FALL       1
asd.current_time_2_LC_2_14_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__460/I                                            ClkMux                         0              2073  RISE       1
I__460/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_2_LC_2_14_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_5_LC_2_13_5/lcout
Path End         : asd.current_time_5_LC_2_13_5/in3
Capture Clock    : asd.current_time_5_LC_2_13_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_5_LC_2_13_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_5_LC_2_13_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__490/I                            LocalMux                       0              2921   1066  FALL       1
I__490/O                            LocalMux                     309              3230   1066  FALL       1
I__494/I                            InMux                          0              3230   1066  FALL       1
I__494/O                            InMux                        217              3447   1066  FALL       1
asd.current_time_5_LC_2_13_5/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_5_LC_2_13_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_3_LC_2_13_4/lcout
Path End         : asd.current_time_3_LC_2_13_4/in0
Capture Clock    : asd.current_time_3_LC_2_13_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_3_LC_2_13_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_3_LC_2_13_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__578/I                            LocalMux                       0              2921   1066  FALL       1
I__578/O                            LocalMux                     309              3230   1066  FALL       1
I__584/I                            InMux                          0              3230   1066  FALL       1
I__584/O                            InMux                        217              3447   1066  FALL       1
asd.current_time_3_LC_2_13_4/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_3_LC_2_13_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_7_LC_2_13_3/lcout
Path End         : asd.current_time_7_LC_2_13_3/in0
Capture Clock    : asd.current_time_7_LC_2_13_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_7_LC_2_13_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_7_LC_2_13_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__469/I                            LocalMux                       0              2921   1066  FALL       1
I__469/O                            LocalMux                     309              3230   1066  FALL       1
I__473/I                            InMux                          0              3230   1066  FALL       1
I__473/O                            InMux                        217              3447   1066  FALL       1
asd.current_time_7_LC_2_13_3/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_7_LC_2_13_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_4_LC_2_13_2/lcout
Path End         : asd.current_time_4_LC_2_13_2/in0
Capture Clock    : asd.current_time_4_LC_2_13_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_4_LC_2_13_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_4_LC_2_13_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__528/I                            LocalMux                       0              2921   1066  FALL       1
I__528/O                            LocalMux                     309              3230   1066  FALL       1
I__533/I                            InMux                          0              3230   1066  FALL       1
I__533/O                            InMux                        217              3447   1066  FALL       1
asd.current_time_4_LC_2_13_2/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_4_LC_2_13_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_6_LC_2_13_1/lcout
Path End         : asd.current_time_7_LC_2_13_3/in2
Capture Clock    : asd.current_time_7_LC_2_13_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_6_LC_2_13_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_6_LC_2_13_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__513/I                            LocalMux                       0              2921   1066  FALL       1
I__513/O                            LocalMux                     309              3230   1066  FALL       1
I__516/I                            InMux                          0              3230   1066  FALL       1
I__516/O                            InMux                        217              3447   1066  FALL       1
I__523/I                            CascadeMux                     0              3447   1066  FALL       1
I__523/O                            CascadeMux                     0              3447   1066  FALL       1
asd.current_time_7_LC_2_13_3/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_7_LC_2_13_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_0_LC_2_12_0/lcout
Path End         : asd.current_time_0_LC_2_12_0/in2
Capture Clock    : asd.current_time_0_LC_2_12_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__456/I                                            ClkMux                         0              2073  RISE       1
I__456/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_0_LC_2_12_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_0_LC_2_12_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__620/I                            LocalMux                       0              2921   1066  FALL       1
I__620/O                            LocalMux                     309              3230   1066  FALL       1
I__625/I                            InMux                          0              3230   1066  FALL       1
I__625/O                            InMux                        217              3447   1066  FALL       1
I__630/I                            CascadeMux                     0              3447   1066  FALL       1
I__630/O                            CascadeMux                     0              3447   1066  FALL       1
asd.current_time_0_LC_2_12_0/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__456/I                                            ClkMux                         0              2073  RISE       1
I__456/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_0_LC_2_12_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_23_LC_1_16_6/lcout
Path End         : asd.timer_23_LC_1_16_6/in1
Capture Clock    : asd.timer_23_LC_1_16_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__461/I                                            ClkMux                         0              2073  RISE       1
I__461/O                                            ClkMux                       309              2381  RISE       1
asd.timer_23_LC_1_16_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_23_LC_1_16_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__399/I                      LocalMux                       0              2921   1066  FALL       1
I__399/O                      LocalMux                     309              3230   1066  FALL       1
I__401/I                      InMux                          0              3230   1066  FALL       1
I__401/O                      InMux                        217              3447   1066  FALL       1
asd.timer_23_LC_1_16_6/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__461/I                                            ClkMux                         0              2073  RISE       1
I__461/O                                            ClkMux                       309              2381  RISE       1
asd.timer_23_LC_1_16_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_17_LC_1_16_0/lcout
Path End         : asd.timer_17_LC_1_16_0/in1
Capture Clock    : asd.timer_17_LC_1_16_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__461/I                                            ClkMux                         0              2073  RISE       1
I__461/O                                            ClkMux                       309              2381  RISE       1
asd.timer_17_LC_1_16_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_17_LC_1_16_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__409/I                      LocalMux                       0              2921   1066  FALL       1
I__409/O                      LocalMux                     309              3230   1066  FALL       1
I__411/I                      InMux                          0              3230   1066  FALL       1
I__411/O                      InMux                        217              3447   1066  FALL       1
asd.timer_17_LC_1_16_0/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__461/I                                            ClkMux                         0              2073  RISE       1
I__461/O                                            ClkMux                       309              2381  RISE       1
asd.timer_17_LC_1_16_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_15_LC_1_15_6/lcout
Path End         : asd.timer_15_LC_1_15_6/in1
Capture Clock    : asd.timer_15_LC_1_15_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__459/I                                            ClkMux                         0              2073  RISE       1
I__459/O                                            ClkMux                       309              2381  RISE       1
asd.timer_15_LC_1_15_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_15_LC_1_15_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__201/I                      LocalMux                       0              2921   1066  FALL       1
I__201/O                      LocalMux                     309              3230   1066  FALL       1
I__203/I                      InMux                          0              3230   1066  FALL       1
I__203/O                      InMux                        217              3447   1066  FALL       1
asd.timer_15_LC_1_15_6/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__459/I                                            ClkMux                         0              2073  RISE       1
I__459/O                                            ClkMux                       309              2381  RISE       1
asd.timer_15_LC_1_15_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_10_LC_1_15_1/lcout
Path End         : asd.timer_10_LC_1_15_1/in1
Capture Clock    : asd.timer_10_LC_1_15_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__459/I                                            ClkMux                         0              2073  RISE       1
I__459/O                                            ClkMux                       309              2381  RISE       1
asd.timer_10_LC_1_15_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_10_LC_1_15_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__146/I                      LocalMux                       0              2921   1066  FALL       1
I__146/O                      LocalMux                     309              3230   1066  FALL       1
I__148/I                      InMux                          0              3230   1066  FALL       1
I__148/O                      InMux                        217              3447   1066  FALL       1
asd.timer_10_LC_1_15_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__459/I                                            ClkMux                         0              2073  RISE       1
I__459/O                                            ClkMux                       309              2381  RISE       1
asd.timer_10_LC_1_15_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_9_LC_1_15_0/lcout
Path End         : asd.timer_9_LC_1_15_0/in1
Capture Clock    : asd.timer_9_LC_1_15_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__459/I                                            ClkMux                         0              2073  RISE       1
I__459/O                                            ClkMux                       309              2381  RISE       1
asd.timer_9_LC_1_15_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_9_LC_1_15_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__153/I                     LocalMux                       0              2921   1066  FALL       1
I__153/O                     LocalMux                     309              3230   1066  FALL       1
I__155/I                     InMux                          0              3230   1066  FALL       1
I__155/O                     InMux                        217              3447   1066  FALL       1
asd.timer_9_LC_1_15_0/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__459/I                                            ClkMux                         0              2073  RISE       1
I__459/O                                            ClkMux                       309              2381  RISE       1
asd.timer_9_LC_1_15_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_8_LC_1_14_7/lcout
Path End         : asd.timer_8_LC_1_14_7/in1
Capture Clock    : asd.timer_8_LC_1_14_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_8_LC_1_14_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_8_LC_1_14_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__204/I                     LocalMux                       0              2921   1066  FALL       1
I__204/O                     LocalMux                     309              3230   1066  FALL       1
I__206/I                     InMux                          0              3230   1066  FALL       1
I__206/O                     InMux                        217              3447   1066  FALL       1
asd.timer_8_LC_1_14_7/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_8_LC_1_14_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_7_LC_1_14_6/lcout
Path End         : asd.timer_7_LC_1_14_6/in1
Capture Clock    : asd.timer_7_LC_1_14_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_7_LC_1_14_6/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_7_LC_1_14_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__214/I                     LocalMux                       0              2921   1066  FALL       1
I__214/O                     LocalMux                     309              3230   1066  FALL       1
I__216/I                     InMux                          0              3230   1066  FALL       1
I__216/O                     InMux                        217              3447   1066  FALL       1
asd.timer_7_LC_1_14_6/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_7_LC_1_14_6/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_5_LC_1_14_4/lcout
Path End         : asd.timer_5_LC_1_14_4/in1
Capture Clock    : asd.timer_5_LC_1_14_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_5_LC_1_14_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_5_LC_1_14_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__118/I                     LocalMux                       0              2921   1066  FALL       1
I__118/O                     LocalMux                     309              3230   1066  FALL       1
I__120/I                     InMux                          0              3230   1066  FALL       1
I__120/O                     InMux                        217              3447   1066  FALL       1
asd.timer_5_LC_1_14_4/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_5_LC_1_14_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_4_LC_1_14_3/lcout
Path End         : asd.timer_4_LC_1_14_3/in1
Capture Clock    : asd.timer_4_LC_1_14_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_4_LC_1_14_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_4_LC_1_14_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__210/I                     LocalMux                       0              2921   1066  FALL       1
I__210/O                     LocalMux                     309              3230   1066  FALL       1
I__212/I                     InMux                          0              3230   1066  FALL       1
I__212/O                     InMux                        217              3447   1066  FALL       1
asd.timer_4_LC_1_14_3/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_4_LC_1_14_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_3_LC_1_14_2/lcout
Path End         : asd.timer_3_LC_1_14_2/in1
Capture Clock    : asd.timer_3_LC_1_14_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_3_LC_1_14_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_3_LC_1_14_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__124/I                     LocalMux                       0              2921   1066  FALL       1
I__124/O                     LocalMux                     309              3230   1066  FALL       1
I__126/I                     InMux                          0              3230   1066  FALL       1
I__126/O                     InMux                        217              3447   1066  FALL       1
asd.timer_3_LC_1_14_2/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_3_LC_1_14_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_2_LC_1_14_1/lcout
Path End         : asd.timer_2_LC_1_14_1/in1
Capture Clock    : asd.timer_2_LC_1_14_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_2_LC_1_14_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_2_LC_1_14_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__404/I                     LocalMux                       0              2921   1066  FALL       1
I__404/O                     LocalMux                     309              3230   1066  FALL       1
I__406/I                     InMux                          0              3230   1066  FALL       1
I__406/O                     InMux                        217              3447   1066  FALL       1
asd.timer_2_LC_1_14_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_2_LC_1_14_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_0_LC_1_13_1/lcout
Path End         : asd.timer_0_LC_1_13_1/in1
Capture Clock    : asd.timer_0_LC_1_13_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_0_LC_1_13_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_0_LC_1_13_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__353/I                     LocalMux                       0              2921   1066  FALL       1
I__353/O                     LocalMux                     309              3230   1066  FALL       1
I__356/I                     InMux                          0              3230   1066  FALL       1
I__356/O                     InMux                        217              3447   1066  FALL       1
asd.timer_0_LC_1_13_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_0_LC_1_13_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_6_LC_2_13_1/lcout
Path End         : asd.current_time_6_LC_2_13_1/in0
Capture Clock    : asd.current_time_6_LC_2_13_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_6_LC_2_13_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_6_LC_2_13_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__513/I                            LocalMux                       0              2921   1066  FALL       1
I__513/O                            LocalMux                     309              3230   1066  FALL       1
I__517/I                            InMux                          0              3230   1066  FALL       1
I__517/O                            InMux                        217              3447   1066  FALL       1
asd.current_time_6_LC_2_13_1/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_6_LC_2_13_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_1_LC_2_13_7/lcout
Path End         : asd.current_time_1_LC_2_13_7/in3
Capture Clock    : asd.current_time_1_LC_2_13_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_1_LC_2_13_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_1_LC_2_13_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__557/I                            LocalMux                       0              2921   1066  FALL       1
I__557/O                            LocalMux                     309              3230   1066  FALL       1
I__565/I                            InMux                          0              3230   1066  FALL       1
I__565/O                            InMux                        217              3447   1066  FALL       1
asd.current_time_1_LC_2_13_7/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_1_LC_2_13_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_1_LC_2_13_7/lcout
Path End         : asd.r_disp1_i_1_LC_1_12_7/in3
Capture Clock    : asd.r_disp1_i_1_LC_1_12_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_1_LC_2_13_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_1_LC_2_13_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__558/I                            LocalMux                       0              2921   1066  FALL       1
I__558/O                            LocalMux                     309              3230   1066  FALL       1
I__566/I                            InMux                          0              3230   1066  FALL       1
I__566/O                            InMux                        217              3447   1066  FALL       1
asd.r_disp1_i_1_LC_1_12_7/in3       LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__454/I                                            ClkMux                         0              2073  RISE       1
I__454/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp1_i_1_LC_1_12_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_3_LC_2_13_4/lcout
Path End         : asd.r_disp1_i_1_LC_1_12_7/in2
Capture Clock    : asd.r_disp1_i_1_LC_1_12_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_3_LC_2_13_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_3_LC_2_13_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__579/I                            LocalMux                       0              2921   1066  FALL       1
I__579/O                            LocalMux                     309              3230   1066  FALL       1
I__585/I                            InMux                          0              3230   1066  FALL       1
I__585/O                            InMux                        217              3447   1066  FALL       1
I__588/I                            CascadeMux                     0              3447   1066  FALL       1
I__588/O                            CascadeMux                     0              3447   1066  FALL       1
asd.r_disp1_i_1_LC_1_12_7/in2       LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__454/I                                            ClkMux                         0              2073  RISE       1
I__454/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp1_i_1_LC_1_12_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_0_LC_2_12_0/lcout
Path End         : asd.r_disp1_i_1_LC_1_12_7/in0
Capture Clock    : asd.r_disp1_i_1_LC_1_12_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__456/I                                            ClkMux                         0              2073  RISE       1
I__456/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_0_LC_2_12_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_0_LC_2_12_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__621/I                            LocalMux                       0              2921   1066  FALL       1
I__621/O                            LocalMux                     309              3230   1066  FALL       1
I__626/I                            InMux                          0              3230   1066  FALL       1
I__626/O                            InMux                        217              3447   1066  FALL       1
asd.r_disp1_i_1_LC_1_12_7/in0       LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__454/I                                            ClkMux                         0              2073  RISE       1
I__454/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp1_i_1_LC_1_12_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_1_LC_2_15_2/lcout
Path End         : asd.timer_1_LC_2_15_2/in2
Capture Clock    : asd.timer_1_LC_2_15_2/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    793
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3714
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_1_LC_2_15_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_1_LC_2_15_2/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       3
I__394/I                           LocalMux                       0              2921   1333  FALL       1
I__394/O                           LocalMux                     309              3230   1333  FALL       1
I__397/I                           InMux                          0              3230   1333  FALL       1
I__397/O                           InMux                        217              3447   1333  FALL       1
asd.timer_RNO_0_1_LC_2_15_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
asd.timer_RNO_0_1_LC_2_15_1/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1333  RISE       1
I__350/I                           CascadeMux                     0              3714   1333  RISE       1
I__350/O                           CascadeMux                     0              3714   1333  RISE       1
asd.timer_1_LC_2_15_2/in2          LogicCell40_SEQ_MODE_1000      0              3714   1333  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_1_LC_2_15_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_3_LC_1_14_2/lcout
Path End         : asd.timer_0_LC_1_13_1/in2
Capture Clock    : asd.timer_0_LC_1_13_1/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    793
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3714
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_3_LC_1_14_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_3_LC_1_14_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__125/I                               LocalMux                       0              2921   1333  FALL       1
I__125/O                               LocalMux                     309              3230   1333  FALL       1
I__127/I                               InMux                          0              3230   1333  FALL       1
I__127/O                               InMux                        217              3447   1333  FALL       1
asd.timer_RNIU46E1_10_LC_1_13_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
asd.timer_RNIU46E1_10_LC_1_13_0/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1333  RISE       1
I__110/I                               CascadeMux                     0              3714   1333  RISE       1
I__110/O                               CascadeMux                     0              3714   1333  RISE       1
asd.timer_0_LC_1_13_1/in2              LogicCell40_SEQ_MODE_1000      0              3714   1333  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_0_LC_1_13_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_5_LC_2_13_5/lcout
Path End         : asd.current_time_6_LC_2_13_1/in2
Capture Clock    : asd.current_time_6_LC_2_13_1/clk
Hold Constraint  : 0p
Path slack       : 1375p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    835
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3756
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_5_LC_2_13_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_5_LC_2_13_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__490/I                                     LocalMux                       0              2921   1066  FALL       1
I__490/O                                     LocalMux                     309              3230   1066  FALL       1
I__493/I                                     InMux                          0              3230   1375  FALL       1
I__493/O                                     InMux                        217              3447   1375  FALL       1
I__498/I                                     CascadeMux                     0              3447   1375  FALL       1
I__498/O                                     CascadeMux                     0              3447   1375  FALL       1
asd.current_time_RNIA9RB1_5_LC_2_13_0/in2    LogicCell40_SEQ_MODE_0000      0              3447   1375  FALL       1
asd.current_time_RNIA9RB1_5_LC_2_13_0/ltout  LogicCell40_SEQ_MODE_0000    309              3756   1375  RISE       1
I__178/I                                     CascadeMux                     0              3756   1375  RISE       1
I__178/O                                     CascadeMux                     0              3756   1375  RISE       1
asd.current_time_6_LC_2_13_1/in2             LogicCell40_SEQ_MODE_1000      0              3756   1375  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_6_LC_2_13_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_0_LC_1_13_1/lcout
Path End         : asd.timer_2_LC_1_14_1/in3
Capture Clock    : asd.timer_2_LC_1_14_1/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    877
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3798
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_0_LC_1_13_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_0_LC_1_13_1/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__351/I                                  LocalMux                       0              2921   1417  FALL       1
I__351/O                                  LocalMux                     309              3230   1417  FALL       1
I__354/I                                  InMux                          0              3230   1417  FALL       1
I__354/O                                  InMux                        217              3447   1417  FALL       1
I__357/I                                  CascadeMux                     0              3447   1417  FALL       1
I__357/O                                  CascadeMux                     0              3447   1417  FALL       1
asd.un5_timer_cry_1_c_LC_1_14_0/in2       LogicCell40_SEQ_MODE_0000      0              3447   1417  FALL       1
asd.un5_timer_cry_1_c_LC_1_14_0/carryout  LogicCell40_SEQ_MODE_0000    133              3581   1417  FALL       2
I__128/I                                  InMux                          0              3581   1417  FALL       1
I__128/O                                  InMux                        217              3798   1417  FALL       1
asd.timer_2_LC_1_14_1/in3                 LogicCell40_SEQ_MODE_1000      0              3798   1417  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_2_LC_1_14_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_5_LC_2_13_5/lcout
Path End         : asd.r_disp2_i_0_LC_2_16_2/in3
Capture Clock    : asd.r_disp2_i_0_LC_2_16_2/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    898
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_5_LC_2_13_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_5_LC_2_13_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__492/I                            Odrv4                          0              2921   1438  FALL       1
I__492/O                            Odrv4                        372              3293   1438  FALL       1
I__497/I                            LocalMux                       0              3293   1438  FALL       1
I__497/O                            LocalMux                     309              3602   1438  FALL       1
I__501/I                            InMux                          0              3602   1438  FALL       1
I__501/O                            InMux                        217              3819   1438  FALL       1
asd.r_disp2_i_0_LC_2_16_2/in3       LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__463/I                                            ClkMux                         0              2073  RISE       1
I__463/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp2_i_0_LC_2_16_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_5_LC_2_13_5/lcout
Path End         : asd.r_disp2_i_5_LC_2_16_5/in2
Capture Clock    : asd.r_disp2_i_5_LC_2_16_5/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    898
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_5_LC_2_13_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_5_LC_2_13_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__492/I                            Odrv4                          0              2921   1438  FALL       1
I__492/O                            Odrv4                        372              3293   1438  FALL       1
I__497/I                            LocalMux                       0              3293   1438  FALL       1
I__497/O                            LocalMux                     309              3602   1438  FALL       1
I__502/I                            InMux                          0              3602   1438  FALL       1
I__502/O                            InMux                        217              3819   1438  FALL       1
I__508/I                            CascadeMux                     0              3819   1438  FALL       1
I__508/O                            CascadeMux                     0              3819   1438  FALL       1
asd.r_disp2_i_5_LC_2_16_5/in2       LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__463/I                                            ClkMux                         0              2073  RISE       1
I__463/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp2_i_5_LC_2_16_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_5_LC_2_13_5/lcout
Path End         : asd.r_disp2_i_6_LC_2_16_1/in2
Capture Clock    : asd.r_disp2_i_6_LC_2_16_1/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    898
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_5_LC_2_13_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_5_LC_2_13_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__492/I                            Odrv4                          0              2921   1438  FALL       1
I__492/O                            Odrv4                        372              3293   1438  FALL       1
I__497/I                            LocalMux                       0              3293   1438  FALL       1
I__497/O                            LocalMux                     309              3602   1438  FALL       1
I__503/I                            InMux                          0              3602   1438  FALL       1
I__503/O                            InMux                        217              3819   1438  FALL       1
I__509/I                            CascadeMux                     0              3819   1438  FALL       1
I__509/O                            CascadeMux                     0              3819   1438  FALL       1
asd.r_disp2_i_6_LC_2_16_1/in2       LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__463/I                                            ClkMux                         0              2073  RISE       1
I__463/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp2_i_6_LC_2_16_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_4_LC_2_13_2/lcout
Path End         : asd.r_disp2_i_0_LC_2_16_2/in1
Capture Clock    : asd.r_disp2_i_0_LC_2_16_2/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    898
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_4_LC_2_13_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_4_LC_2_13_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__530/I                            Odrv4                          0              2921   1438  FALL       1
I__530/O                            Odrv4                        372              3293   1438  FALL       1
I__535/I                            LocalMux                       0              3293   1438  FALL       1
I__535/O                            LocalMux                     309              3602   1438  FALL       1
I__539/I                            InMux                          0              3602   1438  FALL       1
I__539/O                            InMux                        217              3819   1438  FALL       1
asd.r_disp2_i_0_LC_2_16_2/in1       LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__463/I                                            ClkMux                         0              2073  RISE       1
I__463/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp2_i_0_LC_2_16_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_4_LC_2_13_2/lcout
Path End         : asd.r_disp2_i_5_LC_2_16_5/in0
Capture Clock    : asd.r_disp2_i_5_LC_2_16_5/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    898
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_4_LC_2_13_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_4_LC_2_13_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__530/I                            Odrv4                          0              2921   1438  FALL       1
I__530/O                            Odrv4                        372              3293   1438  FALL       1
I__535/I                            LocalMux                       0              3293   1438  FALL       1
I__535/O                            LocalMux                     309              3602   1438  FALL       1
I__540/I                            InMux                          0              3602   1438  FALL       1
I__540/O                            InMux                        217              3819   1438  FALL       1
asd.r_disp2_i_5_LC_2_16_5/in0       LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__463/I                                            ClkMux                         0              2073  RISE       1
I__463/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp2_i_5_LC_2_16_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_4_LC_2_13_2/lcout
Path End         : asd.r_disp2_i_6_LC_2_16_1/in0
Capture Clock    : asd.r_disp2_i_6_LC_2_16_1/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    898
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_4_LC_2_13_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_4_LC_2_13_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__530/I                            Odrv4                          0              2921   1438  FALL       1
I__530/O                            Odrv4                        372              3293   1438  FALL       1
I__535/I                            LocalMux                       0              3293   1438  FALL       1
I__535/O                            LocalMux                     309              3602   1438  FALL       1
I__541/I                            InMux                          0              3602   1438  FALL       1
I__541/O                            InMux                        217              3819   1438  FALL       1
asd.r_disp2_i_6_LC_2_16_1/in0       LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__463/I                                            ClkMux                         0              2073  RISE       1
I__463/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp2_i_6_LC_2_16_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_3_LC_2_13_4/lcout
Path End         : asd.r_disp1_i_4_LC_2_16_3/in3
Capture Clock    : asd.r_disp1_i_4_LC_2_16_3/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    898
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_3_LC_2_13_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_3_LC_2_13_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__580/I                            Odrv4                          0              2921   1438  FALL       1
I__580/O                            Odrv4                        372              3293   1438  FALL       1
I__586/I                            LocalMux                       0              3293   1438  FALL       1
I__586/O                            LocalMux                     309              3602   1438  FALL       1
I__589/I                            InMux                          0              3602   1438  FALL       1
I__589/O                            InMux                        217              3819   1438  FALL       1
asd.r_disp1_i_4_LC_2_16_3/in3       LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__463/I                                            ClkMux                         0              2073  RISE       1
I__463/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp1_i_4_LC_2_16_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_3_LC_2_13_4/lcout
Path End         : asd.r_disp1_i_5_LC_2_16_0/in0
Capture Clock    : asd.r_disp1_i_5_LC_2_16_0/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    898
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_3_LC_2_13_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_3_LC_2_13_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__580/I                            Odrv4                          0              2921   1438  FALL       1
I__580/O                            Odrv4                        372              3293   1438  FALL       1
I__586/I                            LocalMux                       0              3293   1438  FALL       1
I__586/O                            LocalMux                     309              3602   1438  FALL       1
I__590/I                            InMux                          0              3602   1438  FALL       1
I__590/O                            InMux                        217              3819   1438  FALL       1
asd.r_disp1_i_5_LC_2_16_0/in0       LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__463/I                                            ClkMux                         0              2073  RISE       1
I__463/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp1_i_5_LC_2_16_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_3_LC_2_13_4/lcout
Path End         : asd.r_disp1_i_6_LC_2_16_4/in0
Capture Clock    : asd.r_disp1_i_6_LC_2_16_4/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    898
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_3_LC_2_13_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_3_LC_2_13_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__580/I                            Odrv4                          0              2921   1438  FALL       1
I__580/O                            Odrv4                        372              3293   1438  FALL       1
I__586/I                            LocalMux                       0              3293   1438  FALL       1
I__586/O                            LocalMux                     309              3602   1438  FALL       1
I__591/I                            InMux                          0              3602   1438  FALL       1
I__591/O                            InMux                        217              3819   1438  FALL       1
asd.r_disp1_i_6_LC_2_16_4/in0       LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__463/I                                            ClkMux                         0              2073  RISE       1
I__463/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp1_i_6_LC_2_16_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_2_LC_2_14_1/lcout
Path End         : asd.r_disp1_i_4_LC_2_16_3/in0
Capture Clock    : asd.r_disp1_i_4_LC_2_16_3/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    898
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__460/I                                            ClkMux                         0              2073  RISE       1
I__460/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_2_LC_2_14_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_2_LC_2_14_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__599/I                            Odrv4                          0              2921   1438  FALL       1
I__599/O                            Odrv4                        372              3293   1438  FALL       1
I__605/I                            LocalMux                       0              3293   1438  FALL       1
I__605/O                            LocalMux                     309              3602   1438  FALL       1
I__610/I                            InMux                          0              3602   1438  FALL       1
I__610/O                            InMux                        217              3819   1438  FALL       1
asd.r_disp1_i_4_LC_2_16_3/in0       LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__463/I                                            ClkMux                         0              2073  RISE       1
I__463/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp1_i_4_LC_2_16_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_2_LC_2_14_1/lcout
Path End         : asd.r_disp1_i_1_LC_1_12_7/in1
Capture Clock    : asd.r_disp1_i_1_LC_1_12_7/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    898
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__460/I                                            ClkMux                         0              2073  RISE       1
I__460/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_2_LC_2_14_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_2_LC_2_14_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__600/I                            Odrv4                          0              2921   1438  FALL       1
I__600/O                            Odrv4                        372              3293   1438  FALL       1
I__607/I                            LocalMux                       0              3293   1438  FALL       1
I__607/O                            LocalMux                     309              3602   1438  FALL       1
I__614/I                            InMux                          0              3602   1438  FALL       1
I__614/O                            InMux                        217              3819   1438  FALL       1
asd.r_disp1_i_1_LC_1_12_7/in1       LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__454/I                                            ClkMux                         0              2073  RISE       1
I__454/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp1_i_1_LC_1_12_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_2_LC_2_14_1/lcout
Path End         : asd.r_disp1_i_5_LC_2_16_0/in3
Capture Clock    : asd.r_disp1_i_5_LC_2_16_0/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    898
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__460/I                                            ClkMux                         0              2073  RISE       1
I__460/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_2_LC_2_14_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_2_LC_2_14_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__599/I                            Odrv4                          0              2921   1438  FALL       1
I__599/O                            Odrv4                        372              3293   1438  FALL       1
I__605/I                            LocalMux                       0              3293   1438  FALL       1
I__605/O                            LocalMux                     309              3602   1438  FALL       1
I__611/I                            InMux                          0              3602   1438  FALL       1
I__611/O                            InMux                        217              3819   1438  FALL       1
asd.r_disp1_i_5_LC_2_16_0/in3       LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__463/I                                            ClkMux                         0              2073  RISE       1
I__463/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp1_i_5_LC_2_16_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_2_LC_2_14_1/lcout
Path End         : asd.r_disp1_i_6_LC_2_16_4/in3
Capture Clock    : asd.r_disp1_i_6_LC_2_16_4/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    898
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__460/I                                            ClkMux                         0              2073  RISE       1
I__460/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_2_LC_2_14_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_2_LC_2_14_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__599/I                            Odrv4                          0              2921   1438  FALL       1
I__599/O                            Odrv4                        372              3293   1438  FALL       1
I__605/I                            LocalMux                       0              3293   1438  FALL       1
I__605/O                            LocalMux                     309              3602   1438  FALL       1
I__612/I                            InMux                          0              3602   1438  FALL       1
I__612/O                            InMux                        217              3819   1438  FALL       1
asd.r_disp1_i_6_LC_2_16_4/in3       LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__463/I                                            ClkMux                         0              2073  RISE       1
I__463/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp1_i_6_LC_2_16_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_0_LC_1_13_1/lcout
Path End         : asd.timer_3_LC_1_14_2/in3
Capture Clock    : asd.timer_3_LC_1_14_2/clk
Hold Constraint  : 0p
Path slack       : 1522p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    982
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3903
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_0_LC_1_13_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_0_LC_1_13_1/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__351/I                                  LocalMux                       0              2921   1417  FALL       1
I__351/O                                  LocalMux                     309              3230   1417  FALL       1
I__354/I                                  InMux                          0              3230   1417  FALL       1
I__354/O                                  InMux                        217              3447   1417  FALL       1
I__357/I                                  CascadeMux                     0              3447   1417  FALL       1
I__357/O                                  CascadeMux                     0              3447   1417  FALL       1
asd.un5_timer_cry_1_c_LC_1_14_0/in2       LogicCell40_SEQ_MODE_0000      0              3447   1417  FALL       1
asd.un5_timer_cry_1_c_LC_1_14_0/carryout  LogicCell40_SEQ_MODE_0000    133              3581   1417  FALL       2
asd.timer_2_LC_1_14_1/carryin             LogicCell40_SEQ_MODE_1000      0              3581   1522  FALL       1
asd.timer_2_LC_1_14_1/carryout            LogicCell40_SEQ_MODE_1000    105              3686   1522  FALL       2
I__123/I                                  InMux                          0              3686   1522  FALL       1
I__123/O                                  InMux                        217              3903   1522  FALL       1
asd.timer_3_LC_1_14_2/in3                 LogicCell40_SEQ_MODE_1000      0              3903   1522  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_3_LC_1_14_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_6_LC_2_15_7/lcout
Path End         : asd.timer_7_LC_1_14_6/in3
Capture Clock    : asd.timer_7_LC_1_14_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    989
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_6_LC_2_15_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_6_LC_2_15_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1529  FALL       2
I__281/I                              LocalMux                       0              2921   1529  FALL       1
I__281/O                              LocalMux                     309              3230   1529  FALL       1
I__283/I                              InMux                          0              3230   1529  FALL       1
I__283/O                              InMux                        217              3447   1529  FALL       1
asd.timer_RNO_0_6_LC_1_14_5/in1       LogicCell40_SEQ_MODE_0000      0              3447   1529  FALL       1
asd.timer_RNO_0_6_LC_1_14_5/carryout  LogicCell40_SEQ_MODE_0000    245              3693   1529  FALL       2
I__159/I                              InMux                          0              3693   1529  FALL       1
I__159/O                              InMux                        217              3910   1529  FALL       1
asd.timer_7_LC_1_14_6/in3             LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_7_LC_1_14_6/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_22_LC_2_15_5/lcout
Path End         : asd.timer_23_LC_1_16_6/in3
Capture Clock    : asd.timer_23_LC_1_16_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    989
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_22_LC_2_15_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_22_LC_2_15_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1529  FALL       2
I__431/I                               LocalMux                       0              2921   1529  FALL       1
I__431/O                               LocalMux                     309              3230   1529  FALL       1
I__433/I                               InMux                          0              3230   1529  FALL       1
I__433/O                               InMux                        217              3447   1529  FALL       1
asd.timer_RNO_0_22_LC_1_16_5/in1       LogicCell40_SEQ_MODE_0000      0              3447   1529  FALL       1
asd.timer_RNO_0_22_LC_1_16_5/carryout  LogicCell40_SEQ_MODE_0000    245              3693   1529  FALL       2
I__161/I                               InMux                          0              3693   1529  FALL       1
I__161/O                               InMux                        217              3910   1529  FALL       1
asd.timer_23_LC_1_16_6/in3             LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__461/I                                            ClkMux                         0              2073  RISE       1
I__461/O                                            ClkMux                       309              2381  RISE       1
asd.timer_23_LC_1_16_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_9_LC_1_15_0/lcout
Path End         : asd.timer_10_LC_1_15_1/in3
Capture Clock    : asd.timer_10_LC_1_15_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    989
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__459/I                                            ClkMux                         0              2073  RISE       1
I__459/O                                            ClkMux                       309              2381  RISE       1
asd.timer_9_LC_1_15_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_9_LC_1_15_0/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__153/I                        LocalMux                       0              2921   1066  FALL       1
I__153/O                        LocalMux                     309              3230   1066  FALL       1
I__155/I                        InMux                          0              3230   1066  FALL       1
I__155/O                        InMux                        217              3447   1066  FALL       1
asd.timer_9_LC_1_15_0/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
asd.timer_9_LC_1_15_0/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__145/I                        InMux                          0              3693   1529  FALL       1
I__145/O                        InMux                        217              3910   1529  FALL       1
asd.timer_10_LC_1_15_1/in3      LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__459/I                                            ClkMux                         0              2073  RISE       1
I__459/O                                            ClkMux                       309              2381  RISE       1
asd.timer_10_LC_1_15_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_7_LC_1_14_6/lcout
Path End         : asd.timer_8_LC_1_14_7/in3
Capture Clock    : asd.timer_8_LC_1_14_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    989
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_7_LC_1_14_6/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_7_LC_1_14_6/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__214/I                        LocalMux                       0              2921   1066  FALL       1
I__214/O                        LocalMux                     309              3230   1066  FALL       1
I__216/I                        InMux                          0              3230   1066  FALL       1
I__216/O                        InMux                        217              3447   1066  FALL       1
asd.timer_7_LC_1_14_6/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
asd.timer_7_LC_1_14_6/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__158/I                        InMux                          0              3693   1529  FALL       1
I__158/O                        InMux                        217              3910   1529  FALL       1
asd.timer_8_LC_1_14_7/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_8_LC_1_14_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_4_LC_1_14_3/lcout
Path End         : asd.timer_5_LC_1_14_4/in3
Capture Clock    : asd.timer_5_LC_1_14_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    989
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_4_LC_1_14_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_4_LC_1_14_3/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__210/I                        LocalMux                       0              2921   1066  FALL       1
I__210/O                        LocalMux                     309              3230   1066  FALL       1
I__212/I                        InMux                          0              3230   1066  FALL       1
I__212/O                        InMux                        217              3447   1066  FALL       1
asd.timer_4_LC_1_14_3/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
asd.timer_4_LC_1_14_3/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__117/I                        InMux                          0              3693   1529  FALL       1
I__117/O                        InMux                        217              3910   1529  FALL       1
asd.timer_5_LC_1_14_4/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_5_LC_1_14_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_3_LC_1_14_2/lcout
Path End         : asd.timer_4_LC_1_14_3/in3
Capture Clock    : asd.timer_4_LC_1_14_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    989
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_3_LC_1_14_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_3_LC_1_14_2/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__124/I                        LocalMux                       0              2921   1066  FALL       1
I__124/O                        LocalMux                     309              3230   1066  FALL       1
I__126/I                        InMux                          0              3230   1066  FALL       1
I__126/O                        InMux                        217              3447   1066  FALL       1
asd.timer_3_LC_1_14_2/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
asd.timer_3_LC_1_14_2/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__122/I                        InMux                          0              3693   1529  FALL       1
I__122/O                        InMux                        217              3910   1529  FALL       1
asd.timer_4_LC_1_14_3/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_4_LC_1_14_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_7_LC_2_13_3/lcout
Path End         : asd.r_disp2_i_0_LC_2_16_2/in2
Capture Clock    : asd.r_disp2_i_0_LC_2_16_2/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1066
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_7_LC_2_13_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_7_LC_2_13_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__470/I                            Odrv12                         0              2921   1606  FALL       1
I__470/O                            Odrv12                       540              3461   1606  FALL       1
I__474/I                            LocalMux                       0              3461   1606  FALL       1
I__474/O                            LocalMux                     309              3770   1606  FALL       1
I__477/I                            InMux                          0              3770   1606  FALL       1
I__477/O                            InMux                        217              3987   1606  FALL       1
I__482/I                            CascadeMux                     0              3987   1606  FALL       1
I__482/O                            CascadeMux                     0              3987   1606  FALL       1
asd.r_disp2_i_0_LC_2_16_2/in2       LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__463/I                                            ClkMux                         0              2073  RISE       1
I__463/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp2_i_0_LC_2_16_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_6_LC_2_13_1/lcout
Path End         : asd.r_disp2_i_0_LC_2_16_2/in0
Capture Clock    : asd.r_disp2_i_0_LC_2_16_2/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1066
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_6_LC_2_13_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_6_LC_2_13_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__512/I                            Odrv12                         0              2921   1606  FALL       1
I__512/O                            Odrv12                       540              3461   1606  FALL       1
I__515/I                            LocalMux                       0              3461   1606  FALL       1
I__515/O                            LocalMux                     309              3770   1606  FALL       1
I__520/I                            InMux                          0              3770   1606  FALL       1
I__520/O                            InMux                        217              3987   1606  FALL       1
asd.r_disp2_i_0_LC_2_16_2/in0       LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__463/I                                            ClkMux                         0              2073  RISE       1
I__463/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp2_i_0_LC_2_16_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_0_LC_2_12_0/lcout
Path End         : asd.r_disp1_i_4_LC_2_16_3/in1
Capture Clock    : asd.r_disp1_i_4_LC_2_16_3/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1066
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__456/I                                            ClkMux                         0              2073  RISE       1
I__456/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_0_LC_2_12_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_0_LC_2_12_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__622/I                            Odrv12                         0              2921   1606  FALL       1
I__622/O                            Odrv12                       540              3461   1606  FALL       1
I__627/I                            LocalMux                       0              3461   1606  FALL       1
I__627/O                            LocalMux                     309              3770   1606  FALL       1
I__631/I                            InMux                          0              3770   1606  FALL       1
I__631/O                            InMux                        217              3987   1606  FALL       1
asd.r_disp1_i_4_LC_2_16_3/in1       LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__463/I                                            ClkMux                         0              2073  RISE       1
I__463/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp1_i_4_LC_2_16_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_7_LC_2_13_3/lcout
Path End         : asd.r_disp2_i_5_LC_2_16_5/in3
Capture Clock    : asd.r_disp2_i_5_LC_2_16_5/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1066
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_7_LC_2_13_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_7_LC_2_13_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__470/I                            Odrv12                         0              2921   1606  FALL       1
I__470/O                            Odrv12                       540              3461   1606  FALL       1
I__474/I                            LocalMux                       0              3461   1606  FALL       1
I__474/O                            LocalMux                     309              3770   1606  FALL       1
I__478/I                            InMux                          0              3770   1606  FALL       1
I__478/O                            InMux                        217              3987   1606  FALL       1
asd.r_disp2_i_5_LC_2_16_5/in3       LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__463/I                                            ClkMux                         0              2073  RISE       1
I__463/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp2_i_5_LC_2_16_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_7_LC_2_13_3/lcout
Path End         : asd.r_disp2_i_6_LC_2_16_1/in3
Capture Clock    : asd.r_disp2_i_6_LC_2_16_1/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1066
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_7_LC_2_13_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_7_LC_2_13_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__470/I                            Odrv12                         0              2921   1606  FALL       1
I__470/O                            Odrv12                       540              3461   1606  FALL       1
I__474/I                            LocalMux                       0              3461   1606  FALL       1
I__474/O                            LocalMux                     309              3770   1606  FALL       1
I__479/I                            InMux                          0              3770   1606  FALL       1
I__479/O                            InMux                        217              3987   1606  FALL       1
asd.r_disp2_i_6_LC_2_16_1/in3       LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__463/I                                            ClkMux                         0              2073  RISE       1
I__463/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp2_i_6_LC_2_16_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_6_LC_2_13_1/lcout
Path End         : asd.r_disp2_i_5_LC_2_16_5/in1
Capture Clock    : asd.r_disp2_i_5_LC_2_16_5/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1066
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_6_LC_2_13_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_6_LC_2_13_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__512/I                            Odrv12                         0              2921   1606  FALL       1
I__512/O                            Odrv12                       540              3461   1606  FALL       1
I__515/I                            LocalMux                       0              3461   1606  FALL       1
I__515/O                            LocalMux                     309              3770   1606  FALL       1
I__521/I                            InMux                          0              3770   1606  FALL       1
I__521/O                            InMux                        217              3987   1606  FALL       1
asd.r_disp2_i_5_LC_2_16_5/in1       LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__463/I                                            ClkMux                         0              2073  RISE       1
I__463/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp2_i_5_LC_2_16_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_6_LC_2_13_1/lcout
Path End         : asd.r_disp2_i_6_LC_2_16_1/in1
Capture Clock    : asd.r_disp2_i_6_LC_2_16_1/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1066
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_6_LC_2_13_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_6_LC_2_13_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__512/I                            Odrv12                         0              2921   1606  FALL       1
I__512/O                            Odrv12                       540              3461   1606  FALL       1
I__515/I                            LocalMux                       0              3461   1606  FALL       1
I__515/O                            LocalMux                     309              3770   1606  FALL       1
I__522/I                            InMux                          0              3770   1606  FALL       1
I__522/O                            InMux                        217              3987   1606  FALL       1
asd.r_disp2_i_6_LC_2_16_1/in1       LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__463/I                                            ClkMux                         0              2073  RISE       1
I__463/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp2_i_6_LC_2_16_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_0_LC_2_12_0/lcout
Path End         : asd.r_disp1_i_5_LC_2_16_0/in2
Capture Clock    : asd.r_disp1_i_5_LC_2_16_0/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1066
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__456/I                                            ClkMux                         0              2073  RISE       1
I__456/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_0_LC_2_12_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_0_LC_2_12_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__622/I                            Odrv12                         0              2921   1606  FALL       1
I__622/O                            Odrv12                       540              3461   1606  FALL       1
I__627/I                            LocalMux                       0              3461   1606  FALL       1
I__627/O                            LocalMux                     309              3770   1606  FALL       1
I__632/I                            InMux                          0              3770   1606  FALL       1
I__632/O                            InMux                        217              3987   1606  FALL       1
I__636/I                            CascadeMux                     0              3987   1606  FALL       1
I__636/O                            CascadeMux                     0              3987   1606  FALL       1
asd.r_disp1_i_5_LC_2_16_0/in2       LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__463/I                                            ClkMux                         0              2073  RISE       1
I__463/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp1_i_5_LC_2_16_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_0_LC_2_12_0/lcout
Path End         : asd.r_disp1_i_6_LC_2_16_4/in2
Capture Clock    : asd.r_disp1_i_6_LC_2_16_4/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1066
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__456/I                                            ClkMux                         0              2073  RISE       1
I__456/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_0_LC_2_12_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_0_LC_2_12_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__622/I                            Odrv12                         0              2921   1606  FALL       1
I__622/O                            Odrv12                       540              3461   1606  FALL       1
I__627/I                            LocalMux                       0              3461   1606  FALL       1
I__627/O                            LocalMux                     309              3770   1606  FALL       1
I__633/I                            InMux                          0              3770   1606  FALL       1
I__633/O                            InMux                        217              3987   1606  FALL       1
I__637/I                            CascadeMux                     0              3987   1606  FALL       1
I__637/O                            CascadeMux                     0              3987   1606  FALL       1
asd.r_disp1_i_6_LC_2_16_4/in2       LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__463/I                                            ClkMux                         0              2073  RISE       1
I__463/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp1_i_6_LC_2_16_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_1_LC_2_13_7/lcout
Path End         : asd.r_disp1_i_5_LC_2_16_0/in1
Capture Clock    : asd.r_disp1_i_5_LC_2_16_0/clk
Hold Constraint  : 0p
Path slack       : 1641p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1101
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4022
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_1_LC_2_13_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_1_LC_2_13_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__556/I                            Odrv4                          0              2921   1641  FALL       1
I__556/O                            Odrv4                        372              3293   1641  FALL       1
I__564/I                            Span4Mux_s2_h                  0              3293   1641  FALL       1
I__564/O                            Span4Mux_s2_h                203              3496   1641  FALL       1
I__568/I                            LocalMux                       0              3496   1641  FALL       1
I__568/O                            LocalMux                     309              3805   1641  FALL       1
I__572/I                            InMux                          0              3805   1641  FALL       1
I__572/O                            InMux                        217              4022   1641  FALL       1
asd.r_disp1_i_5_LC_2_16_0/in1       LogicCell40_SEQ_MODE_1000      0              4022   1641  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__463/I                                            ClkMux                         0              2073  RISE       1
I__463/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp1_i_5_LC_2_16_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_1_LC_2_13_7/lcout
Path End         : asd.r_disp1_i_6_LC_2_16_4/in1
Capture Clock    : asd.r_disp1_i_6_LC_2_16_4/clk
Hold Constraint  : 0p
Path slack       : 1641p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1101
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4022
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_1_LC_2_13_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_1_LC_2_13_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__556/I                            Odrv4                          0              2921   1641  FALL       1
I__556/O                            Odrv4                        372              3293   1641  FALL       1
I__564/I                            Span4Mux_s2_h                  0              3293   1641  FALL       1
I__564/O                            Span4Mux_s2_h                203              3496   1641  FALL       1
I__568/I                            LocalMux                       0              3496   1641  FALL       1
I__568/O                            LocalMux                     309              3805   1641  FALL       1
I__573/I                            InMux                          0              3805   1641  FALL       1
I__573/O                            InMux                        217              4022   1641  FALL       1
asd.r_disp1_i_6_LC_2_16_4/in1       LogicCell40_SEQ_MODE_1000      0              4022   1641  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__463/I                                            ClkMux                         0              2073  RISE       1
I__463/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp1_i_6_LC_2_16_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_1_LC_2_13_7/lcout
Path End         : asd.r_disp1_i_4_LC_2_16_3/in2
Capture Clock    : asd.r_disp1_i_4_LC_2_16_3/clk
Hold Constraint  : 0p
Path slack       : 1641p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1101
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4022
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_1_LC_2_13_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_1_LC_2_13_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__556/I                            Odrv4                          0              2921   1641  FALL       1
I__556/O                            Odrv4                        372              3293   1641  FALL       1
I__564/I                            Span4Mux_s2_h                  0              3293   1641  FALL       1
I__564/O                            Span4Mux_s2_h                203              3496   1641  FALL       1
I__568/I                            LocalMux                       0              3496   1641  FALL       1
I__568/O                            LocalMux                     309              3805   1641  FALL       1
I__574/I                            InMux                          0              3805   1641  FALL       1
I__574/O                            InMux                        217              4022   1641  FALL       1
I__575/I                            CascadeMux                     0              4022   1641  FALL       1
I__575/O                            CascadeMux                     0              4022   1641  FALL       1
asd.r_disp1_i_4_LC_2_16_3/in2       LogicCell40_SEQ_MODE_1000      0              4022   1641  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__463/I                                            ClkMux                         0              2073  RISE       1
I__463/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp1_i_4_LC_2_16_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_8_LC_1_14_7/lcout
Path End         : asd.timer_9_LC_1_15_0/in3
Capture Clock    : asd.timer_9_LC_1_15_0/clk
Hold Constraint  : 0p
Path slack       : 1705p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1165
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4086
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_8_LC_1_14_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_8_LC_1_14_7/lcout      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__204/I                         LocalMux                       0              2921   1066  FALL       1
I__204/O                         LocalMux                     309              3230   1066  FALL       1
I__206/I                         InMux                          0              3230   1066  FALL       1
I__206/O                         InMux                        217              3447   1066  FALL       1
asd.timer_8_LC_1_14_7/in1        LogicCell40_SEQ_MODE_1000      0              3447   1704  FALL       1
asd.timer_8_LC_1_14_7/carryout   LogicCell40_SEQ_MODE_1000    245              3693   1704  FALL       1
IN_MUX_bfv_1_15_0_/carryinitin   ICE_CARRY_IN_MUX               0              3693   1704  FALL       1
IN_MUX_bfv_1_15_0_/carryinitout  ICE_CARRY_IN_MUX             175              3868   1704  FALL       2
I__152/I                         InMux                          0              3868   1704  FALL       1
I__152/O                         InMux                        217              4086   1704  FALL       1
asd.timer_9_LC_1_15_0/in3        LogicCell40_SEQ_MODE_1000      0              4086   1704  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__459/I                                            ClkMux                         0              2073  RISE       1
I__459/O                                            ClkMux                       309              2381  RISE       1
asd.timer_9_LC_1_15_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_0_LC_2_12_0/lcout
Path End         : asd.current_time_1_LC_2_13_7/in2
Capture Clock    : asd.current_time_1_LC_2_13_7/clk
Hold Constraint  : 0p
Path slack       : 1747p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1207
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4128
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__456/I                                            ClkMux                         0              2073  RISE       1
I__456/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_0_LC_2_12_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_0_LC_2_12_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__619/I                                     Odrv4                          0              2921   1746  FALL       1
I__619/O                                     Odrv4                        372              3293   1746  FALL       1
I__624/I                                     LocalMux                       0              3293   1746  FALL       1
I__624/O                                     LocalMux                     309              3602   1746  FALL       1
I__629/I                                     InMux                          0              3602   1746  FALL       1
I__629/O                                     InMux                        217              3819   1746  FALL       1
I__635/I                                     CascadeMux                     0              3819   1746  FALL       1
I__635/O                                     CascadeMux                     0              3819   1746  FALL       1
asd.current_time_RNIF9FV7_0_LC_2_13_6/in2    LogicCell40_SEQ_MODE_0000      0              3819   1746  FALL       1
asd.current_time_RNIF9FV7_0_LC_2_13_6/ltout  LogicCell40_SEQ_MODE_0000    309              4128   1746  RISE       1
I__271/I                                     CascadeMux                     0              4128   1746  RISE       1
I__271/O                                     CascadeMux                     0              4128   1746  RISE       1
asd.current_time_1_LC_2_13_7/in2             LogicCell40_SEQ_MODE_1000      0              4128   1746  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_1_LC_2_13_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_7_LC_2_13_3/lcout
Path End         : asd.r_disp2_i_1_LC_4_14_5/in2
Capture Clock    : asd.r_disp2_i_1_LC_4_14_5/clk
Hold Constraint  : 0p
Path slack       : 1754p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1214
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4135
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_7_LC_2_13_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_7_LC_2_13_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__471/I                            Odrv4                          0              2921   1753  FALL       1
I__471/O                            Odrv4                        372              3293   1753  FALL       1
I__475/I                            Span4Mux_h                     0              3293   1753  FALL       1
I__475/O                            Span4Mux_h                   316              3609   1753  FALL       1
I__480/I                            LocalMux                       0              3609   1753  FALL       1
I__480/O                            LocalMux                     309              3917   1753  FALL       1
I__483/I                            InMux                          0              3917   1753  FALL       1
I__483/O                            InMux                        217              4135   1753  FALL       1
I__487/I                            CascadeMux                     0              4135   1753  FALL       1
I__487/O                            CascadeMux                     0              4135   1753  FALL       1
asd.r_disp2_i_1_LC_4_14_5/in2       LogicCell40_SEQ_MODE_1000      0              4135   1753  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__464/I                                            ClkMux                         0              2073  RISE       1
I__464/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp2_i_1_LC_4_14_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_7_LC_2_13_3/lcout
Path End         : asd.r_disp2_i_2_LC_5_16_0/in2
Capture Clock    : asd.r_disp2_i_2_LC_5_16_0/clk
Hold Constraint  : 0p
Path slack       : 1754p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1214
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4135
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_7_LC_2_13_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_7_LC_2_13_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__472/I                            Odrv4                          0              2921   1753  FALL       1
I__472/O                            Odrv4                        372              3293   1753  FALL       1
I__476/I                            Span4Mux_h                     0              3293   1753  FALL       1
I__476/O                            Span4Mux_h                   316              3609   1753  FALL       1
I__481/I                            LocalMux                       0              3609   1753  FALL       1
I__481/O                            LocalMux                     309              3917   1753  FALL       1
I__484/I                            InMux                          0              3917   1753  FALL       1
I__484/O                            InMux                        217              4135   1753  FALL       1
I__488/I                            CascadeMux                     0              4135   1753  FALL       1
I__488/O                            CascadeMux                     0              4135   1753  FALL       1
asd.r_disp2_i_2_LC_5_16_0/in2       LogicCell40_SEQ_MODE_1000      0              4135   1753  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__466/I                                            ClkMux                         0              2073  RISE       1
I__466/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp2_i_2_LC_5_16_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_7_LC_2_13_3/lcout
Path End         : asd.r_disp2_i_3_LC_5_16_3/in3
Capture Clock    : asd.r_disp2_i_3_LC_5_16_3/clk
Hold Constraint  : 0p
Path slack       : 1754p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1214
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4135
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_7_LC_2_13_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_7_LC_2_13_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__472/I                            Odrv4                          0              2921   1753  FALL       1
I__472/O                            Odrv4                        372              3293   1753  FALL       1
I__476/I                            Span4Mux_h                     0              3293   1753  FALL       1
I__476/O                            Span4Mux_h                   316              3609   1753  FALL       1
I__481/I                            LocalMux                       0              3609   1753  FALL       1
I__481/O                            LocalMux                     309              3917   1753  FALL       1
I__485/I                            InMux                          0              3917   1753  FALL       1
I__485/O                            InMux                        217              4135   1753  FALL       1
asd.r_disp2_i_3_LC_5_16_3/in3       LogicCell40_SEQ_MODE_1000      0              4135   1753  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__466/I                                            ClkMux                         0              2073  RISE       1
I__466/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp2_i_3_LC_5_16_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_7_LC_2_13_3/lcout
Path End         : asd.r_disp2_i_4_LC_5_16_2/in2
Capture Clock    : asd.r_disp2_i_4_LC_5_16_2/clk
Hold Constraint  : 0p
Path slack       : 1754p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1214
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4135
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_7_LC_2_13_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_7_LC_2_13_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__472/I                            Odrv4                          0              2921   1753  FALL       1
I__472/O                            Odrv4                        372              3293   1753  FALL       1
I__476/I                            Span4Mux_h                     0              3293   1753  FALL       1
I__476/O                            Span4Mux_h                   316              3609   1753  FALL       1
I__481/I                            LocalMux                       0              3609   1753  FALL       1
I__481/O                            LocalMux                     309              3917   1753  FALL       1
I__486/I                            InMux                          0              3917   1753  FALL       1
I__486/O                            InMux                        217              4135   1753  FALL       1
I__489/I                            CascadeMux                     0              4135   1753  FALL       1
I__489/O                            CascadeMux                     0              4135   1753  FALL       1
asd.r_disp2_i_4_LC_5_16_2/in2       LogicCell40_SEQ_MODE_1000      0              4135   1753  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__466/I                                            ClkMux                         0              2073  RISE       1
I__466/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp2_i_4_LC_5_16_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_5_LC_2_13_5/lcout
Path End         : asd.r_disp2_i_2_LC_5_16_0/in1
Capture Clock    : asd.r_disp2_i_2_LC_5_16_0/clk
Hold Constraint  : 0p
Path slack       : 1754p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1214
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4135
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_5_LC_2_13_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_5_LC_2_13_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__492/I                            Odrv4                          0              2921   1438  FALL       1
I__492/O                            Odrv4                        372              3293   1438  FALL       1
I__496/I                            Span4Mux_h                     0              3293   1753  FALL       1
I__496/O                            Span4Mux_h                   316              3609   1753  FALL       1
I__500/I                            LocalMux                       0              3609   1753  FALL       1
I__500/O                            LocalMux                     309              3917   1753  FALL       1
I__505/I                            InMux                          0              3917   1753  FALL       1
I__505/O                            InMux                        217              4135   1753  FALL       1
asd.r_disp2_i_2_LC_5_16_0/in1       LogicCell40_SEQ_MODE_1000      0              4135   1753  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__466/I                                            ClkMux                         0              2073  RISE       1
I__466/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp2_i_2_LC_5_16_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_5_LC_2_13_5/lcout
Path End         : asd.r_disp2_i_4_LC_5_16_2/in1
Capture Clock    : asd.r_disp2_i_4_LC_5_16_2/clk
Hold Constraint  : 0p
Path slack       : 1754p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1214
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4135
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_5_LC_2_13_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_5_LC_2_13_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__492/I                            Odrv4                          0              2921   1438  FALL       1
I__492/O                            Odrv4                        372              3293   1438  FALL       1
I__496/I                            Span4Mux_h                     0              3293   1753  FALL       1
I__496/O                            Span4Mux_h                   316              3609   1753  FALL       1
I__500/I                            LocalMux                       0              3609   1753  FALL       1
I__500/O                            LocalMux                     309              3917   1753  FALL       1
I__506/I                            InMux                          0              3917   1753  FALL       1
I__506/O                            InMux                        217              4135   1753  FALL       1
asd.r_disp2_i_4_LC_5_16_2/in1       LogicCell40_SEQ_MODE_1000      0              4135   1753  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__466/I                                            ClkMux                         0              2073  RISE       1
I__466/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp2_i_4_LC_5_16_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_5_LC_2_13_5/lcout
Path End         : asd.r_disp2_i_3_LC_5_16_3/in2
Capture Clock    : asd.r_disp2_i_3_LC_5_16_3/clk
Hold Constraint  : 0p
Path slack       : 1754p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1214
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4135
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_5_LC_2_13_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_5_LC_2_13_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__492/I                            Odrv4                          0              2921   1438  FALL       1
I__492/O                            Odrv4                        372              3293   1438  FALL       1
I__496/I                            Span4Mux_h                     0              3293   1753  FALL       1
I__496/O                            Span4Mux_h                   316              3609   1753  FALL       1
I__500/I                            LocalMux                       0              3609   1753  FALL       1
I__500/O                            LocalMux                     309              3917   1753  FALL       1
I__507/I                            InMux                          0              3917   1753  FALL       1
I__507/O                            InMux                        217              4135   1753  FALL       1
I__510/I                            CascadeMux                     0              4135   1753  FALL       1
I__510/O                            CascadeMux                     0              4135   1753  FALL       1
asd.r_disp2_i_3_LC_5_16_3/in2       LogicCell40_SEQ_MODE_1000      0              4135   1753  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__466/I                                            ClkMux                         0              2073  RISE       1
I__466/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp2_i_3_LC_5_16_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_4_LC_2_13_2/lcout
Path End         : asd.r_disp2_i_1_LC_4_14_5/in3
Capture Clock    : asd.r_disp2_i_1_LC_4_14_5/clk
Hold Constraint  : 0p
Path slack       : 1754p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1214
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4135
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_4_LC_2_13_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_4_LC_2_13_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__531/I                            Odrv4                          0              2921   1753  FALL       1
I__531/O                            Odrv4                        372              3293   1753  FALL       1
I__537/I                            Span4Mux_h                     0              3293   1753  FALL       1
I__537/O                            Span4Mux_h                   316              3609   1753  FALL       1
I__543/I                            LocalMux                       0              3609   1753  FALL       1
I__543/O                            LocalMux                     309              3917   1753  FALL       1
I__547/I                            InMux                          0              3917   1753  FALL       1
I__547/O                            InMux                        217              4135   1753  FALL       1
asd.r_disp2_i_1_LC_4_14_5/in3       LogicCell40_SEQ_MODE_1000      0              4135   1753  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__464/I                                            ClkMux                         0              2073  RISE       1
I__464/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp2_i_1_LC_4_14_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_4_LC_2_13_2/lcout
Path End         : asd.r_disp2_i_2_LC_5_16_0/in3
Capture Clock    : asd.r_disp2_i_2_LC_5_16_0/clk
Hold Constraint  : 0p
Path slack       : 1754p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1214
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4135
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_4_LC_2_13_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_4_LC_2_13_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__530/I                            Odrv4                          0              2921   1438  FALL       1
I__530/O                            Odrv4                        372              3293   1438  FALL       1
I__536/I                            Span4Mux_h                     0              3293   1753  FALL       1
I__536/O                            Span4Mux_h                   316              3609   1753  FALL       1
I__542/I                            LocalMux                       0              3609   1753  FALL       1
I__542/O                            LocalMux                     309              3917   1753  FALL       1
I__544/I                            InMux                          0              3917   1753  FALL       1
I__544/O                            InMux                        217              4135   1753  FALL       1
asd.r_disp2_i_2_LC_5_16_0/in3       LogicCell40_SEQ_MODE_1000      0              4135   1753  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__466/I                                            ClkMux                         0              2073  RISE       1
I__466/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp2_i_2_LC_5_16_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_4_LC_2_13_2/lcout
Path End         : asd.r_disp2_i_3_LC_5_16_3/in0
Capture Clock    : asd.r_disp2_i_3_LC_5_16_3/clk
Hold Constraint  : 0p
Path slack       : 1754p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1214
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4135
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_4_LC_2_13_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_4_LC_2_13_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__530/I                            Odrv4                          0              2921   1438  FALL       1
I__530/O                            Odrv4                        372              3293   1438  FALL       1
I__536/I                            Span4Mux_h                     0              3293   1753  FALL       1
I__536/O                            Span4Mux_h                   316              3609   1753  FALL       1
I__542/I                            LocalMux                       0              3609   1753  FALL       1
I__542/O                            LocalMux                     309              3917   1753  FALL       1
I__545/I                            InMux                          0              3917   1753  FALL       1
I__545/O                            InMux                        217              4135   1753  FALL       1
asd.r_disp2_i_3_LC_5_16_3/in0       LogicCell40_SEQ_MODE_1000      0              4135   1753  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__466/I                                            ClkMux                         0              2073  RISE       1
I__466/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp2_i_3_LC_5_16_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_4_LC_2_13_2/lcout
Path End         : asd.r_disp2_i_4_LC_5_16_2/in3
Capture Clock    : asd.r_disp2_i_4_LC_5_16_2/clk
Hold Constraint  : 0p
Path slack       : 1754p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1214
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4135
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_4_LC_2_13_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_4_LC_2_13_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__530/I                            Odrv4                          0              2921   1438  FALL       1
I__530/O                            Odrv4                        372              3293   1438  FALL       1
I__536/I                            Span4Mux_h                     0              3293   1753  FALL       1
I__536/O                            Span4Mux_h                   316              3609   1753  FALL       1
I__542/I                            LocalMux                       0              3609   1753  FALL       1
I__542/O                            LocalMux                     309              3917   1753  FALL       1
I__546/I                            InMux                          0              3917   1753  FALL       1
I__546/O                            InMux                        217              4135   1753  FALL       1
asd.r_disp2_i_4_LC_5_16_2/in3       LogicCell40_SEQ_MODE_1000      0              4135   1753  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__466/I                                            ClkMux                         0              2073  RISE       1
I__466/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp2_i_4_LC_5_16_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_1_LC_2_13_7/lcout
Path End         : asd.r_disp1_i_3_LC_4_16_4/in0
Capture Clock    : asd.r_disp1_i_3_LC_4_16_4/clk
Hold Constraint  : 0p
Path slack       : 1754p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1214
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4135
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_1_LC_2_13_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_1_LC_2_13_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__556/I                            Odrv4                          0              2921   1641  FALL       1
I__556/O                            Odrv4                        372              3293   1641  FALL       1
I__563/I                            Span4Mux_h                     0              3293   1753  FALL       1
I__563/O                            Span4Mux_h                   316              3609   1753  FALL       1
I__567/I                            LocalMux                       0              3609   1753  FALL       1
I__567/O                            LocalMux                     309              3917   1753  FALL       1
I__569/I                            InMux                          0              3917   1753  FALL       1
I__569/O                            InMux                        217              4135   1753  FALL       1
asd.r_disp1_i_3_LC_4_16_4/in0       LogicCell40_SEQ_MODE_1000      0              4135   1753  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__465/I                                            ClkMux                         0              2073  RISE       1
I__465/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp1_i_3_LC_4_16_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_1_LC_2_13_7/lcout
Path End         : asd.r_disp1_i_0_LC_4_16_5/in3
Capture Clock    : asd.r_disp1_i_0_LC_4_16_5/clk
Hold Constraint  : 0p
Path slack       : 1754p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1214
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4135
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_1_LC_2_13_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_1_LC_2_13_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__556/I                            Odrv4                          0              2921   1641  FALL       1
I__556/O                            Odrv4                        372              3293   1641  FALL       1
I__563/I                            Span4Mux_h                     0              3293   1753  FALL       1
I__563/O                            Span4Mux_h                   316              3609   1753  FALL       1
I__567/I                            LocalMux                       0              3609   1753  FALL       1
I__567/O                            LocalMux                     309              3917   1753  FALL       1
I__570/I                            InMux                          0              3917   1753  FALL       1
I__570/O                            InMux                        217              4135   1753  FALL       1
asd.r_disp1_i_0_LC_4_16_5/in3       LogicCell40_SEQ_MODE_1000      0              4135   1753  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__465/I                                            ClkMux                         0              2073  RISE       1
I__465/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp1_i_0_LC_4_16_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_1_LC_2_13_7/lcout
Path End         : asd.r_disp1_i_2_LC_4_16_1/in3
Capture Clock    : asd.r_disp1_i_2_LC_4_16_1/clk
Hold Constraint  : 0p
Path slack       : 1754p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1214
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4135
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_1_LC_2_13_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_1_LC_2_13_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__556/I                            Odrv4                          0              2921   1641  FALL       1
I__556/O                            Odrv4                        372              3293   1641  FALL       1
I__563/I                            Span4Mux_h                     0              3293   1753  FALL       1
I__563/O                            Span4Mux_h                   316              3609   1753  FALL       1
I__567/I                            LocalMux                       0              3609   1753  FALL       1
I__567/O                            LocalMux                     309              3917   1753  FALL       1
I__571/I                            InMux                          0              3917   1753  FALL       1
I__571/O                            InMux                        217              4135   1753  FALL       1
asd.r_disp1_i_2_LC_4_16_1/in3       LogicCell40_SEQ_MODE_1000      0              4135   1753  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__465/I                                            ClkMux                         0              2073  RISE       1
I__465/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp1_i_2_LC_4_16_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_3_LC_2_13_4/lcout
Path End         : asd.r_disp1_i_0_LC_4_16_5/in2
Capture Clock    : asd.r_disp1_i_0_LC_4_16_5/clk
Hold Constraint  : 0p
Path slack       : 1754p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1214
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4135
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_3_LC_2_13_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_3_LC_2_13_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__580/I                            Odrv4                          0              2921   1438  FALL       1
I__580/O                            Odrv4                        372              3293   1438  FALL       1
I__587/I                            Span4Mux_h                     0              3293   1753  FALL       1
I__587/O                            Span4Mux_h                   316              3609   1753  FALL       1
I__592/I                            LocalMux                       0              3609   1753  FALL       1
I__592/O                            LocalMux                     309              3917   1753  FALL       1
I__593/I                            InMux                          0              3917   1753  FALL       1
I__593/O                            InMux                        217              4135   1753  FALL       1
I__596/I                            CascadeMux                     0              4135   1753  FALL       1
I__596/O                            CascadeMux                     0              4135   1753  FALL       1
asd.r_disp1_i_0_LC_4_16_5/in2       LogicCell40_SEQ_MODE_1000      0              4135   1753  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__465/I                                            ClkMux                         0              2073  RISE       1
I__465/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp1_i_0_LC_4_16_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_3_LC_2_13_4/lcout
Path End         : asd.r_disp1_i_2_LC_4_16_1/in2
Capture Clock    : asd.r_disp1_i_2_LC_4_16_1/clk
Hold Constraint  : 0p
Path slack       : 1754p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1214
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4135
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_3_LC_2_13_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_3_LC_2_13_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__580/I                            Odrv4                          0              2921   1438  FALL       1
I__580/O                            Odrv4                        372              3293   1438  FALL       1
I__587/I                            Span4Mux_h                     0              3293   1753  FALL       1
I__587/O                            Span4Mux_h                   316              3609   1753  FALL       1
I__592/I                            LocalMux                       0              3609   1753  FALL       1
I__592/O                            LocalMux                     309              3917   1753  FALL       1
I__594/I                            InMux                          0              3917   1753  FALL       1
I__594/O                            InMux                        217              4135   1753  FALL       1
I__597/I                            CascadeMux                     0              4135   1753  FALL       1
I__597/O                            CascadeMux                     0              4135   1753  FALL       1
asd.r_disp1_i_2_LC_4_16_1/in2       LogicCell40_SEQ_MODE_1000      0              4135   1753  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__465/I                                            ClkMux                         0              2073  RISE       1
I__465/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp1_i_2_LC_4_16_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_3_LC_2_13_4/lcout
Path End         : asd.r_disp1_i_3_LC_4_16_4/in3
Capture Clock    : asd.r_disp1_i_3_LC_4_16_4/clk
Hold Constraint  : 0p
Path slack       : 1754p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1214
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4135
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_3_LC_2_13_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_3_LC_2_13_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__580/I                            Odrv4                          0              2921   1438  FALL       1
I__580/O                            Odrv4                        372              3293   1438  FALL       1
I__587/I                            Span4Mux_h                     0              3293   1753  FALL       1
I__587/O                            Span4Mux_h                   316              3609   1753  FALL       1
I__592/I                            LocalMux                       0              3609   1753  FALL       1
I__592/O                            LocalMux                     309              3917   1753  FALL       1
I__595/I                            InMux                          0              3917   1753  FALL       1
I__595/O                            InMux                        217              4135   1753  FALL       1
asd.r_disp1_i_3_LC_4_16_4/in3       LogicCell40_SEQ_MODE_1000      0              4135   1753  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__465/I                                            ClkMux                         0              2073  RISE       1
I__465/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp1_i_3_LC_4_16_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_2_LC_2_14_1/lcout
Path End         : asd.r_disp1_i_0_LC_4_16_5/in1
Capture Clock    : asd.r_disp1_i_0_LC_4_16_5/clk
Hold Constraint  : 0p
Path slack       : 1754p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1214
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4135
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__460/I                                            ClkMux                         0              2073  RISE       1
I__460/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_2_LC_2_14_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_2_LC_2_14_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__599/I                            Odrv4                          0              2921   1438  FALL       1
I__599/O                            Odrv4                        372              3293   1438  FALL       1
I__606/I                            Span4Mux_h                     0              3293   1753  FALL       1
I__606/O                            Span4Mux_h                   316              3609   1753  FALL       1
I__613/I                            LocalMux                       0              3609   1753  FALL       1
I__613/O                            LocalMux                     309              3917   1753  FALL       1
I__615/I                            InMux                          0              3917   1753  FALL       1
I__615/O                            InMux                        217              4135   1753  FALL       1
asd.r_disp1_i_0_LC_4_16_5/in1       LogicCell40_SEQ_MODE_1000      0              4135   1753  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__465/I                                            ClkMux                         0              2073  RISE       1
I__465/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp1_i_0_LC_4_16_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_2_LC_2_14_1/lcout
Path End         : asd.r_disp1_i_2_LC_4_16_1/in1
Capture Clock    : asd.r_disp1_i_2_LC_4_16_1/clk
Hold Constraint  : 0p
Path slack       : 1754p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1214
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4135
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__460/I                                            ClkMux                         0              2073  RISE       1
I__460/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_2_LC_2_14_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_2_LC_2_14_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__599/I                            Odrv4                          0              2921   1438  FALL       1
I__599/O                            Odrv4                        372              3293   1438  FALL       1
I__606/I                            Span4Mux_h                     0              3293   1753  FALL       1
I__606/O                            Span4Mux_h                   316              3609   1753  FALL       1
I__613/I                            LocalMux                       0              3609   1753  FALL       1
I__613/O                            LocalMux                     309              3917   1753  FALL       1
I__616/I                            InMux                          0              3917   1753  FALL       1
I__616/O                            InMux                        217              4135   1753  FALL       1
asd.r_disp1_i_2_LC_4_16_1/in1       LogicCell40_SEQ_MODE_1000      0              4135   1753  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__465/I                                            ClkMux                         0              2073  RISE       1
I__465/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp1_i_2_LC_4_16_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_2_LC_2_14_1/lcout
Path End         : asd.r_disp1_i_3_LC_4_16_4/in2
Capture Clock    : asd.r_disp1_i_3_LC_4_16_4/clk
Hold Constraint  : 0p
Path slack       : 1754p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1214
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4135
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__460/I                                            ClkMux                         0              2073  RISE       1
I__460/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_2_LC_2_14_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_2_LC_2_14_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__599/I                            Odrv4                          0              2921   1438  FALL       1
I__599/O                            Odrv4                        372              3293   1438  FALL       1
I__606/I                            Span4Mux_h                     0              3293   1753  FALL       1
I__606/O                            Span4Mux_h                   316              3609   1753  FALL       1
I__613/I                            LocalMux                       0              3609   1753  FALL       1
I__613/O                            LocalMux                     309              3917   1753  FALL       1
I__617/I                            InMux                          0              3917   1753  FALL       1
I__617/O                            InMux                        217              4135   1753  FALL       1
I__618/I                            CascadeMux                     0              4135   1753  FALL       1
I__618/O                            CascadeMux                     0              4135   1753  FALL       1
asd.r_disp1_i_3_LC_4_16_4/in2       LogicCell40_SEQ_MODE_1000      0              4135   1753  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__465/I                                            ClkMux                         0              2073  RISE       1
I__465/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp1_i_3_LC_4_16_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_5_LC_2_13_5/lcout
Path End         : asd.r_disp2_i_1_LC_4_14_5/in1
Capture Clock    : asd.r_disp2_i_1_LC_4_14_5/clk
Hold Constraint  : 0p
Path slack       : 1775p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1235
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4156
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_5_LC_2_13_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_5_LC_2_13_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__491/I                            Odrv4                          0              2921   1774  FALL       1
I__491/O                            Odrv4                        372              3293   1774  FALL       1
I__495/I                            Span4Mux_s3_v                  0              3293   1774  FALL       1
I__495/O                            Span4Mux_s3_v                337              3630   1774  FALL       1
I__499/I                            LocalMux                       0              3630   1774  FALL       1
I__499/O                            LocalMux                     309              3938   1774  FALL       1
I__504/I                            InMux                          0              3938   1774  FALL       1
I__504/O                            InMux                        217              4156   1774  FALL       1
asd.r_disp2_i_1_LC_4_14_5/in1       LogicCell40_SEQ_MODE_1000      0              4156   1774  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__464/I                                            ClkMux                         0              2073  RISE       1
I__464/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp2_i_1_LC_4_14_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_6_LC_2_13_1/lcout
Path End         : asd.r_disp2_i_2_LC_5_16_0/in0
Capture Clock    : asd.r_disp2_i_2_LC_5_16_0/clk
Hold Constraint  : 0p
Path slack       : 1775p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1235
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4156
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_6_LC_2_13_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_6_LC_2_13_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__511/I                            Odrv4                          0              2921   1774  FALL       1
I__511/O                            Odrv4                        372              3293   1774  FALL       1
I__514/I                            Span4Mux_s3_v                  0              3293   1774  FALL       1
I__514/O                            Span4Mux_s3_v                337              3630   1774  FALL       1
I__518/I                            LocalMux                       0              3630   1774  FALL       1
I__518/O                            LocalMux                     309              3938   1774  FALL       1
I__524/I                            InMux                          0              3938   1774  FALL       1
I__524/O                            InMux                        217              4156   1774  FALL       1
asd.r_disp2_i_2_LC_5_16_0/in0       LogicCell40_SEQ_MODE_1000      0              4156   1774  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__466/I                                            ClkMux                         0              2073  RISE       1
I__466/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp2_i_2_LC_5_16_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_6_LC_2_13_1/lcout
Path End         : asd.r_disp2_i_1_LC_4_14_5/in0
Capture Clock    : asd.r_disp2_i_1_LC_4_14_5/clk
Hold Constraint  : 0p
Path slack       : 1775p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1235
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4156
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_6_LC_2_13_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_6_LC_2_13_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__511/I                            Odrv4                          0              2921   1774  FALL       1
I__511/O                            Odrv4                        372              3293   1774  FALL       1
I__514/I                            Span4Mux_s3_v                  0              3293   1774  FALL       1
I__514/O                            Span4Mux_s3_v                337              3630   1774  FALL       1
I__519/I                            LocalMux                       0              3630   1774  FALL       1
I__519/O                            LocalMux                     309              3938   1774  FALL       1
I__527/I                            InMux                          0              3938   1774  FALL       1
I__527/O                            InMux                        217              4156   1774  FALL       1
asd.r_disp2_i_1_LC_4_14_5/in0       LogicCell40_SEQ_MODE_1000      0              4156   1774  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__464/I                                            ClkMux                         0              2073  RISE       1
I__464/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp2_i_1_LC_4_14_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_6_LC_2_13_1/lcout
Path End         : asd.r_disp2_i_4_LC_5_16_2/in0
Capture Clock    : asd.r_disp2_i_4_LC_5_16_2/clk
Hold Constraint  : 0p
Path slack       : 1775p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1235
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4156
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_6_LC_2_13_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_6_LC_2_13_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__511/I                            Odrv4                          0              2921   1774  FALL       1
I__511/O                            Odrv4                        372              3293   1774  FALL       1
I__514/I                            Span4Mux_s3_v                  0              3293   1774  FALL       1
I__514/O                            Span4Mux_s3_v                337              3630   1774  FALL       1
I__518/I                            LocalMux                       0              3630   1774  FALL       1
I__518/O                            LocalMux                     309              3938   1774  FALL       1
I__525/I                            InMux                          0              3938   1774  FALL       1
I__525/O                            InMux                        217              4156   1774  FALL       1
asd.r_disp2_i_4_LC_5_16_2/in0       LogicCell40_SEQ_MODE_1000      0              4156   1774  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__466/I                                            ClkMux                         0              2073  RISE       1
I__466/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp2_i_4_LC_5_16_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_6_LC_2_13_1/lcout
Path End         : asd.r_disp2_i_3_LC_5_16_3/in1
Capture Clock    : asd.r_disp2_i_3_LC_5_16_3/clk
Hold Constraint  : 0p
Path slack       : 1775p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1235
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4156
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_6_LC_2_13_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_6_LC_2_13_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__511/I                            Odrv4                          0              2921   1774  FALL       1
I__511/O                            Odrv4                        372              3293   1774  FALL       1
I__514/I                            Span4Mux_s3_v                  0              3293   1774  FALL       1
I__514/O                            Span4Mux_s3_v                337              3630   1774  FALL       1
I__518/I                            LocalMux                       0              3630   1774  FALL       1
I__518/O                            LocalMux                     309              3938   1774  FALL       1
I__526/I                            InMux                          0              3938   1774  FALL       1
I__526/O                            InMux                        217              4156   1774  FALL       1
asd.r_disp2_i_3_LC_5_16_3/in1       LogicCell40_SEQ_MODE_1000      0              4156   1774  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__466/I                                            ClkMux                         0              2073  RISE       1
I__466/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp2_i_3_LC_5_16_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_0_LC_2_12_0/lcout
Path End         : asd.r_disp1_i_0_LC_4_16_5/in0
Capture Clock    : asd.r_disp1_i_0_LC_4_16_5/clk
Hold Constraint  : 0p
Path slack       : 1810p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1270
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4191
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__456/I                                            ClkMux                         0              2073  RISE       1
I__456/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_0_LC_2_12_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_0_LC_2_12_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__623/I                            Odrv4                          0              2921   1809  FALL       1
I__623/O                            Odrv4                        372              3293   1809  FALL       1
I__628/I                            Span4Mux_v                     0              3293   1809  FALL       1
I__628/O                            Span4Mux_v                   372              3665   1809  FALL       1
I__634/I                            LocalMux                       0              3665   1809  FALL       1
I__634/O                            LocalMux                     309              3973   1809  FALL       1
I__638/I                            InMux                          0              3973   1809  FALL       1
I__638/O                            InMux                        217              4191   1809  FALL       1
asd.r_disp1_i_0_LC_4_16_5/in0       LogicCell40_SEQ_MODE_1000      0              4191   1809  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__465/I                                            ClkMux                         0              2073  RISE       1
I__465/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp1_i_0_LC_4_16_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_0_LC_2_12_0/lcout
Path End         : asd.r_disp1_i_2_LC_4_16_1/in0
Capture Clock    : asd.r_disp1_i_2_LC_4_16_1/clk
Hold Constraint  : 0p
Path slack       : 1810p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1270
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4191
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__456/I                                            ClkMux                         0              2073  RISE       1
I__456/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_0_LC_2_12_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_0_LC_2_12_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__623/I                            Odrv4                          0              2921   1809  FALL       1
I__623/O                            Odrv4                        372              3293   1809  FALL       1
I__628/I                            Span4Mux_v                     0              3293   1809  FALL       1
I__628/O                            Span4Mux_v                   372              3665   1809  FALL       1
I__634/I                            LocalMux                       0              3665   1809  FALL       1
I__634/O                            LocalMux                     309              3973   1809  FALL       1
I__639/I                            InMux                          0              3973   1809  FALL       1
I__639/O                            InMux                        217              4191   1809  FALL       1
asd.r_disp1_i_2_LC_4_16_1/in0       LogicCell40_SEQ_MODE_1000      0              4191   1809  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__465/I                                            ClkMux                         0              2073  RISE       1
I__465/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp1_i_2_LC_4_16_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_0_LC_2_12_0/lcout
Path End         : asd.r_disp1_i_3_LC_4_16_4/in1
Capture Clock    : asd.r_disp1_i_3_LC_4_16_4/clk
Hold Constraint  : 0p
Path slack       : 1810p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1270
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4191
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__456/I                                            ClkMux                         0              2073  RISE       1
I__456/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_0_LC_2_12_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_0_LC_2_12_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__623/I                            Odrv4                          0              2921   1809  FALL       1
I__623/O                            Odrv4                        372              3293   1809  FALL       1
I__628/I                            Span4Mux_v                     0              3293   1809  FALL       1
I__628/O                            Span4Mux_v                   372              3665   1809  FALL       1
I__634/I                            LocalMux                       0              3665   1809  FALL       1
I__634/O                            LocalMux                     309              3973   1809  FALL       1
I__640/I                            InMux                          0              3973   1809  FALL       1
I__640/O                            InMux                        217              4191   1809  FALL       1
asd.r_disp1_i_3_LC_4_16_4/in1       LogicCell40_SEQ_MODE_1000      0              4191   1809  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__465/I                                            ClkMux                         0              2073  RISE       1
I__465/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp1_i_3_LC_4_16_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_15_LC_1_15_6/lcout
Path End         : asd.timer_17_LC_1_16_0/in3
Capture Clock    : asd.timer_17_LC_1_16_0/clk
Hold Constraint  : 0p
Path slack       : 1810p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1270
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4191
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__459/I                                            ClkMux                         0              2073  RISE       1
I__459/O                                            ClkMux                       309              2381  RISE       1
asd.timer_15_LC_1_15_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_15_LC_1_15_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__201/I                               LocalMux                       0              2921   1066  FALL       1
I__201/O                               LocalMux                     309              3230   1066  FALL       1
I__203/I                               InMux                          0              3230   1066  FALL       1
I__203/O                               InMux                        217              3447   1066  FALL       1
asd.timer_15_LC_1_15_6/in1             LogicCell40_SEQ_MODE_1000      0              3447   1809  FALL       1
asd.timer_15_LC_1_15_6/carryout        LogicCell40_SEQ_MODE_1000    245              3693   1809  FALL       2
asd.timer_RNO_0_16_LC_1_15_7/carryin   LogicCell40_SEQ_MODE_0000      0              3693   1809  FALL       1
asd.timer_RNO_0_16_LC_1_15_7/carryout  LogicCell40_SEQ_MODE_0000    105              3798   1809  FALL       1
IN_MUX_bfv_1_16_0_/carryinitin         ICE_CARRY_IN_MUX               0              3798   1809  FALL       1
IN_MUX_bfv_1_16_0_/carryinitout        ICE_CARRY_IN_MUX             175              3973   1809  FALL       2
I__170/I                               InMux                          0              3973   1809  FALL       1
I__170/O                               InMux                        217              4191   1809  FALL       1
asd.timer_17_LC_1_16_0/in3             LogicCell40_SEQ_MODE_1000      0              4191   1809  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__461/I                                            ClkMux                         0              2073  RISE       1
I__461/O                                            ClkMux                       309              2381  RISE       1
asd.timer_17_LC_1_16_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_3_LC_1_14_2/lcout
Path End         : asd.current_time_0_LC_2_12_0/in0
Capture Clock    : asd.current_time_0_LC_2_12_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1340
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_3_LC_1_14_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_3_LC_1_14_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__125/I                               LocalMux                       0              2921   1333  FALL       1
I__125/O                               LocalMux                     309              3230   1333  FALL       1
I__127/I                               InMux                          0              3230   1333  FALL       1
I__127/O                               InMux                        217              3447   1333  FALL       1
asd.timer_RNIU46E1_10_LC_1_13_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
asd.timer_RNIU46E1_10_LC_1_13_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      15
I__291/I                               LocalMux                       0              3735   1880  FALL       1
I__291/O                               LocalMux                     309              4044   1880  FALL       1
I__297/I                               InMux                          0              4044   1880  FALL       1
I__297/O                               InMux                        217              4261   1880  FALL       1
asd.current_time_0_LC_2_12_0/in0       LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__456/I                                            ClkMux                         0              2073  RISE       1
I__456/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_0_LC_2_12_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_3_LC_1_14_2/lcout
Path End         : asd.timer_14_LC_1_13_5/in1
Capture Clock    : asd.timer_14_LC_1_13_5/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1340
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_3_LC_1_14_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_3_LC_1_14_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__125/I                               LocalMux                       0              2921   1333  FALL       1
I__125/O                               LocalMux                     309              3230   1333  FALL       1
I__127/I                               InMux                          0              3230   1333  FALL       1
I__127/O                               InMux                        217              3447   1333  FALL       1
asd.timer_RNIU46E1_10_LC_1_13_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
asd.timer_RNIU46E1_10_LC_1_13_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      15
I__292/I                               LocalMux                       0              3735   1880  FALL       1
I__292/O                               LocalMux                     309              4044   1880  FALL       1
I__298/I                               InMux                          0              4044   1880  FALL       1
I__298/O                               InMux                        217              4261   1880  FALL       1
asd.timer_14_LC_1_13_5/in1             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_14_LC_1_13_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_3_LC_1_14_2/lcout
Path End         : asd.timer_12_LC_1_13_3/in2
Capture Clock    : asd.timer_12_LC_1_13_3/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1340
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_3_LC_1_14_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_3_LC_1_14_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__125/I                               LocalMux                       0              2921   1333  FALL       1
I__125/O                               LocalMux                     309              3230   1333  FALL       1
I__127/I                               InMux                          0              3230   1333  FALL       1
I__127/O                               InMux                        217              3447   1333  FALL       1
asd.timer_RNIU46E1_10_LC_1_13_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
asd.timer_RNIU46E1_10_LC_1_13_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      15
I__293/I                               LocalMux                       0              3735   1880  FALL       1
I__293/O                               LocalMux                     309              4044   1880  FALL       1
I__302/I                               InMux                          0              4044   1880  FALL       1
I__302/O                               InMux                        217              4261   1880  FALL       1
I__314/I                               CascadeMux                     0              4261   1880  FALL       1
I__314/O                               CascadeMux                     0              4261   1880  FALL       1
asd.timer_12_LC_1_13_3/in2             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_12_LC_1_13_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_3_LC_1_14_2/lcout
Path End         : asd.timer_11_LC_1_13_2/in2
Capture Clock    : asd.timer_11_LC_1_13_2/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1340
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_3_LC_1_14_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_3_LC_1_14_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__125/I                               LocalMux                       0              2921   1333  FALL       1
I__125/O                               LocalMux                     309              3230   1333  FALL       1
I__127/I                               InMux                          0              3230   1333  FALL       1
I__127/O                               InMux                        217              3447   1333  FALL       1
asd.timer_RNIU46E1_10_LC_1_13_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
asd.timer_RNIU46E1_10_LC_1_13_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      15
I__292/I                               LocalMux                       0              3735   1880  FALL       1
I__292/O                               LocalMux                     309              4044   1880  FALL       1
I__299/I                               InMux                          0              4044   1880  FALL       1
I__299/O                               InMux                        217              4261   1880  FALL       1
I__311/I                               CascadeMux                     0              4261   1880  FALL       1
I__311/O                               CascadeMux                     0              4261   1880  FALL       1
asd.timer_11_LC_1_13_2/in2             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_11_LC_1_13_2/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_3_LC_1_14_2/lcout
Path End         : asd.timer_13_LC_1_13_4/in2
Capture Clock    : asd.timer_13_LC_1_13_4/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1340
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_3_LC_1_14_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_3_LC_1_14_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__125/I                               LocalMux                       0              2921   1333  FALL       1
I__125/O                               LocalMux                     309              3230   1333  FALL       1
I__127/I                               InMux                          0              3230   1333  FALL       1
I__127/O                               InMux                        217              3447   1333  FALL       1
asd.timer_RNIU46E1_10_LC_1_13_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
asd.timer_RNIU46E1_10_LC_1_13_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      15
I__292/I                               LocalMux                       0              3735   1880  FALL       1
I__292/O                               LocalMux                     309              4044   1880  FALL       1
I__300/I                               InMux                          0              4044   1880  FALL       1
I__300/O                               InMux                        217              4261   1880  FALL       1
I__312/I                               CascadeMux                     0              4261   1880  FALL       1
I__312/O                               CascadeMux                     0              4261   1880  FALL       1
asd.timer_13_LC_1_13_4/in2             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_13_LC_1_13_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_3_LC_1_14_2/lcout
Path End         : asd.timer_16_LC_1_13_6/in2
Capture Clock    : asd.timer_16_LC_1_13_6/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1340
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_3_LC_1_14_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_3_LC_1_14_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__125/I                               LocalMux                       0              2921   1333  FALL       1
I__125/O                               LocalMux                     309              3230   1333  FALL       1
I__127/I                               InMux                          0              3230   1333  FALL       1
I__127/O                               InMux                        217              3447   1333  FALL       1
asd.timer_RNIU46E1_10_LC_1_13_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
asd.timer_RNIU46E1_10_LC_1_13_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      15
I__292/I                               LocalMux                       0              3735   1880  FALL       1
I__292/O                               LocalMux                     309              4044   1880  FALL       1
I__301/I                               InMux                          0              4044   1880  FALL       1
I__301/O                               InMux                        217              4261   1880  FALL       1
I__313/I                               CascadeMux                     0              4261   1880  FALL       1
I__313/O                               CascadeMux                     0              4261   1880  FALL       1
asd.timer_16_LC_1_13_6/in2             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_16_LC_1_13_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_3_LC_1_14_2/lcout
Path End         : asd.timer_18_LC_1_13_7/in2
Capture Clock    : asd.timer_18_LC_1_13_7/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1340
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_3_LC_1_14_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_3_LC_1_14_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__125/I                               LocalMux                       0              2921   1333  FALL       1
I__125/O                               LocalMux                     309              3230   1333  FALL       1
I__127/I                               InMux                          0              3230   1333  FALL       1
I__127/O                               InMux                        217              3447   1333  FALL       1
asd.timer_RNIU46E1_10_LC_1_13_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
asd.timer_RNIU46E1_10_LC_1_13_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      15
I__293/I                               LocalMux                       0              3735   1880  FALL       1
I__293/O                               LocalMux                     309              4044   1880  FALL       1
I__303/I                               InMux                          0              4044   1880  FALL       1
I__303/O                               InMux                        217              4261   1880  FALL       1
I__315/I                               CascadeMux                     0              4261   1880  FALL       1
I__315/O                               CascadeMux                     0              4261   1880  FALL       1
asd.timer_18_LC_1_13_7/in2             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_18_LC_1_13_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_1_LC_2_15_2/lcout
Path End         : asd.timer_19_LC_2_15_0/in0
Capture Clock    : asd.timer_19_LC_2_15_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1340
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_1_LC_2_15_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_1_LC_2_15_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       3
I__393/I                               LocalMux                       0              2921   1880  FALL       1
I__393/O                               LocalMux                     309              3230   1880  FALL       1
I__396/I                               InMux                          0              3230   1880  FALL       1
I__396/O                               InMux                        217              3447   1880  FALL       1
asd.timer_RNIC8QA1_17_LC_2_16_7/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
asd.timer_RNIC8QA1_17_LC_2_16_7/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      16
I__370/I                               LocalMux                       0              3735   1880  FALL       1
I__370/O                               LocalMux                     309              4044   1880  FALL       1
I__374/I                               InMux                          0              4044   1880  FALL       1
I__374/O                               InMux                        217              4261   1880  FALL       1
asd.timer_19_LC_2_15_0/in0             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_19_LC_2_15_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_1_LC_2_15_2/lcout
Path End         : asd.timer_1_LC_2_15_2/in0
Capture Clock    : asd.timer_1_LC_2_15_2/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1340
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_1_LC_2_15_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_1_LC_2_15_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       3
I__393/I                               LocalMux                       0              2921   1880  FALL       1
I__393/O                               LocalMux                     309              3230   1880  FALL       1
I__396/I                               InMux                          0              3230   1880  FALL       1
I__396/O                               InMux                        217              3447   1880  FALL       1
asd.timer_RNIC8QA1_17_LC_2_16_7/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
asd.timer_RNIC8QA1_17_LC_2_16_7/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      16
I__370/I                               LocalMux                       0              3735   1880  FALL       1
I__370/O                               LocalMux                     309              4044   1880  FALL       1
I__375/I                               InMux                          0              4044   1880  FALL       1
I__375/O                               InMux                        217              4261   1880  FALL       1
asd.timer_1_LC_2_15_2/in0              LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_1_LC_2_15_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_1_LC_2_15_2/lcout
Path End         : asd.timer_20_LC_2_15_3/in1
Capture Clock    : asd.timer_20_LC_2_15_3/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1340
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_1_LC_2_15_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_1_LC_2_15_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       3
I__393/I                               LocalMux                       0              2921   1880  FALL       1
I__393/O                               LocalMux                     309              3230   1880  FALL       1
I__396/I                               InMux                          0              3230   1880  FALL       1
I__396/O                               InMux                        217              3447   1880  FALL       1
asd.timer_RNIC8QA1_17_LC_2_16_7/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
asd.timer_RNIC8QA1_17_LC_2_16_7/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      16
I__370/I                               LocalMux                       0              3735   1880  FALL       1
I__370/O                               LocalMux                     309              4044   1880  FALL       1
I__376/I                               InMux                          0              4044   1880  FALL       1
I__376/O                               InMux                        217              4261   1880  FALL       1
asd.timer_20_LC_2_15_3/in1             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_20_LC_2_15_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_1_LC_2_15_2/lcout
Path End         : asd.timer_21_LC_2_15_4/in0
Capture Clock    : asd.timer_21_LC_2_15_4/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1340
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_1_LC_2_15_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_1_LC_2_15_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       3
I__393/I                               LocalMux                       0              2921   1880  FALL       1
I__393/O                               LocalMux                     309              3230   1880  FALL       1
I__396/I                               InMux                          0              3230   1880  FALL       1
I__396/O                               InMux                        217              3447   1880  FALL       1
asd.timer_RNIC8QA1_17_LC_2_16_7/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
asd.timer_RNIC8QA1_17_LC_2_16_7/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      16
I__370/I                               LocalMux                       0              3735   1880  FALL       1
I__370/O                               LocalMux                     309              4044   1880  FALL       1
I__377/I                               InMux                          0              4044   1880  FALL       1
I__377/O                               InMux                        217              4261   1880  FALL       1
asd.timer_21_LC_2_15_4/in0             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_21_LC_2_15_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_1_LC_2_15_2/lcout
Path End         : asd.timer_22_LC_2_15_5/in1
Capture Clock    : asd.timer_22_LC_2_15_5/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1340
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_1_LC_2_15_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_1_LC_2_15_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       3
I__393/I                               LocalMux                       0              2921   1880  FALL       1
I__393/O                               LocalMux                     309              3230   1880  FALL       1
I__396/I                               InMux                          0              3230   1880  FALL       1
I__396/O                               InMux                        217              3447   1880  FALL       1
asd.timer_RNIC8QA1_17_LC_2_16_7/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
asd.timer_RNIC8QA1_17_LC_2_16_7/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      16
I__370/I                               LocalMux                       0              3735   1880  FALL       1
I__370/O                               LocalMux                     309              4044   1880  FALL       1
I__378/I                               InMux                          0              4044   1880  FALL       1
I__378/O                               InMux                        217              4261   1880  FALL       1
asd.timer_22_LC_2_15_5/in1             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_22_LC_2_15_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_1_LC_2_15_2/lcout
Path End         : asd.timer_24_LC_2_15_6/in0
Capture Clock    : asd.timer_24_LC_2_15_6/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1340
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_1_LC_2_15_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_1_LC_2_15_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       3
I__393/I                               LocalMux                       0              2921   1880  FALL       1
I__393/O                               LocalMux                     309              3230   1880  FALL       1
I__396/I                               InMux                          0              3230   1880  FALL       1
I__396/O                               InMux                        217              3447   1880  FALL       1
asd.timer_RNIC8QA1_17_LC_2_16_7/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
asd.timer_RNIC8QA1_17_LC_2_16_7/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      16
I__370/I                               LocalMux                       0              3735   1880  FALL       1
I__370/O                               LocalMux                     309              4044   1880  FALL       1
I__379/I                               InMux                          0              4044   1880  FALL       1
I__379/O                               InMux                        217              4261   1880  FALL       1
asd.timer_24_LC_2_15_6/in0             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_24_LC_2_15_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_1_LC_2_15_2/lcout
Path End         : asd.timer_6_LC_2_15_7/in3
Capture Clock    : asd.timer_6_LC_2_15_7/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1340
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_1_LC_2_15_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_1_LC_2_15_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       3
I__393/I                               LocalMux                       0              2921   1880  FALL       1
I__393/O                               LocalMux                     309              3230   1880  FALL       1
I__396/I                               InMux                          0              3230   1880  FALL       1
I__396/O                               InMux                        217              3447   1880  FALL       1
asd.timer_RNIC8QA1_17_LC_2_16_7/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
asd.timer_RNIC8QA1_17_LC_2_16_7/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      16
I__370/I                               LocalMux                       0              3735   1880  FALL       1
I__370/O                               LocalMux                     309              4044   1880  FALL       1
I__380/I                               InMux                          0              4044   1880  FALL       1
I__380/O                               InMux                        217              4261   1880  FALL       1
asd.timer_6_LC_2_15_7/in3              LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_6_LC_2_15_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_1_LC_2_13_7/lcout
Path End         : asd.current_time_5_LC_2_13_5/in0
Capture Clock    : asd.current_time_5_LC_2_13_5/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1340
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_1_LC_2_13_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_1_LC_2_13_7/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__555/I                                  LocalMux                       0              2921   1880  FALL       1
I__555/O                                  LocalMux                     309              3230   1880  FALL       1
I__562/I                                  InMux                          0              3230   1880  FALL       1
I__562/O                                  InMux                        217              3447   1880  FALL       1
asd.current_time_RNO_0_5_LC_2_14_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
asd.current_time_RNO_0_5_LC_2_14_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       1
I__269/I                                  LocalMux                       0              3735   1880  FALL       1
I__269/O                                  LocalMux                     309              4044   1880  FALL       1
I__270/I                                  InMux                          0              4044   1880  FALL       1
I__270/O                                  InMux                        217              4261   1880  FALL       1
asd.current_time_5_LC_2_13_5/in0          LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_5_LC_2_13_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_3_LC_2_13_4/lcout
Path End         : asd.current_time_4_LC_2_13_2/in1
Capture Clock    : asd.current_time_4_LC_2_13_2/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1340
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_3_LC_2_13_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_3_LC_2_13_4/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__577/I                                  LocalMux                       0              2921   1880  FALL       1
I__577/O                                  LocalMux                     309              3230   1880  FALL       1
I__582/I                                  InMux                          0              3230   1880  FALL       1
I__582/O                                  InMux                        217              3447   1880  FALL       1
asd.current_time_RNO_0_4_LC_2_14_3/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
asd.current_time_RNO_0_4_LC_2_14_3/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       1
I__236/I                                  LocalMux                       0              3735   1880  FALL       1
I__236/O                                  LocalMux                     309              4044   1880  FALL       1
I__237/I                                  InMux                          0              4044   1880  FALL       1
I__237/O                                  InMux                        217              4261   1880  FALL       1
asd.current_time_4_LC_2_13_2/in1          LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_4_LC_2_13_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_14_LC_1_13_5/lcout
Path End         : asd.timer_15_LC_1_15_6/in3
Capture Clock    : asd.timer_15_LC_1_15_6/clk
Hold Constraint  : 0p
Path slack       : 1901p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1361
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4282
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_14_LC_1_13_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_14_LC_1_13_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1901  FALL       2
I__187/I                               Odrv4                          0              2921   1901  FALL       1
I__187/O                               Odrv4                        372              3293   1901  FALL       1
I__189/I                               LocalMux                       0              3293   1901  FALL       1
I__189/O                               LocalMux                     309              3602   1901  FALL       1
I__191/I                               InMux                          0              3602   1901  FALL       1
I__191/O                               InMux                        217              3819   1901  FALL       1
asd.timer_RNO_0_14_LC_1_15_5/in1       LogicCell40_SEQ_MODE_0000      0              3819   1901  FALL       1
asd.timer_RNO_0_14_LC_1_15_5/carryout  LogicCell40_SEQ_MODE_0000    245              4065   1901  FALL       2
I__175/I                               InMux                          0              4065   1901  FALL       1
I__175/O                               InMux                        217              4282   1901  FALL       1
asd.timer_15_LC_1_15_6/in3             LogicCell40_SEQ_MODE_1000      0              4282   1901  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__459/I                                            ClkMux                         0              2073  RISE       1
I__459/O                                            ClkMux                       309              2381  RISE       1
asd.timer_15_LC_1_15_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_5_LC_2_13_5/lcout
Path End         : asd.current_time_7_LC_2_13_3/in3
Capture Clock    : asd.current_time_7_LC_2_13_3/clk
Hold Constraint  : 0p
Path slack       : 1943p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1403
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4324
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_5_LC_2_13_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_5_LC_2_13_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__490/I                                     LocalMux                       0              2921   1066  FALL       1
I__490/O                                     LocalMux                     309              3230   1066  FALL       1
I__493/I                                     InMux                          0              3230   1375  FALL       1
I__493/O                                     InMux                        217              3447   1375  FALL       1
I__498/I                                     CascadeMux                     0              3447   1375  FALL       1
I__498/O                                     CascadeMux                     0              3447   1375  FALL       1
asd.current_time_RNIA9RB1_5_LC_2_13_0/in2    LogicCell40_SEQ_MODE_0000      0              3447   1375  FALL       1
asd.current_time_RNIA9RB1_5_LC_2_13_0/lcout  LogicCell40_SEQ_MODE_0000    351              3798   1943  FALL       1
I__176/I                                     LocalMux                       0              3798   1943  FALL       1
I__176/O                                     LocalMux                     309              4107   1943  FALL       1
I__177/I                                     InMux                          0              4107   1943  FALL       1
I__177/O                                     InMux                        217              4324   1943  FALL       1
asd.current_time_7_LC_2_13_3/in3             LogicCell40_SEQ_MODE_1000      0              4324   1943  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_7_LC_2_13_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_22_LC_2_15_5/lcout
Path End         : asd.timer_22_LC_2_15_5/in3
Capture Clock    : asd.timer_22_LC_2_15_5/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1431
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_22_LC_2_15_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_22_LC_2_15_5/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1529  FALL       2
I__431/I                            LocalMux                       0              2921   1529  FALL       1
I__431/O                            LocalMux                     309              3230   1529  FALL       1
I__433/I                            InMux                          0              3230   1529  FALL       1
I__433/O                            InMux                        217              3447   1529  FALL       1
asd.timer_RNO_0_22_LC_1_16_5/in1    LogicCell40_SEQ_MODE_0000      0              3447   1529  FALL       1
asd.timer_RNO_0_22_LC_1_16_5/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       1
I__344/I                            LocalMux                       0              3826   1971  FALL       1
I__344/O                            LocalMux                     309              4135   1971  FALL       1
I__345/I                            InMux                          0              4135   1971  FALL       1
I__345/O                            InMux                        217              4352   1971  FALL       1
asd.timer_22_LC_2_15_5/in3          LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_22_LC_2_15_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_6_LC_2_15_7/lcout
Path End         : asd.timer_6_LC_2_15_7/in2
Capture Clock    : asd.timer_6_LC_2_15_7/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1431
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_6_LC_2_15_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_6_LC_2_15_7/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1529  FALL       2
I__281/I                           LocalMux                       0              2921   1529  FALL       1
I__281/O                           LocalMux                     309              3230   1529  FALL       1
I__283/I                           InMux                          0              3230   1529  FALL       1
I__283/O                           InMux                        217              3447   1529  FALL       1
asd.timer_RNO_0_6_LC_1_14_5/in1    LogicCell40_SEQ_MODE_0000      0              3447   1529  FALL       1
asd.timer_RNO_0_6_LC_1_14_5/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       1
I__286/I                           LocalMux                       0              3826   1971  FALL       1
I__286/O                           LocalMux                     309              4135   1971  FALL       1
I__287/I                           InMux                          0              4135   1971  FALL       1
I__287/O                           InMux                        217              4352   1971  FALL       1
I__288/I                           CascadeMux                     0              4352   1971  FALL       1
I__288/O                           CascadeMux                     0              4352   1971  FALL       1
asd.timer_6_LC_2_15_7/in2          LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_6_LC_2_15_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_24_LC_2_15_6/lcout
Path End         : asd.timer_24_LC_2_15_6/in1
Capture Clock    : asd.timer_24_LC_2_15_6/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1431
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_24_LC_2_15_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_24_LC_2_15_6/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1971  FALL       2
I__427/I                            LocalMux                       0              2921   1971  FALL       1
I__427/O                            LocalMux                     309              3230   1971  FALL       1
I__429/I                            InMux                          0              3230   1971  FALL       1
I__429/O                            InMux                        217              3447   1971  FALL       1
asd.timer_RNO_0_24_LC_1_16_7/in1    LogicCell40_SEQ_MODE_0000      0              3447   1971  FALL       1
asd.timer_RNO_0_24_LC_1_16_7/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       1
I__342/I                            LocalMux                       0              3826   1971  FALL       1
I__342/O                            LocalMux                     309              4135   1971  FALL       1
I__343/I                            InMux                          0              4135   1971  FALL       1
I__343/O                            InMux                        217              4352   1971  FALL       1
asd.timer_24_LC_2_15_6/in1          LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_24_LC_2_15_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_21_LC_2_15_4/lcout
Path End         : asd.timer_21_LC_2_15_4/in1
Capture Clock    : asd.timer_21_LC_2_15_4/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1431
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_21_LC_2_15_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_21_LC_2_15_4/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1634  FALL       2
I__417/I                            LocalMux                       0              2921   1634  FALL       1
I__417/O                            LocalMux                     309              3230   1634  FALL       1
I__419/I                            InMux                          0              3230   1634  FALL       1
I__419/O                            InMux                        217              3447   1634  FALL       1
asd.timer_RNO_0_21_LC_1_16_4/in1    LogicCell40_SEQ_MODE_0000      0              3447   1634  FALL       1
asd.timer_RNO_0_21_LC_1_16_4/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       1
I__346/I                            LocalMux                       0              3826   1971  FALL       1
I__346/O                            LocalMux                     309              4135   1971  FALL       1
I__347/I                            InMux                          0              4135   1971  FALL       1
I__347/O                            InMux                        217              4352   1971  FALL       1
asd.timer_21_LC_2_15_4/in1          LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_21_LC_2_15_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_20_LC_2_15_3/lcout
Path End         : asd.timer_20_LC_2_15_3/in3
Capture Clock    : asd.timer_20_LC_2_15_3/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1431
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_20_LC_2_15_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_20_LC_2_15_3/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1739  FALL       2
I__421/I                            LocalMux                       0              2921   1739  FALL       1
I__421/O                            LocalMux                     309              3230   1739  FALL       1
I__423/I                            InMux                          0              3230   1739  FALL       1
I__423/O                            InMux                        217              3447   1739  FALL       1
asd.timer_RNO_0_20_LC_1_16_3/in1    LogicCell40_SEQ_MODE_0000      0              3447   1739  FALL       1
asd.timer_RNO_0_20_LC_1_16_3/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       1
I__348/I                            LocalMux                       0              3826   1971  FALL       1
I__348/O                            LocalMux                     309              4135   1971  FALL       1
I__349/I                            InMux                          0              4135   1971  FALL       1
I__349/O                            InMux                        217              4352   1971  FALL       1
asd.timer_20_LC_2_15_3/in3          LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_20_LC_2_15_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_19_LC_2_15_0/lcout
Path End         : asd.timer_19_LC_2_15_0/in1
Capture Clock    : asd.timer_19_LC_2_15_0/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1431
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_19_LC_2_15_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_19_LC_2_15_0/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1845  FALL       2
I__360/I                            LocalMux                       0              2921   1845  FALL       1
I__360/O                            LocalMux                     309              3230   1845  FALL       1
I__362/I                            InMux                          0              3230   1845  FALL       1
I__362/O                            InMux                        217              3447   1845  FALL       1
asd.timer_RNO_0_19_LC_1_16_2/in1    LogicCell40_SEQ_MODE_0000      0              3447   1845  FALL       1
asd.timer_RNO_0_19_LC_1_16_2/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       1
I__364/I                            LocalMux                       0              3826   1971  FALL       1
I__364/O                            LocalMux                     309              4135   1971  FALL       1
I__365/I                            InMux                          0              4135   1971  FALL       1
I__365/O                            InMux                        217              4352   1971  FALL       1
asd.timer_19_LC_2_15_0/in1          LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_19_LC_2_15_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_2_LC_2_14_1/lcout
Path End         : asd.current_time_3_LC_2_13_4/in1
Capture Clock    : asd.current_time_3_LC_2_13_4/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1431
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__460/I                                            ClkMux                         0              2073  RISE       1
I__460/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_2_LC_2_14_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_2_LC_2_14_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__598/I                                    LocalMux                       0              2921   1066  FALL       1
I__598/O                                    LocalMux                     309              3230   1066  FALL       1
I__601/I                                    InMux                          0              3230   1971  FALL       1
I__601/O                                    InMux                        217              3447   1971  FALL       1
asd.current_time_RNI17HH_2_LC_2_14_2/in1    LogicCell40_SEQ_MODE_0000      0              3447   1971  FALL       1
asd.current_time_RNI17HH_2_LC_2_14_2/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       2
I__238/I                                    LocalMux                       0              3826   1971  FALL       1
I__238/O                                    LocalMux                     309              4135   1971  FALL       1
I__240/I                                    InMux                          0              4135   1971  FALL       1
I__240/O                                    InMux                        217              4352   1971  FALL       1
asd.current_time_3_LC_2_13_4/in1            LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_3_LC_2_13_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_13_LC_1_13_4/lcout
Path End         : asd.timer_0_LC_1_13_1/in3
Capture Clock    : asd.timer_0_LC_1_13_1/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1670
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_13_LC_1_13_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_13_LC_1_13_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2006  FALL       2
I__220/I                               LocalMux                       0              2921   2209  FALL       1
I__220/O                               LocalMux                     309              3230   2209  FALL       1
I__222/I                               InMux                          0              3230   2209  FALL       1
I__222/O                               InMux                        217              3447   2209  FALL       1
asd.timer_RNIRAC71_11_LC_2_14_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   2209  FALL       1
asd.timer_RNIRAC71_11_LC_2_14_4/ltout  LogicCell40_SEQ_MODE_0000    267              3714   2209  RISE       1
I__219/I                               CascadeMux                     0              3714   2209  RISE       1
I__219/O                               CascadeMux                     0              3714   2209  RISE       1
asd.timer_RNI6AMT4_11_LC_2_14_5/in2    LogicCell40_SEQ_MODE_0000      0              3714   2209  RISE       1
asd.timer_RNI6AMT4_11_LC_2_14_5/lcout  LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL      16
I__322/I                               LocalMux                       0              4065   2209  FALL       1
I__322/O                               LocalMux                     309              4373   2209  FALL       1
I__326/I                               InMux                          0              4373   2209  FALL       1
I__326/O                               InMux                        217              4591   2209  FALL       1
asd.timer_0_LC_1_13_1/in3              LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_0_LC_1_13_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_13_LC_1_13_4/lcout
Path End         : asd.timer_19_LC_2_15_0/in3
Capture Clock    : asd.timer_19_LC_2_15_0/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1670
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_13_LC_1_13_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_13_LC_1_13_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2006  FALL       2
I__220/I                               LocalMux                       0              2921   2209  FALL       1
I__220/O                               LocalMux                     309              3230   2209  FALL       1
I__222/I                               InMux                          0              3230   2209  FALL       1
I__222/O                               InMux                        217              3447   2209  FALL       1
asd.timer_RNIRAC71_11_LC_2_14_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   2209  FALL       1
asd.timer_RNIRAC71_11_LC_2_14_4/ltout  LogicCell40_SEQ_MODE_0000    267              3714   2209  RISE       1
I__219/I                               CascadeMux                     0              3714   2209  RISE       1
I__219/O                               CascadeMux                     0              3714   2209  RISE       1
asd.timer_RNI6AMT4_11_LC_2_14_5/in2    LogicCell40_SEQ_MODE_0000      0              3714   2209  RISE       1
asd.timer_RNI6AMT4_11_LC_2_14_5/lcout  LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL      16
I__323/I                               LocalMux                       0              4065   2209  FALL       1
I__323/O                               LocalMux                     309              4373   2209  FALL       1
I__333/I                               InMux                          0              4373   2209  FALL       1
I__333/O                               InMux                        217              4591   2209  FALL       1
asd.timer_19_LC_2_15_0/in3             LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_19_LC_2_15_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_13_LC_1_13_4/lcout
Path End         : asd.timer_11_LC_1_13_2/in0
Capture Clock    : asd.timer_11_LC_1_13_2/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1670
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_13_LC_1_13_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_13_LC_1_13_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2006  FALL       2
I__220/I                               LocalMux                       0              2921   2209  FALL       1
I__220/O                               LocalMux                     309              3230   2209  FALL       1
I__222/I                               InMux                          0              3230   2209  FALL       1
I__222/O                               InMux                        217              3447   2209  FALL       1
asd.timer_RNIRAC71_11_LC_2_14_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   2209  FALL       1
asd.timer_RNIRAC71_11_LC_2_14_4/ltout  LogicCell40_SEQ_MODE_0000    267              3714   2209  RISE       1
I__219/I                               CascadeMux                     0              3714   2209  RISE       1
I__219/O                               CascadeMux                     0              3714   2209  RISE       1
asd.timer_RNI6AMT4_11_LC_2_14_5/in2    LogicCell40_SEQ_MODE_0000      0              3714   2209  RISE       1
asd.timer_RNI6AMT4_11_LC_2_14_5/lcout  LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL      16
I__322/I                               LocalMux                       0              4065   2209  FALL       1
I__322/O                               LocalMux                     309              4373   2209  FALL       1
I__327/I                               InMux                          0              4373   2209  FALL       1
I__327/O                               InMux                        217              4591   2209  FALL       1
asd.timer_11_LC_1_13_2/in0             LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_11_LC_1_13_2/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_13_LC_1_13_4/lcout
Path End         : asd.timer_12_LC_1_13_3/in3
Capture Clock    : asd.timer_12_LC_1_13_3/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1670
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_13_LC_1_13_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_13_LC_1_13_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2006  FALL       2
I__220/I                               LocalMux                       0              2921   2209  FALL       1
I__220/O                               LocalMux                     309              3230   2209  FALL       1
I__222/I                               InMux                          0              3230   2209  FALL       1
I__222/O                               InMux                        217              3447   2209  FALL       1
asd.timer_RNIRAC71_11_LC_2_14_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   2209  FALL       1
asd.timer_RNIRAC71_11_LC_2_14_4/ltout  LogicCell40_SEQ_MODE_0000    267              3714   2209  RISE       1
I__219/I                               CascadeMux                     0              3714   2209  RISE       1
I__219/O                               CascadeMux                     0              3714   2209  RISE       1
asd.timer_RNI6AMT4_11_LC_2_14_5/in2    LogicCell40_SEQ_MODE_0000      0              3714   2209  RISE       1
asd.timer_RNI6AMT4_11_LC_2_14_5/lcout  LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL      16
I__322/I                               LocalMux                       0              4065   2209  FALL       1
I__322/O                               LocalMux                     309              4373   2209  FALL       1
I__328/I                               InMux                          0              4373   2209  FALL       1
I__328/O                               InMux                        217              4591   2209  FALL       1
asd.timer_12_LC_1_13_3/in3             LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_12_LC_1_13_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_13_LC_1_13_4/lcout
Path End         : asd.timer_13_LC_1_13_4/in0
Capture Clock    : asd.timer_13_LC_1_13_4/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1670
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_13_LC_1_13_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_13_LC_1_13_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2006  FALL       2
I__220/I                               LocalMux                       0              2921   2209  FALL       1
I__220/O                               LocalMux                     309              3230   2209  FALL       1
I__222/I                               InMux                          0              3230   2209  FALL       1
I__222/O                               InMux                        217              3447   2209  FALL       1
asd.timer_RNIRAC71_11_LC_2_14_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   2209  FALL       1
asd.timer_RNIRAC71_11_LC_2_14_4/ltout  LogicCell40_SEQ_MODE_0000    267              3714   2209  RISE       1
I__219/I                               CascadeMux                     0              3714   2209  RISE       1
I__219/O                               CascadeMux                     0              3714   2209  RISE       1
asd.timer_RNI6AMT4_11_LC_2_14_5/in2    LogicCell40_SEQ_MODE_0000      0              3714   2209  RISE       1
asd.timer_RNI6AMT4_11_LC_2_14_5/lcout  LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL      16
I__322/I                               LocalMux                       0              4065   2209  FALL       1
I__322/O                               LocalMux                     309              4373   2209  FALL       1
I__329/I                               InMux                          0              4373   2209  FALL       1
I__329/O                               InMux                        217              4591   2209  FALL       1
asd.timer_13_LC_1_13_4/in0             LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_13_LC_1_13_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_13_LC_1_13_4/lcout
Path End         : asd.timer_14_LC_1_13_5/in3
Capture Clock    : asd.timer_14_LC_1_13_5/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1670
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_13_LC_1_13_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_13_LC_1_13_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2006  FALL       2
I__220/I                               LocalMux                       0              2921   2209  FALL       1
I__220/O                               LocalMux                     309              3230   2209  FALL       1
I__222/I                               InMux                          0              3230   2209  FALL       1
I__222/O                               InMux                        217              3447   2209  FALL       1
asd.timer_RNIRAC71_11_LC_2_14_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   2209  FALL       1
asd.timer_RNIRAC71_11_LC_2_14_4/ltout  LogicCell40_SEQ_MODE_0000    267              3714   2209  RISE       1
I__219/I                               CascadeMux                     0              3714   2209  RISE       1
I__219/O                               CascadeMux                     0              3714   2209  RISE       1
asd.timer_RNI6AMT4_11_LC_2_14_5/in2    LogicCell40_SEQ_MODE_0000      0              3714   2209  RISE       1
asd.timer_RNI6AMT4_11_LC_2_14_5/lcout  LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL      16
I__322/I                               LocalMux                       0              4065   2209  FALL       1
I__322/O                               LocalMux                     309              4373   2209  FALL       1
I__330/I                               InMux                          0              4373   2209  FALL       1
I__330/O                               InMux                        217              4591   2209  FALL       1
asd.timer_14_LC_1_13_5/in3             LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_14_LC_1_13_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_13_LC_1_13_4/lcout
Path End         : asd.timer_16_LC_1_13_6/in0
Capture Clock    : asd.timer_16_LC_1_13_6/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1670
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_13_LC_1_13_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_13_LC_1_13_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2006  FALL       2
I__220/I                               LocalMux                       0              2921   2209  FALL       1
I__220/O                               LocalMux                     309              3230   2209  FALL       1
I__222/I                               InMux                          0              3230   2209  FALL       1
I__222/O                               InMux                        217              3447   2209  FALL       1
asd.timer_RNIRAC71_11_LC_2_14_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   2209  FALL       1
asd.timer_RNIRAC71_11_LC_2_14_4/ltout  LogicCell40_SEQ_MODE_0000    267              3714   2209  RISE       1
I__219/I                               CascadeMux                     0              3714   2209  RISE       1
I__219/O                               CascadeMux                     0              3714   2209  RISE       1
asd.timer_RNI6AMT4_11_LC_2_14_5/in2    LogicCell40_SEQ_MODE_0000      0              3714   2209  RISE       1
asd.timer_RNI6AMT4_11_LC_2_14_5/lcout  LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL      16
I__322/I                               LocalMux                       0              4065   2209  FALL       1
I__322/O                               LocalMux                     309              4373   2209  FALL       1
I__331/I                               InMux                          0              4373   2209  FALL       1
I__331/O                               InMux                        217              4591   2209  FALL       1
asd.timer_16_LC_1_13_6/in0             LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_16_LC_1_13_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_13_LC_1_13_4/lcout
Path End         : asd.timer_18_LC_1_13_7/in3
Capture Clock    : asd.timer_18_LC_1_13_7/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1670
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_13_LC_1_13_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_13_LC_1_13_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2006  FALL       2
I__220/I                               LocalMux                       0              2921   2209  FALL       1
I__220/O                               LocalMux                     309              3230   2209  FALL       1
I__222/I                               InMux                          0              3230   2209  FALL       1
I__222/O                               InMux                        217              3447   2209  FALL       1
asd.timer_RNIRAC71_11_LC_2_14_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   2209  FALL       1
asd.timer_RNIRAC71_11_LC_2_14_4/ltout  LogicCell40_SEQ_MODE_0000    267              3714   2209  RISE       1
I__219/I                               CascadeMux                     0              3714   2209  RISE       1
I__219/O                               CascadeMux                     0              3714   2209  RISE       1
asd.timer_RNI6AMT4_11_LC_2_14_5/in2    LogicCell40_SEQ_MODE_0000      0              3714   2209  RISE       1
asd.timer_RNI6AMT4_11_LC_2_14_5/lcout  LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL      16
I__322/I                               LocalMux                       0              4065   2209  FALL       1
I__322/O                               LocalMux                     309              4373   2209  FALL       1
I__332/I                               InMux                          0              4373   2209  FALL       1
I__332/O                               InMux                        217              4591   2209  FALL       1
asd.timer_18_LC_1_13_7/in3             LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_18_LC_1_13_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_13_LC_1_13_4/lcout
Path End         : asd.timer_1_LC_2_15_2/in3
Capture Clock    : asd.timer_1_LC_2_15_2/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1670
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_13_LC_1_13_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_13_LC_1_13_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2006  FALL       2
I__220/I                               LocalMux                       0              2921   2209  FALL       1
I__220/O                               LocalMux                     309              3230   2209  FALL       1
I__222/I                               InMux                          0              3230   2209  FALL       1
I__222/O                               InMux                        217              3447   2209  FALL       1
asd.timer_RNIRAC71_11_LC_2_14_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   2209  FALL       1
asd.timer_RNIRAC71_11_LC_2_14_4/ltout  LogicCell40_SEQ_MODE_0000    267              3714   2209  RISE       1
I__219/I                               CascadeMux                     0              3714   2209  RISE       1
I__219/O                               CascadeMux                     0              3714   2209  RISE       1
asd.timer_RNI6AMT4_11_LC_2_14_5/in2    LogicCell40_SEQ_MODE_0000      0              3714   2209  RISE       1
asd.timer_RNI6AMT4_11_LC_2_14_5/lcout  LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL      16
I__323/I                               LocalMux                       0              4065   2209  FALL       1
I__323/O                               LocalMux                     309              4373   2209  FALL       1
I__334/I                               InMux                          0              4373   2209  FALL       1
I__334/O                               InMux                        217              4591   2209  FALL       1
asd.timer_1_LC_2_15_2/in3              LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_1_LC_2_15_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_13_LC_1_13_4/lcout
Path End         : asd.timer_20_LC_2_15_3/in0
Capture Clock    : asd.timer_20_LC_2_15_3/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1670
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_13_LC_1_13_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_13_LC_1_13_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2006  FALL       2
I__220/I                               LocalMux                       0              2921   2209  FALL       1
I__220/O                               LocalMux                     309              3230   2209  FALL       1
I__222/I                               InMux                          0              3230   2209  FALL       1
I__222/O                               InMux                        217              3447   2209  FALL       1
asd.timer_RNIRAC71_11_LC_2_14_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   2209  FALL       1
asd.timer_RNIRAC71_11_LC_2_14_4/ltout  LogicCell40_SEQ_MODE_0000    267              3714   2209  RISE       1
I__219/I                               CascadeMux                     0              3714   2209  RISE       1
I__219/O                               CascadeMux                     0              3714   2209  RISE       1
asd.timer_RNI6AMT4_11_LC_2_14_5/in2    LogicCell40_SEQ_MODE_0000      0              3714   2209  RISE       1
asd.timer_RNI6AMT4_11_LC_2_14_5/lcout  LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL      16
I__323/I                               LocalMux                       0              4065   2209  FALL       1
I__323/O                               LocalMux                     309              4373   2209  FALL       1
I__335/I                               InMux                          0              4373   2209  FALL       1
I__335/O                               InMux                        217              4591   2209  FALL       1
asd.timer_20_LC_2_15_3/in0             LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_20_LC_2_15_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_13_LC_1_13_4/lcout
Path End         : asd.timer_21_LC_2_15_4/in3
Capture Clock    : asd.timer_21_LC_2_15_4/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1670
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_13_LC_1_13_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_13_LC_1_13_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2006  FALL       2
I__220/I                               LocalMux                       0              2921   2209  FALL       1
I__220/O                               LocalMux                     309              3230   2209  FALL       1
I__222/I                               InMux                          0              3230   2209  FALL       1
I__222/O                               InMux                        217              3447   2209  FALL       1
asd.timer_RNIRAC71_11_LC_2_14_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   2209  FALL       1
asd.timer_RNIRAC71_11_LC_2_14_4/ltout  LogicCell40_SEQ_MODE_0000    267              3714   2209  RISE       1
I__219/I                               CascadeMux                     0              3714   2209  RISE       1
I__219/O                               CascadeMux                     0              3714   2209  RISE       1
asd.timer_RNI6AMT4_11_LC_2_14_5/in2    LogicCell40_SEQ_MODE_0000      0              3714   2209  RISE       1
asd.timer_RNI6AMT4_11_LC_2_14_5/lcout  LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL      16
I__323/I                               LocalMux                       0              4065   2209  FALL       1
I__323/O                               LocalMux                     309              4373   2209  FALL       1
I__336/I                               InMux                          0              4373   2209  FALL       1
I__336/O                               InMux                        217              4591   2209  FALL       1
asd.timer_21_LC_2_15_4/in3             LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_21_LC_2_15_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_13_LC_1_13_4/lcout
Path End         : asd.timer_22_LC_2_15_5/in0
Capture Clock    : asd.timer_22_LC_2_15_5/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1670
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_13_LC_1_13_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_13_LC_1_13_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2006  FALL       2
I__220/I                               LocalMux                       0              2921   2209  FALL       1
I__220/O                               LocalMux                     309              3230   2209  FALL       1
I__222/I                               InMux                          0              3230   2209  FALL       1
I__222/O                               InMux                        217              3447   2209  FALL       1
asd.timer_RNIRAC71_11_LC_2_14_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   2209  FALL       1
asd.timer_RNIRAC71_11_LC_2_14_4/ltout  LogicCell40_SEQ_MODE_0000    267              3714   2209  RISE       1
I__219/I                               CascadeMux                     0              3714   2209  RISE       1
I__219/O                               CascadeMux                     0              3714   2209  RISE       1
asd.timer_RNI6AMT4_11_LC_2_14_5/in2    LogicCell40_SEQ_MODE_0000      0              3714   2209  RISE       1
asd.timer_RNI6AMT4_11_LC_2_14_5/lcout  LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL      16
I__323/I                               LocalMux                       0              4065   2209  FALL       1
I__323/O                               LocalMux                     309              4373   2209  FALL       1
I__337/I                               InMux                          0              4373   2209  FALL       1
I__337/O                               InMux                        217              4591   2209  FALL       1
asd.timer_22_LC_2_15_5/in0             LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_22_LC_2_15_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_13_LC_1_13_4/lcout
Path End         : asd.timer_24_LC_2_15_6/in3
Capture Clock    : asd.timer_24_LC_2_15_6/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1670
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_13_LC_1_13_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_13_LC_1_13_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2006  FALL       2
I__220/I                               LocalMux                       0              2921   2209  FALL       1
I__220/O                               LocalMux                     309              3230   2209  FALL       1
I__222/I                               InMux                          0              3230   2209  FALL       1
I__222/O                               InMux                        217              3447   2209  FALL       1
asd.timer_RNIRAC71_11_LC_2_14_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   2209  FALL       1
asd.timer_RNIRAC71_11_LC_2_14_4/ltout  LogicCell40_SEQ_MODE_0000    267              3714   2209  RISE       1
I__219/I                               CascadeMux                     0              3714   2209  RISE       1
I__219/O                               CascadeMux                     0              3714   2209  RISE       1
asd.timer_RNI6AMT4_11_LC_2_14_5/in2    LogicCell40_SEQ_MODE_0000      0              3714   2209  RISE       1
asd.timer_RNI6AMT4_11_LC_2_14_5/lcout  LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL      16
I__323/I                               LocalMux                       0              4065   2209  FALL       1
I__323/O                               LocalMux                     309              4373   2209  FALL       1
I__338/I                               InMux                          0              4373   2209  FALL       1
I__338/O                               InMux                        217              4591   2209  FALL       1
asd.timer_24_LC_2_15_6/in3             LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_24_LC_2_15_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_13_LC_1_13_4/lcout
Path End         : asd.timer_6_LC_2_15_7/in0
Capture Clock    : asd.timer_6_LC_2_15_7/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1670
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_13_LC_1_13_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_13_LC_1_13_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2006  FALL       2
I__220/I                               LocalMux                       0              2921   2209  FALL       1
I__220/O                               LocalMux                     309              3230   2209  FALL       1
I__222/I                               InMux                          0              3230   2209  FALL       1
I__222/O                               InMux                        217              3447   2209  FALL       1
asd.timer_RNIRAC71_11_LC_2_14_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   2209  FALL       1
asd.timer_RNIRAC71_11_LC_2_14_4/ltout  LogicCell40_SEQ_MODE_0000    267              3714   2209  RISE       1
I__219/I                               CascadeMux                     0              3714   2209  RISE       1
I__219/O                               CascadeMux                     0              3714   2209  RISE       1
asd.timer_RNI6AMT4_11_LC_2_14_5/in2    LogicCell40_SEQ_MODE_0000      0              3714   2209  RISE       1
asd.timer_RNI6AMT4_11_LC_2_14_5/lcout  LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL      16
I__323/I                               LocalMux                       0              4065   2209  FALL       1
I__323/O                               LocalMux                     309              4373   2209  FALL       1
I__339/I                               InMux                          0              4373   2209  FALL       1
I__339/O                               InMux                        217              4591   2209  FALL       1
asd.timer_6_LC_2_15_7/in0              LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_6_LC_2_15_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_3_LC_1_14_2/lcout
Path End         : asd.timer_6_LC_2_15_7/in1
Capture Clock    : asd.timer_6_LC_2_15_7/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1712
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4633
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_3_LC_1_14_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_3_LC_1_14_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__125/I                               LocalMux                       0              2921   1333  FALL       1
I__125/O                               LocalMux                     309              3230   1333  FALL       1
I__127/I                               InMux                          0              3230   1333  FALL       1
I__127/O                               InMux                        217              3447   1333  FALL       1
asd.timer_RNIU46E1_10_LC_1_13_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
asd.timer_RNIU46E1_10_LC_1_13_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      15
I__290/I                               Odrv4                          0              3735   2251  FALL       1
I__290/O                               Odrv4                        372              4107   2251  FALL       1
I__295/I                               LocalMux                       0              4107   2251  FALL       1
I__295/O                               LocalMux                     309              4415   2251  FALL       1
I__304/I                               InMux                          0              4415   2251  FALL       1
I__304/O                               InMux                        217              4633   2251  FALL       1
asd.timer_6_LC_2_15_7/in1              LogicCell40_SEQ_MODE_1000      0              4633   2251  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_6_LC_2_15_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_3_LC_1_14_2/lcout
Path End         : asd.timer_1_LC_2_15_2/in1
Capture Clock    : asd.timer_1_LC_2_15_2/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1712
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4633
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_3_LC_1_14_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_3_LC_1_14_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__125/I                               LocalMux                       0              2921   1333  FALL       1
I__125/O                               LocalMux                     309              3230   1333  FALL       1
I__127/I                               InMux                          0              3230   1333  FALL       1
I__127/O                               InMux                        217              3447   1333  FALL       1
asd.timer_RNIU46E1_10_LC_1_13_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
asd.timer_RNIU46E1_10_LC_1_13_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      15
I__290/I                               Odrv4                          0              3735   2251  FALL       1
I__290/O                               Odrv4                        372              4107   2251  FALL       1
I__296/I                               LocalMux                       0              4107   2251  FALL       1
I__296/O                               LocalMux                     309              4415   2251  FALL       1
I__308/I                               InMux                          0              4415   2251  FALL       1
I__308/O                               InMux                        217              4633   2251  FALL       1
asd.timer_1_LC_2_15_2/in1              LogicCell40_SEQ_MODE_1000      0              4633   2251  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_1_LC_2_15_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_3_LC_1_14_2/lcout
Path End         : asd.timer_19_LC_2_15_0/in2
Capture Clock    : asd.timer_19_LC_2_15_0/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1712
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4633
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_3_LC_1_14_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_3_LC_1_14_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__125/I                               LocalMux                       0              2921   1333  FALL       1
I__125/O                               LocalMux                     309              3230   1333  FALL       1
I__127/I                               InMux                          0              3230   1333  FALL       1
I__127/O                               InMux                        217              3447   1333  FALL       1
asd.timer_RNIU46E1_10_LC_1_13_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
asd.timer_RNIU46E1_10_LC_1_13_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      15
I__290/I                               Odrv4                          0              3735   2251  FALL       1
I__290/O                               Odrv4                        372              4107   2251  FALL       1
I__295/I                               LocalMux                       0              4107   2251  FALL       1
I__295/O                               LocalMux                     309              4415   2251  FALL       1
I__305/I                               InMux                          0              4415   2251  FALL       1
I__305/O                               InMux                        217              4633   2251  FALL       1
I__316/I                               CascadeMux                     0              4633   2251  FALL       1
I__316/O                               CascadeMux                     0              4633   2251  FALL       1
asd.timer_19_LC_2_15_0/in2             LogicCell40_SEQ_MODE_1000      0              4633   2251  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_19_LC_2_15_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_3_LC_1_14_2/lcout
Path End         : asd.timer_21_LC_2_15_4/in2
Capture Clock    : asd.timer_21_LC_2_15_4/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1712
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4633
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_3_LC_1_14_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_3_LC_1_14_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__125/I                               LocalMux                       0              2921   1333  FALL       1
I__125/O                               LocalMux                     309              3230   1333  FALL       1
I__127/I                               InMux                          0              3230   1333  FALL       1
I__127/O                               InMux                        217              3447   1333  FALL       1
asd.timer_RNIU46E1_10_LC_1_13_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
asd.timer_RNIU46E1_10_LC_1_13_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      15
I__290/I                               Odrv4                          0              3735   2251  FALL       1
I__290/O                               Odrv4                        372              4107   2251  FALL       1
I__295/I                               LocalMux                       0              4107   2251  FALL       1
I__295/O                               LocalMux                     309              4415   2251  FALL       1
I__306/I                               InMux                          0              4415   2251  FALL       1
I__306/O                               InMux                        217              4633   2251  FALL       1
I__317/I                               CascadeMux                     0              4633   2251  FALL       1
I__317/O                               CascadeMux                     0              4633   2251  FALL       1
asd.timer_21_LC_2_15_4/in2             LogicCell40_SEQ_MODE_1000      0              4633   2251  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_21_LC_2_15_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_3_LC_1_14_2/lcout
Path End         : asd.timer_24_LC_2_15_6/in2
Capture Clock    : asd.timer_24_LC_2_15_6/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1712
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4633
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_3_LC_1_14_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_3_LC_1_14_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__125/I                               LocalMux                       0              2921   1333  FALL       1
I__125/O                               LocalMux                     309              3230   1333  FALL       1
I__127/I                               InMux                          0              3230   1333  FALL       1
I__127/O                               InMux                        217              3447   1333  FALL       1
asd.timer_RNIU46E1_10_LC_1_13_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
asd.timer_RNIU46E1_10_LC_1_13_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      15
I__290/I                               Odrv4                          0              3735   2251  FALL       1
I__290/O                               Odrv4                        372              4107   2251  FALL       1
I__295/I                               LocalMux                       0              4107   2251  FALL       1
I__295/O                               LocalMux                     309              4415   2251  FALL       1
I__307/I                               InMux                          0              4415   2251  FALL       1
I__307/O                               InMux                        217              4633   2251  FALL       1
I__318/I                               CascadeMux                     0              4633   2251  FALL       1
I__318/O                               CascadeMux                     0              4633   2251  FALL       1
asd.timer_24_LC_2_15_6/in2             LogicCell40_SEQ_MODE_1000      0              4633   2251  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_24_LC_2_15_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_3_LC_1_14_2/lcout
Path End         : asd.timer_20_LC_2_15_3/in2
Capture Clock    : asd.timer_20_LC_2_15_3/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1712
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4633
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_3_LC_1_14_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_3_LC_1_14_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__125/I                               LocalMux                       0              2921   1333  FALL       1
I__125/O                               LocalMux                     309              3230   1333  FALL       1
I__127/I                               InMux                          0              3230   1333  FALL       1
I__127/O                               InMux                        217              3447   1333  FALL       1
asd.timer_RNIU46E1_10_LC_1_13_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
asd.timer_RNIU46E1_10_LC_1_13_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      15
I__290/I                               Odrv4                          0              3735   2251  FALL       1
I__290/O                               Odrv4                        372              4107   2251  FALL       1
I__296/I                               LocalMux                       0              4107   2251  FALL       1
I__296/O                               LocalMux                     309              4415   2251  FALL       1
I__309/I                               InMux                          0              4415   2251  FALL       1
I__309/O                               InMux                        217              4633   2251  FALL       1
I__319/I                               CascadeMux                     0              4633   2251  FALL       1
I__319/O                               CascadeMux                     0              4633   2251  FALL       1
asd.timer_20_LC_2_15_3/in2             LogicCell40_SEQ_MODE_1000      0              4633   2251  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_20_LC_2_15_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_3_LC_1_14_2/lcout
Path End         : asd.timer_22_LC_2_15_5/in2
Capture Clock    : asd.timer_22_LC_2_15_5/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1712
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4633
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_3_LC_1_14_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_3_LC_1_14_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__125/I                               LocalMux                       0              2921   1333  FALL       1
I__125/O                               LocalMux                     309              3230   1333  FALL       1
I__127/I                               InMux                          0              3230   1333  FALL       1
I__127/O                               InMux                        217              3447   1333  FALL       1
asd.timer_RNIU46E1_10_LC_1_13_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
asd.timer_RNIU46E1_10_LC_1_13_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      15
I__290/I                               Odrv4                          0              3735   2251  FALL       1
I__290/O                               Odrv4                        372              4107   2251  FALL       1
I__296/I                               LocalMux                       0              4107   2251  FALL       1
I__296/O                               LocalMux                     309              4415   2251  FALL       1
I__310/I                               InMux                          0              4415   2251  FALL       1
I__310/O                               InMux                        217              4633   2251  FALL       1
I__320/I                               CascadeMux                     0              4633   2251  FALL       1
I__320/O                               CascadeMux                     0              4633   2251  FALL       1
asd.timer_22_LC_2_15_5/in2             LogicCell40_SEQ_MODE_1000      0              4633   2251  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_22_LC_2_15_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_0_LC_2_12_0/lcout
Path End         : asd.current_time_5_LC_2_13_5/in1
Capture Clock    : asd.current_time_5_LC_2_13_5/clk
Hold Constraint  : 0p
Path slack       : 2315p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1775
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4696
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__456/I                                            ClkMux                         0              2073  RISE       1
I__456/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_0_LC_2_12_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_0_LC_2_12_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__619/I                                     Odrv4                          0              2921   1746  FALL       1
I__619/O                                     Odrv4                        372              3293   1746  FALL       1
I__624/I                                     LocalMux                       0              3293   1746  FALL       1
I__624/O                                     LocalMux                     309              3602   1746  FALL       1
I__629/I                                     InMux                          0              3602   1746  FALL       1
I__629/O                                     InMux                        217              3819   1746  FALL       1
I__635/I                                     CascadeMux                     0              3819   1746  FALL       1
I__635/O                                     CascadeMux                     0              3819   1746  FALL       1
asd.current_time_RNIF9FV7_0_LC_2_13_6/in2    LogicCell40_SEQ_MODE_0000      0              3819   1746  FALL       1
asd.current_time_RNIF9FV7_0_LC_2_13_6/lcout  LogicCell40_SEQ_MODE_0000    351              4170   2314  FALL       6
I__259/I                                     LocalMux                       0              4170   2314  FALL       1
I__259/O                                     LocalMux                     309              4478   2314  FALL       1
I__261/I                                     InMux                          0              4478   2314  FALL       1
I__261/O                                     InMux                        217              4696   2314  FALL       1
asd.current_time_5_LC_2_13_5/in1             LogicCell40_SEQ_MODE_1000      0              4696   2314  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_5_LC_2_13_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_0_LC_2_12_0/lcout
Path End         : asd.current_time_2_LC_2_14_1/in3
Capture Clock    : asd.current_time_2_LC_2_14_1/clk
Hold Constraint  : 0p
Path slack       : 2315p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1775
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4696
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__456/I                                            ClkMux                         0              2073  RISE       1
I__456/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_0_LC_2_12_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_0_LC_2_12_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__619/I                                     Odrv4                          0              2921   1746  FALL       1
I__619/O                                     Odrv4                        372              3293   1746  FALL       1
I__624/I                                     LocalMux                       0              3293   1746  FALL       1
I__624/O                                     LocalMux                     309              3602   1746  FALL       1
I__629/I                                     InMux                          0              3602   1746  FALL       1
I__629/O                                     InMux                        217              3819   1746  FALL       1
I__635/I                                     CascadeMux                     0              3819   1746  FALL       1
I__635/O                                     CascadeMux                     0              3819   1746  FALL       1
asd.current_time_RNIF9FV7_0_LC_2_13_6/in2    LogicCell40_SEQ_MODE_0000      0              3819   1746  FALL       1
asd.current_time_RNIF9FV7_0_LC_2_13_6/lcout  LogicCell40_SEQ_MODE_0000    351              4170   2314  FALL       6
I__260/I                                     LocalMux                       0              4170   2314  FALL       1
I__260/O                                     LocalMux                     309              4478   2314  FALL       1
I__266/I                                     InMux                          0              4478   2314  FALL       1
I__266/O                                     InMux                        217              4696   2314  FALL       1
asd.current_time_2_LC_2_14_1/in3             LogicCell40_SEQ_MODE_1000      0              4696   2314  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__460/I                                            ClkMux                         0              2073  RISE       1
I__460/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_2_LC_2_14_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_0_LC_2_12_0/lcout
Path End         : asd.current_time_6_LC_2_13_1/in1
Capture Clock    : asd.current_time_6_LC_2_13_1/clk
Hold Constraint  : 0p
Path slack       : 2315p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1775
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4696
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__456/I                                            ClkMux                         0              2073  RISE       1
I__456/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_0_LC_2_12_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_0_LC_2_12_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__619/I                                     Odrv4                          0              2921   1746  FALL       1
I__619/O                                     Odrv4                        372              3293   1746  FALL       1
I__624/I                                     LocalMux                       0              3293   1746  FALL       1
I__624/O                                     LocalMux                     309              3602   1746  FALL       1
I__629/I                                     InMux                          0              3602   1746  FALL       1
I__629/O                                     InMux                        217              3819   1746  FALL       1
I__635/I                                     CascadeMux                     0              3819   1746  FALL       1
I__635/O                                     CascadeMux                     0              3819   1746  FALL       1
asd.current_time_RNIF9FV7_0_LC_2_13_6/in2    LogicCell40_SEQ_MODE_0000      0              3819   1746  FALL       1
asd.current_time_RNIF9FV7_0_LC_2_13_6/lcout  LogicCell40_SEQ_MODE_0000    351              4170   2314  FALL       6
I__259/I                                     LocalMux                       0              4170   2314  FALL       1
I__259/O                                     LocalMux                     309              4478   2314  FALL       1
I__262/I                                     InMux                          0              4478   2314  FALL       1
I__262/O                                     InMux                        217              4696   2314  FALL       1
asd.current_time_6_LC_2_13_1/in1             LogicCell40_SEQ_MODE_1000      0              4696   2314  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_6_LC_2_13_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_0_LC_2_12_0/lcout
Path End         : asd.current_time_7_LC_2_13_3/in1
Capture Clock    : asd.current_time_7_LC_2_13_3/clk
Hold Constraint  : 0p
Path slack       : 2315p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1775
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4696
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__456/I                                            ClkMux                         0              2073  RISE       1
I__456/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_0_LC_2_12_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_0_LC_2_12_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__619/I                                     Odrv4                          0              2921   1746  FALL       1
I__619/O                                     Odrv4                        372              3293   1746  FALL       1
I__624/I                                     LocalMux                       0              3293   1746  FALL       1
I__624/O                                     LocalMux                     309              3602   1746  FALL       1
I__629/I                                     InMux                          0              3602   1746  FALL       1
I__629/O                                     InMux                        217              3819   1746  FALL       1
I__635/I                                     CascadeMux                     0              3819   1746  FALL       1
I__635/O                                     CascadeMux                     0              3819   1746  FALL       1
asd.current_time_RNIF9FV7_0_LC_2_13_6/in2    LogicCell40_SEQ_MODE_0000      0              3819   1746  FALL       1
asd.current_time_RNIF9FV7_0_LC_2_13_6/lcout  LogicCell40_SEQ_MODE_0000    351              4170   2314  FALL       6
I__259/I                                     LocalMux                       0              4170   2314  FALL       1
I__259/O                                     LocalMux                     309              4478   2314  FALL       1
I__263/I                                     InMux                          0              4478   2314  FALL       1
I__263/O                                     InMux                        217              4696   2314  FALL       1
asd.current_time_7_LC_2_13_3/in1             LogicCell40_SEQ_MODE_1000      0              4696   2314  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_7_LC_2_13_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_0_LC_2_12_0/lcout
Path End         : asd.current_time_3_LC_2_13_4/in2
Capture Clock    : asd.current_time_3_LC_2_13_4/clk
Hold Constraint  : 0p
Path slack       : 2315p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1775
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4696
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__456/I                                            ClkMux                         0              2073  RISE       1
I__456/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_0_LC_2_12_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_0_LC_2_12_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__619/I                                     Odrv4                          0              2921   1746  FALL       1
I__619/O                                     Odrv4                        372              3293   1746  FALL       1
I__624/I                                     LocalMux                       0              3293   1746  FALL       1
I__624/O                                     LocalMux                     309              3602   1746  FALL       1
I__629/I                                     InMux                          0              3602   1746  FALL       1
I__629/O                                     InMux                        217              3819   1746  FALL       1
I__635/I                                     CascadeMux                     0              3819   1746  FALL       1
I__635/O                                     CascadeMux                     0              3819   1746  FALL       1
asd.current_time_RNIF9FV7_0_LC_2_13_6/in2    LogicCell40_SEQ_MODE_0000      0              3819   1746  FALL       1
asd.current_time_RNIF9FV7_0_LC_2_13_6/lcout  LogicCell40_SEQ_MODE_0000    351              4170   2314  FALL       6
I__259/I                                     LocalMux                       0              4170   2314  FALL       1
I__259/O                                     LocalMux                     309              4478   2314  FALL       1
I__264/I                                     InMux                          0              4478   2314  FALL       1
I__264/O                                     InMux                        217              4696   2314  FALL       1
I__267/I                                     CascadeMux                     0              4696   2314  FALL       1
I__267/O                                     CascadeMux                     0              4696   2314  FALL       1
asd.current_time_3_LC_2_13_4/in2             LogicCell40_SEQ_MODE_1000      0              4696   2314  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_3_LC_2_13_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.current_time_0_LC_2_12_0/lcout
Path End         : asd.current_time_4_LC_2_13_2/in2
Capture Clock    : asd.current_time_4_LC_2_13_2/clk
Hold Constraint  : 0p
Path slack       : 2315p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1775
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4696
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__456/I                                            ClkMux                         0              2073  RISE       1
I__456/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_0_LC_2_12_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.current_time_0_LC_2_12_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__619/I                                     Odrv4                          0              2921   1746  FALL       1
I__619/O                                     Odrv4                        372              3293   1746  FALL       1
I__624/I                                     LocalMux                       0              3293   1746  FALL       1
I__624/O                                     LocalMux                     309              3602   1746  FALL       1
I__629/I                                     InMux                          0              3602   1746  FALL       1
I__629/O                                     InMux                        217              3819   1746  FALL       1
I__635/I                                     CascadeMux                     0              3819   1746  FALL       1
I__635/O                                     CascadeMux                     0              3819   1746  FALL       1
asd.current_time_RNIF9FV7_0_LC_2_13_6/in2    LogicCell40_SEQ_MODE_0000      0              3819   1746  FALL       1
asd.current_time_RNIF9FV7_0_LC_2_13_6/lcout  LogicCell40_SEQ_MODE_0000    351              4170   2314  FALL       6
I__259/I                                     LocalMux                       0              4170   2314  FALL       1
I__259/O                                     LocalMux                     309              4478   2314  FALL       1
I__265/I                                     InMux                          0              4478   2314  FALL       1
I__265/O                                     InMux                        217              4696   2314  FALL       1
I__268/I                                     CascadeMux                     0              4696   2314  FALL       1
I__268/O                                     CascadeMux                     0              4696   2314  FALL       1
asd.current_time_4_LC_2_13_2/in2             LogicCell40_SEQ_MODE_1000      0              4696   2314  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_4_LC_2_13_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_1_LC_2_15_2/lcout
Path End         : asd.current_time_0_LC_2_12_0/in1
Capture Clock    : asd.current_time_0_LC_2_12_0/clk
Hold Constraint  : 0p
Path slack       : 2420p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1880
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4801
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_1_LC_2_15_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_1_LC_2_15_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       3
I__393/I                               LocalMux                       0              2921   1880  FALL       1
I__393/O                               LocalMux                     309              3230   1880  FALL       1
I__396/I                               InMux                          0              3230   1880  FALL       1
I__396/O                               InMux                        217              3447   1880  FALL       1
asd.timer_RNIC8QA1_17_LC_2_16_7/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
asd.timer_RNIC8QA1_17_LC_2_16_7/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      16
I__369/I                               Odrv12                         0              3735   2420  FALL       1
I__369/O                               Odrv12                       540              4275   2420  FALL       1
I__373/I                               LocalMux                       0              4275   2420  FALL       1
I__373/O                               LocalMux                     309              4584   2420  FALL       1
I__383/I                               InMux                          0              4584   2420  FALL       1
I__383/O                               InMux                        217              4801   2420  FALL       1
asd.current_time_0_LC_2_12_0/in1       LogicCell40_SEQ_MODE_1000      0              4801   2420  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__456/I                                            ClkMux                         0              2073  RISE       1
I__456/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_0_LC_2_12_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_13_LC_1_13_4/lcout
Path End         : asd.current_time_0_LC_2_12_0/in3
Capture Clock    : asd.current_time_0_LC_2_12_0/clk
Hold Constraint  : 0p
Path slack       : 2581p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   2041
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4962
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_13_LC_1_13_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_13_LC_1_13_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2006  FALL       2
I__220/I                               LocalMux                       0              2921   2209  FALL       1
I__220/O                               LocalMux                     309              3230   2209  FALL       1
I__222/I                               InMux                          0              3230   2209  FALL       1
I__222/O                               InMux                        217              3447   2209  FALL       1
asd.timer_RNIRAC71_11_LC_2_14_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   2209  FALL       1
asd.timer_RNIRAC71_11_LC_2_14_4/ltout  LogicCell40_SEQ_MODE_0000    267              3714   2209  RISE       1
I__219/I                               CascadeMux                     0              3714   2209  RISE       1
I__219/O                               CascadeMux                     0              3714   2209  RISE       1
asd.timer_RNI6AMT4_11_LC_2_14_5/in2    LogicCell40_SEQ_MODE_0000      0              3714   2209  RISE       1
asd.timer_RNI6AMT4_11_LC_2_14_5/lcout  LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL      16
I__324/I                               Odrv4                          0              4065   2581  FALL       1
I__324/O                               Odrv4                        372              4436   2581  FALL       1
I__340/I                               LocalMux                       0              4436   2581  FALL       1
I__340/O                               LocalMux                     309              4745   2581  FALL       1
I__341/I                               InMux                          0              4745   2581  FALL       1
I__341/O                               InMux                        217              4962   2581  FALL       1
asd.current_time_0_LC_2_12_0/in3       LogicCell40_SEQ_MODE_1000      0              4962   2581  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__456/I                                            ClkMux                         0              2073  RISE       1
I__456/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_0_LC_2_12_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_15_LC_1_15_6/lcout
Path End         : asd.timer_16_LC_1_13_6/in3
Capture Clock    : asd.timer_16_LC_1_13_6/clk
Hold Constraint  : 0p
Path slack       : 2715p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   2175
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5096
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__459/I                                            ClkMux                         0              2073  RISE       1
I__459/O                                            ClkMux                       309              2381  RISE       1
asd.timer_15_LC_1_15_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_15_LC_1_15_6/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__201/I                            LocalMux                       0              2921   1066  FALL       1
I__201/O                            LocalMux                     309              3230   1066  FALL       1
I__203/I                            InMux                          0              3230   1066  FALL       1
I__203/O                            InMux                        217              3447   1066  FALL       1
asd.timer_15_LC_1_15_6/in1          LogicCell40_SEQ_MODE_1000      0              3447   1809  FALL       1
asd.timer_15_LC_1_15_6/carryout     LogicCell40_SEQ_MODE_1000    245              3693   1809  FALL       2
I__171/I                            InMux                          0              3693   2714  FALL       1
I__171/O                            InMux                        217              3910   2714  FALL       1
asd.timer_RNO_0_16_LC_1_15_7/in3    LogicCell40_SEQ_MODE_0000      0              3910   2714  FALL       1
asd.timer_RNO_0_16_LC_1_15_7/lcout  LogicCell40_SEQ_MODE_0000    288              4198   2714  FALL       1
I__172/I                            Odrv4                          0              4198   2714  FALL       1
I__172/O                            Odrv4                        372              4570   2714  FALL       1
I__173/I                            LocalMux                       0              4570   2714  FALL       1
I__173/O                            LocalMux                     309              4878   2714  FALL       1
I__174/I                            InMux                          0              4878   2714  FALL       1
I__174/O                            InMux                        217              5096   2714  FALL       1
asd.timer_16_LC_1_13_6/in3          LogicCell40_SEQ_MODE_1000      0              5096   2714  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_16_LC_1_13_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_17_LC_1_16_0/lcout
Path End         : asd.timer_18_LC_1_13_7/in1
Capture Clock    : asd.timer_18_LC_1_13_7/clk
Hold Constraint  : 0p
Path slack       : 2715p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   2175
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5096
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__461/I                                            ClkMux                         0              2073  RISE       1
I__461/O                                            ClkMux                       309              2381  RISE       1
asd.timer_17_LC_1_16_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_17_LC_1_16_0/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__409/I                            LocalMux                       0              2921   1066  FALL       1
I__409/O                            LocalMux                     309              3230   1066  FALL       1
I__411/I                            InMux                          0              3230   1066  FALL       1
I__411/O                            InMux                        217              3447   1066  FALL       1
asd.timer_17_LC_1_16_0/in1          LogicCell40_SEQ_MODE_1000      0              3447   2055  FALL       1
asd.timer_17_LC_1_16_0/carryout     LogicCell40_SEQ_MODE_1000    245              3693   2055  FALL       2
I__166/I                            InMux                          0              3693   2714  FALL       1
I__166/O                            InMux                        217              3910   2714  FALL       1
asd.timer_RNO_0_18_LC_1_16_1/in3    LogicCell40_SEQ_MODE_0000      0              3910   2714  FALL       1
asd.timer_RNO_0_18_LC_1_16_1/lcout  LogicCell40_SEQ_MODE_0000    288              4198   2714  FALL       1
I__167/I                            Odrv4                          0              4198   2714  FALL       1
I__167/O                            Odrv4                        372              4570   2714  FALL       1
I__168/I                            LocalMux                       0              4570   2714  FALL       1
I__168/O                            LocalMux                     309              4878   2714  FALL       1
I__169/I                            InMux                          0              4878   2714  FALL       1
I__169/O                            InMux                        217              5096   2714  FALL       1
asd.timer_18_LC_1_13_7/in1          LogicCell40_SEQ_MODE_1000      0              5096   2714  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_18_LC_1_13_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_10_LC_1_15_1/lcout
Path End         : asd.timer_11_LC_1_13_2/in3
Capture Clock    : asd.timer_11_LC_1_13_2/clk
Hold Constraint  : 0p
Path slack       : 2715p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   2175
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5096
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__459/I                                            ClkMux                         0              2073  RISE       1
I__459/O                                            ClkMux                       309              2381  RISE       1
asd.timer_10_LC_1_15_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_10_LC_1_15_1/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__146/I                            LocalMux                       0              2921   1066  FALL       1
I__146/O                            LocalMux                     309              3230   1066  FALL       1
I__148/I                            InMux                          0              3230   1066  FALL       1
I__148/O                            InMux                        217              3447   1066  FALL       1
asd.timer_10_LC_1_15_1/in1          LogicCell40_SEQ_MODE_1000      0              3447   1950  FALL       1
asd.timer_10_LC_1_15_1/carryout     LogicCell40_SEQ_MODE_1000    245              3693   1950  FALL       2
I__141/I                            InMux                          0              3693   2714  FALL       1
I__141/O                            InMux                        217              3910   2714  FALL       1
asd.timer_RNO_0_11_LC_1_15_2/in3    LogicCell40_SEQ_MODE_0000      0              3910   2714  FALL       1
asd.timer_RNO_0_11_LC_1_15_2/lcout  LogicCell40_SEQ_MODE_0000    288              4198   2714  FALL       1
I__142/I                            Odrv4                          0              4198   2714  FALL       1
I__142/O                            Odrv4                        372              4570   2714  FALL       1
I__143/I                            LocalMux                       0              4570   2714  FALL       1
I__143/O                            LocalMux                     309              4878   2714  FALL       1
I__144/I                            InMux                          0              4878   2714  FALL       1
I__144/O                            InMux                        217              5096   2714  FALL       1
asd.timer_11_LC_1_13_2/in3          LogicCell40_SEQ_MODE_1000      0              5096   2714  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_11_LC_1_13_2/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_14_LC_1_13_5/lcout
Path End         : asd.timer_14_LC_1_13_5/in0
Capture Clock    : asd.timer_14_LC_1_13_5/clk
Hold Constraint  : 0p
Path slack       : 2715p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   2175
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5096
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_14_LC_1_13_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_14_LC_1_13_5/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1901  FALL       2
I__187/I                            Odrv4                          0              2921   1901  FALL       1
I__187/O                            Odrv4                        372              3293   1901  FALL       1
I__189/I                            LocalMux                       0              3293   1901  FALL       1
I__189/O                            LocalMux                     309              3602   1901  FALL       1
I__191/I                            InMux                          0              3602   1901  FALL       1
I__191/O                            InMux                        217              3819   1901  FALL       1
asd.timer_RNO_0_14_LC_1_15_5/in1    LogicCell40_SEQ_MODE_0000      0              3819   1901  FALL       1
asd.timer_RNO_0_14_LC_1_15_5/lcout  LogicCell40_SEQ_MODE_0000    379              4198   2714  FALL       1
I__130/I                            Odrv4                          0              4198   2714  FALL       1
I__130/O                            Odrv4                        372              4570   2714  FALL       1
I__131/I                            LocalMux                       0              4570   2714  FALL       1
I__131/O                            LocalMux                     309              4878   2714  FALL       1
I__132/I                            InMux                          0              4878   2714  FALL       1
I__132/O                            InMux                        217              5096   2714  FALL       1
asd.timer_14_LC_1_13_5/in0          LogicCell40_SEQ_MODE_1000      0              5096   2714  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_14_LC_1_13_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_12_LC_1_13_3/lcout
Path End         : asd.timer_12_LC_1_13_3/in1
Capture Clock    : asd.timer_12_LC_1_13_3/clk
Hold Constraint  : 0p
Path slack       : 2715p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   2175
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5096
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_12_LC_1_13_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_12_LC_1_13_3/lcout        LogicCell40_SEQ_MODE_1000    540              2921   2111  FALL       2
I__231/I                            Odrv4                          0              2921   2111  FALL       1
I__231/O                            Odrv4                        372              3293   2111  FALL       1
I__233/I                            LocalMux                       0              3293   2111  FALL       1
I__233/O                            LocalMux                     309              3602   2111  FALL       1
I__235/I                            InMux                          0              3602   2111  FALL       1
I__235/O                            InMux                        217              3819   2111  FALL       1
asd.timer_RNO_0_12_LC_1_15_3/in1    LogicCell40_SEQ_MODE_0000      0              3819   2111  FALL       1
asd.timer_RNO_0_12_LC_1_15_3/lcout  LogicCell40_SEQ_MODE_0000    379              4198   2714  FALL       1
I__138/I                            Odrv4                          0              4198   2714  FALL       1
I__138/O                            Odrv4                        372              4570   2714  FALL       1
I__139/I                            LocalMux                       0              4570   2714  FALL       1
I__139/O                            LocalMux                     309              4878   2714  FALL       1
I__140/I                            InMux                          0              4878   2714  FALL       1
I__140/O                            InMux                        217              5096   2714  FALL       1
asd.timer_12_LC_1_13_3/in1          LogicCell40_SEQ_MODE_1000      0              5096   2714  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_12_LC_1_13_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_13_LC_1_13_4/lcout
Path End         : asd.timer_13_LC_1_13_4/in3
Capture Clock    : asd.timer_13_LC_1_13_4/clk
Hold Constraint  : 0p
Path slack       : 2715p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   2175
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5096
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_13_LC_1_13_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_13_LC_1_13_4/lcout        LogicCell40_SEQ_MODE_1000    540              2921   2006  FALL       2
I__221/I                            Odrv4                          0              2921   2006  FALL       1
I__221/O                            Odrv4                        372              3293   2006  FALL       1
I__223/I                            LocalMux                       0              3293   2006  FALL       1
I__223/O                            LocalMux                     309              3602   2006  FALL       1
I__224/I                            InMux                          0              3602   2006  FALL       1
I__224/O                            InMux                        217              3819   2006  FALL       1
asd.timer_RNO_0_13_LC_1_15_4/in1    LogicCell40_SEQ_MODE_0000      0              3819   2006  FALL       1
asd.timer_RNO_0_13_LC_1_15_4/lcout  LogicCell40_SEQ_MODE_0000    379              4198   2714  FALL       1
I__134/I                            Odrv4                          0              4198   2714  FALL       1
I__134/O                            Odrv4                        372              4570   2714  FALL       1
I__135/I                            LocalMux                       0              4570   2714  FALL       1
I__135/O                            LocalMux                     309              4878   2714  FALL       1
I__136/I                            InMux                          0              4878   2714  FALL       1
I__136/O                            InMux                        217              5096   2714  FALL       1
asd.timer_13_LC_1_13_4/in3          LogicCell40_SEQ_MODE_1000      0              5096   2714  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_13_LC_1_13_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_1_LC_2_15_2/lcout
Path End         : asd.timer_0_LC_1_13_1/in0
Capture Clock    : asd.timer_0_LC_1_13_1/clk
Hold Constraint  : 0p
Path slack       : 2869p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   2329
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5250
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_1_LC_2_15_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_1_LC_2_15_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       3
I__393/I                               LocalMux                       0              2921   1880  FALL       1
I__393/O                               LocalMux                     309              3230   1880  FALL       1
I__396/I                               InMux                          0              3230   1880  FALL       1
I__396/O                               InMux                        217              3447   1880  FALL       1
asd.timer_RNIC8QA1_17_LC_2_16_7/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
asd.timer_RNIC8QA1_17_LC_2_16_7/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      16
I__369/I                               Odrv12                         0              3735   2420  FALL       1
I__369/O                               Odrv12                       540              4275   2420  FALL       1
I__372/I                               Sp12to4                        0              4275   2869  FALL       1
I__372/O                               Sp12to4                      449              4724   2869  FALL       1
I__382/I                               LocalMux                       0              4724   2869  FALL       1
I__382/O                               LocalMux                     309              5032   2869  FALL       1
I__384/I                               InMux                          0              5032   2869  FALL       1
I__384/O                               InMux                        217              5250   2869  FALL       1
asd.timer_0_LC_1_13_1/in0              LogicCell40_SEQ_MODE_1000      0              5250   2869  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_0_LC_1_13_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_1_LC_2_15_2/lcout
Path End         : asd.timer_11_LC_1_13_2/in1
Capture Clock    : asd.timer_11_LC_1_13_2/clk
Hold Constraint  : 0p
Path slack       : 2869p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   2329
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5250
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_1_LC_2_15_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_1_LC_2_15_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       3
I__393/I                               LocalMux                       0              2921   1880  FALL       1
I__393/O                               LocalMux                     309              3230   1880  FALL       1
I__396/I                               InMux                          0              3230   1880  FALL       1
I__396/O                               InMux                        217              3447   1880  FALL       1
asd.timer_RNIC8QA1_17_LC_2_16_7/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
asd.timer_RNIC8QA1_17_LC_2_16_7/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      16
I__369/I                               Odrv12                         0              3735   2420  FALL       1
I__369/O                               Odrv12                       540              4275   2420  FALL       1
I__372/I                               Sp12to4                        0              4275   2869  FALL       1
I__372/O                               Sp12to4                      449              4724   2869  FALL       1
I__382/I                               LocalMux                       0              4724   2869  FALL       1
I__382/O                               LocalMux                     309              5032   2869  FALL       1
I__385/I                               InMux                          0              5032   2869  FALL       1
I__385/O                               InMux                        217              5250   2869  FALL       1
asd.timer_11_LC_1_13_2/in1             LogicCell40_SEQ_MODE_1000      0              5250   2869  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_11_LC_1_13_2/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_1_LC_2_15_2/lcout
Path End         : asd.timer_12_LC_1_13_3/in0
Capture Clock    : asd.timer_12_LC_1_13_3/clk
Hold Constraint  : 0p
Path slack       : 2869p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   2329
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5250
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_1_LC_2_15_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_1_LC_2_15_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       3
I__393/I                               LocalMux                       0              2921   1880  FALL       1
I__393/O                               LocalMux                     309              3230   1880  FALL       1
I__396/I                               InMux                          0              3230   1880  FALL       1
I__396/O                               InMux                        217              3447   1880  FALL       1
asd.timer_RNIC8QA1_17_LC_2_16_7/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
asd.timer_RNIC8QA1_17_LC_2_16_7/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      16
I__369/I                               Odrv12                         0              3735   2420  FALL       1
I__369/O                               Odrv12                       540              4275   2420  FALL       1
I__372/I                               Sp12to4                        0              4275   2869  FALL       1
I__372/O                               Sp12to4                      449              4724   2869  FALL       1
I__382/I                               LocalMux                       0              4724   2869  FALL       1
I__382/O                               LocalMux                     309              5032   2869  FALL       1
I__386/I                               InMux                          0              5032   2869  FALL       1
I__386/O                               InMux                        217              5250   2869  FALL       1
asd.timer_12_LC_1_13_3/in0             LogicCell40_SEQ_MODE_1000      0              5250   2869  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_12_LC_1_13_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_1_LC_2_15_2/lcout
Path End         : asd.timer_13_LC_1_13_4/in1
Capture Clock    : asd.timer_13_LC_1_13_4/clk
Hold Constraint  : 0p
Path slack       : 2869p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   2329
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5250
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_1_LC_2_15_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_1_LC_2_15_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       3
I__393/I                               LocalMux                       0              2921   1880  FALL       1
I__393/O                               LocalMux                     309              3230   1880  FALL       1
I__396/I                               InMux                          0              3230   1880  FALL       1
I__396/O                               InMux                        217              3447   1880  FALL       1
asd.timer_RNIC8QA1_17_LC_2_16_7/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
asd.timer_RNIC8QA1_17_LC_2_16_7/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      16
I__369/I                               Odrv12                         0              3735   2420  FALL       1
I__369/O                               Odrv12                       540              4275   2420  FALL       1
I__372/I                               Sp12to4                        0              4275   2869  FALL       1
I__372/O                               Sp12to4                      449              4724   2869  FALL       1
I__382/I                               LocalMux                       0              4724   2869  FALL       1
I__382/O                               LocalMux                     309              5032   2869  FALL       1
I__387/I                               InMux                          0              5032   2869  FALL       1
I__387/O                               InMux                        217              5250   2869  FALL       1
asd.timer_13_LC_1_13_4/in1             LogicCell40_SEQ_MODE_1000      0              5250   2869  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_13_LC_1_13_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_1_LC_2_15_2/lcout
Path End         : asd.timer_14_LC_1_13_5/in2
Capture Clock    : asd.timer_14_LC_1_13_5/clk
Hold Constraint  : 0p
Path slack       : 2869p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   2329
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5250
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_1_LC_2_15_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_1_LC_2_15_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       3
I__393/I                               LocalMux                       0              2921   1880  FALL       1
I__393/O                               LocalMux                     309              3230   1880  FALL       1
I__396/I                               InMux                          0              3230   1880  FALL       1
I__396/O                               InMux                        217              3447   1880  FALL       1
asd.timer_RNIC8QA1_17_LC_2_16_7/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
asd.timer_RNIC8QA1_17_LC_2_16_7/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      16
I__369/I                               Odrv12                         0              3735   2420  FALL       1
I__369/O                               Odrv12                       540              4275   2420  FALL       1
I__372/I                               Sp12to4                        0              4275   2869  FALL       1
I__372/O                               Sp12to4                      449              4724   2869  FALL       1
I__382/I                               LocalMux                       0              4724   2869  FALL       1
I__382/O                               LocalMux                     309              5032   2869  FALL       1
I__388/I                               InMux                          0              5032   2869  FALL       1
I__388/O                               InMux                        217              5250   2869  FALL       1
I__391/I                               CascadeMux                     0              5250   2869  FALL       1
I__391/O                               CascadeMux                     0              5250   2869  FALL       1
asd.timer_14_LC_1_13_5/in2             LogicCell40_SEQ_MODE_1000      0              5250   2869  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_14_LC_1_13_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_1_LC_2_15_2/lcout
Path End         : asd.timer_16_LC_1_13_6/in1
Capture Clock    : asd.timer_16_LC_1_13_6/clk
Hold Constraint  : 0p
Path slack       : 2869p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   2329
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5250
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_1_LC_2_15_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_1_LC_2_15_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       3
I__393/I                               LocalMux                       0              2921   1880  FALL       1
I__393/O                               LocalMux                     309              3230   1880  FALL       1
I__396/I                               InMux                          0              3230   1880  FALL       1
I__396/O                               InMux                        217              3447   1880  FALL       1
asd.timer_RNIC8QA1_17_LC_2_16_7/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
asd.timer_RNIC8QA1_17_LC_2_16_7/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      16
I__369/I                               Odrv12                         0              3735   2420  FALL       1
I__369/O                               Odrv12                       540              4275   2420  FALL       1
I__372/I                               Sp12to4                        0              4275   2869  FALL       1
I__372/O                               Sp12to4                      449              4724   2869  FALL       1
I__382/I                               LocalMux                       0              4724   2869  FALL       1
I__382/O                               LocalMux                     309              5032   2869  FALL       1
I__389/I                               InMux                          0              5032   2869  FALL       1
I__389/O                               InMux                        217              5250   2869  FALL       1
asd.timer_16_LC_1_13_6/in1             LogicCell40_SEQ_MODE_1000      0              5250   2869  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_16_LC_1_13_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.timer_1_LC_2_15_2/lcout
Path End         : asd.timer_18_LC_1_13_7/in0
Capture Clock    : asd.timer_18_LC_1_13_7/clk
Hold Constraint  : 0p
Path slack       : 2869p

Capture Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   2329
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5250
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_1_LC_2_15_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.timer_1_LC_2_15_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       3
I__393/I                               LocalMux                       0              2921   1880  FALL       1
I__393/O                               LocalMux                     309              3230   1880  FALL       1
I__396/I                               InMux                          0              3230   1880  FALL       1
I__396/O                               InMux                        217              3447   1880  FALL       1
asd.timer_RNIC8QA1_17_LC_2_16_7/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
asd.timer_RNIC8QA1_17_LC_2_16_7/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      16
I__369/I                               Odrv12                         0              3735   2420  FALL       1
I__369/O                               Odrv12                       540              4275   2420  FALL       1
I__372/I                               Sp12to4                        0              4275   2869  FALL       1
I__372/O                               Sp12to4                      449              4724   2869  FALL       1
I__382/I                               LocalMux                       0              4724   2869  FALL       1
I__382/O                               LocalMux                     309              5032   2869  FALL       1
I__390/I                               InMux                          0              5032   2869  FALL       1
I__390/O                               InMux                        217              5250   2869  FALL       1
asd.timer_18_LC_1_13_7/in0             LogicCell40_SEQ_MODE_1000      0              5250   2869  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_18_LC_1_13_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_3
Path End         : o_LED_3
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6196
---------------------------------------   ---- 
End-of-path arrival time (ps)             6196
 
Data path
pin name                             model name              delay  cumulative delay  slack  edge  Fanout
-----------------------------------  ----------------------  -----  ----------------  -----  ----  ------
i_Switch_3                           hello_world                 0                 0   +INF  RISE       1
i_Switch_3_ibuf_iopad/PACKAGEPIN:in  IO_PAD                      0                 0   +INF  RISE       1
i_Switch_3_ibuf_iopad/DOUT           IO_PAD                    510               510   +INF  RISE       1
i_Switch_3_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001      0               510   +INF  RISE       1
i_Switch_3_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001    463               973   +INF  FALL       1
I__103/I                             Odrv4                       0               973   +INF  FALL       1
I__103/O                             Odrv4                     372              1345   +INF  FALL       1
I__104/I                             LocalMux                    0              1345   +INF  FALL       1
I__104/O                             LocalMux                  309              1653   +INF  FALL       1
I__105/I                             IoInMux                     0              1653   +INF  FALL       1
I__105/O                             IoInMux                   217              1871   +INF  FALL       1
o_LED_3_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001      0              1871   +INF  FALL       1
o_LED_3_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001   2237              4108   +INF  FALL       1
o_LED_3_obuf_iopad/DIN               IO_PAD                      0              4108   +INF  FALL       1
o_LED_3_obuf_iopad/PACKAGEPIN:out    IO_PAD                   2088              6196   +INF  FALL       1
o_LED_3                              hello_world                 0              6196   +INF  FALL       1


++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_2
Path End         : o_LED_2
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6519
---------------------------------------   ---- 
End-of-path arrival time (ps)             6519
 
Data path
pin name                             model name              delay  cumulative delay  slack  edge  Fanout
-----------------------------------  ----------------------  -----  ----------------  -----  ----  ------
i_Switch_2                           hello_world                 0                 0   +INF  RISE       1
i_Switch_2_ibuf_iopad/PACKAGEPIN:in  IO_PAD                      0                 0   +INF  RISE       1
i_Switch_2_ibuf_iopad/DOUT           IO_PAD                    510               510   +INF  RISE       1
i_Switch_2_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001      0               510   +INF  RISE       1
i_Switch_2_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001    463               973   +INF  FALL       1
I__106/I                             Odrv4                       0               973   +INF  FALL       1
I__106/O                             Odrv4                     372              1345   +INF  FALL       1
I__107/I                             IoSpan4Mux                  0              1345   +INF  FALL       1
I__107/O                             IoSpan4Mux                323              1667   +INF  FALL       1
I__108/I                             LocalMux                    0              1667   +INF  FALL       1
I__108/O                             LocalMux                  309              1976   +INF  FALL       1
I__109/I                             IoInMux                     0              1976   +INF  FALL       1
I__109/O                             IoInMux                   217              2193   +INF  FALL       1
o_LED_2_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001      0              2193   +INF  FALL       1
o_LED_2_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001   2237              4431   +INF  FALL       1
o_LED_2_obuf_iopad/DIN               IO_PAD                      0              4431   +INF  FALL       1
o_LED_2_obuf_iopad/PACKAGEPIN:out    IO_PAD                   2088              6519   +INF  FALL       1
o_LED_2                              hello_world                 0              6519   +INF  FALL       1


++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : o_LED_1
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6196
---------------------------------------   ---- 
End-of-path arrival time (ps)             6196
 
Data path
pin name                             model name              delay  cumulative delay  slack  edge  Fanout
-----------------------------------  ----------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           hello_world                 0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                      0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                    510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001      0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001    463               973   +INF  FALL       1
I__241/I                             Odrv4                       0               973   +INF  FALL       1
I__241/O                             Odrv4                     372              1345   +INF  FALL       1
I__243/I                             LocalMux                    0              1345   +INF  FALL       1
I__243/O                             LocalMux                  309              1653   +INF  FALL       1
I__245/I                             IoInMux                     0              1653   +INF  FALL       1
I__245/O                             IoInMux                   217              1871   +INF  FALL       1
o_LED_1_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001      0              1871   +INF  FALL       1
o_LED_1_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001   2237              4108   +INF  FALL       1
o_LED_1_obuf_iopad/DIN               IO_PAD                      0              4108   +INF  FALL       1
o_LED_1_obuf_iopad/PACKAGEPIN:out    IO_PAD                   2088              6196   +INF  FALL       1
o_LED_1                              hello_world                 0              6196   +INF  FALL       1


++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : asd.timer_18_LC_1_13_7/sr
Capture Clock    : asd.timer_18_LC_1_13_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (hello_world|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -197
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                               hello_world                    0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__242/I                                 Odrv12                         0               973   +INF  FALL       1
I__242/O                                 Odrv12                       540              1513   +INF  FALL       1
I__244/I                                 Sp12to4                        0              1513   +INF  FALL       1
I__244/O                                 Sp12to4                      449              1962   +INF  FALL       1
I__246/I                                 Span4Mux_v                     0              1962   +INF  FALL       1
I__246/O                                 Span4Mux_v                   372              2333   +INF  FALL       1
I__247/I                                 Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__247/O                                 Span4Mux_s2_h                203              2537   +INF  FALL       1
I__249/I                                 LocalMux                       0              2537   +INF  FALL       1
I__249/O                                 LocalMux                     309              2845   +INF  FALL       1
I__253/I                                 IoInMux                        0              2845   +INF  FALL       1
I__253/O                                 IoInMux                      217              3063   +INF  FALL       1
asd.N_100_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3063   +INF  FALL       1
asd.N_100_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3624   +INF  FALL      25
I__274/I                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__274/O                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__275/I                                 GlobalMux                      0              3624   +INF  FALL       1
I__275/O                                 GlobalMux                     77              3701   +INF  FALL       1
I__276/I                                 SRMux                          0              3701   +INF  FALL       1
I__276/O                                 SRMux                        358              4059   +INF  FALL       1
asd.timer_18_LC_1_13_7/sr                LogicCell40_SEQ_MODE_1000      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_18_LC_1_13_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : asd.timer_16_LC_1_13_6/sr
Capture Clock    : asd.timer_16_LC_1_13_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (hello_world|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -197
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4009
---------------------------------------   ---- 
End-of-path arrival time (ps)             4009
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                               hello_world                    0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/DOUT               IO_PAD                       460               460   +INF  FALL       1
i_Switch_1_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_Switch_1_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__242/I                                 Odrv12                         0               923   +INF  FALL       1
I__242/O                                 Odrv12                       540              1463   +INF  FALL       1
I__244/I                                 Sp12to4                        0              1463   +INF  FALL       1
I__244/O                                 Sp12to4                      449              1912   +INF  FALL       1
I__246/I                                 Span4Mux_v                     0              1912   +INF  FALL       1
I__246/O                                 Span4Mux_v                   372              2283   +INF  FALL       1
I__247/I                                 Span4Mux_s2_h                  0              2283   +INF  FALL       1
I__247/O                                 Span4Mux_s2_h                203              2487   +INF  FALL       1
I__249/I                                 LocalMux                       0              2487   +INF  FALL       1
I__249/O                                 LocalMux                     309              2795   +INF  FALL       1
I__253/I                                 IoInMux                        0              2795   +INF  FALL       1
I__253/O                                 IoInMux                      217              3013   +INF  FALL       1
asd.N_100_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3013   +INF  FALL       1
asd.N_100_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3574   +INF  FALL      25
I__274/I                                 gio2CtrlBuf                    0              3574   +INF  FALL       1
I__274/O                                 gio2CtrlBuf                    0              3574   +INF  FALL       1
I__275/I                                 GlobalMux                      0              3574   +INF  FALL       1
I__275/O                                 GlobalMux                     77              3651   +INF  FALL       1
I__276/I                                 SRMux                          0              3651   +INF  FALL       1
I__276/O                                 SRMux                        358              4009   +INF  FALL       1
asd.timer_16_LC_1_13_6/sr                LogicCell40_SEQ_MODE_1000      0              4009   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_16_LC_1_13_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_4
Path End         : o_LED_4
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6519
---------------------------------------   ---- 
End-of-path arrival time (ps)             6519
 
Data path
pin name                             model name              delay  cumulative delay  slack  edge  Fanout
-----------------------------------  ----------------------  -----  ----------------  -----  ----  ------
i_Switch_4                           hello_world                 0                 0   +INF  RISE       1
i_Switch_4_ibuf_iopad/PACKAGEPIN:in  IO_PAD                      0                 0   +INF  RISE       1
i_Switch_4_ibuf_iopad/DOUT           IO_PAD                    510               510   +INF  RISE       1
i_Switch_4_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001      0               510   +INF  RISE       1
i_Switch_4_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001    463               973   +INF  FALL       1
I__113/I                             Odrv4                       0               973   +INF  FALL       1
I__113/O                             Odrv4                     372              1345   +INF  FALL       1
I__114/I                             IoSpan4Mux                  0              1345   +INF  FALL       1
I__114/O                             IoSpan4Mux                323              1667   +INF  FALL       1
I__115/I                             LocalMux                    0              1667   +INF  FALL       1
I__115/O                             LocalMux                  309              1976   +INF  FALL       1
I__116/I                             IoInMux                     0              1976   +INF  FALL       1
I__116/O                             IoInMux                   217              2193   +INF  FALL       1
o_LED_4_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001      0              2193   +INF  FALL       1
o_LED_4_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001   2237              4431   +INF  FALL       1
o_LED_4_obuf_iopad/DIN               IO_PAD                      0              4431   +INF  FALL       1
o_LED_4_obuf_iopad/PACKAGEPIN:out    IO_PAD                   2088              6519   +INF  FALL       1
o_LED_4                              hello_world                 0              6519   +INF  FALL       1


++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.r_disp2_i_3_LC_5_16_3/lcout
Path End         : o_Segment1_D
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   4915
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__466/I                                            ClkMux                         0              2073  RISE       1
I__466/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp2_i_3_LC_5_16_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.r_disp2_i_3_LC_5_16_3/lcout         LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__467/I                                LocalMux                       0              2921   +INF  RISE       1
I__467/O                                LocalMux                     330              3251   +INF  RISE       1
I__468/I                                IoInMux                        0              3251   +INF  RISE       1
I__468/O                                IoInMux                      259              3510   +INF  RISE       1
o_Segment1_D_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment1_D_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment1_D_obuf_iopad/DIN             IO_PAD                         0              5748   +INF  FALL       1
o_Segment1_D_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              7836   +INF  FALL       1
o_Segment1_D                            hello_world                    0              7836   +INF  FALL       1


++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.r_disp2_i_4_LC_5_16_2/lcout
Path End         : o_Segment1_C
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   4915
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__466/I                                            ClkMux                         0              2073  RISE       1
I__466/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp2_i_4_LC_5_16_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.r_disp2_i_4_LC_5_16_2/lcout         LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__548/I                                LocalMux                       0              2921   +INF  RISE       1
I__548/O                                LocalMux                     330              3251   +INF  RISE       1
I__549/I                                IoInMux                        0              3251   +INF  RISE       1
I__549/O                                IoInMux                      259              3510   +INF  RISE       1
o_Segment1_C_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment1_C_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment1_C_obuf_iopad/DIN             IO_PAD                         0              5748   +INF  FALL       1
o_Segment1_C_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              7836   +INF  FALL       1
o_Segment1_C                            hello_world                    0              7836   +INF  FALL       1


++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.r_disp2_i_2_LC_5_16_0/lcout
Path End         : o_Segment1_E
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   4915
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__466/I                                            ClkMux                         0              2073  RISE       1
I__466/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp2_i_2_LC_5_16_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.r_disp2_i_2_LC_5_16_0/lcout         LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__550/I                                LocalMux                       0              2921   +INF  RISE       1
I__550/O                                LocalMux                     330              3251   +INF  RISE       1
I__551/I                                IoInMux                        0              3251   +INF  RISE       1
I__551/O                                IoInMux                      259              3510   +INF  RISE       1
o_Segment1_E_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment1_E_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment1_E_obuf_iopad/DIN             IO_PAD                         0              5748   +INF  FALL       1
o_Segment1_E_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              7836   +INF  FALL       1
o_Segment1_E                            hello_world                    0              7836   +INF  FALL       1


++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.r_disp1_i_0_LC_4_16_5/lcout
Path End         : o_Segment2_G
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   4915
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__465/I                                            ClkMux                         0              2073  RISE       1
I__465/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp1_i_0_LC_4_16_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.r_disp1_i_0_LC_4_16_5/lcout         LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__552/I                                LocalMux                       0              2921   +INF  RISE       1
I__552/O                                LocalMux                     330              3251   +INF  RISE       1
I__553/I                                IoInMux                        0              3251   +INF  RISE       1
I__553/O                                IoInMux                      259              3510   +INF  RISE       1
o_Segment2_G_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment2_G_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment2_G_obuf_iopad/DIN             IO_PAD                         0              5748   +INF  FALL       1
o_Segment2_G_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              7836   +INF  FALL       1
o_Segment2_G                            hello_world                    0              7836   +INF  FALL       1


++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.r_disp1_i_3_LC_4_16_4/lcout
Path End         : o_Segment2_D
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   4915
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__465/I                                            ClkMux                         0              2073  RISE       1
I__465/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp1_i_3_LC_4_16_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.r_disp1_i_3_LC_4_16_4/lcout         LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__641/I                                LocalMux                       0              2921   +INF  RISE       1
I__641/O                                LocalMux                     330              3251   +INF  RISE       1
I__642/I                                IoInMux                        0              3251   +INF  RISE       1
I__642/O                                IoInMux                      259              3510   +INF  RISE       1
o_Segment2_D_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment2_D_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment2_D_obuf_iopad/DIN             IO_PAD                         0              5748   +INF  FALL       1
o_Segment2_D_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              7836   +INF  FALL       1
o_Segment2_D                            hello_world                    0              7836   +INF  FALL       1


++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.r_disp1_i_2_LC_4_16_1/lcout
Path End         : o_Segment2_E
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   4915
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__465/I                                            ClkMux                         0              2073  RISE       1
I__465/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp1_i_2_LC_4_16_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.r_disp1_i_2_LC_4_16_1/lcout         LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__643/I                                LocalMux                       0              2921   +INF  RISE       1
I__643/O                                LocalMux                     330              3251   +INF  RISE       1
I__644/I                                IoInMux                        0              3251   +INF  RISE       1
I__644/O                                IoInMux                      259              3510   +INF  RISE       1
o_Segment2_E_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment2_E_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment2_E_obuf_iopad/DIN             IO_PAD                         0              5748   +INF  FALL       1
o_Segment2_E_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              7836   +INF  FALL       1
o_Segment2_E                            hello_world                    0              7836   +INF  FALL       1


++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.r_disp2_i_1_LC_4_14_5/lcout
Path End         : o_Segment1_F
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   5406
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8327
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__464/I                                            ClkMux                         0              2073  RISE       1
I__464/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp2_i_1_LC_4_14_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.r_disp2_i_1_LC_4_14_5/lcout         LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__366/I                                Odrv12                         0              2921   +INF  RISE       1
I__366/O                                Odrv12                       491              3412   +INF  RISE       1
I__367/I                                LocalMux                       0              3412   +INF  RISE       1
I__367/O                                LocalMux                     330              3742   +INF  RISE       1
I__368/I                                IoInMux                        0              3742   +INF  RISE       1
I__368/O                                IoInMux                      259              4001   +INF  RISE       1
o_Segment1_F_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4001   +INF  RISE       1
o_Segment1_F_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6239   +INF  FALL       1
o_Segment1_F_obuf_iopad/DIN             IO_PAD                         0              6239   +INF  FALL       1
o_Segment1_F_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8327   +INF  FALL       1
o_Segment1_F                            hello_world                    0              8327   +INF  FALL       1


++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.r_disp2_i_5_LC_2_16_5/lcout
Path End         : o_Segment1_B
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   5728
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8649
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__463/I                                            ClkMux                         0              2073  RISE       1
I__463/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp2_i_5_LC_2_16_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.r_disp2_i_5_LC_2_16_5/lcout         LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__435/I                                Odrv4                          0              2921   +INF  RISE       1
I__435/O                                Odrv4                        351              3272   +INF  RISE       1
I__436/I                                Span4Mux_s1_h                  0              3272   +INF  RISE       1
I__436/O                                Span4Mux_s1_h                175              3447   +INF  RISE       1
I__437/I                                IoSpan4Mux                     0              3447   +INF  RISE       1
I__437/O                                IoSpan4Mux                   288              3735   +INF  RISE       1
I__438/I                                LocalMux                       0              3735   +INF  RISE       1
I__438/O                                LocalMux                     330              4065   +INF  RISE       1
I__439/I                                IoInMux                        0              4065   +INF  RISE       1
I__439/O                                IoInMux                      259              4324   +INF  RISE       1
o_Segment1_B_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4324   +INF  RISE       1
o_Segment1_B_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6561   +INF  FALL       1
o_Segment1_B_obuf_iopad/DIN             IO_PAD                         0              6561   +INF  FALL       1
o_Segment1_B_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8649   +INF  FALL       1
o_Segment1_B                            hello_world                    0              8649   +INF  FALL       1


++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.r_disp1_i_6_LC_2_16_4/lcout
Path End         : o_Segment2_A
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   4915
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__463/I                                            ClkMux                         0              2073  RISE       1
I__463/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp1_i_6_LC_2_16_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.r_disp1_i_6_LC_2_16_4/lcout         LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__440/I                                LocalMux                       0              2921   +INF  RISE       1
I__440/O                                LocalMux                     330              3251   +INF  RISE       1
I__441/I                                IoInMux                        0              3251   +INF  RISE       1
I__441/O                                IoInMux                      259              3510   +INF  RISE       1
o_Segment2_A_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment2_A_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment2_A_obuf_iopad/DIN             IO_PAD                         0              5748   +INF  FALL       1
o_Segment2_A_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              7836   +INF  FALL       1
o_Segment2_A                            hello_world                    0              7836   +INF  FALL       1


++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.r_disp1_i_4_LC_2_16_3/lcout
Path End         : o_Segment2_C
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   4915
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__463/I                                            ClkMux                         0              2073  RISE       1
I__463/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp1_i_4_LC_2_16_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.r_disp1_i_4_LC_2_16_3/lcout         LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__442/I                                LocalMux                       0              2921   +INF  RISE       1
I__442/O                                LocalMux                     330              3251   +INF  RISE       1
I__443/I                                IoInMux                        0              3251   +INF  RISE       1
I__443/O                                IoInMux                      259              3510   +INF  RISE       1
o_Segment2_C_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment2_C_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment2_C_obuf_iopad/DIN             IO_PAD                         0              5748   +INF  FALL       1
o_Segment2_C_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              7836   +INF  FALL       1
o_Segment2_C                            hello_world                    0              7836   +INF  FALL       1


++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.r_disp2_i_0_LC_2_16_2/lcout
Path End         : o_Segment1_G
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   5539
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8460
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__463/I                                            ClkMux                         0              2073  RISE       1
I__463/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp2_i_0_LC_2_16_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.r_disp2_i_0_LC_2_16_2/lcout         LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__444/I                                Odrv12                         0              2921   +INF  RISE       1
I__444/O                                Odrv12                       491              3412   +INF  RISE       1
I__445/I                                Span12Mux_s1_h                 0              3412   +INF  RISE       1
I__445/O                                Span12Mux_s1_h               133              3546   +INF  RISE       1
I__446/I                                LocalMux                       0              3546   +INF  RISE       1
I__446/O                                LocalMux                     330              3875   +INF  RISE       1
I__447/I                                IoInMux                        0              3875   +INF  RISE       1
I__447/O                                IoInMux                      259              4135   +INF  RISE       1
o_Segment1_G_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4135   +INF  RISE       1
o_Segment1_G_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6372   +INF  FALL       1
o_Segment1_G_obuf_iopad/DIN             IO_PAD                         0              6372   +INF  FALL       1
o_Segment1_G_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8460   +INF  FALL       1
o_Segment1_G                            hello_world                    0              8460   +INF  FALL       1


++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.r_disp2_i_6_LC_2_16_1/lcout
Path End         : o_Segment1_A
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   5539
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8460
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__463/I                                            ClkMux                         0              2073  RISE       1
I__463/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp2_i_6_LC_2_16_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.r_disp2_i_6_LC_2_16_1/lcout         LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__448/I                                Odrv12                         0              2921   +INF  RISE       1
I__448/O                                Odrv12                       491              3412   +INF  RISE       1
I__449/I                                Span12Mux_s1_h                 0              3412   +INF  RISE       1
I__449/O                                Span12Mux_s1_h               133              3546   +INF  RISE       1
I__450/I                                LocalMux                       0              3546   +INF  RISE       1
I__450/O                                LocalMux                     330              3875   +INF  RISE       1
I__451/I                                IoInMux                        0              3875   +INF  RISE       1
I__451/O                                IoInMux                      259              4135   +INF  RISE       1
o_Segment1_A_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4135   +INF  RISE       1
o_Segment1_A_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6372   +INF  FALL       1
o_Segment1_A_obuf_iopad/DIN             IO_PAD                         0              6372   +INF  FALL       1
o_Segment1_A_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8460   +INF  FALL       1
o_Segment1_A                            hello_world                    0              8460   +INF  FALL       1


++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.r_disp1_i_5_LC_2_16_0/lcout
Path End         : o_Segment2_B
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   4915
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__463/I                                            ClkMux                         0              2073  RISE       1
I__463/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp1_i_5_LC_2_16_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.r_disp1_i_5_LC_2_16_0/lcout         LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__272/I                                LocalMux                       0              2921   +INF  RISE       1
I__272/O                                LocalMux                     330              3251   +INF  RISE       1
I__273/I                                IoInMux                        0              3251   +INF  RISE       1
I__273/O                                IoInMux                      259              3510   +INF  RISE       1
o_Segment2_B_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment2_B_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment2_B_obuf_iopad/DIN             IO_PAD                         0              5748   +INF  FALL       1
o_Segment2_B_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              7836   +INF  FALL       1
o_Segment2_B                            hello_world                    0              7836   +INF  FALL       1


++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : asd.timer_14_LC_1_13_5/sr
Capture Clock    : asd.timer_14_LC_1_13_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (hello_world|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -197
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                               hello_world                    0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__242/I                                 Odrv12                         0               973   +INF  FALL       1
I__242/O                                 Odrv12                       540              1513   +INF  FALL       1
I__244/I                                 Sp12to4                        0              1513   +INF  FALL       1
I__244/O                                 Sp12to4                      449              1962   +INF  FALL       1
I__246/I                                 Span4Mux_v                     0              1962   +INF  FALL       1
I__246/O                                 Span4Mux_v                   372              2333   +INF  FALL       1
I__247/I                                 Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__247/O                                 Span4Mux_s2_h                203              2537   +INF  FALL       1
I__249/I                                 LocalMux                       0              2537   +INF  FALL       1
I__249/O                                 LocalMux                     309              2845   +INF  FALL       1
I__253/I                                 IoInMux                        0              2845   +INF  FALL       1
I__253/O                                 IoInMux                      217              3063   +INF  FALL       1
asd.N_100_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3063   +INF  FALL       1
asd.N_100_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3624   +INF  FALL      25
I__274/I                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__274/O                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__275/I                                 GlobalMux                      0              3624   +INF  FALL       1
I__275/O                                 GlobalMux                     77              3701   +INF  FALL       1
I__276/I                                 SRMux                          0              3701   +INF  FALL       1
I__276/O                                 SRMux                        358              4059   +INF  FALL       1
asd.timer_14_LC_1_13_5/sr                LogicCell40_SEQ_MODE_1000      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_14_LC_1_13_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : asd.timer_13_LC_1_13_4/sr
Capture Clock    : asd.timer_13_LC_1_13_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (hello_world|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -197
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                               hello_world                    0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__242/I                                 Odrv12                         0               973   +INF  FALL       1
I__242/O                                 Odrv12                       540              1513   +INF  FALL       1
I__244/I                                 Sp12to4                        0              1513   +INF  FALL       1
I__244/O                                 Sp12to4                      449              1962   +INF  FALL       1
I__246/I                                 Span4Mux_v                     0              1962   +INF  FALL       1
I__246/O                                 Span4Mux_v                   372              2333   +INF  FALL       1
I__247/I                                 Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__247/O                                 Span4Mux_s2_h                203              2537   +INF  FALL       1
I__249/I                                 LocalMux                       0              2537   +INF  FALL       1
I__249/O                                 LocalMux                     309              2845   +INF  FALL       1
I__253/I                                 IoInMux                        0              2845   +INF  FALL       1
I__253/O                                 IoInMux                      217              3063   +INF  FALL       1
asd.N_100_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3063   +INF  FALL       1
asd.N_100_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3624   +INF  FALL      25
I__274/I                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__274/O                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__275/I                                 GlobalMux                      0              3624   +INF  FALL       1
I__275/O                                 GlobalMux                     77              3701   +INF  FALL       1
I__276/I                                 SRMux                          0              3701   +INF  FALL       1
I__276/O                                 SRMux                        358              4059   +INF  FALL       1
asd.timer_13_LC_1_13_4/sr                LogicCell40_SEQ_MODE_1000      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_13_LC_1_13_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : asd.timer_12_LC_1_13_3/sr
Capture Clock    : asd.timer_12_LC_1_13_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (hello_world|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -197
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                               hello_world                    0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__242/I                                 Odrv12                         0               973   +INF  FALL       1
I__242/O                                 Odrv12                       540              1513   +INF  FALL       1
I__244/I                                 Sp12to4                        0              1513   +INF  FALL       1
I__244/O                                 Sp12to4                      449              1962   +INF  FALL       1
I__246/I                                 Span4Mux_v                     0              1962   +INF  FALL       1
I__246/O                                 Span4Mux_v                   372              2333   +INF  FALL       1
I__247/I                                 Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__247/O                                 Span4Mux_s2_h                203              2537   +INF  FALL       1
I__249/I                                 LocalMux                       0              2537   +INF  FALL       1
I__249/O                                 LocalMux                     309              2845   +INF  FALL       1
I__253/I                                 IoInMux                        0              2845   +INF  FALL       1
I__253/O                                 IoInMux                      217              3063   +INF  FALL       1
asd.N_100_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3063   +INF  FALL       1
asd.N_100_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3624   +INF  FALL      25
I__274/I                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__274/O                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__275/I                                 GlobalMux                      0              3624   +INF  FALL       1
I__275/O                                 GlobalMux                     77              3701   +INF  FALL       1
I__276/I                                 SRMux                          0              3701   +INF  FALL       1
I__276/O                                 SRMux                        358              4059   +INF  FALL       1
asd.timer_12_LC_1_13_3/sr                LogicCell40_SEQ_MODE_1000      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_12_LC_1_13_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : asd.timer_11_LC_1_13_2/sr
Capture Clock    : asd.timer_11_LC_1_13_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (hello_world|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -197
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                               hello_world                    0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__242/I                                 Odrv12                         0               973   +INF  FALL       1
I__242/O                                 Odrv12                       540              1513   +INF  FALL       1
I__244/I                                 Sp12to4                        0              1513   +INF  FALL       1
I__244/O                                 Sp12to4                      449              1962   +INF  FALL       1
I__246/I                                 Span4Mux_v                     0              1962   +INF  FALL       1
I__246/O                                 Span4Mux_v                   372              2333   +INF  FALL       1
I__247/I                                 Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__247/O                                 Span4Mux_s2_h                203              2537   +INF  FALL       1
I__249/I                                 LocalMux                       0              2537   +INF  FALL       1
I__249/O                                 LocalMux                     309              2845   +INF  FALL       1
I__253/I                                 IoInMux                        0              2845   +INF  FALL       1
I__253/O                                 IoInMux                      217              3063   +INF  FALL       1
asd.N_100_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3063   +INF  FALL       1
asd.N_100_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3624   +INF  FALL      25
I__274/I                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__274/O                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__275/I                                 GlobalMux                      0              3624   +INF  FALL       1
I__275/O                                 GlobalMux                     77              3701   +INF  FALL       1
I__276/I                                 SRMux                          0              3701   +INF  FALL       1
I__276/O                                 SRMux                        358              4059   +INF  FALL       1
asd.timer_11_LC_1_13_2/sr                LogicCell40_SEQ_MODE_1000      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_11_LC_1_13_2/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : asd.timer_0_LC_1_13_1/sr
Capture Clock    : asd.timer_0_LC_1_13_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (hello_world|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -197
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                               hello_world                    0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__242/I                                 Odrv12                         0               973   +INF  FALL       1
I__242/O                                 Odrv12                       540              1513   +INF  FALL       1
I__244/I                                 Sp12to4                        0              1513   +INF  FALL       1
I__244/O                                 Sp12to4                      449              1962   +INF  FALL       1
I__246/I                                 Span4Mux_v                     0              1962   +INF  FALL       1
I__246/O                                 Span4Mux_v                   372              2333   +INF  FALL       1
I__247/I                                 Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__247/O                                 Span4Mux_s2_h                203              2537   +INF  FALL       1
I__249/I                                 LocalMux                       0              2537   +INF  FALL       1
I__249/O                                 LocalMux                     309              2845   +INF  FALL       1
I__253/I                                 IoInMux                        0              2845   +INF  FALL       1
I__253/O                                 IoInMux                      217              3063   +INF  FALL       1
asd.N_100_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3063   +INF  FALL       1
asd.N_100_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3624   +INF  FALL      25
I__274/I                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__274/O                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__275/I                                 GlobalMux                      0              3624   +INF  FALL       1
I__275/O                                 GlobalMux                     77              3701   +INF  FALL       1
I__276/I                                 SRMux                          0              3701   +INF  FALL       1
I__276/O                                 SRMux                        358              4059   +INF  FALL       1
asd.timer_0_LC_1_13_1/sr                 LogicCell40_SEQ_MODE_1000      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__455/I                                            ClkMux                         0              2073  RISE       1
I__455/O                                            ClkMux                       309              2381  RISE       1
asd.timer_0_LC_1_13_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : asd.r_disp1_i_1_LC_1_12_7/lcout
Path End         : o_Segment2_F
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (hello_world|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   4915
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__454/I                                            ClkMux                         0              2073  RISE       1
I__454/O                                            ClkMux                       309              2381  RISE       1
asd.r_disp1_i_1_LC_1_12_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
asd.r_disp1_i_1_LC_1_12_7/lcout         LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__111/I                                LocalMux                       0              2921   +INF  RISE       1
I__111/O                                LocalMux                     330              3251   +INF  RISE       1
I__112/I                                IoInMux                        0              3251   +INF  RISE       1
I__112/O                                IoInMux                      259              3510   +INF  RISE       1
o_Segment2_F_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment2_F_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment2_F_obuf_iopad/DIN             IO_PAD                         0              5748   +INF  FALL       1
o_Segment2_F_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              7836   +INF  FALL       1
o_Segment2_F                            hello_world                    0              7836   +INF  FALL       1


++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : asd.current_time_0_LC_2_12_0/sr
Capture Clock    : asd.current_time_0_LC_2_12_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (hello_world|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -197
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3371
---------------------------------------   ---- 
End-of-path arrival time (ps)             3371
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           hello_world                    0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__242/I                             Odrv12                         0               973   +INF  FALL       1
I__242/O                             Odrv12                       540              1513   +INF  FALL       1
I__244/I                             Sp12to4                        0              1513   +INF  FALL       1
I__244/O                             Sp12to4                      449              1962   +INF  FALL       1
I__246/I                             Span4Mux_v                     0              1962   +INF  FALL       1
I__246/O                             Span4Mux_v                   372              2333   +INF  FALL       1
I__248/I                             Span4Mux_v                     0              2333   +INF  FALL       1
I__248/O                             Span4Mux_v                   372              2705   +INF  FALL       1
I__250/I                             LocalMux                       0              2705   +INF  FALL       1
I__250/O                             LocalMux                     309              3014   +INF  FALL       1
I__254/I                             SRMux                          0              3014   +INF  FALL       1
I__254/O                             SRMux                        358              3371   +INF  FALL       1
asd.current_time_0_LC_2_12_0/sr      LogicCell40_SEQ_MODE_1000      0              3371   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__456/I                                            ClkMux                         0              2073  RISE       1
I__456/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_0_LC_2_12_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : asd.current_time_1_LC_2_13_7/sr
Capture Clock    : asd.current_time_1_LC_2_13_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (hello_world|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -197
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3693
---------------------------------------   ---- 
End-of-path arrival time (ps)             3693
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           hello_world                    0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__242/I                             Odrv12                         0               923   +INF  FALL       1
I__242/O                             Odrv12                       540              1463   +INF  FALL       1
I__244/I                             Sp12to4                        0              1463   +INF  FALL       1
I__244/O                             Sp12to4                      449              1912   +INF  FALL       1
I__246/I                             Span4Mux_v                     0              1912   +INF  FALL       1
I__246/O                             Span4Mux_v                   372              2283   +INF  FALL       1
I__248/I                             Span4Mux_v                     0              2283   +INF  FALL       1
I__248/O                             Span4Mux_v                   372              2655   +INF  FALL       1
I__251/I                             Span4Mux_v                     0              2655   +INF  FALL       1
I__251/O                             Span4Mux_v                   372              3027   +INF  FALL       1
I__255/I                             LocalMux                       0              3027   +INF  FALL       1
I__255/O                             LocalMux                     309              3336   +INF  FALL       1
I__257/I                             SRMux                          0              3336   +INF  FALL       1
I__257/O                             SRMux                        358              3693   +INF  FALL       1
asd.current_time_1_LC_2_13_7/sr      LogicCell40_SEQ_MODE_1000      0              3693   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_1_LC_2_13_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : asd.current_time_5_LC_2_13_5/sr
Capture Clock    : asd.current_time_5_LC_2_13_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (hello_world|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -197
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3693
---------------------------------------   ---- 
End-of-path arrival time (ps)             3693
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           hello_world                    0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__242/I                             Odrv12                         0               923   +INF  FALL       1
I__242/O                             Odrv12                       540              1463   +INF  FALL       1
I__244/I                             Sp12to4                        0              1463   +INF  FALL       1
I__244/O                             Sp12to4                      449              1912   +INF  FALL       1
I__246/I                             Span4Mux_v                     0              1912   +INF  FALL       1
I__246/O                             Span4Mux_v                   372              2283   +INF  FALL       1
I__248/I                             Span4Mux_v                     0              2283   +INF  FALL       1
I__248/O                             Span4Mux_v                   372              2655   +INF  FALL       1
I__251/I                             Span4Mux_v                     0              2655   +INF  FALL       1
I__251/O                             Span4Mux_v                   372              3027   +INF  FALL       1
I__255/I                             LocalMux                       0              3027   +INF  FALL       1
I__255/O                             LocalMux                     309              3336   +INF  FALL       1
I__257/I                             SRMux                          0              3336   +INF  FALL       1
I__257/O                             SRMux                        358              3693   +INF  FALL       1
asd.current_time_5_LC_2_13_5/sr      LogicCell40_SEQ_MODE_1000      0              3693   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_5_LC_2_13_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : asd.current_time_3_LC_2_13_4/sr
Capture Clock    : asd.current_time_3_LC_2_13_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (hello_world|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -197
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3693
---------------------------------------   ---- 
End-of-path arrival time (ps)             3693
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           hello_world                    0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__242/I                             Odrv12                         0               923   +INF  FALL       1
I__242/O                             Odrv12                       540              1463   +INF  FALL       1
I__244/I                             Sp12to4                        0              1463   +INF  FALL       1
I__244/O                             Sp12to4                      449              1912   +INF  FALL       1
I__246/I                             Span4Mux_v                     0              1912   +INF  FALL       1
I__246/O                             Span4Mux_v                   372              2283   +INF  FALL       1
I__248/I                             Span4Mux_v                     0              2283   +INF  FALL       1
I__248/O                             Span4Mux_v                   372              2655   +INF  FALL       1
I__251/I                             Span4Mux_v                     0              2655   +INF  FALL       1
I__251/O                             Span4Mux_v                   372              3027   +INF  FALL       1
I__255/I                             LocalMux                       0              3027   +INF  FALL       1
I__255/O                             LocalMux                     309              3336   +INF  FALL       1
I__257/I                             SRMux                          0              3336   +INF  FALL       1
I__257/O                             SRMux                        358              3693   +INF  FALL       1
asd.current_time_3_LC_2_13_4/sr      LogicCell40_SEQ_MODE_1000      0              3693   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_3_LC_2_13_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : asd.current_time_7_LC_2_13_3/sr
Capture Clock    : asd.current_time_7_LC_2_13_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (hello_world|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -197
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3693
---------------------------------------   ---- 
End-of-path arrival time (ps)             3693
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           hello_world                    0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__242/I                             Odrv12                         0               923   +INF  FALL       1
I__242/O                             Odrv12                       540              1463   +INF  FALL       1
I__244/I                             Sp12to4                        0              1463   +INF  FALL       1
I__244/O                             Sp12to4                      449              1912   +INF  FALL       1
I__246/I                             Span4Mux_v                     0              1912   +INF  FALL       1
I__246/O                             Span4Mux_v                   372              2283   +INF  FALL       1
I__248/I                             Span4Mux_v                     0              2283   +INF  FALL       1
I__248/O                             Span4Mux_v                   372              2655   +INF  FALL       1
I__251/I                             Span4Mux_v                     0              2655   +INF  FALL       1
I__251/O                             Span4Mux_v                   372              3027   +INF  FALL       1
I__255/I                             LocalMux                       0              3027   +INF  FALL       1
I__255/O                             LocalMux                     309              3336   +INF  FALL       1
I__257/I                             SRMux                          0              3336   +INF  FALL       1
I__257/O                             SRMux                        358              3693   +INF  FALL       1
asd.current_time_7_LC_2_13_3/sr      LogicCell40_SEQ_MODE_1000      0              3693   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_7_LC_2_13_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : asd.current_time_4_LC_2_13_2/sr
Capture Clock    : asd.current_time_4_LC_2_13_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (hello_world|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -197
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3693
---------------------------------------   ---- 
End-of-path arrival time (ps)             3693
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           hello_world                    0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__242/I                             Odrv12                         0               923   +INF  FALL       1
I__242/O                             Odrv12                       540              1463   +INF  FALL       1
I__244/I                             Sp12to4                        0              1463   +INF  FALL       1
I__244/O                             Sp12to4                      449              1912   +INF  FALL       1
I__246/I                             Span4Mux_v                     0              1912   +INF  FALL       1
I__246/O                             Span4Mux_v                   372              2283   +INF  FALL       1
I__248/I                             Span4Mux_v                     0              2283   +INF  FALL       1
I__248/O                             Span4Mux_v                   372              2655   +INF  FALL       1
I__251/I                             Span4Mux_v                     0              2655   +INF  FALL       1
I__251/O                             Span4Mux_v                   372              3027   +INF  FALL       1
I__255/I                             LocalMux                       0              3027   +INF  FALL       1
I__255/O                             LocalMux                     309              3336   +INF  FALL       1
I__257/I                             SRMux                          0              3336   +INF  FALL       1
I__257/O                             SRMux                        358              3693   +INF  FALL       1
asd.current_time_4_LC_2_13_2/sr      LogicCell40_SEQ_MODE_1000      0              3693   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_4_LC_2_13_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : asd.current_time_6_LC_2_13_1/sr
Capture Clock    : asd.current_time_6_LC_2_13_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (hello_world|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -197
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3693
---------------------------------------   ---- 
End-of-path arrival time (ps)             3693
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           hello_world                    0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__242/I                             Odrv12                         0               923   +INF  FALL       1
I__242/O                             Odrv12                       540              1463   +INF  FALL       1
I__244/I                             Sp12to4                        0              1463   +INF  FALL       1
I__244/O                             Sp12to4                      449              1912   +INF  FALL       1
I__246/I                             Span4Mux_v                     0              1912   +INF  FALL       1
I__246/O                             Span4Mux_v                   372              2283   +INF  FALL       1
I__248/I                             Span4Mux_v                     0              2283   +INF  FALL       1
I__248/O                             Span4Mux_v                   372              2655   +INF  FALL       1
I__251/I                             Span4Mux_v                     0              2655   +INF  FALL       1
I__251/O                             Span4Mux_v                   372              3027   +INF  FALL       1
I__255/I                             LocalMux                       0              3027   +INF  FALL       1
I__255/O                             LocalMux                     309              3336   +INF  FALL       1
I__257/I                             SRMux                          0              3336   +INF  FALL       1
I__257/O                             SRMux                        358              3693   +INF  FALL       1
asd.current_time_6_LC_2_13_1/sr      LogicCell40_SEQ_MODE_1000      0              3693   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__458/I                                            ClkMux                         0              2073  RISE       1
I__458/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_6_LC_2_13_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : asd.current_time_2_LC_2_14_1/sr
Capture Clock    : asd.current_time_2_LC_2_14_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (hello_world|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -197
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3743
---------------------------------------   ---- 
End-of-path arrival time (ps)             3743
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           hello_world                    0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__242/I                             Odrv12                         0               973   +INF  FALL       1
I__242/O                             Odrv12                       540              1513   +INF  FALL       1
I__244/I                             Sp12to4                        0              1513   +INF  FALL       1
I__244/O                             Sp12to4                      449              1962   +INF  FALL       1
I__246/I                             Span4Mux_v                     0              1962   +INF  FALL       1
I__246/O                             Span4Mux_v                   372              2333   +INF  FALL       1
I__248/I                             Span4Mux_v                     0              2333   +INF  FALL       1
I__248/O                             Span4Mux_v                   372              2705   +INF  FALL       1
I__252/I                             Span4Mux_v                     0              2705   +INF  FALL       1
I__252/O                             Span4Mux_v                   372              3077   +INF  FALL       1
I__256/I                             LocalMux                       0              3077   +INF  FALL       1
I__256/O                             LocalMux                     309              3386   +INF  FALL       1
I__258/I                             SRMux                          0              3386   +INF  FALL       1
I__258/O                             SRMux                        358              3743   +INF  FALL       1
asd.current_time_2_LC_2_14_1/sr      LogicCell40_SEQ_MODE_1000      0              3743   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__460/I                                            ClkMux                         0              2073  RISE       1
I__460/O                                            ClkMux                       309              2381  RISE       1
asd.current_time_2_LC_2_14_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : asd.timer_8_LC_1_14_7/sr
Capture Clock    : asd.timer_8_LC_1_14_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (hello_world|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -197
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                               hello_world                    0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__242/I                                 Odrv12                         0               973   +INF  FALL       1
I__242/O                                 Odrv12                       540              1513   +INF  FALL       1
I__244/I                                 Sp12to4                        0              1513   +INF  FALL       1
I__244/O                                 Sp12to4                      449              1962   +INF  FALL       1
I__246/I                                 Span4Mux_v                     0              1962   +INF  FALL       1
I__246/O                                 Span4Mux_v                   372              2333   +INF  FALL       1
I__247/I                                 Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__247/O                                 Span4Mux_s2_h                203              2537   +INF  FALL       1
I__249/I                                 LocalMux                       0              2537   +INF  FALL       1
I__249/O                                 LocalMux                     309              2845   +INF  FALL       1
I__253/I                                 IoInMux                        0              2845   +INF  FALL       1
I__253/O                                 IoInMux                      217              3063   +INF  FALL       1
asd.N_100_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3063   +INF  FALL       1
asd.N_100_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3624   +INF  FALL      25
I__274/I                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__274/O                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__275/I                                 GlobalMux                      0              3624   +INF  FALL       1
I__275/O                                 GlobalMux                     77              3701   +INF  FALL       1
I__277/I                                 SRMux                          0              3701   +INF  FALL       1
I__277/O                                 SRMux                        358              4059   +INF  FALL       1
asd.timer_8_LC_1_14_7/sr                 LogicCell40_SEQ_MODE_1000      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_8_LC_1_14_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : asd.timer_7_LC_1_14_6/sr
Capture Clock    : asd.timer_7_LC_1_14_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (hello_world|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -197
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                               hello_world                    0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__242/I                                 Odrv12                         0               973   +INF  FALL       1
I__242/O                                 Odrv12                       540              1513   +INF  FALL       1
I__244/I                                 Sp12to4                        0              1513   +INF  FALL       1
I__244/O                                 Sp12to4                      449              1962   +INF  FALL       1
I__246/I                                 Span4Mux_v                     0              1962   +INF  FALL       1
I__246/O                                 Span4Mux_v                   372              2333   +INF  FALL       1
I__247/I                                 Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__247/O                                 Span4Mux_s2_h                203              2537   +INF  FALL       1
I__249/I                                 LocalMux                       0              2537   +INF  FALL       1
I__249/O                                 LocalMux                     309              2845   +INF  FALL       1
I__253/I                                 IoInMux                        0              2845   +INF  FALL       1
I__253/O                                 IoInMux                      217              3063   +INF  FALL       1
asd.N_100_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3063   +INF  FALL       1
asd.N_100_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3624   +INF  FALL      25
I__274/I                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__274/O                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__275/I                                 GlobalMux                      0              3624   +INF  FALL       1
I__275/O                                 GlobalMux                     77              3701   +INF  FALL       1
I__277/I                                 SRMux                          0              3701   +INF  FALL       1
I__277/O                                 SRMux                        358              4059   +INF  FALL       1
asd.timer_7_LC_1_14_6/sr                 LogicCell40_SEQ_MODE_1000      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_7_LC_1_14_6/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : asd.timer_5_LC_1_14_4/sr
Capture Clock    : asd.timer_5_LC_1_14_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (hello_world|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -197
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                               hello_world                    0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__242/I                                 Odrv12                         0               973   +INF  FALL       1
I__242/O                                 Odrv12                       540              1513   +INF  FALL       1
I__244/I                                 Sp12to4                        0              1513   +INF  FALL       1
I__244/O                                 Sp12to4                      449              1962   +INF  FALL       1
I__246/I                                 Span4Mux_v                     0              1962   +INF  FALL       1
I__246/O                                 Span4Mux_v                   372              2333   +INF  FALL       1
I__247/I                                 Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__247/O                                 Span4Mux_s2_h                203              2537   +INF  FALL       1
I__249/I                                 LocalMux                       0              2537   +INF  FALL       1
I__249/O                                 LocalMux                     309              2845   +INF  FALL       1
I__253/I                                 IoInMux                        0              2845   +INF  FALL       1
I__253/O                                 IoInMux                      217              3063   +INF  FALL       1
asd.N_100_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3063   +INF  FALL       1
asd.N_100_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3624   +INF  FALL      25
I__274/I                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__274/O                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__275/I                                 GlobalMux                      0              3624   +INF  FALL       1
I__275/O                                 GlobalMux                     77              3701   +INF  FALL       1
I__277/I                                 SRMux                          0              3701   +INF  FALL       1
I__277/O                                 SRMux                        358              4059   +INF  FALL       1
asd.timer_5_LC_1_14_4/sr                 LogicCell40_SEQ_MODE_1000      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_5_LC_1_14_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : asd.timer_4_LC_1_14_3/sr
Capture Clock    : asd.timer_4_LC_1_14_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (hello_world|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -197
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                               hello_world                    0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__242/I                                 Odrv12                         0               973   +INF  FALL       1
I__242/O                                 Odrv12                       540              1513   +INF  FALL       1
I__244/I                                 Sp12to4                        0              1513   +INF  FALL       1
I__244/O                                 Sp12to4                      449              1962   +INF  FALL       1
I__246/I                                 Span4Mux_v                     0              1962   +INF  FALL       1
I__246/O                                 Span4Mux_v                   372              2333   +INF  FALL       1
I__247/I                                 Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__247/O                                 Span4Mux_s2_h                203              2537   +INF  FALL       1
I__249/I                                 LocalMux                       0              2537   +INF  FALL       1
I__249/O                                 LocalMux                     309              2845   +INF  FALL       1
I__253/I                                 IoInMux                        0              2845   +INF  FALL       1
I__253/O                                 IoInMux                      217              3063   +INF  FALL       1
asd.N_100_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3063   +INF  FALL       1
asd.N_100_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3624   +INF  FALL      25
I__274/I                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__274/O                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__275/I                                 GlobalMux                      0              3624   +INF  FALL       1
I__275/O                                 GlobalMux                     77              3701   +INF  FALL       1
I__277/I                                 SRMux                          0              3701   +INF  FALL       1
I__277/O                                 SRMux                        358              4059   +INF  FALL       1
asd.timer_4_LC_1_14_3/sr                 LogicCell40_SEQ_MODE_1000      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_4_LC_1_14_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : asd.timer_3_LC_1_14_2/sr
Capture Clock    : asd.timer_3_LC_1_14_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (hello_world|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -197
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                               hello_world                    0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__242/I                                 Odrv12                         0               973   +INF  FALL       1
I__242/O                                 Odrv12                       540              1513   +INF  FALL       1
I__244/I                                 Sp12to4                        0              1513   +INF  FALL       1
I__244/O                                 Sp12to4                      449              1962   +INF  FALL       1
I__246/I                                 Span4Mux_v                     0              1962   +INF  FALL       1
I__246/O                                 Span4Mux_v                   372              2333   +INF  FALL       1
I__247/I                                 Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__247/O                                 Span4Mux_s2_h                203              2537   +INF  FALL       1
I__249/I                                 LocalMux                       0              2537   +INF  FALL       1
I__249/O                                 LocalMux                     309              2845   +INF  FALL       1
I__253/I                                 IoInMux                        0              2845   +INF  FALL       1
I__253/O                                 IoInMux                      217              3063   +INF  FALL       1
asd.N_100_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3063   +INF  FALL       1
asd.N_100_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3624   +INF  FALL      25
I__274/I                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__274/O                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__275/I                                 GlobalMux                      0              3624   +INF  FALL       1
I__275/O                                 GlobalMux                     77              3701   +INF  FALL       1
I__277/I                                 SRMux                          0              3701   +INF  FALL       1
I__277/O                                 SRMux                        358              4059   +INF  FALL       1
asd.timer_3_LC_1_14_2/sr                 LogicCell40_SEQ_MODE_1000      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_3_LC_1_14_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : asd.timer_2_LC_1_14_1/sr
Capture Clock    : asd.timer_2_LC_1_14_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (hello_world|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -197
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                               hello_world                    0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__242/I                                 Odrv12                         0               973   +INF  FALL       1
I__242/O                                 Odrv12                       540              1513   +INF  FALL       1
I__244/I                                 Sp12to4                        0              1513   +INF  FALL       1
I__244/O                                 Sp12to4                      449              1962   +INF  FALL       1
I__246/I                                 Span4Mux_v                     0              1962   +INF  FALL       1
I__246/O                                 Span4Mux_v                   372              2333   +INF  FALL       1
I__247/I                                 Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__247/O                                 Span4Mux_s2_h                203              2537   +INF  FALL       1
I__249/I                                 LocalMux                       0              2537   +INF  FALL       1
I__249/O                                 LocalMux                     309              2845   +INF  FALL       1
I__253/I                                 IoInMux                        0              2845   +INF  FALL       1
I__253/O                                 IoInMux                      217              3063   +INF  FALL       1
asd.N_100_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3063   +INF  FALL       1
asd.N_100_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3624   +INF  FALL      25
I__274/I                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__274/O                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__275/I                                 GlobalMux                      0              3624   +INF  FALL       1
I__275/O                                 GlobalMux                     77              3701   +INF  FALL       1
I__277/I                                 SRMux                          0              3701   +INF  FALL       1
I__277/O                                 SRMux                        358              4059   +INF  FALL       1
asd.timer_2_LC_1_14_1/sr                 LogicCell40_SEQ_MODE_1000      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__457/I                                            ClkMux                         0              2073  RISE       1
I__457/O                                            ClkMux                       309              2381  RISE       1
asd.timer_2_LC_1_14_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : asd.timer_15_LC_1_15_6/sr
Capture Clock    : asd.timer_15_LC_1_15_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (hello_world|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -197
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                               hello_world                    0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__242/I                                 Odrv12                         0               973   +INF  FALL       1
I__242/O                                 Odrv12                       540              1513   +INF  FALL       1
I__244/I                                 Sp12to4                        0              1513   +INF  FALL       1
I__244/O                                 Sp12to4                      449              1962   +INF  FALL       1
I__246/I                                 Span4Mux_v                     0              1962   +INF  FALL       1
I__246/O                                 Span4Mux_v                   372              2333   +INF  FALL       1
I__247/I                                 Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__247/O                                 Span4Mux_s2_h                203              2537   +INF  FALL       1
I__249/I                                 LocalMux                       0              2537   +INF  FALL       1
I__249/O                                 LocalMux                     309              2845   +INF  FALL       1
I__253/I                                 IoInMux                        0              2845   +INF  FALL       1
I__253/O                                 IoInMux                      217              3063   +INF  FALL       1
asd.N_100_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3063   +INF  FALL       1
asd.N_100_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3624   +INF  FALL      25
I__274/I                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__274/O                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__275/I                                 GlobalMux                      0              3624   +INF  FALL       1
I__275/O                                 GlobalMux                     77              3701   +INF  FALL       1
I__278/I                                 SRMux                          0              3701   +INF  FALL       1
I__278/O                                 SRMux                        358              4059   +INF  FALL       1
asd.timer_15_LC_1_15_6/sr                LogicCell40_SEQ_MODE_1000      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__459/I                                            ClkMux                         0              2073  RISE       1
I__459/O                                            ClkMux                       309              2381  RISE       1
asd.timer_15_LC_1_15_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : asd.timer_10_LC_1_15_1/sr
Capture Clock    : asd.timer_10_LC_1_15_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (hello_world|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -197
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                               hello_world                    0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__242/I                                 Odrv12                         0               973   +INF  FALL       1
I__242/O                                 Odrv12                       540              1513   +INF  FALL       1
I__244/I                                 Sp12to4                        0              1513   +INF  FALL       1
I__244/O                                 Sp12to4                      449              1962   +INF  FALL       1
I__246/I                                 Span4Mux_v                     0              1962   +INF  FALL       1
I__246/O                                 Span4Mux_v                   372              2333   +INF  FALL       1
I__247/I                                 Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__247/O                                 Span4Mux_s2_h                203              2537   +INF  FALL       1
I__249/I                                 LocalMux                       0              2537   +INF  FALL       1
I__249/O                                 LocalMux                     309              2845   +INF  FALL       1
I__253/I                                 IoInMux                        0              2845   +INF  FALL       1
I__253/O                                 IoInMux                      217              3063   +INF  FALL       1
asd.N_100_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3063   +INF  FALL       1
asd.N_100_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3624   +INF  FALL      25
I__274/I                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__274/O                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__275/I                                 GlobalMux                      0              3624   +INF  FALL       1
I__275/O                                 GlobalMux                     77              3701   +INF  FALL       1
I__278/I                                 SRMux                          0              3701   +INF  FALL       1
I__278/O                                 SRMux                        358              4059   +INF  FALL       1
asd.timer_10_LC_1_15_1/sr                LogicCell40_SEQ_MODE_1000      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__459/I                                            ClkMux                         0              2073  RISE       1
I__459/O                                            ClkMux                       309              2381  RISE       1
asd.timer_10_LC_1_15_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : asd.timer_9_LC_1_15_0/sr
Capture Clock    : asd.timer_9_LC_1_15_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (hello_world|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -197
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                               hello_world                    0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__242/I                                 Odrv12                         0               973   +INF  FALL       1
I__242/O                                 Odrv12                       540              1513   +INF  FALL       1
I__244/I                                 Sp12to4                        0              1513   +INF  FALL       1
I__244/O                                 Sp12to4                      449              1962   +INF  FALL       1
I__246/I                                 Span4Mux_v                     0              1962   +INF  FALL       1
I__246/O                                 Span4Mux_v                   372              2333   +INF  FALL       1
I__247/I                                 Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__247/O                                 Span4Mux_s2_h                203              2537   +INF  FALL       1
I__249/I                                 LocalMux                       0              2537   +INF  FALL       1
I__249/O                                 LocalMux                     309              2845   +INF  FALL       1
I__253/I                                 IoInMux                        0              2845   +INF  FALL       1
I__253/O                                 IoInMux                      217              3063   +INF  FALL       1
asd.N_100_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3063   +INF  FALL       1
asd.N_100_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3624   +INF  FALL      25
I__274/I                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__274/O                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__275/I                                 GlobalMux                      0              3624   +INF  FALL       1
I__275/O                                 GlobalMux                     77              3701   +INF  FALL       1
I__278/I                                 SRMux                          0              3701   +INF  FALL       1
I__278/O                                 SRMux                        358              4059   +INF  FALL       1
asd.timer_9_LC_1_15_0/sr                 LogicCell40_SEQ_MODE_1000      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__459/I                                            ClkMux                         0              2073  RISE       1
I__459/O                                            ClkMux                       309              2381  RISE       1
asd.timer_9_LC_1_15_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : asd.timer_23_LC_1_16_6/sr
Capture Clock    : asd.timer_23_LC_1_16_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (hello_world|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -197
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                               hello_world                    0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__242/I                                 Odrv12                         0               973   +INF  FALL       1
I__242/O                                 Odrv12                       540              1513   +INF  FALL       1
I__244/I                                 Sp12to4                        0              1513   +INF  FALL       1
I__244/O                                 Sp12to4                      449              1962   +INF  FALL       1
I__246/I                                 Span4Mux_v                     0              1962   +INF  FALL       1
I__246/O                                 Span4Mux_v                   372              2333   +INF  FALL       1
I__247/I                                 Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__247/O                                 Span4Mux_s2_h                203              2537   +INF  FALL       1
I__249/I                                 LocalMux                       0              2537   +INF  FALL       1
I__249/O                                 LocalMux                     309              2845   +INF  FALL       1
I__253/I                                 IoInMux                        0              2845   +INF  FALL       1
I__253/O                                 IoInMux                      217              3063   +INF  FALL       1
asd.N_100_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3063   +INF  FALL       1
asd.N_100_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3624   +INF  FALL      25
I__274/I                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__274/O                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__275/I                                 GlobalMux                      0              3624   +INF  FALL       1
I__275/O                                 GlobalMux                     77              3701   +INF  FALL       1
I__279/I                                 SRMux                          0              3701   +INF  FALL       1
I__279/O                                 SRMux                        358              4059   +INF  FALL       1
asd.timer_23_LC_1_16_6/sr                LogicCell40_SEQ_MODE_1000      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__461/I                                            ClkMux                         0              2073  RISE       1
I__461/O                                            ClkMux                       309              2381  RISE       1
asd.timer_23_LC_1_16_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : asd.timer_17_LC_1_16_0/sr
Capture Clock    : asd.timer_17_LC_1_16_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (hello_world|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -197
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                               hello_world                    0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__242/I                                 Odrv12                         0               973   +INF  FALL       1
I__242/O                                 Odrv12                       540              1513   +INF  FALL       1
I__244/I                                 Sp12to4                        0              1513   +INF  FALL       1
I__244/O                                 Sp12to4                      449              1962   +INF  FALL       1
I__246/I                                 Span4Mux_v                     0              1962   +INF  FALL       1
I__246/O                                 Span4Mux_v                   372              2333   +INF  FALL       1
I__247/I                                 Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__247/O                                 Span4Mux_s2_h                203              2537   +INF  FALL       1
I__249/I                                 LocalMux                       0              2537   +INF  FALL       1
I__249/O                                 LocalMux                     309              2845   +INF  FALL       1
I__253/I                                 IoInMux                        0              2845   +INF  FALL       1
I__253/O                                 IoInMux                      217              3063   +INF  FALL       1
asd.N_100_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3063   +INF  FALL       1
asd.N_100_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3624   +INF  FALL      25
I__274/I                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__274/O                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__275/I                                 GlobalMux                      0              3624   +INF  FALL       1
I__275/O                                 GlobalMux                     77              3701   +INF  FALL       1
I__279/I                                 SRMux                          0              3701   +INF  FALL       1
I__279/O                                 SRMux                        358              4059   +INF  FALL       1
asd.timer_17_LC_1_16_0/sr                LogicCell40_SEQ_MODE_1000      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__461/I                                            ClkMux                         0              2073  RISE       1
I__461/O                                            ClkMux                       309              2381  RISE       1
asd.timer_17_LC_1_16_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : asd.timer_6_LC_2_15_7/sr
Capture Clock    : asd.timer_6_LC_2_15_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (hello_world|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -197
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                               hello_world                    0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__242/I                                 Odrv12                         0               973   +INF  FALL       1
I__242/O                                 Odrv12                       540              1513   +INF  FALL       1
I__244/I                                 Sp12to4                        0              1513   +INF  FALL       1
I__244/O                                 Sp12to4                      449              1962   +INF  FALL       1
I__246/I                                 Span4Mux_v                     0              1962   +INF  FALL       1
I__246/O                                 Span4Mux_v                   372              2333   +INF  FALL       1
I__247/I                                 Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__247/O                                 Span4Mux_s2_h                203              2537   +INF  FALL       1
I__249/I                                 LocalMux                       0              2537   +INF  FALL       1
I__249/O                                 LocalMux                     309              2845   +INF  FALL       1
I__253/I                                 IoInMux                        0              2845   +INF  FALL       1
I__253/O                                 IoInMux                      217              3063   +INF  FALL       1
asd.N_100_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3063   +INF  FALL       1
asd.N_100_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3624   +INF  FALL      25
I__274/I                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__274/O                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__275/I                                 GlobalMux                      0              3624   +INF  FALL       1
I__275/O                                 GlobalMux                     77              3701   +INF  FALL       1
I__280/I                                 SRMux                          0              3701   +INF  FALL       1
I__280/O                                 SRMux                        358              4059   +INF  FALL       1
asd.timer_6_LC_2_15_7/sr                 LogicCell40_SEQ_MODE_1000      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_6_LC_2_15_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : asd.timer_24_LC_2_15_6/sr
Capture Clock    : asd.timer_24_LC_2_15_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (hello_world|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -197
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                               hello_world                    0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__242/I                                 Odrv12                         0               973   +INF  FALL       1
I__242/O                                 Odrv12                       540              1513   +INF  FALL       1
I__244/I                                 Sp12to4                        0              1513   +INF  FALL       1
I__244/O                                 Sp12to4                      449              1962   +INF  FALL       1
I__246/I                                 Span4Mux_v                     0              1962   +INF  FALL       1
I__246/O                                 Span4Mux_v                   372              2333   +INF  FALL       1
I__247/I                                 Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__247/O                                 Span4Mux_s2_h                203              2537   +INF  FALL       1
I__249/I                                 LocalMux                       0              2537   +INF  FALL       1
I__249/O                                 LocalMux                     309              2845   +INF  FALL       1
I__253/I                                 IoInMux                        0              2845   +INF  FALL       1
I__253/O                                 IoInMux                      217              3063   +INF  FALL       1
asd.N_100_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3063   +INF  FALL       1
asd.N_100_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3624   +INF  FALL      25
I__274/I                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__274/O                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__275/I                                 GlobalMux                      0              3624   +INF  FALL       1
I__275/O                                 GlobalMux                     77              3701   +INF  FALL       1
I__280/I                                 SRMux                          0              3701   +INF  FALL       1
I__280/O                                 SRMux                        358              4059   +INF  FALL       1
asd.timer_24_LC_2_15_6/sr                LogicCell40_SEQ_MODE_1000      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_24_LC_2_15_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : asd.timer_22_LC_2_15_5/sr
Capture Clock    : asd.timer_22_LC_2_15_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (hello_world|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -197
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                               hello_world                    0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__242/I                                 Odrv12                         0               973   +INF  FALL       1
I__242/O                                 Odrv12                       540              1513   +INF  FALL       1
I__244/I                                 Sp12to4                        0              1513   +INF  FALL       1
I__244/O                                 Sp12to4                      449              1962   +INF  FALL       1
I__246/I                                 Span4Mux_v                     0              1962   +INF  FALL       1
I__246/O                                 Span4Mux_v                   372              2333   +INF  FALL       1
I__247/I                                 Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__247/O                                 Span4Mux_s2_h                203              2537   +INF  FALL       1
I__249/I                                 LocalMux                       0              2537   +INF  FALL       1
I__249/O                                 LocalMux                     309              2845   +INF  FALL       1
I__253/I                                 IoInMux                        0              2845   +INF  FALL       1
I__253/O                                 IoInMux                      217              3063   +INF  FALL       1
asd.N_100_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3063   +INF  FALL       1
asd.N_100_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3624   +INF  FALL      25
I__274/I                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__274/O                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__275/I                                 GlobalMux                      0              3624   +INF  FALL       1
I__275/O                                 GlobalMux                     77              3701   +INF  FALL       1
I__280/I                                 SRMux                          0              3701   +INF  FALL       1
I__280/O                                 SRMux                        358              4059   +INF  FALL       1
asd.timer_22_LC_2_15_5/sr                LogicCell40_SEQ_MODE_1000      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_22_LC_2_15_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : asd.timer_21_LC_2_15_4/sr
Capture Clock    : asd.timer_21_LC_2_15_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (hello_world|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -197
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                               hello_world                    0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__242/I                                 Odrv12                         0               973   +INF  FALL       1
I__242/O                                 Odrv12                       540              1513   +INF  FALL       1
I__244/I                                 Sp12to4                        0              1513   +INF  FALL       1
I__244/O                                 Sp12to4                      449              1962   +INF  FALL       1
I__246/I                                 Span4Mux_v                     0              1962   +INF  FALL       1
I__246/O                                 Span4Mux_v                   372              2333   +INF  FALL       1
I__247/I                                 Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__247/O                                 Span4Mux_s2_h                203              2537   +INF  FALL       1
I__249/I                                 LocalMux                       0              2537   +INF  FALL       1
I__249/O                                 LocalMux                     309              2845   +INF  FALL       1
I__253/I                                 IoInMux                        0              2845   +INF  FALL       1
I__253/O                                 IoInMux                      217              3063   +INF  FALL       1
asd.N_100_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3063   +INF  FALL       1
asd.N_100_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3624   +INF  FALL      25
I__274/I                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__274/O                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__275/I                                 GlobalMux                      0              3624   +INF  FALL       1
I__275/O                                 GlobalMux                     77              3701   +INF  FALL       1
I__280/I                                 SRMux                          0              3701   +INF  FALL       1
I__280/O                                 SRMux                        358              4059   +INF  FALL       1
asd.timer_21_LC_2_15_4/sr                LogicCell40_SEQ_MODE_1000      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_21_LC_2_15_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : asd.timer_20_LC_2_15_3/sr
Capture Clock    : asd.timer_20_LC_2_15_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (hello_world|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -197
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                               hello_world                    0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__242/I                                 Odrv12                         0               973   +INF  FALL       1
I__242/O                                 Odrv12                       540              1513   +INF  FALL       1
I__244/I                                 Sp12to4                        0              1513   +INF  FALL       1
I__244/O                                 Sp12to4                      449              1962   +INF  FALL       1
I__246/I                                 Span4Mux_v                     0              1962   +INF  FALL       1
I__246/O                                 Span4Mux_v                   372              2333   +INF  FALL       1
I__247/I                                 Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__247/O                                 Span4Mux_s2_h                203              2537   +INF  FALL       1
I__249/I                                 LocalMux                       0              2537   +INF  FALL       1
I__249/O                                 LocalMux                     309              2845   +INF  FALL       1
I__253/I                                 IoInMux                        0              2845   +INF  FALL       1
I__253/O                                 IoInMux                      217              3063   +INF  FALL       1
asd.N_100_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3063   +INF  FALL       1
asd.N_100_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3624   +INF  FALL      25
I__274/I                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__274/O                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__275/I                                 GlobalMux                      0              3624   +INF  FALL       1
I__275/O                                 GlobalMux                     77              3701   +INF  FALL       1
I__280/I                                 SRMux                          0              3701   +INF  FALL       1
I__280/O                                 SRMux                        358              4059   +INF  FALL       1
asd.timer_20_LC_2_15_3/sr                LogicCell40_SEQ_MODE_1000      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_20_LC_2_15_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : asd.timer_1_LC_2_15_2/sr
Capture Clock    : asd.timer_1_LC_2_15_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (hello_world|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -197
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                               hello_world                    0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__242/I                                 Odrv12                         0               973   +INF  FALL       1
I__242/O                                 Odrv12                       540              1513   +INF  FALL       1
I__244/I                                 Sp12to4                        0              1513   +INF  FALL       1
I__244/O                                 Sp12to4                      449              1962   +INF  FALL       1
I__246/I                                 Span4Mux_v                     0              1962   +INF  FALL       1
I__246/O                                 Span4Mux_v                   372              2333   +INF  FALL       1
I__247/I                                 Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__247/O                                 Span4Mux_s2_h                203              2537   +INF  FALL       1
I__249/I                                 LocalMux                       0              2537   +INF  FALL       1
I__249/O                                 LocalMux                     309              2845   +INF  FALL       1
I__253/I                                 IoInMux                        0              2845   +INF  FALL       1
I__253/O                                 IoInMux                      217              3063   +INF  FALL       1
asd.N_100_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3063   +INF  FALL       1
asd.N_100_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3624   +INF  FALL      25
I__274/I                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__274/O                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__275/I                                 GlobalMux                      0              3624   +INF  FALL       1
I__275/O                                 GlobalMux                     77              3701   +INF  FALL       1
I__280/I                                 SRMux                          0              3701   +INF  FALL       1
I__280/O                                 SRMux                        358              4059   +INF  FALL       1
asd.timer_1_LC_2_15_2/sr                 LogicCell40_SEQ_MODE_1000      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_1_LC_2_15_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : asd.timer_19_LC_2_15_0/sr
Capture Clock    : asd.timer_19_LC_2_15_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (hello_world|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2381
- Setup Time                                          -197
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                               hello_world                    0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__242/I                                 Odrv12                         0               973   +INF  FALL       1
I__242/O                                 Odrv12                       540              1513   +INF  FALL       1
I__244/I                                 Sp12to4                        0              1513   +INF  FALL       1
I__244/O                                 Sp12to4                      449              1962   +INF  FALL       1
I__246/I                                 Span4Mux_v                     0              1962   +INF  FALL       1
I__246/O                                 Span4Mux_v                   372              2333   +INF  FALL       1
I__247/I                                 Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__247/O                                 Span4Mux_s2_h                203              2537   +INF  FALL       1
I__249/I                                 LocalMux                       0              2537   +INF  FALL       1
I__249/O                                 LocalMux                     309              2845   +INF  FALL       1
I__253/I                                 IoInMux                        0              2845   +INF  FALL       1
I__253/O                                 IoInMux                      217              3063   +INF  FALL       1
asd.N_100_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3063   +INF  FALL       1
asd.N_100_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3624   +INF  FALL      25
I__274/I                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__274/O                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__275/I                                 GlobalMux                      0              3624   +INF  FALL       1
I__275/O                                 GlobalMux                     77              3701   +INF  FALL       1
I__280/I                                 SRMux                          0              3701   +INF  FALL       1
I__280/O                                 SRMux                        358              4059   +INF  FALL       1
asd.timer_19_LC_2_15_0/sr                LogicCell40_SEQ_MODE_1000      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               hello_world                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__452/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__452/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__453/I                                            GlobalMux                      0              1918  RISE       1
I__453/O                                            GlobalMux                    154              2073  RISE       1
I__462/I                                            ClkMux                         0              2073  RISE       1
I__462/O                                            ClkMux                       309              2381  RISE       1
asd.timer_19_LC_2_15_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1


===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

