# //  ModelSim SE-64 10.3g Sep 28 2016 Linux 4.4.0-116-generic
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading project lab1
# Model Technology ModelSim SE-64 vcom 10.3g Compiler 2016.09 Sep 28 2016
# Start time: 18:44:41 on Mar 30,2018
# vcom -reportprogress 300 gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity gen
# -- Compiling architecture default of gen
# -- Compiling architecture empty of gen
# -- Loading entity gen
# End time: 18:44:42 on Mar 30,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim 
# Start time: 18:44:42 on Mar 30,2018
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.gen(empty)#1
# Model Technology ModelSim SE-64 vcom 10.3g Compiler 2016.09 Sep 28 2016
# Start time: 18:44:56 on Mar 30,2018
# vcom -reportprogress 300 gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity gen
# -- Compiling architecture default of gen
# -- Compiling architecture empty of gen
# -- Loading entity gen
# End time: 18:44:56 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:44:57 on Mar 30,2018, Elapsed time: 0:00:15
# Errors: 0, Warnings: 0
# vsim 
# Start time: 18:44:57 on Mar 30,2018
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.gen(empty)#1
# Model Technology ModelSim SE-64 vcom 10.3g Compiler 2016.09 Sep 28 2016
# Start time: 18:45:38 on Mar 30,2018
# vcom -reportprogress 300 gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity gen
# -- Compiling architecture default of gen
# -- Compiling architecture empty of gen
# -- Loading entity gen
# End time: 18:45:38 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:45:38 on Mar 30,2018, Elapsed time: 0:00:41
# Errors: 0, Warnings: 0
# vsim 
# Start time: 18:45:38 on Mar 30,2018
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.gen(empty)#1
# End time: 18:45:50 on Mar 30,2018, Elapsed time: 0:00:12
# Errors: 0, Warnings: 0
