
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000184  00800200  00006ab4  00006b48  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00006ab4  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000007e4  00800384  00800384  00006ccc  2**0
                  ALLOC
  3 .stab         00013404  00000000  00000000  00006ccc  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00009bef  00000000  00000000  0001a0d0  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .comment      00000011  00000000  00000000  00023cbf  2**0
                  CONTENTS, READONLY
  6 .debug_info   00001160  00000000  00000000  00023cd0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001072  00000000  00000000  00024e30  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000001d  00000000  00000000  00025ea2  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000006de  00000000  00000000  00025ebf  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 f7 02 	jmp	0x5ee	; 0x5ee <__ctors_end>
       4:	0c 94 95 2e 	jmp	0x5d2a	; 0x5d2a <__vector_1>
       8:	0c 94 c7 2e 	jmp	0x5d8e	; 0x5d8e <__vector_2>
       c:	0c 94 f9 2e 	jmp	0x5df2	; 0x5df2 <__vector_3>
      10:	0c 94 16 03 	jmp	0x62c	; 0x62c <__bad_interrupt>
      14:	0c 94 16 03 	jmp	0x62c	; 0x62c <__bad_interrupt>
      18:	0c 94 16 03 	jmp	0x62c	; 0x62c <__bad_interrupt>
      1c:	0c 94 16 03 	jmp	0x62c	; 0x62c <__bad_interrupt>
      20:	0c 94 16 03 	jmp	0x62c	; 0x62c <__bad_interrupt>
      24:	0c 94 63 2e 	jmp	0x5cc6	; 0x5cc6 <__vector_9>
      28:	0c 94 16 03 	jmp	0x62c	; 0x62c <__bad_interrupt>
      2c:	0c 94 16 03 	jmp	0x62c	; 0x62c <__bad_interrupt>
      30:	0c 94 16 03 	jmp	0x62c	; 0x62c <__bad_interrupt>
      34:	0c 94 c2 2c 	jmp	0x5984	; 0x5984 <__vector_13>
      38:	0c 94 16 03 	jmp	0x62c	; 0x62c <__bad_interrupt>
      3c:	0c 94 c2 2c 	jmp	0x5984	; 0x5984 <__vector_13>
      40:	0c 94 16 03 	jmp	0x62c	; 0x62c <__bad_interrupt>
      44:	0c 94 16 03 	jmp	0x62c	; 0x62c <__bad_interrupt>
      48:	0c 94 16 03 	jmp	0x62c	; 0x62c <__bad_interrupt>
      4c:	0c 94 16 03 	jmp	0x62c	; 0x62c <__bad_interrupt>
      50:	0c 94 16 03 	jmp	0x62c	; 0x62c <__bad_interrupt>
      54:	0c 94 16 03 	jmp	0x62c	; 0x62c <__bad_interrupt>
      58:	0c 94 16 03 	jmp	0x62c	; 0x62c <__bad_interrupt>
      5c:	0c 94 16 03 	jmp	0x62c	; 0x62c <__bad_interrupt>
      60:	0c 94 16 03 	jmp	0x62c	; 0x62c <__bad_interrupt>
      64:	0c 94 16 03 	jmp	0x62c	; 0x62c <__bad_interrupt>
      68:	0c 94 16 03 	jmp	0x62c	; 0x62c <__bad_interrupt>
      6c:	0c 94 16 03 	jmp	0x62c	; 0x62c <__bad_interrupt>
      70:	0c 94 16 03 	jmp	0x62c	; 0x62c <__bad_interrupt>
      74:	0c 94 16 03 	jmp	0x62c	; 0x62c <__bad_interrupt>
      78:	0c 94 16 03 	jmp	0x62c	; 0x62c <__bad_interrupt>
      7c:	0c 94 16 03 	jmp	0x62c	; 0x62c <__bad_interrupt>
      80:	0c 94 f5 2c 	jmp	0x59ea	; 0x59ea <__vector_32>
      84:	0c 94 16 03 	jmp	0x62c	; 0x62c <__bad_interrupt>
      88:	0c 94 16 03 	jmp	0x62c	; 0x62c <__bad_interrupt>
      8c:	0c 94 16 03 	jmp	0x62c	; 0x62c <__bad_interrupt>
      90:	0c 94 16 03 	jmp	0x62c	; 0x62c <__bad_interrupt>
      94:	0c 94 16 03 	jmp	0x62c	; 0x62c <__bad_interrupt>
      98:	0c 94 16 03 	jmp	0x62c	; 0x62c <__bad_interrupt>
      9c:	0c 94 21 05 	jmp	0xa42	; 0xa42 <__vector_39>
      a0:	0c 94 16 03 	jmp	0x62c	; 0x62c <__bad_interrupt>
      a4:	0c 94 16 03 	jmp	0x62c	; 0x62c <__bad_interrupt>
      a8:	0c 94 16 03 	jmp	0x62c	; 0x62c <__bad_interrupt>
      ac:	0c 94 16 03 	jmp	0x62c	; 0x62c <__bad_interrupt>
      b0:	0c 94 16 03 	jmp	0x62c	; 0x62c <__bad_interrupt>
      b4:	0c 94 16 03 	jmp	0x62c	; 0x62c <__bad_interrupt>
      b8:	0c 94 16 03 	jmp	0x62c	; 0x62c <__bad_interrupt>
      bc:	0c 94 16 03 	jmp	0x62c	; 0x62c <__bad_interrupt>
      c0:	0c 94 16 03 	jmp	0x62c	; 0x62c <__bad_interrupt>
      c4:	0c 94 16 03 	jmp	0x62c	; 0x62c <__bad_interrupt>
      c8:	0c 94 16 03 	jmp	0x62c	; 0x62c <__bad_interrupt>
      cc:	0c 94 16 03 	jmp	0x62c	; 0x62c <__bad_interrupt>
      d0:	0c 94 16 03 	jmp	0x62c	; 0x62c <__bad_interrupt>
      d4:	0c 94 16 03 	jmp	0x62c	; 0x62c <__bad_interrupt>
      d8:	0c 94 16 03 	jmp	0x62c	; 0x62c <__bad_interrupt>
      dc:	0c 94 16 03 	jmp	0x62c	; 0x62c <__bad_interrupt>
      e0:	0c 94 16 03 	jmp	0x62c	; 0x62c <__bad_interrupt>
      e4:	0c 94 d7 0f 	jmp	0x1fae	; 0x1fae <__vector_57>
      e8:	0c 94 c8 0f 	jmp	0x1f90	; 0x1f90 <__vector_58>
      ec:	0c 94 98 0f 	jmp	0x1f30	; 0x1f30 <__vector_59>
      f0:	0c 94 88 10 	jmp	0x2110	; 0x2110 <__vector_60>
      f4:	0c 94 89 0f 	jmp	0x1f12	; 0x1f12 <__vector_61>
      f8:	0c 94 7a 0f 	jmp	0x1ef4	; 0x1ef4 <__vector_62>
      fc:	0c 94 68 0f 	jmp	0x1ed0	; 0x1ed0 <__vector_63>
     100:	0c 94 59 0f 	jmp	0x1eb2	; 0x1eb2 <__vector_64>
     104:	0c 94 16 03 	jmp	0x62c	; 0x62c <__bad_interrupt>
     108:	0c 94 16 03 	jmp	0x62c	; 0x62c <__bad_interrupt>
     10c:	0c 94 16 03 	jmp	0x62c	; 0x62c <__bad_interrupt>
     110:	0c 94 16 03 	jmp	0x62c	; 0x62c <__bad_interrupt>
     114:	0c 94 16 03 	jmp	0x62c	; 0x62c <__bad_interrupt>
     118:	0c 94 16 03 	jmp	0x62c	; 0x62c <__bad_interrupt>
     11c:	0c 94 16 03 	jmp	0x62c	; 0x62c <__bad_interrupt>
     120:	08 12       	cpse	r0, r24
     122:	15 12       	cpse	r1, r21
     124:	22 12       	cpse	r2, r18
     126:	2f 12       	cpse	r2, r31
     128:	3c 12       	cpse	r3, r28
     12a:	49 12       	cpse	r4, r25
     12c:	56 12       	cpse	r5, r22
     12e:	79 12       	cpse	r7, r25
     130:	87 12       	cpse	r8, r23
     132:	95 12       	cpse	r9, r21
     134:	a3 12       	cpse	r10, r19
     136:	b1 12       	cpse	r11, r17
     138:	bf 12       	cpse	r11, r31
     13a:	cd 12       	cpse	r12, r29
     13c:	f0 12       	cpse	r15, r16
     13e:	f2 12       	cpse	r15, r18
     140:	f4 12       	cpse	r15, r20
     142:	f6 12       	cpse	r15, r22
     144:	f8 12       	cpse	r15, r24
     146:	fa 12       	cpse	r15, r26
     148:	fc 12       	cpse	r15, r28
     14a:	1b 13       	cpse	r17, r27
     14c:	3e 13       	cpse	r19, r30
     14e:	62 13       	cpse	r22, r18
     150:	85 13       	cpse	r24, r21
     152:	a8 13       	cpse	r26, r24
     154:	cb 13       	cpse	r28, r27
     156:	ee 13       	cpse	r30, r30
     158:	28 14       	cp	r2, r8
     15a:	35 14       	cp	r3, r5
     15c:	42 14       	cp	r4, r2
     15e:	4f 14       	cp	r4, r15
     160:	5c 14       	cp	r5, r12
     162:	69 14       	cp	r6, r9
     164:	76 14       	cp	r7, r6
     166:	8f 14       	cp	r8, r15
     168:	9c 14       	cp	r9, r12
     16a:	a9 14       	cp	r10, r9
     16c:	b6 14       	cp	r11, r6
     16e:	c3 14       	cp	r12, r3
     170:	d0 14       	cp	r13, r0
     172:	dd 14       	cp	r13, r13
     174:	1b 1c       	adc	r1, r11
     176:	21 1c       	adc	r2, r1
     178:	24 1c       	adc	r2, r4
     17a:	27 1c       	adc	r2, r7
     17c:	2a 1c       	adc	r2, r10
     17e:	2d 1c       	adc	r2, r13
     180:	33 1c       	adc	r3, r3
     182:	30 1c       	adc	r3, r0
     184:	36 1c       	adc	r3, r6
     186:	39 1c       	adc	r3, r9
     188:	3c 1c       	adc	r3, r12
     18a:	45 1c       	adc	r4, r5
     18c:	48 1c       	adc	r4, r8
     18e:	4b 1c       	adc	r4, r11
     190:	4e 1c       	adc	r4, r14
     192:	42 1c       	adc	r4, r2
     194:	18 1c       	adc	r1, r8
     196:	1e 1c       	adc	r1, r14
     198:	51 1c       	adc	r5, r1
     19a:	54 1c       	adc	r5, r4
     19c:	3f 1c       	adc	r3, r15
     19e:	15 1c       	adc	r1, r5
     1a0:	3d 1d       	adc	r19, r13
     1a2:	40 1d       	adc	r20, r0
     1a4:	4b 1d       	adc	r20, r11
     1a6:	50 1d       	adc	r21, r0
     1a8:	57 1d       	adc	r21, r7
     1aa:	60 1d       	adc	r22, r0
     1ac:	63 1d       	adc	r22, r3
     1ae:	68 1d       	adc	r22, r8
     1b0:	6f 1d       	adc	r22, r15
     1b2:	78 1d       	adc	r23, r8

000001b4 <__trampolines_end>:
     1b4:	46 61       	ori	r20, 0x16	; 22
     1b6:	69 6c       	ori	r22, 0xC9	; 201
     1b8:	65 64       	ori	r22, 0x45	; 69
     1ba:	20 74       	andi	r18, 0x40	; 64
     1bc:	6f 20       	and	r6, r15
     1be:	72 65       	ori	r23, 0x52	; 82
     1c0:	67 69       	ori	r22, 0x97	; 151
     1c2:	73 74       	andi	r23, 0x43	; 67
     1c4:	65 72       	andi	r22, 0x25	; 37
     1c6:	20 73       	andi	r18, 0x30	; 48
     1c8:	69 67       	ori	r22, 0x79	; 121
     1ca:	6e 61       	ori	r22, 0x1E	; 30
     1cc:	6c 0d       	add	r22, r12
     1ce:	0a 00       	.word	0x000a	; ????

000001d0 <__c.3746>:
     1d0:	54 44 4d 41 20 45 52 52 4f 52 3a 20 63 72 65 61     TDMA ERROR: crea
     1e0:	74 69 6e 67 20 65 6e 61 62 6c 65 20 73 69 67 6e     ting enable sign
     1f0:	61 6c 20 66 61 69 6c 65 64 0d 0a 00                 al failed...

000001fc <__c.3744>:
     1fc:	54 44 4d 41 20 45 52 52 4f 52 3a 20 63 72 65 61     TDMA ERROR: crea
     20c:	74 69 6e 67 20 74 78 20 73 69 67 6e 61 6c 20 66     ting tx signal f
     21c:	61 69 6c 65 64 0d 0a 00                             ailed...

00000224 <__c.3742>:
     224:	54 44 4d 41 20 45 52 52 4f 52 3a 20 63 72 65 61     TDMA ERROR: crea
     234:	74 69 6e 67 20 72 78 20 73 69 67 6e 61 6c 20 66     ting rx signal f
     244:	61 69 6c 65 64 0d 0a 00                             ailed...

0000024c <__c.3717>:
     24c:	54 44 4d 41 20 54 58 3a 20 57 6f 6b 65 20 75 70     TDMA TX: Woke up
     25c:	20 6f 6e 20 77 72 6f 6e 67 20 73 69 67 6e 61 6c      on wrong signal
     26c:	0d 0a 00                                            ...

0000026f <__c.3715>:
     26f:	54 44 4d 41 20 54 58 3a 20 45 72 72 6f 72 20 63     TDMA TX: Error c
     27f:	61 6c 6c 69 6e 67 20 65 76 65 6e 74 20 77 61 69     alling event wai
     28f:	74 0d 0a 00                                         t...

00000293 <__c.3341>:
     293:	0d 0a 4e 61 6e 6f 2d 52 4b 20 54 61 73 6b 20 53     ..Nano-RK Task S
     2a3:	74 61 74 69 73 74 69 63 73 3a 0d 0a 00              tatistics:...

000002b0 <__c.3336>:
     2b0:	0d 0a 00                                            ...

000002b3 <__c.3334>:
     2b3:	0d 0a 20 20 20 4f 76 65 72 66 6c 6f 77 20 45 72     ..   Overflow Er
     2c3:	72 6f 72 20 53 74 61 74 75 73 3a 20 00              ror Status: .

000002d0 <__c.3332>:
     2d0:	0d 0a 20 20 20 4b 65 72 6e 65 6c 20 56 69 6f 6c     ..   Kernel Viol
     2e0:	61 74 69 6f 6e 73 3a 20 00                          ations: .

000002e9 <__c.3330>:
     2e9:	0d 0a 20 20 20 50 72 65 65 6d 70 74 69 6f 6e 73     ..   Preemptions
     2f9:	3a 20 00                                            : .

000002fc <__c.3328>:
     2fc:	0d 0a 20 20 20 53 77 61 70 2d 69 6e 73 3a 20 00     ..   Swap-ins: .

0000030c <__c.3326>:
     30c:	0d 0a 20 20 20 54 69 6d 65 20 5b 4d 69 6e 2c 4c     ..   Time [Min,L
     31c:	61 73 74 2c 4d 61 78 5d 3a 20 00                    ast,Max]: .

00000327 <__c.3324>:
     327:	0d 0a 20 20 20 54 6f 74 61 6c 20 43 50 55 3a 20     ..   Total CPU: 
	...

00000338 <__c.3322>:
     338:	0d 0a 20 20 20 49 64 6c 65 20 54 61 73 6b 20 44     ..   Idle Task D
     348:	65 65 70 20 53 6c 65 65 70 20 54 69 6d 65 3a 20     eep Sleep Time: 
	...

00000359 <__c.3320>:
     359:	0d 0a 20 20 20 54 6f 74 61 6c 20 53 79 73 74 65     ..   Total Syste
     369:	6d 20 55 70 74 69 6d 65 3a 20 00                    m Uptime: .

00000374 <__c.3318>:
     374:	20 54 61 73 6b 20 49 44 3a 20 00                     Task ID: .

0000037f <__c.3420>:
     37f:	55 4e 4b 4f 57 4e 00                                UNKOWN.

00000386 <__c.3417>:
     386:	45 78 74 65 72 6e 61 6c 20 52 65 73 65 74 00        External Reset.

00000395 <__c.3414>:
     395:	42 72 6f 77 6e 20 4f 75 74 20 44 65 74 65 63 74     Brown Out Detect
	...

000003a6 <__c.3411>:
     3a6:	46 61 69 6c 65 64 20 74 6f 20 63 72 65 61 74 65     Failed to create
     3b6:	20 53 65 6d 61 70 68 6f 72 65 00                     Semaphore.

000003c1 <__c.3408>:
     3c1:	46 61 69 6c 65 64 20 74 6f 20 63 72 65 61 74 65     Failed to create
     3d1:	20 53 69 67 6e 61 6c 00                              Signal.

000003d9 <__c.3405>:
     3d9:	4b 65 72 6e 65 6c 20 66 75 6e 63 74 69 6f 6e 20     Kernel function 
     3e9:	6e 6f 74 20 69 6d 70 6c 65 6d 65 6e 74 65 64 00     not implemented.

000003f9 <__c.3402>:
     3f9:	44 65 76 69 63 65 20 44 72 69 76 65 72 20 45 72     Device Driver Er
     409:	72 6f 72 00                                         ror.

0000040d <__c.3399>:
     40d:	57 61 74 63 68 64 6f 67 20 52 65 73 74 61 72 74     Watchdog Restart
	...

0000041e <__c.3396>:
     41e:	53 57 20 57 61 74 63 68 64 6f 67 20 52 65 73 74     SW Watchdog Rest
     42e:	61 72 74 00                                         art.

00000432 <__c.3393>:
     432:	54 69 6d 65 72 20 4f 76 65 72 66 6c 6f 77 00        Timer Overflow.

00000441 <__c.3390>:
     441:	55 6e 68 61 6e 64 6c 65 64 20 49 6e 74 65 72 72     Unhandled Interr
     451:	75 70 74 20 56 65 63 74 6f 72 00                    upt Vector.

0000045c <__c.3387>:
     45c:	4c 6f 77 20 56 6f 6c 74 61 67 65 00                 Low Voltage.

00000468 <__c.3384>:
     468:	45 78 74 72 61 20 54 61 73 6b 20 73 74 61 72 74     Extra Task start
     478:	65 64 2c 20 69 73 20 6e 72 6b 5f 63 66 67 2e 68     ed, is nrk_cfg.h
     488:	20 6f 6b 3f 00                                       ok?.

0000048d <__c.3381>:
     48d:	49 64 6c 65 20 6f 72 20 4b 65 72 6e 65 6c 20 53     Idle or Kernel S
     49d:	74 61 63 6b 20 4f 76 65 72 66 6c 6f 77 00           tack Overflow.

000004ab <__c.3378>:
     4ab:	55 6e 65 78 70 65 63 74 65 64 20 52 65 73 74 61     Unexpected Resta
     4bb:	72 74 00                                            rt.

000004be <__c.3375>:
     4be:	44 75 70 6c 69 63 61 74 65 64 20 54 61 73 6b 20     Duplicated Task 
     4ce:	49 44 00                                            ID.

000004d1 <__c.3372>:
     4d1:	53 63 68 65 64 75 6c 65 72 20 4d 69 73 73 65 64     Scheduler Missed
     4e1:	20 57 61 6b 65 75 70 00                              Wakeup.

000004e9 <__c.3369>:
     4e9:	54 61 73 6b 20 52 65 73 65 72 76 65 20 56 69 6f     Task Reserve Vio
     4f9:	6c 61 74 65 64 00                                   lated.

000004ff <__c.3366>:
     4ff:	52 65 73 65 72 76 65 20 45 72 72 6f 72 20 69 6e     Reserve Error in
     50f:	20 53 63 68 65 64 75 6c 65 72 00                     Scheduler.

0000051a <__c.3363>:
     51a:	49 6e 76 61 6c 69 64 20 53 74 61 63 6b 20 50 6f     Invalid Stack Po
     52a:	69 6e 74 65 72 00                                   inter.

00000530 <__c.3360>:
     530:	54 61 73 6b 20 53 74 61 63 6b 20 4f 76 65 72 66     Task Stack Overf
     540:	6c 6f 77 00                                         low.

00000544 <__c.3357>:
     544:	53 74 61 63 6b 20 77 61 73 20 6e 6f 74 20 64 65     Stack was not de
     554:	66 69 6e 65 64 20 61 73 20 6c 61 72 67 65 20 65     fined as large e
     564:	6e 6f 75 67 68 21 00                                nough!.

0000056b <__c.3353>:
     56b:	54 61 73 6b 20 70 65 72 69 6f 64 20 74 6f 6f 20     Task period too 
     57b:	6c 61 72 67 65 2e 20 50 65 72 69 6f 64 20 6d 75     large. Period mu
     58b:	73 74 20 62 65 20 6c 65 73 73 20 74 68 61 6e 20     st be less than 
     59b:	36 31 20 73 65 63 6f 6e 64 73 2e 00                 61 seconds..

000005a7 <__c.3350>:
     5a7:	29 3a 20 00                                         ): .

000005ab <__c.3348>:
     5ab:	2a 4e 52 4b 20 45 52 52 4f 52 28 00                 *NRK ERROR(.

000005b7 <__c.3341>:
     5b7:	4e 52 4b 20 52 65 62 6f 6f 74 2e 2e 2e 0d 0a 00     NRK Reboot......

000005c7 <__c.3249>:
     5c7:	0d 0a 53 54 41 43 4b 20 44 55 4d 50 0d 0a 00        ..STACK DUMP...

000005d6 <__c.2228>:
     5d6:	45 46 47 65 66 67 00                                EFGefg.

000005dd <__c.2222>:
     5dd:	20 2b 2d 2e 30 31 32 33 34 35 36 37 38 39 68 00      +-.0123456789h.
	...

000005ee <__ctors_end>:
     5ee:	11 24       	eor	r1, r1
     5f0:	1f be       	out	0x3f, r1	; 63
     5f2:	cf ef       	ldi	r28, 0xFF	; 255
     5f4:	d1 e4       	ldi	r29, 0x41	; 65
     5f6:	de bf       	out	0x3e, r29	; 62
     5f8:	cd bf       	out	0x3d, r28	; 61

000005fa <__do_copy_data>:
     5fa:	13 e0       	ldi	r17, 0x03	; 3
     5fc:	a0 e0       	ldi	r26, 0x00	; 0
     5fe:	b2 e0       	ldi	r27, 0x02	; 2
     600:	e4 eb       	ldi	r30, 0xB4	; 180
     602:	fa e6       	ldi	r31, 0x6A	; 106
     604:	00 e0       	ldi	r16, 0x00	; 0
     606:	0b bf       	out	0x3b, r16	; 59
     608:	02 c0       	rjmp	.+4      	; 0x60e <__do_copy_data+0x14>
     60a:	07 90       	elpm	r0, Z+
     60c:	0d 92       	st	X+, r0
     60e:	a4 38       	cpi	r26, 0x84	; 132
     610:	b1 07       	cpc	r27, r17
     612:	d9 f7       	brne	.-10     	; 0x60a <__do_copy_data+0x10>

00000614 <__do_clear_bss>:
     614:	1b e0       	ldi	r17, 0x0B	; 11
     616:	a4 e8       	ldi	r26, 0x84	; 132
     618:	b3 e0       	ldi	r27, 0x03	; 3
     61a:	01 c0       	rjmp	.+2      	; 0x61e <.do_clear_bss_start>

0000061c <.do_clear_bss_loop>:
     61c:	1d 92       	st	X+, r1

0000061e <.do_clear_bss_start>:
     61e:	a8 36       	cpi	r26, 0x68	; 104
     620:	b1 07       	cpc	r27, r17
     622:	e1 f7       	brne	.-8      	; 0x61c <.do_clear_bss_loop>
     624:	0e 94 0e 30 	call	0x601c	; 0x601c <main>
     628:	0c 94 58 35 	jmp	0x6ab0	; 0x6ab0 <_exit>

0000062c <__bad_interrupt>:
     62c:	0c 94 b8 2c 	jmp	0x5970	; 0x5970 <__vector_default>

00000630 <task_imu>:
  unsigned int count;
  int v;
  
  while(1){
    i = 0;
    tx_buf[i++] = NODE_ADDR;
     630:	82 e0       	ldi	r24, 0x02	; 2
     632:	f8 2e       	mov	r15, r24
    tx_buf[i++] = sequenceNo++;
    
    i2c_buf[0] = (ADXL345_ADDRESS) | (FALSE<<TWI_READ_BIT);
     634:	96 ea       	ldi	r25, 0xA6	; 166
     636:	e9 2e       	mov	r14, r25
    i2c_buf[1] = ADXL345_REGISTER_XLSB;
     638:	22 e3       	ldi	r18, 0x32	; 50
     63a:	d2 2e       	mov	r13, r18
    TWI_Start_Transceiver_With_Data(i2c_buf, 2);


    /* Read first byte */
    i2c_buf[0] = (ADXL345_ADDRESS) | (TRUE<<TWI_READ_BIT);
     63c:	37 ea       	ldi	r19, 0xA7	; 167
     63e:	c3 2e       	mov	r12, r19
    TWI_Get_Data_From_Transceiver(i2c_buf,7);
    for (count = 0; count < ADXL_SIZE; count++){
      tx_buf[i++] = i2c_buf[count+1];
    }

    i2c_buf[0] = (ITG3200_ADDRESS) | (FALSE<<TWI_READ_BIT);
     640:	40 ed       	ldi	r20, 0xD0	; 208
     642:	b4 2e       	mov	r11, r20
    i2c_buf[1] = ITG3200_REGISTER_XMSB;
     644:	5d e1       	ldi	r21, 0x1D	; 29
     646:	a5 2e       	mov	r10, r21
    TWI_Start_Transceiver_With_Data(i2c_buf, 2);

    /* Read first byte */
    i2c_buf[0] = (ITG3200_ADDRESS) | (TRUE<<TWI_READ_BIT);
     648:	61 ed       	ldi	r22, 0xD1	; 209
     64a:	96 2e       	mov	r9, r22
    TWI_Get_Data_From_Transceiver(i2c_buf,7);
    for (count = 0; count < ITG3200_SIZE; count++){
      tx_buf[i++] = i2c_buf[count+1];
    }

    i2c_buf[0] = (HMC5843_ADDRESS) | (FALSE<<TWI_READ_BIT);
     64c:	7c e3       	ldi	r23, 0x3C	; 60
     64e:	87 2e       	mov	r8, r23
    i2c_buf[1] = HMC5843_REGISTER_XMSB;
     650:	e3 e0       	ldi	r30, 0x03	; 3
     652:	7e 2e       	mov	r7, r30
    TWI_Start_Transceiver_With_Data(i2c_buf, 2);

    /* Read first byte */
    i2c_buf[0] = (HMC5843_ADDRESS) | (TRUE<<TWI_READ_BIT);
     654:	fd e3       	ldi	r31, 0x3D	; 61
     656:	6f 2e       	mov	r6, r31
  unsigned int count;
  int v;
  
  while(1){
    i = 0;
    tx_buf[i++] = NODE_ADDR;
     658:	f0 92 80 08 	sts	0x0880, r15
    tx_buf[i++] = sequenceNo++;
     65c:	80 91 eb 06 	lds	r24, 0x06EB
     660:	90 91 ec 06 	lds	r25, 0x06EC
     664:	9c 01       	movw	r18, r24
     666:	2f 5f       	subi	r18, 0xFF	; 255
     668:	3f 4f       	sbci	r19, 0xFF	; 255
     66a:	30 93 ec 06 	sts	0x06EC, r19
     66e:	20 93 eb 06 	sts	0x06EB, r18
     672:	80 93 81 08 	sts	0x0881, r24
    
    i2c_buf[0] = (ADXL345_ADDRESS) | (FALSE<<TWI_READ_BIT);
     676:	e0 92 6a 06 	sts	0x066A, r14
    i2c_buf[1] = ADXL345_REGISTER_XLSB;
     67a:	d0 92 6b 06 	sts	0x066B, r13
    TWI_Start_Transceiver_With_Data(i2c_buf, 2);
     67e:	62 e0       	ldi	r22, 0x02	; 2
     680:	8a e6       	ldi	r24, 0x6A	; 106
     682:	96 e0       	ldi	r25, 0x06	; 6
     684:	0e 94 db 04 	call	0x9b6	; 0x9b6 <TWI_Start_Transceiver_With_Data>


    /* Read first byte */
    i2c_buf[0] = (ADXL345_ADDRESS) | (TRUE<<TWI_READ_BIT);
     688:	c0 92 6a 06 	sts	0x066A, r12

    TWI_Start_Transceiver_With_Data(i2c_buf, 7);
     68c:	67 e0       	ldi	r22, 0x07	; 7
     68e:	8a e6       	ldi	r24, 0x6A	; 106
     690:	96 e0       	ldi	r25, 0x06	; 6
     692:	0e 94 db 04 	call	0x9b6	; 0x9b6 <TWI_Start_Transceiver_With_Data>
    TWI_Get_Data_From_Transceiver(i2c_buf,7);
     696:	67 e0       	ldi	r22, 0x07	; 7
     698:	8a e6       	ldi	r24, 0x6A	; 106
     69a:	96 e0       	ldi	r25, 0x06	; 6
     69c:	0e 94 0a 05 	call	0xa14	; 0xa14 <TWI_Get_Data_From_Transceiver>
  int v;
  
  while(1){
    i = 0;
    tx_buf[i++] = NODE_ADDR;
    tx_buf[i++] = sequenceNo++;
     6a0:	82 e0       	ldi	r24, 0x02	; 2
     6a2:	90 e0       	ldi	r25, 0x00	; 0
    i2c_buf[0] = (ADXL345_ADDRESS) | (TRUE<<TWI_READ_BIT);

    TWI_Start_Transceiver_With_Data(i2c_buf, 7);
    TWI_Get_Data_From_Transceiver(i2c_buf,7);
    for (count = 0; count < ADXL_SIZE; count++){
      tx_buf[i++] = i2c_buf[count+1];
     6a4:	ec 01       	movw	r28, r24
     6a6:	21 96       	adiw	r28, 0x01	; 1
     6a8:	fc 01       	movw	r30, r24
     6aa:	e7 59       	subi	r30, 0x97	; 151
     6ac:	f9 4f       	sbci	r31, 0xF9	; 249
     6ae:	20 81       	ld	r18, Z
     6b0:	fc 01       	movw	r30, r24
     6b2:	e0 58       	subi	r30, 0x80	; 128
     6b4:	f7 4f       	sbci	r31, 0xF7	; 247
     6b6:	20 83       	st	Z, r18
     6b8:	ce 01       	movw	r24, r28
    /* Read first byte */
    i2c_buf[0] = (ADXL345_ADDRESS) | (TRUE<<TWI_READ_BIT);

    TWI_Start_Transceiver_With_Data(i2c_buf, 7);
    TWI_Get_Data_From_Transceiver(i2c_buf,7);
    for (count = 0; count < ADXL_SIZE; count++){
     6ba:	c8 30       	cpi	r28, 0x08	; 8
     6bc:	d1 05       	cpc	r29, r1
     6be:	91 f7       	brne	.-28     	; 0x6a4 <task_imu+0x74>
      tx_buf[i++] = i2c_buf[count+1];
    }

    i2c_buf[0] = (ITG3200_ADDRESS) | (FALSE<<TWI_READ_BIT);
     6c0:	b0 92 6a 06 	sts	0x066A, r11
    i2c_buf[1] = ITG3200_REGISTER_XMSB;
     6c4:	a0 92 6b 06 	sts	0x066B, r10
    TWI_Start_Transceiver_With_Data(i2c_buf, 2);
     6c8:	62 e0       	ldi	r22, 0x02	; 2
     6ca:	8a e6       	ldi	r24, 0x6A	; 106
     6cc:	96 e0       	ldi	r25, 0x06	; 6
     6ce:	0e 94 db 04 	call	0x9b6	; 0x9b6 <TWI_Start_Transceiver_With_Data>

    /* Read first byte */
    i2c_buf[0] = (ITG3200_ADDRESS) | (TRUE<<TWI_READ_BIT);
     6d2:	90 92 6a 06 	sts	0x066A, r9
    TWI_Start_Transceiver_With_Data(i2c_buf, 7);
     6d6:	67 e0       	ldi	r22, 0x07	; 7
     6d8:	8a e6       	ldi	r24, 0x6A	; 106
     6da:	96 e0       	ldi	r25, 0x06	; 6
     6dc:	0e 94 db 04 	call	0x9b6	; 0x9b6 <TWI_Start_Transceiver_With_Data>
    TWI_Get_Data_From_Transceiver(i2c_buf,7);
     6e0:	67 e0       	ldi	r22, 0x07	; 7
     6e2:	8a e6       	ldi	r24, 0x6A	; 106
     6e4:	96 e0       	ldi	r25, 0x06	; 6
     6e6:	0e 94 0a 05 	call	0xa14	; 0xa14 <TWI_Get_Data_From_Transceiver>
    for (count = 0; count < ITG3200_SIZE; count++){
      tx_buf[i++] = i2c_buf[count+1];
     6ea:	8e 01       	movw	r16, r28
     6ec:	0f 5f       	subi	r16, 0xFF	; 255
     6ee:	1f 4f       	sbci	r17, 0xFF	; 255
     6f0:	fe 01       	movw	r30, r28
     6f2:	ed 59       	subi	r30, 0x9D	; 157
     6f4:	f9 4f       	sbci	r31, 0xF9	; 249
     6f6:	80 81       	ld	r24, Z
     6f8:	c0 58       	subi	r28, 0x80	; 128
     6fa:	d7 4f       	sbci	r29, 0xF7	; 247
     6fc:	88 83       	st	Y, r24
     6fe:	e8 01       	movw	r28, r16

    /* Read first byte */
    i2c_buf[0] = (ITG3200_ADDRESS) | (TRUE<<TWI_READ_BIT);
    TWI_Start_Transceiver_With_Data(i2c_buf, 7);
    TWI_Get_Data_From_Transceiver(i2c_buf,7);
    for (count = 0; count < ITG3200_SIZE; count++){
     700:	0e 30       	cpi	r16, 0x0E	; 14
     702:	11 05       	cpc	r17, r1
     704:	91 f7       	brne	.-28     	; 0x6ea <task_imu+0xba>
      tx_buf[i++] = i2c_buf[count+1];
    }

    i2c_buf[0] = (HMC5843_ADDRESS) | (FALSE<<TWI_READ_BIT);
     706:	80 92 6a 06 	sts	0x066A, r8
    i2c_buf[1] = HMC5843_REGISTER_XMSB;
     70a:	70 92 6b 06 	sts	0x066B, r7
    TWI_Start_Transceiver_With_Data(i2c_buf, 2);
     70e:	62 e0       	ldi	r22, 0x02	; 2
     710:	8a e6       	ldi	r24, 0x6A	; 106
     712:	96 e0       	ldi	r25, 0x06	; 6
     714:	0e 94 db 04 	call	0x9b6	; 0x9b6 <TWI_Start_Transceiver_With_Data>

    /* Read first byte */
    i2c_buf[0] = (HMC5843_ADDRESS) | (TRUE<<TWI_READ_BIT);
     718:	60 92 6a 06 	sts	0x066A, r6
    TWI_Start_Transceiver_With_Data(i2c_buf, 7);
     71c:	67 e0       	ldi	r22, 0x07	; 7
     71e:	8a e6       	ldi	r24, 0x6A	; 106
     720:	96 e0       	ldi	r25, 0x06	; 6
     722:	0e 94 db 04 	call	0x9b6	; 0x9b6 <TWI_Start_Transceiver_With_Data>
    TWI_Get_Data_From_Transceiver(i2c_buf,7);
     726:	67 e0       	ldi	r22, 0x07	; 7
     728:	8a e6       	ldi	r24, 0x6A	; 106
     72a:	96 e0       	ldi	r25, 0x06	; 6
     72c:	0e 94 0a 05 	call	0xa14	; 0xa14 <TWI_Get_Data_From_Transceiver>
     730:	f8 01       	movw	r30, r16
     732:	e3 5a       	subi	r30, 0xA3	; 163
     734:	f9 4f       	sbci	r31, 0xF9	; 249
    for (count = 0; count < HMC5843_SIZE; count++){
      tx_buf[i++] = i2c_buf[count+1];
     736:	80 81       	ld	r24, Z
     738:	f8 01       	movw	r30, r16
     73a:	e0 58       	subi	r30, 0x80	; 128
     73c:	f7 4f       	sbci	r31, 0xF7	; 247
     73e:	80 83       	st	Z, r24
     740:	0f 5f       	subi	r16, 0xFF	; 255
     742:	1f 4f       	sbci	r17, 0xFF	; 255

    /* Read first byte */
    i2c_buf[0] = (HMC5843_ADDRESS) | (TRUE<<TWI_READ_BIT);
    TWI_Start_Transceiver_With_Data(i2c_buf, 7);
    TWI_Get_Data_From_Transceiver(i2c_buf,7);
    for (count = 0; count < HMC5843_SIZE; count++){
     744:	04 31       	cpi	r16, 0x14	; 20
     746:	11 05       	cpc	r17, r1
     748:	99 f7       	brne	.-26     	; 0x730 <task_imu+0x100>
      tx_buf[i++] = i2c_buf[count+1];
    }
    tx_len = i;
     74a:	84 e1       	ldi	r24, 0x14	; 20
     74c:	80 93 6d 09 	sts	0x096D, r24
     750:	e0 e8       	ldi	r30, 0x80	; 128
     752:	f8 e0       	ldi	r31, 0x08	; 8
     754:	aa e7       	ldi	r26, 0x7A	; 122
     756:	b6 e0       	ldi	r27, 0x06	; 6
    packetReady = false;
    //so we can resubmit while we build the new packet
    for (int i = 0; i < tx_len; i++){
     758:	88 e0       	ldi	r24, 0x08	; 8
     75a:	e4 39       	cpi	r30, 0x94	; 148
     75c:	f8 07       	cpc	r31, r24
     75e:	19 f0       	breq	.+6      	; 0x766 <task_imu+0x136>
      pkt[i] = tx_buf[i];
     760:	81 91       	ld	r24, Z+
     762:	8d 93       	st	X+, r24
     764:	f9 cf       	rjmp	.-14     	; 0x758 <task_imu+0x128>
    }
    packetReady = true;
     766:	81 e0       	ldi	r24, 0x01	; 1
     768:	80 93 db 05 	sts	0x05DB, r24
    nrk_wait_until_next_period();
     76c:	0e 94 15 23 	call	0x462a	; 0x462a <nrk_wait_until_next_period>
  }
     770:	73 cf       	rjmp	.-282    	; 0x658 <task_imu+0x28>

00000772 <tx_task>:
}


void tx_task ()
{
     772:	cf 93       	push	r28
     774:	df 93       	push	r29
     776:	cd b7       	in	r28, 0x3d	; 61
     778:	de b7       	in	r29, 0x3e	; 62
     77a:	28 97       	sbiw	r28, 0x08	; 8
     77c:	0f b6       	in	r0, 0x3f	; 63
     77e:	f8 94       	cli
     780:	de bf       	out	0x3e, r29	; 62
     782:	0f be       	out	0x3f, r0	; 63
     784:	cd bf       	out	0x3d, r28	; 61
  int8_t v;
  uint8_t cnt;
  nrk_time_t t;


  printf ("Tx Task PID=%u\r\n", nrk_get_pid ());
     786:	0e 94 be 24 	call	0x497c	; 0x497c <nrk_get_pid>
     78a:	1f 92       	push	r1
     78c:	8f 93       	push	r24
     78e:	88 e7       	ldi	r24, 0x78	; 120
     790:	92 e0       	ldi	r25, 0x02	; 2
     792:	9f 93       	push	r25
     794:	8f 93       	push	r24
     796:	0e 94 1a 33 	call	0x6634	; 0x6634 <printf>
  t.secs = 5;
     79a:	85 e0       	ldi	r24, 0x05	; 5
     79c:	90 e0       	ldi	r25, 0x00	; 0
     79e:	a0 e0       	ldi	r26, 0x00	; 0
     7a0:	b0 e0       	ldi	r27, 0x00	; 0
     7a2:	89 83       	std	Y+1, r24	; 0x01
     7a4:	9a 83       	std	Y+2, r25	; 0x02
     7a6:	ab 83       	std	Y+3, r26	; 0x03
     7a8:	bc 83       	std	Y+4, r27	; 0x04
  t.nano_secs = 0;
     7aa:	1d 82       	std	Y+5, r1	; 0x05
     7ac:	1e 82       	std	Y+6, r1	; 0x06
     7ae:	1f 82       	std	Y+7, r1	; 0x07
     7b0:	18 86       	std	Y+8, r1	; 0x08

  // // setup a software watch dog timer
  nrk_sw_wdt_init(0, &t, NULL);
     7b2:	40 e0       	ldi	r20, 0x00	; 0
     7b4:	50 e0       	ldi	r21, 0x00	; 0
     7b6:	be 01       	movw	r22, r28
     7b8:	6f 5f       	subi	r22, 0xFF	; 255
     7ba:	7f 4f       	sbci	r23, 0xFF	; 255
     7bc:	80 e0       	ldi	r24, 0x00	; 0
     7be:	90 e0       	ldi	r25, 0x00	; 0
     7c0:	0e 94 99 2a 	call	0x5532	; 0x5532 <nrk_sw_wdt_init>
  nrk_sw_wdt_start(0);
     7c4:	80 e0       	ldi	r24, 0x00	; 0
     7c6:	90 e0       	ldi	r25, 0x00	; 0
     7c8:	0e 94 14 2b 	call	0x5628	; 0x5628 <nrk_sw_wdt_start>


  while (!tdma_started())
     7cc:	0f 90       	pop	r0
     7ce:	0f 90       	pop	r0
     7d0:	0f 90       	pop	r0
     7d2:	0f 90       	pop	r0
     7d4:	0e 94 77 08 	call	0x10ee	; 0x10ee <tdma_started>
     7d8:	81 11       	cpse	r24, r1
     7da:	10 c0       	rjmp	.+32     	; 0x7fc <tx_task+0x8a>
    nrk_wait_until_next_period ();
     7dc:	0e 94 15 23 	call	0x462a	; 0x462a <nrk_wait_until_next_period>
     7e0:	f9 cf       	rjmp	.-14     	; 0x7d4 <tx_task+0x62>

    // if sensor data hasn't been gathered yet
    if (!packetReady){
       continue;
    }
    nrk_led_clr(RED_LED);
     7e2:	80 e0       	ldi	r24, 0x00	; 0
     7e4:	90 e0       	ldi	r25, 0x00	; 0
     7e6:	0e 94 0e 15 	call	0x2a1c	; 0x2a1c <nrk_led_clr>
    v = tdma_send (&tx_tdma_fd, &pkt, tx_len, TDMA_BLOCKING);
     7ea:	20 e0       	ldi	r18, 0x00	; 0
     7ec:	40 91 6d 09 	lds	r20, 0x096D
     7f0:	6a e7       	ldi	r22, 0x7A	; 122
     7f2:	76 e0       	ldi	r23, 0x06	; 6
     7f4:	89 ec       	ldi	r24, 0xC9	; 201
     7f6:	97 e0       	ldi	r25, 0x07	; 7
     7f8:	0e 94 42 06 	call	0xc84	; 0xc84 <tdma_send>

  cnt = 0;

  while (1) {
    // Update watchdog timer
    nrk_sw_wdt_update(0);
     7fc:	80 e0       	ldi	r24, 0x00	; 0
     7fe:	90 e0       	ldi	r25, 0x00	; 0
     800:	0e 94 bd 2a 	call	0x557a	; 0x557a <nrk_sw_wdt_update>
    nrk_led_set(RED_LED);
     804:	80 e0       	ldi	r24, 0x00	; 0
     806:	90 e0       	ldi	r25, 0x00	; 0
     808:	0e 94 25 15 	call	0x2a4a	; 0x2a4a <nrk_led_set>

    // if sensor data hasn't been gathered yet
    if (!packetReady){
     80c:	80 91 db 05 	lds	r24, 0x05DB
     810:	88 23       	and	r24, r24
     812:	a1 f3       	breq	.-24     	; 0x7fc <tx_task+0x8a>
     814:	e6 cf       	rjmp	.-52     	; 0x7e2 <tx_task+0x70>

00000816 <init_itg3200>:
  return 0;
}

void init_itg3200() {
    /* put in standby mode while we change fifo control bits */
  i2c_buf[0] = ITG3200_ADDRESS | FALSE<<TWI_READ_BIT;
     816:	ea e6       	ldi	r30, 0x6A	; 106
     818:	f6 e0       	ldi	r31, 0x06	; 6
     81a:	80 ed       	ldi	r24, 0xD0	; 208
     81c:	80 83       	st	Z, r24
  i2c_buf[1] = ITG3200_REGISTER_DLPF;
     81e:	86 e1       	ldi	r24, 0x16	; 22
     820:	81 83       	std	Z+1, r24	; 0x01
  i2c_buf[2] = ITG3200_FULLSCALE | ITG3200_42HZ;
     822:	8b e1       	ldi	r24, 0x1B	; 27
     824:	82 83       	std	Z+2, r24	; 0x02
  TWI_Start_Transceiver_With_Data(i2c_buf, 3);
     826:	63 e0       	ldi	r22, 0x03	; 3
     828:	cf 01       	movw	r24, r30
     82a:	0c 94 db 04 	jmp	0x9b6	; 0x9b6 <TWI_Start_Transceiver_With_Data>

0000082e <init_hmc5843>:
}

void init_hmc5843() {
    /* put in standby mode while we change fifo control bits */
  i2c_buf[0] = HMC5843_ADDRESS | FALSE<<TWI_READ_BIT;
     82e:	ea e6       	ldi	r30, 0x6A	; 106
     830:	f6 e0       	ldi	r31, 0x06	; 6
     832:	8c e3       	ldi	r24, 0x3C	; 60
     834:	80 83       	st	Z, r24
  i2c_buf[1] = HMC5843_REGISTER_MEASMODE;
     836:	82 e0       	ldi	r24, 0x02	; 2
     838:	81 83       	std	Z+1, r24	; 0x01
  i2c_buf[2] = HMC5843_MEASMODE_CONT;
     83a:	12 82       	std	Z+2, r1	; 0x02
  TWI_Start_Transceiver_With_Data(i2c_buf, 3);
     83c:	63 e0       	ldi	r22, 0x03	; 3
     83e:	cf 01       	movw	r24, r30
     840:	0c 94 db 04 	jmp	0x9b6	; 0x9b6 <TWI_Start_Transceiver_With_Data>

00000844 <init_adxl345>:
}


void init_adxl345() {
     844:	0f 93       	push	r16
     846:	1f 93       	push	r17
     848:	cf 93       	push	r28
     84a:	df 93       	push	r29
  unsigned int read = 0;

  /* put in standby mode while we change fifo control bits */
  i2c_buf[0] = ADXL345_ADDRESS | FALSE<<TWI_READ_BIT;
     84c:	ca e6       	ldi	r28, 0x6A	; 106
     84e:	d6 e0       	ldi	r29, 0x06	; 6
     850:	16 ea       	ldi	r17, 0xA6	; 166
     852:	18 83       	st	Y, r17
  i2c_buf[1] = ADXL_REGISTER_PWRCTL;
     854:	0d e2       	ldi	r16, 0x2D	; 45
     856:	09 83       	std	Y+1, r16	; 0x01
  i2c_buf[2] = ADXL_PWRCTL_STBY;
     858:	1a 82       	std	Y+2, r1	; 0x02
  TWI_Start_Transceiver_With_Data(i2c_buf, 3);
     85a:	63 e0       	ldi	r22, 0x03	; 3
     85c:	ce 01       	movw	r24, r28
     85e:	0e 94 db 04 	call	0x9b6	; 0x9b6 <TWI_Start_Transceiver_With_Data>

  /* set the fifo mode to stream */
  i2c_buf[0] = ADXL345_ADDRESS | FALSE<<TWI_READ_BIT;
     862:	18 83       	st	Y, r17
  i2c_buf[1] = ADXL_REGISTER_FIFOCTL;
     864:	88 e3       	ldi	r24, 0x38	; 56
     866:	89 83       	std	Y+1, r24	; 0x01
  i2c_buf[2] = ADXL_FIFOCTL_STREAM;
     868:	80 e8       	ldi	r24, 0x80	; 128
     86a:	8a 83       	std	Y+2, r24	; 0x02
  TWI_Start_Transceiver_With_Data(i2c_buf,3);
     86c:	63 e0       	ldi	r22, 0x03	; 3
     86e:	ce 01       	movw	r24, r28
     870:	0e 94 db 04 	call	0x9b6	; 0x9b6 <TWI_Start_Transceiver_With_Data>

  /* set data format to full resolution +-16g */
  i2c_buf[0] = ADXL345_ADDRESS | FALSE<<TWI_READ_BIT;
     874:	18 83       	st	Y, r17
  i2c_buf[1] = ADXL_REGISTER_DTFMT;
     876:	81 e3       	ldi	r24, 0x31	; 49
     878:	89 83       	std	Y+1, r24	; 0x01
  i2c_buf[2] = ADXL_16G_DTFMT;
     87a:	8f e0       	ldi	r24, 0x0F	; 15
     87c:	8a 83       	std	Y+2, r24	; 0x02
  TWI_Start_Transceiver_With_Data(i2c_buf,3);
     87e:	63 e0       	ldi	r22, 0x03	; 3
     880:	ce 01       	movw	r24, r28
     882:	0e 94 db 04 	call	0x9b6	; 0x9b6 <TWI_Start_Transceiver_With_Data>

  /* set to measure mode */
  i2c_buf[0] = ADXL345_ADDRESS | FALSE<<TWI_READ_BIT;
     886:	18 83       	st	Y, r17
  i2c_buf[1] = ADXL_REGISTER_PWRCTL;
     888:	09 83       	std	Y+1, r16	; 0x01
  i2c_buf[2] = ADXL_PWRCTL_MEASURE;
     88a:	88 e0       	ldi	r24, 0x08	; 8
     88c:	8a 83       	std	Y+2, r24	; 0x02
  TWI_Start_Transceiver_With_Data(i2c_buf, 3);
     88e:	63 e0       	ldi	r22, 0x03	; 3
     890:	ce 01       	movw	r24, r28
}
     892:	df 91       	pop	r29
     894:	cf 91       	pop	r28
     896:	1f 91       	pop	r17
     898:	0f 91       	pop	r16

  /* set to measure mode */
  i2c_buf[0] = ADXL345_ADDRESS | FALSE<<TWI_READ_BIT;
  i2c_buf[1] = ADXL_REGISTER_PWRCTL;
  i2c_buf[2] = ADXL_PWRCTL_MEASURE;
  TWI_Start_Transceiver_With_Data(i2c_buf, 3);
     89a:	0c 94 db 04 	jmp	0x9b6	; 0x9b6 <TWI_Start_Transceiver_With_Data>

0000089e <nrk_create_taskset>:



void
nrk_create_taskset()
{
     89e:	cf 92       	push	r12
     8a0:	df 92       	push	r13
     8a2:	ef 92       	push	r14
     8a4:	ff 92       	push	r15
     8a6:	cf 93       	push	r28
  nrk_task_set_entry_function( &TaskOne, task_imu);
     8a8:	68 e1       	ldi	r22, 0x18	; 24
     8aa:	73 e0       	ldi	r23, 0x03	; 3
     8ac:	80 ef       	ldi	r24, 0xF0	; 240
     8ae:	96 e0       	ldi	r25, 0x06	; 6
     8b0:	0e 94 69 2f 	call	0x5ed2	; 0x5ed2 <nrk_task_set_entry_function>
  nrk_task_set_stk( &TaskOne, Stack1, NRK_APP_STACKSIZE);
     8b4:	40 e8       	ldi	r20, 0x80	; 128
     8b6:	50 e0       	ldi	r21, 0x00	; 0
     8b8:	6b ed       	ldi	r22, 0xDB	; 219
     8ba:	77 e0       	ldi	r23, 0x07	; 7
     8bc:	80 ef       	ldi	r24, 0xF0	; 240
     8be:	96 e0       	ldi	r25, 0x06	; 6
     8c0:	0e 94 6d 2f 	call	0x5eda	; 0x5eda <nrk_task_set_stk>
  TaskOne.prio = 1;
     8c4:	e0 ef       	ldi	r30, 0xF0	; 240
     8c6:	f6 e0       	ldi	r31, 0x06	; 6
     8c8:	c1 e0       	ldi	r28, 0x01	; 1
     8ca:	c0 87       	std	Z+8, r28	; 0x08
  TaskOne.FirstActivation = TRUE;
     8cc:	c7 83       	std	Z+7, r28	; 0x07
  TaskOne.Type = BASIC_TASK;
     8ce:	c1 87       	std	Z+9, r28	; 0x09
  TaskOne.SchType = PREEMPTIVE;
     8d0:	c2 87       	std	Z+10, r28	; 0x0a
  TaskOne.period.secs = 0;
     8d2:	13 86       	std	Z+11, r1	; 0x0b
     8d4:	14 86       	std	Z+12, r1	; 0x0c
     8d6:	15 86       	std	Z+13, r1	; 0x0d
     8d8:	16 86       	std	Z+14, r1	; 0x0e
  TaskOne.period.nano_secs = 25 * NANOS_PER_MS;
     8da:	80 e4       	ldi	r24, 0x40	; 64
     8dc:	98 e7       	ldi	r25, 0x78	; 120
     8de:	ad e7       	ldi	r26, 0x7D	; 125
     8e0:	b1 e0       	ldi	r27, 0x01	; 1
     8e2:	87 87       	std	Z+15, r24	; 0x0f
     8e4:	90 8b       	std	Z+16, r25	; 0x10
     8e6:	a1 8b       	std	Z+17, r26	; 0x11
     8e8:	b2 8b       	std	Z+18, r27	; 0x12
  TaskOne.cpu_reserve.secs = 0;
     8ea:	13 8a       	std	Z+19, r1	; 0x13
     8ec:	14 8a       	std	Z+20, r1	; 0x14
     8ee:	15 8a       	std	Z+21, r1	; 0x15
     8f0:	16 8a       	std	Z+22, r1	; 0x16
  TaskOne.cpu_reserve.nano_secs = 0;
     8f2:	17 8a       	std	Z+23, r1	; 0x17
     8f4:	10 8e       	std	Z+24, r1	; 0x18
     8f6:	11 8e       	std	Z+25, r1	; 0x19
     8f8:	12 8e       	std	Z+26, r1	; 0x1a
  TaskOne.offset.secs = 1;
     8fa:	c1 2c       	mov	r12, r1
     8fc:	d1 2c       	mov	r13, r1
     8fe:	76 01       	movw	r14, r12
     900:	c3 94       	inc	r12
     902:	c3 8e       	std	Z+27, r12	; 0x1b
     904:	d4 8e       	std	Z+28, r13	; 0x1c
     906:	e5 8e       	std	Z+29, r14	; 0x1d
     908:	f6 8e       	std	Z+30, r15	; 0x1e
  TaskOne.offset.nano_secs= 0;
     90a:	17 8e       	std	Z+31, r1	; 0x1f
     90c:	10 a2       	std	Z+32, r1	; 0x20
     90e:	11 a2       	std	Z+33, r1	; 0x21
     910:	12 a2       	std	Z+34, r1	; 0x22
  nrk_activate_task (&TaskOne);
     912:	cf 01       	movw	r24, r30
     914:	0e 94 83 22 	call	0x4506	; 0x4506 <nrk_activate_task>

  nrk_task_set_entry_function (&tx_task_info, tx_task);
     918:	69 eb       	ldi	r22, 0xB9	; 185
     91a:	73 e0       	ldi	r23, 0x03	; 3
     91c:	8d e5       	ldi	r24, 0x5D	; 93
     91e:	98 e0       	ldi	r25, 0x08	; 8
     920:	0e 94 69 2f 	call	0x5ed2	; 0x5ed2 <nrk_task_set_entry_function>
  nrk_task_set_stk (&tx_task_info, tx_task_stack, NRK_APP_STACKSIZE);
     924:	40 e8       	ldi	r20, 0x80	; 128
     926:	50 e0       	ldi	r21, 0x00	; 0
     928:	6a ee       	ldi	r22, 0xEA	; 234
     92a:	75 e0       	ldi	r23, 0x05	; 5
     92c:	8d e5       	ldi	r24, 0x5D	; 93
     92e:	98 e0       	ldi	r25, 0x08	; 8
     930:	0e 94 6d 2f 	call	0x5eda	; 0x5eda <nrk_task_set_stk>
  tx_task_info.prio = 1;
     934:	ed e5       	ldi	r30, 0x5D	; 93
     936:	f8 e0       	ldi	r31, 0x08	; 8
     938:	c0 87       	std	Z+8, r28	; 0x08
  tx_task_info.FirstActivation = TRUE;
     93a:	c7 83       	std	Z+7, r28	; 0x07
  tx_task_info.Type = BASIC_TASK;
     93c:	c1 87       	std	Z+9, r28	; 0x09
  tx_task_info.SchType = PREEMPTIVE;
     93e:	c2 87       	std	Z+10, r28	; 0x0a
  tx_task_info.period.secs = 0;
     940:	13 86       	std	Z+11, r1	; 0x0b
     942:	14 86       	std	Z+12, r1	; 0x0c
     944:	15 86       	std	Z+13, r1	; 0x0d
     946:	16 86       	std	Z+14, r1	; 0x0e
  tx_task_info.period.nano_secs = 5 * NANOS_PER_MS;
     948:	80 e4       	ldi	r24, 0x40	; 64
     94a:	9b e4       	ldi	r25, 0x4B	; 75
     94c:	ac e4       	ldi	r26, 0x4C	; 76
     94e:	b0 e0       	ldi	r27, 0x00	; 0
     950:	87 87       	std	Z+15, r24	; 0x0f
     952:	90 8b       	std	Z+16, r25	; 0x10
     954:	a1 8b       	std	Z+17, r26	; 0x11
     956:	b2 8b       	std	Z+18, r27	; 0x12
  tx_task_info.cpu_reserve.secs = 0;
     958:	13 8a       	std	Z+19, r1	; 0x13
     95a:	14 8a       	std	Z+20, r1	; 0x14
     95c:	15 8a       	std	Z+21, r1	; 0x15
     95e:	16 8a       	std	Z+22, r1	; 0x16
  tx_task_info.cpu_reserve.nano_secs = 0 * NANOS_PER_MS;
     960:	17 8a       	std	Z+23, r1	; 0x17
     962:	10 8e       	std	Z+24, r1	; 0x18
     964:	11 8e       	std	Z+25, r1	; 0x19
     966:	12 8e       	std	Z+26, r1	; 0x1a
  tx_task_info.offset.secs = 1;
     968:	c3 8e       	std	Z+27, r12	; 0x1b
     96a:	d4 8e       	std	Z+28, r13	; 0x1c
     96c:	e5 8e       	std	Z+29, r14	; 0x1d
     96e:	f6 8e       	std	Z+30, r15	; 0x1e
  tx_task_info.offset.nano_secs = 0;
     970:	17 8e       	std	Z+31, r1	; 0x1f
     972:	10 a2       	std	Z+32, r1	; 0x20
     974:	11 a2       	std	Z+33, r1	; 0x21
     976:	12 a2       	std	Z+34, r1	; 0x22
  nrk_activate_task (&tx_task_info);
     978:	cf 01       	movw	r24, r30
     97a:	0e 94 83 22 	call	0x4506	; 0x4506 <nrk_activate_task>

  tdma_task_config ();
}
     97e:	cf 91       	pop	r28
     980:	ff 90       	pop	r15
     982:	ef 90       	pop	r14
     984:	df 90       	pop	r13
     986:	cf 90       	pop	r12
  tx_task_info.cpu_reserve.nano_secs = 0 * NANOS_PER_MS;
  tx_task_info.offset.secs = 1;
  tx_task_info.offset.nano_secs = 0;
  nrk_activate_task (&tx_task_info);

  tdma_task_config ();
     988:	0c 94 29 0c 	jmp	0x1852	; 0x1852 <tdma_task_config>

0000098c <TWI_Master_Initialise>:

void TWI_Master_Initialise(void)

{

  TWBR = TWI_TWBR;                                  // Set bit rate register (Baudrate). Defined in header file.
     98c:	8a e0       	ldi	r24, 0x0A	; 10
     98e:	80 93 b8 00 	sts	0x00B8, r24

// TWSR = TWI_TWPS;                                  // Not used. Driver presumes prescaler to be 00.

  TWDR = 0xFF;                                      // Default content = SDA released.
     992:	8f ef       	ldi	r24, 0xFF	; 255
     994:	80 93 bb 00 	sts	0x00BB, r24

  TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins.
     998:	84 e0       	ldi	r24, 0x04	; 4
     99a:	80 93 bc 00 	sts	0x00BC, r24
     99e:	08 95       	ret

000009a0 <TWI_Transceiver_Busy>:

unsigned char TWI_Transceiver_Busy( void )

{

  return ( TWCR & (1<<TWIE) );                  // IF TWI Interrupt is enabled then the Transceiver is busy
     9a0:	80 91 bc 00 	lds	r24, 0x00BC

}
     9a4:	81 70       	andi	r24, 0x01	; 1
     9a6:	08 95       	ret

000009a8 <TWI_Get_State_Info>:

unsigned char TWI_Transceiver_Busy( void )

{

  return ( TWCR & (1<<TWIE) );                  // IF TWI Interrupt is enabled then the Transceiver is busy
     9a8:	80 91 bc 00 	lds	r24, 0x00BC

unsigned char TWI_Get_State_Info( void )

{

  while ( TWI_Transceiver_Busy() );             // Wait until TWI has completed the transmission.
     9ac:	80 fd       	sbrc	r24, 0
     9ae:	fc cf       	rjmp	.-8      	; 0x9a8 <TWI_Get_State_Info>

  return ( TWI_state );                         // Return error state.

}
     9b0:	80 91 10 02 	lds	r24, 0x0210
     9b4:	08 95       	ret

000009b6 <TWI_Start_Transceiver_With_Data>:

unsigned char TWI_Transceiver_Busy( void )

{

  return ( TWCR & (1<<TWIE) );                  // IF TWI Interrupt is enabled then the Transceiver is busy
     9b6:	20 91 bc 00 	lds	r18, 0x00BC
void TWI_Start_Transceiver_With_Data( unsigned char *msg, unsigned char msgSize )

{
  unsigned char temp;

  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.
     9ba:	20 fd       	sbrc	r18, 0
     9bc:	fc cf       	rjmp	.-8      	; 0x9b6 <TWI_Start_Transceiver_With_Data>

  TWI_msgSize = msgSize;                        // Number of data to transmit.
     9be:	60 93 86 03 	sts	0x0386, r22
  TWI_buf[0]  = msg[0];                         // Store slave address with R/W setting.
     9c2:	fc 01       	movw	r30, r24
     9c4:	20 81       	ld	r18, Z
     9c6:	20 93 87 03 	sts	0x0387, r18
  if (!( msg[0] & (TRUE<<TWI_READ_BIT) ))       // If it is a write operation, then also copy data.
     9ca:	20 ff       	sbrs	r18, 0
     9cc:	09 c0       	rjmp	.+18     	; 0x9e0 <TWI_Start_Transceiver_With_Data+0x2a>
  {
    for ( temp = 1; temp < msgSize; temp++ )
      TWI_buf[ temp ] = msg[ temp ];
  }

  TWI_statusReg.all = 0;      
     9ce:	10 92 84 03 	sts	0x0384, r1
  TWI_state         = TWI_NO_STATE ;
     9d2:	88 ef       	ldi	r24, 0xF8	; 248
     9d4:	80 93 10 02 	sts	0x0210, r24
  TWCR = (1<<TWEN)|                             // TWI Interface enabled.
     9d8:	85 ea       	ldi	r24, 0xA5	; 165
     9da:	80 93 bc 00 	sts	0x00BC, r24
     9de:	08 95       	ret
     9e0:	fc 01       	movw	r30, r24
     9e2:	31 96       	adiw	r30, 0x01	; 1
     9e4:	27 e8       	ldi	r18, 0x87	; 135
     9e6:	33 e0       	ldi	r19, 0x03	; 3

  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.

  TWI_msgSize = msgSize;                        // Number of data to transmit.
  TWI_buf[0]  = msg[0];                         // Store slave address with R/W setting.
  if (!( msg[0] & (TRUE<<TWI_READ_BIT) ))       // If it is a write operation, then also copy data.
     9e8:	d9 01       	movw	r26, r18
     9ea:	11 96       	adiw	r26, 0x01	; 1
     9ec:	8a 2f       	mov	r24, r26
     9ee:	82 1b       	sub	r24, r18
  {
    for ( temp = 1; temp < msgSize; temp++ )
     9f0:	86 17       	cp	r24, r22
     9f2:	68 f7       	brcc	.-38     	; 0x9ce <TWI_Start_Transceiver_With_Data+0x18>
      TWI_buf[ temp ] = msg[ temp ];
     9f4:	81 91       	ld	r24, Z+
     9f6:	8c 93       	st	X, r24
     9f8:	f8 cf       	rjmp	.-16     	; 0x9ea <TWI_Start_Transceiver_With_Data+0x34>

000009fa <TWI_Start_Transceiver>:

unsigned char TWI_Transceiver_Busy( void )

{

  return ( TWCR & (1<<TWIE) );                  // IF TWI Interrupt is enabled then the Transceiver is busy
     9fa:	80 91 bc 00 	lds	r24, 0x00BC
****************************************************************************/

void TWI_Start_Transceiver( void )

{
  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.
     9fe:	80 fd       	sbrc	r24, 0
     a00:	fc cf       	rjmp	.-8      	; 0x9fa <TWI_Start_Transceiver>
  TWI_statusReg.all = 0;      
     a02:	10 92 84 03 	sts	0x0384, r1
  TWI_state         = TWI_NO_STATE ;
     a06:	88 ef       	ldi	r24, 0xF8	; 248
     a08:	80 93 10 02 	sts	0x0210, r24
  TWCR = (1<<TWEN)|                             // TWI Interface enabled.
     a0c:	85 ea       	ldi	r24, 0xA5	; 165
     a0e:	80 93 bc 00 	sts	0x00BC, r24
     a12:	08 95       	ret

00000a14 <TWI_Get_Data_From_Transceiver>:

unsigned char TWI_Transceiver_Busy( void )

{

  return ( TWCR & (1<<TWIE) );                  // IF TWI Interrupt is enabled then the Transceiver is busy
     a14:	20 91 bc 00 	lds	r18, 0x00BC
unsigned char TWI_Get_Data_From_Transceiver( unsigned char *msg, unsigned char msgSize )

{
  unsigned char i;

  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.
     a18:	20 fd       	sbrc	r18, 0
     a1a:	fc cf       	rjmp	.-8      	; 0xa14 <TWI_Get_Data_From_Transceiver>

  if( TWI_statusReg.lastTransOK )               // Last transmission competed successfully.              
     a1c:	20 91 84 03 	lds	r18, 0x0384
     a20:	20 fd       	sbrc	r18, 0
     a22:	04 c0       	rjmp	.+8      	; 0xa2c <TWI_Get_Data_From_Transceiver+0x18>
    for ( i=0; i<msgSize; i++ )                 // Copy data from Transceiver buffer.
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
     a24:	80 91 84 03 	lds	r24, 0x0384
     a28:	81 70       	andi	r24, 0x01	; 1
     a2a:	08 95       	ret
     a2c:	27 e8       	ldi	r18, 0x87	; 135
     a2e:	33 e0       	ldi	r19, 0x03	; 3
     a30:	fc 01       	movw	r30, r24
{
  unsigned char i;

  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.

  if( TWI_statusReg.lastTransOK )               // Last transmission competed successfully.              
     a32:	d9 01       	movw	r26, r18
     a34:	8a 2f       	mov	r24, r26
     a36:	82 1b       	sub	r24, r18
  {                                             
    for ( i=0; i<msgSize; i++ )                 // Copy data from Transceiver buffer.
     a38:	86 17       	cp	r24, r22
     a3a:	a0 f7       	brcc	.-24     	; 0xa24 <TWI_Get_Data_From_Transceiver+0x10>
    {
      msg[ i ] = TWI_buf[ i ];
     a3c:	8d 91       	ld	r24, X+
     a3e:	81 93       	st	Z+, r24
     a40:	f9 cf       	rjmp	.-14     	; 0xa34 <TWI_Get_Data_From_Transceiver+0x20>

00000a42 <__vector_39>:
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/

ISR(TWI_vect) 
{
     a42:	1f 92       	push	r1
     a44:	0f 92       	push	r0
     a46:	0f b6       	in	r0, 0x3f	; 63
     a48:	0f 92       	push	r0
     a4a:	11 24       	eor	r1, r1
     a4c:	0b b6       	in	r0, 0x3b	; 59
     a4e:	0f 92       	push	r0
     a50:	2f 93       	push	r18
     a52:	3f 93       	push	r19
     a54:	8f 93       	push	r24
     a56:	9f 93       	push	r25
     a58:	ef 93       	push	r30
     a5a:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;


  switch (TWSR)
     a5c:	80 91 b9 00 	lds	r24, 0x00B9
     a60:	88 32       	cpi	r24, 0x28	; 40
     a62:	01 f1       	breq	.+64     	; 0xaa4 <__vector_39+0x62>
     a64:	40 f4       	brcc	.+16     	; 0xa76 <__vector_39+0x34>
     a66:	80 31       	cpi	r24, 0x10	; 16
     a68:	d9 f0       	breq	.+54     	; 0xaa0 <__vector_39+0x5e>
     a6a:	88 31       	cpi	r24, 0x18	; 24
     a6c:	d9 f0       	breq	.+54     	; 0xaa4 <__vector_39+0x62>
     a6e:	88 30       	cpi	r24, 0x08	; 8
     a70:	09 f0       	breq	.+2      	; 0xa74 <__vector_39+0x32>
     a72:	4a c0       	rjmp	.+148    	; 0xb08 <__vector_39+0xc6>
     a74:	15 c0       	rjmp	.+42     	; 0xaa0 <__vector_39+0x5e>
     a76:	80 34       	cpi	r24, 0x40	; 64
     a78:	91 f1       	breq	.+100    	; 0xade <__vector_39+0x9c>
     a7a:	28 f4       	brcc	.+10     	; 0xa86 <__vector_39+0x44>
     a7c:	88 33       	cpi	r24, 0x38	; 56
     a7e:	09 f0       	breq	.+2      	; 0xa82 <__vector_39+0x40>
     a80:	43 c0       	rjmp	.+134    	; 0xb08 <__vector_39+0xc6>
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     a82:	85 ea       	ldi	r24, 0xA5	; 165
     a84:	46 c0       	rjmp	.+140    	; 0xb12 <__vector_39+0xd0>
ISR(TWI_vect) 
{
  static unsigned char TWI_bufPtr;


  switch (TWSR)
     a86:	80 35       	cpi	r24, 0x50	; 80
     a88:	f1 f0       	breq	.+60     	; 0xac6 <__vector_39+0x84>
     a8a:	88 35       	cpi	r24, 0x58	; 88
     a8c:	e9 f5       	brne	.+122    	; 0xb08 <__vector_39+0xc6>
               (0<<TWWC);                                 // 
      }    
      break; 

    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     a8e:	80 91 bb 00 	lds	r24, 0x00BB
     a92:	e0 91 85 03 	lds	r30, 0x0385
     a96:	f0 e0       	ldi	r31, 0x00	; 0
     a98:	e9 57       	subi	r30, 0x79	; 121
     a9a:	fc 4f       	sbci	r31, 0xFC	; 252
     a9c:	80 83       	st	Z, r24
     a9e:	2d c0       	rjmp	.+90     	; 0xafa <__vector_39+0xb8>

  switch (TWSR)
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     aa0:	10 92 85 03 	sts	0x0385, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     aa4:	e0 91 85 03 	lds	r30, 0x0385
     aa8:	80 91 86 03 	lds	r24, 0x0386
     aac:	e8 17       	cp	r30, r24
     aae:	28 f5       	brcc	.+74     	; 0xafa <__vector_39+0xb8>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     ab0:	81 e0       	ldi	r24, 0x01	; 1
     ab2:	8e 0f       	add	r24, r30
     ab4:	80 93 85 03 	sts	0x0385, r24
     ab8:	f0 e0       	ldi	r31, 0x00	; 0
     aba:	e9 57       	subi	r30, 0x79	; 121
     abc:	fc 4f       	sbci	r31, 0xFC	; 252
     abe:	80 81       	ld	r24, Z
     ac0:	80 93 bb 00 	sts	0x00BB, r24
     ac4:	18 c0       	rjmp	.+48     	; 0xaf6 <__vector_39+0xb4>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     ac6:	e0 91 85 03 	lds	r30, 0x0385
     aca:	81 e0       	ldi	r24, 0x01	; 1
     acc:	8e 0f       	add	r24, r30
     ace:	80 93 85 03 	sts	0x0385, r24
     ad2:	80 91 bb 00 	lds	r24, 0x00BB
     ad6:	f0 e0       	ldi	r31, 0x00	; 0
     ad8:	e9 57       	subi	r30, 0x79	; 121
     ada:	fc 4f       	sbci	r31, 0xFC	; 252
     adc:	80 83       	st	Z, r24

    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     ade:	20 91 85 03 	lds	r18, 0x0385
     ae2:	30 e0       	ldi	r19, 0x00	; 0
     ae4:	80 91 86 03 	lds	r24, 0x0386
     ae8:	90 e0       	ldi	r25, 0x00	; 0
     aea:	01 97       	sbiw	r24, 0x01	; 1
     aec:	28 17       	cp	r18, r24
     aee:	39 07       	cpc	r19, r25
     af0:	14 f4       	brge	.+4      	; 0xaf6 <__vector_39+0xb4>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     af2:	85 ec       	ldi	r24, 0xC5	; 197
     af4:	0e c0       	rjmp	.+28     	; 0xb12 <__vector_39+0xd0>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     af6:	85 e8       	ldi	r24, 0x85	; 133
     af8:	0c c0       	rjmp	.+24     	; 0xb12 <__vector_39+0xd0>
      }    
      break; 

    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     afa:	80 91 84 03 	lds	r24, 0x0384
     afe:	81 60       	ori	r24, 0x01	; 1
     b00:	80 93 84 03 	sts	0x0384, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     b04:	84 e9       	ldi	r24, 0x94	; 148
     b06:	05 c0       	rjmp	.+10     	; 0xb12 <__vector_39+0xd0>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     b08:	80 91 b9 00 	lds	r24, 0x00B9
     b0c:	80 93 10 02 	sts	0x0210, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     b10:	84 e0       	ldi	r24, 0x04	; 4
     b12:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }

}
     b16:	ff 91       	pop	r31
     b18:	ef 91       	pop	r30
     b1a:	9f 91       	pop	r25
     b1c:	8f 91       	pop	r24
     b1e:	3f 91       	pop	r19
     b20:	2f 91       	pop	r18
     b22:	0f 90       	pop	r0
     b24:	0b be       	out	0x3b, r0	; 59
     b26:	0f 90       	pop	r0
     b28:	0f be       	out	0x3f, r0	; 63
     b2a:	0f 90       	pop	r0
     b2c:	1f 90       	pop	r1
     b2e:	18 95       	reti

00000b30 <_tdma_rx_master>:
{
  int8_t v, i;
  static uint8_t cnt=0;
  v = 0;

  if (tdma_rx_buf_empty != 1) {
     b30:	80 91 bc 03 	lds	r24, 0x03BC
     b34:	81 30       	cpi	r24, 0x01	; 1
     b36:	99 f0       	breq	.+38     	; 0xb5e <_tdma_rx_master+0x2e>
    rf_rx_off();
     b38:	0e 94 6b 0d 	call	0x1ad6	; 0x1ad6 <rf_rx_off>
    rf_rx_on();
     b3c:	0e 94 65 0d 	call	0x1aca	; 0x1aca <rf_rx_on>
    cnt++;
     b40:	80 91 91 03 	lds	r24, 0x0391
     b44:	8f 5f       	subi	r24, 0xFF	; 255
     b46:	80 93 91 03 	sts	0x0391, r24
    // catch annoying race condition, FIXME: why does this really happen?
    if(cnt>2){ tdma_rx_buf_empty=0;
     b4a:	83 30       	cpi	r24, 0x03	; 3
     b4c:	30 f0       	brcs	.+12     	; 0xb5a <_tdma_rx_master+0x2a>
     b4e:	10 92 bc 03 	sts	0x03BC, r1
          nrk_event_signal (tdma_rx_pkt_signal);
     b52:	80 91 f1 08 	lds	r24, 0x08F1
     b56:	0e 94 c2 1f 	call	0x3f84	; 0x3f84 <nrk_event_signal>
	}
    return NRK_ERROR;
     b5a:	8f ef       	ldi	r24, 0xFF	; 255
     b5c:	08 95       	ret
    }
cnt=0;
     b5e:	10 92 91 03 	sts	0x0391, r1
  #ifdef GPIO_DEBUG
    nrk_gpio_set(NRK_MISO);
  #endif
//  if (rf_rx_check_fifop () == 1) {
  //    v = rf_polling_rx_packet ();
  v = rf_rx_packet_nonblock ();
     b62:	0e 94 6f 0e 	call	0x1cde	; 0x1cde <rf_rx_packet_nonblock>
      if (v == 1) {
     b66:	81 30       	cpi	r24, 0x01	; 1
     b68:	91 f5       	brne	.+100    	; 0xbce <_tdma_rx_master+0x9e>
        // Grab packet, do good stuff
        if (tdma_rfRxInfo.length > TDMA_PCF_HEADER) {
     b6a:	60 91 e1 05 	lds	r22, 0x05E1
     b6e:	6d 30       	cpi	r22, 0x0D	; 13
     b70:	6c f1       	brlt	.+90     	; 0xbcc <_tdma_rx_master+0x9c>
	if(_tdma_aes_enabled)
     b72:	80 91 c7 03 	lds	r24, 0x03C7
     b76:	81 11       	cpse	r24, r1
     b78:	07 c0       	rjmp	.+14     	; 0xb88 <_tdma_rx_master+0x58>
   		 	nrk_gpio_clr(NRK_MISO);
  		#endif
			return NRK_ERROR; 
		}
	 }
	  tdma_rx_buf_empty = 0;
     b7a:	10 92 bc 03 	sts	0x03BC, r1
          nrk_event_signal (tdma_rx_pkt_signal);
     b7e:	80 91 f1 08 	lds	r24, 0x08F1
     b82:	0e 94 c2 1f 	call	0x3f84	; 0x3f84 <nrk_event_signal>
     b86:	22 c0       	rjmp	.+68     	; 0xbcc <_tdma_rx_master+0x9c>
      if (v == 1) {
        // Grab packet, do good stuff
        if (tdma_rfRxInfo.length > TDMA_PCF_HEADER) {
	if(_tdma_aes_enabled)
	{
          aes_decrypt(tdma_rfRxInfo.pPayload, tdma_rfRxInfo.length );
     b88:	80 91 e3 05 	lds	r24, 0x05E3
     b8c:	90 91 e4 05 	lds	r25, 0x05E4
     b90:	0e 94 45 11 	call	0x228a	; 0x228a <aes_decrypt>
	  if(tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-1]!= 0xCA ||
     b94:	80 91 e3 05 	lds	r24, 0x05E3
     b98:	90 91 e4 05 	lds	r25, 0x05E4
     b9c:	20 91 e1 05 	lds	r18, 0x05E1
     ba0:	82 0f       	add	r24, r18
     ba2:	91 1d       	adc	r25, r1
     ba4:	27 fd       	sbrc	r18, 7
     ba6:	9a 95       	dec	r25
     ba8:	fc 01       	movw	r30, r24
     baa:	31 97       	sbiw	r30, 0x01	; 1
     bac:	20 81       	ld	r18, Z
     bae:	2a 3c       	cpi	r18, 0xCA	; 202
     bb0:	a1 f6       	brne	.-88     	; 0xb5a <_tdma_rx_master+0x2a>
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-2]!= 0xFE ||
     bb2:	31 97       	sbiw	r30, 0x01	; 1
        // Grab packet, do good stuff
        if (tdma_rfRxInfo.length > TDMA_PCF_HEADER) {
	if(_tdma_aes_enabled)
	{
          aes_decrypt(tdma_rfRxInfo.pPayload, tdma_rfRxInfo.length );
	  if(tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-1]!= 0xCA ||
     bb4:	20 81       	ld	r18, Z
     bb6:	2e 3f       	cpi	r18, 0xFE	; 254
     bb8:	81 f6       	brne	.-96     	; 0xb5a <_tdma_rx_master+0x2a>
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-2]!= 0xFE ||
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-3]!= 0xBE ||
     bba:	31 97       	sbiw	r30, 0x01	; 1
        if (tdma_rfRxInfo.length > TDMA_PCF_HEADER) {
	if(_tdma_aes_enabled)
	{
          aes_decrypt(tdma_rfRxInfo.pPayload, tdma_rfRxInfo.length );
	  if(tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-1]!= 0xCA ||
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-2]!= 0xFE ||
     bbc:	20 81       	ld	r18, Z
     bbe:	2e 3b       	cpi	r18, 0xBE	; 190
     bc0:	61 f6       	brne	.-104    	; 0xb5a <_tdma_rx_master+0x2a>
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-3]!= 0xBE ||
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-4]!= 0xEF ) 
     bc2:	31 97       	sbiw	r30, 0x01	; 1
	if(_tdma_aes_enabled)
	{
          aes_decrypt(tdma_rfRxInfo.pPayload, tdma_rfRxInfo.length );
	  if(tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-1]!= 0xCA ||
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-2]!= 0xFE ||
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-3]!= 0xBE ||
     bc4:	80 81       	ld	r24, Z
     bc6:	8f 3e       	cpi	r24, 0xEF	; 239
     bc8:	c1 f2       	breq	.-80     	; 0xb7a <_tdma_rx_master+0x4a>
     bca:	c7 cf       	rjmp	.-114    	; 0xb5a <_tdma_rx_master+0x2a>
//  if (rf_rx_check_fifop () == 1) {
  //    v = rf_polling_rx_packet ();
  v = rf_rx_packet_nonblock ();
      if (v == 1) {
        // Grab packet, do good stuff
        if (tdma_rfRxInfo.length > TDMA_PCF_HEADER) {
     bcc:	81 e0       	ldi	r24, 0x01	; 1
  #ifdef GPIO_DEBUG
    nrk_gpio_clr(NRK_MISO);
  #endif

  return v;
}
     bce:	08 95       	ret

00000bd0 <rf_rx_callback>:
 */
RF_RX_INFO *rf_rx_callback (RF_RX_INFO * pRRI)
{
  // Any code here gets called the instant a packet is received from the interrupt   
  return pRRI;
}
     bd0:	08 95       	ret

00000bd2 <tdma_aes_setkey>:

void tdma_aes_setkey(uint8_t *key)
{
uint8_t i;
	aes_setkey(key);
     bd2:	0c 94 d4 10 	jmp	0x21a8	; 0x21a8 <aes_setkey>

00000bd6 <tdma_aes_enable>:
}


void tdma_aes_enable()
{
  _tdma_aes_enabled=1;
     bd6:	81 e0       	ldi	r24, 0x01	; 1
     bd8:	80 93 c7 03 	sts	0x03C7, r24
     bdc:	08 95       	ret

00000bde <tdma_aes_disable>:
}

void tdma_aes_disable()
{
  _tdma_aes_enabled=1;
     bde:	81 e0       	ldi	r24, 0x01	; 1
     be0:	80 93 c7 03 	sts	0x03C7, r24
     be4:	08 95       	ret

00000be6 <tdma_sync_ok>:
}

uint8_t tdma_sync_ok()
{
return sync_status;
}
     be6:	80 91 94 03 	lds	r24, 0x0394
     bea:	08 95       	ret

00000bec <tdma_set_error_callback>:

int8_t tdma_set_error_callback(void (*fp)(void))
{
	if(fp==NULL ) return NRK_ERROR;
     bec:	00 97       	sbiw	r24, 0x00	; 0
     bee:	31 f0       	breq	.+12     	; 0xbfc <tdma_set_error_callback+0x10>
	tdma_error_callback=fp;
     bf0:	90 93 93 03 	sts	0x0393, r25
     bf4:	80 93 92 03 	sts	0x0392, r24
return NRK_OK;
     bf8:	81 e0       	ldi	r24, 0x01	; 1
     bfa:	08 95       	ret
return sync_status;
}

int8_t tdma_set_error_callback(void (*fp)(void))
{
	if(fp==NULL ) return NRK_ERROR;
     bfc:	8f ef       	ldi	r24, 0xFF	; 255
	tdma_error_callback=fp;
return NRK_OK;
}
     bfe:	08 95       	ret

00000c00 <tdma_tx_slot_add>:


int8_t tdma_tx_slot_add (uint16_t slot)
{
  tdma_tx_sched[0] = slot;
     c00:	90 93 ca 03 	sts	0x03CA, r25
     c04:	80 93 c9 03 	sts	0x03C9, r24
  tdma_tx_slots = 1;
     c08:	81 e0       	ldi	r24, 0x01	; 1
     c0a:	80 93 c8 03 	sts	0x03C8, r24
  return NRK_OK;
}
     c0e:	08 95       	ret

00000c10 <tdma_tx_reserve_set>:
  else
    return NRK_ERROR;
#else
  return NRK_ERROR;
#endif
}
     c10:	8f ef       	ldi	r24, 0xFF	; 255
     c12:	08 95       	ret

00000c14 <tdma_tx_reserve_get>:
  else
    return 0;
#else
  return 0;
#endif
}
     c14:	80 e0       	ldi	r24, 0x00	; 0
     c16:	90 e0       	ldi	r25, 0x00	; 0
     c18:	08 95       	ret

00000c1a <tdma_set_rf_power>:

int8_t tdma_set_rf_power (uint8_t power)
{
  if (power > 31)
     c1a:	80 32       	cpi	r24, 0x20	; 32
     c1c:	20 f4       	brcc	.+8      	; 0xc26 <tdma_set_rf_power+0xc>
    return NRK_ERROR;
  rf_tx_power (power);
     c1e:	0e 94 b3 0c 	call	0x1966	; 0x1966 <rf_tx_power>
  return NRK_OK;
     c22:	81 e0       	ldi	r24, 0x01	; 1
     c24:	08 95       	ret
}

int8_t tdma_set_rf_power (uint8_t power)
{
  if (power > 31)
    return NRK_ERROR;
     c26:	8f ef       	ldi	r24, 0xFF	; 255
  rf_tx_power (power);
  return NRK_OK;
}
     c28:	08 95       	ret

00000c2a <tdma_set_channel>:

int8_t tdma_set_channel (uint8_t chan)
{
  if (chan > 26)
     c2a:	8b 31       	cpi	r24, 0x1B	; 27
     c2c:	68 f4       	brcc	.+26     	; 0xc48 <tdma_set_channel+0x1e>
     c2e:	68 2f       	mov	r22, r24
    return NRK_ERROR;
  tdma_chan = chan;
     c30:	80 93 ba 03 	sts	0x03BA, r24
//rf_init (&tdma_rfRxInfo, chan, 0xFFFF, 0x00000);
  rf_init (&tdma_rfRxInfo, chan, 0x2420, 0x1214);
     c34:	24 e1       	ldi	r18, 0x14	; 20
     c36:	32 e1       	ldi	r19, 0x12	; 18
     c38:	40 e2       	ldi	r20, 0x20	; 32
     c3a:	54 e2       	ldi	r21, 0x24	; 36
     c3c:	8e ed       	ldi	r24, 0xDE	; 222
     c3e:	95 e0       	ldi	r25, 0x05	; 5
     c40:	0e 94 f5 0c 	call	0x19ea	; 0x19ea <rf_init>
  return NRK_OK;
     c44:	81 e0       	ldi	r24, 0x01	; 1
     c46:	08 95       	ret
}

int8_t tdma_set_channel (uint8_t chan)
{
  if (chan > 26)
    return NRK_ERROR;
     c48:	8f ef       	ldi	r24, 0xFF	; 255
  tdma_chan = chan;
//rf_init (&tdma_rfRxInfo, chan, 0xFFFF, 0x00000);
  rf_init (&tdma_rfRxInfo, chan, 0x2420, 0x1214);
  return NRK_OK;
}
     c4a:	08 95       	ret

00000c4c <tdma_set_slot_len_ms>:

int8_t tdma_set_slot_len_ms (uint16_t len)
{
  tdma_slot_len_ms = len;
     c4c:	90 93 c2 03 	sts	0x03C2, r25
     c50:	80 93 c1 03 	sts	0x03C1, r24
  _tdma_slot_time.nano_secs = len * NANOS_PER_MS;
     c54:	e0 ea       	ldi	r30, 0xA0	; 160
     c56:	f3 e0       	ldi	r31, 0x03	; 3
     c58:	dc 01       	movw	r26, r24
     c5a:	20 e4       	ldi	r18, 0x40	; 64
     c5c:	32 e4       	ldi	r19, 0x42	; 66
     c5e:	4f e0       	ldi	r20, 0x0F	; 15
     c60:	50 e0       	ldi	r21, 0x00	; 0
     c62:	0e 94 b0 31 	call	0x6360	; 0x6360 <__muluhisi3>
     c66:	64 83       	std	Z+4, r22	; 0x04
     c68:	75 83       	std	Z+5, r23	; 0x05
     c6a:	86 83       	std	Z+6, r24	; 0x06
     c6c:	97 83       	std	Z+7, r25	; 0x07
  _tdma_slot_time.secs = 0;
     c6e:	10 82       	st	Z, r1
     c70:	11 82       	std	Z+1, r1	; 0x01
     c72:	12 82       	std	Z+2, r1	; 0x02
     c74:	13 82       	std	Z+3, r1	; 0x03
  return NRK_OK;
}
     c76:	81 e0       	ldi	r24, 0x01	; 1
     c78:	08 95       	ret

00000c7a <tdma_set_slots_per_cycle>:


int8_t tdma_set_slots_per_cycle (uint16_t slots_per_cycle)
{

  tdma_slots_per_cycle = slots_per_cycle;
     c7a:	90 93 c0 03 	sts	0x03C0, r25
     c7e:	80 93 bf 03 	sts	0x03BF, r24
}
     c82:	08 95       	ret

00000c84 <tdma_send>:

int8_t tdma_send (tdma_info * fd, uint8_t * buf, uint8_t len, uint8_t flags)
{
     c84:	cf 92       	push	r12
     c86:	df 92       	push	r13
     c88:	ef 92       	push	r14
     c8a:	ff 92       	push	r15
     c8c:	cf 93       	push	r28
     c8e:	df 93       	push	r29
     c90:	00 d0       	rcall	.+0      	; 0xc92 <tdma_send+0xe>
     c92:	cd b7       	in	r28, 0x3d	; 61
     c94:	de b7       	in	r29, 0x3e	; 62
     c96:	6c 01       	movw	r12, r24
     c98:	7b 01       	movw	r14, r22
  uint32_t mask;
  uint8_t i;

  if (tx_data_ready == 1)
     c9a:	80 91 c3 03 	lds	r24, 0x03C3
     c9e:	81 30       	cpi	r24, 0x01	; 1
     ca0:	09 f4       	brne	.+2      	; 0xca4 <tdma_send+0x20>
     ca2:	8d c0       	rjmp	.+282    	; 0xdbe <tdma_send+0x13a>
    return NRK_ERROR;
  if (len == 0)
     ca4:	44 23       	and	r20, r20
     ca6:	09 f4       	brne	.+2      	; 0xcaa <tdma_send+0x26>
     ca8:	8a c0       	rjmp	.+276    	; 0xdbe <tdma_send+0x13a>
    return NRK_ERROR;
  if (buf == NULL)
     caa:	61 15       	cp	r22, r1
     cac:	71 05       	cpc	r23, r1
     cae:	09 f4       	brne	.+2      	; 0xcb2 <tdma_send+0x2e>
     cb0:	86 c0       	rjmp	.+268    	; 0xdbe <tdma_send+0x13a>
    return NRK_ERROR;
  if (fd == NULL)
     cb2:	c1 14       	cp	r12, r1
     cb4:	d1 04       	cpc	r13, r1
     cb6:	09 f4       	brne	.+2      	; 0xcba <tdma_send+0x36>
     cb8:	82 c0       	rjmp	.+260    	; 0xdbe <tdma_send+0x13a>
    if (nrk_reserve_consume (tx_reserve) == NRK_ERROR) {
      return NRK_ERROR;
    }
  }
#endif
  if (flags == TDMA_BLOCKING)
     cba:	21 11       	cpse	r18, r1
     cbc:	08 c0       	rjmp	.+16     	; 0xcce <tdma_send+0x4a>
    nrk_signal_register (tdma_tx_pkt_done_signal);
     cbe:	80 91 f2 08 	lds	r24, 0x08F2
     cc2:	2a 83       	std	Y+2, r18	; 0x02
     cc4:	49 83       	std	Y+1, r20	; 0x01
     cc6:	0e 94 90 1f 	call	0x3f20	; 0x3f20 <nrk_signal_register>
     cca:	49 81       	ldd	r20, Y+1	; 0x01
     ccc:	2a 81       	ldd	r18, Y+2	; 0x02

  tx_data_ready = 1;
     cce:	81 e0       	ldi	r24, 0x01	; 1
     cd0:	80 93 c3 03 	sts	0x03C3, r24

  tdma_rfTxInfo.pPayload = tdma_tx_buf;
     cd4:	81 e4       	ldi	r24, 0x41	; 65
     cd6:	94 e0       	ldi	r25, 0x04	; 4
     cd8:	90 93 17 07 	sts	0x0717, r25
     cdc:	80 93 16 07 	sts	0x0716, r24
// Setup the header data
  tdma_rfTxInfo.pPayload[TDMA_SLOT_HIGH] = (fd->slot >> 8) & 0xff;
     ce0:	f6 01       	movw	r30, r12
     ce2:	81 81       	ldd	r24, Z+1	; 0x01
     ce4:	80 93 42 04 	sts	0x0442, r24
  tdma_rfTxInfo.pPayload[TDMA_SLOT_LOW] = (fd->slot & 0xff);
     ce8:	80 81       	ld	r24, Z
     cea:	80 93 41 04 	sts	0x0441, r24
  tdma_rfTxInfo.pPayload[TDMA_DST_HIGH] = (fd->dst >> 8) & 0xff;
     cee:	85 81       	ldd	r24, Z+5	; 0x05
     cf0:	96 81       	ldd	r25, Z+6	; 0x06
     cf2:	90 93 44 04 	sts	0x0444, r25
  tdma_rfTxInfo.pPayload[TDMA_DST_LOW] = (fd->dst & 0xff);
     cf6:	80 93 43 04 	sts	0x0443, r24
//  tdma_rfTxInfo.pPayload[TDMA_SRC_HIGH] = (fd->src >> 8) & 0xff;
  tdma_rfTxInfo.pPayload[TDMA_SRC_HIGH] = (tdma_my_mac & 0xff);
     cfa:	80 91 c6 03 	lds	r24, 0x03C6
     cfe:	80 93 46 04 	sts	0x0446, r24
  tdma_rfTxInfo.pPayload[TDMA_SRC_LOW] = (tdma_my_mac >> 8) & 0xff;
     d02:	10 92 45 04 	sts	0x0445, r1
  fd->seq_num++;
     d06:	81 85       	ldd	r24, Z+9	; 0x09
     d08:	92 85       	ldd	r25, Z+10	; 0x0a
     d0a:	01 96       	adiw	r24, 0x01	; 1
     d0c:	92 87       	std	Z+10, r25	; 0x0a
     d0e:	81 87       	std	Z+9, r24	; 0x09
  tdma_rfTxInfo.pPayload[TDMA_SEQ_NUM_HIGH] = ((fd->seq_num>>8) & 0xff);
     d10:	90 93 48 04 	sts	0x0448, r25
  tdma_rfTxInfo.pPayload[TDMA_SEQ_NUM_LOW] = (fd->seq_num & 0xff);
     d14:	80 93 47 04 	sts	0x0447, r24
  tdma_rfTxInfo.pPayload[TDMA_CYCLE_SIZE_HIGH] = (fd->cycle_size >> 8) & 0xff;
     d18:	83 81       	ldd	r24, Z+3	; 0x03
     d1a:	80 93 4a 04 	sts	0x044A, r24
  tdma_rfTxInfo.pPayload[TDMA_CYCLE_SIZE_LOW] = (fd->cycle_size & 0xff);
     d1e:	82 81       	ldd	r24, Z+2	; 0x02
     d20:	80 93 49 04 	sts	0x0449, r24
  tdma_rfTxInfo.pPayload[TDMA_TTL] = tdma_ttl<<4 | tdma_ttl;
     d24:	30 91 c4 03 	lds	r19, 0x03C4
     d28:	f0 e1       	ldi	r31, 0x10	; 16
     d2a:	3f 9f       	mul	r19, r31
     d2c:	c0 01       	movw	r24, r0
     d2e:	11 24       	eor	r1, r1
     d30:	83 2b       	or	r24, r19
     d32:	80 93 4b 04 	sts	0x044B, r24
     d36:	5e 2d       	mov	r21, r14

// Copy the user payload to the back of the header
  for (i = 0; i < len; i++)
     d38:	f7 01       	movw	r30, r14
     d3a:	8c e0       	ldi	r24, 0x0C	; 12
     d3c:	90 e0       	ldi	r25, 0x00	; 0
     d3e:	3e 2f       	mov	r19, r30
     d40:	35 1b       	sub	r19, r21
     d42:	34 17       	cp	r19, r20
     d44:	50 f4       	brcc	.+20     	; 0xd5a <tdma_send+0xd6>
    tdma_rfTxInfo.pPayload[i + TDMA_PCF_HEADER] = buf[i];
     d46:	31 91       	ld	r19, Z+
     d48:	a0 91 16 07 	lds	r26, 0x0716
     d4c:	b0 91 17 07 	lds	r27, 0x0717
     d50:	a8 0f       	add	r26, r24
     d52:	b9 1f       	adc	r27, r25
     d54:	3c 93       	st	X, r19
     d56:	01 96       	adiw	r24, 0x01	; 1
     d58:	f2 cf       	rjmp	.-28     	; 0xd3e <tdma_send+0xba>
// Set packet length with header
  tdma_rfTxInfo.length = len + TDMA_PCF_HEADER;
     d5a:	44 5f       	subi	r20, 0xF4	; 244
     d5c:	40 93 15 07 	sts	0x0715, r20
#ifdef DEBUG
  nrk_kprintf (PSTR ("Waiting for tx done signal\r\n"));
#endif

  if (flags == TDMA_BLOCKING) {
     d60:	21 11       	cpse	r18, r1
     d62:	2b c0       	rjmp	.+86     	; 0xdba <tdma_send+0x136>
    mask = nrk_event_wait (SIG (tdma_tx_pkt_done_signal));
     d64:	81 e0       	ldi	r24, 0x01	; 1
     d66:	90 e0       	ldi	r25, 0x00	; 0
     d68:	a0 e0       	ldi	r26, 0x00	; 0
     d6a:	b0 e0       	ldi	r27, 0x00	; 0
     d6c:	bc 01       	movw	r22, r24
     d6e:	cd 01       	movw	r24, r26
     d70:	00 90 f2 08 	lds	r0, 0x08F2
     d74:	04 c0       	rjmp	.+8      	; 0xd7e <tdma_send+0xfa>
     d76:	66 0f       	add	r22, r22
     d78:	77 1f       	adc	r23, r23
     d7a:	88 1f       	adc	r24, r24
     d7c:	99 1f       	adc	r25, r25
     d7e:	0a 94       	dec	r0
     d80:	d2 f7       	brpl	.-12     	; 0xd76 <tdma_send+0xf2>
     d82:	0e 94 33 20 	call	0x4066	; 0x4066 <nrk_event_wait>
     d86:	6b 01       	movw	r12, r22
     d88:	7c 01       	movw	r14, r24
    if (mask == 0)
     d8a:	61 15       	cp	r22, r1
     d8c:	71 05       	cpc	r23, r1
     d8e:	81 05       	cpc	r24, r1
     d90:	91 05       	cpc	r25, r1
     d92:	21 f4       	brne	.+8      	; 0xd9c <tdma_send+0x118>
      nrk_kprintf (PSTR ("TDMA TX: Error calling event wait\r\n"));
     d94:	8f e6       	ldi	r24, 0x6F	; 111
     d96:	92 e0       	ldi	r25, 0x02	; 2
     d98:	0e 94 d4 11 	call	0x23a8	; 0x23a8 <nrk_kprintf>
    if ((mask & SIG (tdma_tx_pkt_done_signal)) == 0)
     d9c:	00 90 f2 08 	lds	r0, 0x08F2
     da0:	04 c0       	rjmp	.+8      	; 0xdaa <tdma_send+0x126>
     da2:	f6 94       	lsr	r15
     da4:	e7 94       	ror	r14
     da6:	d7 94       	ror	r13
     da8:	c7 94       	ror	r12
     daa:	0a 94       	dec	r0
     dac:	d2 f7       	brpl	.-12     	; 0xda2 <tdma_send+0x11e>
     dae:	c0 fc       	sbrc	r12, 0
     db0:	04 c0       	rjmp	.+8      	; 0xdba <tdma_send+0x136>
      nrk_kprintf (PSTR ("TDMA TX: Woke up on wrong signal\r\n"));
     db2:	8c e4       	ldi	r24, 0x4C	; 76
     db4:	92 e0       	ldi	r25, 0x02	; 2
     db6:	0e 94 d4 11 	call	0x23a8	; 0x23a8 <nrk_kprintf>
    return NRK_OK;
     dba:	81 e0       	ldi	r24, 0x01	; 1
     dbc:	01 c0       	rjmp	.+2      	; 0xdc0 <tdma_send+0x13c>
{
  uint32_t mask;
  uint8_t i;

  if (tx_data_ready == 1)
    return NRK_ERROR;
     dbe:	8f ef       	ldi	r24, 0xFF	; 255
      nrk_kprintf (PSTR ("TDMA TX: Woke up on wrong signal\r\n"));
    return NRK_OK;
  }

  return NRK_OK;
}
     dc0:	0f 90       	pop	r0
     dc2:	0f 90       	pop	r0
     dc4:	df 91       	pop	r29
     dc6:	cf 91       	pop	r28
     dc8:	ff 90       	pop	r15
     dca:	ef 90       	pop	r14
     dcc:	df 90       	pop	r13
     dce:	cf 90       	pop	r12
     dd0:	08 95       	ret

00000dd2 <tdma_recv>:

int8_t tdma_recv (tdma_info * fd, uint8_t * buf, uint8_t * len, uint8_t flags)
{
     dd2:	8f 92       	push	r8
     dd4:	9f 92       	push	r9
     dd6:	af 92       	push	r10
     dd8:	bf 92       	push	r11
     dda:	cf 92       	push	r12
     ddc:	df 92       	push	r13
     dde:	ef 92       	push	r14
     de0:	ff 92       	push	r15
     de2:	0f 93       	push	r16
     de4:	1f 93       	push	r17
     de6:	cf 93       	push	r28
     de8:	df 93       	push	r29
     dea:	1f 92       	push	r1
     dec:	cd b7       	in	r28, 0x3d	; 61
     dee:	de b7       	in	r29, 0x3e	; 62
     df0:	4c 01       	movw	r8, r24
     df2:	8b 01       	movw	r16, r22
     df4:	5a 01       	movw	r10, r20
     df6:	80 91 bc 03 	lds	r24, 0x03BC
  nrk_sig_mask_t event;
  uint8_t i;
  if (flags == TDMA_BLOCKING) {
     dfa:	21 11       	cpse	r18, r1
     dfc:	1c c0       	rjmp	.+56     	; 0xe36 <tdma_recv+0x64>
    if (tdma_rx_buf_empty == 1) {
     dfe:	81 30       	cpi	r24, 0x01	; 1
     e00:	f1 f4       	brne	.+60     	; 0xe3e <tdma_recv+0x6c>
      nrk_signal_register (tdma_rx_pkt_signal);
     e02:	80 91 f1 08 	lds	r24, 0x08F1
     e06:	29 83       	std	Y+1, r18	; 0x01
     e08:	0e 94 90 1f 	call	0x3f20	; 0x3f20 <nrk_signal_register>
      event = nrk_event_wait (SIG (tdma_rx_pkt_signal));
     e0c:	81 e0       	ldi	r24, 0x01	; 1
     e0e:	90 e0       	ldi	r25, 0x00	; 0
     e10:	a0 e0       	ldi	r26, 0x00	; 0
     e12:	b0 e0       	ldi	r27, 0x00	; 0
     e14:	bc 01       	movw	r22, r24
     e16:	cd 01       	movw	r24, r26
     e18:	00 90 f1 08 	lds	r0, 0x08F1
     e1c:	04 c0       	rjmp	.+8      	; 0xe26 <tdma_recv+0x54>
     e1e:	66 0f       	add	r22, r22
     e20:	77 1f       	adc	r23, r23
     e22:	88 1f       	adc	r24, r24
     e24:	99 1f       	adc	r25, r25
     e26:	0a 94       	dec	r0
     e28:	d2 f7       	brpl	.-12     	; 0xe1e <tdma_recv+0x4c>
     e2a:	0e 94 33 20 	call	0x4066	; 0x4066 <nrk_event_wait>
     e2e:	6b 01       	movw	r12, r22
     e30:	7c 01       	movw	r14, r24
     e32:	29 81       	ldd	r18, Y+1	; 0x01
     e34:	04 c0       	rjmp	.+8      	; 0xe3e <tdma_recv+0x6c>
    }
  }
  else if (tdma_rx_buf_empty == 1)
     e36:	81 30       	cpi	r24, 0x01	; 1
     e38:	11 f4       	brne	.+4      	; 0xe3e <tdma_recv+0x6c>
    return NRK_ERROR;
     e3a:	8f ef       	ldi	r24, 0xFF	; 255
     e3c:	7c c0       	rjmp	.+248    	; 0xf36 <tdma_recv+0x164>

  if (tdma_rfRxInfo.length < TDMA_PCF_HEADER)
     e3e:	80 91 e1 05 	lds	r24, 0x05E1
     e42:	8c 30       	cpi	r24, 0x0C	; 12
     e44:	d4 f3       	brlt	.-12     	; 0xe3a <tdma_recv+0x68>
    return NRK_ERROR;
  // Set the length
  *len = (uint8_t) (tdma_rfRxInfo.length - TDMA_PCF_HEADER);
     e46:	8c 50       	subi	r24, 0x0C	; 12
     e48:	d5 01       	movw	r26, r10
     e4a:	8c 93       	st	X, r24
  // Copy the payload data
  for (i = 0; i < *len; i++)
     e4c:	80 e0       	ldi	r24, 0x00	; 0
     e4e:	f5 01       	movw	r30, r10
     e50:	90 81       	ld	r25, Z
     e52:	89 17       	cp	r24, r25
     e54:	78 f4       	brcc	.+30     	; 0xe74 <tdma_recv+0xa2>
    buf[i] = tdma_rfRxInfo.pPayload[i + TDMA_PCF_HEADER];
     e56:	48 2f       	mov	r20, r24
     e58:	50 e0       	ldi	r21, 0x00	; 0
     e5a:	e0 91 e3 05 	lds	r30, 0x05E3
     e5e:	f0 91 e4 05 	lds	r31, 0x05E4
     e62:	e4 0f       	add	r30, r20
     e64:	f5 1f       	adc	r31, r21
     e66:	94 85       	ldd	r25, Z+12	; 0x0c
     e68:	f8 01       	movw	r30, r16
     e6a:	e4 0f       	add	r30, r20
     e6c:	f5 1f       	adc	r31, r21
     e6e:	90 83       	st	Z, r25
  if (tdma_rfRxInfo.length < TDMA_PCF_HEADER)
    return NRK_ERROR;
  // Set the length
  *len = (uint8_t) (tdma_rfRxInfo.length - TDMA_PCF_HEADER);
  // Copy the payload data
  for (i = 0; i < *len; i++)
     e70:	8f 5f       	subi	r24, 0xFF	; 255
     e72:	ed cf       	rjmp	.-38     	; 0xe4e <tdma_recv+0x7c>
    buf[i] = tdma_rfRxInfo.pPayload[i + TDMA_PCF_HEADER];

  // Fill the information struct
  fd->rssi = tdma_rfRxInfo.rssi;
     e74:	80 91 e6 05 	lds	r24, 0x05E6
     e78:	99 27       	eor	r25, r25
     e7a:	87 fd       	sbrc	r24, 7
     e7c:	90 95       	com	r25
     e7e:	d4 01       	movw	r26, r8
     e80:	1e 96       	adiw	r26, 0x0e	; 14
     e82:	9c 93       	st	X, r25
     e84:	8e 93       	st	-X, r24
     e86:	1d 97       	sbiw	r26, 0x0d	; 13
  fd->actualRssi = tdma_rfRxInfo.actualRssi;
     e88:	80 91 e7 05 	lds	r24, 0x05E7
     e8c:	1f 96       	adiw	r26, 0x0f	; 15
     e8e:	8c 93       	st	X, r24
     e90:	1f 97       	sbiw	r26, 0x0f	; 15
  fd->energyDetectionLevel = tdma_rfRxInfo.energyDetectionLevel;
     e92:	80 91 e8 05 	lds	r24, 0x05E8
     e96:	50 96       	adiw	r26, 0x10	; 16
     e98:	8c 93       	st	X, r24
     e9a:	50 97       	sbiw	r26, 0x10	; 16
  fd->linkQualityIndication = tdma_rfRxInfo.linkQualityIndication;
     e9c:	80 91 e9 05 	lds	r24, 0x05E9
     ea0:	51 96       	adiw	r26, 0x11	; 17
     ea2:	8c 93       	st	X, r24
     ea4:	51 97       	sbiw	r26, 0x11	; 17
  fd->src =
    ((uint16_t) tdma_rfRxInfo.pPayload[TDMA_SRC_HIGH] << 8) | tdma_rfRxInfo.
     ea6:	e0 91 e3 05 	lds	r30, 0x05E3
     eaa:	f0 91 e4 05 	lds	r31, 0x05E4
     eae:	85 81       	ldd	r24, Z+5	; 0x05
     eb0:	90 e0       	ldi	r25, 0x00	; 0
     eb2:	98 2f       	mov	r25, r24
     eb4:	88 27       	eor	r24, r24
     eb6:	34 81       	ldd	r19, Z+4	; 0x04
     eb8:	83 2b       	or	r24, r19
  // Fill the information struct
  fd->rssi = tdma_rfRxInfo.rssi;
  fd->actualRssi = tdma_rfRxInfo.actualRssi;
  fd->energyDetectionLevel = tdma_rfRxInfo.energyDetectionLevel;
  fd->linkQualityIndication = tdma_rfRxInfo.linkQualityIndication;
  fd->src =
     eba:	18 96       	adiw	r26, 0x08	; 8
     ebc:	9c 93       	st	X, r25
     ebe:	8e 93       	st	-X, r24
     ec0:	17 97       	sbiw	r26, 0x07	; 7
    ((uint16_t) tdma_rfRxInfo.pPayload[TDMA_SRC_HIGH] << 8) | tdma_rfRxInfo.
    pPayload[TDMA_SRC_LOW];
  fd->dst =
    ((uint16_t) tdma_rfRxInfo.pPayload[TDMA_DST_HIGH] << 8) | tdma_rfRxInfo.
     ec2:	83 81       	ldd	r24, Z+3	; 0x03
     ec4:	90 e0       	ldi	r25, 0x00	; 0
     ec6:	98 2f       	mov	r25, r24
     ec8:	88 27       	eor	r24, r24
     eca:	32 81       	ldd	r19, Z+2	; 0x02
     ecc:	83 2b       	or	r24, r19
  fd->energyDetectionLevel = tdma_rfRxInfo.energyDetectionLevel;
  fd->linkQualityIndication = tdma_rfRxInfo.linkQualityIndication;
  fd->src =
    ((uint16_t) tdma_rfRxInfo.pPayload[TDMA_SRC_HIGH] << 8) | tdma_rfRxInfo.
    pPayload[TDMA_SRC_LOW];
  fd->dst =
     ece:	16 96       	adiw	r26, 0x06	; 6
     ed0:	9c 93       	st	X, r25
     ed2:	8e 93       	st	-X, r24
     ed4:	15 97       	sbiw	r26, 0x05	; 5
    ((uint16_t) tdma_rfRxInfo.pPayload[TDMA_DST_HIGH] << 8) | tdma_rfRxInfo.
    pPayload[TDMA_DST_LOW];
  fd->slot =
    ((uint16_t) tdma_rfRxInfo.pPayload[TDMA_SLOT_HIGH] << 8) | tdma_rfRxInfo.
     ed6:	81 81       	ldd	r24, Z+1	; 0x01
     ed8:	90 e0       	ldi	r25, 0x00	; 0
     eda:	98 2f       	mov	r25, r24
     edc:	88 27       	eor	r24, r24
     ede:	30 81       	ld	r19, Z
     ee0:	83 2b       	or	r24, r19
    ((uint16_t) tdma_rfRxInfo.pPayload[TDMA_SRC_HIGH] << 8) | tdma_rfRxInfo.
    pPayload[TDMA_SRC_LOW];
  fd->dst =
    ((uint16_t) tdma_rfRxInfo.pPayload[TDMA_DST_HIGH] << 8) | tdma_rfRxInfo.
    pPayload[TDMA_DST_LOW];
  fd->slot =
     ee2:	11 96       	adiw	r26, 0x01	; 1
     ee4:	9c 93       	st	X, r25
     ee6:	8e 93       	st	-X, r24
    ((uint16_t) tdma_rfRxInfo.pPayload[TDMA_SLOT_HIGH] << 8) | tdma_rfRxInfo.
    pPayload[TDMA_SLOT_LOW];
  fd->seq_num =
    ((uint16_t) tdma_rfRxInfo.
     ee8:	87 81       	ldd	r24, Z+7	; 0x07
     eea:	90 e0       	ldi	r25, 0x00	; 0
     pPayload[TDMA_SEQ_NUM_HIGH] << 8) | tdma_rfRxInfo.
     eec:	98 2f       	mov	r25, r24
     eee:	88 27       	eor	r24, r24
     ef0:	36 81       	ldd	r19, Z+6	; 0x06
     ef2:	83 2b       	or	r24, r19
    ((uint16_t) tdma_rfRxInfo.pPayload[TDMA_DST_HIGH] << 8) | tdma_rfRxInfo.
    pPayload[TDMA_DST_LOW];
  fd->slot =
    ((uint16_t) tdma_rfRxInfo.pPayload[TDMA_SLOT_HIGH] << 8) | tdma_rfRxInfo.
    pPayload[TDMA_SLOT_LOW];
  fd->seq_num =
     ef4:	1a 96       	adiw	r26, 0x0a	; 10
     ef6:	9c 93       	st	X, r25
     ef8:	8e 93       	st	-X, r24
     efa:	19 97       	sbiw	r26, 0x09	; 9
    ((uint16_t) tdma_rfRxInfo.
     pPayload[TDMA_SEQ_NUM_HIGH] << 8) | tdma_rfRxInfo.
    pPayload[TDMA_SEQ_NUM_LOW];
  fd->cycle_size =
    ((uint16_t) tdma_rfRxInfo.
     efc:	81 85       	ldd	r24, Z+9	; 0x09
     efe:	90 e0       	ldi	r25, 0x00	; 0
     pPayload[TDMA_CYCLE_SIZE_HIGH] << 8) | tdma_rfRxInfo.
     f00:	98 2f       	mov	r25, r24
     f02:	88 27       	eor	r24, r24
     f04:	30 85       	ldd	r19, Z+8	; 0x08
     f06:	83 2b       	or	r24, r19
    pPayload[TDMA_SLOT_LOW];
  fd->seq_num =
    ((uint16_t) tdma_rfRxInfo.
     pPayload[TDMA_SEQ_NUM_HIGH] << 8) | tdma_rfRxInfo.
    pPayload[TDMA_SEQ_NUM_LOW];
  fd->cycle_size =
     f08:	13 96       	adiw	r26, 0x03	; 3
     f0a:	9c 93       	st	X, r25
     f0c:	8e 93       	st	-X, r24
     f0e:	12 97       	sbiw	r26, 0x02	; 2
    ((uint16_t) tdma_rfRxInfo.
     pPayload[TDMA_CYCLE_SIZE_HIGH] << 8) | tdma_rfRxInfo.
    pPayload[TDMA_CYCLE_SIZE_LOW];

  fd->ttl= (uint8_t) tdma_rfRxInfo.pPayload[TDMA_TTL]; 
     f10:	82 85       	ldd	r24, Z+10	; 0x0a
     f12:	1c 96       	adiw	r26, 0x0c	; 12
     f14:	8c 93       	st	X, r24


  // Check if it was a time out instead of packet RX signal
  if (flags == TDMA_BLOCKING)
     f16:	21 11       	cpse	r18, r1
     f18:	0b c0       	rjmp	.+22     	; 0xf30 <tdma_recv+0x15e>
    if ((event & SIG (tdma_rx_pkt_signal)) == 0)
     f1a:	00 90 f1 08 	lds	r0, 0x08F1
     f1e:	04 c0       	rjmp	.+8      	; 0xf28 <tdma_recv+0x156>
     f20:	f6 94       	lsr	r15
     f22:	e7 94       	ror	r14
     f24:	d7 94       	ror	r13
     f26:	c7 94       	ror	r12
     f28:	0a 94       	dec	r0
     f2a:	d2 f7       	brpl	.-12     	; 0xf20 <tdma_recv+0x14e>
     f2c:	c0 fe       	sbrs	r12, 0
     f2e:	85 cf       	rjmp	.-246    	; 0xe3a <tdma_recv+0x68>
      return NRK_ERROR;

  // Set the buffer as empty
  tdma_rx_buf_empty = 1;
     f30:	81 e0       	ldi	r24, 0x01	; 1
     f32:	80 93 bc 03 	sts	0x03BC, r24
  return NRK_OK;

}
     f36:	0f 90       	pop	r0
     f38:	df 91       	pop	r29
     f3a:	cf 91       	pop	r28
     f3c:	1f 91       	pop	r17
     f3e:	0f 91       	pop	r16
     f40:	ff 90       	pop	r15
     f42:	ef 90       	pop	r14
     f44:	df 90       	pop	r13
     f46:	cf 90       	pop	r12
     f48:	bf 90       	pop	r11
     f4a:	af 90       	pop	r10
     f4c:	9f 90       	pop	r9
     f4e:	8f 90       	pop	r8
     f50:	08 95       	ret

00000f52 <tdma_rx_pkt_set_buffer>:


int8_t tdma_rx_pkt_set_buffer (uint8_t * buf, uint8_t size)
{
  if (buf == NULL)
     f52:	00 97       	sbiw	r24, 0x00	; 0
     f54:	51 f0       	breq	.+20     	; 0xf6a <tdma_rx_pkt_set_buffer+0x18>
    return NRK_ERROR;
  tdma_rfRxInfo.pPayload = buf;
     f56:	90 93 e4 05 	sts	0x05E4, r25
     f5a:	80 93 e3 05 	sts	0x05E3, r24
  tdma_rfRxInfo.max_length = size;
     f5e:	60 93 e2 05 	sts	0x05E2, r22
  tdma_rx_buf_empty = 1;
     f62:	81 e0       	ldi	r24, 0x01	; 1
     f64:	80 93 bc 03 	sts	0x03BC, r24
  return NRK_OK;
     f68:	08 95       	ret


int8_t tdma_rx_pkt_set_buffer (uint8_t * buf, uint8_t size)
{
  if (buf == NULL)
    return NRK_ERROR;
     f6a:	8f ef       	ldi	r24, 0xFF	; 255
  tdma_rfRxInfo.pPayload = buf;
  tdma_rfRxInfo.max_length = size;
  tdma_rx_buf_empty = 1;
  return NRK_OK;
}
     f6c:	08 95       	ret

00000f6e <tdma_ttl_set>:

void tdma_ttl_set(uint8_t ttl)
{
tdma_ttl=ttl;
     f6e:	80 93 c4 03 	sts	0x03C4, r24
     f72:	08 95       	ret

00000f74 <tdma_init>:
}

int8_t tdma_init (uint8_t mode, uint8_t chan, uint16_t my_mac)
{
     f74:	0f 93       	push	r16
     f76:	1f 93       	push	r17
     f78:	cf 93       	push	r28
     f7a:	df 93       	push	r29
     f7c:	16 2f       	mov	r17, r22
     f7e:	d4 2f       	mov	r29, r20
     f80:	05 2f       	mov	r16, r21
  tx_reserve = -1;
     f82:	9f ef       	ldi	r25, 0xFF	; 255
     f84:	90 93 97 03 	sts	0x0397, r25
  tdma_rx_failure_cnt = 0;
     f88:	10 92 96 03 	sts	0x0396, r1
     f8c:	10 92 95 03 	sts	0x0395, r1
  tdma_mode = mode;
     f90:	80 93 c5 03 	sts	0x03C5, r24
  tdma_tx_slots = 0;
     f94:	10 92 c8 03 	sts	0x03C8, r1
  tdma_ttl=TDMA_DEFAULT_TTL;
     f98:	83 e0       	ldi	r24, 0x03	; 3
     f9a:	80 93 c4 03 	sts	0x03C4, r24
  sync_status=0;
     f9e:	10 92 94 03 	sts	0x0394, r1
    nrk_gpio_direction(NRK_MOSI,NRK_PIN_OUTPUT);
    nrk_gpio_direction(NRK_MISO,NRK_PIN_OUTPUT);
  #endif


  tdma_slots_per_cycle = TDMA_DEFAULT_SLOTS_PER_CYCLE;
     fa2:	80 e0       	ldi	r24, 0x00	; 0
     fa4:	94 e0       	ldi	r25, 0x04	; 4
     fa6:	90 93 c0 03 	sts	0x03C0, r25
     faa:	80 93 bf 03 	sts	0x03BF, r24

  _tdma_slot_time.nano_secs = TDMA_DEFAULT_SLOT_MS * NANOS_PER_MS;
     fae:	80 e8       	ldi	r24, 0x80	; 128
     fb0:	96 e9       	ldi	r25, 0x96	; 150
     fb2:	a8 e9       	ldi	r26, 0x98	; 152
     fb4:	b0 e0       	ldi	r27, 0x00	; 0
     fb6:	80 93 a4 03 	sts	0x03A4, r24
     fba:	90 93 a5 03 	sts	0x03A5, r25
     fbe:	a0 93 a6 03 	sts	0x03A6, r26
     fc2:	b0 93 a7 03 	sts	0x03A7, r27
  _tdma_slot_time.secs = 0;
     fc6:	10 92 a0 03 	sts	0x03A0, r1
     fca:	10 92 a1 03 	sts	0x03A1, r1
     fce:	10 92 a2 03 	sts	0x03A2, r1
     fd2:	10 92 a3 03 	sts	0x03A3, r1

  tdma_rx_pkt_signal = nrk_signal_create ();
     fd6:	0e 94 80 1e 	call	0x3d00	; 0x3d00 <nrk_signal_create>
     fda:	c8 2f       	mov	r28, r24
     fdc:	80 93 f1 08 	sts	0x08F1, r24
  if (tdma_rx_pkt_signal == NRK_ERROR) {
     fe0:	8f 3f       	cpi	r24, 0xFF	; 255
     fe2:	19 f4       	brne	.+6      	; 0xfea <tdma_init+0x76>
    nrk_kprintf (PSTR ("TDMA ERROR: creating rx signal failed\r\n"));
     fe4:	84 e2       	ldi	r24, 0x24	; 36
     fe6:	92 e0       	ldi	r25, 0x02	; 2
     fe8:	09 c0       	rjmp	.+18     	; 0xffc <tdma_init+0x88>
    nrk_kernel_error_add (NRK_SIGNAL_CREATE_ERROR, nrk_cur_task_TCB->task_ID);
    return NRK_ERROR;
  }
  tdma_tx_pkt_done_signal = nrk_signal_create ();
     fea:	0e 94 80 1e 	call	0x3d00	; 0x3d00 <nrk_signal_create>
     fee:	c8 2f       	mov	r28, r24
     ff0:	80 93 f2 08 	sts	0x08F2, r24
  if (tdma_tx_pkt_done_signal == NRK_ERROR) {
     ff4:	8f 3f       	cpi	r24, 0xFF	; 255
     ff6:	69 f4       	brne	.+26     	; 0x1012 <tdma_init+0x9e>
    nrk_kprintf (PSTR ("TDMA ERROR: creating tx signal failed\r\n"));
     ff8:	8c ef       	ldi	r24, 0xFC	; 252
     ffa:	91 e0       	ldi	r25, 0x01	; 1
     ffc:	0e 94 d4 11 	call	0x23a8	; 0x23a8 <nrk_kprintf>
    nrk_kernel_error_add (NRK_SIGNAL_CREATE_ERROR, nrk_cur_task_TCB->task_ID);
    1000:	e0 91 00 0b 	lds	r30, 0x0B00
    1004:	f0 91 01 0b 	lds	r31, 0x0B01
    1008:	60 85       	ldd	r22, Z+8	; 0x08
    100a:	8e e0       	ldi	r24, 0x0E	; 14
    100c:	0e 94 c8 1c 	call	0x3990	; 0x3990 <nrk_kernel_error_add>
    return NRK_ERROR;
    1010:	2d c0       	rjmp	.+90     	; 0x106c <tdma_init+0xf8>
  }
  tdma_enable_signal = nrk_signal_create ();
    1012:	0e 94 80 1e 	call	0x3d00	; 0x3d00 <nrk_signal_create>
    1016:	c8 2f       	mov	r28, r24
    1018:	80 93 6e 09 	sts	0x096E, r24
  if (tdma_enable_signal == NRK_ERROR) {
    101c:	8f 3f       	cpi	r24, 0xFF	; 255
    101e:	19 f4       	brne	.+6      	; 0x1026 <tdma_init+0xb2>
    nrk_kprintf (PSTR ("TDMA ERROR: creating enable signal failed\r\n"));
    1020:	80 ed       	ldi	r24, 0xD0	; 208
    1022:	91 e0       	ldi	r25, 0x01	; 1
    1024:	eb cf       	rjmp	.-42     	; 0xffc <tdma_init+0x88>

int8_t tdma_rx_pkt_set_buffer (uint8_t * buf, uint8_t size)
{
  if (buf == NULL)
    return NRK_ERROR;
  tdma_rfRxInfo.pPayload = buf;
    1026:	81 ed       	ldi	r24, 0xD1	; 209
    1028:	93 e0       	ldi	r25, 0x03	; 3
    102a:	90 93 e4 05 	sts	0x05E4, r25
    102e:	80 93 e3 05 	sts	0x05E3, r24
  tdma_rfRxInfo.max_length = size;
    1032:	80 e7       	ldi	r24, 0x70	; 112
    1034:	80 93 e2 05 	sts	0x05E2, r24
  }


  // Set the one main rx buffer
  tdma_rx_pkt_set_buffer (tdma_rx_buf, TDMA_MAX_PKT_SIZE);
  tdma_rx_buf_empty = 1;
    1038:	c1 e0       	ldi	r28, 0x01	; 1
    103a:	c0 93 bc 03 	sts	0x03BC, r28
  tx_data_ready = 0;
    103e:	10 92 c3 03 	sts	0x03C3, r1


  // Setup the radio 
  rf_init (&tdma_rfRxInfo, chan, 0xffff, my_mac);
    1042:	2d 2f       	mov	r18, r29
    1044:	30 2f       	mov	r19, r16
    1046:	4f ef       	ldi	r20, 0xFF	; 255
    1048:	5f ef       	ldi	r21, 0xFF	; 255
    104a:	61 2f       	mov	r22, r17
    104c:	8e ed       	ldi	r24, 0xDE	; 222
    104e:	95 e0       	ldi	r25, 0x05	; 5
    1050:	0e 94 f5 0c 	call	0x19ea	; 0x19ea <rf_init>
  tdma_chan = chan;
    1054:	10 93 ba 03 	sts	0x03BA, r17
  tdma_my_mac = my_mac;
    1058:	d0 93 c6 03 	sts	0x03C6, r29

  //FASTSPI_SETREG (CC2420_RSSI, 0xE580); // CCA THR=-25
  //FASTSPI_SETREG (CC2420_TXCTRL, 0x80FF);       // TX TURNAROUND = 128 us
  //FASTSPI_SETREG (CC2420_RXCTRL1, 0x0A56);
  // default cca thresh of -45
  rf_set_cca_thresh (-45);
    105c:	83 ed       	ldi	r24, 0xD3	; 211
    105e:	9f ef       	ldi	r25, 0xFF	; 255
    1060:	0e 94 e6 0f 	call	0x1fcc	; 0x1fcc <rf_set_cca_thresh>

  asm volatile ("":::"memory");
  tdma_running = 1;
    1064:	c0 93 bb 03 	sts	0x03BB, r28
  tdma_is_enabled = 1;
    1068:	c0 93 b9 03 	sts	0x03B9, r28
  return NRK_OK;
}
    106c:	8c 2f       	mov	r24, r28
    106e:	df 91       	pop	r29
    1070:	cf 91       	pop	r28
    1072:	1f 91       	pop	r17
    1074:	0f 91       	pop	r16
    1076:	08 95       	ret

00001078 <tdma_get_rx_pkt_signal>:


nrk_sig_t tdma_get_rx_pkt_signal ()
{
  nrk_signal_register (tdma_rx_pkt_signal);
    1078:	80 91 f1 08 	lds	r24, 0x08F1
    107c:	0e 94 90 1f 	call	0x3f20	; 0x3f20 <nrk_signal_register>
  return (tdma_rx_pkt_signal);
}
    1080:	80 91 f1 08 	lds	r24, 0x08F1
    1084:	08 95       	ret

00001086 <tdma_get_tx_done_signal>:

nrk_sig_t tdma_get_tx_done_signal ()
{
  nrk_signal_register (tdma_tx_pkt_done_signal);
    1086:	80 91 f2 08 	lds	r24, 0x08F2
    108a:	0e 94 90 1f 	call	0x3f20	; 0x3f20 <nrk_signal_register>
  return (tdma_tx_pkt_done_signal);
}
    108e:	80 91 f2 08 	lds	r24, 0x08F2
    1092:	08 95       	ret

00001094 <tdma_rx_pkt_get>:


uint8_t *tdma_rx_pkt_get (uint8_t * len, int8_t * rssi)
{

  if (tdma_rx_buf_empty == 1) {
    1094:	20 91 bc 03 	lds	r18, 0x03BC
    1098:	21 30       	cpi	r18, 0x01	; 1
    109a:	39 f4       	brne	.+14     	; 0x10aa <tdma_rx_pkt_get+0x16>
    *len = 0;
    109c:	fc 01       	movw	r30, r24
    109e:	10 82       	st	Z, r1
    *rssi = 0;
    10a0:	fb 01       	movw	r30, r22
    10a2:	10 82       	st	Z, r1
    return NULL;
    10a4:	80 e0       	ldi	r24, 0x00	; 0
    10a6:	90 e0       	ldi	r25, 0x00	; 0
    10a8:	08 95       	ret
  }
  *len = tdma_rfRxInfo.length;
    10aa:	20 91 e1 05 	lds	r18, 0x05E1
    10ae:	fc 01       	movw	r30, r24
    10b0:	20 83       	st	Z, r18
  *rssi = tdma_rfRxInfo.rssi;
    10b2:	80 91 e6 05 	lds	r24, 0x05E6
    10b6:	fb 01       	movw	r30, r22
    10b8:	80 83       	st	Z, r24
  return tdma_rfRxInfo.pPayload;
    10ba:	80 91 e3 05 	lds	r24, 0x05E3
    10be:	90 91 e4 05 	lds	r25, 0x05E4
}
    10c2:	08 95       	ret

000010c4 <tdma_rx_pkt_release>:


int8_t tdma_rx_pkt_release(void)
{
    tdma_rx_buf_empty=1;
    10c4:	81 e0       	ldi	r24, 0x01	; 1
    10c6:	80 93 bc 03 	sts	0x03BC, r24
return NRK_OK;
}
    10ca:	08 95       	ret

000010cc <tdma_disable>:


void tdma_disable ()
{
  tdma_is_enabled = 0;
    10cc:	10 92 b9 03 	sts	0x03B9, r1
  rf_power_down ();
    10d0:	0c 94 74 0c 	jmp	0x18e8	; 0x18e8 <rf_power_down>

000010d4 <tdma_enable>:
}

void tdma_enable ()
{
  tdma_is_enabled = 1;
    10d4:	81 e0       	ldi	r24, 0x01	; 1
    10d6:	80 93 b9 03 	sts	0x03B9, r24
  rf_power_up ();
    10da:	0e 94 9a 0c 	call	0x1934	; 0x1934 <rf_power_up>
  nrk_event_signal (tdma_enable_signal);
    10de:	80 91 6e 09 	lds	r24, 0x096E
    10e2:	0c 94 c2 1f 	jmp	0x3f84	; 0x3f84 <nrk_event_signal>

000010e6 <tdma_wakeup>:

}

void tdma_wakeup()
{
tdma_wakeup_flag=1;
    10e6:	81 e0       	ldi	r24, 0x01	; 1
    10e8:	80 93 d4 05 	sts	0x05D4, r24
    10ec:	08 95       	ret

000010ee <tdma_started>:

}

int8_t tdma_started ()
{
  return tdma_running;
    10ee:	80 91 bb 03 	lds	r24, 0x03BB
}
    10f2:	08 95       	ret

000010f4 <_tdma_rx>:
  return v;
}


int8_t _tdma_rx ()
{
    10f4:	cf 93       	push	r28
    10f6:	df 93       	push	r29
  int8_t v, i;
  v = 0;

  if (tdma_rx_buf_empty != 1)
    10f8:	80 91 bc 03 	lds	r24, 0x03BC
    10fc:	81 30       	cpi	r24, 0x01	; 1
    10fe:	11 f0       	breq	.+4      	; 0x1104 <_tdma_rx+0x10>
    return NRK_ERROR;
    1100:	8f ef       	ldi	r24, 0xFF	; 255
    1102:	40 c0       	rjmp	.+128    	; 0x1184 <_tdma_rx+0x90>
    1104:	d4 e6       	ldi	r29, 0x64	; 100
    nrk_gpio_set(NRK_MISO);
  #endif
//  if (rf_rx_check_fifop () == 1) {
    for (i = 0; i < 100; i++) {
  //    v = rf_polling_rx_packet ();
  v = rf_rx_packet_nonblock ();
    1106:	0e 94 6f 0e 	call	0x1cde	; 0x1cde <rf_rx_packet_nonblock>
    110a:	c8 2f       	mov	r28, r24
      if (v == 1) {
    110c:	81 30       	cpi	r24, 0x01	; 1
    110e:	89 f5       	brne	.+98     	; 0x1172 <_tdma_rx+0x7e>
        // Grab packet, do good stuff
        if (tdma_rfRxInfo.length > TDMA_PCF_HEADER) {
    1110:	60 91 e1 05 	lds	r22, 0x05E1
    1114:	6d 30       	cpi	r22, 0x0D	; 13
    1116:	ac f1       	brlt	.+106    	; 0x1182 <_tdma_rx+0x8e>
	if(_tdma_aes_enabled)
    1118:	80 91 c7 03 	lds	r24, 0x03C7
    111c:	81 11       	cpse	r24, r1
    111e:	07 c0       	rjmp	.+14     	; 0x112e <_tdma_rx+0x3a>
    nrk_gpio_clr(NRK_MISO);
  #endif
			return NRK_ERROR; 
			}
	 }
	  tdma_rx_buf_empty = 0;
    1120:	10 92 bc 03 	sts	0x03BC, r1
          nrk_event_signal (tdma_rx_pkt_signal);
    1124:	80 91 f1 08 	lds	r24, 0x08F1
    1128:	0e 94 c2 1f 	call	0x3f84	; 0x3f84 <nrk_event_signal>
    112c:	2a c0       	rjmp	.+84     	; 0x1182 <_tdma_rx+0x8e>
      if (v == 1) {
        // Grab packet, do good stuff
        if (tdma_rfRxInfo.length > TDMA_PCF_HEADER) {
	if(_tdma_aes_enabled)
	{
          aes_decrypt(tdma_rfRxInfo.pPayload, tdma_rfRxInfo.length );
    112e:	80 91 e3 05 	lds	r24, 0x05E3
    1132:	90 91 e4 05 	lds	r25, 0x05E4
    1136:	0e 94 45 11 	call	0x228a	; 0x228a <aes_decrypt>
	  if(tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-1]!= 0xCA ||
    113a:	80 91 e3 05 	lds	r24, 0x05E3
    113e:	90 91 e4 05 	lds	r25, 0x05E4
    1142:	20 91 e1 05 	lds	r18, 0x05E1
    1146:	82 0f       	add	r24, r18
    1148:	91 1d       	adc	r25, r1
    114a:	27 fd       	sbrc	r18, 7
    114c:	9a 95       	dec	r25
    114e:	fc 01       	movw	r30, r24
    1150:	31 97       	sbiw	r30, 0x01	; 1
    1152:	20 81       	ld	r18, Z
    1154:	2a 3c       	cpi	r18, 0xCA	; 202
    1156:	a1 f6       	brne	.-88     	; 0x1100 <_tdma_rx+0xc>
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-2]!= 0xFE ||
    1158:	31 97       	sbiw	r30, 0x01	; 1
        // Grab packet, do good stuff
        if (tdma_rfRxInfo.length > TDMA_PCF_HEADER) {
	if(_tdma_aes_enabled)
	{
          aes_decrypt(tdma_rfRxInfo.pPayload, tdma_rfRxInfo.length );
	  if(tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-1]!= 0xCA ||
    115a:	20 81       	ld	r18, Z
    115c:	2e 3f       	cpi	r18, 0xFE	; 254
    115e:	81 f6       	brne	.-96     	; 0x1100 <_tdma_rx+0xc>
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-2]!= 0xFE ||
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-3]!= 0xBE ||
    1160:	31 97       	sbiw	r30, 0x01	; 1
        if (tdma_rfRxInfo.length > TDMA_PCF_HEADER) {
	if(_tdma_aes_enabled)
	{
          aes_decrypt(tdma_rfRxInfo.pPayload, tdma_rfRxInfo.length );
	  if(tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-1]!= 0xCA ||
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-2]!= 0xFE ||
    1162:	20 81       	ld	r18, Z
    1164:	2e 3b       	cpi	r18, 0xBE	; 190
    1166:	61 f6       	brne	.-104    	; 0x1100 <_tdma_rx+0xc>
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-3]!= 0xBE ||
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-4]!= 0xEF ) {
    1168:	31 97       	sbiw	r30, 0x01	; 1
	if(_tdma_aes_enabled)
	{
          aes_decrypt(tdma_rfRxInfo.pPayload, tdma_rfRxInfo.length );
	  if(tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-1]!= 0xCA ||
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-2]!= 0xFE ||
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-3]!= 0xBE ||
    116a:	80 81       	ld	r24, Z
    116c:	8f 3e       	cpi	r24, 0xEF	; 239
    116e:	c1 f2       	breq	.-80     	; 0x1120 <_tdma_rx+0x2c>
    1170:	c7 cf       	rjmp	.-114    	; 0x1100 <_tdma_rx+0xc>
	  tdma_rx_buf_empty = 0;
          nrk_event_signal (tdma_rx_pkt_signal);
        }
        break;
      }
      nrk_spin_wait_us (100);
    1172:	84 e6       	ldi	r24, 0x64	; 100
    1174:	90 e0       	ldi	r25, 0x00	; 0
    1176:	0e 94 67 2b 	call	0x56ce	; 0x56ce <nrk_spin_wait_us>
    117a:	d1 50       	subi	r29, 0x01	; 1

  #ifdef GPIO_DEBUG
    nrk_gpio_set(NRK_MISO);
  #endif
//  if (rf_rx_check_fifop () == 1) {
    for (i = 0; i < 100; i++) {
    117c:	21 f6       	brne	.-120    	; 0x1106 <_tdma_rx+0x12>
    117e:	8c 2f       	mov	r24, r28
    1180:	01 c0       	rjmp	.+2      	; 0x1184 <_tdma_rx+0x90>
  //    v = rf_polling_rx_packet ();
  v = rf_rx_packet_nonblock ();
    1182:	81 e0       	ldi	r24, 0x01	; 1

  #ifdef GPIO_DEBUG
    nrk_gpio_clr(NRK_MISO);
  #endif
  return v;
}
    1184:	df 91       	pop	r29
    1186:	cf 91       	pop	r28
    1188:	08 95       	ret

0000118a <_tdma_tx>:


int8_t _tdma_tx ()
{
    118a:	0f 93       	push	r16
    118c:	1f 93       	push	r17
    118e:	cf 93       	push	r28
  int8_t v;
  uint8_t checksum, i;
  uint8_t *data_start, *frame_start = &TRXFBST;
 

if(_tdma_aes_enabled)
    1190:	90 91 c7 03 	lds	r25, 0x03C7
    1194:	99 23       	and	r25, r25
    1196:	09 f4       	brne	.+2      	; 0x119a <_tdma_tx+0x10>
    1198:	43 c0       	rjmp	.+134    	; 0x1220 <_tdma_tx+0x96>
{
   // Add 0xCAFEBEEF as a magic number for AES MAC
   tdma_rfTxInfo.length=tdma_rfTxInfo.length+4;
    119a:	20 91 15 07 	lds	r18, 0x0715
    119e:	84 e0       	ldi	r24, 0x04	; 4
    11a0:	82 0f       	add	r24, r18

   // Make packet a multiple of 16
   if((tdma_rfTxInfo.length%16)!=0) tdma_rfTxInfo.length=((tdma_rfTxInfo.length/16)+1)*16;
    11a2:	38 2f       	mov	r19, r24
    11a4:	3f 70       	andi	r19, 0x0F	; 15
    11a6:	31 f0       	breq	.+12     	; 0x11b4 <_tdma_tx+0x2a>
    11a8:	87 ff       	sbrs	r24, 7
    11aa:	02 c0       	rjmp	.+4      	; 0x11b0 <_tdma_tx+0x26>
    11ac:	83 e1       	ldi	r24, 0x13	; 19
    11ae:	82 0f       	add	r24, r18
    11b0:	80 7f       	andi	r24, 0xF0	; 240
    11b2:	80 5f       	subi	r24, 0xF0	; 240
    11b4:	80 93 15 07 	sts	0x0715, r24
   
//   printf( "l2: %d\r\n",tdma_rfTxInfo.length );
   tdma_rfTxInfo.pPayload[tdma_rfTxInfo.length-1]=0xCA;
    11b8:	80 91 15 07 	lds	r24, 0x0715
    11bc:	e0 91 16 07 	lds	r30, 0x0716
    11c0:	f0 91 17 07 	lds	r31, 0x0717
    11c4:	e8 0f       	add	r30, r24
    11c6:	f1 1d       	adc	r31, r1
    11c8:	87 fd       	sbrc	r24, 7
    11ca:	fa 95       	dec	r31
    11cc:	31 97       	sbiw	r30, 0x01	; 1
    11ce:	8a ec       	ldi	r24, 0xCA	; 202
    11d0:	80 83       	st	Z, r24
   tdma_rfTxInfo.pPayload[tdma_rfTxInfo.length-2]=0xFE;
    11d2:	80 91 15 07 	lds	r24, 0x0715
    11d6:	e0 91 16 07 	lds	r30, 0x0716
    11da:	f0 91 17 07 	lds	r31, 0x0717
    11de:	e8 0f       	add	r30, r24
    11e0:	f1 1d       	adc	r31, r1
    11e2:	87 fd       	sbrc	r24, 7
    11e4:	fa 95       	dec	r31
    11e6:	32 97       	sbiw	r30, 0x02	; 2
    11e8:	8e ef       	ldi	r24, 0xFE	; 254
    11ea:	80 83       	st	Z, r24
   tdma_rfTxInfo.pPayload[tdma_rfTxInfo.length-3]=0xBE;
    11ec:	80 91 15 07 	lds	r24, 0x0715
    11f0:	e0 91 16 07 	lds	r30, 0x0716
    11f4:	f0 91 17 07 	lds	r31, 0x0717
    11f8:	e8 0f       	add	r30, r24
    11fa:	f1 1d       	adc	r31, r1
    11fc:	87 fd       	sbrc	r24, 7
    11fe:	fa 95       	dec	r31
    1200:	33 97       	sbiw	r30, 0x03	; 3
    1202:	8e eb       	ldi	r24, 0xBE	; 190
    1204:	80 83       	st	Z, r24
   tdma_rfTxInfo.pPayload[tdma_rfTxInfo.length-4]=0xEF;
    1206:	80 91 15 07 	lds	r24, 0x0715
    120a:	e0 91 16 07 	lds	r30, 0x0716
    120e:	f0 91 17 07 	lds	r31, 0x0717
    1212:	e8 0f       	add	r30, r24
    1214:	f1 1d       	adc	r31, r1
    1216:	87 fd       	sbrc	r24, 7
    1218:	fa 95       	dec	r31
    121a:	34 97       	sbiw	r30, 0x04	; 4
    121c:	8f ee       	ldi	r24, 0xEF	; 239
    121e:	80 83       	st	Z, r24
}
  checksum=0;
  for(i=0; i<tdma_rfTxInfo.length; i++ )
    1220:	60 91 15 07 	lds	r22, 0x0715
    1224:	06 2f       	mov	r16, r22
    1226:	11 27       	eor	r17, r17
    1228:	07 fd       	sbrc	r16, 7
    122a:	10 95       	com	r17
	checksum+=tdma_rfTxInfo.pPayload[i];
    122c:	e0 91 16 07 	lds	r30, 0x0716
    1230:	f0 91 17 07 	lds	r31, 0x0717
    1234:	c0 e0       	ldi	r28, 0x00	; 0
    1236:	40 e0       	ldi	r20, 0x00	; 0
   tdma_rfTxInfo.pPayload[tdma_rfTxInfo.length-2]=0xFE;
   tdma_rfTxInfo.pPayload[tdma_rfTxInfo.length-3]=0xBE;
   tdma_rfTxInfo.pPayload[tdma_rfTxInfo.length-4]=0xEF;
}
  checksum=0;
  for(i=0; i<tdma_rfTxInfo.length; i++ )
    1238:	24 2f       	mov	r18, r20
    123a:	30 e0       	ldi	r19, 0x00	; 0
    123c:	20 17       	cp	r18, r16
    123e:	31 07       	cpc	r19, r17
    1240:	3c f4       	brge	.+14     	; 0x1250 <_tdma_tx+0xc6>
	checksum+=tdma_rfTxInfo.pPayload[i];
    1242:	2e 0f       	add	r18, r30
    1244:	3f 1f       	adc	r19, r31
    1246:	d9 01       	movw	r26, r18
    1248:	8c 91       	ld	r24, X
    124a:	c8 0f       	add	r28, r24
   tdma_rfTxInfo.pPayload[tdma_rfTxInfo.length-2]=0xFE;
   tdma_rfTxInfo.pPayload[tdma_rfTxInfo.length-3]=0xBE;
   tdma_rfTxInfo.pPayload[tdma_rfTxInfo.length-4]=0xEF;
}
  checksum=0;
  for(i=0; i<tdma_rfTxInfo.length; i++ )
    124c:	4f 5f       	subi	r20, 0xFF	; 255
    124e:	f4 cf       	rjmp	.-24     	; 0x1238 <_tdma_tx+0xae>
	checksum+=tdma_rfTxInfo.pPayload[i];

if(_tdma_aes_enabled)   aes_encrypt(tdma_rfTxInfo.pPayload, tdma_rfTxInfo.length );
    1250:	99 23       	and	r25, r25
    1252:	19 f0       	breq	.+6      	; 0x125a <_tdma_tx+0xd0>
    1254:	cf 01       	movw	r24, r30
    1256:	0e 94 f6 10 	call	0x21ec	; 0x21ec <aes_encrypt>
  

  data_start = frame_start + 9 + 1 + tdma_rfTxInfo.length;
    125a:	e0 91 15 07 	lds	r30, 0x0715
    125e:	ff 27       	eor	r31, r31
    1260:	e7 fd       	sbrc	r30, 7
    1262:	f0 95       	com	r31
  memcpy(data_start, &checksum, sizeof(uint8_t));
    1264:	e6 57       	subi	r30, 0x76	; 118
    1266:	fe 4f       	sbci	r31, 0xFE	; 254
    1268:	c0 83       	st	Z, r28
    nrk_gpio_set(NRK_MOSI);
  #endif

for(i=0; i<TX_PKT_RETRY; i++ )
{
  v = rf_tx_packet (&tdma_rfTxInfo);
    126a:	83 e1       	ldi	r24, 0x13	; 19
    126c:	97 e0       	ldi	r25, 0x07	; 7
    126e:	0e 94 71 0d 	call	0x1ae2	; 0x1ae2 <rf_tx_packet>
  // Too delay or not?
}

  tx_data_ready = 0;
    1272:	10 92 c3 03 	sts	0x03C3, r1
  nrk_event_signal (tdma_tx_pkt_done_signal);
    1276:	80 91 f2 08 	lds	r24, 0x08F2
    127a:	0e 94 c2 1f 	call	0x3f84	; 0x3f84 <nrk_event_signal>
  #ifdef GPIO_DEBUG
    nrk_gpio_clr(NRK_MOSI);
  #endif
  return NRK_OK;
}
    127e:	81 e0       	ldi	r24, 0x01	; 1
    1280:	cf 91       	pop	r28
    1282:	1f 91       	pop	r17
    1284:	0f 91       	pop	r16
    1286:	08 95       	ret

00001288 <tdma_nw_task>:
  nrk_event_signal (tdma_enable_signal);
}


void tdma_nw_task ()
{
    1288:	cf 93       	push	r28
    128a:	df 93       	push	r29
    128c:	00 d0       	rcall	.+0      	; 0x128e <tdma_nw_task+0x6>
    128e:	cd b7       	in	r28, 0x3d	; 61
    1290:	de b7       	in	r29, 0x3e	; 62
  int8_t v, i;
  uint16_t slot, tmp,tmp2,sync;
  nrk_sig_mask_t event;

  do {
    nrk_wait_until_next_period ();
    1292:	0e 94 15 23 	call	0x462a	; 0x462a <nrk_wait_until_next_period>

}

int8_t tdma_started ()
{
  return tdma_running;
    1296:	80 91 bb 03 	lds	r24, 0x03BB
  uint16_t slot, tmp,tmp2,sync;
  nrk_sig_mask_t event;

  do {
    nrk_wait_until_next_period ();
  } while (!tdma_started ());
    129a:	88 23       	and	r24, r24
    129c:	d1 f3       	breq	.-12     	; 0x1292 <tdma_nw_task+0xa>

//register the signal after bmac_init has been called
  v = nrk_signal_register (tdma_enable_signal);
    129e:	80 91 6e 09 	lds	r24, 0x096E
    12a2:	0e 94 90 1f 	call	0x3f20	; 0x3f20 <nrk_signal_register>
    12a6:	8a 83       	std	Y+2, r24	; 0x02
  if (v == NRK_ERROR)
    12a8:	8f 3f       	cpi	r24, 0xFF	; 255
    12aa:	21 f4       	brne	.+8      	; 0x12b4 <tdma_nw_task+0x2c>
    nrk_kprintf (PSTR ("Failed to register signal\r\n"));
    12ac:	84 eb       	ldi	r24, 0xB4	; 180
    12ae:	91 e0       	ldi	r25, 0x01	; 1
    12b0:	0e 94 d4 11 	call	0x23a8	; 0x23a8 <nrk_kprintf>
      slot++;
	// For the last slot, we wakeup a bit late to make sure all other nodes have woken up in time to
	// receive the beacon message.  
      if (slot > tdma_slots_per_cycle ){
        nrk_wait_until_ticks(TDMA_WAKEUP_GAURD_TIME_MS);
	slot = 0;
    12b4:	61 2c       	mov	r6, r1
    12b6:	71 2c       	mov	r7, r1

      // Transmit on slot
      if (tx_data_ready == 1) {
        tdma_rfTxInfo.pPayload[TDMA_SLOT_LOW] = slot & 0xff;    // slot
        tdma_rfTxInfo.pPayload[TDMA_SLOT_HIGH] = slot >> 8;
        tdma_rfTxInfo.destAddr = 0xffff;
    12b8:	22 24       	eor	r2, r2
    12ba:	2a 94       	dec	r2
    12bc:	32 2c       	mov	r3, r2
//rf_set_rx (&tdma_rfRxInfo, tdma_chan);



  while (1) {
    if (tdma_mode == TDMA_HOST) {
    12be:	80 91 c5 03 	lds	r24, 0x03C5
    12c2:	81 30       	cpi	r24, 0x01	; 1
    12c4:	09 f0       	breq	.+2      	; 0x12c8 <tdma_nw_task+0x40>
    12c6:	e3 c0       	rjmp	.+454    	; 0x148e <tdma_nw_task+0x206>
	    sync_status=1; // HOST is always synced
    12c8:	80 93 94 03 	sts	0x0394, r24
      // This is the downstream transmit slot
      if (slot == 0) {
    12cc:	61 14       	cp	r6, r1
    12ce:	71 04       	cpc	r7, r1
    12d0:	09 f0       	breq	.+2      	; 0x12d4 <tdma_nw_task+0x4c>
    12d2:	88 c0       	rjmp	.+272    	; 0x13e4 <tdma_nw_task+0x15c>

        //  for(i=0; i<100; i++ ) tdma_rfTxInfo.pPayload[i] = 0;  
        //rf_rx_off();
        // If there is no pending packet, lets make an empty one
        if (tx_data_ready == 0) {
    12d4:	80 91 c3 03 	lds	r24, 0x03C3
    12d8:	81 11       	cpse	r24, r1
    12da:	16 c0       	rjmp	.+44     	; 0x1308 <tdma_nw_task+0x80>
          tdma_rfTxInfo.pPayload = tdma_tx_buf;
    12dc:	21 e4       	ldi	r18, 0x41	; 65
    12de:	34 e0       	ldi	r19, 0x04	; 4
    12e0:	30 93 17 07 	sts	0x0717, r19
    12e4:	20 93 16 07 	sts	0x0716, r18
          // Setup the header data
          tdma_rfTxInfo.pPayload[TDMA_DST_LOW] = 0xff;  // dst
    12e8:	3f ef       	ldi	r19, 0xFF	; 255
    12ea:	30 93 43 04 	sts	0x0443, r19
          tdma_rfTxInfo.pPayload[TDMA_DST_HIGH] = 0xff;
    12ee:	30 93 44 04 	sts	0x0444, r19
          tdma_rfTxInfo.pPayload[TDMA_SRC_LOW] = 0x00;  // src
    12f2:	10 92 45 04 	sts	0x0445, r1
          tdma_rfTxInfo.pPayload[TDMA_SRC_HIGH] = 0x00;
    12f6:	10 92 46 04 	sts	0x0446, r1
          tdma_rfTxInfo.pPayload[TDMA_SEQ_NUM_LOW] = 0x00;      // seq num
    12fa:	10 92 47 04 	sts	0x0447, r1
          tdma_rfTxInfo.pPayload[TDMA_SEQ_NUM_HIGH] = 0x00;
    12fe:	10 92 48 04 	sts	0x0448, r1
          tdma_rfTxInfo.length = TDMA_PCF_HEADER;
    1302:	8c e0       	ldi	r24, 0x0C	; 12
    1304:	80 93 15 07 	sts	0x0715, r24
        }
        tdma_rfTxInfo.pPayload[TDMA_CYCLE_SIZE_LOW] = tdma_slots_per_cycle & 0xff;      // cycle size 
    1308:	e0 91 16 07 	lds	r30, 0x0716
    130c:	f0 91 17 07 	lds	r31, 0x0717
    1310:	90 91 bf 03 	lds	r25, 0x03BF
    1314:	80 91 c0 03 	lds	r24, 0x03C0
    1318:	90 87       	std	Z+8, r25	; 0x08
        tdma_rfTxInfo.pPayload[TDMA_CYCLE_SIZE_HIGH] =
    131a:	81 87       	std	Z+9, r24	; 0x09
          tdma_slots_per_cycle >> 8;
        tdma_rfTxInfo.pPayload[TDMA_SLOT_LOW] = 0;      // slot
    131c:	10 82       	st	Z, r1
        tdma_rfTxInfo.pPayload[TDMA_SLOT_HIGH] = 0;
    131e:	e0 91 16 07 	lds	r30, 0x0716
    1322:	f0 91 17 07 	lds	r31, 0x0717
    1326:	11 82       	std	Z+1, r1	; 0x01
        tdma_rfTxInfo.pPayload[TDMA_TTL] = tdma_ttl<<4 | (tdma_ttl);
    1328:	e0 91 16 07 	lds	r30, 0x0716
    132c:	f0 91 17 07 	lds	r31, 0x0717
    1330:	20 91 c4 03 	lds	r18, 0x03C4
    1334:	30 e1       	ldi	r19, 0x10	; 16
    1336:	23 9f       	mul	r18, r19
    1338:	c0 01       	movw	r24, r0
    133a:	11 24       	eor	r1, r1
    133c:	82 2b       	or	r24, r18
    133e:	82 87       	std	Z+10, r24	; 0x0a
        tdma_rfTxInfo.pPayload[TDMA_SLOT_SIZE] = tdma_slot_len_ms;
    1340:	80 91 c1 03 	lds	r24, 0x03C1
    1344:	83 87       	std	Z+11, r24	; 0x0b
        nrk_time_get (&_tdma_next_wakeup);
    1346:	88 e9       	ldi	r24, 0x98	; 152
    1348:	93 e0       	ldi	r25, 0x03	; 3
    134a:	0e 94 c4 24 	call	0x4988	; 0x4988 <nrk_time_get>
        tdma_rfTxInfo.destAddr = 0xffff;
    134e:	30 92 14 07 	sts	0x0714, r3
    1352:	20 92 13 07 	sts	0x0713, r2
        tdma_rfTxInfo.ackRequest = 0;
    1356:	10 92 19 07 	sts	0x0719, r1
        tdma_rfTxInfo.cca = 0;
    135a:	10 92 18 07 	sts	0x0718, r1
        _tdma_tx ();
    135e:	0e 94 c5 08 	call	0x118a	; 0x118a <_tdma_tx>
        rf_rx_on ();
    1362:	0e 94 65 0d 	call	0x1aca	; 0x1aca <rf_rx_on>
	if(tdma_wakeup_flag==1)
    1366:	80 91 d4 05 	lds	r24, 0x05D4
    136a:	81 30       	cpi	r24, 0x01	; 1
    136c:	09 f0       	breq	.+2      	; 0x1370 <tdma_nw_task+0xe8>
    136e:	45 c0       	rjmp	.+138    	; 0x13fa <tdma_nw_task+0x172>
    1370:	41 2c       	mov	r4, r1
    1372:	51 2c       	mov	r5, r1
		{
		for(slot=0; slot<1000; slot++ )
			{
				if((slot%5)==0)nrk_led_toggle(BLUE_LED);
    1374:	c2 01       	movw	r24, r4
    1376:	65 e0       	ldi	r22, 0x05	; 5
    1378:	70 e0       	ldi	r23, 0x00	; 0
    137a:	0e 94 cb 31 	call	0x6396	; 0x6396 <__udivmodhi4>
    137e:	89 2b       	or	r24, r25
    1380:	21 f4       	brne	.+8      	; 0x138a <tdma_nw_task+0x102>
    1382:	83 e0       	ldi	r24, 0x03	; 3
    1384:	90 e0       	ldi	r25, 0x00	; 0
    1386:	0e 94 f7 14 	call	0x29ee	; 0x29ee <nrk_led_toggle>
        			tdma_rfTxInfo.pPayload[TDMA_SLOT_LOW] = 0xff;      // slot
    138a:	e0 91 16 07 	lds	r30, 0x0716
    138e:	f0 91 17 07 	lds	r31, 0x0717
    1392:	8f ef       	ldi	r24, 0xFF	; 255
    1394:	80 83       	st	Z, r24
        			tdma_rfTxInfo.pPayload[TDMA_SLOT_HIGH] = 0xff;
    1396:	e0 91 16 07 	lds	r30, 0x0716
    139a:	f0 91 17 07 	lds	r31, 0x0717
    139e:	81 83       	std	Z+1, r24	; 0x01
          			tdma_rfTxInfo.pPayload[TDMA_SRC_LOW] = 0x0;  // src
    13a0:	e0 91 16 07 	lds	r30, 0x0716
    13a4:	f0 91 17 07 	lds	r31, 0x0717
    13a8:	14 82       	std	Z+4, r1	; 0x04
          			tdma_rfTxInfo.pPayload[TDMA_SRC_HIGH] = 0x0;
    13aa:	e0 91 16 07 	lds	r30, 0x0716
    13ae:	f0 91 17 07 	lds	r31, 0x0717
    13b2:	15 82       	std	Z+5, r1	; 0x05
          			tdma_rfTxInfo.length = TDMA_PCF_HEADER;
    13b4:	9c e0       	ldi	r25, 0x0C	; 12
    13b6:	90 93 15 07 	sts	0x0715, r25
        			_tdma_tx ();
    13ba:	0e 94 c5 08 	call	0x118a	; 0x118a <_tdma_tx>
        			//rf_rx_on ();
				nrk_wait_until_ticks(10);
    13be:	8a e0       	ldi	r24, 0x0A	; 10
    13c0:	90 e0       	ldi	r25, 0x00	; 0
    13c2:	0e 94 bc 23 	call	0x4778	; 0x4778 <nrk_wait_until_ticks>
        tdma_rfTxInfo.cca = 0;
        _tdma_tx ();
        rf_rx_on ();
	if(tdma_wakeup_flag==1)
		{
		for(slot=0; slot<1000; slot++ )
    13c6:	ef ef       	ldi	r30, 0xFF	; 255
    13c8:	4e 1a       	sub	r4, r30
    13ca:	5e 0a       	sbc	r5, r30
    13cc:	f8 ee       	ldi	r31, 0xE8	; 232
    13ce:	4f 16       	cp	r4, r31
    13d0:	f3 e0       	ldi	r31, 0x03	; 3
    13d2:	5f 06       	cpc	r5, r31
    13d4:	79 f6       	brne	.-98     	; 0x1374 <tdma_nw_task+0xec>
          			tdma_rfTxInfo.length = TDMA_PCF_HEADER;
        			_tdma_tx ();
        			//rf_rx_on ();
				nrk_wait_until_ticks(10);
			}
		nrk_led_clr(BLUE_LED);
    13d6:	83 e0       	ldi	r24, 0x03	; 3
    13d8:	90 e0       	ldi	r25, 0x00	; 0
    13da:	0e 94 0e 15 	call	0x2a1c	; 0x2a1c <nrk_led_clr>
		slot=0;
		tdma_wakeup_flag=0;
    13de:	10 92 d4 05 	sts	0x05D4, r1
    13e2:	0b c0       	rjmp	.+22     	; 0x13fa <tdma_nw_task+0x172>
      else {
        // Upstream data slot
        // This configures the packet receive interrupt to call the _tdma_rx_master function
        // The _tdma_rx_master function triggers a signal to the tdma_rx function.
        //rf_rx_on();
	rx_end_callback(&_tdma_rx_master);
    13e4:	88 e9       	ldi	r24, 0x98	; 152
    13e6:	95 e0       	ldi	r25, 0x05	; 5
    13e8:	0e 94 f0 0c 	call	0x19e0	; 0x19e0 <rx_end_callback>
        if (v == 1)
    13ec:	2a 81       	ldd	r18, Y+2	; 0x02
    13ee:	21 30       	cpi	r18, 0x01	; 1
    13f0:	21 f4       	brne	.+8      	; 0x13fa <tdma_nw_task+0x172>
          tdma_last_tx_slot = slot;
    13f2:	70 92 be 03 	sts	0x03BE, r7
    13f6:	60 92 bd 03 	sts	0x03BD, r6
      }
      slot++;
    13fa:	3f ef       	ldi	r19, 0xFF	; 255
    13fc:	63 1a       	sub	r6, r19
    13fe:	73 0a       	sbc	r7, r19
	// For the last slot, we wakeup a bit late to make sure all other nodes have woken up in time to
	// receive the beacon message.  
      if (slot > tdma_slots_per_cycle ){
    1400:	80 91 bf 03 	lds	r24, 0x03BF
    1404:	90 91 c0 03 	lds	r25, 0x03C0
    1408:	86 15       	cp	r24, r6
    140a:	97 05       	cpc	r25, r7
    140c:	28 f4       	brcc	.+10     	; 0x1418 <tdma_nw_task+0x190>
        nrk_wait_until_ticks(TDMA_WAKEUP_GAURD_TIME_MS);
    140e:	8a e0       	ldi	r24, 0x0A	; 10
    1410:	90 e0       	ldi	r25, 0x00	; 0
    1412:	0e 94 bc 23 	call	0x4778	; 0x4778 <nrk_wait_until_ticks>
    1416:	ec c1       	rjmp	.+984    	; 0x17f0 <tdma_nw_task+0x568>
	slot = 0;
	}
      else {
      nrk_time_add (&_tdma_next_wakeup, _tdma_next_wakeup, _tdma_slot_time);
    1418:	80 90 a0 03 	lds	r8, 0x03A0
    141c:	90 90 a1 03 	lds	r9, 0x03A1
    1420:	a0 90 a2 03 	lds	r10, 0x03A2
    1424:	b0 90 a3 03 	lds	r11, 0x03A3
    1428:	c0 90 a4 03 	lds	r12, 0x03A4
    142c:	d0 90 a5 03 	lds	r13, 0x03A5
    1430:	e0 90 a6 03 	lds	r14, 0x03A6
    1434:	f0 90 a7 03 	lds	r15, 0x03A7
    1438:	00 91 98 03 	lds	r16, 0x0398
    143c:	10 91 99 03 	lds	r17, 0x0399
    1440:	20 91 9a 03 	lds	r18, 0x039A
    1444:	30 91 9b 03 	lds	r19, 0x039B
    1448:	40 91 9c 03 	lds	r20, 0x039C
    144c:	50 91 9d 03 	lds	r21, 0x039D
    1450:	60 91 9e 03 	lds	r22, 0x039E
    1454:	70 91 9f 03 	lds	r23, 0x039F
    1458:	88 e9       	ldi	r24, 0x98	; 152
    145a:	93 e0       	ldi	r25, 0x03	; 3
    145c:	0e 94 ce 25 	call	0x4b9c	; 0x4b9c <nrk_time_add>
      nrk_time_compact_nanos (&_tdma_next_wakeup);
    1460:	88 e9       	ldi	r24, 0x98	; 152
    1462:	93 e0       	ldi	r25, 0x03	; 3
    1464:	0e 94 ad 25 	call	0x4b5a	; 0x4b5a <nrk_time_compact_nanos>
      nrk_wait_until (_tdma_next_wakeup);
    1468:	20 91 98 03 	lds	r18, 0x0398
    146c:	30 91 99 03 	lds	r19, 0x0399
    1470:	40 91 9a 03 	lds	r20, 0x039A
    1474:	50 91 9b 03 	lds	r21, 0x039B
    1478:	60 91 9c 03 	lds	r22, 0x039C
    147c:	70 91 9d 03 	lds	r23, 0x039D
    1480:	80 91 9e 03 	lds	r24, 0x039E
    1484:	90 91 9f 03 	lds	r25, 0x039F
    1488:	0e 94 68 24 	call	0x48d0	; 0x48d0 <nrk_wait_until>
    148c:	18 cf       	rjmp	.-464    	; 0x12be <tdma_nw_task+0x36>
	
      }
    }
    // TDMA slave node
    else {
      if (slot == 0) {
    148e:	67 28       	or	r6, r7
    1490:	09 f0       	breq	.+2      	; 0x1494 <tdma_nw_task+0x20c>
    1492:	57 c0       	rjmp	.+174    	; 0x1542 <tdma_nw_task+0x2ba>

	//rf_rx_off ();
	//rf_power_down();
	      	
	sync=0;
	rf_power_up();
    1494:	0e 94 9a 0c 	call	0x1934	; 0x1934 <rf_power_up>
	rf_rx_on ();
    1498:	0e 94 65 0d 	call	0x1aca	; 0x1aca <rf_rx_on>
      if (slot == 0) {

	//rf_rx_off ();
	//rf_power_down();
	      	
	sync=0;
    149c:	61 2c       	mov	r6, r1
    149e:	71 2c       	mov	r7, r1
	rf_power_up();
	rf_rx_on ();
        do {
          v = _tdma_rx ();
    14a0:	0e 94 7a 08 	call	0x10f4	; 0x10f4 <_tdma_rx>
    14a4:	8a 83       	std	Y+2, r24	; 0x02
          nrk_time_get (&_tdma_next_wakeup);
    14a6:	88 e9       	ldi	r24, 0x98	; 152
    14a8:	93 e0       	ldi	r25, 0x03	; 3
    14aa:	0e 94 c4 24 	call	0x4988	; 0x4988 <nrk_time_get>
          if (v == NRK_OK) {
    14ae:	8a 81       	ldd	r24, Y+2	; 0x02
    14b0:	81 30       	cpi	r24, 0x01	; 1
    14b2:	09 f5       	brne	.+66     	; 0x14f6 <tdma_nw_task+0x26e>

	    // See if its part of a wakeup packet stream
            tmp =
              (tdma_rfRxInfo.pPayload[TDMA_SRC_HIGH] << 8) | tdma_rfRxInfo.
    14b4:	e0 91 e3 05 	lds	r30, 0x05E3
    14b8:	f0 91 e4 05 	lds	r31, 0x05E4
              pPayload[TDMA_SRC_LOW];
	    // Check if its slot 0 packet
            tmp2 =
              (tdma_rfRxInfo.pPayload[TDMA_SLOT_HIGH] << 8) | tdma_rfRxInfo.
    14bc:	81 81       	ldd	r24, Z+1	; 0x01
    14be:	90 e0       	ldi	r25, 0x00	; 0
    14c0:	98 2f       	mov	r25, r24
    14c2:	88 27       	eor	r24, r24
    14c4:	20 81       	ld	r18, Z
    14c6:	82 2b       	or	r24, r18
          nrk_time_get (&_tdma_next_wakeup);
          if (v == NRK_OK) {

	    // See if its part of a wakeup packet stream
            tmp =
              (tdma_rfRxInfo.pPayload[TDMA_SRC_HIGH] << 8) | tdma_rfRxInfo.
    14c8:	25 81       	ldd	r18, Z+5	; 0x05
    14ca:	30 e0       	ldi	r19, 0x00	; 0
    14cc:	32 2f       	mov	r19, r18
    14ce:	22 27       	eor	r18, r18
    14d0:	44 81       	ldd	r20, Z+4	; 0x04
    14d2:	24 2b       	or	r18, r20
	    // Check if its slot 0 packet
            tmp2 =
              (tdma_rfRxInfo.pPayload[TDMA_SLOT_HIGH] << 8) | tdma_rfRxInfo.
              pPayload[TDMA_SLOT_LOW];

	    if(tmp==0x0 && tmp2==0xffff) sync=0;
    14d4:	23 2b       	or	r18, r19
    14d6:	21 f4       	brne	.+8      	; 0x14e0 <tdma_nw_task+0x258>
    14d8:	8f 3f       	cpi	r24, 0xFF	; 255
    14da:	2f ef       	ldi	r18, 0xFF	; 255
    14dc:	92 07       	cpc	r25, r18
    14de:	21 f0       	breq	.+8      	; 0x14e8 <tdma_nw_task+0x260>

            if (tmp2 != 0) {
    14e0:	89 2b       	or	r24, r25
    14e2:	09 f4       	brne	.+2      	; 0x14e6 <tdma_nw_task+0x25e>
    14e4:	88 c1       	rjmp	.+784    	; 0x17f6 <tdma_nw_task+0x56e>
    14e6:	02 c0       	rjmp	.+4      	; 0x14ec <tdma_nw_task+0x264>
	    // Check if its slot 0 packet
            tmp2 =
              (tdma_rfRxInfo.pPayload[TDMA_SLOT_HIGH] << 8) | tdma_rfRxInfo.
              pPayload[TDMA_SLOT_LOW];

	    if(tmp==0x0 && tmp2==0xffff) sync=0;
    14e8:	61 2c       	mov	r6, r1
    14ea:	71 2c       	mov	r7, r1

            if (tmp2 != 0) {
              v = NRK_ERROR;
          	tdma_rx_buf_empty = 1;
    14ec:	31 e0       	ldi	r19, 0x01	; 1
    14ee:	30 93 bc 03 	sts	0x03BC, r19
    14f2:	8f ef       	ldi	r24, 0xFF	; 255
    14f4:	8a 83       	std	Y+2, r24	; 0x02
            _tdma_slot_time.nano_secs = tdma_slot_len_ms * NANOS_PER_MS;
            _tdma_slot_time.secs = 0;
	    }
          }
	  // Make this time based so that it doesn't get shorter with non sync packets
	  if(sync>=100) { 
    14f6:	94 e6       	ldi	r25, 0x64	; 100
    14f8:	69 16       	cp	r6, r25
    14fa:	71 04       	cpc	r7, r1
    14fc:	c0 f0       	brcs	.+48     	; 0x152e <tdma_nw_task+0x2a6>
		  		sync_status=0; /*nrk_led_set(RED_LED);*/ 
    14fe:	10 92 94 03 	sts	0x0394, r1
				//sync=30000; 
				if(tdma_error_callback!=NULL ) i=tdma_error_callback(sync-100);
    1502:	e0 91 92 03 	lds	r30, 0x0392
    1506:	f0 91 93 03 	lds	r31, 0x0393
    150a:	30 97       	sbiw	r30, 0x00	; 0
    150c:	29 f0       	breq	.+10     	; 0x1518 <tdma_nw_task+0x290>
    150e:	c3 01       	movw	r24, r6
    1510:	84 56       	subi	r24, 0x64	; 100
    1512:	91 09       	sbc	r25, r1
    1514:	09 95       	icall
    1516:	89 83       	std	Y+1, r24	; 0x01
		if(i==NRK_OK) { tdma_rx_buf_empty=1; /*nrk_kprintf( PSTR("sync=0\r\n"));*/ sync=0; }
    1518:	e9 81       	ldd	r30, Y+1	; 0x01
    151a:	e1 30       	cpi	r30, 0x01	; 1
    151c:	19 f4       	brne	.+6      	; 0x1524 <tdma_nw_task+0x29c>
    151e:	61 2c       	mov	r6, r1
    1520:	71 2c       	mov	r7, r1
    1522:	05 c0       	rjmp	.+10     	; 0x152e <tdma_nw_task+0x2a6>
	  } 
	  if(sync<30000 ) sync++;
    1524:	f0 e3       	ldi	r31, 0x30	; 48
    1526:	6f 16       	cp	r6, r31
    1528:	f5 e7       	ldi	r31, 0x75	; 117
    152a:	7f 06       	cpc	r7, r31
    152c:	18 f4       	brcc	.+6      	; 0x1534 <tdma_nw_task+0x2ac>
    152e:	2f ef       	ldi	r18, 0xFF	; 255
    1530:	62 1a       	sub	r6, r18
    1532:	72 0a       	sbc	r7, r18
}


int8_t tdma_rx_pkt_release(void)
{
    tdma_rx_buf_empty=1;
    1534:	31 e0       	ldi	r19, 0x01	; 1
    1536:	30 93 bc 03 	sts	0x03BC, r19
				if(tdma_error_callback!=NULL ) i=tdma_error_callback(sync-100);
		if(i==NRK_OK) { tdma_rx_buf_empty=1; /*nrk_kprintf( PSTR("sync=0\r\n"));*/ sync=0; }
	  } 
	  if(sync<30000 ) sync++;
	tdma_rx_pkt_release();
        } while (v != NRK_OK);
    153a:	8a 81       	ldd	r24, Y+2	; 0x02
    153c:	81 30       	cpi	r24, 0x01	; 1
    153e:	09 f0       	breq	.+2      	; 0x1542 <tdma_nw_task+0x2ba>
    1540:	af cf       	rjmp	.-162    	; 0x14a0 <tdma_nw_task+0x218>
      //if(sync==30000)  sync_status=1; /*nrk_led_clr(RED_LED);*/ 
      }

      // Compute TTL offset
      ttl_delay=(tdma_rfRxInfo.pPayload[TDMA_TTL]>>4)-(tdma_rfRxInfo.pPayload[TDMA_TTL]&0xf);
    1542:	e0 91 e3 05 	lds	r30, 0x05E3
    1546:	f0 91 e4 05 	lds	r31, 0x05E4
    154a:	92 85       	ldd	r25, Z+10	; 0x0a
    154c:	89 2f       	mov	r24, r25
    154e:	82 95       	swap	r24
    1550:	8f 70       	andi	r24, 0x0F	; 15
    1552:	9f 70       	andi	r25, 0x0F	; 15
    1554:	89 1b       	sub	r24, r25
      if(ttl_delay>16) ttl_delay=0;
    1556:	81 31       	cpi	r24, 0x11	; 17
    1558:	18 f4       	brcc	.+6      	; 0x1560 <tdma_nw_task+0x2d8>
        } while (v != NRK_OK);
      //if(sync==30000)  sync_status=1; /*nrk_led_clr(RED_LED);*/ 
      }

      // Compute TTL offset
      ttl_delay=(tdma_rfRxInfo.pPayload[TDMA_TTL]>>4)-(tdma_rfRxInfo.pPayload[TDMA_TTL]&0xf);
    155a:	80 93 b8 03 	sts	0x03B8, r24
    155e:	02 c0       	rjmp	.+4      	; 0x1564 <tdma_nw_task+0x2dc>
      if(ttl_delay>16) ttl_delay=0;
    1560:	10 92 b8 03 	sts	0x03B8, r1
      _ttl_delay_total.secs=0;
    1564:	10 92 b0 03 	sts	0x03B0, r1
    1568:	10 92 b1 03 	sts	0x03B1, r1
    156c:	10 92 b2 03 	sts	0x03B2, r1
    1570:	10 92 b3 03 	sts	0x03B3, r1
      _ttl_delay_total.nano_secs=0;
    1574:	10 92 b4 03 	sts	0x03B4, r1
    1578:	10 92 b5 03 	sts	0x03B5, r1
    157c:	10 92 b6 03 	sts	0x03B6, r1
    1580:	10 92 b7 03 	sts	0x03B7, r1
      _ttl_delay_per_tx.secs=0;
    1584:	10 92 a8 03 	sts	0x03A8, r1
    1588:	10 92 a9 03 	sts	0x03A9, r1
    158c:	10 92 aa 03 	sts	0x03AA, r1
    1590:	10 92 ab 03 	sts	0x03AB, r1
      _ttl_delay_per_tx.nano_secs=0;

      _ttl_delay_per_tx.secs=0;
      _ttl_delay_per_tx.nano_secs=((uint32_t)tdma_rfRxInfo.length+(uint32_t)17)*32000;   // (payload_bytes + header) * 32 us
    1594:	a0 91 e1 05 	lds	r26, 0x05E1
    1598:	bb 27       	eor	r27, r27
    159a:	a7 fd       	sbrc	r26, 7
    159c:	b0 95       	com	r27
    159e:	20 e0       	ldi	r18, 0x00	; 0
    15a0:	3d e7       	ldi	r19, 0x7D	; 125
    15a2:	0e 94 a9 31 	call	0x6352	; 0x6352 <__usmulhisi3>
    15a6:	dc 01       	movw	r26, r24
    15a8:	cb 01       	movw	r24, r22
    15aa:	93 5b       	subi	r25, 0xB3	; 179
    15ac:	a7 4f       	sbci	r26, 0xF7	; 247
    15ae:	bf 4f       	sbci	r27, 0xFF	; 255
    15b0:	80 93 ac 03 	sts	0x03AC, r24
    15b4:	90 93 ad 03 	sts	0x03AD, r25
    15b8:	a0 93 ae 03 	sts	0x03AE, r26
    15bc:	b0 93 af 03 	sts	0x03AF, r27

      for (tmp = 0; tmp < ttl_delay; tmp++)
    15c0:	61 2c       	mov	r6, r1
    15c2:	71 2c       	mov	r7, r1
    15c4:	80 91 b8 03 	lds	r24, 0x03B8
    15c8:	90 e0       	ldi	r25, 0x00	; 0
    15ca:	68 16       	cp	r6, r24
    15cc:	79 06       	cpc	r7, r25
    15ce:	40 f5       	brcc	.+80     	; 0x1620 <tdma_nw_task+0x398>
        nrk_time_add (&_ttl_delay_total, _ttl_delay_total, _ttl_delay_per_tx);
    15d0:	80 90 a8 03 	lds	r8, 0x03A8
    15d4:	90 90 a9 03 	lds	r9, 0x03A9
    15d8:	a0 90 aa 03 	lds	r10, 0x03AA
    15dc:	b0 90 ab 03 	lds	r11, 0x03AB
    15e0:	c0 90 ac 03 	lds	r12, 0x03AC
    15e4:	d0 90 ad 03 	lds	r13, 0x03AD
    15e8:	e0 90 ae 03 	lds	r14, 0x03AE
    15ec:	f0 90 af 03 	lds	r15, 0x03AF
    15f0:	00 91 b0 03 	lds	r16, 0x03B0
    15f4:	10 91 b1 03 	lds	r17, 0x03B1
    15f8:	20 91 b2 03 	lds	r18, 0x03B2
    15fc:	30 91 b3 03 	lds	r19, 0x03B3
    1600:	40 91 b4 03 	lds	r20, 0x03B4
    1604:	50 91 b5 03 	lds	r21, 0x03B5
    1608:	60 91 b6 03 	lds	r22, 0x03B6
    160c:	70 91 b7 03 	lds	r23, 0x03B7
    1610:	80 eb       	ldi	r24, 0xB0	; 176
    1612:	93 e0       	ldi	r25, 0x03	; 3
    1614:	0e 94 ce 25 	call	0x4b9c	; 0x4b9c <nrk_time_add>
      _ttl_delay_per_tx.nano_secs=0;

      _ttl_delay_per_tx.secs=0;
      _ttl_delay_per_tx.nano_secs=((uint32_t)tdma_rfRxInfo.length+(uint32_t)17)*32000;   // (payload_bytes + header) * 32 us

      for (tmp = 0; tmp < ttl_delay; tmp++)
    1618:	9f ef       	ldi	r25, 0xFF	; 255
    161a:	69 1a       	sub	r6, r25
    161c:	79 0a       	sbc	r7, r25
    161e:	d2 cf       	rjmp	.-92     	; 0x15c4 <tdma_nw_task+0x33c>
        nrk_time_add (&_ttl_delay_total, _ttl_delay_total, _ttl_delay_per_tx);


      sync_status=1;
    1620:	e1 e0       	ldi	r30, 0x01	; 1
    1622:	e0 93 94 03 	sts	0x0394, r30
	rf_rx_off ();
    1626:	0e 94 6b 0d 	call	0x1ad6	; 0x1ad6 <rf_rx_off>
	rf_power_down();
    162a:	0e 94 74 0c 	call	0x18e8	; 0x18e8 <rf_power_down>

      // Find next slot
      slot = tdma_tx_sched[0];
    162e:	80 91 c9 03 	lds	r24, 0x03C9
    1632:	90 91 ca 03 	lds	r25, 0x03CA
      if (slot > tdma_slots_per_cycle)
    1636:	60 90 bf 03 	lds	r6, 0x03BF
    163a:	70 90 c0 03 	lds	r7, 0x03C0
    163e:	86 15       	cp	r24, r6
    1640:	97 05       	cpc	r25, r7
    1642:	08 f4       	brcc	.+2      	; 0x1646 <tdma_nw_task+0x3be>
    1644:	3c 01       	movw	r6, r24
        slot = tdma_slots_per_cycle;
 //         nrk_time_get (&tmp_time);
//      printf( "tt=%lu %lu\r\n",tmp_time.secs,tmp_time.nano_secs/NANOS_PER_MS);
//      printf( "nw=%lu %lu\r\n",_tdma_next_wakeup.secs,_tdma_next_wakeup.nano_secs/NANOS_PER_MS);
      for (tmp = 0; tmp < slot; tmp++)
    1646:	41 2c       	mov	r4, r1
    1648:	51 2c       	mov	r5, r1
    164a:	46 14       	cp	r4, r6
    164c:	57 04       	cpc	r5, r7
    164e:	41 f1       	breq	.+80     	; 0x16a0 <tdma_nw_task+0x418>
        nrk_time_add (&_tdma_next_wakeup, _tdma_next_wakeup, _tdma_slot_time);
    1650:	80 90 a0 03 	lds	r8, 0x03A0
    1654:	90 90 a1 03 	lds	r9, 0x03A1
    1658:	a0 90 a2 03 	lds	r10, 0x03A2
    165c:	b0 90 a3 03 	lds	r11, 0x03A3
    1660:	c0 90 a4 03 	lds	r12, 0x03A4
    1664:	d0 90 a5 03 	lds	r13, 0x03A5
    1668:	e0 90 a6 03 	lds	r14, 0x03A6
    166c:	f0 90 a7 03 	lds	r15, 0x03A7
    1670:	00 91 98 03 	lds	r16, 0x0398
    1674:	10 91 99 03 	lds	r17, 0x0399
    1678:	20 91 9a 03 	lds	r18, 0x039A
    167c:	30 91 9b 03 	lds	r19, 0x039B
    1680:	40 91 9c 03 	lds	r20, 0x039C
    1684:	50 91 9d 03 	lds	r21, 0x039D
    1688:	60 91 9e 03 	lds	r22, 0x039E
    168c:	70 91 9f 03 	lds	r23, 0x039F
    1690:	88 e9       	ldi	r24, 0x98	; 152
    1692:	93 e0       	ldi	r25, 0x03	; 3
    1694:	0e 94 ce 25 	call	0x4b9c	; 0x4b9c <nrk_time_add>
      if (slot > tdma_slots_per_cycle)
        slot = tdma_slots_per_cycle;
 //         nrk_time_get (&tmp_time);
//      printf( "tt=%lu %lu\r\n",tmp_time.secs,tmp_time.nano_secs/NANOS_PER_MS);
//      printf( "nw=%lu %lu\r\n",_tdma_next_wakeup.secs,_tdma_next_wakeup.nano_secs/NANOS_PER_MS);
      for (tmp = 0; tmp < slot; tmp++)
    1698:	ff ef       	ldi	r31, 0xFF	; 255
    169a:	4f 1a       	sub	r4, r31
    169c:	5f 0a       	sbc	r5, r31
    169e:	d5 cf       	rjmp	.-86     	; 0x164a <tdma_nw_task+0x3c2>
        nrk_time_add (&_tdma_next_wakeup, _tdma_next_wakeup, _tdma_slot_time);
      // Subtract TTL delay time
      nrk_time_sub(&_tdma_next_wakeup, _tdma_next_wakeup, _ttl_delay_total);
    16a0:	80 90 b0 03 	lds	r8, 0x03B0
    16a4:	90 90 b1 03 	lds	r9, 0x03B1
    16a8:	a0 90 b2 03 	lds	r10, 0x03B2
    16ac:	b0 90 b3 03 	lds	r11, 0x03B3
    16b0:	c0 90 b4 03 	lds	r12, 0x03B4
    16b4:	d0 90 b5 03 	lds	r13, 0x03B5
    16b8:	e0 90 b6 03 	lds	r14, 0x03B6
    16bc:	f0 90 b7 03 	lds	r15, 0x03B7
    16c0:	00 91 98 03 	lds	r16, 0x0398
    16c4:	10 91 99 03 	lds	r17, 0x0399
    16c8:	20 91 9a 03 	lds	r18, 0x039A
    16cc:	30 91 9b 03 	lds	r19, 0x039B
    16d0:	40 91 9c 03 	lds	r20, 0x039C
    16d4:	50 91 9d 03 	lds	r21, 0x039D
    16d8:	60 91 9e 03 	lds	r22, 0x039E
    16dc:	70 91 9f 03 	lds	r23, 0x039F
    16e0:	88 e9       	ldi	r24, 0x98	; 152
    16e2:	93 e0       	ldi	r25, 0x03	; 3
    16e4:	0e 94 21 25 	call	0x4a42	; 0x4a42 <nrk_time_sub>

      nrk_time_compact_nanos (&_tdma_next_wakeup);
    16e8:	88 e9       	ldi	r24, 0x98	; 152
    16ea:	93 e0       	ldi	r25, 0x03	; 3
    16ec:	0e 94 ad 25 	call	0x4b5a	; 0x4b5a <nrk_time_compact_nanos>

  //    printf( "nw2=%lu %lu\r\n",_tdma_next_wakeup.secs,_tdma_next_wakeup.nano_secs/NANOS_PER_MS);
      nrk_wait_until (_tdma_next_wakeup);
    16f0:	20 91 98 03 	lds	r18, 0x0398
    16f4:	30 91 99 03 	lds	r19, 0x0399
    16f8:	40 91 9a 03 	lds	r20, 0x039A
    16fc:	50 91 9b 03 	lds	r21, 0x039B
    1700:	60 91 9c 03 	lds	r22, 0x039C
    1704:	70 91 9d 03 	lds	r23, 0x039D
    1708:	80 91 9e 03 	lds	r24, 0x039E
    170c:	90 91 9f 03 	lds	r25, 0x039F
    1710:	0e 94 68 24 	call	0x48d0	; 0x48d0 <nrk_wait_until>

      // Transmit on slot
      if (tx_data_ready == 1) {
    1714:	80 91 c3 03 	lds	r24, 0x03C3
    1718:	81 30       	cpi	r24, 0x01	; 1
    171a:	b1 f4       	brne	.+44     	; 0x1748 <tdma_nw_task+0x4c0>
        tdma_rfTxInfo.pPayload[TDMA_SLOT_LOW] = slot & 0xff;    // slot
    171c:	e0 91 16 07 	lds	r30, 0x0716
    1720:	f0 91 17 07 	lds	r31, 0x0717
    1724:	60 82       	st	Z, r6
        tdma_rfTxInfo.pPayload[TDMA_SLOT_HIGH] = slot >> 8;
    1726:	e0 91 16 07 	lds	r30, 0x0716
    172a:	f0 91 17 07 	lds	r31, 0x0717
    172e:	71 82       	std	Z+1, r7	; 0x01
        tdma_rfTxInfo.destAddr = 0xffff;
    1730:	30 92 14 07 	sts	0x0714, r3
    1734:	20 92 13 07 	sts	0x0713, r2
        tdma_rfTxInfo.ackRequest = 0;
    1738:	10 92 19 07 	sts	0x0719, r1
        tdma_rfTxInfo.cca = 0;
    173c:	10 92 18 07 	sts	0x0718, r1
	rf_power_up();
    1740:	0e 94 9a 0c 	call	0x1934	; 0x1934 <rf_power_up>
        _tdma_tx ();
    1744:	0e 94 c5 08 	call	0x118a	; 0x118a <_tdma_tx>
      }

      // Sleep until end of cycle 
	rf_rx_off ();
    1748:	0e 94 6b 0d 	call	0x1ad6	; 0x1ad6 <rf_rx_off>
	rf_power_down();
    174c:	0e 94 74 0c 	call	0x18e8	; 0x18e8 <rf_power_down>
      for (tmp = 0; tmp < ((uint16_t)tdma_slots_per_cycle - (uint16_t)slot); tmp++)
    1750:	41 2c       	mov	r4, r1
    1752:	51 2c       	mov	r5, r1
    1754:	80 91 bf 03 	lds	r24, 0x03BF
    1758:	90 91 c0 03 	lds	r25, 0x03C0
    175c:	86 19       	sub	r24, r6
    175e:	97 09       	sbc	r25, r7
    1760:	48 16       	cp	r4, r24
    1762:	59 06       	cpc	r5, r25
    1764:	40 f5       	brcc	.+80     	; 0x17b6 <tdma_nw_task+0x52e>
        nrk_time_add (&_tdma_next_wakeup, _tdma_next_wakeup, _tdma_slot_time);
    1766:	80 90 a0 03 	lds	r8, 0x03A0
    176a:	90 90 a1 03 	lds	r9, 0x03A1
    176e:	a0 90 a2 03 	lds	r10, 0x03A2
    1772:	b0 90 a3 03 	lds	r11, 0x03A3
    1776:	c0 90 a4 03 	lds	r12, 0x03A4
    177a:	d0 90 a5 03 	lds	r13, 0x03A5
    177e:	e0 90 a6 03 	lds	r14, 0x03A6
    1782:	f0 90 a7 03 	lds	r15, 0x03A7
    1786:	00 91 98 03 	lds	r16, 0x0398
    178a:	10 91 99 03 	lds	r17, 0x0399
    178e:	20 91 9a 03 	lds	r18, 0x039A
    1792:	30 91 9b 03 	lds	r19, 0x039B
    1796:	40 91 9c 03 	lds	r20, 0x039C
    179a:	50 91 9d 03 	lds	r21, 0x039D
    179e:	60 91 9e 03 	lds	r22, 0x039E
    17a2:	70 91 9f 03 	lds	r23, 0x039F
    17a6:	88 e9       	ldi	r24, 0x98	; 152
    17a8:	93 e0       	ldi	r25, 0x03	; 3
    17aa:	0e 94 ce 25 	call	0x4b9c	; 0x4b9c <nrk_time_add>
      }

      // Sleep until end of cycle 
	rf_rx_off ();
	rf_power_down();
      for (tmp = 0; tmp < ((uint16_t)tdma_slots_per_cycle - (uint16_t)slot); tmp++)
    17ae:	2f ef       	ldi	r18, 0xFF	; 255
    17b0:	42 1a       	sub	r4, r18
    17b2:	52 0a       	sbc	r5, r18
    17b4:	cf cf       	rjmp	.-98     	; 0x1754 <tdma_nw_task+0x4cc>
        nrk_time_add (&_tdma_next_wakeup, _tdma_next_wakeup, _tdma_slot_time);
      nrk_time_compact_nanos (&_tdma_next_wakeup);
    17b6:	88 e9       	ldi	r24, 0x98	; 152
    17b8:	93 e0       	ldi	r25, 0x03	; 3
    17ba:	0e 94 ad 25 	call	0x4b5a	; 0x4b5a <nrk_time_compact_nanos>
      nrk_wait_until (_tdma_next_wakeup);
    17be:	20 91 98 03 	lds	r18, 0x0398
    17c2:	30 91 99 03 	lds	r19, 0x0399
    17c6:	40 91 9a 03 	lds	r20, 0x039A
    17ca:	50 91 9b 03 	lds	r21, 0x039B
    17ce:	60 91 9c 03 	lds	r22, 0x039C
    17d2:	70 91 9d 03 	lds	r23, 0x039D
    17d6:	80 91 9e 03 	lds	r24, 0x039E
    17da:	90 91 9f 03 	lds	r25, 0x039F
    17de:	0e 94 68 24 	call	0x48d0	; 0x48d0 <nrk_wait_until>
      slot = 0;
      while(!tdma_is_enabled) nrk_wait_until_next_period();
    17e2:	80 91 b9 03 	lds	r24, 0x03B9
    17e6:	81 11       	cpse	r24, r1
    17e8:	03 c0       	rjmp	.+6      	; 0x17f0 <tdma_nw_task+0x568>
    17ea:	0e 94 15 23 	call	0x462a	; 0x462a <nrk_wait_until_next_period>
    17ee:	f9 cf       	rjmp	.-14     	; 0x17e2 <tdma_nw_task+0x55a>
		
      slot=0;
    17f0:	61 2c       	mov	r6, r1
    17f2:	71 2c       	mov	r7, r1
    17f4:	64 cd       	rjmp	.-1336   	; 0x12be <tdma_nw_task+0x36>
	      	//rf_rx_on();
	    }
	    if(v!=NRK_ERROR)
	    {
	    // set TTL to TTL_MAX from gateway
	    tdma_ttl = tdma_rfRxInfo.pPayload[TDMA_TTL]>>4;
    17f6:	82 85       	ldd	r24, Z+10	; 0x0a
    17f8:	82 95       	swap	r24
    17fa:	8f 70       	andi	r24, 0x0F	; 15
    17fc:	80 93 c4 03 	sts	0x03C4, r24
            tdma_slots_per_cycle =
              (tdma_rfRxInfo.
               pPayload[TDMA_CYCLE_SIZE_HIGH] << 8) | tdma_rfRxInfo.
    1800:	81 85       	ldd	r24, Z+9	; 0x09
    1802:	90 e0       	ldi	r25, 0x00	; 0
    1804:	98 2f       	mov	r25, r24
    1806:	88 27       	eor	r24, r24
    1808:	20 85       	ldd	r18, Z+8	; 0x08
    180a:	82 2b       	or	r24, r18
	    }
	    if(v!=NRK_ERROR)
	    {
	    // set TTL to TTL_MAX from gateway
	    tdma_ttl = tdma_rfRxInfo.pPayload[TDMA_TTL]>>4;
            tdma_slots_per_cycle =
    180c:	90 93 c0 03 	sts	0x03C0, r25
    1810:	80 93 bf 03 	sts	0x03BF, r24
              (tdma_rfRxInfo.
               pPayload[TDMA_CYCLE_SIZE_HIGH] << 8) | tdma_rfRxInfo.
              pPayload[TDMA_CYCLE_SIZE_LOW];
            tdma_slot_len_ms = tdma_rfRxInfo.pPayload[TDMA_SLOT_SIZE];
    1814:	a3 85       	ldd	r26, Z+11	; 0x0b
    1816:	8a 2f       	mov	r24, r26
    1818:	90 e0       	ldi	r25, 0x00	; 0
    181a:	90 93 c2 03 	sts	0x03C2, r25
    181e:	80 93 c1 03 	sts	0x03C1, r24
            _tdma_slot_time.nano_secs = tdma_slot_len_ms * NANOS_PER_MS;
    1822:	dc 01       	movw	r26, r24
    1824:	20 e4       	ldi	r18, 0x40	; 64
    1826:	32 e4       	ldi	r19, 0x42	; 66
    1828:	4f e0       	ldi	r20, 0x0F	; 15
    182a:	50 e0       	ldi	r21, 0x00	; 0
    182c:	0e 94 b0 31 	call	0x6360	; 0x6360 <__muluhisi3>
    1830:	60 93 a4 03 	sts	0x03A4, r22
    1834:	70 93 a5 03 	sts	0x03A5, r23
    1838:	80 93 a6 03 	sts	0x03A6, r24
    183c:	90 93 a7 03 	sts	0x03A7, r25
            _tdma_slot_time.secs = 0;
    1840:	10 92 a0 03 	sts	0x03A0, r1
    1844:	10 92 a1 03 	sts	0x03A1, r1
    1848:	10 92 a2 03 	sts	0x03A2, r1
    184c:	10 92 a3 03 	sts	0x03A3, r1
    1850:	52 ce       	rjmp	.-860    	; 0x14f6 <tdma_nw_task+0x26e>

00001852 <tdma_task_config>:
}


void tdma_task_config ()
{
  nrk_task_set_entry_function (&tdma_task, tdma_nw_task);
    1852:	64 e4       	ldi	r22, 0x44	; 68
    1854:	79 e0       	ldi	r23, 0x09	; 9
    1856:	81 eb       	ldi	r24, 0xB1	; 177
    1858:	95 e0       	ldi	r25, 0x05	; 5
    185a:	0e 94 69 2f 	call	0x5ed2	; 0x5ed2 <nrk_task_set_entry_function>
  nrk_task_set_stk (&tdma_task, tdma_task_stack, TDMA_STACKSIZE);
    185e:	40 e0       	ldi	r20, 0x00	; 0
    1860:	51 e0       	ldi	r21, 0x01	; 1
    1862:	61 eb       	ldi	r22, 0xB1	; 177
    1864:	74 e0       	ldi	r23, 0x04	; 4
    1866:	81 eb       	ldi	r24, 0xB1	; 177
    1868:	95 e0       	ldi	r25, 0x05	; 5
    186a:	0e 94 6d 2f 	call	0x5eda	; 0x5eda <nrk_task_set_stk>
  tdma_task.prio = TDMA_TASK_PRIORITY;
    186e:	e1 eb       	ldi	r30, 0xB1	; 177
    1870:	f5 e0       	ldi	r31, 0x05	; 5
    1872:	84 e1       	ldi	r24, 0x14	; 20
    1874:	80 87       	std	Z+8, r24	; 0x08
  tdma_task.FirstActivation = TRUE;
    1876:	81 e0       	ldi	r24, 0x01	; 1
    1878:	87 83       	std	Z+7, r24	; 0x07
  tdma_task.Type = BASIC_TASK;
    187a:	81 87       	std	Z+9, r24	; 0x09
  tdma_task.SchType = PREEMPTIVE;
    187c:	82 87       	std	Z+10, r24	; 0x0a
  tdma_task.period.secs = 1;
    187e:	81 e0       	ldi	r24, 0x01	; 1
    1880:	90 e0       	ldi	r25, 0x00	; 0
    1882:	a0 e0       	ldi	r26, 0x00	; 0
    1884:	b0 e0       	ldi	r27, 0x00	; 0
    1886:	83 87       	std	Z+11, r24	; 0x0b
    1888:	94 87       	std	Z+12, r25	; 0x0c
    188a:	a5 87       	std	Z+13, r26	; 0x0d
    188c:	b6 87       	std	Z+14, r27	; 0x0e
  tdma_task.period.nano_secs = 0; // 20 * NANOS_PER_MS;
    188e:	17 86       	std	Z+15, r1	; 0x0f
    1890:	10 8a       	std	Z+16, r1	; 0x10
    1892:	11 8a       	std	Z+17, r1	; 0x11
    1894:	12 8a       	std	Z+18, r1	; 0x12
  tdma_task.cpu_reserve.secs = PCF_TDMA_TIMEOUT;       // bmac reserve , 0 to disable
    1896:	87 e0       	ldi	r24, 0x07	; 7
    1898:	90 e0       	ldi	r25, 0x00	; 0
    189a:	a0 e0       	ldi	r26, 0x00	; 0
    189c:	b0 e0       	ldi	r27, 0x00	; 0
    189e:	83 8b       	std	Z+19, r24	; 0x13
    18a0:	94 8b       	std	Z+20, r25	; 0x14
    18a2:	a5 8b       	std	Z+21, r26	; 0x15
    18a4:	b6 8b       	std	Z+22, r27	; 0x16
  tdma_task.cpu_reserve.nano_secs = 0;
    18a6:	17 8a       	std	Z+23, r1	; 0x17
    18a8:	10 8e       	std	Z+24, r1	; 0x18
    18aa:	11 8e       	std	Z+25, r1	; 0x19
    18ac:	12 8e       	std	Z+26, r1	; 0x1a
  tdma_task.offset.secs = 0;
    18ae:	13 8e       	std	Z+27, r1	; 0x1b
    18b0:	14 8e       	std	Z+28, r1	; 0x1c
    18b2:	15 8e       	std	Z+29, r1	; 0x1d
    18b4:	16 8e       	std	Z+30, r1	; 0x1e
  tdma_task.offset.nano_secs = 0;
    18b6:	17 8e       	std	Z+31, r1	; 0x1f
    18b8:	10 a2       	std	Z+32, r1	; 0x20
    18ba:	11 a2       	std	Z+33, r1	; 0x21
    18bc:	12 a2       	std	Z+34, r1	; 0x22
  nrk_activate_task (&tdma_task);
    18be:	cf 01       	movw	r24, r30
    18c0:	0c 94 83 22 	jmp	0x4506	; 0x4506 <nrk_activate_task>

000018c4 <rf_cmd>:


/* Safely change the radio state */
static void rf_cmd(uint8_t cmd)
{
	while((TRX_STATUS & 0x1F) == STATE_TRANSITION_IN_PROGRESS)
    18c4:	90 91 41 01 	lds	r25, 0x0141
    18c8:	9f 71       	andi	r25, 0x1F	; 31
    18ca:	9f 31       	cpi	r25, 0x1F	; 31
    18cc:	d9 f3       	breq	.-10     	; 0x18c4 <rf_cmd>
		continue;
	TRX_STATE = cmd;
    18ce:	80 93 42 01 	sts	0x0142, r24
    18d2:	08 95       	ret

000018d4 <set_wireless_prog>:
uint8_t reset_val[] = {0x43, 0x15, 0xa6, 0xd9, 0x3d, 0x31, 0x82, 0xf1, 0x8c, 0xa7, 0x4f, 0xc5, 0x99, 0x97, 0x04, 0xac};


void set_wireless_prog(uint8_t val)
{
   wireless_prog = val;
    18d4:	80 93 d5 05 	sts	0x05D5, r24
    18d8:	08 95       	ret

000018da <rf_enable_glossy>:
}

void rf_enable_glossy()
{
	use_glossy = 1;
    18da:	81 e0       	ldi	r24, 0x01	; 1
    18dc:	80 93 07 0a 	sts	0x0A07, r24
    18e0:	08 95       	ret

000018e2 <rf_disable_glossy>:
}

void rf_disable_glossy()
{
	use_glossy = 0;
    18e2:	10 92 07 0a 	sts	0x0A07, r1
    18e6:	08 95       	ret

000018e8 <rf_power_down>:

void rf_power_down()
{
	uint8_t status;

	while((TRX_STATUS & 0x1F) == STATE_TRANSITION_IN_PROGRESS)
    18e8:	80 91 41 01 	lds	r24, 0x0141
    18ec:	8f 71       	andi	r24, 0x1F	; 31
    18ee:	8f 31       	cpi	r24, 0x1F	; 31
    18f0:	d9 f3       	breq	.-10     	; 0x18e8 <rf_power_down>
		continue;

	/* For some reason comparing to SLEEP doesn't work, but 0 does */
	status = (TRX_STATUS & 0x1F);
    18f2:	80 91 41 01 	lds	r24, 0x0141
    18f6:	8f 71       	andi	r24, 0x1F	; 31
	if((status == 0) || (status == 0xF))
    18f8:	e1 f0       	breq	.+56     	; 0x1932 <rf_power_down+0x4a>
    18fa:	8f 30       	cpi	r24, 0x0F	; 15
    18fc:	d1 f0       	breq	.+52     	; 0x1932 <rf_power_down+0x4a>
		return;
	/* Disable TRX if it is enabled */
	if((TRX_STATUS & 0x1F) != TRX_OFF){
    18fe:	80 91 41 01 	lds	r24, 0x0141
    1902:	8f 71       	andi	r24, 0x1F	; 31
    1904:	88 30       	cpi	r24, 0x08	; 8
    1906:	31 f4       	brne	.+12     	; 0x1914 <rf_power_down+0x2c>
		do{
			status = (TRX_STATUS & 0x1F);
		}while(status != TRX_OFF);
	}

	TRXPR |= (1 << SLPTR);
    1908:	80 91 39 01 	lds	r24, 0x0139
    190c:	82 60       	ori	r24, 0x02	; 2
    190e:	80 93 39 01 	sts	0x0139, r24
    1912:	0b c0       	rjmp	.+22     	; 0x192a <rf_power_down+0x42>
	status = (TRX_STATUS & 0x1F);
	if((status == 0) || (status == 0xF))
		return;
	/* Disable TRX if it is enabled */
	if((TRX_STATUS & 0x1F) != TRX_OFF){
		rf_cmd(TRX_OFF);
    1914:	88 e0       	ldi	r24, 0x08	; 8
    1916:	0e 94 62 0c 	call	0x18c4	; 0x18c4 <rf_cmd>
		do{
			status = (TRX_STATUS & 0x1F);
    191a:	80 91 41 01 	lds	r24, 0x0141
    191e:	8f 71       	andi	r24, 0x1F	; 31
		}while(status != TRX_OFF);
    1920:	88 30       	cpi	r24, 0x08	; 8
    1922:	d9 f7       	brne	.-10     	; 0x191a <rf_power_down+0x32>
    1924:	f1 cf       	rjmp	.-30     	; 0x1908 <rf_power_down+0x20>
	}

	TRXPR |= (1 << SLPTR);
	do{
		status = (TRX_STATUS & 0x1F);
	}while((status != 0) && (status != 0xF));
    1926:	8f 30       	cpi	r24, 0x0F	; 15
    1928:	21 f0       	breq	.+8      	; 0x1932 <rf_power_down+0x4a>
		}while(status != TRX_OFF);
	}

	TRXPR |= (1 << SLPTR);
	do{
		status = (TRX_STATUS & 0x1F);
    192a:	80 91 41 01 	lds	r24, 0x0141
    192e:	8f 71       	andi	r24, 0x1F	; 31
	}while((status != 0) && (status != 0xF));
    1930:	d1 f7       	brne	.-12     	; 0x1926 <rf_power_down+0x3e>
    1932:	08 95       	ret

00001934 <rf_power_up>:

void rf_power_up()
{
	uint8_t status;

	while((TRX_STATUS & 0x1F) == STATE_TRANSITION_IN_PROGRESS)
    1934:	80 91 41 01 	lds	r24, 0x0141
    1938:	8f 71       	andi	r24, 0x1F	; 31
    193a:	8f 31       	cpi	r24, 0x1F	; 31
    193c:	d9 f3       	breq	.-10     	; 0x1934 <rf_power_up>
		continue;
	/* For some reason comparing to SLEEP doesn't work, but 0 does */
	status = (TRX_STATUS & 0x1F);
    193e:	80 91 41 01 	lds	r24, 0x0141
    1942:	8f 71       	andi	r24, 0x1F	; 31
	if((status != 0) && (status != 0xF))
    1944:	11 f0       	breq	.+4      	; 0x194a <rf_power_up+0x16>
    1946:	8f 30       	cpi	r24, 0x0F	; 15
    1948:	51 f4       	brne	.+20     	; 0x195e <rf_power_up+0x2a>
		return;

	/* Wake up */
	TRXPR &= ~(1 << SLPTR);
    194a:	80 91 39 01 	lds	r24, 0x0139
    194e:	8d 7f       	andi	r24, 0xFD	; 253
    1950:	80 93 39 01 	sts	0x0139, r24
	while((TRX_STATUS & 0x1F) != TRX_OFF)
    1954:	80 91 41 01 	lds	r24, 0x0141
    1958:	8f 71       	andi	r24, 0x1F	; 31
    195a:	88 30       	cpi	r24, 0x08	; 8
    195c:	d9 f7       	brne	.-10     	; 0x1954 <rf_power_up+0x20>
    195e:	08 95       	ret

00001960 <rf_pll_on>:
	TRX_STATE = cmd;
}

void rf_pll_on()
{
   rf_cmd(PLL_ON);
    1960:	89 e0       	ldi	r24, 0x09	; 9
    1962:	0c 94 62 0c 	jmp	0x18c4	; 0x18c4 <rf_cmd>

00001966 <rf_tx_power>:
}


void rf_tx_power(uint8_t pwr)
{
	PHY_TX_PWR &= 0xF0;
    1966:	e5 e4       	ldi	r30, 0x45	; 69
    1968:	f1 e0       	ldi	r31, 0x01	; 1
    196a:	90 81       	ld	r25, Z
    196c:	90 7f       	andi	r25, 0xF0	; 240
    196e:	90 83       	st	Z, r25
	PHY_TX_PWR |= (pwr & 0xF);
    1970:	90 81       	ld	r25, Z
    1972:	8f 70       	andi	r24, 0x0F	; 15
    1974:	98 2b       	or	r25, r24
    1976:	90 83       	st	Z, r25
    1978:	08 95       	ret

0000197a <rf_addr_decode_enable>:
}

void rf_addr_decode_enable()
{
	XAH_CTRL_1 &= ~(1 << AACK_PROM_MODE);
    197a:	e7 e5       	ldi	r30, 0x57	; 87
    197c:	f1 e0       	ldi	r31, 0x01	; 1
    197e:	80 81       	ld	r24, Z
    1980:	8d 7f       	andi	r24, 0xFD	; 253
    1982:	80 83       	st	Z, r24
    1984:	08 95       	ret

00001986 <rf_addr_decode_disable>:
}


void rf_addr_decode_disable()
{
	XAH_CTRL_1 |= (1 << AACK_PROM_MODE);
    1986:	e7 e5       	ldi	r30, 0x57	; 87
    1988:	f1 e0       	ldi	r31, 0x01	; 1
    198a:	80 81       	ld	r24, Z
    198c:	82 60       	ori	r24, 0x02	; 2
    198e:	80 83       	st	Z, r24
    1990:	08 95       	ret

00001992 <rf_auto_ack_enable>:
}


void rf_auto_ack_enable()
{
	CSMA_SEED_1 &= ~(1 << AACK_DIS_ACK);
    1992:	ee e6       	ldi	r30, 0x6E	; 110
    1994:	f1 e0       	ldi	r31, 0x01	; 1
    1996:	80 81       	ld	r24, Z
    1998:	8f 7e       	andi	r24, 0xEF	; 239
    199a:	80 83       	st	Z, r24
    199c:	08 95       	ret

0000199e <rf_auto_ack_disable>:
}

void rf_auto_ack_disable()
{
	CSMA_SEED_1 |= (1 << AACK_DIS_ACK);
    199e:	ee e6       	ldi	r30, 0x6E	; 110
    19a0:	f1 e0       	ldi	r31, 0x01	; 1
    19a2:	80 81       	ld	r24, Z
    19a4:	80 61       	ori	r24, 0x10	; 16
    19a6:	80 83       	st	Z, r24
    19a8:	08 95       	ret

000019aa <rf_addr_decode_set_my_mac>:


void rf_addr_decode_set_my_mac(uint16_t my_mac)
{
	/* Set short MAC address */
	SHORT_ADDR_0 = (my_mac & 0xFF); 
    19aa:	80 93 60 01 	sts	0x0160, r24
	SHORT_ADDR_1 = (my_mac >> 8);
    19ae:	90 93 61 01 	sts	0x0161, r25
	rfSettings.myAddr = my_mac;
    19b2:	90 93 11 0a 	sts	0x0A11, r25
    19b6:	80 93 10 0a 	sts	0x0A10, r24
    19ba:	08 95       	ret

000019bc <rf_set_rx>:
}


void rf_set_rx(RF_RX_INFO *pRRI, uint8_t channel )
{
	rfSettings.pRxInfo = pRRI;
    19bc:	90 93 0b 0a 	sts	0x0A0B, r25
    19c0:	80 93 0a 0a 	sts	0x0A0A, r24
	PHY_CC_CCA &= ~(0x1F);
    19c4:	e8 e4       	ldi	r30, 0x48	; 72
    19c6:	f1 e0       	ldi	r31, 0x01	; 1
    19c8:	80 81       	ld	r24, Z
    19ca:	80 7e       	andi	r24, 0xE0	; 224
    19cc:	80 83       	st	Z, r24
	PHY_CC_CCA |= (channel << CHANNEL0);
    19ce:	80 81       	ld	r24, Z
    19d0:	68 2b       	or	r22, r24
    19d2:	60 83       	st	Z, r22
    19d4:	08 95       	ret

000019d6 <rx_start_callback>:
}

void rx_start_callback(void (*func)(void)){
	rx_start_func = func;
    19d6:	90 93 d9 05 	sts	0x05D9, r25
    19da:	80 93 d8 05 	sts	0x05D8, r24
    19de:	08 95       	ret

000019e0 <rx_end_callback>:
}

void rx_end_callback(void (*func)(void)){
	rx_end_func = func;
    19e0:	90 93 d7 05 	sts	0x05D7, r25
    19e4:	80 93 d6 05 	sts	0x05D6, r24
    19e8:	08 95       	ret

000019ea <rf_init>:
}


void rf_init(RF_RX_INFO *pRRI, uint8_t channel, uint16_t panId, uint16_t myAddr)
{ 
    19ea:	0f 93       	push	r16
    19ec:	1f 93       	push	r17
    19ee:	cf 93       	push	r28
    19f0:	df 93       	push	r29
    19f2:	fc 01       	movw	r30, r24
    19f4:	d9 01       	movw	r26, r18

*/


	/* Turn on auto crc calculation */
	TRX_CTRL_1 = (1 << TX_AUTO_CRC_ON);
    19f6:	80 e2       	ldi	r24, 0x20	; 32
    19f8:	80 93 44 01 	sts	0x0144, r24
	/* Set PA buffer lead time to 6 us and TX power to 3.0 dBm (maximum) */
	PHY_TX_PWR = (1 << PA_BUF_LT1) | (1 << PA_BUF_LT0) | (0 << TX_PWR0);
    19fc:	80 ec       	ldi	r24, 0xC0	; 192
    19fe:	80 93 45 01 	sts	0x0145, r24
	/* CCA Mode and Channel selection */
	PHY_CC_CCA = (0 << CCA_MODE1) | (1 << CCA_MODE0) | (channel << CHANNEL0);
    1a02:	60 62       	ori	r22, 0x20	; 32
    1a04:	60 93 48 01 	sts	0x0148, r22
	/* Set CCA energy threshold */
	CCA_THRES = 0xC5;
    1a08:	85 ec       	ldi	r24, 0xC5	; 197
    1a0a:	80 93 49 01 	sts	0x0149, r24
	/* Start of frame delimiter */
	SFD_VALUE = 0xA7;
    1a0e:	87 ea       	ldi	r24, 0xA7	; 167
    1a10:	80 93 4b 01 	sts	0x014B, r24
	/* Dynamic buffer protection on and data rate is 250 kb/s */
	TRX_CTRL_2 = (1 << RX_SAFE_MODE) | (0 << OQPSK_DATA_RATE1) | (0 << OQPSK_DATA_RATE0);
    1a14:	80 e8       	ldi	r24, 0x80	; 128
    1a16:	80 93 4c 01 	sts	0x014C, r24
	
	/* Set short MAC address */
	SHORT_ADDR_0 = (myAddr & 0xFF); SHORT_ADDR_1 = (myAddr >> 8);
    1a1a:	20 93 60 01 	sts	0x0160, r18
    1a1e:	b0 93 61 01 	sts	0x0161, r27
	/* Set PAN ID */
	PAN_ID_0 = (panId & 0xFF); PAN_ID_1 = (panId >> 8);
    1a22:	40 93 62 01 	sts	0x0162, r20
    1a26:	50 93 63 01 	sts	0x0163, r21
	
	/* 2-bit random value generated by radio hardware */
	#define RADIO_RAND ((PHY_RSSI >> RND_VALUE0) & 0x3)
	/* Set random csma seed */
	CSMA_SEED_0 = (RADIO_RAND << 6) | (RADIO_RAND << 4) 
    1a2a:	c6 e4       	ldi	r28, 0x46	; 70
    1a2c:	d1 e0       	ldi	r29, 0x01	; 1
    1a2e:	08 81       	ld	r16, Y
    1a30:	88 81       	ld	r24, Y
			| (RADIO_RAND << 2) | (RADIO_RAND << 0);
    1a32:	98 81       	ld	r25, Y
    1a34:	28 81       	ld	r18, Y
	PAN_ID_0 = (panId & 0xFF); PAN_ID_1 = (panId >> 8);
	
	/* 2-bit random value generated by radio hardware */
	#define RADIO_RAND ((PHY_RSSI >> RND_VALUE0) & 0x3)
	/* Set random csma seed */
	CSMA_SEED_0 = (RADIO_RAND << 6) | (RADIO_RAND << 4) 
    1a36:	30 2f       	mov	r19, r16
    1a38:	32 95       	swap	r19
    1a3a:	36 95       	lsr	r19
    1a3c:	37 70       	andi	r19, 0x07	; 7
    1a3e:	60 e4       	ldi	r22, 0x40	; 64
    1a40:	36 9f       	mul	r19, r22
    1a42:	80 01       	movw	r16, r0
    1a44:	11 24       	eor	r1, r1
    1a46:	22 95       	swap	r18
    1a48:	26 95       	lsr	r18
    1a4a:	23 70       	andi	r18, 0x03	; 3
    1a4c:	62 2f       	mov	r22, r18
    1a4e:	60 2b       	or	r22, r16
    1a50:	82 95       	swap	r24
    1a52:	86 95       	lsr	r24
    1a54:	83 70       	andi	r24, 0x03	; 3
    1a56:	70 e1       	ldi	r23, 0x10	; 16
    1a58:	87 9f       	mul	r24, r23
    1a5a:	90 01       	movw	r18, r0
    1a5c:	11 24       	eor	r1, r1
    1a5e:	26 2b       	or	r18, r22
			| (RADIO_RAND << 2) | (RADIO_RAND << 0);
    1a60:	92 95       	swap	r25
    1a62:	96 95       	lsr	r25
    1a64:	93 70       	andi	r25, 0x03	; 3
    1a66:	84 e0       	ldi	r24, 0x04	; 4
    1a68:	98 9f       	mul	r25, r24
    1a6a:	b0 01       	movw	r22, r0
    1a6c:	11 24       	eor	r1, r1
	PAN_ID_0 = (panId & 0xFF); PAN_ID_1 = (panId >> 8);
	
	/* 2-bit random value generated by radio hardware */
	#define RADIO_RAND ((PHY_RSSI >> RND_VALUE0) & 0x3)
	/* Set random csma seed */
	CSMA_SEED_0 = (RADIO_RAND << 6) | (RADIO_RAND << 4) 
    1a6e:	62 2b       	or	r22, r18
    1a70:	60 93 6d 01 	sts	0x016D, r22
			| (RADIO_RAND << 2) | (RADIO_RAND << 0);
	/* Will ACK received frames with version numbers of 0 or 1 */
	CSMA_SEED_1 = (0 << AACK_FVN_MODE1) | (1 << AACK_FVN_MODE0) 
			| (RADIO_RAND << CSMA_SEED_11) | (RADIO_RAND << CSMA_SEED_10);
    1a74:	88 81       	ld	r24, Y
    1a76:	98 81       	ld	r25, Y
	#define RADIO_RAND ((PHY_RSSI >> RND_VALUE0) & 0x3)
	/* Set random csma seed */
	CSMA_SEED_0 = (RADIO_RAND << 6) | (RADIO_RAND << 4) 
			| (RADIO_RAND << 2) | (RADIO_RAND << 0);
	/* Will ACK received frames with version numbers of 0 or 1 */
	CSMA_SEED_1 = (0 << AACK_FVN_MODE1) | (1 << AACK_FVN_MODE0) 
    1a78:	92 95       	swap	r25
    1a7a:	96 95       	lsr	r25
    1a7c:	93 70       	andi	r25, 0x03	; 3
    1a7e:	39 2f       	mov	r19, r25
    1a80:	30 64       	ori	r19, 0x40	; 64
			| (RADIO_RAND << CSMA_SEED_11) | (RADIO_RAND << CSMA_SEED_10);
    1a82:	98 2f       	mov	r25, r24
    1a84:	92 95       	swap	r25
    1a86:	96 70       	andi	r25, 0x06	; 6
	#define RADIO_RAND ((PHY_RSSI >> RND_VALUE0) & 0x3)
	/* Set random csma seed */
	CSMA_SEED_0 = (RADIO_RAND << 6) | (RADIO_RAND << 4) 
			| (RADIO_RAND << 2) | (RADIO_RAND << 0);
	/* Will ACK received frames with version numbers of 0 or 1 */
	CSMA_SEED_1 = (0 << AACK_FVN_MODE1) | (1 << AACK_FVN_MODE0) 
    1a88:	93 2b       	or	r25, r19
    1a8a:	90 93 6e 01 	sts	0x016E, r25
			| (RADIO_RAND << CSMA_SEED_11) | (RADIO_RAND << CSMA_SEED_10);

	/* don't re-transmit frames or perform cca multiple times, slotted op is off */
	XAH_CTRL_0 = (0 << MAX_FRAME_RETRIES0) | (0 << MAX_CSMA_RETRIES0)
    1a8e:	10 92 6c 01 	sts	0x016C, r1
			| (0 << SLOTTED_OPERATION);
   
   /* Enable all radio interrupts */
	IRQ_MASK = (1 << AWAKE_EN) | (1 << TX_END_EN) | (1 << AMI_EN) | (1 << CCA_ED_DONE_EN)
    1a92:	8f ef       	ldi	r24, 0xFF	; 255
    1a94:	80 93 4e 01 	sts	0x014E, r24
			| (1 << RX_END_EN) | (1 << RX_START_EN) | (1 << PLL_UNLOCK_EN) | (1 << PLL_LOCK_EN);

	/* Initialize settings struct */
	rfSettings.pRxInfo = pRRI;
    1a98:	ca e0       	ldi	r28, 0x0A	; 10
    1a9a:	da e0       	ldi	r29, 0x0A	; 10
    1a9c:	f9 83       	std	Y+1, r31	; 0x01
    1a9e:	e8 83       	st	Y, r30
	rfSettings.txSeqNumber = 0;
    1aa0:	1a 82       	std	Y+2, r1	; 0x02
	rfSettings.ackReceived = 0;
    1aa2:	1b 82       	std	Y+3, r1	; 0x03
	rfSettings.panId = panId;
    1aa4:	5d 83       	std	Y+5, r21	; 0x05
    1aa6:	4c 83       	std	Y+4, r20	; 0x04
	rfSettings.myAddr = myAddr;
    1aa8:	bf 83       	std	Y+7, r27	; 0x07
    1aaa:	ae 83       	std	Y+6, r26	; 0x06
	rfSettings.receiveOn = 0;
    1aac:	18 86       	std	Y+8, r1	; 0x08

	rf_ready = 1;
    1aae:	81 e0       	ldi	r24, 0x01	; 1
    1ab0:	80 93 24 0a 	sts	0x0A24, r24
   rx_ready = 0;
    1ab4:	10 92 3b 0a 	sts	0x0A3B, r1
   tx_done = 0;
    1ab8:	10 92 13 0a 	sts	0x0A13, r1

	use_glossy = 0;
    1abc:	10 92 07 0a 	sts	0x0A07, r1

} // rf_init() 
    1ac0:	df 91       	pop	r29
    1ac2:	cf 91       	pop	r28
    1ac4:	1f 91       	pop	r17
    1ac6:	0f 91       	pop	r16
    1ac8:	08 95       	ret

00001aca <rf_rx_on>:
	rf_cc2591_rx_on();
#endif
#ifdef GLOSSY_TESTING
	clear_packet_flags();
#endif
	rf_cmd(RX_AACK_ON);
    1aca:	86 e1       	ldi	r24, 0x16	; 22
    1acc:	0c 94 62 0c 	jmp	0x18c4	; 0x18c4 <rf_cmd>

00001ad0 <rf_polling_rx_on>:

#ifdef RADIO_CC2591
	rf_cc2591_rx_on();
#endif

	rf_cmd(RX_AACK_ON);
    1ad0:	86 e1       	ldi	r24, 0x16	; 22
    1ad2:	0c 94 62 0c 	jmp	0x18c4	; 0x18c4 <rf_cmd>

00001ad6 <rf_rx_off>:
#ifdef RADIO_PRIORITY_CEILING
  nrk_sem_post(radio_sem);
#endif
  //	DISABLE_FIFOP_INT();
*/
   rf_cmd(TRX_OFF);
    1ad6:	88 e0       	ldi	r24, 0x08	; 8
    1ad8:	0e 94 62 0c 	call	0x18c4	; 0x18c4 <rf_cmd>
   rx_ready = 0;
    1adc:	10 92 3b 0a 	sts	0x0A3B, r1
    1ae0:	08 95       	ret

00001ae2 <rf_tx_packet>:
//			Successful transmission (acknowledgment received)
//-------------------------------------------------------------------------------------------------------


uint8_t rf_tx_packet(RF_TX_INFO *pRTI)
{
    1ae2:	0f 93       	push	r16
    1ae4:	1f 93       	push	r17
    1ae6:	cf 93       	push	r28
    1ae8:	df 93       	push	r29
    1aea:	fc 01       	movw	r30, r24
	*/

	uint8_t trx_status, trx_error, *data_start, *frame_start = &TRXFBST;
	uint16_t i;

	if(!rf_ready) 
    1aec:	80 91 24 0a 	lds	r24, 0x0A24
    1af0:	81 11       	cpse	r24, r1
    1af2:	02 c0       	rjmp	.+4      	; 0x1af8 <rf_tx_packet+0x16>
		return NRK_ERROR;
    1af4:	8f ef       	ldi	r24, 0xFF	; 255
    1af6:	ab c0       	rjmp	.+342    	; 0x1c4e <rf_tx_packet+0x16c>

	/* TODO: Setting FCF bits is probably slow. Optimize later. */
	fcf.frame_type = 1;
	fcf.sec_en = 0;
	fcf.frame_pending = 0;
	fcf.ack_request = pRTI->ackRequest;
    1af8:	26 81       	ldd	r18, Z+6	; 0x06
	fcf.dest_addr_mode = 2;
	fcf.frame_version = 0;
	fcf.src_addr_mode = 2;
	
	/* Build the rest of the MAC header */
	rfSettings.txSeqNumber++;
    1afa:	80 91 0c 0a 	lds	r24, 0x0A0C
    1afe:	8f 5f       	subi	r24, 0xFF	; 255
    1b00:	80 93 0c 0a 	sts	0x0A0C, r24
	machead->fcf = fcf;
    1b04:	90 91 81 01 	lds	r25, 0x0181
    1b08:	90 7e       	andi	r25, 0xE0	; 224
    1b0a:	91 60       	ori	r25, 0x01	; 1
    1b0c:	20 fb       	bst	r18, 0
    1b0e:	95 f9       	bld	r25, 5
    1b10:	9f 73       	andi	r25, 0x3F	; 63
    1b12:	90 64       	ori	r25, 0x40	; 64
    1b14:	90 93 81 01 	sts	0x0181, r25
    1b18:	88 e8       	ldi	r24, 0x88	; 136
    1b1a:	80 93 82 01 	sts	0x0182, r24
	if (use_glossy) {
    1b1e:	80 91 07 0a 	lds	r24, 0x0A07
    1b22:	88 23       	and	r24, r24
    1b24:	61 f0       	breq	.+24     	; 0x1b3e <rf_tx_packet+0x5c>
		machead->seq_num = 0xFF;
    1b26:	8f ef       	ldi	r24, 0xFF	; 255
    1b28:	80 93 83 01 	sts	0x0183, r24
		machead->src_addr = 0xAAAA;
    1b2c:	8a ea       	ldi	r24, 0xAA	; 170
    1b2e:	9a ea       	ldi	r25, 0xAA	; 170
    1b30:	90 93 89 01 	sts	0x0189, r25
    1b34:	80 93 88 01 	sts	0x0188, r24
		machead->dest_addr = 0xFFFF;
    1b38:	8f ef       	ldi	r24, 0xFF	; 255
    1b3a:	9f ef       	ldi	r25, 0xFF	; 255
    1b3c:	10 c0       	rjmp	.+32     	; 0x1b5e <rf_tx_packet+0x7c>
		machead->dest_pan_id = (PAN_ID_1 << 8) | PAN_ID_0;
	} else {
		machead->seq_num = rfSettings.txSeqNumber;
    1b3e:	80 91 0c 0a 	lds	r24, 0x0A0C
    1b42:	80 93 83 01 	sts	0x0183, r24
		machead->src_addr = (SHORT_ADDR_1 << 8) | SHORT_ADDR_0;
    1b46:	20 91 61 01 	lds	r18, 0x0161
    1b4a:	80 91 60 01 	lds	r24, 0x0160
    1b4e:	90 e0       	ldi	r25, 0x00	; 0
    1b50:	92 2b       	or	r25, r18
    1b52:	90 93 89 01 	sts	0x0189, r25
    1b56:	80 93 88 01 	sts	0x0188, r24
		machead->dest_addr = pRTI->destAddr;
    1b5a:	80 81       	ld	r24, Z
    1b5c:	91 81       	ldd	r25, Z+1	; 0x01
    1b5e:	90 93 87 01 	sts	0x0187, r25
    1b62:	80 93 86 01 	sts	0x0186, r24
		machead->dest_pan_id = (PAN_ID_1 << 8) | PAN_ID_0;
    1b66:	20 91 63 01 	lds	r18, 0x0163
    1b6a:	80 91 62 01 	lds	r24, 0x0162
    1b6e:	90 e0       	ldi	r25, 0x00	; 0
    1b70:	92 2b       	or	r25, r18
    1b72:	90 93 85 01 	sts	0x0185, r25
    1b76:	80 93 84 01 	sts	0x0184, r24
    1b7a:	8f 01       	movw	r16, r30
	}
	//machead->src_pan_id = (PAN_ID_1 << 8) | PAN_ID_0;
	
	/* Copy data payload into packet */
	data_start = frame_start + sizeof(ieee_mac_frame_header_t) + 1;
	memcpy(data_start, pRTI->pPayload, pRTI->length);
    1b7c:	42 81       	ldd	r20, Z+2	; 0x02
    1b7e:	55 27       	eor	r21, r21
    1b80:	47 fd       	sbrc	r20, 7
    1b82:	50 95       	com	r21
    1b84:	63 81       	ldd	r22, Z+3	; 0x03
    1b86:	74 81       	ldd	r23, Z+4	; 0x04
    1b88:	8a e8       	ldi	r24, 0x8A	; 138
    1b8a:	91 e0       	ldi	r25, 0x01	; 1
    1b8c:	0e 94 80 32 	call	0x6500	; 0x6500 <memcpy>
	/* Set the size of the packet */
	*frame_start = sizeof(ieee_mac_frame_header_t) + pRTI->length + 2;
    1b90:	f8 01       	movw	r30, r16
    1b92:	82 81       	ldd	r24, Z+2	; 0x02
    1b94:	85 5f       	subi	r24, 0xF5	; 245
    1b96:	80 93 80 01 	sts	0x0180, r24
	
	vprintf("packet length: %d bytes\r\n", *frame_start);

	/* Wait for radio to be in a ready state */
	do{
		trx_status = (TRX_STATUS & 0x1F);
    1b9a:	80 91 41 01 	lds	r24, 0x0141
    1b9e:	d8 2f       	mov	r29, r24
    1ba0:	df 71       	andi	r29, 0x1F	; 31
	}while((trx_status == BUSY_TX) || (trx_status == BUSY_RX)
    1ba2:	9f ef       	ldi	r25, 0xFF	; 255
    1ba4:	9d 0f       	add	r25, r29
			|| (trx_status == BUSY_RX_AACK) || (trx_status == BUSY_TX_ARET)
			|| (trx_status == STATE_TRANSITION_IN_PROGRESS));
    1ba6:	92 30       	cpi	r25, 0x02	; 2
    1ba8:	c0 f3       	brcs	.-16     	; 0x1b9a <rf_tx_packet+0xb8>

	/* Wait for radio to be in a ready state */
	do{
		trx_status = (TRX_STATUS & 0x1F);
	}while((trx_status == BUSY_TX) || (trx_status == BUSY_RX)
			|| (trx_status == BUSY_RX_AACK) || (trx_status == BUSY_TX_ARET)
    1baa:	d1 31       	cpi	r29, 0x11	; 17
    1bac:	b1 f3       	breq	.-20     	; 0x1b9a <rf_tx_packet+0xb8>
    1bae:	d2 31       	cpi	r29, 0x12	; 18
    1bb0:	a1 f3       	breq	.-24     	; 0x1b9a <rf_tx_packet+0xb8>
			|| (trx_status == STATE_TRANSITION_IN_PROGRESS));
    1bb2:	df 31       	cpi	r29, 0x1F	; 31
    1bb4:	91 f3       	breq	.-28     	; 0x1b9a <rf_tx_packet+0xb8>
	
	/* Return error if radio not in a tx-ready state */
	if((trx_status != TRX_OFF) && (trx_status != RX_ON) 
    1bb6:	98 ef       	ldi	r25, 0xF8	; 248
    1bb8:	9d 0f       	add	r25, r29
    1bba:	92 30       	cpi	r25, 0x02	; 2
    1bbc:	20 f0       	brcs	.+8      	; 0x1bc6 <rf_tx_packet+0xe4>
    1bbe:	8f 70       	andi	r24, 0x0F	; 15
    1bc0:	86 30       	cpi	r24, 0x06	; 6
    1bc2:	09 f0       	breq	.+2      	; 0x1bc6 <rf_tx_packet+0xe4>
    1bc4:	97 cf       	rjmp	.-210    	; 0x1af4 <rf_tx_packet+0x12>
			&& (trx_status != RX_AACK_ON) && (trx_status != PLL_ON)){
		return NRK_ERROR;
	}

	rf_cmd(RX_AACK_ON);
    1bc6:	86 e1       	ldi	r24, 0x16	; 22
    1bc8:	0e 94 62 0c 	call	0x18c4	; 0x18c4 <rf_cmd>

	/* Perform CCA if requested */
	if(pRTI->cca){
    1bcc:	f8 01       	movw	r30, r16
    1bce:	85 81       	ldd	r24, Z+5	; 0x05
    1bd0:	81 11       	cpse	r24, r1
    1bd2:	0b c0       	rjmp	.+22     	; 0x1bea <rf_tx_packet+0x108>
			continue;
		if(!(TRX_STATUS & (1 << CCA_STATUS)))
			return NRK_ERROR;
	}

	rf_cmd(PLL_ON);
    1bd4:	89 e0       	ldi	r24, 0x09	; 9
    1bd6:	0e 94 62 0c 	call	0x18c4	; 0x18c4 <rf_cmd>
	if(pRTI->ackRequest)
    1bda:	f8 01       	movw	r30, r16
    1bdc:	86 81       	ldd	r24, Z+6	; 0x06
    1bde:	88 23       	and	r24, r24
    1be0:	91 f0       	breq	.+36     	; 0x1c06 <rf_tx_packet+0x124>
		rf_cmd(TX_ARET_ON);
    1be2:	89 e1       	ldi	r24, 0x19	; 25
    1be4:	0e 94 62 0c 	call	0x18c4	; 0x18c4 <rf_cmd>
    1be8:	0e c0       	rjmp	.+28     	; 0x1c06 <rf_tx_packet+0x124>

	rf_cmd(RX_AACK_ON);

	/* Perform CCA if requested */
	if(pRTI->cca){
		PHY_CC_CCA |= (1 << CCA_REQUEST);
    1bea:	80 91 48 01 	lds	r24, 0x0148
    1bee:	80 68       	ori	r24, 0x80	; 128
    1bf0:	80 93 48 01 	sts	0x0148, r24
		while(!(TRX_STATUS & (1 << CCA_DONE)))
    1bf4:	80 91 41 01 	lds	r24, 0x0141
    1bf8:	87 ff       	sbrs	r24, 7
    1bfa:	fc cf       	rjmp	.-8      	; 0x1bf4 <rf_tx_packet+0x112>
			continue;
		if(!(TRX_STATUS & (1 << CCA_STATUS)))
    1bfc:	80 91 41 01 	lds	r24, 0x0141
    1c00:	86 ff       	sbrs	r24, 6
    1c02:	78 cf       	rjmp	.-272    	; 0x1af4 <rf_tx_packet+0x12>
    1c04:	e7 cf       	rjmp	.-50     	; 0x1bd4 <rf_tx_packet+0xf2>
	
#ifdef RADIO_CC2591
		rf_cc2591_tx_on();
#endif

   tx_done = 0;
    1c06:	10 92 13 0a 	sts	0x0A13, r1
   // Send packet. 0x2 is equivalent to TX_START
   rf_cmd(0x2);
    1c0a:	82 e0       	ldi	r24, 0x02	; 2
    1c0c:	0e 94 62 0c 	call	0x18c4	; 0x18c4 <rf_cmd>
   for(i=0; (i<65000) && !tx_done; i++){
    1c10:	80 e0       	ldi	r24, 0x00	; 0
    1c12:	90 e0       	ldi	r25, 0x00	; 0
    1c14:	20 91 13 0a 	lds	r18, 0x0A13
    1c18:	21 11       	cpse	r18, r1
    1c1a:	05 c0       	rjmp	.+10     	; 0x1c26 <rf_tx_packet+0x144>
    1c1c:	01 96       	adiw	r24, 0x01	; 1
    1c1e:	88 3e       	cpi	r24, 0xE8	; 232
    1c20:	fd ef       	ldi	r31, 0xFD	; 253
    1c22:	9f 07       	cpc	r25, r31
    1c24:	b9 f7       	brne	.-18     	; 0x1c14 <rf_tx_packet+0x132>
      continue;
   }

   /* note error if ACK requested and not received */
	trx_error = ((pRTI->ackRequest && 
    1c26:	f8 01       	movw	r30, r16
    1c28:	26 81       	ldd	r18, Z+6	; 0x06
    1c2a:	22 23       	and	r18, r18
    1c2c:	31 f0       	breq	.+12     	; 0x1c3a <rf_tx_packet+0x158>
			(((TRX_STATE >> TRAC_STATUS0) & 0x7) != 0))
    1c2e:	20 91 42 01 	lds	r18, 0x0142
    1c32:	22 95       	swap	r18
    1c34:	26 95       	lsr	r18
    1c36:	27 70       	andi	r18, 0x07	; 7
   for(i=0; (i<65000) && !tx_done; i++){
      continue;
   }

   /* note error if ACK requested and not received */
	trx_error = ((pRTI->ackRequest && 
    1c38:	29 f4       	brne	.+10     	; 0x1c44 <rf_tx_packet+0x162>
			(((TRX_STATE >> TRAC_STATUS0) & 0x7) != 0))
			|| (i == 65000)) ? NRK_ERROR : NRK_OK;
    1c3a:	88 3e       	cpi	r24, 0xE8	; 232
    1c3c:	9d 4f       	sbci	r25, 0xFD	; 253
    1c3e:	11 f0       	breq	.+4      	; 0x1c44 <rf_tx_packet+0x162>
   for(i=0; (i<65000) && !tx_done; i++){
      continue;
   }

   /* note error if ACK requested and not received */
	trx_error = ((pRTI->ackRequest && 
    1c40:	c1 e0       	ldi	r28, 0x01	; 1
    1c42:	01 c0       	rjmp	.+2      	; 0x1c46 <rf_tx_packet+0x164>
    1c44:	cf ef       	ldi	r28, 0xFF	; 255
			(((TRX_STATE >> TRAC_STATUS0) & 0x7) != 0))
			|| (i == 65000)) ? NRK_ERROR : NRK_OK;
	rf_cmd(trx_status);
    1c46:	8d 2f       	mov	r24, r29
    1c48:	0e 94 62 0c 	call	0x18c4	; 0x18c4 <rf_cmd>

#ifdef RADIO_CC2591
	if (trx_error == NRK_ERROR) rf_cc2591_rx_on();
#endif

	return trx_error;
    1c4c:	8c 2f       	mov	r24, r28
}
    1c4e:	df 91       	pop	r29
    1c50:	cf 91       	pop	r28
    1c52:	1f 91       	pop	r17
    1c54:	0f 91       	pop	r16
    1c56:	08 95       	ret

00001c58 <rf_tx_packet_resend>:
uint8_t rf_tx_packet_resend()
{
   uint8_t trx_error;
   uint16_t i;

   tx_done = 0;
    1c58:	10 92 13 0a 	sts	0x0A13, r1
   // Send packet. 0x2 is equivalent to TX_START
   rf_cmd(0x2);
    1c5c:	82 e0       	ldi	r24, 0x02	; 2
    1c5e:	0e 94 62 0c 	call	0x18c4	; 0x18c4 <rf_cmd>
    1c62:	88 ee       	ldi	r24, 0xE8	; 232
    1c64:	9d ef       	ldi	r25, 0xFD	; 253
   for(i=0; (i<65000) && !tx_done; i++)
    1c66:	20 91 13 0a 	lds	r18, 0x0A13
    1c6a:	21 11       	cpse	r18, r1
    1c6c:	04 c0       	rjmp	.+8      	; 0x1c76 <rf_tx_packet_resend+0x1e>
    1c6e:	01 97       	sbiw	r24, 0x01	; 1
    1c70:	d1 f7       	brne	.-12     	; 0x1c66 <rf_tx_packet_resend+0xe>
      continue;
   trx_error = (i == 65000) ? NRK_ERROR : NRK_OK;
    1c72:	8f ef       	ldi	r24, 0xFF	; 255

   return trx_error;
}
    1c74:	08 95       	ret
   tx_done = 0;
   // Send packet. 0x2 is equivalent to TX_START
   rf_cmd(0x2);
   for(i=0; (i<65000) && !tx_done; i++)
      continue;
   trx_error = (i == 65000) ? NRK_ERROR : NRK_OK;
    1c76:	81 e0       	ldi	r24, 0x01	; 1
    1c78:	08 95       	ret

00001c7a <rf_cca_check>:

/* Returns 1 if the channel is clear
 * Returns 0 if the channel is being used
 */
int8_t rf_cca_check()
{
    1c7a:	cf 93       	push	r28
    1c7c:	df 93       	push	r29
	uint8_t trx_status, cca_value;

	if(!rf_ready)
    1c7e:	80 91 24 0a 	lds	r24, 0x0A24
    1c82:	88 23       	and	r24, r24
    1c84:	41 f1       	breq	.+80     	; 0x1cd6 <rf_cca_check+0x5c>
		return NRK_ERROR;

	/* Wait for radio to be in a ready state */
	do{
		trx_status = (TRX_STATUS & 0x1F);
    1c86:	80 91 41 01 	lds	r24, 0x0141
    1c8a:	c8 2f       	mov	r28, r24
    1c8c:	cf 71       	andi	r28, 0x1F	; 31
	}while((trx_status == BUSY_TX) || (trx_status == BUSY_RX)
    1c8e:	9f ef       	ldi	r25, 0xFF	; 255
    1c90:	9c 0f       	add	r25, r28
			|| (trx_status == BUSY_RX_AACK) || (trx_status == BUSY_TX_ARET)
			|| (trx_status == STATE_TRANSITION_IN_PROGRESS)); 
    1c92:	92 30       	cpi	r25, 0x02	; 2
    1c94:	c0 f3       	brcs	.-16     	; 0x1c86 <rf_cca_check+0xc>

	/* Wait for radio to be in a ready state */
	do{
		trx_status = (TRX_STATUS & 0x1F);
	}while((trx_status == BUSY_TX) || (trx_status == BUSY_RX)
			|| (trx_status == BUSY_RX_AACK) || (trx_status == BUSY_TX_ARET)
    1c96:	c1 31       	cpi	r28, 0x11	; 17
    1c98:	b1 f3       	breq	.-20     	; 0x1c86 <rf_cca_check+0xc>
    1c9a:	c2 31       	cpi	r28, 0x12	; 18
    1c9c:	a1 f3       	breq	.-24     	; 0x1c86 <rf_cca_check+0xc>
			|| (trx_status == STATE_TRANSITION_IN_PROGRESS)); 
    1c9e:	cf 31       	cpi	r28, 0x1F	; 31
    1ca0:	91 f3       	breq	.-28     	; 0x1c86 <rf_cca_check+0xc>

	/* Return error if radio not in a tx-ready state */
	if((trx_status != TRX_OFF) && (trx_status != RX_ON) 
    1ca2:	c8 30       	cpi	r28, 0x08	; 8
    1ca4:	19 f0       	breq	.+6      	; 0x1cac <rf_cca_check+0x32>
    1ca6:	8f 70       	andi	r24, 0x0F	; 15
    1ca8:	86 30       	cpi	r24, 0x06	; 6
    1caa:	a9 f4       	brne	.+42     	; 0x1cd6 <rf_cca_check+0x5c>
			&& (trx_status != RX_AACK_ON))
		return NRK_ERROR;
	
	rf_cmd(RX_AACK_ON);
    1cac:	86 e1       	ldi	r24, 0x16	; 22
    1cae:	0e 94 62 0c 	call	0x18c4	; 0x18c4 <rf_cmd>

	PHY_CC_CCA |= (1 << CCA_REQUEST);
    1cb2:	80 91 48 01 	lds	r24, 0x0148
    1cb6:	80 68       	ori	r24, 0x80	; 128
    1cb8:	80 93 48 01 	sts	0x0148, r24
	while(!(TRX_STATUS & (1 << CCA_DONE)))
    1cbc:	80 91 41 01 	lds	r24, 0x0141
    1cc0:	87 ff       	sbrs	r24, 7
    1cc2:	fc cf       	rjmp	.-8      	; 0x1cbc <rf_cca_check+0x42>
		continue;
	cca_value = (TRX_STATUS & (1 << CCA_STATUS)) ? 1 : 0;
    1cc4:	d0 91 41 01 	lds	r29, 0x0141
	rf_cmd(trx_status);
    1cc8:	8c 2f       	mov	r24, r28
    1cca:	0e 94 62 0c 	call	0x18c4	; 0x18c4 <rf_cmd>
	rf_cmd(RX_AACK_ON);

	PHY_CC_CCA |= (1 << CCA_REQUEST);
	while(!(TRX_STATUS & (1 << CCA_DONE)))
		continue;
	cca_value = (TRX_STATUS & (1 << CCA_STATUS)) ? 1 : 0;
    1cce:	d6 fb       	bst	r29, 6
    1cd0:	88 27       	eor	r24, r24
    1cd2:	80 f9       	bld	r24, 0
	rf_cmd(trx_status);

	return cca_value;
    1cd4:	01 c0       	rjmp	.+2      	; 0x1cd8 <rf_cca_check+0x5e>
int8_t rf_cca_check()
{
	uint8_t trx_status, cca_value;

	if(!rf_ready)
		return NRK_ERROR;
    1cd6:	8f ef       	ldi	r24, 0xFF	; 255
		continue;
	cca_value = (TRX_STATUS & (1 << CCA_STATUS)) ? 1 : 0;
	rf_cmd(trx_status);

	return cca_value;
}
    1cd8:	df 91       	pop	r29
    1cda:	cf 91       	pop	r28
    1cdc:	08 95       	ret

00001cde <rf_rx_packet_nonblock>:
	#endif
	*/
	
	uint8_t *frame_start = &TRXFBST;

	if(!rf_ready)
    1cde:	80 91 24 0a 	lds	r24, 0x0A24
    1ce2:	88 23       	and	r24, r24
    1ce4:	09 f4       	brne	.+2      	; 0x1ce8 <rf_rx_packet_nonblock+0xa>
    1ce6:	e3 c0       	rjmp	.+454    	; 0x1eae <rf_rx_packet_nonblock+0x1d0>
		return NRK_ERROR;

   if(!rx_ready)
    1ce8:	80 91 3b 0a 	lds	r24, 0x0A3B
    1cec:	88 23       	and	r24, r24
    1cee:	09 f4       	brne	.+2      	; 0x1cf2 <rf_rx_packet_nonblock+0x14>
    1cf0:	dc c0       	rjmp	.+440    	; 0x1eaa <rf_rx_packet_nonblock+0x1cc>
      return 0;
   else if((TST_RX_LENGTH - 2) > rfSettings.pRxInfo->max_length)
    1cf2:	80 91 7b 01 	lds	r24, 0x017B
    1cf6:	e0 91 0a 0a 	lds	r30, 0x0A0A
    1cfa:	f0 91 0b 0a 	lds	r31, 0x0A0B
    1cfe:	90 e0       	ldi	r25, 0x00	; 0
    1d00:	02 97       	sbiw	r24, 0x02	; 2
    1d02:	24 81       	ldd	r18, Z+4	; 0x04
    1d04:	33 27       	eor	r19, r19
    1d06:	27 fd       	sbrc	r18, 7
    1d08:	30 95       	com	r19
    1d0a:	28 17       	cp	r18, r24
    1d0c:	39 07       	cpc	r19, r25
    1d0e:	0c f4       	brge	.+2      	; 0x1d12 <rf_rx_packet_nonblock+0x34>
    1d10:	ce c0       	rjmp	.+412    	; 0x1eae <rf_rx_packet_nonblock+0x1d0>
		return NRK_ERROR;


	ieee_mac_frame_header_t *machead = frame_start;

	rfSettings.pRxInfo->seqNumber = machead->seq_num;
    1d12:	e0 91 0a 0a 	lds	r30, 0x0A0A
    1d16:	f0 91 0b 0a 	lds	r31, 0x0A0B
    1d1a:	80 91 82 01 	lds	r24, 0x0182
    1d1e:	80 83       	st	Z, r24
	rfSettings.pRxInfo->srcAddr = machead->src_addr;
    1d20:	e0 91 0a 0a 	lds	r30, 0x0A0A
    1d24:	f0 91 0b 0a 	lds	r31, 0x0A0B
    1d28:	80 91 87 01 	lds	r24, 0x0187
    1d2c:	90 91 88 01 	lds	r25, 0x0188
    1d30:	92 83       	std	Z+2, r25	; 0x02
    1d32:	81 83       	std	Z+1, r24	; 0x01
	rfSettings.pRxInfo->length = TST_RX_LENGTH - sizeof(ieee_mac_frame_header_t) - 2;
    1d34:	e0 91 0a 0a 	lds	r30, 0x0A0A
    1d38:	f0 91 0b 0a 	lds	r31, 0x0A0B
    1d3c:	80 91 7b 01 	lds	r24, 0x017B
    1d40:	8b 50       	subi	r24, 0x0B	; 11
    1d42:	83 83       	std	Z+3, r24	; 0x03

	if((rfSettings.pRxInfo->length > rfSettings.pRxInfo->max_length)
    1d44:	a0 91 0a 0a 	lds	r26, 0x0A0A
    1d48:	b0 91 0b 0a 	lds	r27, 0x0A0B
    1d4c:	e0 91 0a 0a 	lds	r30, 0x0A0A
    1d50:	f0 91 0b 0a 	lds	r31, 0x0A0B
    1d54:	13 96       	adiw	r26, 0x03	; 3
    1d56:	9c 91       	ld	r25, X
    1d58:	84 81       	ldd	r24, Z+4	; 0x04
    1d5a:	89 17       	cp	r24, r25
    1d5c:	3c f0       	brlt	.+14     	; 0x1d6c <rf_rx_packet_nonblock+0x8e>
			|| (rfSettings.pRxInfo->length < 0)){
    1d5e:	e0 91 0a 0a 	lds	r30, 0x0A0A
    1d62:	f0 91 0b 0a 	lds	r31, 0x0A0B
    1d66:	83 81       	ldd	r24, Z+3	; 0x03
    1d68:	87 ff       	sbrs	r24, 7
    1d6a:	0d c0       	rjmp	.+26     	; 0x1d86 <rf_rx_packet_nonblock+0xa8>
		rx_ready = 0;
    1d6c:	10 92 3b 0a 	sts	0x0A3B, r1
      TRX_CTRL_2 &= ~(1 << RX_SAFE_MODE);
    1d70:	80 91 4c 01 	lds	r24, 0x014C
    1d74:	8f 77       	andi	r24, 0x7F	; 127
    1d76:	80 93 4c 01 	sts	0x014C, r24
		TRX_CTRL_2 |= (1 << RX_SAFE_MODE);
    1d7a:	80 91 4c 01 	lds	r24, 0x014C
    1d7e:	80 68       	ori	r24, 0x80	; 128
    1d80:	80 93 4c 01 	sts	0x014C, r24
    1d84:	94 c0       	rjmp	.+296    	; 0x1eae <rf_rx_packet_nonblock+0x1d0>
		return NRK_ERROR;
	}

	memcpy(rfSettings.pRxInfo->pPayload, frame_start 
			+ sizeof(ieee_mac_frame_header_t), rfSettings.pRxInfo->length);
    1d86:	a0 91 0a 0a 	lds	r26, 0x0A0A
    1d8a:	b0 91 0b 0a 	lds	r27, 0x0A0B
      TRX_CTRL_2 &= ~(1 << RX_SAFE_MODE);
		TRX_CTRL_2 |= (1 << RX_SAFE_MODE);
		return NRK_ERROR;
	}

	memcpy(rfSettings.pRxInfo->pPayload, frame_start 
    1d8e:	e0 91 0a 0a 	lds	r30, 0x0A0A
    1d92:	f0 91 0b 0a 	lds	r31, 0x0A0B
    1d96:	13 96       	adiw	r26, 0x03	; 3
    1d98:	4c 91       	ld	r20, X
    1d9a:	55 27       	eor	r21, r21
    1d9c:	47 fd       	sbrc	r20, 7
    1d9e:	50 95       	com	r21
    1da0:	69 e8       	ldi	r22, 0x89	; 137
    1da2:	71 e0       	ldi	r23, 0x01	; 1
    1da4:	85 81       	ldd	r24, Z+5	; 0x05
    1da6:	96 81       	ldd	r25, Z+6	; 0x06
    1da8:	0e 94 80 32 	call	0x6500	; 0x6500 <memcpy>
			+ sizeof(ieee_mac_frame_header_t), rfSettings.pRxInfo->length);

   /* if reset packet received, perform reset */
   if(wireless_prog && (rfSettings.pRxInfo->length == 16)){
    1dac:	80 91 d5 05 	lds	r24, 0x05D5
    1db0:	88 23       	and	r24, r24
    1db2:	09 f4       	brne	.+2      	; 0x1db6 <rf_rx_packet_nonblock+0xd8>
    1db4:	3e c0       	rjmp	.+124    	; 0x1e32 <rf_rx_packet_nonblock+0x154>
    1db6:	e0 91 0a 0a 	lds	r30, 0x0A0A
    1dba:	f0 91 0b 0a 	lds	r31, 0x0A0B
    1dbe:	83 81       	ldd	r24, Z+3	; 0x03
    1dc0:	80 31       	cpi	r24, 0x10	; 16
    1dc2:	b9 f5       	brne	.+110    	; 0x1e32 <rf_rx_packet_nonblock+0x154>
      if(strncmp(reset_val, rfSettings.pRxInfo->pPayload, 4) == 0){
    1dc4:	e0 91 0a 0a 	lds	r30, 0x0A0A
    1dc8:	f0 91 0b 0a 	lds	r31, 0x0A0B
    1dcc:	65 81       	ldd	r22, Z+5	; 0x05
    1dce:	76 81       	ldd	r23, Z+6	; 0x06
    1dd0:	44 e0       	ldi	r20, 0x04	; 4
    1dd2:	50 e0       	ldi	r21, 0x00	; 0
    1dd4:	81 e1       	ldi	r24, 0x11	; 17
    1dd6:	92 e0       	ldi	r25, 0x02	; 2
    1dd8:	0e 94 89 32 	call	0x6512	; 0x6512 <strncmp>
    1ddc:	89 2b       	or	r24, r25
    1dde:	49 f5       	brne	.+82     	; 0x1e32 <rf_rx_packet_nonblock+0x154>
         if(strncmp(reset_val, rfSettings.pRxInfo->pPayload, 16) == 0){
    1de0:	e0 91 0a 0a 	lds	r30, 0x0A0A
    1de4:	f0 91 0b 0a 	lds	r31, 0x0A0B
    1de8:	65 81       	ldd	r22, Z+5	; 0x05
    1dea:	76 81       	ldd	r23, Z+6	; 0x06
    1dec:	40 e1       	ldi	r20, 0x10	; 16
    1dee:	50 e0       	ldi	r21, 0x00	; 0
    1df0:	81 e1       	ldi	r24, 0x11	; 17
    1df2:	92 e0       	ldi	r25, 0x02	; 2
    1df4:	0e 94 89 32 	call	0x6512	; 0x6512 <strncmp>
    1df8:	89 2b       	or	r24, r25
    1dfa:	d9 f4       	brne	.+54     	; 0x1e32 <rf_rx_packet_nonblock+0x154>
            wdt_enable(WDTO_500MS);
    1dfc:	9d e0       	ldi	r25, 0x0D	; 13
    1dfe:	88 e1       	ldi	r24, 0x18	; 24
    1e00:	0f b6       	in	r0, 0x3f	; 63
    1e02:	f8 94       	cli
    1e04:	a8 95       	wdr
    1e06:	80 93 60 00 	sts	0x0060, r24
    1e0a:	0f be       	out	0x3f, r0	; 63
    1e0c:	90 93 60 00 	sts	0x0060, r25
            nrk_led_set(0);
    1e10:	80 e0       	ldi	r24, 0x00	; 0
    1e12:	90 e0       	ldi	r25, 0x00	; 0
    1e14:	0e 94 25 15 	call	0x2a4a	; 0x2a4a <nrk_led_set>
            nrk_led_set(1);
    1e18:	81 e0       	ldi	r24, 0x01	; 1
    1e1a:	90 e0       	ldi	r25, 0x00	; 0
    1e1c:	0e 94 25 15 	call	0x2a4a	; 0x2a4a <nrk_led_set>
            nrk_led_set(2);
    1e20:	82 e0       	ldi	r24, 0x02	; 2
    1e22:	90 e0       	ldi	r25, 0x00	; 0
    1e24:	0e 94 25 15 	call	0x2a4a	; 0x2a4a <nrk_led_set>
            nrk_led_set(3);
    1e28:	83 e0       	ldi	r24, 0x03	; 3
    1e2a:	90 e0       	ldi	r25, 0x00	; 0
    1e2c:	0e 94 25 15 	call	0x2a4a	; 0x2a4a <nrk_led_set>
    1e30:	ff cf       	rjmp	.-2      	; 0x1e30 <rf_rx_packet_nonblock+0x152>
      }
   }

	/* I am assuming that ackRequest is supposed to
	 * be set, not read, by rf_basic */
	rfSettings.pRxInfo->ackRequest = machead->fcf.ack_request;
    1e32:	e0 91 0a 0a 	lds	r30, 0x0A0A
    1e36:	f0 91 0b 0a 	lds	r31, 0x0A0B
    1e3a:	80 91 80 01 	lds	r24, 0x0180
    1e3e:	85 fb       	bst	r24, 5
    1e40:	88 27       	eor	r24, r24
    1e42:	80 f9       	bld	r24, 0
    1e44:	87 83       	std	Z+7, r24	; 0x07
	//rfSettings.pRxInfo->rssi = *(frame_start + TST_RX_LENGTH);
	rfSettings.pRxInfo->rssi = PHY_ED_LEVEL;
    1e46:	e0 91 0a 0a 	lds	r30, 0x0A0A
    1e4a:	f0 91 0b 0a 	lds	r31, 0x0A0B
    1e4e:	80 91 47 01 	lds	r24, 0x0147
    1e52:	80 87       	std	Z+8, r24	; 0x08
	rfSettings.pRxInfo->actualRssi = PHY_RSSI >> 3;
    1e54:	e0 91 0a 0a 	lds	r30, 0x0A0A
    1e58:	f0 91 0b 0a 	lds	r31, 0x0A0B
    1e5c:	80 91 46 01 	lds	r24, 0x0146
    1e60:	86 95       	lsr	r24
    1e62:	86 95       	lsr	r24
    1e64:	86 95       	lsr	r24
    1e66:	81 87       	std	Z+9, r24	; 0x09
	rfSettings.pRxInfo->energyDetectionLevel = PHY_ED_LEVEL;
    1e68:	e0 91 0a 0a 	lds	r30, 0x0A0A
    1e6c:	f0 91 0b 0a 	lds	r31, 0x0A0B
    1e70:	80 91 47 01 	lds	r24, 0x0147
    1e74:	82 87       	std	Z+10, r24	; 0x0a
	rfSettings.pRxInfo->linkQualityIndication = *(frame_start + TST_RX_LENGTH);
    1e76:	a0 91 0a 0a 	lds	r26, 0x0A0A
    1e7a:	b0 91 0b 0a 	lds	r27, 0x0A0B
    1e7e:	e0 91 7b 01 	lds	r30, 0x017B
    1e82:	f0 e0       	ldi	r31, 0x00	; 0
    1e84:	e0 58       	subi	r30, 0x80	; 128
    1e86:	fe 4f       	sbci	r31, 0xFE	; 254
    1e88:	80 81       	ld	r24, Z
    1e8a:	1b 96       	adiw	r26, 0x0b	; 11
    1e8c:	8c 93       	st	X, r24

	/* Reset frame buffer protection */
	rx_ready = 0;
    1e8e:	10 92 3b 0a 	sts	0x0A3B, r1
   TRX_CTRL_2 &= ~(1 << RX_SAFE_MODE);
    1e92:	80 91 4c 01 	lds	r24, 0x014C
    1e96:	8f 77       	andi	r24, 0x7F	; 127
    1e98:	80 93 4c 01 	sts	0x014C, r24
	TRX_CTRL_2 |= (1 << RX_SAFE_MODE);
    1e9c:	80 91 4c 01 	lds	r24, 0x014C
    1ea0:	80 68       	ori	r24, 0x80	; 128
    1ea2:	80 93 4c 01 	sts	0x014C, r24

	return NRK_OK;
    1ea6:	81 e0       	ldi	r24, 0x01	; 1
    1ea8:	08 95       	ret

	if(!rf_ready)
		return NRK_ERROR;

   if(!rx_ready)
      return 0;
    1eaa:	80 e0       	ldi	r24, 0x00	; 0
    1eac:	08 95       	ret
	*/
	
	uint8_t *frame_start = &TRXFBST;

	if(!rf_ready)
		return NRK_ERROR;
    1eae:	8f ef       	ldi	r24, 0xFF	; 255
	rx_ready = 0;
   TRX_CTRL_2 &= ~(1 << RX_SAFE_MODE);
	TRX_CTRL_2 |= (1 << RX_SAFE_MODE);

	return NRK_OK;
}
    1eb0:	08 95       	ret

00001eb2 <__vector_64>:

/* These interrupt handlers are useful for finding
 * out the exact order of events during a transmission */

SIGNAL(TRX24_AWAKE_vect)
{
    1eb2:	1f 92       	push	r1
    1eb4:	0f 92       	push	r0
    1eb6:	0f b6       	in	r0, 0x3f	; 63
    1eb8:	0f 92       	push	r0
    1eba:	11 24       	eor	r1, r1
    1ebc:	8f 93       	push	r24
	vprintf("RADIO AWAKE IRQ!\r\n");
	IRQ_STATUS = (1 << AWAKE);
    1ebe:	80 e8       	ldi	r24, 0x80	; 128
    1ec0:	80 93 4f 01 	sts	0x014F, r24

	return;
}
    1ec4:	8f 91       	pop	r24
    1ec6:	0f 90       	pop	r0
    1ec8:	0f be       	out	0x3f, r0	; 63
    1eca:	0f 90       	pop	r0
    1ecc:	1f 90       	pop	r1
    1ece:	18 95       	reti

00001ed0 <__vector_63>:

SIGNAL(TRX24_TX_END_vect)
{
    1ed0:	1f 92       	push	r1
    1ed2:	0f 92       	push	r0
    1ed4:	0f b6       	in	r0, 0x3f	; 63
    1ed6:	0f 92       	push	r0
    1ed8:	11 24       	eor	r1, r1
    1eda:	8f 93       	push	r24
	vprintf("TX_END IRQ!\r\n");
	tx_done = 1;
    1edc:	81 e0       	ldi	r24, 0x01	; 1
    1ede:	80 93 13 0a 	sts	0x0A13, r24
   IRQ_STATUS = (1 << TX_END);
    1ee2:	80 e4       	ldi	r24, 0x40	; 64
    1ee4:	80 93 4f 01 	sts	0x014F, r24
#ifdef RADIO_CC2591
	rf_cc2591_rx_on();
#endif

	return;
}
    1ee8:	8f 91       	pop	r24
    1eea:	0f 90       	pop	r0
    1eec:	0f be       	out	0x3f, r0	; 63
    1eee:	0f 90       	pop	r0
    1ef0:	1f 90       	pop	r1
    1ef2:	18 95       	reti

00001ef4 <__vector_62>:

SIGNAL(TRX24_XAH_AMI_vect)
{
    1ef4:	1f 92       	push	r1
    1ef6:	0f 92       	push	r0
    1ef8:	0f b6       	in	r0, 0x3f	; 63
    1efa:	0f 92       	push	r0
    1efc:	11 24       	eor	r1, r1
    1efe:	8f 93       	push	r24
	vprintf("AMI IRQ!\r\n");
	IRQ_STATUS = (1 << AMI);
    1f00:	80 e2       	ldi	r24, 0x20	; 32
    1f02:	80 93 4f 01 	sts	0x014F, r24

	return;
}
    1f06:	8f 91       	pop	r24
    1f08:	0f 90       	pop	r0
    1f0a:	0f be       	out	0x3f, r0	; 63
    1f0c:	0f 90       	pop	r0
    1f0e:	1f 90       	pop	r1
    1f10:	18 95       	reti

00001f12 <__vector_61>:

SIGNAL(TRX24_CCA_ED_DONE_vect)
{
    1f12:	1f 92       	push	r1
    1f14:	0f 92       	push	r0
    1f16:	0f b6       	in	r0, 0x3f	; 63
    1f18:	0f 92       	push	r0
    1f1a:	11 24       	eor	r1, r1
    1f1c:	8f 93       	push	r24
	vprintf("CCA_ED_DONE IRQ!\r\n");
	IRQ_STATUS = (1 << CCA_ED_DONE);
    1f1e:	80 e1       	ldi	r24, 0x10	; 16
    1f20:	80 93 4f 01 	sts	0x014F, r24

	return;
}
    1f24:	8f 91       	pop	r24
    1f26:	0f 90       	pop	r0
    1f28:	0f be       	out	0x3f, r0	; 63
    1f2a:	0f 90       	pop	r0
    1f2c:	1f 90       	pop	r1
    1f2e:	18 95       	reti

00001f30 <__vector_59>:

SIGNAL(TRX24_RX_START_vect)
{
    1f30:	1f 92       	push	r1
    1f32:	0f 92       	push	r0
    1f34:	0f b6       	in	r0, 0x3f	; 63
    1f36:	0f 92       	push	r0
    1f38:	11 24       	eor	r1, r1
    1f3a:	0b b6       	in	r0, 0x3b	; 59
    1f3c:	0f 92       	push	r0
    1f3e:	2f 93       	push	r18
    1f40:	3f 93       	push	r19
    1f42:	4f 93       	push	r20
    1f44:	5f 93       	push	r21
    1f46:	6f 93       	push	r22
    1f48:	7f 93       	push	r23
    1f4a:	8f 93       	push	r24
    1f4c:	9f 93       	push	r25
    1f4e:	af 93       	push	r26
    1f50:	bf 93       	push	r27
    1f52:	ef 93       	push	r30
    1f54:	ff 93       	push	r31
	vprintf("RX_START IRQ!\r\n");
	IRQ_STATUS = (1 << RX_START);
    1f56:	84 e0       	ldi	r24, 0x04	; 4
    1f58:	80 93 4f 01 	sts	0x014F, r24

	if(rx_start_func)
    1f5c:	e0 91 d8 05 	lds	r30, 0x05D8
    1f60:	f0 91 d9 05 	lds	r31, 0x05D9
    1f64:	30 97       	sbiw	r30, 0x00	; 0
    1f66:	09 f0       	breq	.+2      	; 0x1f6a <__vector_59+0x3a>
		rx_start_func();
    1f68:	09 95       	icall

	return;
}
    1f6a:	ff 91       	pop	r31
    1f6c:	ef 91       	pop	r30
    1f6e:	bf 91       	pop	r27
    1f70:	af 91       	pop	r26
    1f72:	9f 91       	pop	r25
    1f74:	8f 91       	pop	r24
    1f76:	7f 91       	pop	r23
    1f78:	6f 91       	pop	r22
    1f7a:	5f 91       	pop	r21
    1f7c:	4f 91       	pop	r20
    1f7e:	3f 91       	pop	r19
    1f80:	2f 91       	pop	r18
    1f82:	0f 90       	pop	r0
    1f84:	0b be       	out	0x3b, r0	; 59
    1f86:	0f 90       	pop	r0
    1f88:	0f be       	out	0x3f, r0	; 63
    1f8a:	0f 90       	pop	r0
    1f8c:	1f 90       	pop	r1
    1f8e:	18 95       	reti

00001f90 <__vector_58>:

SIGNAL(TRX24_PLL_UNLOCK_vect)
{
    1f90:	1f 92       	push	r1
    1f92:	0f 92       	push	r0
    1f94:	0f b6       	in	r0, 0x3f	; 63
    1f96:	0f 92       	push	r0
    1f98:	11 24       	eor	r1, r1
    1f9a:	8f 93       	push	r24
	vprintf("PLL_UNLOCK IRQ!\r\n");
	IRQ_STATUS = (1 << PLL_UNLOCK);
    1f9c:	82 e0       	ldi	r24, 0x02	; 2
    1f9e:	80 93 4f 01 	sts	0x014F, r24

	return;
}
    1fa2:	8f 91       	pop	r24
    1fa4:	0f 90       	pop	r0
    1fa6:	0f be       	out	0x3f, r0	; 63
    1fa8:	0f 90       	pop	r0
    1faa:	1f 90       	pop	r1
    1fac:	18 95       	reti

00001fae <__vector_57>:

SIGNAL(TRX24_PLL_LOCK_vect)
{
    1fae:	1f 92       	push	r1
    1fb0:	0f 92       	push	r0
    1fb2:	0f b6       	in	r0, 0x3f	; 63
    1fb4:	0f 92       	push	r0
    1fb6:	11 24       	eor	r1, r1
    1fb8:	8f 93       	push	r24
	vprintf("PLL_LOCK IRQ!\r\n");
	IRQ_STATUS = (1 << PLL_LOCK);
    1fba:	81 e0       	ldi	r24, 0x01	; 1
    1fbc:	80 93 4f 01 	sts	0x014F, r24

	return;
}
    1fc0:	8f 91       	pop	r24
    1fc2:	0f 90       	pop	r0
    1fc4:	0f be       	out	0x3f, r0	; 63
    1fc6:	0f 90       	pop	r0
    1fc8:	1f 90       	pop	r1
    1fca:	18 95       	reti

00001fcc <rf_set_cca_thresh>:



void rf_set_cca_thresh(int8_t t)
{
	CCA_THRES &= 0xF0;
    1fcc:	e9 e4       	ldi	r30, 0x49	; 73
    1fce:	f1 e0       	ldi	r31, 0x01	; 1
    1fd0:	90 81       	ld	r25, Z
    1fd2:	90 7f       	andi	r25, 0xF0	; 240
    1fd4:	90 83       	st	Z, r25
	CCA_THRES |= (t & 0xF);
    1fd6:	90 81       	ld	r25, Z
    1fd8:	8f 70       	andi	r24, 0x0F	; 15
    1fda:	98 2b       	or	r25, r24
    1fdc:	90 83       	st	Z, r25
    1fde:	08 95       	ret

00001fe0 <rf_security_last_pkt_status>:
// Returns 1 if the last packet was encrypted, 0 otherwise
uint8_t rf_security_last_pkt_status()
{
	//return last_pkt_encrypted;
	return NRK_ERROR;
}
    1fe0:	8f ef       	ldi	r24, 0xFF	; 255
    1fe2:	08 95       	ret

00001fe4 <rf_security_set_ctr_counter>:


void rf_security_set_ctr_counter(uint8_t *counter)
{
    1fe4:	08 95       	ret

00001fe6 <rf_security_set_key>:
	return;
}


void rf_security_set_key(uint8_t *key)
{
    1fe6:	08 95       	ret

00001fe8 <rf_security_disable>:
}



void rf_security_disable()
{
    1fe8:	08 95       	ret

00001fea <rf_tx_tdma_packet>:


uint8_t rf_tx_tdma_packet(RF_TX_INFO *pRTI, uint16_t slot_start_time, uint16_t tx_guard_time) {
//    return success;
	return NRK_ERROR;
}
    1fea:	8f ef       	ldi	r24, 0xFF	; 255
    1fec:	08 95       	ret

00001fee <rf_get_sem>:


nrk_sem_t* rf_get_sem()
{
return radio_sem;
}
    1fee:	80 91 05 0a 	lds	r24, 0x0A05
    1ff2:	90 91 06 0a 	lds	r25, 0x0A06
    1ff6:	08 95       	ret

00001ff8 <rf_flush_rx_fifo>:



inline void rf_flush_rx_fifo()
{
    1ff8:	08 95       	ret

00001ffa <rf_busy>:

uint8_t rf_busy()
{
//return SFD_IS_1;
return 1;
}
    1ffa:	81 e0       	ldi	r24, 0x01	; 1
    1ffc:	08 95       	ret

00001ffe <rf_rx_check_fifop>:
/* Implement */
uint8_t rf_rx_check_fifop()
{
//return FIFOP_IS_1;
return 1;
}
    1ffe:	81 e0       	ldi	r24, 0x01	; 1
    2000:	08 95       	ret

00002002 <rf_rx_check_sfd>:

uint8_t rf_rx_check_sfd()
{
//return SFD_IS_1;
return 1;
}
    2002:	81 e0       	ldi	r24, 0x01	; 1
    2004:	08 95       	ret

00002006 <rf_carrier_on>:
/**********************************************************
 * start sending a carrier pulse
 * assumes wdrf_radio_test_mode() was called before doing this
 */
void rf_carrier_on()
{
    2006:	08 95       	ret

00002008 <rf_carrier_off>:

/**********************************************************
 * stop sending a carrier pulse; set the radio to idle state
 */
void rf_carrier_off()
{
    2008:	08 95       	ret

0000200a <rf_test_mode>:
}



void rf_test_mode()
{
    200a:	08 95       	ret

0000200c <rf_data_mode>:


/**********************************************************
 * set the radio into "normal" mode (buffered TXFIFO) and go into (data) receive */
void rf_data_mode()
{
    200c:	08 95       	ret

0000200e <rf_rx_set_serial>:
 * RX data is received through sampling the FIFO pin, timing is done using FIFOP 
 * Use rf_rx_on() to start rcv, then wait for SFD / FIFOP. Sample during each high edge of FIFOP
 * This can be undone by using rf_data_mode()
 */
void rf_rx_set_serial()
{
    200e:	08 95       	ret

00002010 <rf_tx_set_serial>:
 * to go up and down, then set next bit etc.
 * NOTE: You must set the FIFO pin to output mode in order to do this!
 * This can be undone by calling rf_data_mode()
 */
void rf_tx_set_serial()
{
    2010:	08 95       	ret

00002012 <rf_set_preamble_length>:
 * arg is equal to number of bytes - 1.
 * (3 bytes is 802.15.4 compliant, so length arg would be 2)
 * Length arg supports values 0 to 15. See the datasheet of course for more details
 */
void rf_set_preamble_length(uint8_t length)
{
    2012:	08 95       	ret

00002014 <rf_set_cca_mode>:
}


void rf_set_cca_mode(uint8_t mode)
{
    2014:	08 95       	ret

00002016 <rf_cc2591_tx_on>:
	PORTG	|= 0x1;
	DDRE	|= 0xE0;
	PORTE	|= 0xE0;
*/
	
	DDRG	&= ~(0x1);  // Set RXTX as input
    2016:	98 98       	cbi	0x13, 0	; 19
	DDRE |= 0xE0;
    2018:	8d b1       	in	r24, 0x0d	; 13
    201a:	80 6e       	ori	r24, 0xE0	; 224
    201c:	8d b9       	out	0x0d, r24	; 13
	// PAEN=1  EN=0  HGM=x RXTX=NC
	// PAEN = PE.7
	// EN = PE.6
	// HGM= PE.5
	PORTE |= 0xA0;
    201e:	8e b1       	in	r24, 0x0e	; 14
    2020:	80 6a       	ori	r24, 0xA0	; 160
    2022:	8e b9       	out	0x0e, r24	; 14
    2024:	08 95       	ret

00002026 <rf_cc2591_rx_on>:
	DDRG	|= 0x1;
	PORTG	&= ~(0x1);
	DDRE	|= 0xE0;
	PORTE	|= 0xE0;
*/
	DDRG	&= ~(0x1);  // Set RXTX as input
    2026:	98 98       	cbi	0x13, 0	; 19
	DDRE |= 0xE0;
    2028:	8d b1       	in	r24, 0x0d	; 13
    202a:	80 6e       	ori	r24, 0xE0	; 224
    202c:	8d b9       	out	0x0d, r24	; 13
	// PAEN=0  EN=1  HGM=1 RXTX=NC
	// PAEN = PE.7
	// EN = PE.6
	// HGM= PE.5
	PORTE |= 0x60;
    202e:	8e b1       	in	r24, 0x0e	; 14
    2030:	80 66       	ori	r24, 0x60	; 96
    2032:	8e b9       	out	0x0e, r24	; 14
    2034:	08 95       	ret

00002036 <rf_glossy_interrupt>:
	curr_count = 0;
}
#endif

void rf_glossy_interrupt()
{
    2036:	cf 92       	push	r12
    2038:	df 92       	push	r13
    203a:	ef 92       	push	r14
    203c:	ff 92       	push	r15
    203e:	0f 93       	push	r16
    2040:	1f 93       	push	r17
    2042:	cf 93       	push	r28
    2044:	df 93       	push	r29
    2046:	cd b7       	in	r28, 0x3d	; 61
    2048:	de b7       	in	r29, 0x3e	; 62
    204a:	27 97       	sbiw	r28, 0x07	; 7
    204c:	0f b6       	in	r0, 0x3f	; 63
    204e:	f8 94       	cli
    2050:	de bf       	out	0x3e, r29	; 62
    2052:	0f be       	out	0x3f, r0	; 63
    2054:	cd bf       	out	0x3d, r28	; 61
	nrk_int_disable();
    2056:	0e 94 42 16 	call	0x2c84	; 0x2c84 <nrk_int_disable>

	RF_RX_INFO rfRxInfo = *(rfSettings.pRxInfo);
    205a:	e0 91 0a 0a 	lds	r30, 0x0A0A
    205e:	f0 91 0b 0a 	lds	r31, 0x0A0B
    2062:	c0 80       	ld	r12, Z
    2064:	d3 80       	ldd	r13, Z+3	; 0x03
    2066:	e5 80       	ldd	r14, Z+5	; 0x05
    2068:	f6 80       	ldd	r15, Z+6	; 0x06
    206a:	00 85       	ldd	r16, Z+8	; 0x08
	RF_TX_INFO rfTxInfo;

	/* Grab packet */
	int err = rf_rx_packet_nonblock();
    206c:	0e 94 6f 0e 	call	0x1cde	; 0x1cde <rf_rx_packet_nonblock>
	if (err < 1) {
    2070:	18 16       	cp	r1, r24
    2072:	1c f0       	brlt	.+6      	; 0x207a <rf_glossy_interrupt+0x44>
		printf("rf_rx_packet_nonblock failed]\r\n");
    2074:	84 e9       	ldi	r24, 0x94	; 148
    2076:	92 e0       	ldi	r25, 0x02	; 2
    2078:	06 c0       	rjmp	.+12     	; 0x2086 <rf_glossy_interrupt+0x50>
		nrk_int_enable();
		return;
	}

	/* TTL should be the first byte of the payload */
	uint8_t ttl = rfRxInfo.pPayload[0];
    207a:	f7 01       	movw	r30, r14
    207c:	10 81       	ld	r17, Z
	if (ttl == 0) {
    207e:	11 11       	cpse	r17, r1
    2080:	07 c0       	rjmp	.+14     	; 0x2090 <rf_glossy_interrupt+0x5a>
#ifndef GLOSSY_TESTING
		printf("Packet is done bouncing around!\r\n\n");
    2082:	83 eb       	ldi	r24, 0xB3	; 179
    2084:	92 e0       	ldi	r25, 0x02	; 2
    2086:	0e 94 34 33 	call	0x6668	; 0x6668 <puts>
#endif
		nrk_int_enable();
    208a:	0e 94 44 16 	call	0x2c88	; 0x2c88 <nrk_int_enable>
		return;
    208e:	31 c0       	rjmp	.+98     	; 0x20f2 <rf_glossy_interrupt+0xbc>
	} else if (ttl == 5) {
    2090:	15 30       	cpi	r17, 0x05	; 5
    2092:	21 f4       	brne	.+8      	; 0x209c <rf_glossy_interrupt+0x66>
#ifndef GLOSSY_TESTING
		printf("\n");
    2094:	8a e0       	ldi	r24, 0x0A	; 10
    2096:	90 e0       	ldi	r25, 0x00	; 0
    2098:	0e 94 2e 33 	call	0x665c	; 0x665c <putchar>

	/* Print packet information */
#ifndef GLOSSY_TESTING
	int8_t rssi = rfRxInfo.rssi;
	uint8_t snum = rfRxInfo.seqNumber;
	printf("SEQ:%4u\tTTL:%2d\tRSSI:%4d\tPayload: [%s]\r\n", 
    209c:	c7 01       	movw	r24, r14
    209e:	01 96       	adiw	r24, 0x01	; 1
    20a0:	9f 93       	push	r25
    20a2:	8f 93       	push	r24
    20a4:	80 2f       	mov	r24, r16
    20a6:	99 27       	eor	r25, r25
    20a8:	87 fd       	sbrc	r24, 7
    20aa:	90 95       	com	r25
    20ac:	9f 93       	push	r25
    20ae:	0f 93       	push	r16
    20b0:	1f 92       	push	r1
    20b2:	1f 93       	push	r17
    20b4:	1f 92       	push	r1
    20b6:	cf 92       	push	r12
    20b8:	85 ed       	ldi	r24, 0xD5	; 213
    20ba:	92 e0       	ldi	r25, 0x02	; 2
    20bc:	9f 93       	push	r25
    20be:	8f 93       	push	r24
    20c0:	0e 94 1a 33 	call	0x6634	; 0x6634 <printf>
					snum, ttl, rssi, rfRxInfo.pPayload + 1);
#endif
	/* Copy pointer to payload and length */
	rfTxInfo.pPayload = rfRxInfo.pPayload;
    20c4:	fd 82       	std	Y+5, r15	; 0x05
    20c6:	ec 82       	std	Y+4, r14	; 0x04
	rfTxInfo.pPayload[0] = ttl - 1;
    20c8:	11 50       	subi	r17, 0x01	; 1
    20ca:	f7 01       	movw	r30, r14
    20cc:	10 83       	st	Z, r17
	rfTxInfo.length = rfRxInfo.length;
    20ce:	db 82       	std	Y+3, r13	; 0x03
	rfTxInfo.cca = 0;
    20d0:	1e 82       	std	Y+6, r1	; 0x06
	rfTxInfo.ackRequest = 0;
    20d2:	1f 82       	std	Y+7, r1	; 0x07
	rfTxInfo.destAddr = 0xFFFF;
    20d4:	8f ef       	ldi	r24, 0xFF	; 255
    20d6:	9f ef       	ldi	r25, 0xFF	; 255
    20d8:	9a 83       	std	Y+2, r25	; 0x02
    20da:	89 83       	std	Y+1, r24	; 0x01
		rf_tx_packet(&rfTxInfo);
	} else {
		nrk_int_enable();
	}
#else
	nrk_int_enable();
    20dc:	0e 94 44 16 	call	0x2c88	; 0x2c88 <nrk_int_enable>
	rf_tx_packet(&rfTxInfo);
    20e0:	ce 01       	movw	r24, r28
    20e2:	01 96       	adiw	r24, 0x01	; 1
    20e4:	0e 94 71 0d 	call	0x1ae2	; 0x1ae2 <rf_tx_packet>
#endif
	return;
    20e8:	0f b6       	in	r0, 0x3f	; 63
    20ea:	f8 94       	cli
    20ec:	de bf       	out	0x3e, r29	; 62
    20ee:	0f be       	out	0x3f, r0	; 63
    20f0:	cd bf       	out	0x3d, r28	; 61
}
    20f2:	27 96       	adiw	r28, 0x07	; 7
    20f4:	0f b6       	in	r0, 0x3f	; 63
    20f6:	f8 94       	cli
    20f8:	de bf       	out	0x3e, r29	; 62
    20fa:	0f be       	out	0x3f, r0	; 63
    20fc:	cd bf       	out	0x3d, r28	; 61
    20fe:	df 91       	pop	r29
    2100:	cf 91       	pop	r28
    2102:	1f 91       	pop	r17
    2104:	0f 91       	pop	r16
    2106:	ff 90       	pop	r15
    2108:	ef 90       	pop	r14
    210a:	df 90       	pop	r13
    210c:	cf 90       	pop	r12
    210e:	08 95       	ret

00002110 <__vector_60>:
	return NRK_OK;
}


SIGNAL(TRX24_RX_END_vect)
{	
    2110:	1f 92       	push	r1
    2112:	0f 92       	push	r0
    2114:	0f b6       	in	r0, 0x3f	; 63
    2116:	0f 92       	push	r0
    2118:	11 24       	eor	r1, r1
    211a:	0b b6       	in	r0, 0x3b	; 59
    211c:	0f 92       	push	r0
    211e:	2f 93       	push	r18
    2120:	3f 93       	push	r19
    2122:	4f 93       	push	r20
    2124:	5f 93       	push	r21
    2126:	6f 93       	push	r22
    2128:	7f 93       	push	r23
    212a:	8f 93       	push	r24
    212c:	9f 93       	push	r25
    212e:	af 93       	push	r26
    2130:	bf 93       	push	r27
    2132:	ef 93       	push	r30
    2134:	ff 93       	push	r31
	uint8_t i, *byte_ptr = &TRXFBST;

	/* Verbose mode print block */
	vprintf("RX_END IRQ!\r\n");	
	for(i=0; i<TST_RX_LENGTH; i++){
    2136:	80 e0       	ldi	r24, 0x00	; 0
    2138:	90 91 7b 01 	lds	r25, 0x017B
    213c:	89 17       	cp	r24, r25
    213e:	10 f4       	brcc	.+4      	; 0x2144 <__vector_60+0x34>
    2140:	8f 5f       	subi	r24, 0xFF	; 255
    2142:	fa cf       	rjmp	.-12     	; 0x2138 <__vector_60+0x28>
		if(((i+1) % 16) == 0)
			vprintf("\r\n");
	}
	vprintf("\r\n");

   if((PHY_RSSI >> RX_CRC_VALID) & 0x1){
    2144:	80 91 46 01 	lds	r24, 0x0146
    2148:	87 ff       	sbrs	r24, 7
    214a:	04 c0       	rjmp	.+8      	; 0x2154 <__vector_60+0x44>
      rx_ready = 1;
    214c:	81 e0       	ldi	r24, 0x01	; 1
    214e:	80 93 3b 0a 	sts	0x0A3B, r24
    2152:	04 c0       	rjmp	.+8      	; 0x215c <__vector_60+0x4c>
   } else {
      printf("RX end failed checksum!\r\n");
    2154:	8e ef       	ldi	r24, 0xFE	; 254
    2156:	92 e0       	ldi	r25, 0x02	; 2
    2158:	0e 94 34 33 	call	0x6668	; 0x6668 <puts>
   }
   IRQ_STATUS = (1 << RX_END);
    215c:	88 e0       	ldi	r24, 0x08	; 8
    215e:	80 93 4f 01 	sts	0x014F, r24
	
	if((PHY_RSSI >> RX_CRC_VALID) & 0x1) {
    2162:	80 91 46 01 	lds	r24, 0x0146
    2166:	87 ff       	sbrs	r24, 7
    2168:	05 c0       	rjmp	.+10     	; 0x2174 <__vector_60+0x64>
		if (use_glossy) rf_glossy_interrupt();
    216a:	80 91 07 0a 	lds	r24, 0x0A07
    216e:	81 11       	cpse	r24, r1
    2170:	0e 94 1b 10 	call	0x2036	; 0x2036 <rf_glossy_interrupt>
	}

	if(rx_end_func)
    2174:	e0 91 d6 05 	lds	r30, 0x05D6
    2178:	f0 91 d7 05 	lds	r31, 0x05D7
    217c:	30 97       	sbiw	r30, 0x00	; 0
    217e:	09 f0       	breq	.+2      	; 0x2182 <__vector_60+0x72>
		rx_end_func();
    2180:	09 95       	icall

	return;
}
    2182:	ff 91       	pop	r31
    2184:	ef 91       	pop	r30
    2186:	bf 91       	pop	r27
    2188:	af 91       	pop	r26
    218a:	9f 91       	pop	r25
    218c:	8f 91       	pop	r24
    218e:	7f 91       	pop	r23
    2190:	6f 91       	pop	r22
    2192:	5f 91       	pop	r21
    2194:	4f 91       	pop	r20
    2196:	3f 91       	pop	r19
    2198:	2f 91       	pop	r18
    219a:	0f 90       	pop	r0
    219c:	0b be       	out	0x3b, r0	; 59
    219e:	0f 90       	pop	r0
    21a0:	0f be       	out	0x3f, r0	; 63
    21a2:	0f 90       	pop	r0
    21a4:	1f 90       	pop	r1
    21a6:	18 95       	reti

000021a8 <aes_setkey>:


/* AES encryption and decryption */

void aes_setkey(uint8_t *key)
{
    21a8:	a4 e1       	ldi	r26, 0x14	; 20
    21aa:	ba e0       	ldi	r27, 0x0A	; 10
    21ac:	fc 01       	movw	r30, r24
    21ae:	40 96       	adiw	r24, 0x10	; 16
   uint8_t i;

   for(i=0; i<16; i++){
      ekey[i] = key[i];
    21b0:	20 81       	ld	r18, Z
    21b2:	2d 93       	st	X+, r18
      AES_KEY = key[i];
    21b4:	21 91       	ld	r18, Z+
    21b6:	20 93 3f 01 	sts	0x013F, r18

void aes_setkey(uint8_t *key)
{
   uint8_t i;

   for(i=0; i<16; i++){
    21ba:	e8 17       	cp	r30, r24
    21bc:	f9 07       	cpc	r31, r25
    21be:	c1 f7       	brne	.-16     	; 0x21b0 <aes_setkey+0x8>
    21c0:	80 e1       	ldi	r24, 0x10	; 16
      ekey[i] = key[i];
      AES_KEY = key[i];
   }
   for(i=0; i<16; i++){
      AES_STATE = 0x00;
    21c2:	10 92 3e 01 	sts	0x013E, r1
    21c6:	81 50       	subi	r24, 0x01	; 1

   for(i=0; i<16; i++){
      ekey[i] = key[i];
      AES_KEY = key[i];
   }
   for(i=0; i<16; i++){
    21c8:	e1 f7       	brne	.-8      	; 0x21c2 <aes_setkey+0x1a>
      AES_STATE = 0x00;
   }
   AES_CTRL = (1 << AES_REQUEST);
    21ca:	80 e8       	ldi	r24, 0x80	; 128
    21cc:	80 93 3c 01 	sts	0x013C, r24

   while(!(AES_STATUS & (1 << AES_DONE))){
    21d0:	80 91 3d 01 	lds	r24, 0x013D
    21d4:	80 ff       	sbrs	r24, 0
    21d6:	fc cf       	rjmp	.-8      	; 0x21d0 <aes_setkey+0x28>
    21d8:	e5 e2       	ldi	r30, 0x25	; 37
    21da:	fa e0       	ldi	r31, 0x0A	; 10
    21dc:	80 e1       	ldi	r24, 0x10	; 16
    21de:	8e 0f       	add	r24, r30
      continue;
   }
   for(i=0; i<16; i++){
      dkey[i] = AES_KEY;
    21e0:	90 91 3f 01 	lds	r25, 0x013F
    21e4:	91 93       	st	Z+, r25
   AES_CTRL = (1 << AES_REQUEST);

   while(!(AES_STATUS & (1 << AES_DONE))){
      continue;
   }
   for(i=0; i<16; i++){
    21e6:	8e 13       	cpse	r24, r30
    21e8:	fb cf       	rjmp	.-10     	; 0x21e0 <aes_setkey+0x38>
      dkey[i] = AES_KEY;
   }
}
    21ea:	08 95       	ret

000021ec <aes_encrypt>:


uint8_t aes_encrypt(uint8_t *data, uint8_t len)
{
    21ec:	cf 93       	push	r28
    21ee:	df 93       	push	r29
    21f0:	dc 01       	movw	r26, r24
   uint8_t i, j;

   if(len==0 || len%16!=0)
    21f2:	66 23       	and	r22, r22
    21f4:	09 f4       	brne	.+2      	; 0x21f8 <aes_encrypt+0xc>
    21f6:	45 c0       	rjmp	.+138    	; 0x2282 <aes_encrypt+0x96>
    21f8:	86 2f       	mov	r24, r22
    21fa:	8f 70       	andi	r24, 0x0F	; 15
    21fc:	09 f0       	breq	.+2      	; 0x2200 <aes_encrypt+0x14>
    21fe:	41 c0       	rjmp	.+130    	; 0x2282 <aes_encrypt+0x96>
    2200:	e4 e1       	ldi	r30, 0x14	; 20
    2202:	fa e0       	ldi	r31, 0x0A	; 10
    2204:	90 e1       	ldi	r25, 0x10	; 16
    2206:	9e 0f       	add	r25, r30
      return 1;

   for(i=0; i<16; i++)
      AES_KEY = ekey[i];
    2208:	21 91       	ld	r18, Z+
    220a:	20 93 3f 01 	sts	0x013F, r18
   uint8_t i, j;

   if(len==0 || len%16!=0)
      return 1;

   for(i=0; i<16; i++)
    220e:	9e 13       	cpse	r25, r30
    2210:	fb cf       	rjmp	.-10     	; 0x2208 <aes_encrypt+0x1c>
    2212:	90 e0       	ldi	r25, 0x00	; 0
      AES_KEY = ekey[i];

   for(i=0; 16*i<len; i++){ 
    2214:	70 e0       	ldi	r23, 0x00	; 0
      if(i==0)
         AES_CTRL = (0 << AES_MODE) | (0 << AES_DIR);
      else
         AES_CTRL = (1 << AES_MODE) | (0 << AES_DIR);
    2216:	e0 e2       	ldi	r30, 0x20	; 32
      return 1;

   for(i=0; i<16; i++)
      AES_KEY = ekey[i];

   for(i=0; 16*i<len; i++){ 
    2218:	40 e1       	ldi	r20, 0x10	; 16
    221a:	94 9f       	mul	r25, r20
    221c:	90 01       	movw	r18, r0
    221e:	11 24       	eor	r1, r1
    2220:	26 17       	cp	r18, r22
    2222:	37 07       	cpc	r19, r23
    2224:	7c f5       	brge	.+94     	; 0x2284 <aes_encrypt+0x98>
      if(i==0)
    2226:	91 11       	cpse	r25, r1
    2228:	03 c0       	rjmp	.+6      	; 0x2230 <aes_encrypt+0x44>
         AES_CTRL = (0 << AES_MODE) | (0 << AES_DIR);
    222a:	10 92 3c 01 	sts	0x013C, r1
    222e:	02 c0       	rjmp	.+4      	; 0x2234 <aes_encrypt+0x48>
      else
         AES_CTRL = (1 << AES_MODE) | (0 << AES_DIR);
    2230:	e0 93 3c 01 	sts	0x013C, r30

uint8_t aes_encrypt(uint8_t *data, uint8_t len)
{
   uint8_t i, j;

   if(len==0 || len%16!=0)
    2234:	40 e0       	ldi	r20, 0x00	; 0
    2236:	50 e0       	ldi	r21, 0x00	; 0
    2238:	2a 0f       	add	r18, r26
    223a:	3b 1f       	adc	r19, r27
    223c:	e9 01       	movw	r28, r18
    223e:	c4 0f       	add	r28, r20
    2240:	d5 1f       	adc	r29, r21
         AES_CTRL = (0 << AES_MODE) | (0 << AES_DIR);
      else
         AES_CTRL = (1 << AES_MODE) | (0 << AES_DIR);
      
      for(j=0; j<16; j++)
         AES_STATE = data[16*i+j];
    2242:	f8 81       	ld	r31, Y
    2244:	f0 93 3e 01 	sts	0x013E, r31
    2248:	4f 5f       	subi	r20, 0xFF	; 255
    224a:	5f 4f       	sbci	r21, 0xFF	; 255
      if(i==0)
         AES_CTRL = (0 << AES_MODE) | (0 << AES_DIR);
      else
         AES_CTRL = (1 << AES_MODE) | (0 << AES_DIR);
      
      for(j=0; j<16; j++)
    224c:	40 31       	cpi	r20, 0x10	; 16
    224e:	51 05       	cpc	r21, r1
    2250:	a9 f7       	brne	.-22     	; 0x223c <aes_encrypt+0x50>
         AES_STATE = data[16*i+j];
      AES_CTRL |= (1 << AES_REQUEST);
    2252:	40 91 3c 01 	lds	r20, 0x013C
    2256:	40 68       	ori	r20, 0x80	; 128
    2258:	40 93 3c 01 	sts	0x013C, r20
      while(!(AES_STATUS & (1 << AES_DONE)))
    225c:	40 91 3d 01 	lds	r20, 0x013D
    2260:	40 ff       	sbrs	r20, 0
    2262:	fc cf       	rjmp	.-8      	; 0x225c <aes_encrypt+0x70>
    2264:	40 e0       	ldi	r20, 0x00	; 0
    2266:	50 e0       	ldi	r21, 0x00	; 0
         continue;
      for(j=0; j<16; j++)
         data[16*i+j] = AES_STATE;
    2268:	f0 91 3e 01 	lds	r31, 0x013E
    226c:	e9 01       	movw	r28, r18
    226e:	c4 0f       	add	r28, r20
    2270:	d5 1f       	adc	r29, r21
    2272:	f8 83       	st	Y, r31
    2274:	4f 5f       	subi	r20, 0xFF	; 255
    2276:	5f 4f       	sbci	r21, 0xFF	; 255
      for(j=0; j<16; j++)
         AES_STATE = data[16*i+j];
      AES_CTRL |= (1 << AES_REQUEST);
      while(!(AES_STATUS & (1 << AES_DONE)))
         continue;
      for(j=0; j<16; j++)
    2278:	40 31       	cpi	r20, 0x10	; 16
    227a:	51 05       	cpc	r21, r1
    227c:	a9 f7       	brne	.-22     	; 0x2268 <aes_encrypt+0x7c>
      return 1;

   for(i=0; i<16; i++)
      AES_KEY = ekey[i];

   for(i=0; 16*i<len; i++){ 
    227e:	9f 5f       	subi	r25, 0xFF	; 255
    2280:	cb cf       	rjmp	.-106    	; 0x2218 <aes_encrypt+0x2c>
uint8_t aes_encrypt(uint8_t *data, uint8_t len)
{
   uint8_t i, j;

   if(len==0 || len%16!=0)
      return 1;
    2282:	81 e0       	ldi	r24, 0x01	; 1
         continue;
      for(j=0; j<16; j++)
         data[16*i+j] = AES_STATE;
   }
   return 0;
}
    2284:	df 91       	pop	r29
    2286:	cf 91       	pop	r28
    2288:	08 95       	ret

0000228a <aes_decrypt>:

uint8_t aes_decrypt(uint8_t *data, uint8_t len)
{
    228a:	0f 93       	push	r16
    228c:	1f 93       	push	r17
    228e:	cf 93       	push	r28
    2290:	df 93       	push	r29
    2292:	dc 01       	movw	r26, r24
   int8_t i;
   uint8_t j;

   if(len==1 || len%16!=0)
    2294:	61 30       	cpi	r22, 0x01	; 1
    2296:	09 f4       	brne	.+2      	; 0x229a <aes_decrypt+0x10>
    2298:	58 c0       	rjmp	.+176    	; 0x234a <aes_decrypt+0xc0>
    229a:	86 2f       	mov	r24, r22
    229c:	8f 70       	andi	r24, 0x0F	; 15
    229e:	09 f0       	breq	.+2      	; 0x22a2 <aes_decrypt+0x18>
    22a0:	54 c0       	rjmp	.+168    	; 0x234a <aes_decrypt+0xc0>
    22a2:	e5 e2       	ldi	r30, 0x25	; 37
    22a4:	fa e0       	ldi	r31, 0x0A	; 10
    22a6:	90 e1       	ldi	r25, 0x10	; 16
    22a8:	9e 0f       	add	r25, r30
      return 1;

   for(i=0; i<16; i++)
      AES_KEY = dkey[i];
    22aa:	21 91       	ld	r18, Z+
    22ac:	20 93 3f 01 	sts	0x013F, r18
   uint8_t j;

   if(len==1 || len%16!=0)
      return 1;

   for(i=0; i<16; i++)
    22b0:	9e 13       	cpse	r25, r30
    22b2:	fb cf       	rjmp	.-10     	; 0x22aa <aes_decrypt+0x20>
      AES_KEY = dkey[i];

   for(i=(len/16)-1; i>=0; i--){ 
    22b4:	62 95       	swap	r22
    22b6:	6f 70       	andi	r22, 0x0F	; 15
    22b8:	61 50       	subi	r22, 0x01	; 1
      AES_CTRL = (0 << AES_MODE) | (1 << AES_DIR);
    22ba:	78 e0       	ldi	r23, 0x08	; 8
      return 1;

   for(i=0; i<16; i++)
      AES_KEY = dkey[i];

   for(i=(len/16)-1; i>=0; i--){ 
    22bc:	6f 3f       	cpi	r22, 0xFF	; 255
    22be:	09 f4       	brne	.+2      	; 0x22c2 <aes_decrypt+0x38>
    22c0:	45 c0       	rjmp	.+138    	; 0x234c <aes_decrypt+0xc2>
      AES_CTRL = (0 << AES_MODE) | (1 << AES_DIR);
    22c2:	70 93 3c 01 	sts	0x013C, r23
      
      for(j=0; j<16; j++)
         AES_STATE = data[16*i+j];
    22c6:	46 2f       	mov	r20, r22
    22c8:	55 27       	eor	r21, r21
    22ca:	47 fd       	sbrc	r20, 7
    22cc:	50 95       	com	r21
    22ce:	20 e0       	ldi	r18, 0x00	; 0
    22d0:	30 e0       	ldi	r19, 0x00	; 0
    22d2:	ed 01       	movw	r28, r26
    22d4:	90 e1       	ldi	r25, 0x10	; 16
    22d6:	69 02       	muls	r22, r25
    22d8:	c0 0d       	add	r28, r0
    22da:	d1 1d       	adc	r29, r1
    22dc:	11 24       	eor	r1, r1
    22de:	fe 01       	movw	r30, r28
    22e0:	e2 0f       	add	r30, r18
    22e2:	f3 1f       	adc	r31, r19
    22e4:	90 81       	ld	r25, Z
    22e6:	90 93 3e 01 	sts	0x013E, r25
    22ea:	2f 5f       	subi	r18, 0xFF	; 255
    22ec:	3f 4f       	sbci	r19, 0xFF	; 255
      AES_KEY = dkey[i];

   for(i=(len/16)-1; i>=0; i--){ 
      AES_CTRL = (0 << AES_MODE) | (1 << AES_DIR);
      
      for(j=0; j<16; j++)
    22ee:	20 31       	cpi	r18, 0x10	; 16
    22f0:	31 05       	cpc	r19, r1
    22f2:	a9 f7       	brne	.-22     	; 0x22de <aes_decrypt+0x54>
         AES_STATE = data[16*i+j];
      AES_CTRL |= (1 << AES_REQUEST);
    22f4:	90 91 3c 01 	lds	r25, 0x013C
    22f8:	90 68       	ori	r25, 0x80	; 128
    22fa:	90 93 3c 01 	sts	0x013C, r25
      while(!(AES_STATUS & (1 << AES_DONE)))
    22fe:	90 91 3d 01 	lds	r25, 0x013D
    2302:	90 ff       	sbrs	r25, 0
    2304:	fc cf       	rjmp	.-8      	; 0x22fe <aes_decrypt+0x74>
         continue;
      for(j=0; j<16; j++){
         data[16*i+j] = AES_STATE;
         if(i!=0)
            data[16*i+j] ^= data[16*(i-1)+j];
    2306:	41 50       	subi	r20, 0x01	; 1
    2308:	51 09       	sbc	r21, r1
    230a:	94 e0       	ldi	r25, 0x04	; 4
    230c:	44 0f       	add	r20, r20
    230e:	55 1f       	adc	r21, r21
    2310:	9a 95       	dec	r25
    2312:	e1 f7       	brne	.-8      	; 0x230c <aes_decrypt+0x82>
    2314:	20 e0       	ldi	r18, 0x00	; 0
    2316:	30 e0       	ldi	r19, 0x00	; 0
         AES_STATE = data[16*i+j];
      AES_CTRL |= (1 << AES_REQUEST);
      while(!(AES_STATUS & (1 << AES_DONE)))
         continue;
      for(j=0; j<16; j++){
         data[16*i+j] = AES_STATE;
    2318:	90 91 3e 01 	lds	r25, 0x013E
    231c:	8e 01       	movw	r16, r28
    231e:	02 0f       	add	r16, r18
    2320:	13 1f       	adc	r17, r19
    2322:	f8 01       	movw	r30, r16
    2324:	90 83       	st	Z, r25
         if(i!=0)
    2326:	66 23       	and	r22, r22
    2328:	49 f0       	breq	.+18     	; 0x233c <aes_decrypt+0xb2>
    232a:	f9 01       	movw	r30, r18
    232c:	e4 0f       	add	r30, r20
    232e:	f5 1f       	adc	r31, r21
    2330:	ea 0f       	add	r30, r26
    2332:	fb 1f       	adc	r31, r27
            data[16*i+j] ^= data[16*(i-1)+j];
    2334:	e0 81       	ld	r30, Z
    2336:	9e 27       	eor	r25, r30
    2338:	f8 01       	movw	r30, r16
    233a:	90 83       	st	Z, r25
    233c:	2f 5f       	subi	r18, 0xFF	; 255
    233e:	3f 4f       	sbci	r19, 0xFF	; 255
      for(j=0; j<16; j++)
         AES_STATE = data[16*i+j];
      AES_CTRL |= (1 << AES_REQUEST);
      while(!(AES_STATUS & (1 << AES_DONE)))
         continue;
      for(j=0; j<16; j++){
    2340:	20 31       	cpi	r18, 0x10	; 16
    2342:	31 05       	cpc	r19, r1
    2344:	49 f7       	brne	.-46     	; 0x2318 <aes_decrypt+0x8e>
    2346:	61 50       	subi	r22, 0x01	; 1
    2348:	b9 cf       	rjmp	.-142    	; 0x22bc <aes_decrypt+0x32>
{
   int8_t i;
   uint8_t j;

   if(len==1 || len%16!=0)
      return 1;
    234a:	81 e0       	ldi	r24, 0x01	; 1
         if(i!=0)
            data[16*i+j] ^= data[16*(i-1)+j];
      }
   }
   return 0;
}
    234c:	df 91       	pop	r29
    234e:	cf 91       	pop	r28
    2350:	1f 91       	pop	r17
    2352:	0f 91       	pop	r16
    2354:	08 95       	ret

00002356 <getc0>:
return 0;
}

char getc0(void){
        unsigned char tmp;
        UART0_WAIT_AND_RECEIVE(tmp);
    2356:	80 91 c0 00 	lds	r24, 0x00C0
    235a:	87 ff       	sbrs	r24, 7
    235c:	fc cf       	rjmp	.-8      	; 0x2356 <getc0>
    235e:	80 91 c0 00 	lds	r24, 0x00C0
    2362:	8f 77       	andi	r24, 0x7F	; 127
    2364:	80 93 c0 00 	sts	0x00C0, r24
    2368:	80 91 c6 00 	lds	r24, 0x00C6
        return tmp;
}
    236c:	08 95       	ret

0000236e <putc0>:
}
*/

void putc0(char x)
{
     UART0_WAIT_AND_SEND(x);
    236e:	90 91 c0 00 	lds	r25, 0x00C0
    2372:	95 ff       	sbrs	r25, 5
    2374:	fc cf       	rjmp	.-8      	; 0x236e <putc0>
    2376:	90 91 c0 00 	lds	r25, 0x00C0
    237a:	9f 7d       	andi	r25, 0xDF	; 223
    237c:	90 93 c0 00 	sts	0x00C0, r25
    2380:	80 93 c6 00 	sts	0x00C6, r24
    2384:	08 95       	ret

00002386 <nrk_uart_rx_signal_get>:
#else

nrk_sig_t nrk_uart_rx_signal_get()
{
   return NRK_ERROR;
}
    2386:	8f ef       	ldi	r24, 0xFF	; 255
    2388:	08 95       	ret

0000238a <nrk_uart_data_ready>:


uint8_t nrk_uart_data_ready(uint8_t uart_num)
{
if(uart_num==1)
    238a:	81 30       	cpi	r24, 0x01	; 1
    238c:	19 f4       	brne	.+6      	; 0x2394 <nrk_uart_data_ready+0xa>
        {
        if( UCSR1A & BM(RXC1) ) return 1;
    238e:	80 91 c8 00 	lds	r24, 0x00C8
    2392:	04 c0       	rjmp	.+8      	; 0x239c <nrk_uart_data_ready+0x12>
        }
if(uart_num==0)
    2394:	81 11       	cpse	r24, r1
    2396:	06 c0       	rjmp	.+12     	; 0x23a4 <nrk_uart_data_ready+0x1a>
        {
        if( UCSR0A & BM(RXC0) ) return 1;
    2398:	80 91 c0 00 	lds	r24, 0x00C0
    239c:	88 1f       	adc	r24, r24
    239e:	88 27       	eor	r24, r24
    23a0:	88 1f       	adc	r24, r24
    23a2:	08 95       	ret
        }
return 0;
    23a4:	80 e0       	ldi	r24, 0x00	; 0
}
    23a6:	08 95       	ret

000023a8 <nrk_kprintf>:
}

#endif

void nrk_kprintf( const char *addr)
{
    23a8:	cf 93       	push	r28
    23aa:	df 93       	push	r29
 char c;
   while((c=pgm_read_byte(addr++)))
    23ac:	fc 01       	movw	r30, r24
    23ae:	24 91       	lpm	r18, Z
    23b0:	ec 01       	movw	r28, r24
    23b2:	21 96       	adiw	r28, 0x01	; 1
    23b4:	22 23       	and	r18, r18
    23b6:	51 f0       	breq	.+20     	; 0x23cc <nrk_kprintf+0x24>
        putchar(c);
    23b8:	60 91 60 0b 	lds	r22, 0x0B60
    23bc:	70 91 61 0b 	lds	r23, 0x0B61
    23c0:	82 2f       	mov	r24, r18
    23c2:	90 e0       	ldi	r25, 0x00	; 0
    23c4:	0e 94 e2 32 	call	0x65c4	; 0x65c4 <fputc>
    23c8:	ce 01       	movw	r24, r28
    23ca:	f0 cf       	rjmp	.-32     	; 0x23ac <nrk_kprintf+0x4>
}
    23cc:	df 91       	pop	r29
    23ce:	cf 91       	pop	r28
    23d0:	08 95       	ret

000023d2 <PORT_INIT>:

#ifdef SPI_SS_PULLUP
        DDRB  = BM(MOSI) | BM(SCK) | BM(SPI_SS);  
        PORTB = BM(MOSI) | BM(SCK) | BM(SPI_SS); 
#else
        DDRB  = BM(MOSI) | BM(SCK);  
    23d2:	86 e0       	ldi	r24, 0x06	; 6
    23d4:	84 b9       	out	0x04, r24	; 4
        PORTB = BM(MOSI) | BM(SCK); 
    23d6:	85 b9       	out	0x05, r24	; 5
#endif
        DDRD  = BM(LED_0) | BM(LED_1) | BM(LED_2) | BM(LED_3) |  BM(UART1_TXD) ; 
    23d8:	88 ef       	ldi	r24, 0xF8	; 248
    23da:	8a b9       	out	0x0a, r24	; 10
	PORTD = BM(LED_0)|BM(LED_1)|BM(LED_2)|BM(LED_3);
    23dc:	80 ef       	ldi	r24, 0xF0	; 240
    23de:	8b b9       	out	0x0b, r24	; 11
        DDRE = BM(UART0_TXD); 
    23e0:	82 e0       	ldi	r24, 0x02	; 2
    23e2:	8d b9       	out	0x0d, r24	; 13
    23e4:	08 95       	ret

000023e6 <nrk_setup_ports>:
        putchar(c);
}

void nrk_setup_ports()
{
PORT_INIT();
    23e6:	0c 94 e9 11 	jmp	0x23d2	; 0x23d2 <PORT_INIT>

000023ea <nrk_gpio_set>:
//-------------------------------
// GPIO handling functions

int8_t nrk_gpio_set(uint8_t pin)
{
        if (pin == NRK_INVALID_PIN_VAL) return -1;
    23ea:	8f 3f       	cpi	r24, 0xFF	; 255
    23ec:	09 f4       	brne	.+2      	; 0x23f0 <nrk_gpio_set+0x6>
    23ee:	6c c0       	rjmp	.+216    	; 0x24c8 <nrk_gpio_set+0xde>
        switch (pin & 0x07) {
    23f0:	e8 2f       	mov	r30, r24
    23f2:	e7 70       	andi	r30, 0x07	; 7
    23f4:	4e 2f       	mov	r20, r30
    23f6:	50 e0       	ldi	r21, 0x00	; 0
    23f8:	47 30       	cpi	r20, 0x07	; 7
    23fa:	51 05       	cpc	r21, r1
    23fc:	08 f0       	brcs	.+2      	; 0x2400 <nrk_gpio_set+0x16>
    23fe:	64 c0       	rjmp	.+200    	; 0x24c8 <nrk_gpio_set+0xde>
    2400:	fa 01       	movw	r30, r20
    2402:	e0 57       	subi	r30, 0x70	; 112
    2404:	ff 4f       	sbci	r31, 0xFF	; 255
    2406:	86 95       	lsr	r24
    2408:	86 95       	lsr	r24
    240a:	86 95       	lsr	r24
    240c:	0c 94 60 32 	jmp	0x64c0	; 0x64c0 <__tablejump2__>
                case NRK_PORTA:
                        do { PORTA |= BM((pin & 0xF8) >> 3); } while(0); break; 
    2410:	42 b1       	in	r20, 0x02	; 2
    2412:	21 e0       	ldi	r18, 0x01	; 1
    2414:	30 e0       	ldi	r19, 0x00	; 0
    2416:	b9 01       	movw	r22, r18
    2418:	02 c0       	rjmp	.+4      	; 0x241e <nrk_gpio_set+0x34>
    241a:	66 0f       	add	r22, r22
    241c:	77 1f       	adc	r23, r23
    241e:	8a 95       	dec	r24
    2420:	e2 f7       	brpl	.-8      	; 0x241a <nrk_gpio_set+0x30>
    2422:	cb 01       	movw	r24, r22
    2424:	84 2b       	or	r24, r20
    2426:	82 b9       	out	0x02, r24	; 2
    2428:	4d c0       	rjmp	.+154    	; 0x24c4 <nrk_gpio_set+0xda>
                case NRK_PORTB:
                        do { PORTB |= BM((pin & 0xF8) >> 3); } while(0); break; 
    242a:	45 b1       	in	r20, 0x05	; 5
    242c:	21 e0       	ldi	r18, 0x01	; 1
    242e:	30 e0       	ldi	r19, 0x00	; 0
    2430:	b9 01       	movw	r22, r18
    2432:	02 c0       	rjmp	.+4      	; 0x2438 <nrk_gpio_set+0x4e>
    2434:	66 0f       	add	r22, r22
    2436:	77 1f       	adc	r23, r23
    2438:	8a 95       	dec	r24
    243a:	e2 f7       	brpl	.-8      	; 0x2434 <nrk_gpio_set+0x4a>
    243c:	cb 01       	movw	r24, r22
    243e:	84 2b       	or	r24, r20
    2440:	85 b9       	out	0x05, r24	; 5
    2442:	40 c0       	rjmp	.+128    	; 0x24c4 <nrk_gpio_set+0xda>
                case NRK_PORTC:
                        do { PORTC |= BM((pin & 0xF8) >> 3); } while(0); break; 
    2444:	48 b1       	in	r20, 0x08	; 8
    2446:	21 e0       	ldi	r18, 0x01	; 1
    2448:	30 e0       	ldi	r19, 0x00	; 0
    244a:	b9 01       	movw	r22, r18
    244c:	02 c0       	rjmp	.+4      	; 0x2452 <nrk_gpio_set+0x68>
    244e:	66 0f       	add	r22, r22
    2450:	77 1f       	adc	r23, r23
    2452:	8a 95       	dec	r24
    2454:	e2 f7       	brpl	.-8      	; 0x244e <nrk_gpio_set+0x64>
    2456:	cb 01       	movw	r24, r22
    2458:	84 2b       	or	r24, r20
    245a:	88 b9       	out	0x08, r24	; 8
    245c:	33 c0       	rjmp	.+102    	; 0x24c4 <nrk_gpio_set+0xda>
                case NRK_PORTD:
                        do { PORTD |= BM((pin & 0xF8) >> 3); } while(0); break; 
    245e:	4b b1       	in	r20, 0x0b	; 11
    2460:	21 e0       	ldi	r18, 0x01	; 1
    2462:	30 e0       	ldi	r19, 0x00	; 0
    2464:	b9 01       	movw	r22, r18
    2466:	02 c0       	rjmp	.+4      	; 0x246c <nrk_gpio_set+0x82>
    2468:	66 0f       	add	r22, r22
    246a:	77 1f       	adc	r23, r23
    246c:	8a 95       	dec	r24
    246e:	e2 f7       	brpl	.-8      	; 0x2468 <nrk_gpio_set+0x7e>
    2470:	cb 01       	movw	r24, r22
    2472:	84 2b       	or	r24, r20
    2474:	8b b9       	out	0x0b, r24	; 11
    2476:	26 c0       	rjmp	.+76     	; 0x24c4 <nrk_gpio_set+0xda>
                case NRK_PORTE:
                        do { PORTE |= BM((pin & 0xF8) >> 3); } while(0); break; 
    2478:	4e b1       	in	r20, 0x0e	; 14
    247a:	21 e0       	ldi	r18, 0x01	; 1
    247c:	30 e0       	ldi	r19, 0x00	; 0
    247e:	b9 01       	movw	r22, r18
    2480:	02 c0       	rjmp	.+4      	; 0x2486 <nrk_gpio_set+0x9c>
    2482:	66 0f       	add	r22, r22
    2484:	77 1f       	adc	r23, r23
    2486:	8a 95       	dec	r24
    2488:	e2 f7       	brpl	.-8      	; 0x2482 <nrk_gpio_set+0x98>
    248a:	cb 01       	movw	r24, r22
    248c:	84 2b       	or	r24, r20
    248e:	8e b9       	out	0x0e, r24	; 14
    2490:	19 c0       	rjmp	.+50     	; 0x24c4 <nrk_gpio_set+0xda>
                case NRK_PORTF:
                        do { PORTF |= BM((pin & 0xF8) >> 3); } while(0); break; 
    2492:	41 b3       	in	r20, 0x11	; 17
    2494:	21 e0       	ldi	r18, 0x01	; 1
    2496:	30 e0       	ldi	r19, 0x00	; 0
    2498:	b9 01       	movw	r22, r18
    249a:	02 c0       	rjmp	.+4      	; 0x24a0 <nrk_gpio_set+0xb6>
    249c:	66 0f       	add	r22, r22
    249e:	77 1f       	adc	r23, r23
    24a0:	8a 95       	dec	r24
    24a2:	e2 f7       	brpl	.-8      	; 0x249c <nrk_gpio_set+0xb2>
    24a4:	cb 01       	movw	r24, r22
    24a6:	84 2b       	or	r24, r20
    24a8:	81 bb       	out	0x11, r24	; 17
    24aa:	0c c0       	rjmp	.+24     	; 0x24c4 <nrk_gpio_set+0xda>
                case NRK_PORTG:
                        do { PORTG |= BM((pin & 0xF8) >> 3); } while(0); break; 
    24ac:	44 b3       	in	r20, 0x14	; 20
    24ae:	21 e0       	ldi	r18, 0x01	; 1
    24b0:	30 e0       	ldi	r19, 0x00	; 0
    24b2:	b9 01       	movw	r22, r18
    24b4:	02 c0       	rjmp	.+4      	; 0x24ba <nrk_gpio_set+0xd0>
    24b6:	66 0f       	add	r22, r22
    24b8:	77 1f       	adc	r23, r23
    24ba:	8a 95       	dec	r24
    24bc:	e2 f7       	brpl	.-8      	; 0x24b6 <nrk_gpio_set+0xcc>
    24be:	cb 01       	movw	r24, r22
    24c0:	84 2b       	or	r24, r20
    24c2:	84 bb       	out	0x14, r24	; 20
                default: return -1;
        }
        return 1;
    24c4:	81 e0       	ldi	r24, 0x01	; 1
                case NRK_PORTE:
                        do { PORTE |= BM((pin & 0xF8) >> 3); } while(0); break; 
                case NRK_PORTF:
                        do { PORTF |= BM((pin & 0xF8) >> 3); } while(0); break; 
                case NRK_PORTG:
                        do { PORTG |= BM((pin & 0xF8) >> 3); } while(0); break; 
    24c6:	08 95       	ret
                default: return -1;
    24c8:	8f ef       	ldi	r24, 0xFF	; 255
        }
        return 1;
}
    24ca:	08 95       	ret

000024cc <nrk_gpio_clr>:

int8_t nrk_gpio_clr(uint8_t pin)
{
        if (pin == NRK_INVALID_PIN_VAL) return -1;
    24cc:	8f 3f       	cpi	r24, 0xFF	; 255
    24ce:	09 f4       	brne	.+2      	; 0x24d2 <nrk_gpio_clr+0x6>
    24d0:	73 c0       	rjmp	.+230    	; 0x25b8 <nrk_gpio_clr+0xec>
        switch (pin & 0x07) {
    24d2:	e8 2f       	mov	r30, r24
    24d4:	e7 70       	andi	r30, 0x07	; 7
    24d6:	4e 2f       	mov	r20, r30
    24d8:	50 e0       	ldi	r21, 0x00	; 0
    24da:	47 30       	cpi	r20, 0x07	; 7
    24dc:	51 05       	cpc	r21, r1
    24de:	08 f0       	brcs	.+2      	; 0x24e2 <nrk_gpio_clr+0x16>
    24e0:	6b c0       	rjmp	.+214    	; 0x25b8 <nrk_gpio_clr+0xec>
    24e2:	fa 01       	movw	r30, r20
    24e4:	e9 56       	subi	r30, 0x69	; 105
    24e6:	ff 4f       	sbci	r31, 0xFF	; 255
    24e8:	86 95       	lsr	r24
    24ea:	86 95       	lsr	r24
    24ec:	86 95       	lsr	r24
    24ee:	0c 94 60 32 	jmp	0x64c0	; 0x64c0 <__tablejump2__>
                case NRK_PORTA:
                        do { PORTA &= ~BM((pin & 0xF8) >> 3); } while(0); break;
    24f2:	42 b1       	in	r20, 0x02	; 2
    24f4:	21 e0       	ldi	r18, 0x01	; 1
    24f6:	30 e0       	ldi	r19, 0x00	; 0
    24f8:	b9 01       	movw	r22, r18
    24fa:	02 c0       	rjmp	.+4      	; 0x2500 <nrk_gpio_clr+0x34>
    24fc:	66 0f       	add	r22, r22
    24fe:	77 1f       	adc	r23, r23
    2500:	8a 95       	dec	r24
    2502:	e2 f7       	brpl	.-8      	; 0x24fc <nrk_gpio_clr+0x30>
    2504:	cb 01       	movw	r24, r22
    2506:	80 95       	com	r24
    2508:	84 23       	and	r24, r20
    250a:	82 b9       	out	0x02, r24	; 2
    250c:	53 c0       	rjmp	.+166    	; 0x25b4 <nrk_gpio_clr+0xe8>
                case NRK_PORTB:
                        do { PORTB &= ~BM((pin & 0xF8) >> 3); } while(0); break;
    250e:	45 b1       	in	r20, 0x05	; 5
    2510:	21 e0       	ldi	r18, 0x01	; 1
    2512:	30 e0       	ldi	r19, 0x00	; 0
    2514:	b9 01       	movw	r22, r18
    2516:	02 c0       	rjmp	.+4      	; 0x251c <nrk_gpio_clr+0x50>
    2518:	66 0f       	add	r22, r22
    251a:	77 1f       	adc	r23, r23
    251c:	8a 95       	dec	r24
    251e:	e2 f7       	brpl	.-8      	; 0x2518 <nrk_gpio_clr+0x4c>
    2520:	cb 01       	movw	r24, r22
    2522:	80 95       	com	r24
    2524:	84 23       	and	r24, r20
    2526:	85 b9       	out	0x05, r24	; 5
    2528:	45 c0       	rjmp	.+138    	; 0x25b4 <nrk_gpio_clr+0xe8>
                case NRK_PORTC:
                        do { PORTC &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
    252a:	48 b1       	in	r20, 0x08	; 8
    252c:	21 e0       	ldi	r18, 0x01	; 1
    252e:	30 e0       	ldi	r19, 0x00	; 0
    2530:	b9 01       	movw	r22, r18
    2532:	02 c0       	rjmp	.+4      	; 0x2538 <nrk_gpio_clr+0x6c>
    2534:	66 0f       	add	r22, r22
    2536:	77 1f       	adc	r23, r23
    2538:	8a 95       	dec	r24
    253a:	e2 f7       	brpl	.-8      	; 0x2534 <nrk_gpio_clr+0x68>
    253c:	cb 01       	movw	r24, r22
    253e:	80 95       	com	r24
    2540:	84 23       	and	r24, r20
    2542:	88 b9       	out	0x08, r24	; 8
    2544:	37 c0       	rjmp	.+110    	; 0x25b4 <nrk_gpio_clr+0xe8>
                case NRK_PORTD:
                        do { PORTD &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
    2546:	4b b1       	in	r20, 0x0b	; 11
    2548:	21 e0       	ldi	r18, 0x01	; 1
    254a:	30 e0       	ldi	r19, 0x00	; 0
    254c:	b9 01       	movw	r22, r18
    254e:	02 c0       	rjmp	.+4      	; 0x2554 <nrk_gpio_clr+0x88>
    2550:	66 0f       	add	r22, r22
    2552:	77 1f       	adc	r23, r23
    2554:	8a 95       	dec	r24
    2556:	e2 f7       	brpl	.-8      	; 0x2550 <nrk_gpio_clr+0x84>
    2558:	cb 01       	movw	r24, r22
    255a:	80 95       	com	r24
    255c:	84 23       	and	r24, r20
    255e:	8b b9       	out	0x0b, r24	; 11
    2560:	29 c0       	rjmp	.+82     	; 0x25b4 <nrk_gpio_clr+0xe8>
                case NRK_PORTE:
                        do { PORTE &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
    2562:	4e b1       	in	r20, 0x0e	; 14
    2564:	21 e0       	ldi	r18, 0x01	; 1
    2566:	30 e0       	ldi	r19, 0x00	; 0
    2568:	b9 01       	movw	r22, r18
    256a:	02 c0       	rjmp	.+4      	; 0x2570 <nrk_gpio_clr+0xa4>
    256c:	66 0f       	add	r22, r22
    256e:	77 1f       	adc	r23, r23
    2570:	8a 95       	dec	r24
    2572:	e2 f7       	brpl	.-8      	; 0x256c <nrk_gpio_clr+0xa0>
    2574:	cb 01       	movw	r24, r22
    2576:	80 95       	com	r24
    2578:	84 23       	and	r24, r20
    257a:	8e b9       	out	0x0e, r24	; 14
    257c:	1b c0       	rjmp	.+54     	; 0x25b4 <nrk_gpio_clr+0xe8>
                case NRK_PORTF:
                        do { PORTF &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
    257e:	41 b3       	in	r20, 0x11	; 17
    2580:	21 e0       	ldi	r18, 0x01	; 1
    2582:	30 e0       	ldi	r19, 0x00	; 0
    2584:	b9 01       	movw	r22, r18
    2586:	02 c0       	rjmp	.+4      	; 0x258c <nrk_gpio_clr+0xc0>
    2588:	66 0f       	add	r22, r22
    258a:	77 1f       	adc	r23, r23
    258c:	8a 95       	dec	r24
    258e:	e2 f7       	brpl	.-8      	; 0x2588 <nrk_gpio_clr+0xbc>
    2590:	cb 01       	movw	r24, r22
    2592:	80 95       	com	r24
    2594:	84 23       	and	r24, r20
    2596:	81 bb       	out	0x11, r24	; 17
    2598:	0d c0       	rjmp	.+26     	; 0x25b4 <nrk_gpio_clr+0xe8>
                case NRK_PORTG:
                        do { PORTG &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
    259a:	44 b3       	in	r20, 0x14	; 20
    259c:	21 e0       	ldi	r18, 0x01	; 1
    259e:	30 e0       	ldi	r19, 0x00	; 0
    25a0:	b9 01       	movw	r22, r18
    25a2:	02 c0       	rjmp	.+4      	; 0x25a8 <nrk_gpio_clr+0xdc>
    25a4:	66 0f       	add	r22, r22
    25a6:	77 1f       	adc	r23, r23
    25a8:	8a 95       	dec	r24
    25aa:	e2 f7       	brpl	.-8      	; 0x25a4 <nrk_gpio_clr+0xd8>
    25ac:	cb 01       	movw	r24, r22
    25ae:	80 95       	com	r24
    25b0:	84 23       	and	r24, r20
    25b2:	84 bb       	out	0x14, r24	; 20
                default: return -1;
        }
        return 1;
    25b4:	81 e0       	ldi	r24, 0x01	; 1
                case NRK_PORTE:
                        do { PORTE &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
                case NRK_PORTF:
                        do { PORTF &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
                case NRK_PORTG:
                        do { PORTG &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
    25b6:	08 95       	ret
                default: return -1;
    25b8:	8f ef       	ldi	r24, 0xFF	; 255
        }
        return 1;
}
    25ba:	08 95       	ret

000025bc <nrk_gpio_get>:

int8_t nrk_gpio_get(uint8_t pin)
{
    if (pin == NRK_INVALID_PIN_VAL) return -1;
    25bc:	8f 3f       	cpi	r24, 0xFF	; 255
    25be:	31 f1       	breq	.+76     	; 0x260c <nrk_gpio_get+0x50>
        switch (pin & 0x07) {
    25c0:	e8 2f       	mov	r30, r24
    25c2:	e7 70       	andi	r30, 0x07	; 7
    25c4:	4e 2f       	mov	r20, r30
    25c6:	50 e0       	ldi	r21, 0x00	; 0
    25c8:	47 30       	cpi	r20, 0x07	; 7
    25ca:	51 05       	cpc	r21, r1
    25cc:	f8 f4       	brcc	.+62     	; 0x260c <nrk_gpio_get+0x50>
    25ce:	fa 01       	movw	r30, r20
    25d0:	e2 56       	subi	r30, 0x62	; 98
    25d2:	ff 4f       	sbci	r31, 0xFF	; 255
    25d4:	28 2f       	mov	r18, r24
    25d6:	26 95       	lsr	r18
    25d8:	26 95       	lsr	r18
    25da:	26 95       	lsr	r18
    25dc:	0c 94 60 32 	jmp	0x64c0	; 0x64c0 <__tablejump2__>
                case NRK_PORTA:
                        return !!(PINA & BM((pin & 0xF8) >> 3));
    25e0:	90 b1       	in	r25, 0x00	; 0
    25e2:	0b c0       	rjmp	.+22     	; 0x25fa <nrk_gpio_get+0x3e>
                case NRK_PORTB:
                        return !!(PINB & BM((pin & 0xF8) >> 3));
    25e4:	93 b1       	in	r25, 0x03	; 3
    25e6:	09 c0       	rjmp	.+18     	; 0x25fa <nrk_gpio_get+0x3e>
                case NRK_PORTC:
                        return !!(PINC & BM((pin & 0xF8) >> 3));
    25e8:	96 b1       	in	r25, 0x06	; 6
    25ea:	07 c0       	rjmp	.+14     	; 0x25fa <nrk_gpio_get+0x3e>
                case NRK_PORTD:
                        return !!(PIND & BM((pin & 0xF8) >> 3));
    25ec:	99 b1       	in	r25, 0x09	; 9
    25ee:	05 c0       	rjmp	.+10     	; 0x25fa <nrk_gpio_get+0x3e>
                case NRK_PORTE:
                        return !!(PINE & BM((pin & 0xF8) >> 3));
    25f0:	9c b1       	in	r25, 0x0c	; 12
    25f2:	03 c0       	rjmp	.+6      	; 0x25fa <nrk_gpio_get+0x3e>
                case NRK_PORTF:
                        return !!(PINF & BM((pin & 0xF8) >> 3));
    25f4:	9f b1       	in	r25, 0x0f	; 15
    25f6:	01 c0       	rjmp	.+2      	; 0x25fa <nrk_gpio_get+0x3e>
                case NRK_PORTG:
                        return !!(PING & BM((pin & 0xF8) >> 3));
    25f8:	92 b3       	in	r25, 0x12	; 18
    25fa:	89 2f       	mov	r24, r25
    25fc:	90 e0       	ldi	r25, 0x00	; 0
    25fe:	02 c0       	rjmp	.+4      	; 0x2604 <nrk_gpio_get+0x48>
    2600:	95 95       	asr	r25
    2602:	87 95       	ror	r24
    2604:	2a 95       	dec	r18
    2606:	e2 f7       	brpl	.-8      	; 0x2600 <nrk_gpio_get+0x44>
    2608:	81 70       	andi	r24, 0x01	; 1
    260a:	08 95       	ret
                default: return -1;
    260c:	8f ef       	ldi	r24, 0xFF	; 255
        }
        return 1;
}
    260e:	08 95       	ret

00002610 <nrk_gpio_toggle>:

int8_t nrk_gpio_toggle(uint8_t pin)
{
    if (pin == NRK_INVALID_PIN_VAL) return -1;
    2610:	8f 3f       	cpi	r24, 0xFF	; 255
    2612:	09 f4       	brne	.+2      	; 0x2616 <nrk_gpio_toggle+0x6>
    2614:	06 c1       	rjmp	.+524    	; 0x2822 <nrk_gpio_toggle+0x212>
        switch (pin & 0x07) {
    2616:	e8 2f       	mov	r30, r24
    2618:	e7 70       	andi	r30, 0x07	; 7
    261a:	4e 2f       	mov	r20, r30
    261c:	50 e0       	ldi	r21, 0x00	; 0
    261e:	47 30       	cpi	r20, 0x07	; 7
    2620:	51 05       	cpc	r21, r1
    2622:	08 f0       	brcs	.+2      	; 0x2626 <nrk_gpio_toggle+0x16>
    2624:	fe c0       	rjmp	.+508    	; 0x2822 <nrk_gpio_toggle+0x212>
    2626:	fa 01       	movw	r30, r20
    2628:	eb 55       	subi	r30, 0x5B	; 91
    262a:	ff 4f       	sbci	r31, 0xFF	; 255
    262c:	86 95       	lsr	r24
    262e:	86 95       	lsr	r24
    2630:	86 95       	lsr	r24
    2632:	0c 94 60 32 	jmp	0x64c0	; 0x64c0 <__tablejump2__>
                case NRK_PORTA:
                        if ((PINA & BM((pin & 0xF8) >> 3)) == 0) {
    2636:	20 b1       	in	r18, 0x00	; 0
    2638:	30 e0       	ldi	r19, 0x00	; 0
    263a:	08 2e       	mov	r0, r24
    263c:	02 c0       	rjmp	.+4      	; 0x2642 <nrk_gpio_toggle+0x32>
    263e:	35 95       	asr	r19
    2640:	27 95       	ror	r18
    2642:	0a 94       	dec	r0
    2644:	e2 f7       	brpl	.-8      	; 0x263e <nrk_gpio_toggle+0x2e>
                                do { PORTA |= BM((pin & 0xF8) >> 3); } while(0);
    2646:	42 b1       	in	r20, 0x02	; 2
int8_t nrk_gpio_toggle(uint8_t pin)
{
    if (pin == NRK_INVALID_PIN_VAL) return -1;
        switch (pin & 0x07) {
                case NRK_PORTA:
                        if ((PINA & BM((pin & 0xF8) >> 3)) == 0) {
    2648:	20 fd       	sbrc	r18, 0
    264a:	0b c0       	rjmp	.+22     	; 0x2662 <nrk_gpio_toggle+0x52>
                                do { PORTA |= BM((pin & 0xF8) >> 3); } while(0);
    264c:	21 e0       	ldi	r18, 0x01	; 1
    264e:	30 e0       	ldi	r19, 0x00	; 0
    2650:	b9 01       	movw	r22, r18
    2652:	02 c0       	rjmp	.+4      	; 0x2658 <nrk_gpio_toggle+0x48>
    2654:	66 0f       	add	r22, r22
    2656:	77 1f       	adc	r23, r23
    2658:	8a 95       	dec	r24
    265a:	e2 f7       	brpl	.-8      	; 0x2654 <nrk_gpio_toggle+0x44>
    265c:	cb 01       	movw	r24, r22
    265e:	84 2b       	or	r24, r20
    2660:	0b c0       	rjmp	.+22     	; 0x2678 <nrk_gpio_toggle+0x68>
                        } else {
                                do { PORTA &= ~BM((pin & 0xF8) >> 3); } while(0);
    2662:	21 e0       	ldi	r18, 0x01	; 1
    2664:	30 e0       	ldi	r19, 0x00	; 0
    2666:	b9 01       	movw	r22, r18
    2668:	02 c0       	rjmp	.+4      	; 0x266e <nrk_gpio_toggle+0x5e>
    266a:	66 0f       	add	r22, r22
    266c:	77 1f       	adc	r23, r23
    266e:	8a 95       	dec	r24
    2670:	e2 f7       	brpl	.-8      	; 0x266a <nrk_gpio_toggle+0x5a>
    2672:	cb 01       	movw	r24, r22
    2674:	80 95       	com	r24
    2676:	84 23       	and	r24, r20
    2678:	82 b9       	out	0x02, r24	; 2
    267a:	16 c0       	rjmp	.+44     	; 0x26a8 <nrk_gpio_toggle+0x98>
                        }
                        break;
                case NRK_PORTB:
                        if ((PINB & BM((pin & 0xF8) >> 3)) == 0) {
    267c:	23 b1       	in	r18, 0x03	; 3
    267e:	30 e0       	ldi	r19, 0x00	; 0
    2680:	08 2e       	mov	r0, r24
    2682:	02 c0       	rjmp	.+4      	; 0x2688 <nrk_gpio_toggle+0x78>
    2684:	35 95       	asr	r19
    2686:	27 95       	ror	r18
    2688:	0a 94       	dec	r0
    268a:	e2 f7       	brpl	.-8      	; 0x2684 <nrk_gpio_toggle+0x74>
                                do { PORTB |= BM((pin & 0xF8) >> 3); } while(0);
    268c:	45 b1       	in	r20, 0x05	; 5
                        } else {
                                do { PORTA &= ~BM((pin & 0xF8) >> 3); } while(0);
                        }
                        break;
                case NRK_PORTB:
                        if ((PINB & BM((pin & 0xF8) >> 3)) == 0) {
    268e:	20 fd       	sbrc	r18, 0
    2690:	0d c0       	rjmp	.+26     	; 0x26ac <nrk_gpio_toggle+0x9c>
                                do { PORTB |= BM((pin & 0xF8) >> 3); } while(0);
    2692:	21 e0       	ldi	r18, 0x01	; 1
    2694:	30 e0       	ldi	r19, 0x00	; 0
    2696:	b9 01       	movw	r22, r18
    2698:	02 c0       	rjmp	.+4      	; 0x269e <nrk_gpio_toggle+0x8e>
    269a:	66 0f       	add	r22, r22
    269c:	77 1f       	adc	r23, r23
    269e:	8a 95       	dec	r24
    26a0:	e2 f7       	brpl	.-8      	; 0x269a <nrk_gpio_toggle+0x8a>
    26a2:	cb 01       	movw	r24, r22
    26a4:	84 2b       	or	r24, r20
    26a6:	85 b9       	out	0x05, r24	; 5
                                do { PORTG &= ~BM((pin & 0xF8) >> 3); } while(0);
                        }
                        break;
                 default: return -1;
        }
        return 1;
    26a8:	81 e0       	ldi	r24, 0x01	; 1
    26aa:	08 95       	ret
                        break;
                case NRK_PORTB:
                        if ((PINB & BM((pin & 0xF8) >> 3)) == 0) {
                                do { PORTB |= BM((pin & 0xF8) >> 3); } while(0);
                        } else {
                                do { PORTB &= ~BM((pin & 0xF8) >> 3); } while(0);
    26ac:	21 e0       	ldi	r18, 0x01	; 1
    26ae:	30 e0       	ldi	r19, 0x00	; 0
    26b0:	b9 01       	movw	r22, r18
    26b2:	02 c0       	rjmp	.+4      	; 0x26b8 <nrk_gpio_toggle+0xa8>
    26b4:	66 0f       	add	r22, r22
    26b6:	77 1f       	adc	r23, r23
    26b8:	8a 95       	dec	r24
    26ba:	e2 f7       	brpl	.-8      	; 0x26b4 <nrk_gpio_toggle+0xa4>
    26bc:	cb 01       	movw	r24, r22
    26be:	80 95       	com	r24
    26c0:	84 23       	and	r24, r20
    26c2:	f1 cf       	rjmp	.-30     	; 0x26a6 <nrk_gpio_toggle+0x96>
                        }
                        break;
                case NRK_PORTC:
                        if ((PINC & BM((pin & 0xF8) >> 3)) == 0) {
    26c4:	26 b1       	in	r18, 0x06	; 6
    26c6:	30 e0       	ldi	r19, 0x00	; 0
    26c8:	08 2e       	mov	r0, r24
    26ca:	02 c0       	rjmp	.+4      	; 0x26d0 <nrk_gpio_toggle+0xc0>
    26cc:	35 95       	asr	r19
    26ce:	27 95       	ror	r18
    26d0:	0a 94       	dec	r0
    26d2:	e2 f7       	brpl	.-8      	; 0x26cc <nrk_gpio_toggle+0xbc>
                                do { PORTC |= BM((pin & 0xF8) >> 3); } while(0);
    26d4:	48 b1       	in	r20, 0x08	; 8
                        } else {
                                do { PORTB &= ~BM((pin & 0xF8) >> 3); } while(0);
                        }
                        break;
                case NRK_PORTC:
                        if ((PINC & BM((pin & 0xF8) >> 3)) == 0) {
    26d6:	20 fd       	sbrc	r18, 0
    26d8:	0b c0       	rjmp	.+22     	; 0x26f0 <nrk_gpio_toggle+0xe0>
                                do { PORTC |= BM((pin & 0xF8) >> 3); } while(0);
    26da:	21 e0       	ldi	r18, 0x01	; 1
    26dc:	30 e0       	ldi	r19, 0x00	; 0
    26de:	b9 01       	movw	r22, r18
    26e0:	02 c0       	rjmp	.+4      	; 0x26e6 <nrk_gpio_toggle+0xd6>
    26e2:	66 0f       	add	r22, r22
    26e4:	77 1f       	adc	r23, r23
    26e6:	8a 95       	dec	r24
    26e8:	e2 f7       	brpl	.-8      	; 0x26e2 <nrk_gpio_toggle+0xd2>
    26ea:	cb 01       	movw	r24, r22
    26ec:	84 2b       	or	r24, r20
    26ee:	0b c0       	rjmp	.+22     	; 0x2706 <nrk_gpio_toggle+0xf6>
                        } else {
                                do { PORTC &= ~BM((pin & 0xF8) >> 3); } while(0);
    26f0:	21 e0       	ldi	r18, 0x01	; 1
    26f2:	30 e0       	ldi	r19, 0x00	; 0
    26f4:	b9 01       	movw	r22, r18
    26f6:	02 c0       	rjmp	.+4      	; 0x26fc <nrk_gpio_toggle+0xec>
    26f8:	66 0f       	add	r22, r22
    26fa:	77 1f       	adc	r23, r23
    26fc:	8a 95       	dec	r24
    26fe:	e2 f7       	brpl	.-8      	; 0x26f8 <nrk_gpio_toggle+0xe8>
    2700:	cb 01       	movw	r24, r22
    2702:	80 95       	com	r24
    2704:	84 23       	and	r24, r20
    2706:	88 b9       	out	0x08, r24	; 8
    2708:	cf cf       	rjmp	.-98     	; 0x26a8 <nrk_gpio_toggle+0x98>
                        }
                        break;
                case NRK_PORTD:
                        if ((PIND & BM((pin & 0xF8) >> 3)) == 0) {
    270a:	29 b1       	in	r18, 0x09	; 9
    270c:	30 e0       	ldi	r19, 0x00	; 0
    270e:	08 2e       	mov	r0, r24
    2710:	02 c0       	rjmp	.+4      	; 0x2716 <nrk_gpio_toggle+0x106>
    2712:	35 95       	asr	r19
    2714:	27 95       	ror	r18
    2716:	0a 94       	dec	r0
    2718:	e2 f7       	brpl	.-8      	; 0x2712 <nrk_gpio_toggle+0x102>
                                do { PORTD |= BM((pin & 0xF8) >> 3); } while(0);
    271a:	4b b1       	in	r20, 0x0b	; 11
                        } else {
                                do { PORTC &= ~BM((pin & 0xF8) >> 3); } while(0);
                        }
                        break;
                case NRK_PORTD:
                        if ((PIND & BM((pin & 0xF8) >> 3)) == 0) {
    271c:	20 fd       	sbrc	r18, 0
    271e:	0b c0       	rjmp	.+22     	; 0x2736 <nrk_gpio_toggle+0x126>
                                do { PORTD |= BM((pin & 0xF8) >> 3); } while(0);
    2720:	21 e0       	ldi	r18, 0x01	; 1
    2722:	30 e0       	ldi	r19, 0x00	; 0
    2724:	b9 01       	movw	r22, r18
    2726:	02 c0       	rjmp	.+4      	; 0x272c <nrk_gpio_toggle+0x11c>
    2728:	66 0f       	add	r22, r22
    272a:	77 1f       	adc	r23, r23
    272c:	8a 95       	dec	r24
    272e:	e2 f7       	brpl	.-8      	; 0x2728 <nrk_gpio_toggle+0x118>
    2730:	cb 01       	movw	r24, r22
    2732:	84 2b       	or	r24, r20
    2734:	0b c0       	rjmp	.+22     	; 0x274c <nrk_gpio_toggle+0x13c>
                        } else {
                                do { PORTD &= ~BM((pin & 0xF8) >> 3); } while(0);
    2736:	21 e0       	ldi	r18, 0x01	; 1
    2738:	30 e0       	ldi	r19, 0x00	; 0
    273a:	b9 01       	movw	r22, r18
    273c:	02 c0       	rjmp	.+4      	; 0x2742 <nrk_gpio_toggle+0x132>
    273e:	66 0f       	add	r22, r22
    2740:	77 1f       	adc	r23, r23
    2742:	8a 95       	dec	r24
    2744:	e2 f7       	brpl	.-8      	; 0x273e <nrk_gpio_toggle+0x12e>
    2746:	cb 01       	movw	r24, r22
    2748:	80 95       	com	r24
    274a:	84 23       	and	r24, r20
    274c:	8b b9       	out	0x0b, r24	; 11
    274e:	ac cf       	rjmp	.-168    	; 0x26a8 <nrk_gpio_toggle+0x98>
                        }
                        break;
                case NRK_PORTE:
                        if ((PINE & BM((pin & 0xF8) >> 3)) == 0) {
    2750:	2c b1       	in	r18, 0x0c	; 12
    2752:	30 e0       	ldi	r19, 0x00	; 0
    2754:	08 2e       	mov	r0, r24
    2756:	02 c0       	rjmp	.+4      	; 0x275c <nrk_gpio_toggle+0x14c>
    2758:	35 95       	asr	r19
    275a:	27 95       	ror	r18
    275c:	0a 94       	dec	r0
    275e:	e2 f7       	brpl	.-8      	; 0x2758 <nrk_gpio_toggle+0x148>
                                do { PORTE |= BM((pin & 0xF8) >> 3); } while(0);
    2760:	4e b1       	in	r20, 0x0e	; 14
                        } else {
                                do { PORTD &= ~BM((pin & 0xF8) >> 3); } while(0);
                        }
                        break;
                case NRK_PORTE:
                        if ((PINE & BM((pin & 0xF8) >> 3)) == 0) {
    2762:	20 fd       	sbrc	r18, 0
    2764:	0b c0       	rjmp	.+22     	; 0x277c <nrk_gpio_toggle+0x16c>
                                do { PORTE |= BM((pin & 0xF8) >> 3); } while(0);
    2766:	21 e0       	ldi	r18, 0x01	; 1
    2768:	30 e0       	ldi	r19, 0x00	; 0
    276a:	b9 01       	movw	r22, r18
    276c:	02 c0       	rjmp	.+4      	; 0x2772 <nrk_gpio_toggle+0x162>
    276e:	66 0f       	add	r22, r22
    2770:	77 1f       	adc	r23, r23
    2772:	8a 95       	dec	r24
    2774:	e2 f7       	brpl	.-8      	; 0x276e <nrk_gpio_toggle+0x15e>
    2776:	cb 01       	movw	r24, r22
    2778:	84 2b       	or	r24, r20
    277a:	0b c0       	rjmp	.+22     	; 0x2792 <nrk_gpio_toggle+0x182>
                        } else {
                                do { PORTE &= ~BM((pin & 0xF8) >> 3); } while(0);
    277c:	21 e0       	ldi	r18, 0x01	; 1
    277e:	30 e0       	ldi	r19, 0x00	; 0
    2780:	b9 01       	movw	r22, r18
    2782:	02 c0       	rjmp	.+4      	; 0x2788 <nrk_gpio_toggle+0x178>
    2784:	66 0f       	add	r22, r22
    2786:	77 1f       	adc	r23, r23
    2788:	8a 95       	dec	r24
    278a:	e2 f7       	brpl	.-8      	; 0x2784 <nrk_gpio_toggle+0x174>
    278c:	cb 01       	movw	r24, r22
    278e:	80 95       	com	r24
    2790:	84 23       	and	r24, r20
    2792:	8e b9       	out	0x0e, r24	; 14
    2794:	89 cf       	rjmp	.-238    	; 0x26a8 <nrk_gpio_toggle+0x98>
                        }
                        break;
                case NRK_PORTF:
                        if ((PINF & BM((pin & 0xF8) >> 3)) == 0) {
    2796:	2f b1       	in	r18, 0x0f	; 15
    2798:	30 e0       	ldi	r19, 0x00	; 0
    279a:	08 2e       	mov	r0, r24
    279c:	02 c0       	rjmp	.+4      	; 0x27a2 <nrk_gpio_toggle+0x192>
    279e:	35 95       	asr	r19
    27a0:	27 95       	ror	r18
    27a2:	0a 94       	dec	r0
    27a4:	e2 f7       	brpl	.-8      	; 0x279e <nrk_gpio_toggle+0x18e>
                                do { PORTF |= BM((pin & 0xF8) >> 3); } while(0);
    27a6:	41 b3       	in	r20, 0x11	; 17
                        } else {
                                do { PORTE &= ~BM((pin & 0xF8) >> 3); } while(0);
                        }
                        break;
                case NRK_PORTF:
                        if ((PINF & BM((pin & 0xF8) >> 3)) == 0) {
    27a8:	20 fd       	sbrc	r18, 0
    27aa:	0b c0       	rjmp	.+22     	; 0x27c2 <nrk_gpio_toggle+0x1b2>
                                do { PORTF |= BM((pin & 0xF8) >> 3); } while(0);
    27ac:	21 e0       	ldi	r18, 0x01	; 1
    27ae:	30 e0       	ldi	r19, 0x00	; 0
    27b0:	b9 01       	movw	r22, r18
    27b2:	02 c0       	rjmp	.+4      	; 0x27b8 <nrk_gpio_toggle+0x1a8>
    27b4:	66 0f       	add	r22, r22
    27b6:	77 1f       	adc	r23, r23
    27b8:	8a 95       	dec	r24
    27ba:	e2 f7       	brpl	.-8      	; 0x27b4 <nrk_gpio_toggle+0x1a4>
    27bc:	cb 01       	movw	r24, r22
    27be:	84 2b       	or	r24, r20
    27c0:	0b c0       	rjmp	.+22     	; 0x27d8 <nrk_gpio_toggle+0x1c8>
                        } else {
                                do { PORTF &= ~BM((pin & 0xF8) >> 3); } while(0);
    27c2:	21 e0       	ldi	r18, 0x01	; 1
    27c4:	30 e0       	ldi	r19, 0x00	; 0
    27c6:	b9 01       	movw	r22, r18
    27c8:	02 c0       	rjmp	.+4      	; 0x27ce <nrk_gpio_toggle+0x1be>
    27ca:	66 0f       	add	r22, r22
    27cc:	77 1f       	adc	r23, r23
    27ce:	8a 95       	dec	r24
    27d0:	e2 f7       	brpl	.-8      	; 0x27ca <nrk_gpio_toggle+0x1ba>
    27d2:	cb 01       	movw	r24, r22
    27d4:	80 95       	com	r24
    27d6:	84 23       	and	r24, r20
    27d8:	81 bb       	out	0x11, r24	; 17
    27da:	66 cf       	rjmp	.-308    	; 0x26a8 <nrk_gpio_toggle+0x98>
                        }
                        break;
                case NRK_PORTG:
                        if ((PING & BM((pin & 0xF8) >> 3)) == 0) {
    27dc:	22 b3       	in	r18, 0x12	; 18
    27de:	30 e0       	ldi	r19, 0x00	; 0
    27e0:	08 2e       	mov	r0, r24
    27e2:	02 c0       	rjmp	.+4      	; 0x27e8 <nrk_gpio_toggle+0x1d8>
    27e4:	35 95       	asr	r19
    27e6:	27 95       	ror	r18
    27e8:	0a 94       	dec	r0
    27ea:	e2 f7       	brpl	.-8      	; 0x27e4 <nrk_gpio_toggle+0x1d4>
                                do { PORTG |= BM((pin & 0xF8) >> 3); } while(0);
    27ec:	44 b3       	in	r20, 0x14	; 20
                        } else {
                                do { PORTF &= ~BM((pin & 0xF8) >> 3); } while(0);
                        }
                        break;
                case NRK_PORTG:
                        if ((PING & BM((pin & 0xF8) >> 3)) == 0) {
    27ee:	20 fd       	sbrc	r18, 0
    27f0:	0b c0       	rjmp	.+22     	; 0x2808 <nrk_gpio_toggle+0x1f8>
                                do { PORTG |= BM((pin & 0xF8) >> 3); } while(0);
    27f2:	21 e0       	ldi	r18, 0x01	; 1
    27f4:	30 e0       	ldi	r19, 0x00	; 0
    27f6:	b9 01       	movw	r22, r18
    27f8:	02 c0       	rjmp	.+4      	; 0x27fe <nrk_gpio_toggle+0x1ee>
    27fa:	66 0f       	add	r22, r22
    27fc:	77 1f       	adc	r23, r23
    27fe:	8a 95       	dec	r24
    2800:	e2 f7       	brpl	.-8      	; 0x27fa <nrk_gpio_toggle+0x1ea>
    2802:	cb 01       	movw	r24, r22
    2804:	84 2b       	or	r24, r20
    2806:	0b c0       	rjmp	.+22     	; 0x281e <nrk_gpio_toggle+0x20e>
                        } else {
                                do { PORTG &= ~BM((pin & 0xF8) >> 3); } while(0);
    2808:	21 e0       	ldi	r18, 0x01	; 1
    280a:	30 e0       	ldi	r19, 0x00	; 0
    280c:	b9 01       	movw	r22, r18
    280e:	02 c0       	rjmp	.+4      	; 0x2814 <nrk_gpio_toggle+0x204>
    2810:	66 0f       	add	r22, r22
    2812:	77 1f       	adc	r23, r23
    2814:	8a 95       	dec	r24
    2816:	e2 f7       	brpl	.-8      	; 0x2810 <nrk_gpio_toggle+0x200>
    2818:	cb 01       	movw	r24, r22
    281a:	80 95       	com	r24
    281c:	84 23       	and	r24, r20
    281e:	84 bb       	out	0x14, r24	; 20
    2820:	43 cf       	rjmp	.-378    	; 0x26a8 <nrk_gpio_toggle+0x98>
                        }
                        break;
                 default: return -1;
    2822:	8f ef       	ldi	r24, 0xFF	; 255
        }
        return 1;
}
    2824:	08 95       	ret

00002826 <nrk_gpio_direction>:

int8_t nrk_gpio_direction(uint8_t pin, uint8_t pin_direction)
{
        if (pin == NRK_INVALID_PIN_VAL) return -1;
    2826:	8f 3f       	cpi	r24, 0xFF	; 255
    2828:	09 f4       	brne	.+2      	; 0x282c <nrk_gpio_direction+0x6>
    282a:	d5 c0       	rjmp	.+426    	; 0x29d6 <nrk_gpio_direction+0x1b0>
    282c:	e8 2f       	mov	r30, r24
    282e:	e7 70       	andi	r30, 0x07	; 7
        if (pin_direction == NRK_PIN_INPUT) {
                switch (pin & 0x07) {
    2830:	4e 2f       	mov	r20, r30
    2832:	50 e0       	ldi	r21, 0x00	; 0
}

int8_t nrk_gpio_direction(uint8_t pin, uint8_t pin_direction)
{
        if (pin == NRK_INVALID_PIN_VAL) return -1;
        if (pin_direction == NRK_PIN_INPUT) {
    2834:	61 11       	cpse	r22, r1
    2836:	67 c0       	rjmp	.+206    	; 0x2906 <nrk_gpio_direction+0xe0>
                switch (pin & 0x07) {
    2838:	47 30       	cpi	r20, 0x07	; 7
    283a:	51 05       	cpc	r21, r1
    283c:	08 f0       	brcs	.+2      	; 0x2840 <nrk_gpio_direction+0x1a>
    283e:	cb c0       	rjmp	.+406    	; 0x29d6 <nrk_gpio_direction+0x1b0>
    2840:	fa 01       	movw	r30, r20
    2842:	e4 55       	subi	r30, 0x54	; 84
    2844:	ff 4f       	sbci	r31, 0xFF	; 255
    2846:	86 95       	lsr	r24
    2848:	86 95       	lsr	r24
    284a:	86 95       	lsr	r24
    284c:	0c 94 60 32 	jmp	0x64c0	; 0x64c0 <__tablejump2__>
                        case NRK_PORTA:
                                DDRA &= ~BM((pin & 0xF8) >> 3); 
    2850:	41 b1       	in	r20, 0x01	; 1
    2852:	21 e0       	ldi	r18, 0x01	; 1
    2854:	30 e0       	ldi	r19, 0x00	; 0
    2856:	b9 01       	movw	r22, r18
    2858:	02 c0       	rjmp	.+4      	; 0x285e <nrk_gpio_direction+0x38>
    285a:	66 0f       	add	r22, r22
    285c:	77 1f       	adc	r23, r23
    285e:	8a 95       	dec	r24
    2860:	e2 f7       	brpl	.-8      	; 0x285a <nrk_gpio_direction+0x34>
    2862:	cb 01       	movw	r24, r22
    2864:	80 95       	com	r24
    2866:	84 23       	and	r24, r20
    2868:	65 c0       	rjmp	.+202    	; 0x2934 <nrk_gpio_direction+0x10e>
                                //PORTA |= BM((pin & 0xF8) >> 3); 
                                break;
                        case NRK_PORTB:
                                DDRB &= ~BM((pin & 0xF8) >> 3); 
    286a:	44 b1       	in	r20, 0x04	; 4
    286c:	21 e0       	ldi	r18, 0x01	; 1
    286e:	30 e0       	ldi	r19, 0x00	; 0
    2870:	b9 01       	movw	r22, r18
    2872:	02 c0       	rjmp	.+4      	; 0x2878 <nrk_gpio_direction+0x52>
    2874:	66 0f       	add	r22, r22
    2876:	77 1f       	adc	r23, r23
    2878:	8a 95       	dec	r24
    287a:	e2 f7       	brpl	.-8      	; 0x2874 <nrk_gpio_direction+0x4e>
    287c:	cb 01       	movw	r24, r22
    287e:	80 95       	com	r24
    2880:	84 23       	and	r24, r20
    2882:	65 c0       	rjmp	.+202    	; 0x294e <nrk_gpio_direction+0x128>
                                //PORTB |= BM((pin & 0xF8) >> 3); 
                                break;
                        case NRK_PORTC:
                                DDRC &= ~BM((pin & 0xF8) >> 3); 
    2884:	47 b1       	in	r20, 0x07	; 7
    2886:	21 e0       	ldi	r18, 0x01	; 1
    2888:	30 e0       	ldi	r19, 0x00	; 0
    288a:	b9 01       	movw	r22, r18
    288c:	02 c0       	rjmp	.+4      	; 0x2892 <nrk_gpio_direction+0x6c>
    288e:	66 0f       	add	r22, r22
    2890:	77 1f       	adc	r23, r23
    2892:	8a 95       	dec	r24
    2894:	e2 f7       	brpl	.-8      	; 0x288e <nrk_gpio_direction+0x68>
    2896:	cb 01       	movw	r24, r22
    2898:	80 95       	com	r24
    289a:	84 23       	and	r24, r20
    289c:	65 c0       	rjmp	.+202    	; 0x2968 <nrk_gpio_direction+0x142>
                                //PORTC |= BM((pin & 0xF8) >> 3); 
                                break;
                        case NRK_PORTD:
                                DDRD &= ~BM((pin & 0xF8) >> 3); 
    289e:	4a b1       	in	r20, 0x0a	; 10
    28a0:	21 e0       	ldi	r18, 0x01	; 1
    28a2:	30 e0       	ldi	r19, 0x00	; 0
    28a4:	b9 01       	movw	r22, r18
    28a6:	02 c0       	rjmp	.+4      	; 0x28ac <nrk_gpio_direction+0x86>
    28a8:	66 0f       	add	r22, r22
    28aa:	77 1f       	adc	r23, r23
    28ac:	8a 95       	dec	r24
    28ae:	e2 f7       	brpl	.-8      	; 0x28a8 <nrk_gpio_direction+0x82>
    28b0:	cb 01       	movw	r24, r22
    28b2:	80 95       	com	r24
    28b4:	84 23       	and	r24, r20
    28b6:	65 c0       	rjmp	.+202    	; 0x2982 <nrk_gpio_direction+0x15c>
                                //PORTD |= BM((pin & 0xF8) >> 3); 
                                break;
                        case NRK_PORTE:
                                DDRE &= ~BM((pin & 0xF8) >> 3); 
    28b8:	4d b1       	in	r20, 0x0d	; 13
    28ba:	21 e0       	ldi	r18, 0x01	; 1
    28bc:	30 e0       	ldi	r19, 0x00	; 0
    28be:	b9 01       	movw	r22, r18
    28c0:	02 c0       	rjmp	.+4      	; 0x28c6 <nrk_gpio_direction+0xa0>
    28c2:	66 0f       	add	r22, r22
    28c4:	77 1f       	adc	r23, r23
    28c6:	8a 95       	dec	r24
    28c8:	e2 f7       	brpl	.-8      	; 0x28c2 <nrk_gpio_direction+0x9c>
    28ca:	cb 01       	movw	r24, r22
    28cc:	80 95       	com	r24
    28ce:	84 23       	and	r24, r20
    28d0:	65 c0       	rjmp	.+202    	; 0x299c <nrk_gpio_direction+0x176>
                                //PORTE |= BM((pin & 0xF8) >> 3); 
                                break;
                        case NRK_PORTF:
                                DDRF &= ~BM((pin & 0xF8) >> 3);
    28d2:	40 b3       	in	r20, 0x10	; 16
    28d4:	21 e0       	ldi	r18, 0x01	; 1
    28d6:	30 e0       	ldi	r19, 0x00	; 0
    28d8:	b9 01       	movw	r22, r18
    28da:	02 c0       	rjmp	.+4      	; 0x28e0 <nrk_gpio_direction+0xba>
    28dc:	66 0f       	add	r22, r22
    28de:	77 1f       	adc	r23, r23
    28e0:	8a 95       	dec	r24
    28e2:	e2 f7       	brpl	.-8      	; 0x28dc <nrk_gpio_direction+0xb6>
    28e4:	cb 01       	movw	r24, r22
    28e6:	80 95       	com	r24
    28e8:	84 23       	and	r24, r20
    28ea:	65 c0       	rjmp	.+202    	; 0x29b6 <nrk_gpio_direction+0x190>
                                //PORTF |= BM((pin & 0xF8) >> 3); 
                                break;
                        case NRK_PORTG:
                                DDRG &= ~BM((pin & 0xF8) >> 3);
    28ec:	43 b3       	in	r20, 0x13	; 19
    28ee:	21 e0       	ldi	r18, 0x01	; 1
    28f0:	30 e0       	ldi	r19, 0x00	; 0
    28f2:	b9 01       	movw	r22, r18
    28f4:	02 c0       	rjmp	.+4      	; 0x28fa <nrk_gpio_direction+0xd4>
    28f6:	66 0f       	add	r22, r22
    28f8:	77 1f       	adc	r23, r23
    28fa:	8a 95       	dec	r24
    28fc:	e2 f7       	brpl	.-8      	; 0x28f6 <nrk_gpio_direction+0xd0>
    28fe:	cb 01       	movw	r24, r22
    2900:	80 95       	com	r24
    2902:	84 23       	and	r24, r20
    2904:	65 c0       	rjmp	.+202    	; 0x29d0 <nrk_gpio_direction+0x1aa>
                                //PORTG |= BM((pin & 0xF8) >> 3); 
                                break;
                        default: return -1;
                }
        } else {
                switch (pin & 0x07) {
    2906:	47 30       	cpi	r20, 0x07	; 7
    2908:	51 05       	cpc	r21, r1
    290a:	08 f0       	brcs	.+2      	; 0x290e <nrk_gpio_direction+0xe8>
    290c:	64 c0       	rjmp	.+200    	; 0x29d6 <nrk_gpio_direction+0x1b0>
    290e:	fa 01       	movw	r30, r20
    2910:	ed 54       	subi	r30, 0x4D	; 77
    2912:	ff 4f       	sbci	r31, 0xFF	; 255
    2914:	86 95       	lsr	r24
    2916:	86 95       	lsr	r24
    2918:	86 95       	lsr	r24
    291a:	0c 94 60 32 	jmp	0x64c0	; 0x64c0 <__tablejump2__>
                        case NRK_PORTA:
                                DDRA |= BM((pin & 0xF8) >> 3); break;
    291e:	41 b1       	in	r20, 0x01	; 1
    2920:	21 e0       	ldi	r18, 0x01	; 1
    2922:	30 e0       	ldi	r19, 0x00	; 0
    2924:	b9 01       	movw	r22, r18
    2926:	02 c0       	rjmp	.+4      	; 0x292c <nrk_gpio_direction+0x106>
    2928:	66 0f       	add	r22, r22
    292a:	77 1f       	adc	r23, r23
    292c:	8a 95       	dec	r24
    292e:	e2 f7       	brpl	.-8      	; 0x2928 <nrk_gpio_direction+0x102>
    2930:	cb 01       	movw	r24, r22
    2932:	84 2b       	or	r24, r20
    2934:	81 b9       	out	0x01, r24	; 1
    2936:	4d c0       	rjmp	.+154    	; 0x29d2 <nrk_gpio_direction+0x1ac>
                        case NRK_PORTB:
                                DDRB |= BM((pin & 0xF8) >> 3); break;
    2938:	44 b1       	in	r20, 0x04	; 4
    293a:	21 e0       	ldi	r18, 0x01	; 1
    293c:	30 e0       	ldi	r19, 0x00	; 0
    293e:	b9 01       	movw	r22, r18
    2940:	02 c0       	rjmp	.+4      	; 0x2946 <nrk_gpio_direction+0x120>
    2942:	66 0f       	add	r22, r22
    2944:	77 1f       	adc	r23, r23
    2946:	8a 95       	dec	r24
    2948:	e2 f7       	brpl	.-8      	; 0x2942 <nrk_gpio_direction+0x11c>
    294a:	cb 01       	movw	r24, r22
    294c:	84 2b       	or	r24, r20
    294e:	84 b9       	out	0x04, r24	; 4
    2950:	40 c0       	rjmp	.+128    	; 0x29d2 <nrk_gpio_direction+0x1ac>
                        case NRK_PORTC:
                                DDRC |= BM((pin & 0xF8) >> 3); break;
    2952:	47 b1       	in	r20, 0x07	; 7
    2954:	21 e0       	ldi	r18, 0x01	; 1
    2956:	30 e0       	ldi	r19, 0x00	; 0
    2958:	b9 01       	movw	r22, r18
    295a:	02 c0       	rjmp	.+4      	; 0x2960 <nrk_gpio_direction+0x13a>
    295c:	66 0f       	add	r22, r22
    295e:	77 1f       	adc	r23, r23
    2960:	8a 95       	dec	r24
    2962:	e2 f7       	brpl	.-8      	; 0x295c <nrk_gpio_direction+0x136>
    2964:	cb 01       	movw	r24, r22
    2966:	84 2b       	or	r24, r20
    2968:	87 b9       	out	0x07, r24	; 7
    296a:	33 c0       	rjmp	.+102    	; 0x29d2 <nrk_gpio_direction+0x1ac>
                        case NRK_PORTD:
                                DDRD |= BM((pin & 0xF8) >> 3); break;
    296c:	4a b1       	in	r20, 0x0a	; 10
    296e:	21 e0       	ldi	r18, 0x01	; 1
    2970:	30 e0       	ldi	r19, 0x00	; 0
    2972:	b9 01       	movw	r22, r18
    2974:	02 c0       	rjmp	.+4      	; 0x297a <nrk_gpio_direction+0x154>
    2976:	66 0f       	add	r22, r22
    2978:	77 1f       	adc	r23, r23
    297a:	8a 95       	dec	r24
    297c:	e2 f7       	brpl	.-8      	; 0x2976 <nrk_gpio_direction+0x150>
    297e:	cb 01       	movw	r24, r22
    2980:	84 2b       	or	r24, r20
    2982:	8a b9       	out	0x0a, r24	; 10
    2984:	26 c0       	rjmp	.+76     	; 0x29d2 <nrk_gpio_direction+0x1ac>
                        case NRK_PORTE:
                                DDRE |= BM((pin & 0xF8) >> 3); break;
    2986:	4d b1       	in	r20, 0x0d	; 13
    2988:	21 e0       	ldi	r18, 0x01	; 1
    298a:	30 e0       	ldi	r19, 0x00	; 0
    298c:	b9 01       	movw	r22, r18
    298e:	02 c0       	rjmp	.+4      	; 0x2994 <nrk_gpio_direction+0x16e>
    2990:	66 0f       	add	r22, r22
    2992:	77 1f       	adc	r23, r23
    2994:	8a 95       	dec	r24
    2996:	e2 f7       	brpl	.-8      	; 0x2990 <nrk_gpio_direction+0x16a>
    2998:	cb 01       	movw	r24, r22
    299a:	84 2b       	or	r24, r20
    299c:	8d b9       	out	0x0d, r24	; 13
    299e:	19 c0       	rjmp	.+50     	; 0x29d2 <nrk_gpio_direction+0x1ac>
                        case NRK_PORTF:
                                DDRF |= BM((pin & 0xF8) >> 3); break;
    29a0:	40 b3       	in	r20, 0x10	; 16
    29a2:	21 e0       	ldi	r18, 0x01	; 1
    29a4:	30 e0       	ldi	r19, 0x00	; 0
    29a6:	b9 01       	movw	r22, r18
    29a8:	02 c0       	rjmp	.+4      	; 0x29ae <nrk_gpio_direction+0x188>
    29aa:	66 0f       	add	r22, r22
    29ac:	77 1f       	adc	r23, r23
    29ae:	8a 95       	dec	r24
    29b0:	e2 f7       	brpl	.-8      	; 0x29aa <nrk_gpio_direction+0x184>
    29b2:	cb 01       	movw	r24, r22
    29b4:	84 2b       	or	r24, r20
    29b6:	80 bb       	out	0x10, r24	; 16
    29b8:	0c c0       	rjmp	.+24     	; 0x29d2 <nrk_gpio_direction+0x1ac>
                        case NRK_PORTG:
                                DDRG |= BM((pin & 0xF8) >> 3); break;
    29ba:	43 b3       	in	r20, 0x13	; 19
    29bc:	21 e0       	ldi	r18, 0x01	; 1
    29be:	30 e0       	ldi	r19, 0x00	; 0
    29c0:	b9 01       	movw	r22, r18
    29c2:	02 c0       	rjmp	.+4      	; 0x29c8 <nrk_gpio_direction+0x1a2>
    29c4:	66 0f       	add	r22, r22
    29c6:	77 1f       	adc	r23, r23
    29c8:	8a 95       	dec	r24
    29ca:	e2 f7       	brpl	.-8      	; 0x29c4 <nrk_gpio_direction+0x19e>
    29cc:	cb 01       	movw	r24, r22
    29ce:	84 2b       	or	r24, r20
    29d0:	83 bb       	out	0x13, r24	; 19
                        default: return -1;
                }
        }
        return 1;
    29d2:	81 e0       	ldi	r24, 0x01	; 1
                        case NRK_PORTE:
                                DDRE |= BM((pin & 0xF8) >> 3); break;
                        case NRK_PORTF:
                                DDRF |= BM((pin & 0xF8) >> 3); break;
                        case NRK_PORTG:
                                DDRG |= BM((pin & 0xF8) >> 3); break;
    29d4:	08 95       	ret
                        default: return -1;
    29d6:	8f ef       	ldi	r24, 0xFF	; 255
                }
        }
        return 1;
}
    29d8:	08 95       	ret

000029da <nrk_get_button>:

int8_t nrk_get_button(uint8_t b)
{
if(b==0) {
    29da:	81 11       	cpse	r24, r1
    29dc:	06 c0       	rjmp	.+12     	; 0x29ea <nrk_get_button+0x10>
	 return( !(PINA & BM(BUTTON))); 
    29de:	80 b1       	in	r24, 0x00	; 0
    29e0:	86 95       	lsr	r24
    29e2:	81 70       	andi	r24, 0x01	; 1
    29e4:	91 e0       	ldi	r25, 0x01	; 1
    29e6:	89 27       	eor	r24, r25
    29e8:	08 95       	ret
	} 
return -1;
    29ea:	8f ef       	ldi	r24, 0xFF	; 255
}
    29ec:	08 95       	ret

000029ee <nrk_led_toggle>:

int8_t nrk_led_toggle( int led )
{
if(led==0) { nrk_gpio_toggle(NRK_LED_0); return 1; }
    29ee:	00 97       	sbiw	r24, 0x00	; 0
    29f0:	11 f4       	brne	.+4      	; 0x29f6 <nrk_led_toggle+0x8>
    29f2:	83 e2       	ldi	r24, 0x23	; 35
    29f4:	0d c0       	rjmp	.+26     	; 0x2a10 <nrk_led_toggle+0x22>
if(led==1) { nrk_gpio_toggle(NRK_LED_1); return 1; }
    29f6:	81 30       	cpi	r24, 0x01	; 1
    29f8:	91 05       	cpc	r25, r1
    29fa:	11 f4       	brne	.+4      	; 0x2a00 <nrk_led_toggle+0x12>
    29fc:	8b e2       	ldi	r24, 0x2B	; 43
    29fe:	08 c0       	rjmp	.+16     	; 0x2a10 <nrk_led_toggle+0x22>
if(led==2) { nrk_gpio_toggle(NRK_LED_2); return 1; }
    2a00:	82 30       	cpi	r24, 0x02	; 2
    2a02:	91 05       	cpc	r25, r1
    2a04:	11 f4       	brne	.+4      	; 0x2a0a <nrk_led_toggle+0x1c>
    2a06:	83 e3       	ldi	r24, 0x33	; 51
    2a08:	03 c0       	rjmp	.+6      	; 0x2a10 <nrk_led_toggle+0x22>
if(led==3) { nrk_gpio_toggle(NRK_LED_3); return 1; }
    2a0a:	03 97       	sbiw	r24, 0x03	; 3
    2a0c:	29 f4       	brne	.+10     	; 0x2a18 <nrk_led_toggle+0x2a>
    2a0e:	8b e3       	ldi	r24, 0x3B	; 59
    2a10:	0e 94 08 13 	call	0x2610	; 0x2610 <nrk_gpio_toggle>
    2a14:	81 e0       	ldi	r24, 0x01	; 1
    2a16:	08 95       	ret
return -1;
    2a18:	8f ef       	ldi	r24, 0xFF	; 255
}
    2a1a:	08 95       	ret

00002a1c <nrk_led_clr>:

int8_t nrk_led_clr( int led )
{
if(led==0) { nrk_gpio_set(NRK_LED_0); return 1; }
    2a1c:	00 97       	sbiw	r24, 0x00	; 0
    2a1e:	11 f4       	brne	.+4      	; 0x2a24 <nrk_led_clr+0x8>
    2a20:	83 e2       	ldi	r24, 0x23	; 35
    2a22:	0d c0       	rjmp	.+26     	; 0x2a3e <nrk_led_clr+0x22>
if(led==1) { nrk_gpio_set(NRK_LED_1); return 1; }
    2a24:	81 30       	cpi	r24, 0x01	; 1
    2a26:	91 05       	cpc	r25, r1
    2a28:	11 f4       	brne	.+4      	; 0x2a2e <nrk_led_clr+0x12>
    2a2a:	8b e2       	ldi	r24, 0x2B	; 43
    2a2c:	08 c0       	rjmp	.+16     	; 0x2a3e <nrk_led_clr+0x22>
if(led==2) { nrk_gpio_set(NRK_LED_2); return 1; }
    2a2e:	82 30       	cpi	r24, 0x02	; 2
    2a30:	91 05       	cpc	r25, r1
    2a32:	11 f4       	brne	.+4      	; 0x2a38 <nrk_led_clr+0x1c>
    2a34:	83 e3       	ldi	r24, 0x33	; 51
    2a36:	03 c0       	rjmp	.+6      	; 0x2a3e <nrk_led_clr+0x22>
if(led==3) { nrk_gpio_set(NRK_LED_3); return 1; }
    2a38:	03 97       	sbiw	r24, 0x03	; 3
    2a3a:	29 f4       	brne	.+10     	; 0x2a46 <nrk_led_clr+0x2a>
    2a3c:	8b e3       	ldi	r24, 0x3B	; 59
    2a3e:	0e 94 f5 11 	call	0x23ea	; 0x23ea <nrk_gpio_set>
    2a42:	81 e0       	ldi	r24, 0x01	; 1
    2a44:	08 95       	ret
return -1;
    2a46:	8f ef       	ldi	r24, 0xFF	; 255
}
    2a48:	08 95       	ret

00002a4a <nrk_led_set>:

int8_t nrk_led_set( int led )
{
if(led==0) { nrk_gpio_clr(NRK_LED_0); return 1; }
    2a4a:	00 97       	sbiw	r24, 0x00	; 0
    2a4c:	11 f4       	brne	.+4      	; 0x2a52 <nrk_led_set+0x8>
    2a4e:	83 e2       	ldi	r24, 0x23	; 35
    2a50:	0d c0       	rjmp	.+26     	; 0x2a6c <nrk_led_set+0x22>
if(led==1) { nrk_gpio_clr(NRK_LED_1); return 1; }
    2a52:	81 30       	cpi	r24, 0x01	; 1
    2a54:	91 05       	cpc	r25, r1
    2a56:	11 f4       	brne	.+4      	; 0x2a5c <nrk_led_set+0x12>
    2a58:	8b e2       	ldi	r24, 0x2B	; 43
    2a5a:	08 c0       	rjmp	.+16     	; 0x2a6c <nrk_led_set+0x22>
if(led==2) { nrk_gpio_clr(NRK_LED_2); return 1; }
    2a5c:	82 30       	cpi	r24, 0x02	; 2
    2a5e:	91 05       	cpc	r25, r1
    2a60:	11 f4       	brne	.+4      	; 0x2a66 <nrk_led_set+0x1c>
    2a62:	83 e3       	ldi	r24, 0x33	; 51
    2a64:	03 c0       	rjmp	.+6      	; 0x2a6c <nrk_led_set+0x22>
if(led==3) { nrk_gpio_clr(NRK_LED_3); return 1; }
    2a66:	03 97       	sbiw	r24, 0x03	; 3
    2a68:	29 f4       	brne	.+10     	; 0x2a74 <nrk_led_set+0x2a>
    2a6a:	8b e3       	ldi	r24, 0x3B	; 59
    2a6c:	0e 94 66 12 	call	0x24cc	; 0x24cc <nrk_gpio_clr>
    2a70:	81 e0       	ldi	r24, 0x01	; 1
    2a72:	08 95       	ret
return -1;
    2a74:	8f ef       	ldi	r24, 0xFF	; 255
}
    2a76:	08 95       	ret

00002a78 <nrk_gpio_pullups>:

int8_t nrk_gpio_pullups(uint8_t enable)
{
if(enable) MCUCR &= ~BM(PUD);
    2a78:	88 23       	and	r24, r24
    2a7a:	19 f0       	breq	.+6      	; 0x2a82 <nrk_gpio_pullups+0xa>
    2a7c:	85 b7       	in	r24, 0x35	; 53
    2a7e:	8f 7e       	andi	r24, 0xEF	; 239
    2a80:	02 c0       	rjmp	.+4      	; 0x2a86 <nrk_gpio_pullups+0xe>
else MCUCR |= BM(PUD);
    2a82:	85 b7       	in	r24, 0x35	; 53
    2a84:	80 61       	ori	r24, 0x10	; 16
    2a86:	85 bf       	out	0x35, r24	; 53
return NRK_OK;
}
    2a88:	81 e0       	ldi	r24, 0x01	; 1
    2a8a:	08 95       	ret

00002a8c <putc1>:
     UART0_WAIT_AND_SEND(x);
}

void putc1(char x)
{
     UART1_WAIT_AND_SEND(x);
    2a8c:	90 91 c8 00 	lds	r25, 0x00C8
    2a90:	95 ff       	sbrs	r25, 5
    2a92:	fc cf       	rjmp	.-8      	; 0x2a8c <putc1>
    2a94:	80 93 ce 00 	sts	0x00CE, r24
    2a98:	08 95       	ret

00002a9a <setup_uart0>:
}

void setup_uart0(uint16_t baudrate)
{
//INIT_UART1( UART_BAUDRATE_115K2, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
INIT_UART0( baudrate, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    2a9a:	90 93 c5 00 	sts	0x00C5, r25
    2a9e:	80 93 c4 00 	sts	0x00C4, r24
    2aa2:	86 e0       	ldi	r24, 0x06	; 6
    2aa4:	80 93 c2 00 	sts	0x00C2, r24
    2aa8:	e1 ec       	ldi	r30, 0xC1	; 193
    2aaa:	f0 e0       	ldi	r31, 0x00	; 0
    2aac:	80 81       	ld	r24, Z
    2aae:	8b 7f       	andi	r24, 0xFB	; 251
    2ab0:	80 83       	st	Z, r24
    2ab2:	a0 ec       	ldi	r26, 0xC0	; 192
    2ab4:	b0 e0       	ldi	r27, 0x00	; 0
    2ab6:	8c 91       	ld	r24, X
    2ab8:	82 60       	ori	r24, 0x02	; 2
    2aba:	8c 93       	st	X, r24
ENABLE_UART0();
    2abc:	80 81       	ld	r24, Z
    2abe:	88 61       	ori	r24, 0x18	; 24
    2ac0:	80 83       	st	Z, r24
    2ac2:	08 95       	ret

00002ac4 <setup_uart1>:
}

void setup_uart1(uint16_t baudrate)
{
//INIT_UART1( UART_BAUDRATE_115K2, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
INIT_UART1( baudrate, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    2ac4:	90 93 cd 00 	sts	0x00CD, r25
    2ac8:	80 93 cc 00 	sts	0x00CC, r24
    2acc:	86 e0       	ldi	r24, 0x06	; 6
    2ace:	80 93 ca 00 	sts	0x00CA, r24
    2ad2:	e9 ec       	ldi	r30, 0xC9	; 201
    2ad4:	f0 e0       	ldi	r31, 0x00	; 0
    2ad6:	80 81       	ld	r24, Z
    2ad8:	8b 7f       	andi	r24, 0xFB	; 251
    2ada:	80 83       	st	Z, r24
    2adc:	a8 ec       	ldi	r26, 0xC8	; 200
    2ade:	b0 e0       	ldi	r27, 0x00	; 0
    2ae0:	8c 91       	ld	r24, X
    2ae2:	82 60       	ori	r24, 0x02	; 2
    2ae4:	8c 93       	st	X, r24
ENABLE_UART1();
    2ae6:	80 81       	ld	r24, Z
    2ae8:	88 61       	ori	r24, 0x18	; 24
    2aea:	80 83       	st	Z, r24
    2aec:	08 95       	ret

00002aee <nrk_setup_uart>:
 *
 * More advanced UART usage will require manually
 * setting parameters.
 */
void nrk_setup_uart(uint16_t baudrate)
{
    2aee:	cf 93       	push	r28
    2af0:	df 93       	push	r29

//  setup_uart1(baudrate);
//  stdout = fdevopen( (void *)putc1, (void *)getc1);
//  stdin = fdevopen( (void *)putc1, (void *)getc1);

  setup_uart0(baudrate);
    2af2:	0e 94 4d 15 	call	0x2a9a	; 0x2a9a <setup_uart0>

  stdout = fdevopen( (void *)putc0, (void *)getc0);
    2af6:	6b ea       	ldi	r22, 0xAB	; 171
    2af8:	71 e1       	ldi	r23, 0x11	; 17
    2afa:	87 eb       	ldi	r24, 0xB7	; 183
    2afc:	91 e1       	ldi	r25, 0x11	; 17
    2afe:	0e 94 97 32 	call	0x652e	; 0x652e <fdevopen>
    2b02:	ce e5       	ldi	r28, 0x5E	; 94
    2b04:	db e0       	ldi	r29, 0x0B	; 11
    2b06:	9b 83       	std	Y+3, r25	; 0x03
    2b08:	8a 83       	std	Y+2, r24	; 0x02
  stdin = fdevopen( (void *)putc0, (void *)getc0);
    2b0a:	6b ea       	ldi	r22, 0xAB	; 171
    2b0c:	71 e1       	ldi	r23, 0x11	; 17
    2b0e:	87 eb       	ldi	r24, 0xB7	; 183
    2b10:	91 e1       	ldi	r25, 0x11	; 17
    2b12:	0e 94 97 32 	call	0x652e	; 0x652e <fdevopen>
    2b16:	99 83       	std	Y+1, r25	; 0x01
    2b18:	88 83       	st	Y, r24
   uart_rx_buf_start=0;
   uart_rx_buf_end=0;
   ENABLE_UART0_RX_INT();
#endif

}
    2b1a:	df 91       	pop	r29
    2b1c:	cf 91       	pop	r28
    2b1e:	08 95       	ret

00002b20 <getc1>:

char getc1()
{
char tmp;

UART1_WAIT_AND_RECEIVE(tmp);
    2b20:	80 91 c8 00 	lds	r24, 0x00C8
    2b24:	87 ff       	sbrs	r24, 7
    2b26:	fc cf       	rjmp	.-8      	; 0x2b20 <getc1>
    2b28:	80 91 c8 00 	lds	r24, 0x00C8
    2b2c:	8f 77       	andi	r24, 0x7F	; 127
    2b2e:	80 93 c8 00 	sts	0x00C8, r24
    2b32:	80 91 ce 00 	lds	r24, 0x00CE
return tmp;
}
    2b36:	08 95       	ret

00002b38 <halWait>:
	...
    do {
        NOP();
        NOP();
        NOP();
        NOP();
    } while (--timeout);
    2b40:	01 97       	sbiw	r24, 0x01	; 1
    2b42:	d1 f7       	brne	.-12     	; 0x2b38 <halWait>

} // halWait
    2b44:	08 95       	ret

00002b46 <nrk_eeprom_read_byte>:
#include <nrk_error.h>

uint8_t nrk_eeprom_read_byte( uint16_t addr )
{
uint8_t v;
v=eeprom_read_byte((uint8_t*)addr);
    2b46:	0c 94 f2 33 	jmp	0x67e4	; 0x67e4 <__eerd_byte_m128rfa1>

00002b4a <nrk_eeprom_write_byte>:
return v;
}

int8_t nrk_eeprom_write_byte( uint16_t addr, uint8_t value )
{
eeprom_write_byte( (uint8_t*)addr, value );
    2b4a:	0e 94 fa 33 	call	0x67f4	; 0x67f4 <__eewr_byte_m128rfa1>
}
    2b4e:	08 95       	ret

00002b50 <read_eeprom_mac_address>:

int8_t read_eeprom_mac_address(uint32_t *mac_addr)
{
    2b50:	ef 92       	push	r14
    2b52:	ff 92       	push	r15
    2b54:	0f 93       	push	r16
    2b56:	1f 93       	push	r17
    2b58:	cf 93       	push	r28
    2b5a:	df 93       	push	r29
    2b5c:	7c 01       	movw	r14, r24
uint8_t checksum,ct;
uint8_t *buf;
buf=(uint8_t *)mac_addr;
checksum=buf[0]+buf[1]+buf[2]+buf[3];
buf[3]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_0);
    2b5e:	80 e0       	ldi	r24, 0x00	; 0
    2b60:	90 e0       	ldi	r25, 0x00	; 0
    2b62:	0e 94 f2 33 	call	0x67e4	; 0x67e4 <__eerd_byte_m128rfa1>
    2b66:	18 2f       	mov	r17, r24
    2b68:	f7 01       	movw	r30, r14
    2b6a:	83 83       	std	Z+3, r24	; 0x03
buf[2]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_1);
    2b6c:	81 e0       	ldi	r24, 0x01	; 1
    2b6e:	90 e0       	ldi	r25, 0x00	; 0
    2b70:	0e 94 f2 33 	call	0x67e4	; 0x67e4 <__eerd_byte_m128rfa1>
    2b74:	08 2f       	mov	r16, r24
    2b76:	f7 01       	movw	r30, r14
    2b78:	82 83       	std	Z+2, r24	; 0x02
buf[1]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_2);
    2b7a:	82 e0       	ldi	r24, 0x02	; 2
    2b7c:	90 e0       	ldi	r25, 0x00	; 0
    2b7e:	0e 94 f2 33 	call	0x67e4	; 0x67e4 <__eerd_byte_m128rfa1>
    2b82:	d8 2f       	mov	r29, r24
    2b84:	f7 01       	movw	r30, r14
    2b86:	81 83       	std	Z+1, r24	; 0x01
buf[0]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_3);
    2b88:	83 e0       	ldi	r24, 0x03	; 3
    2b8a:	90 e0       	ldi	r25, 0x00	; 0
    2b8c:	0e 94 f2 33 	call	0x67e4	; 0x67e4 <__eerd_byte_m128rfa1>
    2b90:	c8 2f       	mov	r28, r24
    2b92:	f7 01       	movw	r30, r14
    2b94:	80 83       	st	Z, r24
checksum=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_CHKSUM);
    2b96:	84 e0       	ldi	r24, 0x04	; 4
    2b98:	90 e0       	ldi	r25, 0x00	; 0
    2b9a:	0e 94 f2 33 	call	0x67e4	; 0x67e4 <__eerd_byte_m128rfa1>
    2b9e:	10 0f       	add	r17, r16
    2ba0:	d1 0f       	add	r29, r17
ct=buf[0];
ct+=buf[1];
ct+=buf[2];
ct+=buf[3];
    2ba2:	cd 0f       	add	r28, r29
if(checksum==ct) return NRK_OK;
    2ba4:	8c 17       	cp	r24, r28
    2ba6:	11 f0       	breq	.+4      	; 0x2bac <read_eeprom_mac_address+0x5c>

return NRK_ERROR;
    2ba8:	8f ef       	ldi	r24, 0xFF	; 255
    2baa:	01 c0       	rjmp	.+2      	; 0x2bae <read_eeprom_mac_address+0x5e>
checksum=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_CHKSUM);
ct=buf[0];
ct+=buf[1];
ct+=buf[2];
ct+=buf[3];
if(checksum==ct) return NRK_OK;
    2bac:	81 e0       	ldi	r24, 0x01	; 1

return NRK_ERROR;
}
    2bae:	df 91       	pop	r29
    2bb0:	cf 91       	pop	r28
    2bb2:	1f 91       	pop	r17
    2bb4:	0f 91       	pop	r16
    2bb6:	ff 90       	pop	r15
    2bb8:	ef 90       	pop	r14
    2bba:	08 95       	ret

00002bbc <read_eeprom_channel>:

int8_t read_eeprom_channel(uint8_t *channel)
{
    2bbc:	cf 93       	push	r28
    2bbe:	df 93       	push	r29
    2bc0:	ec 01       	movw	r28, r24
  *channel=eeprom_read_byte ((uint8_t*)EE_CHANNEL);
    2bc2:	85 e0       	ldi	r24, 0x05	; 5
    2bc4:	90 e0       	ldi	r25, 0x00	; 0
    2bc6:	0e 94 f2 33 	call	0x67e4	; 0x67e4 <__eerd_byte_m128rfa1>
    2bca:	88 83       	st	Y, r24
return NRK_OK;
}
    2bcc:	81 e0       	ldi	r24, 0x01	; 1
    2bce:	df 91       	pop	r29
    2bd0:	cf 91       	pop	r28
    2bd2:	08 95       	ret

00002bd4 <write_eeprom_load_img_pages>:

int8_t write_eeprom_load_img_pages(uint8_t *load_pages)
{
  eeprom_write_byte ((uint8_t*)EE_LOAD_IMG_PAGES, *load_pages);
    2bd4:	fc 01       	movw	r30, r24
    2bd6:	60 81       	ld	r22, Z
    2bd8:	86 e0       	ldi	r24, 0x06	; 6
    2bda:	90 e0       	ldi	r25, 0x00	; 0
    2bdc:	0e 94 fa 33 	call	0x67f4	; 0x67f4 <__eewr_byte_m128rfa1>
  return NRK_OK;
}
    2be0:	81 e0       	ldi	r24, 0x01	; 1
    2be2:	08 95       	ret

00002be4 <read_eeprom_load_img_pages>:

int8_t read_eeprom_load_img_pages(uint8_t *load_pages)
{
    2be4:	cf 93       	push	r28
    2be6:	df 93       	push	r29
    2be8:	ec 01       	movw	r28, r24
  *load_pages=eeprom_read_byte ((uint8_t*)EE_LOAD_IMG_PAGES);
    2bea:	86 e0       	ldi	r24, 0x06	; 6
    2bec:	90 e0       	ldi	r25, 0x00	; 0
    2bee:	0e 94 f2 33 	call	0x67e4	; 0x67e4 <__eerd_byte_m128rfa1>
    2bf2:	88 83       	st	Y, r24
  return NRK_OK;
}
    2bf4:	81 e0       	ldi	r24, 0x01	; 1
    2bf6:	df 91       	pop	r29
    2bf8:	cf 91       	pop	r28
    2bfa:	08 95       	ret

00002bfc <read_eeprom_aes_key>:

int8_t read_eeprom_aes_key(uint8_t *aes_key)
{
    2bfc:	0f 93       	push	r16
    2bfe:	1f 93       	push	r17
    2c00:	cf 93       	push	r28
    2c02:	df 93       	push	r29
    2c04:	8c 01       	movw	r16, r24
    2c06:	c0 e0       	ldi	r28, 0x00	; 0
    2c08:	d0 e0       	ldi	r29, 0x00	; 0
uint8_t i;
for(i=0; i<16; i++ )
  aes_key[i]=eeprom_read_byte ((uint8_t*)(EE_AES_KEY+i));
    2c0a:	ce 01       	movw	r24, r28
    2c0c:	08 96       	adiw	r24, 0x08	; 8
    2c0e:	0e 94 f2 33 	call	0x67e4	; 0x67e4 <__eerd_byte_m128rfa1>
    2c12:	f8 01       	movw	r30, r16
    2c14:	81 93       	st	Z+, r24
    2c16:	8f 01       	movw	r16, r30
    2c18:	21 96       	adiw	r28, 0x01	; 1
}

int8_t read_eeprom_aes_key(uint8_t *aes_key)
{
uint8_t i;
for(i=0; i<16; i++ )
    2c1a:	c0 31       	cpi	r28, 0x10	; 16
    2c1c:	d1 05       	cpc	r29, r1
    2c1e:	a9 f7       	brne	.-22     	; 0x2c0a <read_eeprom_aes_key+0xe>
  aes_key[i]=eeprom_read_byte ((uint8_t*)(EE_AES_KEY+i));
  return NRK_OK;
}
    2c20:	81 e0       	ldi	r24, 0x01	; 1
    2c22:	df 91       	pop	r29
    2c24:	cf 91       	pop	r28
    2c26:	1f 91       	pop	r17
    2c28:	0f 91       	pop	r16
    2c2a:	08 95       	ret

00002c2c <write_eeprom_aes_key>:

int8_t write_eeprom_aes_key(uint8_t *aes_key)
{
    2c2c:	0f 93       	push	r16
    2c2e:	1f 93       	push	r17
    2c30:	cf 93       	push	r28
    2c32:	df 93       	push	r29
    2c34:	8c 01       	movw	r16, r24
    2c36:	c0 e0       	ldi	r28, 0x00	; 0
    2c38:	d0 e0       	ldi	r29, 0x00	; 0
uint8_t i;
for(i=0; i<16; i++ )
  eeprom_write_byte ((uint8_t*)(EE_AES_KEY+i),aes_key[i]);
    2c3a:	f8 01       	movw	r30, r16
    2c3c:	61 91       	ld	r22, Z+
    2c3e:	8f 01       	movw	r16, r30
    2c40:	ce 01       	movw	r24, r28
    2c42:	08 96       	adiw	r24, 0x08	; 8
    2c44:	0e 94 fa 33 	call	0x67f4	; 0x67f4 <__eewr_byte_m128rfa1>
    2c48:	21 96       	adiw	r28, 0x01	; 1
}

int8_t write_eeprom_aes_key(uint8_t *aes_key)
{
uint8_t i;
for(i=0; i<16; i++ )
    2c4a:	c0 31       	cpi	r28, 0x10	; 16
    2c4c:	d1 05       	cpc	r29, r1
    2c4e:	a9 f7       	brne	.-22     	; 0x2c3a <write_eeprom_aes_key+0xe>
  eeprom_write_byte ((uint8_t*)(EE_AES_KEY+i),aes_key[i]);
  return NRK_OK;
}
    2c50:	81 e0       	ldi	r24, 0x01	; 1
    2c52:	df 91       	pop	r29
    2c54:	cf 91       	pop	r28
    2c56:	1f 91       	pop	r17
    2c58:	0f 91       	pop	r16
    2c5a:	08 95       	ret

00002c5c <read_eeprom_current_image_checksum>:

int8_t read_eeprom_current_image_checksum(uint8_t *image_checksum)
{
    2c5c:	cf 93       	push	r28
    2c5e:	df 93       	push	r29
    2c60:	ec 01       	movw	r28, r24
  *image_checksum=eeprom_read_byte ((uint8_t*)EE_CURRENT_IMAGE_CHECKSUM);
    2c62:	87 e0       	ldi	r24, 0x07	; 7
    2c64:	90 e0       	ldi	r25, 0x00	; 0
    2c66:	0e 94 f2 33 	call	0x67e4	; 0x67e4 <__eerd_byte_m128rfa1>
    2c6a:	88 83       	st	Y, r24
  return NRK_OK;
}
    2c6c:	81 e0       	ldi	r24, 0x01	; 1
    2c6e:	df 91       	pop	r29
    2c70:	cf 91       	pop	r28
    2c72:	08 95       	ret

00002c74 <write_eeprom_current_image_checksum>:

int8_t write_eeprom_current_image_checksum(uint8_t *image_checksum)
{
  eeprom_write_byte ((uint8_t*)EE_CURRENT_IMAGE_CHECKSUM, *image_checksum);
    2c74:	fc 01       	movw	r30, r24
    2c76:	60 81       	ld	r22, Z
    2c78:	87 e0       	ldi	r24, 0x07	; 7
    2c7a:	90 e0       	ldi	r25, 0x00	; 0
    2c7c:	0e 94 fa 33 	call	0x67f4	; 0x67f4 <__eewr_byte_m128rfa1>
  return NRK_OK;
}
    2c80:	81 e0       	ldi	r24, 0x01	; 1
    2c82:	08 95       	ret

00002c84 <nrk_int_disable>:
#include <nrk_reserve.h>
#include <nrk_cfg.h>
#include <nrk_stats.h>

inline void nrk_int_disable(void) {
  DISABLE_GLOBAL_INT();
    2c84:	f8 94       	cli
    2c86:	08 95       	ret

00002c88 <nrk_int_enable>:
};

inline void nrk_int_enable(void) {
  ENABLE_GLOBAL_INT();
    2c88:	78 94       	sei
    2c8a:	08 95       	ret

00002c8c <nrk_halt>:
uint8_t nrk_task_init_cnt;


void nrk_halt()
{
nrk_int_disable();
    2c8c:	0e 94 42 16 	call	0x2c84	; 0x2c84 <nrk_int_disable>
while(1);
    2c90:	ff cf       	rjmp	.-2      	; 0x2c90 <nrk_halt+0x4>

00002c92 <nrk_init>:
 *  - Init global variables
 *  - Init event list
 *  - Create idle task
 */
void nrk_init()
{
    2c92:	cf 93       	push	r28
    2c94:	df 93       	push	r29
    2c96:	cd b7       	in	r28, 0x3d	; 61
    2c98:	de b7       	in	r29, 0x3e	; 62
    2c9a:	a3 97       	sbiw	r28, 0x23	; 35
    2c9c:	0f b6       	in	r0, 0x3f	; 63
    2c9e:	f8 94       	cli
    2ca0:	de bf       	out	0x3e, r29	; 62
    2ca2:	0f be       	out	0x3f, r0	; 63
    2ca4:	cd bf       	out	0x3d, r28	; 61
	
    uint8_t i;	
//    unsigned char *stkc;
	
   nrk_task_type IdleTask;
   nrk_wakeup_signal = nrk_signal_create();
    2ca6:	0e 94 80 1e 	call	0x3d00	; 0x3d00 <nrk_signal_create>
    2caa:	80 93 f0 0a 	sts	0x0AF0, r24
   if(nrk_wakeup_signal==NRK_ERROR) nrk_kernel_error_add(NRK_SIGNAL_CREATE_ERROR,0);
    2cae:	8f 3f       	cpi	r24, 0xFF	; 255
    2cb0:	21 f4       	brne	.+8      	; 0x2cba <nrk_init+0x28>
    2cb2:	60 e0       	ldi	r22, 0x00	; 0
    2cb4:	8e e0       	ldi	r24, 0x0E	; 14
    2cb6:	0e 94 c8 1c 	call	0x3990	; 0x3990 <nrk_kernel_error_add>
   //if((volatile)TCCR1B!=0) nrk_kernel_error_add(NRK_STACK_OVERFLOW,0); 
#ifndef NRK_SOFT_REBOOT_ON_ERROR
   i=_nrk_startup_error();
    2cba:	0e 94 31 2d 	call	0x5a62	; 0x5a62 <_nrk_startup_error>
   if((i&0x1)!=0) nrk_kernel_error_add(NRK_BAD_STARTUP,0);
    2cbe:	80 ff       	sbrs	r24, 0
    2cc0:	04 c0       	rjmp	.+8      	; 0x2cca <nrk_init+0x38>
    2cc2:	60 e0       	ldi	r22, 0x00	; 0
    2cc4:	86 e0       	ldi	r24, 0x06	; 6
    2cc6:	0e 94 c8 1c 	call	0x3990	; 0x3990 <nrk_kernel_error_add>
	   }
   #endif
   #endif

   #ifdef NRK_WATCHDOG
    if(nrk_watchdog_check()==NRK_ERROR) 
    2cca:	0e 94 48 2f 	call	0x5e90	; 0x5e90 <nrk_watchdog_check>
    2cce:	8f 3f       	cpi	r24, 0xFF	; 255
    2cd0:	31 f4       	brne	.+12     	; 0x2cde <nrk_init+0x4c>
	{
    	nrk_watchdog_disable();
    2cd2:	0e 94 2b 2f 	call	0x5e56	; 0x5e56 <nrk_watchdog_disable>
	nrk_kernel_error_add(NRK_WATCHDOG_ERROR,0);
    2cd6:	60 e0       	ldi	r22, 0x00	; 0
    2cd8:	80 e1       	ldi	r24, 0x10	; 16
    2cda:	0e 94 c8 1c 	call	0x3990	; 0x3990 <nrk_kernel_error_add>
	}
    nrk_watchdog_enable();
    2cde:	0e 94 39 2f 	call	0x5e72	; 0x5e72 <nrk_watchdog_enable>
*/	
 
   // printf( "Init kernel_entry= %d %d\n",kernel_entry[1], kernel_entry[0] );

    
    nrk_cur_task_prio = 0;
    2ce2:	10 92 f3 0a 	sts	0x0AF3, r1
    nrk_cur_task_TCB = NULL;
    2ce6:	10 92 01 0b 	sts	0x0B01, r1
    2cea:	10 92 00 0b 	sts	0x0B00, r1
    
    nrk_high_ready_TCB = NULL;
    2cee:	10 92 f2 0a 	sts	0x0AF2, r1
    2cf2:	10 92 f1 0a 	sts	0x0AF1, r1
    nrk_high_ready_prio = 0; 
    2cf6:	10 92 02 0b 	sts	0x0B02, r1

   #ifdef NRK_STATS_TRACKER
	nrk_stats_reset();
    2cfa:	0e 94 0b 18 	call	0x3016	; 0x3016 <nrk_stats_reset>
    #ifdef NRK_MAX_RESERVES 
    // Setup the reserve structures
    _nrk_reserve_init();
    #endif

    _nrk_resource_cnt=0; //NRK_MAX_RESOURCE_CNT;
    2cfe:	10 92 ff 0a 	sts	0x0AFF, r1

for(i=0;i<NRK_MAX_RESOURCE_CNT;i++)
{
    nrk_sem_list[i].count=-1;
    2d02:	8f ef       	ldi	r24, 0xFF	; 255
    2d04:	80 93 ec 0a 	sts	0x0AEC, r24
    nrk_sem_list[i].value=-1;
    2d08:	80 93 ee 0a 	sts	0x0AEE, r24
    nrk_sem_list[i].resource_ceiling=-1;
    2d0c:	80 93 ed 0a 	sts	0x0AED, r24
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    2d10:	93 e6       	ldi	r25, 0x63	; 99
    2d12:	90 93 48 0a 	sts	0x0A48, r25
        nrk_task_TCB[i].task_ID = -1; 
    2d16:	80 93 46 0a 	sts	0x0A46, r24
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    2d1a:	90 93 73 0a 	sts	0x0A73, r25
        nrk_task_TCB[i].task_ID = -1; 
    2d1e:	80 93 71 0a 	sts	0x0A71, r24
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    2d22:	90 93 9e 0a 	sts	0x0A9E, r25
        nrk_task_TCB[i].task_ID = -1; 
    2d26:	80 93 9c 0a 	sts	0x0A9C, r24
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    2d2a:	90 93 c9 0a 	sts	0x0AC9, r25
        nrk_task_TCB[i].task_ID = -1; 
    2d2e:	80 93 c7 0a 	sts	0x0AC7, r24
  
       
    // Setup a double linked list of Ready Tasks 
    for (i=0;i<NRK_MAX_TASKS;i++)
	{
		_nrk_readyQ[i].Next	=	&_nrk_readyQ[i+1];
    2d32:	8c e3       	ldi	r24, 0x3C	; 60
    2d34:	9b e0       	ldi	r25, 0x0B	; 11
    2d36:	21 e4       	ldi	r18, 0x41	; 65
    2d38:	3b e0       	ldi	r19, 0x0B	; 11
    2d3a:	30 93 40 0b 	sts	0x0B40, r19
    2d3e:	20 93 3f 0b 	sts	0x0B3F, r18
		_nrk_readyQ[i+1].Prev	=	&_nrk_readyQ[i];
    2d42:	90 93 43 0b 	sts	0x0B43, r25
    2d46:	80 93 42 0b 	sts	0x0B42, r24
  
       
    // Setup a double linked list of Ready Tasks 
    for (i=0;i<NRK_MAX_TASKS;i++)
	{
		_nrk_readyQ[i].Next	=	&_nrk_readyQ[i+1];
    2d4a:	46 e4       	ldi	r20, 0x46	; 70
    2d4c:	5b e0       	ldi	r21, 0x0B	; 11
    2d4e:	50 93 45 0b 	sts	0x0B45, r21
    2d52:	40 93 44 0b 	sts	0x0B44, r20
		_nrk_readyQ[i+1].Prev	=	&_nrk_readyQ[i];
    2d56:	30 93 48 0b 	sts	0x0B48, r19
    2d5a:	20 93 47 0b 	sts	0x0B47, r18
  
       
    // Setup a double linked list of Ready Tasks 
    for (i=0;i<NRK_MAX_TASKS;i++)
	{
		_nrk_readyQ[i].Next	=	&_nrk_readyQ[i+1];
    2d5e:	2b e4       	ldi	r18, 0x4B	; 75
    2d60:	3b e0       	ldi	r19, 0x0B	; 11
    2d62:	30 93 4a 0b 	sts	0x0B4A, r19
    2d66:	20 93 49 0b 	sts	0x0B49, r18
		_nrk_readyQ[i+1].Prev	=	&_nrk_readyQ[i];
    2d6a:	50 93 4d 0b 	sts	0x0B4D, r21
    2d6e:	40 93 4c 0b 	sts	0x0B4C, r20
  
       
    // Setup a double linked list of Ready Tasks 
    for (i=0;i<NRK_MAX_TASKS;i++)
	{
		_nrk_readyQ[i].Next	=	&_nrk_readyQ[i+1];
    2d72:	40 e5       	ldi	r20, 0x50	; 80
    2d74:	5b e0       	ldi	r21, 0x0B	; 11
    2d76:	50 93 4f 0b 	sts	0x0B4F, r21
    2d7a:	40 93 4e 0b 	sts	0x0B4E, r20
		_nrk_readyQ[i+1].Prev	=	&_nrk_readyQ[i];
    2d7e:	30 93 52 0b 	sts	0x0B52, r19
    2d82:	20 93 51 0b 	sts	0x0B51, r18
	}
	
	_nrk_readyQ[0].Prev	=	NULL;
    2d86:	10 92 3e 0b 	sts	0x0B3E, r1
    2d8a:	10 92 3d 0b 	sts	0x0B3D, r1
	_nrk_readyQ[NRK_MAX_TASKS].Next	=	NULL;
    2d8e:	10 92 54 0b 	sts	0x0B54, r1
    2d92:	10 92 53 0b 	sts	0x0B53, r1
	_head_node = NULL;
    2d96:	10 92 f6 0a 	sts	0x0AF6, r1
    2d9a:	10 92 f5 0a 	sts	0x0AF5, r1
	_free_node = &_nrk_readyQ[0];
    2d9e:	90 93 3d 0a 	sts	0x0A3D, r25
    2da2:	80 93 3c 0a 	sts	0x0A3C, r24
	
	
	

	nrk_task_set_entry_function( &IdleTask, nrk_idle_task);
    2da6:	6e e4       	ldi	r22, 0x4E	; 78
    2da8:	77 e2       	ldi	r23, 0x27	; 39
    2daa:	ce 01       	movw	r24, r28
    2dac:	01 96       	adiw	r24, 0x01	; 1
    2dae:	0e 94 69 2f 	call	0x5ed2	; 0x5ed2 <nrk_task_set_entry_function>
	nrk_task_set_stk( &IdleTask, nrk_idle_task_stk, NRK_TASK_IDLE_STK_SIZE);
    2db2:	40 e8       	ldi	r20, 0x80	; 128
    2db4:	50 e0       	ldi	r21, 0x00	; 0
    2db6:	61 e8       	ldi	r22, 0x81	; 129
    2db8:	79 e0       	ldi	r23, 0x09	; 9
    2dba:	ce 01       	movw	r24, r28
    2dbc:	01 96       	adiw	r24, 0x01	; 1
    2dbe:	0e 94 6d 2f 	call	0x5eda	; 0x5eda <nrk_task_set_stk>
	nrk_idle_task_stk[0]=STK_CANARY_VAL;	
    2dc2:	85 e5       	ldi	r24, 0x55	; 85
    2dc4:	80 93 81 09 	sts	0x0981, r24
	//IdleTask.task_ID = NRK_IDLE_TASK_ID;
	IdleTask.prio = 0;
    2dc8:	19 86       	std	Y+9, r1	; 0x09
	IdleTask.period.secs = 0;
    2dca:	1c 86       	std	Y+12, r1	; 0x0c
    2dcc:	1d 86       	std	Y+13, r1	; 0x0d
    2dce:	1e 86       	std	Y+14, r1	; 0x0e
    2dd0:	1f 86       	std	Y+15, r1	; 0x0f
	IdleTask.period.nano_secs = 0;
    2dd2:	18 8a       	std	Y+16, r1	; 0x10
    2dd4:	19 8a       	std	Y+17, r1	; 0x11
    2dd6:	1a 8a       	std	Y+18, r1	; 0x12
    2dd8:	1b 8a       	std	Y+19, r1	; 0x13
	IdleTask.cpu_reserve.secs = 0;
    2dda:	1c 8a       	std	Y+20, r1	; 0x14
    2ddc:	1d 8a       	std	Y+21, r1	; 0x15
    2dde:	1e 8a       	std	Y+22, r1	; 0x16
    2de0:	1f 8a       	std	Y+23, r1	; 0x17
	IdleTask.cpu_reserve.nano_secs = 0;
    2de2:	18 8e       	std	Y+24, r1	; 0x18
    2de4:	19 8e       	std	Y+25, r1	; 0x19
    2de6:	1a 8e       	std	Y+26, r1	; 0x1a
    2de8:	1b 8e       	std	Y+27, r1	; 0x1b
	IdleTask.offset.secs = 0;
    2dea:	1c 8e       	std	Y+28, r1	; 0x1c
    2dec:	1d 8e       	std	Y+29, r1	; 0x1d
    2dee:	1e 8e       	std	Y+30, r1	; 0x1e
    2df0:	1f 8e       	std	Y+31, r1	; 0x1f
	IdleTask.offset.nano_secs = 0;
    2df2:	18 a2       	std	Y+32, r1	; 0x20
    2df4:	19 a2       	std	Y+33, r1	; 0x21
    2df6:	1a a2       	std	Y+34, r1	; 0x22
    2df8:	1b a2       	std	Y+35, r1	; 0x23
	IdleTask.FirstActivation = TRUE;
    2dfa:	81 e0       	ldi	r24, 0x01	; 1
    2dfc:	88 87       	std	Y+8, r24	; 0x08
	IdleTask.Type = IDLE_TASK;
    2dfe:	92 e0       	ldi	r25, 0x02	; 2
    2e00:	9a 87       	std	Y+10, r25	; 0x0a
	IdleTask.SchType = PREEMPTIVE;
    2e02:	8b 87       	std	Y+11, r24	; 0x0b
	nrk_activate_task(&IdleTask);
    2e04:	ce 01       	movw	r24, r28
    2e06:	01 96       	adiw	r24, 0x01	; 1
    2e08:	0e 94 83 22 	call	0x4506	; 0x4506 <nrk_activate_task>
	
}
    2e0c:	a3 96       	adiw	r28, 0x23	; 35
    2e0e:	0f b6       	in	r0, 0x3f	; 63
    2e10:	f8 94       	cli
    2e12:	de bf       	out	0x3e, r29	; 62
    2e14:	0f be       	out	0x3f, r0	; 63
    2e16:	cd bf       	out	0x3d, r28	; 61
    2e18:	df 91       	pop	r29
    2e1a:	cf 91       	pop	r28
    2e1c:	08 95       	ret

00002e1e <nrk_start>:




void nrk_start (void)
{
    2e1e:	06 e4       	ldi	r16, 0x46	; 70
    2e20:	1a e0       	ldi	r17, 0x0A	; 10
	/*
		- Get highest priority task from rdy list
		- set cur prio and start the task 
	*/
    // Check to make sure all tasks unique
    for(i=0; i<NRK_MAX_TASKS; i++ )
    2e22:	c0 e0       	ldi	r28, 0x00	; 0
    {
	task_ID = nrk_task_TCB[i].task_ID;
    2e24:	f8 01       	movw	r30, r16
    2e26:	d0 80       	ld	r13, Z
	// only check activated tasks
	if(task_ID!=-1)
    2e28:	ff ef       	ldi	r31, 0xFF	; 255
    2e2a:	df 12       	cpse	r13, r31
    2e2c:	22 c0       	rjmp	.+68     	; 0x2e72 <nrk_start+0x54>
	/*
		- Get highest priority task from rdy list
		- set cur prio and start the task 
	*/
    // Check to make sure all tasks unique
    for(i=0; i<NRK_MAX_TASKS; i++ )
    2e2e:	cf 5f       	subi	r28, 0xFF	; 255
    2e30:	05 5d       	subi	r16, 0xD5	; 213
    2e32:	1f 4f       	sbci	r17, 0xFF	; 255
    2e34:	c4 30       	cpi	r28, 0x04	; 4
    2e36:	b1 f7       	brne	.-20     	; 0x2e24 <nrk_start+0x6>
		}
	}

    }

    task_ID = nrk_get_high_ready_task_ID();	
    2e38:	0e 94 72 21 	call	0x42e4	; 0x42e4 <nrk_get_high_ready_task_ID>
    nrk_high_ready_prio = nrk_task_TCB[task_ID].task_prio;
    2e3c:	2b e2       	ldi	r18, 0x2B	; 43
    2e3e:	82 02       	muls	r24, r18
    2e40:	c0 01       	movw	r24, r0
    2e42:	11 24       	eor	r1, r1
    2e44:	fc 01       	movw	r30, r24
    2e46:	e2 5c       	subi	r30, 0xC2	; 194
    2e48:	f5 4f       	sbci	r31, 0xF5	; 245
    2e4a:	82 85       	ldd	r24, Z+10	; 0x0a
    2e4c:	80 93 02 0b 	sts	0x0B02, r24
    nrk_high_ready_TCB = nrk_cur_task_TCB = &nrk_task_TCB[task_ID];           
    2e50:	f0 93 01 0b 	sts	0x0B01, r31
    2e54:	e0 93 00 0b 	sts	0x0B00, r30
    2e58:	f0 93 f2 0a 	sts	0x0AF2, r31
    2e5c:	e0 93 f1 0a 	sts	0x0AF1, r30
    nrk_cur_task_prio = nrk_high_ready_prio;
    2e60:	80 93 f3 0a 	sts	0x0AF3, r24
    
    //TODO: this way on msp
    // *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    // *stkc = (uint16_t)((uint16_t)_nrk_timer_tick>>8); 
*/
    nrk_target_start();
    2e64:	0e 94 df 2f 	call	0x5fbe	; 0x5fbe <nrk_target_start>
    nrk_stack_pointer_init(); 
    2e68:	0e 94 c9 2f 	call	0x5f92	; 0x5f92 <nrk_stack_pointer_init>
    nrk_start_high_ready_task();	
    2e6c:	0e 94 e3 2f 	call	0x5fc6	; 0x5fc6 <nrk_start_high_ready_task>
    2e70:	16 c0       	rjmp	.+44     	; 0x2e9e <nrk_start+0x80>
    2e72:	86 e4       	ldi	r24, 0x46	; 70
    2e74:	e8 2e       	mov	r14, r24
    2e76:	8a e0       	ldi	r24, 0x0A	; 10
    2e78:	f8 2e       	mov	r15, r24
    2e7a:	d0 e0       	ldi	r29, 0x00	; 0
	// only check activated tasks
	if(task_ID!=-1)
	{
    		for(j=0; j<NRK_MAX_TASKS; j++ )
		{
			if(i!=j && task_ID==nrk_task_TCB[j].task_ID)
    2e7c:	cd 17       	cp	r28, r29
    2e7e:	41 f0       	breq	.+16     	; 0x2e90 <nrk_start+0x72>
    2e80:	f7 01       	movw	r30, r14
    2e82:	80 81       	ld	r24, Z
    2e84:	d8 12       	cpse	r13, r24
    2e86:	04 c0       	rjmp	.+8      	; 0x2e90 <nrk_start+0x72>
			{
			nrk_kernel_error_add(NRK_DUP_TASK_ID,task_ID);
    2e88:	6d 2d       	mov	r22, r13
    2e8a:	85 e0       	ldi	r24, 0x05	; 5
    2e8c:	0e 94 c8 1c 	call	0x3990	; 0x3990 <nrk_kernel_error_add>
    {
	task_ID = nrk_task_TCB[i].task_ID;
	// only check activated tasks
	if(task_ID!=-1)
	{
    		for(j=0; j<NRK_MAX_TASKS; j++ )
    2e90:	df 5f       	subi	r29, 0xFF	; 255
    2e92:	fb e2       	ldi	r31, 0x2B	; 43
    2e94:	ef 0e       	add	r14, r31
    2e96:	f1 1c       	adc	r15, r1
    2e98:	d4 30       	cpi	r29, 0x04	; 4
    2e9a:	81 f7       	brne	.-32     	; 0x2e7c <nrk_start+0x5e>
    2e9c:	c8 cf       	rjmp	.-112    	; 0x2e2e <nrk_start+0x10>
    nrk_target_start();
    nrk_stack_pointer_init(); 
    nrk_start_high_ready_task();	

    // you should never get here    
    while(1);
    2e9e:	ff cf       	rjmp	.-2      	; 0x2e9e <nrk_start+0x80>

00002ea0 <nrk_TCB_init>:
}


int8_t nrk_TCB_init (nrk_task_type *Task, NRK_STK *ptos, NRK_STK *pbos, uint16_t stk_size, void *pext, uint16_t opt)
{
    2ea0:	cf 92       	push	r12
    2ea2:	df 92       	push	r13
    2ea4:	ef 92       	push	r14
    2ea6:	ff 92       	push	r15
    2ea8:	0f 93       	push	r16
    2eaa:	1f 93       	push	r17
    2eac:	cf 93       	push	r28
    2eae:	df 93       	push	r29
    2eb0:	ec 01       	movw	r28, r24
    2eb2:	8b 01       	movw	r16, r22
    2eb4:	7a 01       	movw	r14, r20
	
    //  Already in critical section so no needenter critical section
    if(Task->Type!=IDLE_TASK)
    2eb6:	89 85       	ldd	r24, Y+9	; 0x09
    2eb8:	82 30       	cpi	r24, 0x02	; 2
    2eba:	21 f0       	breq	.+8      	; 0x2ec4 <nrk_TCB_init+0x24>
    	Task->task_ID=nrk_task_init_cnt;
    2ebc:	80 91 ef 0a 	lds	r24, 0x0AEF
    2ec0:	88 83       	st	Y, r24
    2ec2:	01 c0       	rjmp	.+2      	; 0x2ec6 <nrk_TCB_init+0x26>
    else Task->task_ID=NRK_IDLE_TASK_ID;
    2ec4:	18 82       	st	Y, r1

    if(nrk_task_init_cnt>=NRK_MAX_TASKS) nrk_kernel_error_add(NRK_EXTRA_TASK,0);
    2ec6:	80 91 ef 0a 	lds	r24, 0x0AEF
    2eca:	84 30       	cpi	r24, 0x04	; 4
    2ecc:	20 f0       	brcs	.+8      	; 0x2ed6 <nrk_TCB_init+0x36>
    2ece:	60 e0       	ldi	r22, 0x00	; 0
    2ed0:	87 e0       	ldi	r24, 0x07	; 7
    2ed2:	0e 94 c8 1c 	call	0x3990	; 0x3990 <nrk_kernel_error_add>
    if(Task->Type!=IDLE_TASK) nrk_task_init_cnt++; 
    2ed6:	89 85       	ldd	r24, Y+9	; 0x09
    2ed8:	82 30       	cpi	r24, 0x02	; 2
    2eda:	29 f0       	breq	.+10     	; 0x2ee6 <nrk_TCB_init+0x46>
    2edc:	80 91 ef 0a 	lds	r24, 0x0AEF
    2ee0:	8f 5f       	subi	r24, 0xFF	; 255
    2ee2:	80 93 ef 0a 	sts	0x0AEF, r24
    if(nrk_task_init_cnt==NRK_IDLE_TASK_ID) nrk_task_init_cnt++;
    2ee6:	80 91 ef 0a 	lds	r24, 0x0AEF
    2eea:	81 11       	cpse	r24, r1
    2eec:	03 c0       	rjmp	.+6      	; 0x2ef4 <nrk_TCB_init+0x54>
    2eee:	81 e0       	ldi	r24, 0x01	; 1
    2ef0:	80 93 ef 0a 	sts	0x0AEF, r24
    //initialize member of TCB structure
    nrk_task_TCB[Task->task_ID].OSTaskStkPtr = ptos;
    2ef4:	38 81       	ld	r19, Y
    2ef6:	2b e2       	ldi	r18, 0x2B	; 43
    2ef8:	32 03       	mulsu	r19, r18
    2efa:	f0 01       	movw	r30, r0
    2efc:	11 24       	eor	r1, r1
    2efe:	e2 5c       	subi	r30, 0xC2	; 194
    2f00:	f5 4f       	sbci	r31, 0xF5	; 245
    2f02:	11 83       	std	Z+1, r17	; 0x01
    2f04:	00 83       	st	Z, r16
    nrk_task_TCB[Task->task_ID].task_prio = Task->prio;
    2f06:	88 85       	ldd	r24, Y+8	; 0x08
    2f08:	82 87       	std	Z+10, r24	; 0x0a
    nrk_task_TCB[Task->task_ID].task_state = SUSPENDED;
    2f0a:	38 81       	ld	r19, Y
    2f0c:	32 03       	mulsu	r19, r18
    2f0e:	f0 01       	movw	r30, r0
    2f10:	11 24       	eor	r1, r1
    2f12:	e2 5c       	subi	r30, 0xC2	; 194
    2f14:	f5 4f       	sbci	r31, 0xF5	; 245
    2f16:	83 e0       	ldi	r24, 0x03	; 3
    2f18:	81 87       	std	Z+9, r24	; 0x09
    
    nrk_task_TCB[Task->task_ID].task_ID = Task->task_ID;
    2f1a:	38 81       	ld	r19, Y
    2f1c:	32 03       	mulsu	r19, r18
    2f1e:	f0 01       	movw	r30, r0
    2f20:	11 24       	eor	r1, r1
    2f22:	e2 5c       	subi	r30, 0xC2	; 194
    2f24:	f5 4f       	sbci	r31, 0xF5	; 245
    2f26:	30 87       	std	Z+8, r19	; 0x08
    nrk_task_TCB[Task->task_ID].suspend_flag = 0;
    2f28:	08 81       	ld	r16, Y
    2f2a:	02 03       	mulsu	r16, r18
    2f2c:	80 01       	movw	r16, r0
    2f2e:	11 24       	eor	r1, r1
    2f30:	02 5c       	subi	r16, 0xC2	; 194
    2f32:	15 4f       	sbci	r17, 0xF5	; 245
    2f34:	f8 01       	movw	r30, r16
    2f36:	15 82       	std	Z+5, r1	; 0x05
    nrk_task_TCB[Task->task_ID].period= _nrk_time_to_ticks_long( &(Task->period) );
    2f38:	ce 01       	movw	r24, r28
    2f3a:	0b 96       	adiw	r24, 0x0b	; 11
    2f3c:	0e 94 e0 26 	call	0x4dc0	; 0x4dc0 <_nrk_time_to_ticks_long>
    2f40:	f8 01       	movw	r30, r16
    2f42:	61 a3       	std	Z+33, r22	; 0x21
    2f44:	72 a3       	std	Z+34, r23	; 0x22
    2f46:	83 a3       	std	Z+35, r24	; 0x23
    2f48:	94 a3       	std	Z+36, r25	; 0x24
    if(Task->period.secs > 4294967) nrk_kernel_error_add(NRK_PERIOD_OVERFLOW,Task->task_ID);
    2f4a:	8b 85       	ldd	r24, Y+11	; 0x0b
    2f4c:	9c 85       	ldd	r25, Y+12	; 0x0c
    2f4e:	ad 85       	ldd	r26, Y+13	; 0x0d
    2f50:	be 85       	ldd	r27, Y+14	; 0x0e
    2f52:	88 33       	cpi	r24, 0x38	; 56
    2f54:	99 48       	sbci	r25, 0x89	; 137
    2f56:	a1 44       	sbci	r26, 0x41	; 65
    2f58:	b1 05       	cpc	r27, r1
    2f5a:	20 f0       	brcs	.+8      	; 0x2f64 <nrk_TCB_init+0xc4>
    2f5c:	68 81       	ld	r22, Y
    2f5e:	86 e1       	ldi	r24, 0x16	; 22
    2f60:	0e 94 c8 1c 	call	0x3990	; 0x3990 <nrk_kernel_error_add>
    nrk_task_TCB[Task->task_ID].next_wakeup= _nrk_time_to_ticks_long( &(Task->offset));
    2f64:	c8 80       	ld	r12, Y
    2f66:	dd 24       	eor	r13, r13
    2f68:	c7 fc       	sbrc	r12, 7
    2f6a:	d0 94       	com	r13
    2f6c:	ce 01       	movw	r24, r28
    2f6e:	4b 96       	adiw	r24, 0x1b	; 27
    2f70:	0e 94 e0 26 	call	0x4dc0	; 0x4dc0 <_nrk_time_to_ticks_long>
    2f74:	1b e2       	ldi	r17, 0x2B	; 43
    2f76:	1c 9d       	mul	r17, r12
    2f78:	f0 01       	movw	r30, r0
    2f7a:	1d 9d       	mul	r17, r13
    2f7c:	f0 0d       	add	r31, r0
    2f7e:	11 24       	eor	r1, r1
    2f80:	e2 5c       	subi	r30, 0xC2	; 194
    2f82:	f5 4f       	sbci	r31, 0xF5	; 245
    2f84:	65 8b       	std	Z+21, r22	; 0x15
    2f86:	76 8b       	std	Z+22, r23	; 0x16
    2f88:	87 8b       	std	Z+23, r24	; 0x17
    2f8a:	90 8f       	std	Z+24, r25	; 0x18
    nrk_task_TCB[Task->task_ID].next_period= nrk_task_TCB[Task->task_ID].period+nrk_task_TCB[Task->task_ID].next_wakeup;
    2f8c:	28 81       	ld	r18, Y
    2f8e:	21 03       	mulsu	r18, r17
    2f90:	c0 01       	movw	r24, r0
    2f92:	11 24       	eor	r1, r1
    2f94:	9c 01       	movw	r18, r24
    2f96:	22 5c       	subi	r18, 0xC2	; 194
    2f98:	35 4f       	sbci	r19, 0xF5	; 245
    2f9a:	69 01       	movw	r12, r18
    2f9c:	f9 01       	movw	r30, r18
    2f9e:	45 89       	ldd	r20, Z+21	; 0x15
    2fa0:	56 89       	ldd	r21, Z+22	; 0x16
    2fa2:	67 89       	ldd	r22, Z+23	; 0x17
    2fa4:	70 8d       	ldd	r23, Z+24	; 0x18
    2fa6:	81 a1       	ldd	r24, Z+33	; 0x21
    2fa8:	92 a1       	ldd	r25, Z+34	; 0x22
    2faa:	a3 a1       	ldd	r26, Z+35	; 0x23
    2fac:	b4 a1       	ldd	r27, Z+36	; 0x24
    2fae:	84 0f       	add	r24, r20
    2fb0:	95 1f       	adc	r25, r21
    2fb2:	a6 1f       	adc	r26, r22
    2fb4:	b7 1f       	adc	r27, r23
    2fb6:	81 8f       	std	Z+25, r24	; 0x19
    2fb8:	92 8f       	std	Z+26, r25	; 0x1a
    2fba:	a3 8f       	std	Z+27, r26	; 0x1b
    2fbc:	b4 8f       	std	Z+28, r27	; 0x1c
    nrk_task_TCB[Task->task_ID].cpu_reserve= _nrk_time_to_ticks_long(&(Task->cpu_reserve));
    2fbe:	ce 01       	movw	r24, r28
    2fc0:	43 96       	adiw	r24, 0x13	; 19
    2fc2:	0e 94 e0 26 	call	0x4dc0	; 0x4dc0 <_nrk_time_to_ticks_long>
    2fc6:	f6 01       	movw	r30, r12
    2fc8:	65 a3       	std	Z+37, r22	; 0x25
    2fca:	76 a3       	std	Z+38, r23	; 0x26
    2fcc:	87 a3       	std	Z+39, r24	; 0x27
    2fce:	90 a7       	std	Z+40, r25	; 0x28
    nrk_task_TCB[Task->task_ID].cpu_remaining = nrk_task_TCB[Task->task_ID].cpu_reserve;
    2fd0:	28 81       	ld	r18, Y
    2fd2:	21 03       	mulsu	r18, r17
    2fd4:	f0 01       	movw	r30, r0
    2fd6:	11 24       	eor	r1, r1
    2fd8:	e2 5c       	subi	r30, 0xC2	; 194
    2fda:	f5 4f       	sbci	r31, 0xF5	; 245
    2fdc:	85 a1       	ldd	r24, Z+37	; 0x25
    2fde:	96 a1       	ldd	r25, Z+38	; 0x26
    2fe0:	a7 a1       	ldd	r26, Z+39	; 0x27
    2fe2:	b0 a5       	ldd	r27, Z+40	; 0x28
    2fe4:	85 8f       	std	Z+29, r24	; 0x1d
    2fe6:	96 8f       	std	Z+30, r25	; 0x1e
    2fe8:	a7 8f       	std	Z+31, r26	; 0x1f
    2fea:	b0 a3       	std	Z+32, r27	; 0x20
    nrk_task_TCB[Task->task_ID].num_periods = 1;
    2fec:	81 e0       	ldi	r24, 0x01	; 1
    2fee:	90 e0       	ldi	r25, 0x00	; 0
    2ff0:	92 a7       	std	Z+42, r25	; 0x2a
    2ff2:	81 a7       	std	Z+41, r24	; 0x29
    nrk_task_TCB[Task->task_ID].OSTCBStkBottom = pbos;
    2ff4:	f3 82       	std	Z+3, r15	; 0x03
    2ff6:	e2 82       	std	Z+2, r14	; 0x02
    nrk_task_TCB[Task->task_ID].errno= NRK_OK;
    2ff8:	84 87       	std	Z+12, r24	; 0x0c
	         

			
    return NRK_OK;

}
    2ffa:	df 91       	pop	r29
    2ffc:	cf 91       	pop	r28
    2ffe:	1f 91       	pop	r17
    3000:	0f 91       	pop	r16
    3002:	ff 90       	pop	r15
    3004:	ef 90       	pop	r14
    3006:	df 90       	pop	r13
    3008:	cf 90       	pop	r12
    300a:	08 95       	ret

0000300c <_nrk_timer_tick>:
void _nrk_timer_tick(void)
{
	// want to do something before the scheduler gets called? 
	// Go ahead and put it here...

	_nrk_scheduler();
    300c:	0c 94 68 27 	jmp	0x4ed0	; 0x4ed0 <_nrk_scheduler>

00003010 <nrk_version>:


uint16_t nrk_version (void)
{
    return (NRK_VERSION);
}
    3010:	85 e6       	ldi	r24, 0x65	; 101
    3012:	90 e0       	ldi	r25, 0x00	; 0
    3014:	08 95       	ret

00003016 <nrk_stats_reset>:
#ifdef NRK_STATS_TRACKER
void nrk_stats_reset()
{
    uint8_t i;

    _nrk_stats_sleep_time.secs=0;
    3016:	10 92 1a 07 	sts	0x071A, r1
    301a:	10 92 1b 07 	sts	0x071B, r1
    301e:	10 92 1c 07 	sts	0x071C, r1
    3022:	10 92 1d 07 	sts	0x071D, r1
    _nrk_stats_sleep_time.nano_secs=0;
    3026:	10 92 1e 07 	sts	0x071E, r1
    302a:	10 92 1f 07 	sts	0x071F, r1
    302e:	10 92 20 07 	sts	0x0720, r1
    3032:	10 92 21 07 	sts	0x0721, r1
    3036:	e4 ef       	ldi	r30, 0xF4	; 244
    3038:	f8 e0       	ldi	r31, 0x08	; 8
    303a:	80 e0       	ldi	r24, 0x00	; 0
    303c:	90 e0       	ldi	r25, 0x00	; 0
    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
        cur_task_stats[i].total_ticks=0;
    303e:	10 82       	st	Z, r1
    3040:	11 82       	std	Z+1, r1	; 0x01
    3042:	12 82       	std	Z+2, r1	; 0x02
    3044:	13 82       	std	Z+3, r1	; 0x03
        cur_task_stats[i].max_exec_ticks=0;
    3046:	10 86       	std	Z+8, r1	; 0x08
    3048:	11 86       	std	Z+9, r1	; 0x09
    304a:	12 86       	std	Z+10, r1	; 0x0a
    304c:	13 86       	std	Z+11, r1	; 0x0b
        cur_task_stats[i].min_exec_ticks=0;
    304e:	14 82       	std	Z+4, r1	; 0x04
    3050:	15 82       	std	Z+5, r1	; 0x05
    3052:	16 82       	std	Z+6, r1	; 0x06
    3054:	17 82       	std	Z+7, r1	; 0x07
        cur_task_stats[i].last_exec_ticks=0;
    3056:	14 86       	std	Z+12, r1	; 0x0c
    3058:	15 86       	std	Z+13, r1	; 0x0d
    305a:	16 86       	std	Z+14, r1	; 0x0e
    305c:	17 86       	std	Z+15, r1	; 0x0f
        cur_task_stats[i].swapped_in=0;
    305e:	10 8a       	std	Z+16, r1	; 0x10
    3060:	11 8a       	std	Z+17, r1	; 0x11
    3062:	12 8a       	std	Z+18, r1	; 0x12
    3064:	13 8a       	std	Z+19, r1	; 0x13
        cur_task_stats[i].preempted=0;
    3066:	10 8e       	std	Z+24, r1	; 0x18
    3068:	11 8e       	std	Z+25, r1	; 0x19
    306a:	12 8e       	std	Z+26, r1	; 0x1a
    306c:	13 8e       	std	Z+27, r1	; 0x1b
    306e:	dc 01       	movw	r26, r24
    3070:	ac 50       	subi	r26, 0x0C	; 12
    3072:	b7 4f       	sbci	r27, 0xF7	; 247
        cur_task_stats[i].violations=0;
    3074:	5c 96       	adiw	r26, 0x1c	; 28
    3076:	1c 92       	st	X, r1
    3078:	5c 97       	sbiw	r26, 0x1c	; 28
        cur_task_stats[i].overflow=0;
    307a:	5d 96       	adiw	r26, 0x1d	; 29
    307c:	1c 92       	st	X, r1
    307e:	7e 96       	adiw	r30, 0x1e	; 30
    3080:	4e 96       	adiw	r24, 0x1e	; 30
{
    uint8_t i;

    _nrk_stats_sleep_time.secs=0;
    _nrk_stats_sleep_time.nano_secs=0;
    for(i=0; i<NRK_MAX_TASKS; i++ )
    3082:	88 37       	cpi	r24, 0x78	; 120
    3084:	91 05       	cpc	r25, r1
    3086:	d9 f6       	brne	.-74     	; 0x303e <nrk_stats_reset+0x28>
        cur_task_stats[i].preempted=0;
        cur_task_stats[i].violations=0;
        cur_task_stats[i].overflow=0;
    }

}
    3088:	08 95       	ret

0000308a <_nrk_stats_sleep>:


void _nrk_stats_sleep(uint8_t t)
{
    308a:	0f 93       	push	r16
    308c:	1f 93       	push	r17
//_nrk_stats_sleep_time+=t;
    _nrk_stats_sleep_time.nano_secs+=t*NANOS_PER_TICK;
    308e:	ea e1       	ldi	r30, 0x1A	; 26
    3090:	f7 e0       	ldi	r31, 0x07	; 7
    3092:	a8 2f       	mov	r26, r24
    3094:	b0 e0       	ldi	r27, 0x00	; 0
    3096:	23 eb       	ldi	r18, 0xB3	; 179
    3098:	36 ee       	ldi	r19, 0xE6	; 230
    309a:	4e e0       	ldi	r20, 0x0E	; 14
    309c:	50 e0       	ldi	r21, 0x00	; 0
    309e:	0e 94 b0 31 	call	0x6360	; 0x6360 <__muluhisi3>
    30a2:	04 81       	ldd	r16, Z+4	; 0x04
    30a4:	15 81       	ldd	r17, Z+5	; 0x05
    30a6:	26 81       	ldd	r18, Z+6	; 0x06
    30a8:	37 81       	ldd	r19, Z+7	; 0x07
    30aa:	dc 01       	movw	r26, r24
    30ac:	cb 01       	movw	r24, r22
    30ae:	80 0f       	add	r24, r16
    30b0:	91 1f       	adc	r25, r17
    30b2:	a2 1f       	adc	r26, r18
    30b4:	b3 1f       	adc	r27, r19
    30b6:	84 83       	std	Z+4, r24	; 0x04
    30b8:	95 83       	std	Z+5, r25	; 0x05
    30ba:	a6 83       	std	Z+6, r26	; 0x06
    30bc:	b7 83       	std	Z+7, r27	; 0x07
    nrk_time_compact_nanos(&_nrk_stats_sleep_time);
    30be:	cf 01       	movw	r24, r30
}
    30c0:	1f 91       	pop	r17
    30c2:	0f 91       	pop	r16

void _nrk_stats_sleep(uint8_t t)
{
//_nrk_stats_sleep_time+=t;
    _nrk_stats_sleep_time.nano_secs+=t*NANOS_PER_TICK;
    nrk_time_compact_nanos(&_nrk_stats_sleep_time);
    30c4:	0c 94 ad 25 	jmp	0x4b5a	; 0x4b5a <nrk_time_compact_nanos>

000030c8 <nrk_stats_get_deep_sleep>:
}

void nrk_stats_get_deep_sleep(nrk_time_t *t)
{
    t->secs=_nrk_stats_sleep_time.secs;
    30c8:	ea e1       	ldi	r30, 0x1A	; 26
    30ca:	f7 e0       	ldi	r31, 0x07	; 7
    30cc:	40 81       	ld	r20, Z
    30ce:	51 81       	ldd	r21, Z+1	; 0x01
    30d0:	62 81       	ldd	r22, Z+2	; 0x02
    30d2:	73 81       	ldd	r23, Z+3	; 0x03
    30d4:	dc 01       	movw	r26, r24
    30d6:	4d 93       	st	X+, r20
    30d8:	5d 93       	st	X+, r21
    30da:	6d 93       	st	X+, r22
    30dc:	7c 93       	st	X, r23
    30de:	13 97       	sbiw	r26, 0x03	; 3
    t->nano_secs=_nrk_stats_sleep_time.nano_secs;
    30e0:	44 81       	ldd	r20, Z+4	; 0x04
    30e2:	55 81       	ldd	r21, Z+5	; 0x05
    30e4:	66 81       	ldd	r22, Z+6	; 0x06
    30e6:	77 81       	ldd	r23, Z+7	; 0x07
    30e8:	fc 01       	movw	r30, r24
    30ea:	44 83       	std	Z+4, r20	; 0x04
    30ec:	55 83       	std	Z+5, r21	; 0x05
    30ee:	66 83       	std	Z+6, r22	; 0x06
    30f0:	77 83       	std	Z+7, r23	; 0x07
    30f2:	08 95       	ret

000030f4 <_nrk_stats_add_violation>:
}

void _nrk_stats_add_violation(uint8_t task_id)
{
    if( cur_task_stats[task_id].overflow==1) return;
    30f4:	2e e1       	ldi	r18, 0x1E	; 30
    30f6:	82 9f       	mul	r24, r18
    30f8:	c0 01       	movw	r24, r0
    30fa:	11 24       	eor	r1, r1
    30fc:	fc 01       	movw	r30, r24
    30fe:	ec 50       	subi	r30, 0x0C	; 12
    3100:	f7 4f       	sbci	r31, 0xF7	; 247
    3102:	85 8d       	ldd	r24, Z+29	; 0x1d
    3104:	81 30       	cpi	r24, 0x01	; 1
    3106:	39 f0       	breq	.+14     	; 0x3116 <_nrk_stats_add_violation+0x22>
    cur_task_stats[task_id].violations++;
    3108:	84 8d       	ldd	r24, Z+28	; 0x1c
    310a:	8f 5f       	subi	r24, 0xFF	; 255
    310c:	84 8f       	std	Z+28, r24	; 0x1c
    if(cur_task_stats[task_id].violations==255) cur_task_stats[task_id].overflow=1;
    310e:	8f 3f       	cpi	r24, 0xFF	; 255
    3110:	11 f4       	brne	.+4      	; 0x3116 <_nrk_stats_add_violation+0x22>
    3112:	81 e0       	ldi	r24, 0x01	; 1
    3114:	85 8f       	std	Z+29, r24	; 0x1d
    3116:	08 95       	ret

00003118 <_nrk_stats_task_start>:


// task_id is the PID of the task in question
void _nrk_stats_task_start(uint8_t task_id)
{
    if( cur_task_stats[task_id].overflow==1) return;
    3118:	2e e1       	ldi	r18, 0x1E	; 30
    311a:	82 9f       	mul	r24, r18
    311c:	c0 01       	movw	r24, r0
    311e:	11 24       	eor	r1, r1
    3120:	fc 01       	movw	r30, r24
    3122:	ec 50       	subi	r30, 0x0C	; 12
    3124:	f7 4f       	sbci	r31, 0xF7	; 247
    3126:	85 8d       	ldd	r24, Z+29	; 0x1d
    3128:	81 30       	cpi	r24, 0x01	; 1
    312a:	b1 f0       	breq	.+44     	; 0x3158 <_nrk_stats_task_start+0x40>
    cur_task_stats[task_id].cur_ticks=0;
    312c:	14 8a       	std	Z+20, r1	; 0x14
    312e:	15 8a       	std	Z+21, r1	; 0x15
    3130:	16 8a       	std	Z+22, r1	; 0x16
    3132:	17 8a       	std	Z+23, r1	; 0x17
    cur_task_stats[task_id].swapped_in++;
    3134:	80 89       	ldd	r24, Z+16	; 0x10
    3136:	91 89       	ldd	r25, Z+17	; 0x11
    3138:	a2 89       	ldd	r26, Z+18	; 0x12
    313a:	b3 89       	ldd	r27, Z+19	; 0x13
    313c:	01 96       	adiw	r24, 0x01	; 1
    313e:	a1 1d       	adc	r26, r1
    3140:	b1 1d       	adc	r27, r1
    3142:	80 8b       	std	Z+16, r24	; 0x10
    3144:	91 8b       	std	Z+17, r25	; 0x11
    3146:	a2 8b       	std	Z+18, r26	; 0x12
    3148:	b3 8b       	std	Z+19, r27	; 0x13
    if(cur_task_stats[task_id].swapped_in==(UINT32_MAX-1)) cur_task_stats[task_id].overflow=1;
    314a:	8e 3f       	cpi	r24, 0xFE	; 254
    314c:	9f 4f       	sbci	r25, 0xFF	; 255
    314e:	af 4f       	sbci	r26, 0xFF	; 255
    3150:	bf 4f       	sbci	r27, 0xFF	; 255
    3152:	11 f4       	brne	.+4      	; 0x3158 <_nrk_stats_task_start+0x40>
    3154:	81 e0       	ldi	r24, 0x01	; 1
    3156:	85 8f       	std	Z+29, r24	; 0x1d
    3158:	08 95       	ret

0000315a <_nrk_stats_task_preempted>:
}


void _nrk_stats_task_preempted(uint8_t task_id, uint8_t ticks)
{
    315a:	0f 93       	push	r16
    315c:	1f 93       	push	r17
    if( cur_task_stats[task_id].overflow==1) return;
    315e:	2e e1       	ldi	r18, 0x1E	; 30
    3160:	82 9f       	mul	r24, r18
    3162:	c0 01       	movw	r24, r0
    3164:	11 24       	eor	r1, r1
    3166:	fc 01       	movw	r30, r24
    3168:	ec 50       	subi	r30, 0x0C	; 12
    316a:	f7 4f       	sbci	r31, 0xF7	; 247
    316c:	85 8d       	ldd	r24, Z+29	; 0x1d
    316e:	81 30       	cpi	r24, 0x01	; 1
    3170:	71 f1       	breq	.+92     	; 0x31ce <_nrk_stats_task_preempted+0x74>
    cur_task_stats[task_id].preempted++;
    3172:	80 8d       	ldd	r24, Z+24	; 0x18
    3174:	91 8d       	ldd	r25, Z+25	; 0x19
    3176:	a2 8d       	ldd	r26, Z+26	; 0x1a
    3178:	b3 8d       	ldd	r27, Z+27	; 0x1b
    317a:	01 96       	adiw	r24, 0x01	; 1
    317c:	a1 1d       	adc	r26, r1
    317e:	b1 1d       	adc	r27, r1
    3180:	80 8f       	std	Z+24, r24	; 0x18
    3182:	91 8f       	std	Z+25, r25	; 0x19
    3184:	a2 8f       	std	Z+26, r26	; 0x1a
    3186:	b3 8f       	std	Z+27, r27	; 0x1b
    cur_task_stats[task_id].cur_ticks+=ticks;
    3188:	46 2f       	mov	r20, r22
    318a:	50 e0       	ldi	r21, 0x00	; 0
    318c:	60 e0       	ldi	r22, 0x00	; 0
    318e:	70 e0       	ldi	r23, 0x00	; 0
    3190:	04 89       	ldd	r16, Z+20	; 0x14
    3192:	15 89       	ldd	r17, Z+21	; 0x15
    3194:	26 89       	ldd	r18, Z+22	; 0x16
    3196:	37 89       	ldd	r19, Z+23	; 0x17
    3198:	04 0f       	add	r16, r20
    319a:	15 1f       	adc	r17, r21
    319c:	26 1f       	adc	r18, r22
    319e:	37 1f       	adc	r19, r23
    31a0:	04 8b       	std	Z+20, r16	; 0x14
    31a2:	15 8b       	std	Z+21, r17	; 0x15
    31a4:	26 8b       	std	Z+22, r18	; 0x16
    31a6:	37 8b       	std	Z+23, r19	; 0x17
    cur_task_stats[task_id].total_ticks+=ticks;
    31a8:	00 81       	ld	r16, Z
    31aa:	11 81       	ldd	r17, Z+1	; 0x01
    31ac:	22 81       	ldd	r18, Z+2	; 0x02
    31ae:	33 81       	ldd	r19, Z+3	; 0x03
    31b0:	40 0f       	add	r20, r16
    31b2:	51 1f       	adc	r21, r17
    31b4:	62 1f       	adc	r22, r18
    31b6:	73 1f       	adc	r23, r19
    31b8:	40 83       	st	Z, r20
    31ba:	51 83       	std	Z+1, r21	; 0x01
    31bc:	62 83       	std	Z+2, r22	; 0x02
    31be:	73 83       	std	Z+3, r23	; 0x03
    if(cur_task_stats[task_id].preempted==(UINT32_MAX-1)) cur_task_stats[task_id].overflow=1;
    31c0:	8e 3f       	cpi	r24, 0xFE	; 254
    31c2:	9f 4f       	sbci	r25, 0xFF	; 255
    31c4:	af 4f       	sbci	r26, 0xFF	; 255
    31c6:	bf 4f       	sbci	r27, 0xFF	; 255
    31c8:	11 f4       	brne	.+4      	; 0x31ce <_nrk_stats_task_preempted+0x74>
    31ca:	81 e0       	ldi	r24, 0x01	; 1
    31cc:	85 8f       	std	Z+29, r24	; 0x1d
}
    31ce:	1f 91       	pop	r17
    31d0:	0f 91       	pop	r16
    31d2:	08 95       	ret

000031d4 <_nrk_stats_task_suspend>:

void _nrk_stats_task_suspend(uint8_t task_id, uint8_t ticks)
{
    31d4:	cf 92       	push	r12
    31d6:	df 92       	push	r13
    31d8:	ef 92       	push	r14
    31da:	ff 92       	push	r15
    if( cur_task_stats[task_id].overflow==1) return;
    31dc:	28 2f       	mov	r18, r24
    31de:	30 e0       	ldi	r19, 0x00	; 0
    31e0:	9e e1       	ldi	r25, 0x1E	; 30
    31e2:	89 9f       	mul	r24, r25
    31e4:	f0 01       	movw	r30, r0
    31e6:	11 24       	eor	r1, r1
    31e8:	ec 50       	subi	r30, 0x0C	; 12
    31ea:	f7 4f       	sbci	r31, 0xF7	; 247
    31ec:	85 8d       	ldd	r24, Z+29	; 0x1d
    31ee:	81 30       	cpi	r24, 0x01	; 1
    31f0:	09 f4       	brne	.+2      	; 0x31f4 <_nrk_stats_task_suspend+0x20>
    31f2:	4b c0       	rjmp	.+150    	; 0x328a <_nrk_stats_task_suspend+0xb6>
    cur_task_stats[task_id].last_exec_ticks = cur_task_stats[task_id].cur_ticks+ticks;
    31f4:	46 2f       	mov	r20, r22
    31f6:	50 e0       	ldi	r21, 0x00	; 0
    31f8:	60 e0       	ldi	r22, 0x00	; 0
    31fa:	70 e0       	ldi	r23, 0x00	; 0
    31fc:	84 89       	ldd	r24, Z+20	; 0x14
    31fe:	95 89       	ldd	r25, Z+21	; 0x15
    3200:	a6 89       	ldd	r26, Z+22	; 0x16
    3202:	b7 89       	ldd	r27, Z+23	; 0x17
    3204:	84 0f       	add	r24, r20
    3206:	95 1f       	adc	r25, r21
    3208:	a6 1f       	adc	r26, r22
    320a:	b7 1f       	adc	r27, r23
    320c:	84 87       	std	Z+12, r24	; 0x0c
    320e:	95 87       	std	Z+13, r25	; 0x0d
    3210:	a6 87       	std	Z+14, r26	; 0x0e
    3212:	b7 87       	std	Z+15, r27	; 0x0f
    cur_task_stats[task_id].total_ticks+=ticks;
    3214:	c0 80       	ld	r12, Z
    3216:	d1 80       	ldd	r13, Z+1	; 0x01
    3218:	e2 80       	ldd	r14, Z+2	; 0x02
    321a:	f3 80       	ldd	r15, Z+3	; 0x03
    321c:	4c 0d       	add	r20, r12
    321e:	5d 1d       	adc	r21, r13
    3220:	6e 1d       	adc	r22, r14
    3222:	7f 1d       	adc	r23, r15
    3224:	40 83       	st	Z, r20
    3226:	51 83       	std	Z+1, r21	; 0x01
    3228:	62 83       	std	Z+2, r22	; 0x02
    322a:	73 83       	std	Z+3, r23	; 0x03

    if(cur_task_stats[task_id].min_exec_ticks==0 || cur_task_stats[task_id].last_exec_ticks<cur_task_stats[task_id].min_exec_ticks)
    322c:	44 81       	ldd	r20, Z+4	; 0x04
    322e:	55 81       	ldd	r21, Z+5	; 0x05
    3230:	66 81       	ldd	r22, Z+6	; 0x06
    3232:	77 81       	ldd	r23, Z+7	; 0x07
    3234:	41 15       	cp	r20, r1
    3236:	51 05       	cpc	r21, r1
    3238:	61 05       	cpc	r22, r1
    323a:	71 05       	cpc	r23, r1
    323c:	29 f0       	breq	.+10     	; 0x3248 <_nrk_stats_task_suspend+0x74>
    323e:	84 17       	cp	r24, r20
    3240:	95 07       	cpc	r25, r21
    3242:	a6 07       	cpc	r26, r22
    3244:	b7 07       	cpc	r27, r23
    3246:	60 f4       	brcc	.+24     	; 0x3260 <_nrk_stats_task_suspend+0x8c>
        cur_task_stats[task_id].min_exec_ticks=cur_task_stats[task_id].last_exec_ticks;
    3248:	4e e1       	ldi	r20, 0x1E	; 30
    324a:	42 9f       	mul	r20, r18
    324c:	f0 01       	movw	r30, r0
    324e:	43 9f       	mul	r20, r19
    3250:	f0 0d       	add	r31, r0
    3252:	11 24       	eor	r1, r1
    3254:	ec 50       	subi	r30, 0x0C	; 12
    3256:	f7 4f       	sbci	r31, 0xF7	; 247
    3258:	84 83       	std	Z+4, r24	; 0x04
    325a:	95 83       	std	Z+5, r25	; 0x05
    325c:	a6 83       	std	Z+6, r26	; 0x06
    325e:	b7 83       	std	Z+7, r27	; 0x07

    if(cur_task_stats[task_id].last_exec_ticks>cur_task_stats[task_id].max_exec_ticks)
    3260:	4e e1       	ldi	r20, 0x1E	; 30
    3262:	42 9f       	mul	r20, r18
    3264:	f0 01       	movw	r30, r0
    3266:	43 9f       	mul	r20, r19
    3268:	f0 0d       	add	r31, r0
    326a:	11 24       	eor	r1, r1
    326c:	ec 50       	subi	r30, 0x0C	; 12
    326e:	f7 4f       	sbci	r31, 0xF7	; 247
    3270:	40 85       	ldd	r20, Z+8	; 0x08
    3272:	51 85       	ldd	r21, Z+9	; 0x09
    3274:	62 85       	ldd	r22, Z+10	; 0x0a
    3276:	73 85       	ldd	r23, Z+11	; 0x0b
    3278:	48 17       	cp	r20, r24
    327a:	59 07       	cpc	r21, r25
    327c:	6a 07       	cpc	r22, r26
    327e:	7b 07       	cpc	r23, r27
    3280:	20 f4       	brcc	.+8      	; 0x328a <_nrk_stats_task_suspend+0xb6>
        cur_task_stats[task_id].max_exec_ticks=cur_task_stats[task_id].last_exec_ticks;
    3282:	80 87       	std	Z+8, r24	; 0x08
    3284:	91 87       	std	Z+9, r25	; 0x09
    3286:	a2 87       	std	Z+10, r26	; 0x0a
    3288:	b3 87       	std	Z+11, r27	; 0x0b

}
    328a:	ff 90       	pop	r15
    328c:	ef 90       	pop	r14
    328e:	df 90       	pop	r13
    3290:	cf 90       	pop	r12
    3292:	08 95       	ret

00003294 <nrk_stats_display_pid>:



void nrk_stats_display_pid(uint8_t pid)
{
    3294:	8f 92       	push	r8
    3296:	9f 92       	push	r9
    3298:	af 92       	push	r10
    329a:	bf 92       	push	r11
    329c:	cf 92       	push	r12
    329e:	df 92       	push	r13
    32a0:	ef 92       	push	r14
    32a2:	ff 92       	push	r15
    32a4:	0f 93       	push	r16
    32a6:	1f 93       	push	r17
    32a8:	cf 93       	push	r28
    32aa:	df 93       	push	r29
    32ac:	cd b7       	in	r28, 0x3d	; 61
    32ae:	de b7       	in	r29, 0x3e	; 62
    32b0:	28 97       	sbiw	r28, 0x08	; 8
    32b2:	0f b6       	in	r0, 0x3f	; 63
    32b4:	f8 94       	cli
    32b6:	de bf       	out	0x3e, r29	; 62
    32b8:	0f be       	out	0x3f, r0	; 63
    32ba:	cd bf       	out	0x3d, r28	; 61
    32bc:	18 2f       	mov	r17, r24
    nrk_time_t t;

    nrk_kprintf( PSTR( " Task ID: "));
    32be:	84 e7       	ldi	r24, 0x74	; 116
    32c0:	93 e0       	ldi	r25, 0x03	; 3
    32c2:	0e 94 d4 11 	call	0x23a8	; 0x23a8 <nrk_kprintf>
    printf( "%d",pid );
    32c6:	a1 2e       	mov	r10, r17
    32c8:	b1 2c       	mov	r11, r1
    32ca:	1f 92       	push	r1
    32cc:	1f 93       	push	r17
    32ce:	87 e1       	ldi	r24, 0x17	; 23
    32d0:	93 e0       	ldi	r25, 0x03	; 3
    32d2:	9f 93       	push	r25
    32d4:	8f 93       	push	r24
    32d6:	0e 94 1a 33 	call	0x6634	; 0x6634 <printf>
    if(pid==NRK_IDLE_TASK_ID)
    32da:	0f 90       	pop	r0
    32dc:	0f 90       	pop	r0
    32de:	0f 90       	pop	r0
    32e0:	0f 90       	pop	r0
    32e2:	11 11       	cpse	r17, r1
    32e4:	52 c0       	rjmp	.+164    	; 0x338a <nrk_stats_display_pid+0xf6>
    {
        nrk_kprintf( PSTR( "\r\n   Total System Uptime: "));
    32e6:	89 e5       	ldi	r24, 0x59	; 89
    32e8:	93 e0       	ldi	r25, 0x03	; 3
    32ea:	0e 94 d4 11 	call	0x23a8	; 0x23a8 <nrk_kprintf>
        nrk_time_get(&t);
    32ee:	ce 01       	movw	r24, r28
    32f0:	01 96       	adiw	r24, 0x01	; 1
    32f2:	0e 94 c4 24 	call	0x4988	; 0x4988 <nrk_time_get>
        printf( "%lu secs %lu ms", t.secs, t.nano_secs/NANOS_PER_MS );
    32f6:	6d 81       	ldd	r22, Y+5	; 0x05
    32f8:	7e 81       	ldd	r23, Y+6	; 0x06
    32fa:	8f 81       	ldd	r24, Y+7	; 0x07
    32fc:	98 85       	ldd	r25, Y+8	; 0x08
    32fe:	e0 e4       	ldi	r30, 0x40	; 64
    3300:	ce 2e       	mov	r12, r30
    3302:	e2 e4       	ldi	r30, 0x42	; 66
    3304:	de 2e       	mov	r13, r30
    3306:	ef e0       	ldi	r30, 0x0F	; 15
    3308:	ee 2e       	mov	r14, r30
    330a:	f1 2c       	mov	r15, r1
    330c:	a7 01       	movw	r20, r14
    330e:	96 01       	movw	r18, r12
    3310:	0e 94 df 31 	call	0x63be	; 0x63be <__udivmodsi4>
    3314:	5f 93       	push	r21
    3316:	4f 93       	push	r20
    3318:	3f 93       	push	r19
    331a:	2f 93       	push	r18
    331c:	8c 81       	ldd	r24, Y+4	; 0x04
    331e:	8f 93       	push	r24
    3320:	8b 81       	ldd	r24, Y+3	; 0x03
    3322:	8f 93       	push	r24
    3324:	8a 81       	ldd	r24, Y+2	; 0x02
    3326:	8f 93       	push	r24
    3328:	89 81       	ldd	r24, Y+1	; 0x01
    332a:	8f 93       	push	r24
    332c:	0a e1       	ldi	r16, 0x1A	; 26
    332e:	13 e0       	ldi	r17, 0x03	; 3
    3330:	1f 93       	push	r17
    3332:	0f 93       	push	r16
    3334:	0e 94 1a 33 	call	0x6634	; 0x6634 <printf>
        nrk_kprintf( PSTR( "\r\n   Idle Task Deep Sleep Time: "));
    3338:	88 e3       	ldi	r24, 0x38	; 56
    333a:	93 e0       	ldi	r25, 0x03	; 3
    333c:	0e 94 d4 11 	call	0x23a8	; 0x23a8 <nrk_kprintf>
        //t=_nrk_ticks_to_time(_nrk_stats_sleep_time);
        //printf( "%lu secs %lu ms", t.secs, t.nano_secs/NANOS_PER_MS );
        printf( "%lu secs %lu ms", _nrk_stats_sleep_time.secs, _nrk_stats_sleep_time.nano_secs/NANOS_PER_MS);
    3340:	60 91 1e 07 	lds	r22, 0x071E
    3344:	70 91 1f 07 	lds	r23, 0x071F
    3348:	80 91 20 07 	lds	r24, 0x0720
    334c:	90 91 21 07 	lds	r25, 0x0721
    3350:	a7 01       	movw	r20, r14
    3352:	96 01       	movw	r18, r12
    3354:	0e 94 df 31 	call	0x63be	; 0x63be <__udivmodsi4>
    3358:	5f 93       	push	r21
    335a:	4f 93       	push	r20
    335c:	3f 93       	push	r19
    335e:	2f 93       	push	r18
    3360:	80 91 1d 07 	lds	r24, 0x071D
    3364:	8f 93       	push	r24
    3366:	80 91 1c 07 	lds	r24, 0x071C
    336a:	8f 93       	push	r24
    336c:	80 91 1b 07 	lds	r24, 0x071B
    3370:	8f 93       	push	r24
    3372:	80 91 1a 07 	lds	r24, 0x071A
    3376:	8f 93       	push	r24
    3378:	1f 93       	push	r17
    337a:	0f 93       	push	r16
    337c:	0e 94 1a 33 	call	0x6634	; 0x6634 <printf>
    3380:	0f b6       	in	r0, 0x3f	; 63
    3382:	f8 94       	cli
    3384:	de bf       	out	0x3e, r29	; 62
    3386:	0f be       	out	0x3f, r0	; 63
    3388:	cd bf       	out	0x3d, r28	; 61
    }
    nrk_kprintf( PSTR( "\r\n   Total CPU: "));
    338a:	87 e2       	ldi	r24, 0x27	; 39
    338c:	93 e0       	ldi	r25, 0x03	; 3
    338e:	0e 94 d4 11 	call	0x23a8	; 0x23a8 <nrk_kprintf>
    t=_nrk_ticks_to_time(cur_task_stats[pid].total_ticks);
    3392:	8e e1       	ldi	r24, 0x1E	; 30
    3394:	8a 9d       	mul	r24, r10
    3396:	80 01       	movw	r16, r0
    3398:	8b 9d       	mul	r24, r11
    339a:	10 0d       	add	r17, r0
    339c:	11 24       	eor	r1, r1
    339e:	0c 50       	subi	r16, 0x0C	; 12
    33a0:	17 4f       	sbci	r17, 0xF7	; 247
    33a2:	f8 01       	movw	r30, r16
    33a4:	60 81       	ld	r22, Z
    33a6:	71 81       	ldd	r23, Z+1	; 0x01
    33a8:	82 81       	ldd	r24, Z+2	; 0x02
    33aa:	93 81       	ldd	r25, Z+3	; 0x03
    33ac:	0e 94 a9 26 	call	0x4d52	; 0x4d52 <_nrk_ticks_to_time>
    33b0:	29 83       	std	Y+1, r18	; 0x01
    33b2:	3a 83       	std	Y+2, r19	; 0x02
    33b4:	4b 83       	std	Y+3, r20	; 0x03
    33b6:	5c 83       	std	Y+4, r21	; 0x04
    33b8:	6d 83       	std	Y+5, r22	; 0x05
    33ba:	7e 83       	std	Y+6, r23	; 0x06
    33bc:	8f 83       	std	Y+7, r24	; 0x07
    33be:	98 87       	std	Y+8, r25	; 0x08
    printf( "%lu secs %lu ms", t.secs, t.nano_secs/NANOS_PER_MS );
    33c0:	6d 81       	ldd	r22, Y+5	; 0x05
    33c2:	7e 81       	ldd	r23, Y+6	; 0x06
    33c4:	8f 81       	ldd	r24, Y+7	; 0x07
    33c6:	98 85       	ldd	r25, Y+8	; 0x08
    33c8:	20 e4       	ldi	r18, 0x40	; 64
    33ca:	82 2e       	mov	r8, r18
    33cc:	22 e4       	ldi	r18, 0x42	; 66
    33ce:	92 2e       	mov	r9, r18
    33d0:	2f e0       	ldi	r18, 0x0F	; 15
    33d2:	a2 2e       	mov	r10, r18
    33d4:	b1 2c       	mov	r11, r1
    33d6:	a5 01       	movw	r20, r10
    33d8:	94 01       	movw	r18, r8
    33da:	0e 94 df 31 	call	0x63be	; 0x63be <__udivmodsi4>
    33de:	5f 93       	push	r21
    33e0:	4f 93       	push	r20
    33e2:	3f 93       	push	r19
    33e4:	2f 93       	push	r18
    33e6:	8c 81       	ldd	r24, Y+4	; 0x04
    33e8:	8f 93       	push	r24
    33ea:	8b 81       	ldd	r24, Y+3	; 0x03
    33ec:	8f 93       	push	r24
    33ee:	8a 81       	ldd	r24, Y+2	; 0x02
    33f0:	8f 93       	push	r24
    33f2:	89 81       	ldd	r24, Y+1	; 0x01
    33f4:	8f 93       	push	r24
    33f6:	3a e1       	ldi	r19, 0x1A	; 26
    33f8:	e3 2e       	mov	r14, r19
    33fa:	33 e0       	ldi	r19, 0x03	; 3
    33fc:	f3 2e       	mov	r15, r19
    33fe:	ff 92       	push	r15
    3400:	ef 92       	push	r14
    3402:	0e 94 1a 33 	call	0x6634	; 0x6634 <printf>
    nrk_kprintf( PSTR( "\r\n   Time [Min,Last,Max]: "));
    3406:	8c e0       	ldi	r24, 0x0C	; 12
    3408:	93 e0       	ldi	r25, 0x03	; 3
    340a:	0e 94 d4 11 	call	0x23a8	; 0x23a8 <nrk_kprintf>
    t=_nrk_ticks_to_time(cur_task_stats[pid].min_exec_ticks);
    340e:	f8 01       	movw	r30, r16
    3410:	64 81       	ldd	r22, Z+4	; 0x04
    3412:	75 81       	ldd	r23, Z+5	; 0x05
    3414:	86 81       	ldd	r24, Z+6	; 0x06
    3416:	97 81       	ldd	r25, Z+7	; 0x07
    3418:	0e 94 a9 26 	call	0x4d52	; 0x4d52 <_nrk_ticks_to_time>
    341c:	29 83       	std	Y+1, r18	; 0x01
    341e:	3a 83       	std	Y+2, r19	; 0x02
    3420:	4b 83       	std	Y+3, r20	; 0x03
    3422:	5c 83       	std	Y+4, r21	; 0x04
    3424:	6d 83       	std	Y+5, r22	; 0x05
    3426:	7e 83       	std	Y+6, r23	; 0x06
    3428:	8f 83       	std	Y+7, r24	; 0x07
    342a:	98 87       	std	Y+8, r25	; 0x08
    printf( "%lu secs %lu ms, ", t.secs, t.nano_secs/NANOS_PER_MS );
    342c:	6d 81       	ldd	r22, Y+5	; 0x05
    342e:	7e 81       	ldd	r23, Y+6	; 0x06
    3430:	8f 81       	ldd	r24, Y+7	; 0x07
    3432:	98 85       	ldd	r25, Y+8	; 0x08
    3434:	a5 01       	movw	r20, r10
    3436:	94 01       	movw	r18, r8
    3438:	0e 94 df 31 	call	0x63be	; 0x63be <__udivmodsi4>
    343c:	5f 93       	push	r21
    343e:	4f 93       	push	r20
    3440:	3f 93       	push	r19
    3442:	2f 93       	push	r18
    3444:	8c 81       	ldd	r24, Y+4	; 0x04
    3446:	8f 93       	push	r24
    3448:	8b 81       	ldd	r24, Y+3	; 0x03
    344a:	8f 93       	push	r24
    344c:	8a 81       	ldd	r24, Y+2	; 0x02
    344e:	8f 93       	push	r24
    3450:	89 81       	ldd	r24, Y+1	; 0x01
    3452:	8f 93       	push	r24
    3454:	4a e2       	ldi	r20, 0x2A	; 42
    3456:	c4 2e       	mov	r12, r20
    3458:	43 e0       	ldi	r20, 0x03	; 3
    345a:	d4 2e       	mov	r13, r20
    345c:	df 92       	push	r13
    345e:	cf 92       	push	r12
    3460:	0e 94 1a 33 	call	0x6634	; 0x6634 <printf>
    t=_nrk_ticks_to_time(cur_task_stats[pid].last_exec_ticks);
    3464:	f8 01       	movw	r30, r16
    3466:	64 85       	ldd	r22, Z+12	; 0x0c
    3468:	75 85       	ldd	r23, Z+13	; 0x0d
    346a:	86 85       	ldd	r24, Z+14	; 0x0e
    346c:	97 85       	ldd	r25, Z+15	; 0x0f
    346e:	0e 94 a9 26 	call	0x4d52	; 0x4d52 <_nrk_ticks_to_time>
    3472:	29 83       	std	Y+1, r18	; 0x01
    3474:	3a 83       	std	Y+2, r19	; 0x02
    3476:	4b 83       	std	Y+3, r20	; 0x03
    3478:	5c 83       	std	Y+4, r21	; 0x04
    347a:	6d 83       	std	Y+5, r22	; 0x05
    347c:	7e 83       	std	Y+6, r23	; 0x06
    347e:	8f 83       	std	Y+7, r24	; 0x07
    3480:	98 87       	std	Y+8, r25	; 0x08
    printf( "%lu secs %lu ms, ", t.secs, t.nano_secs/NANOS_PER_MS );
    3482:	6d 81       	ldd	r22, Y+5	; 0x05
    3484:	7e 81       	ldd	r23, Y+6	; 0x06
    3486:	8f 81       	ldd	r24, Y+7	; 0x07
    3488:	98 85       	ldd	r25, Y+8	; 0x08
    348a:	a5 01       	movw	r20, r10
    348c:	94 01       	movw	r18, r8
    348e:	0e 94 df 31 	call	0x63be	; 0x63be <__udivmodsi4>
    3492:	5f 93       	push	r21
    3494:	4f 93       	push	r20
    3496:	3f 93       	push	r19
    3498:	2f 93       	push	r18
    349a:	8c 81       	ldd	r24, Y+4	; 0x04
    349c:	8f 93       	push	r24
    349e:	8b 81       	ldd	r24, Y+3	; 0x03
    34a0:	8f 93       	push	r24
    34a2:	8a 81       	ldd	r24, Y+2	; 0x02
    34a4:	8f 93       	push	r24
    34a6:	89 81       	ldd	r24, Y+1	; 0x01
    34a8:	8f 93       	push	r24
    34aa:	df 92       	push	r13
    34ac:	cf 92       	push	r12
    34ae:	0e 94 1a 33 	call	0x6634	; 0x6634 <printf>
    t=_nrk_ticks_to_time(cur_task_stats[pid].max_exec_ticks);
    34b2:	f8 01       	movw	r30, r16
    34b4:	60 85       	ldd	r22, Z+8	; 0x08
    34b6:	71 85       	ldd	r23, Z+9	; 0x09
    34b8:	82 85       	ldd	r24, Z+10	; 0x0a
    34ba:	93 85       	ldd	r25, Z+11	; 0x0b
    34bc:	0e 94 a9 26 	call	0x4d52	; 0x4d52 <_nrk_ticks_to_time>
    34c0:	29 83       	std	Y+1, r18	; 0x01
    34c2:	3a 83       	std	Y+2, r19	; 0x02
    34c4:	4b 83       	std	Y+3, r20	; 0x03
    34c6:	5c 83       	std	Y+4, r21	; 0x04
    34c8:	6d 83       	std	Y+5, r22	; 0x05
    34ca:	7e 83       	std	Y+6, r23	; 0x06
    34cc:	8f 83       	std	Y+7, r24	; 0x07
    34ce:	98 87       	std	Y+8, r25	; 0x08
    printf( "%lu secs %lu ms", t.secs, t.nano_secs/NANOS_PER_MS );
    34d0:	6d 81       	ldd	r22, Y+5	; 0x05
    34d2:	7e 81       	ldd	r23, Y+6	; 0x06
    34d4:	8f 81       	ldd	r24, Y+7	; 0x07
    34d6:	98 85       	ldd	r25, Y+8	; 0x08
    34d8:	a5 01       	movw	r20, r10
    34da:	94 01       	movw	r18, r8
    34dc:	0e 94 df 31 	call	0x63be	; 0x63be <__udivmodsi4>
    34e0:	5f 93       	push	r21
    34e2:	4f 93       	push	r20
    34e4:	3f 93       	push	r19
    34e6:	2f 93       	push	r18
    34e8:	8c 81       	ldd	r24, Y+4	; 0x04
    34ea:	8f 93       	push	r24
    34ec:	8b 81       	ldd	r24, Y+3	; 0x03
    34ee:	8f 93       	push	r24
    34f0:	8a 81       	ldd	r24, Y+2	; 0x02
    34f2:	8f 93       	push	r24
    34f4:	89 81       	ldd	r24, Y+1	; 0x01
    34f6:	8f 93       	push	r24
    34f8:	ff 92       	push	r15
    34fa:	ef 92       	push	r14
    34fc:	0e 94 1a 33 	call	0x6634	; 0x6634 <printf>
    nrk_kprintf( PSTR( "\r\n   Swap-ins: "));
    3500:	0f b6       	in	r0, 0x3f	; 63
    3502:	f8 94       	cli
    3504:	de bf       	out	0x3e, r29	; 62
    3506:	0f be       	out	0x3f, r0	; 63
    3508:	cd bf       	out	0x3d, r28	; 61
    350a:	8c ef       	ldi	r24, 0xFC	; 252
    350c:	92 e0       	ldi	r25, 0x02	; 2
    350e:	0e 94 d4 11 	call	0x23a8	; 0x23a8 <nrk_kprintf>
    printf( "%lu",cur_task_stats[pid].swapped_in );
    3512:	f8 01       	movw	r30, r16
    3514:	70 96       	adiw	r30, 0x10	; 16
    3516:	83 81       	ldd	r24, Z+3	; 0x03
    3518:	8f 93       	push	r24
    351a:	82 81       	ldd	r24, Z+2	; 0x02
    351c:	8f 93       	push	r24
    351e:	81 81       	ldd	r24, Z+1	; 0x01
    3520:	8f 93       	push	r24
    3522:	f8 01       	movw	r30, r16
    3524:	80 89       	ldd	r24, Z+16	; 0x10
    3526:	8f 93       	push	r24
    3528:	5c e3       	ldi	r21, 0x3C	; 60
    352a:	e5 2e       	mov	r14, r21
    352c:	53 e0       	ldi	r21, 0x03	; 3
    352e:	f5 2e       	mov	r15, r21
    3530:	ff 92       	push	r15
    3532:	ef 92       	push	r14
    3534:	0e 94 1a 33 	call	0x6634	; 0x6634 <printf>
    nrk_kprintf( PSTR( "\r\n   Preemptions: "));
    3538:	89 ee       	ldi	r24, 0xE9	; 233
    353a:	92 e0       	ldi	r25, 0x02	; 2
    353c:	0e 94 d4 11 	call	0x23a8	; 0x23a8 <nrk_kprintf>
    printf( "%lu",cur_task_stats[pid].preempted);
    3540:	f8 01       	movw	r30, r16
    3542:	78 96       	adiw	r30, 0x18	; 24
    3544:	83 81       	ldd	r24, Z+3	; 0x03
    3546:	8f 93       	push	r24
    3548:	82 81       	ldd	r24, Z+2	; 0x02
    354a:	8f 93       	push	r24
    354c:	81 81       	ldd	r24, Z+1	; 0x01
    354e:	8f 93       	push	r24
    3550:	f8 01       	movw	r30, r16
    3552:	80 8d       	ldd	r24, Z+24	; 0x18
    3554:	8f 93       	push	r24
    3556:	ff 92       	push	r15
    3558:	ef 92       	push	r14
    355a:	0e 94 1a 33 	call	0x6634	; 0x6634 <printf>
    nrk_kprintf( PSTR( "\r\n   Kernel Violations: "));
    355e:	80 ed       	ldi	r24, 0xD0	; 208
    3560:	92 e0       	ldi	r25, 0x02	; 2
    3562:	0e 94 d4 11 	call	0x23a8	; 0x23a8 <nrk_kprintf>
    printf( "%u",cur_task_stats[pid].violations);
    3566:	f8 01       	movw	r30, r16
    3568:	84 8d       	ldd	r24, Z+28	; 0x1c
    356a:	1f 92       	push	r1
    356c:	8f 93       	push	r24
    356e:	60 e4       	ldi	r22, 0x40	; 64
    3570:	e6 2e       	mov	r14, r22
    3572:	63 e0       	ldi	r22, 0x03	; 3
    3574:	f6 2e       	mov	r15, r22
    3576:	ff 92       	push	r15
    3578:	ef 92       	push	r14
    357a:	0e 94 1a 33 	call	0x6634	; 0x6634 <printf>
    nrk_kprintf( PSTR( "\r\n   Overflow Error Status: "));
    357e:	83 eb       	ldi	r24, 0xB3	; 179
    3580:	92 e0       	ldi	r25, 0x02	; 2
    3582:	0e 94 d4 11 	call	0x23a8	; 0x23a8 <nrk_kprintf>
    printf( "%u",cur_task_stats[pid].overflow);
    3586:	f8 01       	movw	r30, r16
    3588:	85 8d       	ldd	r24, Z+29	; 0x1d
    358a:	1f 92       	push	r1
    358c:	8f 93       	push	r24
    358e:	ff 92       	push	r15
    3590:	ef 92       	push	r14
    3592:	0e 94 1a 33 	call	0x6634	; 0x6634 <printf>
    nrk_kprintf( PSTR("\r\n") );
    3596:	80 eb       	ldi	r24, 0xB0	; 176
    3598:	92 e0       	ldi	r25, 0x02	; 2
    359a:	0e 94 d4 11 	call	0x23a8	; 0x23a8 <nrk_kprintf>
    359e:	0f b6       	in	r0, 0x3f	; 63
    35a0:	f8 94       	cli
    35a2:	de bf       	out	0x3e, r29	; 62
    35a4:	0f be       	out	0x3f, r0	; 63
    35a6:	cd bf       	out	0x3d, r28	; 61

}
    35a8:	28 96       	adiw	r28, 0x08	; 8
    35aa:	0f b6       	in	r0, 0x3f	; 63
    35ac:	f8 94       	cli
    35ae:	de bf       	out	0x3e, r29	; 62
    35b0:	0f be       	out	0x3f, r0	; 63
    35b2:	cd bf       	out	0x3d, r28	; 61
    35b4:	df 91       	pop	r29
    35b6:	cf 91       	pop	r28
    35b8:	1f 91       	pop	r17
    35ba:	0f 91       	pop	r16
    35bc:	ff 90       	pop	r15
    35be:	ef 90       	pop	r14
    35c0:	df 90       	pop	r13
    35c2:	cf 90       	pop	r12
    35c4:	bf 90       	pop	r11
    35c6:	af 90       	pop	r10
    35c8:	9f 90       	pop	r9
    35ca:	8f 90       	pop	r8
    35cc:	08 95       	ret

000035ce <nrk_stats_display_all>:


void nrk_stats_display_all()
{
    uint8_t i;
    nrk_kprintf( PSTR( "\r\nNano-RK Task Statistics:\r\n" ));
    35ce:	83 e9       	ldi	r24, 0x93	; 147
    35d0:	92 e0       	ldi	r25, 0x02	; 2
    35d2:	0e 94 d4 11 	call	0x23a8	; 0x23a8 <nrk_kprintf>

    for(i=0; i<NRK_MAX_TASKS; i++ )
        nrk_stats_display_pid(i);
    35d6:	80 e0       	ldi	r24, 0x00	; 0
    35d8:	0e 94 4a 19 	call	0x3294	; 0x3294 <nrk_stats_display_pid>
    35dc:	81 e0       	ldi	r24, 0x01	; 1
    35de:	0e 94 4a 19 	call	0x3294	; 0x3294 <nrk_stats_display_pid>
    35e2:	82 e0       	ldi	r24, 0x02	; 2
    35e4:	0e 94 4a 19 	call	0x3294	; 0x3294 <nrk_stats_display_pid>
    35e8:	83 e0       	ldi	r24, 0x03	; 3
    35ea:	0c 94 4a 19 	jmp	0x3294	; 0x3294 <nrk_stats_display_pid>

000035ee <nrk_stats_get>:
}


int8_t nrk_stats_get(uint8_t pid, nrk_task_stat_t *t)
{
    35ee:	db 01       	movw	r26, r22
    if(pid>=NRK_MAX_TASKS) return NRK_ERROR;
    35f0:	84 30       	cpi	r24, 0x04	; 4
    35f2:	08 f0       	brcs	.+2      	; 0x35f6 <nrk_stats_get+0x8>
    35f4:	54 c0       	rjmp	.+168    	; 0x369e <nrk_stats_get+0xb0>

    t->total_ticks=cur_task_stats[pid].total_ticks;
    35f6:	9e e1       	ldi	r25, 0x1E	; 30
    35f8:	89 9f       	mul	r24, r25
    35fa:	f0 01       	movw	r30, r0
    35fc:	11 24       	eor	r1, r1
    35fe:	ec 50       	subi	r30, 0x0C	; 12
    3600:	f7 4f       	sbci	r31, 0xF7	; 247
    3602:	40 81       	ld	r20, Z
    3604:	51 81       	ldd	r21, Z+1	; 0x01
    3606:	62 81       	ldd	r22, Z+2	; 0x02
    3608:	73 81       	ldd	r23, Z+3	; 0x03
    360a:	4d 93       	st	X+, r20
    360c:	5d 93       	st	X+, r21
    360e:	6d 93       	st	X+, r22
    3610:	7c 93       	st	X, r23
    3612:	13 97       	sbiw	r26, 0x03	; 3
    t->min_exec_ticks=cur_task_stats[pid].min_exec_ticks;
    3614:	44 81       	ldd	r20, Z+4	; 0x04
    3616:	55 81       	ldd	r21, Z+5	; 0x05
    3618:	66 81       	ldd	r22, Z+6	; 0x06
    361a:	77 81       	ldd	r23, Z+7	; 0x07
    361c:	14 96       	adiw	r26, 0x04	; 4
    361e:	4d 93       	st	X+, r20
    3620:	5d 93       	st	X+, r21
    3622:	6d 93       	st	X+, r22
    3624:	7c 93       	st	X, r23
    3626:	17 97       	sbiw	r26, 0x07	; 7
    t->max_exec_ticks=cur_task_stats[pid].max_exec_ticks;
    3628:	40 85       	ldd	r20, Z+8	; 0x08
    362a:	51 85       	ldd	r21, Z+9	; 0x09
    362c:	62 85       	ldd	r22, Z+10	; 0x0a
    362e:	73 85       	ldd	r23, Z+11	; 0x0b
    3630:	18 96       	adiw	r26, 0x08	; 8
    3632:	4d 93       	st	X+, r20
    3634:	5d 93       	st	X+, r21
    3636:	6d 93       	st	X+, r22
    3638:	7c 93       	st	X, r23
    363a:	1b 97       	sbiw	r26, 0x0b	; 11
    t->last_exec_ticks=cur_task_stats[pid].last_exec_ticks;
    363c:	44 85       	ldd	r20, Z+12	; 0x0c
    363e:	55 85       	ldd	r21, Z+13	; 0x0d
    3640:	66 85       	ldd	r22, Z+14	; 0x0e
    3642:	77 85       	ldd	r23, Z+15	; 0x0f
    3644:	1c 96       	adiw	r26, 0x0c	; 12
    3646:	4d 93       	st	X+, r20
    3648:	5d 93       	st	X+, r21
    364a:	6d 93       	st	X+, r22
    364c:	7c 93       	st	X, r23
    364e:	1f 97       	sbiw	r26, 0x0f	; 15
    t->swapped_in=cur_task_stats[pid].swapped_in;
    3650:	40 89       	ldd	r20, Z+16	; 0x10
    3652:	51 89       	ldd	r21, Z+17	; 0x11
    3654:	62 89       	ldd	r22, Z+18	; 0x12
    3656:	73 89       	ldd	r23, Z+19	; 0x13
    3658:	50 96       	adiw	r26, 0x10	; 16
    365a:	4d 93       	st	X+, r20
    365c:	5d 93       	st	X+, r21
    365e:	6d 93       	st	X+, r22
    3660:	7c 93       	st	X, r23
    3662:	53 97       	sbiw	r26, 0x13	; 19
    t->cur_ticks=cur_task_stats[pid].cur_ticks;
    3664:	44 89       	ldd	r20, Z+20	; 0x14
    3666:	55 89       	ldd	r21, Z+21	; 0x15
    3668:	66 89       	ldd	r22, Z+22	; 0x16
    366a:	77 89       	ldd	r23, Z+23	; 0x17
    366c:	54 96       	adiw	r26, 0x14	; 20
    366e:	4d 93       	st	X+, r20
    3670:	5d 93       	st	X+, r21
    3672:	6d 93       	st	X+, r22
    3674:	7c 93       	st	X, r23
    3676:	57 97       	sbiw	r26, 0x17	; 23
    t->preempted=cur_task_stats[pid].preempted;
    3678:	40 8d       	ldd	r20, Z+24	; 0x18
    367a:	51 8d       	ldd	r21, Z+25	; 0x19
    367c:	62 8d       	ldd	r22, Z+26	; 0x1a
    367e:	73 8d       	ldd	r23, Z+27	; 0x1b
    3680:	58 96       	adiw	r26, 0x18	; 24
    3682:	4d 93       	st	X+, r20
    3684:	5d 93       	st	X+, r21
    3686:	6d 93       	st	X+, r22
    3688:	7c 93       	st	X, r23
    368a:	5b 97       	sbiw	r26, 0x1b	; 27
    t->violations=cur_task_stats[pid].violations;
    368c:	84 8d       	ldd	r24, Z+28	; 0x1c
    368e:	5c 96       	adiw	r26, 0x1c	; 28
    3690:	8c 93       	st	X, r24
    3692:	5c 97       	sbiw	r26, 0x1c	; 28
    t->overflow=cur_task_stats[pid].overflow;
    3694:	85 8d       	ldd	r24, Z+29	; 0x1d
    3696:	5d 96       	adiw	r26, 0x1d	; 29
    3698:	8c 93       	st	X, r24

    return NRK_OK;
    369a:	81 e0       	ldi	r24, 0x01	; 1
    369c:	08 95       	ret
}


int8_t nrk_stats_get(uint8_t pid, nrk_task_stat_t *t)
{
    if(pid>=NRK_MAX_TASKS) return NRK_ERROR;
    369e:	8f ef       	ldi	r24, 0xFF	; 255
    t->preempted=cur_task_stats[pid].preempted;
    t->violations=cur_task_stats[pid].violations;
    t->overflow=cur_task_stats[pid].overflow;

    return NRK_OK;
}
    36a0:	08 95       	ret

000036a2 <_nrk_errno_set>:
inline void blink_morse_code_error( uint8_t number );


void _nrk_errno_set (NRK_ERRNO error_code)
{
    nrk_cur_task_TCB->errno = error_code;
    36a2:	e0 91 00 0b 	lds	r30, 0x0B00
    36a6:	f0 91 01 0b 	lds	r31, 0x0B01
    36aa:	84 87       	std	Z+12, r24	; 0x0c
    36ac:	08 95       	ret

000036ae <nrk_errno_get>:
}

uint8_t nrk_errno_get ()
{
    return nrk_cur_task_TCB->errno;
    36ae:	e0 91 00 0b 	lds	r30, 0x0B00
    36b2:	f0 91 01 0b 	lds	r31, 0x0B01
}
    36b6:	84 85       	ldd	r24, Z+12	; 0x0c
    36b8:	08 95       	ret

000036ba <_nrk_log_error>:

#ifdef NRK_LOG_ERRORS
void _nrk_log_error(uint8_t error_num, uint8_t error_task)
{
    36ba:	cf 93       	push	r28
    36bc:	df 93       	push	r29
    36be:	d8 2f       	mov	r29, r24
    36c0:	c6 2f       	mov	r28, r22

    // 1) Load error cnt and add 1
    error_cnt=nrk_eeprom_read_byte(NRK_ERROR_EEPROM_INDEX);
    36c2:	80 e0       	ldi	r24, 0x00	; 0
    36c4:	92 e0       	ldi	r25, 0x02	; 2
    36c6:	0e 94 a3 15 	call	0x2b46	; 0x2b46 <nrk_eeprom_read_byte>
    error_cnt++;
    36ca:	8f 5f       	subi	r24, 0xFF	; 255
    if(error_cnt==255) error_cnt=0;
    36cc:	8f 3f       	cpi	r24, 0xFF	; 255
    36ce:	19 f0       	breq	.+6      	; 0x36d6 <_nrk_log_error+0x1c>
void _nrk_log_error(uint8_t error_num, uint8_t error_task)
{

    // 1) Load error cnt and add 1
    error_cnt=nrk_eeprom_read_byte(NRK_ERROR_EEPROM_INDEX);
    error_cnt++;
    36d0:	80 93 da 05 	sts	0x05DA, r24
    36d4:	02 c0       	rjmp	.+4      	; 0x36da <_nrk_log_error+0x20>
    if(error_cnt==255) error_cnt=0;
    36d6:	10 92 da 05 	sts	0x05DA, r1
    // 2) write error
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6),error_num);
    36da:	20 91 da 05 	lds	r18, 0x05DA
    36de:	36 e0       	ldi	r19, 0x06	; 6
    36e0:	23 9f       	mul	r18, r19
    36e2:	c0 01       	movw	r24, r0
    36e4:	11 24       	eor	r1, r1
    36e6:	6d 2f       	mov	r22, r29
    36e8:	8f 5f       	subi	r24, 0xFF	; 255
    36ea:	9d 4f       	sbci	r25, 0xFD	; 253
    36ec:	0e 94 a5 15 	call	0x2b4a	; 0x2b4a <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+1),error_task);
    36f0:	80 91 da 05 	lds	r24, 0x05DA
    36f4:	46 e0       	ldi	r20, 0x06	; 6
    36f6:	84 9f       	mul	r24, r20
    36f8:	c0 01       	movw	r24, r0
    36fa:	11 24       	eor	r1, r1
    36fc:	6c 2f       	mov	r22, r28
    36fe:	8e 5f       	subi	r24, 0xFE	; 254
    3700:	9d 4f       	sbci	r25, 0xFD	; 253
    3702:	0e 94 a5 15 	call	0x2b4a	; 0x2b4a <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+2),(nrk_system_time.secs>>24)&0xff);
    3706:	20 91 da 05 	lds	r18, 0x05DA
    370a:	40 91 f7 0a 	lds	r20, 0x0AF7
    370e:	50 91 f8 0a 	lds	r21, 0x0AF8
    3712:	60 91 f9 0a 	lds	r22, 0x0AF9
    3716:	70 91 fa 0a 	lds	r23, 0x0AFA
    371a:	67 2f       	mov	r22, r23
    371c:	77 27       	eor	r23, r23
    371e:	88 27       	eor	r24, r24
    3720:	99 27       	eor	r25, r25
    3722:	46 e0       	ldi	r20, 0x06	; 6
    3724:	24 9f       	mul	r18, r20
    3726:	90 01       	movw	r18, r0
    3728:	11 24       	eor	r1, r1
    372a:	c9 01       	movw	r24, r18
    372c:	8d 5f       	subi	r24, 0xFD	; 253
    372e:	9d 4f       	sbci	r25, 0xFD	; 253
    3730:	0e 94 a5 15 	call	0x2b4a	; 0x2b4a <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+3),(nrk_system_time.secs>>16)&0xff);
    3734:	20 91 da 05 	lds	r18, 0x05DA
    3738:	40 91 f7 0a 	lds	r20, 0x0AF7
    373c:	50 91 f8 0a 	lds	r21, 0x0AF8
    3740:	60 91 f9 0a 	lds	r22, 0x0AF9
    3744:	70 91 fa 0a 	lds	r23, 0x0AFA
    3748:	88 27       	eor	r24, r24
    374a:	99 27       	eor	r25, r25
    374c:	46 e0       	ldi	r20, 0x06	; 6
    374e:	24 9f       	mul	r18, r20
    3750:	90 01       	movw	r18, r0
    3752:	11 24       	eor	r1, r1
    3754:	c9 01       	movw	r24, r18
    3756:	8c 5f       	subi	r24, 0xFC	; 252
    3758:	9d 4f       	sbci	r25, 0xFD	; 253
    375a:	0e 94 a5 15 	call	0x2b4a	; 0x2b4a <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+4),(nrk_system_time.secs>>8)&0xff);
    375e:	20 91 da 05 	lds	r18, 0x05DA
    3762:	40 91 f7 0a 	lds	r20, 0x0AF7
    3766:	50 91 f8 0a 	lds	r21, 0x0AF8
    376a:	60 91 f9 0a 	lds	r22, 0x0AF9
    376e:	70 91 fa 0a 	lds	r23, 0x0AFA
    3772:	99 27       	eor	r25, r25
    3774:	87 2f       	mov	r24, r23
    3776:	76 2f       	mov	r23, r22
    3778:	65 2f       	mov	r22, r21
    377a:	46 e0       	ldi	r20, 0x06	; 6
    377c:	24 9f       	mul	r18, r20
    377e:	90 01       	movw	r18, r0
    3780:	11 24       	eor	r1, r1
    3782:	c9 01       	movw	r24, r18
    3784:	8b 5f       	subi	r24, 0xFB	; 251
    3786:	9d 4f       	sbci	r25, 0xFD	; 253
    3788:	0e 94 a5 15 	call	0x2b4a	; 0x2b4a <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+5),(nrk_system_time.secs)&0xff);
    378c:	80 91 da 05 	lds	r24, 0x05DA
    3790:	26 e0       	ldi	r18, 0x06	; 6
    3792:	82 9f       	mul	r24, r18
    3794:	c0 01       	movw	r24, r0
    3796:	11 24       	eor	r1, r1
    3798:	60 91 f7 0a 	lds	r22, 0x0AF7
    379c:	8a 5f       	subi	r24, 0xFA	; 250
    379e:	9d 4f       	sbci	r25, 0xFD	; 253
    37a0:	0e 94 a5 15 	call	0x2b4a	; 0x2b4a <nrk_eeprom_write_byte>
    // 3) write error cnt back
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX,error_cnt);
    37a4:	60 91 da 05 	lds	r22, 0x05DA
    37a8:	80 e0       	ldi	r24, 0x00	; 0
    37aa:	92 e0       	ldi	r25, 0x02	; 2
}
    37ac:	df 91       	pop	r29
    37ae:	cf 91       	pop	r28
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+2),(nrk_system_time.secs>>24)&0xff);
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+3),(nrk_system_time.secs>>16)&0xff);
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+4),(nrk_system_time.secs>>8)&0xff);
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+5),(nrk_system_time.secs)&0xff);
    // 3) write error cnt back
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX,error_cnt);
    37b0:	0c 94 a5 15 	jmp	0x2b4a	; 0x2b4a <nrk_eeprom_write_byte>

000037b4 <nrk_error_get>:

}


uint8_t nrk_error_get (uint8_t * task_id, uint8_t * code)
{
    37b4:	fc 01       	movw	r30, r24
    if (error_num == 0)
    37b6:	80 91 6c 09 	lds	r24, 0x096C
    37ba:	88 23       	and	r24, r24
    37bc:	31 f0       	breq	.+12     	; 0x37ca <nrk_error_get+0x16>
        return 0;
    *code = error_num;
    37be:	db 01       	movw	r26, r22
    37c0:	8c 93       	st	X, r24
    *task_id = error_task;
    37c2:	80 91 ea 06 	lds	r24, 0x06EA
    37c6:	80 83       	st	Z, r24
    return 1;
    37c8:	81 e0       	ldi	r24, 0x01	; 1
}
    37ca:	08 95       	ret

000037cc <nrk_error_print>:
uint8_t i,t;




    if (error_num == 0)
    37cc:	80 91 6c 09 	lds	r24, 0x096C
    37d0:	88 23       	and	r24, r24
    37d2:	09 f4       	brne	.+2      	; 0x37d6 <nrk_error_print+0xa>
    37d4:	83 c0       	rjmp	.+262    	; 0x38dc <nrk_error_print+0x110>
    while (1)
    {

#endif

        nrk_kprintf (PSTR ("*NRK ERROR("));
    37d6:	8b ea       	ldi	r24, 0xAB	; 171
    37d8:	95 e0       	ldi	r25, 0x05	; 5
    37da:	0e 94 d4 11 	call	0x23a8	; 0x23a8 <nrk_kprintf>
        printf ("%d", error_task);
    37de:	80 91 ea 06 	lds	r24, 0x06EA
    37e2:	1f 92       	push	r1
    37e4:	8f 93       	push	r24
    37e6:	87 e1       	ldi	r24, 0x17	; 23
    37e8:	93 e0       	ldi	r25, 0x03	; 3
    37ea:	9f 93       	push	r25
    37ec:	8f 93       	push	r24
    37ee:	0e 94 1a 33 	call	0x6634	; 0x6634 <printf>
        nrk_kprintf (PSTR ("): "));
    37f2:	87 ea       	ldi	r24, 0xA7	; 167
    37f4:	95 e0       	ldi	r25, 0x05	; 5
    37f6:	0e 94 d4 11 	call	0x23a8	; 0x23a8 <nrk_kprintf>
        if (error_num > NRK_NUM_ERRORS)
    37fa:	0f 90       	pop	r0
    37fc:	0f 90       	pop	r0
    37fe:	0f 90       	pop	r0
    3800:	0f 90       	pop	r0
    3802:	80 91 6c 09 	lds	r24, 0x096C
    3806:	88 31       	cpi	r24, 0x18	; 24
    3808:	10 f0       	brcs	.+4      	; 0x380e <nrk_error_print+0x42>
            error_num = NRK_UNKOWN;
    380a:	10 92 6c 09 	sts	0x096C, r1
        switch (error_num)
    380e:	e0 91 6c 09 	lds	r30, 0x096C
    3812:	8e 2f       	mov	r24, r30
    3814:	90 e0       	ldi	r25, 0x00	; 0
    3816:	fc 01       	movw	r30, r24
    3818:	31 97       	sbiw	r30, 0x01	; 1
    381a:	e6 31       	cpi	r30, 0x16	; 22
    381c:	f1 05       	cpc	r31, r1
    381e:	08 f0       	brcs	.+2      	; 0x3822 <nrk_error_print+0x56>
    3820:	46 c0       	rjmp	.+140    	; 0x38ae <nrk_error_print+0xe2>
    3822:	e6 54       	subi	r30, 0x46	; 70
    3824:	ff 4f       	sbci	r31, 0xFF	; 255
    3826:	0c 94 60 32 	jmp	0x64c0	; 0x64c0 <__tablejump2__>
        {
        case NRK_PERIOD_OVERFLOW:
            nrk_kprintf (PSTR ("Task period too large. Period must be less than 61 seconds."));
    382a:	8b e6       	ldi	r24, 0x6B	; 107
    382c:	95 e0       	ldi	r25, 0x05	; 5
    382e:	41 c0       	rjmp	.+130    	; 0x38b2 <nrk_error_print+0xe6>
            break;
        case NRK_STACK_TOO_SMALL:
            nrk_kprintf (PSTR ("Stack was not defined as large enough!"));
    3830:	84 e4       	ldi	r24, 0x44	; 68
    3832:	95 e0       	ldi	r25, 0x05	; 5
    3834:	3e c0       	rjmp	.+124    	; 0x38b2 <nrk_error_print+0xe6>
            break;
        case NRK_STACK_OVERFLOW:
            nrk_kprintf (PSTR ("Task Stack Overflow"));
    3836:	80 e3       	ldi	r24, 0x30	; 48
    3838:	95 e0       	ldi	r25, 0x05	; 5
    383a:	3b c0       	rjmp	.+118    	; 0x38b2 <nrk_error_print+0xe6>
            break;
        case NRK_INVALID_STACK_POINTER:
            nrk_kprintf (PSTR ("Invalid Stack Pointer"));
    383c:	8a e1       	ldi	r24, 0x1A	; 26
    383e:	95 e0       	ldi	r25, 0x05	; 5
    3840:	38 c0       	rjmp	.+112    	; 0x38b2 <nrk_error_print+0xe6>
            break;
        case NRK_RESERVE_ERROR:
            nrk_kprintf (PSTR ("Reserve Error in Scheduler"));
    3842:	8f ef       	ldi	r24, 0xFF	; 255
    3844:	94 e0       	ldi	r25, 0x04	; 4
    3846:	35 c0       	rjmp	.+106    	; 0x38b2 <nrk_error_print+0xe6>
            break;
        case NRK_RESERVE_VIOLATED:
            nrk_kprintf (PSTR ("Task Reserve Violated"));
    3848:	89 ee       	ldi	r24, 0xE9	; 233
    384a:	94 e0       	ldi	r25, 0x04	; 4
    384c:	32 c0       	rjmp	.+100    	; 0x38b2 <nrk_error_print+0xe6>
            break;
        case NRK_WAKEUP_MISSED:
            nrk_kprintf (PSTR ("Scheduler Missed Wakeup"));
    384e:	81 ed       	ldi	r24, 0xD1	; 209
    3850:	94 e0       	ldi	r25, 0x04	; 4
    3852:	2f c0       	rjmp	.+94     	; 0x38b2 <nrk_error_print+0xe6>
            break;
        case NRK_DUP_TASK_ID:
            nrk_kprintf (PSTR ("Duplicated Task ID"));
    3854:	8e eb       	ldi	r24, 0xBE	; 190
    3856:	94 e0       	ldi	r25, 0x04	; 4
    3858:	2c c0       	rjmp	.+88     	; 0x38b2 <nrk_error_print+0xe6>
            break;
        case NRK_BAD_STARTUP:
            nrk_kprintf (PSTR ("Unexpected Restart"));
    385a:	8b ea       	ldi	r24, 0xAB	; 171
    385c:	94 e0       	ldi	r25, 0x04	; 4
    385e:	29 c0       	rjmp	.+82     	; 0x38b2 <nrk_error_print+0xe6>
            break;
        case NRK_STACK_SMASH:
            nrk_kprintf (PSTR ("Idle or Kernel Stack Overflow"));
    3860:	8d e8       	ldi	r24, 0x8D	; 141
    3862:	94 e0       	ldi	r25, 0x04	; 4
    3864:	26 c0       	rjmp	.+76     	; 0x38b2 <nrk_error_print+0xe6>
            break;
        case NRK_EXTRA_TASK:
            nrk_kprintf (PSTR ("Extra Task started, is nrk_cfg.h ok?"));
    3866:	88 e6       	ldi	r24, 0x68	; 104
    3868:	94 e0       	ldi	r25, 0x04	; 4
    386a:	23 c0       	rjmp	.+70     	; 0x38b2 <nrk_error_print+0xe6>
            break;
        case NRK_LOW_VOLTAGE:
            nrk_kprintf (PSTR ("Low Voltage"));
    386c:	8c e5       	ldi	r24, 0x5C	; 92
    386e:	94 e0       	ldi	r25, 0x04	; 4
    3870:	20 c0       	rjmp	.+64     	; 0x38b2 <nrk_error_print+0xe6>
            break;
        case NRK_SEG_FAULT:
            nrk_kprintf (PSTR ("Unhandled Interrupt Vector"));
    3872:	81 e4       	ldi	r24, 0x41	; 65
    3874:	94 e0       	ldi	r25, 0x04	; 4
    3876:	1d c0       	rjmp	.+58     	; 0x38b2 <nrk_error_print+0xe6>
            break;
        case NRK_TIMER_OVERFLOW:
            nrk_kprintf (PSTR ("Timer Overflow"));
    3878:	82 e3       	ldi	r24, 0x32	; 50
    387a:	94 e0       	ldi	r25, 0x04	; 4
    387c:	1a c0       	rjmp	.+52     	; 0x38b2 <nrk_error_print+0xe6>
            break;
        case NRK_SW_WATCHDOG_ERROR:
            nrk_kprintf (PSTR ("SW Watchdog Restart"));
    387e:	8e e1       	ldi	r24, 0x1E	; 30
    3880:	94 e0       	ldi	r25, 0x04	; 4
    3882:	17 c0       	rjmp	.+46     	; 0x38b2 <nrk_error_print+0xe6>
            break;
        case NRK_WATCHDOG_ERROR:
            nrk_kprintf (PSTR ("Watchdog Restart"));
    3884:	8d e0       	ldi	r24, 0x0D	; 13
    3886:	94 e0       	ldi	r25, 0x04	; 4
    3888:	14 c0       	rjmp	.+40     	; 0x38b2 <nrk_error_print+0xe6>
            break;
        case NRK_DEVICE_DRIVER:
            nrk_kprintf (PSTR ("Device Driver Error"));
    388a:	89 ef       	ldi	r24, 0xF9	; 249
    388c:	93 e0       	ldi	r25, 0x03	; 3
    388e:	11 c0       	rjmp	.+34     	; 0x38b2 <nrk_error_print+0xe6>
            break;
        case NRK_UNIMPLEMENTED:
            nrk_kprintf (PSTR ("Kernel function not implemented"));
    3890:	89 ed       	ldi	r24, 0xD9	; 217
    3892:	93 e0       	ldi	r25, 0x03	; 3
    3894:	0e c0       	rjmp	.+28     	; 0x38b2 <nrk_error_print+0xe6>
            break;
        case NRK_SIGNAL_CREATE_ERROR:
            nrk_kprintf (PSTR ("Failed to create Signal"));
    3896:	81 ec       	ldi	r24, 0xC1	; 193
    3898:	93 e0       	ldi	r25, 0x03	; 3
    389a:	0b c0       	rjmp	.+22     	; 0x38b2 <nrk_error_print+0xe6>
            break;
        case NRK_SEMAPHORE_CREATE_ERROR:
            nrk_kprintf (PSTR ("Failed to create Semaphore"));
    389c:	86 ea       	ldi	r24, 0xA6	; 166
    389e:	93 e0       	ldi	r25, 0x03	; 3
    38a0:	08 c0       	rjmp	.+16     	; 0x38b2 <nrk_error_print+0xe6>
            break;
        case NRK_BOD_ERROR:
            nrk_kprintf (PSTR ("Brown Out Detect"));
    38a2:	85 e9       	ldi	r24, 0x95	; 149
    38a4:	93 e0       	ldi	r25, 0x03	; 3
    38a6:	05 c0       	rjmp	.+10     	; 0x38b2 <nrk_error_print+0xe6>
            break;
        case NRK_EXT_RST_ERROR:
            nrk_kprintf (PSTR ("External Reset"));
    38a8:	86 e8       	ldi	r24, 0x86	; 134
    38aa:	93 e0       	ldi	r25, 0x03	; 3
    38ac:	02 c0       	rjmp	.+4      	; 0x38b2 <nrk_error_print+0xe6>
            break;
        default:
            nrk_kprintf (PSTR ("UNKOWN"));
    38ae:	8f e7       	ldi	r24, 0x7F	; 127
    38b0:	93 e0       	ldi	r25, 0x03	; 3
    38b2:	0e 94 d4 11 	call	0x23a8	; 0x23a8 <nrk_kprintf>
        }
        putchar ('\r');
    38b6:	60 91 60 0b 	lds	r22, 0x0B60
    38ba:	70 91 61 0b 	lds	r23, 0x0B61
    38be:	8d e0       	ldi	r24, 0x0D	; 13
    38c0:	90 e0       	ldi	r25, 0x00	; 0
    38c2:	0e 94 e2 32 	call	0x65c4	; 0x65c4 <fputc>
        putchar ('\n');
    38c6:	60 91 60 0b 	lds	r22, 0x0B60
    38ca:	70 91 61 0b 	lds	r23, 0x0B61
    38ce:	8a e0       	ldi	r24, 0x0A	; 10
    38d0:	90 e0       	ldi	r25, 0x00	; 0
    38d2:	0e 94 e2 32 	call	0x65c4	; 0x65c4 <fputc>
}


#endif

    return error_num;
    38d6:	80 91 6c 09 	lds	r24, 0x096C
    38da:	08 95       	ret




    if (error_num == 0)
        return 0;
    38dc:	80 e0       	ldi	r24, 0x00	; 0


#endif

    return error_num;
}
    38de:	08 95       	ret

000038e0 <clear_regs>:

inline void clear_regs()
{

        GTCCR=0;
    38e0:	13 bc       	out	0x23, r1	; 35
        ASSR=0;
    38e2:	10 92 b6 00 	sts	0x00B6, r1

        OCR0B=0;
    38e6:	18 bc       	out	0x28, r1	; 40
        OCR0A=0;
    38e8:	17 bc       	out	0x27, r1	; 39
        TCNT0=0;
    38ea:	16 bc       	out	0x26, r1	; 38
        TCCR0B=0;
    38ec:	15 bc       	out	0x25, r1	; 37
        TCCR0A=0;
    38ee:	14 bc       	out	0x24, r1	; 36

        EIMSK=0;
    38f0:	1d ba       	out	0x1d, r1	; 29
        EIFR=0;
    38f2:	1c ba       	out	0x1c, r1	; 28
        PCIFR=0;
    38f4:	1b ba       	out	0x1b, r1	; 27


        OCR3B =0;
    38f6:	10 92 9b 00 	sts	0x009B, r1
    38fa:	10 92 9a 00 	sts	0x009A, r1
        OCR3A =0;
    38fe:	10 92 99 00 	sts	0x0099, r1
    3902:	10 92 98 00 	sts	0x0098, r1
        TCNT3 =0;
    3906:	10 92 95 00 	sts	0x0095, r1
    390a:	10 92 94 00 	sts	0x0094, r1
        TCCR3B=0;
    390e:	10 92 91 00 	sts	0x0091, r1
        TCCR3A=0;
    3912:	10 92 90 00 	sts	0x0090, r1
        TIFR3=0;
    3916:	18 ba       	out	0x18, r1	; 24
        TIMSK3=0;
    3918:	10 92 71 00 	sts	0x0071, r1


        OCR2B =0;
    391c:	10 92 b4 00 	sts	0x00B4, r1
        OCR2A =0;
    3920:	10 92 b3 00 	sts	0x00B3, r1
        TCNT2 =0;
    3924:	10 92 b2 00 	sts	0x00B2, r1
        TCCR2B=0;
    3928:	10 92 b1 00 	sts	0x00B1, r1
        TCCR2A=0;
    392c:	e0 eb       	ldi	r30, 0xB0	; 176
    392e:	f0 e0       	ldi	r31, 0x00	; 0
    3930:	10 82       	st	Z, r1
        TCCR2A=0;
    3932:	10 82       	st	Z, r1
        TIFR2=0;
    3934:	17 ba       	out	0x17, r1	; 23
        TIMSK2=0;
    3936:	10 92 70 00 	sts	0x0070, r1


	// set all bits to 1 in order to clear
	MCUSR=0xff;
    393a:	8f ef       	ldi	r24, 0xFF	; 255
    393c:	84 bf       	out	0x34, r24	; 52
    393e:	08 95       	ret

00003940 <nrk_error_handle>:
    		nrk_watchdog_disable();
	#endif
#endif

#ifdef NRK_REBOOT_ON_ERROR
    nrk_int_disable ();
    3940:	0e 94 42 16 	call	0x2c84	; 0x2c84 <nrk_int_disable>
    nrk_watchdog_disable();
    3944:	0e 94 2b 2f 	call	0x5e56	; 0x5e56 <nrk_watchdog_disable>
                        ::);
#endif

#ifdef NRK_REBOOT_ON_ERROR
        // wait for watchdog to kick in
        if(error_num!=NRK_WATCHDOG_ERROR && error_num!=NRK_BOD_ERROR && error_num!=NRK_EXT_RST_ERROR)
    3948:	80 91 6c 09 	lds	r24, 0x096C
    394c:	80 31       	cpi	r24, 0x10	; 16
    394e:	71 f0       	breq	.+28     	; 0x396c <nrk_error_handle+0x2c>
    3950:	83 51       	subi	r24, 0x13	; 19
    3952:	82 30       	cpi	r24, 0x02	; 2
    3954:	58 f0       	brcs	.+22     	; 0x396c <nrk_error_handle+0x2c>
        {
	    clear_regs();
    3956:	0e 94 70 1c 	call	0x38e0	; 0x38e0 <clear_regs>
	    #ifdef NRK_REPORT_ERRORS
	    nrk_kprintf(PSTR("NRK Reboot...\r\n" ));
    395a:	87 eb       	ldi	r24, 0xB7	; 183
    395c:	95 e0       	ldi	r25, 0x05	; 5
    395e:	0e 94 d4 11 	call	0x23a8	; 0x23a8 <nrk_kprintf>
	    #endif NRK_REPORT_ERRORS
            nrk_watchdog_enable();
    3962:	0e 94 39 2f 	call	0x5e72	; 0x5e72 <nrk_watchdog_enable>
            nrk_int_disable();
    3966:	0e 94 42 16 	call	0x2c84	; 0x2c84 <nrk_int_disable>
    396a:	ff cf       	rjmp	.-2      	; 0x396a <nrk_error_handle+0x2a>
        pause();
        blink_morse_code_error( error_num);
    }

#endif  /*  */
    error_num = 0;
    396c:	10 92 6c 09 	sts	0x096C, r1
    3970:	08 95       	ret

00003972 <nrk_error_add>:
}
#endif

void nrk_error_add (uint8_t n)
{
    error_num = n;
    3972:	80 93 6c 09 	sts	0x096C, r24
    error_task = nrk_cur_task_TCB->task_ID;
    3976:	e0 91 00 0b 	lds	r30, 0x0B00
    397a:	f0 91 01 0b 	lds	r31, 0x0B01
    397e:	60 85       	ldd	r22, Z+8	; 0x08
    3980:	60 93 ea 06 	sts	0x06EA, r22

#ifdef NRK_LOG_ERRORS
    _nrk_log_error(error_num, error_task);
    3984:	0e 94 5d 1b 	call	0x36ba	; 0x36ba <_nrk_log_error>
#endif

#ifdef NRK_REPORT_ERRORS
    nrk_error_print ();
    3988:	0e 94 e6 1b 	call	0x37cc	; 0x37cc <nrk_error_print>
#endif 

nrk_error_handle();
    398c:	0c 94 a0 1c 	jmp	0x3940	; 0x3940 <nrk_error_handle>

00003990 <nrk_kernel_error_add>:

}

void nrk_kernel_error_add (uint8_t n, uint8_t task)
{
    error_num = n;
    3990:	80 93 6c 09 	sts	0x096C, r24
    error_task = task;
    3994:	60 93 ea 06 	sts	0x06EA, r22

#ifdef NRK_LOG_ERRORS
    _nrk_log_error(error_num, error_task);
    3998:	0e 94 5d 1b 	call	0x36ba	; 0x36ba <_nrk_log_error>
#endif

#ifdef NRK_REPORT_ERRORS
    nrk_error_print ();
    399c:	0e 94 e6 1b 	call	0x37cc	; 0x37cc <nrk_error_print>
#endif 

nrk_error_handle();
    39a0:	0c 94 a0 1c 	jmp	0x3940	; 0x3940 <nrk_error_handle>

000039a4 <pause>:
    }

}

void pause()
{
    39a4:	cf 93       	push	r28
    39a6:	df 93       	push	r29
    39a8:	1f 92       	push	r1
    39aa:	cd b7       	in	r28, 0x3d	; 61
    39ac:	de b7       	in	r29, 0x3e	; 62
    volatile uint8_t t;
    for (t = 0; t < 100; t++)
    39ae:	19 82       	std	Y+1, r1	; 0x01
    39b0:	89 81       	ldd	r24, Y+1	; 0x01
    39b2:	84 36       	cpi	r24, 0x64	; 100
    39b4:	40 f4       	brcc	.+16     	; 0x39c6 <pause+0x22>
        nrk_spin_wait_us (2000);
    39b6:	80 ed       	ldi	r24, 0xD0	; 208
    39b8:	97 e0       	ldi	r25, 0x07	; 7
    39ba:	0e 94 67 2b 	call	0x56ce	; 0x56ce <nrk_spin_wait_us>
}

void pause()
{
    volatile uint8_t t;
    for (t = 0; t < 100; t++)
    39be:	89 81       	ldd	r24, Y+1	; 0x01
    39c0:	8f 5f       	subi	r24, 0xFF	; 255
    39c2:	89 83       	std	Y+1, r24	; 0x01
    39c4:	f5 cf       	rjmp	.-22     	; 0x39b0 <pause+0xc>
        nrk_spin_wait_us (2000);
}
    39c6:	0f 90       	pop	r0
    39c8:	df 91       	pop	r29
    39ca:	cf 91       	pop	r28
    39cc:	08 95       	ret

000039ce <blink_dash>:

}

void blink_dash()
{
    nrk_led_set (GREEN_LED);
    39ce:	81 e0       	ldi	r24, 0x01	; 1
    39d0:	90 e0       	ldi	r25, 0x00	; 0
    39d2:	0e 94 25 15 	call	0x2a4a	; 0x2a4a <nrk_led_set>
    pause();
    39d6:	0e 94 d2 1c 	call	0x39a4	; 0x39a4 <pause>
    pause();
    39da:	0e 94 d2 1c 	call	0x39a4	; 0x39a4 <pause>
    pause();
    39de:	0e 94 d2 1c 	call	0x39a4	; 0x39a4 <pause>
    nrk_led_clr(GREEN_LED);
    39e2:	81 e0       	ldi	r24, 0x01	; 1
    39e4:	90 e0       	ldi	r25, 0x00	; 0
    39e6:	0e 94 0e 15 	call	0x2a1c	; 0x2a1c <nrk_led_clr>
    pause();
    39ea:	0c 94 d2 1c 	jmp	0x39a4	; 0x39a4 <pause>

000039ee <blink_dot>:
}

void blink_dot()
{
    nrk_led_set(GREEN_LED);
    39ee:	81 e0       	ldi	r24, 0x01	; 1
    39f0:	90 e0       	ldi	r25, 0x00	; 0
    39f2:	0e 94 25 15 	call	0x2a4a	; 0x2a4a <nrk_led_set>
    pause();
    39f6:	0e 94 d2 1c 	call	0x39a4	; 0x39a4 <pause>
    nrk_led_clr(GREEN_LED);
    39fa:	81 e0       	ldi	r24, 0x01	; 1
    39fc:	90 e0       	ldi	r25, 0x00	; 0
    39fe:	0e 94 0e 15 	call	0x2a1c	; 0x2a1c <nrk_led_clr>
    pause();
    3a02:	0c 94 d2 1c 	jmp	0x39a4	; 0x39a4 <pause>

00003a06 <blink_morse_code_error>:
}


void blink_morse_code_error( uint8_t number )
{
    3a06:	ff 92       	push	r15
    3a08:	0f 93       	push	r16
    3a0a:	1f 93       	push	r17
    3a0c:	cf 93       	push	r28
    3a0e:	df 93       	push	r29
    3a10:	00 d0       	rcall	.+0      	; 0x3a12 <blink_morse_code_error+0xc>
    3a12:	1f 92       	push	r1
    3a14:	cd b7       	in	r28, 0x3d	; 61
    3a16:	de b7       	in	r29, 0x3e	; 62
    uint8_t i;
    char str[3];

    sprintf( str,"%d",number );
    3a18:	1f 92       	push	r1
    3a1a:	8f 93       	push	r24
    3a1c:	87 e1       	ldi	r24, 0x17	; 23
    3a1e:	93 e0       	ldi	r25, 0x03	; 3
    3a20:	9f 93       	push	r25
    3a22:	8f 93       	push	r24
    3a24:	8e 01       	movw	r16, r28
    3a26:	0f 5f       	subi	r16, 0xFF	; 255
    3a28:	1f 4f       	sbci	r17, 0xFF	; 255
    3a2a:	1f 93       	push	r17
    3a2c:	0f 93       	push	r16
    3a2e:	0e 94 64 33 	call	0x66c8	; 0x66c8 <sprintf>

    for(i=0; i<strlen(str); i++ )
    3a32:	0f 90       	pop	r0
    3a34:	0f 90       	pop	r0
    3a36:	0f 90       	pop	r0
    3a38:	0f 90       	pop	r0
    3a3a:	0f 90       	pop	r0
    3a3c:	0f 90       	pop	r0
    3a3e:	f1 2c       	mov	r15, r1
    3a40:	f8 01       	movw	r30, r16
    3a42:	01 90       	ld	r0, Z+
    3a44:	00 20       	and	r0, r0
    3a46:	e9 f7       	brne	.-6      	; 0x3a42 <blink_morse_code_error+0x3c>
    3a48:	31 97       	sbiw	r30, 0x01	; 1
    3a4a:	e0 1b       	sub	r30, r16
    3a4c:	f1 0b       	sbc	r31, r17
    3a4e:	8f 2d       	mov	r24, r15
    3a50:	90 e0       	ldi	r25, 0x00	; 0
    3a52:	8e 17       	cp	r24, r30
    3a54:	9f 07       	cpc	r25, r31
    3a56:	08 f0       	brcs	.+2      	; 0x3a5a <blink_morse_code_error+0x54>
    3a58:	5d c0       	rjmp	.+186    	; 0x3b14 <blink_morse_code_error+0x10e>
    {
        switch( str[i])
    3a5a:	f8 01       	movw	r30, r16
    3a5c:	e8 0f       	add	r30, r24
    3a5e:	f9 1f       	adc	r31, r25
    3a60:	e0 81       	ld	r30, Z
    3a62:	8e 2f       	mov	r24, r30
    3a64:	90 e0       	ldi	r25, 0x00	; 0
    3a66:	fc 01       	movw	r30, r24
    3a68:	f0 97       	sbiw	r30, 0x30	; 48
    3a6a:	ea 30       	cpi	r30, 0x0A	; 10
    3a6c:	f1 05       	cpc	r31, r1
    3a6e:	08 f0       	brcs	.+2      	; 0x3a72 <blink_morse_code_error+0x6c>
    3a70:	49 c0       	rjmp	.+146    	; 0x3b04 <blink_morse_code_error+0xfe>
    3a72:	e0 53       	subi	r30, 0x30	; 48
    3a74:	ff 4f       	sbci	r31, 0xFF	; 255
    3a76:	0c 94 60 32 	jmp	0x64c0	; 0x64c0 <__tablejump2__>
        {
        case '0':
            blink_dash();
    3a7a:	0e 94 e7 1c 	call	0x39ce	; 0x39ce <blink_dash>
    3a7e:	02 c0       	rjmp	.+4      	; 0x3a84 <blink_morse_code_error+0x7e>
            blink_dash();
            blink_dash();
            blink_dash();
            break;
        case '1':
            blink_dot();
    3a80:	0e 94 f7 1c 	call	0x39ee	; 0x39ee <blink_dot>
            blink_dash();
    3a84:	0e 94 e7 1c 	call	0x39ce	; 0x39ce <blink_dash>
            blink_dash();
    3a88:	0e 94 e7 1c 	call	0x39ce	; 0x39ce <blink_dash>
            blink_dash();
    3a8c:	0e 94 e7 1c 	call	0x39ce	; 0x39ce <blink_dash>
            blink_dash();
    3a90:	0e 94 e7 1c 	call	0x39ce	; 0x39ce <blink_dash>
            break;
    3a94:	37 c0       	rjmp	.+110    	; 0x3b04 <blink_morse_code_error+0xfe>
        case '2':
            blink_dot();
    3a96:	0e 94 f7 1c 	call	0x39ee	; 0x39ee <blink_dot>
            blink_dot();
    3a9a:	0e 94 f7 1c 	call	0x39ee	; 0x39ee <blink_dot>
    3a9e:	f4 cf       	rjmp	.-24     	; 0x3a88 <blink_morse_code_error+0x82>
            blink_dash();
            blink_dash();
            blink_dash();
            break;
        case '3':
            blink_dot();
    3aa0:	0e 94 f7 1c 	call	0x39ee	; 0x39ee <blink_dot>
            blink_dot();
    3aa4:	0e 94 f7 1c 	call	0x39ee	; 0x39ee <blink_dot>
            blink_dot();
    3aa8:	0e 94 f7 1c 	call	0x39ee	; 0x39ee <blink_dot>
    3aac:	ef cf       	rjmp	.-34     	; 0x3a8c <blink_morse_code_error+0x86>
            blink_dash();
            blink_dash();
            break;
        case '4':
            blink_dot();
    3aae:	0e 94 f7 1c 	call	0x39ee	; 0x39ee <blink_dot>
            blink_dot();
    3ab2:	0e 94 f7 1c 	call	0x39ee	; 0x39ee <blink_dot>
            blink_dot();
    3ab6:	0e 94 f7 1c 	call	0x39ee	; 0x39ee <blink_dot>
            blink_dot();
    3aba:	0e 94 f7 1c 	call	0x39ee	; 0x39ee <blink_dot>
    3abe:	e8 cf       	rjmp	.-48     	; 0x3a90 <blink_morse_code_error+0x8a>
            blink_dash();
            break;
        case '5':
            blink_dot();
    3ac0:	0e 94 f7 1c 	call	0x39ee	; 0x39ee <blink_dot>
    3ac4:	02 c0       	rjmp	.+4      	; 0x3aca <blink_morse_code_error+0xc4>
            blink_dot();
            blink_dot();
            blink_dot();
            break;
        case '6':
            blink_dash();
    3ac6:	0e 94 e7 1c 	call	0x39ce	; 0x39ce <blink_dash>
            blink_dot();
    3aca:	0e 94 f7 1c 	call	0x39ee	; 0x39ee <blink_dot>
    3ace:	04 c0       	rjmp	.+8      	; 0x3ad8 <blink_morse_code_error+0xd2>
            blink_dot();
            blink_dot();
            blink_dot();
            break;
        case '7':
            blink_dash();
    3ad0:	0e 94 e7 1c 	call	0x39ce	; 0x39ce <blink_dash>
            blink_dash();
    3ad4:	0e 94 e7 1c 	call	0x39ce	; 0x39ce <blink_dash>
            blink_dot();
    3ad8:	0e 94 f7 1c 	call	0x39ee	; 0x39ee <blink_dot>
    3adc:	06 c0       	rjmp	.+12     	; 0x3aea <blink_morse_code_error+0xe4>
            blink_dot();
            blink_dot();
            break;
        case '8':
            blink_dash();
    3ade:	0e 94 e7 1c 	call	0x39ce	; 0x39ce <blink_dash>
            blink_dash();
    3ae2:	0e 94 e7 1c 	call	0x39ce	; 0x39ce <blink_dash>
            blink_dash();
    3ae6:	0e 94 e7 1c 	call	0x39ce	; 0x39ce <blink_dash>
            blink_dot();
    3aea:	0e 94 f7 1c 	call	0x39ee	; 0x39ee <blink_dot>
    3aee:	08 c0       	rjmp	.+16     	; 0x3b00 <blink_morse_code_error+0xfa>
            blink_dot();
            break;
        case '9':
            blink_dash();
    3af0:	0e 94 e7 1c 	call	0x39ce	; 0x39ce <blink_dash>
            blink_dash();
    3af4:	0e 94 e7 1c 	call	0x39ce	; 0x39ce <blink_dash>
            blink_dash();
    3af8:	0e 94 e7 1c 	call	0x39ce	; 0x39ce <blink_dash>
            blink_dash();
    3afc:	0e 94 e7 1c 	call	0x39ce	; 0x39ce <blink_dash>
            blink_dot();
    3b00:	0e 94 f7 1c 	call	0x39ee	; 0x39ee <blink_dot>
            break;
        }
        pause();
    3b04:	0e 94 d2 1c 	call	0x39a4	; 0x39a4 <pause>
        pause();
    3b08:	0e 94 d2 1c 	call	0x39a4	; 0x39a4 <pause>
        pause();
    3b0c:	0e 94 d2 1c 	call	0x39a4	; 0x39a4 <pause>
    uint8_t i;
    char str[3];

    sprintf( str,"%d",number );

    for(i=0; i<strlen(str); i++ )
    3b10:	f3 94       	inc	r15
    3b12:	96 cf       	rjmp	.-212    	; 0x3a40 <blink_morse_code_error+0x3a>
        pause();
        pause();
        pause();
    }

}
    3b14:	0f 90       	pop	r0
    3b16:	0f 90       	pop	r0
    3b18:	0f 90       	pop	r0
    3b1a:	df 91       	pop	r29
    3b1c:	cf 91       	pop	r28
    3b1e:	1f 91       	pop	r17
    3b20:	0f 91       	pop	r16
    3b22:	ff 90       	pop	r15
    3b24:	08 95       	ret

00003b26 <dump_stack_info>:
#include <nrk_error.h>
#include <nrk_stack_check.h>
#include <stdio.h>

void dump_stack_info()
{
    3b26:	6f 92       	push	r6
    3b28:	7f 92       	push	r7
    3b2a:	8f 92       	push	r8
    3b2c:	9f 92       	push	r9
    3b2e:	af 92       	push	r10
    3b30:	bf 92       	push	r11
    3b32:	cf 92       	push	r12
    3b34:	df 92       	push	r13
    3b36:	ef 92       	push	r14
    3b38:	ff 92       	push	r15
    3b3a:	0f 93       	push	r16
    3b3c:	1f 93       	push	r17
    3b3e:	cf 93       	push	r28
    3b40:	df 93       	push	r29
    unsigned int *stk;
    unsigned char *stkc;
    uint8_t i;

    nrk_kprintf( PSTR("\r\nSTACK DUMP\r\n"));
    3b42:	87 ec       	ldi	r24, 0xC7	; 199
    3b44:	95 e0       	ldi	r25, 0x05	; 5
    3b46:	0e 94 d4 11 	call	0x23a8	; 0x23a8 <nrk_kprintf>

    printf( "cur: %d ",nrk_cur_task_TCB->task_ID);
    3b4a:	e0 91 00 0b 	lds	r30, 0x0B00
    3b4e:	f0 91 01 0b 	lds	r31, 0x0B01
    3b52:	80 85       	ldd	r24, Z+8	; 0x08
    3b54:	28 2f       	mov	r18, r24
    3b56:	33 27       	eor	r19, r19
    3b58:	27 fd       	sbrc	r18, 7
    3b5a:	30 95       	com	r19
    3b5c:	3f 93       	push	r19
    3b5e:	8f 93       	push	r24
    3b60:	83 e4       	ldi	r24, 0x43	; 67
    3b62:	93 e0       	ldi	r25, 0x03	; 3
    3b64:	9f 93       	push	r25
    3b66:	8f 93       	push	r24
    3b68:	0e 94 1a 33 	call	0x6634	; 0x6634 <printf>
    stk= (unsigned int *)nrk_cur_task_TCB->OSTCBStkBottom;
    3b6c:	e0 91 00 0b 	lds	r30, 0x0B00
    3b70:	f0 91 01 0b 	lds	r31, 0x0B01
    3b74:	c2 81       	ldd	r28, Z+2	; 0x02
    3b76:	d3 81       	ldd	r29, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    printf( "bottom = %x ",(uint16_t)stkc );
    3b78:	df 93       	push	r29
    3b7a:	cf 93       	push	r28
    3b7c:	87 e7       	ldi	r24, 0x77	; 119
    3b7e:	93 e0       	ldi	r25, 0x03	; 3
    3b80:	9f 93       	push	r25
    3b82:	8f 93       	push	r24
    3b84:	0e 94 1a 33 	call	0x6634	; 0x6634 <printf>
    printf( "canary = %x ",*stkc );
    3b88:	88 81       	ld	r24, Y
    3b8a:	1f 92       	push	r1
    3b8c:	8f 93       	push	r24
    3b8e:	8c e4       	ldi	r24, 0x4C	; 76
    3b90:	93 e0       	ldi	r25, 0x03	; 3
    3b92:	9f 93       	push	r25
    3b94:	8f 93       	push	r24
    3b96:	0e 94 1a 33 	call	0x6634	; 0x6634 <printf>
    stk= (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;
    3b9a:	e0 91 00 0b 	lds	r30, 0x0B00
    3b9e:	f0 91 01 0b 	lds	r31, 0x0B01
    stkc = (unsigned char*)stk;
    printf( "stk = %x ",(uint16_t)stkc );
    3ba2:	81 81       	ldd	r24, Z+1	; 0x01
    3ba4:	8f 93       	push	r24
    3ba6:	80 81       	ld	r24, Z
    3ba8:	8f 93       	push	r24
    3baa:	89 e5       	ldi	r24, 0x59	; 89
    3bac:	93 e0       	ldi	r25, 0x03	; 3
    3bae:	9f 93       	push	r25
    3bb0:	8f 93       	push	r24
    3bb2:	0e 94 1a 33 	call	0x6634	; 0x6634 <printf>
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);
    3bb6:	80 91 01 0b 	lds	r24, 0x0B01
    3bba:	8f 93       	push	r24
    3bbc:	80 91 00 0b 	lds	r24, 0x0B00
    3bc0:	8f 93       	push	r24
    3bc2:	83 e6       	ldi	r24, 0x63	; 99
    3bc4:	93 e0       	ldi	r25, 0x03	; 3
    3bc6:	9f 93       	push	r25
    3bc8:	8f 93       	push	r24
    3bca:	0e 94 1a 33 	call	0x6634	; 0x6634 <printf>
    3bce:	ce e3       	ldi	r28, 0x3E	; 62
    3bd0:	da e0       	ldi	r29, 0x0A	; 10
    3bd2:	ed b7       	in	r30, 0x3d	; 61
    3bd4:	fe b7       	in	r31, 0x3e	; 62
    3bd6:	74 96       	adiw	r30, 0x14	; 20
    3bd8:	0f b6       	in	r0, 0x3f	; 63
    3bda:	f8 94       	cli
    3bdc:	fe bf       	out	0x3e, r31	; 62
    3bde:	0f be       	out	0x3f, r0	; 63
    3be0:	ed bf       	out	0x3d, r30	; 61
    3be2:	00 e0       	ldi	r16, 0x00	; 0
    3be4:	10 e0       	ldi	r17, 0x00	; 0

    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
        stk= (unsigned int *)nrk_task_TCB[i].OSTCBStkBottom;
        stkc = (unsigned char*)stk;
        printf( "%d: bottom = %x ",i,(uint16_t)stkc );
    3be6:	83 e7       	ldi	r24, 0x73	; 115
    3be8:	68 2e       	mov	r6, r24
    3bea:	83 e0       	ldi	r24, 0x03	; 3
    3bec:	78 2e       	mov	r7, r24
        printf( "canary = %x ",*stkc );
    3bee:	9c e4       	ldi	r25, 0x4C	; 76
    3bf0:	89 2e       	mov	r8, r25
    3bf2:	93 e0       	ldi	r25, 0x03	; 3
    3bf4:	99 2e       	mov	r9, r25
        stk= (unsigned int *)nrk_task_TCB[i].OSTaskStkPtr;
        stkc = (unsigned char*)stk;
        printf( "stk = %x ",(uint16_t)stkc );
    3bf6:	29 e5       	ldi	r18, 0x59	; 89
    3bf8:	a2 2e       	mov	r10, r18
    3bfa:	23 e0       	ldi	r18, 0x03	; 3
    3bfc:	b2 2e       	mov	r11, r18
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);
    3bfe:	33 e6       	ldi	r19, 0x63	; 99
    3c00:	c3 2e       	mov	r12, r19
    3c02:	33 e0       	ldi	r19, 0x03	; 3
    3c04:	d3 2e       	mov	r13, r19
    printf( "stk = %x ",(uint16_t)stkc );
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);

    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
        stk= (unsigned int *)nrk_task_TCB[i].OSTCBStkBottom;
    3c06:	ea 80       	ldd	r14, Y+2	; 0x02
    3c08:	fb 80       	ldd	r15, Y+3	; 0x03
        stkc = (unsigned char*)stk;
        printf( "%d: bottom = %x ",i,(uint16_t)stkc );
    3c0a:	ff 92       	push	r15
    3c0c:	ef 92       	push	r14
    3c0e:	1f 93       	push	r17
    3c10:	0f 93       	push	r16
    3c12:	7f 92       	push	r7
    3c14:	6f 92       	push	r6
    3c16:	0e 94 1a 33 	call	0x6634	; 0x6634 <printf>
        printf( "canary = %x ",*stkc );
    3c1a:	f7 01       	movw	r30, r14
    3c1c:	80 81       	ld	r24, Z
    3c1e:	1f 92       	push	r1
    3c20:	8f 93       	push	r24
    3c22:	9f 92       	push	r9
    3c24:	8f 92       	push	r8
    3c26:	0e 94 1a 33 	call	0x6634	; 0x6634 <printf>
        stk= (unsigned int *)nrk_task_TCB[i].OSTaskStkPtr;
        stkc = (unsigned char*)stk;
        printf( "stk = %x ",(uint16_t)stkc );
    3c2a:	89 81       	ldd	r24, Y+1	; 0x01
    3c2c:	8f 93       	push	r24
    3c2e:	88 81       	ld	r24, Y
    3c30:	8f 93       	push	r24
    3c32:	bf 92       	push	r11
    3c34:	af 92       	push	r10
    3c36:	0e 94 1a 33 	call	0x6634	; 0x6634 <printf>
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);
    3c3a:	df 93       	push	r29
    3c3c:	cf 93       	push	r28
    3c3e:	df 92       	push	r13
    3c40:	cf 92       	push	r12
    3c42:	0e 94 1a 33 	call	0x6634	; 0x6634 <printf>
    3c46:	0f 5f       	subi	r16, 0xFF	; 255
    3c48:	1f 4f       	sbci	r17, 0xFF	; 255
    3c4a:	ab 96       	adiw	r28, 0x2b	; 43
    stk= (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;
    stkc = (unsigned char*)stk;
    printf( "stk = %x ",(uint16_t)stkc );
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);

    for(i=0; i<NRK_MAX_TASKS; i++ )
    3c4c:	ed b7       	in	r30, 0x3d	; 61
    3c4e:	fe b7       	in	r31, 0x3e	; 62
    3c50:	72 96       	adiw	r30, 0x12	; 18
    3c52:	0f b6       	in	r0, 0x3f	; 63
    3c54:	f8 94       	cli
    3c56:	fe bf       	out	0x3e, r31	; 62
    3c58:	0f be       	out	0x3f, r0	; 63
    3c5a:	ed bf       	out	0x3d, r30	; 61
    3c5c:	04 30       	cpi	r16, 0x04	; 4
    3c5e:	11 05       	cpc	r17, r1
    3c60:	91 f6       	brne	.-92     	; 0x3c06 <dump_stack_info+0xe0>
        printf( "stk = %x ",(uint16_t)stkc );
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);

    }

}
    3c62:	df 91       	pop	r29
    3c64:	cf 91       	pop	r28
    3c66:	1f 91       	pop	r17
    3c68:	0f 91       	pop	r16
    3c6a:	ff 90       	pop	r15
    3c6c:	ef 90       	pop	r14
    3c6e:	df 90       	pop	r13
    3c70:	cf 90       	pop	r12
    3c72:	bf 90       	pop	r11
    3c74:	af 90       	pop	r10
    3c76:	9f 90       	pop	r9
    3c78:	8f 90       	pop	r8
    3c7a:	7f 90       	pop	r7
    3c7c:	6f 90       	pop	r6
    3c7e:	08 95       	ret

00003c80 <nrk_stack_check>:
 * If the end of the stack was overwritten, then flag an error.
 *
 * */
//inline void nrk_stack_check()
void nrk_stack_check()
{
    3c80:	cf 93       	push	r28
    3c82:	df 93       	push	r29
#ifdef NRK_STACK_CHECK

    unsigned int *stk ;  // 2 bytes
    unsigned char *stkc; // 1 byte

    stk  = (unsigned int *)nrk_cur_task_TCB->OSTCBStkBottom;          /* Load stack pointer */
    3c84:	e0 91 00 0b 	lds	r30, 0x0B00
    3c88:	f0 91 01 0b 	lds	r31, 0x0B01
    3c8c:	c2 81       	ldd	r28, Z+2	; 0x02
    3c8e:	d3 81       	ldd	r29, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    if(*stkc != STK_CANARY_VAL)
    3c90:	88 81       	ld	r24, Y
    3c92:	85 35       	cpi	r24, 0x55	; 85
    3c94:	39 f0       	breq	.+14     	; 0x3ca4 <nrk_stack_check+0x24>
    {
#ifdef NRK_REPORT_ERRORS
        dump_stack_info();
    3c96:	0e 94 93 1d 	call	0x3b26	; 0x3b26 <dump_stack_info>
#endif
        nrk_error_add( NRK_STACK_OVERFLOW );
    3c9a:	81 e0       	ldi	r24, 0x01	; 1
    3c9c:	0e 94 b9 1c 	call	0x3972	; 0x3972 <nrk_error_add>
        *stkc=STK_CANARY_VAL;
    3ca0:	85 e5       	ldi	r24, 0x55	; 85
    3ca2:	88 83       	st	Y, r24
    }

    stk  = (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;          /* Load stack pointer */
    3ca4:	e0 91 00 0b 	lds	r30, 0x0B00
    3ca8:	f0 91 01 0b 	lds	r31, 0x0B01
    stkc = (unsigned char*)stk;
    if(stkc > (unsigned char *)RAMEND )
    3cac:	80 81       	ld	r24, Z
    3cae:	91 81       	ldd	r25, Z+1	; 0x01
    3cb0:	81 15       	cp	r24, r1
    3cb2:	92 44       	sbci	r25, 0x42	; 66
    3cb4:	38 f0       	brcs	.+14     	; 0x3cc4 <nrk_stack_check+0x44>
    {
#ifdef NRK_REPORT_ERRORS
        dump_stack_info();
    3cb6:	0e 94 93 1d 	call	0x3b26	; 0x3b26 <dump_stack_info>
#endif
        nrk_error_add( NRK_INVALID_STACK_POINTER);
    3cba:	82 e1       	ldi	r24, 0x12	; 18




#endif
}
    3cbc:	df 91       	pop	r29
    3cbe:	cf 91       	pop	r28
    if(stkc > (unsigned char *)RAMEND )
    {
#ifdef NRK_REPORT_ERRORS
        dump_stack_info();
#endif
        nrk_error_add( NRK_INVALID_STACK_POINTER);
    3cc0:	0c 94 b9 1c 	jmp	0x3972	; 0x3972 <nrk_error_add>




#endif
}
    3cc4:	df 91       	pop	r29
    3cc6:	cf 91       	pop	r28
    3cc8:	08 95       	ret

00003cca <nrk_stack_check_pid>:
#ifdef NRK_STACK_CHECK

    unsigned int *stk ;  // 2 bytes
    unsigned char *stkc; // 1 byte

    stk  = (unsigned int *)nrk_task_TCB[pid].OSTCBStkBottom;          /* Load stack pointer */
    3cca:	2b e2       	ldi	r18, 0x2B	; 43
    3ccc:	82 02       	muls	r24, r18
    3cce:	c0 01       	movw	r24, r0
    3cd0:	11 24       	eor	r1, r1
    3cd2:	fc 01       	movw	r30, r24
    3cd4:	e2 5c       	subi	r30, 0xC2	; 194
    3cd6:	f5 4f       	sbci	r31, 0xF5	; 245
    3cd8:	a2 81       	ldd	r26, Z+2	; 0x02
    3cda:	b3 81       	ldd	r27, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    if(*stkc != STK_CANARY_VAL)
    3cdc:	8c 91       	ld	r24, X
    3cde:	85 35       	cpi	r24, 0x55	; 85
    3ce0:	19 f0       	breq	.+6      	; 0x3ce8 <nrk_stack_check_pid+0x1e>
    {
        *stkc=STK_CANARY_VAL;
    3ce2:	85 e5       	ldi	r24, 0x55	; 85
    3ce4:	8c 93       	st	X, r24
    3ce6:	08 c0       	rjmp	.+16     	; 0x3cf8 <nrk_stack_check_pid+0x2e>
        return NRK_ERROR;
    }
    stk  = (unsigned int *)nrk_task_TCB[pid].OSTaskStkPtr;          /* Load stack pointer */
    stkc = (unsigned char*)stk;
    if(stkc > (unsigned char *)RAMEND )
    3ce8:	80 81       	ld	r24, Z
    3cea:	91 81       	ldd	r25, Z+1	; 0x01
    3cec:	81 15       	cp	r24, r1
    3cee:	92 44       	sbci	r25, 0x42	; 66
    3cf0:	28 f0       	brcs	.+10     	; 0x3cfc <nrk_stack_check_pid+0x32>
    {
        nrk_error_add( NRK_INVALID_STACK_POINTER);
    3cf2:	82 e1       	ldi	r24, 0x12	; 18
    3cf4:	0e 94 b9 1c 	call	0x3972	; 0x3972 <nrk_error_add>
        return NRK_ERROR;
    3cf8:	8f ef       	ldi	r24, 0xFF	; 255
    3cfa:	08 95       	ret
    }
#endif
    return NRK_OK;
    3cfc:	81 e0       	ldi	r24, 0x01	; 1
}
    3cfe:	08 95       	ret

00003d00 <nrk_signal_create>:
#include <nrk_cfg.h>
#include <nrk_cpu.h>
#include <nrk_defs.h>

int8_t nrk_signal_create()
{
    3d00:	0f 93       	push	r16
    3d02:	1f 93       	push	r17
	uint8_t i=0;
	for(i=0;i<32;i++)   
	{                         
		if( !(_nrk_signal_list & SIG(i)))
    3d04:	40 91 a2 07 	lds	r20, 0x07A2
    3d08:	50 91 a3 07 	lds	r21, 0x07A3
    3d0c:	60 91 a4 07 	lds	r22, 0x07A4
    3d10:	70 91 a5 07 	lds	r23, 0x07A5
    3d14:	80 e0       	ldi	r24, 0x00	; 0
    3d16:	90 e0       	ldi	r25, 0x00	; 0
    3d18:	8a 01       	movw	r16, r20
    3d1a:	9b 01       	movw	r18, r22
    3d1c:	08 2e       	mov	r0, r24
    3d1e:	04 c0       	rjmp	.+8      	; 0x3d28 <nrk_signal_create+0x28>
    3d20:	36 95       	lsr	r19
    3d22:	27 95       	ror	r18
    3d24:	17 95       	ror	r17
    3d26:	07 95       	ror	r16
    3d28:	0a 94       	dec	r0
    3d2a:	d2 f7       	brpl	.-12     	; 0x3d20 <nrk_signal_create+0x20>
    3d2c:	00 fd       	sbrc	r16, 0
    3d2e:	19 c0       	rjmp	.+50     	; 0x3d62 <nrk_signal_create+0x62>
		{    
			_nrk_signal_list|=SIG(i);
    3d30:	01 e0       	ldi	r16, 0x01	; 1
    3d32:	10 e0       	ldi	r17, 0x00	; 0
    3d34:	20 e0       	ldi	r18, 0x00	; 0
    3d36:	30 e0       	ldi	r19, 0x00	; 0
    3d38:	08 2e       	mov	r0, r24
    3d3a:	04 c0       	rjmp	.+8      	; 0x3d44 <nrk_signal_create+0x44>
    3d3c:	00 0f       	add	r16, r16
    3d3e:	11 1f       	adc	r17, r17
    3d40:	22 1f       	adc	r18, r18
    3d42:	33 1f       	adc	r19, r19
    3d44:	0a 94       	dec	r0
    3d46:	d2 f7       	brpl	.-12     	; 0x3d3c <nrk_signal_create+0x3c>
    3d48:	40 2b       	or	r20, r16
    3d4a:	51 2b       	or	r21, r17
    3d4c:	62 2b       	or	r22, r18
    3d4e:	73 2b       	or	r23, r19
    3d50:	40 93 a2 07 	sts	0x07A2, r20
    3d54:	50 93 a3 07 	sts	0x07A3, r21
    3d58:	60 93 a4 07 	sts	0x07A4, r22
    3d5c:	70 93 a5 07 	sts	0x07A5, r23
			return i;
    3d60:	05 c0       	rjmp	.+10     	; 0x3d6c <nrk_signal_create+0x6c>
    3d62:	01 96       	adiw	r24, 0x01	; 1
#include <nrk_defs.h>

int8_t nrk_signal_create()
{
	uint8_t i=0;
	for(i=0;i<32;i++)   
    3d64:	80 32       	cpi	r24, 0x20	; 32
    3d66:	91 05       	cpc	r25, r1
    3d68:	b9 f6       	brne	.-82     	; 0x3d18 <nrk_signal_create+0x18>
		{    
			_nrk_signal_list|=SIG(i);
			return i;
		}
	}
	return NRK_ERROR;
    3d6a:	8f ef       	ldi	r24, 0xFF	; 255


}
    3d6c:	1f 91       	pop	r17
    3d6e:	0f 91       	pop	r16
    3d70:	08 95       	ret

00003d72 <nrk_signal_get_registered_mask>:

uint32_t nrk_signal_get_registered_mask()
{
        return nrk_cur_task_TCB->registered_signal_mask;
    3d72:	e0 91 00 0b 	lds	r30, 0x0B00
    3d76:	f0 91 01 0b 	lds	r31, 0x0B01
    3d7a:	65 85       	ldd	r22, Z+13	; 0x0d
    3d7c:	76 85       	ldd	r23, Z+14	; 0x0e
    3d7e:	87 85       	ldd	r24, Z+15	; 0x0f
    3d80:	90 89       	ldd	r25, Z+16	; 0x10
}
    3d82:	08 95       	ret

00003d84 <nrk_signal_delete>:

//return the number removed from signal set
int8_t nrk_signal_delete(nrk_sig_t sig_id)
{
    3d84:	cf 92       	push	r12
    3d86:	df 92       	push	r13
    3d88:	ef 92       	push	r14
    3d8a:	ff 92       	push	r15
    3d8c:	0f 93       	push	r16
    3d8e:	1f 93       	push	r17
    3d90:	cf 93       	push	r28
    3d92:	df 93       	push	r29
	uint8_t task_ID;
	uint32_t sig_mask;

	sig_mask=SIG(sig_id);
    3d94:	c1 2c       	mov	r12, r1
    3d96:	d1 2c       	mov	r13, r1
    3d98:	76 01       	movw	r14, r12
    3d9a:	c3 94       	inc	r12
    3d9c:	08 2e       	mov	r0, r24
    3d9e:	04 c0       	rjmp	.+8      	; 0x3da8 <nrk_signal_delete+0x24>
    3da0:	cc 0c       	add	r12, r12
    3da2:	dd 1c       	adc	r13, r13
    3da4:	ee 1c       	adc	r14, r14
    3da6:	ff 1c       	adc	r15, r15
    3da8:	0a 94       	dec	r0
    3daa:	d2 f7       	brpl	.-12     	; 0x3da0 <nrk_signal_delete+0x1c>

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 
    3dac:	40 91 a2 07 	lds	r20, 0x07A2
    3db0:	50 91 a3 07 	lds	r21, 0x07A3
    3db4:	60 91 a4 07 	lds	r22, 0x07A4
    3db8:	70 91 a5 07 	lds	r23, 0x07A5
    3dbc:	4c 21       	and	r20, r12
    3dbe:	5d 21       	and	r21, r13
    3dc0:	6e 21       	and	r22, r14
    3dc2:	7f 21       	and	r23, r15
    3dc4:	45 2b       	or	r20, r21
    3dc6:	46 2b       	or	r20, r22
    3dc8:	47 2b       	or	r20, r23
    3dca:	09 f4       	brne	.+2      	; 0x3dce <nrk_signal_delete+0x4a>
    3dcc:	60 c0       	rjmp	.+192    	; 0x3e8e <nrk_signal_delete+0x10a>
    3dce:	08 2f       	mov	r16, r24

	nrk_int_disable();
    3dd0:	0e 94 42 16 	call	0x2c84	; 0x2c84 <nrk_int_disable>
    3dd4:	e7 e4       	ldi	r30, 0x47	; 71
    3dd6:	fa e0       	ldi	r31, 0x0A	; 10
		      //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
			nrk_task_TCB[task_ID].active_signal_mask=0;
			nrk_task_TCB[task_ID].event_suspend=0;
			nrk_task_TCB[task_ID].task_state=SUSPENDED;
		}
		nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
    3dd8:	b7 01       	movw	r22, r14
    3dda:	a6 01       	movw	r20, r12
    3ddc:	40 95       	com	r20
    3dde:	50 95       	com	r21
    3de0:	60 95       	com	r22
    3de2:	70 95       	com	r23
		if(nrk_task_TCB[task_ID].registered_signal_mask==sig_mask) //check to make sure its only signal its waiting on 
		{
		      //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
			nrk_task_TCB[task_ID].active_signal_mask=0;
			nrk_task_TCB[task_ID].event_suspend=0;
			nrk_task_TCB[task_ID].task_state=SUSPENDED;
    3de4:	13 e0       	ldi	r17, 0x03	; 3
    3de6:	df 01       	movw	r26, r30
    3de8:	11 97       	sbiw	r26, 0x01	; 1

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 

	nrk_int_disable();
	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
		if(nrk_task_TCB[task_ID].task_ID==-1) continue;
    3dea:	8c 91       	ld	r24, X
    3dec:	8f 3f       	cpi	r24, 0xFF	; 255
    3dee:	39 f1       	breq	.+78     	; 0x3e3e <nrk_signal_delete+0xba>
		// Check for tasks waiting on the signal
		// If there is a task that is waiting on just this signal
		// then we need to change it to the normal SUSPEND state
		if(nrk_task_TCB[task_ID].registered_signal_mask==sig_mask) //check to make sure its only signal its waiting on 
    3df0:	84 81       	ldd	r24, Z+4	; 0x04
    3df2:	95 81       	ldd	r25, Z+5	; 0x05
    3df4:	a6 81       	ldd	r26, Z+6	; 0x06
    3df6:	b7 81       	ldd	r27, Z+7	; 0x07
    3df8:	8c 15       	cp	r24, r12
    3dfa:	9d 05       	cpc	r25, r13
    3dfc:	ae 05       	cpc	r26, r14
    3dfe:	bf 05       	cpc	r27, r15
    3e00:	51 f4       	brne	.+20     	; 0x3e16 <nrk_signal_delete+0x92>
		{
		      //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
			nrk_task_TCB[task_ID].active_signal_mask=0;
    3e02:	10 86       	std	Z+8, r1	; 0x08
    3e04:	11 86       	std	Z+9, r1	; 0x09
    3e06:	12 86       	std	Z+10, r1	; 0x0a
    3e08:	13 86       	std	Z+11, r1	; 0x0b
    3e0a:	9f 01       	movw	r18, r30
    3e0c:	22 50       	subi	r18, 0x02	; 2
    3e0e:	31 09       	sbc	r19, r1
			nrk_task_TCB[task_ID].event_suspend=0;
    3e10:	e9 01       	movw	r28, r18
    3e12:	18 82       	st	Y, r1
			nrk_task_TCB[task_ID].task_state=SUSPENDED;
    3e14:	10 83       	st	Z, r17
		}
		nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
    3e16:	84 23       	and	r24, r20
    3e18:	95 23       	and	r25, r21
    3e1a:	a6 23       	and	r26, r22
    3e1c:	b7 23       	and	r27, r23
    3e1e:	84 83       	std	Z+4, r24	; 0x04
    3e20:	95 83       	std	Z+5, r25	; 0x05
    3e22:	a6 83       	std	Z+6, r26	; 0x06
    3e24:	b7 83       	std	Z+7, r27	; 0x07
		nrk_task_TCB[task_ID].active_signal_mask&=~sig_mask; //cheaper to remove than do a check
    3e26:	80 85       	ldd	r24, Z+8	; 0x08
    3e28:	91 85       	ldd	r25, Z+9	; 0x09
    3e2a:	a2 85       	ldd	r26, Z+10	; 0x0a
    3e2c:	b3 85       	ldd	r27, Z+11	; 0x0b
    3e2e:	84 23       	and	r24, r20
    3e30:	95 23       	and	r25, r21
    3e32:	a6 23       	and	r26, r22
    3e34:	b7 23       	and	r27, r23
    3e36:	80 87       	std	Z+8, r24	; 0x08
    3e38:	91 87       	std	Z+9, r25	; 0x09
    3e3a:	a2 87       	std	Z+10, r26	; 0x0a
    3e3c:	b3 87       	std	Z+11, r27	; 0x0b
    3e3e:	bb 96       	adiw	r30, 0x2b	; 43
	sig_mask=SIG(sig_id);

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 

	nrk_int_disable();
	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    3e40:	da e0       	ldi	r29, 0x0A	; 10
    3e42:	e3 3f       	cpi	r30, 0xF3	; 243
    3e44:	fd 07       	cpc	r31, r29
    3e46:	79 f6       	brne	.-98     	; 0x3de6 <nrk_signal_delete+0x62>
		nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
		nrk_task_TCB[task_ID].active_signal_mask&=~sig_mask; //cheaper to remove than do a check

	}
	
	_nrk_signal_list&=~SIG(sig_id);
    3e48:	8e ef       	ldi	r24, 0xFE	; 254
    3e4a:	9f ef       	ldi	r25, 0xFF	; 255
    3e4c:	af ef       	ldi	r26, 0xFF	; 255
    3e4e:	bf ef       	ldi	r27, 0xFF	; 255
    3e50:	04 c0       	rjmp	.+8      	; 0x3e5a <nrk_signal_delete+0xd6>
    3e52:	88 0f       	add	r24, r24
    3e54:	99 1f       	adc	r25, r25
    3e56:	aa 1f       	adc	r26, r26
    3e58:	bb 1f       	adc	r27, r27
    3e5a:	0a 95       	dec	r16
    3e5c:	d2 f7       	brpl	.-12     	; 0x3e52 <nrk_signal_delete+0xce>
    3e5e:	40 91 a2 07 	lds	r20, 0x07A2
    3e62:	50 91 a3 07 	lds	r21, 0x07A3
    3e66:	60 91 a4 07 	lds	r22, 0x07A4
    3e6a:	70 91 a5 07 	lds	r23, 0x07A5
    3e6e:	84 23       	and	r24, r20
    3e70:	95 23       	and	r25, r21
    3e72:	a6 23       	and	r26, r22
    3e74:	b7 23       	and	r27, r23
    3e76:	80 93 a2 07 	sts	0x07A2, r24
    3e7a:	90 93 a3 07 	sts	0x07A3, r25
    3e7e:	a0 93 a4 07 	sts	0x07A4, r26
    3e82:	b0 93 a5 07 	sts	0x07A5, r27
	nrk_int_enable();
    3e86:	0e 94 44 16 	call	0x2c88	; 0x2c88 <nrk_int_enable>

	return NRK_OK;
    3e8a:	81 e0       	ldi	r24, 0x01	; 1
    3e8c:	01 c0       	rjmp	.+2      	; 0x3e90 <nrk_signal_delete+0x10c>
	uint8_t task_ID;
	uint32_t sig_mask;

	sig_mask=SIG(sig_id);

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 
    3e8e:	8f ef       	ldi	r24, 0xFF	; 255
	
	_nrk_signal_list&=~SIG(sig_id);
	nrk_int_enable();

	return NRK_OK;
}
    3e90:	df 91       	pop	r29
    3e92:	cf 91       	pop	r28
    3e94:	1f 91       	pop	r17
    3e96:	0f 91       	pop	r16
    3e98:	ff 90       	pop	r15
    3e9a:	ef 90       	pop	r14
    3e9c:	df 90       	pop	r13
    3e9e:	cf 90       	pop	r12
    3ea0:	08 95       	ret

00003ea2 <nrk_signal_unregister>:


int8_t nrk_signal_unregister(int8_t sig_id)
{
    3ea2:	0f 93       	push	r16
    3ea4:	1f 93       	push	r17
uint32_t sig_mask;

sig_mask=SIG(sig_id);
    3ea6:	41 e0       	ldi	r20, 0x01	; 1
    3ea8:	50 e0       	ldi	r21, 0x00	; 0
    3eaa:	60 e0       	ldi	r22, 0x00	; 0
    3eac:	70 e0       	ldi	r23, 0x00	; 0
    3eae:	8a 01       	movw	r16, r20
    3eb0:	9b 01       	movw	r18, r22
    3eb2:	04 c0       	rjmp	.+8      	; 0x3ebc <nrk_signal_unregister+0x1a>
    3eb4:	00 0f       	add	r16, r16
    3eb6:	11 1f       	adc	r17, r17
    3eb8:	22 1f       	adc	r18, r18
    3eba:	33 1f       	adc	r19, r19
    3ebc:	8a 95       	dec	r24
    3ebe:	d2 f7       	brpl	.-12     	; 0x3eb4 <nrk_signal_unregister+0x12>
    3ec0:	d9 01       	movw	r26, r18
    3ec2:	c8 01       	movw	r24, r16

	if(nrk_cur_task_TCB->registered_signal_mask & sig_mask)
    3ec4:	e0 91 00 0b 	lds	r30, 0x0B00
    3ec8:	f0 91 01 0b 	lds	r31, 0x0B01
    3ecc:	45 85       	ldd	r20, Z+13	; 0x0d
    3ece:	56 85       	ldd	r21, Z+14	; 0x0e
    3ed0:	67 85       	ldd	r22, Z+15	; 0x0f
    3ed2:	70 89       	ldd	r23, Z+16	; 0x10
    3ed4:	04 23       	and	r16, r20
    3ed6:	15 23       	and	r17, r21
    3ed8:	26 23       	and	r18, r22
    3eda:	37 23       	and	r19, r23
    3edc:	01 2b       	or	r16, r17
    3ede:	02 2b       	or	r16, r18
    3ee0:	03 2b       	or	r16, r19
    3ee2:	d1 f0       	breq	.+52     	; 0x3f18 <nrk_signal_unregister+0x76>
	{
		nrk_cur_task_TCB->registered_signal_mask&=~(sig_mask); 	
    3ee4:	80 95       	com	r24
    3ee6:	90 95       	com	r25
    3ee8:	a0 95       	com	r26
    3eea:	b0 95       	com	r27
    3eec:	48 23       	and	r20, r24
    3eee:	59 23       	and	r21, r25
    3ef0:	6a 23       	and	r22, r26
    3ef2:	7b 23       	and	r23, r27
    3ef4:	45 87       	std	Z+13, r20	; 0x0d
    3ef6:	56 87       	std	Z+14, r21	; 0x0e
    3ef8:	67 87       	std	Z+15, r22	; 0x0f
    3efa:	70 8b       	std	Z+16, r23	; 0x10
		nrk_cur_task_TCB->active_signal_mask&=~(sig_mask); 	
    3efc:	41 89       	ldd	r20, Z+17	; 0x11
    3efe:	52 89       	ldd	r21, Z+18	; 0x12
    3f00:	63 89       	ldd	r22, Z+19	; 0x13
    3f02:	74 89       	ldd	r23, Z+20	; 0x14
    3f04:	84 23       	and	r24, r20
    3f06:	95 23       	and	r25, r21
    3f08:	a6 23       	and	r26, r22
    3f0a:	b7 23       	and	r27, r23
    3f0c:	81 8b       	std	Z+17, r24	; 0x11
    3f0e:	92 8b       	std	Z+18, r25	; 0x12
    3f10:	a3 8b       	std	Z+19, r26	; 0x13
    3f12:	b4 8b       	std	Z+20, r27	; 0x14
	}
	else
		return NRK_ERROR;
return NRK_OK;
    3f14:	81 e0       	ldi	r24, 0x01	; 1
    3f16:	01 c0       	rjmp	.+2      	; 0x3f1a <nrk_signal_unregister+0x78>
	{
		nrk_cur_task_TCB->registered_signal_mask&=~(sig_mask); 	
		nrk_cur_task_TCB->active_signal_mask&=~(sig_mask); 	
	}
	else
		return NRK_ERROR;
    3f18:	8f ef       	ldi	r24, 0xFF	; 255
return NRK_OK;
}
    3f1a:	1f 91       	pop	r17
    3f1c:	0f 91       	pop	r16
    3f1e:	08 95       	ret

00003f20 <nrk_signal_register>:

int8_t nrk_signal_register(int8_t sig_id)
{
    3f20:	28 2f       	mov	r18, r24

	// Make sure the signal was created...
	if(SIG(sig_id) & _nrk_signal_list )
    3f22:	40 91 a2 07 	lds	r20, 0x07A2
    3f26:	50 91 a3 07 	lds	r21, 0x07A3
    3f2a:	60 91 a4 07 	lds	r22, 0x07A4
    3f2e:	70 91 a5 07 	lds	r23, 0x07A5
    3f32:	08 2e       	mov	r0, r24
    3f34:	04 c0       	rjmp	.+8      	; 0x3f3e <nrk_signal_register+0x1e>
    3f36:	76 95       	lsr	r23
    3f38:	67 95       	ror	r22
    3f3a:	57 95       	ror	r21
    3f3c:	47 95       	ror	r20
    3f3e:	0a 94       	dec	r0
    3f40:	d2 f7       	brpl	.-12     	; 0x3f36 <nrk_signal_register+0x16>
    3f42:	40 ff       	sbrs	r20, 0
    3f44:	1d c0       	rjmp	.+58     	; 0x3f80 <nrk_signal_register+0x60>
	{
		nrk_cur_task_TCB->registered_signal_mask|=SIG(sig_id); 	
    3f46:	e0 91 00 0b 	lds	r30, 0x0B00
    3f4a:	f0 91 01 0b 	lds	r31, 0x0B01
    3f4e:	81 e0       	ldi	r24, 0x01	; 1
    3f50:	90 e0       	ldi	r25, 0x00	; 0
    3f52:	a0 e0       	ldi	r26, 0x00	; 0
    3f54:	b0 e0       	ldi	r27, 0x00	; 0
    3f56:	04 c0       	rjmp	.+8      	; 0x3f60 <nrk_signal_register+0x40>
    3f58:	88 0f       	add	r24, r24
    3f5a:	99 1f       	adc	r25, r25
    3f5c:	aa 1f       	adc	r26, r26
    3f5e:	bb 1f       	adc	r27, r27
    3f60:	2a 95       	dec	r18
    3f62:	d2 f7       	brpl	.-12     	; 0x3f58 <nrk_signal_register+0x38>
    3f64:	45 85       	ldd	r20, Z+13	; 0x0d
    3f66:	56 85       	ldd	r21, Z+14	; 0x0e
    3f68:	67 85       	ldd	r22, Z+15	; 0x0f
    3f6a:	70 89       	ldd	r23, Z+16	; 0x10
    3f6c:	84 2b       	or	r24, r20
    3f6e:	95 2b       	or	r25, r21
    3f70:	a6 2b       	or	r26, r22
    3f72:	b7 2b       	or	r27, r23
    3f74:	85 87       	std	Z+13, r24	; 0x0d
    3f76:	96 87       	std	Z+14, r25	; 0x0e
    3f78:	a7 87       	std	Z+15, r26	; 0x0f
    3f7a:	b0 8b       	std	Z+16, r27	; 0x10
		return NRK_OK;
    3f7c:	81 e0       	ldi	r24, 0x01	; 1
    3f7e:	08 95       	ret
	}
            
	return NRK_ERROR;
    3f80:	8f ef       	ldi	r24, 0xFF	; 255
}
    3f82:	08 95       	ret

00003f84 <nrk_event_signal>:

int8_t nrk_event_signal(int8_t sig_id)
{
    3f84:	cf 92       	push	r12
    3f86:	df 92       	push	r13
    3f88:	ef 92       	push	r14
    3f8a:	ff 92       	push	r15
    3f8c:	cf 93       	push	r28
	uint8_t task_ID;
	uint8_t event_occured=0;
	uint32_t sig_mask;
    uint8_t timer;

	sig_mask=SIG(sig_id);
    3f8e:	c1 2c       	mov	r12, r1
    3f90:	d1 2c       	mov	r13, r1
    3f92:	76 01       	movw	r14, r12
    3f94:	c3 94       	inc	r12
    3f96:	04 c0       	rjmp	.+8      	; 0x3fa0 <nrk_event_signal+0x1c>
    3f98:	cc 0c       	add	r12, r12
    3f9a:	dd 1c       	adc	r13, r13
    3f9c:	ee 1c       	adc	r14, r14
    3f9e:	ff 1c       	adc	r15, r15
    3fa0:	8a 95       	dec	r24
    3fa2:	d2 f7       	brpl	.-12     	; 0x3f98 <nrk_event_signal+0x14>
	// Check if signal was created
	// Signal was not created
	if((sig_mask & _nrk_signal_list)==0 ) { _nrk_errno_set(1); return NRK_ERROR;}
    3fa4:	80 91 a2 07 	lds	r24, 0x07A2
    3fa8:	90 91 a3 07 	lds	r25, 0x07A3
    3fac:	a0 91 a4 07 	lds	r26, 0x07A4
    3fb0:	b0 91 a5 07 	lds	r27, 0x07A5
    3fb4:	8c 21       	and	r24, r12
    3fb6:	9d 21       	and	r25, r13
    3fb8:	ae 21       	and	r26, r14
    3fba:	bf 21       	and	r27, r15
    3fbc:	89 2b       	or	r24, r25
    3fbe:	8a 2b       	or	r24, r26
    3fc0:	8b 2b       	or	r24, r27
    3fc2:	11 f4       	brne	.+4      	; 0x3fc8 <nrk_event_signal+0x44>
    3fc4:	81 e0       	ldi	r24, 0x01	; 1
    3fc6:	44 c0       	rjmp	.+136    	; 0x4050 <nrk_event_signal+0xcc>
	
	//needs to be atomic otherwise run the risk of multiple tasks being scheduled late and not in order of priority.  
	nrk_int_disable();
    3fc8:	0e 94 42 16 	call	0x2c84	; 0x2c84 <nrk_int_disable>
    3fcc:	e5 e4       	ldi	r30, 0x45	; 69
    3fce:	fa e0       	ldi	r31, 0x0A	; 10
    3fd0:	a7 e4       	ldi	r26, 0x47	; 71
    3fd2:	ba e0       	ldi	r27, 0x0A	; 10

int8_t nrk_event_signal(int8_t sig_id)
{

	uint8_t task_ID;
	uint8_t event_occured=0;
    3fd4:	c0 e0       	ldi	r28, 0x00	; 0
	//	{
	//	printf( "task %d is event suspended\r\n",task_ID );
			if(nrk_task_TCB[task_ID].event_suspend==SIG_EVENT_SUSPENDED)
				if((nrk_task_TCB[task_ID].active_signal_mask & sig_mask))
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    3fd6:	83 e0       	ldi	r24, 0x03	; 3


	//	if (nrk_task_TCB[task_ID].task_state == EVENT_SUSPENDED)   
	//	{
	//	printf( "task %d is event suspended\r\n",task_ID );
			if(nrk_task_TCB[task_ID].event_suspend==SIG_EVENT_SUSPENDED)
    3fd8:	90 81       	ld	r25, Z
    3fda:	91 30       	cpi	r25, 0x01	; 1
    3fdc:	b9 f4       	brne	.+46     	; 0x400c <nrk_event_signal+0x88>
				if((nrk_task_TCB[task_ID].active_signal_mask & sig_mask))
    3fde:	42 85       	ldd	r20, Z+10	; 0x0a
    3fe0:	53 85       	ldd	r21, Z+11	; 0x0b
    3fe2:	64 85       	ldd	r22, Z+12	; 0x0c
    3fe4:	75 85       	ldd	r23, Z+13	; 0x0d
    3fe6:	4c 21       	and	r20, r12
    3fe8:	5d 21       	and	r21, r13
    3fea:	6e 21       	and	r22, r14
    3fec:	7f 21       	and	r23, r15
    3fee:	45 2b       	or	r20, r21
    3ff0:	46 2b       	or	r20, r22
    3ff2:	47 2b       	or	r20, r23
    3ff4:	59 f0       	breq	.+22     	; 0x400c <nrk_event_signal+0x88>
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    3ff6:	8c 93       	st	X, r24
					nrk_task_TCB[task_ID].next_wakeup=0;
    3ff8:	16 86       	std	Z+14, r1	; 0x0e
    3ffa:	17 86       	std	Z+15, r1	; 0x0f
    3ffc:	10 8a       	std	Z+16, r1	; 0x10
    3ffe:	11 8a       	std	Z+17, r1	; 0x11
					nrk_task_TCB[task_ID].event_suspend=0;
    4000:	10 82       	st	Z, r1
					// Add the event trigger here so it is returned
					// from nrk_event_wait()
					nrk_task_TCB[task_ID].active_signal_mask=sig_mask;
    4002:	c2 86       	std	Z+10, r12	; 0x0a
    4004:	d3 86       	std	Z+11, r13	; 0x0b
    4006:	e4 86       	std	Z+12, r14	; 0x0c
    4008:	f5 86       	std	Z+13, r15	; 0x0d
					event_occured=1;
    400a:	c1 e0       	ldi	r28, 0x01	; 1
				}

			if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
    400c:	90 81       	ld	r25, Z
    400e:	92 30       	cpi	r25, 0x02	; 2
    4010:	a1 f4       	brne	.+40     	; 0x403a <nrk_event_signal+0xb6>
				if((nrk_task_TCB[task_ID].active_signal_mask == sig_mask))
    4012:	42 85       	ldd	r20, Z+10	; 0x0a
    4014:	53 85       	ldd	r21, Z+11	; 0x0b
    4016:	64 85       	ldd	r22, Z+12	; 0x0c
    4018:	75 85       	ldd	r23, Z+13	; 0x0d
    401a:	4c 15       	cp	r20, r12
    401c:	5d 05       	cpc	r21, r13
    401e:	6e 05       	cpc	r22, r14
    4020:	7f 05       	cpc	r23, r15
    4022:	59 f4       	brne	.+22     	; 0x403a <nrk_event_signal+0xb6>
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    4024:	8c 93       	st	X, r24
					nrk_task_TCB[task_ID].next_wakeup=0;
    4026:	16 86       	std	Z+14, r1	; 0x0e
    4028:	17 86       	std	Z+15, r1	; 0x0f
    402a:	10 8a       	std	Z+16, r1	; 0x10
    402c:	11 8a       	std	Z+17, r1	; 0x11
					nrk_task_TCB[task_ID].event_suspend=0;
    402e:	10 82       	st	Z, r1
					// Add the event trigger here so it is returned
					// from nrk_event_wait()
					nrk_task_TCB[task_ID].active_signal_mask=0;
    4030:	12 86       	std	Z+10, r1	; 0x0a
    4032:	13 86       	std	Z+11, r1	; 0x0b
    4034:	14 86       	std	Z+12, r1	; 0x0c
    4036:	15 86       	std	Z+13, r1	; 0x0d
					event_occured=1;
    4038:	c1 e0       	ldi	r28, 0x01	; 1
    403a:	bb 96       	adiw	r30, 0x2b	; 43
    403c:	9b 96       	adiw	r26, 0x2b	; 43
	// Signal was not created
	if((sig_mask & _nrk_signal_list)==0 ) { _nrk_errno_set(1); return NRK_ERROR;}
	
	//needs to be atomic otherwise run the risk of multiple tasks being scheduled late and not in order of priority.  
	nrk_int_disable();
	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    403e:	9a e0       	ldi	r25, 0x0A	; 10
    4040:	e1 3f       	cpi	r30, 0xF1	; 241
    4042:	f9 07       	cpc	r31, r25
    4044:	49 f6       	brne	.-110    	; 0x3fd8 <nrk_event_signal+0x54>
					event_occured=1;
				}   

	//	}
	}
	nrk_int_enable();
    4046:	0e 94 44 16 	call	0x2c88	; 0x2c88 <nrk_int_enable>
	if(event_occured)
    404a:	c1 11       	cpse	r28, r1
    404c:	05 c0       	rjmp	.+10     	; 0x4058 <nrk_event_signal+0xd4>
			nrk_wait_until_ticks (0);
		*/
		return NRK_OK;
	} 
	// No task was waiting on the signal
	_nrk_errno_set(2);
    404e:	82 e0       	ldi	r24, 0x02	; 2
    4050:	0e 94 51 1b 	call	0x36a2	; 0x36a2 <_nrk_errno_set>
	return NRK_ERROR;
    4054:	8f ef       	ldi	r24, 0xFF	; 255
    4056:	01 c0       	rjmp	.+2      	; 0x405a <nrk_event_signal+0xd6>
            			_nrk_set_next_wakeup (timer);
			}	
		else
			nrk_wait_until_ticks (0);
		*/
		return NRK_OK;
    4058:	81 e0       	ldi	r24, 0x01	; 1
	} 
	// No task was waiting on the signal
	_nrk_errno_set(2);
	return NRK_ERROR;
}
    405a:	cf 91       	pop	r28
    405c:	ff 90       	pop	r15
    405e:	ef 90       	pop	r14
    4060:	df 90       	pop	r13
    4062:	cf 90       	pop	r12
    4064:	08 95       	ret

00004066 <nrk_event_wait>:


uint32_t nrk_event_wait(uint32_t event_mask)
{
    4066:	0f 93       	push	r16
    4068:	1f 93       	push	r17

	// FIXME: Should go through list and check that all masks are registered, not just 1
	if(event_mask &  nrk_cur_task_TCB->registered_signal_mask)
    406a:	e0 91 00 0b 	lds	r30, 0x0B00
    406e:	f0 91 01 0b 	lds	r31, 0x0B01
    4072:	05 85       	ldd	r16, Z+13	; 0x0d
    4074:	16 85       	ldd	r17, Z+14	; 0x0e
    4076:	27 85       	ldd	r18, Z+15	; 0x0f
    4078:	30 89       	ldd	r19, Z+16	; 0x10
    407a:	06 23       	and	r16, r22
    407c:	17 23       	and	r17, r23
    407e:	28 23       	and	r18, r24
    4080:	39 23       	and	r19, r25
    4082:	01 15       	cp	r16, r1
    4084:	11 05       	cpc	r17, r1
    4086:	21 05       	cpc	r18, r1
    4088:	31 05       	cpc	r19, r1
    408a:	11 f1       	breq	.+68     	; 0x40d0 <nrk_event_wait+0x6a>
    408c:	dc 01       	movw	r26, r24
    408e:	cb 01       	movw	r24, r22
	  {
	   nrk_cur_task_TCB->active_signal_mask=event_mask; 
    4090:	81 8b       	std	Z+17, r24	; 0x11
    4092:	92 8b       	std	Z+18, r25	; 0x12
    4094:	a3 8b       	std	Z+19, r26	; 0x13
    4096:	b4 8b       	std	Z+20, r27	; 0x14
	   nrk_cur_task_TCB->event_suspend=SIG_EVENT_SUSPENDED; 
    4098:	21 e0       	ldi	r18, 0x01	; 1
    409a:	27 83       	std	Z+7, r18	; 0x07
	else
	  {
	   return 0;
	  }

	if(event_mask & SIG(nrk_wakeup_signal))
    409c:	00 90 f0 0a 	lds	r0, 0x0AF0
    40a0:	04 c0       	rjmp	.+8      	; 0x40aa <nrk_event_wait+0x44>
    40a2:	b6 95       	lsr	r27
    40a4:	a7 95       	ror	r26
    40a6:	97 95       	ror	r25
    40a8:	87 95       	ror	r24
    40aa:	0a 94       	dec	r0
    40ac:	d2 f7       	brpl	.-12     	; 0x40a2 <nrk_event_wait+0x3c>
    40ae:	80 ff       	sbrs	r24, 0
    40b0:	03 c0       	rjmp	.+6      	; 0x40b8 <nrk_event_wait+0x52>
		nrk_wait_until_nw();
    40b2:	0e 94 eb 23 	call	0x47d6	; 0x47d6 <nrk_wait_until_nw>
    40b6:	04 c0       	rjmp	.+8      	; 0x40c0 <nrk_event_wait+0x5a>
	else
		nrk_wait_until_ticks(0);
    40b8:	80 e0       	ldi	r24, 0x00	; 0
    40ba:	90 e0       	ldi	r25, 0x00	; 0
    40bc:	0e 94 bc 23 	call	0x4778	; 0x4778 <nrk_wait_until_ticks>
	//unmask the signal when its return so it has logical value like 1 to or whatever was user defined
	return ( (nrk_cur_task_TCB->active_signal_mask));
    40c0:	e0 91 00 0b 	lds	r30, 0x0B00
    40c4:	f0 91 01 0b 	lds	r31, 0x0B01
    40c8:	01 89       	ldd	r16, Z+17	; 0x11
    40ca:	12 89       	ldd	r17, Z+18	; 0x12
    40cc:	23 89       	ldd	r18, Z+19	; 0x13
    40ce:	34 89       	ldd	r19, Z+20	; 0x14
}
    40d0:	c9 01       	movw	r24, r18
    40d2:	b8 01       	movw	r22, r16
    40d4:	1f 91       	pop	r17
    40d6:	0f 91       	pop	r16
    40d8:	08 95       	ret

000040da <nrk_sem_create>:
	nrk_sem_list[i].value=count;
	nrk_sem_list[i].count=count;
	nrk_sem_list[i].resource_ceiling=ceiling_prio;
	_nrk_resource_cnt++;
	return	&nrk_sem_list[i];
}
    40da:	80 e0       	ldi	r24, 0x00	; 0
    40dc:	90 e0       	ldi	r25, 0x00	; 0
    40de:	08 95       	ret

000040e0 <nrk_get_resource_index>:

int8_t nrk_get_resource_index(nrk_sem_t *resrc)
{
	int8_t id;
		for(id=0;id<NRK_MAX_RESOURCE_CNT;id++)
			if((nrk_sem_t *)(&nrk_sem_list[id])==(nrk_sem_t*)resrc)
    40e0:	21 e0       	ldi	r18, 0x01	; 1
    40e2:	8c 5e       	subi	r24, 0xEC	; 236
    40e4:	9a 40       	sbci	r25, 0x0A	; 10
    40e6:	09 f4       	brne	.+2      	; 0x40ea <nrk_get_resource_index+0xa>
    40e8:	20 e0       	ldi	r18, 0x00	; 0
				return id;
	return NRK_ERROR;
}
    40ea:	82 2f       	mov	r24, r18
    40ec:	81 95       	neg	r24
    40ee:	08 95       	ret

000040f0 <nrk_sem_query>:
}

int8_t nrk_sem_query(nrk_sem_t *rsrc )
{
	int8_t id;
	id=nrk_get_resource_index(rsrc);  
    40f0:	0e 94 70 20 	call	0x40e0	; 0x40e0 <nrk_get_resource_index>
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    40f4:	8f 3f       	cpi	r24, 0xFF	; 255
    40f6:	11 f4       	brne	.+4      	; 0x40fc <nrk_sem_query+0xc>
    40f8:	81 e0       	ldi	r24, 0x01	; 1
    40fa:	03 c0       	rjmp	.+6      	; 0x4102 <nrk_sem_query+0x12>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    40fc:	81 30       	cpi	r24, 0x01	; 1
    40fe:	29 f4       	brne	.+10     	; 0x410a <nrk_sem_query+0x1a>
    4100:	82 e0       	ldi	r24, 0x02	; 2
    4102:	0e 94 51 1b 	call	0x36a2	; 0x36a2 <_nrk_errno_set>
    4106:	8f ef       	ldi	r24, 0xFF	; 255
    4108:	08 95       	ret
	
	return(nrk_sem_list[id].value);
    410a:	99 27       	eor	r25, r25
    410c:	87 fd       	sbrc	r24, 7
    410e:	90 95       	com	r25
    4110:	fc 01       	movw	r30, r24
    4112:	ee 0f       	add	r30, r30
    4114:	ff 1f       	adc	r31, r31
    4116:	8e 0f       	add	r24, r30
    4118:	9f 1f       	adc	r25, r31
    411a:	fc 01       	movw	r30, r24
    411c:	e4 51       	subi	r30, 0x14	; 20
    411e:	f5 4f       	sbci	r31, 0xF5	; 245
    4120:	82 81       	ldd	r24, Z+2	; 0x02
}
    4122:	08 95       	ret

00004124 <nrk_sem_pend>:



int8_t nrk_sem_pend(nrk_sem_t *rsrc )
{
    4124:	ef 92       	push	r14
    4126:	ff 92       	push	r15
    4128:	0f 93       	push	r16
    412a:	1f 93       	push	r17
    412c:	cf 93       	push	r28
    412e:	df 93       	push	r29
    4130:	1f 92       	push	r1
    4132:	cd b7       	in	r28, 0x3d	; 61
    4134:	de b7       	in	r29, 0x3e	; 62
	int8_t id;
	id=nrk_get_resource_index(rsrc);  
    4136:	0e 94 70 20 	call	0x40e0	; 0x40e0 <nrk_get_resource_index>
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    413a:	8f 3f       	cpi	r24, 0xFF	; 255
    413c:	11 f4       	brne	.+4      	; 0x4142 <nrk_sem_pend+0x1e>
    413e:	81 e0       	ldi	r24, 0x01	; 1
    4140:	03 c0       	rjmp	.+6      	; 0x4148 <nrk_sem_pend+0x24>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    4142:	81 30       	cpi	r24, 0x01	; 1
    4144:	29 f4       	brne	.+10     	; 0x4150 <nrk_sem_pend+0x2c>
    4146:	82 e0       	ldi	r24, 0x02	; 2
    4148:	0e 94 51 1b 	call	0x36a2	; 0x36a2 <_nrk_errno_set>
    414c:	8f ef       	ldi	r24, 0xFF	; 255
    414e:	41 c0       	rjmp	.+130    	; 0x41d2 <nrk_sem_pend+0xae>
	
	nrk_int_disable();
    4150:	89 83       	std	Y+1, r24	; 0x01
    4152:	0e 94 42 16 	call	0x2c84	; 0x2c84 <nrk_int_disable>
	if(nrk_sem_list[id].value==0)
    4156:	89 81       	ldd	r24, Y+1	; 0x01
    4158:	e8 2e       	mov	r14, r24
    415a:	ff 24       	eor	r15, r15
    415c:	e7 fc       	sbrc	r14, 7
    415e:	f0 94       	com	r15
    4160:	87 01       	movw	r16, r14
    4162:	00 0f       	add	r16, r16
    4164:	11 1f       	adc	r17, r17
    4166:	f8 01       	movw	r30, r16
    4168:	ee 0d       	add	r30, r14
    416a:	ff 1d       	adc	r31, r15
    416c:	e4 51       	subi	r30, 0x14	; 20
    416e:	f5 4f       	sbci	r31, 0xF5	; 245
    4170:	92 81       	ldd	r25, Z+2	; 0x02
    4172:	91 11       	cpse	r25, r1
    4174:	16 c0       	rjmp	.+44     	; 0x41a2 <nrk_sem_pend+0x7e>
	{
		nrk_cur_task_TCB->event_suspend|=RSRC_EVENT_SUSPENDED;
    4176:	e0 91 00 0b 	lds	r30, 0x0B00
    417a:	f0 91 01 0b 	lds	r31, 0x0B01
    417e:	97 81       	ldd	r25, Z+7	; 0x07
    4180:	92 60       	ori	r25, 0x02	; 2
    4182:	97 83       	std	Z+7, r25	; 0x07
		nrk_cur_task_TCB->active_signal_mask=id;
    4184:	99 27       	eor	r25, r25
    4186:	87 fd       	sbrc	r24, 7
    4188:	90 95       	com	r25
    418a:	a9 2f       	mov	r26, r25
    418c:	b9 2f       	mov	r27, r25
    418e:	81 8b       	std	Z+17, r24	; 0x11
    4190:	92 8b       	std	Z+18, r25	; 0x12
    4192:	a3 8b       	std	Z+19, r26	; 0x13
    4194:	b4 8b       	std	Z+20, r27	; 0x14
		// Wait on suspend event
		nrk_int_enable();
    4196:	0e 94 44 16 	call	0x2c88	; 0x2c88 <nrk_int_enable>
		nrk_wait_until_ticks(0);
    419a:	80 e0       	ldi	r24, 0x00	; 0
    419c:	90 e0       	ldi	r25, 0x00	; 0
    419e:	0e 94 bc 23 	call	0x4778	; 0x4778 <nrk_wait_until_ticks>
	}

	nrk_sem_list[id].value--;	
    41a2:	0e 0d       	add	r16, r14
    41a4:	1f 1d       	adc	r17, r15
    41a6:	d8 01       	movw	r26, r16
    41a8:	a4 51       	subi	r26, 0x14	; 20
    41aa:	b5 4f       	sbci	r27, 0xF5	; 245
    41ac:	12 96       	adiw	r26, 0x02	; 2
    41ae:	8c 91       	ld	r24, X
    41b0:	12 97       	sbiw	r26, 0x02	; 2
    41b2:	81 50       	subi	r24, 0x01	; 1
    41b4:	12 96       	adiw	r26, 0x02	; 2
    41b6:	8c 93       	st	X, r24
    41b8:	12 97       	sbiw	r26, 0x02	; 2
	nrk_cur_task_TCB->task_prio_ceil=nrk_sem_list[id].resource_ceiling;
    41ba:	e0 91 00 0b 	lds	r30, 0x0B00
    41be:	f0 91 01 0b 	lds	r31, 0x0B01
    41c2:	11 96       	adiw	r26, 0x01	; 1
    41c4:	8c 91       	ld	r24, X
    41c6:	83 87       	std	Z+11, r24	; 0x0b
	nrk_cur_task_TCB->elevated_prio_flag=1;
    41c8:	81 e0       	ldi	r24, 0x01	; 1
    41ca:	84 83       	std	Z+4, r24	; 0x04
	nrk_int_enable();
    41cc:	0e 94 44 16 	call	0x2c88	; 0x2c88 <nrk_int_enable>

	return NRK_OK;
    41d0:	81 e0       	ldi	r24, 0x01	; 1
}
    41d2:	0f 90       	pop	r0
    41d4:	df 91       	pop	r29
    41d6:	cf 91       	pop	r28
    41d8:	1f 91       	pop	r17
    41da:	0f 91       	pop	r16
    41dc:	ff 90       	pop	r15
    41de:	ef 90       	pop	r14
    41e0:	08 95       	ret

000041e2 <nrk_sem_post>:



int8_t nrk_sem_post(nrk_sem_t *rsrc)
{
    41e2:	0f 93       	push	r16
    41e4:	1f 93       	push	r17
    41e6:	cf 93       	push	r28
    41e8:	df 93       	push	r29
    41ea:	1f 92       	push	r1
    41ec:	cd b7       	in	r28, 0x3d	; 61
    41ee:	de b7       	in	r29, 0x3e	; 62
	int8_t id=nrk_get_resource_index(rsrc);	
    41f0:	0e 94 70 20 	call	0x40e0	; 0x40e0 <nrk_get_resource_index>
	int8_t task_ID;
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    41f4:	8f 3f       	cpi	r24, 0xFF	; 255
    41f6:	11 f4       	brne	.+4      	; 0x41fc <nrk_sem_post+0x1a>
    41f8:	81 e0       	ldi	r24, 0x01	; 1
    41fa:	03 c0       	rjmp	.+6      	; 0x4202 <__stack+0x3>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    41fc:	81 30       	cpi	r24, 0x01	; 1
    41fe:	29 f4       	brne	.+10     	; 0x420a <__stack+0xb>
    4200:	82 e0       	ldi	r24, 0x02	; 2
    4202:	0e 94 51 1b 	call	0x36a2	; 0x36a2 <_nrk_errno_set>
    4206:	8f ef       	ldi	r24, 0xFF	; 255
    4208:	44 c0       	rjmp	.+136    	; 0x4292 <__stack+0x93>

	if(nrk_sem_list[id].value<nrk_sem_list[id].count)
    420a:	48 2f       	mov	r20, r24
    420c:	55 27       	eor	r21, r21
    420e:	47 fd       	sbrc	r20, 7
    4210:	50 95       	com	r21
    4212:	9a 01       	movw	r18, r20
    4214:	22 0f       	add	r18, r18
    4216:	33 1f       	adc	r19, r19
    4218:	24 0f       	add	r18, r20
    421a:	35 1f       	adc	r19, r21
    421c:	89 01       	movw	r16, r18
    421e:	04 51       	subi	r16, 0x14	; 20
    4220:	15 4f       	sbci	r17, 0xF5	; 245
    4222:	f8 01       	movw	r30, r16
    4224:	22 81       	ldd	r18, Z+2	; 0x02
    4226:	90 81       	ld	r25, Z
    4228:	29 17       	cp	r18, r25
    422a:	94 f5       	brge	.+100    	; 0x4290 <__stack+0x91>
	{
		// Signal RSRC Event		
		nrk_int_disable();
    422c:	89 83       	std	Y+1, r24	; 0x01
    422e:	0e 94 42 16 	call	0x2c84	; 0x2c84 <nrk_int_disable>

		nrk_sem_list[id].value++;
    4232:	f8 01       	movw	r30, r16
    4234:	92 81       	ldd	r25, Z+2	; 0x02
    4236:	9f 5f       	subi	r25, 0xFF	; 255
    4238:	92 83       	std	Z+2, r25	; 0x02
		nrk_cur_task_TCB->elevated_prio_flag=0;
    423a:	e0 91 00 0b 	lds	r30, 0x0B00
    423e:	f0 91 01 0b 	lds	r31, 0x0B01
    4242:	14 82       	std	Z+4, r1	; 0x04
    4244:	e5 e4       	ldi	r30, 0x45	; 69
    4246:	fa e0       	ldi	r31, 0x0A	; 10

		for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
			if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
				if((nrk_task_TCB[task_ID].active_signal_mask == id))
    4248:	89 81       	ldd	r24, Y+1	; 0x01
    424a:	99 27       	eor	r25, r25
    424c:	87 fd       	sbrc	r24, 7
    424e:	90 95       	com	r25
    4250:	a9 2f       	mov	r26, r25
    4252:	b9 2f       	mov	r27, r25
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    4254:	23 e0       	ldi	r18, 0x03	; 3

		nrk_sem_list[id].value++;
		nrk_cur_task_TCB->elevated_prio_flag=0;

		for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
			if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
    4256:	30 81       	ld	r19, Z
    4258:	32 30       	cpi	r19, 0x02	; 2
    425a:	99 f4       	brne	.+38     	; 0x4282 <__stack+0x83>
				if((nrk_task_TCB[task_ID].active_signal_mask == id))
    425c:	42 85       	ldd	r20, Z+10	; 0x0a
    425e:	53 85       	ldd	r21, Z+11	; 0x0b
    4260:	64 85       	ldd	r22, Z+12	; 0x0c
    4262:	75 85       	ldd	r23, Z+13	; 0x0d
    4264:	48 17       	cp	r20, r24
    4266:	59 07       	cpc	r21, r25
    4268:	6a 07       	cpc	r22, r26
    426a:	7b 07       	cpc	r23, r27
    426c:	51 f4       	brne	.+20     	; 0x4282 <__stack+0x83>
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    426e:	22 83       	std	Z+2, r18	; 0x02
					nrk_task_TCB[task_ID].next_wakeup=0;
    4270:	16 86       	std	Z+14, r1	; 0x0e
    4272:	17 86       	std	Z+15, r1	; 0x0f
    4274:	10 8a       	std	Z+16, r1	; 0x10
    4276:	11 8a       	std	Z+17, r1	; 0x11
					nrk_task_TCB[task_ID].event_suspend=0;
    4278:	10 82       	st	Z, r1
					nrk_task_TCB[task_ID].active_signal_mask=0;
    427a:	12 86       	std	Z+10, r1	; 0x0a
    427c:	13 86       	std	Z+11, r1	; 0x0b
    427e:	14 86       	std	Z+12, r1	; 0x0c
    4280:	15 86       	std	Z+13, r1	; 0x0d
    4282:	bb 96       	adiw	r30, 0x2b	; 43
		nrk_int_disable();

		nrk_sem_list[id].value++;
		nrk_cur_task_TCB->elevated_prio_flag=0;

		for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    4284:	3a e0       	ldi	r19, 0x0A	; 10
    4286:	e1 3f       	cpi	r30, 0xF1	; 241
    4288:	f3 07       	cpc	r31, r19
    428a:	29 f7       	brne	.-54     	; 0x4256 <__stack+0x57>
					nrk_task_TCB[task_ID].event_suspend=0;
					nrk_task_TCB[task_ID].active_signal_mask=0;
				}   

		}
		nrk_int_enable();
    428c:	0e 94 44 16 	call	0x2c88	; 0x2c88 <nrk_int_enable>
	}
		
return NRK_OK;
    4290:	81 e0       	ldi	r24, 0x01	; 1
}
    4292:	0f 90       	pop	r0
    4294:	df 91       	pop	r29
    4296:	cf 91       	pop	r28
    4298:	1f 91       	pop	r17
    429a:	0f 91       	pop	r16
    429c:	08 95       	ret

0000429e <nrk_sem_delete>:

int8_t  nrk_sem_delete(nrk_sem_t *rsrc)
{
int8_t id=nrk_get_resource_index(rsrc);	
    429e:	0e 94 70 20 	call	0x40e0	; 0x40e0 <nrk_get_resource_index>
	int8_t task_ID;
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    42a2:	8f 3f       	cpi	r24, 0xFF	; 255
    42a4:	11 f4       	brne	.+4      	; 0x42aa <nrk_sem_delete+0xc>
    42a6:	81 e0       	ldi	r24, 0x01	; 1
    42a8:	03 c0       	rjmp	.+6      	; 0x42b0 <nrk_sem_delete+0x12>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    42aa:	81 30       	cpi	r24, 0x01	; 1
    42ac:	29 f4       	brne	.+10     	; 0x42b8 <nrk_sem_delete+0x1a>
    42ae:	82 e0       	ldi	r24, 0x02	; 2
    42b0:	0e 94 51 1b 	call	0x36a2	; 0x36a2 <_nrk_errno_set>
    42b4:	8f ef       	ldi	r24, 0xFF	; 255
    42b6:	08 95       	ret

	nrk_sem_list[id].count=-1;
    42b8:	99 27       	eor	r25, r25
    42ba:	87 fd       	sbrc	r24, 7
    42bc:	90 95       	com	r25
    42be:	fc 01       	movw	r30, r24
    42c0:	ee 0f       	add	r30, r30
    42c2:	ff 1f       	adc	r31, r31
    42c4:	8e 0f       	add	r24, r30
    42c6:	9f 1f       	adc	r25, r31
    42c8:	fc 01       	movw	r30, r24
    42ca:	e4 51       	subi	r30, 0x14	; 20
    42cc:	f5 4f       	sbci	r31, 0xF5	; 245
    42ce:	8f ef       	ldi	r24, 0xFF	; 255
    42d0:	80 83       	st	Z, r24
	nrk_sem_list[id].value=-1;
    42d2:	82 83       	std	Z+2, r24	; 0x02
	nrk_sem_list[id].resource_ceiling=-1;
    42d4:	81 83       	std	Z+1, r24	; 0x01
	_nrk_resource_cnt--;
    42d6:	80 91 ff 0a 	lds	r24, 0x0AFF
    42da:	81 50       	subi	r24, 0x01	; 1
    42dc:	80 93 ff 0a 	sts	0x0AFF, r24
return NRK_OK;
    42e0:	81 e0       	ldi	r24, 0x01	; 1
}
    42e2:	08 95       	ret

000042e4 <nrk_get_high_ready_task_ID>:

inline void _nrk_wait_for_scheduler ();

uint8_t nrk_get_high_ready_task_ID ()
{
    return (_head_node->task_ID);
    42e4:	e0 91 f5 0a 	lds	r30, 0x0AF5
    42e8:	f0 91 f6 0a 	lds	r31, 0x0AF6
}
    42ec:	80 81       	ld	r24, Z
    42ee:	08 95       	ret

000042f0 <nrk_print_readyQ>:

void nrk_print_readyQ ()
{
    nrk_queue *ptr;
    ptr = _head_node;
    42f0:	e0 91 f5 0a 	lds	r30, 0x0AF5
    42f4:	f0 91 f6 0a 	lds	r31, 0x0AF6
    //nrk_kprintf (PSTR ("nrk_queue: "));
    while (ptr != NULL)
    42f8:	30 97       	sbiw	r30, 0x00	; 0
    42fa:	21 f0       	breq	.+8      	; 0x4304 <nrk_print_readyQ+0x14>
    {
        //printf ("%d ", ptr->task_ID);
        ptr = ptr->Next;
    42fc:	03 80       	ldd	r0, Z+3	; 0x03
    42fe:	f4 81       	ldd	r31, Z+4	; 0x04
    4300:	e0 2d       	mov	r30, r0
    4302:	fa cf       	rjmp	.-12     	; 0x42f8 <nrk_print_readyQ+0x8>
    }
    //nrk_kprintf (PSTR ("\n\r"));
}
    4304:	08 95       	ret

00004306 <nrk_add_to_readyQ>:


void nrk_add_to_readyQ (int8_t task_ID)
{
    4306:	af 92       	push	r10
    4308:	bf 92       	push	r11
    430a:	cf 92       	push	r12
    430c:	df 92       	push	r13
    430e:	ef 92       	push	r14
    4310:	ff 92       	push	r15
    4312:	0f 93       	push	r16
    4314:	1f 93       	push	r17
    4316:	cf 93       	push	r28
    4318:	df 93       	push	r29
    nrk_queue *NextNode;
    nrk_queue *CurNode;

    //printf( "nrk_add_to_readyQ %d\n",task_ID );
    // nrk_queue full
    if (_free_node == NULL)
    431a:	e0 91 3c 0a 	lds	r30, 0x0A3C
    431e:	f0 91 3d 0a 	lds	r31, 0x0A3D
    4322:	30 97       	sbiw	r30, 0x00	; 0
    4324:	09 f4       	brne	.+2      	; 0x4328 <nrk_add_to_readyQ+0x22>
    4326:	94 c0       	rjmp	.+296    	; 0x4450 <nrk_add_to_readyQ+0x14a>
    {
        return;
    }


    NextNode = _head_node;
    4328:	00 91 f5 0a 	lds	r16, 0x0AF5
    432c:	10 91 f6 0a 	lds	r17, 0x0AF6
    CurNode = _free_node;

    if (_head_node != NULL)
    4330:	01 15       	cp	r16, r1
    4332:	11 05       	cpc	r17, r1
    4334:	09 f4       	brne	.+2      	; 0x4338 <nrk_add_to_readyQ+0x32>
    4336:	4c c0       	rjmp	.+152    	; 0x43d0 <nrk_add_to_readyQ+0xca>
    4338:	d8 01       	movw	r26, r16
    {

        while (NextNode != NULL)
        {
            if (nrk_task_TCB[NextNode->task_ID].elevated_prio_flag)
    433a:	4b e2       	ldi	r20, 0x2B	; 43
                if (nrk_task_TCB[NextNode->task_ID].task_prio_ceil <
                        nrk_task_TCB[task_ID].task_prio)
    433c:	58 2f       	mov	r21, r24
    433e:	54 03       	mulsu	r21, r20
    4340:	90 01       	movw	r18, r0
    4342:	11 24       	eor	r1, r1
    4344:	22 5c       	subi	r18, 0xC2	; 194
    4346:	35 4f       	sbci	r19, 0xF5	; 245
    4348:	79 01       	movw	r14, r18
    434a:	9a e0       	ldi	r25, 0x0A	; 10
    434c:	e9 0e       	add	r14, r25
    434e:	f1 1c       	adc	r15, r1
                    break;
            if (nrk_task_TCB[task_ID].elevated_prio_flag)
    4350:	69 01       	movw	r12, r18
    4352:	c4 e0       	ldi	r28, 0x04	; 4
    4354:	cc 0e       	add	r12, r28
    4356:	d1 1c       	adc	r13, r1
                if (nrk_task_TCB[NextNode->task_ID].task_prio <
                        nrk_task_TCB[task_ID].task_prio_ceil)
    4358:	59 01       	movw	r10, r18
    435a:	db e0       	ldi	r29, 0x0B	; 11
    435c:	ad 0e       	add	r10, r29
    435e:	b1 1c       	adc	r11, r1
    if (_head_node != NULL)
    {

        while (NextNode != NULL)
        {
            if (nrk_task_TCB[NextNode->task_ID].elevated_prio_flag)
    4360:	2c 91       	ld	r18, X
    4362:	30 e0       	ldi	r19, 0x00	; 0
    4364:	42 9f       	mul	r20, r18
    4366:	b0 01       	movw	r22, r0
    4368:	43 9f       	mul	r20, r19
    436a:	70 0d       	add	r23, r0
    436c:	11 24       	eor	r1, r1
    436e:	62 5c       	subi	r22, 0xC2	; 194
    4370:	75 4f       	sbci	r23, 0xF5	; 245
    4372:	eb 01       	movw	r28, r22
    4374:	9c 81       	ldd	r25, Y+4	; 0x04
    4376:	99 23       	and	r25, r25
    4378:	29 f0       	breq	.+10     	; 0x4384 <nrk_add_to_readyQ+0x7e>
                if (nrk_task_TCB[NextNode->task_ID].task_prio_ceil <
    437a:	5b 85       	ldd	r21, Y+11	; 0x0b
    437c:	e7 01       	movw	r28, r14
    437e:	98 81       	ld	r25, Y
    4380:	59 17       	cp	r21, r25
    4382:	40 f1       	brcs	.+80     	; 0x43d4 <nrk_add_to_readyQ+0xce>
                        nrk_task_TCB[task_ID].task_prio)
                    break;
            if (nrk_task_TCB[task_ID].elevated_prio_flag)
    4384:	e6 01       	movw	r28, r12
    4386:	98 81       	ld	r25, Y
    4388:	99 23       	and	r25, r25
    438a:	69 f0       	breq	.+26     	; 0x43a6 <nrk_add_to_readyQ+0xa0>
                if (nrk_task_TCB[NextNode->task_ID].task_prio <
    438c:	42 9f       	mul	r20, r18
    438e:	b0 01       	movw	r22, r0
    4390:	43 9f       	mul	r20, r19
    4392:	70 0d       	add	r23, r0
    4394:	11 24       	eor	r1, r1
    4396:	62 5c       	subi	r22, 0xC2	; 194
    4398:	75 4f       	sbci	r23, 0xF5	; 245
    439a:	eb 01       	movw	r28, r22
    439c:	5a 85       	ldd	r21, Y+10	; 0x0a
    439e:	e5 01       	movw	r28, r10
    43a0:	98 81       	ld	r25, Y
    43a2:	59 17       	cp	r21, r25
    43a4:	b8 f0       	brcs	.+46     	; 0x43d4 <nrk_add_to_readyQ+0xce>
                        nrk_task_TCB[task_ID].task_prio_ceil)
                    break;
            if (nrk_task_TCB[NextNode->task_ID].task_prio <
    43a6:	42 9f       	mul	r20, r18
    43a8:	b0 01       	movw	r22, r0
    43aa:	43 9f       	mul	r20, r19
    43ac:	70 0d       	add	r23, r0
    43ae:	11 24       	eor	r1, r1
    43b0:	9b 01       	movw	r18, r22
    43b2:	22 5c       	subi	r18, 0xC2	; 194
    43b4:	35 4f       	sbci	r19, 0xF5	; 245
    43b6:	e9 01       	movw	r28, r18
    43b8:	2a 85       	ldd	r18, Y+10	; 0x0a
    43ba:	e7 01       	movw	r28, r14
    43bc:	98 81       	ld	r25, Y
    43be:	29 17       	cp	r18, r25
    43c0:	48 f0       	brcs	.+18     	; 0x43d4 <nrk_add_to_readyQ+0xce>
                    nrk_task_TCB[task_ID].task_prio)
                break;

            NextNode = NextNode->Next;
    43c2:	13 96       	adiw	r26, 0x03	; 3
    43c4:	0d 90       	ld	r0, X+
    43c6:	bc 91       	ld	r27, X
    43c8:	a0 2d       	mov	r26, r0
    CurNode = _free_node;

    if (_head_node != NULL)
    {

        while (NextNode != NULL)
    43ca:	10 97       	sbiw	r26, 0x00	; 0
    43cc:	49 f6       	brne	.-110    	; 0x4360 <nrk_add_to_readyQ+0x5a>
    43ce:	02 c0       	rjmp	.+4      	; 0x43d4 <nrk_add_to_readyQ+0xce>
    43d0:	a0 e0       	ldi	r26, 0x00	; 0
    43d2:	b0 e0       	ldi	r27, 0x00	; 0
        // Issues - 1 comes, becomes 2', 1 more comes (2' 1) then 2 comes where should it be placed ?
        // 2' 2  1 or 2 2' 1 in ready q , what happens after 2'->1, what if 2'->2

    }

    CurNode->task_ID = task_ID;
    43d4:	80 83       	st	Z, r24
    _free_node = _free_node->Next;
    43d6:	c3 81       	ldd	r28, Z+3	; 0x03
    43d8:	d4 81       	ldd	r29, Z+4	; 0x04
    43da:	d0 93 3d 0a 	sts	0x0A3D, r29
    43de:	c0 93 3c 0a 	sts	0x0A3C, r28

    if (NextNode == _head_node)
    43e2:	a0 17       	cp	r26, r16
    43e4:	b1 07       	cpc	r27, r17
    43e6:	b1 f4       	brne	.+44     	; 0x4414 <nrk_add_to_readyQ+0x10e>
    {
        //at start
        if (_head_node != NULL)
    43e8:	10 97       	sbiw	r26, 0x00	; 0
    43ea:	49 f0       	breq	.+18     	; 0x43fe <nrk_add_to_readyQ+0xf8>
        {
            CurNode->Next = _head_node;
    43ec:	b4 83       	std	Z+4, r27	; 0x04
    43ee:	a3 83       	std	Z+3, r26	; 0x03
            CurNode->Prev = NULL;
    43f0:	12 82       	std	Z+2, r1	; 0x02
    43f2:	11 82       	std	Z+1, r1	; 0x01
            _head_node->Prev = CurNode;
    43f4:	12 96       	adiw	r26, 0x02	; 2
    43f6:	fc 93       	st	X, r31
    43f8:	ee 93       	st	-X, r30
    43fa:	11 97       	sbiw	r26, 0x01	; 1
    43fc:	06 c0       	rjmp	.+12     	; 0x440a <nrk_add_to_readyQ+0x104>
        }
        else
        {
            CurNode->Next = NULL;
    43fe:	14 82       	std	Z+4, r1	; 0x04
    4400:	13 82       	std	Z+3, r1	; 0x03
            CurNode->Prev = NULL;
    4402:	12 82       	std	Z+2, r1	; 0x02
    4404:	11 82       	std	Z+1, r1	; 0x01
            _free_node->Prev = CurNode;
    4406:	fa 83       	std	Y+2, r31	; 0x02
    4408:	e9 83       	std	Y+1, r30	; 0x01
        }
        _head_node = CurNode;
    440a:	f0 93 f6 0a 	sts	0x0AF6, r31
    440e:	e0 93 f5 0a 	sts	0x0AF5, r30
    4412:	1e c0       	rjmp	.+60     	; 0x4450 <nrk_add_to_readyQ+0x14a>

    }
    else
    {
        if (NextNode != _free_node)
    4414:	ac 17       	cp	r26, r28
    4416:	bd 07       	cpc	r27, r29
    4418:	79 f0       	breq	.+30     	; 0x4438 <nrk_add_to_readyQ+0x132>
        {
            // Insert  in middle

            CurNode->Prev = NextNode->Prev;
    441a:	11 96       	adiw	r26, 0x01	; 1
    441c:	8d 91       	ld	r24, X+
    441e:	9c 91       	ld	r25, X
    4420:	12 97       	sbiw	r26, 0x02	; 2
    4422:	92 83       	std	Z+2, r25	; 0x02
    4424:	81 83       	std	Z+1, r24	; 0x01
            CurNode->Next = NextNode;
    4426:	b4 83       	std	Z+4, r27	; 0x04
    4428:	a3 83       	std	Z+3, r26	; 0x03
            (NextNode->Prev)->Next = CurNode;
    442a:	11 96       	adiw	r26, 0x01	; 1
    442c:	cd 91       	ld	r28, X+
    442e:	dc 91       	ld	r29, X
    4430:	12 97       	sbiw	r26, 0x02	; 2
    4432:	fc 83       	std	Y+4, r31	; 0x04
    4434:	eb 83       	std	Y+3, r30	; 0x03
    4436:	08 c0       	rjmp	.+16     	; 0x4448 <nrk_add_to_readyQ+0x142>
            NextNode->Prev = CurNode;
        }
        else
        {
            //insert at end
            CurNode->Next = NULL;
    4438:	14 82       	std	Z+4, r1	; 0x04
    443a:	13 82       	std	Z+3, r1	; 0x03
            CurNode->Prev = _free_node->Prev;
    443c:	11 96       	adiw	r26, 0x01	; 1
    443e:	8d 91       	ld	r24, X+
    4440:	9c 91       	ld	r25, X
    4442:	12 97       	sbiw	r26, 0x02	; 2
    4444:	92 83       	std	Z+2, r25	; 0x02
    4446:	81 83       	std	Z+1, r24	; 0x01
            _free_node->Prev = CurNode;
    4448:	12 96       	adiw	r26, 0x02	; 2
    444a:	fc 93       	st	X, r31
    444c:	ee 93       	st	-X, r30
    444e:	11 97       	sbiw	r26, 0x01	; 1
        }

    }

}
    4450:	df 91       	pop	r29
    4452:	cf 91       	pop	r28
    4454:	1f 91       	pop	r17
    4456:	0f 91       	pop	r16
    4458:	ff 90       	pop	r15
    445a:	ef 90       	pop	r14
    445c:	df 90       	pop	r13
    445e:	cf 90       	pop	r12
    4460:	bf 90       	pop	r11
    4462:	af 90       	pop	r10
    4464:	08 95       	ret

00004466 <nrk_rem_from_readyQ>:


void nrk_rem_from_readyQ (int8_t task_ID)
{
    4466:	cf 93       	push	r28
    4468:	df 93       	push	r29
       }
     */

//      printf("nrk_rem_from_readyQ_nrk_queue %d\n",task_ID);

    if (_head_node == NULL)
    446a:	e0 91 f5 0a 	lds	r30, 0x0AF5
    446e:	f0 91 f6 0a 	lds	r31, 0x0AF6
    4472:	30 97       	sbiw	r30, 0x00	; 0
    4474:	09 f4       	brne	.+2      	; 0x4478 <nrk_rem_from_readyQ+0x12>
    4476:	44 c0       	rjmp	.+136    	; 0x4500 <nrk_rem_from_readyQ+0x9a>
        return;

    CurNode = _head_node;

    if (_head_node->task_ID == task_ID)
    4478:	99 27       	eor	r25, r25
    447a:	87 fd       	sbrc	r24, 7
    447c:	90 95       	com	r25
    447e:	20 81       	ld	r18, Z
    4480:	30 e0       	ldi	r19, 0x00	; 0
    4482:	28 17       	cp	r18, r24
    4484:	39 07       	cpc	r19, r25
    4486:	81 f4       	brne	.+32     	; 0x44a8 <nrk_rem_from_readyQ+0x42>
    {
        //REmove from start
        _head_node = _head_node->Next;
    4488:	a3 81       	ldd	r26, Z+3	; 0x03
    448a:	b4 81       	ldd	r27, Z+4	; 0x04
    448c:	b0 93 f6 0a 	sts	0x0AF6, r27
    4490:	a0 93 f5 0a 	sts	0x0AF5, r26
        _head_node->Prev = NULL;
    4494:	12 96       	adiw	r26, 0x02	; 2
    4496:	1c 92       	st	X, r1
    4498:	1e 92       	st	-X, r1
    449a:	11 97       	sbiw	r26, 0x01	; 1
    449c:	18 c0       	rjmp	.+48     	; 0x44ce <nrk_rem_from_readyQ+0x68>
    }
    else
    {
        while ((CurNode != NULL) && (CurNode->task_ID != task_ID))
            CurNode = CurNode->Next;
    449e:	03 80       	ldd	r0, Z+3	; 0x03
    44a0:	f4 81       	ldd	r31, Z+4	; 0x04
    44a2:	e0 2d       	mov	r30, r0
        _head_node = _head_node->Next;
        _head_node->Prev = NULL;
    }
    else
    {
        while ((CurNode != NULL) && (CurNode->task_ID != task_ID))
    44a4:	30 97       	sbiw	r30, 0x00	; 0
    44a6:	61 f1       	breq	.+88     	; 0x4500 <nrk_rem_from_readyQ+0x9a>
    44a8:	20 81       	ld	r18, Z
    44aa:	30 e0       	ldi	r19, 0x00	; 0
    44ac:	28 17       	cp	r18, r24
    44ae:	39 07       	cpc	r19, r25
    44b0:	b1 f7       	brne	.-20     	; 0x449e <nrk_rem_from_readyQ+0x38>
            CurNode = CurNode->Next;
        if (CurNode == NULL)
            return;


        (CurNode->Prev)->Next = CurNode->Next;      //Both for middle and end
    44b2:	c1 81       	ldd	r28, Z+1	; 0x01
    44b4:	d2 81       	ldd	r29, Z+2	; 0x02
    44b6:	83 81       	ldd	r24, Z+3	; 0x03
    44b8:	94 81       	ldd	r25, Z+4	; 0x04
    44ba:	9c 83       	std	Y+4, r25	; 0x04
    44bc:	8b 83       	std	Y+3, r24	; 0x03
        if (CurNode->Next != NULL)
    44be:	a3 81       	ldd	r26, Z+3	; 0x03
    44c0:	b4 81       	ldd	r27, Z+4	; 0x04
    44c2:	10 97       	sbiw	r26, 0x00	; 0
    44c4:	21 f0       	breq	.+8      	; 0x44ce <nrk_rem_from_readyQ+0x68>
            (CurNode->Next)->Prev = CurNode->Prev;    // Only for middle
    44c6:	12 96       	adiw	r26, 0x02	; 2
    44c8:	dc 93       	st	X, r29
    44ca:	ce 93       	st	-X, r28
    44cc:	11 97       	sbiw	r26, 0x01	; 1
    }



    // Add to free list
    if (_free_node == NULL)
    44ce:	a0 91 3c 0a 	lds	r26, 0x0A3C
    44d2:	b0 91 3d 0a 	lds	r27, 0x0A3D
    44d6:	10 97       	sbiw	r26, 0x00	; 0
    44d8:	39 f4       	brne	.+14     	; 0x44e8 <nrk_rem_from_readyQ+0x82>
    {
        _free_node = CurNode;
    44da:	f0 93 3d 0a 	sts	0x0A3D, r31
    44de:	e0 93 3c 0a 	sts	0x0A3C, r30
        _free_node->Next = NULL;
    44e2:	14 82       	std	Z+4, r1	; 0x04
    44e4:	13 82       	std	Z+3, r1	; 0x03
    44e6:	0a c0       	rjmp	.+20     	; 0x44fc <nrk_rem_from_readyQ+0x96>
    }
    else
    {
        CurNode->Next = _free_node;
    44e8:	b4 83       	std	Z+4, r27	; 0x04
    44ea:	a3 83       	std	Z+3, r26	; 0x03
        _free_node->Prev = CurNode;
    44ec:	12 96       	adiw	r26, 0x02	; 2
    44ee:	fc 93       	st	X, r31
    44f0:	ee 93       	st	-X, r30
    44f2:	11 97       	sbiw	r26, 0x01	; 1
        _free_node = CurNode;
    44f4:	f0 93 3d 0a 	sts	0x0A3D, r31
    44f8:	e0 93 3c 0a 	sts	0x0A3C, r30
    }
    _free_node->Prev = NULL;
    44fc:	12 82       	std	Z+2, r1	; 0x02
    44fe:	11 82       	std	Z+1, r1	; 0x01
}
    4500:	df 91       	pop	r29
    4502:	cf 91       	pop	r28
    4504:	08 95       	ret

00004506 <nrk_activate_task>:




nrk_status_t nrk_activate_task (nrk_task_type * Task)
{
    4506:	ef 92       	push	r14
    4508:	ff 92       	push	r15
    450a:	0f 93       	push	r16
    450c:	1f 93       	push	r17
    450e:	cf 93       	push	r28
    4510:	df 93       	push	r29
    4512:	ec 01       	movw	r28, r24
    uint8_t rtype;
    void *topOfStackPtr;

    topOfStackPtr =
    4514:	4b 81       	ldd	r20, Y+3	; 0x03
    4516:	5c 81       	ldd	r21, Y+4	; 0x04
    4518:	69 81       	ldd	r22, Y+1	; 0x01
    451a:	7a 81       	ldd	r23, Y+2	; 0x02
    451c:	8d 81       	ldd	r24, Y+5	; 0x05
    451e:	9e 81       	ldd	r25, Y+6	; 0x06
    4520:	0e 94 8b 2f 	call	0x5f16	; 0x5f16 <nrk_task_stk_init>
        (void *) nrk_task_stk_init (Task->task, Task->Ptos, Task->Pbos);

    //printf("activate %d\n",(int)Task.task_ID);
    if (Task->FirstActivation == TRUE)
    4524:	2f 81       	ldd	r18, Y+7	; 0x07
    4526:	22 23       	and	r18, r18
    4528:	71 f0       	breq	.+28     	; 0x4546 <nrk_activate_task+0x40>
    {
        rtype = nrk_TCB_init (Task, topOfStackPtr, Task->Pbos, 0, (void *) 0, 0);
    452a:	4b 81       	ldd	r20, Y+3	; 0x03
    452c:	5c 81       	ldd	r21, Y+4	; 0x04
    452e:	e1 2c       	mov	r14, r1
    4530:	f1 2c       	mov	r15, r1
    4532:	00 e0       	ldi	r16, 0x00	; 0
    4534:	10 e0       	ldi	r17, 0x00	; 0
    4536:	20 e0       	ldi	r18, 0x00	; 0
    4538:	30 e0       	ldi	r19, 0x00	; 0
    453a:	bc 01       	movw	r22, r24
    453c:	ce 01       	movw	r24, r28
    453e:	0e 94 50 17 	call	0x2ea0	; 0x2ea0 <nrk_TCB_init>
        Task->FirstActivation = FALSE;
    4542:	1f 82       	std	Y+7, r1	; 0x07
    4544:	0c c0       	rjmp	.+24     	; 0x455e <nrk_activate_task+0x58>

    }
    else
    {
        if (nrk_task_TCB[Task->task_ID].task_state != SUSPENDED)
    4546:	e8 81       	ld	r30, Y
    4548:	2b e2       	ldi	r18, 0x2B	; 43
    454a:	e2 02       	muls	r30, r18
    454c:	f0 01       	movw	r30, r0
    454e:	11 24       	eor	r1, r1
    4550:	e2 5c       	subi	r30, 0xC2	; 194
    4552:	f5 4f       	sbci	r31, 0xF5	; 245
    4554:	21 85       	ldd	r18, Z+9	; 0x09
    4556:	23 30       	cpi	r18, 0x03	; 3
    4558:	b9 f4       	brne	.+46     	; 0x4588 <nrk_activate_task+0x82>
            return NRK_ERROR;
        //Re-init some parts of TCB

        nrk_task_TCB[Task->task_ID].OSTaskStkPtr = (NRK_STK *) topOfStackPtr;
    455a:	91 83       	std	Z+1, r25	; 0x01
    455c:	80 83       	st	Z, r24
    // If Idle Task then Add to ready Q
    //if(Task->task_ID==0) nrk_add_to_readyQ(Task->task_ID);
    //nrk_add_to_readyQ(Task->task_ID);
    //printf( "task %d nw %d \r\n",Task->task_ID,nrk_task_TCB[Task->task_ID].next_wakeup);
    //printf( "task %d nw %d \r\n",Task->task_ID,Task->offset.secs);
    if (nrk_task_TCB[Task->task_ID].next_wakeup == 0)
    455e:	e8 81       	ld	r30, Y
    4560:	8b e2       	ldi	r24, 0x2B	; 43
    4562:	e8 02       	muls	r30, r24
    4564:	f0 01       	movw	r30, r0
    4566:	11 24       	eor	r1, r1
    4568:	e2 5c       	subi	r30, 0xC2	; 194
    456a:	f5 4f       	sbci	r31, 0xF5	; 245
    456c:	85 89       	ldd	r24, Z+21	; 0x15
    456e:	96 89       	ldd	r25, Z+22	; 0x16
    4570:	a7 89       	ldd	r26, Z+23	; 0x17
    4572:	b0 8d       	ldd	r27, Z+24	; 0x18
    4574:	89 2b       	or	r24, r25
    4576:	8a 2b       	or	r24, r26
    4578:	8b 2b       	or	r24, r27
    457a:	41 f4       	brne	.+16     	; 0x458c <nrk_activate_task+0x86>
    {
        nrk_task_TCB[Task->task_ID].task_state = READY;
    457c:	82 e0       	ldi	r24, 0x02	; 2
    457e:	81 87       	std	Z+9, r24	; 0x09
        nrk_add_to_readyQ (Task->task_ID);
    4580:	88 81       	ld	r24, Y
    4582:	0e 94 83 21 	call	0x4306	; 0x4306 <nrk_add_to_readyQ>
    4586:	02 c0       	rjmp	.+4      	; 0x458c <nrk_activate_task+0x86>

    }
    else
    {
        if (nrk_task_TCB[Task->task_ID].task_state != SUSPENDED)
            return NRK_ERROR;
    4588:	8f ef       	ldi	r24, 0xFF	; 255
    458a:	01 c0       	rjmp	.+2      	; 0x458e <nrk_activate_task+0x88>
    {
        nrk_task_TCB[Task->task_ID].task_state = READY;
        nrk_add_to_readyQ (Task->task_ID);
    }

    return NRK_OK;
    458c:	81 e0       	ldi	r24, 0x01	; 1
}
    458e:	df 91       	pop	r29
    4590:	cf 91       	pop	r28
    4592:	1f 91       	pop	r17
    4594:	0f 91       	pop	r16
    4596:	ff 90       	pop	r15
    4598:	ef 90       	pop	r14
    459a:	08 95       	ret

0000459c <nrk_set_next_wakeup>:
    _nrk_wait_for_scheduler ();
    return NRK_OK;
}

int8_t nrk_set_next_wakeup (nrk_time_t t)
{
    459c:	1f 93       	push	r17
    459e:	cf 93       	push	r28
    45a0:	df 93       	push	r29
    45a2:	cd b7       	in	r28, 0x3d	; 61
    45a4:	de b7       	in	r29, 0x3e	; 62
    45a6:	28 97       	sbiw	r28, 0x08	; 8
    45a8:	0f b6       	in	r0, 0x3f	; 63
    45aa:	f8 94       	cli
    45ac:	de bf       	out	0x3e, r29	; 62
    45ae:	0f be       	out	0x3f, r0	; 63
    45b0:	cd bf       	out	0x3d, r28	; 61
    45b2:	29 83       	std	Y+1, r18	; 0x01
    45b4:	3a 83       	std	Y+2, r19	; 0x02
    45b6:	4b 83       	std	Y+3, r20	; 0x03
    45b8:	5c 83       	std	Y+4, r21	; 0x04
    45ba:	6d 83       	std	Y+5, r22	; 0x05
    45bc:	7e 83       	std	Y+6, r23	; 0x06
    45be:	8f 83       	std	Y+7, r24	; 0x07
    45c0:	98 87       	std	Y+8, r25	; 0x08
    uint8_t timer;
    uint16_t nw;
    nrk_int_disable ();
    45c2:	0e 94 42 16 	call	0x2c84	; 0x2c84 <nrk_int_disable>
    timer = _nrk_os_timer_get ();
    45c6:	0e 94 b5 2c 	call	0x596a	; 0x596a <_nrk_os_timer_get>
    45ca:	18 2f       	mov	r17, r24
    nw = _nrk_time_to_ticks_long(&t);
    45cc:	ce 01       	movw	r24, r28
    45ce:	01 96       	adiw	r24, 0x01	; 1
    45d0:	0e 94 e0 26 	call	0x4dc0	; 0x4dc0 <_nrk_time_to_ticks_long>
    if (nw <= TIME_PAD)
    45d4:	63 30       	cpi	r22, 0x03	; 3
    45d6:	71 05       	cpc	r23, r1
    45d8:	98 f0       	brcs	.+38     	; 0x4600 <nrk_set_next_wakeup+0x64>
        return NRK_ERROR;
    nrk_cur_task_TCB->next_wakeup = nw + timer;
    45da:	e0 91 00 0b 	lds	r30, 0x0B00
    45de:	f0 91 01 0b 	lds	r31, 0x0B01
    45e2:	21 2f       	mov	r18, r17
    45e4:	30 e0       	ldi	r19, 0x00	; 0
    45e6:	62 0f       	add	r22, r18
    45e8:	73 1f       	adc	r23, r19
    45ea:	cb 01       	movw	r24, r22
    45ec:	a0 e0       	ldi	r26, 0x00	; 0
    45ee:	b0 e0       	ldi	r27, 0x00	; 0
    45f0:	85 8b       	std	Z+21, r24	; 0x15
    45f2:	96 8b       	std	Z+22, r25	; 0x16
    45f4:	a7 8b       	std	Z+23, r26	; 0x17
    45f6:	b0 8f       	std	Z+24, r27	; 0x18
    			_nrk_prev_timer_val=timer;
    			_nrk_set_next_wakeup(timer);
    		}
    */
//      nrk_cur_task_TCB->nw_flag=1;
    nrk_int_enable ();
    45f8:	0e 94 44 16 	call	0x2c88	; 0x2c88 <nrk_int_enable>

    return NRK_OK;
    45fc:	81 e0       	ldi	r24, 0x01	; 1
    45fe:	01 c0       	rjmp	.+2      	; 0x4602 <nrk_set_next_wakeup+0x66>
    uint16_t nw;
    nrk_int_disable ();
    timer = _nrk_os_timer_get ();
    nw = _nrk_time_to_ticks_long(&t);
    if (nw <= TIME_PAD)
        return NRK_ERROR;
    4600:	8f ef       	ldi	r24, 0xFF	; 255
    */
//      nrk_cur_task_TCB->nw_flag=1;
    nrk_int_enable ();

    return NRK_OK;
}
    4602:	28 96       	adiw	r28, 0x08	; 8
    4604:	0f b6       	in	r0, 0x3f	; 63
    4606:	f8 94       	cli
    4608:	de bf       	out	0x3e, r29	; 62
    460a:	0f be       	out	0x3f, r0	; 63
    460c:	cd bf       	out	0x3d, r28	; 61
    460e:	df 91       	pop	r29
    4610:	cf 91       	pop	r28
    4612:	1f 91       	pop	r17
    4614:	08 95       	ret

00004616 <_nrk_wait_for_scheduler>:
{

    //TIMSK = BM (OCIE1A);
    do
    {
        nrk_idle ();                // wait for the interrupt to tick... // pdiener: halt CPU here until any interrupt triggers
    4616:	0e 94 5e 2f 	call	0x5ebc	; 0x5ebc <nrk_idle>
    }
    while ((volatile uint8_t) nrk_cur_task_TCB->suspend_flag == 1); // pdiener: make shure that was the right interrupt
    461a:	e0 91 00 0b 	lds	r30, 0x0B00
    461e:	f0 91 01 0b 	lds	r31, 0x0B01
    4622:	85 81       	ldd	r24, Z+5	; 0x05
    4624:	81 11       	cpse	r24, r1
    4626:	f7 cf       	rjmp	.-18     	; 0x4616 <_nrk_wait_for_scheduler>

    //TIMSK = BM (OCIE1A) | BM(OCIE0);
}
    4628:	08 95       	ret

0000462a <nrk_wait_until_next_period>:
    nrk_wait_until_next_period ();
    return NRK_OK;
}

int8_t nrk_wait_until_next_period ()
{
    462a:	cf 93       	push	r28
    uint8_t timer;

    nrk_stack_check ();
    462c:	0e 94 40 1e 	call	0x3c80	; 0x3c80 <nrk_stack_check>
// Next Period Wakeup Time is Set inside scheduler when a task becomes Runnable
    nrk_int_disable ();
    4630:	0e 94 42 16 	call	0x2c84	; 0x2c84 <nrk_int_disable>
    nrk_cur_task_TCB->num_periods = 1;
    4634:	e0 91 00 0b 	lds	r30, 0x0B00
    4638:	f0 91 01 0b 	lds	r31, 0x0B01
    463c:	81 e0       	ldi	r24, 0x01	; 1
    463e:	90 e0       	ldi	r25, 0x00	; 0
    4640:	92 a7       	std	Z+42, r25	; 0x2a
    4642:	81 a7       	std	Z+41, r24	; 0x29
    nrk_cur_task_TCB->suspend_flag = 1;
    4644:	85 83       	std	Z+5, r24	; 0x05
    timer = _nrk_os_timer_get ();
    4646:	0e 94 b5 2c 	call	0x596a	; 0x596a <_nrk_os_timer_get>
    464a:	c8 2f       	mov	r28, r24

//nrk_cur_task_TCB->cpu_remaining=_nrk_prev_timer_val+1;

    if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))
    464c:	88 3f       	cpi	r24, 0xF8	; 248
    464e:	80 f4       	brcc	.+32     	; 0x4670 <nrk_wait_until_next_period+0x46>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    4650:	0e 94 4f 2c 	call	0x589e	; 0x589e <_nrk_get_next_wakeup>
    4654:	2c 2f       	mov	r18, r28
    4656:	30 e0       	ldi	r19, 0x00	; 0
    4658:	2f 5f       	subi	r18, 0xFF	; 255
    465a:	3f 4f       	sbci	r19, 0xFF	; 255
    465c:	90 e0       	ldi	r25, 0x00	; 0
    465e:	28 17       	cp	r18, r24
    4660:	39 07       	cpc	r19, r25
    4662:	34 f4       	brge	.+12     	; 0x4670 <nrk_wait_until_next_period+0x46>
        {
            timer += TIME_PAD;
    4664:	82 e0       	ldi	r24, 0x02	; 2
    4666:	8c 0f       	add	r24, r28
            _nrk_prev_timer_val = timer;                  // pdiener: why is this only set in this special case?
    4668:	80 93 f3 08 	sts	0x08F3, r24
            _nrk_set_next_wakeup (timer);                 // pdiener: Set next wakeup to NOW
    466c:	0e 94 53 2c 	call	0x58a6	; 0x58a6 <_nrk_set_next_wakeup>
        }

    nrk_int_enable ();
    4670:	0e 94 44 16 	call	0x2c88	; 0x2c88 <nrk_int_enable>
    _nrk_wait_for_scheduler ();
    4674:	0e 94 0b 23 	call	0x4616	; 0x4616 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    4678:	81 e0       	ldi	r24, 0x01	; 1
    467a:	cf 91       	pop	r28
    467c:	08 95       	ret

0000467e <nrk_terminate_task>:



nrk_status_t nrk_terminate_task ()
{
    nrk_rem_from_readyQ (nrk_cur_task_TCB->task_ID);
    467e:	e0 91 00 0b 	lds	r30, 0x0B00
    4682:	f0 91 01 0b 	lds	r31, 0x0B01
    4686:	80 85       	ldd	r24, Z+8	; 0x08
    4688:	0e 94 33 22 	call	0x4466	; 0x4466 <nrk_rem_from_readyQ>
    nrk_cur_task_TCB->task_state = FINISHED;
    468c:	e0 91 00 0b 	lds	r30, 0x0B00
    4690:	f0 91 01 0b 	lds	r31, 0x0B01
    4694:	84 e0       	ldi	r24, 0x04	; 4
    4696:	81 87       	std	Z+9, r24	; 0x09

    // HAHA, there is NO next period...
    nrk_wait_until_next_period ();
    4698:	0e 94 15 23 	call	0x462a	; 0x462a <nrk_wait_until_next_period>
    return NRK_OK;
}
    469c:	81 e0       	ldi	r24, 0x01	; 1
    469e:	08 95       	ret

000046a0 <nrk_wait_until_next_n_periods>:
    _nrk_wait_for_scheduler ();
    return NRK_OK;
}

int8_t nrk_wait_until_next_n_periods (uint16_t p)
{
    46a0:	cf 93       	push	r28
    46a2:	df 93       	push	r29
    46a4:	ec 01       	movw	r28, r24
    uint8_t timer;

    nrk_stack_check ();
    46a6:	0e 94 40 1e 	call	0x3c80	; 0x3c80 <nrk_stack_check>

    if (p == 0)
    46aa:	20 97       	sbiw	r28, 0x00	; 0
    46ac:	11 f4       	brne	.+4      	; 0x46b2 <nrk_wait_until_next_n_periods+0x12>
        p = 1;
    46ae:	c1 e0       	ldi	r28, 0x01	; 1
    46b0:	d0 e0       	ldi	r29, 0x00	; 0
// Next Period Wakeup Time is Set inside scheduler when a task becomes Runnable
    nrk_int_disable ();
    46b2:	0e 94 42 16 	call	0x2c84	; 0x2c84 <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    46b6:	e0 91 00 0b 	lds	r30, 0x0B00
    46ba:	f0 91 01 0b 	lds	r31, 0x0B01
    46be:	81 e0       	ldi	r24, 0x01	; 1
    46c0:	85 83       	std	Z+5, r24	; 0x05
    nrk_cur_task_TCB->num_periods = p;
    46c2:	d2 a7       	std	Z+42, r29	; 0x2a
    46c4:	c1 a7       	std	Z+41, r28	; 0x29
    timer = _nrk_os_timer_get ();
    46c6:	0e 94 b5 2c 	call	0x596a	; 0x596a <_nrk_os_timer_get>
    46ca:	c8 2f       	mov	r28, r24

//nrk_cur_task_TCB->cpu_remaining=_nrk_prev_timer_val+1;

// +2 allows for potential time conflict resolution
    if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))       // 254 8bit overflow point - 2
    46cc:	88 3f       	cpi	r24, 0xF8	; 248
    46ce:	80 f4       	brcc	.+32     	; 0x46f0 <nrk_wait_until_next_n_periods+0x50>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    46d0:	0e 94 4f 2c 	call	0x589e	; 0x589e <_nrk_get_next_wakeup>
    46d4:	2c 2f       	mov	r18, r28
    46d6:	30 e0       	ldi	r19, 0x00	; 0
    46d8:	2f 5f       	subi	r18, 0xFF	; 255
    46da:	3f 4f       	sbci	r19, 0xFF	; 255
    46dc:	90 e0       	ldi	r25, 0x00	; 0
    46de:	28 17       	cp	r18, r24
    46e0:	39 07       	cpc	r19, r25
    46e2:	34 f4       	brge	.+12     	; 0x46f0 <nrk_wait_until_next_n_periods+0x50>
        {
            timer += TIME_PAD;
    46e4:	82 e0       	ldi	r24, 0x02	; 2
    46e6:	8c 0f       	add	r24, r28
            _nrk_prev_timer_val = timer;
    46e8:	80 93 f3 08 	sts	0x08F3, r24
            _nrk_set_next_wakeup (timer);                 // pdiener: Set next wakeup to NOW
    46ec:	0e 94 53 2c 	call	0x58a6	; 0x58a6 <_nrk_set_next_wakeup>
        }

    nrk_int_enable ();
    46f0:	0e 94 44 16 	call	0x2c88	; 0x2c88 <nrk_int_enable>
    _nrk_wait_for_scheduler ();
    46f4:	0e 94 0b 23 	call	0x4616	; 0x4616 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    46f8:	81 e0       	ldi	r24, 0x01	; 1
    46fa:	df 91       	pop	r29
    46fc:	cf 91       	pop	r28
    46fe:	08 95       	ret

00004700 <nrk_wait_ticks>:
 * timer ticks after the curret OS tick timer.
 *
 */

int8_t nrk_wait_ticks (uint16_t ticks)
{
    4700:	ef 92       	push	r14
    4702:	ff 92       	push	r15
    4704:	0f 93       	push	r16
    4706:	1f 93       	push	r17
    4708:	cf 93       	push	r28
    470a:	8c 01       	movw	r16, r24
    uint8_t timer;
    nrk_int_disable ();
    470c:	0e 94 42 16 	call	0x2c84	; 0x2c84 <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    4710:	e0 91 00 0b 	lds	r30, 0x0B00
    4714:	f0 91 01 0b 	lds	r31, 0x0B01
    4718:	81 e0       	ldi	r24, 0x01	; 1
    471a:	85 83       	std	Z+5, r24	; 0x05
    timer = _nrk_os_timer_get ();
    471c:	0e 94 b5 2c 	call	0x596a	; 0x596a <_nrk_os_timer_get>
    4720:	c8 2f       	mov	r28, r24
    nrk_cur_task_TCB->next_wakeup = ticks + timer;
    4722:	e0 91 00 0b 	lds	r30, 0x0B00
    4726:	f0 91 01 0b 	lds	r31, 0x0B01
    472a:	e8 2e       	mov	r14, r24
    472c:	f1 2c       	mov	r15, r1
    472e:	c7 01       	movw	r24, r14
    4730:	80 0f       	add	r24, r16
    4732:	91 1f       	adc	r25, r17
    4734:	a0 e0       	ldi	r26, 0x00	; 0
    4736:	b0 e0       	ldi	r27, 0x00	; 0
    4738:	85 8b       	std	Z+21, r24	; 0x15
    473a:	96 8b       	std	Z+22, r25	; 0x16
    473c:	a7 8b       	std	Z+23, r26	; 0x17
    473e:	b0 8f       	std	Z+24, r27	; 0x18

    if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    4740:	c8 3f       	cpi	r28, 0xF8	; 248
    4742:	78 f4       	brcc	.+30     	; 0x4762 <nrk_wait_ticks+0x62>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    4744:	0e 94 4f 2c 	call	0x589e	; 0x589e <_nrk_get_next_wakeup>
    4748:	9f ef       	ldi	r25, 0xFF	; 255
    474a:	e9 1a       	sub	r14, r25
    474c:	f9 0a       	sbc	r15, r25
    474e:	90 e0       	ldi	r25, 0x00	; 0
    4750:	e8 16       	cp	r14, r24
    4752:	f9 06       	cpc	r15, r25
    4754:	34 f4       	brge	.+12     	; 0x4762 <nrk_wait_ticks+0x62>
        {
            timer += TIME_PAD;
    4756:	82 e0       	ldi	r24, 0x02	; 2
    4758:	8c 0f       	add	r24, r28
            _nrk_prev_timer_val = timer;
    475a:	80 93 f3 08 	sts	0x08F3, r24
            _nrk_set_next_wakeup (timer);
    475e:	0e 94 53 2c 	call	0x58a6	; 0x58a6 <_nrk_set_next_wakeup>
        }
//else nrk_cur_task_TCB->next_wakeup=ticks+1;
    nrk_int_enable ();
    4762:	0e 94 44 16 	call	0x2c88	; 0x2c88 <nrk_int_enable>
//while(nrk_cur_task_TCB->suspend_flag==1);
    _nrk_wait_for_scheduler ();
    4766:	0e 94 0b 23 	call	0x4616	; 0x4616 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    476a:	81 e0       	ldi	r24, 0x01	; 1
    476c:	cf 91       	pop	r28
    476e:	1f 91       	pop	r17
    4770:	0f 91       	pop	r16
    4772:	ff 90       	pop	r15
    4774:	ef 90       	pop	r14
    4776:	08 95       	ret

00004778 <nrk_wait_until_ticks>:
 * taking into account any task processing time.
 *
 */

int8_t nrk_wait_until_ticks (uint16_t ticks)
{
    4778:	cf 93       	push	r28
    477a:	df 93       	push	r29
    477c:	ec 01       	movw	r28, r24
    uint8_t timer;
    nrk_int_disable ();
    477e:	0e 94 42 16 	call	0x2c84	; 0x2c84 <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    4782:	e0 91 00 0b 	lds	r30, 0x0B00
    4786:	f0 91 01 0b 	lds	r31, 0x0B01
    478a:	21 e0       	ldi	r18, 0x01	; 1
    478c:	25 83       	std	Z+5, r18	; 0x05
    nrk_cur_task_TCB->next_wakeup = ticks;
    478e:	ce 01       	movw	r24, r28
    4790:	a0 e0       	ldi	r26, 0x00	; 0
    4792:	b0 e0       	ldi	r27, 0x00	; 0
    4794:	85 8b       	std	Z+21, r24	; 0x15
    4796:	96 8b       	std	Z+22, r25	; 0x16
    4798:	a7 8b       	std	Z+23, r26	; 0x17
    479a:	b0 8f       	std	Z+24, r27	; 0x18
    // printf( "t %u\r\n",ticks );
    timer = _nrk_os_timer_get ();
    479c:	0e 94 b5 2c 	call	0x596a	; 0x596a <_nrk_os_timer_get>
    47a0:	c8 2f       	mov	r28, r24

    if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    47a2:	88 3f       	cpi	r24, 0xF8	; 248
    47a4:	80 f4       	brcc	.+32     	; 0x47c6 <nrk_wait_until_ticks+0x4e>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    47a6:	0e 94 4f 2c 	call	0x589e	; 0x589e <_nrk_get_next_wakeup>
    47aa:	2c 2f       	mov	r18, r28
    47ac:	30 e0       	ldi	r19, 0x00	; 0
    47ae:	2f 5f       	subi	r18, 0xFF	; 255
    47b0:	3f 4f       	sbci	r19, 0xFF	; 255
    47b2:	90 e0       	ldi	r25, 0x00	; 0
    47b4:	28 17       	cp	r18, r24
    47b6:	39 07       	cpc	r19, r25
    47b8:	34 f4       	brge	.+12     	; 0x47c6 <nrk_wait_until_ticks+0x4e>
        {
            timer += TIME_PAD;
    47ba:	82 e0       	ldi	r24, 0x02	; 2
    47bc:	8c 0f       	add	r24, r28
            _nrk_prev_timer_val = timer;
    47be:	80 93 f3 08 	sts	0x08F3, r24
            _nrk_set_next_wakeup (timer);
    47c2:	0e 94 53 2c 	call	0x58a6	; 0x58a6 <_nrk_set_next_wakeup>
        }
//else nrk_cur_task_TCB->next_wakeup=ticks+1;
    nrk_int_enable ();
    47c6:	0e 94 44 16 	call	0x2c88	; 0x2c88 <nrk_int_enable>
//while(nrk_cur_task_TCB->suspend_flag==1);
    _nrk_wait_for_scheduler ();
    47ca:	0e 94 0b 23 	call	0x4616	; 0x4616 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    47ce:	81 e0       	ldi	r24, 0x01	; 1
    47d0:	df 91       	pop	r29
    47d2:	cf 91       	pop	r28
    47d4:	08 95       	ret

000047d6 <nrk_wait_until_nw>:
 * taking into account any task processing time.
 *
 */

int8_t nrk_wait_until_nw ()
{
    47d6:	cf 93       	push	r28
    uint8_t timer;
    nrk_int_disable ();
    47d8:	0e 94 42 16 	call	0x2c84	; 0x2c84 <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    47dc:	e0 91 00 0b 	lds	r30, 0x0B00
    47e0:	f0 91 01 0b 	lds	r31, 0x0B01
    47e4:	81 e0       	ldi	r24, 0x01	; 1
    47e6:	85 83       	std	Z+5, r24	; 0x05
    nrk_cur_task_TCB->nw_flag = 1;
    47e8:	86 83       	std	Z+6, r24	; 0x06
    timer = _nrk_os_timer_get ();
    47ea:	0e 94 b5 2c 	call	0x596a	; 0x596a <_nrk_os_timer_get>
    47ee:	c8 2f       	mov	r28, r24

    if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    47f0:	88 3f       	cpi	r24, 0xF8	; 248
    47f2:	80 f4       	brcc	.+32     	; 0x4814 <nrk_wait_until_nw+0x3e>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    47f4:	0e 94 4f 2c 	call	0x589e	; 0x589e <_nrk_get_next_wakeup>
    47f8:	2c 2f       	mov	r18, r28
    47fa:	30 e0       	ldi	r19, 0x00	; 0
    47fc:	2f 5f       	subi	r18, 0xFF	; 255
    47fe:	3f 4f       	sbci	r19, 0xFF	; 255
    4800:	90 e0       	ldi	r25, 0x00	; 0
    4802:	28 17       	cp	r18, r24
    4804:	39 07       	cpc	r19, r25
    4806:	34 f4       	brge	.+12     	; 0x4814 <nrk_wait_until_nw+0x3e>
        {
            timer += TIME_PAD;
    4808:	82 e0       	ldi	r24, 0x02	; 2
    480a:	8c 0f       	add	r24, r28
            _nrk_prev_timer_val = timer;
    480c:	80 93 f3 08 	sts	0x08F3, r24
            _nrk_set_next_wakeup (timer);
    4810:	0e 94 53 2c 	call	0x58a6	; 0x58a6 <_nrk_set_next_wakeup>
        }
//else nrk_cur_task_TCB->next_wakeup=ticks+1;
    nrk_int_enable ();
    4814:	0e 94 44 16 	call	0x2c88	; 0x2c88 <nrk_int_enable>
//while(nrk_cur_task_TCB->suspend_flag==1);
    _nrk_wait_for_scheduler ();
    4818:	0e 94 0b 23 	call	0x4616	; 0x4616 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    481c:	81 e0       	ldi	r24, 0x01	; 1
    481e:	cf 91       	pop	r28
    4820:	08 95       	ret

00004822 <nrk_wait>:


int8_t nrk_wait (nrk_time_t t)
{
    4822:	1f 93       	push	r17
    4824:	cf 93       	push	r28
    4826:	df 93       	push	r29
    4828:	cd b7       	in	r28, 0x3d	; 61
    482a:	de b7       	in	r29, 0x3e	; 62
    482c:	28 97       	sbiw	r28, 0x08	; 8
    482e:	0f b6       	in	r0, 0x3f	; 63
    4830:	f8 94       	cli
    4832:	de bf       	out	0x3e, r29	; 62
    4834:	0f be       	out	0x3f, r0	; 63
    4836:	cd bf       	out	0x3d, r28	; 61
    4838:	29 83       	std	Y+1, r18	; 0x01
    483a:	3a 83       	std	Y+2, r19	; 0x02
    483c:	4b 83       	std	Y+3, r20	; 0x03
    483e:	5c 83       	std	Y+4, r21	; 0x04
    4840:	6d 83       	std	Y+5, r22	; 0x05
    4842:	7e 83       	std	Y+6, r23	; 0x06
    4844:	8f 83       	std	Y+7, r24	; 0x07
    4846:	98 87       	std	Y+8, r25	; 0x08
    uint8_t timer;
    uint32_t nw;

    nrk_stack_check ();
    4848:	0e 94 40 1e 	call	0x3c80	; 0x3c80 <nrk_stack_check>

    nrk_int_disable ();
    484c:	0e 94 42 16 	call	0x2c84	; 0x2c84 <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    4850:	e0 91 00 0b 	lds	r30, 0x0B00
    4854:	f0 91 01 0b 	lds	r31, 0x0B01
    4858:	81 e0       	ldi	r24, 0x01	; 1
    485a:	85 83       	std	Z+5, r24	; 0x05
    nrk_cur_task_TCB->num_periods = 1;
    485c:	81 e0       	ldi	r24, 0x01	; 1
    485e:	90 e0       	ldi	r25, 0x00	; 0
    4860:	92 a7       	std	Z+42, r25	; 0x2a
    4862:	81 a7       	std	Z+41, r24	; 0x29
    timer = _nrk_os_timer_get ();
    4864:	0e 94 b5 2c 	call	0x596a	; 0x596a <_nrk_os_timer_get>
    4868:	18 2f       	mov	r17, r24

//printf( "t1 %lu %lu\n",t.secs, t.nano_secs/NANOS_PER_MS);

    nw = _nrk_time_to_ticks_long (&t);
    486a:	ce 01       	movw	r24, r28
    486c:	01 96       	adiw	r24, 0x01	; 1
    486e:	0e 94 e0 26 	call	0x4dc0	; 0x4dc0 <_nrk_time_to_ticks_long>
// printf( "t2 %u %u\r\n",timer, nw);
    nrk_cur_task_TCB->next_wakeup = nw + timer;
    4872:	e0 91 00 0b 	lds	r30, 0x0B00
    4876:	f0 91 01 0b 	lds	r31, 0x0B01
    487a:	dc 01       	movw	r26, r24
    487c:	cb 01       	movw	r24, r22
    487e:	81 0f       	add	r24, r17
    4880:	91 1d       	adc	r25, r1
    4882:	a1 1d       	adc	r26, r1
    4884:	b1 1d       	adc	r27, r1
    4886:	85 8b       	std	Z+21, r24	; 0x15
    4888:	96 8b       	std	Z+22, r25	; 0x16
    488a:	a7 8b       	std	Z+23, r26	; 0x17
    488c:	b0 8f       	std	Z+24, r27	; 0x18
//printf( "wu %u\n",nrk_cur_task_TCB->next_wakeup );
    if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))
    488e:	18 3f       	cpi	r17, 0xF8	; 248
    4890:	80 f4       	brcc	.+32     	; 0x48b2 <nrk_wait+0x90>
    {
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    4892:	0e 94 4f 2c 	call	0x589e	; 0x589e <_nrk_get_next_wakeup>
    4896:	21 2f       	mov	r18, r17
    4898:	30 e0       	ldi	r19, 0x00	; 0
    489a:	2f 5f       	subi	r18, 0xFF	; 255
    489c:	3f 4f       	sbci	r19, 0xFF	; 255
    489e:	90 e0       	ldi	r25, 0x00	; 0
    48a0:	28 17       	cp	r18, r24
    48a2:	39 07       	cpc	r19, r25
    48a4:	34 f4       	brge	.+12     	; 0x48b2 <nrk_wait+0x90>
        {
            timer += TIME_PAD;
    48a6:	82 e0       	ldi	r24, 0x02	; 2
    48a8:	81 0f       	add	r24, r17
            _nrk_prev_timer_val = timer;
    48aa:	80 93 f3 08 	sts	0x08F3, r24
            _nrk_set_next_wakeup (timer);
    48ae:	0e 94 53 2c 	call	0x58a6	; 0x58a6 <_nrk_set_next_wakeup>
        }
    }
    nrk_int_enable ();
    48b2:	0e 94 44 16 	call	0x2c88	; 0x2c88 <nrk_int_enable>

    _nrk_wait_for_scheduler ();
    48b6:	0e 94 0b 23 	call	0x4616	; 0x4616 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    48ba:	81 e0       	ldi	r24, 0x01	; 1
    48bc:	28 96       	adiw	r28, 0x08	; 8
    48be:	0f b6       	in	r0, 0x3f	; 63
    48c0:	f8 94       	cli
    48c2:	de bf       	out	0x3e, r29	; 62
    48c4:	0f be       	out	0x3f, r0	; 63
    48c6:	cd bf       	out	0x3d, r28	; 61
    48c8:	df 91       	pop	r29
    48ca:	cf 91       	pop	r28
    48cc:	1f 91       	pop	r17
    48ce:	08 95       	ret

000048d0 <nrk_wait_until>:
    //TIMSK = BM (OCIE1A) | BM(OCIE0);
}


int8_t nrk_wait_until (nrk_time_t t)
{
    48d0:	8f 92       	push	r8
    48d2:	9f 92       	push	r9
    48d4:	af 92       	push	r10
    48d6:	bf 92       	push	r11
    48d8:	cf 92       	push	r12
    48da:	df 92       	push	r13
    48dc:	ef 92       	push	r14
    48de:	ff 92       	push	r15
    48e0:	0f 93       	push	r16
    48e2:	1f 93       	push	r17
    48e4:	cf 93       	push	r28
    48e6:	df 93       	push	r29
    48e8:	cd b7       	in	r28, 0x3d	; 61
    48ea:	de b7       	in	r29, 0x3e	; 62
    48ec:	60 97       	sbiw	r28, 0x10	; 16
    48ee:	0f b6       	in	r0, 0x3f	; 63
    48f0:	f8 94       	cli
    48f2:	de bf       	out	0x3e, r29	; 62
    48f4:	0f be       	out	0x3f, r0	; 63
    48f6:	cd bf       	out	0x3d, r28	; 61
    48f8:	29 87       	std	Y+9, r18	; 0x09
    48fa:	3a 87       	std	Y+10, r19	; 0x0a
    48fc:	4b 87       	std	Y+11, r20	; 0x0b
    48fe:	5c 87       	std	Y+12, r21	; 0x0c
    4900:	6d 87       	std	Y+13, r22	; 0x0d
    4902:	7e 87       	std	Y+14, r23	; 0x0e
    4904:	8f 87       	std	Y+15, r24	; 0x0f
    4906:	98 8b       	std	Y+16, r25	; 0x10
    //c = _nrk_os_timer_get ();
    //do{
    //}while(_nrk_os_timer_get()==c);

    //ttt=c+1;
    nrk_time_get (&ct);
    4908:	ce 01       	movw	r24, r28
    490a:	01 96       	adiw	r24, 0x01	; 1
    490c:	0e 94 c4 24 	call	0x4988	; 0x4988 <nrk_time_get>

    v = nrk_time_sub (&t, t, ct);
    4910:	89 80       	ldd	r8, Y+1	; 0x01
    4912:	9a 80       	ldd	r9, Y+2	; 0x02
    4914:	ab 80       	ldd	r10, Y+3	; 0x03
    4916:	bc 80       	ldd	r11, Y+4	; 0x04
    4918:	cd 80       	ldd	r12, Y+5	; 0x05
    491a:	de 80       	ldd	r13, Y+6	; 0x06
    491c:	ef 80       	ldd	r14, Y+7	; 0x07
    491e:	f8 84       	ldd	r15, Y+8	; 0x08
    4920:	09 85       	ldd	r16, Y+9	; 0x09
    4922:	1a 85       	ldd	r17, Y+10	; 0x0a
    4924:	2b 85       	ldd	r18, Y+11	; 0x0b
    4926:	3c 85       	ldd	r19, Y+12	; 0x0c
    4928:	4d 85       	ldd	r20, Y+13	; 0x0d
    492a:	5e 85       	ldd	r21, Y+14	; 0x0e
    492c:	6f 85       	ldd	r22, Y+15	; 0x0f
    492e:	78 89       	ldd	r23, Y+16	; 0x10
    4930:	ce 01       	movw	r24, r28
    4932:	09 96       	adiw	r24, 0x09	; 9
    4934:	0e 94 21 25 	call	0x4a42	; 0x4a42 <nrk_time_sub>
    //nrk_time_compact_nanos(&t);
    if (v == NRK_ERROR)
    4938:	8f 3f       	cpi	r24, 0xFF	; 255
    493a:	61 f0       	breq	.+24     	; 0x4954 <nrk_wait_until+0x84>
//if(t.secs==ct.secs && t.nano_secs<ct.nano_secs) return 0;

//t.secs-=ct.secs;
//t.nano_secs-=ct.nano_secs;
//
    nrk_wait (t);
    493c:	29 85       	ldd	r18, Y+9	; 0x09
    493e:	3a 85       	ldd	r19, Y+10	; 0x0a
    4940:	4b 85       	ldd	r20, Y+11	; 0x0b
    4942:	5c 85       	ldd	r21, Y+12	; 0x0c
    4944:	6d 85       	ldd	r22, Y+13	; 0x0d
    4946:	7e 85       	ldd	r23, Y+14	; 0x0e
    4948:	8f 85       	ldd	r24, Y+15	; 0x0f
    494a:	98 89       	ldd	r25, Y+16	; 0x10
    494c:	0e 94 11 24 	call	0x4822	; 0x4822 <nrk_wait>

    return NRK_OK;
    4950:	81 e0       	ldi	r24, 0x01	; 1
    4952:	01 c0       	rjmp	.+2      	; 0x4956 <nrk_wait_until+0x86>

    v = nrk_time_sub (&t, t, ct);
    //nrk_time_compact_nanos(&t);
    if (v == NRK_ERROR)
    {
        return NRK_ERROR;
    4954:	8f ef       	ldi	r24, 0xFF	; 255
//t.nano_secs-=ct.nano_secs;
//
    nrk_wait (t);

    return NRK_OK;
}
    4956:	60 96       	adiw	r28, 0x10	; 16
    4958:	0f b6       	in	r0, 0x3f	; 63
    495a:	f8 94       	cli
    495c:	de bf       	out	0x3e, r29	; 62
    495e:	0f be       	out	0x3f, r0	; 63
    4960:	cd bf       	out	0x3d, r28	; 61
    4962:	df 91       	pop	r29
    4964:	cf 91       	pop	r28
    4966:	1f 91       	pop	r17
    4968:	0f 91       	pop	r16
    496a:	ff 90       	pop	r15
    496c:	ef 90       	pop	r14
    496e:	df 90       	pop	r13
    4970:	cf 90       	pop	r12
    4972:	bf 90       	pop	r11
    4974:	af 90       	pop	r10
    4976:	9f 90       	pop	r9
    4978:	8f 90       	pop	r8
    497a:	08 95       	ret

0000497c <nrk_get_pid>:


uint8_t nrk_get_pid ()
{
    return nrk_cur_task_TCB->task_ID;
    497c:	e0 91 00 0b 	lds	r30, 0x0B00
    4980:	f0 91 01 0b 	lds	r31, 0x0B01
}
    4984:	80 85       	ldd	r24, Z+8	; 0x08
    4986:	08 95       	ret

00004988 <nrk_time_get>:
#include <nrk.h>
#include <nrk_timer.h>
#include <nrk_error.h>

void nrk_time_get(nrk_time_t *t)
{
    4988:	0f 93       	push	r16
    498a:	1f 93       	push	r17
    498c:	cf 93       	push	r28
    498e:	df 93       	push	r29
    4990:	ec 01       	movw	r28, r24
 //t->nano_secs=(((uint32_t)_nrk_precision_os_timer_get()%PRECISION_TICKS_PER_TICK)*(uint32_t)NANOS_PER_PRECISION_TICK);
#ifdef NRK_SUB_TICK_TIMING
       	t->nano_secs=(((uint32_t)_nrk_precision_os_timer_get())*(uint32_t)NANOS_PER_PRECISION_TICK);
#else
       	t->nano_secs=0;
    4992:	1c 82       	std	Y+4, r1	; 0x04
    4994:	1d 82       	std	Y+5, r1	; 0x05
    4996:	1e 82       	std	Y+6, r1	; 0x06
    4998:	1f 82       	std	Y+7, r1	; 0x07

#endif

 t->secs=nrk_system_time.secs;
    499a:	80 91 f7 0a 	lds	r24, 0x0AF7
    499e:	90 91 f8 0a 	lds	r25, 0x0AF8
    49a2:	a0 91 f9 0a 	lds	r26, 0x0AF9
    49a6:	b0 91 fa 0a 	lds	r27, 0x0AFA
    49aa:	88 83       	st	Y, r24
    49ac:	99 83       	std	Y+1, r25	; 0x01
    49ae:	aa 83       	std	Y+2, r26	; 0x02
    49b0:	bb 83       	std	Y+3, r27	; 0x03
 t->nano_secs+=nrk_system_time.nano_secs;
    49b2:	80 91 fb 0a 	lds	r24, 0x0AFB
    49b6:	90 91 fc 0a 	lds	r25, 0x0AFC
    49ba:	a0 91 fd 0a 	lds	r26, 0x0AFD
    49be:	b0 91 fe 0a 	lds	r27, 0x0AFE
    49c2:	8c 83       	std	Y+4, r24	; 0x04
    49c4:	9d 83       	std	Y+5, r25	; 0x05
    49c6:	ae 83       	std	Y+6, r26	; 0x06
    49c8:	bf 83       	std	Y+7, r27	; 0x07
 
   t->nano_secs+=((uint32_t)_nrk_os_timer_get()*(uint32_t)NANOS_PER_TICK);
    49ca:	0e 94 b5 2c 	call	0x596a	; 0x596a <_nrk_os_timer_get>
    49ce:	a8 2f       	mov	r26, r24
    49d0:	b0 e0       	ldi	r27, 0x00	; 0
    49d2:	23 eb       	ldi	r18, 0xB3	; 179
    49d4:	36 ee       	ldi	r19, 0xE6	; 230
    49d6:	4e e0       	ldi	r20, 0x0E	; 14
    49d8:	50 e0       	ldi	r21, 0x00	; 0
    49da:	0e 94 b0 31 	call	0x6360	; 0x6360 <__muluhisi3>
    49de:	0c 81       	ldd	r16, Y+4	; 0x04
    49e0:	1d 81       	ldd	r17, Y+5	; 0x05
    49e2:	2e 81       	ldd	r18, Y+6	; 0x06
    49e4:	3f 81       	ldd	r19, Y+7	; 0x07
    49e6:	dc 01       	movw	r26, r24
    49e8:	cb 01       	movw	r24, r22
    49ea:	80 0f       	add	r24, r16
    49ec:	91 1f       	adc	r25, r17
    49ee:	a2 1f       	adc	r26, r18
    49f0:	b3 1f       	adc	r27, r19
    49f2:	8c 83       	std	Y+4, r24	; 0x04
    49f4:	9d 83       	std	Y+5, r25	; 0x05
    49f6:	ae 83       	std	Y+6, r26	; 0x06
    49f8:	bf 83       	std	Y+7, r27	; 0x07
  

    while(t->nano_secs>=(uint32_t)NANOS_PER_SEC)
    49fa:	8c 81       	ldd	r24, Y+4	; 0x04
    49fc:	9d 81       	ldd	r25, Y+5	; 0x05
    49fe:	ae 81       	ldd	r26, Y+6	; 0x06
    4a00:	bf 81       	ldd	r27, Y+7	; 0x07
    4a02:	81 15       	cp	r24, r1
    4a04:	2a ec       	ldi	r18, 0xCA	; 202
    4a06:	92 07       	cpc	r25, r18
    4a08:	2a e9       	ldi	r18, 0x9A	; 154
    4a0a:	a2 07       	cpc	r26, r18
    4a0c:	2b e3       	ldi	r18, 0x3B	; 59
    4a0e:	b2 07       	cpc	r27, r18
    4a10:	98 f0       	brcs	.+38     	; 0x4a38 <nrk_time_get+0xb0>
    {
    t->nano_secs-=(uint32_t)NANOS_PER_SEC;
    4a12:	9a 5c       	subi	r25, 0xCA	; 202
    4a14:	aa 49       	sbci	r26, 0x9A	; 154
    4a16:	bb 43       	sbci	r27, 0x3B	; 59
    4a18:	8c 83       	std	Y+4, r24	; 0x04
    4a1a:	9d 83       	std	Y+5, r25	; 0x05
    4a1c:	ae 83       	std	Y+6, r26	; 0x06
    4a1e:	bf 83       	std	Y+7, r27	; 0x07
    t->secs++;
    4a20:	88 81       	ld	r24, Y
    4a22:	99 81       	ldd	r25, Y+1	; 0x01
    4a24:	aa 81       	ldd	r26, Y+2	; 0x02
    4a26:	bb 81       	ldd	r27, Y+3	; 0x03
    4a28:	01 96       	adiw	r24, 0x01	; 1
    4a2a:	a1 1d       	adc	r26, r1
    4a2c:	b1 1d       	adc	r27, r1
    4a2e:	88 83       	st	Y, r24
    4a30:	99 83       	std	Y+1, r25	; 0x01
    4a32:	aa 83       	std	Y+2, r26	; 0x02
    4a34:	bb 83       	std	Y+3, r27	; 0x03
    4a36:	e1 cf       	rjmp	.-62     	; 0x49fa <nrk_time_get+0x72>
    }

}
    4a38:	df 91       	pop	r29
    4a3a:	cf 91       	pop	r28
    4a3c:	1f 91       	pop	r17
    4a3e:	0f 91       	pop	r16
    4a40:	08 95       	ret

00004a42 <nrk_time_sub>:
/*
 * result = high-low
 *
 */
int8_t nrk_time_sub(nrk_time_t *result,nrk_time_t high, nrk_time_t low)
{
    4a42:	8f 92       	push	r8
    4a44:	9f 92       	push	r9
    4a46:	af 92       	push	r10
    4a48:	bf 92       	push	r11
    4a4a:	cf 92       	push	r12
    4a4c:	df 92       	push	r13
    4a4e:	ef 92       	push	r14
    4a50:	ff 92       	push	r15
    4a52:	0f 93       	push	r16
    4a54:	1f 93       	push	r17
    4a56:	cf 93       	push	r28
    4a58:	df 93       	push	r29
    4a5a:	cd b7       	in	r28, 0x3d	; 61
    4a5c:	de b7       	in	r29, 0x3e	; 62
    4a5e:	60 97       	sbiw	r28, 0x10	; 16
    4a60:	0f b6       	in	r0, 0x3f	; 63
    4a62:	f8 94       	cli
    4a64:	de bf       	out	0x3e, r29	; 62
    4a66:	0f be       	out	0x3f, r0	; 63
    4a68:	cd bf       	out	0x3d, r28	; 61
    4a6a:	fc 01       	movw	r30, r24
    4a6c:	09 83       	std	Y+1, r16	; 0x01
    4a6e:	1a 83       	std	Y+2, r17	; 0x02
    4a70:	2b 83       	std	Y+3, r18	; 0x03
    4a72:	3c 83       	std	Y+4, r19	; 0x04
    4a74:	4d 83       	std	Y+5, r20	; 0x05
    4a76:	5e 83       	std	Y+6, r21	; 0x06
    4a78:	6f 83       	std	Y+7, r22	; 0x07
    4a7a:	78 87       	std	Y+8, r23	; 0x08
    4a7c:	89 86       	std	Y+9, r8	; 0x09
    4a7e:	9a 86       	std	Y+10, r9	; 0x0a
    4a80:	ab 86       	std	Y+11, r10	; 0x0b
    4a82:	bc 86       	std	Y+12, r11	; 0x0c
    4a84:	cd 86       	std	Y+13, r12	; 0x0d
    4a86:	de 86       	std	Y+14, r13	; 0x0e
    4a88:	ef 86       	std	Y+15, r14	; 0x0f
    4a8a:	f8 8a       	std	Y+16, r15	; 0x10
    4a8c:	09 81       	ldd	r16, Y+1	; 0x01
    4a8e:	1a 81       	ldd	r17, Y+2	; 0x02
    4a90:	2b 81       	ldd	r18, Y+3	; 0x03
    4a92:	3c 81       	ldd	r19, Y+4	; 0x04
    4a94:	4d 81       	ldd	r20, Y+5	; 0x05
    4a96:	5e 81       	ldd	r21, Y+6	; 0x06
    4a98:	6f 81       	ldd	r22, Y+7	; 0x07
    4a9a:	78 85       	ldd	r23, Y+8	; 0x08
    4a9c:	c9 84       	ldd	r12, Y+9	; 0x09
    4a9e:	da 84       	ldd	r13, Y+10	; 0x0a
    4aa0:	eb 84       	ldd	r14, Y+11	; 0x0b
    4aa2:	fc 84       	ldd	r15, Y+12	; 0x0c
    4aa4:	8d 85       	ldd	r24, Y+13	; 0x0d
    4aa6:	9e 85       	ldd	r25, Y+14	; 0x0e
    4aa8:	af 85       	ldd	r26, Y+15	; 0x0f
    4aaa:	b8 89       	ldd	r27, Y+16	; 0x10
if(high.secs<low.secs) return NRK_ERROR; 
    4aac:	0c 15       	cp	r16, r12
    4aae:	1d 05       	cpc	r17, r13
    4ab0:	2e 05       	cpc	r18, r14
    4ab2:	3f 05       	cpc	r19, r15
    4ab4:	f0 f1       	brcs	.+124    	; 0x4b32 <nrk_time_sub+0xf0>
if(low.secs==high.secs)
    4ab6:	c0 16       	cp	r12, r16
    4ab8:	d1 06       	cpc	r13, r17
    4aba:	e2 06       	cpc	r14, r18
    4abc:	f3 06       	cpc	r15, r19
    4abe:	91 f4       	brne	.+36     	; 0x4ae4 <nrk_time_sub+0xa2>
	{
	if((uint32_t)low.nano_secs>(uint32_t)high.nano_secs)  return NRK_ERROR;  
    4ac0:	48 17       	cp	r20, r24
    4ac2:	59 07       	cpc	r21, r25
    4ac4:	6a 07       	cpc	r22, r26
    4ac6:	7b 07       	cpc	r23, r27
    4ac8:	a0 f1       	brcs	.+104    	; 0x4b32 <nrk_time_sub+0xf0>
	result->nano_secs=(uint32_t)high.nano_secs-(uint32_t)low.nano_secs;
    4aca:	48 1b       	sub	r20, r24
    4acc:	59 0b       	sbc	r21, r25
    4ace:	6a 0b       	sbc	r22, r26
    4ad0:	7b 0b       	sbc	r23, r27
    4ad2:	44 83       	std	Z+4, r20	; 0x04
    4ad4:	55 83       	std	Z+5, r21	; 0x05
    4ad6:	66 83       	std	Z+6, r22	; 0x06
    4ad8:	77 83       	std	Z+7, r23	; 0x07
	result->secs=0;
    4ada:	10 82       	st	Z, r1
    4adc:	11 82       	std	Z+1, r1	; 0x01
    4ade:	12 82       	std	Z+2, r1	; 0x02
    4ae0:	13 82       	std	Z+3, r1	; 0x03
    4ae2:	25 c0       	rjmp	.+74     	; 0x4b2e <nrk_time_sub+0xec>
	return NRK_OK;
	}
if(low.nano_secs > high.nano_secs)
    4ae4:	48 17       	cp	r20, r24
    4ae6:	59 07       	cpc	r21, r25
    4ae8:	6a 07       	cpc	r22, r26
    4aea:	7b 07       	cpc	r23, r27
    4aec:	80 f4       	brcc	.+32     	; 0x4b0e <nrk_time_sub+0xcc>
{
	high.secs--;
    4aee:	01 50       	subi	r16, 0x01	; 1
    4af0:	11 09       	sbc	r17, r1
    4af2:	21 09       	sbc	r18, r1
    4af4:	31 09       	sbc	r19, r1
	high.nano_secs+=(uint32_t)NANOS_PER_SEC;
	result->secs=high.secs-low.secs;
    4af6:	0c 19       	sub	r16, r12
    4af8:	1d 09       	sbc	r17, r13
    4afa:	2e 09       	sbc	r18, r14
    4afc:	3f 09       	sbc	r19, r15
    4afe:	00 83       	st	Z, r16
    4b00:	11 83       	std	Z+1, r17	; 0x01
    4b02:	22 83       	std	Z+2, r18	; 0x02
    4b04:	33 83       	std	Z+3, r19	; 0x03
	return NRK_OK;
	}
if(low.nano_secs > high.nano_secs)
{
	high.secs--;
	high.nano_secs+=(uint32_t)NANOS_PER_SEC;
    4b06:	56 53       	subi	r21, 0x36	; 54
    4b08:	65 46       	sbci	r22, 0x65	; 101
    4b0a:	74 4c       	sbci	r23, 0xC4	; 196
    4b0c:	08 c0       	rjmp	.+16     	; 0x4b1e <nrk_time_sub+0xdc>
	result->secs=high.secs-low.secs;
	result->nano_secs=high.nano_secs-low.nano_secs;
	return NRK_OK;
}

result->secs=high.secs-low.secs;
    4b0e:	0c 19       	sub	r16, r12
    4b10:	1d 09       	sbc	r17, r13
    4b12:	2e 09       	sbc	r18, r14
    4b14:	3f 09       	sbc	r19, r15
    4b16:	00 83       	st	Z, r16
    4b18:	11 83       	std	Z+1, r17	; 0x01
    4b1a:	22 83       	std	Z+2, r18	; 0x02
    4b1c:	33 83       	std	Z+3, r19	; 0x03
result->nano_secs=high.nano_secs-low.nano_secs;
    4b1e:	48 1b       	sub	r20, r24
    4b20:	59 0b       	sbc	r21, r25
    4b22:	6a 0b       	sbc	r22, r26
    4b24:	7b 0b       	sbc	r23, r27
    4b26:	44 83       	std	Z+4, r20	; 0x04
    4b28:	55 83       	std	Z+5, r21	; 0x05
    4b2a:	66 83       	std	Z+6, r22	; 0x06
    4b2c:	77 83       	std	Z+7, r23	; 0x07
return NRK_OK;
    4b2e:	81 e0       	ldi	r24, 0x01	; 1
    4b30:	01 c0       	rjmp	.+2      	; 0x4b34 <nrk_time_sub+0xf2>
 * result = high-low
 *
 */
int8_t nrk_time_sub(nrk_time_t *result,nrk_time_t high, nrk_time_t low)
{
if(high.secs<low.secs) return NRK_ERROR; 
    4b32:	8f ef       	ldi	r24, 0xFF	; 255
}

result->secs=high.secs-low.secs;
result->nano_secs=high.nano_secs-low.nano_secs;
return NRK_OK;
}
    4b34:	60 96       	adiw	r28, 0x10	; 16
    4b36:	0f b6       	in	r0, 0x3f	; 63
    4b38:	f8 94       	cli
    4b3a:	de bf       	out	0x3e, r29	; 62
    4b3c:	0f be       	out	0x3f, r0	; 63
    4b3e:	cd bf       	out	0x3d, r28	; 61
    4b40:	df 91       	pop	r29
    4b42:	cf 91       	pop	r28
    4b44:	1f 91       	pop	r17
    4b46:	0f 91       	pop	r16
    4b48:	ff 90       	pop	r15
    4b4a:	ef 90       	pop	r14
    4b4c:	df 90       	pop	r13
    4b4e:	cf 90       	pop	r12
    4b50:	bf 90       	pop	r11
    4b52:	af 90       	pop	r10
    4b54:	9f 90       	pop	r9
    4b56:	8f 90       	pop	r8
    4b58:	08 95       	ret

00004b5a <nrk_time_compact_nanos>:
 * the nano seconds field, this function will move the nano
 * seconds into the seconds field.
 *
 */
inline void nrk_time_compact_nanos(nrk_time_t *t)
{
    4b5a:	fc 01       	movw	r30, r24
  while(t->nano_secs>=NANOS_PER_SEC)
    4b5c:	44 81       	ldd	r20, Z+4	; 0x04
    4b5e:	55 81       	ldd	r21, Z+5	; 0x05
    4b60:	66 81       	ldd	r22, Z+6	; 0x06
    4b62:	77 81       	ldd	r23, Z+7	; 0x07
    4b64:	41 15       	cp	r20, r1
    4b66:	8a ec       	ldi	r24, 0xCA	; 202
    4b68:	58 07       	cpc	r21, r24
    4b6a:	8a e9       	ldi	r24, 0x9A	; 154
    4b6c:	68 07       	cpc	r22, r24
    4b6e:	8b e3       	ldi	r24, 0x3B	; 59
    4b70:	78 07       	cpc	r23, r24
    4b72:	98 f0       	brcs	.+38     	; 0x4b9a <nrk_time_compact_nanos+0x40>
    {
    t->nano_secs-=NANOS_PER_SEC;
    4b74:	5a 5c       	subi	r21, 0xCA	; 202
    4b76:	6a 49       	sbci	r22, 0x9A	; 154
    4b78:	7b 43       	sbci	r23, 0x3B	; 59
    4b7a:	44 83       	std	Z+4, r20	; 0x04
    4b7c:	55 83       	std	Z+5, r21	; 0x05
    4b7e:	66 83       	std	Z+6, r22	; 0x06
    4b80:	77 83       	std	Z+7, r23	; 0x07
    t->secs++;
    4b82:	80 81       	ld	r24, Z
    4b84:	91 81       	ldd	r25, Z+1	; 0x01
    4b86:	a2 81       	ldd	r26, Z+2	; 0x02
    4b88:	b3 81       	ldd	r27, Z+3	; 0x03
    4b8a:	01 96       	adiw	r24, 0x01	; 1
    4b8c:	a1 1d       	adc	r26, r1
    4b8e:	b1 1d       	adc	r27, r1
    4b90:	80 83       	st	Z, r24
    4b92:	91 83       	std	Z+1, r25	; 0x01
    4b94:	a2 83       	std	Z+2, r26	; 0x02
    4b96:	b3 83       	std	Z+3, r27	; 0x03
    4b98:	e1 cf       	rjmp	.-62     	; 0x4b5c <nrk_time_compact_nanos+0x2>
    }
}
    4b9a:	08 95       	ret

00004b9c <nrk_time_add>:
/*
 * result = a+b
 *
 */
int8_t nrk_time_add(nrk_time_t *result,nrk_time_t a, nrk_time_t b)
{
    4b9c:	8f 92       	push	r8
    4b9e:	9f 92       	push	r9
    4ba0:	af 92       	push	r10
    4ba2:	bf 92       	push	r11
    4ba4:	cf 92       	push	r12
    4ba6:	df 92       	push	r13
    4ba8:	ef 92       	push	r14
    4baa:	ff 92       	push	r15
    4bac:	0f 93       	push	r16
    4bae:	1f 93       	push	r17
    4bb0:	cf 93       	push	r28
    4bb2:	df 93       	push	r29
    4bb4:	cd b7       	in	r28, 0x3d	; 61
    4bb6:	de b7       	in	r29, 0x3e	; 62
    4bb8:	60 97       	sbiw	r28, 0x10	; 16
    4bba:	0f b6       	in	r0, 0x3f	; 63
    4bbc:	f8 94       	cli
    4bbe:	de bf       	out	0x3e, r29	; 62
    4bc0:	0f be       	out	0x3f, r0	; 63
    4bc2:	cd bf       	out	0x3d, r28	; 61
    4bc4:	09 83       	std	Y+1, r16	; 0x01
    4bc6:	1a 83       	std	Y+2, r17	; 0x02
    4bc8:	2b 83       	std	Y+3, r18	; 0x03
    4bca:	3c 83       	std	Y+4, r19	; 0x04
    4bcc:	4d 83       	std	Y+5, r20	; 0x05
    4bce:	5e 83       	std	Y+6, r21	; 0x06
    4bd0:	6f 83       	std	Y+7, r22	; 0x07
    4bd2:	78 87       	std	Y+8, r23	; 0x08
    4bd4:	89 86       	std	Y+9, r8	; 0x09
    4bd6:	9a 86       	std	Y+10, r9	; 0x0a
    4bd8:	ab 86       	std	Y+11, r10	; 0x0b
    4bda:	bc 86       	std	Y+12, r11	; 0x0c
    4bdc:	cd 86       	std	Y+13, r12	; 0x0d
    4bde:	de 86       	std	Y+14, r13	; 0x0e
    4be0:	ef 86       	std	Y+15, r14	; 0x0f
    4be2:	f8 8a       	std	Y+16, r15	; 0x10
result->secs=a.secs+b.secs;
    4be4:	09 85       	ldd	r16, Y+9	; 0x09
    4be6:	1a 85       	ldd	r17, Y+10	; 0x0a
    4be8:	2b 85       	ldd	r18, Y+11	; 0x0b
    4bea:	3c 85       	ldd	r19, Y+12	; 0x0c
    4bec:	49 81       	ldd	r20, Y+1	; 0x01
    4bee:	5a 81       	ldd	r21, Y+2	; 0x02
    4bf0:	6b 81       	ldd	r22, Y+3	; 0x03
    4bf2:	7c 81       	ldd	r23, Y+4	; 0x04
    4bf4:	40 0f       	add	r20, r16
    4bf6:	51 1f       	adc	r21, r17
    4bf8:	62 1f       	adc	r22, r18
    4bfa:	73 1f       	adc	r23, r19
    4bfc:	fc 01       	movw	r30, r24
    4bfe:	40 83       	st	Z, r20
    4c00:	51 83       	std	Z+1, r21	; 0x01
    4c02:	62 83       	std	Z+2, r22	; 0x02
    4c04:	73 83       	std	Z+3, r23	; 0x03
result->nano_secs=a.nano_secs+b.nano_secs;
    4c06:	0d 85       	ldd	r16, Y+13	; 0x0d
    4c08:	1e 85       	ldd	r17, Y+14	; 0x0e
    4c0a:	2f 85       	ldd	r18, Y+15	; 0x0f
    4c0c:	38 89       	ldd	r19, Y+16	; 0x10
    4c0e:	4d 81       	ldd	r20, Y+5	; 0x05
    4c10:	5e 81       	ldd	r21, Y+6	; 0x06
    4c12:	6f 81       	ldd	r22, Y+7	; 0x07
    4c14:	78 85       	ldd	r23, Y+8	; 0x08
    4c16:	40 0f       	add	r20, r16
    4c18:	51 1f       	adc	r21, r17
    4c1a:	62 1f       	adc	r22, r18
    4c1c:	73 1f       	adc	r23, r19
    4c1e:	44 83       	std	Z+4, r20	; 0x04
    4c20:	55 83       	std	Z+5, r21	; 0x05
    4c22:	66 83       	std	Z+6, r22	; 0x06
    4c24:	77 83       	std	Z+7, r23	; 0x07
nrk_time_compact_nanos(result);
    4c26:	0e 94 ad 25 	call	0x4b5a	; 0x4b5a <nrk_time_compact_nanos>
return NRK_OK;
}
    4c2a:	81 e0       	ldi	r24, 0x01	; 1
    4c2c:	60 96       	adiw	r28, 0x10	; 16
    4c2e:	0f b6       	in	r0, 0x3f	; 63
    4c30:	f8 94       	cli
    4c32:	de bf       	out	0x3e, r29	; 62
    4c34:	0f be       	out	0x3f, r0	; 63
    4c36:	cd bf       	out	0x3d, r28	; 61
    4c38:	df 91       	pop	r29
    4c3a:	cf 91       	pop	r28
    4c3c:	1f 91       	pop	r17
    4c3e:	0f 91       	pop	r16
    4c40:	ff 90       	pop	r15
    4c42:	ef 90       	pop	r14
    4c44:	df 90       	pop	r13
    4c46:	cf 90       	pop	r12
    4c48:	bf 90       	pop	r11
    4c4a:	af 90       	pop	r10
    4c4c:	9f 90       	pop	r9
    4c4e:	8f 90       	pop	r8
    4c50:	08 95       	ret

00004c52 <nrk_time_set>:



void nrk_time_set(uint32_t secs, uint32_t nano_secs)
{
  nrk_system_time.secs=secs;
    4c52:	e7 ef       	ldi	r30, 0xF7	; 247
    4c54:	fa e0       	ldi	r31, 0x0A	; 10
    4c56:	60 83       	st	Z, r22
    4c58:	71 83       	std	Z+1, r23	; 0x01
    4c5a:	82 83       	std	Z+2, r24	; 0x02
    4c5c:	93 83       	std	Z+3, r25	; 0x03
  nrk_system_time.nano_secs=nano_secs;
    4c5e:	24 83       	std	Z+4, r18	; 0x04
    4c60:	35 83       	std	Z+5, r19	; 0x05
    4c62:	46 83       	std	Z+6, r20	; 0x06
    4c64:	57 83       	std	Z+7, r21	; 0x07
    4c66:	08 95       	ret

00004c68 <_nrk_time_to_ticks>:
}

uint16_t _nrk_time_to_ticks(nrk_time_t *t)
{
    4c68:	2f 92       	push	r2
    4c6a:	3f 92       	push	r3
    4c6c:	4f 92       	push	r4
    4c6e:	5f 92       	push	r5
    4c70:	6f 92       	push	r6
    4c72:	7f 92       	push	r7
    4c74:	8f 92       	push	r8
    4c76:	9f 92       	push	r9
    4c78:	af 92       	push	r10
    4c7a:	bf 92       	push	r11
    4c7c:	cf 92       	push	r12
    4c7e:	df 92       	push	r13
    4c80:	ef 92       	push	r14
    4c82:	ff 92       	push	r15
    4c84:	0f 93       	push	r16
    4c86:	1f 93       	push	r17
    4c88:	fc 01       	movw	r30, r24
uint16_t ticks;
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
    4c8a:	c0 80       	ld	r12, Z
    4c8c:	d1 80       	ldd	r13, Z+1	; 0x01
    4c8e:	e2 80       	ldd	r14, Z+2	; 0x02
    4c90:	f3 80       	ldd	r15, Z+3	; 0x03
    4c92:	c1 14       	cp	r12, r1
    4c94:	d1 04       	cpc	r13, r1
    4c96:	e1 04       	cpc	r14, r1
    4c98:	f1 04       	cpc	r15, r1
    4c9a:	e1 f1       	breq	.+120    	; 0x4d14 <_nrk_time_to_ticks+0xac>
{
   tmp=t->nano_secs;
    4c9c:	84 81       	ldd	r24, Z+4	; 0x04
    4c9e:	95 81       	ldd	r25, Z+5	; 0x05
    4ca0:	a6 81       	ldd	r26, Z+6	; 0x06
    4ca2:	b7 81       	ldd	r27, Z+7	; 0x07
   if(t->secs>65) return 0;
    4ca4:	22 e4       	ldi	r18, 0x42	; 66
    4ca6:	c2 16       	cp	r12, r18
    4ca8:	d1 04       	cpc	r13, r1
    4caa:	e1 04       	cpc	r14, r1
    4cac:	f1 04       	cpc	r15, r1
    4cae:	f0 f5       	brcc	.+124    	; 0x4d2c <_nrk_time_to_ticks+0xc4>
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
{
   tmp=t->nano_secs;
    4cb0:	1c 01       	movw	r2, r24
    4cb2:	2d 01       	movw	r4, r26
    4cb4:	61 2c       	mov	r6, r1
    4cb6:	71 2c       	mov	r7, r1
    4cb8:	43 01       	movw	r8, r6
    4cba:	e0 e0       	ldi	r30, 0x00	; 0
   if(t->secs>65) return 0;
   for(i=0; i<t->secs; i++ ) tmp+=NANOS_PER_SEC; // t->nano_secs+=NANOS_PER_SEC;
    4cbc:	8e 2f       	mov	r24, r30
    4cbe:	90 e0       	ldi	r25, 0x00	; 0
    4cc0:	a0 e0       	ldi	r26, 0x00	; 0
    4cc2:	b0 e0       	ldi	r27, 0x00	; 0
    4cc4:	8c 15       	cp	r24, r12
    4cc6:	9d 05       	cpc	r25, r13
    4cc8:	ae 05       	cpc	r26, r14
    4cca:	bf 05       	cpc	r27, r15
    4ccc:	88 f4       	brcc	.+34     	; 0x4cf0 <_nrk_time_to_ticks+0x88>
    4cce:	91 01       	movw	r18, r2
    4cd0:	a2 01       	movw	r20, r4
    4cd2:	b3 01       	movw	r22, r6
    4cd4:	c4 01       	movw	r24, r8
    4cd6:	36 53       	subi	r19, 0x36	; 54
    4cd8:	45 46       	sbci	r20, 0x65	; 101
    4cda:	54 4c       	sbci	r21, 0xC4	; 196
    4cdc:	6f 4f       	sbci	r22, 0xFF	; 255
    4cde:	7f 4f       	sbci	r23, 0xFF	; 255
    4ce0:	8f 4f       	sbci	r24, 0xFF	; 255
    4ce2:	9f 4f       	sbci	r25, 0xFF	; 255
    4ce4:	19 01       	movw	r2, r18
    4ce6:	2a 01       	movw	r4, r20
    4ce8:	3b 01       	movw	r6, r22
    4cea:	4c 01       	movw	r8, r24
    4cec:	ef 5f       	subi	r30, 0xFF	; 255
    4cee:	e6 cf       	rjmp	.-52     	; 0x4cbc <_nrk_time_to_ticks+0x54>
   ticks=tmp/(uint32_t)NANOS_PER_TICK;
    4cf0:	83 eb       	ldi	r24, 0xB3	; 179
    4cf2:	a8 2e       	mov	r10, r24
    4cf4:	96 ee       	ldi	r25, 0xE6	; 230
    4cf6:	b9 2e       	mov	r11, r25
    4cf8:	2e e0       	ldi	r18, 0x0E	; 14
    4cfa:	c2 2e       	mov	r12, r18
    4cfc:	d1 2c       	mov	r13, r1
    4cfe:	e1 2c       	mov	r14, r1
    4d00:	f1 2c       	mov	r15, r1
    4d02:	00 e0       	ldi	r16, 0x00	; 0
    4d04:	10 e0       	ldi	r17, 0x00	; 0
    4d06:	91 01       	movw	r18, r2
    4d08:	a2 01       	movw	r20, r4
    4d0a:	b3 01       	movw	r22, r6
    4d0c:	c4 01       	movw	r24, r8
    4d0e:	0e 94 03 32 	call	0x6406	; 0x6406 <__udivdi3>
    4d12:	0a c0       	rjmp	.+20     	; 0x4d28 <_nrk_time_to_ticks+0xc0>
   //ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
}else
{
ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
    4d14:	64 81       	ldd	r22, Z+4	; 0x04
    4d16:	75 81       	ldd	r23, Z+5	; 0x05
    4d18:	86 81       	ldd	r24, Z+6	; 0x06
    4d1a:	97 81       	ldd	r25, Z+7	; 0x07
    4d1c:	23 eb       	ldi	r18, 0xB3	; 179
    4d1e:	36 ee       	ldi	r19, 0xE6	; 230
    4d20:	4e e0       	ldi	r20, 0x0E	; 14
    4d22:	50 e0       	ldi	r21, 0x00	; 0
    4d24:	0e 94 df 31 	call	0x63be	; 0x63be <__udivmodsi4>
    4d28:	c9 01       	movw	r24, r18
    4d2a:	02 c0       	rjmp	.+4      	; 0x4d30 <_nrk_time_to_ticks+0xc8>
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
{
   tmp=t->nano_secs;
   if(t->secs>65) return 0;
    4d2c:	80 e0       	ldi	r24, 0x00	; 0
    4d2e:	90 e0       	ldi	r25, 0x00	; 0
}
*/
//ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
//ticks+=t->secs*(uint32_t)TICKS_PER_SEC;
return ticks;
}
    4d30:	1f 91       	pop	r17
    4d32:	0f 91       	pop	r16
    4d34:	ff 90       	pop	r15
    4d36:	ef 90       	pop	r14
    4d38:	df 90       	pop	r13
    4d3a:	cf 90       	pop	r12
    4d3c:	bf 90       	pop	r11
    4d3e:	af 90       	pop	r10
    4d40:	9f 90       	pop	r9
    4d42:	8f 90       	pop	r8
    4d44:	7f 90       	pop	r7
    4d46:	6f 90       	pop	r6
    4d48:	5f 90       	pop	r5
    4d4a:	4f 90       	pop	r4
    4d4c:	3f 90       	pop	r3
    4d4e:	2f 90       	pop	r2
    4d50:	08 95       	ret

00004d52 <_nrk_ticks_to_time>:

nrk_time_t _nrk_ticks_to_time(uint32_t ticks)
{
    4d52:	cf 92       	push	r12
    4d54:	df 92       	push	r13
    4d56:	ef 92       	push	r14
    4d58:	ff 92       	push	r15
    4d5a:	cf 93       	push	r28
    4d5c:	df 93       	push	r29
    4d5e:	cd b7       	in	r28, 0x3d	; 61
    4d60:	de b7       	in	r29, 0x3e	; 62
    4d62:	28 97       	sbiw	r28, 0x08	; 8
    4d64:	0f b6       	in	r0, 0x3f	; 63
    4d66:	f8 94       	cli
    4d68:	de bf       	out	0x3e, r29	; 62
    4d6a:	0f be       	out	0x3f, r0	; 63
    4d6c:	cd bf       	out	0x3d, r28	; 61
nrk_time_t t;

t.secs=ticks/TICKS_PER_SEC;
    4d6e:	6b 01       	movw	r12, r22
    4d70:	7c 01       	movw	r14, r24
    4d72:	2a e0       	ldi	r18, 0x0A	; 10
    4d74:	f6 94       	lsr	r15
    4d76:	e7 94       	ror	r14
    4d78:	d7 94       	ror	r13
    4d7a:	c7 94       	ror	r12
    4d7c:	2a 95       	dec	r18
    4d7e:	d1 f7       	brne	.-12     	; 0x4d74 <_nrk_ticks_to_time+0x22>
t.nano_secs=(ticks%TICKS_PER_SEC)*NANOS_PER_TICK;

return t;
    4d80:	c9 82       	std	Y+1, r12	; 0x01
    4d82:	da 82       	std	Y+2, r13	; 0x02
    4d84:	eb 82       	std	Y+3, r14	; 0x03
    4d86:	fc 82       	std	Y+4, r15	; 0x04
nrk_time_t _nrk_ticks_to_time(uint32_t ticks)
{
nrk_time_t t;

t.secs=ticks/TICKS_PER_SEC;
t.nano_secs=(ticks%TICKS_PER_SEC)*NANOS_PER_TICK;
    4d88:	9b 01       	movw	r18, r22
    4d8a:	ac 01       	movw	r20, r24
    4d8c:	33 70       	andi	r19, 0x03	; 3
    4d8e:	44 27       	eor	r20, r20
    4d90:	55 27       	eor	r21, r21
    4d92:	63 eb       	ldi	r22, 0xB3	; 179
    4d94:	76 ee       	ldi	r23, 0xE6	; 230
    4d96:	8e e0       	ldi	r24, 0x0E	; 14
    4d98:	90 e0       	ldi	r25, 0x00	; 0
    4d9a:	0e 94 bb 31 	call	0x6376	; 0x6376 <__mulsi3>

return t;
    4d9e:	2c 2d       	mov	r18, r12
    4da0:	3a 81       	ldd	r19, Y+2	; 0x02
    4da2:	4b 81       	ldd	r20, Y+3	; 0x03
    4da4:	5c 81       	ldd	r21, Y+4	; 0x04
}
    4da6:	28 96       	adiw	r28, 0x08	; 8
    4da8:	0f b6       	in	r0, 0x3f	; 63
    4daa:	f8 94       	cli
    4dac:	de bf       	out	0x3e, r29	; 62
    4dae:	0f be       	out	0x3f, r0	; 63
    4db0:	cd bf       	out	0x3d, r28	; 61
    4db2:	df 91       	pop	r29
    4db4:	cf 91       	pop	r28
    4db6:	ff 90       	pop	r15
    4db8:	ef 90       	pop	r14
    4dba:	df 90       	pop	r13
    4dbc:	cf 90       	pop	r12
    4dbe:	08 95       	ret

00004dc0 <_nrk_time_to_ticks_long>:

uint32_t _nrk_time_to_ticks_long(nrk_time_t *t)
{
    4dc0:	2f 92       	push	r2
    4dc2:	3f 92       	push	r3
    4dc4:	4f 92       	push	r4
    4dc6:	5f 92       	push	r5
    4dc8:	6f 92       	push	r6
    4dca:	7f 92       	push	r7
    4dcc:	8f 92       	push	r8
    4dce:	9f 92       	push	r9
    4dd0:	af 92       	push	r10
    4dd2:	bf 92       	push	r11
    4dd4:	cf 92       	push	r12
    4dd6:	df 92       	push	r13
    4dd8:	ef 92       	push	r14
    4dda:	ff 92       	push	r15
    4ddc:	0f 93       	push	r16
    4dde:	1f 93       	push	r17
    4de0:	fc 01       	movw	r30, r24
uint32_t ticks;
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
    4de2:	c0 80       	ld	r12, Z
    4de4:	d1 80       	ldd	r13, Z+1	; 0x01
    4de6:	e2 80       	ldd	r14, Z+2	; 0x02
    4de8:	f3 80       	ldd	r15, Z+3	; 0x03
    4dea:	c1 14       	cp	r12, r1
    4dec:	d1 04       	cpc	r13, r1
    4dee:	e1 04       	cpc	r14, r1
    4df0:	f1 04       	cpc	r15, r1
    4df2:	b9 f1       	breq	.+110    	; 0x4e62 <_nrk_time_to_ticks_long+0xa2>
{
   tmp=t->nano_secs;
    4df4:	84 81       	ldd	r24, Z+4	; 0x04
    4df6:	95 81       	ldd	r25, Z+5	; 0x05
    4df8:	a6 81       	ldd	r26, Z+6	; 0x06
    4dfa:	b7 81       	ldd	r27, Z+7	; 0x07
    4dfc:	1c 01       	movw	r2, r24
    4dfe:	2d 01       	movw	r4, r26
    4e00:	61 2c       	mov	r6, r1
    4e02:	71 2c       	mov	r7, r1
    4e04:	43 01       	movw	r8, r6
   for(i=0; i<t->secs; i++ ) tmp+=NANOS_PER_SEC; // t->nano_secs+=NANOS_PER_SEC;
    4e06:	e0 e0       	ldi	r30, 0x00	; 0
    4e08:	8e 2f       	mov	r24, r30
    4e0a:	90 e0       	ldi	r25, 0x00	; 0
    4e0c:	a0 e0       	ldi	r26, 0x00	; 0
    4e0e:	b0 e0       	ldi	r27, 0x00	; 0
    4e10:	8c 15       	cp	r24, r12
    4e12:	9d 05       	cpc	r25, r13
    4e14:	ae 05       	cpc	r26, r14
    4e16:	bf 05       	cpc	r27, r15
    4e18:	88 f4       	brcc	.+34     	; 0x4e3c <_nrk_time_to_ticks_long+0x7c>
    4e1a:	91 01       	movw	r18, r2
    4e1c:	a2 01       	movw	r20, r4
    4e1e:	b3 01       	movw	r22, r6
    4e20:	c4 01       	movw	r24, r8
    4e22:	36 53       	subi	r19, 0x36	; 54
    4e24:	45 46       	sbci	r20, 0x65	; 101
    4e26:	54 4c       	sbci	r21, 0xC4	; 196
    4e28:	6f 4f       	sbci	r22, 0xFF	; 255
    4e2a:	7f 4f       	sbci	r23, 0xFF	; 255
    4e2c:	8f 4f       	sbci	r24, 0xFF	; 255
    4e2e:	9f 4f       	sbci	r25, 0xFF	; 255
    4e30:	19 01       	movw	r2, r18
    4e32:	2a 01       	movw	r4, r20
    4e34:	3b 01       	movw	r6, r22
    4e36:	4c 01       	movw	r8, r24
    4e38:	ef 5f       	subi	r30, 0xFF	; 255
    4e3a:	e6 cf       	rjmp	.-52     	; 0x4e08 <_nrk_time_to_ticks_long+0x48>
   ticks=tmp/(uint32_t)NANOS_PER_TICK;
    4e3c:	83 eb       	ldi	r24, 0xB3	; 179
    4e3e:	a8 2e       	mov	r10, r24
    4e40:	96 ee       	ldi	r25, 0xE6	; 230
    4e42:	b9 2e       	mov	r11, r25
    4e44:	2e e0       	ldi	r18, 0x0E	; 14
    4e46:	c2 2e       	mov	r12, r18
    4e48:	d1 2c       	mov	r13, r1
    4e4a:	e1 2c       	mov	r14, r1
    4e4c:	f1 2c       	mov	r15, r1
    4e4e:	00 e0       	ldi	r16, 0x00	; 0
    4e50:	10 e0       	ldi	r17, 0x00	; 0
    4e52:	91 01       	movw	r18, r2
    4e54:	a2 01       	movw	r20, r4
    4e56:	b3 01       	movw	r22, r6
    4e58:	c4 01       	movw	r24, r8
    4e5a:	0e 94 03 32 	call	0x6406	; 0x6406 <__udivdi3>
    4e5e:	ca 01       	movw	r24, r20
    4e60:	0b c0       	rjmp	.+22     	; 0x4e78 <_nrk_time_to_ticks_long+0xb8>
   //ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
}else
{
ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
    4e62:	64 81       	ldd	r22, Z+4	; 0x04
    4e64:	75 81       	ldd	r23, Z+5	; 0x05
    4e66:	86 81       	ldd	r24, Z+6	; 0x06
    4e68:	97 81       	ldd	r25, Z+7	; 0x07
    4e6a:	23 eb       	ldi	r18, 0xB3	; 179
    4e6c:	36 ee       	ldi	r19, 0xE6	; 230
    4e6e:	4e e0       	ldi	r20, 0x0E	; 14
    4e70:	50 e0       	ldi	r21, 0x00	; 0
    4e72:	0e 94 df 31 	call	0x63be	; 0x63be <__udivmodsi4>
    4e76:	ca 01       	movw	r24, r20
}
return ticks;
}
    4e78:	b9 01       	movw	r22, r18
    4e7a:	1f 91       	pop	r17
    4e7c:	0f 91       	pop	r16
    4e7e:	ff 90       	pop	r15
    4e80:	ef 90       	pop	r14
    4e82:	df 90       	pop	r13
    4e84:	cf 90       	pop	r12
    4e86:	bf 90       	pop	r11
    4e88:	af 90       	pop	r10
    4e8a:	9f 90       	pop	r9
    4e8c:	8f 90       	pop	r8
    4e8e:	7f 90       	pop	r7
    4e90:	6f 90       	pop	r6
    4e92:	5f 90       	pop	r5
    4e94:	4f 90       	pop	r4
    4e96:	3f 90       	pop	r3
    4e98:	2f 90       	pop	r2
    4e9a:	08 95       	ret

00004e9c <nrk_idle_task>:
{
  nrk_stack_check(); 
  
  if(_nrk_get_next_wakeup()<=NRK_SLEEP_WAKEUP_TIME) 
    {
	    _nrk_cpu_state=CPU_IDLE;
    4e9c:	c1 e0       	ldi	r28, 0x01	; 1
{
volatile unsigned char *stkc;
// unsigned int *stk ;  // 2 bytes
while(1)
{
  nrk_stack_check(); 
    4e9e:	0e 94 40 1e 	call	0x3c80	; 0x3c80 <nrk_stack_check>
  
  if(_nrk_get_next_wakeup()<=NRK_SLEEP_WAKEUP_TIME) 
    4ea2:	0e 94 4f 2c 	call	0x589e	; 0x589e <_nrk_get_next_wakeup>
    4ea6:	84 30       	cpi	r24, 0x04	; 4
    4ea8:	10 f4       	brcc	.+4      	; 0x4eae <nrk_idle_task+0x12>
    {
	    _nrk_cpu_state=CPU_IDLE;
    4eaa:	c0 93 f4 0a 	sts	0x0AF4, r28
	    // Allow last UART byte to get out
    	    nrk_spin_wait_us(10);  
	    _nrk_cpu_state=CPU_SLEEP;
	    nrk_sleep();
	#else
	    nrk_idle();
    4eae:	0e 94 5e 2f 	call	0x5ebc	; 0x5ebc <nrk_idle>
	#endif
    }
 
#ifdef NRK_STACK_CHECK
   if(nrk_idle_task_stk[0]!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
    4eb2:	80 91 81 09 	lds	r24, 0x0981
    4eb6:	85 35       	cpi	r24, 0x55	; 85
    4eb8:	19 f0       	breq	.+6      	; 0x4ec0 <nrk_idle_task+0x24>
    4eba:	88 e0       	ldi	r24, 0x08	; 8
    4ebc:	0e 94 b9 1c 	call	0x3972	; 0x3972 <nrk_error_add>
   #ifdef KERNEL_STK_ARRAY
   	if(nrk_kernel_stk[0]!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
   #else
   	stkc=(unsigned char*)(NRK_KERNEL_STK_TOP-NRK_KERNEL_STACKSIZE);
   	if(*stkc!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
    4ec0:	80 91 7e 41 	lds	r24, 0x417E
    4ec4:	85 35       	cpi	r24, 0x55	; 85
    4ec6:	59 f3       	breq	.-42     	; 0x4e9e <nrk_idle_task+0x2>
    4ec8:	88 e0       	ldi	r24, 0x08	; 8
    4eca:	0e 94 b9 1c 	call	0x3972	; 0x3972 <nrk_error_add>
    4ece:	e7 cf       	rjmp	.-50     	; 0x4e9e <nrk_idle_task+0x2>

00004ed0 <_nrk_scheduler>:
// For rfa1:
//#define CONTEXT_SWAP_TIME_BOUND    1500 

uint8_t t;
void inline _nrk_scheduler()
{
    4ed0:	2f 92       	push	r2
    4ed2:	3f 92       	push	r3
    4ed4:	4f 92       	push	r4
    4ed6:	5f 92       	push	r5
    4ed8:	6f 92       	push	r6
    4eda:	7f 92       	push	r7
    4edc:	8f 92       	push	r8
    4ede:	9f 92       	push	r9
    4ee0:	af 92       	push	r10
    4ee2:	bf 92       	push	r11
    4ee4:	cf 92       	push	r12
    4ee6:	df 92       	push	r13
    4ee8:	ef 92       	push	r14
    4eea:	ff 92       	push	r15
    4eec:	0f 93       	push	r16
    4eee:	1f 93       	push	r17
    4ef0:	cf 93       	push	r28
    4ef2:	df 93       	push	r29
    int8_t task_ID;
    uint16_t next_wake;
    uint16_t start_time_stamp;

    nrk_int_enable();   // this should be removed...  Not needed
    4ef4:	0e 94 44 16 	call	0x2c88	; 0x2c88 <nrk_int_enable>
#ifndef NRK_NO_BOUNDED_CONTEXT_SWAP
    _nrk_precision_os_timer_reset();
    _nrk_high_speed_timer_reset();
    start_time_stamp=_nrk_high_speed_timer_get();
#endif
    _nrk_set_next_wakeup(MAX_SCHED_WAKEUP_TIME);
    4ef8:	8a ef       	ldi	r24, 0xFA	; 250
    4efa:	0e 94 53 2c 	call	0x58a6	; 0x58a6 <_nrk_set_next_wakeup>
    next_wake=60000;
    // Safety zone starts here....


#ifdef NRK_WATCHDOG
    nrk_watchdog_reset();
    4efe:	0e 94 4f 2f 	call	0x5e9e	; 0x5e9e <nrk_watchdog_reset>
#endif

#ifdef NRK_SW_WDT
    _nrk_sw_wdt_check();
    4f02:	0e 94 1d 2a 	call	0x543a	; 0x543a <_nrk_sw_wdt_check>
    if((_nrk_cpu_state!=CPU_ACTIVE) && (_nrk_os_timer_get()>nrk_max_sleep_wakeup_time))
        nrk_max_sleep_wakeup_time=_nrk_os_timer_get();
#endif
    //while(_nrk_time_trigger>0)
    //{
    nrk_system_time.nano_secs+=((uint32_t)_nrk_prev_timer_val*NANOS_PER_TICK);
    4f06:	c0 91 f3 08 	lds	r28, 0x08F3
    4f0a:	ac 2f       	mov	r26, r28
    4f0c:	b0 e0       	ldi	r27, 0x00	; 0
    4f0e:	23 eb       	ldi	r18, 0xB3	; 179
    4f10:	36 ee       	ldi	r19, 0xE6	; 230
    4f12:	4e e0       	ldi	r20, 0x0E	; 14
    4f14:	50 e0       	ldi	r21, 0x00	; 0
    4f16:	0e 94 b0 31 	call	0x6360	; 0x6360 <__muluhisi3>
    4f1a:	00 91 fb 0a 	lds	r16, 0x0AFB
    4f1e:	10 91 fc 0a 	lds	r17, 0x0AFC
    4f22:	20 91 fd 0a 	lds	r18, 0x0AFD
    4f26:	30 91 fe 0a 	lds	r19, 0x0AFE
    4f2a:	6b 01       	movw	r12, r22
    4f2c:	7c 01       	movw	r14, r24
    4f2e:	c0 0e       	add	r12, r16
    4f30:	d1 1e       	adc	r13, r17
    4f32:	e2 1e       	adc	r14, r18
    4f34:	f3 1e       	adc	r15, r19
    nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    4f36:	c7 01       	movw	r24, r14
    4f38:	b6 01       	movw	r22, r12
    4f3a:	23 eb       	ldi	r18, 0xB3	; 179
    4f3c:	36 ee       	ldi	r19, 0xE6	; 230
    4f3e:	4e e0       	ldi	r20, 0x0E	; 14
    4f40:	50 e0       	ldi	r21, 0x00	; 0
    4f42:	0e 94 df 31 	call	0x63be	; 0x63be <__udivmodsi4>
    4f46:	c6 1a       	sub	r12, r22
    4f48:	d7 0a       	sbc	r13, r23
    4f4a:	e8 0a       	sbc	r14, r24
    4f4c:	f9 0a       	sbc	r15, r25
    4f4e:	c0 92 fb 0a 	sts	0x0AFB, r12
    4f52:	d0 92 fc 0a 	sts	0x0AFC, r13
    4f56:	e0 92 fd 0a 	sts	0x0AFD, r14
    4f5a:	f0 92 fe 0a 	sts	0x0AFE, r15

#ifdef NRK_STATS_TRACKER
    if(nrk_cur_task_TCB->task_ID==NRK_IDLE_TASK_ID)
    4f5e:	e0 91 00 0b 	lds	r30, 0x0B00
    4f62:	f0 91 01 0b 	lds	r31, 0x0B01
    4f66:	80 85       	ldd	r24, Z+8	; 0x08
    4f68:	81 11       	cpse	r24, r1
    4f6a:	30 c0       	rjmp	.+96     	; 0x4fcc <_nrk_scheduler+0xfc>
    {
        if(_nrk_cpu_state==CPU_SLEEP) _nrk_stats_sleep(_nrk_prev_timer_val);
    4f6c:	80 91 f4 0a 	lds	r24, 0x0AF4
    4f70:	82 30       	cpi	r24, 0x02	; 2
    4f72:	19 f4       	brne	.+6      	; 0x4f7a <_nrk_scheduler+0xaa>
    4f74:	8c 2f       	mov	r24, r28
    4f76:	0e 94 45 18 	call	0x308a	; 0x308a <_nrk_stats_sleep>
        _nrk_stats_task_preempted(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    4f7a:	e0 91 00 0b 	lds	r30, 0x0B00
    4f7e:	f0 91 01 0b 	lds	r31, 0x0B01
    4f82:	60 91 f3 08 	lds	r22, 0x08F3
    4f86:	80 85       	ldd	r24, Z+8	; 0x08
    4f88:	0e 94 ad 18 	call	0x315a	; 0x315a <_nrk_stats_task_preempted>
        // Add 0 time since the preempted call before set the correct value
        _nrk_stats_task_suspend(nrk_cur_task_TCB->task_ID, 0);
    4f8c:	e0 91 00 0b 	lds	r30, 0x0B00
    4f90:	f0 91 01 0b 	lds	r31, 0x0B01
    4f94:	60 e0       	ldi	r22, 0x00	; 0
    4f96:	80 85       	ldd	r24, Z+8	; 0x08
    4f98:	0e 94 ea 18 	call	0x31d4	; 0x31d4 <_nrk_stats_task_suspend>
    4f9c:	80 91 fb 0a 	lds	r24, 0x0AFB
    4fa0:	90 91 fc 0a 	lds	r25, 0x0AFC
    4fa4:	a0 91 fd 0a 	lds	r26, 0x0AFD
    4fa8:	b0 91 fe 0a 	lds	r27, 0x0AFE
    4fac:	00 91 f7 0a 	lds	r16, 0x0AF7
    4fb0:	10 91 f8 0a 	lds	r17, 0x0AF8
    4fb4:	20 91 f9 0a 	lds	r18, 0x0AF9
    4fb8:	30 91 fa 0a 	lds	r19, 0x0AFA

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    {
        nrk_system_time.nano_secs-=NANOS_PER_SEC;
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    4fbc:	53 eb       	ldi	r21, 0xB3	; 179
    4fbe:	45 2e       	mov	r4, r21
    4fc0:	56 ee       	ldi	r21, 0xE6	; 230
    4fc2:	55 2e       	mov	r5, r21
    4fc4:	5e e0       	ldi	r21, 0x0E	; 14
    4fc6:	65 2e       	mov	r6, r21
    4fc8:	71 2c       	mov	r7, r1
    4fca:	07 c0       	rjmp	.+14     	; 0x4fda <_nrk_scheduler+0x10a>
        // Add 0 time since the preempted call before set the correct value
        _nrk_stats_task_suspend(nrk_cur_task_TCB->task_ID, 0);
    }
    else
    {
        if(nrk_cur_task_TCB->suspend_flag==1)
    4fcc:	95 81       	ldd	r25, Z+5	; 0x05
            _nrk_stats_task_suspend(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    4fce:	6c 2f       	mov	r22, r28
        // Add 0 time since the preempted call before set the correct value
        _nrk_stats_task_suspend(nrk_cur_task_TCB->task_ID, 0);
    }
    else
    {
        if(nrk_cur_task_TCB->suspend_flag==1)
    4fd0:	91 11       	cpse	r25, r1
    4fd2:	e2 cf       	rjmp	.-60     	; 0x4f98 <_nrk_scheduler+0xc8>
            _nrk_stats_task_suspend(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
        else
            _nrk_stats_task_preempted(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    4fd4:	0e 94 ad 18 	call	0x315a	; 0x315a <_nrk_stats_task_preempted>
    4fd8:	e1 cf       	rjmp	.-62     	; 0x4f9c <_nrk_scheduler+0xcc>
    4fda:	48 01       	movw	r8, r16
    4fdc:	59 01       	movw	r10, r18
    4fde:	4f ef       	ldi	r20, 0xFF	; 255
    4fe0:	84 1a       	sub	r8, r20
    4fe2:	94 0a       	sbc	r9, r20
    4fe4:	a4 0a       	sbc	r10, r20
    4fe6:	b4 0a       	sbc	r11, r20
    }
#endif

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    4fe8:	81 15       	cp	r24, r1
    4fea:	5a ec       	ldi	r21, 0xCA	; 202
    4fec:	95 07       	cpc	r25, r21
    4fee:	5a e9       	ldi	r21, 0x9A	; 154
    4ff0:	a5 07       	cpc	r26, r21
    4ff2:	5b e3       	ldi	r21, 0x3B	; 59
    4ff4:	b5 07       	cpc	r27, r21
    4ff6:	c8 f0       	brcs	.+50     	; 0x502a <_nrk_scheduler+0x15a>
    {
        nrk_system_time.nano_secs-=NANOS_PER_SEC;
    4ff8:	6c 01       	movw	r12, r24
    4ffa:	7d 01       	movw	r14, r26
    4ffc:	2a ec       	ldi	r18, 0xCA	; 202
    4ffe:	d2 1a       	sub	r13, r18
    5000:	2a e9       	ldi	r18, 0x9A	; 154
    5002:	e2 0a       	sbc	r14, r18
    5004:	2b e3       	ldi	r18, 0x3B	; 59
    5006:	f2 0a       	sbc	r15, r18
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    5008:	c7 01       	movw	r24, r14
    500a:	b6 01       	movw	r22, r12
    500c:	a3 01       	movw	r20, r6
    500e:	92 01       	movw	r18, r4
    5010:	0e 94 df 31 	call	0x63be	; 0x63be <__udivmodsi4>
    5014:	a7 01       	movw	r20, r14
    5016:	96 01       	movw	r18, r12
    5018:	26 1b       	sub	r18, r22
    501a:	37 0b       	sbc	r19, r23
    501c:	48 0b       	sbc	r20, r24
    501e:	59 0b       	sbc	r21, r25
    5020:	da 01       	movw	r26, r20
    5022:	c9 01       	movw	r24, r18
    5024:	95 01       	movw	r18, r10
    5026:	84 01       	movw	r16, r8
    5028:	d8 cf       	rjmp	.-80     	; 0x4fda <_nrk_scheduler+0x10a>
    502a:	80 93 fb 0a 	sts	0x0AFB, r24
    502e:	90 93 fc 0a 	sts	0x0AFC, r25
    5032:	a0 93 fd 0a 	sts	0x0AFD, r26
    5036:	b0 93 fe 0a 	sts	0x0AFE, r27
    503a:	00 93 f7 0a 	sts	0x0AF7, r16
    503e:	10 93 f8 0a 	sts	0x0AF8, r17
    5042:	20 93 f9 0a 	sts	0x0AF9, r18
    5046:	30 93 fa 0a 	sts	0x0AFA, r19
    }
    //  _nrk_time_trigger--;
    //}
    if(nrk_cur_task_TCB->suspend_flag==1 && nrk_cur_task_TCB->task_state!=FINISHED)
    504a:	e0 91 00 0b 	lds	r30, 0x0B00
    504e:	f0 91 01 0b 	lds	r31, 0x0B01
    5052:	85 81       	ldd	r24, Z+5	; 0x05
    5054:	88 23       	and	r24, r24
    5056:	39 f1       	breq	.+78     	; 0x50a6 <_nrk_scheduler+0x1d6>
    5058:	81 85       	ldd	r24, Z+9	; 0x09
    505a:	84 30       	cpi	r24, 0x04	; 4
    505c:	21 f1       	breq	.+72     	; 0x50a6 <_nrk_scheduler+0x1d6>
    {
        //	nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;

        if(nrk_cur_task_TCB->event_suspend==RSRC_EVENT_SUSPENDED)
    505e:	87 81       	ldd	r24, Z+7	; 0x07
    5060:	82 30       	cpi	r24, 0x02	; 2
    5062:	29 f0       	breq	.+10     	; 0x506e <_nrk_scheduler+0x19e>
            nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;
        else if( nrk_cur_task_TCB->event_suspend>0 && nrk_cur_task_TCB->nw_flag==0)
    5064:	88 23       	and	r24, r24
    5066:	41 f0       	breq	.+16     	; 0x5078 <_nrk_scheduler+0x1a8>
    5068:	86 81       	ldd	r24, Z+6	; 0x06
    506a:	81 11       	cpse	r24, r1
    506c:	02 c0       	rjmp	.+4      	; 0x5072 <_nrk_scheduler+0x1a2>
            nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;
    506e:	85 e0       	ldi	r24, 0x05	; 5
    5070:	01 c0       	rjmp	.+2      	; 0x5074 <_nrk_scheduler+0x1a4>
        else if( nrk_cur_task_TCB->event_suspend>0 && nrk_cur_task_TCB->nw_flag==1)
            nrk_cur_task_TCB->task_state = SUSPENDED;
    5072:	83 e0       	ldi	r24, 0x03	; 3
    5074:	81 87       	std	Z+9, r24	; 0x09
    5076:	14 c0       	rjmp	.+40     	; 0x50a0 <_nrk_scheduler+0x1d0>
        else
        {
            nrk_cur_task_TCB->task_state = SUSPENDED;
    5078:	83 e0       	ldi	r24, 0x03	; 3
    507a:	81 87       	std	Z+9, r24	; 0x09
            nrk_cur_task_TCB->event_suspend=0;
    507c:	17 82       	std	Z+7, r1	; 0x07
            nrk_cur_task_TCB->nw_flag=0;
    507e:	16 82       	std	Z+6, r1	; 0x06
	    // agr added to fix initial startup scheduling problem
            if(nrk_cur_task_TCB->next_wakeup==0) {
    5080:	85 89       	ldd	r24, Z+21	; 0x15
    5082:	96 89       	ldd	r25, Z+22	; 0x16
    5084:	a7 89       	ldd	r26, Z+23	; 0x17
    5086:	b0 8d       	ldd	r27, Z+24	; 0x18
    5088:	89 2b       	or	r24, r25
    508a:	8a 2b       	or	r24, r26
    508c:	8b 2b       	or	r24, r27
    508e:	41 f4       	brne	.+16     	; 0x50a0 <_nrk_scheduler+0x1d0>
		nrk_cur_task_TCB->next_wakeup=nrk_cur_task_TCB->next_period;
    5090:	81 8d       	ldd	r24, Z+25	; 0x19
    5092:	92 8d       	ldd	r25, Z+26	; 0x1a
    5094:	a3 8d       	ldd	r26, Z+27	; 0x1b
    5096:	b4 8d       	ldd	r27, Z+28	; 0x1c
    5098:	85 8b       	std	Z+21, r24	; 0x15
    509a:	96 8b       	std	Z+22, r25	; 0x16
    509c:	a7 8b       	std	Z+23, r26	; 0x17
    509e:	b0 8f       	std	Z+24, r27	; 0x18
		}
        }
        nrk_rem_from_readyQ(nrk_cur_task_TCB->task_ID);
    50a0:	80 85       	ldd	r24, Z+8	; 0x08
    50a2:	0e 94 33 22 	call	0x4466	; 0x4466 <nrk_rem_from_readyQ>

    // Update cpu used value for ended task
    // If the task has used its reserve, suspend task
    // Don't disable IdleTask which is 0
    // Don't decrease cpu_remaining if reserve is 0 and hence disabled
    if(nrk_cur_task_TCB->cpu_reserve!=0 && nrk_cur_task_TCB->task_ID!=NRK_IDLE_TASK_ID && nrk_cur_task_TCB->task_state!=FINISHED )
    50a6:	e0 91 00 0b 	lds	r30, 0x0B00
    50aa:	f0 91 01 0b 	lds	r31, 0x0B01
    50ae:	85 a1       	ldd	r24, Z+37	; 0x25
    50b0:	96 a1       	ldd	r25, Z+38	; 0x26
    50b2:	a7 a1       	ldd	r26, Z+39	; 0x27
    50b4:	b0 a5       	ldd	r27, Z+40	; 0x28
    50b6:	89 2b       	or	r24, r25
    50b8:	8a 2b       	or	r24, r26
    50ba:	8b 2b       	or	r24, r27
    50bc:	09 f4       	brne	.+2      	; 0x50c0 <_nrk_scheduler+0x1f0>
    50be:	4e c0       	rjmp	.+156    	; 0x515c <_nrk_scheduler+0x28c>
    50c0:	80 85       	ldd	r24, Z+8	; 0x08
    50c2:	88 23       	and	r24, r24
    50c4:	09 f4       	brne	.+2      	; 0x50c8 <_nrk_scheduler+0x1f8>
    50c6:	4a c0       	rjmp	.+148    	; 0x515c <_nrk_scheduler+0x28c>
    50c8:	91 85       	ldd	r25, Z+9	; 0x09
    50ca:	94 30       	cpi	r25, 0x04	; 4
    50cc:	09 f4       	brne	.+2      	; 0x50d0 <_nrk_scheduler+0x200>
    50ce:	46 c0       	rjmp	.+140    	; 0x515c <_nrk_scheduler+0x28c>
    {
        if(nrk_cur_task_TCB->cpu_remaining<_nrk_prev_timer_val)
    50d0:	45 8d       	ldd	r20, Z+29	; 0x1d
    50d2:	56 8d       	ldd	r21, Z+30	; 0x1e
    50d4:	67 8d       	ldd	r22, Z+31	; 0x1f
    50d6:	70 a1       	ldd	r23, Z+32	; 0x20
    50d8:	00 91 f3 08 	lds	r16, 0x08F3
    50dc:	10 e0       	ldi	r17, 0x00	; 0
    50de:	20 e0       	ldi	r18, 0x00	; 0
    50e0:	30 e0       	ldi	r19, 0x00	; 0
    50e2:	40 17       	cp	r20, r16
    50e4:	51 07       	cpc	r21, r17
    50e6:	62 07       	cpc	r22, r18
    50e8:	73 07       	cpc	r23, r19
    50ea:	98 f4       	brcc	.+38     	; 0x5112 <_nrk_scheduler+0x242>
        {
#ifdef NRK_STATS_TRACKER
            _nrk_stats_add_violation(nrk_cur_task_TCB->task_ID);
    50ec:	0e 94 7a 18 	call	0x30f4	; 0x30f4 <_nrk_stats_add_violation>
#endif
            nrk_kernel_error_add(NRK_RESERVE_ERROR,nrk_cur_task_TCB->task_ID);
    50f0:	e0 91 00 0b 	lds	r30, 0x0B00
    50f4:	f0 91 01 0b 	lds	r31, 0x0B01
    50f8:	60 85       	ldd	r22, Z+8	; 0x08
    50fa:	82 e0       	ldi	r24, 0x02	; 2
    50fc:	0e 94 c8 1c 	call	0x3990	; 0x3990 <nrk_kernel_error_add>
            nrk_cur_task_TCB->cpu_remaining=0;
    5100:	e0 91 00 0b 	lds	r30, 0x0B00
    5104:	f0 91 01 0b 	lds	r31, 0x0B01
    5108:	15 8e       	std	Z+29, r1	; 0x1d
    510a:	16 8e       	std	Z+30, r1	; 0x1e
    510c:	17 8e       	std	Z+31, r1	; 0x1f
    510e:	10 a2       	std	Z+32, r1	; 0x20
    5110:	08 c0       	rjmp	.+16     	; 0x5122 <_nrk_scheduler+0x252>
        }
        else
            nrk_cur_task_TCB->cpu_remaining-=_nrk_prev_timer_val;
    5112:	40 1b       	sub	r20, r16
    5114:	51 0b       	sbc	r21, r17
    5116:	62 0b       	sbc	r22, r18
    5118:	73 0b       	sbc	r23, r19
    511a:	45 8f       	std	Z+29, r20	; 0x1d
    511c:	56 8f       	std	Z+30, r21	; 0x1e
    511e:	67 8f       	std	Z+31, r22	; 0x1f
    5120:	70 a3       	std	Z+32, r23	; 0x20

        task_ID= nrk_cur_task_TCB->task_ID;
    5122:	e0 91 00 0b 	lds	r30, 0x0B00
    5126:	f0 91 01 0b 	lds	r31, 0x0B01
    512a:	c0 85       	ldd	r28, Z+8	; 0x08

        if (nrk_cur_task_TCB->cpu_remaining ==0 )
    512c:	85 8d       	ldd	r24, Z+29	; 0x1d
    512e:	96 8d       	ldd	r25, Z+30	; 0x1e
    5130:	a7 8d       	ldd	r26, Z+31	; 0x1f
    5132:	b0 a1       	ldd	r27, Z+32	; 0x20
    5134:	89 2b       	or	r24, r25
    5136:	8a 2b       	or	r24, r26
    5138:	8b 2b       	or	r24, r27
    513a:	81 f4       	brne	.+32     	; 0x515c <_nrk_scheduler+0x28c>
        {
#ifdef NRK_STATS_TRACKER
            _nrk_stats_add_violation(nrk_cur_task_TCB->task_ID);
    513c:	8c 2f       	mov	r24, r28
    513e:	0e 94 7a 18 	call	0x30f4	; 0x30f4 <_nrk_stats_add_violation>
#endif
            nrk_kernel_error_add(NRK_RESERVE_VIOLATED,task_ID);
    5142:	6c 2f       	mov	r22, r28
    5144:	83 e0       	ldi	r24, 0x03	; 3
    5146:	0e 94 c8 1c 	call	0x3990	; 0x3990 <nrk_kernel_error_add>
            nrk_cur_task_TCB->task_state = SUSPENDED;
    514a:	e0 91 00 0b 	lds	r30, 0x0B00
    514e:	f0 91 01 0b 	lds	r31, 0x0B01
    5152:	83 e0       	ldi	r24, 0x03	; 3
    5154:	81 87       	std	Z+9, r24	; 0x09
            nrk_rem_from_readyQ(task_ID);
    5156:	8c 2f       	mov	r24, r28
    5158:	0e 94 33 22 	call	0x4466	; 0x4466 <nrk_rem_from_readyQ>
    515c:	c7 e4       	ldi	r28, 0x47	; 71
    515e:	da e0       	ldi	r29, 0x0A	; 10

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    {
        nrk_system_time.nano_secs-=NANOS_PER_SEC;
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    5160:	00 e6       	ldi	r16, 0x60	; 96
    5162:	1a ee       	ldi	r17, 0xEA	; 234
    5164:	31 2c       	mov	r3, r1
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
                    //nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
                    //nrk_task_TCB[task_ID].num_periods--;
                    nrk_task_TCB[task_ID].next_wakeup = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    nrk_task_TCB[task_ID].next_period = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
    5166:	2a ef       	ldi	r18, 0xFA	; 250
    5168:	c2 2e       	mov	r12, r18
    516a:	d1 2c       	mov	r13, r1
    516c:	e1 2c       	mov	r14, r1
    516e:	f1 2c       	mov	r15, r1
                nrk_task_TCB[task_ID].nw_flag=0;
                nrk_task_TCB[task_ID].suspend_flag=0;
                if(nrk_task_TCB[task_ID].num_periods==1)
                {
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
                    nrk_task_TCB[task_ID].task_state = READY;
    5170:	32 e0       	ldi	r19, 0x02	; 2
    5172:	23 2e       	mov	r2, r19
             //printf( "Task: %d nw: %d\n",task_ID,nrk_task_TCB[task_ID].next_wakeup);
            // If a task needs to become READY, make it ready
            if (nrk_task_TCB[task_ID].next_wakeup == 0)
            {
                // printf( "Adding back %d\n",task_ID );
                if(nrk_task_TCB[task_ID].event_suspend>0 && nrk_task_TCB[task_ID].nw_flag==1) nrk_task_TCB[task_ID].active_signal_mask=SIG(nrk_wakeup_signal);
    5174:	81 2c       	mov	r8, r1
    5176:	91 2c       	mov	r9, r1
    5178:	54 01       	movw	r10, r8
    517a:	83 94       	inc	r8
    517c:	fe 01       	movw	r30, r28
    517e:	31 97       	sbiw	r30, 0x01	; 1

    // Add eligable tasks back to the ready Queue
    // At the same time find the next earliest wakeup
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++)
    {
        if(nrk_task_TCB[task_ID].task_ID==-1) continue;
    5180:	80 81       	ld	r24, Z
    5182:	8f 3f       	cpi	r24, 0xFF	; 255
    5184:	09 f4       	brne	.+2      	; 0x5188 <_nrk_scheduler+0x2b8>
    5186:	e5 c0       	rjmp	.+458    	; 0x5352 <_nrk_scheduler+0x482>
    5188:	33 97       	sbiw	r30, 0x03	; 3
        nrk_task_TCB[task_ID].suspend_flag=0;
    518a:	10 82       	st	Z, r1
        if( nrk_task_TCB[task_ID].task_ID!=NRK_IDLE_TASK_ID && nrk_task_TCB[task_ID].task_state!=FINISHED )
    518c:	88 23       	and	r24, r24
    518e:	09 f4       	brne	.+2      	; 0x5192 <_nrk_scheduler+0x2c2>
    5190:	5b c0       	rjmp	.+182    	; 0x5248 <_nrk_scheduler+0x378>
    5192:	88 81       	ld	r24, Y
    5194:	84 30       	cpi	r24, 0x04	; 4
    5196:	09 f4       	brne	.+2      	; 0x519a <_nrk_scheduler+0x2ca>
    5198:	57 c0       	rjmp	.+174    	; 0x5248 <_nrk_scheduler+0x378>
        {
            if(  nrk_task_TCB[task_ID].next_wakeup >= _nrk_prev_timer_val )
    519a:	4c 84       	ldd	r4, Y+12	; 0x0c
    519c:	5d 84       	ldd	r5, Y+13	; 0x0d
    519e:	6e 84       	ldd	r6, Y+14	; 0x0e
    51a0:	7f 84       	ldd	r7, Y+15	; 0x0f
    51a2:	60 91 f3 08 	lds	r22, 0x08F3
    51a6:	70 e0       	ldi	r23, 0x00	; 0
    51a8:	80 e0       	ldi	r24, 0x00	; 0
    51aa:	90 e0       	ldi	r25, 0x00	; 0
    51ac:	46 16       	cp	r4, r22
    51ae:	57 06       	cpc	r5, r23
    51b0:	68 06       	cpc	r6, r24
    51b2:	79 06       	cpc	r7, r25
    51b4:	48 f0       	brcs	.+18     	; 0x51c8 <_nrk_scheduler+0x2f8>
                nrk_task_TCB[task_ID].next_wakeup-=_nrk_prev_timer_val;
    51b6:	46 1a       	sub	r4, r22
    51b8:	57 0a       	sbc	r5, r23
    51ba:	68 0a       	sbc	r6, r24
    51bc:	79 0a       	sbc	r7, r25
    51be:	4c 86       	std	Y+12, r4	; 0x0c
    51c0:	5d 86       	std	Y+13, r5	; 0x0d
    51c2:	6e 86       	std	Y+14, r6	; 0x0e
    51c4:	7f 86       	std	Y+15, r7	; 0x0f
    51c6:	04 c0       	rjmp	.+8      	; 0x51d0 <_nrk_scheduler+0x300>
            else
            {
                nrk_task_TCB[task_ID].next_wakeup=0;
    51c8:	1c 86       	std	Y+12, r1	; 0x0c
    51ca:	1d 86       	std	Y+13, r1	; 0x0d
    51cc:	1e 86       	std	Y+14, r1	; 0x0e
    51ce:	1f 86       	std	Y+15, r1	; 0x0f
            }
            // Do next period book keeping.
            // next_period needs to be set such that the period is kept consistent even if other
            // wait until functions are called.
            if( nrk_task_TCB[task_ID].next_period >= _nrk_prev_timer_val )
    51d0:	48 88       	ldd	r4, Y+16	; 0x10
    51d2:	59 88       	ldd	r5, Y+17	; 0x11
    51d4:	6a 88       	ldd	r6, Y+18	; 0x12
    51d6:	7b 88       	ldd	r7, Y+19	; 0x13
    51d8:	46 16       	cp	r4, r22
    51da:	57 06       	cpc	r5, r23
    51dc:	68 06       	cpc	r6, r24
    51de:	79 06       	cpc	r7, r25
    51e0:	48 f0       	brcs	.+18     	; 0x51f4 <_nrk_scheduler+0x324>
                nrk_task_TCB[task_ID].next_period-=_nrk_prev_timer_val;
    51e2:	46 1a       	sub	r4, r22
    51e4:	57 0a       	sbc	r5, r23
    51e6:	68 0a       	sbc	r6, r24
    51e8:	79 0a       	sbc	r7, r25
    51ea:	48 8a       	std	Y+16, r4	; 0x10
    51ec:	59 8a       	std	Y+17, r5	; 0x11
    51ee:	6a 8a       	std	Y+18, r6	; 0x12
    51f0:	7b 8a       	std	Y+19, r7	; 0x13
    51f2:	1a c0       	rjmp	.+52     	; 0x5228 <_nrk_scheduler+0x358>
            else
            {
                if(nrk_task_TCB[task_ID].period>_nrk_prev_timer_val)
    51f4:	28 8d       	ldd	r18, Y+24	; 0x18
    51f6:	39 8d       	ldd	r19, Y+25	; 0x19
    51f8:	4a 8d       	ldd	r20, Y+26	; 0x1a
    51fa:	5b 8d       	ldd	r21, Y+27	; 0x1b
    51fc:	62 17       	cp	r22, r18
    51fe:	73 07       	cpc	r23, r19
    5200:	84 07       	cpc	r24, r20
    5202:	95 07       	cpc	r25, r21
    5204:	58 f4       	brcc	.+22     	; 0x521c <_nrk_scheduler+0x34c>
                    nrk_task_TCB[task_ID].next_period= nrk_task_TCB[task_ID].period-_nrk_prev_timer_val;
    5206:	29 01       	movw	r4, r18
    5208:	3a 01       	movw	r6, r20
    520a:	46 1a       	sub	r4, r22
    520c:	57 0a       	sbc	r5, r23
    520e:	68 0a       	sbc	r6, r24
    5210:	79 0a       	sbc	r7, r25
    5212:	48 8a       	std	Y+16, r4	; 0x10
    5214:	59 8a       	std	Y+17, r5	; 0x11
    5216:	6a 8a       	std	Y+18, r6	; 0x12
    5218:	7b 8a       	std	Y+19, r7	; 0x13
    521a:	06 c0       	rjmp	.+12     	; 0x5228 <_nrk_scheduler+0x358>
                else
                    nrk_task_TCB[task_ID].next_period= _nrk_prev_timer_val % nrk_task_TCB[task_ID].period;
    521c:	0e 94 df 31 	call	0x63be	; 0x63be <__udivmodsi4>
    5220:	68 8b       	std	Y+16, r22	; 0x10
    5222:	79 8b       	std	Y+17, r23	; 0x11
    5224:	8a 8b       	std	Y+18, r24	; 0x12
    5226:	9b 8b       	std	Y+19, r25	; 0x13
            }
            if(nrk_task_TCB[task_ID].next_period==0) nrk_task_TCB[task_ID].next_period=nrk_task_TCB[task_ID].period;
    5228:	88 89       	ldd	r24, Y+16	; 0x10
    522a:	99 89       	ldd	r25, Y+17	; 0x11
    522c:	aa 89       	ldd	r26, Y+18	; 0x12
    522e:	bb 89       	ldd	r27, Y+19	; 0x13
    5230:	89 2b       	or	r24, r25
    5232:	8a 2b       	or	r24, r26
    5234:	8b 2b       	or	r24, r27
    5236:	41 f4       	brne	.+16     	; 0x5248 <_nrk_scheduler+0x378>
    5238:	88 8d       	ldd	r24, Y+24	; 0x18
    523a:	99 8d       	ldd	r25, Y+25	; 0x19
    523c:	aa 8d       	ldd	r26, Y+26	; 0x1a
    523e:	bb 8d       	ldd	r27, Y+27	; 0x1b
    5240:	88 8b       	std	Y+16, r24	; 0x10
    5242:	99 8b       	std	Y+17, r25	; 0x11
    5244:	aa 8b       	std	Y+18, r26	; 0x12
    5246:	bb 8b       	std	Y+19, r27	; 0x13

        }


        // Look for Next Task that Might Wakeup to interrupt current task
        if (nrk_task_TCB[task_ID].task_state == SUSPENDED )
    5248:	88 81       	ld	r24, Y
    524a:	83 30       	cpi	r24, 0x03	; 3
    524c:	09 f0       	breq	.+2      	; 0x5250 <_nrk_scheduler+0x380>
    524e:	81 c0       	rjmp	.+258    	; 0x5352 <_nrk_scheduler+0x482>
        {
             //printf( "Task: %d nw: %d\n",task_ID,nrk_task_TCB[task_ID].next_wakeup);
            // If a task needs to become READY, make it ready
            if (nrk_task_TCB[task_ID].next_wakeup == 0)
    5250:	8c 85       	ldd	r24, Y+12	; 0x0c
    5252:	9d 85       	ldd	r25, Y+13	; 0x0d
    5254:	ae 85       	ldd	r26, Y+14	; 0x0e
    5256:	bf 85       	ldd	r27, Y+15	; 0x0f
    5258:	89 2b       	or	r24, r25
    525a:	8a 2b       	or	r24, r26
    525c:	8b 2b       	or	r24, r27
    525e:	09 f0       	breq	.+2      	; 0x5262 <_nrk_scheduler+0x392>
    5260:	67 c0       	rjmp	.+206    	; 0x5330 <_nrk_scheduler+0x460>
    5262:	de 01       	movw	r26, r28
    5264:	12 97       	sbiw	r26, 0x02	; 2
            {
                // printf( "Adding back %d\n",task_ID );
                if(nrk_task_TCB[task_ID].event_suspend>0 && nrk_task_TCB[task_ID].nw_flag==1) nrk_task_TCB[task_ID].active_signal_mask=SIG(nrk_wakeup_signal);
    5266:	8c 91       	ld	r24, X
    5268:	fe 01       	movw	r30, r28
    526a:	33 97       	sbiw	r30, 0x03	; 3
    526c:	88 23       	and	r24, r24
    526e:	91 f0       	breq	.+36     	; 0x5294 <_nrk_scheduler+0x3c4>
    5270:	80 81       	ld	r24, Z
    5272:	88 23       	and	r24, r24
    5274:	79 f0       	breq	.+30     	; 0x5294 <_nrk_scheduler+0x3c4>
    5276:	b5 01       	movw	r22, r10
    5278:	a4 01       	movw	r20, r8
    527a:	00 90 f0 0a 	lds	r0, 0x0AF0
    527e:	04 c0       	rjmp	.+8      	; 0x5288 <_nrk_scheduler+0x3b8>
    5280:	44 0f       	add	r20, r20
    5282:	55 1f       	adc	r21, r21
    5284:	66 1f       	adc	r22, r22
    5286:	77 1f       	adc	r23, r23
    5288:	0a 94       	dec	r0
    528a:	d2 f7       	brpl	.-12     	; 0x5280 <_nrk_scheduler+0x3b0>
    528c:	48 87       	std	Y+8, r20	; 0x08
    528e:	59 87       	std	Y+9, r21	; 0x09
    5290:	6a 87       	std	Y+10, r22	; 0x0a
    5292:	7b 87       	std	Y+11, r23	; 0x0b
                //if(nrk_task_TCB[task_ID].event_suspend==0) nrk_task_TCB[task_ID].active_signal_mask=0;
                nrk_task_TCB[task_ID].event_suspend=0;
    5294:	1c 92       	st	X, r1
                nrk_task_TCB[task_ID].nw_flag=0;
    5296:	10 82       	st	Z, r1
                nrk_task_TCB[task_ID].suspend_flag=0;
                if(nrk_task_TCB[task_ID].num_periods==1)
    5298:	a8 a1       	ldd	r26, Y+32	; 0x20
    529a:	b9 a1       	ldd	r27, Y+33	; 0x21
    529c:	a1 30       	cpi	r26, 0x01	; 1
    529e:	b1 05       	cpc	r27, r1
    52a0:	09 f5       	brne	.+66     	; 0x52e4 <_nrk_scheduler+0x414>
                {
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
    52a2:	8c 8d       	ldd	r24, Y+28	; 0x1c
    52a4:	9d 8d       	ldd	r25, Y+29	; 0x1d
    52a6:	ae 8d       	ldd	r26, Y+30	; 0x1e
    52a8:	bf 8d       	ldd	r27, Y+31	; 0x1f
    52aa:	8c 8b       	std	Y+20, r24	; 0x14
    52ac:	9d 8b       	std	Y+21, r25	; 0x15
    52ae:	ae 8b       	std	Y+22, r26	; 0x16
    52b0:	bf 8b       	std	Y+23, r27	; 0x17
                    nrk_task_TCB[task_ID].task_state = READY;
    52b2:	28 82       	st	Y, r2
                    nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
    52b4:	88 89       	ldd	r24, Y+16	; 0x10
    52b6:	99 89       	ldd	r25, Y+17	; 0x11
    52b8:	aa 89       	ldd	r26, Y+18	; 0x12
    52ba:	bb 89       	ldd	r27, Y+19	; 0x13
    52bc:	8c 87       	std	Y+12, r24	; 0x0c
    52be:	9d 87       	std	Y+13, r25	; 0x0d
    52c0:	ae 87       	std	Y+14, r26	; 0x0e
    52c2:	bf 87       	std	Y+15, r27	; 0x0f
                    // If there is no period set, don't wakeup periodically
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
    52c4:	88 8d       	ldd	r24, Y+24	; 0x18
    52c6:	99 8d       	ldd	r25, Y+25	; 0x19
    52c8:	aa 8d       	ldd	r26, Y+26	; 0x1a
    52ca:	bb 8d       	ldd	r27, Y+27	; 0x1b
    52cc:	89 2b       	or	r24, r25
    52ce:	8a 2b       	or	r24, r26
    52d0:	8b 2b       	or	r24, r27
    52d2:	21 f4       	brne	.+8      	; 0x52dc <_nrk_scheduler+0x40c>
    52d4:	cc 86       	std	Y+12, r12	; 0x0c
    52d6:	dd 86       	std	Y+13, r13	; 0x0d
    52d8:	ee 86       	std	Y+14, r14	; 0x0e
    52da:	ff 86       	std	Y+15, r15	; 0x0f
		    nrk_add_to_readyQ(task_ID);
    52dc:	83 2d       	mov	r24, r3
    52de:	0e 94 83 21 	call	0x4306	; 0x4306 <nrk_add_to_readyQ>
    52e2:	26 c0       	rjmp	.+76     	; 0x5330 <_nrk_scheduler+0x460>
                }
                else
                {
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
    52e4:	4c 8d       	ldd	r20, Y+28	; 0x1c
    52e6:	5d 8d       	ldd	r21, Y+29	; 0x1d
    52e8:	6e 8d       	ldd	r22, Y+30	; 0x1e
    52ea:	7f 8d       	ldd	r23, Y+31	; 0x1f
    52ec:	4c 8b       	std	Y+20, r20	; 0x14
    52ee:	5d 8b       	std	Y+21, r21	; 0x15
    52f0:	6e 8b       	std	Y+22, r22	; 0x16
    52f2:	7f 8b       	std	Y+23, r23	; 0x17
                    //nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
                    //nrk_task_TCB[task_ID].num_periods--;
                    nrk_task_TCB[task_ID].next_wakeup = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
    52f4:	48 8c       	ldd	r4, Y+24	; 0x18
    52f6:	59 8c       	ldd	r5, Y+25	; 0x19
    52f8:	6a 8c       	ldd	r6, Y+26	; 0x1a
    52fa:	7b 8c       	ldd	r7, Y+27	; 0x1b
    52fc:	11 97       	sbiw	r26, 0x01	; 1
    52fe:	a3 01       	movw	r20, r6
    5300:	92 01       	movw	r18, r4
    5302:	0e 94 b0 31 	call	0x6360	; 0x6360 <__muluhisi3>
    5306:	6c 87       	std	Y+12, r22	; 0x0c
    5308:	7d 87       	std	Y+13, r23	; 0x0d
    530a:	8e 87       	std	Y+14, r24	; 0x0e
    530c:	9f 87       	std	Y+15, r25	; 0x0f
                    nrk_task_TCB[task_ID].next_period = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
    530e:	68 8b       	std	Y+16, r22	; 0x10
    5310:	79 8b       	std	Y+17, r23	; 0x11
    5312:	8a 8b       	std	Y+18, r24	; 0x12
    5314:	9b 8b       	std	Y+19, r25	; 0x13
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
    5316:	45 28       	or	r4, r5
    5318:	46 28       	or	r4, r6
    531a:	47 28       	or	r4, r7
    531c:	21 f4       	brne	.+8      	; 0x5326 <_nrk_scheduler+0x456>
    531e:	cc 86       	std	Y+12, r12	; 0x0c
    5320:	dd 86       	std	Y+13, r13	; 0x0d
    5322:	ee 86       	std	Y+14, r14	; 0x0e
    5324:	ff 86       	std	Y+15, r15	; 0x0f
                    nrk_task_TCB[task_ID].num_periods=1;
    5326:	66 24       	eor	r6, r6
    5328:	63 94       	inc	r6
    532a:	71 2c       	mov	r7, r1
    532c:	79 a2       	std	Y+33, r7	; 0x21
    532e:	68 a2       	std	Y+32, r6	; 0x20
                    //			printf( "np = %d\r\n",nrk_task_TCB[task_ID].next_wakeup);
                    //			nrk_task_TCB[task_ID].num_periods=1;
                }
            }

            if(nrk_task_TCB[task_ID].next_wakeup!=0 &&
    5330:	8c 85       	ldd	r24, Y+12	; 0x0c
    5332:	9d 85       	ldd	r25, Y+13	; 0x0d
    5334:	ae 85       	ldd	r26, Y+14	; 0x0e
    5336:	bf 85       	ldd	r27, Y+15	; 0x0f
    5338:	00 97       	sbiw	r24, 0x00	; 0
    533a:	a1 05       	cpc	r26, r1
    533c:	b1 05       	cpc	r27, r1
    533e:	49 f0       	breq	.+18     	; 0x5352 <_nrk_scheduler+0x482>
                    nrk_task_TCB[task_ID].next_wakeup<next_wake )
    5340:	a8 01       	movw	r20, r16
    5342:	60 e0       	ldi	r22, 0x00	; 0
    5344:	70 e0       	ldi	r23, 0x00	; 0
                    //			printf( "np = %d\r\n",nrk_task_TCB[task_ID].next_wakeup);
                    //			nrk_task_TCB[task_ID].num_periods=1;
                }
            }

            if(nrk_task_TCB[task_ID].next_wakeup!=0 &&
    5346:	84 17       	cp	r24, r20
    5348:	95 07       	cpc	r25, r21
    534a:	a6 07       	cpc	r26, r22
    534c:	b7 07       	cpc	r27, r23
    534e:	08 f4       	brcc	.+2      	; 0x5352 <_nrk_scheduler+0x482>
                    nrk_task_TCB[task_ID].next_wakeup<next_wake )
            {
                // Find closest next_wake task
                next_wake=nrk_task_TCB[task_ID].next_wakeup;
    5350:	8c 01       	movw	r16, r24
    5352:	33 94       	inc	r3
    5354:	ab 96       	adiw	r28, 0x2b	; 43

    // Check I/O nrk_queues to add tasks with remaining cpu back...

    // Add eligable tasks back to the ready Queue
    // At the same time find the next earliest wakeup
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++)
    5356:	84 e0       	ldi	r24, 0x04	; 4
    5358:	78 2e       	mov	r7, r24
    535a:	37 10       	cpse	r3, r7
    535c:	0f cf       	rjmp	.-482    	; 0x517c <_nrk_scheduler+0x2ac>
        }
    }


#ifdef NRK_STATS_TRACKER
    _nrk_stats_task_start(nrk_cur_task_TCB->task_ID);
    535e:	e0 91 00 0b 	lds	r30, 0x0B00
    5362:	f0 91 01 0b 	lds	r31, 0x0B01
    5366:	80 85       	ldd	r24, Z+8	; 0x08
    5368:	0e 94 8c 18 	call	0x3118	; 0x3118 <_nrk_stats_task_start>
#endif
    task_ID = nrk_get_high_ready_task_ID();
    536c:	0e 94 72 21 	call	0x42e4	; 0x42e4 <nrk_get_high_ready_task_ID>
    5370:	c8 2f       	mov	r28, r24
    nrk_high_ready_prio = nrk_task_TCB[task_ID].task_prio;
    5372:	2b e2       	ldi	r18, 0x2B	; 43
    5374:	82 02       	muls	r24, r18
    5376:	f0 01       	movw	r30, r0
    5378:	11 24       	eor	r1, r1
    537a:	e2 5c       	subi	r30, 0xC2	; 194
    537c:	f5 4f       	sbci	r31, 0xF5	; 245
    537e:	22 85       	ldd	r18, Z+10	; 0x0a
    5380:	20 93 02 0b 	sts	0x0B02, r18
    nrk_high_ready_TCB = &nrk_task_TCB[task_ID];
    5384:	f0 93 f2 0a 	sts	0x0AF2, r31
    5388:	e0 93 f1 0a 	sts	0x0AF1, r30
    // task_ID holds the highest priority READY task ID
    // So nrk_task_TCB[task_ID].cpu_remaining holds the READY task's end time

    // Now we pick the next wakeup (either the end of the current task, or the possible resume
    // of a suspended task)
    if(task_ID!=NRK_IDLE_TASK_ID)
    538c:	88 23       	and	r24, r24
    538e:	d9 f0       	breq	.+54     	; 0x53c6 <_nrk_scheduler+0x4f6>
    {
        // You are a non-Idle Task
        if(nrk_task_TCB[task_ID].cpu_reserve!=0 && nrk_task_TCB[task_ID].cpu_remaining<MAX_SCHED_WAKEUP_TIME)
    5390:	85 a1       	ldd	r24, Z+37	; 0x25
    5392:	96 a1       	ldd	r25, Z+38	; 0x26
    5394:	a7 a1       	ldd	r26, Z+39	; 0x27
    5396:	b0 a5       	ldd	r27, Z+40	; 0x28
    5398:	89 2b       	or	r24, r25
    539a:	8a 2b       	or	r24, r26
    539c:	8b 2b       	or	r24, r27
    539e:	99 f0       	breq	.+38     	; 0x53c6 <_nrk_scheduler+0x4f6>
    53a0:	85 8d       	ldd	r24, Z+29	; 0x1d
    53a2:	96 8d       	ldd	r25, Z+30	; 0x1e
    53a4:	a7 8d       	ldd	r26, Z+31	; 0x1f
    53a6:	b0 a1       	ldd	r27, Z+32	; 0x20
    53a8:	8a 3f       	cpi	r24, 0xFA	; 250
    53aa:	91 05       	cpc	r25, r1
    53ac:	a1 05       	cpc	r26, r1
    53ae:	b1 05       	cpc	r27, r1
    53b0:	50 f4       	brcc	.+20     	; 0x53c6 <_nrk_scheduler+0x4f6>
        {
            if(next_wake>nrk_task_TCB[task_ID].cpu_remaining)
    53b2:	a8 01       	movw	r20, r16
    53b4:	60 e0       	ldi	r22, 0x00	; 0
    53b6:	70 e0       	ldi	r23, 0x00	; 0
    53b8:	84 17       	cp	r24, r20
    53ba:	95 07       	cpc	r25, r21
    53bc:	a6 07       	cpc	r26, r22
    53be:	b7 07       	cpc	r27, r23
    53c0:	10 f4       	brcc	.+4      	; 0x53c6 <_nrk_scheduler+0x4f6>
                next_wake=nrk_task_TCB[task_ID].cpu_remaining;
    53c2:	8c 01       	movw	r16, r24
    53c4:	05 c0       	rjmp	.+10     	; 0x53d0 <_nrk_scheduler+0x500>
    }*/


//  If we disable power down, we still need to wakeup before the overflow
#ifdef NRK_NO_POWER_DOWN
    if(next_wake>MAX_SCHED_WAKEUP_TIME)  next_wake=MAX_SCHED_WAKEUP_TIME;
    53c6:	0b 3f       	cpi	r16, 0xFB	; 251
    53c8:	11 05       	cpc	r17, r1
    53ca:	10 f0       	brcs	.+4      	; 0x53d0 <_nrk_scheduler+0x500>
    53cc:	0a ef       	ldi	r16, 0xFA	; 250
    53ce:	10 e0       	ldi	r17, 0x00	; 0
#endif
    //printf( "nw = %d %d %d\r\n",task_ID,_nrk_cpu_state,next_wake);
    nrk_cur_task_prio = nrk_high_ready_prio;
    53d0:	20 93 f3 0a 	sts	0x0AF3, r18
    nrk_cur_task_TCB  = nrk_high_ready_TCB;
    53d4:	f0 93 01 0b 	sts	0x0B01, r31
    53d8:	e0 93 00 0b 	sts	0x0B00, r30
        nrk_kprintf( PSTR( "KERNEL TEST: BAD TCB!\r\n" ));
    }
#endif
    //printf( "n %u %u %u %u\r\n",task_ID, _nrk_prev_timer_val, next_wake,_nrk_os_timer_get());

    _nrk_prev_timer_val=next_wake;
    53dc:	00 93 f3 08 	sts	0x08F3, r16

    // Maybe the signals are triggering this problem?
    if((_nrk_os_timer_get()+1)>=next_wake)  // just bigger then, or equal?
    53e0:	0e 94 b5 2c 	call	0x596a	; 0x596a <_nrk_os_timer_get>
    53e4:	28 2f       	mov	r18, r24
    53e6:	30 e0       	ldi	r19, 0x00	; 0
    53e8:	2f 5f       	subi	r18, 0xFF	; 255
    53ea:	3f 4f       	sbci	r19, 0xFF	; 255
    53ec:	20 17       	cp	r18, r16
    53ee:	31 07       	cpc	r19, r17
    53f0:	40 f0       	brcs	.+16     	; 0x5402 <_nrk_scheduler+0x532>
        if(!(task_ID==NRK_IDLE_TASK_ID && _nrk_cpu_state==CPU_SLEEP))
            nrk_kernel_error_add(NRK_WAKEUP_MISSED,task_ID);
#endif
        // This is bad news, but keeps things running
        // +2 just in case we are on the edge of the last tick
        next_wake=_nrk_os_timer_get()+2;
    53f2:	0e 94 b5 2c 	call	0x596a	; 0x596a <_nrk_os_timer_get>
    53f6:	08 2f       	mov	r16, r24
    53f8:	10 e0       	ldi	r17, 0x00	; 0
    53fa:	0e 5f       	subi	r16, 0xFE	; 254
    53fc:	1f 4f       	sbci	r17, 0xFF	; 255
        _nrk_prev_timer_val=next_wake;
    53fe:	00 93 f3 08 	sts	0x08F3, r16
    }

    if(task_ID!=NRK_IDLE_TASK_ID) _nrk_cpu_state=CPU_ACTIVE;
    5402:	c1 11       	cpse	r28, r1
    5404:	10 92 f4 0a 	sts	0x0AF4, r1

    _nrk_set_next_wakeup(next_wake);
    5408:	80 2f       	mov	r24, r16
    540a:	0e 94 53 2c 	call	0x58a6	; 0x58a6 <_nrk_set_next_wakeup>

#ifndef NRK_NO_BOUNDED_CONTEXT_SWAP
    // Bound Context Swap to 100us
    nrk_high_speed_timer_wait(start_time_stamp,CONTEXT_SWAP_TIME_BOUND);
#endif
    nrk_stack_pointer_restore();
    540e:	0e 94 d8 2f 	call	0x5fb0	; 0x5fb0 <nrk_stack_pointer_restore>
    //nrk_int_enable();
    nrk_start_high_ready_task();

}
    5412:	df 91       	pop	r29
    5414:	cf 91       	pop	r28
    5416:	1f 91       	pop	r17
    5418:	0f 91       	pop	r16
    541a:	ff 90       	pop	r15
    541c:	ef 90       	pop	r14
    541e:	df 90       	pop	r13
    5420:	cf 90       	pop	r12
    5422:	bf 90       	pop	r11
    5424:	af 90       	pop	r10
    5426:	9f 90       	pop	r9
    5428:	8f 90       	pop	r8
    542a:	7f 90       	pop	r7
    542c:	6f 90       	pop	r6
    542e:	5f 90       	pop	r5
    5430:	4f 90       	pop	r4
    5432:	3f 90       	pop	r3
    5434:	2f 90       	pop	r2
    // Bound Context Swap to 100us
    nrk_high_speed_timer_wait(start_time_stamp,CONTEXT_SWAP_TIME_BOUND);
#endif
    nrk_stack_pointer_restore();
    //nrk_int_enable();
    nrk_start_high_ready_task();
    5436:	0c 94 e3 2f 	jmp	0x5fc6	; 0x5fc6 <nrk_start_high_ready_task>

0000543a <_nrk_sw_wdt_check>:
    543a:	3f 92       	push	r3
    543c:	4f 92       	push	r4
    543e:	5f 92       	push	r5
    5440:	6f 92       	push	r6
    5442:	7f 92       	push	r7
    5444:	8f 92       	push	r8
    5446:	9f 92       	push	r9
    5448:	af 92       	push	r10
    544a:	bf 92       	push	r11
    544c:	cf 92       	push	r12
    544e:	df 92       	push	r13
    5450:	ef 92       	push	r14
    5452:	ff 92       	push	r15
    5454:	0f 93       	push	r16
    5456:	1f 93       	push	r17
    5458:	cf 93       	push	r28
    545a:	df 93       	push	r29
    545c:	cd b7       	in	r28, 0x3d	; 61
    545e:	de b7       	in	r29, 0x3e	; 62
    5460:	60 97       	sbiw	r28, 0x10	; 16
    5462:	0f b6       	in	r0, 0x3f	; 63
    5464:	f8 94       	cli
    5466:	de bf       	out	0x3e, r29	; 62
    5468:	0f be       	out	0x3f, r0	; 63
    546a:	cd bf       	out	0x3d, r28	; 61
    546c:	ce 01       	movw	r24, r28
    546e:	09 96       	adiw	r24, 0x09	; 9
    5470:	0e 94 c4 24 	call	0x4988	; 0x4988 <nrk_time_get>
    5474:	83 e0       	ldi	r24, 0x03	; 3
    5476:	48 2e       	mov	r4, r24
    5478:	8b e0       	ldi	r24, 0x0B	; 11
    547a:	58 2e       	mov	r5, r24
    547c:	61 2c       	mov	r6, r1
    547e:	71 2c       	mov	r7, r1
    5480:	93 e1       	ldi	r25, 0x13	; 19
    5482:	39 2e       	mov	r3, r25
    5484:	d2 01       	movw	r26, r4
    5486:	12 96       	adiw	r26, 0x02	; 2
    5488:	8c 91       	ld	r24, X
    548a:	81 30       	cpi	r24, 0x01	; 1
    548c:	51 f5       	brne	.+84     	; 0x54e2 <_nrk_sw_wdt_check+0xa8>
    548e:	36 9c       	mul	r3, r6
    5490:	f0 01       	movw	r30, r0
    5492:	37 9c       	mul	r3, r7
    5494:	f0 0d       	add	r31, r0
    5496:	11 24       	eor	r1, r1
    5498:	e2 5f       	subi	r30, 0xF2	; 242
    549a:	f4 4f       	sbci	r31, 0xF4	; 244
    549c:	89 84       	ldd	r8, Y+9	; 0x09
    549e:	9a 84       	ldd	r9, Y+10	; 0x0a
    54a0:	ab 84       	ldd	r10, Y+11	; 0x0b
    54a2:	bc 84       	ldd	r11, Y+12	; 0x0c
    54a4:	cd 84       	ldd	r12, Y+13	; 0x0d
    54a6:	de 84       	ldd	r13, Y+14	; 0x0e
    54a8:	ef 84       	ldd	r14, Y+15	; 0x0f
    54aa:	f8 88       	ldd	r15, Y+16	; 0x10
    54ac:	00 81       	ld	r16, Z
    54ae:	11 81       	ldd	r17, Z+1	; 0x01
    54b0:	22 81       	ldd	r18, Z+2	; 0x02
    54b2:	33 81       	ldd	r19, Z+3	; 0x03
    54b4:	44 81       	ldd	r20, Z+4	; 0x04
    54b6:	55 81       	ldd	r21, Z+5	; 0x05
    54b8:	66 81       	ldd	r22, Z+6	; 0x06
    54ba:	77 81       	ldd	r23, Z+7	; 0x07
    54bc:	ce 01       	movw	r24, r28
    54be:	01 96       	adiw	r24, 0x01	; 1
    54c0:	0e 94 21 25 	call	0x4a42	; 0x4a42 <nrk_time_sub>
    54c4:	8f 3f       	cpi	r24, 0xFF	; 255
    54c6:	69 f4       	brne	.+26     	; 0x54e2 <_nrk_sw_wdt_check+0xa8>
    54c8:	66 2d       	mov	r22, r6
    54ca:	85 e1       	ldi	r24, 0x15	; 21
    54cc:	0e 94 c8 1c 	call	0x3990	; 0x3990 <nrk_kernel_error_add>
    54d0:	d2 01       	movw	r26, r4
    54d2:	ed 91       	ld	r30, X+
    54d4:	fc 91       	ld	r31, X
    54d6:	30 97       	sbiw	r30, 0x00	; 0
    54d8:	19 f4       	brne	.+6      	; 0x54e0 <_nrk_sw_wdt_check+0xa6>
    54da:	0e 94 46 16 	call	0x2c8c	; 0x2c8c <nrk_halt>
    54de:	01 c0       	rjmp	.+2      	; 0x54e2 <_nrk_sw_wdt_check+0xa8>
    54e0:	09 95       	icall
    54e2:	bf ef       	ldi	r27, 0xFF	; 255
    54e4:	6b 1a       	sub	r6, r27
    54e6:	7b 0a       	sbc	r7, r27
    54e8:	e3 e1       	ldi	r30, 0x13	; 19
    54ea:	4e 0e       	add	r4, r30
    54ec:	51 1c       	adc	r5, r1
    54ee:	f3 e0       	ldi	r31, 0x03	; 3
    54f0:	6f 16       	cp	r6, r31
    54f2:	71 04       	cpc	r7, r1
    54f4:	39 f6       	brne	.-114    	; 0x5484 <_nrk_sw_wdt_check+0x4a>
    54f6:	60 96       	adiw	r28, 0x10	; 16
    54f8:	0f b6       	in	r0, 0x3f	; 63
    54fa:	f8 94       	cli
    54fc:	de bf       	out	0x3e, r29	; 62
    54fe:	0f be       	out	0x3f, r0	; 63
    5500:	cd bf       	out	0x3d, r28	; 61
    5502:	df 91       	pop	r29
    5504:	cf 91       	pop	r28
    5506:	1f 91       	pop	r17
    5508:	0f 91       	pop	r16
    550a:	ff 90       	pop	r15
    550c:	ef 90       	pop	r14
    550e:	df 90       	pop	r13
    5510:	cf 90       	pop	r12
    5512:	bf 90       	pop	r11
    5514:	af 90       	pop	r10
    5516:	9f 90       	pop	r9
    5518:	8f 90       	pop	r8
    551a:	7f 90       	pop	r7
    551c:	6f 90       	pop	r6
    551e:	5f 90       	pop	r5
    5520:	4f 90       	pop	r4
    5522:	3f 90       	pop	r3
    5524:	08 95       	ret

00005526 <_nrk_sw_wdt_init>:

void _nrk_sw_wdt_init()
{
    uint8_t i;
    for(i=0; i<NRK_MAX_SW_WDT; i++ )
        sw_wdts[i].active=0;
    5526:	e3 e0       	ldi	r30, 0x03	; 3
    5528:	fb e0       	ldi	r31, 0x0B	; 11
    552a:	12 82       	std	Z+2, r1	; 0x02
    552c:	15 8a       	std	Z+21, r1	; 0x15
    552e:	10 a6       	std	Z+40, r1	; 0x28
    5530:	08 95       	ret

00005532 <nrk_sw_wdt_init>:
}

int8_t nrk_sw_wdt_init(uint8_t id, nrk_time_t *period, void *func)
{
    5532:	cf 93       	push	r28
    5534:	df 93       	push	r29
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    5536:	83 30       	cpi	r24, 0x03	; 3
    5538:	e0 f4       	brcc	.+56     	; 0x5572 <nrk_sw_wdt_init+0x40>
    sw_wdts[id].error_func=func;
    553a:	93 e1       	ldi	r25, 0x13	; 19
    553c:	89 9f       	mul	r24, r25
    553e:	f0 01       	movw	r30, r0
    5540:	11 24       	eor	r1, r1
    5542:	ed 5f       	subi	r30, 0xFD	; 253
    5544:	f4 4f       	sbci	r31, 0xF4	; 244
    5546:	51 83       	std	Z+1, r21	; 0x01
    5548:	40 83       	st	Z, r20
    sw_wdts[id].period.secs=period->secs;
    554a:	eb 01       	movw	r28, r22
    554c:	88 81       	ld	r24, Y
    554e:	99 81       	ldd	r25, Y+1	; 0x01
    5550:	aa 81       	ldd	r26, Y+2	; 0x02
    5552:	bb 81       	ldd	r27, Y+3	; 0x03
    5554:	83 83       	std	Z+3, r24	; 0x03
    5556:	94 83       	std	Z+4, r25	; 0x04
    5558:	a5 83       	std	Z+5, r26	; 0x05
    555a:	b6 83       	std	Z+6, r27	; 0x06
    sw_wdts[id].period.nano_secs=period->nano_secs;
    555c:	8c 81       	ldd	r24, Y+4	; 0x04
    555e:	9d 81       	ldd	r25, Y+5	; 0x05
    5560:	ae 81       	ldd	r26, Y+6	; 0x06
    5562:	bf 81       	ldd	r27, Y+7	; 0x07
    5564:	87 83       	std	Z+7, r24	; 0x07
    5566:	90 87       	std	Z+8, r25	; 0x08
    5568:	a1 87       	std	Z+9, r26	; 0x09
    556a:	b2 87       	std	Z+10, r27	; 0x0a
    sw_wdts[id].active=0;
    556c:	12 82       	std	Z+2, r1	; 0x02
    return NRK_OK;
    556e:	81 e0       	ldi	r24, 0x01	; 1
    5570:	01 c0       	rjmp	.+2      	; 0x5574 <nrk_sw_wdt_init+0x42>
        sw_wdts[i].active=0;
}

int8_t nrk_sw_wdt_init(uint8_t id, nrk_time_t *period, void *func)
{
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    5572:	8f ef       	ldi	r24, 0xFF	; 255
    sw_wdts[id].error_func=func;
    sw_wdts[id].period.secs=period->secs;
    sw_wdts[id].period.nano_secs=period->nano_secs;
    sw_wdts[id].active=0;
    return NRK_OK;
}
    5574:	df 91       	pop	r29
    5576:	cf 91       	pop	r28
    5578:	08 95       	ret

0000557a <nrk_sw_wdt_update>:

int8_t nrk_sw_wdt_update(uint8_t id)
{
    557a:	cf 92       	push	r12
    557c:	df 92       	push	r13
    557e:	ef 92       	push	r14
    5580:	ff 92       	push	r15
    5582:	0f 93       	push	r16
    5584:	1f 93       	push	r17
    5586:	cf 93       	push	r28
    5588:	df 93       	push	r29
    558a:	cd b7       	in	r28, 0x3d	; 61
    558c:	de b7       	in	r29, 0x3e	; 62
    558e:	28 97       	sbiw	r28, 0x08	; 8
    5590:	0f b6       	in	r0, 0x3f	; 63
    5592:	f8 94       	cli
    5594:	de bf       	out	0x3e, r29	; 62
    5596:	0f be       	out	0x3f, r0	; 63
    5598:	cd bf       	out	0x3d, r28	; 61
    nrk_time_t now;
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    559a:	83 30       	cpi	r24, 0x03	; 3
    559c:	a8 f5       	brcc	.+106    	; 0x5608 <nrk_sw_wdt_update+0x8e>
    559e:	18 2f       	mov	r17, r24
    nrk_time_get(&now);
    55a0:	ce 01       	movw	r24, r28
    55a2:	01 96       	adiw	r24, 0x01	; 1
    55a4:	0e 94 c4 24 	call	0x4988	; 0x4988 <nrk_time_get>
    sw_wdts[id].next_period.secs=now.secs+sw_wdts[id].period.secs;
    55a8:	23 e1       	ldi	r18, 0x13	; 19
    55aa:	12 9f       	mul	r17, r18
    55ac:	c0 01       	movw	r24, r0
    55ae:	11 24       	eor	r1, r1
    55b0:	8c 01       	movw	r16, r24
    55b2:	0d 5f       	subi	r16, 0xFD	; 253
    55b4:	14 4f       	sbci	r17, 0xF4	; 244
    55b6:	f8 01       	movw	r30, r16
    55b8:	c3 80       	ldd	r12, Z+3	; 0x03
    55ba:	d4 80       	ldd	r13, Z+4	; 0x04
    55bc:	e5 80       	ldd	r14, Z+5	; 0x05
    55be:	f6 80       	ldd	r15, Z+6	; 0x06
    55c0:	49 81       	ldd	r20, Y+1	; 0x01
    55c2:	5a 81       	ldd	r21, Y+2	; 0x02
    55c4:	6b 81       	ldd	r22, Y+3	; 0x03
    55c6:	7c 81       	ldd	r23, Y+4	; 0x04
    55c8:	4c 0d       	add	r20, r12
    55ca:	5d 1d       	adc	r21, r13
    55cc:	6e 1d       	adc	r22, r14
    55ce:	7f 1d       	adc	r23, r15
    55d0:	43 87       	std	Z+11, r20	; 0x0b
    55d2:	54 87       	std	Z+12, r21	; 0x0c
    55d4:	65 87       	std	Z+13, r22	; 0x0d
    55d6:	76 87       	std	Z+14, r23	; 0x0e
    sw_wdts[id].next_period.nano_secs=now.nano_secs+sw_wdts[id].period.nano_secs;
    55d8:	c7 80       	ldd	r12, Z+7	; 0x07
    55da:	d0 84       	ldd	r13, Z+8	; 0x08
    55dc:	e1 84       	ldd	r14, Z+9	; 0x09
    55de:	f2 84       	ldd	r15, Z+10	; 0x0a
    55e0:	4d 81       	ldd	r20, Y+5	; 0x05
    55e2:	5e 81       	ldd	r21, Y+6	; 0x06
    55e4:	6f 81       	ldd	r22, Y+7	; 0x07
    55e6:	78 85       	ldd	r23, Y+8	; 0x08
    55e8:	4c 0d       	add	r20, r12
    55ea:	5d 1d       	adc	r21, r13
    55ec:	6e 1d       	adc	r22, r14
    55ee:	7f 1d       	adc	r23, r15
    55f0:	47 87       	std	Z+15, r20	; 0x0f
    55f2:	50 8b       	std	Z+16, r21	; 0x10
    55f4:	61 8b       	std	Z+17, r22	; 0x11
    55f6:	72 8b       	std	Z+18, r23	; 0x12
    nrk_time_compact_nanos(&(sw_wdts[id].next_period));
    55f8:	82 5f       	subi	r24, 0xF2	; 242
    55fa:	94 4f       	sbci	r25, 0xF4	; 244
    55fc:	0e 94 ad 25 	call	0x4b5a	; 0x4b5a <nrk_time_compact_nanos>
    sw_wdts[id].active=1;
    5600:	81 e0       	ldi	r24, 0x01	; 1
    5602:	f8 01       	movw	r30, r16
    5604:	82 83       	std	Z+2, r24	; 0x02
    return NRK_OK;
    5606:	01 c0       	rjmp	.+2      	; 0x560a <nrk_sw_wdt_update+0x90>
}

int8_t nrk_sw_wdt_update(uint8_t id)
{
    nrk_time_t now;
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    5608:	8f ef       	ldi	r24, 0xFF	; 255
    sw_wdts[id].next_period.secs=now.secs+sw_wdts[id].period.secs;
    sw_wdts[id].next_period.nano_secs=now.nano_secs+sw_wdts[id].period.nano_secs;
    nrk_time_compact_nanos(&(sw_wdts[id].next_period));
    sw_wdts[id].active=1;
    return NRK_OK;
}
    560a:	28 96       	adiw	r28, 0x08	; 8
    560c:	0f b6       	in	r0, 0x3f	; 63
    560e:	f8 94       	cli
    5610:	de bf       	out	0x3e, r29	; 62
    5612:	0f be       	out	0x3f, r0	; 63
    5614:	cd bf       	out	0x3d, r28	; 61
    5616:	df 91       	pop	r29
    5618:	cf 91       	pop	r28
    561a:	1f 91       	pop	r17
    561c:	0f 91       	pop	r16
    561e:	ff 90       	pop	r15
    5620:	ef 90       	pop	r14
    5622:	df 90       	pop	r13
    5624:	cf 90       	pop	r12
    5626:	08 95       	ret

00005628 <nrk_sw_wdt_start>:

int8_t nrk_sw_wdt_start(uint8_t id)
{
    5628:	1f 93       	push	r17
    562a:	cf 93       	push	r28
    562c:	df 93       	push	r29
    562e:	cd b7       	in	r28, 0x3d	; 61
    5630:	de b7       	in	r29, 0x3e	; 62
    5632:	28 97       	sbiw	r28, 0x08	; 8
    5634:	0f b6       	in	r0, 0x3f	; 63
    5636:	f8 94       	cli
    5638:	de bf       	out	0x3e, r29	; 62
    563a:	0f be       	out	0x3f, r0	; 63
    563c:	cd bf       	out	0x3d, r28	; 61
    nrk_time_t now;
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    563e:	83 30       	cpi	r24, 0x03	; 3
    5640:	70 f5       	brcc	.+92     	; 0x569e <nrk_sw_wdt_start+0x76>
    5642:	18 2f       	mov	r17, r24
    nrk_time_get(&now);
    5644:	ce 01       	movw	r24, r28
    5646:	01 96       	adiw	r24, 0x01	; 1
    5648:	0e 94 c4 24 	call	0x4988	; 0x4988 <nrk_time_get>
    sw_wdts[id].next_period.secs=now.secs+sw_wdts[id].period.secs;
    564c:	83 e1       	ldi	r24, 0x13	; 19
    564e:	18 9f       	mul	r17, r24
    5650:	f0 01       	movw	r30, r0
    5652:	11 24       	eor	r1, r1
    5654:	ed 5f       	subi	r30, 0xFD	; 253
    5656:	f4 4f       	sbci	r31, 0xF4	; 244
    5658:	43 81       	ldd	r20, Z+3	; 0x03
    565a:	54 81       	ldd	r21, Z+4	; 0x04
    565c:	65 81       	ldd	r22, Z+5	; 0x05
    565e:	76 81       	ldd	r23, Z+6	; 0x06
    5660:	89 81       	ldd	r24, Y+1	; 0x01
    5662:	9a 81       	ldd	r25, Y+2	; 0x02
    5664:	ab 81       	ldd	r26, Y+3	; 0x03
    5666:	bc 81       	ldd	r27, Y+4	; 0x04
    5668:	84 0f       	add	r24, r20
    566a:	95 1f       	adc	r25, r21
    566c:	a6 1f       	adc	r26, r22
    566e:	b7 1f       	adc	r27, r23
    5670:	83 87       	std	Z+11, r24	; 0x0b
    5672:	94 87       	std	Z+12, r25	; 0x0c
    5674:	a5 87       	std	Z+13, r26	; 0x0d
    5676:	b6 87       	std	Z+14, r27	; 0x0e
    sw_wdts[id].next_period.nano_secs=now.nano_secs+sw_wdts[id].period.nano_secs;
    5678:	47 81       	ldd	r20, Z+7	; 0x07
    567a:	50 85       	ldd	r21, Z+8	; 0x08
    567c:	61 85       	ldd	r22, Z+9	; 0x09
    567e:	72 85       	ldd	r23, Z+10	; 0x0a
    5680:	8d 81       	ldd	r24, Y+5	; 0x05
    5682:	9e 81       	ldd	r25, Y+6	; 0x06
    5684:	af 81       	ldd	r26, Y+7	; 0x07
    5686:	b8 85       	ldd	r27, Y+8	; 0x08
    5688:	84 0f       	add	r24, r20
    568a:	95 1f       	adc	r25, r21
    568c:	a6 1f       	adc	r26, r22
    568e:	b7 1f       	adc	r27, r23
    5690:	87 87       	std	Z+15, r24	; 0x0f
    5692:	90 8b       	std	Z+16, r25	; 0x10
    5694:	a1 8b       	std	Z+17, r26	; 0x11
    5696:	b2 8b       	std	Z+18, r27	; 0x12
    sw_wdts[id].active=1;
    5698:	81 e0       	ldi	r24, 0x01	; 1
    569a:	82 83       	std	Z+2, r24	; 0x02

    return NRK_OK;
    569c:	01 c0       	rjmp	.+2      	; 0x56a0 <nrk_sw_wdt_start+0x78>
}

int8_t nrk_sw_wdt_start(uint8_t id)
{
    nrk_time_t now;
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    569e:	8f ef       	ldi	r24, 0xFF	; 255
    sw_wdts[id].next_period.secs=now.secs+sw_wdts[id].period.secs;
    sw_wdts[id].next_period.nano_secs=now.nano_secs+sw_wdts[id].period.nano_secs;
    sw_wdts[id].active=1;

    return NRK_OK;
}
    56a0:	28 96       	adiw	r28, 0x08	; 8
    56a2:	0f b6       	in	r0, 0x3f	; 63
    56a4:	f8 94       	cli
    56a6:	de bf       	out	0x3e, r29	; 62
    56a8:	0f be       	out	0x3f, r0	; 63
    56aa:	cd bf       	out	0x3d, r28	; 61
    56ac:	df 91       	pop	r29
    56ae:	cf 91       	pop	r28
    56b0:	1f 91       	pop	r17
    56b2:	08 95       	ret

000056b4 <nrk_sw_wdt_stop>:

int8_t nrk_sw_wdt_stop(uint8_t id)
{
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    56b4:	83 30       	cpi	r24, 0x03	; 3
    56b6:	48 f4       	brcc	.+18     	; 0x56ca <nrk_sw_wdt_stop+0x16>
    sw_wdts[id].active=0;
    56b8:	93 e1       	ldi	r25, 0x13	; 19
    56ba:	89 9f       	mul	r24, r25
    56bc:	f0 01       	movw	r30, r0
    56be:	11 24       	eor	r1, r1
    56c0:	ed 5f       	subi	r30, 0xFD	; 253
    56c2:	f4 4f       	sbci	r31, 0xF4	; 244
    56c4:	12 82       	std	Z+2, r1	; 0x02
    return NRK_OK;
    56c6:	81 e0       	ldi	r24, 0x01	; 1
    56c8:	08 95       	ret
    return NRK_OK;
}

int8_t nrk_sw_wdt_stop(uint8_t id)
{
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    56ca:	8f ef       	ldi	r24, 0xFF	; 255
    sw_wdts[id].active=0;
    return NRK_OK;
}
    56cc:	08 95       	ret

000056ce <nrk_spin_wait_us>:
	...
        NOP();
        NOP();
        NOP();
        NOP();
        NOP();
    } while (--timeout);
    56e6:	01 97       	sbiw	r24, 0x01	; 1
    56e8:	91 f7       	brne	.-28     	; 0x56ce <nrk_spin_wait_us>

}
    56ea:	08 95       	ret

000056ec <_nrk_precision_os_timer_stop>:
  _nrk_time_trigger=0;
}

void _nrk_precision_os_timer_stop()
{
  TCCR5B=0; // no clock
    56ec:	10 92 21 01 	sts	0x0121, r1
    56f0:	08 95       	ret

000056f2 <_nrk_precision_os_timer_start>:

void _nrk_precision_os_timer_start()
{
  // Set timer 5 to count up to the number of timer 5 ticks per OS tick and then reset to 0
  // Whenever you read it, this should indicate the offset into the OS tick
  TCCR5B=BM(WGM52) | BM(CS50);  // clk I/O no prescale, CTC match on OCR5A
    56f2:	89 e0       	ldi	r24, 0x09	; 9
    56f4:	80 93 21 01 	sts	0x0121, r24
  OCR5A=PRECISION_TICKS_PER_TICK;  // Reset to 0 each tick...
    56f8:	8d e8       	ldi	r24, 0x8D	; 141
    56fa:	9c e3       	ldi	r25, 0x3C	; 60
    56fc:	90 93 29 01 	sts	0x0129, r25
    5700:	80 93 28 01 	sts	0x0128, r24
    5704:	08 95       	ret

00005706 <_nrk_precision_os_timer_reset>:
}

void _nrk_precision_os_timer_reset()
{
  //GTCCR |= BM(PSRSYNC);              // reset prescaler
  TCNT5=0;  // 16 bit
    5706:	10 92 25 01 	sts	0x0125, r1
    570a:	10 92 24 01 	sts	0x0124, r1
    570e:	08 95       	ret

00005710 <_nrk_precision_os_timer_get>:
}

inline uint16_t _nrk_precision_os_timer_get()
{
    5710:	cf 93       	push	r28
    5712:	df 93       	push	r29
    5714:	00 d0       	rcall	.+0      	; 0x5716 <_nrk_precision_os_timer_get+0x6>
    5716:	cd b7       	in	r28, 0x3d	; 61
    5718:	de b7       	in	r29, 0x3e	; 62
volatile uint16_t tmp;
  tmp=TCNT5;
    571a:	80 91 24 01 	lds	r24, 0x0124
    571e:	90 91 25 01 	lds	r25, 0x0125
    5722:	9a 83       	std	Y+2, r25	; 0x02
    5724:	89 83       	std	Y+1, r24	; 0x01
  
  return tmp;
    5726:	89 81       	ldd	r24, Y+1	; 0x01
    5728:	9a 81       	ldd	r25, Y+2	; 0x02
}
    572a:	0f 90       	pop	r0
    572c:	0f 90       	pop	r0
    572e:	df 91       	pop	r29
    5730:	cf 91       	pop	r28
    5732:	08 95       	ret

00005734 <_nrk_high_speed_timer_stop>:

void _nrk_high_speed_timer_stop()
{
  TCCR1B=0;  // no clock 
    5734:	10 92 81 00 	sts	0x0081, r1
    5738:	08 95       	ret

0000573a <_nrk_high_speed_timer_start>:
}

void _nrk_high_speed_timer_start()
{
  TCCR1B=BM(CS10);  // clk I/O no prescaler 
    573a:	81 e0       	ldi	r24, 0x01	; 1
    573c:	80 93 81 00 	sts	0x0081, r24
    5740:	08 95       	ret

00005742 <_nrk_high_speed_timer_reset>:

void _nrk_high_speed_timer_reset()
{
//  nrk_int_disable();
  //SFIOR |= BM(PSR321);              // reset prescaler
  GTCCR |= BM(PSRSYNC);              // reset prescaler
    5742:	83 b5       	in	r24, 0x23	; 35
    5744:	81 60       	ori	r24, 0x01	; 1
    5746:	83 bd       	out	0x23, r24	; 35
  TCNT1=0;
    5748:	10 92 85 00 	sts	0x0085, r1
    574c:	10 92 84 00 	sts	0x0084, r1
    5750:	08 95       	ret

00005752 <_nrk_high_speed_timer_get>:
ticks=tmp;
do{}while(_nrk_high_speed_timer_get()<ticks);
}

inline uint16_t _nrk_high_speed_timer_get()
{
    5752:	cf 93       	push	r28
    5754:	df 93       	push	r29
    5756:	00 d0       	rcall	.+0      	; 0x5758 <_nrk_high_speed_timer_get+0x6>
    5758:	cd b7       	in	r28, 0x3d	; 61
    575a:	de b7       	in	r29, 0x3e	; 62
volatile uint16_t tmp;
  //nrk_int_disable();
  tmp=TCNT1;
    575c:	80 91 84 00 	lds	r24, 0x0084
    5760:	90 91 85 00 	lds	r25, 0x0085
    5764:	9a 83       	std	Y+2, r25	; 0x02
    5766:	89 83       	std	Y+1, r24	; 0x01
  //nrk_int_enable();
  return tmp;
    5768:	89 81       	ldd	r24, Y+1	; 0x01
    576a:	9a 81       	ldd	r25, Y+2	; 0x02
}
    576c:	0f 90       	pop	r0
    576e:	0f 90       	pop	r0
    5770:	df 91       	pop	r29
    5772:	cf 91       	pop	r28
    5774:	08 95       	ret

00005776 <nrk_high_speed_timer_wait>:
  This function blocks for n ticks of the high speed timer after the
  start number of ticks.  It will handle the overflow that can occur.
  Do not use this for delays longer than 8ms!
*/
void nrk_high_speed_timer_wait( uint16_t start, uint16_t ticks )
{
    5776:	cf 92       	push	r12
    5778:	df 92       	push	r13
    577a:	ef 92       	push	r14
    577c:	ff 92       	push	r15
    577e:	cf 93       	push	r28
    5780:	df 93       	push	r29
uint32_t tmp;

// Adjust for 16MHz clock
// Copy into tmp to avoid overflow problem
tmp=start*2;
    5782:	ec 01       	movw	r28, r24
    5784:	cc 0f       	add	r28, r28
    5786:	dd 1f       	adc	r29, r29
if(tmp>65400) start=0;
    5788:	c9 37       	cpi	r28, 0x79	; 121
    578a:	8f ef       	ldi	r24, 0xFF	; 255
    578c:	d8 07       	cpc	r29, r24
    578e:	10 f0       	brcs	.+4      	; 0x5794 <nrk_high_speed_timer_wait+0x1e>
    5790:	c0 e0       	ldi	r28, 0x00	; 0
    5792:	d0 e0       	ldi	r29, 0x00	; 0
else start=tmp;
tmp=(uint32_t)start+(uint32_t)ticks;
    5794:	6b 01       	movw	r12, r22
    5796:	e1 2c       	mov	r14, r1
    5798:	f1 2c       	mov	r15, r1
    579a:	cc 0e       	add	r12, r28
    579c:	dd 1e       	adc	r13, r29
    579e:	e1 1c       	adc	r14, r1
    57a0:	f1 1c       	adc	r15, r1
if(tmp>65536) 
    57a2:	81 e0       	ldi	r24, 0x01	; 1
    57a4:	c8 16       	cp	r12, r24
    57a6:	d1 04       	cpc	r13, r1
    57a8:	e8 06       	cpc	r14, r24
    57aa:	f1 04       	cpc	r15, r1
    57ac:	40 f0       	brcs	.+16     	; 0x57be <nrk_high_speed_timer_wait+0x48>
	{
	tmp-=65536;
    57ae:	81 e0       	ldi	r24, 0x01	; 1
    57b0:	e8 1a       	sub	r14, r24
    57b2:	f1 08       	sbc	r15, r1
	do{}while(_nrk_high_speed_timer_get()>start);
    57b4:	0e 94 a9 2b 	call	0x5752	; 0x5752 <_nrk_high_speed_timer_get>
    57b8:	c8 17       	cp	r28, r24
    57ba:	d9 07       	cpc	r29, r25
    57bc:	d8 f3       	brcs	.-10     	; 0x57b4 <nrk_high_speed_timer_wait+0x3e>
	}

ticks=tmp;
do{}while(_nrk_high_speed_timer_get()<ticks);
    57be:	0e 94 a9 2b 	call	0x5752	; 0x5752 <_nrk_high_speed_timer_get>
    57c2:	8c 15       	cp	r24, r12
    57c4:	9d 05       	cpc	r25, r13
    57c6:	d8 f3       	brcs	.-10     	; 0x57be <nrk_high_speed_timer_wait+0x48>
}
    57c8:	df 91       	pop	r29
    57ca:	cf 91       	pop	r28
    57cc:	ff 90       	pop	r15
    57ce:	ef 90       	pop	r14
    57d0:	df 90       	pop	r13
    57d2:	cf 90       	pop	r12
    57d4:	08 95       	ret

000057d6 <_nrk_os_timer_stop>:
  return tmp;
}

inline void _nrk_os_timer_stop()
{
  TCCR2B=0;  // stop timer 
    57d6:	10 92 b1 00 	sts	0x00B1, r1
  TIMSK2 &=  ~BM(OCIE2A) ;
    57da:	e0 e7       	ldi	r30, 0x70	; 112
    57dc:	f0 e0       	ldi	r31, 0x00	; 0
    57de:	80 81       	ld	r24, Z
    57e0:	8d 7f       	andi	r24, 0xFD	; 253
    57e2:	80 83       	st	Z, r24
  //TIMSK2 &=  ~BM(OCIE2B) ;
  TIMSK2 &=  ~BM(TOIE2) ;
    57e4:	80 81       	ld	r24, Z
    57e6:	8e 7f       	andi	r24, 0xFE	; 254
    57e8:	80 83       	st	Z, r24
    57ea:	08 95       	ret

000057ec <_nrk_os_timer_set>:
}

inline void _nrk_os_timer_set(uint8_t v)
{
TCNT2=v;
    57ec:	80 93 b2 00 	sts	0x00B2, r24
    57f0:	08 95       	ret

000057f2 <_nrk_os_timer_start>:
   
inline void _nrk_os_timer_start()
{
  //GTCCR |= BM(PSRASY);              // reset prescaler
  //TCNT2 = 0;                  // reset counter
  TIMSK2 |=   BM(OCIE2A)| BM(TOIE2);// | BM(OCIE2B);//| BM(TICIE1);    // Enable interrupt
    57f2:	e0 e7       	ldi	r30, 0x70	; 112
    57f4:	f0 e0       	ldi	r31, 0x00	; 0
    57f6:	80 81       	ld	r24, Z
    57f8:	83 60       	ori	r24, 0x03	; 3
    57fa:	80 83       	st	Z, r24
  TCCR2B = BM(CS21) | BM(CS20); //|     // reset counter on interrupt, set divider to 128
    57fc:	83 e0       	ldi	r24, 0x03	; 3
    57fe:	80 93 b1 00 	sts	0x00B1, r24
    5802:	08 95       	ret

00005804 <_nrk_os_timer_reset>:
}

inline void _nrk_os_timer_reset()
{

    GTCCR |= BM(PSRASY);              // reset prescaler
    5804:	83 b5       	in	r24, 0x23	; 35
    5806:	82 60       	ori	r24, 0x02	; 2
    5808:	83 bd       	out	0x23, r24	; 35
    TCNT2 = 0;                  // reset counter
    580a:	10 92 b2 00 	sts	0x00B2, r1
    _nrk_time_trigger=0;
    580e:	10 92 ef 06 	sts	0x06EF, r1
    _nrk_prev_timer_val=0;
    5812:	10 92 f3 08 	sts	0x08F3, r1
    5816:	08 95       	ret

00005818 <_nrk_setup_timer>:
    } while (--timeout);

}


void _nrk_setup_timer() {
    5818:	cf 93       	push	r28
    581a:	df 93       	push	r29
  _nrk_prev_timer_val=254;
    581c:	8e ef       	ldi	r24, 0xFE	; 254
    581e:	80 93 f3 08 	sts	0x08F3, r24
 
// Timer 0 Setup as Asynchronous timer running from 32Khz Clock
  ASSR = BM(AS2);
    5822:	80 e2       	ldi	r24, 0x20	; 32
    5824:	80 93 b6 00 	sts	0x00B6, r24
  OCR2A = _nrk_prev_timer_val;
    5828:	80 91 f3 08 	lds	r24, 0x08F3
    582c:	80 93 b3 00 	sts	0x00B3, r24
  //OCR2B = 2;
  TIFR2 =   BM(OCF2A) | BM(TOV2); //| BM(OCF2B2) ;       // Clear interrupt flag
    5830:	83 e0       	ldi	r24, 0x03	; 3
    5832:	87 bb       	out	0x17, r24	; 23
  TCCR2A = BM(WGM21);
    5834:	92 e0       	ldi	r25, 0x02	; 2
    5836:	90 93 b0 00 	sts	0x00B0, r25
  TCCR2B = BM(CS21) | BM(CS20); //|      // reset counter on interrupt, set divider to 128
    583a:	80 93 b1 00 	sts	0x00B1, r24
  GTCCR |= BM(PSRASY);              // reset prescaler
    583e:	93 b5       	in	r25, 0x23	; 35
    5840:	92 60       	ori	r25, 0x02	; 2
    5842:	93 bd       	out	0x23, r25	; 35
   // Clear interrupt flag
  TIFR2 =   BM(OCF2A) | BM(TOV2);    
    5844:	87 bb       	out	0x17, r24	; 23
  // reset counter on interrupt, set divider to 128
  TCCR0A = BM(WGM01) | BM(CS01) | BM(CS00); 
    5846:	84 bd       	out	0x24, r24	; 36
  // reset prescaler
  //GTCCR |= TSM;              
  GTCCR |= BM(PSRASY);              // reset prescaler
    5848:	83 b5       	in	r24, 0x23	; 35
    584a:	82 60       	ori	r24, 0x02	; 2
    584c:	83 bd       	out	0x23, r24	; 35

// Timer 1 High Precision Timer
// No interrupt, prescaler 1, Normal Operation
  TCCR1A=0;  
    584e:	10 92 80 00 	sts	0x0080, r1
  TCCR1B=BM(CS10);  // clk I/O no prescale
    5852:	81 e0       	ldi	r24, 0x01	; 1
    5854:	80 93 81 00 	sts	0x0081, r24
  TCNT1=0;  // 16 bit
    5858:	10 92 85 00 	sts	0x0085, r1
    585c:	10 92 84 00 	sts	0x0084, r1
  GTCCR |= BM(PSRASY);              // reset prescaler
    5860:	83 b5       	in	r24, 0x23	; 35
    5862:	82 60       	ori	r24, 0x02	; 2
    5864:	83 bd       	out	0x23, r24	; 35
  GTCCR |= BM(PSRSYNC);              // reset prescaler
    5866:	83 b5       	in	r24, 0x23	; 35
    5868:	81 60       	ori	r24, 0x01	; 1
    586a:	83 bd       	out	0x23, r24	; 35

// Timer 5 High Precision Time Sync Timer
// No interrupt, prescaler 1, Normal Operation
  TCCR5A=0;
    586c:	10 92 20 01 	sts	0x0120, r1
  //TIFR5=0; // Clear interrupt flags
  //TIMSK5=BM(TOIE5); // Overflow interrupt enable
  TCNT5=0;  // 16 bit
    5870:	c4 e2       	ldi	r28, 0x24	; 36
    5872:	d1 e0       	ldi	r29, 0x01	; 1
    5874:	19 82       	std	Y+1, r1	; 0x01
    5876:	18 82       	st	Y, r1
  GTCCR |= BM(PSRASY);              // reset prescaler
    5878:	83 b5       	in	r24, 0x23	; 35
    587a:	82 60       	ori	r24, 0x02	; 2
    587c:	83 bd       	out	0x23, r24	; 35
  GTCCR |= BM(PSRSYNC);              // reset prescaler
    587e:	83 b5       	in	r24, 0x23	; 35
    5880:	81 60       	ori	r24, 0x01	; 1
    5882:	83 bd       	out	0x23, r24	; 35

  _nrk_os_timer_reset();
    5884:	0e 94 02 2c 	call	0x5804	; 0x5804 <_nrk_os_timer_reset>
}

void _nrk_precision_os_timer_reset()
{
  //GTCCR |= BM(PSRSYNC);              // reset prescaler
  TCNT5=0;  // 16 bit
    5888:	19 82       	std	Y+1, r1	; 0x01
    588a:	18 82       	st	Y, r1
  GTCCR |= BM(PSRASY);              // reset prescaler
  GTCCR |= BM(PSRSYNC);              // reset prescaler

  _nrk_os_timer_reset();
  _nrk_precision_os_timer_reset();
  _nrk_os_timer_start();
    588c:	0e 94 f9 2b 	call	0x57f2	; 0x57f2 <_nrk_os_timer_start>
  _nrk_precision_os_timer_start();
    5890:	0e 94 79 2b 	call	0x56f2	; 0x56f2 <_nrk_precision_os_timer_start>
  _nrk_time_trigger=0;
    5894:	10 92 ef 06 	sts	0x06EF, r1
}
    5898:	df 91       	pop	r29
    589a:	cf 91       	pop	r28
    589c:	08 95       	ret

0000589e <_nrk_get_next_wakeup>:
}


uint8_t _nrk_get_next_wakeup()
{
	return (uint8_t)(OCR2A+1);
    589e:	80 91 b3 00 	lds	r24, 0x00B3
}
    58a2:	8f 5f       	subi	r24, 0xFF	; 255
    58a4:	08 95       	ret

000058a6 <_nrk_set_next_wakeup>:

void _nrk_set_next_wakeup(uint8_t nw)
{
   OCR2A = nw-1;
    58a6:	81 50       	subi	r24, 0x01	; 1
    58a8:	80 93 b3 00 	sts	0x00B3, r24
    58ac:	08 95       	ret

000058ae <nrk_timer_int_stop>:
}

int8_t nrk_timer_int_stop(uint8_t timer )
{
if(timer==NRK_APP_TIMER_0)
    58ae:	81 11       	cpse	r24, r1
    58b0:	02 c0       	rjmp	.+4      	; 0x58b6 <nrk_timer_int_stop+0x8>
	{
	TIMSK3 = 0;
    58b2:	10 92 71 00 	sts	0x0071, r1
	}
return NRK_ERROR;
}
    58b6:	8f ef       	ldi	r24, 0xFF	; 255
    58b8:	08 95       	ret

000058ba <nrk_timer_int_reset>:

int8_t nrk_timer_int_reset(uint8_t timer )
{
if(timer==NRK_APP_TIMER_0)
    58ba:	81 11       	cpse	r24, r1
    58bc:	06 c0       	rjmp	.+12     	; 0x58ca <nrk_timer_int_reset+0x10>
	{
	TCNT3=0;
    58be:	10 92 95 00 	sts	0x0095, r1
    58c2:	10 92 94 00 	sts	0x0094, r1
	return NRK_OK;
    58c6:	81 e0       	ldi	r24, 0x01	; 1
    58c8:	08 95       	ret
	}
return NRK_ERROR;
    58ca:	8f ef       	ldi	r24, 0xFF	; 255
}
    58cc:	08 95       	ret

000058ce <nrk_timer_int_read>:

uint16_t nrk_timer_int_read(uint8_t timer )
{
if(timer==NRK_APP_TIMER_0)
    58ce:	81 11       	cpse	r24, r1
    58d0:	05 c0       	rjmp	.+10     	; 0x58dc <nrk_timer_int_read+0xe>
	{
	return TCNT3;
    58d2:	80 91 94 00 	lds	r24, 0x0094
    58d6:	90 91 95 00 	lds	r25, 0x0095
    58da:	08 95       	ret
	}
return 0;
    58dc:	80 e0       	ldi	r24, 0x00	; 0
    58de:	90 e0       	ldi	r25, 0x00	; 0

}
    58e0:	08 95       	ret

000058e2 <nrk_timer_int_start>:

int8_t  nrk_timer_int_start(uint8_t timer)
{
if(timer==NRK_APP_TIMER_0)
    58e2:	81 11       	cpse	r24, r1
    58e4:	05 c0       	rjmp	.+10     	; 0x58f0 <nrk_timer_int_start+0xe>
	{
		TIMSK3 = BM(OCIE3A);
    58e6:	82 e0       	ldi	r24, 0x02	; 2
    58e8:	80 93 71 00 	sts	0x0071, r24
	return NRK_OK;
    58ec:	81 e0       	ldi	r24, 0x01	; 1
    58ee:	08 95       	ret
	}
return NRK_ERROR;
    58f0:	8f ef       	ldi	r24, 0xFF	; 255
}
    58f2:	08 95       	ret

000058f4 <nrk_timer_int_configure>:

int8_t  nrk_timer_int_configure(uint8_t timer, uint16_t prescaler, uint16_t compare_value, void *callback_func)
{
if(timer==NRK_APP_TIMER_0)
    58f4:	81 11       	cpse	r24, r1
    58f6:	35 c0       	rjmp	.+106    	; 0x5962 <nrk_timer_int_configure+0x6e>
	{
	if(prescaler>0 && prescaler<6 ) app_timer0_prescale=prescaler;
    58f8:	cb 01       	movw	r24, r22
    58fa:	01 97       	sbiw	r24, 0x01	; 1
    58fc:	05 97       	sbiw	r24, 0x05	; 5
    58fe:	10 f4       	brcc	.+4      	; 0x5904 <nrk_timer_int_configure+0x10>
    5900:	60 93 f0 08 	sts	0x08F0, r22
	TCCR3A = 0;  
    5904:	10 92 90 00 	sts	0x0090, r1
	TCCR3B = BM(WGM32);  // Automatic restart on compare, count up
    5908:	88 e0       	ldi	r24, 0x08	; 8
    590a:	80 93 91 00 	sts	0x0091, r24
        OCR3AH = (compare_value >> 8) & 0xFF;	
    590e:	50 93 99 00 	sts	0x0099, r21
  	OCR3AL = (compare_value & 0xFF );
    5912:	40 93 98 00 	sts	0x0098, r20
	app_timer0_callback=callback_func;
    5916:	30 93 dd 05 	sts	0x05DD, r19
    591a:	20 93 dc 05 	sts	0x05DC, r18
	if(app_timer0_prescale==1) TCCR3B |= BM(CS30);  
    591e:	80 91 f0 08 	lds	r24, 0x08F0
    5922:	81 30       	cpi	r24, 0x01	; 1
    5924:	21 f4       	brne	.+8      	; 0x592e <nrk_timer_int_configure+0x3a>
    5926:	80 91 91 00 	lds	r24, 0x0091
    592a:	81 60       	ori	r24, 0x01	; 1
    592c:	11 c0       	rjmp	.+34     	; 0x5950 <nrk_timer_int_configure+0x5c>
	// Divide by 1
	else if(app_timer0_prescale==2) TCCR3B |= BM(CS31); 
    592e:	82 30       	cpi	r24, 0x02	; 2
    5930:	21 f4       	brne	.+8      	; 0x593a <nrk_timer_int_configure+0x46>
    5932:	80 91 91 00 	lds	r24, 0x0091
    5936:	82 60       	ori	r24, 0x02	; 2
    5938:	0b c0       	rjmp	.+22     	; 0x5950 <nrk_timer_int_configure+0x5c>
	// Divide by 8
	else if(app_timer0_prescale==3) TCCR3B |= BM(CS31) | BM(CS30);  
    593a:	83 30       	cpi	r24, 0x03	; 3
    593c:	21 f4       	brne	.+8      	; 0x5946 <nrk_timer_int_configure+0x52>
    593e:	80 91 91 00 	lds	r24, 0x0091
    5942:	83 60       	ori	r24, 0x03	; 3
    5944:	05 c0       	rjmp	.+10     	; 0x5950 <nrk_timer_int_configure+0x5c>
	// Divide by 64
	else if(app_timer0_prescale==4) TCCR3B |= BM(CS32) ;  
    5946:	84 30       	cpi	r24, 0x04	; 4
    5948:	31 f4       	brne	.+12     	; 0x5956 <nrk_timer_int_configure+0x62>
    594a:	80 91 91 00 	lds	r24, 0x0091
    594e:	84 60       	ori	r24, 0x04	; 4
    5950:	80 93 91 00 	sts	0x0091, r24
    5954:	08 c0       	rjmp	.+16     	; 0x5966 <nrk_timer_int_configure+0x72>
	// Divide by 256 
	else if(app_timer0_prescale==5) TCCR3B |= BM(CS32) | BM(CS30);  
    5956:	85 30       	cpi	r24, 0x05	; 5
    5958:	31 f4       	brne	.+12     	; 0x5966 <nrk_timer_int_configure+0x72>
    595a:	80 91 91 00 	lds	r24, 0x0091
    595e:	85 60       	ori	r24, 0x05	; 5
    5960:	f7 cf       	rjmp	.-18     	; 0x5950 <nrk_timer_int_configure+0x5c>
	// Divide by 1024
	return NRK_OK;
	}

return NRK_ERROR;
    5962:	8f ef       	ldi	r24, 0xFF	; 255
    5964:	08 95       	ret
	// Divide by 64
	else if(app_timer0_prescale==4) TCCR3B |= BM(CS32) ;  
	// Divide by 256 
	else if(app_timer0_prescale==5) TCCR3B |= BM(CS32) | BM(CS30);  
	// Divide by 1024
	return NRK_OK;
    5966:	81 e0       	ldi	r24, 0x01	; 1
	}

return NRK_ERROR;
}
    5968:	08 95       	ret

0000596a <_nrk_os_timer_get>:


inline uint8_t _nrk_os_timer_get()
{
  return (volatile uint8_t)TCNT2;
    596a:	80 91 b2 00 	lds	r24, 0x00B2
}
    596e:	08 95       	ret

00005970 <__vector_default>:

//--------------------------------------------------------------------------------------
//  Default ISR 
//--------------------------------------------------------------------------------------
SIGNAL(__vector_default) {
    5970:	1f 92       	push	r1
    5972:	0f 92       	push	r0
    5974:	0f b6       	in	r0, 0x3f	; 63
    5976:	0f 92       	push	r0
    5978:	11 24       	eor	r1, r1
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    597a:	60 e0       	ldi	r22, 0x00	; 0
    597c:	8a e0       	ldi	r24, 0x0A	; 10
    597e:	0e 94 c8 1c 	call	0x3990	; 0x3990 <nrk_kernel_error_add>
	while(1);
    5982:	ff cf       	rjmp	.-2      	; 0x5982 <__vector_default+0x12>

00005984 <__vector_13>:

// This is the SUSPEND for the OS timer Tick
void TIMER2_COMPA_vect( void ) __attribute__ ( ( signal,naked ));
void TIMER2_COMPA_vect(void) {

asm volatile (
    5984:	0f 92       	push	r0
    5986:	0f b6       	in	r0, 0x3f	; 63
    5988:	0f 92       	push	r0
    598a:	1f 92       	push	r1
    598c:	2f 92       	push	r2
    598e:	3f 92       	push	r3
    5990:	4f 92       	push	r4
    5992:	5f 92       	push	r5
    5994:	6f 92       	push	r6
    5996:	7f 92       	push	r7
    5998:	8f 92       	push	r8
    599a:	9f 92       	push	r9
    599c:	af 92       	push	r10
    599e:	bf 92       	push	r11
    59a0:	cf 92       	push	r12
    59a2:	df 92       	push	r13
    59a4:	ef 92       	push	r14
    59a6:	ff 92       	push	r15
    59a8:	0f 93       	push	r16
    59aa:	1f 93       	push	r17
    59ac:	2f 93       	push	r18
    59ae:	3f 93       	push	r19
    59b0:	4f 93       	push	r20
    59b2:	5f 93       	push	r21
    59b4:	6f 93       	push	r22
    59b6:	7f 93       	push	r23
    59b8:	8f 93       	push	r24
    59ba:	9f 93       	push	r25
    59bc:	af 93       	push	r26
    59be:	bf 93       	push	r27
    59c0:	cf 93       	push	r28
    59c2:	df 93       	push	r29
    59c4:	ef 93       	push	r30
    59c6:	ff 93       	push	r31
    59c8:	a0 91 00 0b 	lds	r26, 0x0B00
    59cc:	b0 91 01 0b 	lds	r27, 0x0B01
    59d0:	0d b6       	in	r0, 0x3d	; 61
    59d2:	0d 92       	st	X+, r0
    59d4:	0e b6       	in	r0, 0x3e	; 62
    59d6:	0d 92       	st	X+, r0
    59d8:	1f 92       	push	r1
    59da:	a0 91 5b 08 	lds	r26, 0x085B
    59de:	b0 91 5c 08 	lds	r27, 0x085C
    59e2:	1e 90       	ld	r1, -X
    59e4:	be bf       	out	0x3e, r27	; 62
    59e6:	ad bf       	out	0x3d, r26	; 61
    59e8:	08 95       	ret

000059ea <__vector_32>:
);

}


SIGNAL(TIMER3_COMPA_vect) {
    59ea:	1f 92       	push	r1
    59ec:	0f 92       	push	r0
    59ee:	0f b6       	in	r0, 0x3f	; 63
    59f0:	0f 92       	push	r0
    59f2:	11 24       	eor	r1, r1
    59f4:	0b b6       	in	r0, 0x3b	; 59
    59f6:	0f 92       	push	r0
    59f8:	2f 93       	push	r18
    59fa:	3f 93       	push	r19
    59fc:	4f 93       	push	r20
    59fe:	5f 93       	push	r21
    5a00:	6f 93       	push	r22
    5a02:	7f 93       	push	r23
    5a04:	8f 93       	push	r24
    5a06:	9f 93       	push	r25
    5a08:	af 93       	push	r26
    5a0a:	bf 93       	push	r27
    5a0c:	ef 93       	push	r30
    5a0e:	ff 93       	push	r31
	if(app_timer0_callback!=NULL) app_timer0_callback();
    5a10:	e0 91 dc 05 	lds	r30, 0x05DC
    5a14:	f0 91 dd 05 	lds	r31, 0x05DD
    5a18:	30 97       	sbiw	r30, 0x00	; 0
    5a1a:	11 f0       	breq	.+4      	; 0x5a20 <__vector_32+0x36>
    5a1c:	09 95       	icall
    5a1e:	04 c0       	rjmp	.+8      	; 0x5a28 <__vector_32+0x3e>
	else
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    5a20:	60 e0       	ldi	r22, 0x00	; 0
    5a22:	8a e0       	ldi	r24, 0x0A	; 10
    5a24:	0e 94 c8 1c 	call	0x3990	; 0x3990 <nrk_kernel_error_add>
	return;  	
}
    5a28:	ff 91       	pop	r31
    5a2a:	ef 91       	pop	r30
    5a2c:	bf 91       	pop	r27
    5a2e:	af 91       	pop	r26
    5a30:	9f 91       	pop	r25
    5a32:	8f 91       	pop	r24
    5a34:	7f 91       	pop	r23
    5a36:	6f 91       	pop	r22
    5a38:	5f 91       	pop	r21
    5a3a:	4f 91       	pop	r20
    5a3c:	3f 91       	pop	r19
    5a3e:	2f 91       	pop	r18
    5a40:	0f 90       	pop	r0
    5a42:	0b be       	out	0x3b, r0	; 59
    5a44:	0f 90       	pop	r0
    5a46:	0f be       	out	0x3f, r0	; 63
    5a48:	0f 90       	pop	r0
    5a4a:	1f 90       	pop	r1
    5a4c:	18 95       	reti

00005a4e <SIG_OUTPUT_COMPARE1A>:

//--------------------------------------------------------------------------------------
//  TIMER 1 COMPARE ISR
//--------------------------------------------------------------------------------------
SIGNAL(SIG_OUTPUT_COMPARE1A) {
    5a4e:	1f 92       	push	r1
    5a50:	0f 92       	push	r0
    5a52:	0f b6       	in	r0, 0x3f	; 63
    5a54:	0f 92       	push	r0
    5a56:	11 24       	eor	r1, r1

	return;  	
} 
    5a58:	0f 90       	pop	r0
    5a5a:	0f be       	out	0x3f, r0	; 63
    5a5c:	0f 90       	pop	r0
    5a5e:	1f 90       	pop	r1
    5a60:	18 95       	reti

00005a62 <_nrk_startup_error>:
// Use the timer settings that are normally 0 on reset to detect
// if the OS has reboot by accident


// Check Watchdog timer
if( (MCUSR & (1<<WDRF)) != 0 )
    5a62:	04 b6       	in	r0, 0x34	; 52
    5a64:	03 fe       	sbrs	r0, 3
    5a66:	02 c0       	rjmp	.+4      	; 0x5a6c <_nrk_startup_error+0xa>
	{
	// don't clear wdt
	error|=0x10;
    5a68:	80 e1       	ldi	r24, 0x10	; 16
    5a6a:	01 c0       	rjmp	.+2      	; 0x5a6e <_nrk_startup_error+0xc>
#include <nrk_error.h>

uint8_t _nrk_startup_error()
{
uint8_t error;
error=0;
    5a6c:	80 e0       	ldi	r24, 0x00	; 0
	error|=0x10;
	}


// Check Brown Out 
if( (MCUSR & (1<<BORF)) != 0 )
    5a6e:	04 b6       	in	r0, 0x34	; 52
    5a70:	02 fe       	sbrs	r0, 2
    5a72:	06 c0       	rjmp	.+12     	; 0x5a80 <_nrk_startup_error+0x1e>
	{
	MCUSR &= ~(1<<BORF);	
    5a74:	94 b7       	in	r25, 0x34	; 52
    5a76:	9b 7f       	andi	r25, 0xFB	; 251
    5a78:	94 bf       	out	0x34, r25	; 52
	// Only add brownout if it isn't the first bootup
	if( (MCUSR & (1<<PORF)) == 0 )
    5a7a:	04 b6       	in	r0, 0x34	; 52
    5a7c:	00 fe       	sbrs	r0, 0
		error|=0x04;
    5a7e:	84 60       	ori	r24, 0x04	; 4
	}

// Check External Reset 
if( (MCUSR & (1<<EXTRF)) != 0 )
    5a80:	04 b6       	in	r0, 0x34	; 52
    5a82:	01 fe       	sbrs	r0, 1
    5a84:	05 c0       	rjmp	.+10     	; 0x5a90 <_nrk_startup_error+0x2e>
	{
	MCUSR &= ~(1<<EXTRF);	
    5a86:	94 b7       	in	r25, 0x34	; 52
    5a88:	9d 7f       	andi	r25, 0xFD	; 253
    5a8a:	94 bf       	out	0x34, r25	; 52
	error|=0x02;
    5a8c:	82 60       	ori	r24, 0x02	; 2
    5a8e:	08 95       	ret
	}

// If any of the above errors went off, then the next errors will
// incorrectly be set!  So make sure to bail early!
if(error!=0) return error;
    5a90:	81 11       	cpse	r24, r1
    5a92:	0c c0       	rjmp	.+24     	; 0x5aac <_nrk_startup_error+0x4a>


// Check if normal power up state is set and then clear it
if( (MCUSR & (1<<PORF)) != 0 )
    5a94:	04 b6       	in	r0, 0x34	; 52
    5a96:	00 fe       	sbrs	r0, 0
    5a98:	04 c0       	rjmp	.+8      	; 0x5aa2 <_nrk_startup_error+0x40>
	{
	MCUSR &= ~(1<<PORF);
    5a9a:	94 b7       	in	r25, 0x34	; 52
    5a9c:	9e 7f       	andi	r25, 0xFE	; 254
    5a9e:	94 bf       	out	0x34, r25	; 52
    5aa0:	01 c0       	rjmp	.+2      	; 0x5aa4 <_nrk_startup_error+0x42>
	}
	else {
	error|=0x01;
    5aa2:	81 e0       	ldi	r24, 0x01	; 1
	}

// check uart state 
if((volatile uint8_t)TCCR2A!=0) error|=0x01;
    5aa4:	90 91 b0 00 	lds	r25, 0x00B0
    5aa8:	91 11       	cpse	r25, r1
    5aaa:	81 e0       	ldi	r24, 0x01	; 1

return error;
}
    5aac:	08 95       	ret

00005aae <nrk_ext_int_enable>:
#include <nrk_cfg.h>


int8_t  nrk_ext_int_enable(uint8_t pin )
{
if(pin==NRK_EXT_INT_0) { EIMSK |= BM(INT0); return NRK_OK; }
    5aae:	81 11       	cpse	r24, r1
    5ab0:	02 c0       	rjmp	.+4      	; 0x5ab6 <nrk_ext_int_enable+0x8>
    5ab2:	e8 9a       	sbi	0x1d, 0	; 29
    5ab4:	39 c0       	rjmp	.+114    	; 0x5b28 <nrk_ext_int_enable+0x7a>
if(pin==NRK_EXT_INT_1) { EIMSK |= BM(INT1); return NRK_OK; }
    5ab6:	81 30       	cpi	r24, 0x01	; 1
    5ab8:	11 f4       	brne	.+4      	; 0x5abe <nrk_ext_int_enable+0x10>
    5aba:	e9 9a       	sbi	0x1d, 1	; 29
    5abc:	08 95       	ret
if(pin==NRK_EXT_INT_2) { EIMSK |= BM(INT2); return NRK_OK; }
    5abe:	82 30       	cpi	r24, 0x02	; 2
    5ac0:	11 f4       	brne	.+4      	; 0x5ac6 <nrk_ext_int_enable+0x18>
    5ac2:	ea 9a       	sbi	0x1d, 2	; 29
    5ac4:	31 c0       	rjmp	.+98     	; 0x5b28 <nrk_ext_int_enable+0x7a>
if(pin==NRK_PC_INT_0 ) { PCMSK0 |= BM(PCINT0); return NRK_OK; }
    5ac6:	83 30       	cpi	r24, 0x03	; 3
    5ac8:	21 f4       	brne	.+8      	; 0x5ad2 <nrk_ext_int_enable+0x24>
    5aca:	80 91 6b 00 	lds	r24, 0x006B
    5ace:	81 60       	ori	r24, 0x01	; 1
    5ad0:	29 c0       	rjmp	.+82     	; 0x5b24 <nrk_ext_int_enable+0x76>
if(pin==NRK_PC_INT_1 ) { PCMSK0 |= BM(PCINT1); return NRK_OK; }
    5ad2:	84 30       	cpi	r24, 0x04	; 4
    5ad4:	21 f4       	brne	.+8      	; 0x5ade <nrk_ext_int_enable+0x30>
    5ad6:	80 91 6b 00 	lds	r24, 0x006B
    5ada:	82 60       	ori	r24, 0x02	; 2
    5adc:	23 c0       	rjmp	.+70     	; 0x5b24 <nrk_ext_int_enable+0x76>
if(pin==NRK_PC_INT_2 ) { PCMSK0 |= BM(PCINT2); return NRK_OK; }
    5ade:	85 30       	cpi	r24, 0x05	; 5
    5ae0:	21 f4       	brne	.+8      	; 0x5aea <nrk_ext_int_enable+0x3c>
    5ae2:	80 91 6b 00 	lds	r24, 0x006B
    5ae6:	84 60       	ori	r24, 0x04	; 4
    5ae8:	1d c0       	rjmp	.+58     	; 0x5b24 <nrk_ext_int_enable+0x76>
if(pin==NRK_PC_INT_3 ) { PCMSK0 |= BM(PCINT3); return NRK_OK; }
    5aea:	86 30       	cpi	r24, 0x06	; 6
    5aec:	21 f4       	brne	.+8      	; 0x5af6 <nrk_ext_int_enable+0x48>
    5aee:	80 91 6b 00 	lds	r24, 0x006B
    5af2:	88 60       	ori	r24, 0x08	; 8
    5af4:	17 c0       	rjmp	.+46     	; 0x5b24 <nrk_ext_int_enable+0x76>
if(pin==NRK_PC_INT_4 ) { PCMSK0 |= BM(PCINT4); return NRK_OK; }
    5af6:	87 30       	cpi	r24, 0x07	; 7
    5af8:	21 f4       	brne	.+8      	; 0x5b02 <nrk_ext_int_enable+0x54>
    5afa:	80 91 6b 00 	lds	r24, 0x006B
    5afe:	80 61       	ori	r24, 0x10	; 16
    5b00:	11 c0       	rjmp	.+34     	; 0x5b24 <nrk_ext_int_enable+0x76>
if(pin==NRK_PC_INT_5 ) { PCMSK0 |= BM(PCINT5); return NRK_OK; }
    5b02:	88 30       	cpi	r24, 0x08	; 8
    5b04:	21 f4       	brne	.+8      	; 0x5b0e <nrk_ext_int_enable+0x60>
    5b06:	80 91 6b 00 	lds	r24, 0x006B
    5b0a:	80 62       	ori	r24, 0x20	; 32
    5b0c:	0b c0       	rjmp	.+22     	; 0x5b24 <nrk_ext_int_enable+0x76>
if(pin==NRK_PC_INT_6 ) { PCMSK0 |= BM(PCINT6); return NRK_OK; }
    5b0e:	89 30       	cpi	r24, 0x09	; 9
    5b10:	21 f4       	brne	.+8      	; 0x5b1a <nrk_ext_int_enable+0x6c>
    5b12:	80 91 6b 00 	lds	r24, 0x006B
    5b16:	80 64       	ori	r24, 0x40	; 64
    5b18:	05 c0       	rjmp	.+10     	; 0x5b24 <nrk_ext_int_enable+0x76>
if(pin==NRK_PC_INT_7 ) { PCMSK0 |= BM(PCINT7); return NRK_OK; }
    5b1a:	8a 30       	cpi	r24, 0x0A	; 10
    5b1c:	39 f4       	brne	.+14     	; 0x5b2c <nrk_ext_int_enable+0x7e>
    5b1e:	80 91 6b 00 	lds	r24, 0x006B
    5b22:	80 68       	ori	r24, 0x80	; 128
    5b24:	80 93 6b 00 	sts	0x006B, r24
    5b28:	81 e0       	ldi	r24, 0x01	; 1
    5b2a:	08 95       	ret
return NRK_ERROR;
    5b2c:	8f ef       	ldi	r24, 0xFF	; 255
}
    5b2e:	08 95       	ret

00005b30 <nrk_ext_int_disable>:

int8_t  nrk_ext_int_disable(uint8_t pin )
{
if(pin==NRK_EXT_INT_0) { EIMSK &= ~BM(INT0); return NRK_OK; }
    5b30:	81 11       	cpse	r24, r1
    5b32:	02 c0       	rjmp	.+4      	; 0x5b38 <nrk_ext_int_disable+0x8>
    5b34:	e8 98       	cbi	0x1d, 0	; 29
    5b36:	39 c0       	rjmp	.+114    	; 0x5baa <nrk_ext_int_disable+0x7a>
if(pin==NRK_EXT_INT_1) { EIMSK &= ~BM(INT1); return NRK_OK; }
    5b38:	81 30       	cpi	r24, 0x01	; 1
    5b3a:	11 f4       	brne	.+4      	; 0x5b40 <nrk_ext_int_disable+0x10>
    5b3c:	e9 98       	cbi	0x1d, 1	; 29
    5b3e:	08 95       	ret
if(pin==NRK_EXT_INT_2) { EIMSK &= ~BM(INT1); return NRK_OK; }
    5b40:	82 30       	cpi	r24, 0x02	; 2
    5b42:	11 f4       	brne	.+4      	; 0x5b48 <nrk_ext_int_disable+0x18>
    5b44:	e9 98       	cbi	0x1d, 1	; 29
    5b46:	31 c0       	rjmp	.+98     	; 0x5baa <nrk_ext_int_disable+0x7a>
if(pin==NRK_PC_INT_0 ) { PCMSK0 &= ~BM(PCINT0); return NRK_OK; }
    5b48:	83 30       	cpi	r24, 0x03	; 3
    5b4a:	21 f4       	brne	.+8      	; 0x5b54 <nrk_ext_int_disable+0x24>
    5b4c:	80 91 6b 00 	lds	r24, 0x006B
    5b50:	8e 7f       	andi	r24, 0xFE	; 254
    5b52:	29 c0       	rjmp	.+82     	; 0x5ba6 <nrk_ext_int_disable+0x76>
if(pin==NRK_PC_INT_1 ) { PCMSK0 &= ~BM(PCINT1); return NRK_OK; }
    5b54:	84 30       	cpi	r24, 0x04	; 4
    5b56:	21 f4       	brne	.+8      	; 0x5b60 <nrk_ext_int_disable+0x30>
    5b58:	80 91 6b 00 	lds	r24, 0x006B
    5b5c:	8d 7f       	andi	r24, 0xFD	; 253
    5b5e:	23 c0       	rjmp	.+70     	; 0x5ba6 <nrk_ext_int_disable+0x76>
if(pin==NRK_PC_INT_2 ) { PCMSK0 &= ~BM(PCINT2); return NRK_OK; }
    5b60:	85 30       	cpi	r24, 0x05	; 5
    5b62:	21 f4       	brne	.+8      	; 0x5b6c <nrk_ext_int_disable+0x3c>
    5b64:	80 91 6b 00 	lds	r24, 0x006B
    5b68:	8b 7f       	andi	r24, 0xFB	; 251
    5b6a:	1d c0       	rjmp	.+58     	; 0x5ba6 <nrk_ext_int_disable+0x76>
if(pin==NRK_PC_INT_3 ) { PCMSK0 &= ~BM(PCINT3); return NRK_OK; }
    5b6c:	86 30       	cpi	r24, 0x06	; 6
    5b6e:	21 f4       	brne	.+8      	; 0x5b78 <nrk_ext_int_disable+0x48>
    5b70:	80 91 6b 00 	lds	r24, 0x006B
    5b74:	87 7f       	andi	r24, 0xF7	; 247
    5b76:	17 c0       	rjmp	.+46     	; 0x5ba6 <nrk_ext_int_disable+0x76>
if(pin==NRK_PC_INT_4 ) { PCMSK0 &= ~BM(PCINT4); return NRK_OK; }
    5b78:	87 30       	cpi	r24, 0x07	; 7
    5b7a:	21 f4       	brne	.+8      	; 0x5b84 <nrk_ext_int_disable+0x54>
    5b7c:	80 91 6b 00 	lds	r24, 0x006B
    5b80:	8f 7e       	andi	r24, 0xEF	; 239
    5b82:	11 c0       	rjmp	.+34     	; 0x5ba6 <nrk_ext_int_disable+0x76>
if(pin==NRK_PC_INT_5 ) { PCMSK0 &= ~BM(PCINT5); return NRK_OK; }
    5b84:	88 30       	cpi	r24, 0x08	; 8
    5b86:	21 f4       	brne	.+8      	; 0x5b90 <nrk_ext_int_disable+0x60>
    5b88:	80 91 6b 00 	lds	r24, 0x006B
    5b8c:	8f 7d       	andi	r24, 0xDF	; 223
    5b8e:	0b c0       	rjmp	.+22     	; 0x5ba6 <nrk_ext_int_disable+0x76>
if(pin==NRK_PC_INT_6 ) { PCMSK0 &= ~BM(PCINT6); return NRK_OK; }
    5b90:	89 30       	cpi	r24, 0x09	; 9
    5b92:	21 f4       	brne	.+8      	; 0x5b9c <nrk_ext_int_disable+0x6c>
    5b94:	80 91 6b 00 	lds	r24, 0x006B
    5b98:	8f 7b       	andi	r24, 0xBF	; 191
    5b9a:	05 c0       	rjmp	.+10     	; 0x5ba6 <nrk_ext_int_disable+0x76>
if(pin==NRK_PC_INT_7 ) { PCMSK0 &= ~BM(PCINT7); return NRK_OK; }
    5b9c:	8a 30       	cpi	r24, 0x0A	; 10
    5b9e:	39 f4       	brne	.+14     	; 0x5bae <nrk_ext_int_disable+0x7e>
    5ba0:	80 91 6b 00 	lds	r24, 0x006B
    5ba4:	8f 77       	andi	r24, 0x7F	; 127
    5ba6:	80 93 6b 00 	sts	0x006B, r24
    5baa:	81 e0       	ldi	r24, 0x01	; 1
    5bac:	08 95       	ret
return NRK_ERROR;
    5bae:	8f ef       	ldi	r24, 0xFF	; 255
}
    5bb0:	08 95       	ret

00005bb2 <nrk_ext_int_configure>:



int8_t  nrk_ext_int_configure(uint8_t pin, uint8_t mode, void *callback_func)
{
if(pin==NRK_EXT_INT_0)
    5bb2:	81 11       	cpse	r24, r1
    5bb4:	26 c0       	rjmp	.+76     	; 0x5c02 <nrk_ext_int_configure+0x50>
	{
	ext_int0_callback=callback_func;
    5bb6:	50 93 59 0b 	sts	0x0B59, r21
    5bba:	40 93 58 0b 	sts	0x0B58, r20
	if(mode==NRK_LOW_TRIGGER) EICRA &= ~(BM(ISC01) | BM(ISC00));
    5bbe:	61 11       	cpse	r22, r1
    5bc0:	04 c0       	rjmp	.+8      	; 0x5bca <nrk_ext_int_configure+0x18>
    5bc2:	80 91 69 00 	lds	r24, 0x0069
    5bc6:	8c 7f       	andi	r24, 0xFC	; 252
    5bc8:	3d c0       	rjmp	.+122    	; 0x5c44 <nrk_ext_int_configure+0x92>
	if(mode==NRK_LEVEL_TRIGGER) 
    5bca:	61 30       	cpi	r22, 0x01	; 1
    5bcc:	49 f4       	brne	.+18     	; 0x5be0 <nrk_ext_int_configure+0x2e>
		{ EICRA &= (~BM(ISC01)); EICRA |= BM(ISC00); }
    5bce:	80 91 69 00 	lds	r24, 0x0069
    5bd2:	8d 7f       	andi	r24, 0xFD	; 253
    5bd4:	80 93 69 00 	sts	0x0069, r24
    5bd8:	80 91 69 00 	lds	r24, 0x0069
    5bdc:	81 60       	ori	r24, 0x01	; 1
    5bde:	32 c0       	rjmp	.+100    	; 0x5c44 <nrk_ext_int_configure+0x92>
	if(mode==NRK_FALLING_EDGE) 
    5be0:	62 30       	cpi	r22, 0x02	; 2
    5be2:	49 f4       	brne	.+18     	; 0x5bf6 <nrk_ext_int_configure+0x44>
		{ EICRA |= BM(ISC01); EICRA &= (~BM(ISC00)); }
    5be4:	80 91 69 00 	lds	r24, 0x0069
    5be8:	82 60       	ori	r24, 0x02	; 2
    5bea:	80 93 69 00 	sts	0x0069, r24
    5bee:	80 91 69 00 	lds	r24, 0x0069
    5bf2:	8e 7f       	andi	r24, 0xFE	; 254
    5bf4:	27 c0       	rjmp	.+78     	; 0x5c44 <nrk_ext_int_configure+0x92>
	if(mode==NRK_RISING_EDGE) EICRA |= BM(ISC01) | BM(ISC00);
    5bf6:	63 30       	cpi	r22, 0x03	; 3
    5bf8:	39 f5       	brne	.+78     	; 0x5c48 <nrk_ext_int_configure+0x96>
    5bfa:	80 91 69 00 	lds	r24, 0x0069
    5bfe:	83 60       	ori	r24, 0x03	; 3
    5c00:	21 c0       	rjmp	.+66     	; 0x5c44 <nrk_ext_int_configure+0x92>
	return NRK_OK;
	}
if(pin==NRK_EXT_INT_1)
    5c02:	81 30       	cpi	r24, 0x01	; 1
    5c04:	49 f5       	brne	.+82     	; 0x5c58 <nrk_ext_int_configure+0xa6>
	{
	ext_int1_callback=callback_func;
    5c06:	50 93 57 0b 	sts	0x0B57, r21
    5c0a:	40 93 56 0b 	sts	0x0B56, r20
	if(mode==NRK_LOW_TRIGGER) EICRA &= ~(BM(ISC11) | BM(ISC10));
    5c0e:	61 11       	cpse	r22, r1
    5c10:	04 c0       	rjmp	.+8      	; 0x5c1a <nrk_ext_int_configure+0x68>
    5c12:	80 91 69 00 	lds	r24, 0x0069
    5c16:	83 7f       	andi	r24, 0xF3	; 243
    5c18:	15 c0       	rjmp	.+42     	; 0x5c44 <nrk_ext_int_configure+0x92>
	if(mode==NRK_LEVEL_TRIGGER) 
    5c1a:	61 30       	cpi	r22, 0x01	; 1
    5c1c:	49 f4       	brne	.+18     	; 0x5c30 <nrk_ext_int_configure+0x7e>
		{ EICRA &= (~BM(ISC11)); EICRA |= BM(ISC10); }
    5c1e:	80 91 69 00 	lds	r24, 0x0069
    5c22:	87 7f       	andi	r24, 0xF7	; 247
    5c24:	80 93 69 00 	sts	0x0069, r24
    5c28:	80 91 69 00 	lds	r24, 0x0069
    5c2c:	84 60       	ori	r24, 0x04	; 4
    5c2e:	0a c0       	rjmp	.+20     	; 0x5c44 <nrk_ext_int_configure+0x92>
	if(mode==NRK_FALLING_EDGE) 
    5c30:	62 30       	cpi	r22, 0x02	; 2
    5c32:	61 f4       	brne	.+24     	; 0x5c4c <nrk_ext_int_configure+0x9a>
		{ EICRA |= BM(ISC11); EICRA &= (~BM(ISC10)); }
    5c34:	80 91 69 00 	lds	r24, 0x0069
    5c38:	88 60       	ori	r24, 0x08	; 8
    5c3a:	80 93 69 00 	sts	0x0069, r24
    5c3e:	80 91 69 00 	lds	r24, 0x0069
    5c42:	8b 7f       	andi	r24, 0xFB	; 251
    5c44:	80 93 69 00 	sts	0x0069, r24
	if(mode==NRK_RISING_EDGE) EICRA |= BM(ISC11) | BM(ISC10);
	return NRK_OK;
    5c48:	81 e0       	ldi	r24, 0x01	; 1
    5c4a:	08 95       	ret
	if(mode==NRK_LOW_TRIGGER) EICRA &= ~(BM(ISC11) | BM(ISC10));
	if(mode==NRK_LEVEL_TRIGGER) 
		{ EICRA &= (~BM(ISC11)); EICRA |= BM(ISC10); }
	if(mode==NRK_FALLING_EDGE) 
		{ EICRA |= BM(ISC11); EICRA &= (~BM(ISC10)); }
	if(mode==NRK_RISING_EDGE) EICRA |= BM(ISC11) | BM(ISC10);
    5c4c:	63 30       	cpi	r22, 0x03	; 3
    5c4e:	e1 f7       	brne	.-8      	; 0x5c48 <nrk_ext_int_configure+0x96>
    5c50:	80 91 69 00 	lds	r24, 0x0069
    5c54:	8c 60       	ori	r24, 0x0C	; 12
    5c56:	f6 cf       	rjmp	.-20     	; 0x5c44 <nrk_ext_int_configure+0x92>
	return NRK_OK;
	}
if(pin==NRK_EXT_INT_2)
    5c58:	82 30       	cpi	r24, 0x02	; 2
    5c5a:	31 f5       	brne	.+76     	; 0x5ca8 <nrk_ext_int_configure+0xf6>
	{
	ext_int2_callback=callback_func;
    5c5c:	50 93 5b 0b 	sts	0x0B5B, r21
    5c60:	40 93 5a 0b 	sts	0x0B5A, r20
	if(mode==NRK_LOW_TRIGGER) EICRA &= ~(BM(ISC21) | BM(ISC20));
    5c64:	61 11       	cpse	r22, r1
    5c66:	04 c0       	rjmp	.+8      	; 0x5c70 <nrk_ext_int_configure+0xbe>
    5c68:	80 91 69 00 	lds	r24, 0x0069
    5c6c:	8f 7c       	andi	r24, 0xCF	; 207
    5c6e:	ea cf       	rjmp	.-44     	; 0x5c44 <nrk_ext_int_configure+0x92>
	if(mode==NRK_LEVEL_TRIGGER) 
    5c70:	61 30       	cpi	r22, 0x01	; 1
    5c72:	49 f4       	brne	.+18     	; 0x5c86 <nrk_ext_int_configure+0xd4>
		{ EICRA &= (~BM(ISC21)); EICRA |= BM(ISC20); }
    5c74:	80 91 69 00 	lds	r24, 0x0069
    5c78:	8f 7d       	andi	r24, 0xDF	; 223
    5c7a:	80 93 69 00 	sts	0x0069, r24
    5c7e:	80 91 69 00 	lds	r24, 0x0069
    5c82:	80 61       	ori	r24, 0x10	; 16
    5c84:	df cf       	rjmp	.-66     	; 0x5c44 <nrk_ext_int_configure+0x92>
	if(mode==NRK_FALLING_EDGE) 
    5c86:	62 30       	cpi	r22, 0x02	; 2
    5c88:	49 f4       	brne	.+18     	; 0x5c9c <nrk_ext_int_configure+0xea>
		{ EICRA |= BM(ISC21); EICRA &= (~BM(ISC20)); }
    5c8a:	80 91 69 00 	lds	r24, 0x0069
    5c8e:	80 62       	ori	r24, 0x20	; 32
    5c90:	80 93 69 00 	sts	0x0069, r24
    5c94:	80 91 69 00 	lds	r24, 0x0069
    5c98:	8f 7e       	andi	r24, 0xEF	; 239
    5c9a:	d4 cf       	rjmp	.-88     	; 0x5c44 <nrk_ext_int_configure+0x92>
	if(mode==NRK_RISING_EDGE) EICRA |= BM(ISC21) | BM(ISC20);
    5c9c:	63 30       	cpi	r22, 0x03	; 3
    5c9e:	a1 f6       	brne	.-88     	; 0x5c48 <nrk_ext_int_configure+0x96>
    5ca0:	80 91 69 00 	lds	r24, 0x0069
    5ca4:	80 63       	ori	r24, 0x30	; 48
    5ca6:	ce cf       	rjmp	.-100    	; 0x5c44 <nrk_ext_int_configure+0x92>
	return NRK_OK;
	}



if(pin==NRK_PC_INT_0 || pin==NRK_PC_INT_1 || pin==NRK_PC_INT_2 || pin==NRK_PC_INT_3 || pin==NRK_PC_INT_4 || pin==NRK_PC_INT_5 || pin==NRK_PC_INT_6 || pin==NRK_PC_INT_7){
    5ca8:	83 50       	subi	r24, 0x03	; 3
    5caa:	88 30       	cpi	r24, 0x08	; 8
    5cac:	50 f4       	brcc	.+20     	; 0x5cc2 <nrk_ext_int_configure+0x110>
	PCICR |= BM(PCIE0);	
    5cae:	80 91 68 00 	lds	r24, 0x0068
    5cb2:	81 60       	ori	r24, 0x01	; 1
    5cb4:	80 93 68 00 	sts	0x0068, r24
	pc_int0_callback=callback_func;
    5cb8:	50 93 5d 0b 	sts	0x0B5D, r21
    5cbc:	40 93 5c 0b 	sts	0x0B5C, r20
    5cc0:	c3 cf       	rjmp	.-122    	; 0x5c48 <nrk_ext_int_configure+0x96>
	return NRK_OK;
	}
return NRK_ERROR;
    5cc2:	8f ef       	ldi	r24, 0xFF	; 255
}
    5cc4:	08 95       	ret

00005cc6 <__vector_9>:

#ifndef NRK_DISABLE_EXT_INT
SIGNAL(PCINT0_vect) {
    5cc6:	1f 92       	push	r1
    5cc8:	0f 92       	push	r0
    5cca:	0f b6       	in	r0, 0x3f	; 63
    5ccc:	0f 92       	push	r0
    5cce:	11 24       	eor	r1, r1
    5cd0:	0b b6       	in	r0, 0x3b	; 59
    5cd2:	0f 92       	push	r0
    5cd4:	2f 93       	push	r18
    5cd6:	3f 93       	push	r19
    5cd8:	4f 93       	push	r20
    5cda:	5f 93       	push	r21
    5cdc:	6f 93       	push	r22
    5cde:	7f 93       	push	r23
    5ce0:	8f 93       	push	r24
    5ce2:	9f 93       	push	r25
    5ce4:	af 93       	push	r26
    5ce6:	bf 93       	push	r27
    5ce8:	ef 93       	push	r30
    5cea:	ff 93       	push	r31
	if(pc_int0_callback!=NULL) pc_int0_callback();
    5cec:	e0 91 5c 0b 	lds	r30, 0x0B5C
    5cf0:	f0 91 5d 0b 	lds	r31, 0x0B5D
    5cf4:	30 97       	sbiw	r30, 0x00	; 0
    5cf6:	11 f0       	breq	.+4      	; 0x5cfc <__vector_9+0x36>
    5cf8:	09 95       	icall
    5cfa:	04 c0       	rjmp	.+8      	; 0x5d04 <__vector_9+0x3e>
	else
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    5cfc:	60 e0       	ldi	r22, 0x00	; 0
    5cfe:	8a e0       	ldi	r24, 0x0A	; 10
    5d00:	0e 94 c8 1c 	call	0x3990	; 0x3990 <nrk_kernel_error_add>
	return;  	
}
    5d04:	ff 91       	pop	r31
    5d06:	ef 91       	pop	r30
    5d08:	bf 91       	pop	r27
    5d0a:	af 91       	pop	r26
    5d0c:	9f 91       	pop	r25
    5d0e:	8f 91       	pop	r24
    5d10:	7f 91       	pop	r23
    5d12:	6f 91       	pop	r22
    5d14:	5f 91       	pop	r21
    5d16:	4f 91       	pop	r20
    5d18:	3f 91       	pop	r19
    5d1a:	2f 91       	pop	r18
    5d1c:	0f 90       	pop	r0
    5d1e:	0b be       	out	0x3b, r0	; 59
    5d20:	0f 90       	pop	r0
    5d22:	0f be       	out	0x3f, r0	; 63
    5d24:	0f 90       	pop	r0
    5d26:	1f 90       	pop	r1
    5d28:	18 95       	reti

00005d2a <__vector_1>:


SIGNAL(INT0_vect) {
    5d2a:	1f 92       	push	r1
    5d2c:	0f 92       	push	r0
    5d2e:	0f b6       	in	r0, 0x3f	; 63
    5d30:	0f 92       	push	r0
    5d32:	11 24       	eor	r1, r1
    5d34:	0b b6       	in	r0, 0x3b	; 59
    5d36:	0f 92       	push	r0
    5d38:	2f 93       	push	r18
    5d3a:	3f 93       	push	r19
    5d3c:	4f 93       	push	r20
    5d3e:	5f 93       	push	r21
    5d40:	6f 93       	push	r22
    5d42:	7f 93       	push	r23
    5d44:	8f 93       	push	r24
    5d46:	9f 93       	push	r25
    5d48:	af 93       	push	r26
    5d4a:	bf 93       	push	r27
    5d4c:	ef 93       	push	r30
    5d4e:	ff 93       	push	r31
	if(ext_int0_callback!=NULL) ext_int0_callback();
    5d50:	e0 91 58 0b 	lds	r30, 0x0B58
    5d54:	f0 91 59 0b 	lds	r31, 0x0B59
    5d58:	30 97       	sbiw	r30, 0x00	; 0
    5d5a:	11 f0       	breq	.+4      	; 0x5d60 <__vector_1+0x36>
    5d5c:	09 95       	icall
    5d5e:	04 c0       	rjmp	.+8      	; 0x5d68 <__vector_1+0x3e>
	else
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    5d60:	60 e0       	ldi	r22, 0x00	; 0
    5d62:	8a e0       	ldi	r24, 0x0A	; 10
    5d64:	0e 94 c8 1c 	call	0x3990	; 0x3990 <nrk_kernel_error_add>
	return;  	
}
    5d68:	ff 91       	pop	r31
    5d6a:	ef 91       	pop	r30
    5d6c:	bf 91       	pop	r27
    5d6e:	af 91       	pop	r26
    5d70:	9f 91       	pop	r25
    5d72:	8f 91       	pop	r24
    5d74:	7f 91       	pop	r23
    5d76:	6f 91       	pop	r22
    5d78:	5f 91       	pop	r21
    5d7a:	4f 91       	pop	r20
    5d7c:	3f 91       	pop	r19
    5d7e:	2f 91       	pop	r18
    5d80:	0f 90       	pop	r0
    5d82:	0b be       	out	0x3b, r0	; 59
    5d84:	0f 90       	pop	r0
    5d86:	0f be       	out	0x3f, r0	; 63
    5d88:	0f 90       	pop	r0
    5d8a:	1f 90       	pop	r1
    5d8c:	18 95       	reti

00005d8e <__vector_2>:

SIGNAL(INT1_vect) {
    5d8e:	1f 92       	push	r1
    5d90:	0f 92       	push	r0
    5d92:	0f b6       	in	r0, 0x3f	; 63
    5d94:	0f 92       	push	r0
    5d96:	11 24       	eor	r1, r1
    5d98:	0b b6       	in	r0, 0x3b	; 59
    5d9a:	0f 92       	push	r0
    5d9c:	2f 93       	push	r18
    5d9e:	3f 93       	push	r19
    5da0:	4f 93       	push	r20
    5da2:	5f 93       	push	r21
    5da4:	6f 93       	push	r22
    5da6:	7f 93       	push	r23
    5da8:	8f 93       	push	r24
    5daa:	9f 93       	push	r25
    5dac:	af 93       	push	r26
    5dae:	bf 93       	push	r27
    5db0:	ef 93       	push	r30
    5db2:	ff 93       	push	r31
	if(ext_int1_callback!=NULL) ext_int1_callback();
    5db4:	e0 91 56 0b 	lds	r30, 0x0B56
    5db8:	f0 91 57 0b 	lds	r31, 0x0B57
    5dbc:	30 97       	sbiw	r30, 0x00	; 0
    5dbe:	11 f0       	breq	.+4      	; 0x5dc4 <__vector_2+0x36>
    5dc0:	09 95       	icall
    5dc2:	04 c0       	rjmp	.+8      	; 0x5dcc <__vector_2+0x3e>
	else
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    5dc4:	60 e0       	ldi	r22, 0x00	; 0
    5dc6:	8a e0       	ldi	r24, 0x0A	; 10
    5dc8:	0e 94 c8 1c 	call	0x3990	; 0x3990 <nrk_kernel_error_add>
	return;  	
}
    5dcc:	ff 91       	pop	r31
    5dce:	ef 91       	pop	r30
    5dd0:	bf 91       	pop	r27
    5dd2:	af 91       	pop	r26
    5dd4:	9f 91       	pop	r25
    5dd6:	8f 91       	pop	r24
    5dd8:	7f 91       	pop	r23
    5dda:	6f 91       	pop	r22
    5ddc:	5f 91       	pop	r21
    5dde:	4f 91       	pop	r20
    5de0:	3f 91       	pop	r19
    5de2:	2f 91       	pop	r18
    5de4:	0f 90       	pop	r0
    5de6:	0b be       	out	0x3b, r0	; 59
    5de8:	0f 90       	pop	r0
    5dea:	0f be       	out	0x3f, r0	; 63
    5dec:	0f 90       	pop	r0
    5dee:	1f 90       	pop	r1
    5df0:	18 95       	reti

00005df2 <__vector_3>:

SIGNAL(INT2_vect) {
    5df2:	1f 92       	push	r1
    5df4:	0f 92       	push	r0
    5df6:	0f b6       	in	r0, 0x3f	; 63
    5df8:	0f 92       	push	r0
    5dfa:	11 24       	eor	r1, r1
    5dfc:	0b b6       	in	r0, 0x3b	; 59
    5dfe:	0f 92       	push	r0
    5e00:	2f 93       	push	r18
    5e02:	3f 93       	push	r19
    5e04:	4f 93       	push	r20
    5e06:	5f 93       	push	r21
    5e08:	6f 93       	push	r22
    5e0a:	7f 93       	push	r23
    5e0c:	8f 93       	push	r24
    5e0e:	9f 93       	push	r25
    5e10:	af 93       	push	r26
    5e12:	bf 93       	push	r27
    5e14:	ef 93       	push	r30
    5e16:	ff 93       	push	r31
	if(ext_int2_callback!=NULL) ext_int2_callback();
    5e18:	e0 91 5a 0b 	lds	r30, 0x0B5A
    5e1c:	f0 91 5b 0b 	lds	r31, 0x0B5B
    5e20:	30 97       	sbiw	r30, 0x00	; 0
    5e22:	11 f0       	breq	.+4      	; 0x5e28 <__vector_3+0x36>
    5e24:	09 95       	icall
    5e26:	04 c0       	rjmp	.+8      	; 0x5e30 <__vector_3+0x3e>
	else
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    5e28:	60 e0       	ldi	r22, 0x00	; 0
    5e2a:	8a e0       	ldi	r24, 0x0A	; 10
    5e2c:	0e 94 c8 1c 	call	0x3990	; 0x3990 <nrk_kernel_error_add>
	return;  	
}
    5e30:	ff 91       	pop	r31
    5e32:	ef 91       	pop	r30
    5e34:	bf 91       	pop	r27
    5e36:	af 91       	pop	r26
    5e38:	9f 91       	pop	r25
    5e3a:	8f 91       	pop	r24
    5e3c:	7f 91       	pop	r23
    5e3e:	6f 91       	pop	r22
    5e40:	5f 91       	pop	r21
    5e42:	4f 91       	pop	r20
    5e44:	3f 91       	pop	r19
    5e46:	2f 91       	pop	r18
    5e48:	0f 90       	pop	r0
    5e4a:	0b be       	out	0x3b, r0	; 59
    5e4c:	0f 90       	pop	r0
    5e4e:	0f be       	out	0x3f, r0	; 63
    5e50:	0f 90       	pop	r0
    5e52:	1f 90       	pop	r1
    5e54:	18 95       	reti

00005e56 <nrk_watchdog_disable>:
return NRK_ERROR;
}

inline void nrk_watchdog_reset()
{
wdt_reset();
    5e56:	a8 95       	wdr
#include <util/atomic.h>

void nrk_watchdog_disable()
{
nrk_watchdog_reset();
ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
    5e58:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    5e5a:	f8 94       	cli
{
	MCUSR &= ~(1<<WDRF);
    5e5c:	84 b7       	in	r24, 0x34	; 52
    5e5e:	87 7f       	andi	r24, 0xF7	; 247
    5e60:	84 bf       	out	0x34, r24	; 52
	WDTCSR |= (1<<WDCE) | (1<<WDE);
    5e62:	e0 e6       	ldi	r30, 0x60	; 96
    5e64:	f0 e0       	ldi	r31, 0x00	; 0
    5e66:	80 81       	ld	r24, Z
    5e68:	88 61       	ori	r24, 0x18	; 24
    5e6a:	80 83       	st	Z, r24
	WDTCSR = 0;
    5e6c:	10 82       	st	Z, r1
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    5e6e:	9f bf       	out	0x3f, r25	; 63
    __asm__ volatile ("" ::: "memory");
    5e70:	08 95       	ret

00005e72 <nrk_watchdog_enable>:

void nrk_watchdog_enable()
{
// Enable watchdog with 1024K cycle timeout
// No Interrupt Trigger
ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
    5e72:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    5e74:	f8 94       	cli
return NRK_ERROR;
}

inline void nrk_watchdog_reset()
{
wdt_reset();
    5e76:	a8 95       	wdr
// Enable watchdog with 1024K cycle timeout
// No Interrupt Trigger
ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
{
nrk_watchdog_reset();
MCUSR &= ~(1<<WDRF);
    5e78:	84 b7       	in	r24, 0x34	; 52
    5e7a:	87 7f       	andi	r24, 0xF7	; 247
    5e7c:	84 bf       	out	0x34, r24	; 52
WDTCSR |= (1<<WDCE) | (1<<WDE);
    5e7e:	e0 e6       	ldi	r30, 0x60	; 96
    5e80:	f0 e0       	ldi	r31, 0x00	; 0
    5e82:	80 81       	ld	r24, Z
    5e84:	88 61       	ori	r24, 0x18	; 24
    5e86:	80 83       	st	Z, r24
WDTCSR = (1<<WDE) | (1<<WDP2) | (1<<WDP0);
    5e88:	8d e0       	ldi	r24, 0x0D	; 13
    5e8a:	80 83       	st	Z, r24
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    5e8c:	9f bf       	out	0x3f, r25	; 63
    __asm__ volatile ("" ::: "memory");
    5e8e:	08 95       	ret

00005e90 <nrk_watchdog_check>:
}

int8_t nrk_watchdog_check()
{

if((MCUSR & (1<<WDRF))==0) return NRK_OK;
    5e90:	04 b6       	in	r0, 0x34	; 52
    5e92:	03 fe       	sbrs	r0, 3
    5e94:	02 c0       	rjmp	.+4      	; 0x5e9a <nrk_watchdog_check+0xa>
return NRK_ERROR;
    5e96:	8f ef       	ldi	r24, 0xFF	; 255
    5e98:	08 95       	ret
}

int8_t nrk_watchdog_check()
{

if((MCUSR & (1<<WDRF))==0) return NRK_OK;
    5e9a:	81 e0       	ldi	r24, 0x01	; 1
return NRK_ERROR;
}
    5e9c:	08 95       	ret

00005e9e <nrk_watchdog_reset>:

inline void nrk_watchdog_reset()
{
wdt_reset();
    5e9e:	a8 95       	wdr
    5ea0:	08 95       	ret

00005ea2 <nrk_battery_save>:
*********************************************************************************************************
*/


void nrk_battery_save()
{
    5ea2:	08 95       	ret

00005ea4 <nrk_sleep>:

void nrk_sleep()
{
    //PRR0 = 0xff;
    //PRR1 = 0xff;
    set_sleep_mode (SLEEP_MODE_PWR_SAVE);
    5ea4:	83 b7       	in	r24, 0x33	; 51
    5ea6:	81 7f       	andi	r24, 0xF1	; 241
    5ea8:	86 60       	ori	r24, 0x06	; 6
    5eaa:	83 bf       	out	0x33, r24	; 51
    sleep_mode ();
    5eac:	83 b7       	in	r24, 0x33	; 51
    5eae:	81 60       	ori	r24, 0x01	; 1
    5eb0:	83 bf       	out	0x33, r24	; 51
    5eb2:	88 95       	sleep
    5eb4:	83 b7       	in	r24, 0x33	; 51
    5eb6:	8e 7f       	andi	r24, 0xFE	; 254
    5eb8:	83 bf       	out	0x33, r24	; 51
    5eba:	08 95       	ret

00005ebc <nrk_idle>:
}

void nrk_idle()
{

    set_sleep_mode( SLEEP_MODE_IDLE);
    5ebc:	83 b7       	in	r24, 0x33	; 51
    5ebe:	81 7f       	andi	r24, 0xF1	; 241
    5ec0:	83 bf       	out	0x33, r24	; 51
    sleep_mode ();
    5ec2:	83 b7       	in	r24, 0x33	; 51
    5ec4:	81 60       	ori	r24, 0x01	; 1
    5ec6:	83 bf       	out	0x33, r24	; 51
    5ec8:	88 95       	sleep
    5eca:	83 b7       	in	r24, 0x33	; 51
    5ecc:	8e 7f       	andi	r24, 0xFE	; 254
    5ece:	83 bf       	out	0x33, r24	; 51
    5ed0:	08 95       	ret

00005ed2 <nrk_task_set_entry_function>:

}

void nrk_task_set_entry_function( nrk_task_type *task, void *func )
{
task->task=func;
    5ed2:	fc 01       	movw	r30, r24
    5ed4:	76 83       	std	Z+6, r23	; 0x06
    5ed6:	65 83       	std	Z+5, r22	; 0x05
    5ed8:	08 95       	ret

00005eda <nrk_task_set_stk>:
}

void nrk_task_set_stk( nrk_task_type *task, NRK_STK stk_base[], uint16_t stk_size )
{
    5eda:	ef 92       	push	r14
    5edc:	ff 92       	push	r15
    5ede:	0f 93       	push	r16
    5ee0:	1f 93       	push	r17
    5ee2:	cf 93       	push	r28
    5ee4:	df 93       	push	r29
    5ee6:	8c 01       	movw	r16, r24
    5ee8:	7b 01       	movw	r14, r22
    5eea:	ea 01       	movw	r28, r20

if(stk_size<32) nrk_error_add(NRK_STACK_TOO_SMALL);
    5eec:	40 32       	cpi	r20, 0x20	; 32
    5eee:	51 05       	cpc	r21, r1
    5ef0:	18 f4       	brcc	.+6      	; 0x5ef8 <nrk_task_set_stk+0x1e>
    5ef2:	81 e1       	ldi	r24, 0x11	; 17
    5ef4:	0e 94 b9 1c 	call	0x3972	; 0x3972 <nrk_error_add>
task->Ptos = (void *) &stk_base[stk_size-1];
    5ef8:	21 97       	sbiw	r28, 0x01	; 1
    5efa:	ce 0d       	add	r28, r14
    5efc:	df 1d       	adc	r29, r15
    5efe:	f8 01       	movw	r30, r16
    5f00:	d2 83       	std	Z+2, r29	; 0x02
    5f02:	c1 83       	std	Z+1, r28	; 0x01
task->Pbos = (void *) &stk_base[0];
    5f04:	f4 82       	std	Z+4, r15	; 0x04
    5f06:	e3 82       	std	Z+3, r14	; 0x03

}
    5f08:	df 91       	pop	r29
    5f0a:	cf 91       	pop	r28
    5f0c:	1f 91       	pop	r17
    5f0e:	0f 91       	pop	r16
    5f10:	ff 90       	pop	r15
    5f12:	ef 90       	pop	r14
    5f14:	08 95       	ret

00005f16 <nrk_task_stk_init>:
    uint16_t *stk ;  // 2 bytes
    uint8_t *stkc; // 1 byte

    stk    = (unsigned int *)pbos;          /* Load stack pointer */ 
    stkc = (unsigned char*)stk;
    *stkc = STK_CANARY_VAL;  // Flag for Stack Overflow    
    5f16:	25 e5       	ldi	r18, 0x55	; 85
    5f18:	fa 01       	movw	r30, r20
    5f1a:	20 83       	st	Z, r18
    *(--stk) = 0x4344;   // C D    	
    *(--stk) = 0x4142;   // A B
*/
    --stk;
    stkc = (unsigned char*)stk;	
    *stkc++ = (unsigned char)((unsigned int)(task)/ 256);
    5f1c:	fb 01       	movw	r30, r22
    5f1e:	32 97       	sbiw	r30, 0x02	; 2
    5f20:	90 83       	st	Z, r25
    *stkc = (unsigned char)((unsigned int)(task)%256);
    5f22:	31 96       	adiw	r30, 0x01	; 1
    5f24:	80 83       	st	Z, r24
	
    *(--stk) = 0;
    5f26:	33 97       	sbiw	r30, 0x03	; 3
    5f28:	11 82       	std	Z+1, r1	; 0x01
    5f2a:	10 82       	st	Z, r1
    *(--stk) = 0;       
    5f2c:	32 97       	sbiw	r30, 0x02	; 2
    5f2e:	11 82       	std	Z+1, r1	; 0x01
    5f30:	10 82       	st	Z, r1
    *(--stk) = 0;                        
    5f32:	32 97       	sbiw	r30, 0x02	; 2
    5f34:	11 82       	std	Z+1, r1	; 0x01
    5f36:	10 82       	st	Z, r1
    *(--stk) = 0;                        
    5f38:	32 97       	sbiw	r30, 0x02	; 2
    5f3a:	11 82       	std	Z+1, r1	; 0x01
    5f3c:	10 82       	st	Z, r1
    *(--stk) = 0;                         
    5f3e:	32 97       	sbiw	r30, 0x02	; 2
    5f40:	11 82       	std	Z+1, r1	; 0x01
    5f42:	10 82       	st	Z, r1
    *(--stk) = 0;                         
    5f44:	32 97       	sbiw	r30, 0x02	; 2
    5f46:	11 82       	std	Z+1, r1	; 0x01
    5f48:	10 82       	st	Z, r1
    *(--stk) = 0;                        
    5f4a:	32 97       	sbiw	r30, 0x02	; 2
    5f4c:	11 82       	std	Z+1, r1	; 0x01
    5f4e:	10 82       	st	Z, r1
    *(--stk) = 0; 
    5f50:	32 97       	sbiw	r30, 0x02	; 2
    5f52:	11 82       	std	Z+1, r1	; 0x01
    5f54:	10 82       	st	Z, r1

    *(--stk) = 0; 
    5f56:	32 97       	sbiw	r30, 0x02	; 2
    5f58:	11 82       	std	Z+1, r1	; 0x01
    5f5a:	10 82       	st	Z, r1
    *(--stk) = 0; 
    5f5c:	32 97       	sbiw	r30, 0x02	; 2
    5f5e:	11 82       	std	Z+1, r1	; 0x01
    5f60:	10 82       	st	Z, r1
    *(--stk) = 0; 
    5f62:	32 97       	sbiw	r30, 0x02	; 2
    5f64:	11 82       	std	Z+1, r1	; 0x01
    5f66:	10 82       	st	Z, r1
    *(--stk) = 0; 
    5f68:	32 97       	sbiw	r30, 0x02	; 2
    5f6a:	11 82       	std	Z+1, r1	; 0x01
    5f6c:	10 82       	st	Z, r1
    *(--stk) = 0; 
    5f6e:	32 97       	sbiw	r30, 0x02	; 2
    5f70:	11 82       	std	Z+1, r1	; 0x01
    5f72:	10 82       	st	Z, r1
    *(--stk) = 0; 
    5f74:	32 97       	sbiw	r30, 0x02	; 2
    5f76:	11 82       	std	Z+1, r1	; 0x01
    5f78:	10 82       	st	Z, r1
    *(--stk) = 0; 
    5f7a:	32 97       	sbiw	r30, 0x02	; 2
    5f7c:	11 82       	std	Z+1, r1	; 0x01
    5f7e:	10 82       	st	Z, r1
    *(--stk) = 0; 
    5f80:	32 97       	sbiw	r30, 0x02	; 2
    5f82:	11 82       	std	Z+1, r1	; 0x01
    5f84:	10 82       	st	Z, r1
    *(--stk) = 0;
    5f86:	cb 01       	movw	r24, r22
    5f88:	84 97       	sbiw	r24, 0x24	; 36
    5f8a:	fc 01       	movw	r30, r24
    5f8c:	11 82       	std	Z+1, r1	; 0x01
    5f8e:	10 82       	st	Z, r1


    return ((void *)stk);
}
    5f90:	08 95       	ret

00005f92 <nrk_stack_pointer_init>:
        stkc = (uint16_t*)&nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
        nrk_kernel_stk[0]=STK_CANARY_VAL;
        nrk_kernel_stk_ptr = &nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
    #else
        stkc = (unsigned char *)(NRK_KERNEL_STK_TOP-NRK_KERNEL_STACKSIZE);
        *stkc = STK_CANARY_VAL;
    5f92:	85 e5       	ldi	r24, 0x55	; 85
    5f94:	80 93 7e 41 	sts	0x417E, r24
        stkc = (unsigned char *)NRK_KERNEL_STK_TOP;
        nrk_kernel_stk_ptr = (unsigned char *)NRK_KERNEL_STK_TOP;
    5f98:	ee ef       	ldi	r30, 0xFE	; 254
    5f9a:	f1 e4       	ldi	r31, 0x41	; 65
    5f9c:	f0 93 5c 08 	sts	0x085C, r31
    5fa0:	e0 93 5b 08 	sts	0x085B, r30
    #endif
    *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick>>8);
    5fa4:	86 e0       	ldi	r24, 0x06	; 6
    5fa6:	98 e1       	ldi	r25, 0x18	; 24
    5fa8:	90 83       	st	Z, r25
    *stkc = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    5faa:	80 93 ff 41 	sts	0x41FF, r24
    5fae:	08 95       	ret

00005fb0 <nrk_stack_pointer_restore>:
#ifdef KERNEL_STK_ARRAY
        stkc = (uint16_t*)&nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
#else
        stkc = (unsigned char *)NRK_KERNEL_STK_TOP;
#endif
        *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick>>8);
    5fb0:	86 e0       	ldi	r24, 0x06	; 6
    5fb2:	98 e1       	ldi	r25, 0x18	; 24
    5fb4:	90 93 fe 41 	sts	0x41FE, r25
        *stkc = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    5fb8:	80 93 ff 41 	sts	0x41FF, r24
    5fbc:	08 95       	ret

00005fbe <nrk_target_start>:

/* start the target running */
void nrk_target_start(void)
{

  _nrk_setup_timer();
    5fbe:	0e 94 0c 2c 	call	0x5818	; 0x5818 <_nrk_setup_timer>
  nrk_int_enable();  
    5fc2:	0c 94 44 16 	jmp	0x2c88	; 0x2c88 <nrk_int_enable>

00005fc6 <nrk_start_high_ready_task>:
    5fc6:	a0 91 f1 0a 	lds	r26, 0x0AF1
    5fca:	b0 91 f2 0a 	lds	r27, 0x0AF2
    5fce:	cd 91       	ld	r28, X+
    5fd0:	cd bf       	out	0x3d, r28	; 61
    5fd2:	dd 91       	ld	r29, X+
    5fd4:	de bf       	out	0x3e, r29	; 62
    5fd6:	ff 91       	pop	r31
    5fd8:	ef 91       	pop	r30
    5fda:	df 91       	pop	r29
    5fdc:	cf 91       	pop	r28
    5fde:	bf 91       	pop	r27
    5fe0:	af 91       	pop	r26
    5fe2:	9f 91       	pop	r25
    5fe4:	8f 91       	pop	r24
    5fe6:	7f 91       	pop	r23
    5fe8:	6f 91       	pop	r22
    5fea:	5f 91       	pop	r21
    5fec:	4f 91       	pop	r20
    5fee:	3f 91       	pop	r19
    5ff0:	2f 91       	pop	r18
    5ff2:	1f 91       	pop	r17
    5ff4:	0f 91       	pop	r16
    5ff6:	ff 90       	pop	r15
    5ff8:	ef 90       	pop	r14
    5ffa:	df 90       	pop	r13
    5ffc:	cf 90       	pop	r12
    5ffe:	bf 90       	pop	r11
    6000:	af 90       	pop	r10
    6002:	9f 90       	pop	r9
    6004:	8f 90       	pop	r8
    6006:	7f 90       	pop	r7
    6008:	6f 90       	pop	r6
    600a:	5f 90       	pop	r5
    600c:	4f 90       	pop	r4
    600e:	3f 90       	pop	r3
    6010:	2f 90       	pop	r2
    6012:	1f 90       	pop	r1
    6014:	0f 90       	pop	r0
    6016:	0f be       	out	0x3f, r0	; 63
    6018:	0f 90       	pop	r0
    601a:	18 95       	reti

0000601c <main>:
void nrk_create_taskset();

int main ()
{ 

  nrk_setup_ports();
    601c:	0e 94 f3 11 	call	0x23e6	; 0x23e6 <nrk_setup_ports>
  nrk_setup_uart(UART_BAUDRATE_115K2);
    6020:	80 e1       	ldi	r24, 0x10	; 16
    6022:	90 e0       	ldi	r25, 0x00	; 0
    6024:	0e 94 77 15 	call	0x2aee	; 0x2aee <nrk_setup_uart>
  nrk_init();
    6028:	0e 94 49 16 	call	0x2c92	; 0x2c92 <nrk_init>

  TWI_Master_Initialise();
    602c:	0e 94 c6 04 	call	0x98c	; 0x98c <TWI_Master_Initialise>
  sei();
    6030:	78 94       	sei
  init_adxl345();
    6032:	0e 94 22 04 	call	0x844	; 0x844 <init_adxl345>
  init_itg3200();
    6036:	0e 94 0b 04 	call	0x816	; 0x816 <init_itg3200>
  init_hmc5843();
    603a:	0e 94 17 04 	call	0x82e	; 0x82e <init_hmc5843>
  /* initialize sequence number, used to sync with master */
  sequenceNo = 0; 
    603e:	10 92 ec 06 	sts	0x06EC, r1
    6042:	10 92 eb 06 	sts	0x06EB, r1

  /* initialize tx_buf ready flag */
  packetReady = false;
    6046:	10 92 db 05 	sts	0x05DB, r1
  

  mac_address = CLIENT_MAC;
    604a:	82 e0       	ldi	r24, 0x02	; 2
    604c:	90 e0       	ldi	r25, 0x00	; 0
    604e:	90 93 ee 06 	sts	0x06EE, r25
    6052:	80 93 ed 06 	sts	0x06ED, r24
  printf("mac = %d\r\n",mac_address);
    6056:	1f 92       	push	r1
    6058:	8f 93       	push	r24
    605a:	89 e8       	ldi	r24, 0x89	; 137
    605c:	92 e0       	ldi	r25, 0x02	; 2
    605e:	9f 93       	push	r25
    6060:	8f 93       	push	r24
    6062:	0e 94 1a 33 	call	0x6634	; 0x6634 <printf>
  tdma_init (TDMA_CLIENT, DEFAULT_CHANNEL, CLIENT_MAC);
    6066:	42 e0       	ldi	r20, 0x02	; 2
    6068:	50 e0       	ldi	r21, 0x00	; 0
    606a:	6d e0       	ldi	r22, 0x0D	; 13
    606c:	82 e0       	ldi	r24, 0x02	; 2
    606e:	0e 94 ba 07 	call	0xf74	; 0xf74 <tdma_init>

  //tdma_aes_setkey(aes_key);
  //tdma_aes_enable();

  tdma_tx_slot_add (mac_address&0xFFFF);
    6072:	80 91 ed 06 	lds	r24, 0x06ED
    6076:	90 91 ee 06 	lds	r25, 0x06EE
    607a:	0e 94 00 06 	call	0xc00	; 0xc00 <tdma_tx_slot_add>

  nrk_led_clr(ORANGE_LED);
    607e:	82 e0       	ldi	r24, 0x02	; 2
    6080:	90 e0       	ldi	r25, 0x00	; 0
    6082:	0e 94 0e 15 	call	0x2a1c	; 0x2a1c <nrk_led_clr>
  nrk_led_clr(BLUE_LED);
    6086:	83 e0       	ldi	r24, 0x03	; 3
    6088:	90 e0       	ldi	r25, 0x00	; 0
    608a:	0e 94 0e 15 	call	0x2a1c	; 0x2a1c <nrk_led_clr>
  nrk_led_clr(GREEN_LED);
    608e:	81 e0       	ldi	r24, 0x01	; 1
    6090:	90 e0       	ldi	r25, 0x00	; 0
    6092:	0e 94 0e 15 	call	0x2a1c	; 0x2a1c <nrk_led_clr>
  nrk_led_clr(RED_LED);
    6096:	80 e0       	ldi	r24, 0x00	; 0
    6098:	90 e0       	ldi	r25, 0x00	; 0
    609a:	0e 94 0e 15 	call	0x2a1c	; 0x2a1c <nrk_led_clr>
 
  nrk_time_set(0,0);
    609e:	20 e0       	ldi	r18, 0x00	; 0
    60a0:	30 e0       	ldi	r19, 0x00	; 0
    60a2:	a9 01       	movw	r20, r18
    60a4:	60 e0       	ldi	r22, 0x00	; 0
    60a6:	70 e0       	ldi	r23, 0x00	; 0
    60a8:	cb 01       	movw	r24, r22
    60aa:	0e 94 29 26 	call	0x4c52	; 0x4c52 <nrk_time_set>
  nrk_create_taskset();
    60ae:	0e 94 4f 04 	call	0x89e	; 0x89e <nrk_create_taskset>
  nrk_start();
    60b2:	0e 94 0f 17 	call	0x2e1e	; 0x2e1e <nrk_start>
    60b6:	0f 90       	pop	r0
    60b8:	0f 90       	pop	r0
    60ba:	0f 90       	pop	r0
    60bc:	0f 90       	pop	r0
  
  return 0;
}
    60be:	80 e0       	ldi	r24, 0x00	; 0
    60c0:	90 e0       	ldi	r25, 0x00	; 0
    60c2:	08 95       	ret

000060c4 <vfprintf>:
    60c4:	6f 92       	push	r6
    60c6:	7f 92       	push	r7
    60c8:	8f 92       	push	r8
    60ca:	9f 92       	push	r9
    60cc:	af 92       	push	r10
    60ce:	bf 92       	push	r11
    60d0:	cf 92       	push	r12
    60d2:	df 92       	push	r13
    60d4:	ef 92       	push	r14
    60d6:	ff 92       	push	r15
    60d8:	0f 93       	push	r16
    60da:	1f 93       	push	r17
    60dc:	cf 93       	push	r28
    60de:	df 93       	push	r29
    60e0:	cd b7       	in	r28, 0x3d	; 61
    60e2:	de b7       	in	r29, 0x3e	; 62
    60e4:	2c 97       	sbiw	r28, 0x0c	; 12
    60e6:	0f b6       	in	r0, 0x3f	; 63
    60e8:	f8 94       	cli
    60ea:	de bf       	out	0x3e, r29	; 62
    60ec:	0f be       	out	0x3f, r0	; 63
    60ee:	cd bf       	out	0x3d, r28	; 61
    60f0:	6c 01       	movw	r12, r24
    60f2:	5b 01       	movw	r10, r22
    60f4:	7a 01       	movw	r14, r20
    60f6:	fc 01       	movw	r30, r24
    60f8:	17 82       	std	Z+7, r1	; 0x07
    60fa:	16 82       	std	Z+6, r1	; 0x06
    60fc:	83 81       	ldd	r24, Z+3	; 0x03
    60fe:	81 ff       	sbrs	r24, 1
    6100:	0e c1       	rjmp	.+540    	; 0x631e <vfprintf+0x25a>
    6102:	ce 01       	movw	r24, r28
    6104:	01 96       	adiw	r24, 0x01	; 1
    6106:	4c 01       	movw	r8, r24
    6108:	f6 01       	movw	r30, r12
    610a:	03 81       	ldd	r16, Z+3	; 0x03
    610c:	f5 01       	movw	r30, r10
    610e:	03 fd       	sbrc	r16, 3
    6110:	15 91       	lpm	r17, Z+
    6112:	03 ff       	sbrs	r16, 3
    6114:	11 91       	ld	r17, Z+
    6116:	5f 01       	movw	r10, r30
    6118:	11 23       	and	r17, r17
    611a:	09 f4       	brne	.+2      	; 0x611e <vfprintf+0x5a>
    611c:	fc c0       	rjmp	.+504    	; 0x6316 <vfprintf+0x252>
    611e:	15 32       	cpi	r17, 0x25	; 37
    6120:	49 f4       	brne	.+18     	; 0x6134 <vfprintf+0x70>
    6122:	03 fd       	sbrc	r16, 3
    6124:	15 91       	lpm	r17, Z+
    6126:	03 ff       	sbrs	r16, 3
    6128:	11 91       	ld	r17, Z+
    612a:	5f 01       	movw	r10, r30
    612c:	15 32       	cpi	r17, 0x25	; 37
    612e:	11 f0       	breq	.+4      	; 0x6134 <vfprintf+0x70>
    6130:	20 e0       	ldi	r18, 0x00	; 0
    6132:	1b c0       	rjmp	.+54     	; 0x616a <vfprintf+0xa6>
    6134:	b6 01       	movw	r22, r12
    6136:	81 2f       	mov	r24, r17
    6138:	90 e0       	ldi	r25, 0x00	; 0
    613a:	0e 94 e2 32 	call	0x65c4	; 0x65c4 <fputc>
    613e:	37 01       	movw	r6, r14
    6140:	73 01       	movw	r14, r6
    6142:	e2 cf       	rjmp	.-60     	; 0x6108 <vfprintf+0x44>
    6144:	11 23       	and	r17, r17
    6146:	09 f4       	brne	.+2      	; 0x614a <vfprintf+0x86>
    6148:	e6 c0       	rjmp	.+460    	; 0x6316 <vfprintf+0x252>
    614a:	61 2f       	mov	r22, r17
    614c:	70 e0       	ldi	r23, 0x00	; 0
    614e:	8d ed       	ldi	r24, 0xDD	; 221
    6150:	95 e0       	ldi	r25, 0x05	; 5
    6152:	2c 87       	std	Y+12, r18	; 0x0c
    6154:	0e 94 75 32 	call	0x64ea	; 0x64ea <strchr_P>
    6158:	2c 85       	ldd	r18, Y+12	; 0x0c
    615a:	89 2b       	or	r24, r25
    615c:	49 f0       	breq	.+18     	; 0x6170 <vfprintf+0xac>
    615e:	f5 01       	movw	r30, r10
    6160:	03 fd       	sbrc	r16, 3
    6162:	15 91       	lpm	r17, Z+
    6164:	03 ff       	sbrs	r16, 3
    6166:	11 91       	ld	r17, Z+
    6168:	5f 01       	movw	r10, r30
    616a:	27 ff       	sbrs	r18, 7
    616c:	eb cf       	rjmp	.-42     	; 0x6144 <vfprintf+0x80>
    616e:	09 c0       	rjmp	.+18     	; 0x6182 <vfprintf+0xbe>
    6170:	13 32       	cpi	r17, 0x23	; 35
    6172:	29 f0       	breq	.+10     	; 0x617e <vfprintf+0xba>
    6174:	1c 36       	cpi	r17, 0x6C	; 108
    6176:	09 f0       	breq	.+2      	; 0x617a <vfprintf+0xb6>
    6178:	d5 c0       	rjmp	.+426    	; 0x6324 <vfprintf+0x260>
    617a:	20 68       	ori	r18, 0x80	; 128
    617c:	f0 cf       	rjmp	.-32     	; 0x615e <vfprintf+0x9a>
    617e:	20 e1       	ldi	r18, 0x10	; 16
    6180:	ee cf       	rjmp	.-36     	; 0x615e <vfprintf+0x9a>
    6182:	02 2f       	mov	r16, r18
    6184:	11 23       	and	r17, r17
    6186:	09 f4       	brne	.+2      	; 0x618a <vfprintf+0xc6>
    6188:	c6 c0       	rjmp	.+396    	; 0x6316 <vfprintf+0x252>
    618a:	61 2f       	mov	r22, r17
    618c:	70 e0       	ldi	r23, 0x00	; 0
    618e:	86 ed       	ldi	r24, 0xD6	; 214
    6190:	95 e0       	ldi	r25, 0x05	; 5
    6192:	2c 87       	std	Y+12, r18	; 0x0c
    6194:	0e 94 75 32 	call	0x64ea	; 0x64ea <strchr_P>
    6198:	2c 85       	ldd	r18, Y+12	; 0x0c
    619a:	89 2b       	or	r24, r25
    619c:	41 f0       	breq	.+16     	; 0x61ae <vfprintf+0xea>
    619e:	37 01       	movw	r6, r14
    61a0:	f4 e0       	ldi	r31, 0x04	; 4
    61a2:	6f 0e       	add	r6, r31
    61a4:	71 1c       	adc	r7, r1
    61a6:	b6 01       	movw	r22, r12
    61a8:	8f e3       	ldi	r24, 0x3F	; 63
    61aa:	90 e0       	ldi	r25, 0x00	; 0
    61ac:	11 c0       	rjmp	.+34     	; 0x61d0 <vfprintf+0x10c>
    61ae:	13 36       	cpi	r17, 0x63	; 99
    61b0:	39 f0       	breq	.+14     	; 0x61c0 <vfprintf+0xfc>
    61b2:	13 37       	cpi	r17, 0x73	; 115
    61b4:	81 f0       	breq	.+32     	; 0x61d6 <vfprintf+0x112>
    61b6:	13 35       	cpi	r17, 0x53	; 83
    61b8:	19 f5       	brne	.+70     	; 0x6200 <vfprintf+0x13c>
    61ba:	02 2f       	mov	r16, r18
    61bc:	01 60       	ori	r16, 0x01	; 1
    61be:	0b c0       	rjmp	.+22     	; 0x61d6 <vfprintf+0x112>
    61c0:	37 01       	movw	r6, r14
    61c2:	82 e0       	ldi	r24, 0x02	; 2
    61c4:	68 0e       	add	r6, r24
    61c6:	71 1c       	adc	r7, r1
    61c8:	b6 01       	movw	r22, r12
    61ca:	f7 01       	movw	r30, r14
    61cc:	80 81       	ld	r24, Z
    61ce:	91 81       	ldd	r25, Z+1	; 0x01
    61d0:	0e 94 e2 32 	call	0x65c4	; 0x65c4 <fputc>
    61d4:	b5 cf       	rjmp	.-150    	; 0x6140 <vfprintf+0x7c>
    61d6:	37 01       	movw	r6, r14
    61d8:	f2 e0       	ldi	r31, 0x02	; 2
    61da:	6f 0e       	add	r6, r31
    61dc:	71 1c       	adc	r7, r1
    61de:	f7 01       	movw	r30, r14
    61e0:	e0 80       	ld	r14, Z
    61e2:	f1 80       	ldd	r15, Z+1	; 0x01
    61e4:	f7 01       	movw	r30, r14
    61e6:	00 fd       	sbrc	r16, 0
    61e8:	85 91       	lpm	r24, Z+
    61ea:	00 ff       	sbrs	r16, 0
    61ec:	81 91       	ld	r24, Z+
    61ee:	7f 01       	movw	r14, r30
    61f0:	88 23       	and	r24, r24
    61f2:	09 f4       	brne	.+2      	; 0x61f6 <vfprintf+0x132>
    61f4:	a5 cf       	rjmp	.-182    	; 0x6140 <vfprintf+0x7c>
    61f6:	b6 01       	movw	r22, r12
    61f8:	90 e0       	ldi	r25, 0x00	; 0
    61fa:	0e 94 e2 32 	call	0x65c4	; 0x65c4 <fputc>
    61fe:	f2 cf       	rjmp	.-28     	; 0x61e4 <vfprintf+0x120>
    6200:	14 36       	cpi	r17, 0x64	; 100
    6202:	11 f0       	breq	.+4      	; 0x6208 <vfprintf+0x144>
    6204:	19 36       	cpi	r17, 0x69	; 105
    6206:	29 f5       	brne	.+74     	; 0x6252 <vfprintf+0x18e>
    6208:	37 01       	movw	r6, r14
    620a:	27 ff       	sbrs	r18, 7
    620c:	09 c0       	rjmp	.+18     	; 0x6220 <vfprintf+0x15c>
    620e:	f4 e0       	ldi	r31, 0x04	; 4
    6210:	6f 0e       	add	r6, r31
    6212:	71 1c       	adc	r7, r1
    6214:	f7 01       	movw	r30, r14
    6216:	60 81       	ld	r22, Z
    6218:	71 81       	ldd	r23, Z+1	; 0x01
    621a:	82 81       	ldd	r24, Z+2	; 0x02
    621c:	93 81       	ldd	r25, Z+3	; 0x03
    621e:	0a c0       	rjmp	.+20     	; 0x6234 <vfprintf+0x170>
    6220:	f2 e0       	ldi	r31, 0x02	; 2
    6222:	6f 0e       	add	r6, r31
    6224:	71 1c       	adc	r7, r1
    6226:	f7 01       	movw	r30, r14
    6228:	60 81       	ld	r22, Z
    622a:	71 81       	ldd	r23, Z+1	; 0x01
    622c:	88 27       	eor	r24, r24
    622e:	77 fd       	sbrc	r23, 7
    6230:	80 95       	com	r24
    6232:	98 2f       	mov	r25, r24
    6234:	02 2f       	mov	r16, r18
    6236:	0f 7e       	andi	r16, 0xEF	; 239
    6238:	97 ff       	sbrs	r25, 7
    623a:	08 c0       	rjmp	.+16     	; 0x624c <vfprintf+0x188>
    623c:	90 95       	com	r25
    623e:	80 95       	com	r24
    6240:	70 95       	com	r23
    6242:	61 95       	neg	r22
    6244:	7f 4f       	sbci	r23, 0xFF	; 255
    6246:	8f 4f       	sbci	r24, 0xFF	; 255
    6248:	9f 4f       	sbci	r25, 0xFF	; 255
    624a:	00 64       	ori	r16, 0x40	; 64
    624c:	2a e0       	ldi	r18, 0x0A	; 10
    624e:	30 e0       	ldi	r19, 0x00	; 0
    6250:	33 c0       	rjmp	.+102    	; 0x62b8 <vfprintf+0x1f4>
    6252:	10 37       	cpi	r17, 0x70	; 112
    6254:	99 f0       	breq	.+38     	; 0x627c <vfprintf+0x1b8>
    6256:	40 f4       	brcc	.+16     	; 0x6268 <vfprintf+0x1a4>
    6258:	18 35       	cpi	r17, 0x58	; 88
    625a:	b1 f0       	breq	.+44     	; 0x6288 <vfprintf+0x1c4>
    625c:	1f 36       	cpi	r17, 0x6F	; 111
    625e:	09 f0       	breq	.+2      	; 0x6262 <vfprintf+0x19e>
    6260:	5a c0       	rjmp	.+180    	; 0x6316 <vfprintf+0x252>
    6262:	28 e0       	ldi	r18, 0x08	; 8
    6264:	30 e0       	ldi	r19, 0x00	; 0
    6266:	14 c0       	rjmp	.+40     	; 0x6290 <vfprintf+0x1cc>
    6268:	15 37       	cpi	r17, 0x75	; 117
    626a:	19 f0       	breq	.+6      	; 0x6272 <vfprintf+0x1ae>
    626c:	18 37       	cpi	r17, 0x78	; 120
    626e:	41 f0       	breq	.+16     	; 0x6280 <vfprintf+0x1bc>
    6270:	52 c0       	rjmp	.+164    	; 0x6316 <vfprintf+0x252>
    6272:	02 2f       	mov	r16, r18
    6274:	0f 7e       	andi	r16, 0xEF	; 239
    6276:	2a e0       	ldi	r18, 0x0A	; 10
    6278:	30 e0       	ldi	r19, 0x00	; 0
    627a:	0a c0       	rjmp	.+20     	; 0x6290 <vfprintf+0x1cc>
    627c:	02 2f       	mov	r16, r18
    627e:	00 61       	ori	r16, 0x10	; 16
    6280:	04 62       	ori	r16, 0x24	; 36
    6282:	20 e1       	ldi	r18, 0x10	; 16
    6284:	30 e0       	ldi	r19, 0x00	; 0
    6286:	04 c0       	rjmp	.+8      	; 0x6290 <vfprintf+0x1cc>
    6288:	02 2f       	mov	r16, r18
    628a:	04 60       	ori	r16, 0x04	; 4
    628c:	20 e1       	ldi	r18, 0x10	; 16
    628e:	32 e0       	ldi	r19, 0x02	; 2
    6290:	37 01       	movw	r6, r14
    6292:	07 ff       	sbrs	r16, 7
    6294:	09 c0       	rjmp	.+18     	; 0x62a8 <vfprintf+0x1e4>
    6296:	f4 e0       	ldi	r31, 0x04	; 4
    6298:	6f 0e       	add	r6, r31
    629a:	71 1c       	adc	r7, r1
    629c:	f7 01       	movw	r30, r14
    629e:	60 81       	ld	r22, Z
    62a0:	71 81       	ldd	r23, Z+1	; 0x01
    62a2:	82 81       	ldd	r24, Z+2	; 0x02
    62a4:	93 81       	ldd	r25, Z+3	; 0x03
    62a6:	08 c0       	rjmp	.+16     	; 0x62b8 <vfprintf+0x1f4>
    62a8:	f2 e0       	ldi	r31, 0x02	; 2
    62aa:	6f 0e       	add	r6, r31
    62ac:	71 1c       	adc	r7, r1
    62ae:	f7 01       	movw	r30, r14
    62b0:	60 81       	ld	r22, Z
    62b2:	71 81       	ldd	r23, Z+1	; 0x01
    62b4:	80 e0       	ldi	r24, 0x00	; 0
    62b6:	90 e0       	ldi	r25, 0x00	; 0
    62b8:	a4 01       	movw	r20, r8
    62ba:	0e 94 94 33 	call	0x6728	; 0x6728 <__ultoa_invert>
    62be:	18 2f       	mov	r17, r24
    62c0:	18 19       	sub	r17, r8
    62c2:	06 ff       	sbrs	r16, 6
    62c4:	05 c0       	rjmp	.+10     	; 0x62d0 <vfprintf+0x20c>
    62c6:	b6 01       	movw	r22, r12
    62c8:	8d e2       	ldi	r24, 0x2D	; 45
    62ca:	90 e0       	ldi	r25, 0x00	; 0
    62cc:	0e 94 e2 32 	call	0x65c4	; 0x65c4 <fputc>
    62d0:	04 ff       	sbrs	r16, 4
    62d2:	15 c0       	rjmp	.+42     	; 0x62fe <vfprintf+0x23a>
    62d4:	fe 01       	movw	r30, r28
    62d6:	e1 0f       	add	r30, r17
    62d8:	f1 1d       	adc	r31, r1
    62da:	80 81       	ld	r24, Z
    62dc:	80 33       	cpi	r24, 0x30	; 48
    62de:	79 f0       	breq	.+30     	; 0x62fe <vfprintf+0x23a>
    62e0:	b6 01       	movw	r22, r12
    62e2:	80 e3       	ldi	r24, 0x30	; 48
    62e4:	90 e0       	ldi	r25, 0x00	; 0
    62e6:	0e 94 e2 32 	call	0x65c4	; 0x65c4 <fputc>
    62ea:	02 ff       	sbrs	r16, 2
    62ec:	08 c0       	rjmp	.+16     	; 0x62fe <vfprintf+0x23a>
    62ee:	00 72       	andi	r16, 0x20	; 32
    62f0:	80 2f       	mov	r24, r16
    62f2:	90 e0       	ldi	r25, 0x00	; 0
    62f4:	b6 01       	movw	r22, r12
    62f6:	88 5a       	subi	r24, 0xA8	; 168
    62f8:	9f 4f       	sbci	r25, 0xFF	; 255
    62fa:	0e 94 e2 32 	call	0x65c4	; 0x65c4 <fputc>
    62fe:	11 50       	subi	r17, 0x01	; 1
    6300:	f4 01       	movw	r30, r8
    6302:	e1 0f       	add	r30, r17
    6304:	f1 1d       	adc	r31, r1
    6306:	80 81       	ld	r24, Z
    6308:	b6 01       	movw	r22, r12
    630a:	90 e0       	ldi	r25, 0x00	; 0
    630c:	0e 94 e2 32 	call	0x65c4	; 0x65c4 <fputc>
    6310:	11 11       	cpse	r17, r1
    6312:	f5 cf       	rjmp	.-22     	; 0x62fe <vfprintf+0x23a>
    6314:	15 cf       	rjmp	.-470    	; 0x6140 <vfprintf+0x7c>
    6316:	f6 01       	movw	r30, r12
    6318:	86 81       	ldd	r24, Z+6	; 0x06
    631a:	97 81       	ldd	r25, Z+7	; 0x07
    631c:	05 c0       	rjmp	.+10     	; 0x6328 <vfprintf+0x264>
    631e:	8f ef       	ldi	r24, 0xFF	; 255
    6320:	9f ef       	ldi	r25, 0xFF	; 255
    6322:	02 c0       	rjmp	.+4      	; 0x6328 <vfprintf+0x264>
    6324:	02 2f       	mov	r16, r18
    6326:	31 cf       	rjmp	.-414    	; 0x618a <vfprintf+0xc6>
    6328:	2c 96       	adiw	r28, 0x0c	; 12
    632a:	0f b6       	in	r0, 0x3f	; 63
    632c:	f8 94       	cli
    632e:	de bf       	out	0x3e, r29	; 62
    6330:	0f be       	out	0x3f, r0	; 63
    6332:	cd bf       	out	0x3d, r28	; 61
    6334:	df 91       	pop	r29
    6336:	cf 91       	pop	r28
    6338:	1f 91       	pop	r17
    633a:	0f 91       	pop	r16
    633c:	ff 90       	pop	r15
    633e:	ef 90       	pop	r14
    6340:	df 90       	pop	r13
    6342:	cf 90       	pop	r12
    6344:	bf 90       	pop	r11
    6346:	af 90       	pop	r10
    6348:	9f 90       	pop	r9
    634a:	8f 90       	pop	r8
    634c:	7f 90       	pop	r7
    634e:	6f 90       	pop	r6
    6350:	08 95       	ret

00006352 <__usmulhisi3>:
    6352:	0e 94 66 32 	call	0x64cc	; 0x64cc <__umulhisi3>

00006356 <__usmulhisi3_tail>:
    6356:	b7 ff       	sbrs	r27, 7
    6358:	08 95       	ret
    635a:	82 1b       	sub	r24, r18
    635c:	93 0b       	sbc	r25, r19
    635e:	08 95       	ret

00006360 <__muluhisi3>:
    6360:	0e 94 66 32 	call	0x64cc	; 0x64cc <__umulhisi3>
    6364:	a5 9f       	mul	r26, r21
    6366:	90 0d       	add	r25, r0
    6368:	b4 9f       	mul	r27, r20
    636a:	90 0d       	add	r25, r0
    636c:	a4 9f       	mul	r26, r20
    636e:	80 0d       	add	r24, r0
    6370:	91 1d       	adc	r25, r1
    6372:	11 24       	eor	r1, r1
    6374:	08 95       	ret

00006376 <__mulsi3>:
    6376:	db 01       	movw	r26, r22
    6378:	8f 93       	push	r24
    637a:	9f 93       	push	r25
    637c:	0e 94 b0 31 	call	0x6360	; 0x6360 <__muluhisi3>
    6380:	bf 91       	pop	r27
    6382:	af 91       	pop	r26
    6384:	a2 9f       	mul	r26, r18
    6386:	80 0d       	add	r24, r0
    6388:	91 1d       	adc	r25, r1
    638a:	a3 9f       	mul	r26, r19
    638c:	90 0d       	add	r25, r0
    638e:	b2 9f       	mul	r27, r18
    6390:	90 0d       	add	r25, r0
    6392:	11 24       	eor	r1, r1
    6394:	08 95       	ret

00006396 <__udivmodhi4>:
    6396:	aa 1b       	sub	r26, r26
    6398:	bb 1b       	sub	r27, r27
    639a:	51 e1       	ldi	r21, 0x11	; 17
    639c:	07 c0       	rjmp	.+14     	; 0x63ac <__udivmodhi4_ep>

0000639e <__udivmodhi4_loop>:
    639e:	aa 1f       	adc	r26, r26
    63a0:	bb 1f       	adc	r27, r27
    63a2:	a6 17       	cp	r26, r22
    63a4:	b7 07       	cpc	r27, r23
    63a6:	10 f0       	brcs	.+4      	; 0x63ac <__udivmodhi4_ep>
    63a8:	a6 1b       	sub	r26, r22
    63aa:	b7 0b       	sbc	r27, r23

000063ac <__udivmodhi4_ep>:
    63ac:	88 1f       	adc	r24, r24
    63ae:	99 1f       	adc	r25, r25
    63b0:	5a 95       	dec	r21
    63b2:	a9 f7       	brne	.-22     	; 0x639e <__udivmodhi4_loop>
    63b4:	80 95       	com	r24
    63b6:	90 95       	com	r25
    63b8:	bc 01       	movw	r22, r24
    63ba:	cd 01       	movw	r24, r26
    63bc:	08 95       	ret

000063be <__udivmodsi4>:
    63be:	a1 e2       	ldi	r26, 0x21	; 33
    63c0:	1a 2e       	mov	r1, r26
    63c2:	aa 1b       	sub	r26, r26
    63c4:	bb 1b       	sub	r27, r27
    63c6:	fd 01       	movw	r30, r26
    63c8:	0d c0       	rjmp	.+26     	; 0x63e4 <__udivmodsi4_ep>

000063ca <__udivmodsi4_loop>:
    63ca:	aa 1f       	adc	r26, r26
    63cc:	bb 1f       	adc	r27, r27
    63ce:	ee 1f       	adc	r30, r30
    63d0:	ff 1f       	adc	r31, r31
    63d2:	a2 17       	cp	r26, r18
    63d4:	b3 07       	cpc	r27, r19
    63d6:	e4 07       	cpc	r30, r20
    63d8:	f5 07       	cpc	r31, r21
    63da:	20 f0       	brcs	.+8      	; 0x63e4 <__udivmodsi4_ep>
    63dc:	a2 1b       	sub	r26, r18
    63de:	b3 0b       	sbc	r27, r19
    63e0:	e4 0b       	sbc	r30, r20
    63e2:	f5 0b       	sbc	r31, r21

000063e4 <__udivmodsi4_ep>:
    63e4:	66 1f       	adc	r22, r22
    63e6:	77 1f       	adc	r23, r23
    63e8:	88 1f       	adc	r24, r24
    63ea:	99 1f       	adc	r25, r25
    63ec:	1a 94       	dec	r1
    63ee:	69 f7       	brne	.-38     	; 0x63ca <__udivmodsi4_loop>
    63f0:	60 95       	com	r22
    63f2:	70 95       	com	r23
    63f4:	80 95       	com	r24
    63f6:	90 95       	com	r25
    63f8:	9b 01       	movw	r18, r22
    63fa:	ac 01       	movw	r20, r24
    63fc:	bd 01       	movw	r22, r26
    63fe:	cf 01       	movw	r24, r30
    6400:	08 95       	ret

00006402 <__umoddi3>:
    6402:	68 94       	set
    6404:	01 c0       	rjmp	.+2      	; 0x6408 <__udivdi3_umoddi3>

00006406 <__udivdi3>:
    6406:	e8 94       	clt

00006408 <__udivdi3_umoddi3>:
    6408:	8f 92       	push	r8
    640a:	9f 92       	push	r9
    640c:	cf 93       	push	r28
    640e:	df 93       	push	r29
    6410:	0e 94 0f 32 	call	0x641e	; 0x641e <__udivmod64>
    6414:	df 91       	pop	r29
    6416:	cf 91       	pop	r28
    6418:	9f 90       	pop	r9
    641a:	8f 90       	pop	r8
    641c:	08 95       	ret

0000641e <__udivmod64>:
    641e:	88 24       	eor	r8, r8
    6420:	99 24       	eor	r9, r9
    6422:	f4 01       	movw	r30, r8
    6424:	e4 01       	movw	r28, r8
    6426:	b0 e4       	ldi	r27, 0x40	; 64
    6428:	9f 93       	push	r25
    642a:	aa 27       	eor	r26, r26
    642c:	9a 15       	cp	r25, r10
    642e:	8b 04       	cpc	r8, r11
    6430:	9c 04       	cpc	r9, r12
    6432:	ed 05       	cpc	r30, r13
    6434:	fe 05       	cpc	r31, r14
    6436:	cf 05       	cpc	r28, r15
    6438:	d0 07       	cpc	r29, r16
    643a:	a1 07       	cpc	r26, r17
    643c:	98 f4       	brcc	.+38     	; 0x6464 <__udivmod64+0x46>
    643e:	ad 2f       	mov	r26, r29
    6440:	dc 2f       	mov	r29, r28
    6442:	cf 2f       	mov	r28, r31
    6444:	fe 2f       	mov	r31, r30
    6446:	e9 2d       	mov	r30, r9
    6448:	98 2c       	mov	r9, r8
    644a:	89 2e       	mov	r8, r25
    644c:	98 2f       	mov	r25, r24
    644e:	87 2f       	mov	r24, r23
    6450:	76 2f       	mov	r23, r22
    6452:	65 2f       	mov	r22, r21
    6454:	54 2f       	mov	r21, r20
    6456:	43 2f       	mov	r20, r19
    6458:	32 2f       	mov	r19, r18
    645a:	22 27       	eor	r18, r18
    645c:	b8 50       	subi	r27, 0x08	; 8
    645e:	31 f7       	brne	.-52     	; 0x642c <__udivmod64+0xe>
    6460:	bf 91       	pop	r27
    6462:	27 c0       	rjmp	.+78     	; 0x64b2 <__udivmod64+0x94>
    6464:	1b 2e       	mov	r1, r27
    6466:	bf 91       	pop	r27
    6468:	bb 27       	eor	r27, r27
    646a:	22 0f       	add	r18, r18
    646c:	33 1f       	adc	r19, r19
    646e:	44 1f       	adc	r20, r20
    6470:	55 1f       	adc	r21, r21
    6472:	66 1f       	adc	r22, r22
    6474:	77 1f       	adc	r23, r23
    6476:	88 1f       	adc	r24, r24
    6478:	99 1f       	adc	r25, r25
    647a:	88 1c       	adc	r8, r8
    647c:	99 1c       	adc	r9, r9
    647e:	ee 1f       	adc	r30, r30
    6480:	ff 1f       	adc	r31, r31
    6482:	cc 1f       	adc	r28, r28
    6484:	dd 1f       	adc	r29, r29
    6486:	aa 1f       	adc	r26, r26
    6488:	bb 1f       	adc	r27, r27
    648a:	8a 14       	cp	r8, r10
    648c:	9b 04       	cpc	r9, r11
    648e:	ec 05       	cpc	r30, r12
    6490:	fd 05       	cpc	r31, r13
    6492:	ce 05       	cpc	r28, r14
    6494:	df 05       	cpc	r29, r15
    6496:	a0 07       	cpc	r26, r16
    6498:	b1 07       	cpc	r27, r17
    649a:	48 f0       	brcs	.+18     	; 0x64ae <__udivmod64+0x90>
    649c:	8a 18       	sub	r8, r10
    649e:	9b 08       	sbc	r9, r11
    64a0:	ec 09       	sbc	r30, r12
    64a2:	fd 09       	sbc	r31, r13
    64a4:	ce 09       	sbc	r28, r14
    64a6:	df 09       	sbc	r29, r15
    64a8:	a0 0b       	sbc	r26, r16
    64aa:	b1 0b       	sbc	r27, r17
    64ac:	21 60       	ori	r18, 0x01	; 1
    64ae:	1a 94       	dec	r1
    64b0:	e1 f6       	brne	.-72     	; 0x646a <__udivmod64+0x4c>
    64b2:	2e f4       	brtc	.+10     	; 0x64be <__udivmod64+0xa0>
    64b4:	94 01       	movw	r18, r8
    64b6:	af 01       	movw	r20, r30
    64b8:	be 01       	movw	r22, r28
    64ba:	cd 01       	movw	r24, r26
    64bc:	00 0c       	add	r0, r0
    64be:	08 95       	ret

000064c0 <__tablejump2__>:
    64c0:	ee 0f       	add	r30, r30
    64c2:	ff 1f       	adc	r31, r31

000064c4 <__tablejump__>:
    64c4:	05 90       	lpm	r0, Z+
    64c6:	f4 91       	lpm	r31, Z
    64c8:	e0 2d       	mov	r30, r0
    64ca:	09 94       	ijmp

000064cc <__umulhisi3>:
    64cc:	a2 9f       	mul	r26, r18
    64ce:	b0 01       	movw	r22, r0
    64d0:	b3 9f       	mul	r27, r19
    64d2:	c0 01       	movw	r24, r0
    64d4:	a3 9f       	mul	r26, r19
    64d6:	70 0d       	add	r23, r0
    64d8:	81 1d       	adc	r24, r1
    64da:	11 24       	eor	r1, r1
    64dc:	91 1d       	adc	r25, r1
    64de:	b2 9f       	mul	r27, r18
    64e0:	70 0d       	add	r23, r0
    64e2:	81 1d       	adc	r24, r1
    64e4:	11 24       	eor	r1, r1
    64e6:	91 1d       	adc	r25, r1
    64e8:	08 95       	ret

000064ea <strchr_P>:
    64ea:	fc 01       	movw	r30, r24
    64ec:	05 90       	lpm	r0, Z+
    64ee:	06 16       	cp	r0, r22
    64f0:	21 f0       	breq	.+8      	; 0x64fa <strchr_P+0x10>
    64f2:	00 20       	and	r0, r0
    64f4:	d9 f7       	brne	.-10     	; 0x64ec <strchr_P+0x2>
    64f6:	c0 01       	movw	r24, r0
    64f8:	08 95       	ret
    64fa:	31 97       	sbiw	r30, 0x01	; 1
    64fc:	cf 01       	movw	r24, r30
    64fe:	08 95       	ret

00006500 <memcpy>:
    6500:	fb 01       	movw	r30, r22
    6502:	dc 01       	movw	r26, r24
    6504:	02 c0       	rjmp	.+4      	; 0x650a <memcpy+0xa>
    6506:	01 90       	ld	r0, Z+
    6508:	0d 92       	st	X+, r0
    650a:	41 50       	subi	r20, 0x01	; 1
    650c:	50 40       	sbci	r21, 0x00	; 0
    650e:	d8 f7       	brcc	.-10     	; 0x6506 <memcpy+0x6>
    6510:	08 95       	ret

00006512 <strncmp>:
    6512:	fb 01       	movw	r30, r22
    6514:	dc 01       	movw	r26, r24
    6516:	41 50       	subi	r20, 0x01	; 1
    6518:	50 40       	sbci	r21, 0x00	; 0
    651a:	30 f0       	brcs	.+12     	; 0x6528 <strncmp+0x16>
    651c:	8d 91       	ld	r24, X+
    651e:	01 90       	ld	r0, Z+
    6520:	80 19       	sub	r24, r0
    6522:	19 f4       	brne	.+6      	; 0x652a <strncmp+0x18>
    6524:	00 20       	and	r0, r0
    6526:	b9 f7       	brne	.-18     	; 0x6516 <strncmp+0x4>
    6528:	88 1b       	sub	r24, r24
    652a:	99 0b       	sbc	r25, r25
    652c:	08 95       	ret

0000652e <fdevopen>:
    652e:	0f 93       	push	r16
    6530:	1f 93       	push	r17
    6532:	cf 93       	push	r28
    6534:	df 93       	push	r29
    6536:	00 97       	sbiw	r24, 0x00	; 0
    6538:	31 f4       	brne	.+12     	; 0x6546 <fdevopen+0x18>
    653a:	61 15       	cp	r22, r1
    653c:	71 05       	cpc	r23, r1
    653e:	19 f4       	brne	.+6      	; 0x6546 <fdevopen+0x18>
    6540:	80 e0       	ldi	r24, 0x00	; 0
    6542:	90 e0       	ldi	r25, 0x00	; 0
    6544:	3a c0       	rjmp	.+116    	; 0x65ba <fdevopen+0x8c>
    6546:	8b 01       	movw	r16, r22
    6548:	ec 01       	movw	r28, r24
    654a:	6e e0       	ldi	r22, 0x0E	; 14
    654c:	70 e0       	ldi	r23, 0x00	; 0
    654e:	81 e0       	ldi	r24, 0x01	; 1
    6550:	90 e0       	ldi	r25, 0x00	; 0
    6552:	0e 94 08 34 	call	0x6810	; 0x6810 <calloc>
    6556:	fc 01       	movw	r30, r24
    6558:	00 97       	sbiw	r24, 0x00	; 0
    655a:	91 f3       	breq	.-28     	; 0x6540 <fdevopen+0x12>
    655c:	80 e8       	ldi	r24, 0x80	; 128
    655e:	83 83       	std	Z+3, r24	; 0x03
    6560:	01 15       	cp	r16, r1
    6562:	11 05       	cpc	r17, r1
    6564:	71 f0       	breq	.+28     	; 0x6582 <fdevopen+0x54>
    6566:	13 87       	std	Z+11, r17	; 0x0b
    6568:	02 87       	std	Z+10, r16	; 0x0a
    656a:	81 e8       	ldi	r24, 0x81	; 129
    656c:	83 83       	std	Z+3, r24	; 0x03
    656e:	80 91 5e 0b 	lds	r24, 0x0B5E
    6572:	90 91 5f 0b 	lds	r25, 0x0B5F
    6576:	89 2b       	or	r24, r25
    6578:	21 f4       	brne	.+8      	; 0x6582 <fdevopen+0x54>
    657a:	f0 93 5f 0b 	sts	0x0B5F, r31
    657e:	e0 93 5e 0b 	sts	0x0B5E, r30
    6582:	20 97       	sbiw	r28, 0x00	; 0
    6584:	c9 f0       	breq	.+50     	; 0x65b8 <fdevopen+0x8a>
    6586:	d1 87       	std	Z+9, r29	; 0x09
    6588:	c0 87       	std	Z+8, r28	; 0x08
    658a:	83 81       	ldd	r24, Z+3	; 0x03
    658c:	82 60       	ori	r24, 0x02	; 2
    658e:	83 83       	std	Z+3, r24	; 0x03
    6590:	80 91 60 0b 	lds	r24, 0x0B60
    6594:	90 91 61 0b 	lds	r25, 0x0B61
    6598:	89 2b       	or	r24, r25
    659a:	71 f4       	brne	.+28     	; 0x65b8 <fdevopen+0x8a>
    659c:	f0 93 61 0b 	sts	0x0B61, r31
    65a0:	e0 93 60 0b 	sts	0x0B60, r30
    65a4:	80 91 62 0b 	lds	r24, 0x0B62
    65a8:	90 91 63 0b 	lds	r25, 0x0B63
    65ac:	89 2b       	or	r24, r25
    65ae:	21 f4       	brne	.+8      	; 0x65b8 <fdevopen+0x8a>
    65b0:	f0 93 63 0b 	sts	0x0B63, r31
    65b4:	e0 93 62 0b 	sts	0x0B62, r30
    65b8:	cf 01       	movw	r24, r30
    65ba:	df 91       	pop	r29
    65bc:	cf 91       	pop	r28
    65be:	1f 91       	pop	r17
    65c0:	0f 91       	pop	r16
    65c2:	08 95       	ret

000065c4 <fputc>:
    65c4:	0f 93       	push	r16
    65c6:	1f 93       	push	r17
    65c8:	cf 93       	push	r28
    65ca:	df 93       	push	r29
    65cc:	fb 01       	movw	r30, r22
    65ce:	23 81       	ldd	r18, Z+3	; 0x03
    65d0:	21 fd       	sbrc	r18, 1
    65d2:	03 c0       	rjmp	.+6      	; 0x65da <fputc+0x16>
    65d4:	8f ef       	ldi	r24, 0xFF	; 255
    65d6:	9f ef       	ldi	r25, 0xFF	; 255
    65d8:	28 c0       	rjmp	.+80     	; 0x662a <fputc+0x66>
    65da:	22 ff       	sbrs	r18, 2
    65dc:	16 c0       	rjmp	.+44     	; 0x660a <fputc+0x46>
    65de:	46 81       	ldd	r20, Z+6	; 0x06
    65e0:	57 81       	ldd	r21, Z+7	; 0x07
    65e2:	24 81       	ldd	r18, Z+4	; 0x04
    65e4:	35 81       	ldd	r19, Z+5	; 0x05
    65e6:	42 17       	cp	r20, r18
    65e8:	53 07       	cpc	r21, r19
    65ea:	44 f4       	brge	.+16     	; 0x65fc <fputc+0x38>
    65ec:	a0 81       	ld	r26, Z
    65ee:	b1 81       	ldd	r27, Z+1	; 0x01
    65f0:	9d 01       	movw	r18, r26
    65f2:	2f 5f       	subi	r18, 0xFF	; 255
    65f4:	3f 4f       	sbci	r19, 0xFF	; 255
    65f6:	31 83       	std	Z+1, r19	; 0x01
    65f8:	20 83       	st	Z, r18
    65fa:	8c 93       	st	X, r24
    65fc:	26 81       	ldd	r18, Z+6	; 0x06
    65fe:	37 81       	ldd	r19, Z+7	; 0x07
    6600:	2f 5f       	subi	r18, 0xFF	; 255
    6602:	3f 4f       	sbci	r19, 0xFF	; 255
    6604:	37 83       	std	Z+7, r19	; 0x07
    6606:	26 83       	std	Z+6, r18	; 0x06
    6608:	10 c0       	rjmp	.+32     	; 0x662a <fputc+0x66>
    660a:	eb 01       	movw	r28, r22
    660c:	09 2f       	mov	r16, r25
    660e:	18 2f       	mov	r17, r24
    6610:	00 84       	ldd	r0, Z+8	; 0x08
    6612:	f1 85       	ldd	r31, Z+9	; 0x09
    6614:	e0 2d       	mov	r30, r0
    6616:	09 95       	icall
    6618:	89 2b       	or	r24, r25
    661a:	e1 f6       	brne	.-72     	; 0x65d4 <fputc+0x10>
    661c:	8e 81       	ldd	r24, Y+6	; 0x06
    661e:	9f 81       	ldd	r25, Y+7	; 0x07
    6620:	01 96       	adiw	r24, 0x01	; 1
    6622:	9f 83       	std	Y+7, r25	; 0x07
    6624:	8e 83       	std	Y+6, r24	; 0x06
    6626:	81 2f       	mov	r24, r17
    6628:	90 2f       	mov	r25, r16
    662a:	df 91       	pop	r29
    662c:	cf 91       	pop	r28
    662e:	1f 91       	pop	r17
    6630:	0f 91       	pop	r16
    6632:	08 95       	ret

00006634 <printf>:
    6634:	cf 93       	push	r28
    6636:	df 93       	push	r29
    6638:	cd b7       	in	r28, 0x3d	; 61
    663a:	de b7       	in	r29, 0x3e	; 62
    663c:	ae 01       	movw	r20, r28
    663e:	4b 5f       	subi	r20, 0xFB	; 251
    6640:	5f 4f       	sbci	r21, 0xFF	; 255
    6642:	fa 01       	movw	r30, r20
    6644:	61 91       	ld	r22, Z+
    6646:	71 91       	ld	r23, Z+
    6648:	af 01       	movw	r20, r30
    664a:	80 91 60 0b 	lds	r24, 0x0B60
    664e:	90 91 61 0b 	lds	r25, 0x0B61
    6652:	0e 94 62 30 	call	0x60c4	; 0x60c4 <vfprintf>
    6656:	df 91       	pop	r29
    6658:	cf 91       	pop	r28
    665a:	08 95       	ret

0000665c <putchar>:
    665c:	60 91 60 0b 	lds	r22, 0x0B60
    6660:	70 91 61 0b 	lds	r23, 0x0B61
    6664:	0c 94 e2 32 	jmp	0x65c4	; 0x65c4 <fputc>

00006668 <puts>:
    6668:	0f 93       	push	r16
    666a:	1f 93       	push	r17
    666c:	cf 93       	push	r28
    666e:	df 93       	push	r29
    6670:	e0 91 60 0b 	lds	r30, 0x0B60
    6674:	f0 91 61 0b 	lds	r31, 0x0B61
    6678:	23 81       	ldd	r18, Z+3	; 0x03
    667a:	21 ff       	sbrs	r18, 1
    667c:	1b c0       	rjmp	.+54     	; 0x66b4 <puts+0x4c>
    667e:	8c 01       	movw	r16, r24
    6680:	d0 e0       	ldi	r29, 0x00	; 0
    6682:	c0 e0       	ldi	r28, 0x00	; 0
    6684:	f8 01       	movw	r30, r16
    6686:	81 91       	ld	r24, Z+
    6688:	8f 01       	movw	r16, r30
    668a:	60 91 60 0b 	lds	r22, 0x0B60
    668e:	70 91 61 0b 	lds	r23, 0x0B61
    6692:	db 01       	movw	r26, r22
    6694:	18 96       	adiw	r26, 0x08	; 8
    6696:	ed 91       	ld	r30, X+
    6698:	fc 91       	ld	r31, X
    669a:	19 97       	sbiw	r26, 0x09	; 9
    669c:	88 23       	and	r24, r24
    669e:	31 f0       	breq	.+12     	; 0x66ac <puts+0x44>
    66a0:	09 95       	icall
    66a2:	89 2b       	or	r24, r25
    66a4:	79 f3       	breq	.-34     	; 0x6684 <puts+0x1c>
    66a6:	df ef       	ldi	r29, 0xFF	; 255
    66a8:	cf ef       	ldi	r28, 0xFF	; 255
    66aa:	ec cf       	rjmp	.-40     	; 0x6684 <puts+0x1c>
    66ac:	8a e0       	ldi	r24, 0x0A	; 10
    66ae:	09 95       	icall
    66b0:	89 2b       	or	r24, r25
    66b2:	19 f0       	breq	.+6      	; 0x66ba <puts+0x52>
    66b4:	8f ef       	ldi	r24, 0xFF	; 255
    66b6:	9f ef       	ldi	r25, 0xFF	; 255
    66b8:	02 c0       	rjmp	.+4      	; 0x66be <puts+0x56>
    66ba:	8d 2f       	mov	r24, r29
    66bc:	9c 2f       	mov	r25, r28
    66be:	df 91       	pop	r29
    66c0:	cf 91       	pop	r28
    66c2:	1f 91       	pop	r17
    66c4:	0f 91       	pop	r16
    66c6:	08 95       	ret

000066c8 <sprintf>:
    66c8:	0f 93       	push	r16
    66ca:	1f 93       	push	r17
    66cc:	cf 93       	push	r28
    66ce:	df 93       	push	r29
    66d0:	cd b7       	in	r28, 0x3d	; 61
    66d2:	de b7       	in	r29, 0x3e	; 62
    66d4:	2e 97       	sbiw	r28, 0x0e	; 14
    66d6:	0f b6       	in	r0, 0x3f	; 63
    66d8:	f8 94       	cli
    66da:	de bf       	out	0x3e, r29	; 62
    66dc:	0f be       	out	0x3f, r0	; 63
    66de:	cd bf       	out	0x3d, r28	; 61
    66e0:	0d 89       	ldd	r16, Y+21	; 0x15
    66e2:	1e 89       	ldd	r17, Y+22	; 0x16
    66e4:	86 e0       	ldi	r24, 0x06	; 6
    66e6:	8c 83       	std	Y+4, r24	; 0x04
    66e8:	1a 83       	std	Y+2, r17	; 0x02
    66ea:	09 83       	std	Y+1, r16	; 0x01
    66ec:	8f ef       	ldi	r24, 0xFF	; 255
    66ee:	9f e7       	ldi	r25, 0x7F	; 127
    66f0:	9e 83       	std	Y+6, r25	; 0x06
    66f2:	8d 83       	std	Y+5, r24	; 0x05
    66f4:	ae 01       	movw	r20, r28
    66f6:	47 5e       	subi	r20, 0xE7	; 231
    66f8:	5f 4f       	sbci	r21, 0xFF	; 255
    66fa:	6f 89       	ldd	r22, Y+23	; 0x17
    66fc:	78 8d       	ldd	r23, Y+24	; 0x18
    66fe:	ce 01       	movw	r24, r28
    6700:	01 96       	adiw	r24, 0x01	; 1
    6702:	0e 94 62 30 	call	0x60c4	; 0x60c4 <vfprintf>
    6706:	2f 81       	ldd	r18, Y+7	; 0x07
    6708:	38 85       	ldd	r19, Y+8	; 0x08
    670a:	f8 01       	movw	r30, r16
    670c:	e2 0f       	add	r30, r18
    670e:	f3 1f       	adc	r31, r19
    6710:	10 82       	st	Z, r1
    6712:	2e 96       	adiw	r28, 0x0e	; 14
    6714:	0f b6       	in	r0, 0x3f	; 63
    6716:	f8 94       	cli
    6718:	de bf       	out	0x3e, r29	; 62
    671a:	0f be       	out	0x3f, r0	; 63
    671c:	cd bf       	out	0x3d, r28	; 61
    671e:	df 91       	pop	r29
    6720:	cf 91       	pop	r28
    6722:	1f 91       	pop	r17
    6724:	0f 91       	pop	r16
    6726:	08 95       	ret

00006728 <__ultoa_invert>:
    6728:	fa 01       	movw	r30, r20
    672a:	aa 27       	eor	r26, r26
    672c:	28 30       	cpi	r18, 0x08	; 8
    672e:	51 f1       	breq	.+84     	; 0x6784 <__ultoa_invert+0x5c>
    6730:	20 31       	cpi	r18, 0x10	; 16
    6732:	81 f1       	breq	.+96     	; 0x6794 <__ultoa_invert+0x6c>
    6734:	e8 94       	clt
    6736:	6f 93       	push	r22
    6738:	6e 7f       	andi	r22, 0xFE	; 254
    673a:	6e 5f       	subi	r22, 0xFE	; 254
    673c:	7f 4f       	sbci	r23, 0xFF	; 255
    673e:	8f 4f       	sbci	r24, 0xFF	; 255
    6740:	9f 4f       	sbci	r25, 0xFF	; 255
    6742:	af 4f       	sbci	r26, 0xFF	; 255
    6744:	b1 e0       	ldi	r27, 0x01	; 1
    6746:	3e d0       	rcall	.+124    	; 0x67c4 <__ultoa_invert+0x9c>
    6748:	b4 e0       	ldi	r27, 0x04	; 4
    674a:	3c d0       	rcall	.+120    	; 0x67c4 <__ultoa_invert+0x9c>
    674c:	67 0f       	add	r22, r23
    674e:	78 1f       	adc	r23, r24
    6750:	89 1f       	adc	r24, r25
    6752:	9a 1f       	adc	r25, r26
    6754:	a1 1d       	adc	r26, r1
    6756:	68 0f       	add	r22, r24
    6758:	79 1f       	adc	r23, r25
    675a:	8a 1f       	adc	r24, r26
    675c:	91 1d       	adc	r25, r1
    675e:	a1 1d       	adc	r26, r1
    6760:	6a 0f       	add	r22, r26
    6762:	71 1d       	adc	r23, r1
    6764:	81 1d       	adc	r24, r1
    6766:	91 1d       	adc	r25, r1
    6768:	a1 1d       	adc	r26, r1
    676a:	20 d0       	rcall	.+64     	; 0x67ac <__ultoa_invert+0x84>
    676c:	09 f4       	brne	.+2      	; 0x6770 <__ultoa_invert+0x48>
    676e:	68 94       	set
    6770:	3f 91       	pop	r19
    6772:	2a e0       	ldi	r18, 0x0A	; 10
    6774:	26 9f       	mul	r18, r22
    6776:	11 24       	eor	r1, r1
    6778:	30 19       	sub	r19, r0
    677a:	30 5d       	subi	r19, 0xD0	; 208
    677c:	31 93       	st	Z+, r19
    677e:	de f6       	brtc	.-74     	; 0x6736 <__ultoa_invert+0xe>
    6780:	cf 01       	movw	r24, r30
    6782:	08 95       	ret
    6784:	46 2f       	mov	r20, r22
    6786:	47 70       	andi	r20, 0x07	; 7
    6788:	40 5d       	subi	r20, 0xD0	; 208
    678a:	41 93       	st	Z+, r20
    678c:	b3 e0       	ldi	r27, 0x03	; 3
    678e:	0f d0       	rcall	.+30     	; 0x67ae <__ultoa_invert+0x86>
    6790:	c9 f7       	brne	.-14     	; 0x6784 <__ultoa_invert+0x5c>
    6792:	f6 cf       	rjmp	.-20     	; 0x6780 <__ultoa_invert+0x58>
    6794:	46 2f       	mov	r20, r22
    6796:	4f 70       	andi	r20, 0x0F	; 15
    6798:	40 5d       	subi	r20, 0xD0	; 208
    679a:	4a 33       	cpi	r20, 0x3A	; 58
    679c:	18 f0       	brcs	.+6      	; 0x67a4 <__ultoa_invert+0x7c>
    679e:	49 5d       	subi	r20, 0xD9	; 217
    67a0:	31 fd       	sbrc	r19, 1
    67a2:	40 52       	subi	r20, 0x20	; 32
    67a4:	41 93       	st	Z+, r20
    67a6:	02 d0       	rcall	.+4      	; 0x67ac <__ultoa_invert+0x84>
    67a8:	a9 f7       	brne	.-22     	; 0x6794 <__ultoa_invert+0x6c>
    67aa:	ea cf       	rjmp	.-44     	; 0x6780 <__ultoa_invert+0x58>
    67ac:	b4 e0       	ldi	r27, 0x04	; 4
    67ae:	a6 95       	lsr	r26
    67b0:	97 95       	ror	r25
    67b2:	87 95       	ror	r24
    67b4:	77 95       	ror	r23
    67b6:	67 95       	ror	r22
    67b8:	ba 95       	dec	r27
    67ba:	c9 f7       	brne	.-14     	; 0x67ae <__ultoa_invert+0x86>
    67bc:	00 97       	sbiw	r24, 0x00	; 0
    67be:	61 05       	cpc	r22, r1
    67c0:	71 05       	cpc	r23, r1
    67c2:	08 95       	ret
    67c4:	9b 01       	movw	r18, r22
    67c6:	ac 01       	movw	r20, r24
    67c8:	0a 2e       	mov	r0, r26
    67ca:	06 94       	lsr	r0
    67cc:	57 95       	ror	r21
    67ce:	47 95       	ror	r20
    67d0:	37 95       	ror	r19
    67d2:	27 95       	ror	r18
    67d4:	ba 95       	dec	r27
    67d6:	c9 f7       	brne	.-14     	; 0x67ca <__ultoa_invert+0xa2>
    67d8:	62 0f       	add	r22, r18
    67da:	73 1f       	adc	r23, r19
    67dc:	84 1f       	adc	r24, r20
    67de:	95 1f       	adc	r25, r21
    67e0:	a0 1d       	adc	r26, r0
    67e2:	08 95       	ret

000067e4 <__eerd_byte_m128rfa1>:
    67e4:	f9 99       	sbic	0x1f, 1	; 31
    67e6:	fe cf       	rjmp	.-4      	; 0x67e4 <__eerd_byte_m128rfa1>
    67e8:	92 bd       	out	0x22, r25	; 34
    67ea:	81 bd       	out	0x21, r24	; 33
    67ec:	f8 9a       	sbi	0x1f, 0	; 31
    67ee:	99 27       	eor	r25, r25
    67f0:	80 b5       	in	r24, 0x20	; 32
    67f2:	08 95       	ret

000067f4 <__eewr_byte_m128rfa1>:
    67f4:	26 2f       	mov	r18, r22

000067f6 <__eewr_r18_m128rfa1>:
    67f6:	f9 99       	sbic	0x1f, 1	; 31
    67f8:	fe cf       	rjmp	.-4      	; 0x67f6 <__eewr_r18_m128rfa1>
    67fa:	1f ba       	out	0x1f, r1	; 31
    67fc:	92 bd       	out	0x22, r25	; 34
    67fe:	81 bd       	out	0x21, r24	; 33
    6800:	20 bd       	out	0x20, r18	; 32
    6802:	0f b6       	in	r0, 0x3f	; 63
    6804:	f8 94       	cli
    6806:	fa 9a       	sbi	0x1f, 2	; 31
    6808:	f9 9a       	sbi	0x1f, 1	; 31
    680a:	0f be       	out	0x3f, r0	; 63
    680c:	01 96       	adiw	r24, 0x01	; 1
    680e:	08 95       	ret

00006810 <calloc>:
    6810:	0f 93       	push	r16
    6812:	1f 93       	push	r17
    6814:	cf 93       	push	r28
    6816:	df 93       	push	r29
    6818:	86 9f       	mul	r24, r22
    681a:	80 01       	movw	r16, r0
    681c:	87 9f       	mul	r24, r23
    681e:	10 0d       	add	r17, r0
    6820:	96 9f       	mul	r25, r22
    6822:	10 0d       	add	r17, r0
    6824:	11 24       	eor	r1, r1
    6826:	c8 01       	movw	r24, r16
    6828:	0e 94 24 34 	call	0x6848	; 0x6848 <malloc>
    682c:	ec 01       	movw	r28, r24
    682e:	00 97       	sbiw	r24, 0x00	; 0
    6830:	29 f0       	breq	.+10     	; 0x683c <calloc+0x2c>
    6832:	a8 01       	movw	r20, r16
    6834:	60 e0       	ldi	r22, 0x00	; 0
    6836:	70 e0       	ldi	r23, 0x00	; 0
    6838:	0e 94 51 35 	call	0x6aa2	; 0x6aa2 <memset>
    683c:	ce 01       	movw	r24, r28
    683e:	df 91       	pop	r29
    6840:	cf 91       	pop	r28
    6842:	1f 91       	pop	r17
    6844:	0f 91       	pop	r16
    6846:	08 95       	ret

00006848 <malloc>:
    6848:	cf 93       	push	r28
    684a:	df 93       	push	r29
    684c:	82 30       	cpi	r24, 0x02	; 2
    684e:	91 05       	cpc	r25, r1
    6850:	10 f4       	brcc	.+4      	; 0x6856 <malloc+0xe>
    6852:	82 e0       	ldi	r24, 0x02	; 2
    6854:	90 e0       	ldi	r25, 0x00	; 0
    6856:	e0 91 66 0b 	lds	r30, 0x0B66
    685a:	f0 91 67 0b 	lds	r31, 0x0B67
    685e:	20 e0       	ldi	r18, 0x00	; 0
    6860:	30 e0       	ldi	r19, 0x00	; 0
    6862:	c0 e0       	ldi	r28, 0x00	; 0
    6864:	d0 e0       	ldi	r29, 0x00	; 0
    6866:	30 97       	sbiw	r30, 0x00	; 0
    6868:	11 f1       	breq	.+68     	; 0x68ae <malloc+0x66>
    686a:	40 81       	ld	r20, Z
    686c:	51 81       	ldd	r21, Z+1	; 0x01
    686e:	48 17       	cp	r20, r24
    6870:	59 07       	cpc	r21, r25
    6872:	c0 f0       	brcs	.+48     	; 0x68a4 <malloc+0x5c>
    6874:	48 17       	cp	r20, r24
    6876:	59 07       	cpc	r21, r25
    6878:	61 f4       	brne	.+24     	; 0x6892 <malloc+0x4a>
    687a:	82 81       	ldd	r24, Z+2	; 0x02
    687c:	93 81       	ldd	r25, Z+3	; 0x03
    687e:	20 97       	sbiw	r28, 0x00	; 0
    6880:	19 f0       	breq	.+6      	; 0x6888 <malloc+0x40>
    6882:	9b 83       	std	Y+3, r25	; 0x03
    6884:	8a 83       	std	Y+2, r24	; 0x02
    6886:	2b c0       	rjmp	.+86     	; 0x68de <malloc+0x96>
    6888:	90 93 67 0b 	sts	0x0B67, r25
    688c:	80 93 66 0b 	sts	0x0B66, r24
    6890:	26 c0       	rjmp	.+76     	; 0x68de <malloc+0x96>
    6892:	21 15       	cp	r18, r1
    6894:	31 05       	cpc	r19, r1
    6896:	19 f0       	breq	.+6      	; 0x689e <malloc+0x56>
    6898:	42 17       	cp	r20, r18
    689a:	53 07       	cpc	r21, r19
    689c:	18 f4       	brcc	.+6      	; 0x68a4 <malloc+0x5c>
    689e:	9a 01       	movw	r18, r20
    68a0:	be 01       	movw	r22, r28
    68a2:	df 01       	movw	r26, r30
    68a4:	ef 01       	movw	r28, r30
    68a6:	02 80       	ldd	r0, Z+2	; 0x02
    68a8:	f3 81       	ldd	r31, Z+3	; 0x03
    68aa:	e0 2d       	mov	r30, r0
    68ac:	dc cf       	rjmp	.-72     	; 0x6866 <malloc+0x1e>
    68ae:	21 15       	cp	r18, r1
    68b0:	31 05       	cpc	r19, r1
    68b2:	09 f1       	breq	.+66     	; 0x68f6 <malloc+0xae>
    68b4:	28 1b       	sub	r18, r24
    68b6:	39 0b       	sbc	r19, r25
    68b8:	24 30       	cpi	r18, 0x04	; 4
    68ba:	31 05       	cpc	r19, r1
    68bc:	90 f4       	brcc	.+36     	; 0x68e2 <malloc+0x9a>
    68be:	12 96       	adiw	r26, 0x02	; 2
    68c0:	8d 91       	ld	r24, X+
    68c2:	9c 91       	ld	r25, X
    68c4:	13 97       	sbiw	r26, 0x03	; 3
    68c6:	61 15       	cp	r22, r1
    68c8:	71 05       	cpc	r23, r1
    68ca:	21 f0       	breq	.+8      	; 0x68d4 <malloc+0x8c>
    68cc:	fb 01       	movw	r30, r22
    68ce:	93 83       	std	Z+3, r25	; 0x03
    68d0:	82 83       	std	Z+2, r24	; 0x02
    68d2:	04 c0       	rjmp	.+8      	; 0x68dc <malloc+0x94>
    68d4:	90 93 67 0b 	sts	0x0B67, r25
    68d8:	80 93 66 0b 	sts	0x0B66, r24
    68dc:	fd 01       	movw	r30, r26
    68de:	32 96       	adiw	r30, 0x02	; 2
    68e0:	44 c0       	rjmp	.+136    	; 0x696a <malloc+0x122>
    68e2:	fd 01       	movw	r30, r26
    68e4:	e2 0f       	add	r30, r18
    68e6:	f3 1f       	adc	r31, r19
    68e8:	81 93       	st	Z+, r24
    68ea:	91 93       	st	Z+, r25
    68ec:	22 50       	subi	r18, 0x02	; 2
    68ee:	31 09       	sbc	r19, r1
    68f0:	2d 93       	st	X+, r18
    68f2:	3c 93       	st	X, r19
    68f4:	3a c0       	rjmp	.+116    	; 0x696a <malloc+0x122>
    68f6:	20 91 64 0b 	lds	r18, 0x0B64
    68fa:	30 91 65 0b 	lds	r19, 0x0B65
    68fe:	23 2b       	or	r18, r19
    6900:	41 f4       	brne	.+16     	; 0x6912 <malloc+0xca>
    6902:	20 91 23 02 	lds	r18, 0x0223
    6906:	30 91 24 02 	lds	r19, 0x0224
    690a:	30 93 65 0b 	sts	0x0B65, r19
    690e:	20 93 64 0b 	sts	0x0B64, r18
    6912:	20 91 21 02 	lds	r18, 0x0221
    6916:	30 91 22 02 	lds	r19, 0x0222
    691a:	21 15       	cp	r18, r1
    691c:	31 05       	cpc	r19, r1
    691e:	41 f4       	brne	.+16     	; 0x6930 <malloc+0xe8>
    6920:	2d b7       	in	r18, 0x3d	; 61
    6922:	3e b7       	in	r19, 0x3e	; 62
    6924:	40 91 25 02 	lds	r20, 0x0225
    6928:	50 91 26 02 	lds	r21, 0x0226
    692c:	24 1b       	sub	r18, r20
    692e:	35 0b       	sbc	r19, r21
    6930:	e0 91 64 0b 	lds	r30, 0x0B64
    6934:	f0 91 65 0b 	lds	r31, 0x0B65
    6938:	e2 17       	cp	r30, r18
    693a:	f3 07       	cpc	r31, r19
    693c:	a0 f4       	brcc	.+40     	; 0x6966 <malloc+0x11e>
    693e:	2e 1b       	sub	r18, r30
    6940:	3f 0b       	sbc	r19, r31
    6942:	28 17       	cp	r18, r24
    6944:	39 07       	cpc	r19, r25
    6946:	78 f0       	brcs	.+30     	; 0x6966 <malloc+0x11e>
    6948:	ac 01       	movw	r20, r24
    694a:	4e 5f       	subi	r20, 0xFE	; 254
    694c:	5f 4f       	sbci	r21, 0xFF	; 255
    694e:	24 17       	cp	r18, r20
    6950:	35 07       	cpc	r19, r21
    6952:	48 f0       	brcs	.+18     	; 0x6966 <malloc+0x11e>
    6954:	4e 0f       	add	r20, r30
    6956:	5f 1f       	adc	r21, r31
    6958:	50 93 65 0b 	sts	0x0B65, r21
    695c:	40 93 64 0b 	sts	0x0B64, r20
    6960:	81 93       	st	Z+, r24
    6962:	91 93       	st	Z+, r25
    6964:	02 c0       	rjmp	.+4      	; 0x696a <malloc+0x122>
    6966:	e0 e0       	ldi	r30, 0x00	; 0
    6968:	f0 e0       	ldi	r31, 0x00	; 0
    696a:	cf 01       	movw	r24, r30
    696c:	df 91       	pop	r29
    696e:	cf 91       	pop	r28
    6970:	08 95       	ret

00006972 <free>:
    6972:	0f 93       	push	r16
    6974:	1f 93       	push	r17
    6976:	cf 93       	push	r28
    6978:	df 93       	push	r29
    697a:	00 97       	sbiw	r24, 0x00	; 0
    697c:	09 f4       	brne	.+2      	; 0x6980 <free+0xe>
    697e:	8c c0       	rjmp	.+280    	; 0x6a98 <free+0x126>
    6980:	fc 01       	movw	r30, r24
    6982:	32 97       	sbiw	r30, 0x02	; 2
    6984:	13 82       	std	Z+3, r1	; 0x03
    6986:	12 82       	std	Z+2, r1	; 0x02
    6988:	00 91 66 0b 	lds	r16, 0x0B66
    698c:	10 91 67 0b 	lds	r17, 0x0B67
    6990:	01 15       	cp	r16, r1
    6992:	11 05       	cpc	r17, r1
    6994:	81 f4       	brne	.+32     	; 0x69b6 <free+0x44>
    6996:	20 81       	ld	r18, Z
    6998:	31 81       	ldd	r19, Z+1	; 0x01
    699a:	82 0f       	add	r24, r18
    699c:	93 1f       	adc	r25, r19
    699e:	20 91 64 0b 	lds	r18, 0x0B64
    69a2:	30 91 65 0b 	lds	r19, 0x0B65
    69a6:	28 17       	cp	r18, r24
    69a8:	39 07       	cpc	r19, r25
    69aa:	79 f5       	brne	.+94     	; 0x6a0a <free+0x98>
    69ac:	f0 93 65 0b 	sts	0x0B65, r31
    69b0:	e0 93 64 0b 	sts	0x0B64, r30
    69b4:	71 c0       	rjmp	.+226    	; 0x6a98 <free+0x126>
    69b6:	d8 01       	movw	r26, r16
    69b8:	40 e0       	ldi	r20, 0x00	; 0
    69ba:	50 e0       	ldi	r21, 0x00	; 0
    69bc:	ae 17       	cp	r26, r30
    69be:	bf 07       	cpc	r27, r31
    69c0:	50 f4       	brcc	.+20     	; 0x69d6 <free+0x64>
    69c2:	12 96       	adiw	r26, 0x02	; 2
    69c4:	2d 91       	ld	r18, X+
    69c6:	3c 91       	ld	r19, X
    69c8:	13 97       	sbiw	r26, 0x03	; 3
    69ca:	ad 01       	movw	r20, r26
    69cc:	21 15       	cp	r18, r1
    69ce:	31 05       	cpc	r19, r1
    69d0:	09 f1       	breq	.+66     	; 0x6a14 <free+0xa2>
    69d2:	d9 01       	movw	r26, r18
    69d4:	f3 cf       	rjmp	.-26     	; 0x69bc <free+0x4a>
    69d6:	9d 01       	movw	r18, r26
    69d8:	da 01       	movw	r26, r20
    69da:	33 83       	std	Z+3, r19	; 0x03
    69dc:	22 83       	std	Z+2, r18	; 0x02
    69de:	60 81       	ld	r22, Z
    69e0:	71 81       	ldd	r23, Z+1	; 0x01
    69e2:	86 0f       	add	r24, r22
    69e4:	97 1f       	adc	r25, r23
    69e6:	82 17       	cp	r24, r18
    69e8:	93 07       	cpc	r25, r19
    69ea:	69 f4       	brne	.+26     	; 0x6a06 <free+0x94>
    69ec:	ec 01       	movw	r28, r24
    69ee:	28 81       	ld	r18, Y
    69f0:	39 81       	ldd	r19, Y+1	; 0x01
    69f2:	26 0f       	add	r18, r22
    69f4:	37 1f       	adc	r19, r23
    69f6:	2e 5f       	subi	r18, 0xFE	; 254
    69f8:	3f 4f       	sbci	r19, 0xFF	; 255
    69fa:	31 83       	std	Z+1, r19	; 0x01
    69fc:	20 83       	st	Z, r18
    69fe:	8a 81       	ldd	r24, Y+2	; 0x02
    6a00:	9b 81       	ldd	r25, Y+3	; 0x03
    6a02:	93 83       	std	Z+3, r25	; 0x03
    6a04:	82 83       	std	Z+2, r24	; 0x02
    6a06:	45 2b       	or	r20, r21
    6a08:	29 f4       	brne	.+10     	; 0x6a14 <free+0xa2>
    6a0a:	f0 93 67 0b 	sts	0x0B67, r31
    6a0e:	e0 93 66 0b 	sts	0x0B66, r30
    6a12:	42 c0       	rjmp	.+132    	; 0x6a98 <free+0x126>
    6a14:	13 96       	adiw	r26, 0x03	; 3
    6a16:	fc 93       	st	X, r31
    6a18:	ee 93       	st	-X, r30
    6a1a:	12 97       	sbiw	r26, 0x02	; 2
    6a1c:	ed 01       	movw	r28, r26
    6a1e:	49 91       	ld	r20, Y+
    6a20:	59 91       	ld	r21, Y+
    6a22:	9e 01       	movw	r18, r28
    6a24:	24 0f       	add	r18, r20
    6a26:	35 1f       	adc	r19, r21
    6a28:	e2 17       	cp	r30, r18
    6a2a:	f3 07       	cpc	r31, r19
    6a2c:	71 f4       	brne	.+28     	; 0x6a4a <free+0xd8>
    6a2e:	80 81       	ld	r24, Z
    6a30:	91 81       	ldd	r25, Z+1	; 0x01
    6a32:	84 0f       	add	r24, r20
    6a34:	95 1f       	adc	r25, r21
    6a36:	02 96       	adiw	r24, 0x02	; 2
    6a38:	11 96       	adiw	r26, 0x01	; 1
    6a3a:	9c 93       	st	X, r25
    6a3c:	8e 93       	st	-X, r24
    6a3e:	82 81       	ldd	r24, Z+2	; 0x02
    6a40:	93 81       	ldd	r25, Z+3	; 0x03
    6a42:	13 96       	adiw	r26, 0x03	; 3
    6a44:	9c 93       	st	X, r25
    6a46:	8e 93       	st	-X, r24
    6a48:	12 97       	sbiw	r26, 0x02	; 2
    6a4a:	e0 e0       	ldi	r30, 0x00	; 0
    6a4c:	f0 e0       	ldi	r31, 0x00	; 0
    6a4e:	d8 01       	movw	r26, r16
    6a50:	12 96       	adiw	r26, 0x02	; 2
    6a52:	8d 91       	ld	r24, X+
    6a54:	9c 91       	ld	r25, X
    6a56:	13 97       	sbiw	r26, 0x03	; 3
    6a58:	00 97       	sbiw	r24, 0x00	; 0
    6a5a:	19 f0       	breq	.+6      	; 0x6a62 <free+0xf0>
    6a5c:	f8 01       	movw	r30, r16
    6a5e:	8c 01       	movw	r16, r24
    6a60:	f6 cf       	rjmp	.-20     	; 0x6a4e <free+0xdc>
    6a62:	8d 91       	ld	r24, X+
    6a64:	9c 91       	ld	r25, X
    6a66:	98 01       	movw	r18, r16
    6a68:	2e 5f       	subi	r18, 0xFE	; 254
    6a6a:	3f 4f       	sbci	r19, 0xFF	; 255
    6a6c:	82 0f       	add	r24, r18
    6a6e:	93 1f       	adc	r25, r19
    6a70:	20 91 64 0b 	lds	r18, 0x0B64
    6a74:	30 91 65 0b 	lds	r19, 0x0B65
    6a78:	28 17       	cp	r18, r24
    6a7a:	39 07       	cpc	r19, r25
    6a7c:	69 f4       	brne	.+26     	; 0x6a98 <free+0x126>
    6a7e:	30 97       	sbiw	r30, 0x00	; 0
    6a80:	29 f4       	brne	.+10     	; 0x6a8c <free+0x11a>
    6a82:	10 92 67 0b 	sts	0x0B67, r1
    6a86:	10 92 66 0b 	sts	0x0B66, r1
    6a8a:	02 c0       	rjmp	.+4      	; 0x6a90 <free+0x11e>
    6a8c:	13 82       	std	Z+3, r1	; 0x03
    6a8e:	12 82       	std	Z+2, r1	; 0x02
    6a90:	10 93 65 0b 	sts	0x0B65, r17
    6a94:	00 93 64 0b 	sts	0x0B64, r16
    6a98:	df 91       	pop	r29
    6a9a:	cf 91       	pop	r28
    6a9c:	1f 91       	pop	r17
    6a9e:	0f 91       	pop	r16
    6aa0:	08 95       	ret

00006aa2 <memset>:
    6aa2:	dc 01       	movw	r26, r24
    6aa4:	01 c0       	rjmp	.+2      	; 0x6aa8 <memset+0x6>
    6aa6:	6d 93       	st	X+, r22
    6aa8:	41 50       	subi	r20, 0x01	; 1
    6aaa:	50 40       	sbci	r21, 0x00	; 0
    6aac:	e0 f7       	brcc	.-8      	; 0x6aa6 <memset+0x4>
    6aae:	08 95       	ret

00006ab0 <_exit>:
    6ab0:	f8 94       	cli

00006ab2 <__stop_program>:
    6ab2:	ff cf       	rjmp	.-2      	; 0x6ab2 <__stop_program>
