# HDL
This is just for putting my practice in Verilog and maybe VHDL 
