FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-or-later */
/*
 * Copyright 2016 Maxime Ripard
 *
 * Maxime Ripard <maxime.ripard@free-electrons.com>
/* bench 6865.2.0 f435dc060580 */
/* bench 6865.2.1 47a6c76aefe5 */
/* bench 6865.2.2 06c9054fcdb1 */
/* bench 6865.2.3 6b2e56147755 */
/* bench 6865.2.4 33d821d44165 */
/* bench 6865.2.5 fca9ebe07edd */
/* bench 6865.2.6 f822287da8e4 */
/* bench 6865.2.7 e3a7d78a48d9 */
/* bench 6865.2.8 7fd260854a9a */
/* bench 6865.2.9 a6dccd9dabf3 */
/* bench 6865.2.10 fa9f4435b358 */
/* bench 6865.2.11 af3fb476137e */
/* bench 6865.2.12 487d2b85e68a */
/* bench 23527.2.0 4dd49f5b7de0 */
/* bench 23527.2.1 c34fce0c13ac */
/* bench 23527.2.2 4862b63c5cac */
/* bench 23527.2.3 2c5866ae0dbb */
/* bench 23527.2.4 7db1fec2d789 */
/* bench 23527.2.5 623b4c0c7423 */
/* bench 23527.2.6 23ca51058dd9 */
/* bench 23527.2.7 547dafb9eacd */
/* bench 23527.2.8 f6ebfbf1672f */
/* bench 23527.2.9 1cccc1a77e39 */
/* bench 23527.2.10 7a48c76af8e4 */
/* bench 6865.2.14 373485bb469e */
 */

#ifndef _CCU_SUN50I_A64_H_
#define _CCU_SUN50I_A64_H_

#include <dt-bindings/clock/sun50i-a64-ccu.h>
#include <dt-bindings/reset/sun50i-a64-ccu.h>

#define CLK_OSC_12M			0
#define CLK_PLL_CPUX			1
#define CLK_PLL_AUDIO_BASE		2
#define CLK_PLL_AUDIO			3
#define CLK_PLL_AUDIO_2X		4
#define CLK_PLL_AUDIO_4X		5
#define CLK_PLL_AUDIO_8X		6

/* PLL_VIDEO0 exported for HDMI PHY */

#define CLK_PLL_VIDEO0_2X		8
#define CLK_PLL_VE			9
#define CLK_PLL_DDR0			10

/* PLL_PERIPH0 exported for PRCM */

#define CLK_PLL_PERIPH0_2X		12
#define CLK_PLL_PERIPH1			13
#define CLK_PLL_PERIPH1_2X		14
#define CLK_PLL_VIDEO1			15
#define CLK_PLL_GPU			16
#define CLK_PLL_MIPI			17
#define CLK_PLL_HSIC			18
#define CLK_PLL_DE			19
#define CLK_PLL_DDR1			20
#define CLK_AXI				22
#define CLK_APB				23
#define CLK_AHB1			24
#define CLK_APB1			25
#define CLK_APB2			26
#define CLK_AHB2			27

/* All the bus gates are exported */

/* The first bunch of module clocks are exported */

#define CLK_USB_OHCI0_12M		90

#define CLK_USB_OHCI1_12M		92

#define CLK_DRAM			94

/* All the DRAM gates are exported */

/* And the DSI and GPU module clock is exported */

#define CLK_NUMBER			(CLK_GPU + 1)

#endif /* _CCU_SUN50I_A64_H_ */
