<!-- Generated by Harlequin WebMaker 2.2.3 (30-Apr-1996)
Macintosh Common Lisp Version 3.0kp2p2 [AppGen 3.0b1kp2p2] -->
<HTML> <HEAD>
<TITLE>The Floating-Point Environment(IM:PN)</TITLE>
<LINK REL="stylesheet" TYPE="text/css" HREF="../../Resources/CSS/frameset_styles.css">
<script type="text/javascript" language="JavaScript" src="../../Resources/JavaScript/page.js"></script>
</head>

<BODY BGCOLOR="#FFFFFF" TEXT="#000000">

<div style="width:100%; position:fixed;"><div align="center" id="watermark" style="position: relative; margin-left:auto; margin-right:auto; z-index:20; width:500px;">
<div class="legacybox" style="position: relative;">
<h1>Legacy Document<span class=closebutton><a href="javascript:closeWatermark()"><img src="../../Resources/Images/closebutton.png" width="14" height="14" border="0" align="top" alt="close button"></a></span></h1><p><b>Important:</b>
The information in this document is obsolete and should not be used for new development.</p></div></div></div>

<A NAME="HEADING151"></A>


<!-- start of header -->

<!--#include virtual="/includes/framesetheader" -->

<!-- end of header -->


<!-- Main Body -->

<CENTER>
<P>
<A HREF="PPCNumerics-150.html"><IMG ALIGN="BOTTOM" SRC="prev.gif" BORDER="none" HSPACE="20" ALT="Previous"></A> <A HREF="PPCNumerics-2.html"><IMG ALIGN="BOTTOM" SRC="content.gif" BORDER="none" HSPACE="20" ALT="Book Contents"></A> <A HREF="PPCNumerics-192.html"><IMG ALIGN="BOTTOM" SRC="index.gif" BORDER="none" HSPACE="20" ALT="Book Index"></A> <A HREF="PPCNumerics-152.html"><IMG ALIGN="BOTTOM" SRC="next.gif" BORDER="none" HSPACE="20" ALT="Next"></A> </CENTER><P>
<FONT SIZE="-1"><DL><DT><a href="../../macos8/mac8.html" onmouseover="window.status='Macintosh Documentation'; return true"><B>Inside Macintosh:</B></A> <A HREF="PPCNumerics-2.html"><B>PowerPC Numerics </B></A> / <A HREF="PPCNumerics-144.html"><B>Part 3 - Numerics in PowerPC Assembly Language</B></A><BR><DD><A HREF="PPCNumerics-150.html"><B>Chapter 12 - Assembly-Language Environmental Controls</B></A></DL></FONT><P>
<HR>
<BLOCKQUOTE>
<A NAME="HEADING151-0"></A>
<H1>The Floating-Point Environment</H1>
 The two special-purpose registers that reflect and control the floating-point environment are the Floating-Point Status and Control Register and the Condition Register.<P>
<A NAME="HEADING151-2"></A>
<H2>The Floating-Point Status and Control Register</H2>
 <A NAME="MARKER-2-37"></A>The Floating-Point Status and Control Register (FPSCR) is a 32-bit register that stores the current state of the floating-point environment. It specifies the current rounding direction, whether any floating-point exceptions are enabled, and whether any floating-point exceptions have occurred. Many instructions that manipulate the FPSCR operate on 4-bit fields numbered 0 through 7. <A HREF="#MARKER-9-38">Figure 12-1</A> highlights some of the more useful fields in the FPSCR, and <A HREF="PPCNumerics-189.html#MARKER-9-1">Table 12-1</A> shows their bit assignments. For more information on floating-point instructions, see the Motorola <I>PowerPC 601 RISC Microprocessor User's Manual</I>.<P>
<B>Figure 12-1  <A NAME="MARKER-9-38"></A>Floating-Point Status and Control Register (FPSCR)
<TABLE BORDER="0" CELLPADDING="3">
<CAPTION><A NAME="MARKER-9-1"></A>Bit assignments for FPSCR fields </CAPTION>
<TH>FPSCR<BR>field<TH>Bit<TH>Meaning if set<TR>
<TD>0<TD> 0<TD>One or more of the floating-point exceptions occurred.<TR>
<TD>&nbsp;<TD> 1<TD>One or more of the floating-point exceptions is enabled.<TR>
<TD>&nbsp;<TD> 2<TD>One or more of the invalid exceptions occurred.<TR>
<TD>&nbsp;<TD> 3<TD>An overflow exception occurred.<TR>
<TD>1<TD> 4<TD>An underflow exception occurred.<TR>
<TD>&nbsp;<TD> 5<TD>A divide-by-zero exception occurred.<TR>
<TD>&nbsp;<TD> 6<TD>An inexact exception occurred.<TR>
<TD>&nbsp;<TD> 7<TD>An invalid exception occurred because an operation other than load, store, move, select, or <CODE>mtfsf</CODE> was attempted on a signaling NaN.<TR>
<TD>2<TD> 8<TD>An invalid exception occurred because 
<MATH>
 <IMG BORDER="NONE" SRC="graphics/infinity.gif"> +- <IMG BORDER="NONE" SRC="graphics/infinity.gif"> 
</MATH>

 was attempted.<TR>
<TD>&nbsp;<TD> 9<TD>An invalid exception occurred because 
<MATH>
 <IMG BORDER="NONE" SRC="graphics/infinity.gif"> / <IMG BORDER="NONE" SRC="graphics/infinity.gif"> 
</MATH>

 was attempted.<TR>
<TD>&nbsp;<TD>10<TD>An invalid exception occurred because 
<MATH>
0/0
</MATH>

 was attempted.<TR>
<TD>&nbsp;<TD>11<TD>An invalid exception occurred because 
<MATH>
0&#215; <IMG BORDER="NONE" SRC="graphics/infinity.gif"> 
</MATH>

 was attempted.<TR>
<TD>3<TD>12<TD>An invalid comparison operation was attempted.<TR>
<TD>&nbsp;<TD>13<TD>The fraction field of the result has been rounded.<TR>
<TD>&nbsp;<TD>14<TD>The fraction field of the result is inexact.<TR>
<TD>&nbsp;<TD>15<TD>Class descriptor. See <A HREF="PPCNumerics-152.html#MARKER-9-42">"Inquiries: Class and Sign" on page 12-7</A>. <TR>
<TD>4<TD>16<TD>Less than or less than 0. See <A HREF="PPCNumerics-152.html#MARKER-9-42">"Inquiries: Class and Sign" on page 12-7</A>. <TR>
<TD>&nbsp;<TD>17<TD>Greater than or greater than 0. See <A HREF="PPCNumerics-152.html#MARKER-9-42">"Inquiries: Class and Sign" on page 12-7</A>. <TR>
<TD>&nbsp;<TD>18<TD>Equal to or equal to 0. See <A HREF="PPCNumerics-152.html#MARKER-9-42">"Inquiries: Class and Sign" on page 12-7</A>. <TR>
<TD>&nbsp;<TD>19<TD>Unordered or NaN. See <A HREF="PPCNumerics-152.html#MARKER-9-42">"Inquiries: Class and Sign" on page 12-7</A>. <TR>
<TD>5<TD>20<TD>Reserved. <TR>
<TD>&nbsp;<TD>21<TD>An invalid exception occurred because of a software request. Not implemented in MPC601. <TR>
<TD>&nbsp;<TD>22<TD>An invalid square-root operation was attempted. Not implemented in MPC601.<TR>
<TD>&nbsp;<TD>23<TD>An invalid exception occurred because of an invalid convert-to-integer operation.<TR>
<TD>6<TD>24<TD>The invalid exceptions are enabled.<TR>
<TD>&nbsp;<TD>25<TD>The overflow exception is enabled.<TR>
<TD>&nbsp;<TD>26<TD>The underflow exception is enabled.<TR>
<TD>&nbsp;<TD>27<TD>The divide-by-zero exception is enabled.<TR>
<TD>&nbsp;<TD>&nbsp;<TD>&nbsp;<TR>
<TD>7<TD>28<TD>The inexact exception is enabled.<TR>
<TD>&nbsp;<TD>29<TD>Reserved.<TR>
<TD>&nbsp;<TD>30<TD>Rounding direction. See <A HREF="PPCNumerics-153.html#MARKER-9-51">"Setting the Rounding Direction" on page 12-9</A>. <TR>
<TD>&nbsp;<TD>31<TD>Rounding direction. See <A HREF="PPCNumerics-153.html#MARKER-9-51">"Setting the Rounding Direction" on page 12-9</A>. <A NAME="MARKER-2-17"></A></TABLE>
</B><P>
<IMG ALIGN="BOTTOM" SRC="graphics/PPCN-L-27.jpg"><P>
<DL>
<DT><B>IMPORTANT</B>
<DD>Bit 20 or 23 of the Machine State Register must be set for the FPSCR exception enable bits to be valid. For more information, see the Motorola <I>PowerPC 601 RISC Microprocessor User's Manual</I>.<EM></EM>  <IMG ALIGN="BOTTOM" SRC="graphics/triangle.gif">
</DL>
<A NAME="HEADING151-7"></A>
<H2>The Condition Register</H2>
 <A NAME="MARKER-2-10"></A>The Condition Register is a 32-bit register that stores the current state of the entire PowerPC processor. It is grouped into eight 4-bit fields labeled CR0 through CR7 (see <BR><A HREF="#MARKER-9-40">Figure 12-2</A>). Field CR1 (bits 4 through 7) reflects the results of floating-point operations.<P>
<B>Figure 12-2  <A NAME="MARKER-9-40"></A>Condition Register
<TABLE BORDER="0" CELLPADDING="3"><TH ALIGN="LEFT">Bit<TH>Meaning<TR>
<TD>4<TD>Set if bit 0 of the FPSCR is set. That is, this bit indicates whether any floating-point exception has occurred.<A NAME="MARKER-2-27"></A><TR>
<TD>5<TD>Set if bit 1 of the FPSCR is set. That is, this bit indicates whether any of the floating-point exceptions are enabled.<TR>
<TD>6<TD>Set if bit 2 of the FPSCR is set. That is, this bit indicates whether an invalid exception has occurred for any reason.<TR>
<TD>7<TD>Set if bit 3 of the FPSCR is set. That is, this bit indicates whether an overflow has occurred.</TABLE>
</B><P>
<IMG ALIGN="BOTTOM" SRC="graphics/PPCN-L-21.jpg"><P>
 If you append a dot (.) to a floating-point instruction, its status will be recorded in the Condition Register as well as in the FPSCR. If you do not append a dot, the Condition Register will not reflect the result of that instruction.<P>
 <A NAME="MARKER-2-36"></A>Use Condition Register fields in conditional branch instructions. Several instructions allow you to store certain FPSCR bits in fields CR2 through CR4. After using one of these instructions, you then use a conditional branch instruction of the form<P>
 <I>instr  field, address</I><P>
 where <I>field</I> is the Condition Register field 2 through 4 and <I>address</I> is the address to branch to if the condition is true. <A HREF="#MARKER-9-1">Table 12-2</A> shows some commonly used PowerPC branch instructions. Examples of how to use the conditional branch instructions appear later in this chapter. For a complete list of conditional branch instructions, see the Motorola <I>PowerPC 601 RISC Microprocessor User's Manual</I>. 
<TABLE BORDER="0" CELLPADDING="3">
<CAPTION><A NAME="MARKER-9-1"></A><B>Table 12-2 Branch instructions using the Condition Register</B> <A NAME="MARKER-2-2"></A></CAPTION>
<TH>Instruction<TH>Description<TR>
<TD><CODE>bta <I>bit</I></CODE>, <I>address<CODE><A NAME="MARKER-2-3"></A></CODE></I><TD>Branch to <I>address</I> if condition is true (<I>bit</I> = 1)<TR>
<TD><CODE>blt <I>field</I></CODE>, <I>address<CODE><A NAME="MARKER-2-4"></A></CODE></I><TD>Branch to <I>address</I> if less than (bit 0 of <I>field</I> = 1)<TR>
<TD><CODE>ble <I>field</I></CODE>, <I>address<CODE><A NAME="MARKER-2-51"></A></CODE></I><TD>Branch to <I>address</I> if less than or equal (bit 0 of <I>field</I> = 1 or bit 2 = 1)<TR>
<TD><CODE>beq</CODE> <I>field</I>, <I>address<CODE><A NAME="MARKER-2-52"></A></CODE></I><TD>Branch to <I>address</I> if equal (bit 2 of <I>field</I> = 1)<TR>
<TD><CODE>bge <I>field</I></CODE>, <I>address</I> <CODE><A NAME="MARKER-2-16"></A></CODE><TD>Branch to <I>address</I> if greater than or equal (bit 1 of <I>field</I> = 1 or <BR>bit 2 = 1)<TR>
<TD><CODE>bgt</CODE> <I>field</I>, <I>address<CODE><A NAME="MARKER-2-53"></A></CODE></I><TD>Branch to <I>address</I> if greater than (bit 1 of <I>field</I> = 1)<TR>
<TD><CODE>bnl</CODE> <I>field</I>, <I>address<CODE><A NAME="MARKER-2-10"></A></CODE></I><TD>Branch to <I>address</I> if not less than (bit 0 of <I>field</I> = 0)<TR>
<TD><CODE>bne</CODE> <I>field</I>, <I>address<CODE><A NAME="MARKER-2-55"></A></CODE></I><TD>Branch to <I>address</I> if not equal (bit 2 of <I>field</I> = 0)<TR>
<TD><CODE>bng</CODE> <I>field</I>, <I>address<CODE><A NAME="MARKER-2-61"></A></CODE></I><TD>Branch to <I>address</I> if not greater than (bit 1 of <I>field</I> = 0)<TR>
<TD><CODE>bun</CODE> <I>field</I>, <I>address<CODE><A NAME="MARKER-2-18"></A></CODE></I><TD>Branch to <I>address</I> if unordered (bit 3 of <I>field</I> = 1)<TR>
<TD><CODE>bnu</CODE> <I>field</I>, <I>address<CODE><A NAME="MARKER-2-48"></A></CODE></I><TD>Branch to <I>address</I> if not unordered (bit 3 of <I>field</I> = 0)<A NAME="MARKER-2-13"></A><A NAME="MARKER-2-7"></A></TABLE>
<P>

</BLOCKQUOTE>
<HR>
<CENTER>
<A HREF="PPCNumerics-150.html"><IMG ALIGN="BOTTOM" SRC="prev.gif" BORDER="none" HSPACE="20" ALT="Previous"></A> <A HREF="PPCNumerics-2.html"><IMG ALIGN="BOTTOM" SRC="content.gif" BORDER="none" HSPACE="20" ALT="Book Contents"></A> <A HREF="PPCNumerics-192.html"><IMG ALIGN="BOTTOM" SRC="index.gif" BORDER="none" HSPACE="20" ALT="Book Index"></A> <A HREF="PPCNumerics-152.html"><IMG ALIGN="BOTTOM" SRC="next.gif" BORDER="none" HSPACE="20" ALT="Next"></A> </CENTER><P>
<CENTER><FONT SIZE="-1"><A HREF="PPCNumerics-3.html">&copy; Apple Computer, Inc.</A><BR>13 JUL 1996</CENTER></FONT><P>

<!-- start of footer  -->

<!--#include virtual="/includes/framesetfooter" -->

<!-- end of footer -->


</BODY>
</HTML>  
