

================================================================
== Vitis HLS Report for 'adap_fir_Pipeline_Coeff_Update_Loop'
================================================================
* Date:           Sun Nov  3 12:02:30 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        adap_fir_proj
* Solution:       adap_fir (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       40|       40|  0.400 us|  0.400 us|   40|   40|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Coeff_Update_Loop  |       38|       38|        16|          1|          1|    24|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 1, D = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.36>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 19 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%error_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %error"   --->   Operation 20 'read' 'error_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %i_1"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc20"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i = load i5 %i_1" [HLS_Code/adap_fir.c:42]   --->   Operation 23 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 24 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.78ns)   --->   "%icmp_ln42 = icmp_eq  i5 %i, i5 24" [HLS_Code/adap_fir.c:42]   --->   Operation 25 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.78ns)   --->   "%add_ln42 = add i5 %i, i5 1" [HLS_Code/adap_fir.c:42]   --->   Operation 26 'add' 'add_ln42' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42, void %for.inc20.split, void %for.end21.exitStub" [HLS_Code/adap_fir.c:42]   --->   Operation 27 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i_1_cast = zext i5 %i" [HLS_Code/adap_fir.c:42]   --->   Operation 28 'zext' 'i_1_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%shift_reg_addr = getelementptr i32 %shift_reg, i64 0, i64 %i_1_cast" [HLS_Code/adap_fir.c:43]   --->   Operation 29 'getelementptr' 'shift_reg_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (2.32ns)   --->   "%shift_reg_load = load i5 %shift_reg_addr" [HLS_Code/adap_fir.c:43]   --->   Operation 30 'load' 'shift_reg_load' <Predicate = (!icmp_ln42)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%coeffs_1_addr = getelementptr i32 %coeffs_1, i64 0, i64 %i_1_cast" [HLS_Code/adap_fir.c:43]   --->   Operation 31 'getelementptr' 'coeffs_1_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln42 = store i5 %add_ln42, i5 %i_1" [HLS_Code/adap_fir.c:42]   --->   Operation 32 'store' 'store_ln42' <Predicate = (!icmp_ln42)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 33 [1/2] (2.32ns)   --->   "%shift_reg_load = load i5 %shift_reg_addr" [HLS_Code/adap_fir.c:43]   --->   Operation 33 'load' 'shift_reg_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>

State 3 <SV = 2> <Delay = 5.70>
ST_3 : [1/1] (1.82ns)   --->   Input mux for Operation 34 '%mul1 = fmul i32 %error_read, i32 %shift_reg_load'
ST_3 : Operation 34 [4/4] (3.87ns)   --->   "%mul1 = fmul i32 %error_read, i32 %shift_reg_load" [HLS_Code/adap_fir.c:43]   --->   Operation 34 'fmul' 'mul1' <Predicate = true> <Delay = 3.87> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 35 [3/4] (5.70ns)   --->   "%mul1 = fmul i32 %error_read, i32 %shift_reg_load" [HLS_Code/adap_fir.c:43]   --->   Operation 35 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 36 [2/4] (5.70ns)   --->   "%mul1 = fmul i32 %error_read, i32 %shift_reg_load" [HLS_Code/adap_fir.c:43]   --->   Operation 36 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 37 [1/4] (5.70ns)   --->   "%mul1 = fmul i32 %error_read, i32 %shift_reg_load" [HLS_Code/adap_fir.c:43]   --->   Operation 37 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : [1/1] (1.82ns)   --->   Input mux for Operation 38 '%div = fmul i32 %mul1, i32 0.00390625'
ST_7 : Operation 38 [4/4] (3.87ns)   --->   "%div = fmul i32 %mul1, i32 0.00390625" [HLS_Code/adap_fir.c:43]   --->   Operation 38 'fmul' 'div' <Predicate = true> <Delay = 3.87> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 39 [3/4] (5.70ns)   --->   "%div = fmul i32 %mul1, i32 0.00390625" [HLS_Code/adap_fir.c:43]   --->   Operation 39 'fmul' 'div' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 40 [2/4] (5.70ns)   --->   "%div = fmul i32 %mul1, i32 0.00390625" [HLS_Code/adap_fir.c:43]   --->   Operation 40 'fmul' 'div' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 41 [2/2] (2.32ns)   --->   "%coeffs_1_load = load i5 %coeffs_1_addr" [HLS_Code/adap_fir.c:43]   --->   Operation 41 'load' 'coeffs_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>

State 10 <SV = 9> <Delay = 5.70>
ST_10 : Operation 42 [1/4] (5.70ns)   --->   "%div = fmul i32 %mul1, i32 0.00390625" [HLS_Code/adap_fir.c:43]   --->   Operation 42 'fmul' 'div' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 43 [1/2] (2.32ns)   --->   "%coeffs_1_load = load i5 %coeffs_1_addr" [HLS_Code/adap_fir.c:43]   --->   Operation 43 'load' 'coeffs_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : [1/1] (1.58ns)   --->   Input mux for Operation 44 '%add = fadd i32 %coeffs_1_load, i32 %div'
ST_11 : Operation 44 [5/5] (5.66ns)   --->   "%add = fadd i32 %coeffs_1_load, i32 %div" [HLS_Code/adap_fir.c:43]   --->   Operation 44 'fadd' 'add' <Predicate = true> <Delay = 5.66> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 45 [4/5] (7.25ns)   --->   "%add = fadd i32 %coeffs_1_load, i32 %div" [HLS_Code/adap_fir.c:43]   --->   Operation 45 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 46 [3/5] (7.25ns)   --->   "%add = fadd i32 %coeffs_1_load, i32 %div" [HLS_Code/adap_fir.c:43]   --->   Operation 46 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 47 [2/5] (7.25ns)   --->   "%add = fadd i32 %coeffs_1_load, i32 %div" [HLS_Code/adap_fir.c:43]   --->   Operation 47 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 48 [1/5] (7.25ns)   --->   "%add = fadd i32 %coeffs_1_load, i32 %div" [HLS_Code/adap_fir.c:43]   --->   Operation 48 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 53 'ret' 'ret_ln0' <Predicate = (icmp_ln42)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 2.32>
ST_16 : Operation 49 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24" [HLS_Code/adap_fir.c:22]   --->   Operation 49 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [HLS_Code/adap_fir.c:42]   --->   Operation 50 'specloopname' 'specloopname_ln42' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 51 [1/1] (2.32ns)   --->   "%store_ln43 = store i32 %add, i5 %coeffs_1_addr" [HLS_Code/adap_fir.c:43]   --->   Operation 51 'store' 'store_ln43' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_16 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln42 = br void %for.inc20" [HLS_Code/adap_fir.c:42]   --->   Operation 52 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.368ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0.000 ns)
	'load' operation ('i', HLS_Code/adap_fir.c:42) on local variable 'i' [9]  (0.000 ns)
	'add' operation ('add_ln42', HLS_Code/adap_fir.c:42) [12]  (1.780 ns)
	'store' operation ('store_ln42', HLS_Code/adap_fir.c:42) of variable 'add_ln42', HLS_Code/adap_fir.c:42 on local variable 'i' [26]  (1.588 ns)

 <State 2>: 2.322ns
The critical path consists of the following:
	'load' operation ('shift_reg_load', HLS_Code/adap_fir.c:43) on array 'shift_reg' [19]  (2.322 ns)

 <State 3>: 5.702ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.827 ns)
'fmul' operation ('mul1', HLS_Code/adap_fir.c:43) [20]  (3.875 ns)

 <State 4>: 5.702ns
The critical path consists of the following:
	'fmul' operation ('mul1', HLS_Code/adap_fir.c:43) [20]  (5.702 ns)

 <State 5>: 5.702ns
The critical path consists of the following:
	'fmul' operation ('mul1', HLS_Code/adap_fir.c:43) [20]  (5.702 ns)

 <State 6>: 5.702ns
The critical path consists of the following:
	'fmul' operation ('mul1', HLS_Code/adap_fir.c:43) [20]  (5.702 ns)

 <State 7>: 5.702ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.827 ns)
'fmul' operation ('div', HLS_Code/adap_fir.c:43) [21]  (3.875 ns)

 <State 8>: 5.702ns
The critical path consists of the following:
	'fmul' operation ('div', HLS_Code/adap_fir.c:43) [21]  (5.702 ns)

 <State 9>: 5.702ns
The critical path consists of the following:
	'fmul' operation ('div', HLS_Code/adap_fir.c:43) [21]  (5.702 ns)

 <State 10>: 5.702ns
The critical path consists of the following:
	'fmul' operation ('div', HLS_Code/adap_fir.c:43) [21]  (5.702 ns)

 <State 11>: 7.256ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.588 ns)
'fadd' operation ('add', HLS_Code/adap_fir.c:43) [24]  (5.668 ns)

 <State 12>: 7.256ns
The critical path consists of the following:
	'fadd' operation ('add', HLS_Code/adap_fir.c:43) [24]  (7.256 ns)

 <State 13>: 7.256ns
The critical path consists of the following:
	'fadd' operation ('add', HLS_Code/adap_fir.c:43) [24]  (7.256 ns)

 <State 14>: 7.256ns
The critical path consists of the following:
	'fadd' operation ('add', HLS_Code/adap_fir.c:43) [24]  (7.256 ns)

 <State 15>: 7.256ns
The critical path consists of the following:
	'fadd' operation ('add', HLS_Code/adap_fir.c:43) [24]  (7.256 ns)

 <State 16>: 2.322ns
The critical path consists of the following:
	'store' operation ('store_ln43', HLS_Code/adap_fir.c:43) of variable 'add', HLS_Code/adap_fir.c:43 on array 'coeffs_1' [25]  (2.322 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
