MIG: 21:24:57 : ################# RUNNING MIG BATCH ###################
MIG: 21:24:57 : Writing IN file for 'mig_7series_0'...compDirPath: /opt/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: /home/feilong/Storages/fpga/28_sobel/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0
MIG: 21:24:57 : synp_flow:  -- synthesis_mode: Other
MIG: 21:24:57 : outputDirectory: /home/feilong/Storages/fpga/28_sobel/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 21:24:57 : vivado_mode: xpg_pa
MIG: 21:24:57 :  locked false  
MIG: 21:24:57 : HDL Language: Verilog
MIG: 21:24:57 : compInfo: false
MIG: 21:24:57 : Vivado Options xc7a100t fgg484 -2
MIG: 21:24:57 : 1: xc7a100t 2: fgg484 3: -2
MIG: 21:24:57 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 21:24:57 : xilinx_path: /opt/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 21:24:57 : I am in catch area
MIG: 21:24:57 : Running /opt/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -cg_exc_inp /home/feilong/Storages/fpga/28_sobel/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out /home/feilong/Storages/fpga/28_sobel/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 21:25:08 : XML_INPUT_FILE: /home/feilong/Storages/fpga/28_sobel/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 21:25:08 : Component_Name: mig_7series_0
MIG: 21:25:08 : Moving mig_7series_0 ...
MIG: 21:25:08 : Moving mig_7series_0.veo ...
MIG: 21:25:08 : Moving mig_7series_0_xmdf.tcl ...
MIG: 21:25:08 : Running synthesis.xit
MIG: 21:25:08 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 21:25:08 : IGN:         <InputClkFreq>500</InputClkFreq> <==>         <InputClkFreq>500</InputClkFreq> 
MIG: 21:25:08 : Running vlog_synth_rpr.xit
MIG: 21:25:08 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 21:25:08 : IGN:         <InputClkFreq>500</InputClkFreq> <==>         <InputClkFreq>500</InputClkFreq> 
MIG: 21:25:08 : Running simulation.xit
MIG: 21:25:08 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 21:25:08 : IGN:         <InputClkFreq>500</InputClkFreq> <==>         <InputClkFreq>500</InputClkFreq> 
MIG: 21:25:09 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 21:25:09 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 21:25:09 : IGN:         <InputClkFreq>500</InputClkFreq> <==>         <InputClkFreq>500</InputClkFreq> 
MIG: 21:25:09 : Running implementation.xit
MIG: 21:25:09 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 21:25:09 : IGN:         <InputClkFreq>500</InputClkFreq> <==>         <InputClkFreq>500</InputClkFreq> 
MIG: 21:25:14 : ################# RUNNING MIG BATCH ###################
MIG: 21:25:14 : Writing IN file for 'mig_7series_0'...compDirPath: /opt/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: /home/feilong/Storages/fpga/28_sobel/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0
MIG: 21:25:14 : synp_flow:  -- synthesis_mode: Other
MIG: 21:25:14 : outputDirectory: /home/feilong/Storages/fpga/28_sobel/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 21:25:14 : vivado_mode: xpg_pa
MIG: 21:25:14 :  locked false  
MIG: 21:25:14 : HDL Language: Verilog
MIG: 21:25:14 : compInfo: false
MIG: 21:25:14 : Vivado Options xc7a100t fgg484 -2
MIG: 21:25:14 : 1: xc7a100t 2: fgg484 3: -2
MIG: 21:25:14 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 21:25:14 : xilinx_path: /opt/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 21:25:14 : I am in catch area
MIG: 21:25:14 : Running /opt/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -cg_exc_inp /home/feilong/Storages/fpga/28_sobel/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out /home/feilong/Storages/fpga/28_sobel/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 21:25:25 : XML_INPUT_FILE: /home/feilong/Storages/fpga/28_sobel/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 21:25:25 : Component_Name: mig_7series_0
MIG: 21:25:25 : Moving mig_7series_0 ...
MIG: 21:25:26 : Moving mig_7series_0.veo ...
MIG: 21:25:26 : Moving mig_7series_0_xmdf.tcl ...
MIG: 21:25:26 : Running synthesis.xit
MIG: 21:25:26 : ################# RUNNING MIG BATCH ###################
MIG: 21:25:26 : Writing IN file for 'mig_7series_0'...compDirPath: /opt/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: /home/feilong/Storages/fpga/28_sobel/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0
MIG: 21:25:26 : synp_flow:  -- synthesis_mode: Other
MIG: 21:25:26 : outputDirectory: /home/feilong/Storages/fpga/28_sobel/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 21:25:26 : vivado_mode: xpg_pa
MIG: 21:25:26 :  locked false  
MIG: 21:25:26 : HDL Language: Verilog
MIG: 21:25:26 : compInfo: false
MIG: 21:25:26 : Vivado Options xc7a100t fgg484 -2
MIG: 21:25:26 : 1: xc7a100t 2: fgg484 3: -2
MIG: 21:25:26 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 21:25:26 : xilinx_path: /opt/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 21:25:26 : I am in catch area
MIG: 21:25:26 : Running /opt/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -cg_exc_inp /home/feilong/Storages/fpga/28_sobel/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out /home/feilong/Storages/fpga/28_sobel/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 21:25:37 : XML_INPUT_FILE: /home/feilong/Storages/fpga/28_sobel/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 21:25:37 : Component_Name: mig_7series_0
MIG: 21:25:37 : Moving mig_7series_0 ...
MIG: 21:25:37 : Moving mig_7series_0.veo ...
MIG: 21:25:37 : Moving mig_7series_0_xmdf.tcl ...
MIG: 21:25:37 : Running vlog_synth_rpr.xit
MIG: 21:25:37 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 21:25:37 : IGN:         <InputClkFreq>500</InputClkFreq> <==>         <InputClkFreq>500</InputClkFreq> 
MIG: 21:25:37 : Running simulation.xit
MIG: 21:25:37 : ################# RUNNING MIG BATCH ###################
MIG: 21:25:37 : Writing IN file for 'mig_7series_0'...compDirPath: /opt/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: /home/feilong/Storages/fpga/28_sobel/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0
MIG: 21:25:37 : synp_flow:  -- synthesis_mode: Other
MIG: 21:25:37 : outputDirectory: /home/feilong/Storages/fpga/28_sobel/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 21:25:37 : vivado_mode: xpg_pa
MIG: 21:25:37 :  locked false  
MIG: 21:25:37 : HDL Language: Verilog
MIG: 21:25:37 : compInfo: false
MIG: 21:25:37 : Vivado Options xc7a100t fgg484 -2
MIG: 21:25:37 : 1: xc7a100t 2: fgg484 3: -2
MIG: 21:25:37 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 21:25:37 : xilinx_path: /opt/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 21:25:37 : I am in catch area
MIG: 21:25:37 : Running /opt/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -cg_exc_inp /home/feilong/Storages/fpga/28_sobel/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out /home/feilong/Storages/fpga/28_sobel/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 21:25:49 : XML_INPUT_FILE: /home/feilong/Storages/fpga/28_sobel/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 21:25:49 : Component_Name: mig_7series_0
MIG: 21:25:49 : Moving mig_7series_0 ...
MIG: 21:25:49 : Moving mig_7series_0.veo ...
MIG: 21:25:49 : Moving mig_7series_0_xmdf.tcl ...
MIG: 21:25:49 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 21:25:49 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 21:25:49 : IGN:         <InputClkFreq>500</InputClkFreq> <==>         <InputClkFreq>500</InputClkFreq> 
MIG: 21:25:49 : Running implementation.xit
MIG: 21:25:49 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 21:25:49 : IGN:         <InputClkFreq>500</InputClkFreq> <==>         <InputClkFreq>500</InputClkFreq> 
MIG: 21:29:18 : Running synthesis.xit
MIG: 21:29:18 : ################# RUNNING MIG BATCH ###################
MIG: 21:29:18 : Writing IN file for 'mig_7series_0'...compDirPath: /opt/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: /home/feilong/Storages/fpga/28_sobel/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0
MIG: 21:29:18 : synp_flow:  -- synthesis_mode: Other
MIG: 21:29:18 : outputDirectory: /home/feilong/Storages/fpga/28_sobel/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 21:29:18 : vivado_mode: xpg_pa
MIG: 21:29:18 :  locked false  
MIG: 21:29:18 : HDL Language: Verilog
MIG: 21:29:18 : compInfo: false
MIG: 21:29:18 : Vivado Options xc7a100t fgg484 -2
MIG: 21:29:18 : 1: xc7a100t 2: fgg484 3: -2
MIG: 21:29:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 21:29:18 : xilinx_path: /opt/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 21:29:18 : I am in catch area
MIG: 21:29:18 : Running /opt/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -cg_exc_inp /home/feilong/Storages/fpga/28_sobel/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out /home/feilong/Storages/fpga/28_sobel/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 21:29:29 : XML_INPUT_FILE: /home/feilong/Storages/fpga/28_sobel/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 21:29:29 : Component_Name: mig_7series_0
MIG: 21:29:29 : Moving mig_7series_0 ...
MIG: 21:29:29 : Moving mig_7series_0.veo ...
MIG: 21:29:29 : Moving mig_7series_0_xmdf.tcl ...
MIG: 21:29:29 : Running vlog_synth_rpr.xit
MIG: 21:29:29 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 21:29:29 : IGN:         <InputClkFreq>500</InputClkFreq> <==>         <InputClkFreq>500</InputClkFreq> 
MIG: 21:29:29 : Running implementation.xit
MIG: 21:29:29 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 21:29:29 : IGN:         <InputClkFreq>500</InputClkFreq> <==>         <InputClkFreq>500</InputClkFreq> 
MIG: 21:29:31 : Running synthesis.xit
MIG: 21:29:31 : ################# RUNNING MIG BATCH ###################
MIG: 21:29:31 : Writing IN file for 'mig_7series_0'...compDirPath: /opt/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: /home/feilong/Storages/fpga/28_sobel/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0
MIG: 21:29:31 : synp_flow:  -- synthesis_mode: Other
MIG: 21:29:31 : outputDirectory: /home/feilong/Storages/fpga/28_sobel/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 21:29:31 : vivado_mode: xpg_pa
MIG: 21:29:31 :  locked false  
MIG: 21:29:31 : HDL Language: Verilog
MIG: 21:29:31 : compInfo: false
MIG: 21:29:31 : Vivado Options xc7a100t fgg484 -2
MIG: 21:29:31 : 1: xc7a100t 2: fgg484 3: -2
MIG: 21:29:31 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 21:29:31 : xilinx_path: /opt/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 21:29:31 : I am in catch area
MIG: 21:29:31 : Running /opt/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -cg_exc_inp /home/feilong/Storages/fpga/28_sobel/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out /home/feilong/Storages/fpga/28_sobel/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 21:29:42 : XML_INPUT_FILE: /home/feilong/Storages/fpga/28_sobel/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 21:29:42 : Component_Name: mig_7series_0
MIG: 21:29:42 : Moving mig_7series_0 ...
MIG: 21:29:42 : Moving mig_7series_0.veo ...
MIG: 21:29:42 : Moving mig_7series_0_xmdf.tcl ...
MIG: 21:29:42 : Running vlog_synth_rpr.xit
MIG: 21:29:42 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 21:29:42 : IGN:         <InputClkFreq>500</InputClkFreq> <==>         <InputClkFreq>500</InputClkFreq> 
MIG: 21:29:43 : Running implementation.xit
MIG: 21:29:43 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 21:29:43 : IGN:         <InputClkFreq>500</InputClkFreq> <==>         <InputClkFreq>500</InputClkFreq> 
MIG: 21:29:43 : Running implementation.xit
MIG: 21:29:43 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 21:29:43 : IGN:         <InputClkFreq>500</InputClkFreq> <==>         <InputClkFreq>500</InputClkFreq> 
MIG: 22:19:47 : Running synthesis.xit
MIG: 22:19:47 : ################# RUNNING MIG BATCH ###################
MIG: 22:19:47 : Writing IN file for 'mig_7series_0'...compDirPath: /opt/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: /home/feilong/Storages/fpga/28_sobel/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0
MIG: 22:19:47 : synp_flow:  -- synthesis_mode: Other
MIG: 22:19:47 : outputDirectory: /home/feilong/Storages/fpga/28_sobel/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 22:19:47 : vivado_mode: xpg_pa
MIG: 22:19:47 :  locked false  
MIG: 22:19:47 : HDL Language: Verilog
MIG: 22:19:47 : compInfo: false
MIG: 22:19:47 : Vivado Options xc7a100t fgg484 -2
MIG: 22:19:47 : 1: xc7a100t 2: fgg484 3: -2
MIG: 22:19:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 22:19:47 : xilinx_path: /opt/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 22:19:47 : I am in catch area
MIG: 22:19:47 : Running /opt/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -cg_exc_inp /home/feilong/Storages/fpga/28_sobel/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out /home/feilong/Storages/fpga/28_sobel/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 22:19:58 : XML_INPUT_FILE: /home/feilong/Storages/fpga/28_sobel/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 22:19:58 : Component_Name: mig_7series_0
MIG: 22:19:58 : Moving mig_7series_0 ...
MIG: 22:19:58 : Moving mig_7series_0.veo ...
MIG: 22:19:58 : Moving mig_7series_0_xmdf.tcl ...
MIG: 22:19:58 : Running vlog_synth_rpr.xit
MIG: 22:19:58 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 22:19:58 : IGN:         <InputClkFreq>500</InputClkFreq> <==>         <InputClkFreq>500</InputClkFreq> 
MIG: 22:19:58 : Running implementation.xit
MIG: 22:19:58 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 22:19:58 : IGN:         <InputClkFreq>500</InputClkFreq> <==>         <InputClkFreq>500</InputClkFreq> 
MIG: 22:19:59 : Running implementation.xit
MIG: 22:19:59 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 22:19:59 : IGN:         <InputClkFreq>500</InputClkFreq> <==>         <InputClkFreq>500</InputClkFreq> 
MIG: 22:21:48 : Running synthesis.xit
MIG: 22:21:48 : ################# RUNNING MIG BATCH ###################
MIG: 22:21:48 : Writing IN file for 'mig_7series_0'...compDirPath: /opt/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: /home/feilong/Storages/fpga/28_sobel/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0
MIG: 22:21:48 : synp_flow:  -- synthesis_mode: Other
MIG: 22:21:48 : outputDirectory: /home/feilong/Storages/fpga/28_sobel/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 22:21:48 : vivado_mode: xpg_pa
MIG: 22:21:48 :  locked false  
MIG: 22:21:48 : HDL Language: Verilog
MIG: 22:21:48 : compInfo: false
MIG: 22:21:48 : Vivado Options xc7a100t fgg484 -2
MIG: 22:21:48 : 1: xc7a100t 2: fgg484 3: -2
MIG: 22:21:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 22:21:48 : xilinx_path: /opt/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 22:21:48 : I am in catch area
MIG: 22:21:48 : Running /opt/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -cg_exc_inp /home/feilong/Storages/fpga/28_sobel/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out /home/feilong/Storages/fpga/28_sobel/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 22:21:59 : XML_INPUT_FILE: /home/feilong/Storages/fpga/28_sobel/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 22:21:59 : Component_Name: mig_7series_0
MIG: 22:21:59 : Moving mig_7series_0 ...
MIG: 22:21:59 : Moving mig_7series_0.veo ...
MIG: 22:21:59 : Moving mig_7series_0_xmdf.tcl ...
MIG: 22:21:59 : Running vlog_synth_rpr.xit
MIG: 22:21:59 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 22:21:59 : IGN:         <InputClkFreq>500</InputClkFreq> <==>         <InputClkFreq>500</InputClkFreq> 
MIG: 22:21:59 : Running implementation.xit
MIG: 22:22:00 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 22:22:00 : IGN:         <InputClkFreq>500</InputClkFreq> <==>         <InputClkFreq>500</InputClkFreq> 
MIG: 22:22:03 : Running synthesis.xit
MIG: 22:22:03 : ################# RUNNING MIG BATCH ###################
MIG: 22:22:03 : Writing IN file for 'mig_7series_0'...compDirPath: /opt/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: /home/feilong/Storages/fpga/28_sobel/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0
MIG: 22:22:03 : synp_flow:  -- synthesis_mode: Other
MIG: 22:22:03 : outputDirectory: /home/feilong/Storages/fpga/28_sobel/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 22:22:03 : vivado_mode: xpg_pa
MIG: 22:22:03 :  locked false  
MIG: 22:22:03 : HDL Language: Verilog
MIG: 22:22:03 : compInfo: false
MIG: 22:22:03 : Vivado Options xc7a100t fgg484 -2
MIG: 22:22:03 : 1: xc7a100t 2: fgg484 3: -2
MIG: 22:22:03 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 22:22:03 : xilinx_path: /opt/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 22:22:03 : I am in catch area
MIG: 22:22:03 : Running /opt/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -cg_exc_inp /home/feilong/Storages/fpga/28_sobel/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out /home/feilong/Storages/fpga/28_sobel/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 22:22:13 : XML_INPUT_FILE: /home/feilong/Storages/fpga/28_sobel/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 22:22:13 : Component_Name: mig_7series_0
MIG: 22:22:13 : Moving mig_7series_0 ...
MIG: 22:22:14 : Moving mig_7series_0.veo ...
MIG: 22:22:14 : Moving mig_7series_0_xmdf.tcl ...
MIG: 22:22:14 : Running vlog_synth_rpr.xit
MIG: 22:22:14 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 22:22:14 : IGN:         <InputClkFreq>500</InputClkFreq> <==>         <InputClkFreq>500</InputClkFreq> 
MIG: 22:22:14 : Running implementation.xit
MIG: 22:22:14 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 22:22:14 : IGN:         <InputClkFreq>500</InputClkFreq> <==>         <InputClkFreq>500</InputClkFreq> 
MIG: 22:22:15 : Running implementation.xit
MIG: 22:22:15 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 22:22:15 : IGN:         <InputClkFreq>500</InputClkFreq> <==>         <InputClkFreq>500</InputClkFreq> 
MIG: 22:23:16 : Running synthesis.xit
MIG: 22:23:16 : ################# RUNNING MIG BATCH ###################
MIG: 22:23:16 : Writing IN file for 'mig_7series_0'...compDirPath: /opt/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: /home/feilong/Storages/fpga/28_sobel/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0
MIG: 22:23:16 : synp_flow:  -- synthesis_mode: Other
MIG: 22:23:16 : outputDirectory: /home/feilong/Storages/fpga/28_sobel/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 22:23:16 : vivado_mode: xpg_pa
MIG: 22:23:16 :  locked false  
MIG: 22:23:16 : HDL Language: Verilog
MIG: 22:23:16 : compInfo: false
MIG: 22:23:16 : Vivado Options xc7a100t fgg484 -2
MIG: 22:23:16 : 1: xc7a100t 2: fgg484 3: -2
MIG: 22:23:16 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 22:23:16 : xilinx_path: /opt/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 22:23:16 : I am in catch area
MIG: 22:23:16 : Running /opt/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -cg_exc_inp /home/feilong/Storages/fpga/28_sobel/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out /home/feilong/Storages/fpga/28_sobel/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 22:23:27 : XML_INPUT_FILE: /home/feilong/Storages/fpga/28_sobel/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 22:23:27 : Component_Name: mig_7series_0
MIG: 22:23:27 : Moving mig_7series_0 ...
MIG: 22:23:27 : Moving mig_7series_0.veo ...
MIG: 22:23:27 : Moving mig_7series_0_xmdf.tcl ...
MIG: 22:23:28 : Running vlog_synth_rpr.xit
MIG: 22:23:28 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 22:23:28 : IGN:         <InputClkFreq>500</InputClkFreq> <==>         <InputClkFreq>500</InputClkFreq> 
MIG: 22:23:28 : Running implementation.xit
MIG: 22:23:28 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 22:23:28 : IGN:         <InputClkFreq>500</InputClkFreq> <==>         <InputClkFreq>500</InputClkFreq> 
MIG: 22:23:31 : Running synthesis.xit
MIG: 22:23:31 : ################# RUNNING MIG BATCH ###################
MIG: 22:23:31 : Writing IN file for 'mig_7series_0'...compDirPath: /opt/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: /home/feilong/Storages/fpga/28_sobel/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0
MIG: 22:23:31 : synp_flow:  -- synthesis_mode: Other
MIG: 22:23:31 : outputDirectory: /home/feilong/Storages/fpga/28_sobel/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 22:23:31 : vivado_mode: xpg_pa
MIG: 22:23:31 :  locked false  
MIG: 22:23:31 : HDL Language: Verilog
MIG: 22:23:31 : compInfo: false
MIG: 22:23:31 : Vivado Options xc7a100t fgg484 -2
MIG: 22:23:31 : 1: xc7a100t 2: fgg484 3: -2
MIG: 22:23:31 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 22:23:31 : xilinx_path: /opt/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 22:23:31 : I am in catch area
MIG: 22:23:31 : Running /opt/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -cg_exc_inp /home/feilong/Storages/fpga/28_sobel/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out /home/feilong/Storages/fpga/28_sobel/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 22:23:42 : XML_INPUT_FILE: /home/feilong/Storages/fpga/28_sobel/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 22:23:42 : Component_Name: mig_7series_0
MIG: 22:23:42 : Moving mig_7series_0 ...
MIG: 22:23:42 : Moving mig_7series_0.veo ...
MIG: 22:23:42 : Moving mig_7series_0_xmdf.tcl ...
MIG: 22:23:42 : Running vlog_synth_rpr.xit
MIG: 22:23:42 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 22:23:42 : IGN:         <InputClkFreq>500</InputClkFreq> <==>         <InputClkFreq>500</InputClkFreq> 
MIG: 22:23:43 : Running implementation.xit
MIG: 22:23:43 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 22:23:43 : IGN:         <InputClkFreq>500</InputClkFreq> <==>         <InputClkFreq>500</InputClkFreq> 
MIG: 22:23:43 : Running implementation.xit
MIG: 22:23:43 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 22:23:43 : IGN:         <InputClkFreq>500</InputClkFreq> <==>         <InputClkFreq>500</InputClkFreq> 
MIG: 22:25:34 : Running synthesis.xit
MIG: 22:25:34 : ################# RUNNING MIG BATCH ###################
MIG: 22:25:34 : Writing IN file for 'mig_7series_0'...compDirPath: /opt/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: /home/feilong/Storages/fpga/28_sobel/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0
MIG: 22:25:34 : synp_flow:  -- synthesis_mode: Other
MIG: 22:25:34 : outputDirectory: /home/feilong/Storages/fpga/28_sobel/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 22:25:34 : vivado_mode: xpg_pa
MIG: 22:25:34 :  locked false  
MIG: 22:25:34 : HDL Language: Verilog
MIG: 22:25:34 : compInfo: false
MIG: 22:25:34 : Vivado Options xc7a100t fgg484 -2
MIG: 22:25:34 : 1: xc7a100t 2: fgg484 3: -2
MIG: 22:25:34 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 22:25:34 : xilinx_path: /opt/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 22:25:34 : I am in catch area
MIG: 22:25:34 : Running /opt/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -cg_exc_inp /home/feilong/Storages/fpga/28_sobel/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out /home/feilong/Storages/fpga/28_sobel/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 22:25:45 : XML_INPUT_FILE: /home/feilong/Storages/fpga/28_sobel/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 22:25:45 : Component_Name: mig_7series_0
MIG: 22:25:45 : Moving mig_7series_0 ...
MIG: 22:25:46 : Moving mig_7series_0.veo ...
MIG: 22:25:46 : Moving mig_7series_0_xmdf.tcl ...
MIG: 22:25:46 : Running vlog_synth_rpr.xit
MIG: 22:25:46 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 22:25:46 : IGN:         <InputClkFreq>500</InputClkFreq> <==>         <InputClkFreq>500</InputClkFreq> 
MIG: 22:25:46 : Running implementation.xit
MIG: 22:25:46 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 22:25:46 : IGN:         <InputClkFreq>500</InputClkFreq> <==>         <InputClkFreq>500</InputClkFreq> 
MIG: 22:25:47 : Running implementation.xit
MIG: 22:25:47 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 22:25:47 : IGN:         <InputClkFreq>500</InputClkFreq> <==>         <InputClkFreq>500</InputClkFreq> 
MIG: 22:33:27 : Running synthesis.xit
MIG: 22:33:27 : ################# RUNNING MIG BATCH ###################
MIG: 22:33:27 : Writing IN file for 'mig_7series_0'...compDirPath: /opt/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: /home/feilong/Storages/fpga/28_sobel/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0
MIG: 22:33:27 : synp_flow:  -- synthesis_mode: Other
MIG: 22:33:27 : outputDirectory: /home/feilong/Storages/fpga/28_sobel/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 22:33:27 : vivado_mode: xpg_pa
MIG: 22:33:27 :  locked false  
MIG: 22:33:27 : HDL Language: Verilog
MIG: 22:33:27 : compInfo: false
MIG: 22:33:27 : Vivado Options xc7a100t fgg484 -2
MIG: 22:33:27 : 1: xc7a100t 2: fgg484 3: -2
MIG: 22:33:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 22:33:27 : xilinx_path: /opt/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 22:33:27 : I am in catch area
MIG: 22:33:27 : Running /opt/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -cg_exc_inp /home/feilong/Storages/fpga/28_sobel/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out /home/feilong/Storages/fpga/28_sobel/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 22:33:38 : XML_INPUT_FILE: /home/feilong/Storages/fpga/28_sobel/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 22:33:38 : Component_Name: mig_7series_0
MIG: 22:33:38 : Moving mig_7series_0 ...
MIG: 22:33:38 : Moving mig_7series_0.veo ...
MIG: 22:33:38 : Moving mig_7series_0_xmdf.tcl ...
MIG: 22:33:38 : Running vlog_synth_rpr.xit
MIG: 22:33:38 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 22:33:38 : IGN:         <InputClkFreq>500</InputClkFreq> <==>         <InputClkFreq>500</InputClkFreq> 
MIG: 22:33:38 : Running implementation.xit
MIG: 22:33:38 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 22:33:38 : IGN:         <InputClkFreq>500</InputClkFreq> <==>         <InputClkFreq>500</InputClkFreq> 
MIG: 22:33:39 : Running implementation.xit
MIG: 22:33:39 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 22:33:39 : IGN:         <InputClkFreq>500</InputClkFreq> <==>         <InputClkFreq>500</InputClkFreq> 
MIG: 22:48:10 : Running synthesis.xit
MIG: 22:48:10 : ################# RUNNING MIG BATCH ###################
MIG: 22:48:10 : Writing IN file for 'mig_7series_0'...compDirPath: /opt/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: /home/feilong/Storages/fpga/28_sobel/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0
MIG: 22:48:10 : synp_flow:  -- synthesis_mode: Other
MIG: 22:48:10 : outputDirectory: /home/feilong/Storages/fpga/28_sobel/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 22:48:10 : vivado_mode: xpg_pa
MIG: 22:48:10 :  locked false  
MIG: 22:48:10 : HDL Language: Verilog
MIG: 22:48:10 : compInfo: false
MIG: 22:48:10 : Vivado Options xc7a100t fgg484 -2
MIG: 22:48:10 : 1: xc7a100t 2: fgg484 3: -2
MIG: 22:48:10 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 22:48:10 : xilinx_path: /opt/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 22:48:10 : I am in catch area
MIG: 22:48:10 : Running /opt/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -cg_exc_inp /home/feilong/Storages/fpga/28_sobel/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out /home/feilong/Storages/fpga/28_sobel/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 22:48:21 : XML_INPUT_FILE: /home/feilong/Storages/fpga/28_sobel/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 22:48:21 : Component_Name: mig_7series_0
MIG: 22:48:21 : Moving mig_7series_0 ...
MIG: 22:48:21 : Moving mig_7series_0.veo ...
MIG: 22:48:21 : Moving mig_7series_0_xmdf.tcl ...
MIG: 22:48:21 : Running vlog_synth_rpr.xit
MIG: 22:48:21 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 22:48:21 : IGN:         <InputClkFreq>500</InputClkFreq> <==>         <InputClkFreq>500</InputClkFreq> 
MIG: 22:48:21 : Running implementation.xit
MIG: 22:48:21 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 22:48:21 : IGN:         <InputClkFreq>500</InputClkFreq> <==>         <InputClkFreq>500</InputClkFreq> 
MIG: 22:48:22 : Running implementation.xit
MIG: 22:48:22 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 22:48:22 : IGN:         <InputClkFreq>500</InputClkFreq> <==>         <InputClkFreq>500</InputClkFreq> 
