\hypertarget{msa__macro_8h_source}{}\doxysection{msa\+\_\+macro.\+h}
\label{msa__macro_8h_source}\index{AseSprite/aseprite/third\_party/libwebp/src/dsp/msa\_macro.h@{AseSprite/aseprite/third\_party/libwebp/src/dsp/msa\_macro.h}}

\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ \textcolor{comment}{//\ Copyright\ 2016\ Google\ Inc.\ All\ Rights\ Reserved.}}
\DoxyCodeLine{00002\ \textcolor{comment}{//}}
\DoxyCodeLine{00003\ \textcolor{comment}{//\ Use\ of\ this\ source\ code\ is\ governed\ by\ a\ BSD-\/style\ license}}
\DoxyCodeLine{00004\ \textcolor{comment}{//\ that\ can\ be\ found\ in\ the\ COPYING\ file\ in\ the\ root\ of\ the\ source}}
\DoxyCodeLine{00005\ \textcolor{comment}{//\ tree.\ An\ additional\ intellectual\ property\ rights\ grant\ can\ be\ found}}
\DoxyCodeLine{00006\ \textcolor{comment}{//\ in\ the\ file\ PATENTS.\ All\ contributing\ project\ authors\ may}}
\DoxyCodeLine{00007\ \textcolor{comment}{//\ be\ found\ in\ the\ AUTHORS\ file\ in\ the\ root\ of\ the\ source\ tree.}}
\DoxyCodeLine{00008\ \textcolor{comment}{//\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{00009\ \textcolor{comment}{//}}
\DoxyCodeLine{00010\ \textcolor{comment}{//\ MSA\ common\ macros}}
\DoxyCodeLine{00011\ \textcolor{comment}{//}}
\DoxyCodeLine{00012\ \textcolor{comment}{//\ Author(s):\ \ Prashant\ Patil\ \ \ (prashant.patil@imgtec.com)}}
\DoxyCodeLine{00013\ }
\DoxyCodeLine{00014\ \textcolor{preprocessor}{\#ifndef\ WEBP\_DSP\_MSA\_MACRO\_H\_}}
\DoxyCodeLine{00015\ \textcolor{preprocessor}{\#define\ WEBP\_DSP\_MSA\_MACRO\_H\_}}
\DoxyCodeLine{00016\ }
\DoxyCodeLine{00017\ \textcolor{preprocessor}{\#include\ <stdint.h>}}
\DoxyCodeLine{00018\ \textcolor{preprocessor}{\#include\ <msa.h>}}
\DoxyCodeLine{00019\ }
\DoxyCodeLine{00020\ \textcolor{preprocessor}{\#if\ defined(\_\_clang\_\_)}}
\DoxyCodeLine{00021\ \textcolor{preprocessor}{\ \ \#define\ CLANG\_BUILD}}
\DoxyCodeLine{00022\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00023\ }
\DoxyCodeLine{00024\ \textcolor{preprocessor}{\#ifdef\ CLANG\_BUILD}}
\DoxyCodeLine{00025\ \textcolor{preprocessor}{\ \ \#define\ ALPHAVAL\ \ (-\/1)}}
\DoxyCodeLine{00026\ \textcolor{preprocessor}{\ \ \#define\ ADDVI\_H(a,\ b)\ \ \_\_msa\_addvi\_h((v8i16)a,\ b)}}
\DoxyCodeLine{00027\ \textcolor{preprocessor}{\ \ \#define\ ADDVI\_W(a,\ b)\ \ \_\_msa\_addvi\_w((v4i32)a,\ b)}}
\DoxyCodeLine{00028\ \textcolor{preprocessor}{\ \ \#define\ SRAI\_B(a,\ b)\ \ \_\_msa\_srai\_b((v16i8)a,\ b)}}
\DoxyCodeLine{00029\ \textcolor{preprocessor}{\ \ \#define\ SRAI\_H(a,\ b)\ \ \_\_msa\_srai\_h((v8i16)a,\ b)}}
\DoxyCodeLine{00030\ \textcolor{preprocessor}{\ \ \#define\ SRAI\_W(a,\ b)\ \ \_\_msa\_srai\_w((v4i32)a,\ b)}}
\DoxyCodeLine{00031\ \textcolor{preprocessor}{\ \ \#define\ SRLI\_H(a,\ b)\ \ \_\_msa\_srli\_h((v8i16)a,\ b)}}
\DoxyCodeLine{00032\ \textcolor{preprocessor}{\ \ \#define\ SLLI\_B(a,\ b)\ \ \_\_msa\_slli\_b((v4i32)a,\ b)}}
\DoxyCodeLine{00033\ \textcolor{preprocessor}{\ \ \#define\ ANDI\_B(a,\ b)\ \ \_\_msa\_andi\_b((v16u8)a,\ b)}}
\DoxyCodeLine{00034\ \textcolor{preprocessor}{\ \ \#define\ ORI\_B(a,\ b)\ \ \ \_\_msa\_ori\_b((v16u8)a,\ b)}}
\DoxyCodeLine{00035\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00036\ \textcolor{preprocessor}{\ \ \#define\ ALPHAVAL\ \ (0xff)}}
\DoxyCodeLine{00037\ \textcolor{preprocessor}{\ \ \#define\ ADDVI\_H(a,\ b)\ \ (a\ +\ b)}}
\DoxyCodeLine{00038\ \textcolor{preprocessor}{\ \ \#define\ ADDVI\_W(a,\ b)\ \ (a\ +\ b)}}
\DoxyCodeLine{00039\ \textcolor{preprocessor}{\ \ \#define\ SRAI\_B(a,\ b)\ \ (a\ >>\ b)}}
\DoxyCodeLine{00040\ \textcolor{preprocessor}{\ \ \#define\ SRAI\_H(a,\ b)\ \ (a\ >>\ b)}}
\DoxyCodeLine{00041\ \textcolor{preprocessor}{\ \ \#define\ SRAI\_W(a,\ b)\ \ (a\ >>\ b)}}
\DoxyCodeLine{00042\ \textcolor{preprocessor}{\ \ \#define\ SRLI\_H(a,\ b)\ \ (a\ <<\ b)}}
\DoxyCodeLine{00043\ \textcolor{preprocessor}{\ \ \#define\ SLLI\_B(a,\ b)\ \ (a\ <<\ b)}}
\DoxyCodeLine{00044\ \textcolor{preprocessor}{\ \ \#define\ ANDI\_B(a,\ b)\ \ (a\ \&\ b)}}
\DoxyCodeLine{00045\ \textcolor{preprocessor}{\ \ \#define\ ORI\_B(a,\ b)\ \ \ (a\ |\ b)}}
\DoxyCodeLine{00046\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00047\ }
\DoxyCodeLine{00048\ \textcolor{preprocessor}{\#define\ LD\_B(RTYPE,\ psrc)\ *((RTYPE*)(psrc))}}
\DoxyCodeLine{00049\ \textcolor{preprocessor}{\#define\ LD\_UB(...)\ LD\_B(v16u8,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00050\ \textcolor{preprocessor}{\#define\ LD\_SB(...)\ LD\_B(v16i8,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00051\ }
\DoxyCodeLine{00052\ \textcolor{preprocessor}{\#define\ LD\_H(RTYPE,\ psrc)\ *((RTYPE*)(psrc))}}
\DoxyCodeLine{00053\ \textcolor{preprocessor}{\#define\ LD\_UH(...)\ LD\_H(v8u16,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00054\ \textcolor{preprocessor}{\#define\ LD\_SH(...)\ LD\_H(v8i16,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00055\ }
\DoxyCodeLine{00056\ \textcolor{preprocessor}{\#define\ LD\_W(RTYPE,\ psrc)\ *((RTYPE*)(psrc))}}
\DoxyCodeLine{00057\ \textcolor{preprocessor}{\#define\ LD\_UW(...)\ LD\_W(v4u32,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00058\ \textcolor{preprocessor}{\#define\ LD\_SW(...)\ LD\_W(v4i32,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00059\ }
\DoxyCodeLine{00060\ \textcolor{preprocessor}{\#define\ ST\_B(RTYPE,\ in,\ pdst)\ *((RTYPE*)(pdst))\ =\ in}}
\DoxyCodeLine{00061\ \textcolor{preprocessor}{\#define\ ST\_UB(...)\ ST\_B(v16u8,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00062\ \textcolor{preprocessor}{\#define\ ST\_SB(...)\ ST\_B(v16i8,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00063\ }
\DoxyCodeLine{00064\ \textcolor{preprocessor}{\#define\ ST\_H(RTYPE,\ in,\ pdst)\ *((RTYPE*)(pdst))\ =\ in}}
\DoxyCodeLine{00065\ \textcolor{preprocessor}{\#define\ ST\_UH(...)\ ST\_H(v8u16,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00066\ \textcolor{preprocessor}{\#define\ ST\_SH(...)\ ST\_H(v8i16,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00067\ }
\DoxyCodeLine{00068\ \textcolor{preprocessor}{\#define\ ST\_W(RTYPE,\ in,\ pdst)\ *((RTYPE*)(pdst))\ =\ in}}
\DoxyCodeLine{00069\ \textcolor{preprocessor}{\#define\ ST\_UW(...)\ ST\_W(v4u32,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00070\ \textcolor{preprocessor}{\#define\ ST\_SW(...)\ ST\_W(v4i32,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00071\ }
\DoxyCodeLine{00072\ \textcolor{preprocessor}{\#define\ MSA\_LOAD\_FUNC(TYPE,\ INSTR,\ FUNC\_NAME)\ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00073\ \textcolor{preprocessor}{\ \ static\ inline\ TYPE\ FUNC\_NAME(const\ void*\ const\ psrc)\ \{\ \ \(\backslash\)}}
\DoxyCodeLine{00074\ \textcolor{preprocessor}{\ \ \ \ const\ uint8\_t*\ const\ psrc\_m\ =\ (const\ uint8\_t*)psrc;\ \ \ \(\backslash\)}}
\DoxyCodeLine{00075\ \textcolor{preprocessor}{\ \ \ \ TYPE\ val\_m;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00076\ \textcolor{preprocessor}{\ \ \ \ asm\ volatile\ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00077\ \textcolor{preprocessor}{\ \ \ \ \ \ "{}"{}}\ \#INSTR\ "{}\ \%[val\_m],\ \%[psrc\_m]\ \ \(\backslash\)n\(\backslash\)t"{}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}
\DoxyCodeLine{00078\ \ \ \ \ \ \ :\ [val\_m]\ "{}=r"{}\ (val\_m)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}
\DoxyCodeLine{00079\ \ \ \ \ \ \ :\ [psrc\_m]\ "{}m"{}\ (*psrc\_m));\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}
\DoxyCodeLine{00080\ \ \ \ \ return\ val\_m;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}
\DoxyCodeLine{00081\ \ \ \}}
\DoxyCodeLine{00082\ }
\DoxyCodeLine{00083\ \textcolor{preprocessor}{\#define\ MSA\_LOAD(psrc,\ FUNC\_NAME)\ \ FUNC\_NAME(psrc)}}
\DoxyCodeLine{00084\ }
\DoxyCodeLine{00085\ \textcolor{preprocessor}{\#define\ MSA\_STORE\_FUNC(TYPE,\ INSTR,\ FUNC\_NAME)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00086\ \textcolor{preprocessor}{\ \ static\ inline\ void\ FUNC\_NAME(TYPE\ val,\ void*\ const\ pdst)\ \{\ \(\backslash\)}}
\DoxyCodeLine{00087\ \textcolor{preprocessor}{\ \ \ \ uint8\_t*\ const\ pdst\_m\ =\ (uint8\_t*)pdst;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00088\ \textcolor{preprocessor}{\ \ \ \ TYPE\ val\_m\ =\ val;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00089\ \textcolor{preprocessor}{\ \ \ \ asm\ volatile\ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00090\ \textcolor{preprocessor}{\ \ \ \ \ \ "{}\ "{}}\ \#INSTR\ "{}\ \ \%[val\_m],\ \ \%[pdst\_m]\ \ \(\backslash\)n\(\backslash\)t"{}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}
\DoxyCodeLine{00091\ \ \ \ \ \ \ :\ [pdst\_m]\ "{}=m"{}\ (*pdst\_m)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}
\DoxyCodeLine{00092\ \ \ \ \ \ \ :\ [val\_m]\ "{}r"{}\ (val\_m));\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}
\DoxyCodeLine{00093\ \ \ \}}
\DoxyCodeLine{00094\ }
\DoxyCodeLine{00095\ \textcolor{preprocessor}{\#define\ MSA\_STORE(val,\ pdst,\ FUNC\_NAME)\ \ FUNC\_NAME(val,\ pdst)}}
\DoxyCodeLine{00096\ }
\DoxyCodeLine{00097\ \textcolor{preprocessor}{\#if\ (\_\_mips\_isa\_rev\ >=\ 6)}}
\DoxyCodeLine{00098\ \ \ MSA\_LOAD\_FUNC(uint16\_t,\ lh,\ msa\_lh);}
\DoxyCodeLine{00099\ \textcolor{preprocessor}{\ \ \#define\ LH(psrc)\ \ MSA\_LOAD(psrc,\ msa\_lh)}}
\DoxyCodeLine{00100\ \ \ MSA\_LOAD\_FUNC(uint32\_t,\ lw,\ msa\_lw);}
\DoxyCodeLine{00101\ \textcolor{preprocessor}{\ \ \#define\ LW(psrc)\ \ MSA\_LOAD(psrc,\ msa\_lw)}}
\DoxyCodeLine{00102\ \textcolor{preprocessor}{\ \ \#if\ (\_\_mips\ ==\ 64)}}
\DoxyCodeLine{00103\ \ \ \ \ MSA\_LOAD\_FUNC(uint64\_t,\ ld,\ msa\_ld);}
\DoxyCodeLine{00104\ \textcolor{preprocessor}{\ \ \ \ \#define\ LD(psrc)\ \ MSA\_LOAD(psrc,\ msa\_ld)}}
\DoxyCodeLine{00105\ \textcolor{preprocessor}{\ \ \#else\ \ }\textcolor{comment}{//\ !(\_\_mips\ ==\ 64)}}
\DoxyCodeLine{00106\ \textcolor{preprocessor}{\ \ \ \ \#define\ LD(psrc)\ \ ((((uint64\_t)MSA\_LOAD(psrc\ +\ 4,\ msa\_lw))\ <<\ 32)\ |\ \(\backslash\)}}
\DoxyCodeLine{00107\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MSA\_LOAD(psrc,\ msa\_lw))}}
\DoxyCodeLine{00108\ \textcolor{preprocessor}{\ \ \#endif\ \ }\textcolor{comment}{//\ (\_\_mips\ ==\ 64)}}
\DoxyCodeLine{00109\ }
\DoxyCodeLine{00110\ \ \ MSA\_STORE\_FUNC(uint16\_t,\ sh,\ msa\_sh);}
\DoxyCodeLine{00111\ \textcolor{preprocessor}{\ \ \#define\ SH(val,\ pdst)\ \ MSA\_STORE(val,\ pdst,\ msa\_sh)}}
\DoxyCodeLine{00112\ \ \ MSA\_STORE\_FUNC(uint32\_t,\ sw,\ msa\_sw);}
\DoxyCodeLine{00113\ \textcolor{preprocessor}{\ \ \#define\ SW(val,\ pdst)\ \ MSA\_STORE(val,\ pdst,\ msa\_sw)}}
\DoxyCodeLine{00114\ \ \ MSA\_STORE\_FUNC(uint64\_t,\ sd,\ msa\_sd);}
\DoxyCodeLine{00115\ \textcolor{preprocessor}{\ \ \#define\ SD(val,\ pdst)\ \ MSA\_STORE(val,\ pdst,\ msa\_sd)}}
\DoxyCodeLine{00116\ \textcolor{preprocessor}{\#else\ \ }\textcolor{comment}{//\ !(\_\_mips\_isa\_rev\ >=\ 6)}}
\DoxyCodeLine{00117\ \ \ MSA\_LOAD\_FUNC(uint16\_t,\ ulh,\ msa\_ulh);}
\DoxyCodeLine{00118\ \textcolor{preprocessor}{\ \ \#define\ LH(psrc)\ \ MSA\_LOAD(psrc,\ msa\_ulh)}}
\DoxyCodeLine{00119\ \ \ MSA\_LOAD\_FUNC(uint32\_t,\ ulw,\ msa\_ulw);}
\DoxyCodeLine{00120\ \textcolor{preprocessor}{\ \ \#define\ LW(psrc)\ \ MSA\_LOAD(psrc,\ msa\_ulw)}}
\DoxyCodeLine{00121\ \textcolor{preprocessor}{\ \ \#if\ (\_\_mips\ ==\ 64)}}
\DoxyCodeLine{00122\ \ \ \ \ MSA\_LOAD\_FUNC(uint64\_t,\ uld,\ msa\_uld);}
\DoxyCodeLine{00123\ \textcolor{preprocessor}{\ \ \ \ \#define\ LD(psrc)\ \ MSA\_LOAD(psrc,\ msa\_uld)}}
\DoxyCodeLine{00124\ \textcolor{preprocessor}{\ \ \#else\ \ }\textcolor{comment}{//\ !(\_\_mips\ ==\ 64)}}
\DoxyCodeLine{00125\ \textcolor{preprocessor}{\ \ \ \ \#define\ LD(psrc)\ \ ((((uint64\_t)MSA\_LOAD(psrc\ +\ 4,\ msa\_ulw))\ <<\ 32)\ |\ \(\backslash\)}}
\DoxyCodeLine{00126\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MSA\_LOAD(psrc,\ msa\_ulw))}}
\DoxyCodeLine{00127\ \textcolor{preprocessor}{\ \ \#endif\ \ }\textcolor{comment}{//\ (\_\_mips\ ==\ 64)}}
\DoxyCodeLine{00128\ }
\DoxyCodeLine{00129\ \ \ MSA\_STORE\_FUNC(uint16\_t,\ ush,\ msa\_ush);}
\DoxyCodeLine{00130\ \textcolor{preprocessor}{\ \ \#define\ SH(val,\ pdst)\ \ MSA\_STORE(val,\ pdst,\ msa\_ush)}}
\DoxyCodeLine{00131\ \ \ MSA\_STORE\_FUNC(uint32\_t,\ usw,\ msa\_usw);}
\DoxyCodeLine{00132\ \textcolor{preprocessor}{\ \ \#define\ SW(val,\ pdst)\ \ MSA\_STORE(val,\ pdst,\ msa\_usw)}}
\DoxyCodeLine{00133\ \textcolor{preprocessor}{\ \ \#define\ SD(val,\ pdst)\ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00134\ \textcolor{preprocessor}{\ \ \ \ uint8\_t*\ const\ pdst\_sd\_m\ =\ (uint8\_t*)(pdst);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00135\ \textcolor{preprocessor}{\ \ \ \ const\ uint32\_t\ val0\_m\ =\ (uint32\_t)(val\ \&\ 0x00000000FFFFFFFF);\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00136\ \textcolor{preprocessor}{\ \ \ \ const\ uint32\_t\ val1\_m\ =\ (uint32\_t)((val\ >>\ 32)\ \&\ 0x00000000FFFFFFFF);\ \ \(\backslash\)}}
\DoxyCodeLine{00137\ \textcolor{preprocessor}{\ \ \ \ SW(val0\_m,\ pdst\_sd\_m);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00138\ \textcolor{preprocessor}{\ \ \ \ SW(val1\_m,\ pdst\_sd\_m\ +\ 4);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00139\ \textcolor{preprocessor}{\ \ \}\ while\ (0)}}
\DoxyCodeLine{00140\ \textcolor{preprocessor}{\#endif\ \ }\textcolor{comment}{//\ (\_\_mips\_isa\_rev\ >=\ 6)}}
\DoxyCodeLine{00141\ }
\DoxyCodeLine{00142\ \textcolor{comment}{/*\ Description\ :\ Load\ 4\ words\ with\ stride}}
\DoxyCodeLine{00143\ \textcolor{comment}{\ *\ Arguments\ \ \ :\ Inputs\ \ -\/\ psrc,\ stride}}
\DoxyCodeLine{00144\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Outputs\ -\/\ out0,\ out1,\ out2,\ out3}}
\DoxyCodeLine{00145\ \textcolor{comment}{\ *\ Details\ \ \ \ \ :\ Load\ word\ in\ 'out0'\ from\ (psrc)}}
\DoxyCodeLine{00146\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Load\ word\ in\ 'out1'\ from\ (psrc\ +\ stride)}}
\DoxyCodeLine{00147\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Load\ word\ in\ 'out2'\ from\ (psrc\ +\ 2\ *\ stride)}}
\DoxyCodeLine{00148\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Load\ word\ in\ 'out3'\ from\ (psrc\ +\ 3\ *\ stride)}}
\DoxyCodeLine{00149\ \textcolor{comment}{\ */}}
\DoxyCodeLine{00150\ \textcolor{preprocessor}{\#define\ LW4(psrc,\ stride,\ out0,\ out1,\ out2,\ out3)\ do\ \{\ \ \(\backslash\)}}
\DoxyCodeLine{00151\ \textcolor{preprocessor}{\ \ const\ uint8\_t*\ ptmp\ =\ (const\ uint8\_t*)psrc;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00152\ \textcolor{preprocessor}{\ \ out0\ =\ LW(ptmp);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00153\ \textcolor{preprocessor}{\ \ ptmp\ +=\ stride;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00154\ \textcolor{preprocessor}{\ \ out1\ =\ LW(ptmp);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00155\ \textcolor{preprocessor}{\ \ ptmp\ +=\ stride;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00156\ \textcolor{preprocessor}{\ \ out2\ =\ LW(ptmp);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00157\ \textcolor{preprocessor}{\ \ ptmp\ +=\ stride;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00158\ \textcolor{preprocessor}{\ \ out3\ =\ LW(ptmp);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00159\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{00160\ }
\DoxyCodeLine{00161\ \textcolor{comment}{/*\ Description\ :\ Store\ words\ with\ stride}}
\DoxyCodeLine{00162\ \textcolor{comment}{\ *\ Arguments\ \ \ :\ Inputs\ -\/\ in0,\ in1,\ in2,\ in3,\ pdst,\ stride}}
\DoxyCodeLine{00163\ \textcolor{comment}{\ *\ Details\ \ \ \ \ :\ Store\ word\ from\ 'in0'\ to\ (pdst)}}
\DoxyCodeLine{00164\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Store\ word\ from\ 'in1'\ to\ (pdst\ +\ stride)}}
\DoxyCodeLine{00165\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Store\ word\ from\ 'in2'\ to\ (pdst\ +\ 2\ *\ stride)}}
\DoxyCodeLine{00166\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Store\ word\ from\ 'in3'\ to\ (pdst\ +\ 3\ *\ stride)}}
\DoxyCodeLine{00167\ \textcolor{comment}{\ */}}
\DoxyCodeLine{00168\ \textcolor{preprocessor}{\#define\ SW4(in0,\ in1,\ in2,\ in3,\ pdst,\ stride)\ do\ \{\ \ \(\backslash\)}}
\DoxyCodeLine{00169\ \textcolor{preprocessor}{\ \ uint8\_t*\ ptmp\ =\ (uint8\_t*)pdst;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00170\ \textcolor{preprocessor}{\ \ SW(in0,\ ptmp);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00171\ \textcolor{preprocessor}{\ \ ptmp\ +=\ stride;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00172\ \textcolor{preprocessor}{\ \ SW(in1,\ ptmp);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00173\ \textcolor{preprocessor}{\ \ ptmp\ +=\ stride;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00174\ \textcolor{preprocessor}{\ \ SW(in2,\ ptmp);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00175\ \textcolor{preprocessor}{\ \ ptmp\ +=\ stride;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00176\ \textcolor{preprocessor}{\ \ SW(in3,\ ptmp);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00177\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{00178\ }
\DoxyCodeLine{00179\ \textcolor{preprocessor}{\#define\ SW3(in0,\ in1,\ in2,\ pdst,\ stride)\ do\ \{\ \ \(\backslash\)}}
\DoxyCodeLine{00180\ \textcolor{preprocessor}{\ \ uint8\_t*\ ptmp\ =\ (uint8\_t*)pdst;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00181\ \textcolor{preprocessor}{\ \ SW(in0,\ ptmp);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00182\ \textcolor{preprocessor}{\ \ ptmp\ +=\ stride;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00183\ \textcolor{preprocessor}{\ \ SW(in1,\ ptmp);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00184\ \textcolor{preprocessor}{\ \ ptmp\ +=\ stride;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00185\ \textcolor{preprocessor}{\ \ SW(in2,\ ptmp);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00186\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{00187\ }
\DoxyCodeLine{00188\ \textcolor{preprocessor}{\#define\ SW2(in0,\ in1,\ pdst,\ stride)\ do\ \{\ \ \(\backslash\)}}
\DoxyCodeLine{00189\ \textcolor{preprocessor}{\ \ uint8\_t*\ ptmp\ =\ (uint8\_t*)pdst;\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00190\ \textcolor{preprocessor}{\ \ SW(in0,\ ptmp);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00191\ \textcolor{preprocessor}{\ \ ptmp\ +=\ stride;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00192\ \textcolor{preprocessor}{\ \ SW(in1,\ ptmp);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00193\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{00194\ }
\DoxyCodeLine{00195\ \textcolor{comment}{/*\ Description\ :\ Store\ 4\ double\ words\ with\ stride}}
\DoxyCodeLine{00196\ \textcolor{comment}{\ *\ Arguments\ \ \ :\ Inputs\ -\/\ in0,\ in1,\ in2,\ in3,\ pdst,\ stride}}
\DoxyCodeLine{00197\ \textcolor{comment}{\ *\ Details\ \ \ \ \ :\ Store\ double\ word\ from\ 'in0'\ to\ (pdst)}}
\DoxyCodeLine{00198\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Store\ double\ word\ from\ 'in1'\ to\ (pdst\ +\ stride)}}
\DoxyCodeLine{00199\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Store\ double\ word\ from\ 'in2'\ to\ (pdst\ +\ 2\ *\ stride)}}
\DoxyCodeLine{00200\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Store\ double\ word\ from\ 'in3'\ to\ (pdst\ +\ 3\ *\ stride)}}
\DoxyCodeLine{00201\ \textcolor{comment}{\ */}}
\DoxyCodeLine{00202\ \textcolor{preprocessor}{\#define\ SD4(in0,\ in1,\ in2,\ in3,\ pdst,\ stride)\ do\ \{\ \ \(\backslash\)}}
\DoxyCodeLine{00203\ \textcolor{preprocessor}{\ \ uint8\_t*\ ptmp\ =\ (uint8\_t*)pdst;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00204\ \textcolor{preprocessor}{\ \ SD(in0,\ ptmp);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00205\ \textcolor{preprocessor}{\ \ ptmp\ +=\ stride;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00206\ \textcolor{preprocessor}{\ \ SD(in1,\ ptmp);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00207\ \textcolor{preprocessor}{\ \ ptmp\ +=\ stride;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00208\ \textcolor{preprocessor}{\ \ SD(in2,\ ptmp);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00209\ \textcolor{preprocessor}{\ \ ptmp\ +=\ stride;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00210\ \textcolor{preprocessor}{\ \ SD(in3,\ ptmp);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00211\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{00212\ }
\DoxyCodeLine{00213\ \textcolor{comment}{/*\ Description\ :\ Load\ vectors\ with\ 16\ byte\ elements\ with\ stride}}
\DoxyCodeLine{00214\ \textcolor{comment}{\ *\ Arguments\ \ \ :\ Inputs\ \ -\/\ psrc,\ stride}}
\DoxyCodeLine{00215\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Outputs\ -\/\ out0,\ out1}}
\DoxyCodeLine{00216\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Return\ Type\ -\/\ as\ per\ RTYPE}}
\DoxyCodeLine{00217\ \textcolor{comment}{\ *\ Details\ \ \ \ \ :\ Load\ 16\ byte\ elements\ in\ 'out0'\ from\ (psrc)}}
\DoxyCodeLine{00218\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Load\ 16\ byte\ elements\ in\ 'out1'\ from\ (psrc\ +\ stride)}}
\DoxyCodeLine{00219\ \textcolor{comment}{\ */}}
\DoxyCodeLine{00220\ \textcolor{preprocessor}{\#define\ LD\_B2(RTYPE,\ psrc,\ stride,\ out0,\ out1)\ do\ \{\ \ \(\backslash\)}}
\DoxyCodeLine{00221\ \textcolor{preprocessor}{\ \ out0\ =\ LD\_B(RTYPE,\ psrc);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00222\ \textcolor{preprocessor}{\ \ out1\ =\ LD\_B(RTYPE,\ psrc\ +\ stride);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00223\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{00224\ \textcolor{preprocessor}{\#define\ LD\_UB2(...)\ LD\_B2(v16u8,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00225\ \textcolor{preprocessor}{\#define\ LD\_SB2(...)\ LD\_B2(v16i8,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00226\ }
\DoxyCodeLine{00227\ \textcolor{preprocessor}{\#define\ LD\_B3(RTYPE,\ psrc,\ stride,\ out0,\ out1,\ out2)\ do\ \{\ \ \(\backslash\)}}
\DoxyCodeLine{00228\ \textcolor{preprocessor}{\ \ LD\_B2(RTYPE,\ psrc,\ stride,\ out0,\ out1);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00229\ \textcolor{preprocessor}{\ \ out2\ =\ LD\_B(RTYPE,\ psrc\ +\ 2\ *\ stride);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00230\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{00231\ \textcolor{preprocessor}{\#define\ LD\_UB3(...)\ LD\_B3(v16u8,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00232\ \textcolor{preprocessor}{\#define\ LD\_SB3(...)\ LD\_B3(v16i8,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00233\ }
\DoxyCodeLine{00234\ \textcolor{preprocessor}{\#define\ LD\_B4(RTYPE,\ psrc,\ stride,\ out0,\ out1,\ out2,\ out3)\ do\ \{\ \ \(\backslash\)}}
\DoxyCodeLine{00235\ \textcolor{preprocessor}{\ \ LD\_B2(RTYPE,\ psrc,\ stride,\ out0,\ out1);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00236\ \textcolor{preprocessor}{\ \ LD\_B2(RTYPE,\ psrc\ +\ 2\ *\ stride\ ,\ stride,\ out2,\ out3);\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00237\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{00238\ \textcolor{preprocessor}{\#define\ LD\_UB4(...)\ LD\_B4(v16u8,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00239\ \textcolor{preprocessor}{\#define\ LD\_SB4(...)\ LD\_B4(v16i8,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00240\ }
\DoxyCodeLine{00241\ \textcolor{preprocessor}{\#define\ LD\_B8(RTYPE,\ psrc,\ stride,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00242\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ out0,\ out1,\ out2,\ out3,\ out4,\ out5,\ out6,\ out7)\ do\ \{\ \ \(\backslash\)}}
\DoxyCodeLine{00243\ \textcolor{preprocessor}{\ \ LD\_B4(RTYPE,\ psrc,\ stride,\ out0,\ out1,\ out2,\ out3);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00244\ \textcolor{preprocessor}{\ \ LD\_B4(RTYPE,\ psrc\ +\ 4\ *\ stride,\ stride,\ out4,\ out5,\ out6,\ out7);\ \ \(\backslash\)}}
\DoxyCodeLine{00245\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{00246\ \textcolor{preprocessor}{\#define\ LD\_UB8(...)\ LD\_B8(v16u8,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00247\ \textcolor{preprocessor}{\#define\ LD\_SB8(...)\ LD\_B8(v16i8,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00248\ }
\DoxyCodeLine{00249\ \textcolor{comment}{/*\ Description\ :\ Load\ vectors\ with\ 8\ halfword\ elements\ with\ stride}}
\DoxyCodeLine{00250\ \textcolor{comment}{\ *\ Arguments\ \ \ :\ Inputs\ \ -\/\ psrc,\ stride}}
\DoxyCodeLine{00251\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Outputs\ -\/\ out0,\ out1}}
\DoxyCodeLine{00252\ \textcolor{comment}{\ *\ Details\ \ \ \ \ :\ Load\ 8\ halfword\ elements\ in\ 'out0'\ from\ (psrc)}}
\DoxyCodeLine{00253\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Load\ 8\ halfword\ elements\ in\ 'out1'\ from\ (psrc\ +\ stride)}}
\DoxyCodeLine{00254\ \textcolor{comment}{\ */}}
\DoxyCodeLine{00255\ \textcolor{preprocessor}{\#define\ LD\_H2(RTYPE,\ psrc,\ stride,\ out0,\ out1)\ do\ \{\ \ \(\backslash\)}}
\DoxyCodeLine{00256\ \textcolor{preprocessor}{\ \ out0\ =\ LD\_H(RTYPE,\ psrc);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00257\ \textcolor{preprocessor}{\ \ out1\ =\ LD\_H(RTYPE,\ psrc\ +\ stride);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00258\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{00259\ \textcolor{preprocessor}{\#define\ LD\_UH2(...)\ LD\_H2(v8u16,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00260\ \textcolor{preprocessor}{\#define\ LD\_SH2(...)\ LD\_H2(v8i16,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00261\ }
\DoxyCodeLine{00262\ \textcolor{comment}{/*\ Description\ :\ Load\ vectors\ with\ 4\ word\ elements\ with\ stride}}
\DoxyCodeLine{00263\ \textcolor{comment}{\ *\ Arguments\ \ \ :\ Inputs\ \ -\/\ psrc,\ stride}}
\DoxyCodeLine{00264\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Outputs\ -\/\ out0,\ out1,\ out2,\ out3}}
\DoxyCodeLine{00265\ \textcolor{comment}{\ *\ Details\ \ \ \ \ :\ Load\ 4\ word\ elements\ in\ 'out0'\ from\ (psrc\ +\ 0\ *\ stride)}}
\DoxyCodeLine{00266\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Load\ 4\ word\ elements\ in\ 'out1'\ from\ (psrc\ +\ 1\ *\ stride)}}
\DoxyCodeLine{00267\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Load\ 4\ word\ elements\ in\ 'out2'\ from\ (psrc\ +\ 2\ *\ stride)}}
\DoxyCodeLine{00268\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Load\ 4\ word\ elements\ in\ 'out3'\ from\ (psrc\ +\ 3\ *\ stride)}}
\DoxyCodeLine{00269\ \textcolor{comment}{\ */}}
\DoxyCodeLine{00270\ \textcolor{preprocessor}{\#define\ LD\_W2(RTYPE,\ psrc,\ stride,\ out0,\ out1)\ do\ \{\ \ \(\backslash\)}}
\DoxyCodeLine{00271\ \textcolor{preprocessor}{\ \ out0\ =\ LD\_W(RTYPE,\ psrc);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00272\ \textcolor{preprocessor}{\ \ out1\ =\ LD\_W(RTYPE,\ psrc\ +\ stride);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00273\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{00274\ \textcolor{preprocessor}{\#define\ LD\_UW2(...)\ LD\_W2(v4u32,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00275\ \textcolor{preprocessor}{\#define\ LD\_SW2(...)\ LD\_W2(v4i32,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00276\ }
\DoxyCodeLine{00277\ \textcolor{preprocessor}{\#define\ LD\_W3(RTYPE,\ psrc,\ stride,\ out0,\ out1,\ out2)\ do\ \{\ \ \(\backslash\)}}
\DoxyCodeLine{00278\ \textcolor{preprocessor}{\ \ LD\_W2(RTYPE,\ psrc,\ stride,\ out0,\ out1);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00279\ \textcolor{preprocessor}{\ \ out2\ =\ LD\_W(RTYPE,\ psrc\ +\ 2\ *\ stride);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00280\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{00281\ \textcolor{preprocessor}{\#define\ LD\_UW3(...)\ LD\_W3(v4u32,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00282\ \textcolor{preprocessor}{\#define\ LD\_SW3(...)\ LD\_W3(v4i32,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00283\ }
\DoxyCodeLine{00284\ \textcolor{preprocessor}{\#define\ LD\_W4(RTYPE,\ psrc,\ stride,\ out0,\ out1,\ out2,\ out3)\ do\ \{\ \ \(\backslash\)}}
\DoxyCodeLine{00285\ \textcolor{preprocessor}{\ \ LD\_W2(RTYPE,\ psrc,\ stride,\ out0,\ out1);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00286\ \textcolor{preprocessor}{\ \ LD\_W2(RTYPE,\ psrc\ +\ 2\ *\ stride,\ stride,\ out2,\ out3);\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00287\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{00288\ \textcolor{preprocessor}{\#define\ LD\_UW4(...)\ LD\_W4(v4u32,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00289\ \textcolor{preprocessor}{\#define\ LD\_SW4(...)\ LD\_W4(v4i32,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00290\ }
\DoxyCodeLine{00291\ \textcolor{comment}{/*\ Description\ :\ Store\ vectors\ of\ 16\ byte\ elements\ with\ stride}}
\DoxyCodeLine{00292\ \textcolor{comment}{\ *\ Arguments\ \ \ :\ Inputs\ -\/\ in0,\ in1,\ pdst,\ stride}}
\DoxyCodeLine{00293\ \textcolor{comment}{\ *\ Details\ \ \ \ \ :\ Store\ 16\ byte\ elements\ from\ 'in0'\ to\ (pdst)}}
\DoxyCodeLine{00294\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Store\ 16\ byte\ elements\ from\ 'in1'\ to\ (pdst\ +\ stride)}}
\DoxyCodeLine{00295\ \textcolor{comment}{\ */}}
\DoxyCodeLine{00296\ \textcolor{preprocessor}{\#define\ ST\_B2(RTYPE,\ in0,\ in1,\ pdst,\ stride)\ do\ \{\ \ \(\backslash\)}}
\DoxyCodeLine{00297\ \textcolor{preprocessor}{\ \ ST\_B(RTYPE,\ in0,\ pdst);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00298\ \textcolor{preprocessor}{\ \ ST\_B(RTYPE,\ in1,\ pdst\ +\ stride);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00299\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{00300\ \textcolor{preprocessor}{\#define\ ST\_UB2(...)\ ST\_B2(v16u8,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00301\ \textcolor{preprocessor}{\#define\ ST\_SB2(...)\ ST\_B2(v16i8,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00302\ }
\DoxyCodeLine{00303\ \textcolor{preprocessor}{\#define\ ST\_B4(RTYPE,\ in0,\ in1,\ in2,\ in3,\ pdst,\ stride)\ do\ \{\ \ \(\backslash\)}}
\DoxyCodeLine{00304\ \textcolor{preprocessor}{\ \ ST\_B2(RTYPE,\ in0,\ in1,\ pdst,\ stride);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00305\ \textcolor{preprocessor}{\ \ ST\_B2(RTYPE,\ in2,\ in3,\ pdst\ +\ 2\ *\ stride,\ stride);\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00306\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{00307\ \textcolor{preprocessor}{\#define\ ST\_UB4(...)\ ST\_B4(v16u8,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00308\ \textcolor{preprocessor}{\#define\ ST\_SB4(...)\ ST\_B4(v16i8,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00309\ }
\DoxyCodeLine{00310\ \textcolor{preprocessor}{\#define\ ST\_B8(RTYPE,\ in0,\ in1,\ in2,\ in3,\ in4,\ in5,\ in6,\ in7,\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00311\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ pdst,\ stride)\ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00312\ \textcolor{preprocessor}{\ \ ST\_B4(RTYPE,\ in0,\ in1,\ in2,\ in3,\ pdst,\ stride);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00313\ \textcolor{preprocessor}{\ \ ST\_B4(RTYPE,\ in4,\ in5,\ in6,\ in7,\ pdst\ +\ 4\ *\ stride,\ stride);\ \ \(\backslash\)}}
\DoxyCodeLine{00314\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{00315\ \textcolor{preprocessor}{\#define\ ST\_UB8(...)\ ST\_B8(v16u8,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00316\ }
\DoxyCodeLine{00317\ \textcolor{comment}{/*\ Description\ :\ Store\ vectors\ of\ 4\ word\ elements\ with\ stride}}
\DoxyCodeLine{00318\ \textcolor{comment}{\ *\ Arguments\ \ \ :\ Inputs\ -\/\ in0,\ in1,\ in2,\ in3,\ pdst,\ stride}}
\DoxyCodeLine{00319\ \textcolor{comment}{\ *\ Details\ \ \ \ \ :\ Store\ 4\ word\ elements\ from\ 'in0'\ to\ (pdst\ +\ 0\ *\ stride)}}
\DoxyCodeLine{00320\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Store\ 4\ word\ elements\ from\ 'in1'\ to\ (pdst\ +\ 1\ *\ stride)}}
\DoxyCodeLine{00321\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Store\ 4\ word\ elements\ from\ 'in2'\ to\ (pdst\ +\ 2\ *\ stride)}}
\DoxyCodeLine{00322\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Store\ 4\ word\ elements\ from\ 'in3'\ to\ (pdst\ +\ 3\ *\ stride)}}
\DoxyCodeLine{00323\ \textcolor{comment}{\ */}}
\DoxyCodeLine{00324\ \textcolor{preprocessor}{\#define\ ST\_W2(RTYPE,\ in0,\ in1,\ pdst,\ stride)\ do\ \{\ \ \(\backslash\)}}
\DoxyCodeLine{00325\ \textcolor{preprocessor}{\ \ ST\_W(RTYPE,\ in0,\ pdst);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00326\ \textcolor{preprocessor}{\ \ ST\_W(RTYPE,\ in1,\ pdst\ +\ stride);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00327\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{00328\ \textcolor{preprocessor}{\#define\ ST\_UW2(...)\ ST\_W2(v4u32,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00329\ \textcolor{preprocessor}{\#define\ ST\_SW2(...)\ ST\_W2(v4i32,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00330\ }
\DoxyCodeLine{00331\ \textcolor{preprocessor}{\#define\ ST\_W3(RTYPE,\ in0,\ in1,\ in2,\ pdst,\ stride)\ do\ \{\ \ \(\backslash\)}}
\DoxyCodeLine{00332\ \textcolor{preprocessor}{\ \ ST\_W2(RTYPE,\ in0,\ in1,\ pdst,\ stride);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00333\ \textcolor{preprocessor}{\ \ ST\_W(RTYPE,\ in2,\ pdst\ +\ 2\ *\ stride);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00334\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{00335\ \textcolor{preprocessor}{\#define\ ST\_UW3(...)\ ST\_W3(v4u32,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00336\ \textcolor{preprocessor}{\#define\ ST\_SW3(...)\ ST\_W3(v4i32,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00337\ }
\DoxyCodeLine{00338\ \textcolor{preprocessor}{\#define\ ST\_W4(RTYPE,\ in0,\ in1,\ in2,\ in3,\ pdst,\ stride)\ do\ \{\ \ \(\backslash\)}}
\DoxyCodeLine{00339\ \textcolor{preprocessor}{\ \ ST\_W2(RTYPE,\ in0,\ in1,\ pdst,\ stride);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00340\ \textcolor{preprocessor}{\ \ ST\_W2(RTYPE,\ in2,\ in3,\ pdst\ +\ 2\ *\ stride,\ stride);\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00341\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{00342\ \textcolor{preprocessor}{\#define\ ST\_UW4(...)\ ST\_W4(v4u32,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00343\ \textcolor{preprocessor}{\#define\ ST\_SW4(...)\ ST\_W4(v4i32,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00344\ }
\DoxyCodeLine{00345\ \textcolor{comment}{/*\ Description\ :\ Store\ vectors\ of\ 8\ halfword\ elements\ with\ stride}}
\DoxyCodeLine{00346\ \textcolor{comment}{\ *\ Arguments\ \ \ :\ Inputs\ -\/\ in0,\ in1,\ pdst,\ stride}}
\DoxyCodeLine{00347\ \textcolor{comment}{\ *\ Details\ \ \ \ \ :\ Store\ 8\ halfword\ elements\ from\ 'in0'\ to\ (pdst)}}
\DoxyCodeLine{00348\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Store\ 8\ halfword\ elements\ from\ 'in1'\ to\ (pdst\ +\ stride)}}
\DoxyCodeLine{00349\ \textcolor{comment}{\ */}}
\DoxyCodeLine{00350\ \textcolor{preprocessor}{\#define\ ST\_H2(RTYPE,\ in0,\ in1,\ pdst,\ stride)\ do\ \{\ \ \(\backslash\)}}
\DoxyCodeLine{00351\ \textcolor{preprocessor}{\ \ ST\_H(RTYPE,\ in0,\ pdst);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00352\ \textcolor{preprocessor}{\ \ ST\_H(RTYPE,\ in1,\ pdst\ +\ stride);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00353\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{00354\ \textcolor{preprocessor}{\#define\ ST\_UH2(...)\ ST\_H2(v8u16,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00355\ \textcolor{preprocessor}{\#define\ ST\_SH2(...)\ ST\_H2(v8i16,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00356\ }
\DoxyCodeLine{00357\ \textcolor{comment}{/*\ Description\ :\ Store\ 2x4\ byte\ block\ to\ destination\ memory\ from\ input\ vector}}
\DoxyCodeLine{00358\ \textcolor{comment}{\ *\ Arguments\ \ \ :\ Inputs\ -\/\ in,\ stidx,\ pdst,\ stride}}
\DoxyCodeLine{00359\ \textcolor{comment}{\ *\ Details\ \ \ \ \ :\ Index\ 'stidx'\ halfword\ element\ from\ 'in'\ vector\ is\ copied\ to}}
\DoxyCodeLine{00360\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ the\ GP\ register\ and\ stored\ to\ (pdst)}}
\DoxyCodeLine{00361\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Index\ 'stidx+1'\ halfword\ element\ from\ 'in'\ vector\ is\ copied\ to}}
\DoxyCodeLine{00362\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ the\ GP\ register\ and\ stored\ to\ (pdst\ +\ stride)}}
\DoxyCodeLine{00363\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Index\ 'stidx+2'\ halfword\ element\ from\ 'in'\ vector\ is\ copied\ to}}
\DoxyCodeLine{00364\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ the\ GP\ register\ and\ stored\ to\ (pdst\ +\ 2\ *\ stride)}}
\DoxyCodeLine{00365\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Index\ 'stidx+3'\ halfword\ element\ from\ 'in'\ vector\ is\ copied\ to}}
\DoxyCodeLine{00366\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ the\ GP\ register\ and\ stored\ to\ (pdst\ +\ 3\ *\ stride)}}
\DoxyCodeLine{00367\ \textcolor{comment}{\ */}}
\DoxyCodeLine{00368\ \textcolor{preprocessor}{\#define\ ST2x4\_UB(in,\ stidx,\ pdst,\ stride)\ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00369\ \textcolor{preprocessor}{\ \ uint8\_t*\ pblk\_2x4\_m\ =\ (uint8\_t*)pdst;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00370\ \textcolor{preprocessor}{\ \ const\ uint16\_t\ out0\_m\ =\ \_\_msa\_copy\_s\_h((v8i16)in,\ stidx);\ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00371\ \textcolor{preprocessor}{\ \ const\ uint16\_t\ out1\_m\ =\ \_\_msa\_copy\_s\_h((v8i16)in,\ stidx\ +\ 1);\ \ \(\backslash\)}}
\DoxyCodeLine{00372\ \textcolor{preprocessor}{\ \ const\ uint16\_t\ out2\_m\ =\ \_\_msa\_copy\_s\_h((v8i16)in,\ stidx\ +\ 2);\ \ \(\backslash\)}}
\DoxyCodeLine{00373\ \textcolor{preprocessor}{\ \ const\ uint16\_t\ out3\_m\ =\ \_\_msa\_copy\_s\_h((v8i16)in,\ stidx\ +\ 3);\ \ \(\backslash\)}}
\DoxyCodeLine{00374\ \textcolor{preprocessor}{\ \ SH(out0\_m,\ pblk\_2x4\_m);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00375\ \textcolor{preprocessor}{\ \ pblk\_2x4\_m\ +=\ stride;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00376\ \textcolor{preprocessor}{\ \ SH(out1\_m,\ pblk\_2x4\_m);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00377\ \textcolor{preprocessor}{\ \ pblk\_2x4\_m\ +=\ stride;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00378\ \textcolor{preprocessor}{\ \ SH(out2\_m,\ pblk\_2x4\_m);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00379\ \textcolor{preprocessor}{\ \ pblk\_2x4\_m\ +=\ stride;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00380\ \textcolor{preprocessor}{\ \ SH(out3\_m,\ pblk\_2x4\_m);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00381\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{00382\ }
\DoxyCodeLine{00383\ \textcolor{comment}{/*\ Description\ :\ Store\ 4x4\ byte\ block\ to\ destination\ memory\ from\ input\ vector}}
\DoxyCodeLine{00384\ \textcolor{comment}{\ *\ Arguments\ \ \ :\ Inputs\ -\/\ in0,\ in1,\ pdst,\ stride}}
\DoxyCodeLine{00385\ \textcolor{comment}{\ *\ Details\ \ \ \ \ :\ 'Idx0'\ word\ element\ from\ input\ vector\ 'in0'\ is\ copied\ to\ the}}
\DoxyCodeLine{00386\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GP\ register\ and\ stored\ to\ (pdst)}}
\DoxyCodeLine{00387\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 'Idx1'\ word\ element\ from\ input\ vector\ 'in0'\ is\ copied\ to\ the}}
\DoxyCodeLine{00388\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GP\ register\ and\ stored\ to\ (pdst\ +\ stride)}}
\DoxyCodeLine{00389\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 'Idx2'\ word\ element\ from\ input\ vector\ 'in0'\ is\ copied\ to\ the}}
\DoxyCodeLine{00390\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GP\ register\ and\ stored\ to\ (pdst\ +\ 2\ *\ stride)}}
\DoxyCodeLine{00391\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 'Idx3'\ word\ element\ from\ input\ vector\ 'in0'\ is\ copied\ to\ the}}
\DoxyCodeLine{00392\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GP\ register\ and\ stored\ to\ (pdst\ +\ 3\ *\ stride)}}
\DoxyCodeLine{00393\ \textcolor{comment}{\ */}}
\DoxyCodeLine{00394\ \textcolor{preprocessor}{\#define\ ST4x4\_UB(in0,\ in1,\ idx0,\ idx1,\ idx2,\ idx3,\ pdst,\ stride)\ do\ \{\ \ \(\backslash\)}}
\DoxyCodeLine{00395\ \textcolor{preprocessor}{\ \ uint8\_t*\ const\ pblk\_4x4\_m\ =\ (uint8\_t*)pdst;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00396\ \textcolor{preprocessor}{\ \ const\ uint32\_t\ out0\_m\ =\ \_\_msa\_copy\_s\_w((v4i32)in0,\ idx0);\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00397\ \textcolor{preprocessor}{\ \ const\ uint32\_t\ out1\_m\ =\ \_\_msa\_copy\_s\_w((v4i32)in0,\ idx1);\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00398\ \textcolor{preprocessor}{\ \ const\ uint32\_t\ out2\_m\ =\ \_\_msa\_copy\_s\_w((v4i32)in1,\ idx2);\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00399\ \textcolor{preprocessor}{\ \ const\ uint32\_t\ out3\_m\ =\ \_\_msa\_copy\_s\_w((v4i32)in1,\ idx3);\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00400\ \textcolor{preprocessor}{\ \ SW4(out0\_m,\ out1\_m,\ out2\_m,\ out3\_m,\ pblk\_4x4\_m,\ stride);\ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00401\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{00402\ }
\DoxyCodeLine{00403\ \textcolor{preprocessor}{\#define\ ST4x8\_UB(in0,\ in1,\ pdst,\ stride)\ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00404\ \textcolor{preprocessor}{\ \ uint8\_t*\ const\ pblk\_4x8\ =\ (uint8\_t*)pdst;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00405\ \textcolor{preprocessor}{\ \ ST4x4\_UB(in0,\ in0,\ 0,\ 1,\ 2,\ 3,\ pblk\_4x8,\ stride);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00406\ \textcolor{preprocessor}{\ \ ST4x4\_UB(in1,\ in1,\ 0,\ 1,\ 2,\ 3,\ pblk\_4x8\ +\ 4\ *\ stride,\ stride);\ \ \(\backslash\)}}
\DoxyCodeLine{00407\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{00408\ }
\DoxyCodeLine{00409\ \textcolor{comment}{/*\ Description\ :\ Immediate\ number\ of\ elements\ to\ slide}}
\DoxyCodeLine{00410\ \textcolor{comment}{\ *\ Arguments\ \ \ :\ Inputs\ \ -\/\ in0,\ in1,\ slide\_val}}
\DoxyCodeLine{00411\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Outputs\ -\/\ out}}
\DoxyCodeLine{00412\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Return\ Type\ -\/\ as\ per\ RTYPE}}
\DoxyCodeLine{00413\ \textcolor{comment}{\ *\ Details\ \ \ \ \ :\ Byte\ elements\ from\ 'in1'\ vector\ are\ slid\ into\ 'in0'\ by}}
\DoxyCodeLine{00414\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ value\ specified\ in\ the\ 'slide\_val'}}
\DoxyCodeLine{00415\ \textcolor{comment}{\ */}}
\DoxyCodeLine{00416\ \textcolor{preprocessor}{\#define\ SLDI\_B(RTYPE,\ in0,\ in1,\ slide\_val)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00417\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ (RTYPE)\_\_msa\_sldi\_b((v16i8)in0,\ (v16i8)in1,\ slide\_val)\ \ \(\backslash\)}}
\DoxyCodeLine{00418\ \textcolor{preprocessor}{}}
\DoxyCodeLine{00419\ \textcolor{preprocessor}{\#define\ SLDI\_UB(...)\ SLDI\_B(v16u8,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00420\ \textcolor{preprocessor}{\#define\ SLDI\_SB(...)\ SLDI\_B(v16i8,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00421\ \textcolor{preprocessor}{\#define\ SLDI\_SH(...)\ SLDI\_B(v8i16,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00422\ }
\DoxyCodeLine{00423\ \textcolor{comment}{/*\ Description\ :\ Shuffle\ byte\ vector\ elements\ as\ per\ mask\ vector}}
\DoxyCodeLine{00424\ \textcolor{comment}{\ *\ Arguments\ \ \ :\ Inputs\ \ -\/\ in0,\ in1,\ in2,\ in3,\ mask0,\ mask1}}
\DoxyCodeLine{00425\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Outputs\ -\/\ out0,\ out1}}
\DoxyCodeLine{00426\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Return\ Type\ -\/\ as\ per\ RTYPE}}
\DoxyCodeLine{00427\ \textcolor{comment}{\ *\ Details\ \ \ \ \ :\ Byte\ elements\ from\ 'in0'\ \&\ 'in1'\ are\ copied\ selectively\ to}}
\DoxyCodeLine{00428\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 'out0'\ as\ per\ control\ vector\ 'mask0'}}
\DoxyCodeLine{00429\ \textcolor{comment}{\ */}}
\DoxyCodeLine{00430\ \textcolor{preprocessor}{\#define\ VSHF\_B(RTYPE,\ in0,\ in1,\ mask)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00431\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ (RTYPE)\_\_msa\_vshf\_b((v16i8)mask,\ (v16i8)in1,\ (v16i8)in0)}}
\DoxyCodeLine{00432\ }
\DoxyCodeLine{00433\ \textcolor{preprocessor}{\#define\ VSHF\_UB(...)\ VSHF\_B(v16u8,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00434\ \textcolor{preprocessor}{\#define\ VSHF\_SB(...)\ VSHF\_B(v16i8,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00435\ \textcolor{preprocessor}{\#define\ VSHF\_UH(...)\ VSHF\_B(v8u16,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00436\ \textcolor{preprocessor}{\#define\ VSHF\_SH(...)\ VSHF\_B(v8i16,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00437\ }
\DoxyCodeLine{00438\ \textcolor{preprocessor}{\#define\ VSHF\_B2(RTYPE,\ in0,\ in1,\ in2,\ in3,\ mask0,\ mask1,\ out0,\ out1)\ do\ \{\ \ \(\backslash\)}}
\DoxyCodeLine{00439\ \textcolor{preprocessor}{\ \ out0\ =\ VSHF\_B(RTYPE,\ in0,\ in1,\ mask0);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00440\ \textcolor{preprocessor}{\ \ out1\ =\ VSHF\_B(RTYPE,\ in2,\ in3,\ mask1);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00441\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{00442\ \textcolor{preprocessor}{\#define\ VSHF\_B2\_UB(...)\ VSHF\_B2(v16u8,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00443\ \textcolor{preprocessor}{\#define\ VSHF\_B2\_SB(...)\ VSHF\_B2(v16i8,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00444\ \textcolor{preprocessor}{\#define\ VSHF\_B2\_UH(...)\ VSHF\_B2(v8u16,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00445\ \textcolor{preprocessor}{\#define\ VSHF\_B2\_SH(...)\ VSHF\_B2(v8i16,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00446\ }
\DoxyCodeLine{00447\ \textcolor{comment}{/*\ Description\ :\ Shuffle\ halfword\ vector\ elements\ as\ per\ mask\ vector}}
\DoxyCodeLine{00448\ \textcolor{comment}{\ *\ Arguments\ \ \ :\ Inputs\ \ -\/\ in0,\ in1,\ in2,\ in3,\ mask0,\ mask1}}
\DoxyCodeLine{00449\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Outputs\ -\/\ out0,\ out1}}
\DoxyCodeLine{00450\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Return\ Type\ -\/\ as\ per\ RTYPE}}
\DoxyCodeLine{00451\ \textcolor{comment}{\ *\ Details\ \ \ \ \ :\ halfword\ elements\ from\ 'in0'\ \&\ 'in1'\ are\ copied\ selectively\ to}}
\DoxyCodeLine{00452\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 'out0'\ as\ per\ control\ vector\ 'mask0'}}
\DoxyCodeLine{00453\ \textcolor{comment}{\ */}}
\DoxyCodeLine{00454\ \textcolor{preprocessor}{\#define\ VSHF\_H2(RTYPE,\ in0,\ in1,\ in2,\ in3,\ mask0,\ mask1,\ out0,\ out1)\ do\ \{\ \ \(\backslash\)}}
\DoxyCodeLine{00455\ \textcolor{preprocessor}{\ \ out0\ =\ (RTYPE)\_\_msa\_vshf\_h((v8i16)mask0,\ (v8i16)in1,\ (v8i16)in0);\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00456\ \textcolor{preprocessor}{\ \ out1\ =\ (RTYPE)\_\_msa\_vshf\_h((v8i16)mask1,\ (v8i16)in3,\ (v8i16)in2);\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00457\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{00458\ \textcolor{preprocessor}{\#define\ VSHF\_H2\_UH(...)\ VSHF\_H2(v8u16,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00459\ \textcolor{preprocessor}{\#define\ VSHF\_H2\_SH(...)\ VSHF\_H2(v8i16,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00460\ }
\DoxyCodeLine{00461\ \textcolor{comment}{/*\ Description\ :\ Dot\ product\ of\ byte\ vector\ elements}}
\DoxyCodeLine{00462\ \textcolor{comment}{\ *\ Arguments\ \ \ :\ Inputs\ \ -\/\ mult0,\ mult1,\ cnst0,\ cnst1}}
\DoxyCodeLine{00463\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Outputs\ -\/\ out0,\ out1}}
\DoxyCodeLine{00464\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Return\ Type\ -\/\ as\ per\ RTYPE}}
\DoxyCodeLine{00465\ \textcolor{comment}{\ *\ Details\ \ \ \ \ :\ Signed\ byte\ elements\ from\ 'mult0'\ are\ multiplied\ with}}
\DoxyCodeLine{00466\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ signed\ byte\ elements\ from\ 'cnst0'\ producing\ a\ result}}
\DoxyCodeLine{00467\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ twice\ the\ size\ of\ input\ i.e.\ signed\ halfword.}}
\DoxyCodeLine{00468\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ The\ multiplication\ result\ of\ adjacent\ odd-\/even\ elements}}
\DoxyCodeLine{00469\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ are\ added\ together\ and\ written\ to\ the\ 'out0'\ vector}}
\DoxyCodeLine{00470\ \textcolor{comment}{*/}}
\DoxyCodeLine{00471\ \textcolor{preprocessor}{\#define\ DOTP\_SB2(RTYPE,\ mult0,\ mult1,\ cnst0,\ cnst1,\ out0,\ out1)\ do\ \{\ \ \(\backslash\)}}
\DoxyCodeLine{00472\ \textcolor{preprocessor}{\ \ out0\ =\ (RTYPE)\_\_msa\_dotp\_s\_h((v16i8)mult0,\ (v16i8)cnst0);\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00473\ \textcolor{preprocessor}{\ \ out1\ =\ (RTYPE)\_\_msa\_dotp\_s\_h((v16i8)mult1,\ (v16i8)cnst1);\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00474\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{00475\ \textcolor{preprocessor}{\#define\ DOTP\_SB2\_SH(...)\ DOTP\_SB2(v8i16,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00476\ }
\DoxyCodeLine{00477\ \textcolor{comment}{/*\ Description\ :\ Dot\ product\ of\ halfword\ vector\ elements}}
\DoxyCodeLine{00478\ \textcolor{comment}{\ *\ Arguments\ \ \ :\ Inputs\ \ -\/\ mult0,\ mult1,\ cnst0,\ cnst1}}
\DoxyCodeLine{00479\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Outputs\ -\/\ out0,\ out1}}
\DoxyCodeLine{00480\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Return\ Type\ -\/\ as\ per\ RTYPE}}
\DoxyCodeLine{00481\ \textcolor{comment}{\ *\ Details\ \ \ \ \ :\ Signed\ halfword\ elements\ from\ 'mult0'\ are\ multiplied\ with}}
\DoxyCodeLine{00482\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ signed\ halfword\ elements\ from\ 'cnst0'\ producing\ a\ result}}
\DoxyCodeLine{00483\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ twice\ the\ size\ of\ input\ i.e.\ signed\ word.}}
\DoxyCodeLine{00484\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ The\ multiplication\ result\ of\ adjacent\ odd-\/even\ elements}}
\DoxyCodeLine{00485\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ are\ added\ together\ and\ written\ to\ the\ 'out0'\ vector}}
\DoxyCodeLine{00486\ \textcolor{comment}{\ */}}
\DoxyCodeLine{00487\ \textcolor{preprocessor}{\#define\ DOTP\_SH2(RTYPE,\ mult0,\ mult1,\ cnst0,\ cnst1,\ out0,\ out1)\ do\ \{\ \ \(\backslash\)}}
\DoxyCodeLine{00488\ \textcolor{preprocessor}{\ \ out0\ =\ (RTYPE)\_\_msa\_dotp\_s\_w((v8i16)mult0,\ (v8i16)cnst0);\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00489\ \textcolor{preprocessor}{\ \ out1\ =\ (RTYPE)\_\_msa\_dotp\_s\_w((v8i16)mult1,\ (v8i16)cnst1);\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00490\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{00491\ \textcolor{preprocessor}{\#define\ DOTP\_SH2\_SW(...)\ DOTP\_SH2(v4i32,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00492\ }
\DoxyCodeLine{00493\ \textcolor{comment}{/*\ Description\ :\ Dot\ product\ of\ unsigned\ word\ vector\ elements}}
\DoxyCodeLine{00494\ \textcolor{comment}{\ *\ Arguments\ \ \ :\ Inputs\ \ -\/\ mult0,\ mult1,\ cnst0,\ cnst1}}
\DoxyCodeLine{00495\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Outputs\ -\/\ out0,\ out1}}
\DoxyCodeLine{00496\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Return\ Type\ -\/\ as\ per\ RTYPE}}
\DoxyCodeLine{00497\ \textcolor{comment}{\ *\ Details\ \ \ \ \ :\ Unsigned\ word\ elements\ from\ 'mult0'\ are\ multiplied\ with}}
\DoxyCodeLine{00498\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ unsigned\ word\ elements\ from\ 'cnst0'\ producing\ a\ result}}
\DoxyCodeLine{00499\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ twice\ the\ size\ of\ input\ i.e.\ unsigned\ double\ word.}}
\DoxyCodeLine{00500\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ The\ multiplication\ result\ of\ adjacent\ odd-\/even\ elements}}
\DoxyCodeLine{00501\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ are\ added\ together\ and\ written\ to\ the\ 'out0'\ vector}}
\DoxyCodeLine{00502\ \textcolor{comment}{\ */}}
\DoxyCodeLine{00503\ \textcolor{preprocessor}{\#define\ DOTP\_UW2(RTYPE,\ mult0,\ mult1,\ cnst0,\ cnst1,\ out0,\ out1)\ do\ \{\ \ \(\backslash\)}}
\DoxyCodeLine{00504\ \textcolor{preprocessor}{\ \ out0\ =\ (RTYPE)\_\_msa\_dotp\_u\_d((v4u32)mult0,\ (v4u32)cnst0);\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00505\ \textcolor{preprocessor}{\ \ out1\ =\ (RTYPE)\_\_msa\_dotp\_u\_d((v4u32)mult1,\ (v4u32)cnst1);\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00506\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{00507\ \textcolor{preprocessor}{\#define\ DOTP\_UW2\_UD(...)\ DOTP\_UW2(v2u64,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00508\ }
\DoxyCodeLine{00509\ \textcolor{comment}{/*\ Description\ :\ Dot\ product\ \&\ addition\ of\ halfword\ vector\ elements}}
\DoxyCodeLine{00510\ \textcolor{comment}{\ *\ Arguments\ \ \ :\ Inputs\ \ -\/\ mult0,\ mult1,\ cnst0,\ cnst1}}
\DoxyCodeLine{00511\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Outputs\ -\/\ out0,\ out1}}
\DoxyCodeLine{00512\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Return\ Type\ -\/\ as\ per\ RTYPE}}
\DoxyCodeLine{00513\ \textcolor{comment}{\ *\ Details\ \ \ \ \ :\ Signed\ halfword\ elements\ from\ 'mult0'\ are\ multiplied\ with}}
\DoxyCodeLine{00514\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ signed\ halfword\ elements\ from\ 'cnst0'\ producing\ a\ result}}
\DoxyCodeLine{00515\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ twice\ the\ size\ of\ input\ i.e.\ signed\ word.}}
\DoxyCodeLine{00516\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ The\ multiplication\ result\ of\ adjacent\ odd-\/even\ elements}}
\DoxyCodeLine{00517\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ are\ added\ to\ the\ 'out0'\ vector}}
\DoxyCodeLine{00518\ \textcolor{comment}{\ */}}
\DoxyCodeLine{00519\ \textcolor{preprocessor}{\#define\ DPADD\_SH2(RTYPE,\ mult0,\ mult1,\ cnst0,\ cnst1,\ out0,\ out1)\ do\ \{\ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00520\ \textcolor{preprocessor}{\ \ out0\ =\ (RTYPE)\_\_msa\_dpadd\_s\_w((v4i32)out0,\ (v8i16)mult0,\ (v8i16)cnst0);\ \ \(\backslash\)}}
\DoxyCodeLine{00521\ \textcolor{preprocessor}{\ \ out1\ =\ (RTYPE)\_\_msa\_dpadd\_s\_w((v4i32)out1,\ (v8i16)mult1,\ (v8i16)cnst1);\ \ \(\backslash\)}}
\DoxyCodeLine{00522\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{00523\ \textcolor{preprocessor}{\#define\ DPADD\_SH2\_SW(...)\ DPADD\_SH2(v4i32,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00524\ }
\DoxyCodeLine{00525\ \textcolor{comment}{/*\ Description\ :\ Clips\ all\ signed\ halfword\ elements\ of\ input\ vector}}
\DoxyCodeLine{00526\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ between\ 0\ \&\ 255}}
\DoxyCodeLine{00527\ \textcolor{comment}{\ *\ Arguments\ \ \ :\ Input/output\ \ -\/\ val}}
\DoxyCodeLine{00528\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Return\ Type\ -\/\ signed\ halfword}}
\DoxyCodeLine{00529\ \textcolor{comment}{\ */}}
\DoxyCodeLine{00530\ \textcolor{preprocessor}{\#define\ CLIP\_SH\_0\_255(val)\ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00531\ \textcolor{preprocessor}{\ \ const\ v8i16\ max\_m\ =\ \_\_msa\_ldi\_h(255);\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00532\ \textcolor{preprocessor}{\ \ val\ =\ \_\_msa\_maxi\_s\_h((v8i16)val,\ 0);\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00533\ \textcolor{preprocessor}{\ \ val\ =\ \_\_msa\_min\_s\_h(max\_m,\ (v8i16)val);\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00534\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{00535\ }
\DoxyCodeLine{00536\ \textcolor{preprocessor}{\#define\ CLIP\_SH2\_0\_255(in0,\ in1)\ do\ \{\ \ \(\backslash\)}}
\DoxyCodeLine{00537\ \textcolor{preprocessor}{\ \ CLIP\_SH\_0\_255(in0);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00538\ \textcolor{preprocessor}{\ \ CLIP\_SH\_0\_255(in1);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00539\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{00540\ }
\DoxyCodeLine{00541\ \textcolor{preprocessor}{\#define\ CLIP\_SH4\_0\_255(in0,\ in1,\ in2,\ in3)\ do\ \{\ \ \(\backslash\)}}
\DoxyCodeLine{00542\ \textcolor{preprocessor}{\ \ CLIP\_SH2\_0\_255(in0,\ in1);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00543\ \textcolor{preprocessor}{\ \ CLIP\_SH2\_0\_255(in2,\ in3);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00544\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{00545\ }
\DoxyCodeLine{00546\ \textcolor{comment}{/*\ Description\ :\ Clips\ all\ unsigned\ halfword\ elements\ of\ input\ vector}}
\DoxyCodeLine{00547\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ between\ 0\ \&\ 255}}
\DoxyCodeLine{00548\ \textcolor{comment}{\ *\ Arguments\ \ \ :\ Input\ \ -\/\ in}}
\DoxyCodeLine{00549\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Output\ -\/\ out\_m}}
\DoxyCodeLine{00550\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Return\ Type\ -\/\ unsigned\ halfword}}
\DoxyCodeLine{00551\ \textcolor{comment}{\ */}}
\DoxyCodeLine{00552\ \textcolor{preprocessor}{\#define\ CLIP\_UH\_0\_255(in)\ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00553\ \textcolor{preprocessor}{\ \ const\ v8u16\ max\_m\ =\ (v8u16)\_\_msa\_ldi\_h(255);\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00554\ \textcolor{preprocessor}{\ \ in\ =\ \_\_msa\_maxi\_u\_h((v8u16)\ in,\ 0);\ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00555\ \textcolor{preprocessor}{\ \ in\ =\ \_\_msa\_min\_u\_h((v8u16)\ max\_m,\ (v8u16)\ in);\ \ \(\backslash\)}}
\DoxyCodeLine{00556\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{00557\ }
\DoxyCodeLine{00558\ \textcolor{preprocessor}{\#define\ CLIP\_UH2\_0\_255(in0,\ in1)\ do\ \{\ \ \(\backslash\)}}
\DoxyCodeLine{00559\ \textcolor{preprocessor}{\ \ CLIP\_UH\_0\_255(in0);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00560\ \textcolor{preprocessor}{\ \ CLIP\_UH\_0\_255(in1);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00561\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{00562\ }
\DoxyCodeLine{00563\ \textcolor{comment}{/*\ Description\ :\ Clips\ all\ signed\ word\ elements\ of\ input\ vector}}
\DoxyCodeLine{00564\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ between\ 0\ \&\ 255}}
\DoxyCodeLine{00565\ \textcolor{comment}{\ *\ Arguments\ \ \ :\ Input/output\ \ -\/\ val}}
\DoxyCodeLine{00566\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Return\ Type\ -\/\ signed\ word}}
\DoxyCodeLine{00567\ \textcolor{comment}{\ */}}
\DoxyCodeLine{00568\ \textcolor{preprocessor}{\#define\ CLIP\_SW\_0\_255(val)\ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00569\ \textcolor{preprocessor}{\ \ const\ v4i32\ max\_m\ =\ \_\_msa\_ldi\_w(255);\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00570\ \textcolor{preprocessor}{\ \ val\ =\ \_\_msa\_maxi\_s\_w((v4i32)val,\ 0);\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00571\ \textcolor{preprocessor}{\ \ val\ =\ \_\_msa\_min\_s\_w(max\_m,\ (v4i32)val);\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00572\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{00573\ }
\DoxyCodeLine{00574\ \textcolor{preprocessor}{\#define\ CLIP\_SW4\_0\_255(in0,\ in1,\ in2,\ in3)\ do\ \{\ \ \ \(\backslash\)}}
\DoxyCodeLine{00575\ \textcolor{preprocessor}{\ \ CLIP\_SW\_0\_255(in0);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00576\ \textcolor{preprocessor}{\ \ CLIP\_SW\_0\_255(in1);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00577\ \textcolor{preprocessor}{\ \ CLIP\_SW\_0\_255(in2);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00578\ \textcolor{preprocessor}{\ \ CLIP\_SW\_0\_255(in3);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00579\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{00580\ }
\DoxyCodeLine{00581\ \textcolor{comment}{/*\ Description\ :\ Horizontal\ addition\ of\ 4\ signed\ word\ elements\ of\ input\ vector}}
\DoxyCodeLine{00582\ \textcolor{comment}{\ *\ Arguments\ \ \ :\ Input\ \ -\/\ in\ \ \ \ \ \ \ (signed\ word\ vector)}}
\DoxyCodeLine{00583\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Output\ -\/\ sum\_m\ \ \ \ (i32\ sum)}}
\DoxyCodeLine{00584\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Return\ Type\ -\/\ signed\ word\ (GP)}}
\DoxyCodeLine{00585\ \textcolor{comment}{\ *\ Details\ \ \ \ \ :\ 4\ signed\ word\ elements\ of\ 'in'\ vector\ are\ added\ together\ and}}
\DoxyCodeLine{00586\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ the\ resulting\ integer\ sum\ is\ returned}}
\DoxyCodeLine{00587\ \textcolor{comment}{\ */}}
\DoxyCodeLine{00588\ \textcolor{keyword}{static}\ WEBP\_INLINE\ int32\_t\ func\_hadd\_sw\_s32(v4i32\ in)\ \{}
\DoxyCodeLine{00589\ \ \ \textcolor{keyword}{const}\ v2i64\ res0\_m\ =\ \_\_msa\_hadd\_s\_d((v4i32)in,\ (v4i32)in);}
\DoxyCodeLine{00590\ \ \ \textcolor{keyword}{const}\ v2i64\ res1\_m\ =\ \_\_msa\_splati\_d(res0\_m,\ 1);}
\DoxyCodeLine{00591\ \ \ \textcolor{keyword}{const}\ v2i64\ out\ =\ res0\_m\ +\ res1\_m;}
\DoxyCodeLine{00592\ \ \ int32\_t\ sum\_m\ =\ \_\_msa\_copy\_s\_w((v4i32)out,\ 0);}
\DoxyCodeLine{00593\ \ \ \textcolor{keywordflow}{return}\ sum\_m;}
\DoxyCodeLine{00594\ \}}
\DoxyCodeLine{00595\ \textcolor{preprocessor}{\#define\ HADD\_SW\_S32(in)\ func\_hadd\_sw\_s32(in)}}
\DoxyCodeLine{00596\ }
\DoxyCodeLine{00597\ \textcolor{comment}{/*\ Description\ :\ Horizontal\ addition\ of\ 8\ signed\ halfword\ elements}}
\DoxyCodeLine{00598\ \textcolor{comment}{\ *\ Arguments\ \ \ :\ Input\ \ -\/\ in\ \ \ \ \ \ \ (signed\ halfword\ vector)}}
\DoxyCodeLine{00599\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Output\ -\/\ sum\_m\ \ \ \ (s32\ sum)}}
\DoxyCodeLine{00600\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Return\ Type\ -\/\ signed\ word}}
\DoxyCodeLine{00601\ \textcolor{comment}{\ *\ Details\ \ \ \ \ :\ 8\ signed\ halfword\ elements\ of\ input\ vector\ are\ added}}
\DoxyCodeLine{00602\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ together\ and\ the\ resulting\ integer\ sum\ is\ returned}}
\DoxyCodeLine{00603\ \textcolor{comment}{\ */}}
\DoxyCodeLine{00604\ \textcolor{keyword}{static}\ WEBP\_INLINE\ int32\_t\ func\_hadd\_sh\_s32(v8i16\ in)\ \{}
\DoxyCodeLine{00605\ \ \ \textcolor{keyword}{const}\ v4i32\ res\ =\ \_\_msa\_hadd\_s\_w(in,\ in);}
\DoxyCodeLine{00606\ \ \ \textcolor{keyword}{const}\ v2i64\ res0\ =\ \_\_msa\_hadd\_s\_d(res,\ res);}
\DoxyCodeLine{00607\ \ \ \textcolor{keyword}{const}\ v2i64\ res1\ =\ \_\_msa\_splati\_d(res0,\ 1);}
\DoxyCodeLine{00608\ \ \ \textcolor{keyword}{const}\ v2i64\ res2\ =\ res0\ +\ res1;}
\DoxyCodeLine{00609\ \ \ \textcolor{keyword}{const}\ int32\_t\ sum\_m\ =\ \_\_msa\_copy\_s\_w((v4i32)res2,\ 0);}
\DoxyCodeLine{00610\ \ \ \textcolor{keywordflow}{return}\ sum\_m;}
\DoxyCodeLine{00611\ \}}
\DoxyCodeLine{00612\ \textcolor{preprocessor}{\#define\ HADD\_SH\_S32(in)\ func\_hadd\_sh\_s32(in)}}
\DoxyCodeLine{00613\ }
\DoxyCodeLine{00614\ \textcolor{comment}{/*\ Description\ :\ Horizontal\ addition\ of\ 8\ unsigned\ halfword\ elements}}
\DoxyCodeLine{00615\ \textcolor{comment}{\ *\ Arguments\ \ \ :\ Input\ \ -\/\ in\ \ \ \ \ \ \ (unsigned\ halfword\ vector)}}
\DoxyCodeLine{00616\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Output\ -\/\ sum\_m\ \ \ \ (u32\ sum)}}
\DoxyCodeLine{00617\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Return\ Type\ -\/\ unsigned\ word}}
\DoxyCodeLine{00618\ \textcolor{comment}{\ *\ Details\ \ \ \ \ :\ 8\ unsigned\ halfword\ elements\ of\ input\ vector\ are\ added}}
\DoxyCodeLine{00619\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ together\ and\ the\ resulting\ integer\ sum\ is\ returned}}
\DoxyCodeLine{00620\ \textcolor{comment}{\ */}}
\DoxyCodeLine{00621\ \textcolor{keyword}{static}\ WEBP\_INLINE\ uint32\_t\ func\_hadd\_uh\_u32(v8u16\ in)\ \{}
\DoxyCodeLine{00622\ \ \ uint32\_t\ sum\_m;}
\DoxyCodeLine{00623\ \ \ \textcolor{keyword}{const}\ v4u32\ res\_m\ =\ \_\_msa\_hadd\_u\_w(in,\ in);}
\DoxyCodeLine{00624\ \ \ v2u64\ res0\_m\ =\ \_\_msa\_hadd\_u\_d(res\_m,\ res\_m);}
\DoxyCodeLine{00625\ \ \ v2u64\ res1\_m\ =\ (v2u64)\_\_msa\_splati\_d((v2i64)res0\_m,\ 1);}
\DoxyCodeLine{00626\ \ \ res0\_m\ =\ res0\_m\ +\ res1\_m;}
\DoxyCodeLine{00627\ \ \ sum\_m\ =\ \_\_msa\_copy\_s\_w((v4i32)res0\_m,\ 0);}
\DoxyCodeLine{00628\ \ \ \textcolor{keywordflow}{return}\ sum\_m;}
\DoxyCodeLine{00629\ \}}
\DoxyCodeLine{00630\ \textcolor{preprocessor}{\#define\ HADD\_UH\_U32(in)\ func\_hadd\_uh\_u32(in)}}
\DoxyCodeLine{00631\ }
\DoxyCodeLine{00632\ \textcolor{comment}{/*\ Description\ :\ Horizontal\ addition\ of\ signed\ half\ word\ vector\ elements}}
\DoxyCodeLine{00633\ \textcolor{comment}{\ \ \ Arguments\ \ \ :\ Inputs\ \ -\/\ in0,\ in1}}
\DoxyCodeLine{00634\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Outputs\ -\/\ out0,\ out1}}
\DoxyCodeLine{00635\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Return\ Type\ -\/\ as\ per\ RTYPE}}
\DoxyCodeLine{00636\ \textcolor{comment}{\ \ \ Details\ \ \ \ \ :\ Each\ signed\ odd\ half\ word\ element\ from\ 'in0'\ is\ added\ to}}
\DoxyCodeLine{00637\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ even\ signed\ half\ word\ element\ from\ 'in0'\ (pairwise)\ and\ the}}
\DoxyCodeLine{00638\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ halfword\ result\ is\ written\ in\ 'out0'}}
\DoxyCodeLine{00639\ \textcolor{comment}{*/}}
\DoxyCodeLine{00640\ \textcolor{preprocessor}{\#define\ HADD\_SH2(RTYPE,\ in0,\ in1,\ out0,\ out1)\ do\ \{\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00641\ \textcolor{preprocessor}{\ \ out0\ =\ (RTYPE)\_\_msa\_hadd\_s\_w((v8i16)in0,\ (v8i16)in0);\ \ \(\backslash\)}}
\DoxyCodeLine{00642\ \textcolor{preprocessor}{\ \ out1\ =\ (RTYPE)\_\_msa\_hadd\_s\_w((v8i16)in1,\ (v8i16)in1);\ \ \(\backslash\)}}
\DoxyCodeLine{00643\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{00644\ \textcolor{preprocessor}{\#define\ HADD\_SH2\_SW(...)\ HADD\_SH2(v4i32,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00645\ }
\DoxyCodeLine{00646\ \textcolor{preprocessor}{\#define\ HADD\_SH4(RTYPE,\ in0,\ in1,\ in2,\ in3,\ out0,\ out1,\ out2,\ out3)\ do\ \{\ \ \(\backslash\)}}
\DoxyCodeLine{00647\ \textcolor{preprocessor}{\ \ HADD\_SH2(RTYPE,\ in0,\ in1,\ out0,\ out1);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00648\ \textcolor{preprocessor}{\ \ HADD\_SH2(RTYPE,\ in2,\ in3,\ out2,\ out3);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00649\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{00650\ \textcolor{preprocessor}{\#define\ HADD\_SH4\_SW(...)\ HADD\_SH4(v4i32,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00651\ }
\DoxyCodeLine{00652\ \textcolor{comment}{/*\ Description\ :\ Horizontal\ subtraction\ of\ unsigned\ byte\ vector\ elements}}
\DoxyCodeLine{00653\ \textcolor{comment}{\ *\ Arguments\ \ \ :\ Inputs\ \ -\/\ in0,\ in1}}
\DoxyCodeLine{00654\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Outputs\ -\/\ out0,\ out1}}
\DoxyCodeLine{00655\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Return\ Type\ -\/\ as\ per\ RTYPE}}
\DoxyCodeLine{00656\ \textcolor{comment}{\ *\ Details\ \ \ \ \ :\ Each\ unsigned\ odd\ byte\ element\ from\ 'in0'\ is\ subtracted\ from}}
\DoxyCodeLine{00657\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ even\ unsigned\ byte\ element\ from\ 'in0'\ (pairwise)\ and\ the}}
\DoxyCodeLine{00658\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ halfword\ result\ is\ written\ to\ 'out0'}}
\DoxyCodeLine{00659\ \textcolor{comment}{\ */}}
\DoxyCodeLine{00660\ \textcolor{preprocessor}{\#define\ HSUB\_UB2(RTYPE,\ in0,\ in1,\ out0,\ out1)\ do\ \{\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00661\ \textcolor{preprocessor}{\ \ out0\ =\ (RTYPE)\_\_msa\_hsub\_u\_h((v16u8)in0,\ (v16u8)in0);\ \ \(\backslash\)}}
\DoxyCodeLine{00662\ \textcolor{preprocessor}{\ \ out1\ =\ (RTYPE)\_\_msa\_hsub\_u\_h((v16u8)in1,\ (v16u8)in1);\ \ \(\backslash\)}}
\DoxyCodeLine{00663\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{00664\ \textcolor{preprocessor}{\#define\ HSUB\_UB2\_UH(...)\ HSUB\_UB2(v8u16,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00665\ \textcolor{preprocessor}{\#define\ HSUB\_UB2\_SH(...)\ HSUB\_UB2(v8i16,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00666\ \textcolor{preprocessor}{\#define\ HSUB\_UB2\_SW(...)\ HSUB\_UB2(v4i32,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00667\ }
\DoxyCodeLine{00668\ \textcolor{comment}{/*\ Description\ :\ Set\ element\ n\ input\ vector\ to\ GPR\ value}}
\DoxyCodeLine{00669\ \textcolor{comment}{\ *\ Arguments\ \ \ :\ Inputs\ -\/\ in0,\ in1,\ in2,\ in3}}
\DoxyCodeLine{00670\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Output\ -\/\ out}}
\DoxyCodeLine{00671\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Return\ Type\ -\/\ as\ per\ RTYPE}}
\DoxyCodeLine{00672\ \textcolor{comment}{\ *\ Details\ \ \ \ \ :\ Set\ element\ 0\ in\ vector\ 'out'\ to\ value\ specified\ in\ 'in0'}}
\DoxyCodeLine{00673\ \textcolor{comment}{\ */}}
\DoxyCodeLine{00674\ \textcolor{preprocessor}{\#define\ INSERT\_W2(RTYPE,\ in0,\ in1,\ out)\ do\ \{\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00675\ \textcolor{preprocessor}{\ \ out\ =\ (RTYPE)\_\_msa\_insert\_w((v4i32)out,\ 0,\ in0);\ \ \(\backslash\)}}
\DoxyCodeLine{00676\ \textcolor{preprocessor}{\ \ out\ =\ (RTYPE)\_\_msa\_insert\_w((v4i32)out,\ 1,\ in1);\ \ \(\backslash\)}}
\DoxyCodeLine{00677\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{00678\ \textcolor{preprocessor}{\#define\ INSERT\_W2\_UB(...)\ INSERT\_W2(v16u8,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00679\ \textcolor{preprocessor}{\#define\ INSERT\_W2\_SB(...)\ INSERT\_W2(v16i8,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00680\ }
\DoxyCodeLine{00681\ \textcolor{preprocessor}{\#define\ INSERT\_W4(RTYPE,\ in0,\ in1,\ in2,\ in3,\ out)\ do\ \{\ \ \(\backslash\)}}
\DoxyCodeLine{00682\ \textcolor{preprocessor}{\ \ out\ =\ (RTYPE)\_\_msa\_insert\_w((v4i32)out,\ 0,\ in0);\ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00683\ \textcolor{preprocessor}{\ \ out\ =\ (RTYPE)\_\_msa\_insert\_w((v4i32)out,\ 1,\ in1);\ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00684\ \textcolor{preprocessor}{\ \ out\ =\ (RTYPE)\_\_msa\_insert\_w((v4i32)out,\ 2,\ in2);\ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00685\ \textcolor{preprocessor}{\ \ out\ =\ (RTYPE)\_\_msa\_insert\_w((v4i32)out,\ 3,\ in3);\ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00686\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{00687\ \textcolor{preprocessor}{\#define\ INSERT\_W4\_UB(...)\ INSERT\_W4(v16u8,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00688\ \textcolor{preprocessor}{\#define\ INSERT\_W4\_SB(...)\ INSERT\_W4(v16i8,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00689\ \textcolor{preprocessor}{\#define\ INSERT\_W4\_SW(...)\ INSERT\_W4(v4i32,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00690\ }
\DoxyCodeLine{00691\ \textcolor{comment}{/*\ Description\ :\ Set\ element\ n\ of\ double\ word\ input\ vector\ to\ GPR\ value}}
\DoxyCodeLine{00692\ \textcolor{comment}{\ *\ Arguments\ \ \ :\ Inputs\ -\/\ in0,\ in1}}
\DoxyCodeLine{00693\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Output\ -\/\ out}}
\DoxyCodeLine{00694\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Return\ Type\ -\/\ as\ per\ RTYPE}}
\DoxyCodeLine{00695\ \textcolor{comment}{\ *\ Details\ \ \ \ \ :\ Set\ element\ 0\ in\ vector\ 'out'\ to\ GPR\ value\ specified\ in\ 'in0'}}
\DoxyCodeLine{00696\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Set\ element\ 1\ in\ vector\ 'out'\ to\ GPR\ value\ specified\ in\ 'in1'}}
\DoxyCodeLine{00697\ \textcolor{comment}{\ */}}
\DoxyCodeLine{00698\ \textcolor{preprocessor}{\#define\ INSERT\_D2(RTYPE,\ in0,\ in1,\ out)\ do\ \{\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00699\ \textcolor{preprocessor}{\ \ out\ =\ (RTYPE)\_\_msa\_insert\_d((v2i64)out,\ 0,\ in0);\ \ \(\backslash\)}}
\DoxyCodeLine{00700\ \textcolor{preprocessor}{\ \ out\ =\ (RTYPE)\_\_msa\_insert\_d((v2i64)out,\ 1,\ in1);\ \ \(\backslash\)}}
\DoxyCodeLine{00701\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{00702\ \textcolor{preprocessor}{\#define\ INSERT\_D2\_UB(...)\ INSERT\_D2(v16u8,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00703\ \textcolor{preprocessor}{\#define\ INSERT\_D2\_SB(...)\ INSERT\_D2(v16i8,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00704\ }
\DoxyCodeLine{00705\ \textcolor{comment}{/*\ Description\ :\ Interleave\ even\ byte\ elements\ from\ vectors}}
\DoxyCodeLine{00706\ \textcolor{comment}{\ *\ Arguments\ \ \ :\ Inputs\ \ -\/\ in0,\ in1,\ in2,\ in3}}
\DoxyCodeLine{00707\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Outputs\ -\/\ out0,\ out1}}
\DoxyCodeLine{00708\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Return\ Type\ -\/\ as\ per\ RTYPE}}
\DoxyCodeLine{00709\ \textcolor{comment}{\ *\ Details\ \ \ \ \ :\ Even\ byte\ elements\ of\ 'in0'\ and\ 'in1'\ are\ interleaved}}
\DoxyCodeLine{00710\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ and\ written\ to\ 'out0'}}
\DoxyCodeLine{00711\ \textcolor{comment}{\ */}}
\DoxyCodeLine{00712\ \textcolor{preprocessor}{\#define\ ILVEV\_B2(RTYPE,\ in0,\ in1,\ in2,\ in3,\ out0,\ out1)\ do\ \{\ \ \(\backslash\)}}
\DoxyCodeLine{00713\ \textcolor{preprocessor}{\ \ out0\ =\ (RTYPE)\_\_msa\_ilvev\_b((v16i8)in1,\ (v16i8)in0);\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00714\ \textcolor{preprocessor}{\ \ out1\ =\ (RTYPE)\_\_msa\_ilvev\_b((v16i8)in3,\ (v16i8)in2);\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00715\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{00716\ \textcolor{preprocessor}{\#define\ ILVEV\_B2\_UB(...)\ ILVEV\_B2(v16u8,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00717\ \textcolor{preprocessor}{\#define\ ILVEV\_B2\_SB(...)\ ILVEV\_B2(v16i8,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00718\ \textcolor{preprocessor}{\#define\ ILVEV\_B2\_UH(...)\ ILVEV\_B2(v8u16,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00719\ \textcolor{preprocessor}{\#define\ ILVEV\_B2\_SH(...)\ ILVEV\_B2(v8i16,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00720\ \textcolor{preprocessor}{\#define\ ILVEV\_B2\_SD(...)\ ILVEV\_B2(v2i64,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00721\ }
\DoxyCodeLine{00722\ \textcolor{comment}{/*\ Description\ :\ Interleave\ odd\ byte\ elements\ from\ vectors}}
\DoxyCodeLine{00723\ \textcolor{comment}{\ *\ Arguments\ \ \ :\ Inputs\ \ -\/\ in0,\ in1,\ in2,\ in3}}
\DoxyCodeLine{00724\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Outputs\ -\/\ out0,\ out1}}
\DoxyCodeLine{00725\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Return\ Type\ -\/\ as\ per\ RTYPE}}
\DoxyCodeLine{00726\ \textcolor{comment}{\ *\ Details\ \ \ \ \ :\ Odd\ byte\ elements\ of\ 'in0'\ and\ 'in1'\ are\ interleaved}}
\DoxyCodeLine{00727\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ and\ written\ to\ 'out0'}}
\DoxyCodeLine{00728\ \textcolor{comment}{\ */}}
\DoxyCodeLine{00729\ \textcolor{preprocessor}{\#define\ ILVOD\_B2(RTYPE,\ in0,\ in1,\ in2,\ in3,\ out0,\ out1)\ do\ \{\ \ \(\backslash\)}}
\DoxyCodeLine{00730\ \textcolor{preprocessor}{\ \ out0\ =\ (RTYPE)\_\_msa\_ilvod\_b((v16i8)in1,\ (v16i8)in0);\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00731\ \textcolor{preprocessor}{\ \ out1\ =\ (RTYPE)\_\_msa\_ilvod\_b((v16i8)in3,\ (v16i8)in2);\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00732\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{00733\ \textcolor{preprocessor}{\#define\ ILVOD\_B2\_UB(...)\ ILVOD\_B2(v16u8,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00734\ \textcolor{preprocessor}{\#define\ ILVOD\_B2\_SB(...)\ ILVOD\_B2(v16i8,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00735\ \textcolor{preprocessor}{\#define\ ILVOD\_B2\_UH(...)\ ILVOD\_B2(v8u16,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00736\ \textcolor{preprocessor}{\#define\ ILVOD\_B2\_SH(...)\ ILVOD\_B2(v8i16,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00737\ \textcolor{preprocessor}{\#define\ ILVOD\_B2\_SD(...)\ ILVOD\_B2(v2i64,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00738\ }
\DoxyCodeLine{00739\ \textcolor{comment}{/*\ Description\ :\ Interleave\ even\ halfword\ elements\ from\ vectors}}
\DoxyCodeLine{00740\ \textcolor{comment}{\ *\ Arguments\ \ \ :\ Inputs\ \ -\/\ in0,\ in1,\ in2,\ in3}}
\DoxyCodeLine{00741\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Outputs\ -\/\ out0,\ out1}}
\DoxyCodeLine{00742\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Return\ Type\ -\/\ as\ per\ RTYPE}}
\DoxyCodeLine{00743\ \textcolor{comment}{\ *\ Details\ \ \ \ \ :\ Even\ halfword\ elements\ of\ 'in0'\ and\ 'in1'\ are\ interleaved}}
\DoxyCodeLine{00744\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ and\ written\ to\ 'out0'}}
\DoxyCodeLine{00745\ \textcolor{comment}{\ */}}
\DoxyCodeLine{00746\ \textcolor{preprocessor}{\#define\ ILVEV\_H2(RTYPE,\ in0,\ in1,\ in2,\ in3,\ out0,\ out1)\ do\ \{\ \ \(\backslash\)}}
\DoxyCodeLine{00747\ \textcolor{preprocessor}{\ \ out0\ =\ (RTYPE)\_\_msa\_ilvev\_h((v8i16)in1,\ (v8i16)in0);\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00748\ \textcolor{preprocessor}{\ \ out1\ =\ (RTYPE)\_\_msa\_ilvev\_h((v8i16)in3,\ (v8i16)in2);\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00749\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{00750\ \textcolor{preprocessor}{\#define\ ILVEV\_H2\_UB(...)\ ILVEV\_H2(v16u8,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00751\ \textcolor{preprocessor}{\#define\ ILVEV\_H2\_UH(...)\ ILVEV\_H2(v8u16,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00752\ \textcolor{preprocessor}{\#define\ ILVEV\_H2\_SH(...)\ ILVEV\_H2(v8i16,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00753\ \textcolor{preprocessor}{\#define\ ILVEV\_H2\_SW(...)\ ILVEV\_H2(v4i32,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00754\ }
\DoxyCodeLine{00755\ \textcolor{comment}{/*\ Description\ :\ Interleave\ odd\ halfword\ elements\ from\ vectors}}
\DoxyCodeLine{00756\ \textcolor{comment}{\ *\ Arguments\ \ \ :\ Inputs\ \ -\/\ in0,\ in1,\ in2,\ in3}}
\DoxyCodeLine{00757\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Outputs\ -\/\ out0,\ out1}}
\DoxyCodeLine{00758\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Return\ Type\ -\/\ as\ per\ RTYPE}}
\DoxyCodeLine{00759\ \textcolor{comment}{\ *\ Details\ \ \ \ \ :\ Odd\ halfword\ elements\ of\ 'in0'\ and\ 'in1'\ are\ interleaved}}
\DoxyCodeLine{00760\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ and\ written\ to\ 'out0'}}
\DoxyCodeLine{00761\ \textcolor{comment}{\ */}}
\DoxyCodeLine{00762\ \textcolor{preprocessor}{\#define\ ILVOD\_H2(RTYPE,\ in0,\ in1,\ in2,\ in3,\ out0,\ out1)\ do\ \{\ \ \(\backslash\)}}
\DoxyCodeLine{00763\ \textcolor{preprocessor}{\ \ out0\ =\ (RTYPE)\_\_msa\_ilvod\_h((v8i16)in1,\ (v8i16)in0);\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00764\ \textcolor{preprocessor}{\ \ out1\ =\ (RTYPE)\_\_msa\_ilvod\_h((v8i16)in3,\ (v8i16)in2);\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00765\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{00766\ \textcolor{preprocessor}{\#define\ ILVOD\_H2\_UB(...)\ ILVOD\_H2(v16u8,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00767\ \textcolor{preprocessor}{\#define\ ILVOD\_H2\_UH(...)\ ILVOD\_H2(v8u16,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00768\ \textcolor{preprocessor}{\#define\ ILVOD\_H2\_SH(...)\ ILVOD\_H2(v8i16,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00769\ \textcolor{preprocessor}{\#define\ ILVOD\_H2\_SW(...)\ ILVOD\_H2(v4i32,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00770\ }
\DoxyCodeLine{00771\ \textcolor{comment}{/*\ Description\ :\ Interleave\ even\ word\ elements\ from\ vectors}}
\DoxyCodeLine{00772\ \textcolor{comment}{\ *\ Arguments\ \ \ :\ Inputs\ \ -\/\ in0,\ in1,\ in2,\ in3}}
\DoxyCodeLine{00773\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Outputs\ -\/\ out0,\ out1}}
\DoxyCodeLine{00774\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Return\ Type\ -\/\ as\ per\ RTYPE}}
\DoxyCodeLine{00775\ \textcolor{comment}{\ *\ Details\ \ \ \ \ :\ Even\ word\ elements\ of\ 'in0'\ and\ 'in1'\ are\ interleaved}}
\DoxyCodeLine{00776\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ and\ written\ to\ 'out0'}}
\DoxyCodeLine{00777\ \textcolor{comment}{\ */}}
\DoxyCodeLine{00778\ \textcolor{preprocessor}{\#define\ ILVEV\_W2(RTYPE,\ in0,\ in1,\ in2,\ in3,\ out0,\ out1)\ do\ \{\ \ \(\backslash\)}}
\DoxyCodeLine{00779\ \textcolor{preprocessor}{\ \ out0\ =\ (RTYPE)\_\_msa\_ilvev\_w((v4i32)in1,\ (v4i32)in0);\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00780\ \textcolor{preprocessor}{\ \ out1\ =\ (RTYPE)\_\_msa\_ilvev\_w((v4i32)in3,\ (v4i32)in2);\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00781\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{00782\ \textcolor{preprocessor}{\#define\ ILVEV\_W2\_UB(...)\ ILVEV\_W2(v16u8,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00783\ \textcolor{preprocessor}{\#define\ ILVEV\_W2\_SB(...)\ ILVEV\_W2(v16i8,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00784\ \textcolor{preprocessor}{\#define\ ILVEV\_W2\_UH(...)\ ILVEV\_W2(v8u16,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00785\ \textcolor{preprocessor}{\#define\ ILVEV\_W2\_SD(...)\ ILVEV\_W2(v2i64,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00786\ }
\DoxyCodeLine{00787\ \textcolor{comment}{/*\ Description\ :\ Interleave\ even-\/odd\ word\ elements\ from\ vectors}}
\DoxyCodeLine{00788\ \textcolor{comment}{\ *\ Arguments\ \ \ :\ Inputs\ \ -\/\ in0,\ in1,\ in2,\ in3}}
\DoxyCodeLine{00789\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Outputs\ -\/\ out0,\ out1}}
\DoxyCodeLine{00790\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Return\ Type\ -\/\ as\ per\ RTYPE}}
\DoxyCodeLine{00791\ \textcolor{comment}{\ *\ Details\ \ \ \ \ :\ Even\ word\ elements\ of\ 'in0'\ and\ 'in1'\ are\ interleaved}}
\DoxyCodeLine{00792\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ and\ written\ to\ 'out0'}}
\DoxyCodeLine{00793\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Odd\ word\ elements\ of\ 'in2'\ and\ 'in3'\ are\ interleaved}}
\DoxyCodeLine{00794\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ and\ written\ to\ 'out1'}}
\DoxyCodeLine{00795\ \textcolor{comment}{\ */}}
\DoxyCodeLine{00796\ \textcolor{preprocessor}{\#define\ ILVEVOD\_W2(RTYPE,\ in0,\ in1,\ in2,\ in3,\ out0,\ out1)\ do\ \{\ \ \(\backslash\)}}
\DoxyCodeLine{00797\ \textcolor{preprocessor}{\ \ out0\ =\ (RTYPE)\_\_msa\_ilvev\_w((v4i32)in1,\ (v4i32)in0);\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00798\ \textcolor{preprocessor}{\ \ out1\ =\ (RTYPE)\_\_msa\_ilvod\_w((v4i32)in3,\ (v4i32)in2);\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00799\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{00800\ \textcolor{preprocessor}{\#define\ ILVEVOD\_W2\_UB(...)\ ILVEVOD\_W2(v16u8,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00801\ \textcolor{preprocessor}{\#define\ ILVEVOD\_W2\_UH(...)\ ILVEVOD\_W2(v8u16,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00802\ \textcolor{preprocessor}{\#define\ ILVEVOD\_W2\_SH(...)\ ILVEVOD\_W2(v8i16,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00803\ \textcolor{preprocessor}{\#define\ ILVEVOD\_W2\_SW(...)\ ILVEVOD\_W2(v4i32,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00804\ }
\DoxyCodeLine{00805\ \textcolor{comment}{/*\ Description\ :\ Interleave\ even-\/odd\ half-\/word\ elements\ from\ vectors}}
\DoxyCodeLine{00806\ \textcolor{comment}{\ *\ Arguments\ \ \ :\ Inputs\ \ -\/\ in0,\ in1,\ in2,\ in3}}
\DoxyCodeLine{00807\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Outputs\ -\/\ out0,\ out1}}
\DoxyCodeLine{00808\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Return\ Type\ -\/\ as\ per\ RTYPE}}
\DoxyCodeLine{00809\ \textcolor{comment}{\ *\ Details\ \ \ \ \ :\ Even\ half-\/word\ elements\ of\ 'in0'\ and\ 'in1'\ are\ interleaved}}
\DoxyCodeLine{00810\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ and\ written\ to\ 'out0'}}
\DoxyCodeLine{00811\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Odd\ half-\/word\ elements\ of\ 'in2'\ and\ 'in3'\ are\ interleaved}}
\DoxyCodeLine{00812\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ and\ written\ to\ 'out1'}}
\DoxyCodeLine{00813\ \textcolor{comment}{\ */}}
\DoxyCodeLine{00814\ \textcolor{preprocessor}{\#define\ ILVEVOD\_H2(RTYPE,\ in0,\ in1,\ in2,\ in3,\ out0,\ out1)\ do\ \{\ \ \(\backslash\)}}
\DoxyCodeLine{00815\ \textcolor{preprocessor}{\ \ out0\ =\ (RTYPE)\_\_msa\_ilvev\_h((v8i16)in1,\ (v8i16)in0);\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00816\ \textcolor{preprocessor}{\ \ out1\ =\ (RTYPE)\_\_msa\_ilvod\_h((v8i16)in3,\ (v8i16)in2);\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00817\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{00818\ \textcolor{preprocessor}{\#define\ ILVEVOD\_H2\_UB(...)\ ILVEVOD\_H2(v16u8,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00819\ \textcolor{preprocessor}{\#define\ ILVEVOD\_H2\_UH(...)\ ILVEVOD\_H2(v8u16,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00820\ \textcolor{preprocessor}{\#define\ ILVEVOD\_H2\_SH(...)\ ILVEVOD\_H2(v8i16,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00821\ \textcolor{preprocessor}{\#define\ ILVEVOD\_H2\_SW(...)\ ILVEVOD\_H2(v4i32,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00822\ }
\DoxyCodeLine{00823\ \textcolor{comment}{/*\ Description\ :\ Interleave\ even\ double\ word\ elements\ from\ vectors}}
\DoxyCodeLine{00824\ \textcolor{comment}{\ *\ Arguments\ \ \ :\ Inputs\ \ -\/\ in0,\ in1,\ in2,\ in3}}
\DoxyCodeLine{00825\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Outputs\ -\/\ out0,\ out1}}
\DoxyCodeLine{00826\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Return\ Type\ -\/\ as\ per\ RTYPE}}
\DoxyCodeLine{00827\ \textcolor{comment}{\ *\ Details\ \ \ \ \ :\ Even\ double\ word\ elements\ of\ 'in0'\ and\ 'in1'\ are\ interleaved}}
\DoxyCodeLine{00828\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ and\ written\ to\ 'out0'}}
\DoxyCodeLine{00829\ \textcolor{comment}{\ */}}
\DoxyCodeLine{00830\ \textcolor{preprocessor}{\#define\ ILVEV\_D2(RTYPE,\ in0,\ in1,\ in2,\ in3,\ out0,\ out1)\ do\ \{\ \ \(\backslash\)}}
\DoxyCodeLine{00831\ \textcolor{preprocessor}{\ \ out0\ =\ (RTYPE)\_\_msa\_ilvev\_d((v2i64)in1,\ (v2i64)in0);\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00832\ \textcolor{preprocessor}{\ \ out1\ =\ (RTYPE)\_\_msa\_ilvev\_d((v2i64)in3,\ (v2i64)in2);\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00833\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{00834\ \textcolor{preprocessor}{\#define\ ILVEV\_D2\_UB(...)\ ILVEV\_D2(v16u8,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00835\ \textcolor{preprocessor}{\#define\ ILVEV\_D2\_SB(...)\ ILVEV\_D2(v16i8,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00836\ \textcolor{preprocessor}{\#define\ ILVEV\_D2\_SW(...)\ ILVEV\_D2(v4i32,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00837\ \textcolor{preprocessor}{\#define\ ILVEV\_D2\_SD(...)\ ILVEV\_D2(v2i64,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00838\ }
\DoxyCodeLine{00839\ \textcolor{comment}{/*\ Description\ :\ Interleave\ left\ half\ of\ byte\ elements\ from\ vectors}}
\DoxyCodeLine{00840\ \textcolor{comment}{\ *\ Arguments\ \ \ :\ Inputs\ \ -\/\ in0,\ in1,\ in2,\ in3}}
\DoxyCodeLine{00841\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Outputs\ -\/\ out0,\ out1}}
\DoxyCodeLine{00842\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Return\ Type\ -\/\ as\ per\ RTYPE}}
\DoxyCodeLine{00843\ \textcolor{comment}{\ *\ Details\ \ \ \ \ :\ Left\ half\ of\ byte\ elements\ of\ 'in0'\ and\ 'in1'\ are\ interleaved}}
\DoxyCodeLine{00844\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ and\ written\ to\ 'out0'.}}
\DoxyCodeLine{00845\ \textcolor{comment}{\ */}}
\DoxyCodeLine{00846\ \textcolor{preprocessor}{\#define\ ILVL\_B2(RTYPE,\ in0,\ in1,\ in2,\ in3,\ out0,\ out1)\ do\ \{\ \ \(\backslash\)}}
\DoxyCodeLine{00847\ \textcolor{preprocessor}{\ \ out0\ =\ (RTYPE)\_\_msa\_ilvl\_b((v16i8)in0,\ (v16i8)in1);\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00848\ \textcolor{preprocessor}{\ \ out1\ =\ (RTYPE)\_\_msa\_ilvl\_b((v16i8)in2,\ (v16i8)in3);\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00849\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{00850\ \textcolor{preprocessor}{\#define\ ILVL\_B2\_UB(...)\ ILVL\_B2(v16u8,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00851\ \textcolor{preprocessor}{\#define\ ILVL\_B2\_SB(...)\ ILVL\_B2(v16i8,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00852\ \textcolor{preprocessor}{\#define\ ILVL\_B2\_UH(...)\ ILVL\_B2(v8u16,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00853\ \textcolor{preprocessor}{\#define\ ILVL\_B2\_SH(...)\ ILVL\_B2(v8i16,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00854\ \textcolor{preprocessor}{\#define\ ILVL\_B2\_SW(...)\ ILVL\_B2(v4i32,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00855\ }
\DoxyCodeLine{00856\ \textcolor{comment}{/*\ Description\ :\ Interleave\ right\ half\ of\ byte\ elements\ from\ vectors}}
\DoxyCodeLine{00857\ \textcolor{comment}{\ *\ Arguments\ \ \ :\ Inputs\ \ -\/\ in0,\ in1,\ in2,\ in3}}
\DoxyCodeLine{00858\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Outputs\ -\/\ out0,\ out1}}
\DoxyCodeLine{00859\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Return\ Type\ -\/\ as\ per\ RTYPE}}
\DoxyCodeLine{00860\ \textcolor{comment}{\ *\ Details\ \ \ \ \ :\ Right\ half\ of\ byte\ elements\ of\ 'in0'\ and\ 'in1'\ are\ interleaved}}
\DoxyCodeLine{00861\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ and\ written\ to\ out0.}}
\DoxyCodeLine{00862\ \textcolor{comment}{\ */}}
\DoxyCodeLine{00863\ \textcolor{preprocessor}{\#define\ ILVR\_B2(RTYPE,\ in0,\ in1,\ in2,\ in3,\ out0,\ out1)\ do\ \{\ \ \(\backslash\)}}
\DoxyCodeLine{00864\ \textcolor{preprocessor}{\ \ out0\ =\ (RTYPE)\_\_msa\_ilvr\_b((v16i8)in0,\ (v16i8)in1);\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00865\ \textcolor{preprocessor}{\ \ out1\ =\ (RTYPE)\_\_msa\_ilvr\_b((v16i8)in2,\ (v16i8)in3);\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00866\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{00867\ \textcolor{preprocessor}{\#define\ ILVR\_B2\_UB(...)\ ILVR\_B2(v16u8,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00868\ \textcolor{preprocessor}{\#define\ ILVR\_B2\_SB(...)\ ILVR\_B2(v16i8,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00869\ \textcolor{preprocessor}{\#define\ ILVR\_B2\_UH(...)\ ILVR\_B2(v8u16,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00870\ \textcolor{preprocessor}{\#define\ ILVR\_B2\_SH(...)\ ILVR\_B2(v8i16,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00871\ \textcolor{preprocessor}{\#define\ ILVR\_B2\_SW(...)\ ILVR\_B2(v4i32,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00872\ }
\DoxyCodeLine{00873\ \textcolor{preprocessor}{\#define\ ILVR\_B4(RTYPE,\ in0,\ in1,\ in2,\ in3,\ in4,\ in5,\ in6,\ in7,\ \ \(\backslash\)}}
\DoxyCodeLine{00874\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ out0,\ out1,\ out2,\ out3)\ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00875\ \textcolor{preprocessor}{\ \ ILVR\_B2(RTYPE,\ in0,\ in1,\ in2,\ in3,\ out0,\ out1);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00876\ \textcolor{preprocessor}{\ \ ILVR\_B2(RTYPE,\ in4,\ in5,\ in6,\ in7,\ out2,\ out3);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00877\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{00878\ \textcolor{preprocessor}{\#define\ ILVR\_B4\_UB(...)\ ILVR\_B4(v16u8,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00879\ \textcolor{preprocessor}{\#define\ ILVR\_B4\_SB(...)\ ILVR\_B4(v16i8,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00880\ \textcolor{preprocessor}{\#define\ ILVR\_B4\_UH(...)\ ILVR\_B4(v8u16,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00881\ \textcolor{preprocessor}{\#define\ ILVR\_B4\_SH(...)\ ILVR\_B4(v8i16,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00882\ \textcolor{preprocessor}{\#define\ ILVR\_B4\_SW(...)\ ILVR\_B4(v4i32,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00883\ }
\DoxyCodeLine{00884\ \textcolor{comment}{/*\ Description\ :\ Interleave\ right\ half\ of\ halfword\ elements\ from\ vectors}}
\DoxyCodeLine{00885\ \textcolor{comment}{\ *\ Arguments\ \ \ :\ Inputs\ \ -\/\ in0,\ in1,\ in2,\ in3}}
\DoxyCodeLine{00886\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Outputs\ -\/\ out0,\ out1}}
\DoxyCodeLine{00887\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Return\ Type\ -\/\ as\ per\ RTYPE}}
\DoxyCodeLine{00888\ \textcolor{comment}{\ *\ Details\ \ \ \ \ :\ Right\ half\ of\ halfword\ elements\ of\ 'in0'\ and\ 'in1'\ are}}
\DoxyCodeLine{00889\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ interleaved\ and\ written\ to\ 'out0'.}}
\DoxyCodeLine{00890\ \textcolor{comment}{\ */}}
\DoxyCodeLine{00891\ \textcolor{preprocessor}{\#define\ ILVR\_H2(RTYPE,\ in0,\ in1,\ in2,\ in3,\ out0,\ out1)\ do\ \{\ \ \(\backslash\)}}
\DoxyCodeLine{00892\ \textcolor{preprocessor}{\ \ out0\ =\ (RTYPE)\_\_msa\_ilvr\_h((v8i16)in0,\ (v8i16)in1);\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00893\ \textcolor{preprocessor}{\ \ out1\ =\ (RTYPE)\_\_msa\_ilvr\_h((v8i16)in2,\ (v8i16)in3);\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00894\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{00895\ \textcolor{preprocessor}{\#define\ ILVR\_H2\_UB(...)\ ILVR\_H2(v16u8,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00896\ \textcolor{preprocessor}{\#define\ ILVR\_H2\_SH(...)\ ILVR\_H2(v8i16,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00897\ \textcolor{preprocessor}{\#define\ ILVR\_H2\_SW(...)\ ILVR\_H2(v4i32,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00898\ }
\DoxyCodeLine{00899\ \textcolor{preprocessor}{\#define\ ILVR\_H4(RTYPE,\ in0,\ in1,\ in2,\ in3,\ in4,\ in5,\ in6,\ in7,\ \ \(\backslash\)}}
\DoxyCodeLine{00900\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ out0,\ out1,\ out2,\ out3)\ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00901\ \textcolor{preprocessor}{\ \ ILVR\_H2(RTYPE,\ in0,\ in1,\ in2,\ in3,\ out0,\ out1);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00902\ \textcolor{preprocessor}{\ \ ILVR\_H2(RTYPE,\ in4,\ in5,\ in6,\ in7,\ out2,\ out3);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00903\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{00904\ \textcolor{preprocessor}{\#define\ ILVR\_H4\_UB(...)\ ILVR\_H4(v16u8,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00905\ \textcolor{preprocessor}{\#define\ ILVR\_H4\_SH(...)\ ILVR\_H4(v8i16,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00906\ \textcolor{preprocessor}{\#define\ ILVR\_H4\_SW(...)\ ILVR\_H4(v4i32,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00907\ }
\DoxyCodeLine{00908\ \textcolor{comment}{/*\ Description\ :\ Interleave\ right\ half\ of\ double\ word\ elements\ from\ vectors}}
\DoxyCodeLine{00909\ \textcolor{comment}{\ *\ Arguments\ \ \ :\ Inputs\ \ -\/\ in0,\ in1,\ in2,\ in3}}
\DoxyCodeLine{00910\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Outputs\ -\/\ out0,\ out1}}
\DoxyCodeLine{00911\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Return\ Type\ -\/\ as\ per\ RTYPE}}
\DoxyCodeLine{00912\ \textcolor{comment}{\ *\ Details\ \ \ \ \ :\ Right\ half\ of\ double\ word\ elements\ of\ 'in0'\ and\ 'in1'\ are}}
\DoxyCodeLine{00913\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ interleaved\ and\ written\ to\ 'out0'.}}
\DoxyCodeLine{00914\ \textcolor{comment}{\ */}}
\DoxyCodeLine{00915\ \textcolor{preprocessor}{\#define\ ILVR\_D2(RTYPE,\ in0,\ in1,\ in2,\ in3,\ out0,\ out1)\ do\ \{\ \ \(\backslash\)}}
\DoxyCodeLine{00916\ \textcolor{preprocessor}{\ \ out0\ =\ (RTYPE)\_\_msa\_ilvr\_d((v2i64)in0,\ (v2i64)in1);\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00917\ \textcolor{preprocessor}{\ \ out1\ =\ (RTYPE)\_\_msa\_ilvr\_d((v2i64)in2,\ (v2i64)in3);\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00918\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{00919\ \textcolor{preprocessor}{\#define\ ILVR\_D2\_UB(...)\ ILVR\_D2(v16u8,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00920\ \textcolor{preprocessor}{\#define\ ILVR\_D2\_SB(...)\ ILVR\_D2(v16i8,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00921\ \textcolor{preprocessor}{\#define\ ILVR\_D2\_SH(...)\ ILVR\_D2(v8i16,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00922\ }
\DoxyCodeLine{00923\ \textcolor{preprocessor}{\#define\ ILVR\_D4(RTYPE,\ in0,\ in1,\ in2,\ in3,\ in4,\ in5,\ in6,\ in7,\ \ \(\backslash\)}}
\DoxyCodeLine{00924\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ out0,\ out1,\ out2,\ out3)\ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00925\ \textcolor{preprocessor}{\ \ ILVR\_D2(RTYPE,\ in0,\ in1,\ in2,\ in3,\ out0,\ out1);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00926\ \textcolor{preprocessor}{\ \ ILVR\_D2(RTYPE,\ in4,\ in5,\ in6,\ in7,\ out2,\ out3);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00927\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{00928\ \textcolor{preprocessor}{\#define\ ILVR\_D4\_SB(...)\ ILVR\_D4(v16i8,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00929\ \textcolor{preprocessor}{\#define\ ILVR\_D4\_UB(...)\ ILVR\_D4(v16u8,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00930\ }
\DoxyCodeLine{00931\ \textcolor{comment}{/*\ Description\ :\ Interleave\ both\ left\ and\ right\ half\ of\ input\ vectors}}
\DoxyCodeLine{00932\ \textcolor{comment}{\ *\ Arguments\ \ \ :\ Inputs\ \ -\/\ in0,\ in1}}
\DoxyCodeLine{00933\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Outputs\ -\/\ out0,\ out1}}
\DoxyCodeLine{00934\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Return\ Type\ -\/\ as\ per\ RTYPE}}
\DoxyCodeLine{00935\ \textcolor{comment}{\ *\ Details\ \ \ \ \ :\ Right\ half\ of\ byte\ elements\ from\ 'in0'\ and\ 'in1'\ are}}
\DoxyCodeLine{00936\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ interleaved\ and\ written\ to\ 'out0'}}
\DoxyCodeLine{00937\ \textcolor{comment}{\ */}}
\DoxyCodeLine{00938\ \textcolor{preprocessor}{\#define\ ILVRL\_B2(RTYPE,\ in0,\ in1,\ out0,\ out1)\ do\ \{\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00939\ \textcolor{preprocessor}{\ \ out0\ =\ (RTYPE)\_\_msa\_ilvr\_b((v16i8)in0,\ (v16i8)in1);\ \ \(\backslash\)}}
\DoxyCodeLine{00940\ \textcolor{preprocessor}{\ \ out1\ =\ (RTYPE)\_\_msa\_ilvl\_b((v16i8)in0,\ (v16i8)in1);\ \ \(\backslash\)}}
\DoxyCodeLine{00941\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{00942\ \textcolor{preprocessor}{\#define\ ILVRL\_B2\_UB(...)\ ILVRL\_B2(v16u8,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00943\ \textcolor{preprocessor}{\#define\ ILVRL\_B2\_SB(...)\ ILVRL\_B2(v16i8,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00944\ \textcolor{preprocessor}{\#define\ ILVRL\_B2\_UH(...)\ ILVRL\_B2(v8u16,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00945\ \textcolor{preprocessor}{\#define\ ILVRL\_B2\_SH(...)\ ILVRL\_B2(v8i16,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00946\ \textcolor{preprocessor}{\#define\ ILVRL\_B2\_SW(...)\ ILVRL\_B2(v4i32,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00947\ }
\DoxyCodeLine{00948\ \textcolor{preprocessor}{\#define\ ILVRL\_H2(RTYPE,\ in0,\ in1,\ out0,\ out1)\ do\ \{\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00949\ \textcolor{preprocessor}{\ \ out0\ =\ (RTYPE)\_\_msa\_ilvr\_h((v8i16)in0,\ (v8i16)in1);\ \ \(\backslash\)}}
\DoxyCodeLine{00950\ \textcolor{preprocessor}{\ \ out1\ =\ (RTYPE)\_\_msa\_ilvl\_h((v8i16)in0,\ (v8i16)in1);\ \ \(\backslash\)}}
\DoxyCodeLine{00951\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{00952\ \textcolor{preprocessor}{\#define\ ILVRL\_H2\_UB(...)\ ILVRL\_H2(v16u8,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00953\ \textcolor{preprocessor}{\#define\ ILVRL\_H2\_SB(...)\ ILVRL\_H2(v16i8,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00954\ \textcolor{preprocessor}{\#define\ ILVRL\_H2\_SH(...)\ ILVRL\_H2(v8i16,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00955\ \textcolor{preprocessor}{\#define\ ILVRL\_H2\_SW(...)\ ILVRL\_H2(v4i32,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00956\ \textcolor{preprocessor}{\#define\ ILVRL\_H2\_UW(...)\ ILVRL\_H2(v4u32,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00957\ }
\DoxyCodeLine{00958\ \textcolor{preprocessor}{\#define\ ILVRL\_W2(RTYPE,\ in0,\ in1,\ out0,\ out1)\ do\ \{\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00959\ \textcolor{preprocessor}{\ \ out0\ =\ (RTYPE)\_\_msa\_ilvr\_w((v4i32)in0,\ (v4i32)in1);\ \ \(\backslash\)}}
\DoxyCodeLine{00960\ \textcolor{preprocessor}{\ \ out1\ =\ (RTYPE)\_\_msa\_ilvl\_w((v4i32)in0,\ (v4i32)in1);\ \ \(\backslash\)}}
\DoxyCodeLine{00961\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{00962\ \textcolor{preprocessor}{\#define\ ILVRL\_W2\_UB(...)\ ILVRL\_W2(v16u8,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00963\ \textcolor{preprocessor}{\#define\ ILVRL\_W2\_SH(...)\ ILVRL\_W2(v8i16,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00964\ \textcolor{preprocessor}{\#define\ ILVRL\_W2\_SW(...)\ ILVRL\_W2(v4i32,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00965\ \textcolor{preprocessor}{\#define\ ILVRL\_W2\_UW(...)\ ILVRL\_W2(v4u32,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00966\ }
\DoxyCodeLine{00967\ \textcolor{comment}{/*\ Description\ :\ Pack\ even\ byte\ elements\ of\ vector\ pairs}}
\DoxyCodeLine{00968\ \textcolor{comment}{\ *\ \ Arguments\ \ \ :\ Inputs\ \ -\/\ in0,\ in1,\ in2,\ in3}}
\DoxyCodeLine{00969\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Outputs\ -\/\ out0,\ out1}}
\DoxyCodeLine{00970\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Return\ Type\ -\/\ as\ per\ RTYPE}}
\DoxyCodeLine{00971\ \textcolor{comment}{\ *\ \ Details\ \ \ \ \ :\ Even\ byte\ elements\ of\ 'in0'\ are\ copied\ to\ the\ left\ half\ of}}
\DoxyCodeLine{00972\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 'out0'\ \&\ even\ byte\ elements\ of\ 'in1'\ are\ copied\ to\ the\ right}}
\DoxyCodeLine{00973\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ half\ of\ 'out0'.}}
\DoxyCodeLine{00974\ \textcolor{comment}{\ */}}
\DoxyCodeLine{00975\ \textcolor{preprocessor}{\#define\ PCKEV\_B2(RTYPE,\ in0,\ in1,\ in2,\ in3,\ out0,\ out1)\ do\ \{\ \ \(\backslash\)}}
\DoxyCodeLine{00976\ \textcolor{preprocessor}{\ \ out0\ =\ (RTYPE)\_\_msa\_pckev\_b((v16i8)in0,\ (v16i8)in1);\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00977\ \textcolor{preprocessor}{\ \ out1\ =\ (RTYPE)\_\_msa\_pckev\_b((v16i8)in2,\ (v16i8)in3);\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00978\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{00979\ \textcolor{preprocessor}{\#define\ PCKEV\_B2\_SB(...)\ PCKEV\_B2(v16i8,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00980\ \textcolor{preprocessor}{\#define\ PCKEV\_B2\_UB(...)\ PCKEV\_B2(v16u8,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00981\ \textcolor{preprocessor}{\#define\ PCKEV\_B2\_SH(...)\ PCKEV\_B2(v8i16,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00982\ \textcolor{preprocessor}{\#define\ PCKEV\_B2\_SW(...)\ PCKEV\_B2(v4i32,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00983\ }
\DoxyCodeLine{00984\ \textcolor{preprocessor}{\#define\ PCKEV\_B4(RTYPE,\ in0,\ in1,\ in2,\ in3,\ in4,\ in5,\ in6,\ in7,\ \ \(\backslash\)}}
\DoxyCodeLine{00985\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ out0,\ out1,\ out2,\ out3)\ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00986\ \textcolor{preprocessor}{\ \ PCKEV\_B2(RTYPE,\ in0,\ in1,\ in2,\ in3,\ out0,\ out1);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00987\ \textcolor{preprocessor}{\ \ PCKEV\_B2(RTYPE,\ in4,\ in5,\ in6,\ in7,\ out2,\ out3);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00988\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{00989\ \textcolor{preprocessor}{\#define\ PCKEV\_B4\_SB(...)\ PCKEV\_B4(v16i8,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00990\ \textcolor{preprocessor}{\#define\ PCKEV\_B4\_UB(...)\ PCKEV\_B4(v16u8,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00991\ \textcolor{preprocessor}{\#define\ PCKEV\_B4\_SH(...)\ PCKEV\_B4(v8i16,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00992\ \textcolor{preprocessor}{\#define\ PCKEV\_B4\_SW(...)\ PCKEV\_B4(v4i32,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{00993\ }
\DoxyCodeLine{00994\ \textcolor{comment}{/*\ Description\ :\ Pack\ even\ halfword\ elements\ of\ vector\ pairs}}
\DoxyCodeLine{00995\ \textcolor{comment}{\ *\ Arguments\ \ \ :\ Inputs\ \ -\/\ in0,\ in1,\ in2,\ in3}}
\DoxyCodeLine{00996\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Outputs\ -\/\ out0,\ out1}}
\DoxyCodeLine{00997\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Return\ Type\ -\/\ as\ per\ RTYPE}}
\DoxyCodeLine{00998\ \textcolor{comment}{\ *\ Details\ \ \ \ \ :\ Even\ halfword\ elements\ of\ 'in0'\ are\ copied\ to\ the\ left\ half\ of}}
\DoxyCodeLine{00999\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 'out0'\ \&\ even\ halfword\ elements\ of\ 'in1'\ are\ copied\ to\ the}}
\DoxyCodeLine{01000\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ right\ half\ of\ 'out0'.}}
\DoxyCodeLine{01001\ \textcolor{comment}{\ */}}
\DoxyCodeLine{01002\ \textcolor{preprocessor}{\#define\ PCKEV\_H2(RTYPE,\ in0,\ in1,\ in2,\ in3,\ out0,\ out1)\ do\ \{\ \ \(\backslash\)}}
\DoxyCodeLine{01003\ \textcolor{preprocessor}{\ \ out0\ =\ (RTYPE)\_\_msa\_pckev\_h((v8i16)in0,\ (v8i16)in1);\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01004\ \textcolor{preprocessor}{\ \ out1\ =\ (RTYPE)\_\_msa\_pckev\_h((v8i16)in2,\ (v8i16)in3);\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01005\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{01006\ \textcolor{preprocessor}{\#define\ PCKEV\_H2\_UH(...)\ PCKEV\_H2(v8u16,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{01007\ \textcolor{preprocessor}{\#define\ PCKEV\_H2\_SH(...)\ PCKEV\_H2(v8i16,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{01008\ \textcolor{preprocessor}{\#define\ PCKEV\_H2\_SW(...)\ PCKEV\_H2(v4i32,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{01009\ \textcolor{preprocessor}{\#define\ PCKEV\_H2\_UW(...)\ PCKEV\_H2(v4u32,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{01010\ }
\DoxyCodeLine{01011\ \textcolor{comment}{/*\ Description\ :\ Pack\ even\ word\ elements\ of\ vector\ pairs}}
\DoxyCodeLine{01012\ \textcolor{comment}{\ *\ Arguments\ \ \ :\ Inputs\ \ -\/\ in0,\ in1,\ in2,\ in3}}
\DoxyCodeLine{01013\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Outputs\ -\/\ out0,\ out1}}
\DoxyCodeLine{01014\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Return\ Type\ -\/\ as\ per\ RTYPE}}
\DoxyCodeLine{01015\ \textcolor{comment}{\ *\ Details\ \ \ \ \ :\ Even\ word\ elements\ of\ 'in0'\ are\ copied\ to\ the\ left\ half\ of}}
\DoxyCodeLine{01016\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 'out0'\ \&\ even\ word\ elements\ of\ 'in1'\ are\ copied\ to\ the}}
\DoxyCodeLine{01017\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ right\ half\ of\ 'out0'.}}
\DoxyCodeLine{01018\ \textcolor{comment}{\ */}}
\DoxyCodeLine{01019\ \textcolor{preprocessor}{\#define\ PCKEV\_W2(RTYPE,\ in0,\ in1,\ in2,\ in3,\ out0,\ out1)\ do\ \{\ \ \(\backslash\)}}
\DoxyCodeLine{01020\ \textcolor{preprocessor}{\ \ out0\ =\ (RTYPE)\_\_msa\_pckev\_w((v4i32)in0,\ (v4i32)in1);\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01021\ \textcolor{preprocessor}{\ \ out1\ =\ (RTYPE)\_\_msa\_pckev\_w((v4i32)in2,\ (v4i32)in3);\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01022\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{01023\ \textcolor{preprocessor}{\#define\ PCKEV\_W2\_UH(...)\ PCKEV\_W2(v8u16,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{01024\ \textcolor{preprocessor}{\#define\ PCKEV\_W2\_SH(...)\ PCKEV\_W2(v8i16,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{01025\ \textcolor{preprocessor}{\#define\ PCKEV\_W2\_SW(...)\ PCKEV\_W2(v4i32,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{01026\ \textcolor{preprocessor}{\#define\ PCKEV\_W2\_UW(...)\ PCKEV\_W2(v4u32,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{01027\ }
\DoxyCodeLine{01028\ \textcolor{comment}{/*\ Description\ :\ Pack\ odd\ halfword\ elements\ of\ vector\ pairs}}
\DoxyCodeLine{01029\ \textcolor{comment}{\ *\ Arguments\ \ \ :\ Inputs\ \ -\/\ in0,\ in1,\ in2,\ in3}}
\DoxyCodeLine{01030\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Outputs\ -\/\ out0,\ out1}}
\DoxyCodeLine{01031\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Return\ Type\ -\/\ as\ per\ RTYPE}}
\DoxyCodeLine{01032\ \textcolor{comment}{\ *\ Details\ \ \ \ \ :\ Odd\ halfword\ elements\ of\ 'in0'\ are\ copied\ to\ the\ left\ half\ of}}
\DoxyCodeLine{01033\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 'out0'\ \&\ odd\ halfword\ elements\ of\ 'in1'\ are\ copied\ to\ the}}
\DoxyCodeLine{01034\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ right\ half\ of\ 'out0'.}}
\DoxyCodeLine{01035\ \textcolor{comment}{\ */}}
\DoxyCodeLine{01036\ \textcolor{preprocessor}{\#define\ PCKOD\_H2(RTYPE,\ in0,\ in1,\ in2,\ in3,\ out0,\ out1)\ do\ \{\ \ \(\backslash\)}}
\DoxyCodeLine{01037\ \textcolor{preprocessor}{\ \ out0\ =\ (RTYPE)\_\_msa\_pckod\_h((v8i16)in0,\ (v8i16)in1);\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01038\ \textcolor{preprocessor}{\ \ out1\ =\ (RTYPE)\_\_msa\_pckod\_h((v8i16)in2,\ (v8i16)in3);\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01039\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{01040\ \textcolor{preprocessor}{\#define\ PCKOD\_H2\_UH(...)\ PCKOD\_H2(v8u16,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{01041\ \textcolor{preprocessor}{\#define\ PCKOD\_H2\_SH(...)\ PCKOD\_H2(v8i16,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{01042\ \textcolor{preprocessor}{\#define\ PCKOD\_H2\_SW(...)\ PCKOD\_H2(v4i32,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{01043\ \textcolor{preprocessor}{\#define\ PCKOD\_H2\_UW(...)\ PCKOD\_H2(v4u32,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{01044\ }
\DoxyCodeLine{01045\ \textcolor{comment}{/*\ Description\ :\ Arithmetic\ immediate\ shift\ right\ all\ elements\ of\ word\ vector}}
\DoxyCodeLine{01046\ \textcolor{comment}{\ *\ Arguments\ \ \ :\ Inputs\ \ -\/\ in0,\ in1,\ shift}}
\DoxyCodeLine{01047\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Outputs\ -\/\ in\ place\ operation}}
\DoxyCodeLine{01048\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Return\ Type\ -\/\ as\ per\ input\ vector\ RTYPE}}
\DoxyCodeLine{01049\ \textcolor{comment}{\ *\ Details\ \ \ \ \ :\ Each\ element\ of\ vector\ 'in0'\ is\ right\ shifted\ by\ 'shift'\ and}}
\DoxyCodeLine{01050\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ the\ result\ is\ written\ in-\/place.\ 'shift'\ is\ a\ GP\ variable.}}
\DoxyCodeLine{01051\ \textcolor{comment}{\ */}}
\DoxyCodeLine{01052\ \textcolor{preprocessor}{\#define\ SRAI\_W2(RTYPE,\ in0,\ in1,\ shift\_val)\ do\ \{\ \ \(\backslash\)}}
\DoxyCodeLine{01053\ \textcolor{preprocessor}{\ \ in0\ =\ (RTYPE)SRAI\_W(in0,\ shift\_val);\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01054\ \textcolor{preprocessor}{\ \ in1\ =\ (RTYPE)SRAI\_W(in1,\ shift\_val);\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01055\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{01056\ \textcolor{preprocessor}{\#define\ SRAI\_W2\_SW(...)\ SRAI\_W2(v4i32,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{01057\ \textcolor{preprocessor}{\#define\ SRAI\_W2\_UW(...)\ SRAI\_W2(v4u32,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{01058\ }
\DoxyCodeLine{01059\ \textcolor{preprocessor}{\#define\ SRAI\_W4(RTYPE,\ in0,\ in1,\ in2,\ in3,\ shift\_val)\ do\ \{\ \ \(\backslash\)}}
\DoxyCodeLine{01060\ \textcolor{preprocessor}{\ \ SRAI\_W2(RTYPE,\ in0,\ in1,\ shift\_val);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01061\ \textcolor{preprocessor}{\ \ SRAI\_W2(RTYPE,\ in2,\ in3,\ shift\_val);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01062\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{01063\ \textcolor{preprocessor}{\#define\ SRAI\_W4\_SW(...)\ SRAI\_W4(v4i32,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{01064\ \textcolor{preprocessor}{\#define\ SRAI\_W4\_UW(...)\ SRAI\_W4(v4u32,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{01065\ }
\DoxyCodeLine{01066\ \textcolor{comment}{/*\ Description\ :\ Arithmetic\ shift\ right\ all\ elements\ of\ half-\/word\ vector}}
\DoxyCodeLine{01067\ \textcolor{comment}{\ *\ Arguments\ \ \ :\ Inputs\ \ -\/\ in0,\ in1,\ shift}}
\DoxyCodeLine{01068\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Outputs\ -\/\ in\ place\ operation}}
\DoxyCodeLine{01069\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Return\ Type\ -\/\ as\ per\ input\ vector\ RTYPE}}
\DoxyCodeLine{01070\ \textcolor{comment}{\ *\ Details\ \ \ \ \ :\ Each\ element\ of\ vector\ 'in0'\ is\ right\ shifted\ by\ 'shift'\ and}}
\DoxyCodeLine{01071\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ the\ result\ is\ written\ in-\/place.\ 'shift'\ is\ a\ GP\ variable.}}
\DoxyCodeLine{01072\ \textcolor{comment}{\ */}}
\DoxyCodeLine{01073\ \textcolor{preprocessor}{\#define\ SRAI\_H2(RTYPE,\ in0,\ in1,\ shift\_val)\ do\ \{\ \ \(\backslash\)}}
\DoxyCodeLine{01074\ \textcolor{preprocessor}{\ \ in0\ =\ (RTYPE)SRAI\_H(in0,\ shift\_val);\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01075\ \textcolor{preprocessor}{\ \ in1\ =\ (RTYPE)SRAI\_H(in1,\ shift\_val);\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01076\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{01077\ \textcolor{preprocessor}{\#define\ SRAI\_H2\_SH(...)\ SRAI\_H2(v8i16,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{01078\ \textcolor{preprocessor}{\#define\ SRAI\_H2\_UH(...)\ SRAI\_H2(v8u16,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{01079\ }
\DoxyCodeLine{01080\ \textcolor{comment}{/*\ Description\ :\ Arithmetic\ rounded\ shift\ right\ all\ elements\ of\ word\ vector}}
\DoxyCodeLine{01081\ \textcolor{comment}{\ *\ Arguments\ \ \ :\ Inputs\ \ -\/\ in0,\ in1,\ shift}}
\DoxyCodeLine{01082\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Outputs\ -\/\ in\ place\ operation}}
\DoxyCodeLine{01083\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Return\ Type\ -\/\ as\ per\ input\ vector\ RTYPE}}
\DoxyCodeLine{01084\ \textcolor{comment}{\ *\ Details\ \ \ \ \ :\ Each\ element\ of\ vector\ 'in0'\ is\ right\ shifted\ by\ 'shift'\ and}}
\DoxyCodeLine{01085\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ the\ result\ is\ written\ in-\/place.\ 'shift'\ is\ a\ GP\ variable.}}
\DoxyCodeLine{01086\ \textcolor{comment}{\ */}}
\DoxyCodeLine{01087\ \textcolor{preprocessor}{\#define\ SRARI\_W2(RTYPE,\ in0,\ in1,\ shift)\ do\ \{\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01088\ \textcolor{preprocessor}{\ \ in0\ =\ (RTYPE)\_\_msa\_srari\_w((v4i32)in0,\ shift);\ \ \(\backslash\)}}
\DoxyCodeLine{01089\ \textcolor{preprocessor}{\ \ in1\ =\ (RTYPE)\_\_msa\_srari\_w((v4i32)in1,\ shift);\ \ \(\backslash\)}}
\DoxyCodeLine{01090\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{01091\ \textcolor{preprocessor}{\#define\ SRARI\_W2\_SW(...)\ SRARI\_W2(v4i32,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{01092\ }
\DoxyCodeLine{01093\ \textcolor{preprocessor}{\#define\ SRARI\_W4(RTYPE,\ in0,\ in1,\ in2,\ in3,\ shift)\ do\ \{\ \ \(\backslash\)}}
\DoxyCodeLine{01094\ \textcolor{preprocessor}{\ \ SRARI\_W2(RTYPE,\ in0,\ in1,\ shift);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01095\ \textcolor{preprocessor}{\ \ SRARI\_W2(RTYPE,\ in2,\ in3,\ shift);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01096\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{01097\ \textcolor{preprocessor}{\#define\ SRARI\_W4\_SH(...)\ SRARI\_W4(v8i16,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{01098\ \textcolor{preprocessor}{\#define\ SRARI\_W4\_UW(...)\ SRARI\_W4(v4u32,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{01099\ \textcolor{preprocessor}{\#define\ SRARI\_W4\_SW(...)\ SRARI\_W4(v4i32,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{01100\ }
\DoxyCodeLine{01101\ \textcolor{comment}{/*\ Description\ :\ Shift\ right\ arithmetic\ rounded\ double\ words}}
\DoxyCodeLine{01102\ \textcolor{comment}{\ *\ Arguments\ \ \ :\ Inputs\ \ -\/\ in0,\ in1,\ shift}}
\DoxyCodeLine{01103\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Outputs\ -\/\ in\ place\ operation}}
\DoxyCodeLine{01104\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Return\ Type\ -\/\ as\ per\ RTYPE}}
\DoxyCodeLine{01105\ \textcolor{comment}{\ *\ Details\ \ \ \ \ :\ Each\ element\ of\ vector\ 'in0'\ is\ shifted\ right\ arithmetically\ by}}
\DoxyCodeLine{01106\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ the\ number\ of\ bits\ in\ the\ corresponding\ element\ in\ the\ vector}}
\DoxyCodeLine{01107\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 'shift'.\ The\ last\ discarded\ bit\ is\ added\ to\ shifted\ value\ for}}
\DoxyCodeLine{01108\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ rounding\ and\ the\ result\ is\ written\ in-\/place.}}
\DoxyCodeLine{01109\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 'shift'\ is\ a\ vector.}}
\DoxyCodeLine{01110\ \textcolor{comment}{\ */}}
\DoxyCodeLine{01111\ \textcolor{preprocessor}{\#define\ SRAR\_D2(RTYPE,\ in0,\ in1,\ shift)\ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01112\ \textcolor{preprocessor}{\ \ in0\ =\ (RTYPE)\_\_msa\_srar\_d((v2i64)in0,\ (v2i64)shift);\ \ \(\backslash\)}}
\DoxyCodeLine{01113\ \textcolor{preprocessor}{\ \ in1\ =\ (RTYPE)\_\_msa\_srar\_d((v2i64)in1,\ (v2i64)shift);\ \ \(\backslash\)}}
\DoxyCodeLine{01114\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{01115\ \textcolor{preprocessor}{\#define\ SRAR\_D2\_SW(...)\ SRAR\_D2(v4i32,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{01116\ \textcolor{preprocessor}{\#define\ SRAR\_D2\_SD(...)\ SRAR\_D2(v2i64,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{01117\ \textcolor{preprocessor}{\#define\ SRAR\_D2\_UD(...)\ SRAR\_D2(v2u64,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{01118\ }
\DoxyCodeLine{01119\ \textcolor{preprocessor}{\#define\ SRAR\_D4(RTYPE,\ in0,\ in1,\ in2,\ in3,\ shift)\ do\ \{\ \ \(\backslash\)}}
\DoxyCodeLine{01120\ \textcolor{preprocessor}{\ \ SRAR\_D2(RTYPE,\ in0,\ in1,\ shift);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01121\ \textcolor{preprocessor}{\ \ SRAR\_D2(RTYPE,\ in2,\ in3,\ shift);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01122\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{01123\ \textcolor{preprocessor}{\#define\ SRAR\_D4\_SD(...)\ SRAR\_D4(v2i64,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{01124\ \textcolor{preprocessor}{\#define\ SRAR\_D4\_UD(...)\ SRAR\_D4(v2u64,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{01125\ }
\DoxyCodeLine{01126\ \textcolor{comment}{/*\ Description\ :\ Addition\ of\ 2\ pairs\ of\ half-\/word\ vectors}}
\DoxyCodeLine{01127\ \textcolor{comment}{\ *\ Arguments\ \ \ :\ Inputs\ \ -\/\ in0,\ in1,\ in2,\ in3}}
\DoxyCodeLine{01128\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Outputs\ -\/\ out0,\ out1}}
\DoxyCodeLine{01129\ \textcolor{comment}{\ *\ Details\ \ \ \ \ :\ Each\ element\ in\ 'in0'\ is\ added\ to\ 'in1'\ and\ result\ is\ written}}
\DoxyCodeLine{01130\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ to\ 'out0'.}}
\DoxyCodeLine{01131\ \textcolor{comment}{\ */}}
\DoxyCodeLine{01132\ \textcolor{preprocessor}{\#define\ ADDVI\_H2(RTYPE,\ in0,\ in1,\ in2,\ in3,\ out0,\ out1)\ do\ \{\ \ \(\backslash\)}}
\DoxyCodeLine{01133\ \textcolor{preprocessor}{\ \ out0\ =\ (RTYPE)ADDVI\_H(in0,\ in1);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01134\ \textcolor{preprocessor}{\ \ out1\ =\ (RTYPE)ADDVI\_H(in2,\ in3);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01135\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{01136\ \textcolor{preprocessor}{\#define\ ADDVI\_H2\_SH(...)\ ADDVI\_H2(v8i16,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{01137\ \textcolor{preprocessor}{\#define\ ADDVI\_H2\_UH(...)\ ADDVI\_H2(v8u16,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{01138\ }
\DoxyCodeLine{01139\ \textcolor{comment}{/*\ Description\ :\ Addition\ of\ 2\ pairs\ of\ word\ vectors}}
\DoxyCodeLine{01140\ \textcolor{comment}{\ *\ Arguments\ \ \ :\ Inputs\ \ -\/\ in0,\ in1,\ in2,\ in3}}
\DoxyCodeLine{01141\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Outputs\ -\/\ out0,\ out1}}
\DoxyCodeLine{01142\ \textcolor{comment}{\ *\ Details\ \ \ \ \ :\ Each\ element\ in\ 'in0'\ is\ added\ to\ 'in1'\ and\ result\ is\ written}}
\DoxyCodeLine{01143\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ to\ 'out0'.}}
\DoxyCodeLine{01144\ \textcolor{comment}{\ */}}
\DoxyCodeLine{01145\ \textcolor{preprocessor}{\#define\ ADDVI\_W2(RTYPE,\ in0,\ in1,\ in2,\ in3,\ out0,\ out1)\ do\ \{\ \ \(\backslash\)}}
\DoxyCodeLine{01146\ \textcolor{preprocessor}{\ \ out0\ =\ (RTYPE)ADDVI\_W(in0,\ in1);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01147\ \textcolor{preprocessor}{\ \ out1\ =\ (RTYPE)ADDVI\_W(in2,\ in3);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01148\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{01149\ \textcolor{preprocessor}{\#define\ ADDVI\_W2\_SW(...)\ ADDVI\_W2(v4i32,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{01150\ }
\DoxyCodeLine{01151\ \textcolor{comment}{/*\ Description\ :\ Fill\ 2\ pairs\ of\ word\ vectors\ with\ GP\ registers}}
\DoxyCodeLine{01152\ \textcolor{comment}{\ *\ Arguments\ \ \ :\ Inputs\ \ -\/\ in0,\ in1}}
\DoxyCodeLine{01153\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Outputs\ -\/\ out0,\ out1}}
\DoxyCodeLine{01154\ \textcolor{comment}{\ *\ Details\ \ \ \ \ :\ GP\ register\ in0\ is\ replicated\ in\ each\ word\ element\ of\ out0}}
\DoxyCodeLine{01155\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GP\ register\ in1\ is\ replicated\ in\ each\ word\ element\ of\ out1}}
\DoxyCodeLine{01156\ \textcolor{comment}{\ */}}
\DoxyCodeLine{01157\ \textcolor{preprocessor}{\#define\ FILL\_W2(RTYPE,\ in0,\ in1,\ out0,\ out1)\ do\ \{\ \ \(\backslash\)}}
\DoxyCodeLine{01158\ \textcolor{preprocessor}{\ \ out0\ =\ (RTYPE)\_\_msa\_fill\_w(in0);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01159\ \textcolor{preprocessor}{\ \ out1\ =\ (RTYPE)\_\_msa\_fill\_w(in1);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01160\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{01161\ \textcolor{preprocessor}{\#define\ FILL\_W2\_SW(...)\ FILL\_W2(v4i32,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{01162\ }
\DoxyCodeLine{01163\ \textcolor{comment}{/*\ Description\ :\ Addition\ of\ 2\ pairs\ of\ vectors}}
\DoxyCodeLine{01164\ \textcolor{comment}{\ *\ Arguments\ \ \ :\ Inputs\ \ -\/\ in0,\ in1,\ in2,\ in3}}
\DoxyCodeLine{01165\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Outputs\ -\/\ out0,\ out1}}
\DoxyCodeLine{01166\ \textcolor{comment}{\ *\ Details\ \ \ \ \ :\ Each\ element\ in\ 'in0'\ is\ added\ to\ 'in1'\ and\ result\ is\ written}}
\DoxyCodeLine{01167\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ to\ 'out0'.}}
\DoxyCodeLine{01168\ \textcolor{comment}{\ */}}
\DoxyCodeLine{01169\ \textcolor{preprocessor}{\#define\ ADD2(in0,\ in1,\ in2,\ in3,\ out0,\ out1)\ do\ \{\ \ \(\backslash\)}}
\DoxyCodeLine{01170\ \textcolor{preprocessor}{\ \ out0\ =\ in0\ +\ in1;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01171\ \textcolor{preprocessor}{\ \ out1\ =\ in2\ +\ in3;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01172\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{01173\ }
\DoxyCodeLine{01174\ \textcolor{preprocessor}{\#define\ ADD4(in0,\ in1,\ in2,\ in3,\ in4,\ in5,\ in6,\ in7,\ \ \(\backslash\)}}
\DoxyCodeLine{01175\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ out0,\ out1,\ out2,\ out3)\ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01176\ \textcolor{preprocessor}{\ \ ADD2(in0,\ in1,\ in2,\ in3,\ out0,\ out1);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01177\ \textcolor{preprocessor}{\ \ ADD2(in4,\ in5,\ in6,\ in7,\ out2,\ out3);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01178\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{01179\ }
\DoxyCodeLine{01180\ \textcolor{comment}{/*\ Description\ :\ Subtraction\ of\ 2\ pairs\ of\ vectors}}
\DoxyCodeLine{01181\ \textcolor{comment}{\ *\ Arguments\ \ \ :\ Inputs\ \ -\/\ in0,\ in1,\ in2,\ in3}}
\DoxyCodeLine{01182\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Outputs\ -\/\ out0,\ out1}}
\DoxyCodeLine{01183\ \textcolor{comment}{\ *\ Details\ \ \ \ \ :\ Each\ element\ in\ 'in1'\ is\ subtracted\ from\ 'in0'\ and\ result\ is}}
\DoxyCodeLine{01184\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ written\ to\ 'out0'.}}
\DoxyCodeLine{01185\ \textcolor{comment}{\ */}}
\DoxyCodeLine{01186\ \textcolor{preprocessor}{\#define\ SUB2(in0,\ in1,\ in2,\ in3,\ out0,\ out1)\ do\ \{\ \ \(\backslash\)}}
\DoxyCodeLine{01187\ \textcolor{preprocessor}{\ \ out0\ =\ in0\ -\/\ in1;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01188\ \textcolor{preprocessor}{\ \ out1\ =\ in2\ -\/\ in3;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01189\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{01190\ }
\DoxyCodeLine{01191\ \textcolor{preprocessor}{\#define\ SUB3(in0,\ in1,\ in2,\ in3,\ in4,\ in5,\ out0,\ out1,\ out2)\ do\ \{\ \ \(\backslash\)}}
\DoxyCodeLine{01192\ \textcolor{preprocessor}{\ \ out0\ =\ in0\ -\/\ in1;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01193\ \textcolor{preprocessor}{\ \ out1\ =\ in2\ -\/\ in3;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01194\ \textcolor{preprocessor}{\ \ out2\ =\ in4\ -\/\ in5;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01195\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{01196\ }
\DoxyCodeLine{01197\ \textcolor{preprocessor}{\#define\ SUB4(in0,\ in1,\ in2,\ in3,\ in4,\ in5,\ in6,\ in7,\ \ \(\backslash\)}}
\DoxyCodeLine{01198\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ out0,\ out1,\ out2,\ out3)\ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01199\ \textcolor{preprocessor}{\ \ out0\ =\ in0\ -\/\ in1;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01200\ \textcolor{preprocessor}{\ \ out1\ =\ in2\ -\/\ in3;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01201\ \textcolor{preprocessor}{\ \ out2\ =\ in4\ -\/\ in5;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01202\ \textcolor{preprocessor}{\ \ out3\ =\ in6\ -\/\ in7;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01203\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{01204\ }
\DoxyCodeLine{01205\ \textcolor{comment}{/*\ Description\ :\ Addition\ -\/\ Subtraction\ of\ input\ vectors}}
\DoxyCodeLine{01206\ \textcolor{comment}{\ *\ Arguments\ \ \ :\ Inputs\ \ -\/\ in0,\ in1}}
\DoxyCodeLine{01207\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Outputs\ -\/\ out0,\ out1}}
\DoxyCodeLine{01208\ \textcolor{comment}{\ *\ Details\ \ \ \ \ :\ Each\ element\ in\ 'in1'\ is\ added\ to\ 'in0'\ and\ result\ is}}
\DoxyCodeLine{01209\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ written\ to\ 'out0'.}}
\DoxyCodeLine{01210\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Each\ element\ in\ 'in1'\ is\ subtracted\ from\ 'in0'\ and\ result\ is}}
\DoxyCodeLine{01211\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ written\ to\ 'out1'.}}
\DoxyCodeLine{01212\ \textcolor{comment}{\ */}}
\DoxyCodeLine{01213\ \textcolor{preprocessor}{\#define\ ADDSUB2(in0,\ in1,\ out0,\ out1)\ do\ \{\ \ \(\backslash\)}}
\DoxyCodeLine{01214\ \textcolor{preprocessor}{\ \ out0\ =\ in0\ +\ in1;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01215\ \textcolor{preprocessor}{\ \ out1\ =\ in0\ -\/\ in1;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01216\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{01217\ }
\DoxyCodeLine{01218\ \textcolor{comment}{/*\ Description\ :\ Multiplication\ of\ pairs\ of\ vectors}}
\DoxyCodeLine{01219\ \textcolor{comment}{\ *\ Arguments\ \ \ :\ Inputs\ \ -\/\ in0,\ in1,\ in2,\ in3}}
\DoxyCodeLine{01220\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Outputs\ -\/\ out0,\ out1}}
\DoxyCodeLine{01221\ \textcolor{comment}{\ *\ Details\ \ \ \ \ :\ Each\ element\ from\ 'in0'\ is\ multiplied\ with\ elements\ from\ 'in1'}}
\DoxyCodeLine{01222\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ and\ the\ result\ is\ written\ to\ 'out0'}}
\DoxyCodeLine{01223\ \textcolor{comment}{\ */}}
\DoxyCodeLine{01224\ \textcolor{preprocessor}{\#define\ MUL2(in0,\ in1,\ in2,\ in3,\ out0,\ out1)\ do\ \{\ \ \(\backslash\)}}
\DoxyCodeLine{01225\ \textcolor{preprocessor}{\ \ out0\ =\ in0\ *\ in1;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01226\ \textcolor{preprocessor}{\ \ out1\ =\ in2\ *\ in3;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01227\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{01228\ }
\DoxyCodeLine{01229\ \textcolor{preprocessor}{\#define\ MUL4(in0,\ in1,\ in2,\ in3,\ in4,\ in5,\ in6,\ in7,\ \ \(\backslash\)}}
\DoxyCodeLine{01230\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ out0,\ out1,\ out2,\ out3)\ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01231\ \textcolor{preprocessor}{\ \ MUL2(in0,\ in1,\ in2,\ in3,\ out0,\ out1);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01232\ \textcolor{preprocessor}{\ \ MUL2(in4,\ in5,\ in6,\ in7,\ out2,\ out3);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01233\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{01234\ }
\DoxyCodeLine{01235\ \textcolor{comment}{/*\ Description\ :\ Sign\ extend\ halfword\ elements\ from\ right\ half\ of\ the\ vector}}
\DoxyCodeLine{01236\ \textcolor{comment}{\ *\ Arguments\ \ \ :\ Input\ \ -\/\ in\ \ \ \ (halfword\ vector)}}
\DoxyCodeLine{01237\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Output\ -\/\ out\ \ \ (sign\ extended\ word\ vector)}}
\DoxyCodeLine{01238\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Return\ Type\ -\/\ signed\ word}}
\DoxyCodeLine{01239\ \textcolor{comment}{\ *\ Details\ \ \ \ \ :\ Sign\ bit\ of\ halfword\ elements\ from\ input\ vector\ 'in'\ is}}
\DoxyCodeLine{01240\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ extracted\ and\ interleaved\ with\ same\ vector\ 'in0'\ to\ generate}}
\DoxyCodeLine{01241\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 4\ word\ elements\ keeping\ sign\ intact}}
\DoxyCodeLine{01242\ \textcolor{comment}{\ */}}
\DoxyCodeLine{01243\ \textcolor{preprocessor}{\#define\ UNPCK\_R\_SH\_SW(in,\ out)\ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01244\ \textcolor{preprocessor}{\ \ const\ v8i16\ sign\_m\ =\ \_\_msa\_clti\_s\_h((v8i16)in,\ 0);\ \ \(\backslash\)}}
\DoxyCodeLine{01245\ \textcolor{preprocessor}{\ \ out\ =\ (v4i32)\_\_msa\_ilvr\_h(sign\_m,\ (v8i16)in);\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01246\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{01247\ }
\DoxyCodeLine{01248\ \textcolor{comment}{/*\ Description\ :\ Sign\ extend\ halfword\ elements\ from\ input\ vector\ and\ return}}
\DoxyCodeLine{01249\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ the\ result\ in\ pair\ of\ vectors}}
\DoxyCodeLine{01250\ \textcolor{comment}{\ *\ Arguments\ \ \ :\ Input\ \ \ -\/\ in\ \ \ \ \ \ \ \ \ \ \ \ (halfword\ vector)}}
\DoxyCodeLine{01251\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Outputs\ -\/\ out0,\ out1\ \ \ (sign\ extended\ word\ vectors)}}
\DoxyCodeLine{01252\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Return\ Type\ -\/\ signed\ word}}
\DoxyCodeLine{01253\ \textcolor{comment}{\ *\ Details\ \ \ \ \ :\ Sign\ bit\ of\ halfword\ elements\ from\ input\ vector\ 'in'\ is}}
\DoxyCodeLine{01254\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ extracted\ and\ interleaved\ right\ with\ same\ vector\ 'in0'\ to}}
\DoxyCodeLine{01255\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ generate\ 4\ signed\ word\ elements\ in\ 'out0'}}
\DoxyCodeLine{01256\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Then\ interleaved\ left\ with\ same\ vector\ 'in0'\ to}}
\DoxyCodeLine{01257\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ generate\ 4\ signed\ word\ elements\ in\ 'out1'}}
\DoxyCodeLine{01258\ \textcolor{comment}{\ */}}
\DoxyCodeLine{01259\ \textcolor{preprocessor}{\#define\ UNPCK\_SH\_SW(in,\ out0,\ out1)\ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01260\ \textcolor{preprocessor}{\ \ const\ v8i16\ tmp\_m\ =\ \_\_msa\_clti\_s\_h((v8i16)in,\ 0);\ \ \ \(\backslash\)}}
\DoxyCodeLine{01261\ \textcolor{preprocessor}{\ \ ILVRL\_H2\_SW(tmp\_m,\ in,\ out0,\ out1);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01262\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{01263\ }
\DoxyCodeLine{01264\ \textcolor{comment}{/*\ Description\ :\ Butterfly\ of\ 4\ input\ vectors}}
\DoxyCodeLine{01265\ \textcolor{comment}{\ *\ Arguments\ \ \ :\ Inputs\ \ -\/\ in0,\ in1,\ in2,\ in3}}
\DoxyCodeLine{01266\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Outputs\ -\/\ out0,\ out1,\ out2,\ out3}}
\DoxyCodeLine{01267\ \textcolor{comment}{\ *\ Details\ \ \ \ \ :\ Butterfly\ operation}}
\DoxyCodeLine{01268\ \textcolor{comment}{\ */}}
\DoxyCodeLine{01269\ \textcolor{preprocessor}{\#define\ BUTTERFLY\_4(in0,\ in1,\ in2,\ in3,\ out0,\ out1,\ out2,\ out3)\ do\ \{\ \ \(\backslash\)}}
\DoxyCodeLine{01270\ \textcolor{preprocessor}{\ \ out0\ =\ in0\ +\ in3;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01271\ \textcolor{preprocessor}{\ \ out1\ =\ in1\ +\ in2;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01272\ \textcolor{preprocessor}{\ \ out2\ =\ in1\ -\/\ in2;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01273\ \textcolor{preprocessor}{\ \ out3\ =\ in0\ -\/\ in3;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01274\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{01275\ }
\DoxyCodeLine{01276\ \textcolor{comment}{/*\ Description\ :\ Transpose\ 16x4\ block\ into\ 4x16\ with\ byte\ elements\ in\ vectors}}
\DoxyCodeLine{01277\ \textcolor{comment}{\ *\ Arguments\ \ \ :\ Inputs\ \ -\/\ in0,\ in1,\ in2,\ in3,\ in4,\ in5,\ in6,\ in7,}}
\DoxyCodeLine{01278\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ in8,\ in9,\ in10,\ in11,\ in12,\ in13,\ in14,\ in15}}
\DoxyCodeLine{01279\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Outputs\ -\/\ out0,\ out1,\ out2,\ out3}}
\DoxyCodeLine{01280\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Return\ Type\ -\/\ unsigned\ byte}}
\DoxyCodeLine{01281\ \textcolor{comment}{\ */}}
\DoxyCodeLine{01282\ \textcolor{preprocessor}{\#define\ TRANSPOSE16x4\_UB\_UB(in0,\ in1,\ in2,\ in3,\ in4,\ in5,\ in6,\ in7,\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01283\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ in8,\ in9,\ in10,\ in11,\ in12,\ in13,\ in14,\ in15,\ \ \(\backslash\)}}
\DoxyCodeLine{01284\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ out0,\ out1,\ out2,\ out3)\ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01285\ \textcolor{preprocessor}{\ \ v2i64\ tmp0\_m,\ tmp1\_m,\ tmp2\_m,\ tmp3\_m,\ tmp4\_m,\ tmp5\_m;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01286\ \textcolor{preprocessor}{\ \ ILVEV\_W2\_SD(in0,\ in4,\ in8,\ in12,\ tmp2\_m,\ tmp3\_m);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01287\ \textcolor{preprocessor}{\ \ ILVEV\_W2\_SD(in1,\ in5,\ in9,\ in13,\ tmp0\_m,\ tmp1\_m);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01288\ \textcolor{preprocessor}{\ \ ILVEV\_D2\_UB(tmp2\_m,\ tmp3\_m,\ tmp0\_m,\ tmp1\_m,\ out1,\ out3);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01289\ \textcolor{preprocessor}{\ \ ILVEV\_W2\_SD(in2,\ in6,\ in10,\ in14,\ tmp4\_m,\ tmp5\_m);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01290\ \textcolor{preprocessor}{\ \ ILVEV\_W2\_SD(in3,\ in7,\ in11,\ in15,\ tmp0\_m,\ tmp1\_m);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01291\ \textcolor{preprocessor}{\ \ ILVEV\_D2\_SD(tmp4\_m,\ tmp5\_m,\ tmp0\_m,\ tmp1\_m,\ tmp2\_m,\ tmp3\_m);\ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01292\ \textcolor{preprocessor}{\ \ ILVEV\_B2\_SD(out1,\ out3,\ tmp2\_m,\ tmp3\_m,\ tmp0\_m,\ tmp1\_m);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01293\ \textcolor{preprocessor}{\ \ ILVEVOD\_H2\_UB(tmp0\_m,\ tmp1\_m,\ tmp0\_m,\ tmp1\_m,\ out0,\ out2);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01294\ \textcolor{preprocessor}{\ \ ILVOD\_B2\_SD(out1,\ out3,\ tmp2\_m,\ tmp3\_m,\ tmp0\_m,\ tmp1\_m);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01295\ \textcolor{preprocessor}{\ \ ILVEVOD\_H2\_UB(tmp0\_m,\ tmp1\_m,\ tmp0\_m,\ tmp1\_m,\ out1,\ out3);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01296\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{01297\ }
\DoxyCodeLine{01298\ \textcolor{comment}{/*\ Description\ :\ Transpose\ 16x8\ block\ into\ 8x16\ with\ byte\ elements\ in\ vectors}}
\DoxyCodeLine{01299\ \textcolor{comment}{\ *\ Arguments\ \ \ :\ Inputs\ \ -\/\ in0,\ in1,\ in2,\ in3,\ in4,\ in5,\ in6,\ in7,}}
\DoxyCodeLine{01300\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ in8,\ in9,\ in10,\ in11,\ in12,\ in13,\ in14,\ in15}}
\DoxyCodeLine{01301\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Outputs\ -\/\ out0,\ out1,\ out2,\ out3,\ out4,\ out5,\ out6,\ out7}}
\DoxyCodeLine{01302\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Return\ Type\ -\/\ unsigned\ byte}}
\DoxyCodeLine{01303\ \textcolor{comment}{\ */}}
\DoxyCodeLine{01304\ \textcolor{preprocessor}{\#define\ TRANSPOSE16x8\_UB\_UB(in0,\ in1,\ in2,\ in3,\ in4,\ in5,\ in6,\ in7,\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01305\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ in8,\ in9,\ in10,\ in11,\ in12,\ in13,\ in14,\ in15,\ \ \(\backslash\)}}
\DoxyCodeLine{01306\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ out0,\ out1,\ out2,\ out3,\ out4,\ out5,\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01307\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ out6,\ out7)\ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01308\ \textcolor{preprocessor}{\ \ v8i16\ tmp0\_m,\ tmp1\_m,\ tmp4\_m,\ tmp5\_m,\ tmp6\_m,\ tmp7\_m;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01309\ \textcolor{preprocessor}{\ \ v4i32\ tmp2\_m,\ tmp3\_m;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01310\ \textcolor{preprocessor}{\ \ ILVEV\_D2\_UB(in0,\ in8,\ in1,\ in9,\ out7,\ out6);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01311\ \textcolor{preprocessor}{\ \ ILVEV\_D2\_UB(in2,\ in10,\ in3,\ in11,\ out5,\ out4);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01312\ \textcolor{preprocessor}{\ \ ILVEV\_D2\_UB(in4,\ in12,\ in5,\ in13,\ out3,\ out2);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01313\ \textcolor{preprocessor}{\ \ ILVEV\_D2\_UB(in6,\ in14,\ in7,\ in15,\ out1,\ out0);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01314\ \textcolor{preprocessor}{\ \ ILVEV\_B2\_SH(out7,\ out6,\ out5,\ out4,\ tmp0\_m,\ tmp1\_m);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01315\ \textcolor{preprocessor}{\ \ ILVOD\_B2\_SH(out7,\ out6,\ out5,\ out4,\ tmp4\_m,\ tmp5\_m);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01316\ \textcolor{preprocessor}{\ \ ILVEV\_B2\_UB(out3,\ out2,\ out1,\ out0,\ out5,\ out7);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01317\ \textcolor{preprocessor}{\ \ ILVOD\_B2\_SH(out3,\ out2,\ out1,\ out0,\ tmp6\_m,\ tmp7\_m);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01318\ \textcolor{preprocessor}{\ \ ILVEV\_H2\_SW(tmp0\_m,\ tmp1\_m,\ out5,\ out7,\ tmp2\_m,\ tmp3\_m);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01319\ \textcolor{preprocessor}{\ \ ILVEVOD\_W2\_UB(tmp2\_m,\ tmp3\_m,\ tmp2\_m,\ tmp3\_m,\ out0,\ out4);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01320\ \textcolor{preprocessor}{\ \ ILVOD\_H2\_SW(tmp0\_m,\ tmp1\_m,\ out5,\ out7,\ tmp2\_m,\ tmp3\_m);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01321\ \textcolor{preprocessor}{\ \ ILVEVOD\_W2\_UB(tmp2\_m,\ tmp3\_m,\ tmp2\_m,\ tmp3\_m,\ out2,\ out6);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01322\ \textcolor{preprocessor}{\ \ ILVEV\_H2\_SW(tmp4\_m,\ tmp5\_m,\ tmp6\_m,\ tmp7\_m,\ tmp2\_m,\ tmp3\_m);\ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01323\ \textcolor{preprocessor}{\ \ ILVEVOD\_W2\_UB(tmp2\_m,\ tmp3\_m,\ tmp2\_m,\ tmp3\_m,\ out1,\ out5);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01324\ \textcolor{preprocessor}{\ \ ILVOD\_H2\_SW(tmp4\_m,\ tmp5\_m,\ tmp6\_m,\ tmp7\_m,\ tmp2\_m,\ tmp3\_m);\ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01325\ \textcolor{preprocessor}{\ \ ILVEVOD\_W2\_UB(tmp2\_m,\ tmp3\_m,\ tmp2\_m,\ tmp3\_m,\ out3,\ out7);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01326\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{01327\ }
\DoxyCodeLine{01328\ \textcolor{comment}{/*\ Description\ :\ Transpose\ 4x4\ block\ with\ word\ elements\ in\ vectors}}
\DoxyCodeLine{01329\ \textcolor{comment}{\ *\ Arguments\ \ \ :\ Inputs\ \ -\/\ in0,\ in1,\ in2,\ in3}}
\DoxyCodeLine{01330\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Outputs\ -\/\ out0,\ out1,\ out2,\ out3}}
\DoxyCodeLine{01331\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Return\ Type\ -\/\ as\ per\ RTYPE}}
\DoxyCodeLine{01332\ \textcolor{comment}{\ */}}
\DoxyCodeLine{01333\ \textcolor{preprocessor}{\#define\ TRANSPOSE4x4\_W(RTYPE,\ in0,\ in1,\ in2,\ in3,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01334\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ out0,\ out1,\ out2,\ out3)\ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01335\ \textcolor{preprocessor}{\ \ v4i32\ s0\_m,\ s1\_m,\ s2\_m,\ s3\_m;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01336\ \textcolor{preprocessor}{\ \ ILVRL\_W2\_SW(in1,\ in0,\ s0\_m,\ s1\_m);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01337\ \textcolor{preprocessor}{\ \ ILVRL\_W2\_SW(in3,\ in2,\ s2\_m,\ s3\_m);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01338\ \textcolor{preprocessor}{\ \ out0\ =\ (RTYPE)\_\_msa\_ilvr\_d((v2i64)s2\_m,\ (v2i64)s0\_m);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01339\ \textcolor{preprocessor}{\ \ out1\ =\ (RTYPE)\_\_msa\_ilvl\_d((v2i64)s2\_m,\ (v2i64)s0\_m);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01340\ \textcolor{preprocessor}{\ \ out2\ =\ (RTYPE)\_\_msa\_ilvr\_d((v2i64)s3\_m,\ (v2i64)s1\_m);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01341\ \textcolor{preprocessor}{\ \ out3\ =\ (RTYPE)\_\_msa\_ilvl\_d((v2i64)s3\_m,\ (v2i64)s1\_m);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01342\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{01343\ \textcolor{preprocessor}{\#define\ TRANSPOSE4x4\_SW\_SW(...)\ TRANSPOSE4x4\_W(v4i32,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{01344\ }
\DoxyCodeLine{01345\ \textcolor{comment}{/*\ Description\ :\ Add\ block\ 4x4}}
\DoxyCodeLine{01346\ \textcolor{comment}{\ *\ Arguments\ \ \ :\ Inputs\ -\/\ in0,\ in1,\ in2,\ in3,\ pdst,\ stride}}
\DoxyCodeLine{01347\ \textcolor{comment}{\ *\ Details\ \ \ \ \ :\ Least\ significant\ 4\ bytes\ from\ each\ input\ vector\ are\ added\ to}}
\DoxyCodeLine{01348\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ the\ destination\ bytes,\ clipped\ between\ 0-\/255\ and\ stored.}}
\DoxyCodeLine{01349\ \textcolor{comment}{\ */}}
\DoxyCodeLine{01350\ \textcolor{preprocessor}{\#define\ ADDBLK\_ST4x4\_UB(in0,\ in1,\ in2,\ in3,\ pdst,\ stride)\ do\ \{\ \ \(\backslash\)}}
\DoxyCodeLine{01351\ \textcolor{preprocessor}{\ \ uint32\_t\ src0\_m,\ src1\_m,\ src2\_m,\ src3\_m;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01352\ \textcolor{preprocessor}{\ \ v8i16\ inp0\_m,\ inp1\_m,\ res0\_m,\ res1\_m;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01353\ \textcolor{preprocessor}{\ \ v16i8\ dst0\_m\ =\ \{\ 0\ \};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01354\ \textcolor{preprocessor}{\ \ v16i8\ dst1\_m\ =\ \{\ 0\ \};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01355\ \textcolor{preprocessor}{\ \ const\ v16i8\ zero\_m\ =\ \{\ 0\ \};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01356\ \textcolor{preprocessor}{\ \ ILVR\_D2\_SH(in1,\ in0,\ in3,\ in2,\ inp0\_m,\ inp1\_m);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01357\ \textcolor{preprocessor}{\ \ LW4(pdst,\ stride,\ src0\_m,\ src1\_m,\ src2\_m,\ src3\_m);\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01358\ \textcolor{preprocessor}{\ \ INSERT\_W2\_SB(src0\_m,\ src1\_m,\ dst0\_m);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01359\ \textcolor{preprocessor}{\ \ INSERT\_W2\_SB(src2\_m,\ src3\_m,\ dst1\_m);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01360\ \textcolor{preprocessor}{\ \ ILVR\_B2\_SH(zero\_m,\ dst0\_m,\ zero\_m,\ dst1\_m,\ res0\_m,\ res1\_m);\ \ \ \(\backslash\)}}
\DoxyCodeLine{01361\ \textcolor{preprocessor}{\ \ ADD2(res0\_m,\ inp0\_m,\ res1\_m,\ inp1\_m,\ res0\_m,\ res1\_m);\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01362\ \textcolor{preprocessor}{\ \ CLIP\_SH2\_0\_255(res0\_m,\ res1\_m);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01363\ \textcolor{preprocessor}{\ \ PCKEV\_B2\_SB(res0\_m,\ res0\_m,\ res1\_m,\ res1\_m,\ dst0\_m,\ dst1\_m);\ \ \(\backslash\)}}
\DoxyCodeLine{01364\ \textcolor{preprocessor}{\ \ ST4x4\_UB(dst0\_m,\ dst1\_m,\ 0,\ 1,\ 0,\ 1,\ pdst,\ stride);\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01365\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{01366\ }
\DoxyCodeLine{01367\ \textcolor{comment}{/*\ Description\ :\ Pack\ even\ byte\ elements,\ extract\ 0\ \&\ 2\ index\ words\ from\ pair}}
\DoxyCodeLine{01368\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ of\ results\ and\ store\ 4\ words\ in\ destination\ memory\ as\ per}}
\DoxyCodeLine{01369\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ stride}}
\DoxyCodeLine{01370\ \textcolor{comment}{\ *\ Arguments\ \ \ :\ Inputs\ -\/\ in0,\ in1,\ in2,\ in3,\ pdst,\ stride}}
\DoxyCodeLine{01371\ \textcolor{comment}{\ */}}
\DoxyCodeLine{01372\ \textcolor{preprocessor}{\#define\ PCKEV\_ST4x4\_UB(in0,\ in1,\ in2,\ in3,\ pdst,\ stride)\ do\ \{\ \ \(\backslash\)}}
\DoxyCodeLine{01373\ \textcolor{preprocessor}{\ \ v16i8\ tmp0\_m,\ tmp1\_m;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01374\ \textcolor{preprocessor}{\ \ PCKEV\_B2\_SB(in1,\ in0,\ in3,\ in2,\ tmp0\_m,\ tmp1\_m);\ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01375\ \textcolor{preprocessor}{\ \ ST4x4\_UB(tmp0\_m,\ tmp1\_m,\ 0,\ 2,\ 0,\ 2,\ pdst,\ stride);\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01376\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{01377\ }
\DoxyCodeLine{01378\ \textcolor{comment}{/*\ Description\ :\ average\ with\ rounding\ (in0\ +\ in1\ +\ 1)\ /\ 2.}}
\DoxyCodeLine{01379\ \textcolor{comment}{\ *\ Arguments\ \ \ :\ Inputs\ \ -\/\ in0,\ in1,\ in2,\ in3,}}
\DoxyCodeLine{01380\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Outputs\ -\/\ out0,\ out1}}
\DoxyCodeLine{01381\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Return\ Type\ -\/\ as\ per\ RTYPE}}
\DoxyCodeLine{01382\ \textcolor{comment}{\ *\ Details\ \ \ \ \ :\ Each\ unsigned\ byte\ element\ from\ 'in0'\ vector\ is\ added\ with}}
\DoxyCodeLine{01383\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ each\ unsigned\ byte\ element\ from\ 'in1'\ vector.\ Then\ the\ average}}
\DoxyCodeLine{01384\ \textcolor{comment}{\ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ with\ rounding\ is\ calculated\ and\ written\ to\ 'out0'}}
\DoxyCodeLine{01385\ \textcolor{comment}{\ */}}
\DoxyCodeLine{01386\ \textcolor{preprocessor}{\#define\ AVER\_UB2(RTYPE,\ in0,\ in1,\ in2,\ in3,\ out0,\ out1)\ do\ \{\ \ \(\backslash\)}}
\DoxyCodeLine{01387\ \textcolor{preprocessor}{\ \ out0\ =\ (RTYPE)\_\_msa\_aver\_u\_b((v16u8)in0,\ (v16u8)in1);\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01388\ \textcolor{preprocessor}{\ \ out1\ =\ (RTYPE)\_\_msa\_aver\_u\_b((v16u8)in2,\ (v16u8)in3);\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01389\ \textcolor{preprocessor}{\}\ while\ (0)}}
\DoxyCodeLine{01390\ \textcolor{preprocessor}{\#define\ AVER\_UB2\_UB(...)\ AVER\_UB2(v16u8,\ \_\_VA\_ARGS\_\_)}}
\DoxyCodeLine{01391\ }
\DoxyCodeLine{01392\ \textcolor{preprocessor}{\#endif\ \ }\textcolor{comment}{//\ WEBP\_DSP\_MSA\_MACRO\_H\_}}

\end{DoxyCode}
