Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sun May 29 00:22:08 2022
| Host         : DESKTOP-3CRJDC5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file nexys4_timing_summary_routed.rpt -pb nexys4_timing_summary_routed.pb -rpx nexys4_timing_summary_routed.rpx -warn_on_violation
| Design       : nexys4
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    7           
LUTAR-1    Warning           LUT drives async reset alert   1           
TIMING-18  Warning           Missing input or output delay  52          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (7)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (14)
5. checking no_input_delay (19)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (7)
------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: FSM/clk_divizat_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (14)
-------------------------------------------------
 There are 14 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.680        0.000                      0                  223        0.176        0.000                      0                  223        4.500        0.000                       0                   134  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.680        0.000                      0                  181        0.176        0.000                      0                  181        4.500        0.000                       0                   134  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.390        0.000                      0                   42        0.708        0.000                      0                   42  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.680ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.680ns  (required time - arrival time)
  Source:                 FSM/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.376ns  (logic 2.957ns (55.007%)  route 2.419ns (44.993%))
  Logic Levels:           13  (CARRY4=12 LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.712     5.315    FSM/clk_IBUF_BUFG
    SLICE_X6Y80          FDCE                                         r  FSM/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDCE (Prop_fdce_C_Q)         0.518     5.833 r  FSM/counter_reg[5]/Q
                         net (fo=3, routed)           1.135     6.968    FSM/counter_reg[5]
    SLICE_X7Y81          LUT2 (Prop_lut2_I0_O)        0.124     7.092 r  FSM/counter1_carry_i_5/O
                         net (fo=1, routed)           0.000     7.092    FSM/counter1_carry_i_5_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.490 r  FSM/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.490    FSM/counter1_carry_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.604 r  FSM/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.604    FSM/counter1_carry__0_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.718 r  FSM/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.718    FSM/counter1_carry__1_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.832 r  FSM/counter1_carry__2/CO[3]
                         net (fo=34, routed)          1.283     9.115    FSM/CO[0]
    SLICE_X6Y79          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.665 r  FSM/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.665    FSM/counter_reg[0]_i_1_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.782 r  FSM/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.782    FSM/counter_reg[4]_i_1_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.899 r  FSM/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.899    FSM/counter_reg[8]_i_1_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.016 r  FSM/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.016    FSM/counter_reg[12]_i_1_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.133 r  FSM/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.133    FSM/counter_reg[16]_i_1_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.250 r  FSM/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.250    FSM/counter_reg[20]_i_1_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.367 r  FSM/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.367    FSM/counter_reg[24]_i_1_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.690 r  FSM/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.690    FSM/counter_reg[28]_i_1_n_6
    SLICE_X6Y86          FDCE                                         r  FSM/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.598    15.021    FSM/clk_IBUF_BUFG
    SLICE_X6Y86          FDCE                                         r  FSM/counter_reg[29]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X6Y86          FDCE (Setup_fdce_C_D)        0.109    15.370    FSM/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.370    
                         arrival time                         -10.690    
  -------------------------------------------------------------------
                         slack                                  4.680    

Slack (MET) :             4.688ns  (required time - arrival time)
  Source:                 FSM/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.368ns  (logic 2.949ns (54.940%)  route 2.419ns (45.060%))
  Logic Levels:           13  (CARRY4=12 LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.712     5.315    FSM/clk_IBUF_BUFG
    SLICE_X6Y80          FDCE                                         r  FSM/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDCE (Prop_fdce_C_Q)         0.518     5.833 r  FSM/counter_reg[5]/Q
                         net (fo=3, routed)           1.135     6.968    FSM/counter_reg[5]
    SLICE_X7Y81          LUT2 (Prop_lut2_I0_O)        0.124     7.092 r  FSM/counter1_carry_i_5/O
                         net (fo=1, routed)           0.000     7.092    FSM/counter1_carry_i_5_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.490 r  FSM/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.490    FSM/counter1_carry_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.604 r  FSM/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.604    FSM/counter1_carry__0_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.718 r  FSM/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.718    FSM/counter1_carry__1_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.832 r  FSM/counter1_carry__2/CO[3]
                         net (fo=34, routed)          1.283     9.115    FSM/CO[0]
    SLICE_X6Y79          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.665 r  FSM/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.665    FSM/counter_reg[0]_i_1_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.782 r  FSM/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.782    FSM/counter_reg[4]_i_1_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.899 r  FSM/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.899    FSM/counter_reg[8]_i_1_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.016 r  FSM/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.016    FSM/counter_reg[12]_i_1_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.133 r  FSM/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.133    FSM/counter_reg[16]_i_1_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.250 r  FSM/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.250    FSM/counter_reg[20]_i_1_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.367 r  FSM/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.367    FSM/counter_reg[24]_i_1_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.682 r  FSM/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.682    FSM/counter_reg[28]_i_1_n_4
    SLICE_X6Y86          FDCE                                         r  FSM/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.598    15.021    FSM/clk_IBUF_BUFG
    SLICE_X6Y86          FDCE                                         r  FSM/counter_reg[31]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X6Y86          FDCE (Setup_fdce_C_D)        0.109    15.370    FSM/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.370    
                         arrival time                         -10.682    
  -------------------------------------------------------------------
                         slack                                  4.688    

Slack (MET) :             4.764ns  (required time - arrival time)
  Source:                 FSM/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.292ns  (logic 2.873ns (54.293%)  route 2.419ns (45.707%))
  Logic Levels:           13  (CARRY4=12 LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.712     5.315    FSM/clk_IBUF_BUFG
    SLICE_X6Y80          FDCE                                         r  FSM/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDCE (Prop_fdce_C_Q)         0.518     5.833 r  FSM/counter_reg[5]/Q
                         net (fo=3, routed)           1.135     6.968    FSM/counter_reg[5]
    SLICE_X7Y81          LUT2 (Prop_lut2_I0_O)        0.124     7.092 r  FSM/counter1_carry_i_5/O
                         net (fo=1, routed)           0.000     7.092    FSM/counter1_carry_i_5_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.490 r  FSM/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.490    FSM/counter1_carry_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.604 r  FSM/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.604    FSM/counter1_carry__0_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.718 r  FSM/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.718    FSM/counter1_carry__1_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.832 r  FSM/counter1_carry__2/CO[3]
                         net (fo=34, routed)          1.283     9.115    FSM/CO[0]
    SLICE_X6Y79          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.665 r  FSM/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.665    FSM/counter_reg[0]_i_1_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.782 r  FSM/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.782    FSM/counter_reg[4]_i_1_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.899 r  FSM/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.899    FSM/counter_reg[8]_i_1_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.016 r  FSM/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.016    FSM/counter_reg[12]_i_1_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.133 r  FSM/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.133    FSM/counter_reg[16]_i_1_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.250 r  FSM/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.250    FSM/counter_reg[20]_i_1_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.367 r  FSM/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.367    FSM/counter_reg[24]_i_1_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.606 r  FSM/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.606    FSM/counter_reg[28]_i_1_n_5
    SLICE_X6Y86          FDCE                                         r  FSM/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.598    15.021    FSM/clk_IBUF_BUFG
    SLICE_X6Y86          FDCE                                         r  FSM/counter_reg[30]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X6Y86          FDCE (Setup_fdce_C_D)        0.109    15.370    FSM/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.370    
                         arrival time                         -10.606    
  -------------------------------------------------------------------
                         slack                                  4.764    

Slack (MET) :             4.784ns  (required time - arrival time)
  Source:                 FSM/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.272ns  (logic 2.853ns (54.119%)  route 2.419ns (45.881%))
  Logic Levels:           13  (CARRY4=12 LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.712     5.315    FSM/clk_IBUF_BUFG
    SLICE_X6Y80          FDCE                                         r  FSM/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDCE (Prop_fdce_C_Q)         0.518     5.833 r  FSM/counter_reg[5]/Q
                         net (fo=3, routed)           1.135     6.968    FSM/counter_reg[5]
    SLICE_X7Y81          LUT2 (Prop_lut2_I0_O)        0.124     7.092 r  FSM/counter1_carry_i_5/O
                         net (fo=1, routed)           0.000     7.092    FSM/counter1_carry_i_5_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.490 r  FSM/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.490    FSM/counter1_carry_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.604 r  FSM/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.604    FSM/counter1_carry__0_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.718 r  FSM/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.718    FSM/counter1_carry__1_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.832 r  FSM/counter1_carry__2/CO[3]
                         net (fo=34, routed)          1.283     9.115    FSM/CO[0]
    SLICE_X6Y79          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.665 r  FSM/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.665    FSM/counter_reg[0]_i_1_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.782 r  FSM/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.782    FSM/counter_reg[4]_i_1_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.899 r  FSM/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.899    FSM/counter_reg[8]_i_1_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.016 r  FSM/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.016    FSM/counter_reg[12]_i_1_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.133 r  FSM/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.133    FSM/counter_reg[16]_i_1_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.250 r  FSM/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.250    FSM/counter_reg[20]_i_1_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.367 r  FSM/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.367    FSM/counter_reg[24]_i_1_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.586 r  FSM/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.586    FSM/counter_reg[28]_i_1_n_7
    SLICE_X6Y86          FDCE                                         r  FSM/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.598    15.021    FSM/clk_IBUF_BUFG
    SLICE_X6Y86          FDCE                                         r  FSM/counter_reg[28]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X6Y86          FDCE (Setup_fdce_C_D)        0.109    15.370    FSM/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.370    
                         arrival time                         -10.586    
  -------------------------------------------------------------------
                         slack                                  4.784    

Slack (MET) :             4.797ns  (required time - arrival time)
  Source:                 FSM/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.259ns  (logic 2.840ns (54.006%)  route 2.419ns (45.994%))
  Logic Levels:           12  (CARRY4=11 LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.712     5.315    FSM/clk_IBUF_BUFG
    SLICE_X6Y80          FDCE                                         r  FSM/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDCE (Prop_fdce_C_Q)         0.518     5.833 r  FSM/counter_reg[5]/Q
                         net (fo=3, routed)           1.135     6.968    FSM/counter_reg[5]
    SLICE_X7Y81          LUT2 (Prop_lut2_I0_O)        0.124     7.092 r  FSM/counter1_carry_i_5/O
                         net (fo=1, routed)           0.000     7.092    FSM/counter1_carry_i_5_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.490 r  FSM/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.490    FSM/counter1_carry_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.604 r  FSM/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.604    FSM/counter1_carry__0_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.718 r  FSM/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.718    FSM/counter1_carry__1_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.832 r  FSM/counter1_carry__2/CO[3]
                         net (fo=34, routed)          1.283     9.115    FSM/CO[0]
    SLICE_X6Y79          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.665 r  FSM/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.665    FSM/counter_reg[0]_i_1_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.782 r  FSM/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.782    FSM/counter_reg[4]_i_1_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.899 r  FSM/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.899    FSM/counter_reg[8]_i_1_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.016 r  FSM/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.016    FSM/counter_reg[12]_i_1_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.133 r  FSM/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.133    FSM/counter_reg[16]_i_1_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.250 r  FSM/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.250    FSM/counter_reg[20]_i_1_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.573 r  FSM/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.573    FSM/counter_reg[24]_i_1_n_6
    SLICE_X6Y85          FDCE                                         r  FSM/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.598    15.021    FSM/clk_IBUF_BUFG
    SLICE_X6Y85          FDCE                                         r  FSM/counter_reg[25]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X6Y85          FDCE (Setup_fdce_C_D)        0.109    15.370    FSM/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.370    
                         arrival time                         -10.573    
  -------------------------------------------------------------------
                         slack                                  4.797    

Slack (MET) :             4.805ns  (required time - arrival time)
  Source:                 FSM/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.251ns  (logic 2.832ns (53.936%)  route 2.419ns (46.064%))
  Logic Levels:           12  (CARRY4=11 LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.712     5.315    FSM/clk_IBUF_BUFG
    SLICE_X6Y80          FDCE                                         r  FSM/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDCE (Prop_fdce_C_Q)         0.518     5.833 r  FSM/counter_reg[5]/Q
                         net (fo=3, routed)           1.135     6.968    FSM/counter_reg[5]
    SLICE_X7Y81          LUT2 (Prop_lut2_I0_O)        0.124     7.092 r  FSM/counter1_carry_i_5/O
                         net (fo=1, routed)           0.000     7.092    FSM/counter1_carry_i_5_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.490 r  FSM/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.490    FSM/counter1_carry_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.604 r  FSM/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.604    FSM/counter1_carry__0_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.718 r  FSM/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.718    FSM/counter1_carry__1_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.832 r  FSM/counter1_carry__2/CO[3]
                         net (fo=34, routed)          1.283     9.115    FSM/CO[0]
    SLICE_X6Y79          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.665 r  FSM/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.665    FSM/counter_reg[0]_i_1_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.782 r  FSM/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.782    FSM/counter_reg[4]_i_1_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.899 r  FSM/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.899    FSM/counter_reg[8]_i_1_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.016 r  FSM/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.016    FSM/counter_reg[12]_i_1_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.133 r  FSM/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.133    FSM/counter_reg[16]_i_1_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.250 r  FSM/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.250    FSM/counter_reg[20]_i_1_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.565 r  FSM/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.565    FSM/counter_reg[24]_i_1_n_4
    SLICE_X6Y85          FDCE                                         r  FSM/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.598    15.021    FSM/clk_IBUF_BUFG
    SLICE_X6Y85          FDCE                                         r  FSM/counter_reg[27]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X6Y85          FDCE (Setup_fdce_C_D)        0.109    15.370    FSM/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.370    
                         arrival time                         -10.565    
  -------------------------------------------------------------------
                         slack                                  4.805    

Slack (MET) :             4.881ns  (required time - arrival time)
  Source:                 FSM/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.175ns  (logic 2.756ns (53.259%)  route 2.419ns (46.741%))
  Logic Levels:           12  (CARRY4=11 LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.712     5.315    FSM/clk_IBUF_BUFG
    SLICE_X6Y80          FDCE                                         r  FSM/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDCE (Prop_fdce_C_Q)         0.518     5.833 r  FSM/counter_reg[5]/Q
                         net (fo=3, routed)           1.135     6.968    FSM/counter_reg[5]
    SLICE_X7Y81          LUT2 (Prop_lut2_I0_O)        0.124     7.092 r  FSM/counter1_carry_i_5/O
                         net (fo=1, routed)           0.000     7.092    FSM/counter1_carry_i_5_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.490 r  FSM/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.490    FSM/counter1_carry_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.604 r  FSM/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.604    FSM/counter1_carry__0_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.718 r  FSM/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.718    FSM/counter1_carry__1_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.832 r  FSM/counter1_carry__2/CO[3]
                         net (fo=34, routed)          1.283     9.115    FSM/CO[0]
    SLICE_X6Y79          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.665 r  FSM/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.665    FSM/counter_reg[0]_i_1_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.782 r  FSM/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.782    FSM/counter_reg[4]_i_1_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.899 r  FSM/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.899    FSM/counter_reg[8]_i_1_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.016 r  FSM/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.016    FSM/counter_reg[12]_i_1_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.133 r  FSM/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.133    FSM/counter_reg[16]_i_1_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.250 r  FSM/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.250    FSM/counter_reg[20]_i_1_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.489 r  FSM/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.489    FSM/counter_reg[24]_i_1_n_5
    SLICE_X6Y85          FDCE                                         r  FSM/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.598    15.021    FSM/clk_IBUF_BUFG
    SLICE_X6Y85          FDCE                                         r  FSM/counter_reg[26]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X6Y85          FDCE (Setup_fdce_C_D)        0.109    15.370    FSM/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.370    
                         arrival time                         -10.489    
  -------------------------------------------------------------------
                         slack                                  4.881    

Slack (MET) :             4.901ns  (required time - arrival time)
  Source:                 FSM/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.155ns  (logic 2.736ns (53.078%)  route 2.419ns (46.922%))
  Logic Levels:           12  (CARRY4=11 LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.712     5.315    FSM/clk_IBUF_BUFG
    SLICE_X6Y80          FDCE                                         r  FSM/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDCE (Prop_fdce_C_Q)         0.518     5.833 r  FSM/counter_reg[5]/Q
                         net (fo=3, routed)           1.135     6.968    FSM/counter_reg[5]
    SLICE_X7Y81          LUT2 (Prop_lut2_I0_O)        0.124     7.092 r  FSM/counter1_carry_i_5/O
                         net (fo=1, routed)           0.000     7.092    FSM/counter1_carry_i_5_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.490 r  FSM/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.490    FSM/counter1_carry_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.604 r  FSM/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.604    FSM/counter1_carry__0_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.718 r  FSM/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.718    FSM/counter1_carry__1_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.832 r  FSM/counter1_carry__2/CO[3]
                         net (fo=34, routed)          1.283     9.115    FSM/CO[0]
    SLICE_X6Y79          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.665 r  FSM/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.665    FSM/counter_reg[0]_i_1_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.782 r  FSM/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.782    FSM/counter_reg[4]_i_1_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.899 r  FSM/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.899    FSM/counter_reg[8]_i_1_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.016 r  FSM/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.016    FSM/counter_reg[12]_i_1_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.133 r  FSM/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.133    FSM/counter_reg[16]_i_1_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.250 r  FSM/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.250    FSM/counter_reg[20]_i_1_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.469 r  FSM/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.469    FSM/counter_reg[24]_i_1_n_7
    SLICE_X6Y85          FDCE                                         r  FSM/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.598    15.021    FSM/clk_IBUF_BUFG
    SLICE_X6Y85          FDCE                                         r  FSM/counter_reg[24]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X6Y85          FDCE (Setup_fdce_C_D)        0.109    15.370    FSM/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.370    
                         arrival time                         -10.469    
  -------------------------------------------------------------------
                         slack                                  4.901    

Slack (MET) :             4.913ns  (required time - arrival time)
  Source:                 FSM/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.142ns  (logic 2.723ns (52.959%)  route 2.419ns (47.041%))
  Logic Levels:           11  (CARRY4=10 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.712     5.315    FSM/clk_IBUF_BUFG
    SLICE_X6Y80          FDCE                                         r  FSM/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDCE (Prop_fdce_C_Q)         0.518     5.833 r  FSM/counter_reg[5]/Q
                         net (fo=3, routed)           1.135     6.968    FSM/counter_reg[5]
    SLICE_X7Y81          LUT2 (Prop_lut2_I0_O)        0.124     7.092 r  FSM/counter1_carry_i_5/O
                         net (fo=1, routed)           0.000     7.092    FSM/counter1_carry_i_5_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.490 r  FSM/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.490    FSM/counter1_carry_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.604 r  FSM/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.604    FSM/counter1_carry__0_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.718 r  FSM/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.718    FSM/counter1_carry__1_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.832 r  FSM/counter1_carry__2/CO[3]
                         net (fo=34, routed)          1.283     9.115    FSM/CO[0]
    SLICE_X6Y79          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.665 r  FSM/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.665    FSM/counter_reg[0]_i_1_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.782 r  FSM/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.782    FSM/counter_reg[4]_i_1_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.899 r  FSM/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.899    FSM/counter_reg[8]_i_1_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.016 r  FSM/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.016    FSM/counter_reg[12]_i_1_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.133 r  FSM/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.133    FSM/counter_reg[16]_i_1_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.456 r  FSM/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.456    FSM/counter_reg[20]_i_1_n_6
    SLICE_X6Y84          FDCE                                         r  FSM/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.597    15.020    FSM/clk_IBUF_BUFG
    SLICE_X6Y84          FDCE                                         r  FSM/counter_reg[21]/C
                         clock pessimism              0.276    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X6Y84          FDCE (Setup_fdce_C_D)        0.109    15.369    FSM/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.369    
                         arrival time                         -10.456    
  -------------------------------------------------------------------
                         slack                                  4.913    

Slack (MET) :             4.921ns  (required time - arrival time)
  Source:                 FSM/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.134ns  (logic 2.715ns (52.886%)  route 2.419ns (47.114%))
  Logic Levels:           11  (CARRY4=10 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.712     5.315    FSM/clk_IBUF_BUFG
    SLICE_X6Y80          FDCE                                         r  FSM/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDCE (Prop_fdce_C_Q)         0.518     5.833 r  FSM/counter_reg[5]/Q
                         net (fo=3, routed)           1.135     6.968    FSM/counter_reg[5]
    SLICE_X7Y81          LUT2 (Prop_lut2_I0_O)        0.124     7.092 r  FSM/counter1_carry_i_5/O
                         net (fo=1, routed)           0.000     7.092    FSM/counter1_carry_i_5_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.490 r  FSM/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.490    FSM/counter1_carry_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.604 r  FSM/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.604    FSM/counter1_carry__0_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.718 r  FSM/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.718    FSM/counter1_carry__1_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.832 r  FSM/counter1_carry__2/CO[3]
                         net (fo=34, routed)          1.283     9.115    FSM/CO[0]
    SLICE_X6Y79          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.665 r  FSM/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.665    FSM/counter_reg[0]_i_1_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.782 r  FSM/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.782    FSM/counter_reg[4]_i_1_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.899 r  FSM/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.899    FSM/counter_reg[8]_i_1_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.016 r  FSM/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.016    FSM/counter_reg[12]_i_1_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.133 r  FSM/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.133    FSM/counter_reg[16]_i_1_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.448 r  FSM/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.448    FSM/counter_reg[20]_i_1_n_4
    SLICE_X6Y84          FDCE                                         r  FSM/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.597    15.020    FSM/clk_IBUF_BUFG
    SLICE_X6Y84          FDCE                                         r  FSM/counter_reg[23]/C
                         clock pessimism              0.276    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X6Y84          FDCE (Setup_fdce_C_D)        0.109    15.369    FSM/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.369    
                         arrival time                         -10.448    
  -------------------------------------------------------------------
                         slack                                  4.921    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 btnc/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnc/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.417%)  route 0.117ns (41.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.597     1.516    btnc/clk_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  btnc/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.164     1.680 r  btnc/Q1_reg/Q
                         net (fo=1, routed)           0.117     1.797    btnc/Q1_reg_n_0
    SLICE_X4Y81          FDRE                                         r  btnc/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.865     2.030    btnc/clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  btnc/Q2_reg/C
                         clock pessimism             -0.479     1.550    
    SLICE_X4Y81          FDRE (Hold_fdre_C_D)         0.071     1.621    btnc/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 btnd/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnd/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.597     1.516    btnd/clk_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  btnd/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.164     1.680 r  btnd/Q1_reg/Q
                         net (fo=1, routed)           0.110     1.790    btnd/Q1_reg_n_0
    SLICE_X3Y82          FDRE                                         r  btnd/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.869     2.034    btnd/clk_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  btnd/Q2_reg/C
                         clock pessimism             -0.502     1.531    
    SLICE_X3Y82          FDRE (Hold_fdre_C_D)         0.070     1.601    btnd/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 btnd/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/FSM_onehot_stare_curenta_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.189ns (55.014%)  route 0.155ns (44.986%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.591     1.510    btnd/clk_IBUF_BUFG
    SLICE_X5Y76          FDRE                                         r  btnd/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  btnd/Q3_reg/Q
                         net (fo=10, routed)          0.155     1.806    btnd/Q3
    SLICE_X5Y78          LUT4 (Prop_lut4_I1_O)        0.048     1.854 r  btnd/FSM_onehot_stare_curenta[4]_i_1/O
                         net (fo=1, routed)           0.000     1.854    FSM/D[2]
    SLICE_X5Y78          FDCE                                         r  FSM/FSM_onehot_stare_curenta_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.862     2.027    FSM/clk_IBUF_BUFG
    SLICE_X5Y78          FDCE                                         r  FSM/FSM_onehot_stare_curenta_reg[4]/C
                         clock pessimism             -0.500     1.526    
    SLICE_X5Y78          FDCE (Hold_fdce_C_D)         0.105     1.631    FSM/FSM_onehot_stare_curenta_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 btnc/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/FSM_onehot_stare_curenta_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.449%)  route 0.161ns (43.551%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.562     1.481    btnc/clk_IBUF_BUFG
    SLICE_X8Y75          FDRE                                         r  btnc/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDRE (Prop_fdre_C_Q)         0.164     1.645 r  btnc/Q3_reg/Q
                         net (fo=3, routed)           0.161     1.807    FSM/Q3
    SLICE_X8Y76          LUT6 (Prop_lut6_I4_O)        0.045     1.852 r  FSM/FSM_onehot_stare_curenta[2]_i_1/O
                         net (fo=1, routed)           0.000     1.852    FSM/FSM_onehot_stare_curenta[2]_i_1_n_0
    SLICE_X8Y76          FDCE                                         r  FSM/FSM_onehot_stare_curenta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.831     1.996    FSM/clk_IBUF_BUFG
    SLICE_X8Y76          FDCE                                         r  FSM/FSM_onehot_stare_curenta_reg[2]/C
                         clock pessimism             -0.500     1.495    
    SLICE_X8Y76          FDCE (Hold_fdce_C_D)         0.120     1.615    FSM/FSM_onehot_stare_curenta_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 btnu/count_int1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnu/count_int1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.599     1.518    btnu/clk_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  btnu/count_int1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  btnu/count_int1_reg[3]/Q
                         net (fo=2, routed)           0.119     1.779    btnu/btnd/count_int1_reg[3]
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.887 r  btnu/count_int1_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.887    btnu/count_int1_reg[0]_i_1_n_4
    SLICE_X3Y83          FDRE                                         r  btnu/count_int1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.870     2.035    btnu/clk_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  btnu/count_int1_reg[3]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X3Y83          FDRE (Hold_fdre_C_D)         0.105     1.623    btnu/count_int1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 btnu/count_int1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnu/count_int1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.600     1.519    btnu/clk_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  btnu/count_int1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  btnu/count_int1_reg[7]/Q
                         net (fo=2, routed)           0.119     1.780    btnu/btnd/count_int1_reg[7]
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.888 r  btnu/count_int1_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.888    btnu/count_int1_reg[4]_i_1_n_4
    SLICE_X3Y84          FDRE                                         r  btnu/count_int1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.871     2.036    btnu/clk_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  btnu/count_int1_reg[7]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X3Y84          FDRE (Hold_fdre_C_D)         0.105     1.624    btnu/count_int1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 btnu/count_int1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnu/count_int1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.600     1.519    btnu/clk_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  btnu/count_int1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  btnu/count_int1_reg[11]/Q
                         net (fo=2, routed)           0.119     1.780    btnu/btnd/count_int1_reg[11]
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.888 r  btnu/count_int1_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.888    btnu/count_int1_reg[8]_i_1_n_4
    SLICE_X3Y85          FDRE                                         r  btnu/count_int1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.872     2.037    btnu/clk_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  btnu/count_int1_reg[11]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X3Y85          FDRE (Hold_fdre_C_D)         0.105     1.624    btnu/count_int1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 btnu/count_int1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnu/count_int1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.600     1.519    btnu/clk_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  btnu/count_int1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  btnu/count_int1_reg[15]/Q
                         net (fo=2, routed)           0.119     1.780    btnu/btnd/count_int1_reg[15]
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.888 r  btnu/count_int1_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.888    btnu/count_int1_reg[12]_i_1_n_4
    SLICE_X3Y86          FDRE                                         r  btnu/count_int1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.872     2.037    btnu/clk_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  btnu/count_int1_reg[15]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.105     1.624    btnu/count_int1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 btnu/count_int1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnu/count_int1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.600     1.519    btnu/clk_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  btnu/count_int1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  btnu/count_int1_reg[12]/Q
                         net (fo=2, routed)           0.114     1.774    btnu/btnd/count_int1_reg[12]
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.889 r  btnu/count_int1_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.889    btnu/count_int1_reg[12]_i_1_n_7
    SLICE_X3Y86          FDRE                                         r  btnu/count_int1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.872     2.037    btnu/clk_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  btnu/count_int1_reg[12]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.105     1.624    btnu/count_int1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 btnu/count_int1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnu/count_int1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.600     1.519    btnu/clk_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  btnu/count_int1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  btnu/count_int1_reg[4]/Q
                         net (fo=2, routed)           0.116     1.777    btnu/btnd/count_int1_reg[4]
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.892 r  btnu/count_int1_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.892    btnu/count_int1_reg[4]_i_1_n_7
    SLICE_X3Y84          FDRE                                         r  btnu/count_int1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.871     2.036    btnu/clk_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  btnu/count_int1_reg[4]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X3Y84          FDRE (Hold_fdre_C_D)         0.105     1.624    btnu/count_int1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X8Y76     FSM/FSM_onehot_stare_curenta_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y76     FSM/FSM_onehot_stare_curenta_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y76     FSM/FSM_onehot_stare_curenta_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y78     FSM/FSM_onehot_stare_curenta_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y78     FSM/FSM_onehot_stare_curenta_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y78     FSM/FSM_onehot_stare_curenta_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y78     FSM/FSM_onehot_stare_curenta_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y78     FSM/FSM_onehot_stare_curenta_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y76     FSM/FSM_onehot_stare_curenta_reg[8]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X8Y76     FSM/FSM_onehot_stare_curenta_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X8Y76     FSM/FSM_onehot_stare_curenta_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y76     FSM/FSM_onehot_stare_curenta_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y76     FSM/FSM_onehot_stare_curenta_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y76     FSM/FSM_onehot_stare_curenta_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y76     FSM/FSM_onehot_stare_curenta_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y78     FSM/FSM_onehot_stare_curenta_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y78     FSM/FSM_onehot_stare_curenta_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y78     FSM/FSM_onehot_stare_curenta_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y78     FSM/FSM_onehot_stare_curenta_reg[4]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X8Y76     FSM/FSM_onehot_stare_curenta_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X8Y76     FSM/FSM_onehot_stare_curenta_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y76     FSM/FSM_onehot_stare_curenta_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y76     FSM/FSM_onehot_stare_curenta_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y76     FSM/FSM_onehot_stare_curenta_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y76     FSM/FSM_onehot_stare_curenta_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y78     FSM/FSM_onehot_stare_curenta_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y78     FSM/FSM_onehot_stare_curenta_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y78     FSM/FSM_onehot_stare_curenta_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y78     FSM/FSM_onehot_stare_curenta_reg[4]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.390ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.708ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.390ns  (required time - arrival time)
  Source:                 btnu/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/FSM_onehot_stare_curenta_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.883ns  (logic 0.746ns (25.875%)  route 2.137ns (74.125%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.717     5.320    btnu/clk_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  btnu/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.419     5.739 f  btnu/Q2_reg/Q
                         net (fo=3, routed)           0.960     6.699    btnu/Q2
    SLICE_X5Y81          LUT2 (Prop_lut2_I0_O)        0.327     7.026 f  btnu/FSM_onehot_stare_curenta[9]_i_2/O
                         net (fo=49, routed)          1.177     8.203    FSM/AR[0]
    SLICE_X8Y76          FDPE                                         f  FSM/FSM_onehot_stare_curenta_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.509    14.932    FSM/clk_IBUF_BUFG
    SLICE_X8Y76          FDPE                                         r  FSM/FSM_onehot_stare_curenta_reg[0]/C
                         clock pessimism              0.259    15.191    
                         clock uncertainty           -0.035    15.155    
    SLICE_X8Y76          FDPE (Recov_fdpe_C_PRE)     -0.563    14.592    FSM/FSM_onehot_stare_curenta_reg[0]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -8.203    
  -------------------------------------------------------------------
                         slack                                  6.390    

Slack (MET) :             6.427ns  (required time - arrival time)
  Source:                 btnu/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/counter_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.977ns  (logic 0.746ns (25.060%)  route 2.231ns (74.940%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.717     5.320    btnu/clk_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  btnu/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.419     5.739 f  btnu/Q2_reg/Q
                         net (fo=3, routed)           0.960     6.699    btnu/Q2
    SLICE_X5Y81          LUT2 (Prop_lut2_I0_O)        0.327     7.026 f  btnu/FSM_onehot_stare_curenta[9]_i_2/O
                         net (fo=49, routed)          1.271     8.297    FSM/AR[0]
    SLICE_X6Y86          FDCE                                         f  FSM/counter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.598    15.021    FSM/clk_IBUF_BUFG
    SLICE_X6Y86          FDCE                                         r  FSM/counter_reg[28]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X6Y86          FDCE (Recov_fdce_C_CLR)     -0.521    14.723    FSM/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                          -8.297    
  -------------------------------------------------------------------
                         slack                                  6.427    

Slack (MET) :             6.427ns  (required time - arrival time)
  Source:                 btnu/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/counter_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.977ns  (logic 0.746ns (25.060%)  route 2.231ns (74.940%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.717     5.320    btnu/clk_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  btnu/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.419     5.739 f  btnu/Q2_reg/Q
                         net (fo=3, routed)           0.960     6.699    btnu/Q2
    SLICE_X5Y81          LUT2 (Prop_lut2_I0_O)        0.327     7.026 f  btnu/FSM_onehot_stare_curenta[9]_i_2/O
                         net (fo=49, routed)          1.271     8.297    FSM/AR[0]
    SLICE_X6Y86          FDCE                                         f  FSM/counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.598    15.021    FSM/clk_IBUF_BUFG
    SLICE_X6Y86          FDCE                                         r  FSM/counter_reg[29]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X6Y86          FDCE (Recov_fdce_C_CLR)     -0.521    14.723    FSM/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                          -8.297    
  -------------------------------------------------------------------
                         slack                                  6.427    

Slack (MET) :             6.427ns  (required time - arrival time)
  Source:                 btnu/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/counter_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.977ns  (logic 0.746ns (25.060%)  route 2.231ns (74.940%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.717     5.320    btnu/clk_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  btnu/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.419     5.739 f  btnu/Q2_reg/Q
                         net (fo=3, routed)           0.960     6.699    btnu/Q2
    SLICE_X5Y81          LUT2 (Prop_lut2_I0_O)        0.327     7.026 f  btnu/FSM_onehot_stare_curenta[9]_i_2/O
                         net (fo=49, routed)          1.271     8.297    FSM/AR[0]
    SLICE_X6Y86          FDCE                                         f  FSM/counter_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.598    15.021    FSM/clk_IBUF_BUFG
    SLICE_X6Y86          FDCE                                         r  FSM/counter_reg[30]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X6Y86          FDCE (Recov_fdce_C_CLR)     -0.521    14.723    FSM/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                          -8.297    
  -------------------------------------------------------------------
                         slack                                  6.427    

Slack (MET) :             6.427ns  (required time - arrival time)
  Source:                 btnu/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/counter_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.977ns  (logic 0.746ns (25.060%)  route 2.231ns (74.940%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.717     5.320    btnu/clk_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  btnu/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.419     5.739 f  btnu/Q2_reg/Q
                         net (fo=3, routed)           0.960     6.699    btnu/Q2
    SLICE_X5Y81          LUT2 (Prop_lut2_I0_O)        0.327     7.026 f  btnu/FSM_onehot_stare_curenta[9]_i_2/O
                         net (fo=49, routed)          1.271     8.297    FSM/AR[0]
    SLICE_X6Y86          FDCE                                         f  FSM/counter_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.598    15.021    FSM/clk_IBUF_BUFG
    SLICE_X6Y86          FDCE                                         r  FSM/counter_reg[31]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X6Y86          FDCE (Recov_fdce_C_CLR)     -0.521    14.723    FSM/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                          -8.297    
  -------------------------------------------------------------------
                         slack                                  6.427    

Slack (MET) :             6.432ns  (required time - arrival time)
  Source:                 btnu/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/FSM_onehot_stare_curenta_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.883ns  (logic 0.746ns (25.875%)  route 2.137ns (74.125%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.717     5.320    btnu/clk_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  btnu/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.419     5.739 f  btnu/Q2_reg/Q
                         net (fo=3, routed)           0.960     6.699    btnu/Q2
    SLICE_X5Y81          LUT2 (Prop_lut2_I0_O)        0.327     7.026 f  btnu/FSM_onehot_stare_curenta[9]_i_2/O
                         net (fo=49, routed)          1.177     8.203    FSM/AR[0]
    SLICE_X8Y76          FDCE                                         f  FSM/FSM_onehot_stare_curenta_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.509    14.932    FSM/clk_IBUF_BUFG
    SLICE_X8Y76          FDCE                                         r  FSM/FSM_onehot_stare_curenta_reg[1]/C
                         clock pessimism              0.259    15.191    
                         clock uncertainty           -0.035    15.155    
    SLICE_X8Y76          FDCE (Recov_fdce_C_CLR)     -0.521    14.634    FSM/FSM_onehot_stare_curenta_reg[1]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                          -8.203    
  -------------------------------------------------------------------
                         slack                                  6.432    

Slack (MET) :             6.432ns  (required time - arrival time)
  Source:                 btnu/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/FSM_onehot_stare_curenta_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.883ns  (logic 0.746ns (25.875%)  route 2.137ns (74.125%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.717     5.320    btnu/clk_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  btnu/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.419     5.739 f  btnu/Q2_reg/Q
                         net (fo=3, routed)           0.960     6.699    btnu/Q2
    SLICE_X5Y81          LUT2 (Prop_lut2_I0_O)        0.327     7.026 f  btnu/FSM_onehot_stare_curenta[9]_i_2/O
                         net (fo=49, routed)          1.177     8.203    FSM/AR[0]
    SLICE_X8Y76          FDCE                                         f  FSM/FSM_onehot_stare_curenta_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.509    14.932    FSM/clk_IBUF_BUFG
    SLICE_X8Y76          FDCE                                         r  FSM/FSM_onehot_stare_curenta_reg[2]/C
                         clock pessimism              0.259    15.191    
                         clock uncertainty           -0.035    15.155    
    SLICE_X8Y76          FDCE (Recov_fdce_C_CLR)     -0.521    14.634    FSM/FSM_onehot_stare_curenta_reg[2]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                          -8.203    
  -------------------------------------------------------------------
                         slack                                  6.432    

Slack (MET) :             6.565ns  (required time - arrival time)
  Source:                 btnu/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/counter_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.838ns  (logic 0.746ns (26.282%)  route 2.092ns (73.718%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.717     5.320    btnu/clk_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  btnu/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.419     5.739 f  btnu/Q2_reg/Q
                         net (fo=3, routed)           0.960     6.699    btnu/Q2
    SLICE_X5Y81          LUT2 (Prop_lut2_I0_O)        0.327     7.026 f  btnu/FSM_onehot_stare_curenta[9]_i_2/O
                         net (fo=49, routed)          1.132     8.158    FSM/AR[0]
    SLICE_X6Y85          FDCE                                         f  FSM/counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.598    15.021    FSM/clk_IBUF_BUFG
    SLICE_X6Y85          FDCE                                         r  FSM/counter_reg[24]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X6Y85          FDCE (Recov_fdce_C_CLR)     -0.521    14.723    FSM/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                          -8.158    
  -------------------------------------------------------------------
                         slack                                  6.565    

Slack (MET) :             6.565ns  (required time - arrival time)
  Source:                 btnu/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/counter_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.838ns  (logic 0.746ns (26.282%)  route 2.092ns (73.718%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.717     5.320    btnu/clk_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  btnu/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.419     5.739 f  btnu/Q2_reg/Q
                         net (fo=3, routed)           0.960     6.699    btnu/Q2
    SLICE_X5Y81          LUT2 (Prop_lut2_I0_O)        0.327     7.026 f  btnu/FSM_onehot_stare_curenta[9]_i_2/O
                         net (fo=49, routed)          1.132     8.158    FSM/AR[0]
    SLICE_X6Y85          FDCE                                         f  FSM/counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.598    15.021    FSM/clk_IBUF_BUFG
    SLICE_X6Y85          FDCE                                         r  FSM/counter_reg[25]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X6Y85          FDCE (Recov_fdce_C_CLR)     -0.521    14.723    FSM/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                          -8.158    
  -------------------------------------------------------------------
                         slack                                  6.565    

Slack (MET) :             6.565ns  (required time - arrival time)
  Source:                 btnu/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/counter_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.838ns  (logic 0.746ns (26.282%)  route 2.092ns (73.718%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.717     5.320    btnu/clk_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  btnu/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.419     5.739 f  btnu/Q2_reg/Q
                         net (fo=3, routed)           0.960     6.699    btnu/Q2
    SLICE_X5Y81          LUT2 (Prop_lut2_I0_O)        0.327     7.026 f  btnu/FSM_onehot_stare_curenta[9]_i_2/O
                         net (fo=49, routed)          1.132     8.158    FSM/AR[0]
    SLICE_X6Y85          FDCE                                         f  FSM/counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.598    15.021    FSM/clk_IBUF_BUFG
    SLICE_X6Y85          FDCE                                         r  FSM/counter_reg[26]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X6Y85          FDCE (Recov_fdce_C_CLR)     -0.521    14.723    FSM/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                          -8.158    
  -------------------------------------------------------------------
                         slack                                  6.565    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 btnu/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/counter_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.223ns (37.592%)  route 0.370ns (62.408%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.596     1.515    btnu/clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  btnu/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.128     1.643 r  btnu/Q3_reg/Q
                         net (fo=2, routed)           0.159     1.803    btnu/Q3
    SLICE_X5Y81          LUT2 (Prop_lut2_I1_O)        0.095     1.898 f  btnu/FSM_onehot_stare_curenta[9]_i_2/O
                         net (fo=49, routed)          0.211     2.109    FSM/AR[0]
    SLICE_X6Y81          FDCE                                         f  FSM/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.865     2.030    FSM/clk_IBUF_BUFG
    SLICE_X6Y81          FDCE                                         r  FSM/counter_reg[10]/C
                         clock pessimism             -0.500     1.529    
    SLICE_X6Y81          FDCE (Remov_fdce_C_CLR)     -0.129     1.400    FSM/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 btnu/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/counter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.223ns (37.592%)  route 0.370ns (62.408%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.596     1.515    btnu/clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  btnu/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.128     1.643 r  btnu/Q3_reg/Q
                         net (fo=2, routed)           0.159     1.803    btnu/Q3
    SLICE_X5Y81          LUT2 (Prop_lut2_I1_O)        0.095     1.898 f  btnu/FSM_onehot_stare_curenta[9]_i_2/O
                         net (fo=49, routed)          0.211     2.109    FSM/AR[0]
    SLICE_X6Y81          FDCE                                         f  FSM/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.865     2.030    FSM/clk_IBUF_BUFG
    SLICE_X6Y81          FDCE                                         r  FSM/counter_reg[11]/C
                         clock pessimism             -0.500     1.529    
    SLICE_X6Y81          FDCE (Remov_fdce_C_CLR)     -0.129     1.400    FSM/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 btnu/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/counter_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.223ns (37.592%)  route 0.370ns (62.408%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.596     1.515    btnu/clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  btnu/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.128     1.643 r  btnu/Q3_reg/Q
                         net (fo=2, routed)           0.159     1.803    btnu/Q3
    SLICE_X5Y81          LUT2 (Prop_lut2_I1_O)        0.095     1.898 f  btnu/FSM_onehot_stare_curenta[9]_i_2/O
                         net (fo=49, routed)          0.211     2.109    FSM/AR[0]
    SLICE_X6Y81          FDCE                                         f  FSM/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.865     2.030    FSM/clk_IBUF_BUFG
    SLICE_X6Y81          FDCE                                         r  FSM/counter_reg[8]/C
                         clock pessimism             -0.500     1.529    
    SLICE_X6Y81          FDCE (Remov_fdce_C_CLR)     -0.129     1.400    FSM/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 btnu/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/counter_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.223ns (37.592%)  route 0.370ns (62.408%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.596     1.515    btnu/clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  btnu/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.128     1.643 r  btnu/Q3_reg/Q
                         net (fo=2, routed)           0.159     1.803    btnu/Q3
    SLICE_X5Y81          LUT2 (Prop_lut2_I1_O)        0.095     1.898 f  btnu/FSM_onehot_stare_curenta[9]_i_2/O
                         net (fo=49, routed)          0.211     2.109    FSM/AR[0]
    SLICE_X6Y81          FDCE                                         f  FSM/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.865     2.030    FSM/clk_IBUF_BUFG
    SLICE_X6Y81          FDCE                                         r  FSM/counter_reg[9]/C
                         clock pessimism             -0.500     1.529    
    SLICE_X6Y81          FDCE (Remov_fdce_C_CLR)     -0.129     1.400    FSM/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 btnu/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.223ns (34.382%)  route 0.426ns (65.618%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.596     1.515    btnu/clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  btnu/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.128     1.643 r  btnu/Q3_reg/Q
                         net (fo=2, routed)           0.159     1.803    btnu/Q3
    SLICE_X5Y81          LUT2 (Prop_lut2_I1_O)        0.095     1.898 f  btnu/FSM_onehot_stare_curenta[9]_i_2/O
                         net (fo=49, routed)          0.266     2.164    FSM/AR[0]
    SLICE_X6Y80          FDCE                                         f  FSM/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.864     2.029    FSM/clk_IBUF_BUFG
    SLICE_X6Y80          FDCE                                         r  FSM/counter_reg[4]/C
                         clock pessimism             -0.500     1.528    
    SLICE_X6Y80          FDCE (Remov_fdce_C_CLR)     -0.129     1.399    FSM/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 btnu/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.223ns (34.382%)  route 0.426ns (65.618%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.596     1.515    btnu/clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  btnu/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.128     1.643 r  btnu/Q3_reg/Q
                         net (fo=2, routed)           0.159     1.803    btnu/Q3
    SLICE_X5Y81          LUT2 (Prop_lut2_I1_O)        0.095     1.898 f  btnu/FSM_onehot_stare_curenta[9]_i_2/O
                         net (fo=49, routed)          0.266     2.164    FSM/AR[0]
    SLICE_X6Y80          FDCE                                         f  FSM/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.864     2.029    FSM/clk_IBUF_BUFG
    SLICE_X6Y80          FDCE                                         r  FSM/counter_reg[5]/C
                         clock pessimism             -0.500     1.528    
    SLICE_X6Y80          FDCE (Remov_fdce_C_CLR)     -0.129     1.399    FSM/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 btnu/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/counter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.223ns (34.382%)  route 0.426ns (65.618%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.596     1.515    btnu/clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  btnu/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.128     1.643 r  btnu/Q3_reg/Q
                         net (fo=2, routed)           0.159     1.803    btnu/Q3
    SLICE_X5Y81          LUT2 (Prop_lut2_I1_O)        0.095     1.898 f  btnu/FSM_onehot_stare_curenta[9]_i_2/O
                         net (fo=49, routed)          0.266     2.164    FSM/AR[0]
    SLICE_X6Y80          FDCE                                         f  FSM/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.864     2.029    FSM/clk_IBUF_BUFG
    SLICE_X6Y80          FDCE                                         r  FSM/counter_reg[6]/C
                         clock pessimism             -0.500     1.528    
    SLICE_X6Y80          FDCE (Remov_fdce_C_CLR)     -0.129     1.399    FSM/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 btnu/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/counter_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.223ns (34.382%)  route 0.426ns (65.618%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.596     1.515    btnu/clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  btnu/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.128     1.643 r  btnu/Q3_reg/Q
                         net (fo=2, routed)           0.159     1.803    btnu/Q3
    SLICE_X5Y81          LUT2 (Prop_lut2_I1_O)        0.095     1.898 f  btnu/FSM_onehot_stare_curenta[9]_i_2/O
                         net (fo=49, routed)          0.266     2.164    FSM/AR[0]
    SLICE_X6Y80          FDCE                                         f  FSM/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.864     2.029    FSM/clk_IBUF_BUFG
    SLICE_X6Y80          FDCE                                         r  FSM/counter_reg[7]/C
                         clock pessimism             -0.500     1.528    
    SLICE_X6Y80          FDCE (Remov_fdce_C_CLR)     -0.129     1.399    FSM/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 btnu/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/FSM_onehot_stare_curenta_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.223ns (35.827%)  route 0.399ns (64.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.596     1.515    btnu/clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  btnu/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.128     1.643 r  btnu/Q3_reg/Q
                         net (fo=2, routed)           0.159     1.803    btnu/Q3
    SLICE_X5Y81          LUT2 (Prop_lut2_I1_O)        0.095     1.898 f  btnu/FSM_onehot_stare_curenta[9]_i_2/O
                         net (fo=49, routed)          0.240     2.138    FSM/AR[0]
    SLICE_X4Y76          FDCE                                         f  FSM/FSM_onehot_stare_curenta_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.859     2.024    FSM/clk_IBUF_BUFG
    SLICE_X4Y76          FDCE                                         r  FSM/FSM_onehot_stare_curenta_reg[8]/C
                         clock pessimism             -0.500     1.523    
    SLICE_X4Y76          FDCE (Remov_fdce_C_CLR)     -0.154     1.369    FSM/FSM_onehot_stare_curenta_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.770ns  (arrival time - required time)
  Source:                 btnu/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/counter_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.223ns (33.968%)  route 0.433ns (66.032%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.596     1.515    btnu/clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  btnu/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.128     1.643 r  btnu/Q3_reg/Q
                         net (fo=2, routed)           0.159     1.803    btnu/Q3
    SLICE_X5Y81          LUT2 (Prop_lut2_I1_O)        0.095     1.898 f  btnu/FSM_onehot_stare_curenta[9]_i_2/O
                         net (fo=49, routed)          0.274     2.172    FSM/AR[0]
    SLICE_X6Y82          FDCE                                         f  FSM/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.866     2.031    FSM/clk_IBUF_BUFG
    SLICE_X6Y82          FDCE                                         r  FSM/counter_reg[12]/C
                         clock pessimism             -0.500     1.530    
    SLICE_X6Y82          FDCE (Remov_fdce_C_CLR)     -0.129     1.401    FSM/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.770    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM/counter1_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM/counter1_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.736ns  (logic 0.915ns (52.722%)  route 0.821ns (47.278%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDCE                         0.000     0.000 r  FSM/counter1_reg[1]/C
    SLICE_X9Y76          FDCE (Prop_fdce_C_Q)         0.594     0.594 r  FSM/counter1_reg[1]/Q
                         net (fo=4, routed)           0.821     1.415    FSM/counter1_reg__0[1]
    SLICE_X8Y77          LUT4 (Prop_lut4_I2_O)        0.321     1.736 r  FSM/counter1[3]_i_1/O
                         net (fo=1, routed)           0.000     1.736    FSM/plusOp__0[3]
    SLICE_X8Y77          FDCE                                         r  FSM/counter1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/counter1_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM/counter1_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.714ns  (logic 0.893ns (52.115%)  route 0.821ns (47.885%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDCE                         0.000     0.000 r  FSM/counter1_reg[1]/C
    SLICE_X9Y76          FDCE (Prop_fdce_C_Q)         0.594     0.594 r  FSM/counter1_reg[1]/Q
                         net (fo=4, routed)           0.821     1.415    FSM/counter1_reg__0[1]
    SLICE_X8Y77          LUT3 (Prop_lut3_I1_O)        0.299     1.714 r  FSM/counter1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.714    FSM/plusOp__0[2]
    SLICE_X8Y77          FDCE                                         r  FSM/counter1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/counter2_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM/counter2_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.671ns  (logic 0.982ns (58.784%)  route 0.689ns (41.216%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDCE                         0.000     0.000 r  FSM/counter2_reg[3]/C
    SLICE_X8Y77          FDCE (Prop_fdce_C_Q)         0.653     0.653 r  FSM/counter2_reg[3]/Q
                         net (fo=2, routed)           0.689     1.342    FSM/counter2_reg[3]
    SLICE_X8Y77          LUT3 (Prop_lut3_I0_O)        0.329     1.671 r  FSM/counter2[3]_i_1/O
                         net (fo=1, routed)           0.000     1.671    FSM/plusOp[3]
    SLICE_X8Y77          FDCE                                         r  FSM/counter2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/counter1_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM/counter1_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.611ns  (logic 0.783ns (48.596%)  route 0.828ns (51.404%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDCE                         0.000     0.000 r  FSM/counter1_reg[0]/C
    SLICE_X9Y76          FDCE (Prop_fdce_C_Q)         0.631     0.631 r  FSM/counter1_reg[0]/Q
                         net (fo=8, routed)           0.828     1.459    FSM/counter1_reg[0]
    SLICE_X9Y76          LUT2 (Prop_lut2_I0_O)        0.152     1.611 r  FSM/counter1[1]_i_1/O
                         net (fo=1, routed)           0.000     1.611    FSM/plusOp__0[1]
    SLICE_X9Y76          FDCE                                         r  FSM/counter1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/counter1_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM/counter1_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.583ns  (logic 0.755ns (47.687%)  route 0.828ns (52.313%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDCE                         0.000     0.000 r  FSM/counter1_reg[0]/C
    SLICE_X9Y76          FDCE (Prop_fdce_C_Q)         0.631     0.631 f  FSM/counter1_reg[0]/Q
                         net (fo=8, routed)           0.828     1.459    FSM/counter1_reg[0]
    SLICE_X9Y76          LUT1 (Prop_lut1_I0_O)        0.124     1.583 r  FSM/counter1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.583    FSM/plusOp__0[0]
    SLICE_X9Y76          FDCE                                         r  FSM/counter1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/counter2_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM/counter2_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.481ns  (logic 0.817ns (55.165%)  route 0.664ns (44.835%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDCE                         0.000     0.000 r  FSM/counter2_reg[2]/C
    SLICE_X8Y77          FDCE (Prop_fdce_C_Q)         0.693     0.693 r  FSM/counter2_reg[2]/Q
                         net (fo=3, routed)           0.664     1.357    FSM/counter2_reg[2]
    SLICE_X8Y77          LUT2 (Prop_lut2_I1_O)        0.124     1.481 r  FSM/counter2[2]_i_1/O
                         net (fo=1, routed)           0.000     1.481    FSM/plusOp[2]
    SLICE_X8Y77          FDCE                                         r  FSM/counter2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/counter2_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM/counter2_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.450ns  (logic 0.783ns (53.991%)  route 0.667ns (46.009%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDCE                         0.000     0.000 r  FSM/counter2_reg[1]/C
    SLICE_X9Y76          FDCE (Prop_fdce_C_Q)         0.631     0.631 f  FSM/counter2_reg[1]/Q
                         net (fo=4, routed)           0.667     1.298    FSM/counter2_reg[1]
    SLICE_X9Y76          LUT1 (Prop_lut1_I0_O)        0.152     1.450 r  FSM/counter2[1]_i_1/O
                         net (fo=1, routed)           0.000     1.450    FSM/plusOp[1]
    SLICE_X9Y76          FDCE                                         r  FSM/counter2_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM/counter2_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM/counter2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.240ns (60.564%)  route 0.156ns (39.436%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDCE                         0.000     0.000 r  FSM/counter2_reg[1]/C
    SLICE_X9Y76          FDCE (Prop_fdce_C_Q)         0.195     0.195 r  FSM/counter2_reg[1]/Q
                         net (fo=4, routed)           0.156     0.351    FSM/counter2_reg[1]
    SLICE_X8Y77          LUT2 (Prop_lut2_I0_O)        0.045     0.396 r  FSM/counter2[2]_i_1/O
                         net (fo=1, routed)           0.000     0.396    FSM/plusOp[2]
    SLICE_X8Y77          FDCE                                         r  FSM/counter2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/counter2_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM/counter2_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.243ns (60.860%)  route 0.156ns (39.140%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDCE                         0.000     0.000 r  FSM/counter2_reg[1]/C
    SLICE_X9Y76          FDCE (Prop_fdce_C_Q)         0.195     0.195 r  FSM/counter2_reg[1]/Q
                         net (fo=4, routed)           0.156     0.351    FSM/counter2_reg[1]
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.048     0.399 r  FSM/counter2[3]_i_1/O
                         net (fo=1, routed)           0.000     0.399    FSM/plusOp[3]
    SLICE_X8Y77          FDCE                                         r  FSM/counter2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/counter1_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM/counter1_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.436ns  (logic 0.261ns (59.830%)  route 0.175ns (40.170%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDCE                         0.000     0.000 r  FSM/counter1_reg[2]/C
    SLICE_X8Y77          FDCE (Prop_fdce_C_Q)         0.218     0.218 r  FSM/counter1_reg[2]/Q
                         net (fo=3, routed)           0.175     0.393    FSM/counter1_reg__0[2]
    SLICE_X8Y77          LUT4 (Prop_lut4_I3_O)        0.043     0.436 r  FSM/counter1[3]_i_1/O
                         net (fo=1, routed)           0.000     0.436    FSM/plusOp__0[3]
    SLICE_X8Y77          FDCE                                         r  FSM/counter1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/counter1_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM/counter1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.438ns  (logic 0.263ns (60.013%)  route 0.175ns (39.987%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDCE                         0.000     0.000 r  FSM/counter1_reg[2]/C
    SLICE_X8Y77          FDCE (Prop_fdce_C_Q)         0.218     0.218 r  FSM/counter1_reg[2]/Q
                         net (fo=3, routed)           0.175     0.393    FSM/counter1_reg__0[2]
    SLICE_X8Y77          LUT3 (Prop_lut3_I0_O)        0.045     0.438 r  FSM/counter1[2]_i_1/O
                         net (fo=1, routed)           0.000     0.438    FSM/plusOp__0[2]
    SLICE_X8Y77          FDCE                                         r  FSM/counter1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/counter2_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM/counter2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.469ns  (logic 0.238ns (50.720%)  route 0.231ns (49.280%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDCE                         0.000     0.000 r  FSM/counter2_reg[1]/C
    SLICE_X9Y76          FDCE (Prop_fdce_C_Q)         0.195     0.195 f  FSM/counter2_reg[1]/Q
                         net (fo=4, routed)           0.231     0.426    FSM/counter2_reg[1]
    SLICE_X9Y76          LUT1 (Prop_lut1_I0_O)        0.043     0.469 r  FSM/counter2[1]_i_1/O
                         net (fo=1, routed)           0.000     0.469    FSM/plusOp[1]
    SLICE_X9Y76          FDCE                                         r  FSM/counter2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/counter1_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM/counter1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.520ns  (logic 0.278ns (53.506%)  route 0.242ns (46.494%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDCE                         0.000     0.000 r  FSM/counter1_reg[1]/C
    SLICE_X9Y76          FDCE (Prop_fdce_C_Q)         0.182     0.182 r  FSM/counter1_reg[1]/Q
                         net (fo=4, routed)           0.242     0.424    FSM/counter1_reg__0[1]
    SLICE_X9Y76          LUT2 (Prop_lut2_I1_O)        0.096     0.520 r  FSM/counter1[1]_i_1/O
                         net (fo=1, routed)           0.000     0.520    FSM/plusOp__0[1]
    SLICE_X9Y76          FDCE                                         r  FSM/counter1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/counter1_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM/counter1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.537ns  (logic 0.240ns (44.672%)  route 0.297ns (55.328%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDCE                         0.000     0.000 r  FSM/counter1_reg[0]/C
    SLICE_X9Y76          FDCE (Prop_fdce_C_Q)         0.195     0.195 f  FSM/counter1_reg[0]/Q
                         net (fo=8, routed)           0.297     0.492    FSM/counter1_reg[0]
    SLICE_X9Y76          LUT1 (Prop_lut1_I0_O)        0.045     0.537 r  FSM/counter1[0]_i_1/O
                         net (fo=1, routed)           0.000     0.537    FSM/plusOp__0[0]
    SLICE_X9Y76          FDCE                                         r  FSM/counter1_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM/FSM_onehot_stare_curenta_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.528ns  (logic 5.277ns (39.009%)  route 8.251ns (60.991%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.710     5.313    FSM/clk_IBUF_BUFG
    SLICE_X6Y78          FDCE                                         r  FSM/FSM_onehot_stare_curenta_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDCE (Prop_fdce_C_Q)         0.478     5.791 r  FSM/FSM_onehot_stare_curenta_reg[6]/Q
                         net (fo=11, routed)          1.225     7.016    FSM/FSM_onehot_stare_curenta_reg_n_0_[6]
    SLICE_X6Y77          LUT4 (Prop_lut4_I1_O)        0.319     7.335 r  FSM/led_OBUF[2]_inst_i_1/O
                         net (fo=12, routed)          1.056     8.391    FSM/led_OBUF[2]
    SLICE_X4Y76          LUT5 (Prop_lut5_I0_O)        0.356     8.747 f  FSM/cat_OBUF[6]_inst_i_33/O
                         net (fo=4, routed)           0.965     9.712    FSM/cat_OBUF[6]_inst_i_33_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I3_O)        0.326    10.038 f  FSM/cat_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.805    10.843    FSM/cat_OBUF[6]_inst_i_21_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I0_O)        0.124    10.967 r  FSM/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.129    12.096    FSM/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y76          LUT4 (Prop_lut4_I1_O)        0.124    12.220 r  FSM/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.071    15.291    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    18.841 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.841    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/FSM_onehot_stare_curenta_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.275ns  (logic 5.532ns (41.672%)  route 7.743ns (58.328%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.710     5.313    FSM/clk_IBUF_BUFG
    SLICE_X6Y78          FDCE                                         r  FSM/FSM_onehot_stare_curenta_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDCE (Prop_fdce_C_Q)         0.478     5.791 r  FSM/FSM_onehot_stare_curenta_reg[6]/Q
                         net (fo=11, routed)          1.225     7.016    FSM/FSM_onehot_stare_curenta_reg_n_0_[6]
    SLICE_X6Y77          LUT4 (Prop_lut4_I1_O)        0.319     7.335 r  FSM/led_OBUF[2]_inst_i_1/O
                         net (fo=12, routed)          1.056     8.391    FSM/led_OBUF[2]
    SLICE_X4Y76          LUT5 (Prop_lut5_I0_O)        0.356     8.747 f  FSM/cat_OBUF[6]_inst_i_33/O
                         net (fo=4, routed)           0.965     9.712    FSM/cat_OBUF[6]_inst_i_33_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I3_O)        0.326    10.038 f  FSM/cat_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.805    10.843    FSM/cat_OBUF[6]_inst_i_21_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I0_O)        0.124    10.967 r  FSM/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.172    12.139    FSM/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y76          LUT4 (Prop_lut4_I1_O)        0.150    12.289 r  FSM/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.520    14.809    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.779    18.588 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.588    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/FSM_onehot_stare_curenta_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.028ns  (logic 5.524ns (42.398%)  route 7.505ns (57.602%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.710     5.313    FSM/clk_IBUF_BUFG
    SLICE_X6Y78          FDCE                                         r  FSM/FSM_onehot_stare_curenta_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDCE (Prop_fdce_C_Q)         0.478     5.791 r  FSM/FSM_onehot_stare_curenta_reg[6]/Q
                         net (fo=11, routed)          1.225     7.016    FSM/FSM_onehot_stare_curenta_reg_n_0_[6]
    SLICE_X6Y77          LUT4 (Prop_lut4_I1_O)        0.319     7.335 r  FSM/led_OBUF[2]_inst_i_1/O
                         net (fo=12, routed)          1.056     8.391    FSM/led_OBUF[2]
    SLICE_X4Y76          LUT5 (Prop_lut5_I0_O)        0.356     8.747 f  FSM/cat_OBUF[6]_inst_i_33/O
                         net (fo=4, routed)           0.965     9.712    FSM/cat_OBUF[6]_inst_i_33_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I3_O)        0.326    10.038 f  FSM/cat_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.805    10.843    FSM/cat_OBUF[6]_inst_i_21_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I0_O)        0.124    10.967 r  FSM/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.164    12.131    FSM/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y76          LUT4 (Prop_lut4_I0_O)        0.152    12.283 r  FSM/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.289    14.572    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.769    18.341 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    18.341    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/FSM_onehot_stare_curenta_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.028ns  (logic 5.282ns (40.548%)  route 7.745ns (59.452%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.710     5.313    FSM/clk_IBUF_BUFG
    SLICE_X6Y78          FDCE                                         r  FSM/FSM_onehot_stare_curenta_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDCE (Prop_fdce_C_Q)         0.478     5.791 r  FSM/FSM_onehot_stare_curenta_reg[6]/Q
                         net (fo=11, routed)          1.225     7.016    FSM/FSM_onehot_stare_curenta_reg_n_0_[6]
    SLICE_X6Y77          LUT4 (Prop_lut4_I1_O)        0.319     7.335 r  FSM/led_OBUF[2]_inst_i_1/O
                         net (fo=12, routed)          1.056     8.391    FSM/led_OBUF[2]
    SLICE_X4Y76          LUT5 (Prop_lut5_I0_O)        0.356     8.747 f  FSM/cat_OBUF[6]_inst_i_33/O
                         net (fo=4, routed)           0.965     9.712    FSM/cat_OBUF[6]_inst_i_33_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I3_O)        0.326    10.038 f  FSM/cat_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.805    10.843    FSM/cat_OBUF[6]_inst_i_21_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I0_O)        0.124    10.967 r  FSM/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.172    12.139    FSM/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y76          LUT4 (Prop_lut4_I3_O)        0.124    12.263 r  FSM/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.522    14.785    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    18.341 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.341    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/FSM_onehot_stare_curenta_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.750ns  (logic 5.220ns (40.942%)  route 7.530ns (59.058%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.710     5.313    FSM/clk_IBUF_BUFG
    SLICE_X6Y78          FDCE                                         r  FSM/FSM_onehot_stare_curenta_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDCE (Prop_fdce_C_Q)         0.478     5.791 r  FSM/FSM_onehot_stare_curenta_reg[6]/Q
                         net (fo=11, routed)          1.225     7.016    FSM/FSM_onehot_stare_curenta_reg_n_0_[6]
    SLICE_X6Y77          LUT4 (Prop_lut4_I1_O)        0.319     7.335 r  FSM/led_OBUF[2]_inst_i_1/O
                         net (fo=12, routed)          1.056     8.391    FSM/led_OBUF[2]
    SLICE_X4Y76          LUT5 (Prop_lut5_I0_O)        0.356     8.747 r  FSM/cat_OBUF[6]_inst_i_33/O
                         net (fo=4, routed)           0.965     9.712    FSM/cat_OBUF[6]_inst_i_33_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I3_O)        0.326    10.038 r  FSM/cat_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.805    10.843    FSM/cat_OBUF[6]_inst_i_21_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I0_O)        0.124    10.967 f  FSM/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.164    12.131    FSM/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y76          LUT4 (Prop_lut4_I0_O)        0.124    12.255 r  FSM/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.314    14.570    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    18.063 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.063    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/FSM_onehot_stare_curenta_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.553ns  (logic 5.494ns (43.762%)  route 7.060ns (56.238%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.710     5.313    FSM/clk_IBUF_BUFG
    SLICE_X6Y78          FDCE                                         r  FSM/FSM_onehot_stare_curenta_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDCE (Prop_fdce_C_Q)         0.478     5.791 r  FSM/FSM_onehot_stare_curenta_reg[6]/Q
                         net (fo=11, routed)          1.225     7.016    FSM/FSM_onehot_stare_curenta_reg_n_0_[6]
    SLICE_X6Y77          LUT4 (Prop_lut4_I1_O)        0.319     7.335 r  FSM/led_OBUF[2]_inst_i_1/O
                         net (fo=12, routed)          1.056     8.391    FSM/led_OBUF[2]
    SLICE_X4Y76          LUT5 (Prop_lut5_I0_O)        0.356     8.747 f  FSM/cat_OBUF[6]_inst_i_33/O
                         net (fo=4, routed)           0.965     9.712    FSM/cat_OBUF[6]_inst_i_33_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I3_O)        0.326    10.038 f  FSM/cat_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.805    10.843    FSM/cat_OBUF[6]_inst_i_21_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I0_O)        0.124    10.967 r  FSM/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.129    12.096    FSM/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y76          LUT4 (Prop_lut4_I1_O)        0.154    12.250 r  FSM/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.880    14.129    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.737    17.866 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.866    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/FSM_onehot_stare_curenta_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.888ns  (logic 5.264ns (44.283%)  route 6.623ns (55.717%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.710     5.313    FSM/clk_IBUF_BUFG
    SLICE_X6Y78          FDCE                                         r  FSM/FSM_onehot_stare_curenta_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDCE (Prop_fdce_C_Q)         0.478     5.791 r  FSM/FSM_onehot_stare_curenta_reg[6]/Q
                         net (fo=11, routed)          1.225     7.016    FSM/FSM_onehot_stare_curenta_reg_n_0_[6]
    SLICE_X6Y77          LUT4 (Prop_lut4_I1_O)        0.319     7.335 r  FSM/led_OBUF[2]_inst_i_1/O
                         net (fo=12, routed)          1.056     8.391    FSM/led_OBUF[2]
    SLICE_X4Y76          LUT5 (Prop_lut5_I0_O)        0.356     8.747 f  FSM/cat_OBUF[6]_inst_i_33/O
                         net (fo=4, routed)           0.965     9.712    FSM/cat_OBUF[6]_inst_i_33_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I3_O)        0.326    10.038 f  FSM/cat_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.805    10.843    FSM/cat_OBUF[6]_inst_i_21_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I0_O)        0.124    10.967 r  FSM/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.469    11.436    FSM/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y77          LUT4 (Prop_lut4_I3_O)        0.124    11.560 r  FSM/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.103    13.663    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    17.201 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.201    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 afisor/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.266ns  (logic 4.328ns (42.155%)  route 5.938ns (57.845%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.716     5.319    afisor/clk_IBUF_BUFG
    SLICE_X4Y83          FDRE                                         r  afisor/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  afisor/counter_reg[15]/Q
                         net (fo=36, routed)          1.180     6.955    afisor/sel0[1]
    SLICE_X5Y80          LUT3 (Prop_lut3_I2_O)        0.152     7.107 r  afisor/an_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.758    11.865    an_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.720    15.584 r  an_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.584    an[6]
    K2                                                                r  an[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/FSM_onehot_stare_curenta_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.763ns  (logic 4.554ns (51.967%)  route 4.209ns (48.033%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.710     5.313    FSM/clk_IBUF_BUFG
    SLICE_X6Y78          FDCE                                         r  FSM/FSM_onehot_stare_curenta_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDCE (Prop_fdce_C_Q)         0.478     5.791 r  FSM/FSM_onehot_stare_curenta_reg[6]/Q
                         net (fo=11, routed)          1.225     7.016    FSM/FSM_onehot_stare_curenta_reg_n_0_[6]
    SLICE_X6Y77          LUT4 (Prop_lut4_I1_O)        0.319     7.335 r  FSM/led_OBUF[2]_inst_i_1/O
                         net (fo=12, routed)          2.984    10.319    led_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.757    14.075 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.075    led[2]
    J13                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 afisor/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.559ns  (logic 4.133ns (48.291%)  route 4.426ns (51.709%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.716     5.319    afisor/clk_IBUF_BUFG
    SLICE_X4Y83          FDRE                                         r  afisor/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  afisor/counter_reg[14]/Q
                         net (fo=36, routed)          1.916     7.691    afisor/sel0[0]
    SLICE_X2Y77          LUT3 (Prop_lut3_I0_O)        0.124     7.815 r  afisor/an_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.510    10.325    an_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.553    13.878 r  an_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.878    an[7]
    U13                                                               r  an[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnu/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/counter1_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.944ns  (logic 0.223ns (23.624%)  route 0.721ns (76.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.596     1.515    btnu/clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  btnu/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.128     1.643 r  btnu/Q3_reg/Q
                         net (fo=2, routed)           0.159     1.803    btnu/Q3
    SLICE_X5Y81          LUT2 (Prop_lut2_I1_O)        0.095     1.898 f  btnu/FSM_onehot_stare_curenta[9]_i_2/O
                         net (fo=49, routed)          0.562     2.459    FSM/AR[0]
    SLICE_X9Y76          FDCE                                         f  FSM/counter1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnu/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/counter1_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.944ns  (logic 0.223ns (23.624%)  route 0.721ns (76.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.596     1.515    btnu/clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  btnu/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.128     1.643 r  btnu/Q3_reg/Q
                         net (fo=2, routed)           0.159     1.803    btnu/Q3
    SLICE_X5Y81          LUT2 (Prop_lut2_I1_O)        0.095     1.898 f  btnu/FSM_onehot_stare_curenta[9]_i_2/O
                         net (fo=49, routed)          0.562     2.459    FSM/AR[0]
    SLICE_X9Y76          FDCE                                         f  FSM/counter1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnu/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/counter2_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.944ns  (logic 0.223ns (23.624%)  route 0.721ns (76.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.596     1.515    btnu/clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  btnu/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.128     1.643 r  btnu/Q3_reg/Q
                         net (fo=2, routed)           0.159     1.803    btnu/Q3
    SLICE_X5Y81          LUT2 (Prop_lut2_I1_O)        0.095     1.898 f  btnu/FSM_onehot_stare_curenta[9]_i_2/O
                         net (fo=49, routed)          0.562     2.459    FSM/AR[0]
    SLICE_X9Y76          FDCE                                         f  FSM/counter2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnu/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/counter1_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.997ns  (logic 0.223ns (22.358%)  route 0.774ns (77.642%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.596     1.515    btnu/clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  btnu/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.128     1.643 r  btnu/Q3_reg/Q
                         net (fo=2, routed)           0.159     1.803    btnu/Q3
    SLICE_X5Y81          LUT2 (Prop_lut2_I1_O)        0.095     1.898 f  btnu/FSM_onehot_stare_curenta[9]_i_2/O
                         net (fo=49, routed)          0.615     2.513    FSM/AR[0]
    SLICE_X8Y77          FDCE                                         f  FSM/counter1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnu/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/counter1_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.997ns  (logic 0.223ns (22.358%)  route 0.774ns (77.642%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.596     1.515    btnu/clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  btnu/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.128     1.643 r  btnu/Q3_reg/Q
                         net (fo=2, routed)           0.159     1.803    btnu/Q3
    SLICE_X5Y81          LUT2 (Prop_lut2_I1_O)        0.095     1.898 f  btnu/FSM_onehot_stare_curenta[9]_i_2/O
                         net (fo=49, routed)          0.615     2.513    FSM/AR[0]
    SLICE_X8Y77          FDCE                                         f  FSM/counter1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnu/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/counter2_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.997ns  (logic 0.223ns (22.358%)  route 0.774ns (77.642%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.596     1.515    btnu/clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  btnu/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.128     1.643 r  btnu/Q3_reg/Q
                         net (fo=2, routed)           0.159     1.803    btnu/Q3
    SLICE_X5Y81          LUT2 (Prop_lut2_I1_O)        0.095     1.898 f  btnu/FSM_onehot_stare_curenta[9]_i_2/O
                         net (fo=49, routed)          0.615     2.513    FSM/AR[0]
    SLICE_X8Y77          FDCE                                         f  FSM/counter2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnu/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/counter2_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.997ns  (logic 0.223ns (22.358%)  route 0.774ns (77.642%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.596     1.515    btnu/clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  btnu/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.128     1.643 r  btnu/Q3_reg/Q
                         net (fo=2, routed)           0.159     1.803    btnu/Q3
    SLICE_X5Y81          LUT2 (Prop_lut2_I1_O)        0.095     1.898 f  btnu/FSM_onehot_stare_curenta[9]_i_2/O
                         net (fo=49, routed)          0.615     2.513    FSM/AR[0]
    SLICE_X8Y77          FDCE                                         f  FSM/counter2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/FSM_onehot_stare_curenta_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.081ns  (logic 1.437ns (69.059%)  route 0.644ns (30.941%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.593     1.512    FSM/clk_IBUF_BUFG
    SLICE_X5Y78          FDCE                                         r  FSM/FSM_onehot_stare_curenta_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDCE (Prop_fdce_C_Q)         0.141     1.653 f  FSM/FSM_onehot_stare_curenta_reg[4]/Q
                         net (fo=11, routed)          0.169     1.822    FSM/Q[4]
    SLICE_X5Y78          LUT6 (Prop_lut6_I2_O)        0.045     1.867 r  FSM/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.475     2.342    led_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.593 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.593    led[3]
    N14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 afisor/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.256ns  (logic 1.422ns (63.049%)  route 0.834ns (36.951%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.599     1.518    afisor/clk_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  afisor/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  afisor/counter_reg[16]/Q
                         net (fo=21, routed)          0.230     1.890    afisor/sel0[2]
    SLICE_X1Y82          LUT3 (Prop_lut3_I2_O)        0.045     1.935 r  afisor/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.603     2.538    an_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.774 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.774    an[0]
    J17                                                               r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 afisor/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.412ns  (logic 1.437ns (59.569%)  route 0.975ns (40.431%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.598     1.517    afisor/clk_IBUF_BUFG
    SLICE_X4Y83          FDRE                                         r  afisor/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 f  afisor/counter_reg[15]/Q
                         net (fo=36, routed)          0.582     2.240    afisor/sel0[1]
    SLICE_X2Y77          LUT3 (Prop_lut3_I1_O)        0.045     2.285 r  afisor/an_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.393     2.678    an_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.929 r  an_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.929    an[4]
    P14                                                               r  an[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            51 Endpoints
Min Delay            51 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            FSM/sold_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.001ns  (logic 1.091ns (18.179%)  route 4.910ns (81.821%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  sw_IBUF[9]_inst/O
                         net (fo=2, routed)           4.910     5.877    FSM/sw_IBUF[9]
    SLICE_X3Y80          LUT6 (Prop_lut6_I4_O)        0.124     6.001 r  FSM/sold[9]_i_1/O
                         net (fo=1, routed)           0.000     6.001    FSM/sold[9]_i_1_n_0
    SLICE_X3Y80          FDRE                                         r  FSM/sold_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.594     5.017    FSM/clk_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  FSM/sold_reg[9]/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            FSM/sold_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.849ns  (logic 1.106ns (18.909%)  route 4.743ns (81.091%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  sw_IBUF[8]_inst/O
                         net (fo=2, routed)           4.743     5.725    FSM/sw_IBUF[8]
    SLICE_X3Y80          LUT6 (Prop_lut6_I4_O)        0.124     5.849 r  FSM/sold[8]_i_1/O
                         net (fo=1, routed)           0.000     5.849    FSM/sold[8]_i_1_n_0
    SLICE_X3Y80          FDRE                                         r  FSM/sold_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.594     5.017    FSM/clk_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  FSM/sold_reg[8]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            FSM/sold_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.564ns  (logic 1.591ns (28.586%)  route 3.974ns (71.414%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  sw_IBUF[12]_inst/O
                         net (fo=2, routed)           3.974     5.440    FSM/sw_IBUF[12]
    SLICE_X3Y81          LUT6 (Prop_lut6_I4_O)        0.124     5.564 r  FSM/sold[12]_i_1/O
                         net (fo=1, routed)           0.000     5.564    FSM/sold[12]_i_1_n_0
    SLICE_X3Y81          FDRE                                         r  FSM/sold_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.595     5.018    FSM/clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  FSM/sold_reg[12]/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            FSM/bet_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.521ns  (logic 0.982ns (17.787%)  route 4.539ns (82.213%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  sw_IBUF[8]_inst/O
                         net (fo=2, routed)           4.539     5.521    FSM/sw_IBUF[8]
    SLICE_X2Y80          FDRE                                         r  FSM/bet_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.594     5.017    FSM/clk_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  FSM/bet_reg[8]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            FSM/bet_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.511ns  (logic 1.467ns (26.610%)  route 4.045ns (73.390%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  sw_IBUF[12]_inst/O
                         net (fo=2, routed)           4.045     5.511    FSM/sw_IBUF[12]
    SLICE_X5Y81          FDRE                                         r  FSM/bet_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.593     5.016    FSM/clk_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  FSM/bet_reg[12]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            FSM/bet_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.231ns  (logic 0.967ns (18.487%)  route 4.264ns (81.513%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  sw_IBUF[9]_inst/O
                         net (fo=2, routed)           4.264     5.231    FSM/sw_IBUF[9]
    SLICE_X5Y80          FDRE                                         r  FSM/bet_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.592     5.015    FSM/clk_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  FSM/bet_reg[9]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            FSM/sold_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.890ns  (logic 1.648ns (42.368%)  route 2.242ns (57.632%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  sw_IBUF[15]_inst/O
                         net (fo=2, routed)           2.242     3.766    FSM/sw_IBUF[15]
    SLICE_X1Y81          LUT6 (Prop_lut6_I4_O)        0.124     3.890 r  FSM/sold[15]_i_2/O
                         net (fo=1, routed)           0.000     3.890    FSM/sold[15]_i_2_n_0
    SLICE_X1Y81          FDRE                                         r  FSM/sold_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.595     5.018    FSM/clk_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  FSM/sold_reg[15]/C

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            FSM/sold_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.652ns  (logic 1.626ns (44.523%)  route 2.026ns (55.477%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    T13                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sw_IBUF[11]_inst/O
                         net (fo=2, routed)           2.026     3.528    FSM/sw_IBUF[11]
    SLICE_X1Y80          LUT6 (Prop_lut6_I4_O)        0.124     3.652 r  FSM/sold[11]_i_1/O
                         net (fo=1, routed)           0.000     3.652    FSM/sold[11]_i_1_n_0
    SLICE_X1Y80          FDRE                                         r  FSM/sold_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.594     5.017    FSM/clk_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  FSM/sold_reg[11]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            FSM/sold_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.651ns  (logic 1.602ns (43.868%)  route 2.049ns (56.132%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           2.049     3.527    FSM/sw_IBUF[0]
    SLICE_X1Y78          LUT6 (Prop_lut6_I4_O)        0.124     3.651 r  FSM/sold[0]_i_1/O
                         net (fo=1, routed)           0.000     3.651    FSM/sold[0]_i_1_n_0
    SLICE_X1Y78          FDRE                                         r  FSM/sold_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.593     5.016    FSM/clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  FSM/sold_reg[0]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            FSM/sold_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.448ns  (logic 1.634ns (47.384%)  route 1.814ns (52.616%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  sw_IBUF[14]_inst/O
                         net (fo=2, routed)           1.814     3.324    FSM/sw_IBUF[14]
    SLICE_X1Y81          LUT6 (Prop_lut6_I4_O)        0.124     3.448 r  FSM/sold[14]_i_1/O
                         net (fo=1, routed)           0.000     3.448    FSM/sold[14]_i_1_n_0
    SLICE_X1Y81          FDRE                                         r  FSM/sold_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.595     5.018    FSM/clk_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  FSM/sold_reg[14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM/counter1_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM/rez3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.430ns  (logic 0.195ns (45.304%)  route 0.235ns (54.696%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDCE                         0.000     0.000 r  FSM/counter1_reg[0]/C
    SLICE_X9Y76          FDCE (Prop_fdce_C_Q)         0.195     0.195 r  FSM/counter1_reg[0]/Q
                         net (fo=8, routed)           0.235     0.430    FSM/counter1_reg[0]
    SLICE_X6Y76          FDRE                                         r  FSM/rez3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.859     2.024    FSM/clk_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  FSM/rez3_reg[0]/C

Slack:                    inf
  Source:                 FSM/counter1_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM/rez2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.483ns  (logic 0.195ns (40.348%)  route 0.288ns (59.652%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDCE                         0.000     0.000 r  FSM/counter1_reg[0]/C
    SLICE_X9Y76          FDCE (Prop_fdce_C_Q)         0.195     0.195 r  FSM/counter1_reg[0]/Q
                         net (fo=8, routed)           0.288     0.483    FSM/counter1_reg[0]
    SLICE_X7Y77          FDRE                                         r  FSM/rez2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.861     2.026    FSM/clk_IBUF_BUFG
    SLICE_X7Y77          FDRE                                         r  FSM/rez2_reg[0]/C

Slack:                    inf
  Source:                 FSM/counter1_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM/rez_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.491ns  (logic 0.195ns (39.740%)  route 0.296ns (60.260%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDCE                         0.000     0.000 r  FSM/counter1_reg[0]/C
    SLICE_X9Y76          FDCE (Prop_fdce_C_Q)         0.195     0.195 r  FSM/counter1_reg[0]/Q
                         net (fo=8, routed)           0.296     0.491    FSM/counter1_reg[0]
    SLICE_X7Y76          FDRE                                         r  FSM/rez_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.859     2.024    FSM/clk_IBUF_BUFG
    SLICE_X7Y76          FDRE                                         r  FSM/rez_reg[0]/C

Slack:                    inf
  Source:                 FSM/counter1_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM/rez1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.195ns (35.874%)  route 0.349ns (64.126%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDCE                         0.000     0.000 r  FSM/counter1_reg[0]/C
    SLICE_X9Y76          FDCE (Prop_fdce_C_Q)         0.195     0.195 r  FSM/counter1_reg[0]/Q
                         net (fo=8, routed)           0.349     0.544    FSM/counter1_reg[0]
    SLICE_X6Y77          FDRE                                         r  FSM/rez1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.861     2.026    FSM/clk_IBUF_BUFG
    SLICE_X6Y77          FDRE                                         r  FSM/rez1_reg[0]/C

Slack:                    inf
  Source:                 FSM/counter2_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM/rez2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.623ns  (logic 0.301ns (48.309%)  route 0.322ns (51.691%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDCE                         0.000     0.000 r  FSM/counter2_reg[3]/C
    SLICE_X8Y77          FDCE (Prop_fdce_C_Q)         0.202     0.202 r  FSM/counter2_reg[3]/Q
                         net (fo=2, routed)           0.099     0.301    FSM/counter2_reg[3]
    SLICE_X8Y77          LUT2 (Prop_lut2_I0_O)        0.099     0.400 r  FSM/rez2[3]_i_2/O
                         net (fo=4, routed)           0.224     0.623    FSM/rez2[3]_i_2_n_0
    SLICE_X7Y77          FDRE                                         r  FSM/rez2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.861     2.026    FSM/clk_IBUF_BUFG
    SLICE_X7Y77          FDRE                                         r  FSM/rez2_reg[3]/C

Slack:                    inf
  Source:                 FSM/counter2_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM/rez_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.677ns  (logic 0.301ns (44.461%)  route 0.376ns (55.539%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDCE                         0.000     0.000 r  FSM/counter2_reg[3]/C
    SLICE_X8Y77          FDCE (Prop_fdce_C_Q)         0.202     0.202 r  FSM/counter2_reg[3]/Q
                         net (fo=2, routed)           0.099     0.301    FSM/counter2_reg[3]
    SLICE_X8Y77          LUT2 (Prop_lut2_I0_O)        0.099     0.400 r  FSM/rez2[3]_i_2/O
                         net (fo=4, routed)           0.277     0.677    FSM/rez2[3]_i_2_n_0
    SLICE_X7Y76          FDRE                                         r  FSM/rez_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.859     2.024    FSM/clk_IBUF_BUFG
    SLICE_X7Y76          FDRE                                         r  FSM/rez_reg[3]/C

Slack:                    inf
  Source:                 FSM/counter2_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM/rez1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.683ns  (logic 0.301ns (44.049%)  route 0.382ns (55.951%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDCE                         0.000     0.000 r  FSM/counter2_reg[3]/C
    SLICE_X8Y77          FDCE (Prop_fdce_C_Q)         0.202     0.202 r  FSM/counter2_reg[3]/Q
                         net (fo=2, routed)           0.099     0.301    FSM/counter2_reg[3]
    SLICE_X8Y77          LUT2 (Prop_lut2_I0_O)        0.099     0.400 r  FSM/rez2[3]_i_2/O
                         net (fo=4, routed)           0.284     0.683    FSM/rez2[3]_i_2_n_0
    SLICE_X6Y77          FDRE                                         r  FSM/rez1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.861     2.026    FSM/clk_IBUF_BUFG
    SLICE_X6Y77          FDRE                                         r  FSM/rez1_reg[3]/C

Slack:                    inf
  Source:                 FSM/counter2_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM/rez_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.696ns  (logic 0.240ns (34.503%)  route 0.456ns (65.497%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDCE                         0.000     0.000 r  FSM/counter2_reg[1]/C
    SLICE_X9Y76          FDCE (Prop_fdce_C_Q)         0.195     0.195 r  FSM/counter2_reg[1]/Q
                         net (fo=4, routed)           0.231     0.426    FSM/counter2_reg[1]
    SLICE_X9Y76          LUT2 (Prop_lut2_I0_O)        0.045     0.471 r  FSM/rez2[1]_i_1/O
                         net (fo=4, routed)           0.224     0.696    FSM/rez2[1]_i_1_n_0
    SLICE_X7Y76          FDRE                                         r  FSM/rez_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.859     2.024    FSM/clk_IBUF_BUFG
    SLICE_X7Y76          FDRE                                         r  FSM/rez_reg[1]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            btnu/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.703ns  (logic 0.254ns (36.054%)  route 0.450ns (63.946%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           0.450     0.703    btnu/btn_IBUF[0]
    SLICE_X2Y83          FDRE                                         r  btnu/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.870     2.035    btnu/clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  btnu/Q1_reg/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            btnd/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.721ns  (logic 0.256ns (35.467%)  route 0.465ns (64.533%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  btn_IBUF[2]_inst/O
                         net (fo=1, routed)           0.465     0.721    btnd/btn_IBUF[0]
    SLICE_X2Y81          FDRE                                         r  btnd/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.868     2.033    btnd/clk_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  btnd/Q1_reg/C





