make[1]: Entering directory `/afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm'
test -d logs_icc2	|| mkdir logs_icc2
date > setup
icc2_shell  -f ./rm_icc2_pnr_scripts/init_design.tcl | tee -i logs_icc2/init_design.log



                              IC Compiler II (TM)

             Version P-2019.03-SP1 for linux64 - Apr 25, 2019 -SLE

                    Copyright (c) 1988 - 2019 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

##########################################################################################
# Tool: IC Compiler II
# Script: init_design.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
source -echo ./rm_setup/icc2_pnr_setup.tcl 
puts "RM-info : Running script [info script]\n"
RM-info : Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_setup/icc2_pnr_setup.tcl

##########################################################################################
# Tool: IC Compiler II
# Script: icc2_pnr_setup.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
source -echo ./rm_setup/icc2_common_setup.tcl 
puts "RM-info : Running script [info script]\n"
RM-info : Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_setup/icc2_common_setup.tcl

set TECH_HOME "/afs/eos.ncsu.edu/lockers/research/ece/wdavis/tech"
set DCRM_RESULTS_DIR "../dcrm/results"
##########################################################################################
# Tool: IC Compiler II
# Script: icc2_common_setup.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
##########################################################################################
## Required variables
## These variables must be correctly filled in for the flow to run properly
##########################################################################################
set DESIGN_NAME 		"CORTEXM0DS" ;# Required; name of the design to be worked on; also used as the block name when scripts save or copy a block
set LIBRARY_SUFFIX		"" ;# Suffix for the design library name ; default is unspecified   
set DESIGN_LIBRARY 		"${DESIGN_NAME}${LIBRARY_SUFFIX}" ;# Name of the design library; default is ${DESIGN_NAME}${LIBRARY_SUFFIX}
set REFERENCE_LIBRARY 		"${TECH_HOME}/ece720/Nangate_15nm_OCL_ICC2_LibPrep_v2014_06/icc2_cell_lib/NanGate_15nm_OCL.ndm"	;# Required; a list of reference libraries for the design library.
;#	for library configuration flow (LIBRARY_CONFIGURATION_FLOW set to true below): 
;#		- specify the list of physical source files to be used for library configuration during create_lib
;# 	for hierarchical designs using bottom-up flows: include subblock design libraries in the list;
;# 	for hierarchical designs using ETMs: include the ETM library in the list.
;# 		- If unpack_rm_dirs.pl is used to create dir structures for hierarchical designs, 
;#		  in order to transition between hierarchical DP and hierarchical PNR flows properly, 
;#		  absolute paths are a requirement.
set COMPRESS_LIBS               "false" ;# Save libs as compressed NDM; only used in DP.
set VERILOG_NETLIST_FILES	"${DCRM_RESULTS_DIR}/${DESIGN_NAME}.mapped.v"	;# Verilog netlist files;
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
set UPF_FILE 			""	;# A UPF file
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
;#          for hierarchical designs using ETMs, load the block upf file
;#          for each sub-block linked to ETM, include the following line in the UPF_FILE 
;#              load_upf block.upf -scope block_instance_name
set UPF_SUPPLEMENTAL_FILE	""      ;# The supplemental UPF file. Only needed if you are running golden UPF flow, in which case, you need both UPF_FILE and this.
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
;#	    If UPF_SUPPLEMENTAL_FILE is specified, scripts assume golden UPF flow. load_upf and save_upf commands will be different.	
set TCL_PARASITIC_SETUP_FILE	""	;# Specify a Tcl script to read in your TLU+ files by using the read_parasitic_tech command;
;# refer to the example in templates/init_design.read_parasitic_tech_example.tcl 
set TCL_MCMM_SETUP_FILE		"${DCRM_RESULTS_DIR}/ICC2_files/${DESIGN_NAME}.MCMM/top.tcl"	;# Specify a Tcl script to create your corners, modes, scenarios and load respective constraints;
;# two examples are provided in templates/: 
;# init_design.mcmm_example.explicit.tcl: provide mode, corner, and scenario constraints; create modes, corners, 
;# and scenarios; source mode, corner, and scenario constraints, respectively 
;# init_design.mcmm_example.auto_expanded.tcl: provide constraints for the scenarios; create modes, corners, 
;# and scenarios; source scenario constraints which are then expanded to associated modes and corners
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
set TECH_FILE 			"${TECH_HOME}/ece720/Nangate_15nm_OCL_Milkyway_v2014_06/FreePDK15.tf" 	;# A technology file; TECH_FILE and TECH_LIB are mutually exclusive ways to specify technology information; 
;# TECH_FILE is recommended, although TECH_LIB is also supported in ICC2 RM. 
set TECH_LIB			""	;# Specify the reference library to be used as a dedicated technology library;
;# as a best practice, please list it as the first library in the REFERENCE_LIBRARY list 
set TECH_LIB_INCLUDES_TECH_SETUP_INFO true 
;# Indicate whether TECH_LIB contains technology setup information such as routing layer direction, offset, 
;# site default, and site symmetry, etc. TECH_LIB may contain this information if loaded during library prep.
;# true|false; this variable is associated with TECH_LIB. 
set TCL_TECH_SETUP_FILE		"init_design.tech_setup.tcl"
;# Specify a TCL script for setting routing layer direction, offset, site default, and site symmetry list, etc.
;# init_design.tech_setup.tcl is the default. Use it as a template or provide your own script.
;# This script will only get sourced if the following conditions are met: 
;# (1) TECH_FILE is specified (2) TECH_LIB is specified && TECH_LIB_INCLUDES_TECH_SETUP_INFO is false 
set ROUTING_LAYER_DIRECTION_OFFSET_LIST "   {M1 vertical 0.0}   {MINT1 horizontal 0.0}   {MINT2 vertical 0.0}   {MINT3 horizontal 0.0}   {MINT4 vertical 0.0}   {MINT5 horizontal 0.0}   {MSMG1 vertical 0.0}   {MSMG2 horizontal 0.0}   {MSMG3 vertical 0.0}   {MSMG4 horizontal 0.0}   {MSMG5 vertical 0.0}   {MG1 horizontal 0.0}   {MG2 vertical 0.0} "
;# Specify the routing layers as well as their direction and offset in a list of space delimited pairs;
;# This variable should be defined for all metal routing layers in technology file;
;# Syntax is "{metal_layer_1 direction offset} {metal_layer_2 direction offset} ...";
;# It is required to at least specify metal layers and directions. Offsets are optional. 
;# Example1 is with offsets specified: "{M1 vertical 0.2} {M2 horizontal 0.0} {M3 vertical 0.2}"
;# Example2 is without offsets specified: "{M1 vertical} {M2 horizontal} {M3 vertical}"
##########################################################################################
## Optional variables
## Specify these variables if the corresponding functions are desired 
##########################################################################################
set DESIGN_LIBRARY_SCALE_FACTOR	"1000"	;# Specify the length precision for the library. Length precision for the design
;# library and its ref libraries must be identical. Tool default is 10000, which
;# implies one unit is one Angstrom or 0.1nm.
set UPF_UPDATE_SUPPLY_SET_FILE	""	;# A UPF file to resolve UPF supply sets
set DEF_FLOORPLAN_FILES		""	;# DEF files which contain the floorplan information;
;# 	for DP: not required
;# 	for PNR: required if INIT_DESIGN_INPUT = ASCII in icc2_pnr_setup.tcl and neither TCL_FLOORPLAN_FILE or 
;#		 initialize_floorplan is used; DEF_FLOORPLAN_FILES and TCL_FLOORPLAN_FILE are mutually exclusive;
;# 	         not required if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM
set DEF_SCAN_FILE		"${DCRM_RESULTS_DIR}/${DESIGN_NAME}.mapped.scandef"	;# A scan DEF file for scan chain information;
;# 	for PNR: not required if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM, as SCANDEF is expected to be loaded already
set DEF_SITE_NAME_PAIRS		{}	;# A list of site name pairs for read_def -convert; 
;# specify site name pairs with from_site first followed by to_site;
;# Example: set DEF_SITE_NAME_PAIRS {{from_site_1 to_site_1} {from_site_2 to_site_2}} 	
set SITE_DEFAULT		""	;# Specify the default site name if there are multiple site defs in the technology file;
;# this is to be used by initialize_floorplan command; example: set SITE_DEFAULT "unit";
;# this is applied in the init_design.tech_setup.tcl script 
set SITE_SYMMETRY_LIST	""		;# Specify a list of site def and its symmetry value;
;# this is to be used by read_def or initialize_floorplan command to control the site symmetry;
;# example: set SITE_SYMMETRY_LIST "{unit Y} {unit1 Y}"; this is applied in the init_design.tech_setup.tcl script 
set MIN_ROUTING_LAYER		"M1"	;# Min routing layer name; normally should be specified; otherwise tool can use all metal layers
set MAX_ROUTING_LAYER		"MINT5"	;# Max routing layer name; normally should be specified; otherwise tool can use all metal layers
set LIBRARY_CONFIGURATION_FLOW	false	;# Set it to true enables library configuration flow which calls the library manager under the hood to generate .nlibs, 
;# save them to disk, and automatically link them to the design.
;# Requires LINK_LIBRARY to be specified with .db files and REFERENCE_LIBRARY to be specified with physical
;# source files for the library configuration flow. Also search_path (in icc2_pnr_setup.tcl) should include paths 
;# to these .db and physical source files.
set LINK_LIBRARY		""	;# Specify .db files;
;# 	for running VC-LP (vc_lp.tcl) and Formality (fm.tcl): required
;# 	for ICC-II without LIBRARY_CONFIGURATION_FLOW enabled: not required
;#	for ICC-II with LIBRARY_CONFIGURATION_FLOW enabled: required; 
;#      	- the .db files specified will be used for the library configuration under the hood during create_lib 
##########################################################################################
## Variables related to flow controls of flat PNR, hierarchical PNR and transition with DP
##########################################################################################
set DESIGN_STYLE		"flat"	;# Specify the design style; flat|hier; default is flat; 
;# specify flat for a totally flat flow (flat PNR for short) and 
;# specify hier for a hierarchical flow (hier PNR for short);
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR: this should set to flat (default)
;#	for DP: not used 
set PHYSICAL_HIERARCHY_LEVEL	"" 	;# Specify the current level of hierarchy for the hierarchical PNR flow; top|intermediate|bottom;
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR and for DP: not used.
set RELEASE_DIR_DP		"" 	;# Specify the release directory of DP RM; 
;# this is where init_design.tcl of PNR flow gets DP RM released libraries;
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR: required if INIT_DESIGN_INPUT = DP_RM_NDM, as init_design.tcl needs to know where DP RM libraries are
;#	for DP: not used 
set RELEASE_LABEL_NAME_DP 	"for_pnr"	
;# Specify the label name of the block in the DP RM released library;
;# this is the label name which init_design.tcl of PNR flow will open. 
set RELEASE_DIR_PNR		"" 	;# Specify the release directory of PNR RM; 
;# this is where the init_design.tcl of hierarchical PNR flow gets the sub-block libraries;	
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR and for DP: not used.
##########################################################################################
## Variables related to REDHAWK ANALYSIS FUSION
##########################################################################################
set REDHAWK_SEARCH_PATH		"" 	;# Required. Search path to the NDM, reference libraries, and etc.
puts "RM-info : Completed script [info script]\n"
RM-info : Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_setup/icc2_common_setup.tcl

########################################################################################## 
## Variables for init_design inputs (used by init_design.tcl)
##########################################################################################
set INIT_DESIGN_INPUT 		"ASCII"	;# Specify one of the 3 options: ASCII | DC_ASCII | DP_RM_NDM; default is ASCII.
;# 1.ASCII: assumes all design input files are ASCII and will read them in individually.
;# 2.DC_ASCII: for design transfer from DC using the write_icc2_files command;
;#   sources ${DCRM_RESULTS_DIR}/${DCRM_FINAL_DESIGN_ICC2}/${DESIGN_NAME}.icc2_script.tcl;
;#   you can change the default of DC_RESULTS_DIR and DCRM_FINAL_DESIGN_ICC2 below;
;#   commonly used in combination with SPG flow (set PLACE_OPT_SPG_FLOW true below)  
;# 3.DP_RM_NDM: if ICC2-DP-RM is completed, you can take its NDM outputs and skip the design creation steps;
;#   for PNR flat (DESIGN_STYLE set to flat), script copies the design library from ICC2-DP-RM release 
;#   area (specified by RELEASE_DIR_DP) and opens design;    
;#   for PNR hier flow (DESIGN_STYLE set to hier), script will either copy design library 
;#   from ICC2-DP-RM release area or in addition to that, copy design library of the child blocks from PNR
;#   release area (specified by RELEASE_DIR_PNR), and then open design.
#set DCRM_RESULTS_DIR  		"./results" ;# used by DC_ASCII to specify DC-RM output directory. Default is results.   
;# (Rhett Davis) Moved this variable to icc2_common_setup.tcl for use with DP flow
set DCRM_FINAL_DESIGN_ICC2 	"ICC2_files" ;# output directory name generated by DC-RM's write_icc2_files command;
;# only valid if you specify DC_ASCII for INIT_DESIGN_INPUT;
;# The directory contains verilog, floorplan, scenario settings, and constraints from DC
;# in a format that IC Compiler II can source.    
set POCV_CORNER_FILE_MAPPING_LIST 	"" ;# a list of corner and its associated POCV file in pairs, as POCV is corner dependant;
;# same corner can have multiple corresponding files;
;# example: set POCV_CORNER_FILE_MAPPING_LIST "{corner1 file1a} {corner1 file1b} {corner2 file2}";
;# in the example, file1a and file1b will be loaded for corner1, file2 will be loaded for corner2.
;# Note: POCV_CORNER_FILE_MAPPING_LIST will take precedence if AOCV_CORNER_TABLE_MAPPING_LIST is also specified
set AOCV_CORNER_TABLE_MAPPING_LIST 	"" ;# a list of corner and its associated AOCV table in pairs, as AOCV is corner dependant;
;# same corner can have multiple corresponding tables;
;# example: set AOCV_CORNER_TABLE_MAPPING_LIST "{corner1 table1a} {corner1 table1b} {corner2 table2}";
;# in the example, table1a and table1b will be loaded for corner1, table2 will be loaded for corner2.
set TCL_PAD_CONSTRAINTS_FILE		"" ;# a Tcl script for your pad constraint commands used by place_io of 
;# templates/init_design.flat_design_planning_example.tcl sourced by init_design.tcl
set TCL_MV_SETUP_FILE			"" ;# a Tcl script placeholder for your MV setup commands,such as create_voltage_area, 
;# placement bound, power switch creation and level shifter insertion, etc;
;# refer to templates/init_design.power_switch_example.tcl for sample commands   
set TCL_PG_CREATION_FILE		"" ;# a Tcl script placeholder for your power ground network creation commands,
;# such as create_pg*, set_pg_strategy, compile_pg, etc;
set TCL_FLOORPLAN_FILE			"rm_setup/floorplan.tcl" ;# Tcl floorplan file written by the write_floorplan command; for example, floorplan/floorplan.tcl;
;# TCL_FLOORPLAN_FILE and DEF_FLOORPLAN_FILES are mutually exclusive; please specify only one of them;
;# Not effective if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM.
;# The write_floorplan command writes a floorplan.tcl Tcl script and a floorplan.def DEF file;
;# reading floorplan.tcl alone can restore the entire floorplan - refer to write_floorplan man for more details  
set TCL_ADDITIONAL_FLOORPLAN_FILE 	"" ;# a supplementary Tcl constraint file; sourced after DEF_FLOORPLAN_FILE or TCL_FLOORPLAN_FILE is read, 
;# or initialize_floorplan is done; can be used to cover additional floorplan constructs, 
;# such as bounds, pin guides, or route guides, etc; not valid if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM.
set TCL_USER_INIT_DESIGN_POST_SCRIPT ""	;# An optional Tcl file to be sourced at the very end of init_design.tcl before save_block.
########################################################################################## 
## Variables for constraints or settings that impact multiple steps (used across flow)
##########################################################################################
set TCL_PLACEMENT_SPACING_LABEL_RULE_FILE "" ;# A file to specify your placement spacing labels and rules.
;# Example : set_placement_spacing_label -name X -side both -lib_cells [get_lib_cells -of [get_cells]]
;# Example : set_placement_spacing_rule -labels {X SNPS_BOUNDARY} {0 1}
set SAIF_FILE				"" ;# Specify a SAIF file for accurate power computation for features such as
;# total power (opt.power.mode set to total) and enhanced low power placement (place.coarse.enhanced_low_power_effort).
;# sourced at the beginning of place_opt.tcl
set SAIF_FILE_POWER_SCENARIO		"" ;# SAIF_FILE related; specify a power scenario where the SAIF is to be applied
set SAIF_FILE_SOURCE_INSTANCE		"" ;# SAIF_FILE related; name of the instance of the current design as it appears in SAIF file.
set SAIF_FILE_TARGET_INSTANCE		"" ;# SAIF_FILE related; name of the target instance on which activity is to be annotated.
set OPTIMIZATION_FREEZE_PORT_LIST 	"" ;# List of cells (for ex, clock gen modules, or customized logics that should not be touched) to which freeze_clock_ports 
;# and freeze_data_ports attribute will be set to prevent optimization from modifying their port signature; 
;# especially useful if you do formal verification by modules. 
;# Sets opt.dft.hier_preservation to true and runs set_freeze_port -all on the specified cells.
set TCL_USER_CONNECT_PG_NET_SCRIPT ""	;# An optional Tcl file for customized connect_pg_net command and options, such as for bias pins of cells added by opto;
;# sourced by all the main scripts prior to the save_block command
# ---------------------------------
# Lib cell purpose restrictions
# ---------------------------------
set TCL_LIB_CELL_PURPOSE_FILE 		"set_lib_cell_purpose.tcl" ;# A Tcl file which applies lib cell purpose related restrictions;
;# You can specify it with your own customized script	
;# RM default is set_lib_cell_purpose.tcl which includes the following restrictions, each controlled by
;# an individual variable : dont use cells (TCL_LIB_CELL_DONT_USE_FILE), tie cells (TIE_LIB_CELL_PATTERN_LIST), 
;# hold fixing (HOLD_FIX_LIB_CELL_PATTERN_LIST), CTS (CTS_LIB_CELL_PATTERN_LIST) and CTS-exclusive cells (CTS_ONLY_LIB_CELL_PATTERN_LIST). 
## The following 5 *_LIB_CELL_* variables are only applicable if set_lib_cell_purpose.tcl is used for lib cell purpose restrictions.
#  If you do not plan to use set_lib_cell_purpose.tcl, specify TCL_LIB_CELL_PURPOSE_FILE with your own file and you don't have to specify the following variables.
set TCL_LIB_CELL_DONT_USE_FILE 		"" ;# A Tcl file for customized don't use ("set_lib_cell_purpose -exclude <purpose>" commands).
;# The file is to be sourced in set_lib_cell_purpose.tcl, which is the default script for handling lib cell 
;# purpose restrictions specified by the variable TCL_LIB_CELL_PURPOSE_FILE above.
;# It only takes effect if TCL_LIB_CELL_PURPOSE_FILE is set to the default value set_lib_cell_purpose.tcl
set TIE_LIB_CELL_PATTERN_LIST 		"" ;# A list of TIE lib cell patterns to be included for optimization;
;# Example : set TIE_LIB_CELL_PATTERN_LIST "*/TIE* */ttt*"
set HOLD_FIX_LIB_CELL_PATTERN_LIST 	"" ;# A list of hold time fixing lib cell patterns to be included only for hold
set CTS_LIB_CELL_PATTERN_LIST 		"" ;# List of CTS lib cell patterns to be used by CTS; 
;# please include repeaters, always-on repeaters (for MV-CTS), 
;# and gates (for sizing pre-existing gates)/always-on buffers;
;# Please also include flops as CCD can size flops to improve timing.
;# example : set CTS_LIB_CELL_PATTERN_LIST "*/NBUF* */AOBUF* */AOINV* */SDFF*"
set CTS_ONLY_LIB_CELL_PATTERN_LIST 	"" ;# List of CTS lib cell patterns to be used by CTS "exclusively", such as clock specific
;# buffers and inverters. Please be aware that these cells will be applied with only cts 
;# purpose and nothing else. If you want to use these lib cells for other purposes, 
;# such as optimization and hold, specify them in CTS_LIB_CELL_PATTERN_LIST instead
# ---------------------------------
# Clock NDR
# ---------------------------------
set TCL_CTS_NDR_RULE_FILE 		"cts_ndr.tcl" ;# Specify a script for clock NDR creation and association, to be sourced at place_opt
;# By default the variable is set to cts_ndr.tcl, which is an RM provided example.
;# Important: to use the example script, you must also specify CTS_NDR_RULE_NAME, CTS_INTERNAL_NDR_RULE_NAME,
;# or CTS_LEAF_NDR_RULE_NAME (see below for details), otherwise the script won't do anything.
## Note: the CTS_*NDR* variables below are only applicable if TCL_CTS_NDR_RULE_FILE is set to the RM provided example script. 
## If you specify your own script for TCL_CTS_NDR_RULE_FILE, variables below will not be used.
## For root clock nets
set CTS_NDR_RULE_NAME			"" ;# Specify a clock NDR rule for root nets;
;# required for the example script to work on the root and internal nets.
;# Below are the 3 predefined rules supported:  
;# rm_2w2s : double width double spacing 
;# rm_2w2s_shield_default : double width double spacing + shielding with default width and spacing
;# rm_2w2s_shield_list : double width double spacing + shielding with customized per layer width and spacing
set CTS_NDR_SHIELDING_LAYER_WIDTH_LIST 	"" ;# A list of layer_name shield_width ,for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_NDR_RULE_NAME.
set CTS_NDR_SHIELDING_LAYER_SPACING_LIST "" ;# A list of layer_name shield_spacing, for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_NDR_RULE_NAME.
set CTS_NDR_MIN_ROUTING_LAYER		"" ;# Min routing layer for set_clock_routing_rules to which CTS_NDR_RULE_NAME is applied. 
set CTS_NDR_MAX_ROUTING_LAYER		"" ;# Max routing layer for set_clock_routing_rules to which CTS_NDR_RULE_NAME is applied.
## For internal clock nets (by default same values as with the root clock nets)
set CTS_INTERNAL_NDR_RULE_NAME		"$CTS_NDR_RULE_NAME" ;# Specify a clock NDR rule for internal nets; default is same as CTS_NDR_RULE_NAME;
;# required for the example script to work on the internal nets.
;# Below are the 3 predefined rules supported:  
;# rm_2w2s : double width double spacing 
;# rm_2w2s_shield_default : double width double spacing + shielding with default width and spacing
;# rm_2w2s_shield_list : double width double spacing + shielding with customized per layer width and spacing
set CTS_INTERNAL_NDR_SHIELDING_LAYER_WIDTH_LIST "$CTS_NDR_SHIELDING_LAYER_WIDTH_LIST" ;# A list of layer_name shield_width ,for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_INTERNAL_NDR_RULE_NAME.
set CTS_INTERNAL_NDR_SHIELDING_LAYER_SPACING_LIST "$CTS_NDR_SHIELDING_LAYER_SPACING_LIST" ;# A list of layer_name shield_spacing, for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_INTERNAL_NDR_RULE_NAME.
set CTS_INTERNAL_NDR_MIN_ROUTING_LAYER "$CTS_NDR_MIN_ROUTING_LAYER" ;# Min routing layer for set_clock_routing_rules to which CTS_INTERNAL_NDR_RULE_NAME is applied. 
set CTS_INTERNAL_NDR_MAX_ROUTING_LAYER "$CTS_NDR_MAX_ROUTING_LAYER" ;# Max routing layer for set_clock_routing_rules to which CTS_INTERNAL_NDR_RULE_NAME is applied.
## For leaf clock nets
set CTS_LEAF_NDR_RULE_NAME 		"" ;# Specify rm_leaf as the predefined rule for the example script to prepare a default rule for leaf nets
set CTS_LEAF_NDR_MIN_ROUTING_LAYER 	$CTS_NDR_MIN_ROUTING_LAYER ;# Min routing layer for set_clock_routing_rules to which rm_leaf is applied.
set CTS_LEAF_NDR_MAX_ROUTING_LAYER 	$CTS_NDR_MAX_ROUTING_LAYER ;# Max routing layer for set_clock_routing_rules to which rm_leaf is applied.
# ---------------------------------
# Preroute optimizations
# ---------------------------------
set PREROUTE_PLACEMENT_MAX_DENSITY	"" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;	
;# If specified, sets place.coarse.max_density to limit local density to be less than the value.
;# if unspecified, place.coarse.max_density remains at tool default 0; 
;# now if $PREROUTE_PLACEMENT_AUTO_DENSITY is also true, tool will auto determine a appropriate value; 
;# while if $PREROUTE_PLACEMENT_AUTO_DENSITY is false, tool will try to spread cells evenly
set PREROUTE_PLACEMENT_MAX_UTIL		"" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;
;# sets place.coarse.congestion_driven_max_util to control how densely the tool can pack cells in uncongested 
;# regions, in order to remove congestion in congested regions
;# if unspecified, place.coarse.congestion_driven_max_util remains at tool default 0.93
set PREROUTE_PLACEMENT_AUTO_DENSITY	true ;# true|false; tool default true; optional in RM to set it to false if you want to disable the feature; 
;# sets place.coarse.auto_density_control to control coarse placement automatic density control;
;# if you do not specify either of the above two settings (max density and max util) and keep the tool defaults, 
;# the automatic density control selects the value for max density and max util based on the design stage;
;# message PLACE-027 is issued to report the chosen settings
set PREROUTE_PLACEMENT_ENHANCED_AUTO_DENSITY false ;# false|true, tool default false; optional in RM;
;# sets place.coarse.enhanced_auto_density_control;
;# automaticlly selects max density based on the design stage as well as design utilization;
;# automatically selects max util based on the design stage as well as design tchnology
set PREROUTE_PLACEMENT_TARGET_ROUTING_DENSITY "" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;	
;# sets place.coarse.target_routing_density to control target routing density for congestion-driven placement; 
;# if left unspecified, place.coarse.target_routing_density remains at tool default 0 
set PREROUTE_PLACEMENT_PIN_DENSITY_AWARE false ;# false|true; tool default false; optional in RM;
;# sets app option place.coarse.pin_density_aware to control maximum local pin density;
set PREROUTE_NDR_OPTIMIZATION 		false ;# false|true, tool default false; optional in RM;
;# sets place_opt/clock_opt.flow.optimize_ndrs to true enables NDR optimization
set PREROUTE_CTS_POWER_AWARE_PRUNING	false ;# false|true; tool default false; RM default false;
;# sets cts.common.power_aware_pruning to allow selection of repeater cells to also consider 
;# internal and leakage power in order to reduce dynamic and also leakage power of the clock trees;
;# impacts place_opt trial CTS/optimize icgs and clock_opt build_clock phase 
set PREROUTE_CTS_LOW_POWER_TECHNIQUE	"" ;# gate_relocation|low_power_targets|all; RM default is unspecified;
;# impacts place_opt trial CTS/optimize icgs and clock_opt build_clock phase; 
;# gate_relocation: sets cts.compile.power_opt_mode to gate_relocation to enable activity aware gate 
;#                  relocation (moves cells with low input clock toggling rates closer to their drivers)
;#		    at the end of gate by gate clock tree synthesis;
;# low_power_targets: sets cts.compile.power_opt_mode to low_power_targets for CTS to relax certain
;#                    internal constraints and build clock trees with less area and power;
;# all: sets cts.compile.power_opt_mode to all to enable both the above features
########################################################################################## 
## Variables for the place_opt step (used by place_opt.tcl and settings.place_opt.tcl)
##########################################################################################
set PLACE_OPT_ACTIVE_SCENARIO_LIST	"" ;# A subset of scenarios to be made active during place_opt step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
;# include CTS scenarios if you are enabling CTS related features during place_opt,
;# such as PLACE_OPT_OPTIMIZE_ICGS, PLACE_OPT_TRIAL_CTS, or PLACE_OPT_MSCTS
set PLACE_OPT_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by place_opt; default "" which means no user prefix
set TCL_USER_PLACE_OPT_PRE_SCRIPT 	"" ;# An optional Tcl file for place_opt.tcl to be sourced before place_opt.
set TCL_USER_PLACE_OPT_SCRIPT 		"" ;# An optional Tcl file for place_opt.tcl to replace pre-existing place_opt commands.
set TCL_USER_PLACE_OPT_POST_SCRIPT 	"" ;# An optional Tcl file for place_opt.tcl to be sourced after place_opt.
set PLACE_OPT_SPG_FLOW 			false ;# false|true; RM default false; set it to true to enable SPG input handling flow in place_opt.tcl;
;# which skips the first pass of the two-pass placement;
;# recommended to go with DC-ASCII inputs (set INIT_DESIGN_INPUT DC_ASCII)
set PLACE_OPT_TRIAL_CTS 		false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.trial_clock_tree to enables early clock tree synthesis;
;# useful for low power placement and ICG optimization flow (PLACE_OPT_OPTIMIZE_ICGS). 
;# Propagated clocks will be used through-out place_opt flow.
;# Note: when PLACE_OPT_OPTIMIZE_ICGS is set to true, trial CTS will be automatically enabled, 
;# regardless of the setting of PLACE_OPT_TRIAL_CTS. So you don't have to manually enable it.
set PLACE_OPT_OPTIMIZE_ICGS 		false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.optimize_icgs for place_opt to run automatic ICG optimization that performs trial CTS, 
;# timing-aware ICG splitting and clock-aware placement for critical enable paths.
;# The aggressiveness of splitting can be controlled by the PLACE_OPT_OPTIMIZE_ICGS_CRITICAL_RANGE. 
set PLACE_OPT_OPTIMIZE_ICGS_CRITICAL_RANGE "" ;# specify a value between 0 and 1; default unspecified; 
;# sets place_opt.flow.optimize_icgs_critical_range to the value specified; tool default is 0.75.
;# When set to X, only ICGs enable slack within {EN_WNS, EN_WNS*(1-X)} will be considered for splitting;
;# for example, 0.75 means only ICG with enable pin violations between 1*EN_WNS and 0.25*EN_WNS will be split,
;# while the ICG enable slack below 0.25*EN_WNS will be skipped. Larger value means more splitting. 
set PLACE_OPT_MERGE_ICGS		true ;# false|true; tool default true; optional in RM to set it to false;
;# sets place_opt.flow.merge_clock_gates to control whether the OBD ICG merging is enabled or not;
;# when set to true, ICG merging (merge_clock_gates) runs internally inside place_opt as a first step in initial_place stage;
set PLACE_OPT_ICG_AUTO_BOUND		false ;# false|true; tool default false; optional in RM;
;# sets place.coarse.icg_auto_bound to enable use of automatically created group bounds
set PLACE_OPT_CLOCK_AWARE_PLACEMENT	false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.clock_aware_placement to guide placement with ICG's enable timing criticality; 
;# place_opt will try to improve ICG enable timing by placing the timing critical ICGs and their fanout cells 
;# at better locations for ICG enable paths.
;# Note: when PLACE_OPT_OPTIMIZE_ICGS is set to true, clock-aware placement will be automatically enabled, 
;# regardless of the setting of PLACE_OPT_CLOCK_AWARE_PLACEMENT. So you don't have to manually enable it.
set PLACE_OPT_MSCTS			false ;# false|true; enables MSCTS (regular) at place_opt step; requires TCL_REGULAR_MSCTS_FILE to be specified;
;# It runs in two parts: first part runs at place_opt step to source TCL_REGULAR_MSCTS_FILE;
;# second part runs at clock_opt_cts step, skips TCL_REGULAR_MSCTS_FILE, propagates clocks, and runs mesh simulation;
;# By default, the features runs in ideal clock mode. However if if PLACE_OPT_OPTIMIZE_ICGS or PLACE_OPT_TRIAL_CTS 
;# are also enabled, then propagated clocks will be used during the place_opt step;
;# If set to false (RM default), RM runs MSCTS only at clock_opt_cts step.
set PLACE_OPT_MSCTS_CRITICAL_SCENARIO	"" ;# Specify a scenario with worst RC and most visible sinks for place_opt MSCTS to base on;
;# script will record current scenario, switch to the specified scenario before MSCTS, and then
;# restore the original current scenario after MSCTS. Only valid if PLACE_OPT_MSCTS is set to true
set TCL_USER_SPARE_CELL_PRE_SCRIPT	"" ;# An optional Tcl file for spare cell insertion to be sourced before place_opt;
;# refer to templates/place_opt.spare_cell.tcl for an example
set TCL_USER_SPARE_CELL_POST_SCRIPT	"" ;# An optional Tcl file for spare cell insertion to be sourced after place_opt;
;# refer to templates/place_opt.spare_cell.tcl for an example
set TCL_NON_CLOCK_NDR_RULES_FILE 	"" ;# Specify a NDR rules file for signal nets (Clock NDR rules are specified by CTS_NDR_* variables above)
set PLACE_OPT_MULTIBIT_BANKING 		false ;# tool default false; optional in RM;
;# sets place_opt.flow.enable_multibit_banking to enable multibit banking during place_opt;
;# takes effect during place_opt initial_opto 
set PLACE_OPT_MULTIBIT_DEBANKING 	false ;# tool default false; optional in RM;
;# sets place_opt.flow.enable_multibit_debanking to enables multibit debanking during place_opt;
;# takes effect during place_opt final_opto
########################################################################################## 
## Variables for the clock_opt step 
## (used by settings.clock_opt_cts.tcl, clock_opt_cts.tcl, and clock_opt_opto.tcl)
##########################################################################################
set CLOCK_OPT_CTS_ACTIVE_SCENARIO_LIST  "" ;# A subset of scenarios to be made active during clock_opt_cts step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set CLOCK_OPT_CTS_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by clock_opt build_clock; default "" which means no user prefix
set TCL_USER_CLOCK_OPT_CTS_PRE_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to be sourced before clock_opt.
set TCL_USER_CLOCK_OPT_CTS_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to replace pre-existing clock_opt commands.
set TCL_USER_CLOCK_OPT_CTS_POST_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to be sourced after clock_opt.
set CLOCK_OPT_OPTO_ACTIVE_SCENARIO_LIST "" ;# A subset of scenarios to be made active during clock_opt_opto step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set CLOCK_OPT_OPTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by clock_opt final_opto; default "" which means no user prefix
set TCL_USER_CLOCK_OPT_OPTO_PRE_SCRIPT 	"" ;# An optional Tcl file for clock_opt_opto.tcl to be sourced before clock_opt.
set TCL_USER_CLOCK_OPT_OPTO_SCRIPT 	"" ;# An optional Tcl file for clock_opt_opto.tcl to replace pre-existing clock_opt commands.
set TCL_USER_CLOCK_OPT_OPTO_POST_SCRIPT "" ;# An optional Tcl file for clock_opt_opto.tcl to be sourced after clock_opt.
set CLOCK_OPT_MSCTS_CRITICAL_SCENARIO	"" ;# Specify a scenario with worst RC and most visible sinks for MSCTS to base on;
;# script will record current scenario, switch to the specified scenario before MSCTS, and then
;# restore the original current scenario after MSCTS.
set TCL_REGULAR_MSCTS_FILE		"" ;# Specify a Tcl script for regular multisource clock tree synthesis setup and creation,
;# which will be sourced prior to the "place_opt" if PLACE_OPT_MSCTS is true in place_opt.tcl
;# and before "clock_opt -from build_clock -to route_clock" command in clock_opt_cts.tcl
;# RM provided script: mscts.regular.tcl
set TCL_STRUCTURAL_MSCTS_FILE		"" ;# Specify a Tcl script for structural multisource clock tree synthesis setup and creation,
;# which will be sourced prior to the "clock_opt -from build_clock -to route_clock" command
;# in clock_opt_cts.tcl;
;# RM provided script: mscts.structural.tcl
set PREROUTE_CTS_POWER_AWARE_PRUNING	false ;# false|true; tool default false; RM default false;
;# sets cts.common.power_aware_pruning to allow selection of repeater cells to also consider 
;# internal and leakage power in order to reduce dynamic and also leakage power of the clock trees 
set PREROUTE_CTS_LOW_POWER_TECHNIQUE	"" ;# gate_relocation|low_power_targets|all; RM default is unspecified;
;# gate_relocation: sets cts.compile.power_opt_mode to gate_relocation to enable activity aware gate 
;#                  relocation (moves cells with low input clock toggling rates closer to their drivers)
;#		    at the end of gate by gate clock tree synthesis;
;# low_power_targets: sets cts.compile.power_opt_mode to low_power_targets for CTS to relax certain
;#                    internal constraints and build clock trees with less area and power;
;# all: sets cts.compile.power_opt_mode to all to enable both the above features
set CLOCK_OPT_OPTO_CTO 			false ;# Default false; enables post-route clock tree optimization in clock_opt_opto.tcl
set CLOCK_OPT_OPTO_CTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by CTO; default "" which means no user prefix
########################################################################################## 
## Variables for route_auto and route_opt related settings 
## (Used by settings.route_auto.tcl, settings.route_opt.tcl, route_auto.tcl, and route_opt.tcl)
##########################################################################################
set ROUTE_AUTO_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during route_auto step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set ROUTE_AUTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created suring route_auto; default "" which means no user prefix
set TCL_USER_ROUTE_AUTO_PRE_SCRIPT 	"" ;# An optional Tcl file for route_auto.tcl to be sourced before route_auto.
set TCL_USER_ROUTE_AUTO_SCRIPT 		"" ;# An optional Tcl file for route_auto.tcl to replace pre-existing routing commands.
set TCL_USER_ROUTE_AUTO_POST_SCRIPT 	"" ;# An optional Tcl file for route_auto.tcl to be sourced after route_auto.
set ROUTE_OPT_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during route_opt step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set ROUTE_OPT_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created during route_opt; default "" which means no user prefix
set TCL_USER_ROUTE_OPT_PRE_SCRIPT 	"" ;# An optional Tcl file for route_opt.tcl to be sourced before route_opt.
set TCL_USER_ROUTE_OPT_SCRIPT 		"" ;# An optional Tcl file for route_opt.tcl to replace pre-existing route_opt commands.
set TCL_USER_ROUTE_OPT_POST_SCRIPT 	"" ;# An optional Tcl file for route_opt.tcl to be sourced after route_opt.
set CLOCK_OPT_GLOBAL_ROUTE_OPT		false ;# false|true; tool default false; optional in RM; 
;# enables Global Route Based Optimization by setting clock_opt.flow.enable_global_route_opt 
;# and route_opt.flow.enable_power to true, sources routing settings, and runs clock_opt -from global_route_opt;
;# this feature is added to route_auto.tcl; if enabled, it replaces route_global command;
set ROUTE_AUTO_USE_SINGLE_COMMAND	false ;# false|true; runs route_auto command instead of atomic commands (route_global+route_track+route_detail with update_timing in between)
set REDUNDANT_VIA_INSERTION		false ;# false|true; tool default false; optional in RM; enables redundant via insertion for post-route;
;# if you choose ESTABLISHED for TECHNOLOGY_NODE on RMgen download page,
;# RM is set up to run concurrent redundant via insertion during route_auto and route_opt
;# otherwise, RM is set up to reserve space and run standalone add_redundant_vias after route_auto and route_opt  
set TCL_USER_REDUNDANT_VIA_MAPPING_FILE "" ;# ICC-II via mapping file required for redundant via insertion; 
;# the file should include add_via_mapping commands.   
set TCL_USER_ICC_REDUNDANT_VIA_MAPPING_FILE "" ;# ICC style via mapping file required for redundant via insertion; 
;# the file should include define_zrt_redundant_vias commands.
;# This variable is mutually exclusive with TCL_USER_REDUNDANT_VIA_MAPPING_FILE
set ROUTE_AUTO_ANTENNA_FIXING		false ;# false|true; tool default false; optional in RM;
;# set true to enable route.detail.hop_layers_to_fix_antenna and source TCL_ANTENNA_RULE_FILE in route_auto.tcl 
;# to fix Antenna violations.
set TCL_ANTENNA_RULE_FILE	""	;# Antenna rule file; required if ROUTE_AUTO_ANTENNA_FIXING is set to true.
set ROUTE_AUTO_CREATE_SHIELDS 		"none" ;# none|before_route_auto|after_route_auto; default is none; optional in RM;
;# choose to create shields before or after route_auto; all nets with shielding rules will be shielded	
set ROUTE_OPT_PT_DELAY_CALCULATION_WITH_PBA false ;# Default false; sets time.pba_optimization_mode to path to enable PBA during second route_opt;
set ROUTE_OPT_STARRC_CONFIG_FILE ""	;# Specify the configuration file for StarRC in-design extraction for the second route_opt in route_opt.tcl;
;# required; refer to templates/route_opt.starrc_config_example.txt as an example
set ROUTE_OPT_RESHIELD 			"after_route_opt" ;# none|after_route_opt|incremental; default is after_route_opt; 
;# set after_route_opt to reshield nets after route_opt is done with create_shield command; 
;# set incremental to trigger reshield during all route_opt eco route sessions with an app option; 
;# note that ROUTE_OPT_RESHIELD only works if ROUTE_AUTO_CREATE_SHIELDS is set to a value other than none
set ROUTE_OPT_CTO 			"auto" ;# auto|always_on|always_off; tool default auto; RM default auto;
;# sets route_opt.flow.enable_ccd_clock_drc_fixing to the specified value for clock DRC fixing in route_opt;
;# Note: this feature affects both CCD and non-CCD route_opt;
;# if CCD is enabled, with auto, route_opt will enable the feature; set it to always_off if you want it disabled.
;# if CCD is not enabled, with auto, this feature won't be enabled; set it to always_on to enable the feature.
## The following 6 ROUTE_OPT_ECO_OPT* variables are for ECO fusion (eco_opt command) in route_opt.tcl
#  Note that once ROUTE_OPT_ECO_OPT_PT_PATH is specified, ECO fusion is enabled and the third route_opt will be skipped.
set ROUTE_OPT_ECO_OPT_PT_PATH		"" ;# Required by eco_opt; specify the path to pt_shell; for example: /u/mgr/bin/pt_shell
;# if specified, eco_opt
set ROUTE_OPT_ECO_OPT_DB_PATH		"" ;# Optional; specify the paths to .db files of the reference libraries for PT (if not already in your search path)
;# For eco_opt, PT needs to read db. 
set ROUTE_OPT_ECO_OPT_TYPE		"" ;# Optional; eco_opt fixing type; timing|setup|hold|drc|leakage_power|dynamic_power|total_power|buffer_removal
;# if not specified, works on all types
set ROUTE_OPT_ECO_OPT_STARRC_CONFIG_FILE "" ;# Optional; specify the configuration file for StarRC in-design extraction
set ROUTE_OPT_ECO_OPT_WORK_DIR		"" ;# Optional; specify the working directory for eco_opt where PT files and logs are generated;
;# if not specified, tool will automatically generate one
set ROUTE_OPT_ECO_OPT_PRE_LINK_SCRIPT	"" ;# Optional; specify the file that contains custom PT script, which is executed before linking in PrimeTime;
;# use PT commands that do not require the current design
set ROUTE_OPT_ECO_OPT_POST_LINK_SCRIPT	"" ;# Optional; specify the file that contains custom PT script, which is executed after linking in PrimeTime;
;# use PT commands that require the current design
########################################################################################## 
## Variables for chip finishing related settings (Used by chip_finish.tcl)
##########################################################################################
set CHIP_FINISH_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during chip_finish step.
;# once set, the list of active scenarios is saved and carried over to subsequent steps.
set TCL_USER_CHIP_FINISH_PRE_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced before filler cell insertion.
set TCL_USER_CHIP_FINISH_POST_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced after metal fill insertion.
## Std cell filler and decap cells used by chip_finish step and post PT-ECO refill in pt_eco step
set CHIP_FINISH_METAL_FILLER_PREFIX 	"" ;# A string to specify the prefix for metal filler (decap) cells.
set CHIP_FINISH_NON_METAL_FILLER_PREFIX $CHIP_FINISH_METAL_FILLER_PREFIX ;# A string to specify the prefix for non-metal fillers.
set CHIP_FINISH_METAL_FILLER_LIB_CELL_LIST "" ;# A list of metal filler (decap) lib cells, including the library name, for ex, 
;# Example: "hvt/DCAP_HVT lvt/DCAP_LVT". Recommended to specify decaps from largest to smallest.
set CHIP_FINISH_NON_METAL_FILLER_LIB_CELL_LIST "" ;# A list of non-metal filler lib cells, including the library name, for ex,
;# Example: hvt/FILL_HVT lvt/FILL_LVT. Recommended to specify them from largest to smallest.
## Signal EM
set CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT "ITF" ;# Specify signal EM constraint format: ITF | ALF; string is uppercase and ITF is default
set CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FILE "" ;# A constraint file which contains signal electromigration constraints;
;# specify an ITF file if CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT is set to ITF, and specify an
;# ALF file if CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT is set to ALF;
;# required for signal EM analysis and fixing to be enabled
set CHIP_FINISH_SIGNAL_EM_SAIF 		"" ;# An optional SAIF file for the signal EM analysis.
set CHIP_FINISH_SIGNAL_EM_SCENARIO 	"" ;# Specify an active scenario which is enabled for setup and hold analysis;
;# Required for signal EM analysis and fixing to proceed.
set CHIP_FINISH_SIGNAL_EM_FIXING 	false ;# Enable signal EM fixing; false | true; false is default
########################################################################################## 
## Variables for ICV in-design related settings (used by icv_in_design.tcl)
##########################################################################################
set ICV_IN_DESIGN_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during icv_in_design step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_ICV_IN_DESIGN_PRE_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced before signoff_check_drc.
set TCL_USER_ICV_IN_DESIGN_POST_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced after second signoff_check_drc.
## signoff_check_drc specific variables
set ICV_IN_DESIGN_DRC_CHECK_RUNSET 	"" ;# The foundry runset for ICV used by signoff_check_drc
set ICV_IN_DESIGN_DRC_CHECK_RUNDIR 	"z_check_drc" 
;# The working directory for the signoff_check_drc before signoff_fix_drc;
;# The directory that contains the initial DRC error database for signoff_fix_drc.
## singoff_fix_drc specific variables
set ICV_IN_DESIGN_ADR 			true ;# true|false; true enables signoff_fix_drc in addition to signoff_check_drc; default is true
set ICV_IN_DESIGN_ADR_RUNDIR 		"z_adr"	;# The working directory for signoff_fix_drc; only takes effect if ICV_IN_DESIGN_ADR is true
set ICV_IN_DESIGN_POST_ADR_RUNDIR 	"z_post_adr" ;# The working directory for signoff_check_drc after signoff_fix_drc is done; 
;# only takes effect if ICV_IN_DESIGN_ADR is true 
set ICV_IN_DESIGN_ADR_DPT_RULES 	"" ;# Specify your DPT rules for signoff_fix_drc fixing; only takes effect if ICV_IN_DESIGN_ADR is true
set ICV_IN_DESIGN_ADR_DPT_RUNDIR	"z_adr_with_dpt" ;# The working directory for signoff_check_drc with DPT rule fixing;
;# only takes effect if ICV_IN_DESIGN_ADR_DPT_RULES (DPR rules) is specified
set ICV_IN_DESIGN_POST_ADR_DPT_RUNDIR	"z_post_adr_with_dpt" ;# The working directory for signoff_check_drc after DPT rule fixing is done;
;# only takes effect if ICV_IN_DESIGN_ADR_DPT_RULES (DPR rules) is specified
## Metal fill specific variables
set ICV_IN_DESIGN_METAL_FILL 		false ;# Default false; set it to true to enable the metal fill creation feature.
set ICV_IN_DESIGN_METAL_FILL_RUNDIR	"z_icvFill" ;# The working directory for signoff_create_metal_fill. Optional. Default is z_icvFill.
set ICV_IN_DESIGN_METAL_FILL_TIMING_DRIVEN_THRESHOLD "" 
;# Specify the threshold for timing-driven metal fill.
;# If not specified, timing-driven is not enabled.
;# If specified, "-timing_preserve_setup_slack_threshold" option is added.
set ICV_IN_DESIGN_METAL_FILL_TRACK_BASED "off" ;# off | <a technology node> | generic; used for -track_fill option of signoff_create_metal_fill
;# for non-track-based : specify off 
;# for track-based : specify either a node (refer to man page) or generic 
set ICV_IN_DESIGN_METAL_FILL_RUNSET	"" ;# Specify the foundry runset for signoff_create_metal_fill command;
;# required only by non track-based metal fill (ICV_IN_DESIGN_METAL_FILL_TRACK_BASED set to off).
set ICV_IN_DESIGN_POST_METAL_FILL_RUNDIR "z_MFILL_after" 
;# The working directory for the signoff_check_drc after signoff_create_metal_fill is completed;
;# only takes effect if ICV_IN_DESIGN_METAL_FILL is true
set ICV_IN_DESIGN_METAL_FILL_TRACK_BASED_PARAMETER_FILE "auto" ;# auto | <a parameter file>; default is auto;
;# this variable is only for track-based metal fill;
;# specify auto to use ICC-II auto generated track_fill_params.rh file or your own paramter file.
########################################################################################## 
## Variables for settings related to write data (used by write_data.tcl)
##########################################################################################
## write_gds related
set WRITE_GDS_LAYER_MAP_FILE 		"" ;# A layer map file which provides a mapping between the tool and GDS layers
set WRITE_OASIS_LAYER_MAP_FILE 		"" ;# A layer map file which provides a mapping between the tool and OASIS layers
########################################################################################## 
## Variables for Functional ECO related settings (used by functional_eco.tcl)
##########################################################################################
set FUNCTIONAL_ECO_ACTIVE_SCENARIO_LIST	"" ;# Optional; a subset of scenarios to be made active during the step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_FUNCTIONAL_ECO_PRE_SCRIPT	"" ;# An optional Tcl file to be sourced before ECO operations.
set TCL_USER_FUNCTIONAL_ECO_POST_SCRIPT	"" ;# An optional Tcl file to be sourced after route_eco.
set FUNCTIONAL_ECO_DISPLACEMENT_THRESHOLD "10" ;# A float to specify the maximum displacement threshold value for 
;# place_eco_cells -eco_changed_cells -legalize_mode minimum_physical_impact -displacement_threshold;
set FUNCTIONAL_ECO_VERILOG_FILE		"" ;# Required; a verilog file to be 
set FUNCTIONAL_ECO_MODE			"default" ;# Specify the preferred flow; default|freeze_silicon
;# default: sources $FUNCTIONAL_ECO_CHANGE_FILE and place_eco_cells in MPI mode
;# freeze_silicon: add_spare_cells, place_eco_cells, sources $FUNCTIONAL_ECO_CHANGE_FILE, and place_freeze_silicon
########################################################################################## 
## Variables for PT ECO related settings (used by pt_eco.tcl/pt_eco_incremental.tcl)
##########################################################################################
## The following variables apply to both pt_eco.tcl (classic PT-ECO flow) and pt_eco_incremental.tcl (Galaxy incremental ECO flow)
set PT_ECO_ACTIVE_SCENARIO_LIST 	"" ;# Optional; a subset of scenarios to be made active during the step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_PT_ECO_PRE_SCRIPT 		"" ;# An optional Tcl file to be sourced before ECO operations.
set TCL_USER_PT_ECO_POST_SCRIPT 	"" ;# An optional Tcl file to be sourced after route_eco.
set PT_ECO_DISPLACEMENT_THRESHOLD 	"10" ;# A float to specify the maximum displacement threshold value for 
;# place_eco_cells -eco_changed_cells -legalize_mode minimum_physical_impact -displacement_threshold;
## The following variables only apply to pt_eco.tcl (classic PT-ECO flow)
set PT_ECO_CHANGE_FILE 			"" ;# Required; an ECO guidance file generated by the PT-SI write_changes command,
;# as an input to the pt_eco.tcl
set PT_ECO_MODE				"default" ;# Specify the preferred flow for the PT-ECO run; default|freeze_silicon
;# default: sources $PT_ECO_CHANGE_FILE and place_eco_cells in MPI mode
;# freeze_silicon: add_spare_cells, place_eco_cells, sources $PT_ECO_CHANGE_FILE, and place_freeze_silicon
########################################################################################## 
## Variables for Redhawk in-design related settings 
## (used by redhawk_in_design_pnr.tcl; SNPS_INDESIGN_RH_RAIL license required)
##########################################################################################
set REDHAWK_DIR 			"" ;# Specify the path to REDHAWK executable; required 
set REDHAWK_PAD_FILE 			"" ;# Default is top level pins.
set REDHAWK_ANALYSIS_NETS 		"" ;# Required. Specify the list of power and ground nets in pairs and in separate lines for the analysis;
;# for example, "VDD1 VSS1 VDD2 VSS2 VDD3 VSS3", where VDD* are power nets and VSS* are ground nets.
set REDHAWK_TECH_FILE 			"" ;# Required. Apache Technology File
set REDHAWK_MACROS 			"" ;# Optional. List of Macro names and macro directories in pairs and in separate lines;
;# for example, "macro1_name macro1_directory 
;#		    macro2_name macro2_directory 
;#		    macro3_name macro3_directory"
set REDHAWK_SWITCH_MODEL_FILES 		"" ;# Optional. List of switch model files;
;# for example: "switch_model_file1 
;#               switch_model_file2 
;#		    switch_model_file3"
set REDHAWK_LIB_FILES 			"" ;# Required. List of .lib files in separate lines.
;# for example: "/home/lib_1.lib 
;#               /home/lib_2.lib
;#               /home/lib_3.lib"
set REDHAWK_APL_FILES			"" ;# Required for dynamic analysis.  List of apl files in separate lines.
;# for example: "x.cdev cdev
;#               x.current current
;#               y.cdev cdev
;#               y.current current"
set REDHAWK_EXTRA_GSR 			"" ;# Optional. Provide a file with custom Redhawk settings.
set REDHAWK_ANALYSIS 			"" ;# Required. Specify of the analyses below:
;# For Static analysis: "static"
;# For Vector-based Dynamic analysis: "dynamic_vcd"
;# For Vectorless Dynamic analysis: "dynamic_vectorless"
;# For Effective Resistance analysis: "effective_resistance"
;# For Minimum path resistance analysis: "min_path_resistance"
;# For Integrity Check: "check_missing_via"
set REDHAWK_OUTPUT_REPORT 		"" ;# Optional. Specify a file name to have the output report produced:
;# For Static or dynamic analysis: the effective voltage drop is reported
;# For Effective Resistance analysis: the effective resistance is reported
;# For Minimum path resistance analysis: the minimum path resistance is reported
;# For Integrity Check: the missing vias are reported
set REDHAWK_EM_ANALYSIS 	   	false ;# Optional. Set to true if EM analysis to be performed with static or dynamic analysis.
set REDHAWK_EM_REPORT 			"" ;# Optional. Specify a file name to have the EM output report produced.
set REDHAWK_SCRIPT_FILE 		"" ;# Optional. Specify a file name for using Redhawk standalone run tcl file.
set REDHAWK_SWITCHING_ACTIVITY_FILE 	"" ;# Required for vector-based dynamic analysis.  Format is as follows:
;# {file_format [file_name] [strip_path]}
set REDHAWK_FIX_MISSING_VIAS       	false ;# Optional. Set to true to enable inserting vias to missing via locations after the check_missing_via flow is run.
set REDHAWK_MISSING_VIA_POS_THRESHOLD	"" ;# Optional. Set to positive voltage between two overlapped layers for filtering purpose.  Default is no filtering.
set REDHAWK_RAIL_DATABASE               RAIL_DATABASE  ; #Optional. Set ICC2 Redhawk Fusion output directory.
set REDHAWK_PGA_POWER_NET               "" ; #Required.  Set one power net for PGA.
set REDHAWK_PGA_GROUND_NET              "" ; #Required.  Set one ground net for PGA
set REDHAWK_PGA_NODE                    "" ; #Required. Set the technology node such as tsmc16.
set REDHAWK_PGA_ICV_DIR                 "" ; #Required. Set the path to the ICV binary.  Example: /global/apps/icv_2018.06
##########################################################################################
## System Variables and Settings (there's no need to change them)
##########################################################################################
## Reporting 
set REPORT_QOR				true ;# true|false; RM default true; runs various reporting commands at end of each step;
;# reporting commands vary by stage; set it to false to skip reporting
set REPORT_QOR_REPORT_POWER		true ;# true|false; RM default true;
;# set it to false to skip report_power and report_clock_qor -type power during reporting
set REPORT_QOR_REPORT_CONGESTION	true ;# true|false; RM default reports congestion with "route_global -congestion_map_only true"
;# at the end of preroute steps; set it to false to skip.
set search_path [list ./rm_icc2_pnr_scripts ./rm_setup ./templates $REDHAWK_SEARCH_PATH]
lappend search_path .
if {$synopsys_program_name == "icc2_shell"} {
	set_host_options -max_cores 8

	## Enable on-disk operation for copy_block to save block to disk right away
	set_app_option -name design.on_disk_operation -value true ;# default false and global-scoped
}
set sh_continue_on_error true
## Label names (while $DESIGN_NAME is the block name)
set INIT_DESIGN_BLOCK_NAME 		"init_design" 			;# Label name to be used when saving a block in init_design.tcl
set PLACE_OPT_BLOCK_NAME 		"place_opt" 			;# Label name to be used when saving a block in place_opt.tcl
set CLOCK_OPT_CTS_BLOCK_NAME 		"clock_opt_cts" 		;# Label name to be used when saving a block in clock_opt_cts.tcl
set CLOCK_OPT_OPTO_BLOCK_NAME 		"clock_opt_opto" 		;# Label name to be used when saving a block in clock_opt_opto.tcl
set ROUTE_AUTO_BLOCK_NAME 		"route_auto" 			;# Label name to be used when saving a block in route_auto.tcl
set ROUTE_OPT_BLOCK_NAME 		"route_opt" 			;# Label name to be used when saving a block in route_opt.tcl
set CHIP_FINISH_BLOCK_NAME 		"chip_finish" 			;# Label name to be used when saving a block in chip_finish.tcl
set ICV_IN_DESIGN_BLOCK_NAME 		"icv_in_design" 		;# Label name to be used when saving a block in icv_in_design.tcl
set WRITE_DATA_FROM_BLOCK_NAME 		$ICV_IN_DESIGN_BLOCK_NAME 	;# Label name of the source block in write_data.tcl;
set WRITE_DATA_BLOCK_NAME 		"write_data" 			;# Label name to be used when saving a block in write_data.tcl
;# default is ICV_IN_DESIGN_BLOCK_NAME
set FUNCTIONAL_ECO_FROM_BLOCK_NAME	$ROUTE_OPT_BLOCK_NAME 		;# Label name of the source block in functional_eco.tcl;
;# default is ROUTE_OPT_BLOCK_NAME
set FUNCTIONAL_ECO_BLOCK_NAME		"functional_eco"		;# Label name to be used when saving a block in functional_eco.tcl
set PT_ECO_FROM_BLOCK_NAME 		$ROUTE_OPT_BLOCK_NAME 		;# Label name of the source block in pt_eco.tcl;
;# default is ROUTE_OPT_BLOCK_NAME
set PT_ECO_BLOCK_NAME 			"pt_eco" 			;# Label name to be used when saving a block in pt_eco.tcl
set PT_ECO_INCREMENTAL_FROM_BLOCK_NAME 	$ROUTE_OPT_BLOCK_NAME 		;# Label name of the source block in pt_eco_incremental_1.tcl;
;# default is ROUTE_OPT_BLOCK_NAME; specify a different name if needed
set PT_ECO_INCREMENTAL_1_BLOCK_NAME 	"pt_eco_incremental_1" 		;# Label name to be used when saving a block in pt_eco_incremental_1.tcl
set PT_ECO_INCREMENTAL_2_BLOCK_NAME 	"pt_eco_incremental_2" 		;# Label name to be used when saving a block in pt_eco_incremental_2.tcl
set REDHAWK_IN_DESIGN_PNR_FROM_BLOCK_NAME $INIT_DESIGN_BLOCK_NAME	;# Label name of the starting block for redhawk_in_design_pnr.tcl;
;# default is INIT_DESIGN_BLOCK_NAME
## Directories
set OUTPUTS_DIR	"./outputs_icc2"	;# Directory to write output data files; mainly used by write_data.tcl
set REPORTS_DIR	"./rpts_icc2"		;# Directory to write reports; mainly used by report_qor.tcl
if !{[file exists $OUTPUTS_DIR]} {file mkdir $OUTPUTS_DIR} ;# do not change this line or directory may not be created properly
if !{[file exists $REPORTS_DIR]} {file mkdir $REPORTS_DIR} ;# do not change this line or directory may not be created properly
##########################################################################################
## Hierarchical PNR Variables (used by hierarchical PNR implementation)
##########################################################################################
## For designs where the blocks are bound to abstracts
set SUB_BLOCK_REFS                   	[list ] ;# If ABSTRACT_TYPE_FOR_MPH_BLOCKS == flattened , specify design names of the immediate child blocks
;# If ABSTRACT_TYPE_FOR_MPH_BLOCKS == nested , specify design names of the physical blocks in all lower levels of physical hierarchy
;# Include the blocks that will be bound to abstracts
set USE_ABSTRACTS_FOR_BLOCKS        	[list ] ;# design names of the physical blocks in the next lower level that will be bound to abstracts
## By default, abstracts created after icv_in_design step of lower-level are used to implement the current level
## Update the following variables if you want to use abstracts created after any other step 
set BLOCK_ABSTRACT_FOR_PLACE_OPT 	"$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_PLACE_OPT label for place_opt
set BLOCK_ABSTRACT_FOR_CLOCK_OPT_CTS    "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CLOCK_OPT_CTS label for clock_opt_cts
set BLOCK_ABSTRACT_FOR_CLOCK_OPT_OPTO   "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CLOCK_OPT_OPTO label for clock_opt_opto
set BLOCK_ABSTRACT_FOR_ROUTE_AUTO       "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ROUTE_AUTO label for route_auto
set BLOCK_ABSTRACT_FOR_ROUTE_OPT        "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ROUTE_OPT label for route_opt
set BLOCK_ABSTRACT_FOR_CHIP_FINISH      "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CHIP_FINISH for chip_finish
set BLOCK_ABSTRACT_FOR_ICV_IN_DESIGN    "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ICV_IN_DESIGN label for icv_in_design
set USE_ABSTRACTS_FOR_POWER_ANALYSIS 	false ;# Default false; false|true;
;# sets app option abstract.annotate_power that annotates power information in the abstracts
;# set this to true to perform power analysis inside subblocks modeled as abstracts
set USE_ABSTRACTS_FOR_SIGNAL_EM_ANALYSIS false ;# Default false; false|true;
;# sets app option abstract.enable_signal_em_analysis 
;# set this to true to perform signal em analysis inside abstracts
set ABSTRACT_TYPE_FOR_MPH_BLOCKS "flattened" ; # "nested | flattened", Default nested. Specifies the type of abstract to be created for MPH blocks (blocks with more than 1 level of physical hierarchy)
;# Allowed values are nested and flattened. 
;# when this variable is set to nested (default), preserve_block_instances option of create_abstract command is set to true (default value)
;# when this variable is set to flattened , preserve_block_instances option of create_abstract command is set to false
set CHECK_HIER_TIMING_CONSTRAINTS_CONSISTENCY true ;# Determines whether the consistency of top and block timing constraints is checked during the check_design command
;# The variable in turn sets the application option abstract.check_constraints_consistency to true
########################################################################################## 
## Hierarchical PNR Variables for clock_opt_cts related settings (used by clock_opt_cts.tcl)
##########################################################################################
set PROMOTE_CLOCK_BALANCE_POINTS	false ;# Default false. When implementing intermediate and top levels of physical hierarchy,
;# set this variable to true to promote clock balance points from sub-blocks.
;# Leave this variable to its default value, if the needed clock balance points for the pins
;# inside sub-blocks are applied from the top-level itself.
########################################################################################## 
## Hierarchical PNR Variables for designs where some of the blocks are bound to ETMs
##########################################################################################
set WRITE_DATA_FOR_ETM_GENERATION       false ;# Default false. Set it to true, for writing out required design data for ETM Generation in PrimeTime 
set WRITE_DATA_FOR_ETM_BLOCK_NAME       $ICV_IN_DESIGN_BLOCK_NAME ;# Name of the starting block for the write_data_for_etm step
## ICC2-RM provides additional files (flavors) to override RM default settings for high connectivity, run time and area/power focused designs.
#  These files are under rm_icc2_pnr_scripts/ :  
#  flavor.high_connectivity_high_congestion_focused.tcl, flavor.area_power_focused.tcl and flavor.run_time_focused.tcl
#  You can use the ADDITIONAL_FLAVOR variable to control whether to use these flavors.
set ADDITIONAL_FLAVOR "" 	;# default unspecified; if unspecified, runs RM default flow that works/balances all PPA
;# set it to high_connectivity_high_congestion for high connectivity design styles with heavy congestions
;# set it to area_power for extra area and power optimizations
;# set it to run_time if run time is the primary concern
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_setup/icc2_pnr_setup.tcl

set REPORT_PREFIX $INIT_DESIGN_BLOCK_NAME
init_design
########################################################################
## Design creation/import (depends on value of INIT_DESIGN_INPUT)
########################################################################
## ASCII flow : creates the library & block from individual ASCII input files
if {$INIT_DESIGN_INPUT == "ASCII"} {
	puts "RM-info: Sourcing [which init_design.from_ascii.tcl]"
	source -echo init_design.from_ascii.tcl
}
RM-info: Sourcing /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/init_design.from_ascii.tcl
puts "RM-info: Running script [info script]\n"
RM-info: Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/init_design.from_ascii.tcl

##########################################################################################
# Tool: IC Compiler II
# Script: init_design.from_ascii.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
########################################################################
## Library creation
########################################################################
if {[file exists $DESIGN_LIBRARY]} {
		file delete -force $DESIGN_LIBRARY
	}
set create_lib_cmd "create_lib $DESIGN_LIBRARY"
if {[file exists [which $TECH_FILE]]} {
		lappend create_lib_cmd -tech $TECH_FILE ;# recommended
	} elseif {$TECH_LIB != ""} {
		lappend create_lib_cmd -use_technology_lib $TECH_LIB ;# optional
	}
if {$DESIGN_LIBRARY_SCALE_FACTOR != ""} {
		lappend create_lib_cmd -scale_factor $DESIGN_LIBRARY_SCALE_FACTOR
	}
set_app_options -name lib.setting.on_disk_operation -value true ;# default false and global-scoped
## Library configuration flow: calls library manager under the hood to generate .nlibs, store, and link them
#  - To enable it, in icc2_common_setup.tcl, set LIBRARY_CONFIGURATION_FLOW to true,
#    specify LINK_LIBRARY with .db files, and specify REFERENCE_LIBRARY with physical source files. 
#    In icc2_pnr_setup.tcl, make sure search_path includes all relevant locations. 
if {$LIBRARY_CONFIGURATION_FLOW} {
		set link_library $LINK_LIBRARY
	}
lappend create_lib_cmd -ref_libs $REFERENCE_LIBRARY
puts "RM-info: $create_lib_cmd"
RM-info: create_lib CORTEXM0DS -tech /afs/eos.ncsu.edu/lockers/research/ece/wdavis/tech/ece720/Nangate_15nm_OCL_Milkyway_v2014_06/FreePDK15.tf -scale_factor 1000 -ref_libs /afs/eos.ncsu.edu/lockers/research/ece/wdavis/tech/ece720/Nangate_15nm_OCL_ICC2_LibPrep_v2014_06/icc2_cell_lib/NanGate_15nm_OCL.ndm
eval ${create_lib_cmd}
Warning: Layer 'M1' is missing the attribute 'minArea'. (FreePDK15.tf line 79) (TECH-026)
Warning: Layer 'MINT1' is missing the attribute 'minArea'. (FreePDK15.tf line 113) (TECH-026)
Warning: Layer 'MINT2' is missing the attribute 'minArea'. (FreePDK15.tf line 145) (TECH-026)
Warning: Layer 'MINT3' is missing the attribute 'minArea'. (FreePDK15.tf line 179) (TECH-026)
Warning: Layer 'MINT4' is missing the attribute 'minArea'. (FreePDK15.tf line 213) (TECH-026)
Warning: Layer 'MINT5' is missing the attribute 'minArea'. (FreePDK15.tf line 247) (TECH-026)
Warning: Layer 'MSMG1' is missing the attribute 'minArea'. (FreePDK15.tf line 281) (TECH-026)
Warning: Layer 'MSMG2' is missing the attribute 'minArea'. (FreePDK15.tf line 313) (TECH-026)
Warning: Layer 'MSMG3' is missing the attribute 'minArea'. (FreePDK15.tf line 345) (TECH-026)
Warning: Layer 'MSMG4' is missing the attribute 'minArea'. (FreePDK15.tf line 377) (TECH-026)
Warning: Layer 'MSMG5' is missing the attribute 'minArea'. (FreePDK15.tf line 409) (TECH-026)
Warning: Layer 'MG1' is missing the attribute 'minArea'. (FreePDK15.tf line 441) (TECH-026)
Warning: Layer 'MG2' is missing the attribute 'minArea'. (FreePDK15.tf line 473) (TECH-026)
Warning: Layer 'V1/VINT2' is missing the attribute 'maxStackLevel'. (FreePDK15.tf line 1437) (TECH-026)
Warning: Layer 'VINT2/VINT3' is missing the attribute 'maxStackLevel'. (FreePDK15.tf line 1446) (TECH-026)
Warning: Layer 'VINT3/VINT4' is missing the attribute 'maxStackLevel'. (FreePDK15.tf line 1455) (TECH-026)
Warning: Layer 'VINT4/VINT5' is missing the attribute 'maxStackLevel'. (FreePDK15.tf line 1464) (TECH-026)
Warning: Layer 'M1' is missing the attribute 'minArea'. ( line 93) (TECH-026)
Warning: Layer 'MINT1' is missing the attribute 'minArea'. ( line 126) (TECH-026)
Warning: Layer 'MINT2' is missing the attribute 'minArea'. ( line 159) (TECH-026)
Warning: Layer 'MINT3' is missing the attribute 'minArea'. ( line 193) (TECH-026)
Warning: Layer 'MINT4' is missing the attribute 'minArea'. ( line 227) (TECH-026)
Warning: Layer 'MINT5' is missing the attribute 'minArea'. ( line 261) (TECH-026)
Warning: Layer 'MSMG1' is missing the attribute 'minArea'. ( line 294) (TECH-026)
Warning: Layer 'MSMG2' is missing the attribute 'minArea'. ( line 326) (TECH-026)
Warning: Layer 'MSMG3' is missing the attribute 'minArea'. ( line 358) (TECH-026)
Warning: Layer 'MSMG4' is missing the attribute 'minArea'. ( line 390) (TECH-026)
Warning: Layer 'MSMG5' is missing the attribute 'minArea'. ( line 422) (TECH-026)
Warning: Layer 'MG1' is missing the attribute 'minArea'. ( line 454) (TECH-026)
Warning: Layer 'MG2' is missing the attribute 'minArea'. ( line 486) (TECH-026)
Information: ContactCode 'Via2Array-0' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 671) (TECH-084)
Information: ContactCode 'Via2Array-0_Enc' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 687) (TECH-084)
Information: ContactCode 'Via2Array-1' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 703) (TECH-084)
Information: ContactCode 'Via2Array-1_Enc' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 719) (TECH-084)
Information: ContactCode 'Via2Array-2' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 735) (TECH-084)
Information: ContactCode 'Via2Array-2_Enc' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 751) (TECH-084)
Information: ContactCode 'Via2Array-3' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 767) (TECH-084)
Information: ContactCode 'Via2Array-3_Enc' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 783) (TECH-084)
Information: ContactCode 'Via2Array-4' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 799) (TECH-084)
Information: ContactCode 'Via2Array-4_Enc' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 815) (TECH-084)
Information: ContactCode 'Via2Array-5' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 831) (TECH-084)
Information: ContactCode 'Via2Array-5_Enc' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 847) (TECH-084)
Information: ContactCode 'Via2Array-6' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 863) (TECH-084)
Information: ContactCode 'Via2Array-6_Enc' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 879) (TECH-084)
Information: ContactCode 'Via2Array-7' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 895) (TECH-084)
Information: ContactCode 'Via2Array-7_Enc' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 911) (TECH-084)
Information: ContactCode 'Via3Array-0' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 927) (TECH-084)
Information: ContactCode 'Via3Array-0_Enc' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 943) (TECH-084)
Information: ContactCode 'Via3Array-1' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 959) (TECH-084)
Information: ContactCode 'Via3Array-1_Enc' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 975) (TECH-084)
Information: ContactCode 'Via3Array-2' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 991) (TECH-084)
Information: ContactCode 'Via3Array-2_Enc' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 1007) (TECH-084)
Information: ContactCode 'Via3Array-3' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 1023) (TECH-084)
Information: ContactCode 'Via3Array-3_Enc' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 1039) (TECH-084)
Information: ContactCode 'Via3Array-4' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 1055) (TECH-084)
Information: ContactCode 'Via3Array-4_Enc' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 1071) (TECH-084)
Information: ContactCode 'Via3Array-5' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 1087) (TECH-084)
Information: ContactCode 'Via3Array-5_Enc' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 1103) (TECH-084)
Information: ContactCode 'Via3Array-6' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 1119) (TECH-084)
Information: ContactCode 'Via3Array-6_Enc' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 1135) (TECH-084)
Information: ContactCode 'Via3Array-7' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 1151) (TECH-084)
Information: ContactCode 'Via3Array-7_Enc' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 1167) (TECH-084)
Information: ContactCode 'Via4Array-0' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 1183) (TECH-084)
Information: ContactCode 'Via4Array-0_Enc' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 1199) (TECH-084)
Information: ContactCode 'Via4Array-1' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 1215) (TECH-084)
Information: ContactCode 'Via4Array-1_Enc' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 1231) (TECH-084)
Information: ContactCode 'Via4Array-2' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 1247) (TECH-084)
Information: ContactCode 'Via4Array-2_Enc' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 1263) (TECH-084)
Information: ContactCode 'Via4Array-3' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 1279) (TECH-084)
Information: ContactCode 'Via4Array-3_Enc' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 1295) (TECH-084)
Information: ContactCode 'Via4Array-4' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 1311) (TECH-084)
Information: ContactCode 'Via4Array-4_Enc' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 1327) (TECH-084)
Information: ContactCode 'Via4Array-5' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 1343) (TECH-084)
Information: ContactCode 'Via4Array-5_Enc' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 1359) (TECH-084)
Information: ContactCode 'Via4Array-6' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 1375) (TECH-084)
Information: ContactCode 'Via4Array-6_Enc' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 1391) (TECH-084)
Information: ContactCode 'Via4Array-7' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 1407) (TECH-084)
Information: ContactCode 'Via4Array-7_Enc' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 1423) (TECH-084)
Information: Loading technology file '/afs/eos.ncsu.edu/lockers/research/ece/wdavis/tech/ece720/Nangate_15nm_OCL_Milkyway_v2014_06/FreePDK15.tf' (FILE-007)
Saving library 'CORTEXM0DS'
########################################################################
## Design creation
########################################################################
################################################################
## Read the verilog file(s)  
################################################################
if {$DESIGN_STYLE == "flat"} {
                read_verilog -top $DESIGN_NAME $VERILOG_NETLIST_FILES
                current_block $DESIGN_NAME
                link_block
                save_lib
        } elseif {$DESIGN_STYLE == "hier"} {
		puts "RM-info: Sourcing [which init_design.from_ascii.hier.tcl]"
		source -echo init_design.from_ascii.hier.tcl
	}
Information: Reading Verilog into new design 'CORTEXM0DS' in library 'CORTEXM0DS'. (VR-012)
Loading verilog file '/afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/dcrm/results/CORTEXM0DS.mapped.v'
Number of modules read: 37
Top level ports: 138
Total ports in all modules: 282
Total nets in all modules: 7547
Total instances in all modules: 7371
Elapsed = 00:00:00.06, CPU = 00:00:00.05
Using libraries: CORTEXM0DS NanGate_15nm_OCL
Linking block CORTEXM0DS:CORTEXM0DS.design
Information: User units loaded from library 'NanGate_15nm_OCL' (LNK-040)
Design 'CORTEXM0DS' was successfully linked.
Saving library 'CORTEXM0DS'
################################################################
## Read UPF file(s)  
################################################################
## For golden UPF flow only (if supplemental UPF is provided): enable golden UPF flow before reading UPF
if {[file exists [which $UPF_SUPPLEMENTAL_FILE]]} {
		set_app_options -name mv.upf.enable_golden_upf -value true ;# tool default false
	}
if {[file exists [which $UPF_FILE]]} {
		load_upf $UPF_FILE

		## For golden UPF flow only (if supplemental UPF is provided): read supplemental UPF file
		if {[file exists [which $UPF_SUPPLEMENTAL_FILE]]} {
			load_upf -supplemental $UPF_SUPPLEMENTAL_FILE
		} elseif {$UPF_SUPPLEMENTAL_FILE != ""} {
			puts "RM-error: UPF_SUPPLEMENTAL_FILE($UPF_SUPPLEMENTAL_FILE) is invalid. Please correct it."
		}

		## Read the supply set file
		if {[file exists [which $UPF_UPDATE_SUPPLY_SET_FILE]]} {
			load_upf $UPF_UPDATE_SUPPLY_SET_FILE
		} elseif {$UPF_UPDATE_SUPPLY_SET_FILE != ""} {
			puts "RM-error: UPF_UPDATE_SUPPLY_SET_FILE($UPF_UPDATE_SUPPLY_SET_FILE) is invalid. Please correct it."
		}
	} elseif {$UPF_FILE != ""} {
		puts "RM-error : UPF file($UPF_FILE) is invalid. Please correct it."
	}
################################################################
## Timing constraints  
################################################################
## Specify a Tcl script to read in your TLU+ files by using the read_parasitic_tech command;
#  Refer to templates/init_design.read_parasitic_tech_example.tcl for sample commands
if {[file exists [which $TCL_PARASITIC_SETUP_FILE]]} {
		puts "RM-info: Sourcing [which $TCL_PARASITIC_SETUP_FILE]"
		source -echo $TCL_PARASITIC_SETUP_FILE
	} elseif {$TCL_PARASITIC_SETUP_FILE != ""} {
		puts "RM-error : TCL_PARASITIC_SETUP_FILE($TCL_PARASITIC_SETUP_FILE) is invalid. Please correct it."
	}
## Specify a Tcl script to create your corners, modes, scenarios and load respective constraints;
#  Two examples are provided: 
#  - templates/init_design.mcmm_example.explicit.tcl: provide mode, corner, and scenario constraints; create modes, corners, 
#    and scenarios; source mode, corner, and scenario constraints, respectively 
#  - templates/init_design.mcmm_example.auto_expanded.tcl: provide constraints for the scenarios; create modes, corners, 
#    and scenarios; source scenario constraints which are then expanded to associated modes and corners
if {[file exists [which $TCL_MCMM_SETUP_FILE]]} {
		puts "RM-info: Sourcing [which $TCL_MCMM_SETUP_FILE]"
		source -echo $TCL_MCMM_SETUP_FILE
	} elseif {$TCL_MCMM_SETUP_FILE != ""} {
		puts "RM-error : TCL_MCMM_SETUP_FILE($TCL_MCMM_SETUP_FILE) is invalid. Please correct it."
	}
RM-info: Sourcing /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/dcrm/results/ICC2_files/CORTEXM0DS.MCMM/top.tcl
## created by write_timing_context -format icc2 -output results/ICC2_files/CORTEXM0DS.MCMM
puts "Information: sourcing [info script]";
Information: sourcing /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/dcrm/results/ICC2_files/CORTEXM0DS.MCMM/top.tcl
remove_modes -all;remove_corners -all;remove_scenarios -all;
namespace eval 5D8D8111 {
  variable _search_path $::search_path;
  set ::search_path [linsert $_search_path 0 [file normalize [file dirname [info script]]] ];

  source helper_script.tcl;
}
## IC Compiler Scenario: mode_norm.slow.RCmax
create_mode mode_norm.slow.RCmax;
create_corner mode_norm.slow.RCmax;
create_scenario -mode mode_norm.slow.RCmax -corner mode_norm.slow.RCmax -name mode_norm.slow.RCmax;
Created scenario mode_norm.slow.RCmax for mode mode_norm.slow.RCmax and corner mode_norm.slow.RCmax
All analysis types are activated.
set_app_options -list { time.convert_constraint_from_bc_wc wc_only};
namespace eval 5D8D8111 {
  variable _se [get_message_info -limit CMD-005];set_message_info -id CMD-005 -limit 1;redirect -variable _tmp {catch {slarty;bartvast;};};unset _tmp;
  source -continue_on_error scenario_mode_norm_slow_RCmax.tcl;
  set_message_info -id CMD-005 -limit $_se; unset _se
}
Information: app_option time.convert_constraint_from_bc_wc is set to wc_only.  Using only -max_tluplus tlu_plus file for early and late parasitic spec
Information: Reading the tlu_plus file FreePDK15_RCmax
Information: Reusing the early spec FreePDK15_RCmax
Begin building search trees for block CORTEXM0DS:CORTEXM0DS.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS.design (time 0s)
create_mode mode_norm.slow.RCmax_bc;
create_corner mode_norm.slow.RCmax_bc;
create_scenario -mode mode_norm.slow.RCmax_bc -corner mode_norm.slow.RCmax_bc -name mode_norm.slow.RCmax_bc;
Created scenario mode_norm.slow.RCmax_bc for mode mode_norm.slow.RCmax_bc and corner mode_norm.slow.RCmax_bc
All analysis types are activated.
set_app_options -list { time.convert_constraint_from_bc_wc bc_only};
namespace eval 5D8D8111 {
  variable _se [::get_message_info -limit CMD-005];set_message_info -id CMD-005 -limit 1;redirect -variable _tmp {catch {slarty;bartvast;};};unset _tmp;
  source -continue_on_error scenario_mode_norm_slow_RCmax.tcl;
  ::set_message_info -id CMD-005 -limit $_se; unset _se
}
Information: app_option time.convert_constraint_from_bc_wc is set to bc_only.  Using only -min_tluplus tlu_plus file for early and late parasitic spec
Information: Reusing the late spec FreePDK15_RCmax
Information: Reusing the early spec FreePDK15_RCmax
## Scenario Status
## Test Power UI
set_scenario_status -none -setup true -hold {false} mode_norm.slow.RCmax;
Scenario mode_norm.slow.RCmax (mode mode_norm.slow.RCmax corner mode_norm.slow.RCmax) is active for setup analysis.
if [string length [get_defined_attributes -class scenario {dynamic_power}]] {
  set_scenario_status -dynamic_power false -leakage_power false mode_norm.slow.RCmax;
} else {
  set_scenario_status -power [expr false || false] mode_norm.slow.RCmax;
}
Scenario mode_norm.slow.RCmax (mode mode_norm.slow.RCmax corner mode_norm.slow.RCmax) is active for setup analysis.
set_scenario_status -none -setup {false} -hold false mode_norm.slow.RCmax_bc;
Scenario mode_norm.slow.RCmax_bc (mode mode_norm.slow.RCmax_bc corner mode_norm.slow.RCmax_bc) is active, but has no analysis configured.
if [string length [get_defined_attributes -class scenario {dynamic_power}]] {
  set_scenario_status -dynamic_power false -leakage_power false mode_norm.slow.RCmax_bc;
} else {
  set_scenario_status -power [expr false || false] mode_norm.slow.RCmax_bc;
}
Scenario mode_norm.slow.RCmax_bc (mode mode_norm.slow.RCmax_bc corner mode_norm.slow.RCmax_bc) is active, but has no analysis configured.
## IC Compiler Scenario: mode_norm.worst_low.RCmax
create_mode mode_norm.worst_low.RCmax;
create_corner mode_norm.worst_low.RCmax;
create_scenario -mode mode_norm.worst_low.RCmax -corner mode_norm.worst_low.RCmax -name mode_norm.worst_low.RCmax;
Created scenario mode_norm.worst_low.RCmax for mode mode_norm.worst_low.RCmax and corner mode_norm.worst_low.RCmax
All analysis types are activated.
set_app_options -list { time.convert_constraint_from_bc_wc wc_only};
namespace eval 5D8D8111 {
  variable _se [get_message_info -limit CMD-005];set_message_info -id CMD-005 -limit 1;redirect -variable _tmp {catch {slarty;bartvast;};};unset _tmp;
  source -continue_on_error scenario_mode_norm_worst_low_RCmax.tcl;
  set_message_info -id CMD-005 -limit $_se; unset _se
}
Information: app_option time.convert_constraint_from_bc_wc is set to wc_only.  Using only -max_tluplus tlu_plus file for early and late parasitic spec
Information: Reusing the late spec FreePDK15_RCmax
Information: Reusing the early spec FreePDK15_RCmax
create_mode mode_norm.worst_low.RCmax_bc;
create_corner mode_norm.worst_low.RCmax_bc;
create_scenario -mode mode_norm.worst_low.RCmax_bc -corner mode_norm.worst_low.RCmax_bc -name mode_norm.worst_low.RCmax_bc;
Created scenario mode_norm.worst_low.RCmax_bc for mode mode_norm.worst_low.RCmax_bc and corner mode_norm.worst_low.RCmax_bc
All analysis types are activated.
set_app_options -list { time.convert_constraint_from_bc_wc bc_only};
namespace eval 5D8D8111 {
  variable _se [::get_message_info -limit CMD-005];set_message_info -id CMD-005 -limit 1;redirect -variable _tmp {catch {slarty;bartvast;};};unset _tmp;
  source -continue_on_error scenario_mode_norm_worst_low_RCmax.tcl;
  ::set_message_info -id CMD-005 -limit $_se; unset _se
}
Information: app_option time.convert_constraint_from_bc_wc is set to bc_only.  Using only -min_tluplus tlu_plus file for early and late parasitic spec
Information: Reusing the late spec FreePDK15_RCmax
Information: Reusing the early spec FreePDK15_RCmax
## Scenario Status
## Test Power UI
set_scenario_status -none -setup true -hold {false} mode_norm.worst_low.RCmax;
Scenario mode_norm.worst_low.RCmax (mode mode_norm.worst_low.RCmax corner mode_norm.worst_low.RCmax) is active for setup analysis.
if [string length [get_defined_attributes -class scenario {dynamic_power}]] {
  set_scenario_status -dynamic_power false -leakage_power false mode_norm.worst_low.RCmax;
} else {
  set_scenario_status -power [expr false || false] mode_norm.worst_low.RCmax;
}
Scenario mode_norm.worst_low.RCmax (mode mode_norm.worst_low.RCmax corner mode_norm.worst_low.RCmax) is active for setup analysis.
set_scenario_status -none -setup {false} -hold false mode_norm.worst_low.RCmax_bc;
Scenario mode_norm.worst_low.RCmax_bc (mode mode_norm.worst_low.RCmax_bc corner mode_norm.worst_low.RCmax_bc) is active, but has no analysis configured.
if [string length [get_defined_attributes -class scenario {dynamic_power}]] {
  set_scenario_status -dynamic_power false -leakage_power false mode_norm.worst_low.RCmax_bc;
} else {
  set_scenario_status -power [expr false || false] mode_norm.worst_low.RCmax_bc;
}
Scenario mode_norm.worst_low.RCmax_bc (mode mode_norm.worst_low.RCmax_bc corner mode_norm.worst_low.RCmax_bc) is active, but has no analysis configured.
## IC Compiler Scenario: mode_norm.fast.RCmin
create_mode mode_norm.fast.RCmin;
create_corner mode_norm.fast.RCmin;
create_scenario -mode mode_norm.fast.RCmin -corner mode_norm.fast.RCmin -name mode_norm.fast.RCmin;
Created scenario mode_norm.fast.RCmin for mode mode_norm.fast.RCmin and corner mode_norm.fast.RCmin
All analysis types are activated.
set_app_options -list { time.convert_constraint_from_bc_wc wc_only};
namespace eval 5D8D8111 {
  variable _se [get_message_info -limit CMD-005];set_message_info -id CMD-005 -limit 1;redirect -variable _tmp {catch {slarty;bartvast;};};unset _tmp;
  source -continue_on_error scenario_mode_norm_fast_RCmin.tcl;
  set_message_info -id CMD-005 -limit $_se; unset _se
}
Information: app_option time.convert_constraint_from_bc_wc is set to wc_only.  Using only -max_tluplus tlu_plus file for early and late parasitic spec
Information: Reading the tlu_plus file FreePDK15_RCmin
Information: Reusing the early spec FreePDK15_RCmin
create_mode mode_norm.fast.RCmin_bc;
create_corner mode_norm.fast.RCmin_bc;
create_scenario -mode mode_norm.fast.RCmin_bc -corner mode_norm.fast.RCmin_bc -name mode_norm.fast.RCmin_bc;
Created scenario mode_norm.fast.RCmin_bc for mode mode_norm.fast.RCmin_bc and corner mode_norm.fast.RCmin_bc
All analysis types are activated.
set_app_options -list { time.convert_constraint_from_bc_wc bc_only};
namespace eval 5D8D8111 {
  variable _se [::get_message_info -limit CMD-005];set_message_info -id CMD-005 -limit 1;redirect -variable _tmp {catch {slarty;bartvast;};};unset _tmp;
  source -continue_on_error scenario_mode_norm_fast_RCmin.tcl;
  ::set_message_info -id CMD-005 -limit $_se; unset _se
}
Information: app_option time.convert_constraint_from_bc_wc is set to bc_only.  Using only -min_tluplus tlu_plus file for early and late parasitic spec
Information: Reusing the late spec FreePDK15_RCmin
Information: Reusing the early spec FreePDK15_RCmin
## Scenario Status
## Test Power UI
set_scenario_status -none -setup false -hold {false} mode_norm.fast.RCmin;
Scenario mode_norm.fast.RCmin (mode mode_norm.fast.RCmin corner mode_norm.fast.RCmin) is active, but has no analysis configured.
if [string length [get_defined_attributes -class scenario {dynamic_power}]] {
  set_scenario_status -dynamic_power false -leakage_power true mode_norm.fast.RCmin;
} else {
  set_scenario_status -power [expr false || true] mode_norm.fast.RCmin;
}
Scenario mode_norm.fast.RCmin (mode mode_norm.fast.RCmin corner mode_norm.fast.RCmin) is active for leakage_power analysis.
set_scenario_status -none -setup {false} -hold true mode_norm.fast.RCmin_bc;
Scenario mode_norm.fast.RCmin_bc (mode mode_norm.fast.RCmin_bc corner mode_norm.fast.RCmin_bc) is active for hold analysis.
if [string length [get_defined_attributes -class scenario {dynamic_power}]] {
  set_scenario_status -dynamic_power false -leakage_power true mode_norm.fast.RCmin_bc;
} else {
  set_scenario_status -power [expr false || true] mode_norm.fast.RCmin_bc;
}
Scenario mode_norm.fast.RCmin_bc (mode mode_norm.fast.RCmin_bc corner mode_norm.fast.RCmin_bc) is active for hold/leakage_power analysis.
## have the max drc costing follow the setup costing and min drc costing follow the hold costing
if [sizeof_collection [get_scenarios -quiet -filter setup]] {set_scenario_status -max_cap true -max_tran true [get_scenarios -filter setup];}
Scenario mode_norm.slow.RCmax (mode mode_norm.slow.RCmax corner mode_norm.slow.RCmax) is active for setup/max_transition/max_capacitance analysis.
Scenario mode_norm.worst_low.RCmax (mode mode_norm.worst_low.RCmax corner mode_norm.worst_low.RCmax) is active for setup/max_transition/max_capacitance analysis.
if [sizeof_collection [get_scenarios -quiet -filter hold]] {set_scenario_status -min_cap true [get_scenarios -filter hold];}
Scenario mode_norm.fast.RCmin_bc (mode mode_norm.fast.RCmin_bc corner mode_norm.fast.RCmin_bc) is active for hold/leakage_power/min_capacitance analysis.
set_app_options -list { time.convert_constraint_from_bc_wc none};
## these were the acive and current scenarios in the generation session
namespace eval 5D8D8111 {
  variable inactive_scenarios [::remove_from_collection [::get_scenarios] [::get_scenarios [list mode_norm.slow.RCmax mode_norm.slow.RCmax_bc mode_norm.worst_low.RCmax mode_norm.worst_low.RCmax_bc mode_norm.fast.RCmin mode_norm.fast.RCmin_bc]]];
  ::set_scenario_status -active true *;
  if [::sizeof_collection $inactive_scenarios] {
    ::set_scenario_status -active false $inactive_scenarios;
  }
  if [::sizeof_collection [::get_scenarios -quiet mode_norm.slow.RCmax]] {
    ::current_scenario mode_norm.slow.RCmax;
  } else {
    puts "Warning: dc_shell current_scenario (mode_norm.slow.RCmax) does not exist";
  }
}
Scenario mode_norm.fast.RCmin (mode mode_norm.fast.RCmin corner mode_norm.fast.RCmin) is active for leakage_power analysis.
Scenario mode_norm.fast.RCmin_bc (mode mode_norm.fast.RCmin_bc corner mode_norm.fast.RCmin_bc) is active for hold/leakage_power/min_capacitance analysis.
Scenario mode_norm.slow.RCmax (mode mode_norm.slow.RCmax corner mode_norm.slow.RCmax) is active for setup/max_transition/max_capacitance analysis.
Warning: Scenario mode_norm.slow.RCmax_bc has no analysis types to activate. (CSTR-026)
Scenario mode_norm.slow.RCmax_bc (mode mode_norm.slow.RCmax_bc corner mode_norm.slow.RCmax_bc) is active, but has no analysis configured.
Scenario mode_norm.worst_low.RCmax (mode mode_norm.worst_low.RCmax corner mode_norm.worst_low.RCmax) is active for setup/max_transition/max_capacitance analysis.
Warning: Scenario mode_norm.worst_low.RCmax_bc has no analysis types to activate. (CSTR-026)
Scenario mode_norm.worst_low.RCmax_bc (mode mode_norm.worst_low.RCmax_bc corner mode_norm.worst_low.RCmax_bc) is active, but has no analysis configured.
namespace eval 5D8D8111 {
  proc set_tlu_plus_files {args} {}; ## Do not want these applied globally
  variable _se [get_message_info -limit CMD-005];set_message_info -id CMD-005 -limit 1;redirect -variable _tmp {catch {slarty;bartvast;};};unset _tmp;
  source -continue_on_error design.tcl;
  set_message_info -id CMD-005 -limit $_se; unset _se
  set ::search_path $_search_path;
}
namespace delete 5D8D8111;
puts "Information: sourced [info script]";
Information: sourced /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/dcrm/results/ICC2_files/CORTEXM0DS.MCMM/top.tcl
## Following lines are applicable for designs with physical hierarchy
# Ignore the sub-blocks internal timing paths
if {$DESIGN_STYLE == "hier" && $PHYSICAL_HIERARCHY_LEVEL != "bottom"} {
		set_timing_paths_disabled_blocks  -all_sub_blocks
        }
################################################################
## commit_upf  
################################################################
commit_upf
Information: Power intent has been successfully committed. (UPF-072)
Information: Total 0 isolation cell(s) in the design. (MV-021)
Information: Total 0 level shifter cell(s) in the design. (MV-021)
Information: Total 0 enable level shifter cell(s) in the design. (MV-021)
Information: Total 0 repeater cell(s) in the design. (MV-021)
Information: Total 0 retention cell(s) in the design. (MV-021)
Information: Total 0 power switch cell(s) in the design. (MV-021)
Information: Total 0 netlist change(s) have been made to resolve conflicts between power intent and PG netlist. (UPF-073)
associate_mv_cells -all
Information: Total 0 isolation cell(s) in the design. (MV-021)
Information: Total 0 level shifter cell(s) in the design. (MV-021)
Information: Total 0 enable level shifter cell(s) in the design. (MV-021)
Information: Total 0 repeater cell(s) in the design. (MV-021)
Information: Total 0 retention cell(s) in the design. (MV-021)
Information: Total 0 power switch cell(s) in the design. (MV-021)
################################################################
## Floorplanning  
################################################################
####################################
## Floorplanning : technology setup 
####################################
## Technology setup includes routing layer direction, offset, site default, and site symmetry
#  - If TECH_FILE is used, technology setup is required 
#  - If TECH_LIB is used and it does not contain the technology setup, then it is required
#  Specify your technology setup script through TCL_TECH_SETUP_FILE. RM default is init_design.tech_setup.tcl.
if {$TECH_FILE != "" || ($TECH_LIB != "" && !$TECH_LIB_INCLUDES_TECH_SETUP_INFO)} {
		if {[file exists [which $TCL_TECH_SETUP_FILE]]} {
			puts "RM-info: Sourcing [which $TCL_TECH_SETUP_FILE]"
			source -echo $TCL_TECH_SETUP_FILE
		} elseif {$TCL_TECH_SETUP_FILE != ""} {
			puts "RM-error : TCL_TECH_SETUP_FILE($TCL_TECH_SETUP_FILE) is invalid. Please correct it."
		}
	}
RM-info: Sourcing /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/init_design.tech_setup.tcl
puts "RM-info: Running script [info script]\n"
RM-info: Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/init_design.tech_setup.tcl

##########################################################################################
# Tool: IC Compiler II
# Script: init_design.tech_setup.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
## Set routing_direction and track_offset
if {$ROUTING_LAYER_DIRECTION_OFFSET_LIST != ""} {
	foreach direction_offset_pair $ROUTING_LAYER_DIRECTION_OFFSET_LIST {
		set layer [lindex $direction_offset_pair 0]
		set direction [lindex $direction_offset_pair 1]
		set offset [lindex $direction_offset_pair 2]
		set_attribute [get_layers $layer] routing_direction $direction
		if {$offset != ""} {
			set_attribute [get_layers $layer] track_offset $offset
		}
	}
} else {
	puts "RM-error : ROUTING_LAYER_DIRECTION_OFFSET_LIST is not specified. You must manually set routing layer directions and offsets!"
}
Information: The design specific attribute override for layer 'M1' is set in the current block 'CORTEXM0DS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M1' is set in the current block 'CORTEXM0DS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'MINT1' is set in the current block 'CORTEXM0DS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'MINT1' is set in the current block 'CORTEXM0DS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'MINT2' is set in the current block 'CORTEXM0DS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'MINT2' is set in the current block 'CORTEXM0DS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'MINT3' is set in the current block 'CORTEXM0DS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'MINT3' is set in the current block 'CORTEXM0DS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'MINT4' is set in the current block 'CORTEXM0DS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'MINT4' is set in the current block 'CORTEXM0DS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'MINT5' is set in the current block 'CORTEXM0DS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'MINT5' is set in the current block 'CORTEXM0DS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'MSMG1' is set in the current block 'CORTEXM0DS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'MSMG1' is set in the current block 'CORTEXM0DS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'MSMG2' is set in the current block 'CORTEXM0DS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'MSMG2' is set in the current block 'CORTEXM0DS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'MSMG3' is set in the current block 'CORTEXM0DS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'MSMG3' is set in the current block 'CORTEXM0DS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'MSMG4' is set in the current block 'CORTEXM0DS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'MSMG4' is set in the current block 'CORTEXM0DS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'MSMG5' is set in the current block 'CORTEXM0DS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'MSMG5' is set in the current block 'CORTEXM0DS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'MG1' is set in the current block 'CORTEXM0DS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'MG1' is set in the current block 'CORTEXM0DS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'MG2' is set in the current block 'CORTEXM0DS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'MG2' is set in the current block 'CORTEXM0DS', because the actual library setting may not be overwritten. (ATTR-12)
## Set site default
if {$SITE_DEFAULT != ""} {
	set_attribute [get_site_defs] is_default false
	set_attribute [get_site_defs $SITE_DEFAULT] is_default true
}
## Set site symmetry
if {$SITE_SYMMETRY_LIST != ""} {
	foreach sym_pair $SITE_SYMMETRY_LIST {
		set site_name [lindex $sym_pair 0]
		set site_sym [lindex $sym_pair 1]
		set_attribute [get_site_defs $site_name] symmetry $site_sym
	}   	
}
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/init_design.tech_setup.tcl

####################################
## Floorplanning : from DEF 
####################################
## Floorplanning by reading $DEF_FLOORPLAN_FILES (supports multiple DEF files)
#  Script first checks if all the specified DEF files are valid, if not, read_def is skipped
if {$DEF_FLOORPLAN_FILES != ""} {
		set RM_DEF_FLOORPLAN_FILE_is_not_found FALSE
		foreach def_file $DEF_FLOORPLAN_FILES {
	      		if {![file exists [which $def_file]]} {
	      			puts "RM-error : DEF floorplan file ($def_file) is invalid."
	      			set RM_DEF_FLOORPLAN_FILE_is_not_found TRUE
	      		}
		}
	
	      	if {!$RM_DEF_FLOORPLAN_FILE_is_not_found} {
	      		set read_def_cmd "read_def -add_def_only_objects cells [list $DEF_FLOORPLAN_FILES]" 
	      		if {$DEF_SITE_NAME_PAIRS != ""} {lappend read_def_cmd -convert $DEF_SITE_NAME_PAIRS}
	      		puts "RM-info: Creating floorplan from DEF file DEF_FLOORPLAN_FILES ($DEF_FLOORPLAN_FILES)"
			puts "RM-info: $read_def_cmd"
	      		eval ${read_def_cmd}
	      		
			redirect -var x {catch {resolve_pg_nets}} ;# workaround in case resolve_pg_nets returns warning that causes conditional to exit unexpectedly 
			puts $x
			if {[regexp ".*NDMUI-096.*" $x]} {
				puts "RM-error: UPF may have an issue. Please review and correct it."
			}

	      	} else {
	      		puts "RM-error : At least one of the DEF_FLOORPLAN_FILES specified is invalid. Please correct it."
	      		puts "RM-info: Skipped reading of DEF_FLOORPLAN_FILES"
	      	}

	####################################
	## Floorplanning : from write_floorplan 
	####################################
	## Floorplanning by reading the write_floorplan generated TCL file, $TCL_FLOORPLAN_FILE
	} elseif {$TCL_FLOORPLAN_FILE != ""} {
		set RM_TCL_FLOORPLAN_FILE_is_not_found FALSE
		if {[file exists [which $TCL_FLOORPLAN_FILE]]} {
			puts "RM-info: creating floorplan from TCL_FLOORPLAN_FILE ($TCL_FLOORPLAN_FILE)"
			source $TCL_FLOORPLAN_FILE
		} else {
			puts "RM-error : TCL_FLOORPLAN_FILE($TCL_FLOORPLAN_FILE) is invalid. Please correct it."
			set RM_TCL_FLOORPLAN_FILE_is_not_found TRUE
		}

	####################################
	## Floorplanning : initialize_floorplan
	#################################### 
	## Perform initialize_floorplan if neither DEF_FLOORPLAN_FILES nor TCL_FLOORPLAN_FILE is specified
	} else {
	      	puts "RM-info: creating floorplan using initialize_floorplan"

		initialize_floorplan
		# place_pins -self ;# to place unplaced pins if needed
	}
RM-info: creating floorplan from TCL_FLOORPLAN_FILE (rm_setup/floorplan.tcl)
RM-info: Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_setup/floorplan.tcl

Removing existing floorplan objects
Creating core...
Core utilization ratio = 50.17%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
****************************************
Report : Power/Ground Connection Summary
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:25:32 2019
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 0/7335
Unconnected nwell pins        7335
Ground net VSS                0/7335
Unconnected pwell pins        7335
--------------------------------------------------------------------------------
Information: connections of 14670 power/ground pin(s) are created or changed.
Successfully create standard cell rail pattern rail_pattern.
Successfully set PG strategy std_cell_strategy.
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Loading library and design information.
Updating PG strategies.
Updating strategy std_cell_strategy.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating standard cell rails.
Creating standard cell rails for strategy std_cell_strategy.
DRC checking and fixing for standard cell rail strategy std_cell_strategy.
Number of threads: 8
Number of partitions: 10
Direction of partitions: horizontal
Number of wires: 100
Checking DRC for 100 wires:100%
Creating 100 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 100 wires.
Committing wires takes 0.00 seconds.
Committed 0 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
Successfully create mesh pattern mesh_pattern.
Successfully set PG strategy mesh_strategy.
No PG via master rule is defined.
No PG strategy via rule is defined.
Compile mesh...
Sanity check for inputs.
Warning: Strategy via rule stack_PG is not defined. (PGR-599)
This strategy via rule stack_PG is ignored.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Loading library and design information.
Updating PG strategies.
Updating strategy mesh_strategy.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies mesh_strategy .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies mesh_strategy .
Check and fix DRC for 76 wires for strategy mesh_strategy.
Number of threads: 8
Number of partitions: 13
Direction of partitions: vertical
Number of wires: 38
Checking DRC for 38 wires:100%
Number of threads: 8
Number of partitions: 13
Direction of partitions: horizontal
Number of wires: 38
Checking DRC for 38 wires:100%
Creating 76 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies mesh_strategy .
Number of threads: 8
Working on strategy mesh_strategy.
Number of detected intersections: 722
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 722 stacked vias for strategy mesh_strategy.
Number of threads: 8
Number of partitions: 13
Direction of partitions: horizontal
Number of vias: 722
Checking DRC for 722 stacked vias:100%
Runtime of via DRC checking for strategy mesh_strategy: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 1900 stacked vias.
Number of threads: 8
Number of partitions: 10
Direction of partitions: horizontal
Number of vias: 1900
Checking DRC for 1900 stacked vias:100%
Via DRC checking runtime 1.00 seconds.
via connection runtime: 1 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy mesh_strategy.
Checking 722 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 1900 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy mesh_strategy.
Checking 722 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 1387 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 228 wires.
Created 152 pins at design boundary.
Committing wires takes 0.00 seconds.
Committed 17081 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 1 seconds.
Successfully compiled PG.
Overall runtime: 1 seconds.
****************************************
Report : Power/Ground Connection Summary
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:25:33 2019
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 7335/7335
Unconnected nwell pins        7335
Ground net VSS                7335/7335
Unconnected pwell pins        7335
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
--------------
running create_placement

Create Placement Options:
Effort:                        high_effort         
Timing Driven:                 false               
Buffering Aware Timing Driven: false               
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :	 true                

Message: opto API has not been created, cannot determine if design is multi site. Ignoring this check for now.
ORB: timingScenario mode_norm.worst_low.RCmax timingCorner mode_norm.worst_low.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
ORB: Nominal = 0.005783  Design MT = inf  Target = 0.046265 (8.000 nominal)  MaxRC = 0.020135
Warning: turning e-eLpp off because no active dynamic power scenarios were found
Start transferring placement data.
Restructuring in 37 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.20, congestion_driven_max_util 0.87. (PLACE-027)
Creating placement from scratch.
coarse place 0% done.
coarse place 13% done.
coarse place 25% done.
coarse place 38% done.
coarse place 50% done.
coarse place 63% done.
coarse place 75% done.
coarse place 88% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 7.37451e+07
Start DFT optimization
START_CMD: optimize_dft        CPU:     19 s ( 0.01 hr) ELAPSE:     12 s ( 0.00 hr) MEM-PEAK:   303 Mb Thu Sep 26 23:25:35 2019
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS.design'. (TIM-125)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS.design (time 0s)
Information: Design Average RC for design CORTEXM0DS  (NEX-011)
Information: r = 38.305138 ohm/um, via_r = 3.323810 ohm/cut, c = 0.094523 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 34.395210 ohm/um, via_r = 3.221135 ohm/cut, c = 0.092930 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (76480 76800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Information: The RC mode used is VR for design 'CORTEXM0DS'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7401, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 969, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
************************************************************
END_CMD: optimize_dft          CPU:     24 s ( 0.01 hr) ELAPSE:     13 s ( 0.00 hr) MEM-PEAK:   345 Mb Thu Sep 26 23:25:36 2019
End DFT optimization
Start TieCellOpt
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (76480 76800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
------------------------
Begin tie-cell insertion
INFO: debug level = 0
INFO: max fanout = 999
INFO: max diameter (in user unit) = 15.36
INFO: Available logic one lib cells: 
INFO: Available logic zero lib cells: 
Warning: No tie cell is available for constant fixing. (OPT-200)
End TieCellOpt
----------------------------------------------------------------
running legalize_placement
Information: The net parasitics of block CORTEXM0DS are cleared. (TIM-123)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Site master "unit" has neither X-Symmetry nor Y-Symmetry.The "legal orientations" for the standard cells will be limited. (LGL-031)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 100 total shapes.
Layer MINT1: cached 0 shapes out of 0 total shapes.
Layer MINT2: cached 0 shapes out of 0 total shapes.
Cached 4161 vias out of 17081 total vias.

Legalizing Top Level Design CORTEXM0DS ... 
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Information: Creating classic rule checker.
=====> Processed 37 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     5795.46         7335        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
	To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
	To use it, set limit_legality_checks to true.
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (2 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   7335
number of references:                37
number of site rows:                 99
number of locations attempted:   151440
number of locations failed:       27294  (18.0%)

Legality of references at locations:
20 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   704      13711      4970 ( 36.2%)       6584      3816 ( 58.0%)  SDFFSNQ_X1
  1186      18959      1934 ( 10.2%)       3486      1417 ( 40.6%)  NAND2_X1
   686      11681      1274 ( 10.9%)       2350      1006 ( 42.8%)  NOR2_X1
   247       5077      1182 ( 23.3%)       1654       894 ( 54.1%)  NAND4_X1
   252       4974      1156 ( 23.2%)       1664       867 ( 52.1%)  NAND3_X1
   137       2517      1165 ( 46.3%)       1679       677 ( 40.3%)  SDFFRNQ_X1
   467       8501       921 ( 10.8%)       1695       606 ( 35.8%)  AOI21_X1
   557       9654       908 (  9.4%)       1639       489 ( 29.8%)  OAI21_X1
   107       2448       638 ( 26.1%)        864       607 ( 70.3%)  XOR2_X1
    88       1760       473 ( 26.9%)        640       340 ( 53.1%)  NOR4_X1

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     4        112        71 ( 63.4%)        112        57 ( 50.9%)  FA_X1
   137       2517      1165 ( 46.3%)       1679       677 ( 40.3%)  SDFFRNQ_X1
   704      13711      4970 ( 36.2%)       6584      3816 ( 58.0%)  SDFFSNQ_X1
    16        424       132 ( 31.1%)        184       124 ( 67.4%)  XNOR2_X1
     1         24         8 ( 33.3%)         16         8 ( 50.0%)  CLKBUF_X2
   107       2448       638 ( 26.1%)        864       607 ( 70.3%)  XOR2_X1
    78       1533       441 ( 28.8%)        613       353 ( 57.6%)  NOR3_X1
    88       1760       473 ( 26.9%)        640       340 ( 53.1%)  NOR4_X1
   247       5077      1182 ( 23.3%)       1654       894 ( 54.1%)  NAND4_X1
   252       4974      1156 ( 23.2%)       1664       867 ( 52.1%)  NAND3_X1

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        7335 (59159 total sites)
avg row height over cells:        0.768 um
rms cell displacement:            0.237 um ( 0.31 row height)
rms weighted cell displacement:   0.237 um ( 0.31 row height)
max cell displacement:            0.716 um ( 0.93 row height)
avg cell displacement:            0.208 um ( 0.27 row height)
avg weighted cell displacement:   0.208 um ( 0.27 row height)
number of cells moved:             7335
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U8388 (XOR2_X1)
  Input location: (70.555,33.558)
  Legal location: (71.232,33.792)
  Displacement:   0.716 um ( 0.93 row height)
Cell: U9400 (XNOR2_X1)
  Input location: (20.876,74.745)
  Legal location: (20.224,74.496)
  Displacement:   0.698 um ( 0.91 row height)
Cell: u_logic_Xyn2z4_reg (SDFFSNQ_X1)
  Input location: (63.307,50.871)
  Legal location: (62.656,50.688)
  Displacement:   0.676 um ( 0.88 row height)
Cell: U11329 (XOR2_X1)
  Input location: (66.887,50.605)
  Legal location: (66.24,50.688)
  Displacement:   0.652 um ( 0.85 row height)
Cell: U11796 (NAND2_X1)
  Input location: (17.125,48.793)
  Legal location: (17.536,49.152)
  Displacement:   0.546 um ( 0.71 row height)
Cell: U8307 (XNOR2_X1)
  Input location: (32.724,35.52)
  Legal location: (33.216,35.328)
  Displacement:   0.528 um ( 0.69 row height)
Cell: U6884 (INV_X1)
  Input location: (54.702,27.168)
  Legal location: (54.272,26.88)
  Displacement:   0.518 um ( 0.67 row height)
Cell: U6130 (XOR2_X1)
  Input location: (38.741,31.381)
  Legal location: (39.232,31.488)
  Displacement:   0.503 um ( 0.65 row height)
Cell: U6721 (NAND4_X1)
  Input location: (64.759,14.158)
  Legal location: (64.384,13.824)
  Displacement:   0.502 um ( 0.65 row height)
Cell: u_logic_Imu2z4_reg (SDFFSNQ_X1)
  Input location: (29.062,4.919)
  Legal location: (29.44,4.608)
  Displacement:   0.489 um ( 0.64 row height)

Legalization succeeded.
Total Legalizer CPU: 1.838
----------------------------------------------------------------

************************

running check_legality

PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 100 total shapes.
Layer MINT1: cached 0 shapes out of 0 total shapes.
Layer MINT2: cached 0 shapes out of 0 total shapes.
Cached 4161 vias out of 17081 total vias.

check_legality for block design CORTEXM0DS ... 
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Information: Creating classic rule checker.
=====> Processed 37 ref cells (0 fillers) from library
Design has no advanced rules
Checking legality
Checking cell legality:
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Sorting rows.
Checking spacing rule legality.
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Checking packing rule legality.


****************************************
  Report : Legality
****************************************

VIOLATIONS BY CATEGORY:
   MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION
         0          0          0  Two objects overlap.
         0          0          0  A cell violates a pnet.
         0          0          0  A cell is illegal at a site.
         0          0          0  A cell is not aligned with a site.
         0          0          0  A cell has an illegal orientation.
         0          0          0  A cell spacing rule is violated.
         0          0          0  A layer rule is violated.
         0          0          0  A cell is in the wrong region.
         0          0          0  Two cells violate cts margins.
         0          0          0  Two cells violate coloring.

         0          0          0  TOTAL

TOTAL 0 Violations.

VIOLATIONS BY SUBCATEGORY:
     MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION

         0          0          0    Two objects overlap.
           0          0          0    Two cells overlap.
           0          0          0    Two cells have overlapping keepout margins.
           0          0          0    A cell overlaps a blockage.
           0          0          0    A cell keepout margin overlaps a blockage.

         0          0          0    A cell violates a pnet.

         0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates pin-track alignment rules.
           0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates legal index rule.
           0          0          0    A cell has the wrong variant for its location.

         0          0          0    A cell is not aligned with a site.
           0          0          0    A cell is not aligned with the base site.
           0          0          0    A cell is not aligned with an overlaid site.

         0          0          0    A cell has an illegal orientation.

         0          0          0    A cell spacing rule is violated.
           0          0          0    A spacing rule is violated in a row.
           0          0          0    A spacing rule is violated between adjacent rows.
           0          0          0    A cell violates vertical abutment rule.
           0          0          0    A cell violates metal spacing rule.

         0          0          0    A layer rule is violated.
           0          0          0    A layer VTH rule is violated.
           0          0          0    A layer OD rule is violated.
           0          0          0    A layer OD max-width rule is violated.
           0          0          0    A layer ALL_OD corner rule is violated.
           0          0          0    A layer max-vertical-length rule is violated.
           0          0          0    A layer TPO rule is violated.
           0          0          0    Filler cell insertion cannot satisfy layer rules.

         0          0          0    A cell is in the wrong region.
           0          0          0    A cell is outside its hard bound.
           0          0          0    A cell is in the wrong voltage area.
           0          0          0    A cell violates an exclusive movebound.

         0          0          0    Two cells violate cts margins.

         0          0          0    Two cells violate coloring.


check_legality for block design CORTEXM0DS succeeded!


check_legality succeeded.

**************************

Loading cell instances...
Number of Standard Cells: 7335
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 88
Number of VDD Vias: 8664
Number of VDD Terminals: 76
Number of VSS Wires: 88
Number of VSS Vias: 8417
Number of VSS Terminals: 76
**************Verify net VDD connectivity*****************
  Number of floating wires: 13
  Number of floating vias: 0
  Number of floating std cells: 1853
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
**************Verify net VSS connectivity*****************
  Number of floating wires: 14
  Number of floating vias: 0
  Number of floating std cells: 2069
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
Command check_pg_drc started  at Thu Sep 26 23:25:38 2019
Command check_pg_drc finished at Thu Sep 26 23:25:39 2019
CPU usage for check_pg_drc: 0.73 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 0.13 seconds ( 0.00 hours)
No errors found.

Min routing layer: M1
Max routing layer: MG2


CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MG2
Warning: Ignore 138 top cell ports with no pins. (ZRT-027)

Block Pin Constraint   Min Pin Max Pin Reserve
                       Layer   Layer   Layer    Feedthroughs
--------------------   ------  ------  ------   ------------
CORTEXM0DS             MINT1   MG2     MG2      Not allowed

Warning: Master cell CORTEXM0DS has duplicated redundant library pin shapes at {-0.704 0.001} {-0.640 77.567} on layer MINT1. (ZRT-625)
Warning: Master cell CORTEXM0DS has duplicated redundant library pin shapes at {-0.704 0.001} {-0.640 77.567} on layer MINT1. (ZRT-625)
Warning: Master cell CORTEXM0DS has duplicated redundant library pin shapes at {-0.704 0.001} {-0.640 77.567} on layer MINT1. (ZRT-625)
Warning: Master cell CORTEXM0DS has duplicated redundant library pin shapes at {-0.704 0.001} {-0.640 77.567} on layer MINT1. (ZRT-625)
Warning: Master cell CORTEXM0DS has duplicated redundant library pin shapes at {-0.704 0.001} {-0.640 77.567} on layer MINT1. (ZRT-625)
Warning: Master cell CORTEXM0DS has duplicated redundant library pin shapes at {-0.704 0.001} {-0.640 77.567} on layer MINT1. (ZRT-625)
Warning: Master cell CORTEXM0DS has duplicated redundant library pin shapes at {77.376 0.001} {77.440 77.567} on layer MINT1. (ZRT-625)
Warning: Master cell CORTEXM0DS has duplicated redundant library pin shapes at {77.376 0.001} {77.440 77.567} on layer MINT1. (ZRT-625)
Warning: Master cell CORTEXM0DS has duplicated redundant library pin shapes at {77.376 0.001} {77.440 77.567} on layer MINT1. (ZRT-625)
Warning: Master cell CORTEXM0DS has duplicated redundant library pin shapes at {77.376 0.001} {77.440 77.567} on layer MINT1. (ZRT-625)
Note - message 'ZRT-625' limit (10) exceeded. Remainder will be suppressed.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  157  Alloctr  158  Proc 2101 
Printing options for 'route.common.*'

Printing options for 'route.global.*'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (-0.77,-0.77,77.50,78.34)
Number of routing layers = 13
layer M1, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT1, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT2, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT3, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT4, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT5, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MSMG1, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG2, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG3, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG4, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG5, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MG1, dir Hor, min width = 0.112, min space = 0.112 pitch = 0.224
layer MG2, dir Ver, min width = 0.112, min space = 0.112 pitch = 0.224
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  158  Alloctr  159  Proc 2101 
Net statistics:
Total number of nets to route for block pin placement     = 140
Number of interface nets to route for block pin placement = 140
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    1 
[End of Build All Nets] Total (MB): Used  159  Alloctr  160  Proc 2102 
Average gCell capacity  1.77	 on layer (1)	 M1
Average gCell capacity  22.62	 on layer (2)	 MINT1
Average gCell capacity  18.49	 on layer (3)	 MINT2
Average gCell capacity  22.62	 on layer (4)	 MINT3
Average gCell capacity  18.49	 on layer (5)	 MINT4
Average gCell capacity  22.62	 on layer (6)	 MINT5
Average gCell capacity  10.05	 on layer (7)	 MSMG1
Average gCell capacity  12.13	 on layer (8)	 MSMG2
Average gCell capacity  10.73	 on layer (9)	 MSMG3
Average gCell capacity  12.13	 on layer (10)	 MSMG4
Average gCell capacity  10.73	 on layer (11)	 MSMG5
Average gCell capacity  3.07	 on layer (12)	 MG1
Average gCell capacity  4.02	 on layer (13)	 MG2
Average number of tracks per gCell 23.08	 on layer (1)	 M1
Average number of tracks per gCell 23.32	 on layer (2)	 MINT1
Average number of tracks per gCell 23.08	 on layer (3)	 MINT2
Average number of tracks per gCell 23.32	 on layer (4)	 MINT3
Average number of tracks per gCell 23.08	 on layer (5)	 MINT4
Average number of tracks per gCell 23.32	 on layer (6)	 MINT5
Average number of tracks per gCell 13.19	 on layer (7)	 MSMG1
Average number of tracks per gCell 13.34	 on layer (8)	 MSMG2
Average number of tracks per gCell 13.19	 on layer (9)	 MSMG3
Average number of tracks per gCell 13.34	 on layer (10)	 MSMG4
Average number of tracks per gCell 13.19	 on layer (11)	 MSMG5
Average number of tracks per gCell 6.68	 on layer (12)	 MG1
Average number of tracks per gCell 6.60	 on layer (13)	 MG2
Number of gCells = 36517
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    3 
[End of Build Congestion map] Total (MB): Used  160  Alloctr  161  Proc 2105 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    2  Alloctr    2  Proc    4 
[End of Build Data] Total (MB): Used  160  Alloctr  161  Proc 2105 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    8  Alloctr    8  Proc    9 
[End of Blocked Pin Detection] Total (MB): Used  168  Alloctr  169  Proc 2115 
Information: Using 8 threads for routing. (ZRT-444)

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  168  Alloctr  169  Proc 2115 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 2283.07
Initial. Layer M1 wire length = 0.00
Initial. Layer MINT1 wire length = 1040.46
Initial. Layer MINT2 wire length = 1147.95
Initial. Layer MINT3 wire length = 73.78
Initial. Layer MINT4 wire length = 20.88
Initial. Layer MINT5 wire length = 0.00
Initial. Layer MSMG1 wire length = 0.00
Initial. Layer MSMG2 wire length = 0.00
Initial. Layer MSMG3 wire length = 0.00
Initial. Layer MSMG4 wire length = 0.00
Initial. Layer MSMG5 wire length = 0.00
Initial. Layer MG1 wire length = 0.00
Initial. Layer MG2 wire length = 0.00
Initial. Total Number of Contacts = 244
Initial. Via V1_0 count = 138
Initial. Via VINT1_0 count = 86
Initial. Via VINT2_0 count = 18
Initial. Via VINT3_0 count = 2
Initial. Via VINT4_0 count = 0
Initial. Via VINT5_0 count = 0
Initial. Via VSMG1_0 count = 0
Initial. Via VSMG2_0 count = 0
Initial. Via VSMG3_0 count = 0
Initial. Via VSMG4_0 count = 0
Initial. Via VSMG5_0 count = 0
Initial. Via VG1_0 count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   10  Alloctr   10  Proc   13 
[End of Whole Chip Routing] Total (MB): Used  168  Alloctr  169  Proc 2115 
Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  167  Alloctr  168  Proc 2115 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   10  Alloctr   10  Proc   13 
[GR: Done] Total (MB): Used  167  Alloctr  168  Proc 2115 
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    8  Alloctr    8  Proc   13 
[End of Global Routing] Total (MB): Used  166  Alloctr  167  Proc 2115 
CPU Time for Global Route: 00:00:00.62u 00:00:00.04s 00:00:00.62e: 
Number of block ports: 138
Number of block pin locations assigned from router: 138
CPU Time for Pin Preparation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of PG ports on blocks: 0
Number of pins created: 138
CPU Time for Pin Creation: 00:00:00.00u 00:00:00.00s 00:00:00.01e: 
Total Pin Placement CPU Time: 00:00:00.63u 00:00:00.04s 00:00:00.63e: 
RM-info: Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_setup/floorplan.tcl

################################################################
## Additional floorplan constraints  
################################################################
#  If DEF_FLOORPLAN_FILES is provided but can not cover certain floorplan constraint types, then they can be provided here.
#  If initialize_floorplan is used, additional floorplan constraints can be provided here. 
#  For example, bounds, pin guides, or route guides, etc
if {[file exists [which $TCL_ADDITIONAL_FLOORPLAN_FILE]]} {
		puts "RM-info: Adding additional floorplan information from TCL_ADDITIONAL_FLOORPLAN_FILE ($TCL_ADDITIONAL_FLOORPLAN_FILE)"
		source $TCL_ADDITIONAL_FLOORPLAN_FILE
	} elseif {$TCL_ADDITIONAL_FLOORPLAN_FILE != ""} {
		puts "RM-error : TCL_ADDITIONAL_FLOORPLAN_FILE($TCL_ADDITIONAL_FLOORPLAN_FILE) is invalid. Please correct it."
	}
## IO, and macro placement: Refer to templates/init_design.flat_design_planning_example.tcl for sample commands
################################################################
## SCANDEF  
################################################################	
if {[file exists [which $DEF_SCAN_FILE]]} {
		read_def $DEF_SCAN_FILE
	} elseif {$DEF_SCAN_FILE != ""} {
		puts "RM-error : DEF_SCAN_FILE($DEF_SCAN_FILE) is invalid. Please correct it."
	}
Information: Loading DEF file '/afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/dcrm/results/CORTEXM0DS.mapped.scandef' (FILE-007)
Information: Reading 'VERSION' statement. (DEFR-016)
Warning: Ignoring unsupported 'NAMESCASESENSITIVE' statement. (DEFR-015)
Information: Reading 'DIVIDERCHAR' statement. (DEFR-016)
Information: Reading 'BUSBITCHARS' statement. (DEFR-016)
Information: Reading 'DESIGN' statement. (DEFR-016)
Information: Reading 'SCANCHAINS' section. (DEFR-016)
--------------------------------
Number of Ignored DEF Constructs
--------------------------------
NAMESCASESENSITIVE             : 1
---------------------------------------
Number of Processed/Read DEF Constructs
---------------------------------------
VERSION                        : 1/1
DIVIDERCHAR                    : 1/1
BUSBITCHARS                    : 1/1
DESIGN                         : 1/1
SCANCHAINS                     : 1/1
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/init_design.from_ascii.tcl

## DC_ASCII flow : creates the library & block from DC write_icc2_files output files
if {$INIT_DESIGN_INPUT == "DC_ASCII"} {
	puts "RM-info: Sourcing [which init_design.from_dc_ascii.tcl]"
	source -echo init_design.from_dc_ascii.tcl
}
## DP_RM_NDM flow : imports the library & block from DP-RM completed database
if {$INIT_DESIGN_INPUT == "DP_RM_NDM"} {
	puts "RM-info: Sourcing [which init_design.from_dp_rm_ndm.tcl]"
	source -echo init_design.from_dp_rm_ndm.tcl
}
redirect -file ${REPORTS_DIR}/${INIT_DESIGN_BLOCK_NAME}.report_ref_libs {report_ref_libs}
########################################################################
## Additional timer related setups : POCV	
########################################################################
if {$POCV_CORNER_FILE_MAPPING_LIST != ""} {
	## Read POCV coefficient data and distance-based derate tables to reduce pessimism and improve accuracy of the results.
	#  Specify a list of corner and its associated POCV file in pairs, as POCV is corner dependant.
	foreach pair $POCV_CORNER_FILE_MAPPING_LIST {
		set corner [lindex $pair 0]	
		set file [lindex $pair 1]	
		if {[file exists [which $file]]} {
			puts "RM-info: Corner $corner: reading POCV file $file"
	        	read_ocvm -corners $corner $file
		} else {
	        	puts "RM-error: Corner $corner: POCV file $file is not found"
	      	}
	}

	## Enable POCV analysis
	set_app_options -name time.pocvm_enable_analysis -value true ;# tool default false; enables POCV
	reset_app_options time.aocvm_enable_analysis ;# reset it to prevent POCV being overriden by AOCV
	
	## Enable distance analysis
	#	set_app_options -name time.ocvm_enable_distance_analysis -value true
	
	## Enable constraint and slew variation if there're pre-existing library LVF constraints
	#	set_app_options -name time.enable_constraint_variation -value true ;# tool default false
	#	set_app_options -name time.enable_slew_variation -value true ;# tool default false
	
	## Specify the number of standard deviations used in POCV analysis
	#  The larger the value, the more violations there will be 
	#	set_app_options -name time.pocvm_corner_sigma -value 3.5 -block [current_block] ;# default 3
	
	## Use OCV derates to fill gaps in POCV data
	#  To completely ignore OCV derate settings:  
	#	set_app_options -name time.ocvm_precedence_compatibility -value true
	#  To consider both OCV and POCV derate settings:
	#	set_app_options -name time.ocvm_precedence_compatibility -value false
	
	## Set and report POCV guard band (per corner)
	#  Use the set_timing_derate command to specify POCV guard band, which affects the mean and sensit
	#  values in the timing report. For ex, if value is the same across corners:
	#	set_timing_derate -cell_delay -pocvm_guardband -early 0.97 -corner [all_corners]
	#  Or if value is different per corner:
	#	set_timing_derate -cell_delay -pocvm_guardband -early 0.97 -corner corner1
	#	set_timing_derate -cell_delay -pocvm_guardband -early 0.98 -corner corner2, ... etc
	#  To report guard band:
	#	report_timing_derate -pocvm_guardband -corner [all_corners]
	
	## Set and report scaling factor (per corner)
	#  It affects sensit which equals to sensit * scaling factor. For ex, if value is the same across corners:
	#	set_timing_derate -cell_delay -pocvm_coefficient_scale_factor -early 0.95 -corner [all_corners]
	#  Or if value is different per corner:
	#	set_timing_derate -cell_delay -pocvm_coefficient_scale_factor -early 0.95 -corner corner1
	#	set_timing_derate -cell_delay -pocvm_coefficient_scale_factor -early 0.96 -corner corner2, ... etc
	#  To report scale factor:
	#	report_timing_derate -pocvm_coefficient_scale_factor -corner [all_corners]
}
########################################################################
## Additional timer related setups : AOCV (mutually exclusive with POCV)
########################################################################
## Read AOCV derate factor table to reduce pessimism and improve accuracy of the results.
#  Specify a list of corner and its associated AOCV table in pairs, as AOCV is corner dependant.
if {![get_app_option_value -name time.pocvm_enable_analysis] && $AOCV_CORNER_TABLE_MAPPING_LIST != ""} {
	foreach pair $AOCV_CORNER_TABLE_MAPPING_LIST {
		set corner [lindex $pair 0]	
		set table [lindex $pair 1]	
		if {[file exists [which $table]]} {
			puts "RM-info: Corner $corner: reading AOCV table file $table"
	        	read_ocvm -corners $corner $table
		} else {
	        	puts "RM-error: Corner $corner: AOCV table file $table is not found"
	      	}
	}
	
	## Set user-specified instance based random coefficient for the AOCV analysis 
	#  Example : set_aocvm_coefficient <value> [get_lib_cells <lib_cell>]

	## AOCV is enabled in clock_opt_cts.tcl after CTS is done
}
########################################################################
## Additional timer related setups : create path groups 	
########################################################################
## Optionally create a register to register group
#  set cur_mode [current_mode]
#  foreach_in_collection mode [all_modes] {
#  	current_mode $mode;
#  	group_path -name reg2reg -from [all_clocks] -to [all_clocks] ;# creates register to register path group   
#  }
#  current_mode $cur_mode
## Optionally increase path group weight on critical path groups, for ex:
#  It is recommended to increase path group weight to at least 15 for critical ones 
#	group_path -name clk_gate_enable -weight 15
#	group_path -name xyz -weight 15
redirect -file ${REPORTS_DIR}/${INIT_DESIGN_BLOCK_NAME}.report_path_groups {report_path_groups -nosplit -modes [all_modes]}
########################################################################
## Additional timer related setups : remove propagated clocks	
########################################################################
## Remove all propagated clocks
set cur_mode [current_mode]
{mode_norm.slow.RCmax}
foreach_in_collection mode [all_modes] {
	current_mode $mode
	remove_propagated_clocks [all_clocks]
	remove_propagated_clocks [get_ports]
	remove_propagated_clocks [get_pins -hierarchical]
}
current_mode $cur_mode
{mode_norm.slow.RCmax}
# To set clock gating check :
# set cur_mode [current_mode]
# foreach_in_collection mode [all_modes] {
#	current_mode $mode
#	set_clock_gating_check -setup 0 [current_design]
#	set_clock_gating_check -hold  0 [current_design]
# }
# current_mode $cur_mode
########################################################################
## Additional power related setups : power derate	
########################################################################
## Power derating factors can affect power analysis and power optimization
#  To set power derating factors on objects, use set_power_derate command
#  Examples
#	set_power_derate 0.98 -scenarios [current_scenario] -leakage -internal
#	set_power_derate 0.9 -switching [get_lib_cells my_lib/cell1] 
#	set_power_derate 0.5 -group {memory} 
#  To report and get power derating factors
#	report_power_derate ...
#  To remove all power derating factors when no arguments are specified
#	reset_power_derate
if {$TCL_USER_CONNECT_PG_NET_SCRIPT != ""} {
	if {[file exists [which $TCL_USER_CONNECT_PG_NET_SCRIPT]]} {
		puts "RM-info: Sourcing [which $TCL_USER_CONNECT_PG_NET_SCRIPT]"
  		source $TCL_USER_CONNECT_PG_NET_SCRIPT
	} elseif {$TCL_USER_CONNECT_PG_NET_SCRIPT != ""} {
		puts "RM-error: TCL_USER_CONNECT_PG_NET_SCRIPT($TCL_USER_CONNECT_PG_NET_SCRIPT) is invalid. Please correct it."
	}
} else {
	connect_pg_net
	# For non-MV designs with more than one PG, you should use connect_pg_net in manual mode.
}
****************************************
Report : Power/Ground Connection Summary
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:25:39 2019
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 7335/7335
Unconnected nwell pins        7335
Ground net VSS                7335/7335
Unconnected pwell pins        7335
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
####################################
## Boundary cells
####################################
## Note: Create voltage areas before this step for boundary cell protection.
## Boundary cells: to be added around the boundaries of objects, such as voltage areas, macros, blockages, and the core area
#	set_boundary_cell_rules ... 
#	report_boundary_cell_rules
#	compile_boundary_cells
#	check_boundary_cells
####################################
## MV setup : provide a customized MV script	
####################################
## A Tcl script placeholder for your MV setup commands,such as power switch creation and level shifter insertion, etc
if {[file exists [which $TCL_MV_SETUP_FILE]]} {
	puts "RM-info: Sourcing [which $TCL_MV_SETUP_FILE]"
	source -echo $TCL_MV_SETUP_FILE
} elseif {$TCL_MV_SETUP_FILE != ""} {
	puts "RM-error: TCL_MV_SETUP_FILE($TCL_MV_SETUP_FILE) is invalid. Please correct it."
}
## Insert, assign, and connect power switches: Refer to templates/init_design.power_switch_example.tcl for sample commands 
####################################
## Tap cells
####################################
#  Example : create_tap_cells -lib_cell myLib/Cell1 -distance 30 -pattern every_row
####################################
## Power and ground network creation	
####################################
## A Tcl script placeholder for your power ground network creation commands, such as create_pg*,set_pg_strategy, and compile_pg.
if {[file exists [which $TCL_PG_CREATION_FILE]]} {
	puts "RM-info: Sourcing [which $TCL_PG_CREATION_FILE]"
	source -echo $TCL_PG_CREATION_FILE
} elseif {$TCL_PG_CREATION_FILE != ""} {
	puts "RM-error: TCL_PG_CREATION_FILE($TCL_PG_CREATION_FILE) is invalid. Please correct it."
}
## Create standard cell PG rail example: Refer to templates/init_design.std_cell_rail_example.tcl
####################################
## Post-init_design customizations
####################################
if {[file exists [which $TCL_USER_INIT_DESIGN_POST_SCRIPT]]} {
        puts "RM-info: Sourcing [which $TCL_USER_INIT_DESIGN_POST_SCRIPT]"
        source $TCL_USER_INIT_DESIGN_POST_SCRIPT
} elseif {$TCL_USER_INIT_DESIGN_POST_SCRIPT != ""} {
        puts "RM-error: TCL_USER_INIT_DESIGN_POST_SCRIPT($TCL_USER_INIT_DESIGN_POST_SCRIPT) is invalid. Please correct it."
}
save_upf ${REPORTS_DIR}/${INIT_DESIGN_BLOCK_NAME}.save_upf
Information: Explicit supply net connections to isolation and retention cells will be written out. Use mv.upf.save_upf_include_supply_exceptions_for_iso_retn to control this. (UPF-450)
1
save_block -as ${DESIGN_NAME}/${INIT_DESIGN_BLOCK_NAME}
Information: Saving 'CORTEXM0DS:CORTEXM0DS.design' to 'CORTEXM0DS:CORTEXM0DS/init_design.design'. (DES-028)
1
####################################
## Sanity checks and QoR Report	
####################################
if {$REPORT_QOR} {
	source report_qor.tcl ;# reports with zero interconnect delay
	## Check the technology file before starting place and route flow
	write_tech_file ${REPORTS_DIR}/${REPORT_PREFIX}.tech_file.dump
}
RM-info: Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/report_qor.tcl

RM-info: Reporting clock tree information ...

Dispatching command : 'report_clock_qor -type area -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.cell_area
Dispatching command : 'report_clock_qor -type structure -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.structure
Dispatching command : 'report_clock_timing -type summary -nosplit -scenarios [get_scenarios]' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_timing
Waiting for all dispatched commands to complete ...
Done.

All command runs are done. Below is the status.

Completed 'report_clock_qor -type area -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.cell_area'

Completed 'report_clock_qor -type structure -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.structure'

Completed 'report_clock_timing -type summary -nosplit -scenarios [get_scenarios]' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_timing'

RM-info: Running report_clock_qor -type power ...

RM-info: Reporting timing constraints ...

Dispatching command : 'report_mode -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_mode
Dispatching command : 'report_pvt -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_pvt
Waiting for all dispatched commands to complete ...
Done.

All command runs are done. Below is the status.

Completed 'report_mode -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_mode'

Completed 'report_pvt -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_pvt'

RM-info: Reporting timing and QoR ...

****************************************
Report : qor
        -summary
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:25:48 2019
****************************************

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
mode_norm.slow.RCmax (Setup)         -43.53       -1024.53             36
mode_norm.worst_low.RCmax (Setup)         -70.07       -3489.26            113
Design             (Setup)           -70.07       -3489.26            113

mode_norm.fast.RCmin_bc (Hold)         -50.05        -436.09             57
Design             (Hold)            -50.05        -436.09             57
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                           2907.78
Cell Area (netlist and physical only):         2907.78
Nets with DRC Violations:        0
1
****************************************
Report : global timing
        -format { narrow }
        -report_by design
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:25:48 2019
****************************************

Setup violations
--------------------------------------------------------------
          Total   reg->reg    in->reg   reg->out    in->out
--------------------------------------------------------------
WNS      -70.07     -66.28     -70.07     -44.51       0.00
TNS    -3489.26    -124.61   -3122.55    -242.09       0.00
NUM         113          2        101         10          0
--------------------------------------------------------------

Hold violations
--------------------------------------------------------------
          Total   reg->reg    in->reg   reg->out    in->out
--------------------------------------------------------------
WNS      -50.05     -50.05       0.00       0.00       0.00
TNS     -436.09    -436.09       0.00       0.00       0.00
NUM          57         57          0          0          0
--------------------------------------------------------------

1
RM-info: Analyzing design violations ...

****************************************
Report : check_mv_design
        -erc_mode
        -voltage_threshold 0
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:25:48 2019
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 0 warning(s) from check_mv_design. (MV-082)
1
****************************************
Report : check_mv_design
        -power_connectivity
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:25:48 2019
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- PG net rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Power connectivity rule ----------
Warning: PG pin 'u_logic_J6i2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_J6i2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Zei2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Zei2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Gji2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Gji2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Tki2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Tki2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Idk2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Idk2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Wbk2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Wbk2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Tdp2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Tdp2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_K3l2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_K3l2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Hzj2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Hzj2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_A4t2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_A4t2z4_reg/VNW' is unconnected. (MV-005)
Information: Message 'MV-005' limit (20) exceeded. Remainder will be suppressed. The limit can be changed with '-max_message_count' option. (MV-079)
Information: Total 14670 MV-005 violations. (MV-080)

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 14670 warning(s) from check_mv_design. (MV-082)
1
****************************************
Report : check_mv_design
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:25:48 2019
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 0 warning(s) from check_mv_design. (MV-082)
1
Loading cell instances...
Number of Standard Cells: 7335
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 88
Number of VDD Vias: 8664
Number of VDD Terminals: 76
Number of VSS Wires: 88
Number of VSS Vias: 8417
Number of VSS Terminals: 76
**************Verify net VDD connectivity*****************
  Number of floating wires: 13
  Number of floating vias: 0
  Number of floating std cells: 1853
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
**************Verify net VSS connectivity*****************
  Number of floating wires: 14
  Number of floating vias: 0
  Number of floating std cells: 2069
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
{PATH_3_2 PATH_3_9 PATH_3_10 PATH_3_12 PATH_3_15 PATH_3_22 PATH_3_23 PATH_3_25 PATH_3_28 PATH_3_35 PATH_3_36 PATH_3_38 PATH_3_41 PATH_3_48 PATH_3_49 PATH_3_51 PATH_3_54 PATH_3_62 PATH_3_64 PATH_3_67 PATH_3_75 PATH_3_77 PATH_3_80 PATH_3_88 PATH_3_90 PATH_3_93 PATH_3_95}
****************************************
Report : Power Domain
Design : CORTEXM0DS
Corner : mode_norm.slow.RCmax
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:25:48 2019
****************************************
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Power Domain            :  DEFAULT_POWER_DOMAIN
Current Scope           :  / (top scope)
Elements                :  CORTEXM0DS
Voltage Area            :  DEFAULT_VA
Available Supply Nets   :  VDD, VSS
Available Supply Sets   :

Default Supplies           - Power -     - Ground -
  Primary               :  VDD [0.72]    VSS
  Isolation             :  --            --
  Retention             :  --            --

Power Switch            :
Isolation Strategy      :
Level Shifter Strategy  :
Repeater Strategy       :
Retention Strategy      :
Always on strategy      :  dual_power
Disallow Forward Biasing : false
Disallow Reverse Biasing : false
--------------------------------------------------------------------------------------------------
1
Voltage_area        Description
--------------------------------------------------------------------------------
DEFAULT_VA          not_fixed with 1 shape 
                    power_domains: DEFAULT_POWER_DOMAIN 
                    power_net: VDD
                    ground_net: VSS
                    use_power_domain_cells: true
                    local_cells: N/A

1
RM-info: Running report_power ...

RM-info: Reporting design information ...

****************************************
Report : report_utilization
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:25:49 2019
****************************************
Utilization Ratio:			0.5017
Utilization options:
 - Area calculation based on:		site_row of block CORTEXM0DS
 - Categories of objects excluded:	hard_macros macro_keepouts soft_macros io_cells hard_blockages 
Total Area:				5795.4632
Total Capacity Area:			5795.4632
Total Area of cells:			2907.7832
Area of excluded objects:
 - hard_macros         :		0.0000
 - macro_keepouts      :		0.0000
 - soft_macros         :		0.0000
 - io_cells            :		0.0000
 - hard_blockages      :		0.0000

Utilization of site-rows with:
 - Site 'unit':				0.5017

0.5017
RM-info: Checking design issues ...

RM-info: Reporting units ...

RM-info: Reporting non-default app option settings ...

RM-info: time.delay_calculation_style is set to zero_interconnect ...

RM-info: Reporting timing and QoR in zero_interconnect mode with zero pin cap ...

****************************************
Report : qor
        -summary
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:25:50 2019
****************************************
Information: Timer using 'Zero-interconnect Delay Calculation'. (TIM-050)

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
mode_norm.slow.RCmax (Setup)         121.37           0.00              0
mode_norm.worst_low.RCmax (Setup)          61.62           0.00              0
Design             (Setup)            61.62           0.00              0

mode_norm.fast.RCmin_bc (Hold)           1.03           0.00              0
Design             (Hold)              1.03           0.00              0
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                           2907.78
Cell Area (netlist and physical only):         2907.78
Nets with DRC Violations:        0
1
RM-info: time.delay_calculation_style is reset...

RM-info: Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/report_qor.tcl

1
print_message_info -ids * -summary

Id             Severity         Limit    Occurrences   Suppressed
--------------------------------------------------------------------
ATTR-12     Information             0             26            0
CMD-005           Error             0              7            0
CSTR-026        Warning             0              2            0
DCHK-042    Information             0              1            0
DEFR-015        Warning             0              1            0
DEFR-016    Information             0              5            0
DES-028     Information             0              1            0
EMS-040         Warning             0              1            0
FILE-007    Information             0              2            0
LGL-031         Warning             0              1            0
LGL-050         Warning             0              4            0
LNK-040     Information             0              1            0
MV-005          Warning             0             20            0
MV-021      Information             0             12            0
MV-079      Information             0              1            0
MV-080      Information             0              1            0
MV-082      Information             0              3            0
NDMUI-173   Information             0              1            0
NEX-011     Information             0              2            0
NEX-017     Information             0              4            0
NEX-022     Information             0              2            0
OPT-200         Warning             0              1            0
PGR-599         Warning             0              1            0
PLACE-027   Information             0              1            0
POW-005     Information            10              1            0
POW-009         Warning            10              4            0
POW-024     Information            10              2            0
POW-052     Information            10              2            0
TECH-026        Warning             0             30            0
TECH-084    Information             0             48            0
TIM-050     Information             0              3            0
TIM-111     Information             0              3            0
TIM-112     Information             0              3            0
TIM-123     Information             0              1            0
TIM-125     Information             0              3            0
UIC-058         Warning             0              8            0
UPF-072     Information             0              1            0
UPF-073     Information             0              1            0
UPF-450     Information             0              1            0
VR-012      Information             0              1            0
ZRT-027         Warning             0              1            0
ZRT-444     Information             0              1            0
ZRT-625         Warning             0             10            1

Diagnostics summary: 7 errors, 84 warnings, 134 informationals
echo [date] > init_design
exit
Maximum memory usage for this session: 451.96 MB
CPU usage for this session:     33 seconds (  0.01 hours)
Elapsed time for this session:     26 seconds (  0.01 hours)
Thank you for using IC Compiler II.
icc2_shell  -f ./rm_icc2_pnr_scripts/place_opt.tcl | tee -i logs_icc2/place_opt.log



                              IC Compiler II (TM)

             Version P-2019.03-SP1 for linux64 - Apr 25, 2019 -SLE

                    Copyright (c) 1988 - 2019 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

##########################################################################################
# Tool: IC Compiler II
# Script: place_opt.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
source -echo ./rm_setup/icc2_pnr_setup.tcl 
puts "RM-info : Running script [info script]\n"
RM-info : Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_setup/icc2_pnr_setup.tcl

##########################################################################################
# Tool: IC Compiler II
# Script: icc2_pnr_setup.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
source -echo ./rm_setup/icc2_common_setup.tcl 
puts "RM-info : Running script [info script]\n"
RM-info : Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_setup/icc2_common_setup.tcl

set TECH_HOME "/afs/eos.ncsu.edu/lockers/research/ece/wdavis/tech"
set DCRM_RESULTS_DIR "../dcrm/results"
##########################################################################################
# Tool: IC Compiler II
# Script: icc2_common_setup.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
##########################################################################################
## Required variables
## These variables must be correctly filled in for the flow to run properly
##########################################################################################
set DESIGN_NAME 		"CORTEXM0DS" ;# Required; name of the design to be worked on; also used as the block name when scripts save or copy a block
set LIBRARY_SUFFIX		"" ;# Suffix for the design library name ; default is unspecified   
set DESIGN_LIBRARY 		"${DESIGN_NAME}${LIBRARY_SUFFIX}" ;# Name of the design library; default is ${DESIGN_NAME}${LIBRARY_SUFFIX}
set REFERENCE_LIBRARY 		"${TECH_HOME}/ece720/Nangate_15nm_OCL_ICC2_LibPrep_v2014_06/icc2_cell_lib/NanGate_15nm_OCL.ndm"	;# Required; a list of reference libraries for the design library.
;#	for library configuration flow (LIBRARY_CONFIGURATION_FLOW set to true below): 
;#		- specify the list of physical source files to be used for library configuration during create_lib
;# 	for hierarchical designs using bottom-up flows: include subblock design libraries in the list;
;# 	for hierarchical designs using ETMs: include the ETM library in the list.
;# 		- If unpack_rm_dirs.pl is used to create dir structures for hierarchical designs, 
;#		  in order to transition between hierarchical DP and hierarchical PNR flows properly, 
;#		  absolute paths are a requirement.
set COMPRESS_LIBS               "false" ;# Save libs as compressed NDM; only used in DP.
set VERILOG_NETLIST_FILES	"${DCRM_RESULTS_DIR}/${DESIGN_NAME}.mapped.v"	;# Verilog netlist files;
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
set UPF_FILE 			""	;# A UPF file
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
;#          for hierarchical designs using ETMs, load the block upf file
;#          for each sub-block linked to ETM, include the following line in the UPF_FILE 
;#              load_upf block.upf -scope block_instance_name
set UPF_SUPPLEMENTAL_FILE	""      ;# The supplemental UPF file. Only needed if you are running golden UPF flow, in which case, you need both UPF_FILE and this.
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
;#	    If UPF_SUPPLEMENTAL_FILE is specified, scripts assume golden UPF flow. load_upf and save_upf commands will be different.	
set TCL_PARASITIC_SETUP_FILE	""	;# Specify a Tcl script to read in your TLU+ files by using the read_parasitic_tech command;
;# refer to the example in templates/init_design.read_parasitic_tech_example.tcl 
set TCL_MCMM_SETUP_FILE		"${DCRM_RESULTS_DIR}/ICC2_files/${DESIGN_NAME}.MCMM/top.tcl"	;# Specify a Tcl script to create your corners, modes, scenarios and load respective constraints;
;# two examples are provided in templates/: 
;# init_design.mcmm_example.explicit.tcl: provide mode, corner, and scenario constraints; create modes, corners, 
;# and scenarios; source mode, corner, and scenario constraints, respectively 
;# init_design.mcmm_example.auto_expanded.tcl: provide constraints for the scenarios; create modes, corners, 
;# and scenarios; source scenario constraints which are then expanded to associated modes and corners
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
set TECH_FILE 			"${TECH_HOME}/ece720/Nangate_15nm_OCL_Milkyway_v2014_06/FreePDK15.tf" 	;# A technology file; TECH_FILE and TECH_LIB are mutually exclusive ways to specify technology information; 
;# TECH_FILE is recommended, although TECH_LIB is also supported in ICC2 RM. 
set TECH_LIB			""	;# Specify the reference library to be used as a dedicated technology library;
;# as a best practice, please list it as the first library in the REFERENCE_LIBRARY list 
set TECH_LIB_INCLUDES_TECH_SETUP_INFO true 
;# Indicate whether TECH_LIB contains technology setup information such as routing layer direction, offset, 
;# site default, and site symmetry, etc. TECH_LIB may contain this information if loaded during library prep.
;# true|false; this variable is associated with TECH_LIB. 
set TCL_TECH_SETUP_FILE		"init_design.tech_setup.tcl"
;# Specify a TCL script for setting routing layer direction, offset, site default, and site symmetry list, etc.
;# init_design.tech_setup.tcl is the default. Use it as a template or provide your own script.
;# This script will only get sourced if the following conditions are met: 
;# (1) TECH_FILE is specified (2) TECH_LIB is specified && TECH_LIB_INCLUDES_TECH_SETUP_INFO is false 
set ROUTING_LAYER_DIRECTION_OFFSET_LIST "   {M1 vertical 0.0}   {MINT1 horizontal 0.0}   {MINT2 vertical 0.0}   {MINT3 horizontal 0.0}   {MINT4 vertical 0.0}   {MINT5 horizontal 0.0}   {MSMG1 vertical 0.0}   {MSMG2 horizontal 0.0}   {MSMG3 vertical 0.0}   {MSMG4 horizontal 0.0}   {MSMG5 vertical 0.0}   {MG1 horizontal 0.0}   {MG2 vertical 0.0} "
;# Specify the routing layers as well as their direction and offset in a list of space delimited pairs;
;# This variable should be defined for all metal routing layers in technology file;
;# Syntax is "{metal_layer_1 direction offset} {metal_layer_2 direction offset} ...";
;# It is required to at least specify metal layers and directions. Offsets are optional. 
;# Example1 is with offsets specified: "{M1 vertical 0.2} {M2 horizontal 0.0} {M3 vertical 0.2}"
;# Example2 is without offsets specified: "{M1 vertical} {M2 horizontal} {M3 vertical}"
##########################################################################################
## Optional variables
## Specify these variables if the corresponding functions are desired 
##########################################################################################
set DESIGN_LIBRARY_SCALE_FACTOR	"1000"	;# Specify the length precision for the library. Length precision for the design
;# library and its ref libraries must be identical. Tool default is 10000, which
;# implies one unit is one Angstrom or 0.1nm.
set UPF_UPDATE_SUPPLY_SET_FILE	""	;# A UPF file to resolve UPF supply sets
set DEF_FLOORPLAN_FILES		""	;# DEF files which contain the floorplan information;
;# 	for DP: not required
;# 	for PNR: required if INIT_DESIGN_INPUT = ASCII in icc2_pnr_setup.tcl and neither TCL_FLOORPLAN_FILE or 
;#		 initialize_floorplan is used; DEF_FLOORPLAN_FILES and TCL_FLOORPLAN_FILE are mutually exclusive;
;# 	         not required if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM
set DEF_SCAN_FILE		"${DCRM_RESULTS_DIR}/${DESIGN_NAME}.mapped.scandef"	;# A scan DEF file for scan chain information;
;# 	for PNR: not required if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM, as SCANDEF is expected to be loaded already
set DEF_SITE_NAME_PAIRS		{}	;# A list of site name pairs for read_def -convert; 
;# specify site name pairs with from_site first followed by to_site;
;# Example: set DEF_SITE_NAME_PAIRS {{from_site_1 to_site_1} {from_site_2 to_site_2}} 	
set SITE_DEFAULT		""	;# Specify the default site name if there are multiple site defs in the technology file;
;# this is to be used by initialize_floorplan command; example: set SITE_DEFAULT "unit";
;# this is applied in the init_design.tech_setup.tcl script 
set SITE_SYMMETRY_LIST	""		;# Specify a list of site def and its symmetry value;
;# this is to be used by read_def or initialize_floorplan command to control the site symmetry;
;# example: set SITE_SYMMETRY_LIST "{unit Y} {unit1 Y}"; this is applied in the init_design.tech_setup.tcl script 
set MIN_ROUTING_LAYER		"M1"	;# Min routing layer name; normally should be specified; otherwise tool can use all metal layers
set MAX_ROUTING_LAYER		"MINT5"	;# Max routing layer name; normally should be specified; otherwise tool can use all metal layers
set LIBRARY_CONFIGURATION_FLOW	false	;# Set it to true enables library configuration flow which calls the library manager under the hood to generate .nlibs, 
;# save them to disk, and automatically link them to the design.
;# Requires LINK_LIBRARY to be specified with .db files and REFERENCE_LIBRARY to be specified with physical
;# source files for the library configuration flow. Also search_path (in icc2_pnr_setup.tcl) should include paths 
;# to these .db and physical source files.
set LINK_LIBRARY		""	;# Specify .db files;
;# 	for running VC-LP (vc_lp.tcl) and Formality (fm.tcl): required
;# 	for ICC-II without LIBRARY_CONFIGURATION_FLOW enabled: not required
;#	for ICC-II with LIBRARY_CONFIGURATION_FLOW enabled: required; 
;#      	- the .db files specified will be used for the library configuration under the hood during create_lib 
##########################################################################################
## Variables related to flow controls of flat PNR, hierarchical PNR and transition with DP
##########################################################################################
set DESIGN_STYLE		"flat"	;# Specify the design style; flat|hier; default is flat; 
;# specify flat for a totally flat flow (flat PNR for short) and 
;# specify hier for a hierarchical flow (hier PNR for short);
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR: this should set to flat (default)
;#	for DP: not used 
set PHYSICAL_HIERARCHY_LEVEL	"" 	;# Specify the current level of hierarchy for the hierarchical PNR flow; top|intermediate|bottom;
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR and for DP: not used.
set RELEASE_DIR_DP		"" 	;# Specify the release directory of DP RM; 
;# this is where init_design.tcl of PNR flow gets DP RM released libraries;
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR: required if INIT_DESIGN_INPUT = DP_RM_NDM, as init_design.tcl needs to know where DP RM libraries are
;#	for DP: not used 
set RELEASE_LABEL_NAME_DP 	"for_pnr"	
;# Specify the label name of the block in the DP RM released library;
;# this is the label name which init_design.tcl of PNR flow will open. 
set RELEASE_DIR_PNR		"" 	;# Specify the release directory of PNR RM; 
;# this is where the init_design.tcl of hierarchical PNR flow gets the sub-block libraries;	
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR and for DP: not used.
##########################################################################################
## Variables related to REDHAWK ANALYSIS FUSION
##########################################################################################
set REDHAWK_SEARCH_PATH		"" 	;# Required. Search path to the NDM, reference libraries, and etc.
puts "RM-info : Completed script [info script]\n"
RM-info : Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_setup/icc2_common_setup.tcl

########################################################################################## 
## Variables for init_design inputs (used by init_design.tcl)
##########################################################################################
set INIT_DESIGN_INPUT 		"ASCII"	;# Specify one of the 3 options: ASCII | DC_ASCII | DP_RM_NDM; default is ASCII.
;# 1.ASCII: assumes all design input files are ASCII and will read them in individually.
;# 2.DC_ASCII: for design transfer from DC using the write_icc2_files command;
;#   sources ${DCRM_RESULTS_DIR}/${DCRM_FINAL_DESIGN_ICC2}/${DESIGN_NAME}.icc2_script.tcl;
;#   you can change the default of DC_RESULTS_DIR and DCRM_FINAL_DESIGN_ICC2 below;
;#   commonly used in combination with SPG flow (set PLACE_OPT_SPG_FLOW true below)  
;# 3.DP_RM_NDM: if ICC2-DP-RM is completed, you can take its NDM outputs and skip the design creation steps;
;#   for PNR flat (DESIGN_STYLE set to flat), script copies the design library from ICC2-DP-RM release 
;#   area (specified by RELEASE_DIR_DP) and opens design;    
;#   for PNR hier flow (DESIGN_STYLE set to hier), script will either copy design library 
;#   from ICC2-DP-RM release area or in addition to that, copy design library of the child blocks from PNR
;#   release area (specified by RELEASE_DIR_PNR), and then open design.
#set DCRM_RESULTS_DIR  		"./results" ;# used by DC_ASCII to specify DC-RM output directory. Default is results.   
;# (Rhett Davis) Moved this variable to icc2_common_setup.tcl for use with DP flow
set DCRM_FINAL_DESIGN_ICC2 	"ICC2_files" ;# output directory name generated by DC-RM's write_icc2_files command;
;# only valid if you specify DC_ASCII for INIT_DESIGN_INPUT;
;# The directory contains verilog, floorplan, scenario settings, and constraints from DC
;# in a format that IC Compiler II can source.    
set POCV_CORNER_FILE_MAPPING_LIST 	"" ;# a list of corner and its associated POCV file in pairs, as POCV is corner dependant;
;# same corner can have multiple corresponding files;
;# example: set POCV_CORNER_FILE_MAPPING_LIST "{corner1 file1a} {corner1 file1b} {corner2 file2}";
;# in the example, file1a and file1b will be loaded for corner1, file2 will be loaded for corner2.
;# Note: POCV_CORNER_FILE_MAPPING_LIST will take precedence if AOCV_CORNER_TABLE_MAPPING_LIST is also specified
set AOCV_CORNER_TABLE_MAPPING_LIST 	"" ;# a list of corner and its associated AOCV table in pairs, as AOCV is corner dependant;
;# same corner can have multiple corresponding tables;
;# example: set AOCV_CORNER_TABLE_MAPPING_LIST "{corner1 table1a} {corner1 table1b} {corner2 table2}";
;# in the example, table1a and table1b will be loaded for corner1, table2 will be loaded for corner2.
set TCL_PAD_CONSTRAINTS_FILE		"" ;# a Tcl script for your pad constraint commands used by place_io of 
;# templates/init_design.flat_design_planning_example.tcl sourced by init_design.tcl
set TCL_MV_SETUP_FILE			"" ;# a Tcl script placeholder for your MV setup commands,such as create_voltage_area, 
;# placement bound, power switch creation and level shifter insertion, etc;
;# refer to templates/init_design.power_switch_example.tcl for sample commands   
set TCL_PG_CREATION_FILE		"" ;# a Tcl script placeholder for your power ground network creation commands,
;# such as create_pg*, set_pg_strategy, compile_pg, etc;
set TCL_FLOORPLAN_FILE			"rm_setup/floorplan.tcl" ;# Tcl floorplan file written by the write_floorplan command; for example, floorplan/floorplan.tcl;
;# TCL_FLOORPLAN_FILE and DEF_FLOORPLAN_FILES are mutually exclusive; please specify only one of them;
;# Not effective if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM.
;# The write_floorplan command writes a floorplan.tcl Tcl script and a floorplan.def DEF file;
;# reading floorplan.tcl alone can restore the entire floorplan - refer to write_floorplan man for more details  
set TCL_ADDITIONAL_FLOORPLAN_FILE 	"" ;# a supplementary Tcl constraint file; sourced after DEF_FLOORPLAN_FILE or TCL_FLOORPLAN_FILE is read, 
;# or initialize_floorplan is done; can be used to cover additional floorplan constructs, 
;# such as bounds, pin guides, or route guides, etc; not valid if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM.
set TCL_USER_INIT_DESIGN_POST_SCRIPT ""	;# An optional Tcl file to be sourced at the very end of init_design.tcl before save_block.
########################################################################################## 
## Variables for constraints or settings that impact multiple steps (used across flow)
##########################################################################################
set TCL_PLACEMENT_SPACING_LABEL_RULE_FILE "" ;# A file to specify your placement spacing labels and rules.
;# Example : set_placement_spacing_label -name X -side both -lib_cells [get_lib_cells -of [get_cells]]
;# Example : set_placement_spacing_rule -labels {X SNPS_BOUNDARY} {0 1}
set SAIF_FILE				"" ;# Specify a SAIF file for accurate power computation for features such as
;# total power (opt.power.mode set to total) and enhanced low power placement (place.coarse.enhanced_low_power_effort).
;# sourced at the beginning of place_opt.tcl
set SAIF_FILE_POWER_SCENARIO		"" ;# SAIF_FILE related; specify a power scenario where the SAIF is to be applied
set SAIF_FILE_SOURCE_INSTANCE		"" ;# SAIF_FILE related; name of the instance of the current design as it appears in SAIF file.
set SAIF_FILE_TARGET_INSTANCE		"" ;# SAIF_FILE related; name of the target instance on which activity is to be annotated.
set OPTIMIZATION_FREEZE_PORT_LIST 	"" ;# List of cells (for ex, clock gen modules, or customized logics that should not be touched) to which freeze_clock_ports 
;# and freeze_data_ports attribute will be set to prevent optimization from modifying their port signature; 
;# especially useful if you do formal verification by modules. 
;# Sets opt.dft.hier_preservation to true and runs set_freeze_port -all on the specified cells.
set TCL_USER_CONNECT_PG_NET_SCRIPT ""	;# An optional Tcl file for customized connect_pg_net command and options, such as for bias pins of cells added by opto;
;# sourced by all the main scripts prior to the save_block command
# ---------------------------------
# Lib cell purpose restrictions
# ---------------------------------
set TCL_LIB_CELL_PURPOSE_FILE 		"set_lib_cell_purpose.tcl" ;# A Tcl file which applies lib cell purpose related restrictions;
;# You can specify it with your own customized script	
;# RM default is set_lib_cell_purpose.tcl which includes the following restrictions, each controlled by
;# an individual variable : dont use cells (TCL_LIB_CELL_DONT_USE_FILE), tie cells (TIE_LIB_CELL_PATTERN_LIST), 
;# hold fixing (HOLD_FIX_LIB_CELL_PATTERN_LIST), CTS (CTS_LIB_CELL_PATTERN_LIST) and CTS-exclusive cells (CTS_ONLY_LIB_CELL_PATTERN_LIST). 
## The following 5 *_LIB_CELL_* variables are only applicable if set_lib_cell_purpose.tcl is used for lib cell purpose restrictions.
#  If you do not plan to use set_lib_cell_purpose.tcl, specify TCL_LIB_CELL_PURPOSE_FILE with your own file and you don't have to specify the following variables.
set TCL_LIB_CELL_DONT_USE_FILE 		"" ;# A Tcl file for customized don't use ("set_lib_cell_purpose -exclude <purpose>" commands).
;# The file is to be sourced in set_lib_cell_purpose.tcl, which is the default script for handling lib cell 
;# purpose restrictions specified by the variable TCL_LIB_CELL_PURPOSE_FILE above.
;# It only takes effect if TCL_LIB_CELL_PURPOSE_FILE is set to the default value set_lib_cell_purpose.tcl
set TIE_LIB_CELL_PATTERN_LIST 		"" ;# A list of TIE lib cell patterns to be included for optimization;
;# Example : set TIE_LIB_CELL_PATTERN_LIST "*/TIE* */ttt*"
set HOLD_FIX_LIB_CELL_PATTERN_LIST 	"" ;# A list of hold time fixing lib cell patterns to be included only for hold
set CTS_LIB_CELL_PATTERN_LIST 		"" ;# List of CTS lib cell patterns to be used by CTS; 
;# please include repeaters, always-on repeaters (for MV-CTS), 
;# and gates (for sizing pre-existing gates)/always-on buffers;
;# Please also include flops as CCD can size flops to improve timing.
;# example : set CTS_LIB_CELL_PATTERN_LIST "*/NBUF* */AOBUF* */AOINV* */SDFF*"
set CTS_ONLY_LIB_CELL_PATTERN_LIST 	"" ;# List of CTS lib cell patterns to be used by CTS "exclusively", such as clock specific
;# buffers and inverters. Please be aware that these cells will be applied with only cts 
;# purpose and nothing else. If you want to use these lib cells for other purposes, 
;# such as optimization and hold, specify them in CTS_LIB_CELL_PATTERN_LIST instead
# ---------------------------------
# Clock NDR
# ---------------------------------
set TCL_CTS_NDR_RULE_FILE 		"cts_ndr.tcl" ;# Specify a script for clock NDR creation and association, to be sourced at place_opt
;# By default the variable is set to cts_ndr.tcl, which is an RM provided example.
;# Important: to use the example script, you must also specify CTS_NDR_RULE_NAME, CTS_INTERNAL_NDR_RULE_NAME,
;# or CTS_LEAF_NDR_RULE_NAME (see below for details), otherwise the script won't do anything.
## Note: the CTS_*NDR* variables below are only applicable if TCL_CTS_NDR_RULE_FILE is set to the RM provided example script. 
## If you specify your own script for TCL_CTS_NDR_RULE_FILE, variables below will not be used.
## For root clock nets
set CTS_NDR_RULE_NAME			"" ;# Specify a clock NDR rule for root nets;
;# required for the example script to work on the root and internal nets.
;# Below are the 3 predefined rules supported:  
;# rm_2w2s : double width double spacing 
;# rm_2w2s_shield_default : double width double spacing + shielding with default width and spacing
;# rm_2w2s_shield_list : double width double spacing + shielding with customized per layer width and spacing
set CTS_NDR_SHIELDING_LAYER_WIDTH_LIST 	"" ;# A list of layer_name shield_width ,for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_NDR_RULE_NAME.
set CTS_NDR_SHIELDING_LAYER_SPACING_LIST "" ;# A list of layer_name shield_spacing, for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_NDR_RULE_NAME.
set CTS_NDR_MIN_ROUTING_LAYER		"" ;# Min routing layer for set_clock_routing_rules to which CTS_NDR_RULE_NAME is applied. 
set CTS_NDR_MAX_ROUTING_LAYER		"" ;# Max routing layer for set_clock_routing_rules to which CTS_NDR_RULE_NAME is applied.
## For internal clock nets (by default same values as with the root clock nets)
set CTS_INTERNAL_NDR_RULE_NAME		"$CTS_NDR_RULE_NAME" ;# Specify a clock NDR rule for internal nets; default is same as CTS_NDR_RULE_NAME;
;# required for the example script to work on the internal nets.
;# Below are the 3 predefined rules supported:  
;# rm_2w2s : double width double spacing 
;# rm_2w2s_shield_default : double width double spacing + shielding with default width and spacing
;# rm_2w2s_shield_list : double width double spacing + shielding with customized per layer width and spacing
set CTS_INTERNAL_NDR_SHIELDING_LAYER_WIDTH_LIST "$CTS_NDR_SHIELDING_LAYER_WIDTH_LIST" ;# A list of layer_name shield_width ,for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_INTERNAL_NDR_RULE_NAME.
set CTS_INTERNAL_NDR_SHIELDING_LAYER_SPACING_LIST "$CTS_NDR_SHIELDING_LAYER_SPACING_LIST" ;# A list of layer_name shield_spacing, for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_INTERNAL_NDR_RULE_NAME.
set CTS_INTERNAL_NDR_MIN_ROUTING_LAYER "$CTS_NDR_MIN_ROUTING_LAYER" ;# Min routing layer for set_clock_routing_rules to which CTS_INTERNAL_NDR_RULE_NAME is applied. 
set CTS_INTERNAL_NDR_MAX_ROUTING_LAYER "$CTS_NDR_MAX_ROUTING_LAYER" ;# Max routing layer for set_clock_routing_rules to which CTS_INTERNAL_NDR_RULE_NAME is applied.
## For leaf clock nets
set CTS_LEAF_NDR_RULE_NAME 		"" ;# Specify rm_leaf as the predefined rule for the example script to prepare a default rule for leaf nets
set CTS_LEAF_NDR_MIN_ROUTING_LAYER 	$CTS_NDR_MIN_ROUTING_LAYER ;# Min routing layer for set_clock_routing_rules to which rm_leaf is applied.
set CTS_LEAF_NDR_MAX_ROUTING_LAYER 	$CTS_NDR_MAX_ROUTING_LAYER ;# Max routing layer for set_clock_routing_rules to which rm_leaf is applied.
# ---------------------------------
# Preroute optimizations
# ---------------------------------
set PREROUTE_PLACEMENT_MAX_DENSITY	"" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;	
;# If specified, sets place.coarse.max_density to limit local density to be less than the value.
;# if unspecified, place.coarse.max_density remains at tool default 0; 
;# now if $PREROUTE_PLACEMENT_AUTO_DENSITY is also true, tool will auto determine a appropriate value; 
;# while if $PREROUTE_PLACEMENT_AUTO_DENSITY is false, tool will try to spread cells evenly
set PREROUTE_PLACEMENT_MAX_UTIL		"" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;
;# sets place.coarse.congestion_driven_max_util to control how densely the tool can pack cells in uncongested 
;# regions, in order to remove congestion in congested regions
;# if unspecified, place.coarse.congestion_driven_max_util remains at tool default 0.93
set PREROUTE_PLACEMENT_AUTO_DENSITY	true ;# true|false; tool default true; optional in RM to set it to false if you want to disable the feature; 
;# sets place.coarse.auto_density_control to control coarse placement automatic density control;
;# if you do not specify either of the above two settings (max density and max util) and keep the tool defaults, 
;# the automatic density control selects the value for max density and max util based on the design stage;
;# message PLACE-027 is issued to report the chosen settings
set PREROUTE_PLACEMENT_ENHANCED_AUTO_DENSITY false ;# false|true, tool default false; optional in RM;
;# sets place.coarse.enhanced_auto_density_control;
;# automaticlly selects max density based on the design stage as well as design utilization;
;# automatically selects max util based on the design stage as well as design tchnology
set PREROUTE_PLACEMENT_TARGET_ROUTING_DENSITY "" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;	
;# sets place.coarse.target_routing_density to control target routing density for congestion-driven placement; 
;# if left unspecified, place.coarse.target_routing_density remains at tool default 0 
set PREROUTE_PLACEMENT_PIN_DENSITY_AWARE false ;# false|true; tool default false; optional in RM;
;# sets app option place.coarse.pin_density_aware to control maximum local pin density;
set PREROUTE_NDR_OPTIMIZATION 		false ;# false|true, tool default false; optional in RM;
;# sets place_opt/clock_opt.flow.optimize_ndrs to true enables NDR optimization
set PREROUTE_CTS_POWER_AWARE_PRUNING	false ;# false|true; tool default false; RM default false;
;# sets cts.common.power_aware_pruning to allow selection of repeater cells to also consider 
;# internal and leakage power in order to reduce dynamic and also leakage power of the clock trees;
;# impacts place_opt trial CTS/optimize icgs and clock_opt build_clock phase 
set PREROUTE_CTS_LOW_POWER_TECHNIQUE	"" ;# gate_relocation|low_power_targets|all; RM default is unspecified;
;# impacts place_opt trial CTS/optimize icgs and clock_opt build_clock phase; 
;# gate_relocation: sets cts.compile.power_opt_mode to gate_relocation to enable activity aware gate 
;#                  relocation (moves cells with low input clock toggling rates closer to their drivers)
;#		    at the end of gate by gate clock tree synthesis;
;# low_power_targets: sets cts.compile.power_opt_mode to low_power_targets for CTS to relax certain
;#                    internal constraints and build clock trees with less area and power;
;# all: sets cts.compile.power_opt_mode to all to enable both the above features
########################################################################################## 
## Variables for the place_opt step (used by place_opt.tcl and settings.place_opt.tcl)
##########################################################################################
set PLACE_OPT_ACTIVE_SCENARIO_LIST	"" ;# A subset of scenarios to be made active during place_opt step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
;# include CTS scenarios if you are enabling CTS related features during place_opt,
;# such as PLACE_OPT_OPTIMIZE_ICGS, PLACE_OPT_TRIAL_CTS, or PLACE_OPT_MSCTS
set PLACE_OPT_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by place_opt; default "" which means no user prefix
set TCL_USER_PLACE_OPT_PRE_SCRIPT 	"" ;# An optional Tcl file for place_opt.tcl to be sourced before place_opt.
set TCL_USER_PLACE_OPT_SCRIPT 		"" ;# An optional Tcl file for place_opt.tcl to replace pre-existing place_opt commands.
set TCL_USER_PLACE_OPT_POST_SCRIPT 	"" ;# An optional Tcl file for place_opt.tcl to be sourced after place_opt.
set PLACE_OPT_SPG_FLOW 			false ;# false|true; RM default false; set it to true to enable SPG input handling flow in place_opt.tcl;
;# which skips the first pass of the two-pass placement;
;# recommended to go with DC-ASCII inputs (set INIT_DESIGN_INPUT DC_ASCII)
set PLACE_OPT_TRIAL_CTS 		false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.trial_clock_tree to enables early clock tree synthesis;
;# useful for low power placement and ICG optimization flow (PLACE_OPT_OPTIMIZE_ICGS). 
;# Propagated clocks will be used through-out place_opt flow.
;# Note: when PLACE_OPT_OPTIMIZE_ICGS is set to true, trial CTS will be automatically enabled, 
;# regardless of the setting of PLACE_OPT_TRIAL_CTS. So you don't have to manually enable it.
set PLACE_OPT_OPTIMIZE_ICGS 		false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.optimize_icgs for place_opt to run automatic ICG optimization that performs trial CTS, 
;# timing-aware ICG splitting and clock-aware placement for critical enable paths.
;# The aggressiveness of splitting can be controlled by the PLACE_OPT_OPTIMIZE_ICGS_CRITICAL_RANGE. 
set PLACE_OPT_OPTIMIZE_ICGS_CRITICAL_RANGE "" ;# specify a value between 0 and 1; default unspecified; 
;# sets place_opt.flow.optimize_icgs_critical_range to the value specified; tool default is 0.75.
;# When set to X, only ICGs enable slack within {EN_WNS, EN_WNS*(1-X)} will be considered for splitting;
;# for example, 0.75 means only ICG with enable pin violations between 1*EN_WNS and 0.25*EN_WNS will be split,
;# while the ICG enable slack below 0.25*EN_WNS will be skipped. Larger value means more splitting. 
set PLACE_OPT_MERGE_ICGS		true ;# false|true; tool default true; optional in RM to set it to false;
;# sets place_opt.flow.merge_clock_gates to control whether the OBD ICG merging is enabled or not;
;# when set to true, ICG merging (merge_clock_gates) runs internally inside place_opt as a first step in initial_place stage;
set PLACE_OPT_ICG_AUTO_BOUND		false ;# false|true; tool default false; optional in RM;
;# sets place.coarse.icg_auto_bound to enable use of automatically created group bounds
set PLACE_OPT_CLOCK_AWARE_PLACEMENT	false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.clock_aware_placement to guide placement with ICG's enable timing criticality; 
;# place_opt will try to improve ICG enable timing by placing the timing critical ICGs and their fanout cells 
;# at better locations for ICG enable paths.
;# Note: when PLACE_OPT_OPTIMIZE_ICGS is set to true, clock-aware placement will be automatically enabled, 
;# regardless of the setting of PLACE_OPT_CLOCK_AWARE_PLACEMENT. So you don't have to manually enable it.
set PLACE_OPT_MSCTS			false ;# false|true; enables MSCTS (regular) at place_opt step; requires TCL_REGULAR_MSCTS_FILE to be specified;
;# It runs in two parts: first part runs at place_opt step to source TCL_REGULAR_MSCTS_FILE;
;# second part runs at clock_opt_cts step, skips TCL_REGULAR_MSCTS_FILE, propagates clocks, and runs mesh simulation;
;# By default, the features runs in ideal clock mode. However if if PLACE_OPT_OPTIMIZE_ICGS or PLACE_OPT_TRIAL_CTS 
;# are also enabled, then propagated clocks will be used during the place_opt step;
;# If set to false (RM default), RM runs MSCTS only at clock_opt_cts step.
set PLACE_OPT_MSCTS_CRITICAL_SCENARIO	"" ;# Specify a scenario with worst RC and most visible sinks for place_opt MSCTS to base on;
;# script will record current scenario, switch to the specified scenario before MSCTS, and then
;# restore the original current scenario after MSCTS. Only valid if PLACE_OPT_MSCTS is set to true
set TCL_USER_SPARE_CELL_PRE_SCRIPT	"" ;# An optional Tcl file for spare cell insertion to be sourced before place_opt;
;# refer to templates/place_opt.spare_cell.tcl for an example
set TCL_USER_SPARE_CELL_POST_SCRIPT	"" ;# An optional Tcl file for spare cell insertion to be sourced after place_opt;
;# refer to templates/place_opt.spare_cell.tcl for an example
set TCL_NON_CLOCK_NDR_RULES_FILE 	"" ;# Specify a NDR rules file for signal nets (Clock NDR rules are specified by CTS_NDR_* variables above)
set PLACE_OPT_MULTIBIT_BANKING 		false ;# tool default false; optional in RM;
;# sets place_opt.flow.enable_multibit_banking to enable multibit banking during place_opt;
;# takes effect during place_opt initial_opto 
set PLACE_OPT_MULTIBIT_DEBANKING 	false ;# tool default false; optional in RM;
;# sets place_opt.flow.enable_multibit_debanking to enables multibit debanking during place_opt;
;# takes effect during place_opt final_opto
########################################################################################## 
## Variables for the clock_opt step 
## (used by settings.clock_opt_cts.tcl, clock_opt_cts.tcl, and clock_opt_opto.tcl)
##########################################################################################
set CLOCK_OPT_CTS_ACTIVE_SCENARIO_LIST  "" ;# A subset of scenarios to be made active during clock_opt_cts step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set CLOCK_OPT_CTS_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by clock_opt build_clock; default "" which means no user prefix
set TCL_USER_CLOCK_OPT_CTS_PRE_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to be sourced before clock_opt.
set TCL_USER_CLOCK_OPT_CTS_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to replace pre-existing clock_opt commands.
set TCL_USER_CLOCK_OPT_CTS_POST_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to be sourced after clock_opt.
set CLOCK_OPT_OPTO_ACTIVE_SCENARIO_LIST "" ;# A subset of scenarios to be made active during clock_opt_opto step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set CLOCK_OPT_OPTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by clock_opt final_opto; default "" which means no user prefix
set TCL_USER_CLOCK_OPT_OPTO_PRE_SCRIPT 	"" ;# An optional Tcl file for clock_opt_opto.tcl to be sourced before clock_opt.
set TCL_USER_CLOCK_OPT_OPTO_SCRIPT 	"" ;# An optional Tcl file for clock_opt_opto.tcl to replace pre-existing clock_opt commands.
set TCL_USER_CLOCK_OPT_OPTO_POST_SCRIPT "" ;# An optional Tcl file for clock_opt_opto.tcl to be sourced after clock_opt.
set CLOCK_OPT_MSCTS_CRITICAL_SCENARIO	"" ;# Specify a scenario with worst RC and most visible sinks for MSCTS to base on;
;# script will record current scenario, switch to the specified scenario before MSCTS, and then
;# restore the original current scenario after MSCTS.
set TCL_REGULAR_MSCTS_FILE		"" ;# Specify a Tcl script for regular multisource clock tree synthesis setup and creation,
;# which will be sourced prior to the "place_opt" if PLACE_OPT_MSCTS is true in place_opt.tcl
;# and before "clock_opt -from build_clock -to route_clock" command in clock_opt_cts.tcl
;# RM provided script: mscts.regular.tcl
set TCL_STRUCTURAL_MSCTS_FILE		"" ;# Specify a Tcl script for structural multisource clock tree synthesis setup and creation,
;# which will be sourced prior to the "clock_opt -from build_clock -to route_clock" command
;# in clock_opt_cts.tcl;
;# RM provided script: mscts.structural.tcl
set PREROUTE_CTS_POWER_AWARE_PRUNING	false ;# false|true; tool default false; RM default false;
;# sets cts.common.power_aware_pruning to allow selection of repeater cells to also consider 
;# internal and leakage power in order to reduce dynamic and also leakage power of the clock trees 
set PREROUTE_CTS_LOW_POWER_TECHNIQUE	"" ;# gate_relocation|low_power_targets|all; RM default is unspecified;
;# gate_relocation: sets cts.compile.power_opt_mode to gate_relocation to enable activity aware gate 
;#                  relocation (moves cells with low input clock toggling rates closer to their drivers)
;#		    at the end of gate by gate clock tree synthesis;
;# low_power_targets: sets cts.compile.power_opt_mode to low_power_targets for CTS to relax certain
;#                    internal constraints and build clock trees with less area and power;
;# all: sets cts.compile.power_opt_mode to all to enable both the above features
set CLOCK_OPT_OPTO_CTO 			false ;# Default false; enables post-route clock tree optimization in clock_opt_opto.tcl
set CLOCK_OPT_OPTO_CTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by CTO; default "" which means no user prefix
########################################################################################## 
## Variables for route_auto and route_opt related settings 
## (Used by settings.route_auto.tcl, settings.route_opt.tcl, route_auto.tcl, and route_opt.tcl)
##########################################################################################
set ROUTE_AUTO_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during route_auto step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set ROUTE_AUTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created suring route_auto; default "" which means no user prefix
set TCL_USER_ROUTE_AUTO_PRE_SCRIPT 	"" ;# An optional Tcl file for route_auto.tcl to be sourced before route_auto.
set TCL_USER_ROUTE_AUTO_SCRIPT 		"" ;# An optional Tcl file for route_auto.tcl to replace pre-existing routing commands.
set TCL_USER_ROUTE_AUTO_POST_SCRIPT 	"" ;# An optional Tcl file for route_auto.tcl to be sourced after route_auto.
set ROUTE_OPT_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during route_opt step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set ROUTE_OPT_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created during route_opt; default "" which means no user prefix
set TCL_USER_ROUTE_OPT_PRE_SCRIPT 	"" ;# An optional Tcl file for route_opt.tcl to be sourced before route_opt.
set TCL_USER_ROUTE_OPT_SCRIPT 		"" ;# An optional Tcl file for route_opt.tcl to replace pre-existing route_opt commands.
set TCL_USER_ROUTE_OPT_POST_SCRIPT 	"" ;# An optional Tcl file for route_opt.tcl to be sourced after route_opt.
set CLOCK_OPT_GLOBAL_ROUTE_OPT		false ;# false|true; tool default false; optional in RM; 
;# enables Global Route Based Optimization by setting clock_opt.flow.enable_global_route_opt 
;# and route_opt.flow.enable_power to true, sources routing settings, and runs clock_opt -from global_route_opt;
;# this feature is added to route_auto.tcl; if enabled, it replaces route_global command;
set ROUTE_AUTO_USE_SINGLE_COMMAND	false ;# false|true; runs route_auto command instead of atomic commands (route_global+route_track+route_detail with update_timing in between)
set REDUNDANT_VIA_INSERTION		false ;# false|true; tool default false; optional in RM; enables redundant via insertion for post-route;
;# if you choose ESTABLISHED for TECHNOLOGY_NODE on RMgen download page,
;# RM is set up to run concurrent redundant via insertion during route_auto and route_opt
;# otherwise, RM is set up to reserve space and run standalone add_redundant_vias after route_auto and route_opt  
set TCL_USER_REDUNDANT_VIA_MAPPING_FILE "" ;# ICC-II via mapping file required for redundant via insertion; 
;# the file should include add_via_mapping commands.   
set TCL_USER_ICC_REDUNDANT_VIA_MAPPING_FILE "" ;# ICC style via mapping file required for redundant via insertion; 
;# the file should include define_zrt_redundant_vias commands.
;# This variable is mutually exclusive with TCL_USER_REDUNDANT_VIA_MAPPING_FILE
set ROUTE_AUTO_ANTENNA_FIXING		false ;# false|true; tool default false; optional in RM;
;# set true to enable route.detail.hop_layers_to_fix_antenna and source TCL_ANTENNA_RULE_FILE in route_auto.tcl 
;# to fix Antenna violations.
set TCL_ANTENNA_RULE_FILE	""	;# Antenna rule file; required if ROUTE_AUTO_ANTENNA_FIXING is set to true.
set ROUTE_AUTO_CREATE_SHIELDS 		"none" ;# none|before_route_auto|after_route_auto; default is none; optional in RM;
;# choose to create shields before or after route_auto; all nets with shielding rules will be shielded	
set ROUTE_OPT_PT_DELAY_CALCULATION_WITH_PBA false ;# Default false; sets time.pba_optimization_mode to path to enable PBA during second route_opt;
set ROUTE_OPT_STARRC_CONFIG_FILE ""	;# Specify the configuration file for StarRC in-design extraction for the second route_opt in route_opt.tcl;
;# required; refer to templates/route_opt.starrc_config_example.txt as an example
set ROUTE_OPT_RESHIELD 			"after_route_opt" ;# none|after_route_opt|incremental; default is after_route_opt; 
;# set after_route_opt to reshield nets after route_opt is done with create_shield command; 
;# set incremental to trigger reshield during all route_opt eco route sessions with an app option; 
;# note that ROUTE_OPT_RESHIELD only works if ROUTE_AUTO_CREATE_SHIELDS is set to a value other than none
set ROUTE_OPT_CTO 			"auto" ;# auto|always_on|always_off; tool default auto; RM default auto;
;# sets route_opt.flow.enable_ccd_clock_drc_fixing to the specified value for clock DRC fixing in route_opt;
;# Note: this feature affects both CCD and non-CCD route_opt;
;# if CCD is enabled, with auto, route_opt will enable the feature; set it to always_off if you want it disabled.
;# if CCD is not enabled, with auto, this feature won't be enabled; set it to always_on to enable the feature.
## The following 6 ROUTE_OPT_ECO_OPT* variables are for ECO fusion (eco_opt command) in route_opt.tcl
#  Note that once ROUTE_OPT_ECO_OPT_PT_PATH is specified, ECO fusion is enabled and the third route_opt will be skipped.
set ROUTE_OPT_ECO_OPT_PT_PATH		"" ;# Required by eco_opt; specify the path to pt_shell; for example: /u/mgr/bin/pt_shell
;# if specified, eco_opt
set ROUTE_OPT_ECO_OPT_DB_PATH		"" ;# Optional; specify the paths to .db files of the reference libraries for PT (if not already in your search path)
;# For eco_opt, PT needs to read db. 
set ROUTE_OPT_ECO_OPT_TYPE		"" ;# Optional; eco_opt fixing type; timing|setup|hold|drc|leakage_power|dynamic_power|total_power|buffer_removal
;# if not specified, works on all types
set ROUTE_OPT_ECO_OPT_STARRC_CONFIG_FILE "" ;# Optional; specify the configuration file for StarRC in-design extraction
set ROUTE_OPT_ECO_OPT_WORK_DIR		"" ;# Optional; specify the working directory for eco_opt where PT files and logs are generated;
;# if not specified, tool will automatically generate one
set ROUTE_OPT_ECO_OPT_PRE_LINK_SCRIPT	"" ;# Optional; specify the file that contains custom PT script, which is executed before linking in PrimeTime;
;# use PT commands that do not require the current design
set ROUTE_OPT_ECO_OPT_POST_LINK_SCRIPT	"" ;# Optional; specify the file that contains custom PT script, which is executed after linking in PrimeTime;
;# use PT commands that require the current design
########################################################################################## 
## Variables for chip finishing related settings (Used by chip_finish.tcl)
##########################################################################################
set CHIP_FINISH_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during chip_finish step.
;# once set, the list of active scenarios is saved and carried over to subsequent steps.
set TCL_USER_CHIP_FINISH_PRE_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced before filler cell insertion.
set TCL_USER_CHIP_FINISH_POST_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced after metal fill insertion.
## Std cell filler and decap cells used by chip_finish step and post PT-ECO refill in pt_eco step
set CHIP_FINISH_METAL_FILLER_PREFIX 	"" ;# A string to specify the prefix for metal filler (decap) cells.
set CHIP_FINISH_NON_METAL_FILLER_PREFIX $CHIP_FINISH_METAL_FILLER_PREFIX ;# A string to specify the prefix for non-metal fillers.
set CHIP_FINISH_METAL_FILLER_LIB_CELL_LIST "" ;# A list of metal filler (decap) lib cells, including the library name, for ex, 
;# Example: "hvt/DCAP_HVT lvt/DCAP_LVT". Recommended to specify decaps from largest to smallest.
set CHIP_FINISH_NON_METAL_FILLER_LIB_CELL_LIST "" ;# A list of non-metal filler lib cells, including the library name, for ex,
;# Example: hvt/FILL_HVT lvt/FILL_LVT. Recommended to specify them from largest to smallest.
## Signal EM
set CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT "ITF" ;# Specify signal EM constraint format: ITF | ALF; string is uppercase and ITF is default
set CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FILE "" ;# A constraint file which contains signal electromigration constraints;
;# specify an ITF file if CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT is set to ITF, and specify an
;# ALF file if CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT is set to ALF;
;# required for signal EM analysis and fixing to be enabled
set CHIP_FINISH_SIGNAL_EM_SAIF 		"" ;# An optional SAIF file for the signal EM analysis.
set CHIP_FINISH_SIGNAL_EM_SCENARIO 	"" ;# Specify an active scenario which is enabled for setup and hold analysis;
;# Required for signal EM analysis and fixing to proceed.
set CHIP_FINISH_SIGNAL_EM_FIXING 	false ;# Enable signal EM fixing; false | true; false is default
########################################################################################## 
## Variables for ICV in-design related settings (used by icv_in_design.tcl)
##########################################################################################
set ICV_IN_DESIGN_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during icv_in_design step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_ICV_IN_DESIGN_PRE_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced before signoff_check_drc.
set TCL_USER_ICV_IN_DESIGN_POST_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced after second signoff_check_drc.
## signoff_check_drc specific variables
set ICV_IN_DESIGN_DRC_CHECK_RUNSET 	"" ;# The foundry runset for ICV used by signoff_check_drc
set ICV_IN_DESIGN_DRC_CHECK_RUNDIR 	"z_check_drc" 
;# The working directory for the signoff_check_drc before signoff_fix_drc;
;# The directory that contains the initial DRC error database for signoff_fix_drc.
## singoff_fix_drc specific variables
set ICV_IN_DESIGN_ADR 			true ;# true|false; true enables signoff_fix_drc in addition to signoff_check_drc; default is true
set ICV_IN_DESIGN_ADR_RUNDIR 		"z_adr"	;# The working directory for signoff_fix_drc; only takes effect if ICV_IN_DESIGN_ADR is true
set ICV_IN_DESIGN_POST_ADR_RUNDIR 	"z_post_adr" ;# The working directory for signoff_check_drc after signoff_fix_drc is done; 
;# only takes effect if ICV_IN_DESIGN_ADR is true 
set ICV_IN_DESIGN_ADR_DPT_RULES 	"" ;# Specify your DPT rules for signoff_fix_drc fixing; only takes effect if ICV_IN_DESIGN_ADR is true
set ICV_IN_DESIGN_ADR_DPT_RUNDIR	"z_adr_with_dpt" ;# The working directory for signoff_check_drc with DPT rule fixing;
;# only takes effect if ICV_IN_DESIGN_ADR_DPT_RULES (DPR rules) is specified
set ICV_IN_DESIGN_POST_ADR_DPT_RUNDIR	"z_post_adr_with_dpt" ;# The working directory for signoff_check_drc after DPT rule fixing is done;
;# only takes effect if ICV_IN_DESIGN_ADR_DPT_RULES (DPR rules) is specified
## Metal fill specific variables
set ICV_IN_DESIGN_METAL_FILL 		false ;# Default false; set it to true to enable the metal fill creation feature.
set ICV_IN_DESIGN_METAL_FILL_RUNDIR	"z_icvFill" ;# The working directory for signoff_create_metal_fill. Optional. Default is z_icvFill.
set ICV_IN_DESIGN_METAL_FILL_TIMING_DRIVEN_THRESHOLD "" 
;# Specify the threshold for timing-driven metal fill.
;# If not specified, timing-driven is not enabled.
;# If specified, "-timing_preserve_setup_slack_threshold" option is added.
set ICV_IN_DESIGN_METAL_FILL_TRACK_BASED "off" ;# off | <a technology node> | generic; used for -track_fill option of signoff_create_metal_fill
;# for non-track-based : specify off 
;# for track-based : specify either a node (refer to man page) or generic 
set ICV_IN_DESIGN_METAL_FILL_RUNSET	"" ;# Specify the foundry runset for signoff_create_metal_fill command;
;# required only by non track-based metal fill (ICV_IN_DESIGN_METAL_FILL_TRACK_BASED set to off).
set ICV_IN_DESIGN_POST_METAL_FILL_RUNDIR "z_MFILL_after" 
;# The working directory for the signoff_check_drc after signoff_create_metal_fill is completed;
;# only takes effect if ICV_IN_DESIGN_METAL_FILL is true
set ICV_IN_DESIGN_METAL_FILL_TRACK_BASED_PARAMETER_FILE "auto" ;# auto | <a parameter file>; default is auto;
;# this variable is only for track-based metal fill;
;# specify auto to use ICC-II auto generated track_fill_params.rh file or your own paramter file.
########################################################################################## 
## Variables for settings related to write data (used by write_data.tcl)
##########################################################################################
## write_gds related
set WRITE_GDS_LAYER_MAP_FILE 		"" ;# A layer map file which provides a mapping between the tool and GDS layers
set WRITE_OASIS_LAYER_MAP_FILE 		"" ;# A layer map file which provides a mapping between the tool and OASIS layers
########################################################################################## 
## Variables for Functional ECO related settings (used by functional_eco.tcl)
##########################################################################################
set FUNCTIONAL_ECO_ACTIVE_SCENARIO_LIST	"" ;# Optional; a subset of scenarios to be made active during the step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_FUNCTIONAL_ECO_PRE_SCRIPT	"" ;# An optional Tcl file to be sourced before ECO operations.
set TCL_USER_FUNCTIONAL_ECO_POST_SCRIPT	"" ;# An optional Tcl file to be sourced after route_eco.
set FUNCTIONAL_ECO_DISPLACEMENT_THRESHOLD "10" ;# A float to specify the maximum displacement threshold value for 
;# place_eco_cells -eco_changed_cells -legalize_mode minimum_physical_impact -displacement_threshold;
set FUNCTIONAL_ECO_VERILOG_FILE		"" ;# Required; a verilog file to be 
set FUNCTIONAL_ECO_MODE			"default" ;# Specify the preferred flow; default|freeze_silicon
;# default: sources $FUNCTIONAL_ECO_CHANGE_FILE and place_eco_cells in MPI mode
;# freeze_silicon: add_spare_cells, place_eco_cells, sources $FUNCTIONAL_ECO_CHANGE_FILE, and place_freeze_silicon
########################################################################################## 
## Variables for PT ECO related settings (used by pt_eco.tcl/pt_eco_incremental.tcl)
##########################################################################################
## The following variables apply to both pt_eco.tcl (classic PT-ECO flow) and pt_eco_incremental.tcl (Galaxy incremental ECO flow)
set PT_ECO_ACTIVE_SCENARIO_LIST 	"" ;# Optional; a subset of scenarios to be made active during the step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_PT_ECO_PRE_SCRIPT 		"" ;# An optional Tcl file to be sourced before ECO operations.
set TCL_USER_PT_ECO_POST_SCRIPT 	"" ;# An optional Tcl file to be sourced after route_eco.
set PT_ECO_DISPLACEMENT_THRESHOLD 	"10" ;# A float to specify the maximum displacement threshold value for 
;# place_eco_cells -eco_changed_cells -legalize_mode minimum_physical_impact -displacement_threshold;
## The following variables only apply to pt_eco.tcl (classic PT-ECO flow)
set PT_ECO_CHANGE_FILE 			"" ;# Required; an ECO guidance file generated by the PT-SI write_changes command,
;# as an input to the pt_eco.tcl
set PT_ECO_MODE				"default" ;# Specify the preferred flow for the PT-ECO run; default|freeze_silicon
;# default: sources $PT_ECO_CHANGE_FILE and place_eco_cells in MPI mode
;# freeze_silicon: add_spare_cells, place_eco_cells, sources $PT_ECO_CHANGE_FILE, and place_freeze_silicon
########################################################################################## 
## Variables for Redhawk in-design related settings 
## (used by redhawk_in_design_pnr.tcl; SNPS_INDESIGN_RH_RAIL license required)
##########################################################################################
set REDHAWK_DIR 			"" ;# Specify the path to REDHAWK executable; required 
set REDHAWK_PAD_FILE 			"" ;# Default is top level pins.
set REDHAWK_ANALYSIS_NETS 		"" ;# Required. Specify the list of power and ground nets in pairs and in separate lines for the analysis;
;# for example, "VDD1 VSS1 VDD2 VSS2 VDD3 VSS3", where VDD* are power nets and VSS* are ground nets.
set REDHAWK_TECH_FILE 			"" ;# Required. Apache Technology File
set REDHAWK_MACROS 			"" ;# Optional. List of Macro names and macro directories in pairs and in separate lines;
;# for example, "macro1_name macro1_directory 
;#		    macro2_name macro2_directory 
;#		    macro3_name macro3_directory"
set REDHAWK_SWITCH_MODEL_FILES 		"" ;# Optional. List of switch model files;
;# for example: "switch_model_file1 
;#               switch_model_file2 
;#		    switch_model_file3"
set REDHAWK_LIB_FILES 			"" ;# Required. List of .lib files in separate lines.
;# for example: "/home/lib_1.lib 
;#               /home/lib_2.lib
;#               /home/lib_3.lib"
set REDHAWK_APL_FILES			"" ;# Required for dynamic analysis.  List of apl files in separate lines.
;# for example: "x.cdev cdev
;#               x.current current
;#               y.cdev cdev
;#               y.current current"
set REDHAWK_EXTRA_GSR 			"" ;# Optional. Provide a file with custom Redhawk settings.
set REDHAWK_ANALYSIS 			"" ;# Required. Specify of the analyses below:
;# For Static analysis: "static"
;# For Vector-based Dynamic analysis: "dynamic_vcd"
;# For Vectorless Dynamic analysis: "dynamic_vectorless"
;# For Effective Resistance analysis: "effective_resistance"
;# For Minimum path resistance analysis: "min_path_resistance"
;# For Integrity Check: "check_missing_via"
set REDHAWK_OUTPUT_REPORT 		"" ;# Optional. Specify a file name to have the output report produced:
;# For Static or dynamic analysis: the effective voltage drop is reported
;# For Effective Resistance analysis: the effective resistance is reported
;# For Minimum path resistance analysis: the minimum path resistance is reported
;# For Integrity Check: the missing vias are reported
set REDHAWK_EM_ANALYSIS 	   	false ;# Optional. Set to true if EM analysis to be performed with static or dynamic analysis.
set REDHAWK_EM_REPORT 			"" ;# Optional. Specify a file name to have the EM output report produced.
set REDHAWK_SCRIPT_FILE 		"" ;# Optional. Specify a file name for using Redhawk standalone run tcl file.
set REDHAWK_SWITCHING_ACTIVITY_FILE 	"" ;# Required for vector-based dynamic analysis.  Format is as follows:
;# {file_format [file_name] [strip_path]}
set REDHAWK_FIX_MISSING_VIAS       	false ;# Optional. Set to true to enable inserting vias to missing via locations after the check_missing_via flow is run.
set REDHAWK_MISSING_VIA_POS_THRESHOLD	"" ;# Optional. Set to positive voltage between two overlapped layers for filtering purpose.  Default is no filtering.
set REDHAWK_RAIL_DATABASE               RAIL_DATABASE  ; #Optional. Set ICC2 Redhawk Fusion output directory.
set REDHAWK_PGA_POWER_NET               "" ; #Required.  Set one power net for PGA.
set REDHAWK_PGA_GROUND_NET              "" ; #Required.  Set one ground net for PGA
set REDHAWK_PGA_NODE                    "" ; #Required. Set the technology node such as tsmc16.
set REDHAWK_PGA_ICV_DIR                 "" ; #Required. Set the path to the ICV binary.  Example: /global/apps/icv_2018.06
##########################################################################################
## System Variables and Settings (there's no need to change them)
##########################################################################################
## Reporting 
set REPORT_QOR				true ;# true|false; RM default true; runs various reporting commands at end of each step;
;# reporting commands vary by stage; set it to false to skip reporting
set REPORT_QOR_REPORT_POWER		true ;# true|false; RM default true;
;# set it to false to skip report_power and report_clock_qor -type power during reporting
set REPORT_QOR_REPORT_CONGESTION	true ;# true|false; RM default reports congestion with "route_global -congestion_map_only true"
;# at the end of preroute steps; set it to false to skip.
set search_path [list ./rm_icc2_pnr_scripts ./rm_setup ./templates $REDHAWK_SEARCH_PATH]
lappend search_path .
if {$synopsys_program_name == "icc2_shell"} {
	set_host_options -max_cores 8

	## Enable on-disk operation for copy_block to save block to disk right away
	set_app_option -name design.on_disk_operation -value true ;# default false and global-scoped
}
set sh_continue_on_error true
## Label names (while $DESIGN_NAME is the block name)
set INIT_DESIGN_BLOCK_NAME 		"init_design" 			;# Label name to be used when saving a block in init_design.tcl
set PLACE_OPT_BLOCK_NAME 		"place_opt" 			;# Label name to be used when saving a block in place_opt.tcl
set CLOCK_OPT_CTS_BLOCK_NAME 		"clock_opt_cts" 		;# Label name to be used when saving a block in clock_opt_cts.tcl
set CLOCK_OPT_OPTO_BLOCK_NAME 		"clock_opt_opto" 		;# Label name to be used when saving a block in clock_opt_opto.tcl
set ROUTE_AUTO_BLOCK_NAME 		"route_auto" 			;# Label name to be used when saving a block in route_auto.tcl
set ROUTE_OPT_BLOCK_NAME 		"route_opt" 			;# Label name to be used when saving a block in route_opt.tcl
set CHIP_FINISH_BLOCK_NAME 		"chip_finish" 			;# Label name to be used when saving a block in chip_finish.tcl
set ICV_IN_DESIGN_BLOCK_NAME 		"icv_in_design" 		;# Label name to be used when saving a block in icv_in_design.tcl
set WRITE_DATA_FROM_BLOCK_NAME 		$ICV_IN_DESIGN_BLOCK_NAME 	;# Label name of the source block in write_data.tcl;
set WRITE_DATA_BLOCK_NAME 		"write_data" 			;# Label name to be used when saving a block in write_data.tcl
;# default is ICV_IN_DESIGN_BLOCK_NAME
set FUNCTIONAL_ECO_FROM_BLOCK_NAME	$ROUTE_OPT_BLOCK_NAME 		;# Label name of the source block in functional_eco.tcl;
;# default is ROUTE_OPT_BLOCK_NAME
set FUNCTIONAL_ECO_BLOCK_NAME		"functional_eco"		;# Label name to be used when saving a block in functional_eco.tcl
set PT_ECO_FROM_BLOCK_NAME 		$ROUTE_OPT_BLOCK_NAME 		;# Label name of the source block in pt_eco.tcl;
;# default is ROUTE_OPT_BLOCK_NAME
set PT_ECO_BLOCK_NAME 			"pt_eco" 			;# Label name to be used when saving a block in pt_eco.tcl
set PT_ECO_INCREMENTAL_FROM_BLOCK_NAME 	$ROUTE_OPT_BLOCK_NAME 		;# Label name of the source block in pt_eco_incremental_1.tcl;
;# default is ROUTE_OPT_BLOCK_NAME; specify a different name if needed
set PT_ECO_INCREMENTAL_1_BLOCK_NAME 	"pt_eco_incremental_1" 		;# Label name to be used when saving a block in pt_eco_incremental_1.tcl
set PT_ECO_INCREMENTAL_2_BLOCK_NAME 	"pt_eco_incremental_2" 		;# Label name to be used when saving a block in pt_eco_incremental_2.tcl
set REDHAWK_IN_DESIGN_PNR_FROM_BLOCK_NAME $INIT_DESIGN_BLOCK_NAME	;# Label name of the starting block for redhawk_in_design_pnr.tcl;
;# default is INIT_DESIGN_BLOCK_NAME
## Directories
set OUTPUTS_DIR	"./outputs_icc2"	;# Directory to write output data files; mainly used by write_data.tcl
set REPORTS_DIR	"./rpts_icc2"		;# Directory to write reports; mainly used by report_qor.tcl
if !{[file exists $OUTPUTS_DIR]} {file mkdir $OUTPUTS_DIR} ;# do not change this line or directory may not be created properly
if !{[file exists $REPORTS_DIR]} {file mkdir $REPORTS_DIR} ;# do not change this line or directory may not be created properly
##########################################################################################
## Hierarchical PNR Variables (used by hierarchical PNR implementation)
##########################################################################################
## For designs where the blocks are bound to abstracts
set SUB_BLOCK_REFS                   	[list ] ;# If ABSTRACT_TYPE_FOR_MPH_BLOCKS == flattened , specify design names of the immediate child blocks
;# If ABSTRACT_TYPE_FOR_MPH_BLOCKS == nested , specify design names of the physical blocks in all lower levels of physical hierarchy
;# Include the blocks that will be bound to abstracts
set USE_ABSTRACTS_FOR_BLOCKS        	[list ] ;# design names of the physical blocks in the next lower level that will be bound to abstracts
## By default, abstracts created after icv_in_design step of lower-level are used to implement the current level
## Update the following variables if you want to use abstracts created after any other step 
set BLOCK_ABSTRACT_FOR_PLACE_OPT 	"$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_PLACE_OPT label for place_opt
set BLOCK_ABSTRACT_FOR_CLOCK_OPT_CTS    "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CLOCK_OPT_CTS label for clock_opt_cts
set BLOCK_ABSTRACT_FOR_CLOCK_OPT_OPTO   "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CLOCK_OPT_OPTO label for clock_opt_opto
set BLOCK_ABSTRACT_FOR_ROUTE_AUTO       "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ROUTE_AUTO label for route_auto
set BLOCK_ABSTRACT_FOR_ROUTE_OPT        "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ROUTE_OPT label for route_opt
set BLOCK_ABSTRACT_FOR_CHIP_FINISH      "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CHIP_FINISH for chip_finish
set BLOCK_ABSTRACT_FOR_ICV_IN_DESIGN    "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ICV_IN_DESIGN label for icv_in_design
set USE_ABSTRACTS_FOR_POWER_ANALYSIS 	false ;# Default false; false|true;
;# sets app option abstract.annotate_power that annotates power information in the abstracts
;# set this to true to perform power analysis inside subblocks modeled as abstracts
set USE_ABSTRACTS_FOR_SIGNAL_EM_ANALYSIS false ;# Default false; false|true;
;# sets app option abstract.enable_signal_em_analysis 
;# set this to true to perform signal em analysis inside abstracts
set ABSTRACT_TYPE_FOR_MPH_BLOCKS "flattened" ; # "nested | flattened", Default nested. Specifies the type of abstract to be created for MPH blocks (blocks with more than 1 level of physical hierarchy)
;# Allowed values are nested and flattened. 
;# when this variable is set to nested (default), preserve_block_instances option of create_abstract command is set to true (default value)
;# when this variable is set to flattened , preserve_block_instances option of create_abstract command is set to false
set CHECK_HIER_TIMING_CONSTRAINTS_CONSISTENCY true ;# Determines whether the consistency of top and block timing constraints is checked during the check_design command
;# The variable in turn sets the application option abstract.check_constraints_consistency to true
########################################################################################## 
## Hierarchical PNR Variables for clock_opt_cts related settings (used by clock_opt_cts.tcl)
##########################################################################################
set PROMOTE_CLOCK_BALANCE_POINTS	false ;# Default false. When implementing intermediate and top levels of physical hierarchy,
;# set this variable to true to promote clock balance points from sub-blocks.
;# Leave this variable to its default value, if the needed clock balance points for the pins
;# inside sub-blocks are applied from the top-level itself.
########################################################################################## 
## Hierarchical PNR Variables for designs where some of the blocks are bound to ETMs
##########################################################################################
set WRITE_DATA_FOR_ETM_GENERATION       false ;# Default false. Set it to true, for writing out required design data for ETM Generation in PrimeTime 
set WRITE_DATA_FOR_ETM_BLOCK_NAME       $ICV_IN_DESIGN_BLOCK_NAME ;# Name of the starting block for the write_data_for_etm step
## ICC2-RM provides additional files (flavors) to override RM default settings for high connectivity, run time and area/power focused designs.
#  These files are under rm_icc2_pnr_scripts/ :  
#  flavor.high_connectivity_high_congestion_focused.tcl, flavor.area_power_focused.tcl and flavor.run_time_focused.tcl
#  You can use the ADDITIONAL_FLAVOR variable to control whether to use these flavors.
set ADDITIONAL_FLAVOR "" 	;# default unspecified; if unspecified, runs RM default flow that works/balances all PPA
;# set it to high_connectivity_high_congestion for high connectivity design styles with heavy congestions
;# set it to area_power for extra area and power optimizations
;# set it to run_time if run time is the primary concern
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_setup/icc2_pnr_setup.tcl

set REPORT_PREFIX $PLACE_OPT_BLOCK_NAME
place_opt
open_lib $DESIGN_LIBRARY
Information: Loading library file '/afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/CORTEXM0DS' (FILE-007)
Information: Loading library file '/afs/eos.ncsu.edu/lockers/research/ece/wdavis/tech/ece720/Nangate_15nm_OCL_ICC2_LibPrep_v2014_06/icc2_cell_lib/NanGate_15nm_OCL.ndm' (FILE-007)
{CORTEXM0DS}
copy_block -from ${DESIGN_NAME}/${INIT_DESIGN_BLOCK_NAME} -to ${DESIGN_NAME}/${PLACE_OPT_BLOCK_NAME}
Information: User units loaded from library 'NanGate_15nm_OCL' (LNK-040)
Information: Saving block 'CORTEXM0DS:CORTEXM0DS/place_opt.design'
{CORTEXM0DS:CORTEXM0DS/place_opt.design}
current_block ${DESIGN_NAME}/${PLACE_OPT_BLOCK_NAME}
{CORTEXM0DS:CORTEXM0DS/place_opt.design}
link_block
Using libraries: CORTEXM0DS NanGate_15nm_OCL
Visiting block CORTEXM0DS:CORTEXM0DS/place_opt.design
Design 'CORTEXM0DS' was successfully linked.
1
## For top and intermediate level of hierarchical designs, check the editability of the sub-blocks;
## if the editability is true for any sub-block, set it to false
## In RM, we are setting the editability of all the sub-blocks to false in the init_design.tcl script
## The following check is implemented to ensure that the editability of the sub-blocks is set to false in flows not running the init_design.tcl script
if {$USE_ABSTRACTS_FOR_BLOCKS != ""} {
      	foreach_in_collection c [get_blocks -hierarchical] {
	  	if {[get_editability -blocks ${c}] == true } {
			set_editability -blocks ${c} -value false
   	  	}
      	}
	report_editability -blocks [get_blocks -hierarchical]
}
## Set active scenarios for the step (please include CTS and hold scenarios for CCD) 
if {$PLACE_OPT_ACTIVE_SCENARIO_LIST != ""} {
	set_scenario_status -active false [get_scenarios -filter active]
	set_scenario_status -active true $PLACE_OPT_ACTIVE_SCENARIO_LIST
}
if {[sizeof_collection [get_scenarios -filter "hold && active"]] == 0} {
	puts "RM-warning: No active hold scenario is found. Recommended to enable hold scenarios here such that CCD skewing can consider them." 
	puts "RM-info: Please activate hold scenarios for place_opt if they are available." 
}
source -echo settings.place_opt.tcl ;# common settings before place_opt, including clock NDR
puts "RM-info: Running script [info script]\n"
RM-info: Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl

##########################################################################################
# Tool: IC Compiler II
# Script: settings.place_opt.tcl 
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
##########################################################################################
## Set QoR Strategy
##########################################################################################
## set_qor_strategy is a commmand which folds various settings of placement, optimization, timing, CTS, and routing, etc.
## - To query the target metric being set, use the "get_attribute [current_design] metric_target" command
## - Refer to templates/place_opt.set_qor_strategy.tcl if you plan to override settings applied by set_qor_strategy, which is 
##   a template that lists all settings to be set, then uncomment any setting you want to override, and uncomment the line below :
#	source -echo templates/place_opt.set_qor_strategy.tcl
set_qor_strategy -stage pnr -metric {area timing total_power congestion} -report_only

Metric(s) : area, timing, total_power, congestion
+----------------------------------------------------+---------------+------------+------------+------------+
|           Option Name                              | Metric Group  |  Tool      |  Current   |  Target    |
|                                                    |               |  Default   |  Setting   |  Setting   |
+----------------------------------------------------+---------------+------------+------------+------------+
| time.enable_io_path_groups                         | *All metrics* | false      | false      | true       |
| time.enable_clock_to_data_analysis                 | *All metrics* | false      | false      | true       |
| opt.port.eliminate_verilog_assign                  | *All metrics* | false      | false      | true       |
| route.global.timing_driven                         | *All metrics* | false      | false      | true       |
| time.remove_clock_reconvergence_pessimism          | *All metrics* | false      | false      | true       |
| design.on_disk_operation                           | *All metrics* | false      | true       | true       |
| route.track.timing_driven                          | *All metrics* | false      | false      | true       |
| route.detail.timing_driven                         | *All metrics* | false      | false      | true       |
| route.track.crosstalk_driven                       | *All metrics* | false      | false      | true       |
| time.si_enable_analysis                            | *All metrics* | false      | false      | true       |
| route.detail.eco_max_number_of_iterations          | *All metrics* | -1         | -1         | 10         |
| ccd.post_route_buffer_removal                      | Area          | false      | false      | true       |
| opt.area.effort                                    | Area          | low        | low        | high       |
| opt.common.buffer_area_effort                      | Area          | low        | low        | ultra      |
| opt.common.use_route_aware_estimation              | Area          | false      | false      | true       |
| opt.timing.effort                                  | Timing        | low        | low        | high       |
| opt.power.mode                                     | Total_power   | none       | none       | total      |
| opt.power.effort                                   | Total_power   | low        | low        | high       |
| route_opt.flow.enable_power                        | Total_power   | false      | false      | true       |
| place_opt.initial_drc.global_route_based           | Congestion    | false      | false      | 1          |
| place_opt.final_place.effort                       | Congestion    | medium     | medium     | high       |
| place_opt.congestion.effort                        | Congestion    | medium     | medium     | high       |
+----------------------------------------------------+---------------+------------+------------+------------+
set_qor_strategy -stage pnr -metric {area timing total_power congestion}
Warning: app_option design.on_disk_operation is not block scoped, value 'true' may not be persistent.
Warning: app_option route_opt.flow.enable_power is not block scoped, value 'true' may not be persistent.
## Prefix
if {$PLACE_OPT_USER_INSTANCE_NAME_PREFIX != ""} {
	set_app_options -name opt.common.user_instance_name_prefix -value $PLACE_OPT_USER_INSTANCE_NAME_PREFIX
	set_app_options -name cts.common.user_instance_name_prefix -value ${PLACE_OPT_USER_INSTANCE_NAME_PREFIX}_cts
}
##########################################################################################
## RM default settings
##########################################################################################
## Logic resturcturing (RM default on; requires Digital-AF license)
## Uses synthesis engine to improve area, power, and timing either standalone or in combinations
## RM default is area_timing for area and TNS. Tool default is none. Runs in place_opt and clock_opt final_opto.
## 	specify area for leakage-aware area improvement where leakage is a secondary costing factor;
## 	specify timing for timing improvement;
## 	specify power for both total power and area improvement; 
## 	specify timing_power for timing, total power, and area improvement
## Optionally set opt.common.advanced_logic_restructuring_wirelength_costing to medium or none if design is not routing challenging,
## to allow more flexibility in wirelength increase for more logic restructuring  
if {[check_license -quiet "Digital-AF"]} {
	puts "RM-info: Setting opt.common.advanced_logic_restructuring_mode to area_timing (tool default none)"
	set_app_options -name opt.common.advanced_logic_restructuring_mode -value area_timing ;# tool default none
}
RM-info: Setting opt.common.advanced_logic_restructuring_mode to area_timing (tool default none)
##########################################################################################
## Optimization settings 
##########################################################################################
## Layer optimization in preroute flows (optional)
## - Enables automatic layer optimization that assigns long timing-critical nets to 
##   upper metal layers to improve timing; supported in place_opt final_opt stage rebuffering.
##   place_opt.flow.optimize_layers and clock_opt.flow.optimize_layers are both false by default
##	set_app_options -name place_opt.flow.optimize_layers -value true ;# tool default false
##	set_app_options -name clock_opt.flow.optimize_layers -value true ;# tool default false
## - Overlap bins: when the switch is enabled, layer bins can be overlapped;
##   This might help improve QoR when routing resouces is unbalanced.
##	set_app_options -name place_opt.flow.optimize_layers_overlap_bins -value true ;# tool default false
##	set_app_options -name clock_opt.flow.optimize_layers_overlap_bins -value true ;# tool default false
## CCD WNS effort level - controls CCD engine effort on setup WNS optimization (optional)
## Higher effort may sacrify TNS and power to achieve better WNS result. Applies to clock_opt final_opto and route_opt.
#	set_app_options -name ccd.fmax_optimization_effort -value low(default)|medium|high
## CCD timing effort - controls CCD engine effort on overall setup timing optimization (optional)
## Higher effort improves setup timing more at possible cost of power. Applies to clock_opt final_opto and route_opt.
#	set_app_options -name ccd.timing_effort -value low|medium(default)|high
## CCD hold control effort for hold critical designs (optional)
## Higher effort improves hold timing more but can reduce the improvement on setup timing
#	set_app_options -name ccd.hold_control_effort -value low(default)|medium|high|ultra
## ICG merging (RM default is true; optional to set it to false)
## When set to true, ICG merging (merge_clock_gates) runs internally inside place_opt as a first step in initial_place stage;
## In case of SPG flow, ICG merging happens as a first step in initial_opto phase
puts "RM-info: Setting place_opt.flow.merge_clock_gates to $PLACE_OPT_MERGE_ICGS (tool default true)"
RM-info: Setting place_opt.flow.merge_clock_gates to true (tool default true)
set_app_options -name place_opt.flow.merge_clock_gates -value $PLACE_OPT_MERGE_ICGS
## NDR optimization in preroute (optional)
## Assigns long timing critical nets to NDR to improve timing 
puts "RM-info: Setting place_opt.flow.optimize_ndr to $PREROUTE_NDR_OPTIMIZATION (tool default false)"
RM-info: Setting place_opt.flow.optimize_ndr to false (tool default false)
set_app_options -name place_opt.flow.optimize_ndr -value $PREROUTE_NDR_OPTIMIZATION ;# tool default false 
puts "RM-info: Setting clock_opt.flow.optimize_ndr to $PREROUTE_NDR_OPTIMIZATION (tool default false)"
RM-info: Setting clock_opt.flow.optimize_ndr to false (tool default false)
set_app_options -name clock_opt.flow.optimize_ndr -value $PREROUTE_NDR_OPTIMIZATION ;# tool default false
## Fanout constraint for data path optimization (optional)
## Optimization will try to ensure that data path cells do not drive cells more than the specified limit.
#	set_app_options -name opt.common.max_fanout -value 32 ;# tool default 40
## Repeatability settings
## Here are the recommeded settings to produce repeatable results with respect to multicore runs
## Refer to SolvNet #2724517 for complete details
## place_opt repeatability
#	set_app_options -name place_opt.flow.repeatability -value true ;# tool default true
## clock_opt repeatability (note: run time impact expected)
#	set_app_options -name clock_opt.flow.repeatability -value true ;# tool default false
## route_global repeatability
#	set_app_options -name route.global.deterministic -value on ;# tool default off
## DFT related : to disable DFT optimization step at each placement call (optional)
#	set_app_options -name opt.dft.optimize_scan_chain -value false ;# tool default true
## DFT related : enable the clock aware reorder/repartition engines to help the hold violations in the scan paths
## The recommendation is to use them during clock_opt or post CTS with hold scenarios enabled.
## May degrade scan chain wire length due to giving higher priority to the clock drive crossing reduction. 
## opt.dft.clock_aware_scan_reorder : if the reconnections are only expected within each scan chain  
## opt.dft.clock_aware_scan_repartition_reorder : if the reconnections are expected to be across scan chains; this is super set of the above  
#	set_app_options -name opt.dft.clock_aware_scan_reorder -value true ;# tool default false; for within each scan chain
#	set_app_options -name opt.dft.clock_aware_scan_repartition_reorder -value true ;# tool default false; for across scan chains
## DFT related : to prevent optimization from modifying the ports  (optional)
## Specify a list of cells, such as clock gen or customized logics, where existing ports should be preserved or new ports should not be punched.
## Useful if you do formal verification by modules.
if {$OPTIMIZATION_FREEZE_PORT_LIST != ""} {
	puts "RM-info: Setting opt.dft.hier_preservation to true (tool default false)"
	set_app_options -name opt.dft.hier_preservation -value true ;# honors hierarchy port preservation during dft optimization
	set_freeze_port -all [get_cells $OPTIMIZATION_FREEZE_PORT_LIST] ;# sets freeze_clock_ports and freeze_data_ports attributes on the specified cells
}
## Non-Clock NDR
if {[file exists [which $TCL_NON_CLOCK_NDR_RULES_FILE]]} {
	puts "RM-info: Sourcing [which $TCL_NON_CLOCK_NDR_RULES_FILE]"
	source $TCL_NON_CLOCK_NDR_RULES_FILE
} elseif {$TCL_NON_CLOCK_NDR_RULES_FILE != ""} {
	puts "RM-error: TCL_NON_CLOCK_NDR_RULES_FILE($TCL_NON_CLOCK_NDR_RULES_FILE) is invalid. Please correct it."
}
##########################################################################################
## Power related settings
##########################################################################################
## Multibit banking and debanking (optional)
## Banking (single bit and multibit to multibit sequential cells) takes effect during place_opt initial_opto.
## Debanking (multibit to lower width multibit and/or single bit sequential cells) takes effect during place_opt final_opto for TNS.
puts "RM-info: Setting place_opt.flow.enable_multibit_banking to $PLACE_OPT_MULTIBIT_BANKING (tool default false)" 
RM-info: Setting place_opt.flow.enable_multibit_banking to false (tool default false)
set_app_options -name place_opt.flow.enable_multibit_banking -value $PLACE_OPT_MULTIBIT_BANKING 
puts "RM-info: Setting place_opt.flow.enable_multibit_debanking to $PLACE_OPT_MULTIBIT_DEBANKING (tool default false)" 
RM-info: Setting place_opt.flow.enable_multibit_debanking to false (tool default false)
set_app_options -name place_opt.flow.enable_multibit_debanking -value $PLACE_OPT_MULTIBIT_DEBANKING
## Set your threshold_voltage_group attributes. For example:
## 	define_user_attribute -type string -class lib_cell threshold_voltage_group
## 	set_attribute -quiet [get_lib_cells -quiet */*LVT] threshold_voltage_group LVt
## 	set_attribute -quiet [get_lib_cells -quiet */*RVT] threshold_voltage_group RVt
## 	set_attribute -quiet [get_lib_cells -quiet */*HVT] threshold_voltage_group HVt
## set_threshold_voltage_group_type is not persistent and should be defined in settings.non_persistent.tcl.*
## Listed here for your reference:
## 	set_threshold_voltage_group_type -type low_vt LVt
## 	set_threshold_voltage_group_type -type normal_vt RVt
## 	set_threshold_voltage_group_type -type high_vt HVt
## CTS power aware pruning (optional)
## Allows selection of repeater cells to also consider internal and leakage power in order to reduce dynamic 
## and also leakage power of the clock trees
puts "RM-info: Setting cts.common.power_aware_pruning to $PREROUTE_CTS_POWER_AWARE_PRUNING (tool default false)"
RM-info: Setting cts.common.power_aware_pruning to false (tool default false)
set_app_options -name cts.common.power_aware_pruning -value $PREROUTE_CTS_POWER_AWARE_PRUNING
## CTS low power techniques (optional)
## gate_relocation: sets cts.compile.power_opt_mode to gate_relocation to enable activity aware gate 
##                  relocation (moves cells with low input clock toggling rates closer to their drivers)
##      	    at the end of gate by gate clock tree synthesis;
## low_power_targets: sets cts.compile.power_opt_mode to low_power_targets for CTS to relax certain
##                    internal constraints and build clock trees with less area and power;
## all: sets cts.compile.power_opt_mode to all to enable both the above features 
if {$PREROUTE_CTS_LOW_POWER_TECHNIQUE != ""} {
	puts "RM-info: Setting cts.compile.power_opt_mode to $PREROUTE_CTS_LOW_POWER_TECHNIQUE (tool default none)"
	set_app_options -name cts.compile.power_opt_mode -value $PREROUTE_CTS_LOW_POWER_TECHNIQUE
}
##########################################################################################
## Placement and Congestion related settings: max density, max util, and automatic control
##########################################################################################
## You can explicitly control the placement max density and max utilization by following (optional)
## 1. Max density
##    - When this value is set, coarse placer attempts to limit local cell density to be less than the value
if {$PREROUTE_PLACEMENT_MAX_DENSITY != ""} {	
	puts "RM-info: Setting place.coarse.max_density to $PREROUTE_PLACEMENT_MAX_DENSITY"
	set_app_options -name place.coarse.max_density -value $PREROUTE_PLACEMENT_MAX_DENSITY
}
## 2. Max utilization
##    - Specifies the max design utilization after congestion driven padding (during congestion driven placement) is done
if {$PREROUTE_PLACEMENT_MAX_UTIL != ""} {
	puts "RM-info: Setting place.coarse.congestion_driven_max_util to $PREROUTE_PLACEMENT_MAX_UTIL" 
	set_app_options -name place.coarse.congestion_driven_max_util -value $PREROUTE_PLACEMENT_MAX_UTIL
}
## Automatic density control (tool default)
## - If you do not specify either of the above two settings and keep the tool defaults, the automatic density control,
##   which is enabled by tool default, selects the value for max density and max util based on the design stage
## - Message PLACE-027 is issued to report the chosen settings
puts "RM-info: Setting place.coarse.auto_density_control to $PREROUTE_PLACEMENT_AUTO_DENSITY (tool default true)"
RM-info: Setting place.coarse.auto_density_control to true (tool default true)
set_app_options -name place.coarse.auto_density_control -value $PREROUTE_PLACEMENT_AUTO_DENSITY
## Enhanced automatic density control (optional)
## - Requires place.coarse.auto_density_control to be true otherwise no-op
## - Selects max density based on the design stage as well as design utilization
## - Selects max util based on the design stage as well as design tchnology
## - Potentially benefits design TNS
puts "RM-info: Setting place.coarse.enhanced_auto_density_control to $PREROUTE_PLACEMENT_ENHANCED_AUTO_DENSITY (tool default false)"
RM-info: Setting place.coarse.enhanced_auto_density_control to false (tool default false)
set_app_options -name place.coarse.enhanced_auto_density_control -value $PREROUTE_PLACEMENT_ENHANCED_AUTO_DENSITY
##########################################################################################
## Placement and Congestion related settings: other settigs
##########################################################################################
## DFT related: to continue the placement without SCANDEF (optional)
#	set_app_options -name place.coarse.continue_on_missing_scandef -value true
if {[get_scan_chains] == 0} {
	puts "RM-warning: No SCANDEF is found. If there are scan elements in the netlist, placement QoR may be degraded due to influence of the connections with scan elements."
        puts "RM-info: By default coarse placement will not proceed. If you wish to proceed knowing the consequences, set place.coarse.continue_on_missing_scandef to true."
}
## Target routing density for congestion-driven placement (optional)
## Tool default is 0 which allows the placer to make the decision.
if {$PREROUTE_PLACEMENT_TARGET_ROUTING_DENSITY != ""} {
	puts "RM-info: Setting place.coarse.target_routing_density to $PREROUTE_PLACEMENT_TARGET_ROUTING_DENSITY"
	set_app_options -name place.coarse.target_routing_density -value $PREROUTE_PLACEMENT_TARGET_ROUTING_DENSITY
}
## Pin density aware placement for preroute flows (optional)
## For designs with pin access and local density hot spot issues. 
puts "RM-info: Setting place.coarse.pin_density_aware to $PREROUTE_PLACEMENT_PIN_DENSITY_AWARE (tool default false)" 
RM-info: Setting place.coarse.pin_density_aware to false (tool default false)
set_app_options -name place.coarse.pin_density_aware -value $PREROUTE_PLACEMENT_PIN_DENSITY_AWARE
## Enable keep going legalizer to improve legalizer turn-around time (optional)
#	set_app_options -name place.legalize.limit_legality_checks -value true ;# tool default false
## Soft blockage enhancement : to prevent incremental coarse placer from moving cells out of soft blockages
#	set_app_options -name place.coarse.enable_enhanced_soft_blockages -value true
## Create soft bounds with effort level
## Tool default effort is ultra, which is useful for small groups of instances or around MV regions.
## For modules or large groups of cells, consider using medium effort.
##	create_bound -name abc -type soft -effort medium ...
##	set_attribute [get_bounds {abc} ] effort medium
## Uncomment below for designs with fishbone PG structure, to support PDC checking with EoL rule
##  and VIA enclosure for pin access point, uncomment to apply the following
#	set_app_options -name place.legalize.use_eol_spacing_for_access_check -value true ;# tool default false
## Specify congestion driven cell expansion direction to both (optional)
## When there is low-layer horizontal congestion associated with high pin-density, wide non-register cells in your design, 
## set this to both to improve congestion. A cell is consider wide when the aspect ratio of width to height is greater than 2:1.
#	set_app_option -name place.coarse.congestion_expansion_direction -value both ;# tool default horizonrtal
## Repeater path spreading (optional)
## For fragmented floorplans, in channels, enables coarse placement to perform cell spreading in areas dominated by long wires
## of repeaters around macro & blockage boundaries and corners, minimizing clumping and hugging on those areas.
#	 set_app_options -name place.coarse.spread_repeater_paths -value true ;# tool default false
## Congestion modeling : enable placer support for GR soft congestion map
## Placer uses GR congestion map to perform cell expansion to make room for more routing resources.
## By supporting soft congestion during cell expansion can help additional demaind during DR.
## Soft congestion can be contributed by external or internal soft routing rules.
## External is from create_routing_rule command. Internal is from GR modeling automatically.
#	set_app_options -name route.global.export_soft_congestion_maps -value true ;# tool default false
## ICG related: auto bound for ICG placement (optional)
## Can be enabled along with PLACE_OPT_OPTIMIZE_ICGS
puts "RM-info: Setting place.coarse.icg_auto_bound to $PLACE_OPT_ICG_AUTO_BOUND (tool default false)"
RM-info: Setting place.coarse.icg_auto_bound to false (tool default false)
set_app_options -name place.coarse.icg_auto_bound -value $PLACE_OPT_ICG_AUTO_BOUND
## ICG related: clock-aware placement (optional)
## Redundant if PLACE_OPT_OPTIMIZE_ICGS is enabled since tool will enable this feature automatically.
puts "RM-info: Setting place_opt.flow.clock_aware_placement to $PLACE_OPT_CLOCK_AWARE_PLACEMENT (tool default false)"
RM-info: Setting place_opt.flow.clock_aware_placement to false (tool default false)
set_app_options -name place_opt.flow.clock_aware_placement -value $PLACE_OPT_CLOCK_AWARE_PLACEMENT
##########################################################################################
## CTS settings
##########################################################################################
## CTS max transition and capacitance 
## Here are the examples :
##	foreach_in_collection m [get_modes] {
##	}
foreach_in_collection m [get_modes] {
  set_max_transition -clock_path 10 [get_clocks -mode $m] -scenarios [get_scenarios -mode $m]
}
## CTS target skew and latency 
## By default CTS targets best skew and latency. These options can be used in case user wants to relax the target.
##	Example : set_clock_tree_options -clocks [get_clocks clk -mode Mode1] -corner Corner1WC -target_latency 1 -target_skew 0.3
## CTS balance points 
## To modify the clock tree balancing requirements (for the current scenario)
##	Example: set_clock_balance_points -delay 2.0 -balance_point gck/CP ;# -clock option is not mandatory
## Correspondingly, you should also set clock latency accordingly for place_opt and compile (for the current scenario)
##	Example: set_clock_latency -2.0 gck/CP
## CTS skew groups 
## Create user-defined skew groups which usually are to improve timing
##	Example: 
##	foreach_in_collection m [get_modes] {
##		create_clock_skew_group -name [get_object_name ${m}]_grp1 -mode $m -objects "reg1/clk reg2/clk"
##	}
## CTS ICDB (Inter-clock delay balancing) constraints
## ICDB is performed automatically in build_clock phase of clock_opt
## Use create_clock_balance_group to control it. For ex,
##	foreach_in_collection m [get_modes] {
##		current_mode $m
##		create_clock_balance_group -objects {clk1 clk2} -name group1 -offset_latencies {0.0 -0.5}
##	}
## CTS Latency adjustments for compute_clock_latency
## For clock_opt non-CCD flow, compute_clock_latency is performed automatically in route_clock phase of clock_opt
## For clock_opt CCD flow, compute_clock_latency is performed automatically during both build_clock and route_clock phases.
## For place_opt with trial_clock or optimize_icgs enabled, compute_clock_latency is performed automatically during place_opt.
## However you have to use set_latency_adjustment_options to control it. For ex, to associate virtual clocks to real clocks :
##	foreach_in_collection m [get_modes] {
##		current_mode $m
##		set_latency_adjustment_options -reference_clock <real_clock> -clocks_to_update <virtual_clock>
##	}
## derive_clock_cell_references
## Check non-repeater cells on clock trees and suggest logically equivalent cells for CTS to use
##	derive_clock_cell_references -output refs.tcl
## Edit refs.tcl and source it
## CTS cell spacing 
## Apply placement based cell to cell spacing rule to avoid EM problem on P/G rails.
## This rule will be applied to the clock buffers/inverters, the clock gating cells only.
##	Example : set_clock_cell_spacing -x_spacing 0.9 -y_spacing 0.4 -lib_cells mylib/BUFFD2BWP
## CTS hierarchy preservation 
## To prevent CTS from punching new logical ports for logical hierarchies
##	Example : set_freeze_ports -clocks [get_cells {block1}]
## Apply root NDR on internal nets based on transitive fanout limit 
## This feature benefits if you have differnt NDR for root and internal nets while root NDR has better RC. 
## Specify a limit, for each internal net, if its downstream transitive fanout is
## - equal or greater than the limit, root NDR is applied
## - smaller than the limit, internal NDR is still applied
##	set_clock_tree_options -root_ndr_fanout_limit <integer> 
##########################################################################################
## Create clock NDR
##########################################################################################
## Specify TCL_CTS_NDR_RULE_FILE with your script to create and associate your clock NDR rules
## By default it is set to cts_ndr.tcl which is an RM provided example. 
## You can replace it with yours, or use it as a base to build yours.
## cts_ndr.tcl :
## 1. Can be used to create and associate clock NDR rules for root, internal, and leaf nets
## 2. Prerequisite: you need to also specify CTS_NDR_RULE_NAME, CTS_INTERNAL_NDR_RULE_NAME, or CTS_LEAF_NDR_RULE_NAME,
##    otherwise cts_ndr.tcl will be skipped.
##	- CTS_NDR_RULE_NAME: for root nets
##        CTS_INTERNAL_NDR_RULE_NAME: for internal nets
##		- Valid selections for both of them are:
##			- rm_2w2s: double width double spacing
##			- rm_2w2s_shield_default: double width double spacing with shield
##			- rm_2w2s_shield_list: double width double spacing with shield customized width and spacing
##	- CTS_LEAF_NDR_RULE_NAME: for leaf nets
##		- Valid selection is rm_leaf: default width and spacing
## 3. You can specify either or all of them, and the rule(s) will be created and associated.
##    If same rule is specified for both CTS_NDR_RULE_NAME and CTS_INTERNAL_NDR_RULE_NAME, rule creation for CTS_INTERNAL_NDR_RULE_NAME
##    will be skipped if already created. (rule association still happen for both root and internal nets)
if {[file exists [which $TCL_CTS_NDR_RULE_FILE]]} {
	source -echo $TCL_CTS_NDR_RULE_FILE
} elseif {$TCL_CTS_NDR_RULE_FILE != ""} {
	puts "RM-error: TCL_CTS_NDR_RULE_FILE($TCL_CTS_NDR_RULE_FILE) is invalid. Please correct it!"
}
puts "RM-info: Running script [info script]\n"
RM-info: Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/cts_ndr.tcl

##########################################################################################
# Tool: IC Compiler II
# Script: cts_ndr.tcl 
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
if {$CTS_NDR_RULE_NAME == "" && $CTS_INTERNAL_NDR_RULE_NAME == "" && $CTS_LEAF_NDR_RULE_NAME == ""} {
	puts "RM-info: [info script] is skipped. None of CTS_NDR_RULE_NAME, CTS_INTERNAL_NDR_RULE_NAME, or CTS_LEAF_NDR_RULE_NAME is specified."
} else {

##########################################################################################
# NDR for root nets (CTS_NDR_RULE_NAME)
##########################################################################################
## - specify rm_2w2s to create a double width and double spacing rule
## - specify rm_2w2s_shield_default to create a double width and spacing + shielding with default width and spacing rule
## - specify rm_2w2s_shield_list to create a double width and spacing + shielding with customized width and spacing rule

## Rule creation (create_routing_rule) for root nets ##
if {$CTS_NDR_RULE_NAME != ""} {
	redirect -var x {report_routing_rules $CTS_NDR_RULE_NAME}
	if {[regexp "Error" $x]} {
		## Create the NDR if it is not present
		if {$CTS_NDR_RULE_NAME == "rm_2w2s"} {
			create_routing_rule $CTS_NDR_RULE_NAME -default_reference_rule -multiplier_width 2 -multiplier_spacing 2
		} elseif {$CTS_NDR_RULE_NAME == "rm_2w2s_shield_default"} {
			create_routing_rule $CTS_NDR_RULE_NAME -default_reference_rule -multiplier_width 2 -multiplier_spacing 2 -shield
		} elseif {$CTS_NDR_RULE_NAME == "rm_2w2s_shield_list"} {
			if {$CTS_NDR_SHIELDING_LAYER_WIDTH_LIST != "" || $CTS_NDR_SHIELDING_LAYER_SPACING_LIST != ""} {
				set create_routing_rule_cmd "create_routing_rule $CTS_NDR_RULE_NAME -default_reference_rule -multiplier_width 2 -multiplier_spacing 2"
				if {$CTS_NDR_SHIELDING_LAYER_WIDTH_LIST != ""} {lappend create_routing_rule_cmd -shield_widths $CTS_NDR_SHIELDING_LAYER_WIDTH_LIST} 
				if {$CTS_NDR_SHIELDING_LAYER_SPACING_LIST != ""} {lappend create_routing_rule_cmd -shield_spacings $CTS_NDR_SHIELDING_LAYER_SPACING_LIST}
				puts "RM-info: $create_routing_rule_cmd"
        	                eval {			eval ${create_routing_rule_cmd}}
			} else {
				puts "RM-error : CTS_NDR_SHIELDING_LAYER_WIDTH_LIST or CTS_NDR_SHIELDING_LAYER_SPACING_LIST not specified which is required by $CTS_NDR_RULE_NAME"
			}
		} else {
			puts "RM-error : $CTS_NDR_RULE_NAME is not a supported rule name. Rule is not created. Please double check"
		}
	} else {
		puts "RM-info: CTS_NDR_RULE_NAME($CTS_NDR_RULE_NAME) already exists. Rule creation skipped."
	}
}

## Rule association (set_clock_routing_rules) for root nets ##
if {$CTS_NDR_RULE_NAME != ""} {
	# Check if the rule has been created properly
	redirect -var x {report_routing_rules $CTS_NDR_RULE_NAME}
	if {![regexp "Error" $x]} {
		# set_clock_routing_rules on root nets
		set set_clock_routing_rules_cmd_root "set_clock_routing_rules -net_type root -rule $CTS_NDR_RULE_NAME"
		if {$CTS_NDR_MIN_ROUTING_LAYER != ""} {lappend set_clock_routing_rules_cmd_root -min_routing_layer $CTS_NDR_MIN_ROUTING_LAYER}
		if {$CTS_NDR_MAX_ROUTING_LAYER != ""} {lappend set_clock_routing_rules_cmd_root -max_routing_layer $CTS_NDR_MAX_ROUTING_LAYER}
		puts "RM-info: $set_clock_routing_rules_cmd_root"
		eval {			eval ${set_clock_routing_rules_cmd_root}}
	} else {
		puts "RM-error: CTS_NDR_RULE_NAME($CTS_NDR_RULE_NAME) hasn't been created yet. Can not associate it with root nets!"
	}
}

##########################################################################################
# NDR for internal nets (CTS_INTERNAL_NDR_RULE_NAME)
##########################################################################################
## - specify rm_2w2s to create a double width and double spacing rule
## - specify rm_2w2s_shield_default to create a double width and spacing + shielding with default width and spacing rule
## - specify rm_2w2s_shield_list to create a double width and spacing + shielding with customized width and spacing rule

## Rule creation (create_routing_rule) for internal nets ##
if {$CTS_INTERNAL_NDR_RULE_NAME != ""} {
	redirect -var x {report_routing_rules $CTS_INTERNAL_NDR_RULE_NAME}
	if {[regexp "Error" $x]} {
		## Create the NDR if it is not present
		if {$CTS_INTERNAL_NDR_RULE_NAME == "rm_2w2s"} {
			create_routing_rule $CTS_INTERNAL_NDR_RULE_NAME -default_reference_rule -multiplier_width 2 -multiplier_spacing 2
		} elseif {$CTS_INTERNAL_NDR_RULE_NAME == "rm_2w2s_shield_default"} {
			create_routing_rule $CTS_INTERNAL_NDR_RULE_NAME -default_reference_rule -multiplier_width 2 -multiplier_spacing 2 -shield
		} elseif {$CTS_INTERNAL_NDR_RULE_NAME == "rm_2w2s_shield_list"} {
			if {$CTS_INTERNAL_NDR_SHIELDING_LAYER_WIDTH_LIST != "" || $CTS_INTERNAL_NDR_SHIELDING_LAYER_SPACING_LIST != ""} {
				set create_routing_rule_cmd "create_routing_rule $CTS_INTERNAL_NDR_RULE_NAME -default_reference_rule -multiplier_width 2 -multiplier_spacing 2"
				if {$CTS_INTERNAL_NDR_SHIELDING_LAYER_WIDTH_LIST != ""} {lappend create_routing_rule_cmd -shield_widths $CTS_INTERNAL_NDR_SHIELDING_LAYER_WIDTH_LIST} 
				if {$CTS_INTERNAL_NDR_SHIELDING_LAYER_SPACING_LIST != ""} {lappend create_routing_rule_cmd -shield_spacings $CTS_INTERNAL_NDR_SHIELDING_LAYER_SPACING_LIST}
				puts "RM-info: $create_routing_rule_cmd"
        	                eval {			eval ${create_routing_rule_cmd}}
			} else {
				puts "RM-error : CTS_INTERNAL_NDR_SHIELDING_LAYER_WIDTH_LIST or CTS_INTERNAL_NDR_SHIELDING_LAYER_SPACING_LIST not specified which is required by $CTS_INTERNAL_NDR_RULE_NAME"
			}
		} else {
			puts "RM-error : $CTS_INTERNAL_NDR_RULE_NAME is not a supported rule name. Rule is not created. Please double check"
		}
	} else {
		puts "RM-info: CTS_INTERNAL_NDR_RULE_NAME($CTS_INTERNAL_NDR_RULE_NAME) already exists. Rule creation skipped."
	}
}

## Rule association (set_clock_routing_rules) for internal nets ##
if {$CTS_INTERNAL_NDR_RULE_NAME != ""} {
	# Check if the rule has been created properly
	redirect -var x {report_routing_rules $CTS_INTERNAL_NDR_RULE_NAME}
	if {![regexp "Error" $x]} {
		# set_clock_routing_rules on internal nets
		set set_clock_routing_rules_cmd_internal "set_clock_routing_rules -net_type internal -rule $CTS_INTERNAL_NDR_RULE_NAME"
		if {$CTS_INTERNAL_NDR_MIN_ROUTING_LAYER != ""} {lappend set_clock_routing_rules_cmd_internal -min_routing_layer $CTS_INTERNAL_NDR_MIN_ROUTING_LAYER}
		if {$CTS_INTERNAL_NDR_MAX_ROUTING_LAYER != ""} {lappend set_clock_routing_rules_cmd_internal -max_routing_layer $CTS_INTERNAL_NDR_MAX_ROUTING_LAYER}
		puts "RM-info: $set_clock_routing_rules_cmd_internal"
		eval {			eval ${set_clock_routing_rules_cmd_internal}}
	} else {
		puts "RM-error: CTS_INTERNAL_NDR_RULE_NAME($CTS_INTERNAL_NDR_RULE_NAME) hasn't been created yet. Can not associate it with internal nets!"
	}
}

##########################################################################################
# NDR for leaf (sink) nets (CTS_LEAF_NDR_RULE_NAME)
##########################################################################################
## - specify rm_leaf to create a default reference rule for leaf nets

## Rule creation (create_routing_rule) for leaf nets ##
if {$CTS_LEAF_NDR_RULE_NAME != ""} {
	redirect -var x {report_routing_rules $CTS_LEAF_NDR_RULE_NAME}
	if {[regexp "Error" $x]} {
		## Create the NDR if it is not present
		if {$CTS_LEAF_NDR_RULE_NAME == "rm_leaf"} {
			create_routing_rule $CTS_LEAF_NDR_RULE_NAME -default_reference_rule
		} else {
			puts "RM-error : $CTS_LEAF_NDR_RULE_NAME is not a supported rule name. Rule is not created. Please double check"
		}
	} else {
		puts "RM-info: CTS_LEAF_NDR_RULE_NAME($CTS_LEAF_NDR_RULE_NAME) already exists. Rule creation skipped"
	}
}

## Rule association (set_clock_routing_rules) for leaf nets ##
if {$CTS_LEAF_NDR_RULE_NAME != ""} {
	# Check if the rule has been created properly
	redirect -var x {report_routing_rules $CTS_LEAF_NDR_RULE_NAME}
	if {![regexp "Error" $x]} {
		set set_clock_routing_rules_cmd_leaf "set_clock_routing_rules -net_type sink -rule $CTS_LEAF_NDR_RULE_NAME"
		if {$CTS_LEAF_NDR_MIN_ROUTING_LAYER != ""} {lappend set_clock_routing_rules_cmd_leaf -min_routing_layer $CTS_LEAF_NDR_MIN_ROUTING_LAYER}
		if {$CTS_LEAF_NDR_MAX_ROUTING_LAYER != ""} {lappend set_clock_routing_rules_cmd_leaf -max_routing_layer $CTS_LEAF_NDR_MAX_ROUTING_LAYER}
		puts "RM-info: $set_clock_routing_rules_cmd_leaf"
		eval $set_clock_routing_rules_cmd_leaf
	} else {
		puts "RM-error: CTS_LEAF_NDR_RULE_NAME($CTS_LEAF_NDR_RULE_NAME) hasn't been created yet. Can not associate it with leaf nets!"
	}
}

}
RM-info: /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/cts_ndr.tcl is skipped. None of CTS_NDR_RULE_NAME, CTS_INTERNAL_NDR_RULE_NAME, or CTS_LEAF_NDR_RULE_NAME is specified.
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/cts_ndr.tcl

##########################################################################################
## Reports
##########################################################################################
redirect -file ${REPORTS_DIR}/${REPORT_PREFIX}.report_routing_rules {report_routing_rules -verbose}
redirect -file ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_routing_rules {report_clock_routing_rules}
redirect -file ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_settings {report_clock_settings}
##########################################################################################
## Routing Settings
##########################################################################################
## Set max routing layer
if {$MAX_ROUTING_LAYER != ""} {set_ignored_layers -max_routing_layer $MAX_ROUTING_LAYER}
## Set min routing layer
if {$MIN_ROUTING_LAYER != ""} {set_ignored_layers -min_routing_layer $MIN_ROUTING_LAYER}
##########################################################################################
## Extraction Settings
##########################################################################################
## For better end of the flow correlation with StarRC, apply the following settings
## The ICC-II timing and run time may be impacted
#	set_extraction_options -include_pin_resistance
#	set_app_options -name extract.cut_loop -value false ;# tool default true
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl

source -echo settings.non_persistent.tcl ;# non-persistent settings to be re-applied in each session
puts "RM-info: Running script [info script]\n"
RM-info: Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.non_persistent.tcl

##########################################################################################
# Script: settings.non_persistent.tcl
# Description : Settings that need to be re-applied in each new ICC-II session are incldued below.
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
####################################
## Timer 
####################################
## set_app_options -name time.enable_preset_clear_arcs -value true ;# tool default false, global-scoped
####################################
## Keepout margin (lib cell based) 
####################################
## Lib cell based keepout margin is not persistent in the current release and must be re-applied in new ICC-II seccions.
#  Example : create_keepout_margin -outer {5 5 5 5} [get_lib_cells */lib_cell_name]
####################################
## set_threshold_voltage_group_type 
####################################
## Set your threshold_voltage_group attributes. These are persistent and can be simply defined in settings.place_opt.tcl. 
#  Listed here for your reference. For example:
#  	define_user_attribute -type string -class lib_cell threshold_voltage_group
#  	set_attribute -quiet [get_lib_cells -quiet */*LVT] threshold_voltage_group LVt
#  	set_attribute -quiet [get_lib_cells -quiet */*RVT] threshold_voltage_group RVt
#  	set_attribute -quiet [get_lib_cells -quiet */*HVT] threshold_voltage_group HVt
## set_threshold_voltage_group_type is not persistent and should be defined here:
#  	set_threshold_voltage_group_type -type low_vt LVt
#  	set_threshold_voltage_group_type -type normal_vt RVt
#  	set_threshold_voltage_group_type -type high_vt HVt
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.non_persistent.tcl

##########################################################################################
## Additional flavors (optional)
##########################################################################################
## ICC2-RM provides additional files (flavors) to override a small set of RM default settings for high connectivity, run time,
## and area/power focused designs. This is controlled by ADDITIONAL_FLAVOR, which is by default unspecified; 
## if unspecified, runs RM default flow that works/balances all PPA.
if {$ADDITIONAL_FLAVOR == "run_time"} {
	puts "RM-info: Sourcing [which flavor.run_time_focused.tcl]"
	source -echo flavor.run_time_focused.tcl
} elseif {$ADDITIONAL_FLAVOR == "area_power"} {
	puts "RM-info: Sourcing [which flavor.area_power_focused.tcl]"
	source -echo flavor.area_power_focused.tcl
} elseif {$ADDITIONAL_FLAVOR == "high_connectivity_high_congestion"} {
	puts "RM-info: Sourcing [which flavor.high_connectivity_high_congestion_focused.tcl]"
	source -echo flavor.high_connectivity_high_congestion_focused.tcl
}
##########################################################################################
## Additional setup
##########################################################################################
## Lib cell usage restrictions (set_lib_cell_purpose)
## By default, RM sources set_lib_cell_purpose.tcl for dont use, tie cell, hold fixing, CTS and CTS-exclusive cell restrictions. 
## You can replace it with your own script by specifying the TCL_LIB_CELL_PURPOSE_FILE variable.  
if {[file exists [which $TCL_LIB_CELL_PURPOSE_FILE]]} {
	puts "RM-info: Sourcing [which $TCL_LIB_CELL_PURPOSE_FILE]"
	source $TCL_LIB_CELL_PURPOSE_FILE
} elseif {$TCL_LIB_CELL_PURPOSE_FILE != ""} {
	puts "RM-error: TCL_LIB_CELL_PURPOSE_FILE($TCL_LIB_CELL_PURPOSE_FILE) is invalid. Please correct it."
}
RM-info: Sourcing /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/set_lib_cell_purpose.tcl
RM-info: Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/set_lib_cell_purpose.tcl

RM-info: Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/set_lib_cell_purpose.tcl

## Placement spacing labels and rules 
if {[file exists [which $TCL_PLACEMENT_SPACING_LABEL_RULE_FILE]]} {
	puts "RM-info: Sourcing [which $TCL_PLACEMENT_SPACING_LABEL_RULE_FILE]"
	source $TCL_PLACEMENT_SPACING_LABEL_RULE_FILE
} elseif {$TCL_PLACEMENT_SPACING_LABEL_RULE_FILE != ""} {
	puts "RM-error: TCL_PLACEMENT_SPACING_LABEL_RULE_FILE($TCL_PLACEMENT_SPACING_LABEL_RULE_FILE) is invalid. Please correct it."
}
## read_saif 
if {[file exists [which $SAIF_FILE]]} {
	if {$SAIF_FILE_POWER_SCENARIO != ""} {
		set read_saif_cmd "read_saif $SAIF_FILE -scenarios \"$SAIF_FILE_POWER_SCENARIO\""
	} else {
		set read_saif_cmd "read_saif $SAIF_FILE"
	}
	if {$SAIF_FILE_SOURCE_INSTANCE != ""} {lappend read_saif_cmd -strip_path $SAIF_FILE_SOURCE_INSTANCE}
	if {$SAIF_FILE_TARGET_INSTANCE != ""} {lappend read_saif_cmd -path $SAIF_FILE_TARGET_INSTANCE}
	puts "RM-info: Running $read_saif_cmd"
        eval ${read_saif_cmd}
} elseif {$SAIF_FILE != ""} {
	puts "RM-error: SAIF_FILE($SAIF_FILE) is invalid. Please correct it."	
}
## Spare cell insertion before place_opt (Example: templates/place_opt.spare_cell.tcl)
if {[file exists [which $TCL_USER_SPARE_CELL_PRE_SCRIPT]]} {
	puts "RM-info: Sourcing [which $TCL_USER_SPARE_CELL_PRE_SCRIPT]"
	source $TCL_USER_SPARE_CELL_PRE_SCRIPT
} elseif {$TCL_USER_SPARE_CELL_PRE_SCRIPT != ""} {
	puts "RM-error: TCL_USER_SPARE_CELL_PRE_SCRIPT($TCL_USER_SPARE_CELL_PRE_SCRIPT) is invalid. Please correct it."
}
##########################################################################################
## Pre-place_opt customizations
##########################################################################################
if {[file exists [which $TCL_USER_PLACE_OPT_PRE_SCRIPT]]} {
	puts "RM-info: Sourcing [which $TCL_USER_PLACE_OPT_PRE_SCRIPT]"
	source -echo $TCL_USER_PLACE_OPT_PRE_SCRIPT
} elseif {$TCL_USER_PLACE_OPT_PRE_SCRIPT != ""} {
	puts "RM-error: TCL_USER_PLACE_OPT_PRE_SCRIPT($TCL_USER_PLACE_OPT_PRE_SCRIPT) is invalid. Please correct it."
}
redirect -tee -file ${REPORTS_DIR}/${REPORT_PREFIX}.report_app_options.start {report_app_options -non_default *}
****************************************
Report : app_option
           -non_default
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:25:58 2019
****************************************
Name                                         Type       Value       User-default System-default Scope      Status     Source
-------------------------------------------- ---------- ----------- ------------ -------------- ---------- ---------- ----------------------------------------------------------------------------------------------------
ccd.post_route_buffer_removal                bool       true        --           false          block      normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
design.on_disk_operation                     bool       true        true         false          global     normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
opt.area.effort                              enum       high        {}           low            block      normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
opt.common.advanced_logic_restructuring_mode enum       area_timing {}           none           block      normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:42
opt.common.buffer_area_effort                enum       ultra       {}           low            block      normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
opt.common.use_route_aware_estimation        enum       true        {}           false          block      normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
opt.port.eliminate_verilog_assign            bool       true        --           false          block      normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
opt.power.effort                             enum       high        {}           low            block      normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
opt.power.mode                               enum       total       {}           none           block      normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
opt.timing.effort                            enum       high        {}           low            block      normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
place_opt.final_place.effort                 enum       high        {}           medium         block      normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
place_opt.initial_drc.global_route_based     enum       1           {}           false          block      normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
place_opt.place.congestion_effort            enum       high        {}           medium         block      normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
route.detail.eco_max_number_of_iterations    integer    10          --           -1             block      normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
route.detail.timing_driven                   bool       true        --           false          block      normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
route.global.timing_driven                   bool       true        --           false          block      normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
route.track.crosstalk_driven                 bool       true        --           false          block      normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
route.track.timing_driven                    bool       true        --           false          block      normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
route_opt.flow.enable_power                  bool       true        true         false          global     normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
time.enable_clock_to_data_analysis           bool       true        --           false          block      normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
time.enable_io_path_groups                   bool       true        --           false          block      normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
time.remove_clock_reconvergence_pessimism    bool       true        --           false          block      normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
time.si_enable_analysis                      bool       true        --           false          block      normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
-------------------------------------------- ---------- ----------- ------------ -------------- ---------- ---------- ----------------------------------------------------------------------------------------------------

There are additional internal differences with no available TBC source.
1
redirect -file ${REPORTS_DIR}/${REPORT_PREFIX}.report_lib_cell_purpose {report_lib_cell -objects [get_lib_cells] -column {full_name:20 valid_purposes}}
## The following only applies to designs with physical hierarchy
## Ignore the sub-blocks (bound to abstracts) internal timing paths
if {$DESIGN_STYLE == "hier" && $PHYSICAL_HIERARCHY_LEVEL != "bottom"} {
	set_timing_paths_disabled_blocks -all_sub_blocks
}
##########################################################################################
## Clock NDR modeling at place_opt
##########################################################################################
## Clock NDRs are created in settings.place_opt.tcl. 
## mark_clock_trees makes place_opt recognize them to model the congestion impact
puts "RM-info: Running mark_clock_trees -routing_rules to model clock NDR impact during place_opt"
RM-info: Running mark_clock_trees -routing_rules to model clock NDR impact during place_opt
mark_clock_trees -routing_rules
Mark clock trees...
Information: Mark Clock Trees will work on the following scenarios. (CTS-101)
   mode_norm.slow.RCmax	(Mode: mode_norm.slow.RCmax; Corner: mode_norm.slow.RCmax)
   mode_norm.worst_low.RCmax	(Mode: mode_norm.worst_low.RCmax; Corner: mode_norm.worst_low.RCmax)
   mode_norm.fast.RCmin_bc	(Mode: mode_norm.fast.RCmin_bc; Corner: mode_norm.fast.RCmin_bc)
Information: Mark Clock Trees will work on all clocks in active scenarios, including 3 master clocks and 0 generated clocks. (CTS-107)
Information: Clock derating is disabled

CTS related app options set by user:
   cts.common.power_aware_pruning = false

Marking routing rule and layers lists on clock nets

Warning: No clock routing rule is specified. (CTS-038)

1
##########################################################################################
## place_opt flow
##########################################################################################
if {[file exists [which $TCL_USER_PLACE_OPT_SCRIPT]]} {
	puts "RM-info: Sourcing [which $TCL_USER_PLACE_OPT_SCRIPT]"
	source -echo $TCL_USER_PLACE_OPT_SCRIPT
} elseif {$TCL_USER_PLACE_OPT_SCRIPT != ""} {
	puts "RM-error:TCL_USER_PLACE_OPT_SCRIPT($TCL_USER_PLACE_OPT_SCRIPT) is invalid. Please correct it."
} else {

	##########################################################################
	## Regular MSCTS at place_opt 
	##########################################################################
	if {$PLACE_OPT_MSCTS} {
		## Define MSCTS critical scenario as current_scenario as this will be the scenario considered for tap assignment
		if {$PLACE_OPT_MSCTS_CRITICAL_SCENARIO != ""} {
			set cur_scenario [get_object_name [current_scenario]]
			current_scenario $PLACE_OPT_MSCTS_CRITICAL_SCENARIO
		}

		if {[file exists [which $TCL_REGULAR_MSCTS_FILE]]} {
			set_app_options -name place_opt.flow.enable_multisource_clock_trees -value true
		        puts "RM-info: Sourcing [which $TCL_REGULAR_MSCTS_FILE]"
        		source $TCL_REGULAR_MSCTS_FILE
			save_block -as ${DESIGN_NAME}/${PLACE_OPT_BLOCK_NAME}_MSCTS

		} elseif {$TCL_REGULAR_MSCTS_FILE != ""} {
        		puts "RM-error: TCL_REGULAR_MSCTS_FILE($TCL_REGULAR_MSCTS_FILE) is invalid. Please correct it."
		}

		if {$PLACE_OPT_MSCTS_CRITICAL_SCENARIO != ""} {current_scenario $cur_scenario}
	}

	##########################################################################
	## Two pass place_opt: first pass
	##########################################################################
	## Flow with non-SPG inputs ($PLACE_OPT_SPG_FLOW set to false)
	if {!$PLACE_OPT_SPG_FLOW} {
		puts "RM-info: Running place_opt -from initial_place -to initial_place" ;# initial_place phase is buffering-aware with CDR
		place_opt -from initial_place -to initial_place
		puts "RM-info: Running place_opt -from initial_drc -to initial_drc"
		place_opt -from initial_drc -to initial_drc
		puts "RM-info: Running update_timing -full"
		update_timing -full
	} 

	## Flow with SPG inputs ($PLACE_OPT_SPG_FLOW set to true)
	if {$PLACE_OPT_SPG_FLOW} {
		puts "RM-info: For designs starting with SPG input, seed placement comes from SPG, so the first pass is not needed."
	}

	##########################################################################
	## Two pass place_opt: second pass
	##########################################################################
	## Trial CTS (optional; this feature is not needed if PLACE_OPT_OPTIMIZE_ICGS is enabled)
	if {$PLACE_OPT_TRIAL_CTS} {
		set_app_options -name place_opt.flow.trial_clock_tree -value true ;# default false
	}

	## ICG optimization  (optional)
	## Automatic ICG optimization that performs trial CTS (starting in initial_drc phase), 
	## timing-driven ICG splitting (initial_opto phase), and clock-aware placement (final_place phase)
	if {$PLACE_OPT_OPTIMIZE_ICGS} {
		set_app_options -name place_opt.flow.optimize_icgs -value true ;# default false
		if {$PLACE_OPT_OPTIMIZE_ICGS_CRITICAL_RANGE != ""} {
			set_app_options -name place_opt.flow.optimize_icgs_critical_range -value $PLACE_OPT_OPTIMIZE_ICGS_CRITICAL_RANGE ;# default 0.75
		}
	}

	## Flow with non-SPG inputs ($PLACE_OPT_SPG_FLOW set to false)
	if {!$PLACE_OPT_SPG_FLOW} {
		puts "RM-info: Running create_placement -incremental -timing_driven -congestion"
		# Note: to increase the congestion alleviation effort, add -congestion_effort high
		create_placement -incremental -timing_driven -congestion
		save_block -as ${DESIGN_NAME}/${PLACE_OPT_BLOCK_NAME}_two_pass_placement

		puts "RM-info: Running place_opt -from initial_drc"
		place_opt -from initial_drc
	} 

	## Flow with SPG inputs ($PLACE_OPT_SPG_FLOW set to true)
	if {$PLACE_OPT_SPG_FLOW} {
		puts "RM-info: Running place_opt with place_opt.flow.do_spg true"
		set_app_options -name place_opt.flow.do_spg -value true 
		place_opt
	}
}
RM-info: Running place_opt -from initial_place -to initial_place
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)

Information: Configuring Design Fusion Restructuring for area ...
Information: Configuring Design Fusion Restructuring for timing ...
Design has RDE and GRLB - so GRLB will be disabled internally. Please run preroute optimization completely with either GRLB or with RDE
Warning: the app option 'time.si_enable_analysis' should not be set to be true in pre-route stage, enforce it to be false temporarily. (OPT-215)
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/place_opt.design'. (TIM-125)
Information: Design Average RC for design CORTEXM0DS  (NEX-011)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.099104 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 44.845234 ohm/um, via_r = 3.722333 ohm/cut, c = 0.092763 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (76480 76800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Running merge clock gates
************************************************************
* CTS STEP: Clock Gate Merging
************************************************************
Setting for clock gate merging......
Setting all modes active.
Information: CTS will work on the following scenarios. (CTS-101)
   mode_norm.slow.RCmax	(Mode: mode_norm.slow.RCmax; Corner: mode_norm.slow.RCmax)
   mode_norm.worst_low.RCmax	(Mode: mode_norm.worst_low.RCmax; Corner: mode_norm.worst_low.RCmax)
   mode_norm.fast.RCmin_bc	(Mode: mode_norm.fast.RCmin_bc; Corner: mode_norm.fast.RCmin_bc)
Information: CTS will work on all clocks in active scenarios, including 3 master clocks and 0 generated clocks. (CTS-107)
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.power_aware_pruning = false

Collecting ICGs in clock trees......

Searching for equivalent ICGs......

Merging equivalent ICGs......

Clearing settings of clock gate merging......
Clearing enable all modes setting.

Information: Total 0 ICGs are not considered in merging for reasons: don't touch - 0; fixed - 0; other reasons - 0. (CTS-124)

Information: Total 36 ICGs are unique in the design. (CTS-126)
Information: u_logic_clk_gate_Ydw2z4_reg/latch: reason - unique (CTS-127)
Information: u_logic_clk_gate_B1a3z4_reg/latch: reason - unique (CTS-127)
Information: u_logic_clk_gate_T7d3z4_reg/latch: reason - unique (CTS-127)
Information: u_logic_clk_gate_Ll73z4_reg/latch: reason - unique (CTS-127)
Information: u_logic_clk_gate_Cc63z4_reg/latch: reason - unique (CTS-127)
Information: u_logic_clk_gate_T253z4_reg/latch: reason - unique (CTS-127)
Information: u_logic_clk_gate_Kt33z4_reg/latch: reason - unique (CTS-127)
Information: u_logic_clk_gate_Bk23z4_reg/latch: reason - unique (CTS-127)
Information: u_logic_clk_gate_Sa13z4_reg/latch: reason - unique (CTS-127)
Information: u_logic_clk_gate_Yd03z4_reg/latch: reason - unique (CTS-127)
Note - message 'CTS-127' limit (10) exceeded. Remainder will be suppressed.

************************************************************
* CTS STEP: Summary
************************************************************
merge_clock_gates Statistics: Total
    ICG                       36
    Merged                    0
    Survived                  0
    Removed                   0
    Skipped                   36
      Unique                  36
    ICG at the end            36

Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (76480 76800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/place_opt.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/place_opt.design (time 0s)
Running initial placement
----------------------------------------------------------------
running create_placement
Information: The RC mode used is VR for design 'CORTEXM0DS'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7401, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 7401, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     enabled
Advanced Receiver Model:                   disabled
************************************************************
ORB: timingScenario mode_norm.worst_low.RCmax timingCorner mode_norm.worst_low.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
ORB: Nominal = 0.005783  Design MT = inf  Target = 0.046265 (8.000 nominal)  MaxRC = 0.020135
Warning: turning e-eLpp off because no active dynamic power scenarios were found

Placement Options:
Effort:                        high_effort         
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.auto_density_control                       :	 true                
place.coarse.continue_on_missing_scandef                :	 false               
place.coarse.enhanced_auto_density_control              :	 false               
place.coarse.icg_auto_bound                             :	 false               
place.coarse.pin_density_aware                          :	 false               

Start transferring placement data.
Restructuring in 37 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Information: Automatic timing control is enabled.
Using worst RC corner 'mode_norm.worst_low.RCmax' for buffer aware analysis.
DTDP placement: scenario=mode_norm.worst_low.RCmax
Selected 2 sequential cells for slack balancing.
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.20, congestion_driven_max_util 0.87. (PLACE-027)
Creating placement from scratch.
coarse place 0% done.
coarse place 9% done.
coarse place 18% done.
coarse place 27% done.
coarse place 36% done.
coarse place 45% done.
coarse place 55% done.
coarse place 64% done.
coarse place 73% done.
coarse place 82% done.
coarse place 91% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 7.11e+07
START_CMD: optimize_dft        CPU:     56 s ( 0.02 hr) ELAPSE:     20 s ( 0.01 hr) MEM-PEAK:   397 Mb Thu Sep 26 23:26:11 2019
DFT: number of valid scan chains : 1
DFT: number of failed scan chains : 0
DFT: repartition_method: physical_aware
DFT: reordering_method: physical_aware
Running DFT optimization using 8 thread(s)
DFT: pre-opt wirelength:  11698.324000
DFT: post-opt wirelength: 2460.780000
DFT: number of valid scan chains : 1
DFT: number of failed scan chains : 0
END_CMD: optimize_dft          CPU:     56 s ( 0.02 hr) ELAPSE:     20 s ( 0.01 hr) MEM-PEAK:   397 Mb Thu Sep 26 23:26:11 2019
----------------------------------------------------------------

Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/place_opt.design'. (TIM-125)
Information: Design Average RC for design CORTEXM0DS  (NEX-011)
Information: r = 44.845245 ohm/um, via_r = 3.722333 ohm/cut, c = 0.098553 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 44.845234 ohm/um, via_r = 3.722333 ohm/cut, c = 0.092527 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'CORTEXM0DS'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7401, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 7401, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Information: The net parasitics of block CORTEXM0DS are cleared. (TIM-123)
Information: Running auto PG connection. (NDM-099)
RM-info: Running place_opt -from initial_drc -to initial_drc
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)

Information: Configuring Design Fusion Restructuring for area ...
Information: Configuring Design Fusion Restructuring for timing ...
Design has RDE and GRLB - so GRLB will be disabled internally. Please run preroute optimization completely with either GRLB or with RDE
Warning: the app option 'time.si_enable_analysis' should not be set to be true in pre-route stage, enforce it to be false temporarily. (OPT-215)
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/place_opt.design'. (TIM-125)
Information: Design Average RC for design CORTEXM0DS  (NEX-011)
Information: r = 44.845245 ohm/um, via_r = 3.722333 ohm/cut, c = 0.098553 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 44.845234 ohm/um, via_r = 3.722333 ohm/cut, c = 0.092527 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (76480 76800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Running initial HFS and DRC step.
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Information: Current block utilization is '0.50170', effective utilization is '0.50173'. (OPT-055)
Information: The RC mode used is VR for design 'CORTEXM0DS'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7401, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 7401, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario mode_norm.slow.RCmax  WNS = 245.274597, TNS = 38620.349586, NVP = 274
    Scenario mode_norm.worst_low.RCmax  WNS = 296.906799, TNS = 42730.255216, NVP = 313

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     LEAKAGE 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY     POWER  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:21   296.907 42730.254  2907.783   421.848     0.000        49      1293         0     0.000       413 3.642e+07 

APS-CHARZ: Performing leakage analysis

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario mode_norm.slow.RCmax  WNS = 245.274597, TNS = 38620.349586, NVP = 274
    Scenario mode_norm.worst_low.RCmax  WNS = 296.906799, TNS = 42730.255216, NVP = 313

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     LEAKAGE 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY     POWER  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:22   296.907 42730.254  2907.783   421.848     0.000        49      1293         0     0.000       413 3.642e+07 


    Scenario mode_norm.slow.RCmax  WNS = 245.274597, TNS = 38620.349586, NVP = 274
    Scenario mode_norm.worst_low.RCmax  WNS = 296.906799, TNS = 42730.255216, NVP = 313
    Scenario mode_norm.fast.RCmin_bc  WNHS = 53.211479, TNHS = 664.564906, NHVP = 112

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     LEAKAGE   MIN DELAY 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY     POWER       COST   
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- -----------
      0:00:22   296.907 42730.254  2907.783   421.848     0.000        49      1293         0     0.000       413 3.642e+07   -53.211

ORB: timingScenario mode_norm.worst_low.RCmax timingCorner mode_norm.worst_low.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
ORB: Nominal = 0.005783  Design MT = inf  Target = 0.046265 (8.000 nominal)  MaxRC = 0.020135
ORB: timingScenario mode_norm.worst_low.RCmax timingCorner mode_norm.worst_low.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
ORB: Nominal = 0.005783  Design MT = inf  Target = 0.046265 (8.000 nominal)  MaxRC = 0.020135
ORB: timingScenario mode_norm.worst_low.RCmax timingCorner mode_norm.worst_low.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
ORB: Nominal = 0.005783  Design MT = inf  Target = 0.046265 (8.000 nominal)  MaxRC = 0.020135
ORB: timingScenario mode_norm.worst_low.RCmax timingCorner mode_norm.worst_low.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
ORB: Nominal = 0.005783  Design MT = inf  Target = 0.046265 (8.000 nominal)  MaxRC = 0.020135
ORB: timingScenario mode_norm.worst_low.RCmax timingCorner mode_norm.worst_low.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
ORB: Nominal = 0.005783  Design MT = inf  Target = 0.046265 (8.000 nominal)  MaxRC = 0.020135
ORB: timingScenario mode_norm.worst_low.RCmax timingCorner mode_norm.worst_low.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
ORB: Nominal = 0.005783  Design MT = inf  Target = 0.046265 (8.000 nominal)  MaxRC = 0.020135
ORB: timingScenario mode_norm.worst_low.RCmax timingCorner mode_norm.worst_low.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
ORB: Nominal = 0.005783  Design MT = inf  Target = 0.046265 (8.000 nominal)  MaxRC = 0.020135
ORB: timingScenario mode_norm.worst_low.RCmax timingCorner mode_norm.worst_low.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
ORB: Nominal = 0.005783  Design MT = inf  Target = 0.046265 (8.000 nominal)  MaxRC = 0.020135
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
Found 109 buffer-tree drivers
Core Area = 20 X 21 ()

Roi-HfsDrc SN: 3403505 (88.398003)

Processing Buffer Trees  (ROI) ... 

Information: Design Average RC for design CORTEXM0DS  (NEX-011)
Information: r = 44.845245 ohm/um, via_r = 3.722333 ohm/cut, c = 0.098553 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 44.845234 ohm/um, via_r = 3.722333 ohm/cut, c = 0.092527 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Zbuf-MEM : build 452 GrOptoHierNets
Turning on OPTO and Buffer Aware modes.
Deterministic global route multithread mode is set.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 1858 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :	 on                  
global.effort_level                                     :	 ultra               
global.force_full_effort                                :	 true                
global.macro_boundary_track_utilization                 :	 65                  
global.macro_corner_track_utilization                   :	 65                  
global.timing_driven                                    :	 false               

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MINT5
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used  143  Alloctr  144  Proc  127 
[End of Read DB] Total (MB): Used  148  Alloctr  149  Proc 1986 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,76.74,77.57)
Number of routing layers = 13
layer M1, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT1, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT2, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT3, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT4, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT5, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MSMG1, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG2, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG3, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG4, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG5, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MG1, dir Hor, min width = 0.112, min space = 0.112 pitch = 0.224
layer MG2, dir Ver, min width = 0.112, min space = 0.112 pitch = 0.224
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  149  Alloctr  150  Proc 1986 
Net statistics:
Total number of nets     = 7976
Number of nets to route  = 7478
46 nets are fully connected,
 of which 46 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    3  Alloctr    4  Proc    3 
[End of Build All Nets] Total (MB): Used  152  Alloctr  154  Proc 1989 
Average gCell capacity  0.16	 on layer (1)	 M1
Average gCell capacity  10.54	 on layer (2)	 MINT1
Average gCell capacity  9.78	 on layer (3)	 MINT2
Average gCell capacity  11.76	 on layer (4)	 MINT3
Average gCell capacity  9.78	 on layer (5)	 MINT4
Average gCell capacity  11.76	 on layer (6)	 MINT5
Average gCell capacity  5.38	 on layer (7)	 MSMG1
Average gCell capacity  0.00	 on layer (8)	 MSMG2
Average gCell capacity  0.00	 on layer (9)	 MSMG3
Average gCell capacity  0.00	 on layer (10)	 MSMG4
Average gCell capacity  0.00	 on layer (11)	 MSMG5
Average gCell capacity  0.00	 on layer (12)	 MG1
Average gCell capacity  0.00	 on layer (13)	 MG2
Average number of tracks per gCell 12.00	 on layer (1)	 M1
Average number of tracks per gCell 12.01	 on layer (2)	 MINT1
Average number of tracks per gCell 12.00	 on layer (3)	 MINT2
Average number of tracks per gCell 12.01	 on layer (4)	 MINT3
Average number of tracks per gCell 12.00	 on layer (5)	 MINT4
Average number of tracks per gCell 12.01	 on layer (6)	 MINT5
Average number of tracks per gCell 6.86	 on layer (7)	 MSMG1
Average number of tracks per gCell 6.86	 on layer (8)	 MSMG2
Average number of tracks per gCell 6.86	 on layer (9)	 MSMG3
Average number of tracks per gCell 6.86	 on layer (10)	 MSMG4
Average number of tracks per gCell 6.86	 on layer (11)	 MSMG5
Average number of tracks per gCell 3.44	 on layer (12)	 MG1
Average number of tracks per gCell 3.43	 on layer (13)	 MG2
Number of gCells = 131300
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    1  Proc    3 
[End of Build Congestion map] Total (MB): Used  154  Alloctr  156  Proc 1993 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    5  Alloctr    6  Proc    7 
[End of Build Data] Total (MB): Used  154  Alloctr  156  Proc 1993 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc   34 
[End of Blocked Pin Detection] Total (MB): Used  186  Alloctr  188  Proc 2028 
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    5  Alloctr    5  Proc    3 
[End of Initial Routing] Total (MB): Used  192  Alloctr  194  Proc 2031 
Initial. Routing result:
Initial. Both Dirs: Overflow =   259 Max = 4 GRCs =   422 (2.09%)
Initial. H routing: Overflow =   169 Max = 4 (GRCs =  1) GRCs =   261 (2.58%)
Initial. V routing: Overflow =    90 Max = 2 (GRCs = 17) GRCs =   161 (1.59%)
Initial. M1         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.02%)
Initial. MINT1      Overflow =   169 Max = 4 (GRCs =  1) GRCs =   261 (2.58%)
Initial. MINT2      Overflow =    88 Max = 2 (GRCs = 17) GRCs =   159 (1.57%)
Initial. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 65975.50
Initial. Layer M1 wire length = 149.15
Initial. Layer MINT1 wire length = 29697.78
Initial. Layer MINT2 wire length = 27973.44
Initial. Layer MINT3 wire length = 5822.82
Initial. Layer MINT4 wire length = 2330.32
Initial. Layer MINT5 wire length = 1.98
Initial. Layer MSMG1 wire length = 0.00
Initial. Layer MSMG2 wire length = 0.00
Initial. Layer MSMG3 wire length = 0.00
Initial. Layer MSMG4 wire length = 0.00
Initial. Layer MSMG5 wire length = 0.00
Initial. Layer MG1 wire length = 0.00
Initial. Layer MG2 wire length = 0.00
Initial. Total Number of Contacts = 49309
Initial. Via V1_0 count = 26158
Initial. Via VINT1_0 count = 21398
Initial. Via VINT2_0 count = 1432
Initial. Via VINT3_0 count = 319
Initial. Via VINT4_0 count = 2
Initial. Via VINT5_0 count = 0
Initial. Via VSMG1_0 count = 0
Initial. Via VSMG2_0 count = 0
Initial. Via VSMG3_0 count = 0
Initial. Via VSMG4_0 count = 0
Initial. Via VSMG5_0 count = 0
Initial. Via VG1_0 count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used   43  Alloctr   44  Proc   45 
[End of Whole Chip Routing] Total (MB): Used  192  Alloctr  194  Proc 2031 

Congestion utilization per direction:
Average vertical track utilization   = 19.92 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization = 21.00 %
Peak    horizontal track utilization = 60.61 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -2  Alloctr   -1  Proc    0 
[GR: Done] Total (MB): Used  190  Alloctr  192  Proc 2031 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[GR: Done] Stage (MB): Used  185  Alloctr  187  Proc  173 
[GR: Done] Total (MB): Used  190  Alloctr  192  Proc 2031 
Updating the database ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Global Routing] Stage (MB): Used   31  Alloctr   31  Proc  173 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 2031 
Wrote topologies for 452 nets.
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/place_opt.design'. (TIM-125)
Information: The RC mode used is CTO for design 'CORTEXM0DS'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7401, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 7401, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
    [11]  10% ...
    [22]  20% ...
    [33]  30% ...
    [44]  40% ...
    [55]  50% ...
    [66]  60% ...
    [77]  70% ...
    [88]  80% ...
    [99]  90% ...
    [109] 100%  Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:           45          311
  Inverters:          177          212
------------ ------------ ------------
      Total:          222          523
------------ ------------ ------------

Number of Drivers Sized: 0 [0.00%]

Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 11.61 sec ELAPSE 0 hr : 0 min : 5.96 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 631700 K / inuse 484972 K
Information: The net parasitics of block CORTEXM0DS are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/place_opt.design'. (TIM-125)
Information: Design Average RC for design CORTEXM0DS  (NEX-011)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.098098 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.092440 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'CORTEXM0DS'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7702, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 7702, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario mode_norm.slow.RCmax  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax  WNS = 50.822884, TNS = 371.693611, NVP = 12

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     LEAKAGE 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY     POWER  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:28    50.823   371.694  3003.236     0.000     0.000       315      1328         0     0.000       616 3.850e+07 


    Scenario mode_norm.slow.RCmax  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax  WNS = 50.822884, TNS = 371.693611, NVP = 12

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     LEAKAGE 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY     POWER  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:28    50.823   371.694  3003.236     0.000     0.000       315      1328         0     0.000       616 3.850e+07 


INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Information: The net parasitics of block CORTEXM0DS are cleared. (TIM-123)
Information: Running auto PG connection. (NDM-099)
RM-info: Running update_timing -full
Information: Corner mode_norm.slow.RCmax: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.fast.RCmin_bc: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.worst_low.RCmax: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.fast.RCmin: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.worst_low.RCmax_bc: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.slow.RCmax_bc: no PVT mismatches. (PVT-032)
Information: The stitching and editing of coupling caps is turned ON for design 'CORTEXM0DS:CORTEXM0DS/place_opt.design'. (TIM-125)
Information: Design Average RC for design CORTEXM0DS  (NEX-011)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.098098 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.092440 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'CORTEXM0DS'. (NEX-022)
Information: Crosstalk analysis has been disabled. (TIM-114)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7702, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 7702, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 enabled
Timing Window Analysis:                    enabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     enabled
Advanced Receiver Model:                   disabled
************************************************************
RM-info: Running create_placement -incremental -timing_driven -congestion
--------------
running create_placement

Create Placement Options:
Effort:                        high_effort         
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   true                
Congestion:                    true                
Congestion Effort:             medium              

Printing options for 'place.coarse.*' (non-default only)
place.coarse.auto_density_control                       :	 true                
place.coarse.continue_on_missing_scandef                :	 false               
place.coarse.enhanced_auto_density_control              :	 false               
place.coarse.icg_auto_bound                             :	 false               
place.coarse.pin_density_aware                          :	 false               

Information: The net parasitics of block CORTEXM0DS are cleared. (TIM-123)
Start transferring placement data.
Completed transferring placement data.
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Snapped 7112 standard cells to the nearest  cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 1911 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :	 on                  
global.export_soft_congestion_maps                      :	 false               
global.timing_driven                                    :	 false               

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MINT5
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used  143  Alloctr  143  Proc    0 
[End of Read DB] Total (MB): Used  148  Alloctr  149  Proc 1911 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,76.74,77.57)
Number of routing layers = 13
layer M1, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT1, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT2, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT3, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT4, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT5, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MSMG1, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG2, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG3, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG4, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG5, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MG1, dir Hor, min width = 0.112, min space = 0.112 pitch = 0.224
layer MG2, dir Ver, min width = 0.112, min space = 0.112 pitch = 0.224
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  148  Alloctr  150  Proc 1911 
Net statistics:
Total number of nets     = 7704
Number of nets to route  = 7598
106 nets are fully connected,
 of which 106 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    2  Alloctr    3  Proc    0 
[End of Build All Nets] Total (MB): Used  151  Alloctr  153  Proc 1911 
Average gCell capacity  0.16	 on layer (1)	 M1
Average gCell capacity  10.51	 on layer (2)	 MINT1
Average gCell capacity  9.78	 on layer (3)	 MINT2
Average gCell capacity  11.76	 on layer (4)	 MINT3
Average gCell capacity  9.78	 on layer (5)	 MINT4
Average gCell capacity  11.76	 on layer (6)	 MINT5
Average gCell capacity  5.38	 on layer (7)	 MSMG1
Average gCell capacity  0.00	 on layer (8)	 MSMG2
Average gCell capacity  0.00	 on layer (9)	 MSMG3
Average gCell capacity  0.00	 on layer (10)	 MSMG4
Average gCell capacity  0.00	 on layer (11)	 MSMG5
Average gCell capacity  0.00	 on layer (12)	 MG1
Average gCell capacity  0.00	 on layer (13)	 MG2
Average number of tracks per gCell 12.00	 on layer (1)	 M1
Average number of tracks per gCell 12.01	 on layer (2)	 MINT1
Average number of tracks per gCell 12.00	 on layer (3)	 MINT2
Average number of tracks per gCell 12.01	 on layer (4)	 MINT3
Average number of tracks per gCell 12.00	 on layer (5)	 MINT4
Average number of tracks per gCell 12.01	 on layer (6)	 MINT5
Average number of tracks per gCell 6.86	 on layer (7)	 MSMG1
Average number of tracks per gCell 6.86	 on layer (8)	 MSMG2
Average number of tracks per gCell 6.86	 on layer (9)	 MSMG3
Average number of tracks per gCell 6.86	 on layer (10)	 MSMG4
Average number of tracks per gCell 6.86	 on layer (11)	 MSMG5
Average number of tracks per gCell 3.44	 on layer (12)	 MG1
Average number of tracks per gCell 3.43	 on layer (13)	 MG2
Number of gCells = 131300
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used  153  Alloctr  155  Proc 1911 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    5  Alloctr    6  Proc    0 
[End of Build Data] Total (MB): Used  153  Alloctr  155  Proc 1911 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  185  Alloctr  187  Proc 1911 
Information: Using 8 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Initial Routing] Total (MB): Used  191  Alloctr  193  Proc 1911 
Initial. Routing result:
Initial. Both Dirs: Overflow =   408 Max = 4 GRCs =   509 (2.52%)
Initial. H routing: Overflow =   216 Max = 4 (GRCs =  1) GRCs =   313 (3.10%)
Initial. V routing: Overflow =   191 Max = 2 (GRCs = 17) GRCs =   196 (1.94%)
Initial. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
Initial. MINT1      Overflow =   216 Max = 4 (GRCs =  1) GRCs =   313 (3.10%)
Initial. MINT2      Overflow =   190 Max = 2 (GRCs = 17) GRCs =   195 (1.93%)
Initial. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 69097.88
Initial. Layer M1 wire length = 149.42
Initial. Layer MINT1 wire length = 28075.01
Initial. Layer MINT2 wire length = 30456.52
Initial. Layer MINT3 wire length = 7330.99
Initial. Layer MINT4 wire length = 3085.95
Initial. Layer MINT5 wire length = 0.00
Initial. Layer MSMG1 wire length = 0.00
Initial. Layer MSMG2 wire length = 0.00
Initial. Layer MSMG3 wire length = 0.00
Initial. Layer MSMG4 wire length = 0.00
Initial. Layer MSMG5 wire length = 0.00
Initial. Layer MG1 wire length = 0.00
Initial. Layer MG2 wire length = 0.00
Initial. Total Number of Contacts = 53855
Initial. Via V1_0 count = 26162
Initial. Via VINT1_0 count = 25194
Initial. Via VINT2_0 count = 1963
Initial. Via VINT3_0 count = 536
Initial. Via VINT4_0 count = 0
Initial. Via VINT5_0 count = 0
Initial. Via VSMG1_0 count = 0
Initial. Via VSMG2_0 count = 0
Initial. Via VSMG3_0 count = 0
Initial. Via VSMG4_0 count = 0
Initial. Via VSMG5_0 count = 0
Initial. Via VG1_0 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  191  Alloctr  193  Proc 1911 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 69185.56
phase1. Layer M1 wire length = 149.42
phase1. Layer MINT1 wire length = 27791.31
phase1. Layer MINT2 wire length = 30031.54
phase1. Layer MINT3 wire length = 7696.98
phase1. Layer MINT4 wire length = 3516.31
phase1. Layer MINT5 wire length = 0.00
phase1. Layer MSMG1 wire length = 0.00
phase1. Layer MSMG2 wire length = 0.00
phase1. Layer MSMG3 wire length = 0.00
phase1. Layer MSMG4 wire length = 0.00
phase1. Layer MSMG5 wire length = 0.00
phase1. Layer MG1 wire length = 0.00
phase1. Layer MG2 wire length = 0.00
phase1. Total Number of Contacts = 54212
phase1. Via V1_0 count = 26160
phase1. Via VINT1_0 count = 25184
phase1. Via VINT2_0 count = 2175
phase1. Via VINT3_0 count = 693
phase1. Via VINT4_0 count = 0
phase1. Via VINT5_0 count = 0
phase1. Via VSMG1_0 count = 0
phase1. Via VSMG2_0 count = 0
phase1. Via VSMG3_0 count = 0
phase1. Via VSMG4_0 count = 0
phase1. Via VSMG5_0 count = 0
phase1. Via VG1_0 count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used   43  Alloctr   43  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  191  Alloctr  193  Proc 1911 

Congestion utilization per direction:
Average vertical track utilization   = 22.14 %
Peak    vertical track utilization   = 80.00 %
Average horizontal track utilization = 19.82 %
Peak    horizontal track utilization = 58.33 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -2  Alloctr   -1  Proc    0 
[GR: Done] Total (MB): Used  189  Alloctr  191  Proc 1911 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[GR: Done] Stage (MB): Used  184  Alloctr  185  Proc    0 
[GR: Done] Total (MB): Used  189  Alloctr  191  Proc 1911 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Global Routing] Stage (MB): Used   31  Alloctr   31  Proc    0 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 1911 
Using per-layer congestion maps for congestion reduction.
Information: 0.00% of design has horizontal routing density above target_routing_density of 0.80.
Information: 5.98% of design has vertical routing density above target_routing_density of 0.80.
Running placement using 8 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.87. (PLACE-027)
coarse place 100% done.
Information: Reducing cell density for 5.7% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.52 to 0.52. (PLACE-030)
Information: Coarse placer weighted wire length estimate = 7.09031e+07
Information: The stitching and editing of coupling caps is turned ON for design 'CORTEXM0DS:CORTEXM0DS/place_opt.design'. (TIM-125)
Information: Design Average RC for design CORTEXM0DS  (NEX-011)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.098098 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.092440 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (76480 76800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Information: The RC mode used is VR for design 'CORTEXM0DS'. (NEX-022)
Information: Crosstalk analysis has been disabled. (TIM-114)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7702, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 7702, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
ORB: timingScenario mode_norm.worst_low.RCmax timingCorner mode_norm.worst_low.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
ORB: Nominal = 0.005783  Design MT = inf  Target = 0.046265 (8.000 nominal)  MaxRC = 0.020135
eLpp: using low effort
Warning: turning eLpp off because no active dynamic power scenarios were found
Start transferring placement data.
Information: Automatic timing control is enabled.
DTDP placement: scenario=mode_norm.worst_low.RCmax
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.87. (PLACE-027)
coarse place 45% done.
coarse place 55% done.
coarse place 64% done.
coarse place 73% done.
coarse place 82% done.
coarse place 91% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 6.34664e+07
Start DFT optimization
START_CMD: optimize_dft        CPU:    109 s ( 0.03 hr) ELAPSE:     38 s ( 0.01 hr) MEM-PEAK:   616 Mb Thu Sep 26 23:26:28 2019
Information: The stitching and editing of coupling caps is turned ON for design 'CORTEXM0DS:CORTEXM0DS/place_opt.design'. (TIM-125)
Information: Design Average RC for design CORTEXM0DS  (NEX-011)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.096157 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.090920 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (76480 76800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Information: The RC mode used is VR for design 'CORTEXM0DS'. (NEX-022)
Information: Crosstalk analysis has been disabled. (TIM-114)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7702, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 7702, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
DFT: number of valid scan chains : 1
DFT: number of failed scan chains : 0
DFT: repartition_method: physical_aware
DFT: reordering_method: timing_friendly
APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
APS-CHARZ: Performing leakage analysis
Information: The RC mode used is VR for design 'CORTEXM0DS'. (NEX-022)
Information: Crosstalk analysis has been disabled. (TIM-114)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 11062, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 11062, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running DFT optimization using 8 thread(s)
DFT: pre-opt wirelength:  3402.105000
DFT: post-opt wirelength: 2426.185000
DFT: Timing on scan path is likely to be met after proper buffering.
DFT: number of valid scan chains : 1
DFT: number of failed scan chains : 0
END_CMD: optimize_dft          CPU:    115 s ( 0.03 hr) ELAPSE:     40 s ( 0.01 hr) MEM-PEAK:   616 Mb Thu Sep 26 23:26:30 2019
End DFT optimization
Start TieCellOpt
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (76480 76800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Information: The RC mode used is VR for design 'CORTEXM0DS'. (NEX-022)
Information: Crosstalk analysis has been disabled. (TIM-114)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7702, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 7702, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
------------------------
Begin tie-cell insertion
INFO: debug level = 0
INFO: max fanout = 999
INFO: max diameter (in user unit) = 15.36
INFO: Available logic one lib cells: 
INFO: Available logic zero lib cells: 
Warning: No tie cell is available for constant fixing. (OPT-200)
End TieCellOpt
Information: Saving 'CORTEXM0DS:CORTEXM0DS/place_opt.design' to 'CORTEXM0DS:CORTEXM0DS/place_opt_two_pass_placement.design'. (DES-028)
RM-info: Running place_opt -from initial_drc
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)

Information: Configuring Design Fusion Restructuring for area ...
Information: Configuring Design Fusion Restructuring for timing ...
Design has RDE and GRLB - so GRLB will be disabled internally. Please run preroute optimization completely with either GRLB or with RDE
Warning: the app option 'time.si_enable_analysis' should not be set to be true in pre-route stage, enforce it to be false temporarily. (OPT-215)
Information: The net parasitics of block CORTEXM0DS are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/place_opt.design'. (TIM-125)
Information: Design Average RC for design CORTEXM0DS  (NEX-011)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.095894 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 44.845245 ohm/um, via_r = 3.722333 ohm/cut, c = 0.090107 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (76480 76800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Running initial HFS and DRC step.
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Information: Current block utilization is '0.51820', effective utilization is '0.51820'. (OPT-055)
Information: The RC mode used is VR for design 'CORTEXM0DS'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7702, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 7702, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario mode_norm.slow.RCmax  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax  WNS = 14.485478, TNS = 50.299108, NVP = 7

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     LEAKAGE 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY     POWER  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:41    14.485    50.299  3003.236     0.000     0.000       315      1328         0     0.000       616 3.850e+07 

APS-CHARZ: Performing leakage analysis

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario mode_norm.slow.RCmax  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax  WNS = 14.485478, TNS = 50.299108, NVP = 7

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     LEAKAGE 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY     POWER  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:42    14.485    50.299  3003.236     0.000     0.000       315      1328         0     0.000       616 3.850e+07 


    Scenario mode_norm.slow.RCmax  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax  WNS = 14.485478, TNS = 50.299108, NVP = 7
    Scenario mode_norm.fast.RCmin_bc  WNHS = 23.876123, TNHS = 308.016441, NHVP = 61

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     LEAKAGE   MIN DELAY 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY     POWER       COST   
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- -----------
      0:00:42    14.485    50.299  3003.236     0.000     0.000       315      1328         0     0.000       616 3.850e+07   -23.876

ORB: timingScenario mode_norm.worst_low.RCmax timingCorner mode_norm.worst_low.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
ORB: Nominal = 0.005783  Design MT = inf  Target = 0.046265 (8.000 nominal)  MaxRC = 0.020135
ORB: timingScenario mode_norm.worst_low.RCmax timingCorner mode_norm.worst_low.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
ORB: Nominal = 0.005783  Design MT = inf  Target = 0.046265 (8.000 nominal)  MaxRC = 0.020135
ORB: timingScenario mode_norm.worst_low.RCmax timingCorner mode_norm.worst_low.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
ORB: Nominal = 0.005783  Design MT = inf  Target = 0.046265 (8.000 nominal)  MaxRC = 0.020135
ORB: timingScenario mode_norm.worst_low.RCmax timingCorner mode_norm.worst_low.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
ORB: Nominal = 0.005783  Design MT = inf  Target = 0.046265 (8.000 nominal)  MaxRC = 0.020135
ORB: timingScenario mode_norm.worst_low.RCmax timingCorner mode_norm.worst_low.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
ORB: Nominal = 0.005783  Design MT = inf  Target = 0.046265 (8.000 nominal)  MaxRC = 0.020135
ORB: timingScenario mode_norm.worst_low.RCmax timingCorner mode_norm.worst_low.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
ORB: Nominal = 0.005783  Design MT = inf  Target = 0.046265 (8.000 nominal)  MaxRC = 0.020135
ORB: timingScenario mode_norm.worst_low.RCmax timingCorner mode_norm.worst_low.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
ORB: Nominal = 0.005783  Design MT = inf  Target = 0.046265 (8.000 nominal)  MaxRC = 0.020135
ORB: timingScenario mode_norm.worst_low.RCmax timingCorner mode_norm.worst_low.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
ORB: Nominal = 0.005783  Design MT = inf  Target = 0.046265 (8.000 nominal)  MaxRC = 0.020135
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
Found 21 buffer-tree drivers
Core Area = 20 X 21 ()

Roi-HfsDrc SN: 3403505 (88.398003)

Processing Buffer Trees  (ROI) ... 

Information: Design Average RC for design CORTEXM0DS  (NEX-011)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.095894 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 44.845245 ohm/um, via_r = 3.722333 ohm/cut, c = 0.090107 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Zbuf-MEM : build 184 GrOptoHierNets
Turning on OPTO and Buffer Aware modes.
Deterministic global route multithread mode is set.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 1999 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :	 on                  
global.effort_level                                     :	 ultra               
global.export_soft_congestion_maps                      :	 false               
global.force_full_effort                                :	 true                
global.macro_boundary_track_utilization                 :	 65                  
global.macro_corner_track_utilization                   :	 65                  
global.timing_driven                                    :	 false               

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MINT5
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used  143  Alloctr  143  Proc   32 
[End of Read DB] Total (MB): Used  148  Alloctr  149  Proc 2031 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,76.74,77.57)
Number of routing layers = 13
layer M1, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT1, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT2, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT3, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT4, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT5, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MSMG1, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG2, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG3, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG4, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG5, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MG1, dir Hor, min width = 0.112, min space = 0.112 pitch = 0.224
layer MG2, dir Ver, min width = 0.112, min space = 0.112 pitch = 0.224
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  149  Alloctr  150  Proc 2031 
Net statistics:
Total number of nets     = 7799
Number of nets to route  = 7609
6 nets are fully connected,
 of which 6 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    3  Alloctr    4  Proc    0 
[End of Build All Nets] Total (MB): Used  152  Alloctr  154  Proc 2031 
Average gCell capacity  0.16	 on layer (1)	 M1
Average gCell capacity  10.54	 on layer (2)	 MINT1
Average gCell capacity  9.78	 on layer (3)	 MINT2
Average gCell capacity  11.76	 on layer (4)	 MINT3
Average gCell capacity  9.78	 on layer (5)	 MINT4
Average gCell capacity  11.76	 on layer (6)	 MINT5
Average gCell capacity  5.38	 on layer (7)	 MSMG1
Average gCell capacity  0.00	 on layer (8)	 MSMG2
Average gCell capacity  0.00	 on layer (9)	 MSMG3
Average gCell capacity  0.00	 on layer (10)	 MSMG4
Average gCell capacity  0.00	 on layer (11)	 MSMG5
Average gCell capacity  0.00	 on layer (12)	 MG1
Average gCell capacity  0.00	 on layer (13)	 MG2
Average number of tracks per gCell 12.00	 on layer (1)	 M1
Average number of tracks per gCell 12.01	 on layer (2)	 MINT1
Average number of tracks per gCell 12.00	 on layer (3)	 MINT2
Average number of tracks per gCell 12.01	 on layer (4)	 MINT3
Average number of tracks per gCell 12.00	 on layer (5)	 MINT4
Average number of tracks per gCell 12.01	 on layer (6)	 MINT5
Average number of tracks per gCell 6.86	 on layer (7)	 MSMG1
Average number of tracks per gCell 6.86	 on layer (8)	 MSMG2
Average number of tracks per gCell 6.86	 on layer (9)	 MSMG3
Average number of tracks per gCell 6.86	 on layer (10)	 MSMG4
Average number of tracks per gCell 6.86	 on layer (11)	 MSMG5
Average number of tracks per gCell 3.44	 on layer (12)	 MG1
Average number of tracks per gCell 3.43	 on layer (13)	 MG2
Number of gCells = 131300
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used  154  Alloctr  156  Proc 2031 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    5  Alloctr    6  Proc    0 
[End of Build Data] Total (MB): Used  154  Alloctr  156  Proc 2031 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc   16 
[End of Blocked Pin Detection] Total (MB): Used  186  Alloctr  188  Proc 2047 
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Initial Routing] Total (MB): Used  191  Alloctr  193  Proc 2047 
Initial. Routing result:
Initial. Both Dirs: Overflow =   290 Max = 4 GRCs =   435 (2.15%)
Initial. H routing: Overflow =   160 Max = 3 (GRCs =  7) GRCs =   265 (2.62%)
Initial. V routing: Overflow =   129 Max = 4 (GRCs =  1) GRCs =   170 (1.68%)
Initial. M1         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.02%)
Initial. MINT1      Overflow =   160 Max = 3 (GRCs =  7) GRCs =   265 (2.62%)
Initial. MINT2      Overflow =   127 Max = 4 (GRCs =  1) GRCs =   168 (1.66%)
Initial. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 59620.65
Initial. Layer M1 wire length = 4.63
Initial. Layer MINT1 wire length = 25851.67
Initial. Layer MINT2 wire length = 25345.27
Initial. Layer MINT3 wire length = 6009.88
Initial. Layer MINT4 wire length = 2360.19
Initial. Layer MINT5 wire length = 49.00
Initial. Layer MSMG1 wire length = 0.00
Initial. Layer MSMG2 wire length = 0.00
Initial. Layer MSMG3 wire length = 0.00
Initial. Layer MSMG4 wire length = 0.00
Initial. Layer MSMG5 wire length = 0.00
Initial. Layer MG1 wire length = 0.00
Initial. Layer MG2 wire length = 0.00
Initial. Total Number of Contacts = 49934
Initial. Via V1_0 count = 26657
Initial. Via VINT1_0 count = 21206
Initial. Via VINT2_0 count = 1692
Initial. Via VINT3_0 count = 375
Initial. Via VINT4_0 count = 4
Initial. Via VINT5_0 count = 0
Initial. Via VSMG1_0 count = 0
Initial. Via VSMG2_0 count = 0
Initial. Via VSMG3_0 count = 0
Initial. Via VSMG4_0 count = 0
Initial. Via VSMG5_0 count = 0
Initial. Via VG1_0 count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used   43  Alloctr   44  Proc   16 
[End of Whole Chip Routing] Total (MB): Used  191  Alloctr  193  Proc 2047 

Congestion utilization per direction:
Average vertical track utilization   = 18.55 %
Peak    vertical track utilization   = 88.89 %
Average horizontal track utilization = 19.76 %
Peak    horizontal track utilization = 69.44 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -2  Alloctr   -1  Proc    0 
[GR: Done] Total (MB): Used  190  Alloctr  192  Proc 2047 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[GR: Done] Stage (MB): Used  184  Alloctr  186  Proc   48 
[GR: Done] Total (MB): Used  190  Alloctr  192  Proc 2047 
Updating the database ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Global Routing] Stage (MB): Used   31  Alloctr   31  Proc   48 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 2047 
Wrote topologies for 184 nets.
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/place_opt.design'. (TIM-125)
Information: The RC mode used is CTO for design 'CORTEXM0DS'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7702, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 7702, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
    [3]  10% ...
    [6]  20% ...
    [9]  30% ...
    [12]  40% ...
    [15]  50% ...
    [18]  60% ...
    [21]  70% ...
    [21] 100%  Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:          112           84
  Inverters:          140          110
------------ ------------ ------------
      Total:          252          194
------------ ------------ ------------

Number of Drivers Sized: 0 [0.00%]

Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 9.27 sec ELAPSE 0 hr : 0 min : 5.31 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 648092 K / inuse 498836 K
Information: The net parasitics of block CORTEXM0DS are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/place_opt.design'. (TIM-125)
Information: Design Average RC for design CORTEXM0DS  (NEX-011)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.096095 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 44.845234 ohm/um, via_r = 3.722333 ohm/cut, c = 0.090786 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'CORTEXM0DS'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7644, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 7644, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario mode_norm.slow.RCmax  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax  WNS = 28.180241, TNS = 161.476791, NVP = 9

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     LEAKAGE 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY     POWER  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:47    28.180   161.477  2987.704     0.000     0.000       287      1298         0     0.000       632 3.826e+07 


    Scenario mode_norm.slow.RCmax  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax  WNS = 28.180241, TNS = 161.476791, NVP = 9

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     LEAKAGE 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY     POWER  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:47    28.180   161.477  2987.704     0.000     0.000       287      1298         0     0.000       632 3.826e+07 


Information: The net parasitics of block CORTEXM0DS are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/place_opt.design'. (TIM-125)
Information: Design Average RC for design CORTEXM0DS  (NEX-011)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.096095 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 44.845234 ohm/um, via_r = 3.722333 ohm/cut, c = 0.090786 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (76480 76800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Information: Current block utilization is '0.51550', effective utilization is '0.51552'. (OPT-055)
Information: The RC mode used is VR for design 'CORTEXM0DS'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7644, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 7644, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario mode_norm.slow.RCmax  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax  WNS = 27.779697, TNS = 161.216915, NVP = 9

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     LEAKAGE 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY     POWER  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:48    27.780   161.217  2987.704     0.000     0.000       287      1298         0     0.000       632 3.826e+07 

Running initial optimization step.
npo-place-opt command begin                   CPU:   125 s (  0.03 hr )  ELAPSE:    48 s (  0.01 hr )  MEM-PEAK:   632 MB

npo-place-opt timing update complete          CPU:   125 s (  0.03 hr )  ELAPSE:    48 s (  0.01 hr )  MEM-PEAK:   632 MB

npo-place-opt initial QoR
_________________________
Scenario Mapping Table
1: mode_norm.fast.RCmin
2: mode_norm.fast.RCmin_bc
3: mode_norm.slow.RCmax
4: mode_norm.worst_low.RCmax

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: HCLK
8: FEEDTHROUGH
9: REGIN
10: REGOUT

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    3   1   0.0000     0.0000        -          -      -
    3   2   0.0000     0.0000        -          -      -
    3   3   0.0000     0.0000        -          -      -
    3   4   0.0000     0.0000        -          -      -
    3   5   0.0000     0.0000        -          -      -
    3   6   0.0000     0.0000        -          -      -
    3   7   0.0000     0.0000        -          -      -
    3   8   0.0000     0.0000        -          -      -
    3   9   0.0000     0.0000        -          -      -
    3  10   0.0000     0.0000        -          -      -
    4   1   0.0000     0.0000        -          -      -
    4   2   0.0000     0.0000        -          -      -
    4   3   0.0000     0.0000        -          -      -
    4   4   0.0000     0.0000        -          -      -
    4   5   0.0000     0.0000        -          -      -
    4   6   0.0000     0.0000        -          -      -
    4   7  25.7699    44.7696        -          -      -
    4   8   0.0000     0.0000        -          -      -
    4   9   0.0000     0.0000        -          -      -
    4  10  27.7797   116.4473        -          -      -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -        -          -      -        -          -        - 38264500.0
    2   *        -          -        -      -        -          -      -        -          -        - 38264500.0
    3   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0          -
    4   *  27.7797   161.2169  44.7696      9        -          -      -        0     0.0000        0          -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *  27.7797   161.2169  44.7696      9   0.0000     0.0000      0        0     0.0000        0 38264500.0      2987.70       7578        287       1298
--------------------------------------------------------------------------------------------------------------------

npo-place-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
npo-place-opt initial QoR Summary   27.7797   161.2169  44.7696      9   0.0000     0.0000      0        0        0 38264500.0      2987.70       7578
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 8 threads
npo-place-opt initialization complete         CPU:   125 s (  0.03 hr )  ELAPSE:    49 s (  0.01 hr )  MEM-PEAK:   632 MB
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
npo-place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA       POWER       ELAPSE (hr)  MEM (MB)
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

npo-place-opt optimization Phase 2 Iter  1        161.22       44.77      0.00         0       0.003  38264500.00           0.014       632

npo-place-opt optimization Phase 3 Iter  1        161.22       44.77      0.00         0       0.003  38264500.00           0.014       632

npo-place-opt optimization Phase 4 Iter  1        161.22       44.77      0.00         0       0.003  38264500.00           0.014       632
Number of feedthrough buffers added 0

Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
npo-place-opt optimization Phase 5 Iter  1        161.22       44.77      0.00         0       0.003  38264500.00           0.014       632

npo-place-opt optimization Phase 6 Iter  1        161.22       44.77      0.00         0       0.003  38224352.00           0.014       632

CCL: Total Usage Adjustment : 1
INFO: Derive row count 25 from GR congestion map (101/4)
INFO: Derive col count 25 from GR congestion map (100/4)
Convert timing mode ...
npo-place-opt optimization Phase 7 Iter  1         95.60       24.06      0.00         0       0.003  37343372.00           0.014       632
npo-place-opt optimization Phase 7 Iter  2         65.13       15.68      0.00         0       0.003  37401860.00           0.014       632
npo-place-opt optimization Phase 7 Iter  3         25.39        8.01      0.00         0       0.003  37418672.00           0.014       632
npo-place-opt optimization Phase 7 Iter  4         23.50        8.01      0.00         0       0.003  37431728.00           0.014       632
npo-place-opt optimization Phase 7 Iter  5          0.00        0.00      0.00         0       0.003  37689868.00           0.015       632

npo-place-opt optimization Phase 8 Iter  1          0.00        0.00      0.00         0       0.003  37689868.00           0.015       632

npo-place-opt optimization Phase 9 Iter  1          0.00        0.00      0.00         0       0.003  37689868.00           0.015       632

npo-place-opt optimization Phase 10 Iter  1         0.00        0.00      0.00         0       0.003  37689868.00           0.015       632
Running final (timing-driven) placement step.
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Current block utilization is '0.50930', effective utilization is '0.50932'. (OPT-055)
chip utilization before DTDP: 0.51
Start Timing-driven placement

Placement Options:
Effort:                        high_effort         
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             high                

Printing options for 'place.coarse.*' (non-default only)
place.coarse.auto_density_control                       :	 true                
place.coarse.continue_on_missing_scandef                :	 false               
place.coarse.enhanced_auto_density_control              :	 false               
place.coarse.icg_auto_bound                             :	 false               
place.coarse.pin_density_aware                          :	 false               

Start transferring placement data.
Completed transferring placement data.
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Snapped 7214 standard cells to the nearest  cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 2023 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :	 on                  
global.effort_level                                     :	 medium              
global.export_soft_congestion_maps                      :	 false               
global.force_full_effort                                :	 false               
global.macro_boundary_track_utilization                 :	 100                 
global.macro_corner_track_utilization                   :	 100                 
global.timing_driven                                    :	 false               

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MINT5
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used  143  Alloctr  143  Proc   32 
[End of Read DB] Total (MB): Used  148  Alloctr  149  Proc 2055 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,76.74,77.57)
Number of routing layers = 13
layer M1, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT1, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT2, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT3, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT4, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT5, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MSMG1, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG2, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG3, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG4, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG5, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MG1, dir Hor, min width = 0.112, min space = 0.112 pitch = 0.224
layer MG2, dir Ver, min width = 0.112, min space = 0.112 pitch = 0.224
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  148  Alloctr  150  Proc 2055 
Net statistics:
Total number of nets     = 7519
Number of nets to route  = 7474
45 nets are fully connected,
 of which 45 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    2  Alloctr    3  Proc    0 
[End of Build All Nets] Total (MB): Used  151  Alloctr  153  Proc 2055 
Average gCell capacity  0.16	 on layer (1)	 M1
Average gCell capacity  10.50	 on layer (2)	 MINT1
Average gCell capacity  9.78	 on layer (3)	 MINT2
Average gCell capacity  11.76	 on layer (4)	 MINT3
Average gCell capacity  9.78	 on layer (5)	 MINT4
Average gCell capacity  11.76	 on layer (6)	 MINT5
Average gCell capacity  5.38	 on layer (7)	 MSMG1
Average gCell capacity  0.00	 on layer (8)	 MSMG2
Average gCell capacity  0.00	 on layer (9)	 MSMG3
Average gCell capacity  0.00	 on layer (10)	 MSMG4
Average gCell capacity  0.00	 on layer (11)	 MSMG5
Average gCell capacity  0.00	 on layer (12)	 MG1
Average gCell capacity  0.00	 on layer (13)	 MG2
Average number of tracks per gCell 12.00	 on layer (1)	 M1
Average number of tracks per gCell 12.01	 on layer (2)	 MINT1
Average number of tracks per gCell 12.00	 on layer (3)	 MINT2
Average number of tracks per gCell 12.01	 on layer (4)	 MINT3
Average number of tracks per gCell 12.00	 on layer (5)	 MINT4
Average number of tracks per gCell 12.01	 on layer (6)	 MINT5
Average number of tracks per gCell 6.86	 on layer (7)	 MSMG1
Average number of tracks per gCell 6.86	 on layer (8)	 MSMG2
Average number of tracks per gCell 6.86	 on layer (9)	 MSMG3
Average number of tracks per gCell 6.86	 on layer (10)	 MSMG4
Average number of tracks per gCell 6.86	 on layer (11)	 MSMG5
Average number of tracks per gCell 3.44	 on layer (12)	 MG1
Average number of tracks per gCell 3.43	 on layer (13)	 MG2
Number of gCells = 131300
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used  153  Alloctr  155  Proc 2055 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    5  Alloctr    6  Proc    0 
[End of Build Data] Total (MB): Used  153  Alloctr  155  Proc 2055 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  185  Alloctr  187  Proc 2055 
Information: Using 8 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Initial Routing] Total (MB): Used  191  Alloctr  193  Proc 2055 
Initial. Routing result:
Initial. Both Dirs: Overflow =   411 Max = 3 GRCs =   503 (2.49%)
Initial. H routing: Overflow =   185 Max = 3 (GRCs =  3) GRCs =   296 (2.93%)
Initial. V routing: Overflow =   226 Max = 3 (GRCs =  2) GRCs =   207 (2.05%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT1      Overflow =   185 Max = 3 (GRCs =  3) GRCs =   296 (2.93%)
Initial. MINT2      Overflow =   226 Max = 3 (GRCs =  2) GRCs =   207 (2.05%)
Initial. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 61100.25
Initial. Layer M1 wire length = 0.59
Initial. Layer MINT1 wire length = 24395.76
Initial. Layer MINT2 wire length = 27196.82
Initial. Layer MINT3 wire length = 6333.42
Initial. Layer MINT4 wire length = 3173.66
Initial. Layer MINT5 wire length = 0.00
Initial. Layer MSMG1 wire length = 0.00
Initial. Layer MSMG2 wire length = 0.00
Initial. Layer MSMG3 wire length = 0.00
Initial. Layer MSMG4 wire length = 0.00
Initial. Layer MSMG5 wire length = 0.00
Initial. Layer MG1 wire length = 0.00
Initial. Layer MG2 wire length = 0.00
Initial. Total Number of Contacts = 54116
Initial. Via V1_0 count = 26240
Initial. Via VINT1_0 count = 25264
Initial. Via VINT2_0 count = 2033
Initial. Via VINT3_0 count = 579
Initial. Via VINT4_0 count = 0
Initial. Via VINT5_0 count = 0
Initial. Via VSMG1_0 count = 0
Initial. Via VSMG2_0 count = 0
Initial. Via VSMG3_0 count = 0
Initial. Via VSMG4_0 count = 0
Initial. Via VSMG5_0 count = 0
Initial. Via VG1_0 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  191  Alloctr  193  Proc 2055 
phase1. Routing result:
phase1. Both Dirs: Overflow =     1 Max = 1 GRCs =     1 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT2      Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase1. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 61168.47
phase1. Layer M1 wire length = 0.59
phase1. Layer MINT1 wire length = 24057.26
phase1. Layer MINT2 wire length = 26682.25
phase1. Layer MINT3 wire length = 6747.85
phase1. Layer MINT4 wire length = 3680.52
phase1. Layer MINT5 wire length = 0.00
phase1. Layer MSMG1 wire length = 0.00
phase1. Layer MSMG2 wire length = 0.00
phase1. Layer MSMG3 wire length = 0.00
phase1. Layer MSMG4 wire length = 0.00
phase1. Layer MSMG5 wire length = 0.00
phase1. Layer MG1 wire length = 0.00
phase1. Layer MG2 wire length = 0.00
phase1. Total Number of Contacts = 54501
phase1. Via V1_0 count = 26239
phase1. Via VINT1_0 count = 25242
phase1. Via VINT2_0 count = 2271
phase1. Via VINT3_0 count = 749
phase1. Via VINT4_0 count = 0
phase1. Via VINT5_0 count = 0
phase1. Via VSMG1_0 count = 0
phase1. Via VSMG2_0 count = 0
phase1. Via VSMG3_0 count = 0
phase1. Via VSMG4_0 count = 0
phase1. Via VSMG5_0 count = 0
phase1. Via VG1_0 count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used   43  Alloctr   43  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  191  Alloctr  193  Proc 2055 

Congestion utilization per direction:
Average vertical track utilization   = 20.41 %
Peak    vertical track utilization   = 80.00 %
Average horizontal track utilization = 18.14 %
Peak    horizontal track utilization = 58.33 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -2  Alloctr   -1  Proc    0 
[GR: Done] Total (MB): Used  189  Alloctr  191  Proc 2055 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[GR: Done] Stage (MB): Used  184  Alloctr  185  Proc   32 
[GR: Done] Total (MB): Used  189  Alloctr  191  Proc 2055 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Global Routing] Stage (MB): Used   31  Alloctr   31  Proc   32 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 2055 
Using per-layer congestion maps for congestion reduction.
Information: 0.00% of design has horizontal routing density above target_routing_density of 0.80.
Information: 5.94% of design has vertical routing density above target_routing_density of 0.80.
Running placement using 8 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.90. (PLACE-027)
coarse place 100% done.
Information: Reducing cell density for 9.7% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.51 to 0.52. (PLACE-030)
Information: Coarse placer weighted wire length estimate = 6.29336e+07
Information: The RC mode used is VR for design 'CORTEXM0DS'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7517, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 7517, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
ORB: timingScenario mode_norm.worst_low.RCmax timingCorner mode_norm.worst_low.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
ORB: Nominal = 0.005783  Design MT = inf  Target = 0.046265 (8.000 nominal)  MaxRC = 0.020135
eLpp: using low effort
Warning: turning eLpp off because no active dynamic power scenarios were found
Start transferring placement data.
Information: Automatic timing control is enabled.
DTDP placement: scenario=mode_norm.worst_low.RCmax
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.90. (PLACE-027)
coarse place 42% done.
coarse place 50% done.
coarse place 58% done.
coarse place 67% done.
coarse place 75% done.
coarse place 83% done.
coarse place 92% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 5.6104e+07
Completed Timing-driven placement, Elapsed time =   0: 0: 7 
Moved 7450 out of 7451 cells, ratio = 0.999866
Total displacement = 37705.808594(um)
Max displacement = 29.228001(um), HFSINV_1797_192 (33.409000, 44.050999, 0) => (57.754002, 49.189999, 6)
Displacement histogram:
  0 ~  10% cells displacement <=      1.69(um)
  0 ~  20% cells displacement <=      2.54(um)
  0 ~  30% cells displacement <=      3.28(um)
  0 ~  40% cells displacement <=      4.02(um)
  0 ~  50% cells displacement <=      4.86(um)
  0 ~  60% cells displacement <=      5.54(um)
  0 ~  70% cells displacement <=      6.32(um)
  0 ~  80% cells displacement <=      7.26(um)
  0 ~  90% cells displacement <=      8.70(um)
  0 ~ 100% cells displacement <=     29.23(um)
----------------------------------------------------------------
DFT: number of valid scan chains : 1
DFT: number of failed scan chains : 0
DFT: repartition_method: physical_aware
DFT: reordering_method: timing_friendly
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/place_opt.design'. (TIM-125)
Information: Design Average RC for design CORTEXM0DS  (NEX-011)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.093816 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 44.845238 ohm/um, via_r = 3.722334 ohm/cut, c = 0.088404 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'CORTEXM0DS'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7517, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 7517, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Information: The RC mode used is VR for design 'CORTEXM0DS'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 10877, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 10877, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running DFT optimization using 8 thread(s)
DFT: pre-opt wirelength:  3158.642000
DFT: post-opt wirelength: 2129.482000
DFT: Timing on scan path is likely to be met after proper buffering.
DFT: number of valid scan chains : 1
DFT: number of failed scan chains : 0
Fixing logic constant
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Current block utilization is '0.50930', effective utilization is '0.50932'. (OPT-055)
chip utilization before DTDP: 0.51
Start Timing-driven placement

Placement Options:
Effort:                        high_effort         
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             high                

Printing options for 'place.coarse.*' (non-default only)
place.coarse.auto_density_control                       :	 true                
place.coarse.continue_on_missing_scandef                :	 false               
place.coarse.enhanced_auto_density_control              :	 false               
place.coarse.icg_auto_bound                             :	 false               
place.coarse.pin_density_aware                          :	 false               

Start transferring placement data.
Completed transferring placement data.
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Snapped 7450 standard cells to the nearest  cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 2023 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :	 on                  
global.effort_level                                     :	 medium              
global.export_soft_congestion_maps                      :	 false               
global.force_full_effort                                :	 false               
global.macro_boundary_track_utilization                 :	 100                 
global.macro_corner_track_utilization                   :	 100                 
global.timing_driven                                    :	 false               

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MINT5
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used  143  Alloctr  143  Proc   32 
[End of Read DB] Total (MB): Used  148  Alloctr  149  Proc 2055 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,76.74,77.57)
Number of routing layers = 13
layer M1, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT1, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT2, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT3, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT4, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT5, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MSMG1, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG2, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG3, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG4, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG5, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MG1, dir Hor, min width = 0.112, min space = 0.112 pitch = 0.224
layer MG2, dir Ver, min width = 0.112, min space = 0.112 pitch = 0.224
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  148  Alloctr  150  Proc 2055 
Net statistics:
Total number of nets     = 7519
Number of nets to route  = 7488
31 nets are fully connected,
 of which 31 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    2  Alloctr    3  Proc    0 
[End of Build All Nets] Total (MB): Used  151  Alloctr  153  Proc 2055 
Average gCell capacity  0.16	 on layer (1)	 M1
Average gCell capacity  10.50	 on layer (2)	 MINT1
Average gCell capacity  9.78	 on layer (3)	 MINT2
Average gCell capacity  11.76	 on layer (4)	 MINT3
Average gCell capacity  9.78	 on layer (5)	 MINT4
Average gCell capacity  11.76	 on layer (6)	 MINT5
Average gCell capacity  5.38	 on layer (7)	 MSMG1
Average gCell capacity  0.00	 on layer (8)	 MSMG2
Average gCell capacity  0.00	 on layer (9)	 MSMG3
Average gCell capacity  0.00	 on layer (10)	 MSMG4
Average gCell capacity  0.00	 on layer (11)	 MSMG5
Average gCell capacity  0.00	 on layer (12)	 MG1
Average gCell capacity  0.00	 on layer (13)	 MG2
Average number of tracks per gCell 12.00	 on layer (1)	 M1
Average number of tracks per gCell 12.01	 on layer (2)	 MINT1
Average number of tracks per gCell 12.00	 on layer (3)	 MINT2
Average number of tracks per gCell 12.01	 on layer (4)	 MINT3
Average number of tracks per gCell 12.00	 on layer (5)	 MINT4
Average number of tracks per gCell 12.01	 on layer (6)	 MINT5
Average number of tracks per gCell 6.86	 on layer (7)	 MSMG1
Average number of tracks per gCell 6.86	 on layer (8)	 MSMG2
Average number of tracks per gCell 6.86	 on layer (9)	 MSMG3
Average number of tracks per gCell 6.86	 on layer (10)	 MSMG4
Average number of tracks per gCell 6.86	 on layer (11)	 MSMG5
Average number of tracks per gCell 3.44	 on layer (12)	 MG1
Average number of tracks per gCell 3.43	 on layer (13)	 MG2
Number of gCells = 131300
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used  153  Alloctr  155  Proc 2055 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    5  Alloctr    6  Proc    0 
[End of Build Data] Total (MB): Used  153  Alloctr  155  Proc 2055 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  185  Alloctr  187  Proc 2055 
Information: Using 8 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Initial Routing] Total (MB): Used  191  Alloctr  193  Proc 2055 
Initial. Routing result:
Initial. Both Dirs: Overflow =   418 Max = 3 GRCs =   522 (2.58%)
Initial. H routing: Overflow =   207 Max = 3 (GRCs =  6) GRCs =   317 (3.14%)
Initial. V routing: Overflow =   211 Max = 3 (GRCs =  2) GRCs =   205 (2.03%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT1      Overflow =   207 Max = 3 (GRCs =  6) GRCs =   317 (3.14%)
Initial. MINT2      Overflow =   211 Max = 3 (GRCs =  2) GRCs =   205 (2.03%)
Initial. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 54634.73
Initial. Layer M1 wire length = 4.34
Initial. Layer MINT1 wire length = 20785.20
Initial. Layer MINT2 wire length = 24199.88
Initial. Layer MINT3 wire length = 6234.80
Initial. Layer MINT4 wire length = 3399.51
Initial. Layer MINT5 wire length = 10.99
Initial. Layer MSMG1 wire length = 0.00
Initial. Layer MSMG2 wire length = 0.00
Initial. Layer MSMG3 wire length = 0.00
Initial. Layer MSMG4 wire length = 0.00
Initial. Layer MSMG5 wire length = 0.00
Initial. Layer MG1 wire length = 0.00
Initial. Layer MG2 wire length = 0.00
Initial. Total Number of Contacts = 52881
Initial. Via V1_0 count = 25768
Initial. Via VINT1_0 count = 24282
Initial. Via VINT2_0 count = 2167
Initial. Via VINT3_0 count = 660
Initial. Via VINT4_0 count = 4
Initial. Via VINT5_0 count = 0
Initial. Via VSMG1_0 count = 0
Initial. Via VSMG2_0 count = 0
Initial. Via VSMG3_0 count = 0
Initial. Via VSMG4_0 count = 0
Initial. Via VSMG5_0 count = 0
Initial. Via VG1_0 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  191  Alloctr  193  Proc 2055 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 54731.73
phase1. Layer M1 wire length = 4.34
phase1. Layer MINT1 wire length = 20608.54
phase1. Layer MINT2 wire length = 23775.97
phase1. Layer MINT3 wire length = 6510.61
phase1. Layer MINT4 wire length = 3821.27
phase1. Layer MINT5 wire length = 10.99
phase1. Layer MSMG1 wire length = 0.00
phase1. Layer MSMG2 wire length = 0.00
phase1. Layer MSMG3 wire length = 0.00
phase1. Layer MSMG4 wire length = 0.00
phase1. Layer MSMG5 wire length = 0.00
phase1. Layer MG1 wire length = 0.00
phase1. Layer MG2 wire length = 0.00
phase1. Total Number of Contacts = 53236
phase1. Via V1_0 count = 25763
phase1. Via VINT1_0 count = 24256
phase1. Via VINT2_0 count = 2384
phase1. Via VINT3_0 count = 829
phase1. Via VINT4_0 count = 4
phase1. Via VINT5_0 count = 0
phase1. Via VSMG1_0 count = 0
phase1. Via VSMG2_0 count = 0
phase1. Via VSMG3_0 count = 0
phase1. Via VSMG4_0 count = 0
phase1. Via VSMG5_0 count = 0
phase1. Via VG1_0 count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used   42  Alloctr   43  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  191  Alloctr  193  Proc 2055 

Congestion utilization per direction:
Average vertical track utilization   = 18.83 %
Peak    vertical track utilization   = 88.89 %
Average horizontal track utilization = 16.61 %
Peak    horizontal track utilization = 58.33 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -2  Alloctr   -1  Proc    0 
[GR: Done] Total (MB): Used  189  Alloctr  191  Proc 2055 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[GR: Done] Stage (MB): Used  184  Alloctr  185  Proc   32 
[GR: Done] Total (MB): Used  189  Alloctr  191  Proc 2055 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Global Routing] Stage (MB): Used   31  Alloctr   31  Proc   32 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 2055 
Using per-layer congestion maps for congestion reduction.
Information: 0.00% of design has horizontal routing density above target_routing_density of 0.80.
Information: 5.10% of design has vertical routing density above target_routing_density of 0.80.
Running placement using 8 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.90. (PLACE-027)
coarse place 100% done.
Information: Reducing cell density for 9.8% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.51 to 0.52. (PLACE-030)
Information: Coarse placer weighted wire length estimate = 5.61041e+07
Information: The RC mode used is VR for design 'CORTEXM0DS'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7517, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 7517, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
ORB: timingScenario mode_norm.worst_low.RCmax timingCorner mode_norm.worst_low.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
ORB: Nominal = 0.005783  Design MT = inf  Target = 0.046265 (8.000 nominal)  MaxRC = 0.020135
eLpp: using low effort
Warning: turning eLpp off because no active dynamic power scenarios were found
Start transferring placement data.
Information: Automatic timing control is enabled.
DTDP placement: scenario=mode_norm.worst_low.RCmax
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.90. (PLACE-027)
coarse place 75% done.
coarse place 83% done.
coarse place 92% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 5.64492e+07
Completed Timing-driven placement, Elapsed time =   0: 0: 4 
Moved 7449 out of 7451 cells, ratio = 0.999732
Total displacement = 4008.355957(um)
Max displacement = 4.113000(um), U11312 (60.097000, 53.119999, 0) => (63.637001, 53.693001, 0)
Displacement histogram:
  0 ~  10% cells displacement <=      0.14(um)
  0 ~  20% cells displacement <=      0.22(um)
  0 ~  30% cells displacement <=      0.29(um)
  0 ~  40% cells displacement <=      0.37(um)
  0 ~  50% cells displacement <=      0.45(um)
  0 ~  60% cells displacement <=      0.54(um)
  0 ~  70% cells displacement <=      0.65(um)
  0 ~  80% cells displacement <=      0.79(um)
  0 ~  90% cells displacement <=      1.06(um)
  0 ~ 100% cells displacement <=      4.11(um)
----------------------------------------------------------------
DFT: number of valid scan chains : 1
DFT: number of failed scan chains : 0
DFT: repartition_method: physical_aware
DFT: reordering_method: timing_friendly
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/place_opt.design'. (TIM-125)
Information: Design Average RC for design CORTEXM0DS  (NEX-011)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.093816 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 44.845238 ohm/um, via_r = 3.722334 ohm/cut, c = 0.088404 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'CORTEXM0DS'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7517, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 7517, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The RC mode used is VR for design 'CORTEXM0DS'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 10877, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 10877, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running DFT optimization using 8 thread(s)
DFT: pre-opt wirelength:  2169.195000
DFT: post-opt wirelength: 2124.981000
DFT: Timing on scan path is likely to be met after proper buffering.
DFT: number of valid scan chains : 1
DFT: number of failed scan chains : 0
Fixing logic constant
----------------------------------------------------------------
Running legalize_placement
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Start Legalization
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 100 total shapes.
Layer MINT1: cached 0 shapes out of 0 total shapes.
Layer MINT2: cached 0 shapes out of 0 total shapes.
Cached 4161 vias out of 17081 total vias.

Legalizing Top Level Design CORTEXM0DS ... 
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Information: Creating classic rule checker.
=====> Processed 41 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     5795.46         7451        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
	To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
	To use it, set limit_legality_checks to true.
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (2 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   7451
number of references:                41
number of site rows:                 99
number of locations attempted:   197859
number of locations failed:       28812  (14.6%)

Legality of references at locations:
21 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   704      15238      5273 ( 34.6%)       9081      4422 ( 48.7%)  SDFFSNQ_X1
  1177      18512      1809 (  9.8%)      10272      1556 ( 15.1%)  NAND2_X1
   251       5106      1319 ( 25.8%)       3268      1163 ( 35.6%)  NAND3_X1
   677      11490      1150 ( 10.0%)       5853       971 ( 16.6%)  NOR2_X1
   247       5054      1185 ( 23.4%)       3247       915 ( 28.2%)  NAND4_X1
   137       2725      1164 ( 42.7%)       1927       874 ( 45.4%)  SDFFRNQ_X1
   465       8105       873 ( 10.8%)       4658       649 ( 13.9%)  AOI21_X1
   556       9299       800 (  8.6%)       5070       599 ( 11.8%)  OAI21_X1
   107       2200       455 ( 20.7%)       1216       424 ( 34.9%)  XOR2_X1
    78       1595       412 ( 25.8%)        988       359 ( 36.3%)  NOR3_X1

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    16        408       155 ( 38.0%)        216       141 ( 65.3%)  XNOR2_X1
   137       2725      1164 ( 42.7%)       1927       874 ( 45.4%)  SDFFRNQ_X1
   704      15238      5273 ( 34.6%)       9081      4422 ( 48.7%)  SDFFSNQ_X1
     4         96        31 ( 32.3%)         72        35 ( 48.6%)  FA_X1
    78       1595       412 ( 25.8%)        988       359 ( 36.3%)  NOR3_X1
   251       5106      1319 ( 25.8%)       3268      1163 ( 35.6%)  NAND3_X1
   107       2200       455 ( 20.7%)       1216       424 ( 34.9%)  XOR2_X1
    26        544       113 ( 20.8%)        288        98 ( 34.0%)  NAND2_X2
   247       5054      1185 ( 23.4%)       3247       915 ( 28.2%)  NAND4_X1
    41        840       177 ( 21.1%)        520       152 ( 29.2%)  BUF_X1

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        7451 (60053 total sites)
avg row height over cells:        0.768 um
rms cell displacement:            0.236 um ( 0.31 row height)
rms weighted cell displacement:   0.236 um ( 0.31 row height)
max cell displacement:            0.677 um ( 0.88 row height)
avg cell displacement:            0.208 um ( 0.27 row height)
avg weighted cell displacement:   0.208 um ( 0.27 row height)
number of cells moved:             7450
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U6282 (INV_X1)
  Input location: (58.234,8.026)
  Legal location: (58.816,7.68)
  Displacement:   0.677 um ( 0.88 row height)
Cell: U11342 (INV_X1)
  Input location: (31.933,71.043)
  Legal location: (32.448,70.656)
  Displacement:   0.644 um ( 0.84 row height)
Cell: U5110 (INV_X1)
  Input location: (64.049,48.75)
  Legal location: (63.552,48.384)
  Displacement:   0.617 um ( 0.80 row height)
Cell: U5941 (NOR2_X1)
  Input location: (33.644,22.077)
  Legal location: (33.792,21.504)
  Displacement:   0.592 um ( 0.77 row height)
Cell: U6710 (INV_X1)
  Input location: (57.365,8.027)
  Legal location: (57.024,8.448)
  Displacement:   0.542 um ( 0.71 row height)
Cell: U5825 (INV_X1)
  Input location: (17.408,30.383)
  Legal location: (17.728,29.952)
  Displacement:   0.537 um ( 0.70 row height)
Cell: U11295 (INV_X1)
  Input location: (69.864,59.425)
  Legal location: (69.632,59.904)
  Displacement:   0.532 um ( 0.69 row height)
Cell: U5677 (INV_X1)
  Input location: (23.265,19.706)
  Legal location: (23.104,19.2)
  Displacement:   0.531 um ( 0.69 row height)
Cell: U9035 (NAND3_X1)
  Input location: (36.887,54.959)
  Legal location: (36.48,55.296)
  Displacement:   0.528 um ( 0.69 row height)
Cell: U11266 (INV_X1)
  Input location: (66.114,59.618)
  Legal location: (65.92,59.136)
  Displacement:   0.520 um ( 0.68 row height)

Completed Legalization, Elapsed time =   0: 0: 2 
Moved 7450 out of 7451 cells, ratio = 0.999866
Total displacement = 1713.291016(um)
Max displacement = 0.928000(um), U6282 (58.234001, 8.026000, 0) => (58.816002, 8.448000, 4)
Displacement histogram:
  0 ~  10% cells displacement <=      0.06(um)
  0 ~  20% cells displacement <=      0.10(um)
  0 ~  30% cells displacement <=      0.15(um)
  0 ~  40% cells displacement <=      0.19(um)
  0 ~  50% cells displacement <=      0.22(um)
  0 ~  60% cells displacement <=      0.26(um)
  0 ~  70% cells displacement <=      0.30(um)
  0 ~  80% cells displacement <=      0.35(um)
  0 ~  90% cells displacement <=      0.39(um)
  0 ~ 100% cells displacement <=      0.93(um)
Information: The net parasitics of block CORTEXM0DS are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/place_opt.design'. (TIM-125)
Information: Design Average RC for design CORTEXM0DS  (NEX-011)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.093816 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 44.845238 ohm/um, via_r = 3.722334 ohm/cut, c = 0.088404 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'CORTEXM0DS'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7517, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 7517, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

npo-place-opt optimization Phase 11 Iter  1         0.00        0.00      0.00         0       0.003  37689868.00           0.020       632
Information: The net parasitics of block CORTEXM0DS are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/place_opt.design'. (TIM-125)
Information: Design Average RC for design CORTEXM0DS  (NEX-011)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.093816 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 44.845238 ohm/um, via_r = 3.722334 ohm/cut, c = 0.088404 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (76480 76800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Information: The RC mode used is VR for design 'CORTEXM0DS'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7517, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 7517, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running final optimization step.

npo-place-opt optimization Phase 12 Iter  1        25.98       15.58      0.00         0       0.003  37689868.00           0.021       632
Running GR for RDE Capture
Generating Timing information  
Design  Scenario mode_norm.worst_low.RCmax (Mode mode_norm.worst_low.RCmax Corner mode_norm.worst_low.RCmax)
Estimated unitRes/unitCap :
Layer M1 : Res  46.4286 ohm/um Cap  0.148637 ff/um
Layer MINT1 : Res  46.4286 ohm/um Cap  0.154683 ff/um
Layer MINT2 : Res  46.4286 ohm/um Cap  0.154827 ff/um
Layer MINT3 : Res  46.4286 ohm/um Cap  0.154839 ff/um
Layer MINT4 : Res  46.4286 ohm/um Cap  0.154828 ff/um
Layer MINT5 : Res  46.4286 ohm/um Cap  0.154674 ff/um
Layer MSMG1 : Res  8.03571 ohm/um Cap  0.196653 ff/um
Layer MSMG2 : Res  8.03571 ohm/um Cap  0.184306 ff/um
Layer MSMG3 : Res  8.03571 ohm/um Cap  0.18422 ff/um
Layer MSMG4 : Res  8.03571 ohm/um Cap  0.184207 ff/um
Layer MSMG5 : Res  8.03571 ohm/um Cap  0.184091 ff/um
Layer MG1 : Res  0.892857 ohm/um Cap  0.194736 ff/um
Layer MG2 : Res  0.892857 ohm/um Cap  0.177243 ff/um
Generating Timing information  ... Done
Information: The net parasitics of block CORTEXM0DS are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 1991 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :	 on                  
global.effort_level                                     :	 medium              
global.export_soft_congestion_maps                      :	 false               
global.force_full_effort                                :	 false               
global.macro_boundary_track_utilization                 :	 100                 
global.macro_corner_track_utilization                   :	 100                 
global.timing_driven                                    :	 true                

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MINT5
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used  143  Alloctr  143  Proc    0 
[End of Read DB] Total (MB): Used  148  Alloctr  149  Proc 1991 
Loading timing information to the router from design
Timing information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,76.74,77.57)
Number of routing layers = 13
layer M1, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT1, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT2, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT3, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT4, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT5, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MSMG1, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG2, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG3, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG4, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG5, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MG1, dir Hor, min width = 0.112, min space = 0.112 pitch = 0.224
layer MG2, dir Ver, min width = 0.112, min space = 0.112 pitch = 0.224
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  150  Alloctr  151  Proc 1991 
Net statistics:
Total number of nets     = 7519
Number of nets to route  = 7519
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    2  Alloctr    3  Proc    0 
[End of Build All Nets] Total (MB): Used  153  Alloctr  155  Proc 1991 
Average gCell capacity  0.16	 on layer (1)	 M1
Average gCell capacity  10.51	 on layer (2)	 MINT1
Average gCell capacity  9.78	 on layer (3)	 MINT2
Average gCell capacity  11.76	 on layer (4)	 MINT3
Average gCell capacity  9.78	 on layer (5)	 MINT4
Average gCell capacity  11.76	 on layer (6)	 MINT5
Average gCell capacity  5.38	 on layer (7)	 MSMG1
Average gCell capacity  0.00	 on layer (8)	 MSMG2
Average gCell capacity  0.00	 on layer (9)	 MSMG3
Average gCell capacity  0.00	 on layer (10)	 MSMG4
Average gCell capacity  0.00	 on layer (11)	 MSMG5
Average gCell capacity  0.00	 on layer (12)	 MG1
Average gCell capacity  0.00	 on layer (13)	 MG2
Average number of tracks per gCell 12.00	 on layer (1)	 M1
Average number of tracks per gCell 12.01	 on layer (2)	 MINT1
Average number of tracks per gCell 12.00	 on layer (3)	 MINT2
Average number of tracks per gCell 12.01	 on layer (4)	 MINT3
Average number of tracks per gCell 12.00	 on layer (5)	 MINT4
Average number of tracks per gCell 12.01	 on layer (6)	 MINT5
Average number of tracks per gCell 6.86	 on layer (7)	 MSMG1
Average number of tracks per gCell 6.86	 on layer (8)	 MSMG2
Average number of tracks per gCell 6.86	 on layer (9)	 MSMG3
Average number of tracks per gCell 6.86	 on layer (10)	 MSMG4
Average number of tracks per gCell 6.86	 on layer (11)	 MSMG5
Average number of tracks per gCell 3.44	 on layer (12)	 MG1
Average number of tracks per gCell 3.43	 on layer (13)	 MG2
Number of gCells = 131300
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used  155  Alloctr  156  Proc 1991 
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    5  Alloctr    6  Proc    0 
[End of Build Data] Total (MB): Used  155  Alloctr  157  Proc 1991 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  187  Alloctr  189  Proc 1991 
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Initial Routing] Total (MB): Used  192  Alloctr  194  Proc 1991 
Initial. Routing result:
Initial. Both Dirs: Overflow =   315 Max = 3 GRCs =   323 (1.60%)
Initial. H routing: Overflow =   101 Max = 3 (GRCs =  3) GRCs =   137 (1.36%)
Initial. V routing: Overflow =   214 Max = 3 (GRCs =  4) GRCs =   186 (1.84%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT1      Overflow =   101 Max = 3 (GRCs =  3) GRCs =   137 (1.36%)
Initial. MINT2      Overflow =   213 Max = 3 (GRCs =  4) GRCs =   185 (1.83%)
Initial. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT4      Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
Initial. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MINT1    28.8 4.88 4.28 8.23 7.06 18.6 11.9 6.63 6.13 1.73 1.43 0.11 0.13 0.02
MINT2    26.6 5.56 6.59 8.14 7.34 14.8 7.11 8.11 6.11 2.19 6.00 0.42 0.74 0.17
MINT3    58.2 16.3 12.3 7.09 3.63 2.08 0.20 0.06 0.01 0.00 0.00 0.00 0.00 0.00
MINT4    65.9 14.6 9.78 4.21 2.12 2.13 0.47 0.48 0.17 0.00 0.09 0.01 0.00 0.00
MINT5    95.3 4.35 0.29 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG1    99.9 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG2    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG3    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG4    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG5    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG2      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    82.3 3.59 2.60 2.16 1.58 2.95 1.54 1.20 0.97 0.31 0.59 0.04 0.07 0.01


Initial. Total Wire Length = 55605.39
Initial. Layer M1 wire length = 0.63
Initial. Layer MINT1 wire length = 16452.53
Initial. Layer MINT2 wire length = 21250.85
Initial. Layer MINT3 wire length = 9482.32
Initial. Layer MINT4 wire length = 6496.67
Initial. Layer MINT5 wire length = 1921.62
Initial. Layer MSMG1 wire length = 0.77
Initial. Layer MSMG2 wire length = 0.00
Initial. Layer MSMG3 wire length = 0.00
Initial. Layer MSMG4 wire length = 0.00
Initial. Layer MSMG5 wire length = 0.00
Initial. Layer MG1 wire length = 0.00
Initial. Layer MG2 wire length = 0.00
Initial. Total Number of Contacts = 56537
Initial. Via V1_0 count = 25802
Initial. Via VINT1_0 count = 24061
Initial. Via VINT2_0 count = 4038
Initial. Via VINT3_0 count = 2000
Initial. Via VINT4_0 count = 634
Initial. Via VINT5_0 count = 2
Initial. Via VSMG1_0 count = 0
Initial. Via VSMG2_0 count = 0
Initial. Via VSMG3_0 count = 0
Initial. Via VSMG4_0 count = 0
Initial. Via VSMG5_0 count = 0
Initial. Via VG1_0 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  192  Alloctr  194  Proc 1991 
phase1. Routing result:
phase1. Both Dirs: Overflow =    18 Max = 2 GRCs =    23 (0.11%)
phase1. H routing: Overflow =    18 Max = 2 (GRCs =  8) GRCs =    23 (0.23%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT1      Overflow =    18 Max = 2 (GRCs =  8) GRCs =    23 (0.23%)
phase1. MINT2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MINT1    28.8 5.06 4.43 8.75 7.19 18.4 11.9 6.51 6.60 1.66 0.47 0.05 0.03 0.00
MINT2    26.7 5.44 6.85 8.12 7.13 15.3 7.47 8.65 5.89 2.33 5.99 0.00 0.00 0.00
MINT3    57.3 16.1 12.1 7.75 4.00 2.18 0.29 0.03 0.04 0.00 0.00 0.00 0.00 0.00
MINT4    63.6 14.5 10.6 4.65 2.11 2.80 0.54 0.54 0.34 0.04 0.13 0.00 0.00 0.00
MINT5    93.9 5.32 0.75 0.03 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG1    99.9 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG2    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG3    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG4    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG5    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG2      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    82.0 3.64 2.73 2.29 1.60 3.03 1.59 1.23 1.01 0.32 0.52 0.00 0.00 0.00


phase1. Total Wire Length = 55741.58
phase1. Layer M1 wire length = 0.63
phase1. Layer MINT1 wire length = 15958.22
phase1. Layer MINT2 wire length = 20747.84
phase1. Layer MINT3 wire length = 9716.83
phase1. Layer MINT4 wire length = 7031.20
phase1. Layer MINT5 wire length = 2286.08
phase1. Layer MSMG1 wire length = 0.77
phase1. Layer MSMG2 wire length = 0.00
phase1. Layer MSMG3 wire length = 0.00
phase1. Layer MSMG4 wire length = 0.00
phase1. Layer MSMG5 wire length = 0.00
phase1. Layer MG1 wire length = 0.00
phase1. Layer MG2 wire length = 0.00
phase1. Total Number of Contacts = 57529
phase1. Via V1_0 count = 25797
phase1. Via VINT1_0 count = 24076
phase1. Via VINT2_0 count = 4456
phase1. Via VINT3_0 count = 2341
phase1. Via VINT4_0 count = 857
phase1. Via VINT5_0 count = 2
phase1. Via VSMG1_0 count = 0
phase1. Via VSMG2_0 count = 0
phase1. Via VSMG3_0 count = 0
phase1. Via VSMG4_0 count = 0
phase1. Via VSMG5_0 count = 0
phase1. Via VG1_0 count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:02 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Whole Chip Routing] Stage (MB): Used   43  Alloctr   44  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  192  Alloctr  194  Proc 1991 

Congestion utilization per direction:
Average vertical track utilization   = 19.76 %
Peak    vertical track utilization   = 88.89 %
Average horizontal track utilization = 18.44 %
Peak    horizontal track utilization = 63.89 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -2  Alloctr   -1  Proc    0 
[GR: Done] Total (MB): Used  190  Alloctr  193  Proc 1991 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:02 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[GR: Done] Stage (MB): Used  185  Alloctr  187  Proc    0 
[GR: Done] Total (MB): Used  190  Alloctr  193  Proc 1991 
Updating the database ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:02 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Global Routing] Stage (MB): Used   31  Alloctr   31  Proc    0 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 1991 
time.estimate_sized_nets true
Doing RDE Capture
Information: Freeing timing information from routing. (ZRT-574)
Information: Design CORTEXM0DS has 7519 nets, 7517 global routed, 0 detail routed. (NEX-024)
NEX: gr/dr coup map average coverRate for layer#1: 0.262745
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/place_opt.design'. (TIM-125)
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/place_opt.design'. (TIM-125)
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/place_opt.design'. (TIM-125)
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/place_opt.design'. (TIM-125)
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/place_opt.design'. (TIM-125)
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/place_opt.design'. (TIM-125)
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/place_opt.design'. (TIM-125)
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/place_opt.design'. (TIM-125)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/place_opt.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/place_opt.design (time 0s)

npo-place-opt optimization Phase 13 Iter  1         0.00        0.00      0.00         0       0.003  37689868.00           0.021       632
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

Information: RDE mode is turned on. (TIM-124)
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/place_opt.design'. (TIM-125)
Information: The RC mode used is RDE for design 'CORTEXM0DS'. (NEX-022)
Information: Design Average RC for design CORTEXM0DS  (NEX-011)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.093816 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 44.845238 ohm/um, via_r = 3.722334 ohm/cut, c = 0.088404 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7517, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 7517, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled

Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
npo-place-opt optimization Phase 15 Iter  1         0.00        0.00      0.00         0       0.003  37689868.00           0.022       632
npo-place-opt optimization Phase 15 Iter  2         0.00        0.00      0.00         0       0.003  37689868.00           0.022       632

CCL: Total Usage Adjustment : 1
INFO: Derive row count 25 from GR congestion map (101/4)
INFO: Derive col count 25 from GR congestion map (100/4)
Convert timing mode ...
npo-place-opt optimization Phase 16 Iter  1         0.00        0.00      0.00         0       0.003  37689868.00           0.022       632
Info: place_opt CCD Max prepone offset set to 100.000000 (user unit), Max postpone offset set to 66.666664 (user unit)

************************************************************
* CTS STEP: Useful skew computation
************************************************************

Initial QoR
---------------------------------------------------------------------------------------------
    Design (setup) WNS = -0.010747, TNS = -0.029722, NVP = 6
    Design (hold) WNHS = -0.024193, TNHS = -0.211151, NHVP = 49

    Scenario mode_norm.slow.RCmax (setup) WNS = 50.6123, TNS = 0, NVP = 0
    Scenario mode_norm.worst_low.RCmax (setup) WNS = -10.7471, TNS = -29.7222, NVP = 6
    Scenario mode_norm.fast.RCmin_bc (hold) WNHS = -24.1929, TNHS = -211.151, NHVP = 49
    Scenario mode_norm.slow.RCmax
       Path Group REGOUT  WNS = 50.612331, TNS = 0.000000, NVP = 0
       Path Group HCLK  WNS = 71.144135, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 198.631470, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax
       Path Group REGOUT  WNS = -10.747075, TNS = -15.789509, NVP = 4
       Path Group HCLK  WNS = -8.749247, TNS = -13.932705, NVP = 2
       Path Group REGIN  WNS = 180.998947, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc
       Path Group HCLK  WNHS = -24.192936, TNHS = -211.150631, NHVP = 49
       Path Group REGIN  WNHS = 53.608089, TNHS = 0.000000, NHVP = 0
       Path Group REGOUT  WNHS = 134.114380, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------

CCD-Info: Computing Useful Skew For All Scenarios...
Information: 'mode_norm.worst_low.RCmax' is identified as primary corner for initial clock tree building. (CTS-103)
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: Legalizer's PDC rule check is NOT enabled
Information: Legalizer's advanced rule check is NOT enabled
CCD-Info: Optimizing Useful Skew For All Scenarios...

Final QoR
---------------------------------------------------------------------------------------------
    Design (setup) WNS = -0.010747, TNS = -0.029722, NVP = 6
    Design (hold) WNHS = -0.024193, TNHS = -0.211151, NHVP = 49

    Scenario mode_norm.slow.RCmax (setup) WNS = 50.6123, TNS = 0, NVP = 0
    Scenario mode_norm.worst_low.RCmax (setup) WNS = -10.7471, TNS = -29.7222, NVP = 6
    Scenario mode_norm.fast.RCmin_bc (hold) WNHS = -24.1929, TNHS = -211.151, NHVP = 49
    Scenario mode_norm.slow.RCmax
       Path Group REGOUT  WNS = 50.612331, TNS = 0.000000, NVP = 0
       Path Group HCLK  WNS = 71.144135, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 198.631470, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax
       Path Group REGOUT  WNS = -10.747075, TNS = -15.789509, NVP = 4
       Path Group HCLK  WNS = -8.749247, TNS = -13.932705, NVP = 2
       Path Group REGIN  WNS = 180.998947, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc
       Path Group HCLK  WNHS = -24.192936, TNHS = -211.150631, NHVP = 49
       Path Group REGIN  WNHS = 53.608089, TNHS = 0.000000, NHVP = 0
       Path Group REGOUT  WNHS = 134.114380, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------

CCD-Info: Useful Skew Computation found no predictable timing improvement after CTS
CCD-Info: Useful Skew Optimization NOT committed
CTS: CPUTIME for useful skew computation: 00:00:08.45u 00:00:00.20s 00:00:02.69e: 
npo-place-opt optimization Phase 16 Iter  2         0.00        0.00      0.00         0       0.003  37689868.00           0.023       648
npo-place-opt optimization Phase 16 Iter  3         0.00        0.00      0.00         0       0.003  37707272.00           0.023       648
npo-place-opt optimization Phase 16 Iter  4         0.00        0.00      0.00         0       0.003  37707272.00           0.023       648
npo-place-opt optimization Phase 16 Iter  5         0.00        0.00      0.00         0       0.003  37707272.00           0.023       648
Info: place_opt CCD Max prepone offset set to 200.000000 (user unit), Max postpone offset set to 133.333328 (user unit)

************************************************************
* CTS STEP: Useful skew computation
************************************************************

Initial QoR
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 0.002070, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.024193, TNHS = -0.212208, NHVP = 50

    Scenario mode_norm.slow.RCmax (setup) WNS = 55.1709, TNS = 0, NVP = 0
    Scenario mode_norm.worst_low.RCmax (setup) WNS = 2.07031, TNS = 0, NVP = 0
    Scenario mode_norm.fast.RCmin_bc (hold) WNHS = -24.1929, TNHS = -212.208, NHVP = 50
    Scenario mode_norm.slow.RCmax
       Path Group REGOUT  WNS = 55.170895, TNS = 0.000000, NVP = 0
       Path Group HCLK  WNS = 75.702698, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 198.631470, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax
       Path Group REGOUT  WNS = 2.070308, TNS = 0.000000, NVP = 0
       Path Group HCLK  WNS = 4.525900, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 180.998947, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc
       Path Group HCLK  WNHS = -24.192936, TNHS = -212.208035, NHVP = 50
       Path Group REGIN  WNHS = 53.608089, TNHS = 0.000000, NHVP = 0
       Path Group REGOUT  WNHS = 134.114380, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------

CCD-Info: Computing Useful Skew For All Scenarios...
Information: 'mode_norm.worst_low.RCmax' is identified as primary corner for initial clock tree building. (CTS-103)
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: Legalizer's PDC rule check is NOT enabled
Information: Legalizer's advanced rule check is NOT enabled
CCD-Info: Optimizing Useful Skew For All Scenarios...

Final QoR
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 0.002070, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.024193, TNHS = -0.212208, NHVP = 50

    Scenario mode_norm.slow.RCmax (setup) WNS = 55.1709, TNS = 0, NVP = 0
    Scenario mode_norm.worst_low.RCmax (setup) WNS = 2.07031, TNS = 0, NVP = 0
    Scenario mode_norm.fast.RCmin_bc (hold) WNHS = -24.1929, TNHS = -212.208, NHVP = 50
    Scenario mode_norm.slow.RCmax
       Path Group REGOUT  WNS = 55.170895, TNS = 0.000000, NVP = 0
       Path Group HCLK  WNS = 75.702698, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 198.631470, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax
       Path Group REGOUT  WNS = 2.070308, TNS = 0.000000, NVP = 0
       Path Group HCLK  WNS = 4.525900, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 180.998947, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc
       Path Group HCLK  WNHS = -24.192936, TNHS = -212.208035, NHVP = 50
       Path Group REGIN  WNHS = 53.608089, TNHS = 0.000000, NHVP = 0
       Path Group REGOUT  WNHS = 134.114380, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------

CCD-Info: Useful Skew Computation found no predictable timing improvement after CTS
CCD-Info: Useful Skew Optimization NOT committed
CTS: CPUTIME for useful skew computation: 00:00:14.71u 00:00:00.16s 00:00:03.59e: 
npo-place-opt optimization Phase 16 Iter  6         0.00        0.00      0.00         0       0.003  37707272.00           0.024       649
npo-place-opt optimization Phase 16 Iter  7         0.00        0.00      0.00         0       0.003  37707272.00           0.024       649
npo-place-opt optimization Phase 16 Iter  8         0.00        0.00      0.00         0       0.003  37707272.00           0.024       649
npo-place-opt optimization Phase 16 Iter  9         0.00        0.00      0.00         0       0.003  37707272.00           0.024       649
npo-place-opt optimization Phase 16 Iter 10         0.00        0.00      0.00         0       0.003  37707272.00           0.024       649
npo-place-opt optimization Phase 16 Iter 11         0.00        0.00      0.00         0       0.003  37707272.00           0.024       649
npo-place-opt optimization Phase 16 Iter 12         0.00        0.00      0.00         0       0.003  37707272.00           0.024       649
npo-place-opt optimization Phase 16 Iter 13         0.00        0.00      0.00         0       0.003  37707272.00           0.024       649
Info: place_opt CCD Max prepone offset set to 300.000000 (user unit), Max postpone offset set to 200.000000 (user unit)

************************************************************
* CTS STEP: Useful skew computation
************************************************************

Initial QoR
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 0.002070, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.024193, TNHS = -0.212208, NHVP = 50

    Scenario mode_norm.slow.RCmax (setup) WNS = 55.1709, TNS = 0, NVP = 0
    Scenario mode_norm.worst_low.RCmax (setup) WNS = 2.07031, TNS = 0, NVP = 0
    Scenario mode_norm.fast.RCmin_bc (hold) WNHS = -24.1929, TNHS = -212.208, NHVP = 50
    Scenario mode_norm.slow.RCmax
       Path Group REGOUT  WNS = 55.170895, TNS = 0.000000, NVP = 0
       Path Group HCLK  WNS = 75.702698, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 198.631470, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax
       Path Group REGOUT  WNS = 2.070308, TNS = 0.000000, NVP = 0
       Path Group HCLK  WNS = 4.525900, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 180.998947, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc
       Path Group HCLK  WNHS = -24.192936, TNHS = -212.208035, NHVP = 50
       Path Group REGIN  WNHS = 53.608089, TNHS = 0.000000, NHVP = 0
       Path Group REGOUT  WNHS = 134.114380, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------

CCD-Info: Computing Useful Skew For All Scenarios...
Information: 'mode_norm.worst_low.RCmax' is identified as primary corner for initial clock tree building. (CTS-103)
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: Legalizer's PDC rule check is NOT enabled
Information: Legalizer's advanced rule check is NOT enabled
CCD-Info: Optimizing Useful Skew For All Scenarios...

Final QoR
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 0.002070, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.024193, TNHS = -0.212208, NHVP = 50

    Scenario mode_norm.slow.RCmax (setup) WNS = 55.1709, TNS = 0, NVP = 0
    Scenario mode_norm.worst_low.RCmax (setup) WNS = 2.07031, TNS = 0, NVP = 0
    Scenario mode_norm.fast.RCmin_bc (hold) WNHS = -24.1929, TNHS = -212.208, NHVP = 50
    Scenario mode_norm.slow.RCmax
       Path Group REGOUT  WNS = 55.170895, TNS = 0.000000, NVP = 0
       Path Group HCLK  WNS = 75.702698, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 198.631470, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax
       Path Group REGOUT  WNS = 2.070308, TNS = 0.000000, NVP = 0
       Path Group HCLK  WNS = 4.525900, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 180.998947, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc
       Path Group HCLK  WNHS = -24.192936, TNHS = -212.208035, NHVP = 50
       Path Group REGIN  WNHS = 53.608089, TNHS = 0.000000, NHVP = 0
       Path Group REGOUT  WNHS = 134.114380, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------

CCD-Info: Useful Skew Computation found no predictable timing improvement after CTS
CCD-Info: Useful Skew Optimization NOT committed
CTS: CPUTIME for useful skew computation: 00:00:19.54u 00:00:00.34s 00:00:04.40e: 
npo-place-opt optimization Phase 16 Iter 14         0.00        0.00      0.00         0       0.003  37707272.00           0.025       649

npo-place-opt optimization Phase 17 Iter  1         0.00        0.00      0.00         0       0.003  37707272.00           0.025       649

npo-place-opt optimization Phase 18 Iter  1         0.00        0.00      0.00         0       0.003  37613524.00           0.026       649

npo-place-opt optimization Phase 19 Iter  1         0.00        0.00      0.00         0       0.003  37613524.00           0.026       649

Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
npo-place-opt optimization Phase 20 Iter  1         0.00        0.00      0.00         0       0.003  37613524.00           0.026       649

npo-place-opt optimization Phase 21 Iter  1         0.00        0.00      0.00         0       0.003  37321480.00           0.026       649

npo-place-opt optimization Phase 22 Iter  1         0.00        0.00      0.00         0       0.003  37063728.00           0.026       649
Information: Design Fusion Restructuring targeted 6264 cells out of which 7 are not optimizable. (OPT-800)
Information: Restored 0 timer status, 225 app options, 5 tcl gvars, 0 env vars

Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
npo-place-opt optimization Phase 23 Iter  1         0.00        0.00      0.00         0       0.003  36903180.00           0.027       649
npo-place-opt optimization Phase 23 Iter  2         0.00        0.00      0.00         0       0.003  36903180.00           0.027       649

npo-place-opt optimization Phase 24 Iter  1         0.00        0.00      0.00         0       0.003  36903180.00           0.027       649

Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
npo-place-opt optimization Phase 25 Iter  1         0.00        0.00      0.00         0       0.003  36903180.00           0.027       649

npo-place-opt optimization Phase 26 Iter  1         0.00        0.00      0.00         0       0.003  36880560.00           0.027       649

npo-place-opt optimization Phase 27 Iter  1         0.00        0.00      0.00         0       0.003  36869432.00           0.027       649
npo-place-opt optimization Phase 27 Iter  2         0.00        0.00      0.00         0       0.003  36869432.00           0.027       649

npo-place-opt optimization Phase 28 Iter  1         0.00        0.00      0.00         0       0.003  36869432.00           0.027       649

npo-place-opt optimization Phase 29 Iter  1         0.00        0.00      0.00         0       0.003  36869432.00           0.027       649
Warning: No tie cell is available for constant fixing. (OPT-200)

npo-place-opt optimization Phase 30 Iter  1         0.00        0.00      0.00         0       0.003  36869432.00           0.027       649
Number of feedthrough buffers added 0

npo-place-opt optimization Phase 31 Iter  1         0.00        0.00      0.00         0       0.003  36869432.00           0.027       649
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 100 total shapes.
Layer MINT1: cached 0 shapes out of 0 total shapes.
Layer MINT2: cached 0 shapes out of 0 total shapes.
Cached 4161 vias out of 17081 total vias.

Legalizing Top Level Design CORTEXM0DS ... 
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Information: Creating classic rule checker.
=====> Processed 45 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     5795.46         7313        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   7313
number of references:                45
number of site rows:                 99
number of locations attempted:   169670
number of locations failed:       19441  (11.5%)

Legality of references at locations:
24 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   704      11678      3622 ( 31.0%)       5697      2341 ( 41.1%)  SDFFSNQ_X1
  1147      16563      1549 (  9.4%)       8522      1128 ( 13.2%)  NAND2_X1
   246       4323       996 ( 23.0%)       2637       819 ( 31.1%)  NAND3_X1
   247       4398       936 ( 21.3%)       2639       669 ( 25.4%)  NAND4_X1
   683      10226       862 (  8.4%)       5118       624 ( 12.2%)  NOR2_X1
   137       2253       883 ( 39.2%)       1439       515 ( 35.8%)  SDFFRNQ_X1
   565       8946       711 (  7.9%)       4717       413 (  8.8%)  OAI21_X1
   456       7215       636 (  8.8%)       4017       395 (  9.8%)  AOI21_X1
    87       1488       310 ( 20.8%)        904       237 ( 26.2%)  NOR4_X1
   105       1816       231 ( 12.7%)        840       187 ( 22.3%)  XOR2_X1

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   137       2253       883 ( 39.2%)       1439       515 ( 35.8%)  SDFFRNQ_X1
   704      11678      3622 ( 31.0%)       5697      2341 ( 41.1%)  SDFFSNQ_X1
     4         64        18 ( 28.1%)         48        17 ( 35.4%)  FA_X1
    11        183        45 ( 24.6%)         71        24 ( 33.8%)  CLKBUF_X1
   246       4323       996 ( 23.0%)       2637       819 ( 31.1%)  NAND3_X1
    18        360        66 ( 18.3%)         64        44 ( 68.8%)  XNOR2_X1
    87       1488       310 ( 20.8%)        904       237 ( 26.2%)  NOR4_X1
   247       4398       936 ( 21.3%)       2639       669 ( 25.4%)  NAND4_X1
     2         48         7 ( 14.6%)          8         5 ( 62.5%)  OR3_X2
    76       1276       253 ( 19.8%)        701       146 ( 20.8%)  NOR3_X1

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        7313 (59321 total sites)
avg row height over cells:        0.768 um
rms cell displacement:            0.077 um ( 0.10 row height)
rms weighted cell displacement:   0.077 um ( 0.10 row height)
max cell displacement:            0.960 um ( 1.25 row height)
avg cell displacement:            0.013 um ( 0.02 row height)
avg weighted cell displacement:   0.013 um ( 0.02 row height)
number of cells moved:              479
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: SGI120_11238 (NAND2_X1)
  Input location: (51.136,46.848)
  Legal location: (50.176,46.848)
  Displacement:   0.960 um ( 1.25 row height)
Cell: SGI135_11284 (NAND2_X1)
  Input location: (67.008,45.312)
  Legal location: (66.432,44.544)
  Displacement:   0.960 um ( 1.25 row height)
Cell: U8840 (AOI22_X1)
  Input location: (42.816,36.096)
  Legal location: (41.92,36.096)
  Displacement:   0.896 um ( 1.17 row height)
Cell: SGI126_11483 (NAND2_X1)
  Input location: (32.832,36.096)
  Legal location: (31.936,36.096)
  Displacement:   0.896 um ( 1.17 row height)
Cell: U9395 (NAND4_X1)
  Input location: (25.28,65.28)
  Legal location: (24.384,65.28)
  Displacement:   0.896 um ( 1.17 row height)
Cell: SGI66_11413 (INV_X1)
  Input location: (38.464,45.312)
  Legal location: (38.016,44.544)
  Displacement:   0.889 um ( 1.16 row height)
Cell: SGI136_11285 (NAND2_X1)
  Input location: (67.008,45.312)
  Legal location: (66.688,44.544)
  Displacement:   0.832 um ( 1.08 row height)
Cell: U11577 (NOR4_X1)
  Input location: (23.232,65.28)
  Legal location: (22.4,65.28)
  Displacement:   0.832 um ( 1.08 row height)
Cell: SGI169_11328 (NAND2_X1)
  Input location: (32.064,56.064)
  Legal location: (31.232,56.064)
  Displacement:   0.832 um ( 1.08 row height)
Cell: SGI64_11411 (NAND2_X1)
  Input location: (38.464,45.312)
  Legal location: (38.208,44.544)
  Displacement:   0.810 um ( 1.05 row height)

Information: The net parasitics of block CORTEXM0DS are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/place_opt.design'. (TIM-125)
Information: The RC mode used is RDE for design 'CORTEXM0DS'. (NEX-022)
Information: Design Average RC for design CORTEXM0DS  (NEX-011)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.093795 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.088397 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7379, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 7379, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled

npo-place-opt optimization Phase 32 Iter  1         1.40        1.24      0.00         0       0.003  36869432.00           0.028       649

CCL: Total Usage Adjustment : 1
INFO: Derive row count 25 from GR congestion map (101/4)
INFO: Derive col count 25 from GR congestion map (100/4)
Convert timing mode ...
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
npo-place-opt optimization Phase 33 Iter  1         1.40        1.24      0.00         0       0.003  36869432.00           0.028       649
npo-place-opt optimization Phase 33 Iter  2         1.40        1.24      0.00         0       0.003  36869432.00           0.028       649
npo-place-opt optimization Phase 33 Iter  3         1.40        1.24      0.00         0       0.003  36869432.00           0.028       649
npo-place-opt optimization Phase 33 Iter  4         1.40        1.24      0.00         0       0.003  36869432.00           0.028       649
npo-place-opt optimization Phase 33 Iter  5         0.00        0.00      0.00         0       0.003  36879192.00           0.029       649

Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
npo-place-opt optimization Phase 34 Iter  1         0.00        0.00      0.00         0       0.003  36879192.00           0.029       649
npo-place-opt optimization Phase 34 Iter  2         0.00        0.00      0.00         0       0.003  36879192.00           0.029       649

npo-place-opt optimization Phase 35 Iter  1         0.00        0.00      0.00         0       0.003  36879192.00           0.029       649
npo-place-opt optimization Phase 35 Iter  2         0.00        0.00      0.00         0       0.003  36879192.00           0.029       649

npo-place-opt optimization Phase 36 Iter  1         0.00        0.00      0.00         0       0.003  36879192.00           0.029       649
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 100 total shapes.
Layer MINT1: cached 0 shapes out of 0 total shapes.
Layer MINT2: cached 0 shapes out of 0 total shapes.
Cached 4161 vias out of 17081 total vias.

Legalizing Top Level Design CORTEXM0DS ... 
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Information: Creating classic rule checker.
=====> Processed 45 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     5795.46         7313        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   7313
number of references:                45
number of site rows:                 99
number of locations attempted:   165254
number of locations failed:       18502  (11.2%)

Legality of references at locations:
25 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   704      11550      3551 ( 30.7%)       5561      2268 ( 40.8%)  SDFFSNQ_X1
  1147      15883      1472 (  9.3%)       8346      1033 ( 12.4%)  NAND2_X1
   246       4083       928 ( 22.7%)       2501       749 ( 29.9%)  NAND3_X1
   683       9970       851 (  8.5%)       5030       597 ( 11.9%)  NOR2_X1
   247       4110       831 ( 20.2%)       2503       577 ( 23.1%)  NAND4_X1
   137       2253       857 ( 38.0%)       1415       525 ( 37.1%)  SDFFRNQ_X1
   565       8522       665 (  7.8%)       4605       367 (  8.0%)  OAI21_X1
   456       7063       632 (  8.9%)       3985       386 (  9.7%)  AOI21_X1
    87       1440       288 ( 20.0%)        872       220 ( 25.2%)  NOR4_X1
   105       1776       229 ( 12.9%)        824       187 ( 22.7%)  XOR2_X1

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   137       2253       857 ( 38.0%)       1415       525 ( 37.1%)  SDFFRNQ_X1
   704      11550      3551 ( 30.7%)       5561      2268 ( 40.8%)  SDFFSNQ_X1
     4         64        18 ( 28.1%)         48        17 ( 35.4%)  FA_X1
     2         32         7 ( 21.9%)          8         5 ( 62.5%)  OR3_X2
    18        320        66 ( 20.6%)         64        44 ( 68.8%)  XNOR2_X1
     9        143        33 ( 23.1%)         47        20 ( 42.6%)  CLKBUF_X1
   246       4083       928 ( 22.7%)       2501       749 ( 29.9%)  NAND3_X1
    87       1440       288 ( 20.0%)        872       220 ( 25.2%)  NOR4_X1
   247       4110       831 ( 20.2%)       2503       577 ( 23.1%)  NAND4_X1
    76       1212       236 ( 19.5%)        677       135 ( 19.9%)  NOR3_X1

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        7313 (59341 total sites)
avg row height over cells:        0.768 um
rms cell displacement:            0.009 um ( 0.01 row height)
rms weighted cell displacement:   0.009 um ( 0.01 row height)
max cell displacement:            0.384 um ( 0.50 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                9
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U6155 (NAND2_X1)
  Input location: (53.824,29.184)
  Legal location: (54.208,29.184)
  Displacement:   0.384 um ( 0.50 row height)
Cell: U10581 (NOR2_X1)
  Input location: (17.664,66.816)
  Legal location: (17.344,66.816)
  Displacement:   0.320 um ( 0.42 row height)
Cell: U6702 (NAND3_X1)
  Input location: (54.144,29.184)
  Legal location: (54.464,29.184)
  Displacement:   0.320 um ( 0.42 row height)
Cell: SGI83_11334 (AOI22_X2)
  Input location: (18.176,66.816)
  Legal location: (17.856,66.816)
  Displacement:   0.320 um ( 0.42 row height)
Cell: U10546 (INV_X1)
  Input location: (17.472,66.816)
  Legal location: (17.152,66.816)
  Displacement:   0.320 um ( 0.42 row height)
Cell: SGI84_11335 (NOR2_X1)
  Input location: (17.92,66.816)
  Legal location: (17.6,66.816)
  Displacement:   0.320 um ( 0.42 row height)
Cell: U6701 (NAND2_X1)
  Input location: (54.656,29.184)
  Legal location: (54.848,29.184)
  Displacement:   0.192 um ( 0.25 row height)
Cell: HFSBUF_179_201 (CLKBUF_X12)
  Input location: (53.12,29.184)
  Legal location: (52.928,29.184)
  Displacement:   0.192 um ( 0.25 row height)
Cell: U6700 (NAND2_X1)
  Input location: (54.976,29.184)
  Legal location: (55.104,29.184)
  Displacement:   0.128 um ( 0.17 row height)
Cell: U8800 (AND2_X1)
  Input location: (50.304,67.584)
  Legal location: (50.304,67.584)
  Displacement:   0.000 um ( 0.00 row height)

Information: The net parasitics of block CORTEXM0DS are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/place_opt.design'. (TIM-125)
Information: The RC mode used is RDE for design 'CORTEXM0DS'. (NEX-022)
Information: Design Average RC for design CORTEXM0DS  (NEX-011)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.093795 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.088397 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7379, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 7379, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

npo-place-opt optimization Phase 37 Iter  1         0.00        0.00      0.00         0       0.003  36879192.00           0.029       649

npo-place-opt optimization Phase 38 Iter  1         0.00        0.00      0.00         0       0.003  36879192.00           0.029       649
Number of feedthrough buffers added 0
Enable dominated scenarios

npo-place-opt optimization complete                 0.00        0.00      0.00         0       0.003  36879192.00           0.029       649
Co-efficient Ratio Summary:
4.193423372025  6.578044294322  2.479633653125  7.744187440401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  6.920020800933  9.863627279286  6.078870764085  2.744226041123  8.318234404907
9.699227793953  2.464639071656  1.382374697174  9.387184929619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.876358918112  2.191135103696  3.789184141094  2.700336113216  3.840107864440  3.750224753169  7.663577642299
6.212203834820  7.759684594559  7.862247422665  0.402387877150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  1.183725190997  6.150886408244  5.867897401057  7.173541185364  9.669837699761  7.591506147087
7.632108060136  7.679084184918  9.831318654588  1.878805717928  3.230072343539  1.226270037326  7.050450494780  2.403928173631  6.139852544054  4.100210066110  4.090168589655  4.570934323498  5.624525608820  7.826875953678  4.759252218263
5.409029693247  2.609839773426  0.626146904522  6.381676552919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  0.208476022107  9.584750055450  2.041474187119  3.921188567338  0.650507482345
9.472450987001  3.368483843436  4.897113944598  6.860149044452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  7.331420465224  8.244656553438  3.504510905451  1.682727712888  7.173552918510
9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  3.307208009371  1.017226115023  5.811254766269  5.826746883342  4.349402092435
0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.407563451201  5.562009277518  1.265595124710  0.417405413533  1.833888465081  6.448676537188
4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.764676979434  9.324216938770  4.219075789997  2.300793374135  0.754320130179  1.961437411696  2.781422141418
3.355375093604  9.437901380292  9.136703190897  9.020209608464  9.978471495117  7.467457734047  3.171274721421  9.815920740044  4.331414637138  0.413524984361  6.067896998619  7.452983378613  1.902562024529  5.623413259547  7.269482808696
3.367403103784  7.093641515702  7.411336156476  6.944246976650  5.239565921087  4.802189647382  3.894401463832  4.531610419342  1.605155657803  8.173730247963  2.945153574418  7.540696110015  0.000098417956  5.833790556721  4.754606089445
4.387461656592  1.217863901793  7.505874310467  0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083246462  3.950064138237  3.989102738718  4.029804486752  9.406304196875  2.789970661318  0.723313214657
8.793225751333  8.918114181334  5.103697389543  4.141094870014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473967786224  6.714693840238  7.977345175794  5.095532159611  1.512387470128  7.396911520513
5.512169827835  1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326983131  7.958357387880  5.817113559408  2.343274222627  0.037332705045  0.494809040392
8.173631613985  2.544054410021  0.066110127471  8.589655457074  6.653063562487  8.808820782685  7.253678475913  3.418263540902  7.926377260982  3.652834062614  5.299926038167  6.652103810810  4.022130151365  6.796637502757  0.618681411981
3.446103618147  2.312107158167  5.365776748604  1.822107958456  2.469756204172  7.387119392116  0.867338065048  8.682345947245  8.902409336848  4.394994489711  4.200372086014  9.244646102183  4.051336009534  5.907695219704  1.709631891590
0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567350487  0.705451168271  6.012888717343  3.718510993956  2.708373361785  2.772683894677  5.398904516996  9.532991354067  6.656907409097  9.409701558072  6.136012913139
7.763510075336  9.625254754750  7.417690067198  2.209371201703  1.043513581151  9.666269582673  0.883342434938  3.292435021621  6.918317961214  2.422527731115  9.414242082351  9.141811246969  1.286321302201  9.569283060313  2.585963902480
2.551363135935  9.521353540756  3.451201280412  3.477518126530  0.052200041776  0.313533183387  2.465081644855  7.737188484837  3.112548293680  1.055033867149  7.820597221230  5.316802600833  7.270840830810  7.178451360747  1.109004251474
3.640423276467  6.979434932421  6.938770155119  9.989997230050  8.202625075468  5.030179196142  1.411696278130  3.341418335537  5.155650943790  9.893602913670  5.232853902020  9.208655699105  1.495848646745  7.734046117127  4.721546081592
0.740044433141  4.637138041352  4.984361330991  0.198619745279  8.206103190282  7.924529562340  7.259547726936  3.008696336740  3.103784709364  1.515702741133  9.746784694424  6.976841225214  5.921718380218  9.647381189440  1.463957553161
0.419342160515  5.657803817373  0.247963928727  7.774418754040  1.048505000035  3.317956583378  4.556721475458  7.289445438746  1.656592121786  3.901793750587  7.900775080093  3.986534652243  1.607543296408  5.274429634112  3.831936660490
7.969922502608  3.246462395006  4.138237022122  6.938718402961  9.314242940666  9.096875278996  4.661318072329  4.414657879322  4.787635891811  2.219113510369  9.674329414109  4.270205338516  1.384776306444  0.375029005316  9.766469784229
9.621220116795  0.775967847396  7.786224305671  7.040238797715  0.003284509589  7.059611151237  1.470128739689  2.720513551216  9.827835139826  8.118372519099  0.919386840824  4.586951447647  2.717010738536  4.966980399976  1.759262634708
7.763210639326  6.767907806332  6.983131428863  0.187880581792  8.323007234353  9.122627003732  6.705045049478  0.240392817363  1.613985254405  4.410021006611  3.703314058965  5.457265139881  3.562118180882  0.782684125367  8.475037241826
3.540902792637  7.260982365283  4.062614253867  4.638167665291  9.918747402249  5.051365679662  1.502757061856  2.611981344610  3.618147231210  7.158167536577  9.324547382210  7.958647710450  6.204803038711  9.392115486733  8.065162768234
5.947245890240  9.336848439499  4.489711154902  0.686014924445  2.200010405169  1.909534590768  9.219704170951  2.091590006744  3.546609230842  6.814269005588  6.046652526522  4.824637843931  7.350118370545  1.168270001288  8.717467271851
0.993956270837  3.361785277268  3.894677263765  2.116996953270  7.452994665626  2.309097940979  5.558072613699  3.113139776351  0.072170962525  4.751594741769  3.640875420937  1.101994678836  3.581882266626  9.582672488334  2.434052229243
5.021621714534  7.961214371084  7.731115791913  4.082351114162  8.035616128669  3.802201956928  4.260313258584  4.502480255136  3.135935952135  3.540756345120  4.866355547751  8.126721579705  0.041407331353  3.183386646508  1.644979673718
8.484837434957  8.293680234335  3.867149535125  5.421230731661  0.900762727011  2.330810717845  2.560747110998  5.851474364042  3.276467697943  4.932421693877  3.731052198999  7.230241394747  5.075199803017  9.196141541169  6.278254234141
8.335537515565  0.943790989360  2.913670264254  5.902020920846  4.997847149511  7.746745773404  7.317127472142  1.981592074004  4.433141463713  8.041352498436  4.917800219861  9.745460492486  3.190913092452  9.562349125954  7.726050200869
6.336740310378  4.709364151570  2.741133615647  6.694424697665  0.523956592108  7.480218964738  2.389440146383  2.453161041934  2.160515565780  3.817373024796  6.505636977441  8.754231776626  5.000766631795  6.583377855672  1.475572628944
5.438746165659  2.121786390179  3.750587431046  7.080093398634  3.950985160781  2.396408527442  0.834112383181  1.560490796992  2.502608324646  2.395006413823  0.609031893871  8.402152503290  2.940397209687  5.278995866131  8.072443341465
7.879322478763  5.891811221911  3.510369609637  3.414109427001  4.844388138404  5.006444037502  0.605316976634  5.884229962122  0.116795077596  7.847396778622  7.982580904023  8.797906672194  4.509210005961  1.151236547012  8.739703172051
3.551216982783  5.139826811837  2.519099733344  3.640824458676  0.973162271738  9.438536496698  1.999976175914  8.734708776321  0.639326676790  7.806332698313  4.005772218788  0.581983404176  7.234084212262  7.003731070504  5.049592924039
2.817363161398  5.254405441002  1.006611012747  1.858965545707  4.665306356248  7.880882078268  5.725367847591  3.341826354090  2.792637726098  2.365283406261  7.830776663816  7.665482563640  7.402970805136  5.679661550275  7.061970161198

npo-place-opt final QoR
_______________________
Scenario Mapping Table
1: mode_norm.fast.RCmin
2: mode_norm.fast.RCmin_bc
3: mode_norm.slow.RCmax
4: mode_norm.worst_low.RCmax

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: HCLK
8: FEEDTHROUGH
9: REGIN
10: REGOUT

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    2   1        -          -   0.0000     0.0000      0
    2   2        -          -   0.0000     0.0000      0
    2   3        -          -   0.0000     0.0000      0
    2   4        -          -   0.0000     0.0000      0
    2   5        -          -   0.0000     0.0000      0
    2   6        -          -   0.0000     0.0000      0
    2   7        -          -   0.0000     0.0000      0
    2   8        -          -   0.0000     0.0000      0
    2   9        -          -   0.0000     0.0000      0
    2  10        -          -   0.0000     0.0000      0
    3   1   0.0000     0.0000        -          -      -
    3   2   0.0000     0.0000        -          -      -
    3   3   0.0000     0.0000        -          -      -
    3   4   0.0000     0.0000        -          -      -
    3   5   0.0000     0.0000        -          -      -
    3   6   0.0000     0.0000        -          -      -
    3   7   0.0000     0.0000        -          -      -
    3   8   0.0000     0.0000        -          -      -
    3   9   0.0000     0.0000        -          -      -
    3  10   0.0000     0.0000        -          -      -
    4   1   0.0000     0.0000        -          -      -
    4   2   0.0000     0.0000        -          -      -
    4   3   0.0000     0.0000        -          -      -
    4   4   0.0000     0.0000        -          -      -
    4   5   0.0000     0.0000        -          -      -
    4   6   0.0000     0.0000        -          -      -
    4   7   0.0000     0.0000        -          -      -
    4   8   0.0000     0.0000        -          -      -
    4   9   0.0000     0.0000        -          -      -
    4  10   0.0000     0.0000        -          -      -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -        -          -      -        -          -        - 36879192.0
    2   *        -          -        -      -   0.0000     0.0000      0        -          -        - 36879192.0
    3   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0          -
    4   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0          -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 36879192.0      2916.73       7313         94       1249
--------------------------------------------------------------------------------------------------------------------

npo-place-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
npo-place-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 36879192.0      2916.73       7313

npo-place-opt command complete                CPU:   297 s (  0.08 hr )  ELAPSE:   106 s (  0.03 hr )  MEM-PEAK:   649 MB
npo-place-opt command statistics  CPU=172 sec (0.05 hr) ELAPSED=58 sec (0.02 hr) MEM-PEAK=0.634 GB
Information: The net parasitics of block CORTEXM0DS are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned ON for design 'CORTEXM0DS:CORTEXM0DS/place_opt.design'. (TIM-125)
Information: The RC mode used is RDE for design 'CORTEXM0DS'. (NEX-022)
Information: Crosstalk analysis has been disabled. (TIM-114)
Information: Design Average RC for design CORTEXM0DS  (NEX-011)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.093795 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.088397 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7379, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 7379, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Running auto PG connection. (NDM-099)
##########################################################################################
## Post-place_opt customizations
##########################################################################################
if {[file exists [which $TCL_USER_PLACE_OPT_POST_SCRIPT]]} {
	puts "RM-info: Sourcing [which $TCL_USER_PLACE_OPT_POST_SCRIPT]"
	source -echo $TCL_USER_PLACE_OPT_POST_SCRIPT
} elseif {$TCL_USER_PLACE_OPT_POST_SCRIPT != ""} {
	puts "RM-error:TCL_USER_PLACE_OPT_POST_SCRIPT($TCL_USER_PLACE_OPT_POST_SCRIPT) is invalid. Please correct it."
}
## Spare cell insertion after place_opt (Example: templates/place_opt.spare_cell.tcl)
if {[file exists [which $TCL_USER_SPARE_CELL_POST_SCRIPT]]} {
	puts "RM-info: Sourcing [which $TCL_USER_SPARE_CELL_POST_SCRIPT]"
	source $TCL_USER_SPARE_CELL_POST_SCRIPT
} elseif {$TCL_USER_SPARE_CELL_POST_SCRIPT != ""} {
	puts "RM-error: TCL_USER_SPARE_CELL_POST_SCRIPT($TCL_USER_SPARE_CELL_POST_SCRIPT) is invalid. Please correct it."
}
##########################################################################################
## connect_pg_net
##########################################################################################
if {$TCL_USER_CONNECT_PG_NET_SCRIPT != ""} {
	if {[file exists [which $TCL_USER_CONNECT_PG_NET_SCRIPT]]} {
		puts "RM-info: Sourcing [which $TCL_USER_CONNECT_PG_NET_SCRIPT]"
  		source $TCL_USER_CONNECT_PG_NET_SCRIPT
	} else {
		puts "RM-error: TCL_USER_CONNECT_PG_NET_SCRIPT($TCL_USER_CONNECT_PG_NET_SCRIPT) is invalid. Please correct it."
	}
} else {
	connect_pg_net
}
****************************************
Report : Power/Ground Connection Summary
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:27:37 2019
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 7313/7313
Unconnected nwell pins        7313
Ground net VSS                7313/7313
Unconnected pwell pins        7313
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
## Save block
save_block
Information: Saving block 'CORTEXM0DS:CORTEXM0DS/place_opt.design'
1
##########################################################################################
## Create abstract and frame
##########################################################################################
## Enabled for hierarchical designs; for bottom and intermediate levels of physical hierarchy
if {$DESIGN_STYLE == "hier"} {
	if {$USE_ABSTRACTS_FOR_POWER_ANALYSIS == "true"} {
		set_app_options -name abstract.annotate_power -value true
	}
	if { $PHYSICAL_HIERARCHY_LEVEL == "bottom" } {
	   	create_abstract -read_only
                create_frame -block_all true
	} elseif { $PHYSICAL_HIERARCHY_LEVEL == "intermediate"} {
            if { $ABSTRACT_TYPE_FOR_MPH_BLOCKS == "nested"} { 
                ## Create nested abstract for the intermediate level of physical hierarchy
	   	create_abstract -read_only
                create_frame -block_all true
            } elseif { $ABSTRACT_TYPE_FOR_MPH_BLOCKS == "flattened"} {
                ## Create flattened abstract for the intermediate level of physical hierarchy
                create_abstract -read_only -preserve_block_instances false
                create_frame -block_all true
            }
	}
}
##########################################################################################
## Report and output
##########################################################################################
if {$REPORT_QOR} {source report_qor.tcl}
RM-info: Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/report_qor.tcl

RM-info: Reporting clock tree information and QoR ...

 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
Warning: The scenario mode_norm.fast.RCmin has max transition DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
Warning: The scenario mode_norm.fast.RCmin has max capacitance DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
****************************************
Report : clock qor
        -type summary
        -nosplit
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:27:38 2019
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

===========================================================
==== Summary Reporting for Corner mode_norm.fast.RCmin ====
===========================================================

========================================== Summary Table for Corner mode_norm.fast.RCmin ===========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.fast.RCmin, Scenario: mode_norm.fast.RCmin
HCLK                                    M,D       841      2        0      0.00     30.08      0.00      0.00         0         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        841      2        0      0.00     30.08      0.00      0.00         0         0


Warning: The scenario mode_norm.fast.RCmin_bc has max transition DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
Warning: The scenario mode_norm.fast.RCmin_bc has max capacitance DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
==============================================================
==== Summary Reporting for Corner mode_norm.fast.RCmin_bc ====
==============================================================

========================================= Summary Table for Corner mode_norm.fast.RCmin_bc =========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.fast.RCmin_bc, Scenario: mode_norm.fast.RCmin_bc
HCLK                                    M,D       841      2        0      0.00     30.08      0.00      0.00         0         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        841      2        0      0.00     30.08      0.00      0.00         0         0


===========================================================
==== Summary Reporting for Corner mode_norm.slow.RCmax ====
===========================================================

========================================== Summary Table for Corner mode_norm.slow.RCmax ===========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.slow.RCmax, Scenario: mode_norm.slow.RCmax
HCLK                                    M,D       841      2        0      0.00     30.08      0.00      0.00         0         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        841      2        0      0.00     30.08      0.00      0.00         0         0


================================================================
==== Summary Reporting for Corner mode_norm.worst_low.RCmax ====
================================================================

======================================== Summary Table for Corner mode_norm.worst_low.RCmax ========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.worst_low.RCmax, Scenario: mode_norm.worst_low.RCmax
HCLK                                    M,D       841      2        0      0.00     30.08      0.00      0.00         0         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        841      2        0      0.00     30.08      0.00      0.00         0         0


1
Dispatching command : 'report_clock_qor -type latency -show_paths -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.latency
Dispatching command : 'report_clock_qor -type area -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.cell_area
Dispatching command : 'report_clock_qor -type structure -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.structure
Dispatching command : 'report_clock_qor -type drc_violators -all -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.drc_violators
Dispatching command : 'report_clock_timing -type summary -nosplit -scenarios [get_scenarios]' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_timing
Waiting for all dispatched commands to complete ...
Done.

All command runs are done. Below is the status.

Completed 'report_clock_qor -type latency -show_paths -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.latency'

Completed 'report_clock_qor -type area -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.cell_area'

Completed 'report_clock_qor -type structure -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.structure'

Completed 'report_clock_qor -type drc_violators -all -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.drc_violators'

Completed 'report_clock_timing -type summary -nosplit -scenarios [get_scenarios]' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_timing'

RM-info: Running report_clock_qor -type power ...

RM-info: Reporting timing constraints ...

Dispatching command : 'report_mode -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_mode
Dispatching command : 'report_pvt -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_pvt
Waiting for all dispatched commands to complete ...
Done.

All command runs are done. Below is the status.

Completed 'report_mode -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_mode'

Completed 'report_pvt -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_pvt'

RM-info: Reporting timing and QoR ...

****************************************
Report : qor
        -summary
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:27:48 2019
****************************************
Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
mode_norm.slow.RCmax (Setup)          48.97           0.00              0
mode_norm.worst_low.RCmax (Setup)           0.08           0.00              0
Design             (Setup)             0.08           0.00              0

mode_norm.fast.RCmin_bc (Hold)         -24.19        -213.66             48
Design             (Hold)            -24.19        -213.66             48
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                           2916.73
Cell Area (netlist and physical only):         2916.73
Nets with DRC Violations:        0
1
Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)
****************************************
Report : global timing
        -format { narrow }
        -report_by design
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:27:48 2019
****************************************

No setup violations found.


Hold violations
--------------------------------------------------------------
          Total   reg->reg    in->reg   reg->out    in->out
--------------------------------------------------------------
WNS      -24.19     -24.19       0.00       0.00       0.00
TNS     -213.66    -213.66       0.00       0.00       0.00
NUM          48         48          0          0          0
--------------------------------------------------------------

1
RM-info: Analyzing design violations ...


****************************************
Report : Violation analysis
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:27:48 2019
****************************************

START_CMD: analyze_design_violations CPU:    320 s ( 0.09 hr) ELAPSE:    117 s ( 0.03 hr) MEM-PEAK:   649 Mb Thu Sep 26 23:27:48 2019
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (76480 76800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Design utilization is 0.503278

  Start analyzing SETUP violations.

    No setup violation was found. 

END_CMD: analyze_design_violations CPU:    320 s ( 0.09 hr) ELAPSE:    117 s ( 0.03 hr) MEM-PEAK:   649 Mb Thu Sep 26 23:27:48 2019
****************************************
Report : check_mv_design
        -erc_mode
        -voltage_threshold 0
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:27:48 2019
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 0 warning(s) from check_mv_design. (MV-082)
1
****************************************
Report : check_mv_design
        -power_connectivity
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:27:48 2019
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- PG net rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Power connectivity rule ----------
Warning: PG pin 'u_logic_J6i2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_J6i2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Zei2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Zei2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Gji2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Gji2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Tki2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Tki2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Idk2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Idk2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Wbk2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Wbk2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Tdp2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Tdp2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_K3l2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_K3l2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Hzj2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Hzj2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_A4t2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_A4t2z4_reg/VNW' is unconnected. (MV-005)
Information: Message 'MV-005' limit (20) exceeded. Remainder will be suppressed. The limit can be changed with '-max_message_count' option. (MV-079)
Information: Total 14626 MV-005 violations. (MV-080)

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 14626 warning(s) from check_mv_design. (MV-082)
1
****************************************
Report : check_mv_design
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:27:48 2019
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 0 warning(s) from check_mv_design. (MV-082)
1
Loading cell instances...
Number of Standard Cells: 7313
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 88
Number of VDD Vias: 8664
Number of VDD Terminals: 76
Number of VSS Wires: 88
Number of VSS Vias: 8417
Number of VSS Terminals: 76
**************Verify net VDD connectivity*****************
  Number of floating wires: 13
  Number of floating vias: 0
  Number of floating std cells: 1937
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
**************Verify net VSS connectivity*****************
  Number of floating wires: 14
  Number of floating vias: 0
  Number of floating std cells: 2029
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
{PATH_3_2 PATH_3_9 PATH_3_10 PATH_3_12 PATH_3_15 PATH_3_22 PATH_3_23 PATH_3_25 PATH_3_28 PATH_3_35 PATH_3_36 PATH_3_38 PATH_3_41 PATH_3_48 PATH_3_49 PATH_3_51 PATH_3_54 PATH_3_62 PATH_3_64 PATH_3_67 PATH_3_75 PATH_3_77 PATH_3_80 PATH_3_88 PATH_3_90 PATH_3_93 PATH_3_95}
RM-info: Running report_power ...

RM-info: Reporting design information ...

****************************************
Report : report_utilization
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:27:50 2019
****************************************
Utilization Ratio:			0.5033
Utilization options:
 - Area calculation based on:		site_row of block CORTEXM0DS/place_opt
 - Categories of objects excluded:	hard_macros macro_keepouts soft_macros io_cells hard_blockages 
Total Area:				5795.4632
Total Capacity Area:			5795.4632
Total Area of cells:			2916.7288
Area of excluded objects:
 - hard_macros         :		0.0000
 - macro_keepouts      :		0.0000
 - soft_macros         :		0.0000
 - io_cells            :		0.0000
 - hard_blockages      :		0.0000

Utilization of site-rows with:
 - Site 'unit':				0.5033

0.5033
RM-info: Checking design issues ...

=====> Processed 45 ref cells (0 fillers) from library
RM-info: Reporting units ...

RM-info: Reporting non-default app option settings ...


Running global router for congestion map ...
Info: Set app option 'route.global.deterministic' to on

Generating Timing information  
Design  Scenario mode_norm.slow.RCmax (Mode mode_norm.slow.RCmax Corner mode_norm.slow.RCmax)
Estimated unitRes/unitCap :
Layer M1 : Res  46.4286 ohm/um Cap  0.148637 ff/um
Layer MINT1 : Res  46.4286 ohm/um Cap  0.154683 ff/um
Layer MINT2 : Res  46.4286 ohm/um Cap  0.154827 ff/um
Layer MINT3 : Res  46.4286 ohm/um Cap  0.154839 ff/um
Layer MINT4 : Res  46.4286 ohm/um Cap  0.154828 ff/um
Layer MINT5 : Res  46.4286 ohm/um Cap  0.154674 ff/um
Layer MSMG1 : Res  8.03571 ohm/um Cap  0.196653 ff/um
Layer MSMG2 : Res  8.03571 ohm/um Cap  0.184306 ff/um
Layer MSMG3 : Res  8.03571 ohm/um Cap  0.18422 ff/um
Layer MSMG4 : Res  8.03571 ohm/um Cap  0.184207 ff/um
Layer MSMG5 : Res  8.03571 ohm/um Cap  0.184091 ff/um
Layer MG1 : Res  0.892857 ohm/um Cap  0.194736 ff/um
Layer MG2 : Res  0.892857 ohm/um Cap  0.177243 ff/um
Generating Timing information  ... Done
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 2008 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :	 on                  
global.export_soft_congestion_maps                      :	 false               
global.timing_driven                                    :	 true                

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MINT5
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used  143  Alloctr  143  Proc    0 
[End of Read DB] Total (MB): Used  148  Alloctr  149  Proc 2008 
Loading timing information to the router from design
Timing information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,76.74,77.57)
Number of routing layers = 13
layer M1, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT1, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT2, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT3, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT4, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT5, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MSMG1, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG2, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG3, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG4, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG5, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MG1, dir Hor, min width = 0.112, min space = 0.112 pitch = 0.224
layer MG2, dir Ver, min width = 0.112, min space = 0.112 pitch = 0.224
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  150  Alloctr  151  Proc 2008 
Net statistics:
Total number of nets     = 7381
Number of nets to route  = 7381
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    2  Alloctr    3  Proc    0 
[End of Build All Nets] Total (MB): Used  153  Alloctr  155  Proc 2008 
Average gCell capacity  0.16	 on layer (1)	 M1
Average gCell capacity  10.51	 on layer (2)	 MINT1
Average gCell capacity  9.78	 on layer (3)	 MINT2
Average gCell capacity  11.76	 on layer (4)	 MINT3
Average gCell capacity  9.78	 on layer (5)	 MINT4
Average gCell capacity  11.76	 on layer (6)	 MINT5
Average gCell capacity  5.38	 on layer (7)	 MSMG1
Average gCell capacity  0.00	 on layer (8)	 MSMG2
Average gCell capacity  0.00	 on layer (9)	 MSMG3
Average gCell capacity  0.00	 on layer (10)	 MSMG4
Average gCell capacity  0.00	 on layer (11)	 MSMG5
Average gCell capacity  0.00	 on layer (12)	 MG1
Average gCell capacity  0.00	 on layer (13)	 MG2
Average number of tracks per gCell 12.00	 on layer (1)	 M1
Average number of tracks per gCell 12.01	 on layer (2)	 MINT1
Average number of tracks per gCell 12.00	 on layer (3)	 MINT2
Average number of tracks per gCell 12.01	 on layer (4)	 MINT3
Average number of tracks per gCell 12.00	 on layer (5)	 MINT4
Average number of tracks per gCell 12.01	 on layer (6)	 MINT5
Average number of tracks per gCell 6.86	 on layer (7)	 MSMG1
Average number of tracks per gCell 6.86	 on layer (8)	 MSMG2
Average number of tracks per gCell 6.86	 on layer (9)	 MSMG3
Average number of tracks per gCell 6.86	 on layer (10)	 MSMG4
Average number of tracks per gCell 6.86	 on layer (11)	 MSMG5
Average number of tracks per gCell 3.44	 on layer (12)	 MG1
Average number of tracks per gCell 3.43	 on layer (13)	 MG2
Number of gCells = 131300
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used  154  Alloctr  156  Proc 2008 
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    5  Alloctr    6  Proc    0 
[End of Build Data] Total (MB): Used  155  Alloctr  157  Proc 2008 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc   32 
[End of Blocked Pin Detection] Total (MB): Used  187  Alloctr  189  Proc 2040 
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Initial Routing] Total (MB): Used  192  Alloctr  194  Proc 2040 
Initial. Routing result:
Initial. Both Dirs: Overflow =   408 Max = 3 GRCs =   410 (2.03%)
Initial. H routing: Overflow =   112 Max = 3 (GRCs =  4) GRCs =   169 (1.67%)
Initial. V routing: Overflow =   295 Max = 3 (GRCs = 10) GRCs =   241 (2.39%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT1      Overflow =   112 Max = 3 (GRCs =  4) GRCs =   169 (1.67%)
Initial. MINT2      Overflow =   295 Max = 3 (GRCs = 10) GRCs =   241 (2.39%)
Initial. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MINT1    28.7 4.86 3.92 8.47 6.66 17.9 12.5 6.44 6.44 2.06 1.70 0.11 0.11 0.03
MINT2    26.8 5.15 6.59 7.82 6.96 15.1 7.39 8.04 6.00 2.12 6.18 0.48 0.93 0.30
MINT3    58.4 15.0 12.0 7.90 3.83 2.32 0.30 0.03 0.00 0.00 0.00 0.00 0.00 0.00
MINT4    67.8 14.1 9.25 3.98 1.64 2.27 0.48 0.35 0.06 0.00 0.03 0.00 0.00 0.00
MINT5    96.7 3.09 0.21 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG1    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG2    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG3    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG4    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG5    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG2      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    82.6 3.31 2.51 2.20 1.49 2.95 1.62 1.16 0.98 0.33 0.62 0.05 0.08 0.03


Initial. Total Wire Length = 55921.12
Initial. Layer M1 wire length = 0.63
Initial. Layer MINT1 wire length = 16945.68
Initial. Layer MINT2 wire length = 21726.01
Initial. Layer MINT3 wire length = 9773.71
Initial. Layer MINT4 wire length = 6127.79
Initial. Layer MINT5 wire length = 1347.31
Initial. Layer MSMG1 wire length = 0.00
Initial. Layer MSMG2 wire length = 0.00
Initial. Layer MSMG3 wire length = 0.00
Initial. Layer MSMG4 wire length = 0.00
Initial. Layer MSMG5 wire length = 0.00
Initial. Layer MG1 wire length = 0.00
Initial. Layer MG2 wire length = 0.00
Initial. Total Number of Contacts = 55680
Initial. Via V1_0 count = 25539
Initial. Via VINT1_0 count = 23916
Initial. Via VINT2_0 count = 3868
Initial. Via VINT3_0 count = 1837
Initial. Via VINT4_0 count = 520
Initial. Via VINT5_0 count = 0
Initial. Via VSMG1_0 count = 0
Initial. Via VSMG2_0 count = 0
Initial. Via VSMG3_0 count = 0
Initial. Via VSMG4_0 count = 0
Initial. Via VSMG5_0 count = 0
Initial. Via VG1_0 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  192  Alloctr  194  Proc 2040 
phase1. Routing result:
phase1. Both Dirs: Overflow =    22 Max = 2 GRCs =    27 (0.13%)
phase1. H routing: Overflow =    22 Max = 2 (GRCs =  8) GRCs =    27 (0.27%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT1      Overflow =    22 Max = 2 (GRCs =  8) GRCs =    27 (0.27%)
phase1. MINT2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.9 0.00 0.00 0.03 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MINT1    28.8 5.05 4.16 8.91 6.68 18.0 12.2 6.54 6.67 2.31 0.45 0.04 0.04 0.00
MINT2    26.7 5.18 7.02 7.96 6.79 15.7 7.24 8.68 6.26 2.34 5.96 0.00 0.00 0.00
MINT3    57.3 15.7 11.4 7.63 4.55 2.90 0.35 0.06 0.00 0.00 0.00 0.00 0.00 0.00
MINT4    64.7 14.0 10.2 4.85 2.09 2.50 0.69 0.56 0.18 0.01 0.01 0.00 0.00 0.00
MINT5    94.0 5.36 0.58 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG1    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG2    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG3    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG4    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG5    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG2      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    82.1 3.54 2.61 2.29 1.57 3.06 1.60 1.24 1.02 0.36 0.50 0.00 0.00 0.00


phase1. Total Wire Length = 56086.66
phase1. Layer M1 wire length = 2.34
phase1. Layer MINT1 wire length = 16369.23
phase1. Layer MINT2 wire length = 21024.98
phase1. Layer MINT3 wire length = 9984.48
phase1. Layer MINT4 wire length = 6820.77
phase1. Layer MINT5 wire length = 1884.86
phase1. Layer MSMG1 wire length = 0.00
phase1. Layer MSMG2 wire length = 0.00
phase1. Layer MSMG3 wire length = 0.00
phase1. Layer MSMG4 wire length = 0.00
phase1. Layer MSMG5 wire length = 0.00
phase1. Layer MG1 wire length = 0.00
phase1. Layer MG2 wire length = 0.00
phase1. Total Number of Contacts = 56809
phase1. Via V1_0 count = 25525
phase1. Via VINT1_0 count = 23922
phase1. Via VINT2_0 count = 4352
phase1. Via VINT3_0 count = 2238
phase1. Via VINT4_0 count = 772
phase1. Via VINT5_0 count = 0
phase1. Via VSMG1_0 count = 0
phase1. Via VSMG2_0 count = 0
phase1. Via VSMG3_0 count = 0
phase1. Via VSMG4_0 count = 0
phase1. Via VSMG5_0 count = 0
phase1. Via VG1_0 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  192  Alloctr  194  Proc 2040 
phase2. Routing result:
phase2. Both Dirs: Overflow =     1 Max = 2 GRCs =     1 (0.00%)
phase2. H routing: Overflow =     1 Max = 2 (GRCs =  1) GRCs =     1 (0.01%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT1      Overflow =     1 Max = 2 (GRCs =  1) GRCs =     1 (0.01%)
phase2. MINT2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.9 0.00 0.00 0.03 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MINT1    28.8 5.47 4.63 10.1 8.21 21.2 11.7 5.19 3.89 0.60 0.08 0.00 0.01 0.00
MINT2    26.7 5.15 7.02 7.84 6.79 15.4 7.25 8.64 6.32 2.33 6.51 0.00 0.00 0.00
MINT3    57.1 15.8 11.4 7.65 4.56 2.91 0.35 0.06 0.00 0.00 0.00 0.00 0.00 0.00
MINT4    64.7 14.0 10.2 4.88 2.08 2.53 0.68 0.56 0.19 0.01 0.01 0.00 0.00 0.00
MINT5    94.0 5.39 0.58 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG1    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG2    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG3    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG4    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG5    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG2      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    82.1 3.58 2.65 2.38 1.69 3.28 1.56 1.13 0.81 0.23 0.52 0.00 0.00 0.00


phase2. Total Wire Length = 56086.66
phase2. Layer M1 wire length = 2.34
phase2. Layer MINT1 wire length = 16369.23
phase2. Layer MINT2 wire length = 21024.98
phase2. Layer MINT3 wire length = 9984.48
phase2. Layer MINT4 wire length = 6820.77
phase2. Layer MINT5 wire length = 1884.86
phase2. Layer MSMG1 wire length = 0.00
phase2. Layer MSMG2 wire length = 0.00
phase2. Layer MSMG3 wire length = 0.00
phase2. Layer MSMG4 wire length = 0.00
phase2. Layer MSMG5 wire length = 0.00
phase2. Layer MG1 wire length = 0.00
phase2. Layer MG2 wire length = 0.00
phase2. Total Number of Contacts = 56809
phase2. Via V1_0 count = 25525
phase2. Via VINT1_0 count = 23922
phase2. Via VINT2_0 count = 4352
phase2. Via VINT3_0 count = 2238
phase2. Via VINT4_0 count = 772
phase2. Via VINT5_0 count = 0
phase2. Via VSMG1_0 count = 0
phase2. Via VSMG2_0 count = 0
phase2. Via VSMG3_0 count = 0
phase2. Via VSMG4_0 count = 0
phase2. Via VSMG5_0 count = 0
phase2. Via VG1_0 count = 0
phase2. completed.

Start GR phase 3
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  192  Alloctr  194  Proc 2040 
phase3. Routing result:
phase3. Both Dirs: Overflow =     1 Max = 2 GRCs =     1 (0.00%)
phase3. H routing: Overflow =     1 Max = 2 (GRCs =  1) GRCs =     1 (0.01%)
phase3. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MINT1      Overflow =     1 Max = 2 (GRCs =  1) GRCs =     1 (0.01%)
phase3. MINT2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.9 0.00 0.00 0.03 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MINT1    28.8 5.47 4.63 10.1 8.21 21.2 11.7 5.19 3.89 0.60 0.08 0.00 0.01 0.00
MINT2    26.7 5.15 7.02 7.84 6.79 15.4 7.25 8.64 6.32 2.33 6.51 0.00 0.00 0.00
MINT3    57.1 15.8 11.4 7.65 4.56 2.91 0.35 0.06 0.00 0.00 0.00 0.00 0.00 0.00
MINT4    64.7 14.0 10.2 4.88 2.08 2.53 0.68 0.56 0.19 0.01 0.01 0.00 0.00 0.00
MINT5    94.0 5.39 0.58 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG1    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG2    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG3    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG4    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG5    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG2      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    82.1 3.58 2.65 2.38 1.69 3.28 1.56 1.13 0.81 0.23 0.52 0.00 0.00 0.00


phase3. Total Wire Length = 56086.66
phase3. Layer M1 wire length = 2.34
phase3. Layer MINT1 wire length = 16369.23
phase3. Layer MINT2 wire length = 21024.98
phase3. Layer MINT3 wire length = 9984.48
phase3. Layer MINT4 wire length = 6820.77
phase3. Layer MINT5 wire length = 1884.86
phase3. Layer MSMG1 wire length = 0.00
phase3. Layer MSMG2 wire length = 0.00
phase3. Layer MSMG3 wire length = 0.00
phase3. Layer MSMG4 wire length = 0.00
phase3. Layer MSMG5 wire length = 0.00
phase3. Layer MG1 wire length = 0.00
phase3. Layer MG2 wire length = 0.00
phase3. Total Number of Contacts = 56809
phase3. Via V1_0 count = 25525
phase3. Via VINT1_0 count = 23922
phase3. Via VINT2_0 count = 4352
phase3. Via VINT3_0 count = 2238
phase3. Via VINT4_0 count = 772
phase3. Via VINT5_0 count = 0
phase3. Via VSMG1_0 count = 0
phase3. Via VSMG2_0 count = 0
phase3. Via VSMG3_0 count = 0
phase3. Via VSMG4_0 count = 0
phase3. Via VSMG5_0 count = 0
phase3. Via VG1_0 count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:02 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Whole Chip Routing] Stage (MB): Used   43  Alloctr   44  Proc   32 
[End of Whole Chip Routing] Total (MB): Used  192  Alloctr  194  Proc 2040 

Congestion utilization per direction:
Average vertical track utilization   = 19.63 %
Peak    vertical track utilization   = 80.00 %
Average horizontal track utilization = 17.50 %
Peak    horizontal track utilization = 60.61 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -2  Alloctr   -1  Proc    0 
[GR: Done] Total (MB): Used  190  Alloctr  193  Proc 2040 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:02 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[GR: Done] Stage (MB): Used  185  Alloctr  187  Proc   32 
[GR: Done] Total (MB): Used  190  Alloctr  193  Proc 2040 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[DBOUT] Elapsed real time: 0:00:00 
[DBOUT] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DBOUT] Stage (MB): Used -150  Alloctr -151  Proc    0 
[DBOUT] Total (MB): Used   36  Alloctr   37  Proc 2040 
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:02 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Global Routing] Stage (MB): Used   31  Alloctr   31  Proc   32 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 2040 

****************************************
Report : congestion
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:27:54 2019
****************************************

Layer     |    overflow     |              # GRCs has
Name      |  total  |  max  | overflow (%)      | max overflow
---------------------------------------------------------------
M1        |       0 |     0 |       0  ( 0.00%) |       0
MINT1     |       2 |     2 |       1  ( 0.01%) |       1
MINT2     |       0 |     0 |       0  ( 0.00%) |       0
MINT3     |       0 |     0 |       0  ( 0.00%) |       0
MINT4     |       0 |     0 |       0  ( 0.00%) |       0
MINT5     |       0 |     0 |       0  ( 0.00%) |       0
MSMG1     |       0 |     0 |       0  ( 0.00%) |       0
MSMG2     |       0 |     0 |       0  ( 0.00%) |       0
MSMG3     |       0 |     0 |       0  ( 0.00%) |       0
MSMG4     |       0 |     0 |       0  ( 0.00%) |       0
MSMG5     |       0 |     0 |       0  ( 0.00%) |       0
MG1       |       0 |     0 |       0  ( 0.00%) |       0
MG2       |       0 |     0 |       0  ( 0.00%) |       0
---------------------------------------------------------------
Both Dirs |       2 |     2 |       1  ( 0.00%) |       1
H routing |       2 |     2 |       1  ( 0.01%) |       1
V routing |       0 |     0 |       0  ( 0.00%) |       0

1
To restart the GUI, type 'gui_start'.
RM-info: Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/report_qor.tcl

print_message_info -ids * -summary

Id             Severity         Limit    Occurrences   Suppressed
--------------------------------------------------------------------
CTS-038         Warning             0              4            0
CTS-101     Information             0              6            0
CTS-103     Information             0              6            0
CTS-107     Information             0              6            0
CTS-124     Information             0              1            0
CTS-126     Information             0              1            0
CTS-127     Information             0             10           26
DES-028     Information             0              1            0
EMS-040         Warning             0              1            0
FILE-007    Information             0              2            0
LGL-050         Warning             0             54            0
LNK-040     Information             0              1            0
MV-005          Warning             0             20            0
MV-079      Information             0              1            0
MV-080      Information             0              1            0
MV-082      Information             0              3            0
NDM-099     Information             0              3            0
NEX-011     Information             0             20            0
NEX-017     Information             0             40            0
NEX-022     Information             0             26            0
NEX-024     Information             0              1            0
OPT-055     Information             0              5            0
OPT-200         Warning             0              2            0
OPT-215         Warning             0              3            0
OPT-800     Information             0              1            0
PLACE-027   Information             0              7            0
PLACE-030   Information             0              3            0
POW-005     Information            10              1            0
POW-009         Warning            10              4            0
POW-024     Information            10              2            0
POW-052     Information            10              2            0
PVT-032     Information             0             12            0
SEC-51            Error             0              2            0
TIM-050     Information             0              4            0
TIM-111     Information             0             26            0
TIM-112     Information             0             26            0
TIM-114     Information             0              6            0
TIM-119     Information             0              1            0
TIM-120     Information             0              1            0
TIM-123     Information             0             13            0
TIM-124     Information             0              1            0
TIM-125     Information             0             28            0
TIM-126     Information             0              1            0
TIM-127     Information             0              1            0
UIC-058         Warning             0              4            0
ZRT-444     Information             0              7            0
ZRT-574     Information             0              1            0
ZRT-613     Information             0              2            0

Diagnostics summary: 2 errors, 88 warnings, 280 informationals
echo [date] > place_opt 
exit
Maximum memory usage for this session: 681.93 MB
CPU usage for this session:    315 seconds (  0.09 hours)
Elapsed time for this session:    127 seconds (  0.04 hours)
Thank you for using IC Compiler II.
icc2_shell  -f ./rm_icc2_pnr_scripts/clock_opt_cts.tcl | tee -i logs_icc2/clock_opt_cts.log



                              IC Compiler II (TM)

             Version P-2019.03-SP1 for linux64 - Apr 25, 2019 -SLE

                    Copyright (c) 1988 - 2019 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

##########################################################################################
# Tool: IC Compiler II
# Script: clock_opt_cts.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
source -echo ./rm_setup/icc2_pnr_setup.tcl 
puts "RM-info : Running script [info script]\n"
RM-info : Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_setup/icc2_pnr_setup.tcl

##########################################################################################
# Tool: IC Compiler II
# Script: icc2_pnr_setup.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
source -echo ./rm_setup/icc2_common_setup.tcl 
puts "RM-info : Running script [info script]\n"
RM-info : Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_setup/icc2_common_setup.tcl

set TECH_HOME "/afs/eos.ncsu.edu/lockers/research/ece/wdavis/tech"
set DCRM_RESULTS_DIR "../dcrm/results"
##########################################################################################
# Tool: IC Compiler II
# Script: icc2_common_setup.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
##########################################################################################
## Required variables
## These variables must be correctly filled in for the flow to run properly
##########################################################################################
set DESIGN_NAME 		"CORTEXM0DS" ;# Required; name of the design to be worked on; also used as the block name when scripts save or copy a block
set LIBRARY_SUFFIX		"" ;# Suffix for the design library name ; default is unspecified   
set DESIGN_LIBRARY 		"${DESIGN_NAME}${LIBRARY_SUFFIX}" ;# Name of the design library; default is ${DESIGN_NAME}${LIBRARY_SUFFIX}
set REFERENCE_LIBRARY 		"${TECH_HOME}/ece720/Nangate_15nm_OCL_ICC2_LibPrep_v2014_06/icc2_cell_lib/NanGate_15nm_OCL.ndm"	;# Required; a list of reference libraries for the design library.
;#	for library configuration flow (LIBRARY_CONFIGURATION_FLOW set to true below): 
;#		- specify the list of physical source files to be used for library configuration during create_lib
;# 	for hierarchical designs using bottom-up flows: include subblock design libraries in the list;
;# 	for hierarchical designs using ETMs: include the ETM library in the list.
;# 		- If unpack_rm_dirs.pl is used to create dir structures for hierarchical designs, 
;#		  in order to transition between hierarchical DP and hierarchical PNR flows properly, 
;#		  absolute paths are a requirement.
set COMPRESS_LIBS               "false" ;# Save libs as compressed NDM; only used in DP.
set VERILOG_NETLIST_FILES	"${DCRM_RESULTS_DIR}/${DESIGN_NAME}.mapped.v"	;# Verilog netlist files;
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
set UPF_FILE 			""	;# A UPF file
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
;#          for hierarchical designs using ETMs, load the block upf file
;#          for each sub-block linked to ETM, include the following line in the UPF_FILE 
;#              load_upf block.upf -scope block_instance_name
set UPF_SUPPLEMENTAL_FILE	""      ;# The supplemental UPF file. Only needed if you are running golden UPF flow, in which case, you need both UPF_FILE and this.
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
;#	    If UPF_SUPPLEMENTAL_FILE is specified, scripts assume golden UPF flow. load_upf and save_upf commands will be different.	
set TCL_PARASITIC_SETUP_FILE	""	;# Specify a Tcl script to read in your TLU+ files by using the read_parasitic_tech command;
;# refer to the example in templates/init_design.read_parasitic_tech_example.tcl 
set TCL_MCMM_SETUP_FILE		"${DCRM_RESULTS_DIR}/ICC2_files/${DESIGN_NAME}.MCMM/top.tcl"	;# Specify a Tcl script to create your corners, modes, scenarios and load respective constraints;
;# two examples are provided in templates/: 
;# init_design.mcmm_example.explicit.tcl: provide mode, corner, and scenario constraints; create modes, corners, 
;# and scenarios; source mode, corner, and scenario constraints, respectively 
;# init_design.mcmm_example.auto_expanded.tcl: provide constraints for the scenarios; create modes, corners, 
;# and scenarios; source scenario constraints which are then expanded to associated modes and corners
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
set TECH_FILE 			"${TECH_HOME}/ece720/Nangate_15nm_OCL_Milkyway_v2014_06/FreePDK15.tf" 	;# A technology file; TECH_FILE and TECH_LIB are mutually exclusive ways to specify technology information; 
;# TECH_FILE is recommended, although TECH_LIB is also supported in ICC2 RM. 
set TECH_LIB			""	;# Specify the reference library to be used as a dedicated technology library;
;# as a best practice, please list it as the first library in the REFERENCE_LIBRARY list 
set TECH_LIB_INCLUDES_TECH_SETUP_INFO true 
;# Indicate whether TECH_LIB contains technology setup information such as routing layer direction, offset, 
;# site default, and site symmetry, etc. TECH_LIB may contain this information if loaded during library prep.
;# true|false; this variable is associated with TECH_LIB. 
set TCL_TECH_SETUP_FILE		"init_design.tech_setup.tcl"
;# Specify a TCL script for setting routing layer direction, offset, site default, and site symmetry list, etc.
;# init_design.tech_setup.tcl is the default. Use it as a template or provide your own script.
;# This script will only get sourced if the following conditions are met: 
;# (1) TECH_FILE is specified (2) TECH_LIB is specified && TECH_LIB_INCLUDES_TECH_SETUP_INFO is false 
set ROUTING_LAYER_DIRECTION_OFFSET_LIST "   {M1 vertical 0.0}   {MINT1 horizontal 0.0}   {MINT2 vertical 0.0}   {MINT3 horizontal 0.0}   {MINT4 vertical 0.0}   {MINT5 horizontal 0.0}   {MSMG1 vertical 0.0}   {MSMG2 horizontal 0.0}   {MSMG3 vertical 0.0}   {MSMG4 horizontal 0.0}   {MSMG5 vertical 0.0}   {MG1 horizontal 0.0}   {MG2 vertical 0.0} "
;# Specify the routing layers as well as their direction and offset in a list of space delimited pairs;
;# This variable should be defined for all metal routing layers in technology file;
;# Syntax is "{metal_layer_1 direction offset} {metal_layer_2 direction offset} ...";
;# It is required to at least specify metal layers and directions. Offsets are optional. 
;# Example1 is with offsets specified: "{M1 vertical 0.2} {M2 horizontal 0.0} {M3 vertical 0.2}"
;# Example2 is without offsets specified: "{M1 vertical} {M2 horizontal} {M3 vertical}"
##########################################################################################
## Optional variables
## Specify these variables if the corresponding functions are desired 
##########################################################################################
set DESIGN_LIBRARY_SCALE_FACTOR	"1000"	;# Specify the length precision for the library. Length precision for the design
;# library and its ref libraries must be identical. Tool default is 10000, which
;# implies one unit is one Angstrom or 0.1nm.
set UPF_UPDATE_SUPPLY_SET_FILE	""	;# A UPF file to resolve UPF supply sets
set DEF_FLOORPLAN_FILES		""	;# DEF files which contain the floorplan information;
;# 	for DP: not required
;# 	for PNR: required if INIT_DESIGN_INPUT = ASCII in icc2_pnr_setup.tcl and neither TCL_FLOORPLAN_FILE or 
;#		 initialize_floorplan is used; DEF_FLOORPLAN_FILES and TCL_FLOORPLAN_FILE are mutually exclusive;
;# 	         not required if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM
set DEF_SCAN_FILE		"${DCRM_RESULTS_DIR}/${DESIGN_NAME}.mapped.scandef"	;# A scan DEF file for scan chain information;
;# 	for PNR: not required if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM, as SCANDEF is expected to be loaded already
set DEF_SITE_NAME_PAIRS		{}	;# A list of site name pairs for read_def -convert; 
;# specify site name pairs with from_site first followed by to_site;
;# Example: set DEF_SITE_NAME_PAIRS {{from_site_1 to_site_1} {from_site_2 to_site_2}} 	
set SITE_DEFAULT		""	;# Specify the default site name if there are multiple site defs in the technology file;
;# this is to be used by initialize_floorplan command; example: set SITE_DEFAULT "unit";
;# this is applied in the init_design.tech_setup.tcl script 
set SITE_SYMMETRY_LIST	""		;# Specify a list of site def and its symmetry value;
;# this is to be used by read_def or initialize_floorplan command to control the site symmetry;
;# example: set SITE_SYMMETRY_LIST "{unit Y} {unit1 Y}"; this is applied in the init_design.tech_setup.tcl script 
set MIN_ROUTING_LAYER		"M1"	;# Min routing layer name; normally should be specified; otherwise tool can use all metal layers
set MAX_ROUTING_LAYER		"MINT5"	;# Max routing layer name; normally should be specified; otherwise tool can use all metal layers
set LIBRARY_CONFIGURATION_FLOW	false	;# Set it to true enables library configuration flow which calls the library manager under the hood to generate .nlibs, 
;# save them to disk, and automatically link them to the design.
;# Requires LINK_LIBRARY to be specified with .db files and REFERENCE_LIBRARY to be specified with physical
;# source files for the library configuration flow. Also search_path (in icc2_pnr_setup.tcl) should include paths 
;# to these .db and physical source files.
set LINK_LIBRARY		""	;# Specify .db files;
;# 	for running VC-LP (vc_lp.tcl) and Formality (fm.tcl): required
;# 	for ICC-II without LIBRARY_CONFIGURATION_FLOW enabled: not required
;#	for ICC-II with LIBRARY_CONFIGURATION_FLOW enabled: required; 
;#      	- the .db files specified will be used for the library configuration under the hood during create_lib 
##########################################################################################
## Variables related to flow controls of flat PNR, hierarchical PNR and transition with DP
##########################################################################################
set DESIGN_STYLE		"flat"	;# Specify the design style; flat|hier; default is flat; 
;# specify flat for a totally flat flow (flat PNR for short) and 
;# specify hier for a hierarchical flow (hier PNR for short);
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR: this should set to flat (default)
;#	for DP: not used 
set PHYSICAL_HIERARCHY_LEVEL	"" 	;# Specify the current level of hierarchy for the hierarchical PNR flow; top|intermediate|bottom;
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR and for DP: not used.
set RELEASE_DIR_DP		"" 	;# Specify the release directory of DP RM; 
;# this is where init_design.tcl of PNR flow gets DP RM released libraries;
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR: required if INIT_DESIGN_INPUT = DP_RM_NDM, as init_design.tcl needs to know where DP RM libraries are
;#	for DP: not used 
set RELEASE_LABEL_NAME_DP 	"for_pnr"	
;# Specify the label name of the block in the DP RM released library;
;# this is the label name which init_design.tcl of PNR flow will open. 
set RELEASE_DIR_PNR		"" 	;# Specify the release directory of PNR RM; 
;# this is where the init_design.tcl of hierarchical PNR flow gets the sub-block libraries;	
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR and for DP: not used.
##########################################################################################
## Variables related to REDHAWK ANALYSIS FUSION
##########################################################################################
set REDHAWK_SEARCH_PATH		"" 	;# Required. Search path to the NDM, reference libraries, and etc.
puts "RM-info : Completed script [info script]\n"
RM-info : Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_setup/icc2_common_setup.tcl

########################################################################################## 
## Variables for init_design inputs (used by init_design.tcl)
##########################################################################################
set INIT_DESIGN_INPUT 		"ASCII"	;# Specify one of the 3 options: ASCII | DC_ASCII | DP_RM_NDM; default is ASCII.
;# 1.ASCII: assumes all design input files are ASCII and will read them in individually.
;# 2.DC_ASCII: for design transfer from DC using the write_icc2_files command;
;#   sources ${DCRM_RESULTS_DIR}/${DCRM_FINAL_DESIGN_ICC2}/${DESIGN_NAME}.icc2_script.tcl;
;#   you can change the default of DC_RESULTS_DIR and DCRM_FINAL_DESIGN_ICC2 below;
;#   commonly used in combination with SPG flow (set PLACE_OPT_SPG_FLOW true below)  
;# 3.DP_RM_NDM: if ICC2-DP-RM is completed, you can take its NDM outputs and skip the design creation steps;
;#   for PNR flat (DESIGN_STYLE set to flat), script copies the design library from ICC2-DP-RM release 
;#   area (specified by RELEASE_DIR_DP) and opens design;    
;#   for PNR hier flow (DESIGN_STYLE set to hier), script will either copy design library 
;#   from ICC2-DP-RM release area or in addition to that, copy design library of the child blocks from PNR
;#   release area (specified by RELEASE_DIR_PNR), and then open design.
#set DCRM_RESULTS_DIR  		"./results" ;# used by DC_ASCII to specify DC-RM output directory. Default is results.   
;# (Rhett Davis) Moved this variable to icc2_common_setup.tcl for use with DP flow
set DCRM_FINAL_DESIGN_ICC2 	"ICC2_files" ;# output directory name generated by DC-RM's write_icc2_files command;
;# only valid if you specify DC_ASCII for INIT_DESIGN_INPUT;
;# The directory contains verilog, floorplan, scenario settings, and constraints from DC
;# in a format that IC Compiler II can source.    
set POCV_CORNER_FILE_MAPPING_LIST 	"" ;# a list of corner and its associated POCV file in pairs, as POCV is corner dependant;
;# same corner can have multiple corresponding files;
;# example: set POCV_CORNER_FILE_MAPPING_LIST "{corner1 file1a} {corner1 file1b} {corner2 file2}";
;# in the example, file1a and file1b will be loaded for corner1, file2 will be loaded for corner2.
;# Note: POCV_CORNER_FILE_MAPPING_LIST will take precedence if AOCV_CORNER_TABLE_MAPPING_LIST is also specified
set AOCV_CORNER_TABLE_MAPPING_LIST 	"" ;# a list of corner and its associated AOCV table in pairs, as AOCV is corner dependant;
;# same corner can have multiple corresponding tables;
;# example: set AOCV_CORNER_TABLE_MAPPING_LIST "{corner1 table1a} {corner1 table1b} {corner2 table2}";
;# in the example, table1a and table1b will be loaded for corner1, table2 will be loaded for corner2.
set TCL_PAD_CONSTRAINTS_FILE		"" ;# a Tcl script for your pad constraint commands used by place_io of 
;# templates/init_design.flat_design_planning_example.tcl sourced by init_design.tcl
set TCL_MV_SETUP_FILE			"" ;# a Tcl script placeholder for your MV setup commands,such as create_voltage_area, 
;# placement bound, power switch creation and level shifter insertion, etc;
;# refer to templates/init_design.power_switch_example.tcl for sample commands   
set TCL_PG_CREATION_FILE		"" ;# a Tcl script placeholder for your power ground network creation commands,
;# such as create_pg*, set_pg_strategy, compile_pg, etc;
set TCL_FLOORPLAN_FILE			"rm_setup/floorplan.tcl" ;# Tcl floorplan file written by the write_floorplan command; for example, floorplan/floorplan.tcl;
;# TCL_FLOORPLAN_FILE and DEF_FLOORPLAN_FILES are mutually exclusive; please specify only one of them;
;# Not effective if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM.
;# The write_floorplan command writes a floorplan.tcl Tcl script and a floorplan.def DEF file;
;# reading floorplan.tcl alone can restore the entire floorplan - refer to write_floorplan man for more details  
set TCL_ADDITIONAL_FLOORPLAN_FILE 	"" ;# a supplementary Tcl constraint file; sourced after DEF_FLOORPLAN_FILE or TCL_FLOORPLAN_FILE is read, 
;# or initialize_floorplan is done; can be used to cover additional floorplan constructs, 
;# such as bounds, pin guides, or route guides, etc; not valid if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM.
set TCL_USER_INIT_DESIGN_POST_SCRIPT ""	;# An optional Tcl file to be sourced at the very end of init_design.tcl before save_block.
########################################################################################## 
## Variables for constraints or settings that impact multiple steps (used across flow)
##########################################################################################
set TCL_PLACEMENT_SPACING_LABEL_RULE_FILE "" ;# A file to specify your placement spacing labels and rules.
;# Example : set_placement_spacing_label -name X -side both -lib_cells [get_lib_cells -of [get_cells]]
;# Example : set_placement_spacing_rule -labels {X SNPS_BOUNDARY} {0 1}
set SAIF_FILE				"" ;# Specify a SAIF file for accurate power computation for features such as
;# total power (opt.power.mode set to total) and enhanced low power placement (place.coarse.enhanced_low_power_effort).
;# sourced at the beginning of place_opt.tcl
set SAIF_FILE_POWER_SCENARIO		"" ;# SAIF_FILE related; specify a power scenario where the SAIF is to be applied
set SAIF_FILE_SOURCE_INSTANCE		"" ;# SAIF_FILE related; name of the instance of the current design as it appears in SAIF file.
set SAIF_FILE_TARGET_INSTANCE		"" ;# SAIF_FILE related; name of the target instance on which activity is to be annotated.
set OPTIMIZATION_FREEZE_PORT_LIST 	"" ;# List of cells (for ex, clock gen modules, or customized logics that should not be touched) to which freeze_clock_ports 
;# and freeze_data_ports attribute will be set to prevent optimization from modifying their port signature; 
;# especially useful if you do formal verification by modules. 
;# Sets opt.dft.hier_preservation to true and runs set_freeze_port -all on the specified cells.
set TCL_USER_CONNECT_PG_NET_SCRIPT ""	;# An optional Tcl file for customized connect_pg_net command and options, such as for bias pins of cells added by opto;
;# sourced by all the main scripts prior to the save_block command
# ---------------------------------
# Lib cell purpose restrictions
# ---------------------------------
set TCL_LIB_CELL_PURPOSE_FILE 		"set_lib_cell_purpose.tcl" ;# A Tcl file which applies lib cell purpose related restrictions;
;# You can specify it with your own customized script	
;# RM default is set_lib_cell_purpose.tcl which includes the following restrictions, each controlled by
;# an individual variable : dont use cells (TCL_LIB_CELL_DONT_USE_FILE), tie cells (TIE_LIB_CELL_PATTERN_LIST), 
;# hold fixing (HOLD_FIX_LIB_CELL_PATTERN_LIST), CTS (CTS_LIB_CELL_PATTERN_LIST) and CTS-exclusive cells (CTS_ONLY_LIB_CELL_PATTERN_LIST). 
## The following 5 *_LIB_CELL_* variables are only applicable if set_lib_cell_purpose.tcl is used for lib cell purpose restrictions.
#  If you do not plan to use set_lib_cell_purpose.tcl, specify TCL_LIB_CELL_PURPOSE_FILE with your own file and you don't have to specify the following variables.
set TCL_LIB_CELL_DONT_USE_FILE 		"" ;# A Tcl file for customized don't use ("set_lib_cell_purpose -exclude <purpose>" commands).
;# The file is to be sourced in set_lib_cell_purpose.tcl, which is the default script for handling lib cell 
;# purpose restrictions specified by the variable TCL_LIB_CELL_PURPOSE_FILE above.
;# It only takes effect if TCL_LIB_CELL_PURPOSE_FILE is set to the default value set_lib_cell_purpose.tcl
set TIE_LIB_CELL_PATTERN_LIST 		"" ;# A list of TIE lib cell patterns to be included for optimization;
;# Example : set TIE_LIB_CELL_PATTERN_LIST "*/TIE* */ttt*"
set HOLD_FIX_LIB_CELL_PATTERN_LIST 	"" ;# A list of hold time fixing lib cell patterns to be included only for hold
set CTS_LIB_CELL_PATTERN_LIST 		"" ;# List of CTS lib cell patterns to be used by CTS; 
;# please include repeaters, always-on repeaters (for MV-CTS), 
;# and gates (for sizing pre-existing gates)/always-on buffers;
;# Please also include flops as CCD can size flops to improve timing.
;# example : set CTS_LIB_CELL_PATTERN_LIST "*/NBUF* */AOBUF* */AOINV* */SDFF*"
set CTS_ONLY_LIB_CELL_PATTERN_LIST 	"" ;# List of CTS lib cell patterns to be used by CTS "exclusively", such as clock specific
;# buffers and inverters. Please be aware that these cells will be applied with only cts 
;# purpose and nothing else. If you want to use these lib cells for other purposes, 
;# such as optimization and hold, specify them in CTS_LIB_CELL_PATTERN_LIST instead
# ---------------------------------
# Clock NDR
# ---------------------------------
set TCL_CTS_NDR_RULE_FILE 		"cts_ndr.tcl" ;# Specify a script for clock NDR creation and association, to be sourced at place_opt
;# By default the variable is set to cts_ndr.tcl, which is an RM provided example.
;# Important: to use the example script, you must also specify CTS_NDR_RULE_NAME, CTS_INTERNAL_NDR_RULE_NAME,
;# or CTS_LEAF_NDR_RULE_NAME (see below for details), otherwise the script won't do anything.
## Note: the CTS_*NDR* variables below are only applicable if TCL_CTS_NDR_RULE_FILE is set to the RM provided example script. 
## If you specify your own script for TCL_CTS_NDR_RULE_FILE, variables below will not be used.
## For root clock nets
set CTS_NDR_RULE_NAME			"" ;# Specify a clock NDR rule for root nets;
;# required for the example script to work on the root and internal nets.
;# Below are the 3 predefined rules supported:  
;# rm_2w2s : double width double spacing 
;# rm_2w2s_shield_default : double width double spacing + shielding with default width and spacing
;# rm_2w2s_shield_list : double width double spacing + shielding with customized per layer width and spacing
set CTS_NDR_SHIELDING_LAYER_WIDTH_LIST 	"" ;# A list of layer_name shield_width ,for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_NDR_RULE_NAME.
set CTS_NDR_SHIELDING_LAYER_SPACING_LIST "" ;# A list of layer_name shield_spacing, for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_NDR_RULE_NAME.
set CTS_NDR_MIN_ROUTING_LAYER		"" ;# Min routing layer for set_clock_routing_rules to which CTS_NDR_RULE_NAME is applied. 
set CTS_NDR_MAX_ROUTING_LAYER		"" ;# Max routing layer for set_clock_routing_rules to which CTS_NDR_RULE_NAME is applied.
## For internal clock nets (by default same values as with the root clock nets)
set CTS_INTERNAL_NDR_RULE_NAME		"$CTS_NDR_RULE_NAME" ;# Specify a clock NDR rule for internal nets; default is same as CTS_NDR_RULE_NAME;
;# required for the example script to work on the internal nets.
;# Below are the 3 predefined rules supported:  
;# rm_2w2s : double width double spacing 
;# rm_2w2s_shield_default : double width double spacing + shielding with default width and spacing
;# rm_2w2s_shield_list : double width double spacing + shielding with customized per layer width and spacing
set CTS_INTERNAL_NDR_SHIELDING_LAYER_WIDTH_LIST "$CTS_NDR_SHIELDING_LAYER_WIDTH_LIST" ;# A list of layer_name shield_width ,for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_INTERNAL_NDR_RULE_NAME.
set CTS_INTERNAL_NDR_SHIELDING_LAYER_SPACING_LIST "$CTS_NDR_SHIELDING_LAYER_SPACING_LIST" ;# A list of layer_name shield_spacing, for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_INTERNAL_NDR_RULE_NAME.
set CTS_INTERNAL_NDR_MIN_ROUTING_LAYER "$CTS_NDR_MIN_ROUTING_LAYER" ;# Min routing layer for set_clock_routing_rules to which CTS_INTERNAL_NDR_RULE_NAME is applied. 
set CTS_INTERNAL_NDR_MAX_ROUTING_LAYER "$CTS_NDR_MAX_ROUTING_LAYER" ;# Max routing layer for set_clock_routing_rules to which CTS_INTERNAL_NDR_RULE_NAME is applied.
## For leaf clock nets
set CTS_LEAF_NDR_RULE_NAME 		"" ;# Specify rm_leaf as the predefined rule for the example script to prepare a default rule for leaf nets
set CTS_LEAF_NDR_MIN_ROUTING_LAYER 	$CTS_NDR_MIN_ROUTING_LAYER ;# Min routing layer for set_clock_routing_rules to which rm_leaf is applied.
set CTS_LEAF_NDR_MAX_ROUTING_LAYER 	$CTS_NDR_MAX_ROUTING_LAYER ;# Max routing layer for set_clock_routing_rules to which rm_leaf is applied.
# ---------------------------------
# Preroute optimizations
# ---------------------------------
set PREROUTE_PLACEMENT_MAX_DENSITY	"" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;	
;# If specified, sets place.coarse.max_density to limit local density to be less than the value.
;# if unspecified, place.coarse.max_density remains at tool default 0; 
;# now if $PREROUTE_PLACEMENT_AUTO_DENSITY is also true, tool will auto determine a appropriate value; 
;# while if $PREROUTE_PLACEMENT_AUTO_DENSITY is false, tool will try to spread cells evenly
set PREROUTE_PLACEMENT_MAX_UTIL		"" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;
;# sets place.coarse.congestion_driven_max_util to control how densely the tool can pack cells in uncongested 
;# regions, in order to remove congestion in congested regions
;# if unspecified, place.coarse.congestion_driven_max_util remains at tool default 0.93
set PREROUTE_PLACEMENT_AUTO_DENSITY	true ;# true|false; tool default true; optional in RM to set it to false if you want to disable the feature; 
;# sets place.coarse.auto_density_control to control coarse placement automatic density control;
;# if you do not specify either of the above two settings (max density and max util) and keep the tool defaults, 
;# the automatic density control selects the value for max density and max util based on the design stage;
;# message PLACE-027 is issued to report the chosen settings
set PREROUTE_PLACEMENT_ENHANCED_AUTO_DENSITY false ;# false|true, tool default false; optional in RM;
;# sets place.coarse.enhanced_auto_density_control;
;# automaticlly selects max density based on the design stage as well as design utilization;
;# automatically selects max util based on the design stage as well as design tchnology
set PREROUTE_PLACEMENT_TARGET_ROUTING_DENSITY "" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;	
;# sets place.coarse.target_routing_density to control target routing density for congestion-driven placement; 
;# if left unspecified, place.coarse.target_routing_density remains at tool default 0 
set PREROUTE_PLACEMENT_PIN_DENSITY_AWARE false ;# false|true; tool default false; optional in RM;
;# sets app option place.coarse.pin_density_aware to control maximum local pin density;
set PREROUTE_NDR_OPTIMIZATION 		false ;# false|true, tool default false; optional in RM;
;# sets place_opt/clock_opt.flow.optimize_ndrs to true enables NDR optimization
set PREROUTE_CTS_POWER_AWARE_PRUNING	false ;# false|true; tool default false; RM default false;
;# sets cts.common.power_aware_pruning to allow selection of repeater cells to also consider 
;# internal and leakage power in order to reduce dynamic and also leakage power of the clock trees;
;# impacts place_opt trial CTS/optimize icgs and clock_opt build_clock phase 
set PREROUTE_CTS_LOW_POWER_TECHNIQUE	"" ;# gate_relocation|low_power_targets|all; RM default is unspecified;
;# impacts place_opt trial CTS/optimize icgs and clock_opt build_clock phase; 
;# gate_relocation: sets cts.compile.power_opt_mode to gate_relocation to enable activity aware gate 
;#                  relocation (moves cells with low input clock toggling rates closer to their drivers)
;#		    at the end of gate by gate clock tree synthesis;
;# low_power_targets: sets cts.compile.power_opt_mode to low_power_targets for CTS to relax certain
;#                    internal constraints and build clock trees with less area and power;
;# all: sets cts.compile.power_opt_mode to all to enable both the above features
########################################################################################## 
## Variables for the place_opt step (used by place_opt.tcl and settings.place_opt.tcl)
##########################################################################################
set PLACE_OPT_ACTIVE_SCENARIO_LIST	"" ;# A subset of scenarios to be made active during place_opt step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
;# include CTS scenarios if you are enabling CTS related features during place_opt,
;# such as PLACE_OPT_OPTIMIZE_ICGS, PLACE_OPT_TRIAL_CTS, or PLACE_OPT_MSCTS
set PLACE_OPT_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by place_opt; default "" which means no user prefix
set TCL_USER_PLACE_OPT_PRE_SCRIPT 	"" ;# An optional Tcl file for place_opt.tcl to be sourced before place_opt.
set TCL_USER_PLACE_OPT_SCRIPT 		"" ;# An optional Tcl file for place_opt.tcl to replace pre-existing place_opt commands.
set TCL_USER_PLACE_OPT_POST_SCRIPT 	"" ;# An optional Tcl file for place_opt.tcl to be sourced after place_opt.
set PLACE_OPT_SPG_FLOW 			false ;# false|true; RM default false; set it to true to enable SPG input handling flow in place_opt.tcl;
;# which skips the first pass of the two-pass placement;
;# recommended to go with DC-ASCII inputs (set INIT_DESIGN_INPUT DC_ASCII)
set PLACE_OPT_TRIAL_CTS 		false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.trial_clock_tree to enables early clock tree synthesis;
;# useful for low power placement and ICG optimization flow (PLACE_OPT_OPTIMIZE_ICGS). 
;# Propagated clocks will be used through-out place_opt flow.
;# Note: when PLACE_OPT_OPTIMIZE_ICGS is set to true, trial CTS will be automatically enabled, 
;# regardless of the setting of PLACE_OPT_TRIAL_CTS. So you don't have to manually enable it.
set PLACE_OPT_OPTIMIZE_ICGS 		false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.optimize_icgs for place_opt to run automatic ICG optimization that performs trial CTS, 
;# timing-aware ICG splitting and clock-aware placement for critical enable paths.
;# The aggressiveness of splitting can be controlled by the PLACE_OPT_OPTIMIZE_ICGS_CRITICAL_RANGE. 
set PLACE_OPT_OPTIMIZE_ICGS_CRITICAL_RANGE "" ;# specify a value between 0 and 1; default unspecified; 
;# sets place_opt.flow.optimize_icgs_critical_range to the value specified; tool default is 0.75.
;# When set to X, only ICGs enable slack within {EN_WNS, EN_WNS*(1-X)} will be considered for splitting;
;# for example, 0.75 means only ICG with enable pin violations between 1*EN_WNS and 0.25*EN_WNS will be split,
;# while the ICG enable slack below 0.25*EN_WNS will be skipped. Larger value means more splitting. 
set PLACE_OPT_MERGE_ICGS		true ;# false|true; tool default true; optional in RM to set it to false;
;# sets place_opt.flow.merge_clock_gates to control whether the OBD ICG merging is enabled or not;
;# when set to true, ICG merging (merge_clock_gates) runs internally inside place_opt as a first step in initial_place stage;
set PLACE_OPT_ICG_AUTO_BOUND		false ;# false|true; tool default false; optional in RM;
;# sets place.coarse.icg_auto_bound to enable use of automatically created group bounds
set PLACE_OPT_CLOCK_AWARE_PLACEMENT	false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.clock_aware_placement to guide placement with ICG's enable timing criticality; 
;# place_opt will try to improve ICG enable timing by placing the timing critical ICGs and their fanout cells 
;# at better locations for ICG enable paths.
;# Note: when PLACE_OPT_OPTIMIZE_ICGS is set to true, clock-aware placement will be automatically enabled, 
;# regardless of the setting of PLACE_OPT_CLOCK_AWARE_PLACEMENT. So you don't have to manually enable it.
set PLACE_OPT_MSCTS			false ;# false|true; enables MSCTS (regular) at place_opt step; requires TCL_REGULAR_MSCTS_FILE to be specified;
;# It runs in two parts: first part runs at place_opt step to source TCL_REGULAR_MSCTS_FILE;
;# second part runs at clock_opt_cts step, skips TCL_REGULAR_MSCTS_FILE, propagates clocks, and runs mesh simulation;
;# By default, the features runs in ideal clock mode. However if if PLACE_OPT_OPTIMIZE_ICGS or PLACE_OPT_TRIAL_CTS 
;# are also enabled, then propagated clocks will be used during the place_opt step;
;# If set to false (RM default), RM runs MSCTS only at clock_opt_cts step.
set PLACE_OPT_MSCTS_CRITICAL_SCENARIO	"" ;# Specify a scenario with worst RC and most visible sinks for place_opt MSCTS to base on;
;# script will record current scenario, switch to the specified scenario before MSCTS, and then
;# restore the original current scenario after MSCTS. Only valid if PLACE_OPT_MSCTS is set to true
set TCL_USER_SPARE_CELL_PRE_SCRIPT	"" ;# An optional Tcl file for spare cell insertion to be sourced before place_opt;
;# refer to templates/place_opt.spare_cell.tcl for an example
set TCL_USER_SPARE_CELL_POST_SCRIPT	"" ;# An optional Tcl file for spare cell insertion to be sourced after place_opt;
;# refer to templates/place_opt.spare_cell.tcl for an example
set TCL_NON_CLOCK_NDR_RULES_FILE 	"" ;# Specify a NDR rules file for signal nets (Clock NDR rules are specified by CTS_NDR_* variables above)
set PLACE_OPT_MULTIBIT_BANKING 		false ;# tool default false; optional in RM;
;# sets place_opt.flow.enable_multibit_banking to enable multibit banking during place_opt;
;# takes effect during place_opt initial_opto 
set PLACE_OPT_MULTIBIT_DEBANKING 	false ;# tool default false; optional in RM;
;# sets place_opt.flow.enable_multibit_debanking to enables multibit debanking during place_opt;
;# takes effect during place_opt final_opto
########################################################################################## 
## Variables for the clock_opt step 
## (used by settings.clock_opt_cts.tcl, clock_opt_cts.tcl, and clock_opt_opto.tcl)
##########################################################################################
set CLOCK_OPT_CTS_ACTIVE_SCENARIO_LIST  "" ;# A subset of scenarios to be made active during clock_opt_cts step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set CLOCK_OPT_CTS_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by clock_opt build_clock; default "" which means no user prefix
set TCL_USER_CLOCK_OPT_CTS_PRE_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to be sourced before clock_opt.
set TCL_USER_CLOCK_OPT_CTS_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to replace pre-existing clock_opt commands.
set TCL_USER_CLOCK_OPT_CTS_POST_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to be sourced after clock_opt.
set CLOCK_OPT_OPTO_ACTIVE_SCENARIO_LIST "" ;# A subset of scenarios to be made active during clock_opt_opto step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set CLOCK_OPT_OPTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by clock_opt final_opto; default "" which means no user prefix
set TCL_USER_CLOCK_OPT_OPTO_PRE_SCRIPT 	"" ;# An optional Tcl file for clock_opt_opto.tcl to be sourced before clock_opt.
set TCL_USER_CLOCK_OPT_OPTO_SCRIPT 	"" ;# An optional Tcl file for clock_opt_opto.tcl to replace pre-existing clock_opt commands.
set TCL_USER_CLOCK_OPT_OPTO_POST_SCRIPT "" ;# An optional Tcl file for clock_opt_opto.tcl to be sourced after clock_opt.
set CLOCK_OPT_MSCTS_CRITICAL_SCENARIO	"" ;# Specify a scenario with worst RC and most visible sinks for MSCTS to base on;
;# script will record current scenario, switch to the specified scenario before MSCTS, and then
;# restore the original current scenario after MSCTS.
set TCL_REGULAR_MSCTS_FILE		"" ;# Specify a Tcl script for regular multisource clock tree synthesis setup and creation,
;# which will be sourced prior to the "place_opt" if PLACE_OPT_MSCTS is true in place_opt.tcl
;# and before "clock_opt -from build_clock -to route_clock" command in clock_opt_cts.tcl
;# RM provided script: mscts.regular.tcl
set TCL_STRUCTURAL_MSCTS_FILE		"" ;# Specify a Tcl script for structural multisource clock tree synthesis setup and creation,
;# which will be sourced prior to the "clock_opt -from build_clock -to route_clock" command
;# in clock_opt_cts.tcl;
;# RM provided script: mscts.structural.tcl
set PREROUTE_CTS_POWER_AWARE_PRUNING	false ;# false|true; tool default false; RM default false;
;# sets cts.common.power_aware_pruning to allow selection of repeater cells to also consider 
;# internal and leakage power in order to reduce dynamic and also leakage power of the clock trees 
set PREROUTE_CTS_LOW_POWER_TECHNIQUE	"" ;# gate_relocation|low_power_targets|all; RM default is unspecified;
;# gate_relocation: sets cts.compile.power_opt_mode to gate_relocation to enable activity aware gate 
;#                  relocation (moves cells with low input clock toggling rates closer to their drivers)
;#		    at the end of gate by gate clock tree synthesis;
;# low_power_targets: sets cts.compile.power_opt_mode to low_power_targets for CTS to relax certain
;#                    internal constraints and build clock trees with less area and power;
;# all: sets cts.compile.power_opt_mode to all to enable both the above features
set CLOCK_OPT_OPTO_CTO 			false ;# Default false; enables post-route clock tree optimization in clock_opt_opto.tcl
set CLOCK_OPT_OPTO_CTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by CTO; default "" which means no user prefix
########################################################################################## 
## Variables for route_auto and route_opt related settings 
## (Used by settings.route_auto.tcl, settings.route_opt.tcl, route_auto.tcl, and route_opt.tcl)
##########################################################################################
set ROUTE_AUTO_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during route_auto step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set ROUTE_AUTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created suring route_auto; default "" which means no user prefix
set TCL_USER_ROUTE_AUTO_PRE_SCRIPT 	"" ;# An optional Tcl file for route_auto.tcl to be sourced before route_auto.
set TCL_USER_ROUTE_AUTO_SCRIPT 		"" ;# An optional Tcl file for route_auto.tcl to replace pre-existing routing commands.
set TCL_USER_ROUTE_AUTO_POST_SCRIPT 	"" ;# An optional Tcl file for route_auto.tcl to be sourced after route_auto.
set ROUTE_OPT_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during route_opt step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set ROUTE_OPT_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created during route_opt; default "" which means no user prefix
set TCL_USER_ROUTE_OPT_PRE_SCRIPT 	"" ;# An optional Tcl file for route_opt.tcl to be sourced before route_opt.
set TCL_USER_ROUTE_OPT_SCRIPT 		"" ;# An optional Tcl file for route_opt.tcl to replace pre-existing route_opt commands.
set TCL_USER_ROUTE_OPT_POST_SCRIPT 	"" ;# An optional Tcl file for route_opt.tcl to be sourced after route_opt.
set CLOCK_OPT_GLOBAL_ROUTE_OPT		false ;# false|true; tool default false; optional in RM; 
;# enables Global Route Based Optimization by setting clock_opt.flow.enable_global_route_opt 
;# and route_opt.flow.enable_power to true, sources routing settings, and runs clock_opt -from global_route_opt;
;# this feature is added to route_auto.tcl; if enabled, it replaces route_global command;
set ROUTE_AUTO_USE_SINGLE_COMMAND	false ;# false|true; runs route_auto command instead of atomic commands (route_global+route_track+route_detail with update_timing in between)
set REDUNDANT_VIA_INSERTION		false ;# false|true; tool default false; optional in RM; enables redundant via insertion for post-route;
;# if you choose ESTABLISHED for TECHNOLOGY_NODE on RMgen download page,
;# RM is set up to run concurrent redundant via insertion during route_auto and route_opt
;# otherwise, RM is set up to reserve space and run standalone add_redundant_vias after route_auto and route_opt  
set TCL_USER_REDUNDANT_VIA_MAPPING_FILE "" ;# ICC-II via mapping file required for redundant via insertion; 
;# the file should include add_via_mapping commands.   
set TCL_USER_ICC_REDUNDANT_VIA_MAPPING_FILE "" ;# ICC style via mapping file required for redundant via insertion; 
;# the file should include define_zrt_redundant_vias commands.
;# This variable is mutually exclusive with TCL_USER_REDUNDANT_VIA_MAPPING_FILE
set ROUTE_AUTO_ANTENNA_FIXING		false ;# false|true; tool default false; optional in RM;
;# set true to enable route.detail.hop_layers_to_fix_antenna and source TCL_ANTENNA_RULE_FILE in route_auto.tcl 
;# to fix Antenna violations.
set TCL_ANTENNA_RULE_FILE	""	;# Antenna rule file; required if ROUTE_AUTO_ANTENNA_FIXING is set to true.
set ROUTE_AUTO_CREATE_SHIELDS 		"none" ;# none|before_route_auto|after_route_auto; default is none; optional in RM;
;# choose to create shields before or after route_auto; all nets with shielding rules will be shielded	
set ROUTE_OPT_PT_DELAY_CALCULATION_WITH_PBA false ;# Default false; sets time.pba_optimization_mode to path to enable PBA during second route_opt;
set ROUTE_OPT_STARRC_CONFIG_FILE ""	;# Specify the configuration file for StarRC in-design extraction for the second route_opt in route_opt.tcl;
;# required; refer to templates/route_opt.starrc_config_example.txt as an example
set ROUTE_OPT_RESHIELD 			"after_route_opt" ;# none|after_route_opt|incremental; default is after_route_opt; 
;# set after_route_opt to reshield nets after route_opt is done with create_shield command; 
;# set incremental to trigger reshield during all route_opt eco route sessions with an app option; 
;# note that ROUTE_OPT_RESHIELD only works if ROUTE_AUTO_CREATE_SHIELDS is set to a value other than none
set ROUTE_OPT_CTO 			"auto" ;# auto|always_on|always_off; tool default auto; RM default auto;
;# sets route_opt.flow.enable_ccd_clock_drc_fixing to the specified value for clock DRC fixing in route_opt;
;# Note: this feature affects both CCD and non-CCD route_opt;
;# if CCD is enabled, with auto, route_opt will enable the feature; set it to always_off if you want it disabled.
;# if CCD is not enabled, with auto, this feature won't be enabled; set it to always_on to enable the feature.
## The following 6 ROUTE_OPT_ECO_OPT* variables are for ECO fusion (eco_opt command) in route_opt.tcl
#  Note that once ROUTE_OPT_ECO_OPT_PT_PATH is specified, ECO fusion is enabled and the third route_opt will be skipped.
set ROUTE_OPT_ECO_OPT_PT_PATH		"" ;# Required by eco_opt; specify the path to pt_shell; for example: /u/mgr/bin/pt_shell
;# if specified, eco_opt
set ROUTE_OPT_ECO_OPT_DB_PATH		"" ;# Optional; specify the paths to .db files of the reference libraries for PT (if not already in your search path)
;# For eco_opt, PT needs to read db. 
set ROUTE_OPT_ECO_OPT_TYPE		"" ;# Optional; eco_opt fixing type; timing|setup|hold|drc|leakage_power|dynamic_power|total_power|buffer_removal
;# if not specified, works on all types
set ROUTE_OPT_ECO_OPT_STARRC_CONFIG_FILE "" ;# Optional; specify the configuration file for StarRC in-design extraction
set ROUTE_OPT_ECO_OPT_WORK_DIR		"" ;# Optional; specify the working directory for eco_opt where PT files and logs are generated;
;# if not specified, tool will automatically generate one
set ROUTE_OPT_ECO_OPT_PRE_LINK_SCRIPT	"" ;# Optional; specify the file that contains custom PT script, which is executed before linking in PrimeTime;
;# use PT commands that do not require the current design
set ROUTE_OPT_ECO_OPT_POST_LINK_SCRIPT	"" ;# Optional; specify the file that contains custom PT script, which is executed after linking in PrimeTime;
;# use PT commands that require the current design
########################################################################################## 
## Variables for chip finishing related settings (Used by chip_finish.tcl)
##########################################################################################
set CHIP_FINISH_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during chip_finish step.
;# once set, the list of active scenarios is saved and carried over to subsequent steps.
set TCL_USER_CHIP_FINISH_PRE_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced before filler cell insertion.
set TCL_USER_CHIP_FINISH_POST_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced after metal fill insertion.
## Std cell filler and decap cells used by chip_finish step and post PT-ECO refill in pt_eco step
set CHIP_FINISH_METAL_FILLER_PREFIX 	"" ;# A string to specify the prefix for metal filler (decap) cells.
set CHIP_FINISH_NON_METAL_FILLER_PREFIX $CHIP_FINISH_METAL_FILLER_PREFIX ;# A string to specify the prefix for non-metal fillers.
set CHIP_FINISH_METAL_FILLER_LIB_CELL_LIST "" ;# A list of metal filler (decap) lib cells, including the library name, for ex, 
;# Example: "hvt/DCAP_HVT lvt/DCAP_LVT". Recommended to specify decaps from largest to smallest.
set CHIP_FINISH_NON_METAL_FILLER_LIB_CELL_LIST "" ;# A list of non-metal filler lib cells, including the library name, for ex,
;# Example: hvt/FILL_HVT lvt/FILL_LVT. Recommended to specify them from largest to smallest.
## Signal EM
set CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT "ITF" ;# Specify signal EM constraint format: ITF | ALF; string is uppercase and ITF is default
set CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FILE "" ;# A constraint file which contains signal electromigration constraints;
;# specify an ITF file if CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT is set to ITF, and specify an
;# ALF file if CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT is set to ALF;
;# required for signal EM analysis and fixing to be enabled
set CHIP_FINISH_SIGNAL_EM_SAIF 		"" ;# An optional SAIF file for the signal EM analysis.
set CHIP_FINISH_SIGNAL_EM_SCENARIO 	"" ;# Specify an active scenario which is enabled for setup and hold analysis;
;# Required for signal EM analysis and fixing to proceed.
set CHIP_FINISH_SIGNAL_EM_FIXING 	false ;# Enable signal EM fixing; false | true; false is default
########################################################################################## 
## Variables for ICV in-design related settings (used by icv_in_design.tcl)
##########################################################################################
set ICV_IN_DESIGN_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during icv_in_design step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_ICV_IN_DESIGN_PRE_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced before signoff_check_drc.
set TCL_USER_ICV_IN_DESIGN_POST_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced after second signoff_check_drc.
## signoff_check_drc specific variables
set ICV_IN_DESIGN_DRC_CHECK_RUNSET 	"" ;# The foundry runset for ICV used by signoff_check_drc
set ICV_IN_DESIGN_DRC_CHECK_RUNDIR 	"z_check_drc" 
;# The working directory for the signoff_check_drc before signoff_fix_drc;
;# The directory that contains the initial DRC error database for signoff_fix_drc.
## singoff_fix_drc specific variables
set ICV_IN_DESIGN_ADR 			true ;# true|false; true enables signoff_fix_drc in addition to signoff_check_drc; default is true
set ICV_IN_DESIGN_ADR_RUNDIR 		"z_adr"	;# The working directory for signoff_fix_drc; only takes effect if ICV_IN_DESIGN_ADR is true
set ICV_IN_DESIGN_POST_ADR_RUNDIR 	"z_post_adr" ;# The working directory for signoff_check_drc after signoff_fix_drc is done; 
;# only takes effect if ICV_IN_DESIGN_ADR is true 
set ICV_IN_DESIGN_ADR_DPT_RULES 	"" ;# Specify your DPT rules for signoff_fix_drc fixing; only takes effect if ICV_IN_DESIGN_ADR is true
set ICV_IN_DESIGN_ADR_DPT_RUNDIR	"z_adr_with_dpt" ;# The working directory for signoff_check_drc with DPT rule fixing;
;# only takes effect if ICV_IN_DESIGN_ADR_DPT_RULES (DPR rules) is specified
set ICV_IN_DESIGN_POST_ADR_DPT_RUNDIR	"z_post_adr_with_dpt" ;# The working directory for signoff_check_drc after DPT rule fixing is done;
;# only takes effect if ICV_IN_DESIGN_ADR_DPT_RULES (DPR rules) is specified
## Metal fill specific variables
set ICV_IN_DESIGN_METAL_FILL 		false ;# Default false; set it to true to enable the metal fill creation feature.
set ICV_IN_DESIGN_METAL_FILL_RUNDIR	"z_icvFill" ;# The working directory for signoff_create_metal_fill. Optional. Default is z_icvFill.
set ICV_IN_DESIGN_METAL_FILL_TIMING_DRIVEN_THRESHOLD "" 
;# Specify the threshold for timing-driven metal fill.
;# If not specified, timing-driven is not enabled.
;# If specified, "-timing_preserve_setup_slack_threshold" option is added.
set ICV_IN_DESIGN_METAL_FILL_TRACK_BASED "off" ;# off | <a technology node> | generic; used for -track_fill option of signoff_create_metal_fill
;# for non-track-based : specify off 
;# for track-based : specify either a node (refer to man page) or generic 
set ICV_IN_DESIGN_METAL_FILL_RUNSET	"" ;# Specify the foundry runset for signoff_create_metal_fill command;
;# required only by non track-based metal fill (ICV_IN_DESIGN_METAL_FILL_TRACK_BASED set to off).
set ICV_IN_DESIGN_POST_METAL_FILL_RUNDIR "z_MFILL_after" 
;# The working directory for the signoff_check_drc after signoff_create_metal_fill is completed;
;# only takes effect if ICV_IN_DESIGN_METAL_FILL is true
set ICV_IN_DESIGN_METAL_FILL_TRACK_BASED_PARAMETER_FILE "auto" ;# auto | <a parameter file>; default is auto;
;# this variable is only for track-based metal fill;
;# specify auto to use ICC-II auto generated track_fill_params.rh file or your own paramter file.
########################################################################################## 
## Variables for settings related to write data (used by write_data.tcl)
##########################################################################################
## write_gds related
set WRITE_GDS_LAYER_MAP_FILE 		"" ;# A layer map file which provides a mapping between the tool and GDS layers
set WRITE_OASIS_LAYER_MAP_FILE 		"" ;# A layer map file which provides a mapping between the tool and OASIS layers
########################################################################################## 
## Variables for Functional ECO related settings (used by functional_eco.tcl)
##########################################################################################
set FUNCTIONAL_ECO_ACTIVE_SCENARIO_LIST	"" ;# Optional; a subset of scenarios to be made active during the step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_FUNCTIONAL_ECO_PRE_SCRIPT	"" ;# An optional Tcl file to be sourced before ECO operations.
set TCL_USER_FUNCTIONAL_ECO_POST_SCRIPT	"" ;# An optional Tcl file to be sourced after route_eco.
set FUNCTIONAL_ECO_DISPLACEMENT_THRESHOLD "10" ;# A float to specify the maximum displacement threshold value for 
;# place_eco_cells -eco_changed_cells -legalize_mode minimum_physical_impact -displacement_threshold;
set FUNCTIONAL_ECO_VERILOG_FILE		"" ;# Required; a verilog file to be 
set FUNCTIONAL_ECO_MODE			"default" ;# Specify the preferred flow; default|freeze_silicon
;# default: sources $FUNCTIONAL_ECO_CHANGE_FILE and place_eco_cells in MPI mode
;# freeze_silicon: add_spare_cells, place_eco_cells, sources $FUNCTIONAL_ECO_CHANGE_FILE, and place_freeze_silicon
########################################################################################## 
## Variables for PT ECO related settings (used by pt_eco.tcl/pt_eco_incremental.tcl)
##########################################################################################
## The following variables apply to both pt_eco.tcl (classic PT-ECO flow) and pt_eco_incremental.tcl (Galaxy incremental ECO flow)
set PT_ECO_ACTIVE_SCENARIO_LIST 	"" ;# Optional; a subset of scenarios to be made active during the step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_PT_ECO_PRE_SCRIPT 		"" ;# An optional Tcl file to be sourced before ECO operations.
set TCL_USER_PT_ECO_POST_SCRIPT 	"" ;# An optional Tcl file to be sourced after route_eco.
set PT_ECO_DISPLACEMENT_THRESHOLD 	"10" ;# A float to specify the maximum displacement threshold value for 
;# place_eco_cells -eco_changed_cells -legalize_mode minimum_physical_impact -displacement_threshold;
## The following variables only apply to pt_eco.tcl (classic PT-ECO flow)
set PT_ECO_CHANGE_FILE 			"" ;# Required; an ECO guidance file generated by the PT-SI write_changes command,
;# as an input to the pt_eco.tcl
set PT_ECO_MODE				"default" ;# Specify the preferred flow for the PT-ECO run; default|freeze_silicon
;# default: sources $PT_ECO_CHANGE_FILE and place_eco_cells in MPI mode
;# freeze_silicon: add_spare_cells, place_eco_cells, sources $PT_ECO_CHANGE_FILE, and place_freeze_silicon
########################################################################################## 
## Variables for Redhawk in-design related settings 
## (used by redhawk_in_design_pnr.tcl; SNPS_INDESIGN_RH_RAIL license required)
##########################################################################################
set REDHAWK_DIR 			"" ;# Specify the path to REDHAWK executable; required 
set REDHAWK_PAD_FILE 			"" ;# Default is top level pins.
set REDHAWK_ANALYSIS_NETS 		"" ;# Required. Specify the list of power and ground nets in pairs and in separate lines for the analysis;
;# for example, "VDD1 VSS1 VDD2 VSS2 VDD3 VSS3", where VDD* are power nets and VSS* are ground nets.
set REDHAWK_TECH_FILE 			"" ;# Required. Apache Technology File
set REDHAWK_MACROS 			"" ;# Optional. List of Macro names and macro directories in pairs and in separate lines;
;# for example, "macro1_name macro1_directory 
;#		    macro2_name macro2_directory 
;#		    macro3_name macro3_directory"
set REDHAWK_SWITCH_MODEL_FILES 		"" ;# Optional. List of switch model files;
;# for example: "switch_model_file1 
;#               switch_model_file2 
;#		    switch_model_file3"
set REDHAWK_LIB_FILES 			"" ;# Required. List of .lib files in separate lines.
;# for example: "/home/lib_1.lib 
;#               /home/lib_2.lib
;#               /home/lib_3.lib"
set REDHAWK_APL_FILES			"" ;# Required for dynamic analysis.  List of apl files in separate lines.
;# for example: "x.cdev cdev
;#               x.current current
;#               y.cdev cdev
;#               y.current current"
set REDHAWK_EXTRA_GSR 			"" ;# Optional. Provide a file with custom Redhawk settings.
set REDHAWK_ANALYSIS 			"" ;# Required. Specify of the analyses below:
;# For Static analysis: "static"
;# For Vector-based Dynamic analysis: "dynamic_vcd"
;# For Vectorless Dynamic analysis: "dynamic_vectorless"
;# For Effective Resistance analysis: "effective_resistance"
;# For Minimum path resistance analysis: "min_path_resistance"
;# For Integrity Check: "check_missing_via"
set REDHAWK_OUTPUT_REPORT 		"" ;# Optional. Specify a file name to have the output report produced:
;# For Static or dynamic analysis: the effective voltage drop is reported
;# For Effective Resistance analysis: the effective resistance is reported
;# For Minimum path resistance analysis: the minimum path resistance is reported
;# For Integrity Check: the missing vias are reported
set REDHAWK_EM_ANALYSIS 	   	false ;# Optional. Set to true if EM analysis to be performed with static or dynamic analysis.
set REDHAWK_EM_REPORT 			"" ;# Optional. Specify a file name to have the EM output report produced.
set REDHAWK_SCRIPT_FILE 		"" ;# Optional. Specify a file name for using Redhawk standalone run tcl file.
set REDHAWK_SWITCHING_ACTIVITY_FILE 	"" ;# Required for vector-based dynamic analysis.  Format is as follows:
;# {file_format [file_name] [strip_path]}
set REDHAWK_FIX_MISSING_VIAS       	false ;# Optional. Set to true to enable inserting vias to missing via locations after the check_missing_via flow is run.
set REDHAWK_MISSING_VIA_POS_THRESHOLD	"" ;# Optional. Set to positive voltage between two overlapped layers for filtering purpose.  Default is no filtering.
set REDHAWK_RAIL_DATABASE               RAIL_DATABASE  ; #Optional. Set ICC2 Redhawk Fusion output directory.
set REDHAWK_PGA_POWER_NET               "" ; #Required.  Set one power net for PGA.
set REDHAWK_PGA_GROUND_NET              "" ; #Required.  Set one ground net for PGA
set REDHAWK_PGA_NODE                    "" ; #Required. Set the technology node such as tsmc16.
set REDHAWK_PGA_ICV_DIR                 "" ; #Required. Set the path to the ICV binary.  Example: /global/apps/icv_2018.06
##########################################################################################
## System Variables and Settings (there's no need to change them)
##########################################################################################
## Reporting 
set REPORT_QOR				true ;# true|false; RM default true; runs various reporting commands at end of each step;
;# reporting commands vary by stage; set it to false to skip reporting
set REPORT_QOR_REPORT_POWER		true ;# true|false; RM default true;
;# set it to false to skip report_power and report_clock_qor -type power during reporting
set REPORT_QOR_REPORT_CONGESTION	true ;# true|false; RM default reports congestion with "route_global -congestion_map_only true"
;# at the end of preroute steps; set it to false to skip.
set search_path [list ./rm_icc2_pnr_scripts ./rm_setup ./templates $REDHAWK_SEARCH_PATH]
lappend search_path .
if {$synopsys_program_name == "icc2_shell"} {
	set_host_options -max_cores 8

	## Enable on-disk operation for copy_block to save block to disk right away
	set_app_option -name design.on_disk_operation -value true ;# default false and global-scoped
}
set sh_continue_on_error true
## Label names (while $DESIGN_NAME is the block name)
set INIT_DESIGN_BLOCK_NAME 		"init_design" 			;# Label name to be used when saving a block in init_design.tcl
set PLACE_OPT_BLOCK_NAME 		"place_opt" 			;# Label name to be used when saving a block in place_opt.tcl
set CLOCK_OPT_CTS_BLOCK_NAME 		"clock_opt_cts" 		;# Label name to be used when saving a block in clock_opt_cts.tcl
set CLOCK_OPT_OPTO_BLOCK_NAME 		"clock_opt_opto" 		;# Label name to be used when saving a block in clock_opt_opto.tcl
set ROUTE_AUTO_BLOCK_NAME 		"route_auto" 			;# Label name to be used when saving a block in route_auto.tcl
set ROUTE_OPT_BLOCK_NAME 		"route_opt" 			;# Label name to be used when saving a block in route_opt.tcl
set CHIP_FINISH_BLOCK_NAME 		"chip_finish" 			;# Label name to be used when saving a block in chip_finish.tcl
set ICV_IN_DESIGN_BLOCK_NAME 		"icv_in_design" 		;# Label name to be used when saving a block in icv_in_design.tcl
set WRITE_DATA_FROM_BLOCK_NAME 		$ICV_IN_DESIGN_BLOCK_NAME 	;# Label name of the source block in write_data.tcl;
set WRITE_DATA_BLOCK_NAME 		"write_data" 			;# Label name to be used when saving a block in write_data.tcl
;# default is ICV_IN_DESIGN_BLOCK_NAME
set FUNCTIONAL_ECO_FROM_BLOCK_NAME	$ROUTE_OPT_BLOCK_NAME 		;# Label name of the source block in functional_eco.tcl;
;# default is ROUTE_OPT_BLOCK_NAME
set FUNCTIONAL_ECO_BLOCK_NAME		"functional_eco"		;# Label name to be used when saving a block in functional_eco.tcl
set PT_ECO_FROM_BLOCK_NAME 		$ROUTE_OPT_BLOCK_NAME 		;# Label name of the source block in pt_eco.tcl;
;# default is ROUTE_OPT_BLOCK_NAME
set PT_ECO_BLOCK_NAME 			"pt_eco" 			;# Label name to be used when saving a block in pt_eco.tcl
set PT_ECO_INCREMENTAL_FROM_BLOCK_NAME 	$ROUTE_OPT_BLOCK_NAME 		;# Label name of the source block in pt_eco_incremental_1.tcl;
;# default is ROUTE_OPT_BLOCK_NAME; specify a different name if needed
set PT_ECO_INCREMENTAL_1_BLOCK_NAME 	"pt_eco_incremental_1" 		;# Label name to be used when saving a block in pt_eco_incremental_1.tcl
set PT_ECO_INCREMENTAL_2_BLOCK_NAME 	"pt_eco_incremental_2" 		;# Label name to be used when saving a block in pt_eco_incremental_2.tcl
set REDHAWK_IN_DESIGN_PNR_FROM_BLOCK_NAME $INIT_DESIGN_BLOCK_NAME	;# Label name of the starting block for redhawk_in_design_pnr.tcl;
;# default is INIT_DESIGN_BLOCK_NAME
## Directories
set OUTPUTS_DIR	"./outputs_icc2"	;# Directory to write output data files; mainly used by write_data.tcl
set REPORTS_DIR	"./rpts_icc2"		;# Directory to write reports; mainly used by report_qor.tcl
if !{[file exists $OUTPUTS_DIR]} {file mkdir $OUTPUTS_DIR} ;# do not change this line or directory may not be created properly
if !{[file exists $REPORTS_DIR]} {file mkdir $REPORTS_DIR} ;# do not change this line or directory may not be created properly
##########################################################################################
## Hierarchical PNR Variables (used by hierarchical PNR implementation)
##########################################################################################
## For designs where the blocks are bound to abstracts
set SUB_BLOCK_REFS                   	[list ] ;# If ABSTRACT_TYPE_FOR_MPH_BLOCKS == flattened , specify design names of the immediate child blocks
;# If ABSTRACT_TYPE_FOR_MPH_BLOCKS == nested , specify design names of the physical blocks in all lower levels of physical hierarchy
;# Include the blocks that will be bound to abstracts
set USE_ABSTRACTS_FOR_BLOCKS        	[list ] ;# design names of the physical blocks in the next lower level that will be bound to abstracts
## By default, abstracts created after icv_in_design step of lower-level are used to implement the current level
## Update the following variables if you want to use abstracts created after any other step 
set BLOCK_ABSTRACT_FOR_PLACE_OPT 	"$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_PLACE_OPT label for place_opt
set BLOCK_ABSTRACT_FOR_CLOCK_OPT_CTS    "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CLOCK_OPT_CTS label for clock_opt_cts
set BLOCK_ABSTRACT_FOR_CLOCK_OPT_OPTO   "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CLOCK_OPT_OPTO label for clock_opt_opto
set BLOCK_ABSTRACT_FOR_ROUTE_AUTO       "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ROUTE_AUTO label for route_auto
set BLOCK_ABSTRACT_FOR_ROUTE_OPT        "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ROUTE_OPT label for route_opt
set BLOCK_ABSTRACT_FOR_CHIP_FINISH      "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CHIP_FINISH for chip_finish
set BLOCK_ABSTRACT_FOR_ICV_IN_DESIGN    "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ICV_IN_DESIGN label for icv_in_design
set USE_ABSTRACTS_FOR_POWER_ANALYSIS 	false ;# Default false; false|true;
;# sets app option abstract.annotate_power that annotates power information in the abstracts
;# set this to true to perform power analysis inside subblocks modeled as abstracts
set USE_ABSTRACTS_FOR_SIGNAL_EM_ANALYSIS false ;# Default false; false|true;
;# sets app option abstract.enable_signal_em_analysis 
;# set this to true to perform signal em analysis inside abstracts
set ABSTRACT_TYPE_FOR_MPH_BLOCKS "flattened" ; # "nested | flattened", Default nested. Specifies the type of abstract to be created for MPH blocks (blocks with more than 1 level of physical hierarchy)
;# Allowed values are nested and flattened. 
;# when this variable is set to nested (default), preserve_block_instances option of create_abstract command is set to true (default value)
;# when this variable is set to flattened , preserve_block_instances option of create_abstract command is set to false
set CHECK_HIER_TIMING_CONSTRAINTS_CONSISTENCY true ;# Determines whether the consistency of top and block timing constraints is checked during the check_design command
;# The variable in turn sets the application option abstract.check_constraints_consistency to true
########################################################################################## 
## Hierarchical PNR Variables for clock_opt_cts related settings (used by clock_opt_cts.tcl)
##########################################################################################
set PROMOTE_CLOCK_BALANCE_POINTS	false ;# Default false. When implementing intermediate and top levels of physical hierarchy,
;# set this variable to true to promote clock balance points from sub-blocks.
;# Leave this variable to its default value, if the needed clock balance points for the pins
;# inside sub-blocks are applied from the top-level itself.
########################################################################################## 
## Hierarchical PNR Variables for designs where some of the blocks are bound to ETMs
##########################################################################################
set WRITE_DATA_FOR_ETM_GENERATION       false ;# Default false. Set it to true, for writing out required design data for ETM Generation in PrimeTime 
set WRITE_DATA_FOR_ETM_BLOCK_NAME       $ICV_IN_DESIGN_BLOCK_NAME ;# Name of the starting block for the write_data_for_etm step
## ICC2-RM provides additional files (flavors) to override RM default settings for high connectivity, run time and area/power focused designs.
#  These files are under rm_icc2_pnr_scripts/ :  
#  flavor.high_connectivity_high_congestion_focused.tcl, flavor.area_power_focused.tcl and flavor.run_time_focused.tcl
#  You can use the ADDITIONAL_FLAVOR variable to control whether to use these flavors.
set ADDITIONAL_FLAVOR "" 	;# default unspecified; if unspecified, runs RM default flow that works/balances all PPA
;# set it to high_connectivity_high_congestion for high connectivity design styles with heavy congestions
;# set it to area_power for extra area and power optimizations
;# set it to run_time if run time is the primary concern
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_setup/icc2_pnr_setup.tcl

set REPORT_PREFIX $CLOCK_OPT_CTS_BLOCK_NAME
clock_opt_cts
open_lib $DESIGN_LIBRARY
Information: Loading library file '/afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/CORTEXM0DS' (FILE-007)
Information: Loading library file '/afs/eos.ncsu.edu/lockers/research/ece/wdavis/tech/ece720/Nangate_15nm_OCL_ICC2_LibPrep_v2014_06/icc2_cell_lib/NanGate_15nm_OCL.ndm' (FILE-007)
{CORTEXM0DS}
copy_block -from ${DESIGN_NAME}/${PLACE_OPT_BLOCK_NAME} -to ${DESIGN_NAME}/${CLOCK_OPT_CTS_BLOCK_NAME}
Information: User units loaded from library 'NanGate_15nm_OCL' (LNK-040)
Information: Saving block 'CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design'
{CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design}
current_block ${DESIGN_NAME}/${CLOCK_OPT_CTS_BLOCK_NAME}
{CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design}
link_block
Using libraries: CORTEXM0DS NanGate_15nm_OCL
Visiting block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Design 'CORTEXM0DS' was successfully linked.
1
## The following only applies to hierarchical designs
## Swap abstracts if abstracts specified for place_opt and clock_opt_cts are different
if {$DESIGN_STYLE == "hier"} {
	if {$USE_ABSTRACTS_FOR_BLOCKS != "" && ($BLOCK_ABSTRACT_FOR_CLOCK_OPT_CTS != $BLOCK_ABSTRACT_FOR_PLACE_OPT)} {
		puts "RM-info: Swapping from $BLOCK_ABSTRACT_FOR_PLACE_OPT to $BLOCK_ABSTRACT_FOR_CLOCK_OPT_CTS abstracts for all blocks."
		change_abstract -references $USE_ABSTRACTS_FOR_BLOCKS -label $BLOCK_ABSTRACT_FOR_CLOCK_OPT_CTS
		report_abstracts
	}
}
## Set active scenarios for the step (please include CTS and hold scenarios for CCD) 
if {$CLOCK_OPT_CTS_ACTIVE_SCENARIO_LIST != ""} {
	set_scenario_status -active false [get_scenarios -filter active]
	set_scenario_status -active true $CLOCK_OPT_CTS_ACTIVE_SCENARIO_LIST
}
if {[sizeof_collection [get_scenarios -filter "hold && active"]] == 0} {
	puts "RM-warning: No active hold scenario is found. Recommended to enable hold scenarios here such that CCD skewing can consider them." 
	puts "RM-info: Please activate hold scenarios for CTS if they are available." 
}
source -echo settings.clock_opt_cts.tcl ;# step specific settings; common CTS settings are covered in settings.place_opt.tcl
puts "RM-info: Running script [info script]\n"
RM-info: Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.clock_opt_cts.tcl

##########################################################################################
# Tool: IC Compiler II
# Script: settings.clock_opt_cts.tcl 
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
## For non-CCD flow, to improve local skew of timing critical register pairs,
## uncomment the following to enable local skew optimization during CTS and CTO:
#	set_app_options -name cts.compile.enable_local_skew -value true
#	set_app_options -name cts.optimize.enable_local_skew -value true
## For non-CCD flow, the clock SI prevention feature for minimizing the impact of SI from/on clock nets 
##  at postroute can be turned on by uncommenting the following application options:
#	set_app_options -name cts.optimize.enable_congestion_aware_ndr_promotion -value true
## Prefix
if {$CLOCK_OPT_CTS_USER_INSTANCE_NAME_PREFIX != ""} {
	set_app_options -name cts.common.user_instance_name_prefix -value $CLOCK_OPT_CTS_USER_INSTANCE_NAME_PREFIX
	set_app_options -name opt.common.user_instance_name_prefix -value ${CLOCK_OPT_CTS_USER_INSTANCE_NAME_PREFIX}_opt
}
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.clock_opt_cts.tcl

source -echo settings.non_persistent.tcl ;# non-persistent settings to be re-applied in each session
puts "RM-info: Running script [info script]\n"
RM-info: Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.non_persistent.tcl

##########################################################################################
# Script: settings.non_persistent.tcl
# Description : Settings that need to be re-applied in each new ICC-II session are incldued below.
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
####################################
## Timer 
####################################
## set_app_options -name time.enable_preset_clear_arcs -value true ;# tool default false, global-scoped
####################################
## Keepout margin (lib cell based) 
####################################
## Lib cell based keepout margin is not persistent in the current release and must be re-applied in new ICC-II seccions.
#  Example : create_keepout_margin -outer {5 5 5 5} [get_lib_cells */lib_cell_name]
####################################
## set_threshold_voltage_group_type 
####################################
## Set your threshold_voltage_group attributes. These are persistent and can be simply defined in settings.place_opt.tcl. 
#  Listed here for your reference. For example:
#  	define_user_attribute -type string -class lib_cell threshold_voltage_group
#  	set_attribute -quiet [get_lib_cells -quiet */*LVT] threshold_voltage_group LVt
#  	set_attribute -quiet [get_lib_cells -quiet */*RVT] threshold_voltage_group RVt
#  	set_attribute -quiet [get_lib_cells -quiet */*HVT] threshold_voltage_group HVt
## set_threshold_voltage_group_type is not persistent and should be defined here:
#  	set_threshold_voltage_group_type -type low_vt LVt
#  	set_threshold_voltage_group_type -type normal_vt RVt
#  	set_threshold_voltage_group_type -type high_vt HVt
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.non_persistent.tcl

##########################################################################################
## Pre-CTS customizations
##########################################################################################
if {[file exists [which $TCL_USER_CLOCK_OPT_CTS_PRE_SCRIPT]]} {
	puts "RM-info: Sourcing [which $TCL_USER_CLOCK_OPT_CTS_PRE_SCRIPT]"
	source -echo $TCL_USER_CLOCK_OPT_CTS_PRE_SCRIPT
} elseif {$TCL_USER_CLOCK_OPT_CTS_PRE_SCRIPT != ""} {
	puts "RM-error: TCL_USER_CLOCK_OPT_CTS_PRE_SCRIPT($TCL_USER_CLOCK_OPT_CTS_PRE_SCRIPT) is invalid. Please correct it."
}
## Sample commands (for adjusting clock uncertainties) that can be included in $TCL_USER_CLOCK_OPT_CTS_PRE_SCRIPT if needed:
##	foreach_in_collection mode [get_modes] {
##		set_clock_uncertainty -setup 0.05 -from [get_clocks -mode $mode] -to [get_clocks -mode $mode] -scenarios [get_scenarios -of $mode]
##	}
foreach_in_collection mode [get_modes] {
##		set_clock_uncertainty -setup 0.05 -from [get_clocks -mode $mode] -to [get_clocks -mode $mode] -scenarios [get_scenarios -of $mode]
		set_clock_uncertainty -hold 17 -from [get_clocks -mode $mode] -to [get_clocks -mode $mode] -scenarios [get_scenarios -of $mode]
	}
redirect -tee -file ${REPORTS_DIR}/${REPORT_PREFIX}.report_app_options.start {report_app_options -non_default *}
****************************************
Report : app_option
           -non_default
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:28:06 2019
****************************************
Name                                         Type       Value       User-default System-default Scope      Status     Source
-------------------------------------------- ---------- ----------- ------------ -------------- ---------- ---------- ----------------------------------------------------------------------------------------------------
ccd.post_route_buffer_removal                bool       true        --           false          block      normal     
design.on_disk_operation                     bool       true        true         false          global     normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_setup/icc2_pnr_setup.tcl:552
extract.enable_coupling_cap                  bool       true        --           false          block      normal     
opt.area.effort                              enum       high        {}           low            block      normal     
opt.common.advanced_logic_restructuring_mode enum       area_timing {}           none           block      normal     
opt.common.buffer_area_effort                enum       ultra       {}           low            block      normal     
opt.common.use_route_aware_estimation        enum       true        {}           false          block      normal     
opt.port.eliminate_verilog_assign            bool       true        --           false          block      normal     
opt.power.effort                             enum       high        {}           low            block      normal     
opt.power.mode                               enum       total       {}           none           block      normal     
opt.timing.effort                            enum       high        {}           low            block      normal     
place_opt.final_place.effort                 enum       high        {}           medium         block      normal     
place_opt.initial_drc.global_route_based     enum       1           {}           false          block      normal     
place_opt.place.congestion_effort            enum       high        {}           medium         block      normal     
route.detail.eco_max_number_of_iterations    integer    10          --           -1             block      normal     
route.detail.timing_driven                   bool       true        --           false          block      normal     
route.global.timing_driven                   bool       true        --           false          block      normal     
route.track.crosstalk_driven                 bool       true        --           false          block      normal     
route.track.timing_driven                    bool       true        --           false          block      normal     
time.enable_clock_to_data_analysis           bool       true        --           false          block      normal     
time.enable_io_path_groups                   bool       true        --           false          block      normal     
time.remove_clock_reconvergence_pessimism    bool       true        --           false          block      normal     
time.si_enable_analysis                      bool       true        --           false          block      normal     
-------------------------------------------- ---------- ----------- ------------ -------------- ---------- ---------- ----------------------------------------------------------------------------------------------------

There are additional internal differences with no available TBC source.
1
redirect -file ${REPORTS_DIR}/${REPORT_PREFIX}.report_lib_cell_purpose {report_lib_cell -objects [get_lib_cells] -column {full_name:20 valid_purposes}}
redirect -file ${REPORTS_DIR}/${REPORT_PREFIX}.pre_cts.report_clock_settings {report_clock_settings} ;# CTS constraints and settings
redirect -file ${REPORTS_DIR}/${REPORT_PREFIX}.pre_cts.check_clock_tree {check_clock_tree} ;# checks issues that could hurt CTS results
## Enabled if used by top level closure flow
if {$DESIGN_STYLE == "hier"} { 
	## Promote clock tree exceptions from blocks to top
	if {$USE_ABSTRACTS_FOR_BLOCKS != "" && $PROMOTE_CLOCK_BALANCE_POINTS} {
		promote_clock_data -auto_clock connected -balance_points
	}
}
## The following only applies to designs with physical hierarchy
## Ignore the sub-blocks (bound to abstracts) internal timing paths
if {$DESIGN_STYLE == "hier" && $PHYSICAL_HIERARCHY_LEVEL != "bottom"} {
	set_timing_paths_disabled_blocks  -all_sub_blocks
}
##########################################################################################
## Multisource clock tree synthesis (MSCTS)
##########################################################################################
## Specify a Tcl script for MSCTS setup and creation
## Two scripts are provided in rm_icc2_pnr_scripts: mscts.regular.tcl and mscts.structural.tcl 
if {$CLOCK_OPT_MSCTS_CRITICAL_SCENARIO != ""} {
	set cur_scenario [get_object_name [current_scenario]]
	current_scenario $CLOCK_OPT_MSCTS_CRITICAL_SCENARIO
}
## Run structural MSCTS followed by Regular MSCTS if both structure present in the design
if {[file exists [which $TCL_STRUCTURAL_MSCTS_FILE]]} {
	puts "RM-info: Sourcing [which $TCL_STRUCTURAL_MSCTS_FILE]"
	source $TCL_STRUCTURAL_MSCTS_FILE
} elseif {$TCL_STRUCTURAL_MSCTS_FILE != ""} {
        puts "RM-error: TCL_STRUCTURAL_MSCTS_FILE($TCL_STRUCTURAL_MSCTS_FILE) is invalid. Please correct it."
}
## Run regular MSCTS
if {[file exists [which $TCL_REGULAR_MSCTS_FILE]]} {
	if {!$PLACE_OPT_MSCTS} {
        	puts "RM-info: Sourcing [which $TCL_REGULAR_MSCTS_FILE]"
        	source $TCL_REGULAR_MSCTS_FILE
		## Run Tap assignment
		synthesize_multisource_clock_taps
	} else  {
		## Propagate clock for timer to see actual transitions on the Htree before CTS
        	synthesize_clock_trees -propagate_only
	
		## Run clock mesh simulation with clocks propagated 
		analyze_subcircuit -net $MSCTS_CLOCK_MESH_NAME 		-from [get_pins -filter "direction==in&&port_type!=power&&port_type!=ground" -of [get_cells -physical *mscts_mesh_driver*]]  		-MSCTS_ANALYZE_DRIVER_FILES $MSCTS_ANALYZE_DRIVER_FILES 		-MSCTS_ANALYZE_SPICE_HEADER_FILES $MSCTS_ANALYZE_SPICE_HEADER_FILES 		-clock $MSCTS_CLOCK 		-configuration { 			-scenario_name $MSCTS_ANALYZE_SCENARIO 			-max_spice_header_files $MSCTS_ANALYZE_SCENARIO_MAX_SPICE_HEADER_FILES 			-min_spice_header_files $MSCTS_ANALYZE_SCENARIO_MIN_SPICE_HEADER_FILES 		} 		-simulator hspice 		-name clk_mesh_analysis_cts
	}
} elseif {$TCL_REGULAR_MSCTS_FILE != ""} {
        puts "RM-error: TCL_REGULAR_MSCTS_FILE($TCL_REGULAR_MSCTS_FILE) is invalid. Please correct it."
}
if {[file exists [which $TCL_REGULAR_MSCTS_FILE]] || [file exists [which $TCL_STRUCTURAL_MSCTS_FILE]]} { 
	save_block -as ${DESIGN_NAME}/${CLOCK_OPT_CTS_BLOCK_NAME}_MSCTS
}
if {$CLOCK_OPT_MSCTS_CRITICAL_SCENARIO != ""} {current_scenario $cur_scenario}
## MSCTS ends
##########################################################################################
## clock_opt CTS flow
##########################################################################################
## Reminder: Include flops as part of the cts lib cell purpose list :
## CCD can size flops to improve timing. Please make sure flops are enabled for CTS to allow sizing during CCD.
if {[file exists [which $TCL_USER_CLOCK_OPT_CTS_SCRIPT]]} {
	puts "RM-info: Sourcing [which $TCL_USER_CLOCK_OPT_CTS_SCRIPT]"
	source -echo $TCL_USER_CLOCK_OPT_CTS_SCRIPT
} elseif {$TCL_USER_CLOCK_OPT_CTS_SCRIPT != ""} {
	puts "RM-error: TCL_USER_CLOCK_OPT_CTS_SCRIPT($TCL_USER_CLOCK_OPT_CTS_SCRIPT) is invalid. Please correct it."
} else {

	puts "RM-info: Running clock_opt -from build_clock -to build_clock command"
	clock_opt -from build_clock -to build_clock
	#save_block -as ${DESIGN_NAME}/clock_opt_build_clock
	
	puts "RM-info: Running clock_opt -from route_clock -to route_clock command"
	clock_opt -from route_clock -to route_clock

	## If redundant via insertion on clock nets is required here, uncomment the commands below:
	##	## Source ICC-II via mapping file for redundant via insertion	
	##	if {[file exists [which $TCL_USER_REDUNDANT_VIA_MAPPING_FILE]]} {
	##		puts "RM-info: Sourcing [which $TCL_USER_REDUNDANT_VIA_MAPPING_FILE]"
	##		source $TCL_USER_REDUNDANT_VIA_MAPPING_FILE
	##		report_via_mapping
	##	## Source ICC via mapping file that contains define_zrt_redundant_vias commands
	##	} elseif {[file exists [which $TCL_USER_ICC_REDUNDANT_VIA_MAPPING_FILE]]} {
	##		puts "RM-info: Sourcing [which $TCL_USER_ICC_REDUNDANT_VIA_MAPPING_FILE]"
	##		add_via_mapping -from_icc_file $TCL_USER_ICC_REDUNDANT_VIA_MAPPING_FILE
	##		report_via_mapping
	##	} else {
	##		puts "RM-warning: No valid redundant via mapping file has been specified."
	##	}
	##
	##	add_redundant_vias -nets [get_nets -physical_context -of [get_clock_tree_pins]]
}
RM-info: Running clock_opt -from build_clock -to build_clock command
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
INFO: Leakage Power Aware Optimization Enabled
Information: Configuring Design Fusion Restructuring for area ...
Information: Configuring Design Fusion Restructuring for timing ...
Design has RDE and GRLB - so GRLB will be disabled internally. Please run preroute optimization completely with either GRLB or with RDE
Warning: the app option 'time.si_enable_analysis' should not be set to be true in pre-route stage, enforce it to be false temporarily. (OPT-215)
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (76480 76800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0

Running clock synthesis step.
Info: Enabling GR in trial CTO
************************************************************
* CTS STEP: Design Initialization for Trial Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   mode_norm.slow.RCmax	(Mode: mode_norm.slow.RCmax; Corner: mode_norm.slow.RCmax)
   mode_norm.worst_low.RCmax	(Mode: mode_norm.worst_low.RCmax; Corner: mode_norm.worst_low.RCmax)
   mode_norm.fast.RCmin_bc	(Mode: mode_norm.fast.RCmin_bc; Corner: mode_norm.fast.RCmin_bc)
Information: CTS will work on all clocks in active scenarios, including 3 master clocks and 0 generated clocks. (CTS-107)
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.common.power_aware_pruning = false
   cts.compile.enable_local_skew = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   NanGate_15nm_OCL/BUF_X1
   NanGate_15nm_OCL/BUF_X2
   NanGate_15nm_OCL/BUF_X4
   NanGate_15nm_OCL/BUF_X8
   NanGate_15nm_OCL/BUF_X12
   NanGate_15nm_OCL/BUF_X16
   NanGate_15nm_OCL/CLKBUF_X1
   NanGate_15nm_OCL/CLKBUF_X2
   NanGate_15nm_OCL/CLKBUF_X4
   NanGate_15nm_OCL/CLKBUF_X8
   NanGate_15nm_OCL/CLKBUF_X12
   NanGate_15nm_OCL/CLKBUF_X16
   NanGate_15nm_OCL/INV_X1
   NanGate_15nm_OCL/INV_X2
   NanGate_15nm_OCL/INV_X4
   NanGate_15nm_OCL/INV_X8
   NanGate_15nm_OCL/INV_X12
   NanGate_15nm_OCL/INV_X16

ICG reference list:
   NanGate_15nm_OCL/CLKGATETST_X1

Information: 'mode_norm.worst_low.RCmax' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (76480 76800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.41 sec, cpu time is 0 hr : 0 min : 1.37 sec. (CTS-104)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Drc Mode Option: auto
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Creating classic rule checker.
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 100 total shapes.
Layer MINT1: cached 0 shapes out of 0 total shapes.
Layer MINT2: cached 0 shapes out of 0 total shapes.
Cached 4161 vias out of 17081 total vias.
Information: Initializing classic cellmap without advanced rules enabled
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design'. (TIM-125)
Information: Design Average RC for design CORTEXM0DS  (NEX-011)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.093795 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.088397 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
 Creating timing abstraction of clock tree(s)
For clock 'HCLK' @ corner 'mode_norm.fast.RCmin_bc': latency = 0.230
For clock 'HCLK' @ corner 'mode_norm.slow.RCmax': latency = 0.230
For clock 'HCLK' @ corner 'mode_norm.worst_low.RCmax': latency = 0.230
 Abstraction finished successfully
OCV derate values 1.000 (early) and 1.000 (late)
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design'. (TIM-125)
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design'. (TIM-125)
Information: The RC mode used is RDE for design 'CORTEXM0DS'. (NEX-022)
Information: Design Average RC for design CORTEXM0DS  (NEX-011)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.093795 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.088397 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7379, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 37, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     enabled
Advanced Receiver Model:                   disabled
************************************************************

Mode:mode_norm.slow.RCmax   Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
HCLK         Yes    229.6129 229.6129 229.6129 229.6129 mode_norm.slow.RCmax

Mode:mode_norm.worst_low.RCmax   Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
HCLK         Yes    229.6129 229.6129 229.6129 229.6129 mode_norm.worst_low.RCmax

Mode:mode_norm.fast.RCmin   Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
HCLK         Yes         --      --      --      --   mode_norm.fast.RCmin

Mode:mode_norm.fast.RCmin_bc   Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
HCLK         Yes    229.6129 229.6129 229.6129 229.6129 mode_norm.fast.RCmin_bc

Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7379, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 7379, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: The net parasitics of block CORTEXM0DS are cleared. (TIM-123)
Setting the local skew CTS slack threshold value to 0.050000
Using threshold of 0.050000 to filter timing paths
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

No buffer or inverter has been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.04 sec, cpu time is 0 hr : 0 min : 0.04 sec. (CTS-104)
Computing global skew target..
Setting target skew for clock: HCLK (mode mode_norm.fast.RCmin_bc) as 0.069124
Setting target skew for clock: HCLK (mode mode_norm.slow.RCmax) as 0.069124
Setting target skew for clock: HCLK (mode mode_norm.worst_low.RCmax) as 0.069124
Drc Mode Option: auto
Enable multi-thread Tasks, number of thread is 8
Mark clock trees...
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design'. (TIM-125)
Information: The RC mode used is RDE for design 'CORTEXM0DS'. (NEX-022)
Information: Design Average RC for design CORTEXM0DS  (NEX-011)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.093795 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.088397 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7379, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 37, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
Information: Relocated the clock cell 'clk_gate_u_logic_R1w2z4_reg/latch' from (38.34, 63.74) to (40.90, 62.21). (CTS-106)
Information: Relocated the clock cell 'u_logic_clk_gate_Ydw2z4_reg/latch' from (34.56, 68.35) to (36.22, 72.96). (CTS-106)
Information: Relocated the clock cell 'u_logic_clk_gate_B1a3z4_reg/latch' from (59.14, 56.06) to (60.67, 60.67). (CTS-106)
Information: Relocated the clock cell 'u_logic_clk_gate_T7d3z4_reg/latch' from (55.30, 72.96) to (55.87, 74.50). (CTS-106)
Information: Relocated the clock cell 'u_logic_clk_gate_Ll73z4_reg/latch' from (22.27, 33.02) to (43.14, 22.27). (CTS-106)
Information: Relocated the clock cell 'u_logic_clk_gate_Cc63z4_reg/latch' from (22.59, 29.95) to (45.95, 23.81). (CTS-106)
Information: Relocated the clock cell 'u_logic_clk_gate_T253z4_reg/latch' from (24.83, 34.56) to (48.26, 25.34). (CTS-106)
Information: Relocated the clock cell 'u_logic_clk_gate_Kt33z4_reg/latch' from (23.68, 33.02) to (46.02, 28.42). (CTS-106)
Information: Relocated the clock cell 'u_logic_clk_gate_Bk23z4_reg/latch' from (22.14, 31.49) to (47.17, 23.81). (CTS-106)
Information: Relocated the clock cell 'u_logic_clk_gate_Sa13z4_reg/latch' from (23.49, 34.56) to (47.55, 26.88). (CTS-106)
Information: Relocated the clock cell 'u_logic_clk_gate_Yd03z4_reg/latch' from (22.98, 36.10) to (48.64, 26.88). (CTS-106)
Information: Relocated the clock cell 'u_logic_clk_gate_Ehz2z4_reg/latch' from (23.10, 36.10) to (48.19, 26.88). (CTS-106)
Information: Relocated the clock cell 'u_logic_clk_gate_Lpu2z4_reg/latch' from (20.42, 36.10) to (43.01, 23.81). (CTS-106)
Information: Relocated the clock cell 'u_logic_clk_gate_Cgt2z4_reg/latch' from (23.94, 29.95) to (44.29, 19.20). (CTS-106)
Information: Relocated the clock cell 'u_logic_clk_gate_R0t2z4_reg/latch' from (59.20, 54.53) to (60.86, 57.60). (CTS-106)
Information: Relocated the clock cell 'u_logic_clk_gate_Tqs2z4_reg/latch' from (50.11, 76.03) to (55.30, 76.03). (CTS-106)
Information: Relocated the clock cell 'u_logic_clk_gate_Vgs2z4_reg/latch' from (54.14, 74.50) to (57.73, 76.03). (CTS-106)
Information: Relocated the clock cell 'u_logic_clk_gate_O0o2z4_reg/latch' from (63.62, 51.46) to (69.63, 54.53). (CTS-106)
Information: Relocated the clock cell 'u_logic_clk_gate_Bdm2z4_reg/latch' from (30.98, 69.89) to (38.53, 74.50). (CTS-106)
Information: Relocated the clock cell 'u_logic_clk_gate_L8m2z4_reg/latch' from (61.76, 60.67) to (68.42, 56.06). (CTS-106)
Information: Relocated the clock cell 'u_logic_clk_gate_Fzl2z4_reg/latch' from (9.09, 45.31) to (25.92, 42.24). (CTS-106)
Information: Relocated the clock cell 'u_logic_clk_gate_Z4l2z4_reg/latch' from (61.18, 72.96) to (59.33, 76.03). (CTS-106)
Information: Relocated the clock cell 'u_logic_clk_gate_Svk2z4_reg/latch' from (12.67, 43.78) to (16.90, 39.17). (CTS-106)
Information: Relocated the clock cell 'u_logic_clk_gate_D7k2z4_reg/latch' from (26.05, 33.02) to (48.26, 23.81). (CTS-106)
Information: Relocated the clock cell 'u_logic_clk_gate_Koj2z4_reg/latch' from (18.94, 37.63) to (44.93, 20.74). (CTS-106)
Information: Relocated the clock cell 'u_logic_clk_gate_Glj2z4_reg/latch' from (22.72, 31.49) to (43.46, 17.66). (CTS-106)
Information: Relocated the clock cell 'u_logic_clk_gate_X2j2z4_reg/latch' from (25.34, 33.02) to (50.24, 23.81). (CTS-106)
Information: Relocated the clock cell 'u_logic_clk_gate_Kyi2z4_reg/latch' from (34.88, 66.82) to (41.47, 69.89). (CTS-106)
Information: Relocated the clock cell 'u_logic_clk_gate_Xti2z4_reg/latch' from (23.94, 29.95) to (43.07, 19.20). (CTS-106)
Information: Relocated the clock cell 'u_logic_clk_gate_Uqi2z4_reg/latch' from (45.12, 69.89) to (46.14, 71.42). (CTS-106)
Information: Relocated the clock cell 'u_logic_clk_gate_Fpi2z4_reg/latch' from (21.25, 29.95) to (44.54, 17.66). (CTS-106)
Information: Relocated the clock cell 'u_logic_clk_gate_Rni2z4_reg/latch' from (12.80, 42.24) to (24.00, 40.70). (CTS-106)
Information: Relocated the clock cell 'u_logic_clk_gate_J6i2z4_reg/latch' from (10.43, 45.31) to (40.96, 51.46). (CTS-106)
Information: Relocated the clock cell 'clk_gate_u_logic_Omk2z4_reg/latch' from (46.72, 51.46) to (58.75, 45.31). (CTS-106)
Information: Relocated the clock cell 'clk_gate_u_logic_V1l2z4_reg/latch' from (67.01, 31.49) to (53.70, 34.56). (CTS-106)
Information: Relocated the clock cell 'clk_gate_u_logic_H9i2z4_reg/latch' from (31.87, 72.96) to (28.10, 72.96). (CTS-106)
A total of 36 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
Information: The run time for enable resynthesis is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_u_logic_R1w2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 6
 Number of ignore points = 0
Information: The RC mode used is RDE for design 'CORTEXM0DS'. (NEX-022)
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Ydw2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 16
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_B1a3z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 20
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_T7d3z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 8
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Ll73z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 32
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Cc63z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 32
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_T253z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 32
 Number of ignore points = 0
 Added 13 Repeaters. Built 7 Repeater Levels
 Phase delay: u_logic_clk_gate_T253z4_reg/latch/CLK : (0.063 0.032) : skew = 0.031
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Kt33z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 32
 Number of ignore points = 0
 Added 10 Repeaters. Built 5 Repeater Levels
 Phase delay: u_logic_clk_gate_Kt33z4_reg/latch/CLK : (0.059 0.036) : skew = 0.024
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Bk23z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 32
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Sa13z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 32
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Yd03z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 32
 Number of ignore points = 0
 Added 14 Repeaters. Built 7 Repeater Levels
 Phase delay: u_logic_clk_gate_Yd03z4_reg/latch/CLK : (0.055 0.041) : skew = 0.014
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Ehz2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 32
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: u_logic_clk_gate_Ehz2z4_reg/latch/CLK : (0.044 0.030) : skew = 0.014
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Lpu2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 32
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Cgt2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 32
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_R0t2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 3
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Tqs2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 8
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Vgs2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 8
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_O0o2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 24
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: u_logic_clk_gate_O0o2z4_reg/latch/CLK : (0.026 0.023) : skew = 0.002
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Bdm2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 11
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_L8m2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 24
 Number of ignore points = 0
 Added 4 Repeaters. Built 3 Repeater Levels
 Phase delay: u_logic_clk_gate_L8m2z4_reg/latch/CLK : (0.037 0.029) : skew = 0.008
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Fzl2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 4
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Z4l2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 8
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Svk2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 4
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_D7k2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 30
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Koj2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 32
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Glj2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 32
 Number of ignore points = 0
 Added 22 Repeaters. Built 10 Repeater Levels
 Phase delay: u_logic_clk_gate_Glj2z4_reg/latch/CLK : (0.071 0.040) : skew = 0.032
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_X2j2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 30
 Number of ignore points = 0
 Added 13 Repeaters. Built 7 Repeater Levels
 Phase delay: u_logic_clk_gate_X2j2z4_reg/latch/CLK : (0.066 0.031) : skew = 0.035
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Kyi2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 6
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Xti2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 32
 Number of ignore points = 0
 Added 2 Repeaters. Built 1 Repeater Level
 Phase delay: u_logic_clk_gate_Xti2z4_reg/latch/CLK : (0.045 0.034) : skew = 0.010
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Uqi2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 4
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Fpi2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 32
 Number of ignore points = 0
 Added 27 Repeaters. Built 13 Repeater Levels
 Phase delay: u_logic_clk_gate_Fpi2z4_reg/latch/CLK : (0.112 0.039) : skew = 0.073
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Rni2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 4
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_J6i2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 53
 Number of ignore points = 0
 Added 22 Repeaters. Built 9 Repeater Levels
 Phase delay: u_logic_clk_gate_J6i2z4_reg/latch/CLK : (0.083 0.064) : skew = 0.019
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_u_logic_Omk2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 31
 Number of ignore points = 0
 Added 8 Repeaters. Built 5 Repeater Levels
 Phase delay: clk_gate_u_logic_Omk2z4_reg/latch/CLK : (0.055 0.040) : skew = 0.016
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_u_logic_V1l2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 26
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_u_logic_H9i2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 17
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 1 clock tree synthesis
 driving pin = HCLK
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 48
 Number of ignore points = 0
 Number of gates with existing phase delay = 36
    1. Phase delay = (max r/f: 0.112400/__ min r/f: 0.039120/__) : skew = 0.073280 : u_logic_clk_gate_Fpi2z4_reg/latch/CLK
    2. Phase delay = (max r/f: 0.083485/__ min r/f: 0.064449/__) : skew = 0.019035 : u_logic_clk_gate_J6i2z4_reg/latch/CLK
    3. Phase delay = (max r/f: 0.071297/__ min r/f: 0.039501/__) : skew = 0.031796 : u_logic_clk_gate_Glj2z4_reg/latch/CLK
    4. Phase delay = (max r/f: 0.066032/__ min r/f: 0.031261/__) : skew = 0.034771 : u_logic_clk_gate_X2j2z4_reg/latch/CLK
    5. Phase delay = (max r/f: 0.064621/__ min r/f: 0.031872/__) : skew = 0.032749 : u_logic_clk_gate_Lpu2z4_reg/latch/CLK
    6. Phase delay = (max r/f: 0.062523/__ min r/f: 0.031872/__) : skew = 0.030651 : u_logic_clk_gate_T253z4_reg/latch/CLK
    7. Phase delay = (max r/f: 0.062351/__ min r/f: 0.032711/__) : skew = 0.029640 : u_logic_clk_gate_Koj2z4_reg/latch/CLK
    8. Phase delay = (max r/f: 0.059566/__ min r/f: 0.028687/__) : skew = 0.030880 : u_logic_clk_gate_Cc63z4_reg/latch/CLK
    9. Phase delay = (max r/f: 0.059261/__ min r/f: 0.035667/__) : skew = 0.023594 : u_logic_clk_gate_Kt33z4_reg/latch/CLK
   10. Phase delay = (max r/f: 0.059032/__ min r/f: 0.026932/__) : skew = 0.032101 : u_logic_clk_gate_Ll73z4_reg/latch/CLK
   11. Phase delay = (max r/f: 0.056953/__ min r/f: 0.032539/__) : skew = 0.024414 : u_logic_clk_gate_Cgt2z4_reg/latch/CLK
   12. Phase delay = (max r/f: 0.055447/__ min r/f: 0.039692/__) : skew = 0.015755 : clk_gate_u_logic_Omk2z4_reg/latch/CLK
   13. Phase delay = (max r/f: 0.055294/__ min r/f: 0.041084/__) : skew = 0.014210 : u_logic_clk_gate_Yd03z4_reg/latch/CLK
   14. Phase delay = (max r/f: 0.053101/__ min r/f: 0.035954/__) : skew = 0.017147 : u_logic_clk_gate_Sa13z4_reg/latch/CLK
   15. Phase delay = (max r/f: 0.051861/__ min r/f: 0.035820/__) : skew = 0.016041 : u_logic_clk_gate_D7k2z4_reg/latch/CLK
   16. Phase delay = (max r/f: 0.047817/__ min r/f: 0.029068/__) : skew = 0.018749 : u_logic_clk_gate_Bk23z4_reg/latch/CLK
   17. Phase delay = (max r/f: 0.044823/__ min r/f: 0.034389/__) : skew = 0.010433 : u_logic_clk_gate_Xti2z4_reg/latch/CLK
   18. Phase delay = (max r/f: 0.044460/__ min r/f: 0.030270/__) : skew = 0.014191 : u_logic_clk_gate_Ehz2z4_reg/latch/CLK
   19. Phase delay = (max r/f: 0.040131/__ min r/f: 0.029545/__) : skew = 0.010586 : clk_gate_u_logic_V1l2z4_reg/latch/CLK
   20. Phase delay = (max r/f: 0.036926/__ min r/f: 0.029182/__) : skew = 0.007744 : u_logic_clk_gate_L8m2z4_reg/latch/CLK
   21. Phase delay = (max r/f: 0.027752/__ min r/f: 0.025845/__) : skew = 0.001907 : u_logic_clk_gate_B1a3z4_reg/latch/CLK
   22. Phase delay = (max r/f: 0.025539/__ min r/f: 0.023441/__) : skew = 0.002098 : u_logic_clk_gate_O0o2z4_reg/latch/CLK
   23. Phase delay = (max r/f: 0.022430/__ min r/f: 0.021210/__) : skew = 0.001221 : u_logic_clk_gate_Ydw2z4_reg/latch/CLK
   24. Phase delay = (max r/f: 0.021687/__ min r/f: 0.020199/__) : skew = 0.001488 : clk_gate_u_logic_H9i2z4_reg/latch/CLK
   25. Phase delay = (max r/f: 0.020027/__ min r/f: 0.017300/__) : skew = 0.002728 : u_logic_clk_gate_Bdm2z4_reg/latch/CLK
   26. Phase delay = (max r/f: 0.016594/__ min r/f: 0.014877/__) : skew = 0.001717 : u_logic_clk_gate_Vgs2z4_reg/latch/CLK
   27. Phase delay = (max r/f: 0.016251/__ min r/f: 0.015163/__) : skew = 0.001087 : u_logic_clk_gate_T7d3z4_reg/latch/CLK
   28. Phase delay = (max r/f: 0.015526/__ min r/f: 0.014534/__) : skew = 0.000992 : u_logic_clk_gate_Tqs2z4_reg/latch/CLK
   29. Phase delay = (max r/f: 0.015373/__ min r/f: 0.014477/__) : skew = 0.000896 : u_logic_clk_gate_Z4l2z4_reg/latch/CLK
   30. Phase delay = (max r/f: 0.013714/__ min r/f: 0.013065/__) : skew = 0.000648 : u_logic_clk_gate_Kyi2z4_reg/latch/CLK
   31. Phase delay = (max r/f: 0.013046/__ min r/f: 0.012760/__) : skew = 0.000286 : clk_gate_u_logic_R1w2z4_reg/latch/CLK
   32. Phase delay = (max r/f: 0.011139/__ min r/f: 0.011005/__) : skew = 0.000134 : u_logic_clk_gate_Svk2z4_reg/latch/CLK
   33. Phase delay = (max r/f: 0.011101/__ min r/f: 0.010815/__) : skew = 0.000286 : u_logic_clk_gate_Uqi2z4_reg/latch/CLK
   34. Phase delay = (max r/f: 0.011044/__ min r/f: 0.010891/__) : skew = 0.000153 : u_logic_clk_gate_Rni2z4_reg/latch/CLK
   35. Phase delay = (max r/f: 0.010853/__ min r/f: 0.010700/__) : skew = 0.000153 : u_logic_clk_gate_Fzl2z4_reg/latch/CLK
   36. Phase delay = (max r/f: 0.010757/__ min r/f: 0.010624/__) : skew = 0.000134 : u_logic_clk_gate_R0t2z4_reg/latch/CLK
 Added 87 Repeaters. Built 24 Repeater Levels
 Phase delay: HCLK : (0.186 0.095) : skew = 0.091
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 6.18 sec, cpu time is 0 hr : 0 min : 6.62 sec. (CTS-104)
************************************************************
* CTS STEP: Latency Bottleneck Analysis
************************************************************

No latency bottleneck found > 500.000
Information: The run time for Latency bottleneck reporting is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.05 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
There are 33 buffers and 191 inverters added (total area 153.50) by Clock Tree Synthesis.
Information: 0 out of 260l clock cells have been moved due to NDR or via ladder related legalization rules.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MINT5
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Performing initial clock net global routing ...
Loading parastics information to the router ...
parastics information loaded to the router.
Information: The net parasitics of block CORTEXM0DS are cleared. (TIM-123)
Total number of global routed clock nets: 261
Information: The run time for clock net global routing is 0 hr : 0 min : 0.35 sec, cpu time is 0 hr : 0 min : 0.40 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design'. (TIM-125)
Information: Design CORTEXM0DS has 7605 nets, 261 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO(RDE) for design 'CORTEXM0DS'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7603, routed nets = 261, across physical hierarchy nets = 0, parasitics cached nets = 261, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
* CTS STEP: Pre-Optimization DRC Fixing
************************************************************
-------------------------------------------------------------
Fixing clock: HCLK mode: mode_norm.worst_low.RCmax root: HCLK

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: HCLK, Mode: mode_norm.worst_low.RCmax, Root: HCLK
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 77.5909; ID = 172.6532; NetsWithDRC = 64; Worst Tran/Cap cost = 92.6399/0.0000; ClockBufArea = 153.5017; ClockCellArea = 183.5827; Clock = HCLK; Mode = mode_norm.worst_low.RCmax; Corner = mode_norm.worst_low.RCmax; ClockRoot = HCLK. (CTS-037)

Starting fixing clock tree DRC Violation ...
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
.
Resized 190 cell(s), relocated 0 cell(s), cloned 9 cell(s) and inserted 196 buffer(s)/inverter(s)
Cloned 9 non-repeater gate(s)
Ran incremental ZGR 695 time(s) for 1501 net(s) and restored ZGR 331 time(s) for 700 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: HCLK, Mode: mode_norm.worst_low.RCmax, Root: HCLK
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 106.7162; ID = 200.7103; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 300.7611; ClockCellArea = 330.8421; Clock = HCLK; Mode = mode_norm.worst_low.RCmax; Corner = mode_norm.worst_low.RCmax; ClockRoot = HCLK. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 8.13 sec, cpu time is 0 hr : 0 min : 20.36 sec.
-------------------------------------------------------------
Fixing clock: HCLK mode: mode_norm.slow.RCmax root: HCLK

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: HCLK, Mode: mode_norm.slow.RCmax, Root: HCLK
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 95.4247; ID = 172.9774; NetsWithDRC = 6; Worst Tran/Cap cost = 0.3433/0.0000; ClockBufArea = 300.7611; ClockCellArea = 330.8421; Clock = HCLK; Mode = mode_norm.slow.RCmax; Corner = mode_norm.slow.RCmax; ClockRoot = HCLK. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 6 cell(s), relocated 0 cell(s), cloned 0 cell(s) and inserted 6 buffer(s)/inverter(s)
Cloned 0 non-repeater gate(s)
Ran incremental ZGR 23 time(s) for 46 net(s) and restored ZGR 18 time(s) for 36 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: HCLK, Mode: mode_norm.slow.RCmax, Root: HCLK
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 101.4519; ID = 179.0047; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 303.4153; ClockCellArea = 333.4963; Clock = HCLK; Mode = mode_norm.slow.RCmax; Corner = mode_norm.slow.RCmax; ClockRoot = HCLK. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.27 sec, cpu time is 0 hr : 0 min : 0.58 sec.
-------------------------------------------------------------
Fixing clock: HCLK mode: mode_norm.fast.RCmin_bc root: HCLK

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: HCLK, Mode: mode_norm.fast.RCmin_bc, Root: HCLK
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 94.3756; ID = 168.6287; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 303.4153; ClockCellArea = 333.4963; Clock = HCLK; Mode = mode_norm.fast.RCmin_bc; Corner = mode_norm.fast.RCmin_bc; ClockRoot = HCLK. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 cell(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 non-repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: HCLK, Mode: mode_norm.fast.RCmin_bc, Root: HCLK
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 94.3756; ID = 168.6287; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 303.4153; ClockCellArea = 333.4963; Clock = HCLK; Mode = mode_norm.fast.RCmin_bc; Corner = mode_norm.fast.RCmin_bc; ClockRoot = HCLK. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.02 sec.
Information: The run time for pre-optimization DRC fixing is 0 hr : 0 min : 8.42 sec, cpu time is 0 hr : 0 min : 20.96 sec. (CTS-104)
************************************************************
* CTS STEP: Skew Latency Optimization and Area Recovery
************************************************************
-------------------------------------------------------------
Optimizing clock tree
clock: HCLK mode: mode_norm.worst_low.RCmax root: HCLK
clock: HCLK mode: mode_norm.slow.RCmax root: HCLK
clock: HCLK mode: mode_norm.fast.RCmin_bc root: HCLK
Clock QoR Before Optimization:
Clock: HCLK, Mode: mode_norm.worst_low.RCmax, Root: HCLK
Information: CTS QoR Pre Optimization: GlobalSkew = 115.6235; ID = 209.6176; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 303.4153; ClockCellArea = 333.4963; Clock = HCLK; Mode = mode_norm.worst_low.RCmax; Corner = mode_norm.worst_low.RCmax; ClockRoot = HCLK. (CTS-037)
Clock: HCLK, Mode: mode_norm.slow.RCmax, Root: HCLK
Information: CTS QoR Pre Optimization: GlobalSkew = 101.4519; ID = 179.0047; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 303.4153; ClockCellArea = 333.4963; Clock = HCLK; Mode = mode_norm.slow.RCmax; Corner = mode_norm.slow.RCmax; ClockRoot = HCLK. (CTS-037)
Clock: HCLK, Mode: mode_norm.fast.RCmin_bc, Root: HCLK
Information: CTS QoR Pre Optimization: GlobalSkew = 94.3756; ID = 168.6287; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 303.4153; ClockCellArea = 333.4963; Clock = HCLK; Mode = mode_norm.fast.RCmin_bc; Corner = mode_norm.fast.RCmin_bc; ClockRoot = HCLK. (CTS-037)

Begin Network Flow Based Optimization:
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Default network flow optimizer made 17 successful improvements out of 57 iterations
Resized 8, relocated 0, deleted 12, inserted 1, sizeUp Relocated 0 cells
The elapsed time for network flow optimization is 0 hr : 0 min : 1.36 sec, cpu time is 0 hr : 0 min : 2.83 sec.
Ran incremental ZGR 80 time(s) for 186 net(s) and restored ZGR 76 time(s) for 173 net(s)
Clock Qor After Network Flow Optimization:
Clock: HCLK, Mode: mode_norm.worst_low.RCmax, Root: HCLK
Information: CTS QoR Post Optimization: GlobalSkew = 66.5855; ID = 176.5442; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 298.4018; ClockCellArea = 328.4828; Clock = HCLK; Mode = mode_norm.worst_low.RCmax; Corner = mode_norm.worst_low.RCmax; ClockRoot = HCLK. (CTS-037)
Longest path:
  (0) 1.7929		0.0000		cts_inv_294214585/I
  (1) 4.8256		3.0327		cts_inv_294214585/ZN
  (2) 5.8937		1.0681		cts_inv_293814581/I
  (3) 7.9727		2.0790		cts_inv_293814581/ZN
  (4) 11.5013		3.5286		cts_inv_293414577/I
  (5) 15.6212		4.1199		cts_inv_293414577/ZN
  (6) 17.4904		1.8692		cts_inv_292914572/I
  (7) 19.7029		2.2125		cts_inv_292914572/ZN
  (8) 20.6375		0.9346		cto_buf_drc_14610/I
  (9) 26.0353		5.3978		cto_buf_drc_14610/Z
  (10) 29.8119		3.7766		cts_inv_291914562/I
  (11) 32.1198		2.3079		cts_inv_291914562/ZN
  (12) 33.3595		1.2398		cto_buf_drc_14641/I
  (13) 38.7764		5.4169		cto_buf_drc_14641/Z
  (14) 42.0570		3.2806		cts_inv_290614549/I
  (15) 44.7655		2.7084		cts_inv_290614549/ZN
  (16) 46.1006		1.3351		cto_buf_drc_15374/I
  (17) 51.4221		5.3215		cto_buf_drc_15374/Z
  (18) 53.9017		2.4796		cts_inv_289314536/I
  (19) 55.9425		2.0409		cts_inv_289314536/ZN
  (20) 57.2968		1.3542		cto_buf_drc_14642/I
  (21) 62.6945		5.3978		cto_buf_drc_14642/Z
  (22) 65.8607		3.1662		cts_inv_288014523/I
  (23) 68.4929		2.6321		cts_inv_288014523/ZN
  (24) 68.5501		0.0572		cto_buf_drc_14643/I
  (25) 72.9752		4.4250		cto_buf_drc_14643/Z
  (26) 74.2722		1.2970		cto_buf_cln_15542/I
  (27) 78.8498		4.5776		cto_buf_cln_15542/Z
  (28) 80.7190		1.8692		u_logic_clk_gate_Fpi2z4_reg/latch/CLK
  (29) 88.6345		7.9155		u_logic_clk_gate_Fpi2z4_reg/latch/Q
  (30) 88.9015		0.2670		u_logic_clk_gate_Fpi2z4_reg/cto_buf_drc_14645/I
  (31) 95.5391		6.6376		u_logic_clk_gate_Fpi2z4_reg/cto_buf_drc_14645/Z
  (32) 95.9206		0.3815		u_logic_clk_gate_Fpi2z4_reg/cts_buf_232513968/I
  (33) 101.7761		5.8556		u_logic_clk_gate_Fpi2z4_reg/cts_buf_232513968/Z
  (34) 105.7243		3.9482		u_logic_clk_gate_Fpi2z4_reg/cts_buf_231713960/I
  (35) 112.3619		6.6376		u_logic_clk_gate_Fpi2z4_reg/cts_buf_231713960/Z
  (36) 113.7543		1.3924		u_logic_clk_gate_Fpi2z4_reg/cts_inv_231313956/I
  (37) 116.1003		2.3460		u_logic_clk_gate_Fpi2z4_reg/cts_inv_231313956/ZN
  (38) 118.3319		2.2316		u_logic_clk_gate_Fpi2z4_reg/cts_inv_230913952/I
  (39) 122.2229		3.8910		u_logic_clk_gate_Fpi2z4_reg/cts_inv_230913952/ZN
  (40) 124.1493		1.9264		u_logic_clk_gate_Fpi2z4_reg/cts_inv_230413947/I
  (41) 126.8005		2.6512		u_logic_clk_gate_Fpi2z4_reg/cts_inv_230413947/ZN
  (42) 129.2229		2.4223		u_logic_clk_gate_Fpi2z4_reg/cts_inv_229513938/I
  (43) 132.3318		3.1090		u_logic_clk_gate_Fpi2z4_reg/cts_inv_229513938/ZN
  (44) 135.8986		3.5667		u_logic_clk_gate_Fpi2z4_reg/cts_inv_226513908/I
  (45) 137.5198		1.6212		u_logic_clk_gate_Fpi2z4_reg/cts_inv_226513908/ZN
  (46) 137.8441		0.3242		u_logic_clk_gate_Fpi2z4_reg/cto_buf_drc_15408/I
  (47) 145.3400		7.4959		u_logic_clk_gate_Fpi2z4_reg/cto_buf_drc_15408/Z
  (48) 147.4953		2.1553		u_logic_clk_gate_Fpi2z4_reg/cts_inv_225213895/I
  (49) 149.5552		2.0599		u_logic_clk_gate_Fpi2z4_reg/cts_inv_225213895/ZN
  (50) 149.8985		0.3433		u_logic_clk_gate_Fpi2z4_reg/cto_buf_drc_15324/I
  (51) 157.5661		7.6675		u_logic_clk_gate_Fpi2z4_reg/cto_buf_drc_15324/Z
  (52) 159.8549		2.2888		u_logic_clk_gate_Fpi2z4_reg/cts_inv_223813881/I
  (53) 162.0483		2.1935		u_logic_clk_gate_Fpi2z4_reg/cts_inv_223813881/ZN
  (54) 163.2690		1.2207		u_logic_clk_gate_Fpi2z4_reg/cto_buf_drc_15329/I
  (55) 168.6478		5.3787		u_logic_clk_gate_Fpi2z4_reg/cto_buf_drc_15329/Z
  (56) 171.8521		3.2043		u_logic_clk_gate_Fpi2z4_reg/cts_inv_222013863/I
  (57) 174.2554		2.4033		u_logic_clk_gate_Fpi2z4_reg/cts_inv_222013863/ZN
  (58) 176.5442		2.2888		u_logic_Ajn2z4_reg/CLK
Shortest path:
  (0) 1.7929		0.0000		cts_inv_294214585/I
  (1) 4.8256		3.0327		cts_inv_294214585/ZN
  (2) 5.8937		1.0681		cts_inv_293814581/I
  (3) 7.9727		2.0790		cts_inv_293814581/ZN
  (4) 11.5013		3.5286		cts_inv_293414577/I
  (5) 15.6212		4.1199		cts_inv_293414577/ZN
  (6) 15.9836		0.3624		cts_inv_293014573/I
  (7) 20.7138		4.7302		cts_inv_293014573/ZN
  (8) 22.6784		1.9646		cto_buf_15663/I
  (9) 29.1824		6.5041		cto_buf_15663/Z
  (10) 31.5285		2.3460		cts_inv_292014563/I
  (11) 35.8009		4.2725		cts_inv_292014563/ZN
  (12) 36.2015		0.4005		cts_inv_290714550/I
  (13) 39.7682		3.5667		cts_inv_290714550/ZN
  (14) 40.2069		0.4387		cts_inv_289414537/I
  (15) 43.2205		3.0136		cts_inv_289414537/ZN
  (16) 43.6974		0.4768		cts_inv_288114524/I
  (17) 46.5584		2.8610		cts_inv_288114524/ZN
  (18) 46.7873		0.2289		cts_inv_286814511/I
  (19) 49.6483		2.8610		cts_inv_286814511/ZN
  (20) 50.1442		0.4959		cts_inv_285514498/I
  (21) 53.6346		3.4904		cts_inv_285514498/ZN
  (22) 54.2831		0.6485		cts_inv_283714480/I
  (23) 56.9344		2.6512		cts_inv_283714480/ZN
  (24) 57.1060		0.1717		cts_inv_281814461/I
  (25) 59.9289		2.8229		cts_inv_281814461/ZN
  (26) 60.1959		0.2670		cts_inv_279414437/I
  (27) 62.7327		2.5368		cts_inv_279414437/ZN
  (28) 62.9807		0.2480		cts_inv_277114414/I
  (29) 65.4030		2.4223		cts_inv_277114414/ZN
  (30) 65.4793		0.0763		cts_inv_274614389/I
  (31) 68.1305		2.6512		cts_inv_274614389/ZN
  (32) 68.5692		0.4387		cts_inv_272314366/I
  (33) 74.0242		5.4550		cts_inv_272314366/ZN
  (34) 74.6536		0.6294		u_logic_clk_gate_Kt33z4_reg/latch/CLK
  (35) 83.1795		8.5258		u_logic_clk_gate_Kt33z4_reg/latch/Q
  (36) 83.3511		0.1717		u_logic_clk_gate_Kt33z4_reg/cto_buf_drc_15231/I
  (37) 90.3320		6.9809		u_logic_clk_gate_Kt33z4_reg/cto_buf_drc_15231/Z
  (38) 91.5527		1.2207		u_logic_clk_gate_Kt33z4_reg/cts_buf_99112634/I
  (39) 98.9723		7.4196		u_logic_clk_gate_Kt33z4_reg/cts_buf_99112634/Z
  (40) 99.2966		0.3242		u_logic_clk_gate_Kt33z4_reg/cts_inv_97312616/I
  (41) 102.5391		3.2425		u_logic_clk_gate_Kt33z4_reg/cts_inv_97312616/ZN
  (42) 105.0186		2.4796		u_logic_clk_gate_Kt33z4_reg/cts_inv_96012603/I
  (43) 109.6916		4.6730		u_logic_clk_gate_Kt33z4_reg/cts_inv_96012603/ZN
  (44) 109.9586		0.2670		u_logic_Pvd3z4_reg/CLK
Clock: HCLK, Mode: mode_norm.slow.RCmax, Root: HCLK
Information: CTS QoR Post Optimization: GlobalSkew = 62.8853; ID = 152.6642; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 298.4018; ClockCellArea = 328.4828; Clock = HCLK; Mode = mode_norm.slow.RCmax; Corner = mode_norm.slow.RCmax; ClockRoot = HCLK. (CTS-037)
Longest path:
  (0) 1.8883		0.0000		cts_inv_294214585/I
  (1) 4.4632		2.5749		cts_inv_294214585/ZN
  (2) 5.6267		1.1635		cts_inv_293814581/I
  (3) 7.1335		1.5068		cts_inv_293814581/ZN
  (4) 10.8337		3.7003		cts_inv_293414577/I
  (5) 14.2288		3.3951		cts_inv_293414577/ZN
  (6) 16.2697		2.0409		cts_inv_292914572/I
  (7) 17.7765		1.5068		cts_inv_292914572/ZN
  (8) 18.7683		0.9918		cto_buf_drc_14610/I
  (9) 22.9263		4.1580		cto_buf_drc_14610/Z
  (10) 26.8936		3.9673		cts_inv_291914562/I
  (11) 28.7628		1.8692		cts_inv_291914562/ZN
  (12) 30.1361		1.3733		cto_buf_drc_14641/I
  (13) 34.3323		4.1962		cto_buf_drc_14641/Z
  (14) 37.9181		3.5858		cts_inv_290614549/I
  (15) 39.7301		1.8120		cts_inv_290614549/ZN
  (16) 41.1415		1.4114		cto_buf_drc_15374/I
  (17) 45.2805		4.1389		cto_buf_drc_15374/Z
  (18) 47.8745		2.5940		cts_inv_289314536/I
  (19) 49.5148		1.6403		cts_inv_289314536/ZN
  (20) 51.0216		1.5068		cto_buf_drc_14642/I
  (21) 55.1987		4.1771		cto_buf_drc_14642/Z
  (22) 58.6510		3.4523		cts_inv_288014523/I
  (23) 60.4057		1.7548		cts_inv_288014523/ZN
  (24) 60.4630		0.0572		cto_buf_drc_14643/I
  (25) 63.8580		3.3951		cto_buf_drc_14643/Z
  (26) 65.2313		1.3733		cto_buf_cln_15542/I
  (27) 68.7408		3.5095		cto_buf_cln_15542/Z
  (28) 70.6291		1.8883		u_logic_clk_gate_Fpi2z4_reg/latch/CLK
  (29) 77.0187		6.3896		u_logic_clk_gate_Fpi2z4_reg/latch/Q
  (30) 77.2858		0.2670		u_logic_clk_gate_Fpi2z4_reg/cto_buf_drc_14645/I
  (31) 82.3212		5.0354		u_logic_clk_gate_Fpi2z4_reg/cto_buf_drc_14645/Z
  (32) 82.7217		0.4005		u_logic_clk_gate_Fpi2z4_reg/cts_buf_232513968/I
  (33) 87.1468		4.4250		u_logic_clk_gate_Fpi2z4_reg/cts_buf_232513968/Z
  (34) 91.3048		4.1580		u_logic_clk_gate_Fpi2z4_reg/cts_buf_231713960/I
  (35) 96.4737		5.1689		u_logic_clk_gate_Fpi2z4_reg/cts_buf_231713960/Z
  (36) 97.9424		1.4687		u_logic_clk_gate_Fpi2z4_reg/cts_inv_231313956/I
  (37) 99.8497		1.9073		u_logic_clk_gate_Fpi2z4_reg/cts_inv_231313956/ZN
  (38) 102.2720		2.4223		u_logic_clk_gate_Fpi2z4_reg/cts_inv_230913952/I
  (39) 105.2094		2.9373		u_logic_clk_gate_Fpi2z4_reg/cts_inv_230913952/ZN
  (40) 107.2311		2.0218		u_logic_clk_gate_Fpi2z4_reg/cts_inv_230413947/I
  (41) 109.3674		2.1362		u_logic_clk_gate_Fpi2z4_reg/cts_inv_230413947/ZN
  (42) 111.9995		2.6321		u_logic_clk_gate_Fpi2z4_reg/cts_inv_229513938/I
  (43) 114.2311		2.2316		u_logic_clk_gate_Fpi2z4_reg/cts_inv_229513938/ZN
  (44) 117.9886		3.7575		u_logic_clk_gate_Fpi2z4_reg/cts_inv_226513908/I
  (45) 119.2856		1.2970		u_logic_clk_gate_Fpi2z4_reg/cts_inv_226513908/ZN
  (46) 119.6480		0.3624		u_logic_clk_gate_Fpi2z4_reg/cto_buf_drc_15408/I
  (47) 125.6752		6.0272		u_logic_clk_gate_Fpi2z4_reg/cto_buf_drc_15408/Z
  (48) 128.0212		2.3460		u_logic_clk_gate_Fpi2z4_reg/cts_inv_225213895/I
  (49) 129.2610		1.2398		u_logic_clk_gate_Fpi2z4_reg/cts_inv_225213895/ZN
  (50) 129.6234		0.3624		u_logic_clk_gate_Fpi2z4_reg/cto_buf_drc_15324/I
  (51) 135.4980		5.8746		u_logic_clk_gate_Fpi2z4_reg/cto_buf_drc_15324/Z
  (52) 137.9013		2.4033		u_logic_clk_gate_Fpi2z4_reg/cts_inv_223813881/I
  (53) 139.6561		1.7548		u_logic_clk_gate_Fpi2z4_reg/cts_inv_223813881/ZN
  (54) 141.0484		1.3924		u_logic_clk_gate_Fpi2z4_reg/cto_buf_drc_15329/I
  (55) 145.2255		4.1771		u_logic_clk_gate_Fpi2z4_reg/cto_buf_drc_15329/Z
  (56) 148.7350		3.5095		u_logic_clk_gate_Fpi2z4_reg/cts_inv_222013863/I
  (57) 150.2991		1.5640		u_logic_clk_gate_Fpi2z4_reg/cts_inv_222013863/ZN
  (58) 152.6642		2.3651		u_logic_Ajn2z4_reg/CLK
Shortest path:
  (0) 1.8883		0.0000		cts_inv_294214585/I
  (1) 4.4632		2.5749		cts_inv_294214585/ZN
  (2) 5.6267		1.1635		cts_inv_293814581/I
  (3) 7.1335		1.5068		cts_inv_293814581/ZN
  (4) 10.8337		3.7003		cts_inv_293414577/I
  (5) 14.2288		3.3951		cts_inv_293414577/ZN
  (6) 14.6103		0.3815		cts_inv_293014573/I
  (7) 18.1961		3.5858		cts_inv_293014573/ZN
  (8) 20.0462		1.8501		cto_buf_15663/I
  (9) 24.7955		4.7493		cto_buf_15663/Z
  (10) 27.0653		2.2697		cts_inv_292014563/I
  (11) 30.3459		3.2806		cts_inv_292014563/ZN
  (12) 30.7846		0.4387		cts_inv_290714550/I
  (13) 33.4167		2.6321		cts_inv_290714550/ZN
  (14) 33.8554		0.4387		cts_inv_289414537/I
  (15) 36.3159		2.4605		cts_inv_289414537/ZN
  (16) 36.8118		0.4959		cts_inv_288114524/I
  (17) 38.9481		2.1362		cts_inv_288114524/ZN
  (18) 39.1769		0.2289		cts_inv_286814511/I
  (19) 41.5230		2.3460		cts_inv_286814511/ZN
  (20) 42.0570		0.5341		cts_inv_285514498/I
  (21) 44.6510		2.5940		cts_inv_285514498/ZN
  (22) 45.3186		0.6676		cts_inv_283714480/I
  (23) 47.4358		2.1172		cts_inv_283714480/ZN
  (24) 47.6074		0.1717		cts_inv_281814461/I
  (25) 49.7246		2.1172		cts_inv_281814461/ZN
  (26) 50.0107		0.2861		cts_inv_279414437/I
  (27) 52.0515		2.0409		cts_inv_279414437/ZN
  (28) 52.3186		0.2670		cts_inv_277114414/I
  (29) 54.1115		1.7929		cts_inv_277114414/ZN
  (30) 54.2068		0.0954		cts_inv_274614389/I
  (31) 56.4003		2.1935		cts_inv_274614389/ZN
  (32) 56.8771		0.4768		cts_inv_272314366/I
  (33) 60.8253		3.9482		cts_inv_272314366/ZN
  (34) 61.4548		0.6294		u_logic_clk_gate_Kt33z4_reg/latch/CLK
  (35) 68.1877		6.7329		u_logic_clk_gate_Kt33z4_reg/latch/Q
  (36) 68.3784		0.1907		u_logic_clk_gate_Kt33z4_reg/cto_buf_drc_15231/I
  (37) 73.6618		5.2834		u_logic_clk_gate_Kt33z4_reg/cto_buf_drc_15231/Z
  (38) 74.9397		1.2779		u_logic_clk_gate_Kt33z4_reg/cts_buf_99112634/I
  (39) 80.5473		5.6076		u_logic_clk_gate_Kt33z4_reg/cts_buf_99112634/Z
  (40) 80.8907		0.3433		u_logic_clk_gate_Kt33z4_reg/cts_inv_97312616/I
  (41) 83.3511		2.4605		u_logic_clk_gate_Kt33z4_reg/cts_inv_97312616/ZN
  (42) 86.0023		2.6512		u_logic_clk_gate_Kt33z4_reg/cts_inv_96012603/I
  (43) 89.5119		3.5095		u_logic_clk_gate_Kt33z4_reg/cts_inv_96012603/ZN
  (44) 89.7789		0.2670		u_logic_Pvd3z4_reg/CLK
Clock: HCLK, Mode: mode_norm.fast.RCmin_bc, Root: HCLK
Information: CTS QoR Post Optimization: GlobalSkew = 56.8008; ID = 142.3454; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 298.4018; ClockCellArea = 328.4828; Clock = HCLK; Mode = mode_norm.fast.RCmin_bc; Corner = mode_norm.fast.RCmin_bc; ClockRoot = HCLK. (CTS-037)
Longest path:
  (0) 1.6785		0.0000		cts_inv_294214585/I
  (1) 4.1580		2.4796		cts_inv_294214585/ZN
  (2) 5.0163		0.8583		cts_inv_293814581/I
  (3) 6.5613		1.5450		cts_inv_293814581/ZN
  (4) 9.8610		3.2997		cts_inv_293414577/I
  (5) 13.0844		3.2234		cts_inv_293414577/ZN
  (6) 14.6484		1.5640		cts_inv_292914572/I
  (7) 16.2315		1.5831		cts_inv_292914572/ZN
  (8) 17.0898		0.8583		cto_buf_drc_14610/I
  (9) 21.3051		4.2152		cto_buf_drc_14610/Z
  (10) 24.7574		3.4523		cts_inv_291914562/I
  (11) 26.4359		1.6785		cts_inv_291914562/ZN
  (12) 27.5803		1.1444		cto_buf_drc_14641/I
  (13) 31.7764		4.1962		cto_buf_drc_14641/Z
  (14) 34.8473		3.0708		cts_inv_290614549/I
  (15) 36.8118		1.9646		cts_inv_290614549/ZN
  (16) 38.0325		1.2207		cto_buf_drc_15374/I
  (17) 42.1715		4.1389		cto_buf_drc_15374/Z
  (18) 44.4412		2.2697		cts_inv_289314536/I
  (19) 45.9480		1.5068		cts_inv_289314536/ZN
  (20) 47.1497		1.2016		cto_buf_drc_14642/I
  (21) 51.3077		4.1580		cto_buf_drc_14642/Z
  (22) 54.1687		2.8610		cts_inv_288014523/I
  (23) 56.0570		1.8883		cts_inv_288014523/ZN
  (24) 56.1142		0.0572		cto_buf_drc_14643/I
  (25) 59.5284		3.4142		cto_buf_drc_14643/Z
  (26) 60.7109		1.1826		cto_buf_cln_15542/I
  (27) 64.2014		3.4904		cto_buf_cln_15542/Z
  (28) 65.8226		1.6212		u_logic_clk_gate_Fpi2z4_reg/latch/CLK
  (29) 72.0406		6.2180		u_logic_clk_gate_Fpi2z4_reg/latch/Q
  (30) 72.2694		0.2289		u_logic_clk_gate_Fpi2z4_reg/cto_buf_drc_14645/I
  (31) 77.4384		5.1689		u_logic_clk_gate_Fpi2z4_reg/cto_buf_drc_14645/Z
  (32) 77.6672		0.2289		u_logic_clk_gate_Fpi2z4_reg/cts_buf_232513968/I
  (33) 82.2258		4.5586		u_logic_clk_gate_Fpi2z4_reg/cts_buf_232513968/Z
  (34) 85.8116		3.5858		u_logic_clk_gate_Fpi2z4_reg/cts_buf_231713960/I
  (35) 90.8852		5.0735		u_logic_clk_gate_Fpi2z4_reg/cts_buf_231713960/Z
  (36) 92.0677		1.1826		u_logic_clk_gate_Fpi2z4_reg/cts_inv_231313956/I
  (37) 93.8416		1.7738		u_logic_clk_gate_Fpi2z4_reg/cts_inv_231313956/ZN
  (38) 95.7680		1.9264		u_logic_clk_gate_Fpi2z4_reg/cts_inv_230913952/I
  (39) 98.7434		2.9755		u_logic_clk_gate_Fpi2z4_reg/cts_inv_230913952/ZN
  (40) 100.3456		1.6022		u_logic_clk_gate_Fpi2z4_reg/cts_inv_230413947/I
  (41) 102.3102		1.9646		u_logic_clk_gate_Fpi2z4_reg/cts_inv_230413947/ZN
  (42) 104.4273		2.1172		u_logic_clk_gate_Fpi2z4_reg/cts_inv_229513938/I
  (43) 106.7162		2.2888		u_logic_clk_gate_Fpi2z4_reg/cts_inv_229513938/ZN
  (44) 109.9586		3.2425		u_logic_clk_gate_Fpi2z4_reg/cts_inv_226513908/I
  (45) 111.0840		1.1253		u_logic_clk_gate_Fpi2z4_reg/cts_inv_226513908/ZN
  (46) 111.3510		0.2670		u_logic_clk_gate_Fpi2z4_reg/cto_buf_drc_15408/I
  (47) 117.3592		6.0081		u_logic_clk_gate_Fpi2z4_reg/cto_buf_drc_15408/Z
  (48) 119.2093		1.8501		u_logic_clk_gate_Fpi2z4_reg/cts_inv_225213895/I
  (49) 120.6017		1.3924		u_logic_clk_gate_Fpi2z4_reg/cts_inv_225213895/ZN
  (50) 120.9068		0.3052		u_logic_clk_gate_Fpi2z4_reg/cto_buf_drc_15324/I
  (51) 126.9531		6.0463		u_logic_clk_gate_Fpi2z4_reg/cto_buf_drc_15324/Z
  (52) 128.9177		1.9646		u_logic_clk_gate_Fpi2z4_reg/cts_inv_223813881/I
  (53) 130.5008		1.5831		u_logic_clk_gate_Fpi2z4_reg/cts_inv_223813881/ZN
  (54) 131.6071		1.1063		u_logic_clk_gate_Fpi2z4_reg/cto_buf_drc_15329/I
  (55) 135.7651		4.1580		u_logic_clk_gate_Fpi2z4_reg/cto_buf_drc_15329/Z
  (56) 138.6642		2.8992		u_logic_clk_gate_Fpi2z4_reg/cts_inv_222013863/I
  (57) 140.3046		1.6403		u_logic_clk_gate_Fpi2z4_reg/cts_inv_222013863/ZN
  (58) 142.3454		2.0409		u_logic_Ajn2z4_reg/CLK
Shortest path:
  (0) 1.6785		0.0000		cts_inv_294214585/I
  (1) 4.1580		2.4796		cts_inv_294214585/ZN
  (2) 5.0163		0.8583		cts_inv_293814581/I
  (3) 6.5613		1.5450		cts_inv_293814581/ZN
  (4) 9.8610		3.2997		cts_inv_293414577/I
  (5) 13.0844		3.2234		cts_inv_293414577/ZN
  (6) 13.2751		0.1907		cts_inv_293014573/I
  (7) 16.8419		3.5667		cts_inv_293014573/ZN
  (8) 18.4631		1.6212		cto_buf_15663/I
  (9) 23.0789		4.6158		cto_buf_15663/Z
  (10) 24.9863		1.9073		cts_inv_292014563/I
  (11) 27.9808		2.9945		cts_inv_292014563/ZN
  (12) 28.3432		0.3624		cts_inv_290714550/I
  (13) 30.9563		2.6131		cts_inv_290714550/ZN
  (14) 31.3377		0.3815		cts_inv_289414537/I
  (15) 33.6266		2.2888		cts_inv_289414537/ZN
  (16) 34.0462		0.4196		cts_inv_288114524/I
  (17) 36.2206		2.1744		cts_inv_288114524/ZN
  (18) 36.4113		0.1907		cts_inv_286814511/I
  (19) 38.6238		2.2125		cts_inv_286814511/ZN
  (20) 39.0625		0.4387		cts_inv_285514498/I
  (21) 41.6565		2.5940		cts_inv_285514498/ZN
  (22) 42.2287		0.5722		cts_inv_283714480/I
  (23) 44.2123		1.9836		cts_inv_283714480/ZN
  (24) 44.3459		0.1335		cts_inv_281814461/I
  (25) 46.5012		2.1553		cts_inv_281814461/ZN
  (26) 46.7491		0.2480		cts_inv_279414437/I
  (27) 48.6946		1.9455		cts_inv_279414437/ZN
  (28) 48.9044		0.2098		cts_inv_277114414/I
  (29) 50.7736		1.8692		cts_inv_277114414/ZN
  (30) 50.8499		0.0763		cts_inv_274614389/I
  (31) 52.9289		2.0790		cts_inv_274614389/ZN
  (32) 53.3104		0.3815		cts_inv_272314366/I
  (33) 57.3730		4.0627		cts_inv_272314366/ZN
  (34) 57.9071		0.5341		u_logic_clk_gate_Kt33z4_reg/latch/CLK
  (35) 64.5256		6.6185		u_logic_clk_gate_Kt33z4_reg/latch/Q
  (36) 64.6591		0.1335		u_logic_clk_gate_Kt33z4_reg/cto_buf_drc_15231/I
  (37) 70.0951		5.4359		u_logic_clk_gate_Kt33z4_reg/cto_buf_drc_15231/Z
  (38) 71.1632		1.0681		u_logic_clk_gate_Kt33z4_reg/cts_buf_99112634/I
  (39) 76.9424		5.7793		u_logic_clk_gate_Kt33z4_reg/cts_buf_99112634/Z
  (40) 77.2095		0.2670		u_logic_clk_gate_Kt33z4_reg/cts_inv_97312616/I
  (41) 79.5555		2.3460		u_logic_clk_gate_Kt33z4_reg/cts_inv_97312616/ZN
  (42) 81.8443		2.2888		u_logic_clk_gate_Kt33z4_reg/cts_inv_96012603/I
  (43) 85.3920		3.5477		u_logic_clk_gate_Kt33z4_reg/cts_inv_96012603/ZN
  (44) 85.5446		0.1526		u_logic_Pvd3z4_reg/CLK

Begin Area Recovery Buffer Removal:
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Information: Design Average RC for design CORTEXM0DS  (NEX-011)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.094210 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.089380 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
AR: deleted 166 cell(s)
Ran incremental ZGR 327 time(s) for 344 net(s) and restored ZGR 179 time(s) for 576 net(s)
Clock QoR After Area Recovery Removal:
Clock: HCLK, Mode: mode_norm.worst_low.RCmax, Root: HCLK
Information: CTS QoR Post Area Recovery: GlobalSkew = 65.4602; ID = 156.8985; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 167.9032; ClockCellArea = 197.9843; Clock = HCLK; Mode = mode_norm.worst_low.RCmax; Corner = mode_norm.worst_low.RCmax; ClockRoot = HCLK. (CTS-037)
Clock: HCLK, Mode: mode_norm.slow.RCmax, Root: HCLK
Information: CTS QoR Post Area Recovery: GlobalSkew = 58.1551; ID = 134.7542; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0381/0.0000; ClockBufArea = 167.9032; ClockCellArea = 197.9843; Clock = HCLK; Mode = mode_norm.slow.RCmax; Corner = mode_norm.slow.RCmax; ClockRoot = HCLK. (CTS-037)
Clock: HCLK, Mode: mode_norm.fast.RCmin_bc, Root: HCLK
Information: CTS QoR Post Area Recovery: GlobalSkew = 54.5692; ID = 126.6861; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 167.9032; ClockCellArea = 197.9843; Clock = HCLK; Mode = mode_norm.fast.RCmin_bc; Corner = mode_norm.fast.RCmin_bc; ClockRoot = HCLK. (CTS-037)

Begin Area Recovery Resizing:
AR: resized 193 out of 295 cell(s)
Ran incremental ZGR 179 time(s) for 388 net(s) and restored ZGR 8 time(s) for 23 net(s)
Clock QoR After Area Recovery Resizing:
Clock: HCLK, Mode: mode_norm.worst_low.RCmax, Root: HCLK
Information: CTS QoR Post Area Recovery: GlobalSkew = 60.3104; ID = 127.9831; NetsWithDRC = 6; Worst Tran/Cap cost = 0.1144/0.0000; ClockBufArea = 83.1160; ClockCellArea = 113.1971; Clock = HCLK; Mode = mode_norm.worst_low.RCmax; Corner = mode_norm.worst_low.RCmax; ClockRoot = HCLK. (CTS-037)
Clock: HCLK, Mode: mode_norm.slow.RCmax, Root: HCLK
Information: CTS QoR Post Area Recovery: GlobalSkew = 47.1687; ID = 101.4519; NetsWithDRC = 5; Worst Tran/Cap cost = 0.2670/0.0000; ClockBufArea = 83.1160; ClockCellArea = 113.1971; Clock = HCLK; Mode = mode_norm.slow.RCmax; Corner = mode_norm.slow.RCmax; ClockRoot = HCLK. (CTS-037)
Clock: HCLK, Mode: mode_norm.fast.RCmin_bc, Root: HCLK
Information: CTS QoR Post Area Recovery: GlobalSkew = 45.8145; ID = 98.0568; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 83.1160; ClockCellArea = 113.1971; Clock = HCLK; Mode = mode_norm.fast.RCmin_bc; Corner = mode_norm.fast.RCmin_bc; ClockRoot = HCLK. (CTS-037)
The elapsed time for area recovery is 0 hr : 0 min : 6.72 sec, cpu time is 0 hr : 0 min : 14.33 sec.
The elapsed time for optimization of clock tree is 0 hr : 0 min : 8.15 sec, cpu time is 0 hr : 0 min : 17.30 sec.
Information: The run time for skew latency optimization is 0 hr : 0 min : 8.15 sec, cpu time is 0 hr : 0 min : 17.30 sec. (CTS-104)
************************************************************
* CTS STEP: Post-Optimization DRC Fixing
************************************************************
-------------------------------------------------------------
Fixing clock: HCLK mode: mode_norm.worst_low.RCmax root: HCLK
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Resized 3 cell(s), relocated 0 cell(s), cloned 0 cell(s) and inserted 6 buffer(s)/inverter(s)
Cloned 0 non-repeater gate(s)
Ran incremental ZGR 23 time(s) for 51 net(s) and restored ZGR 12 time(s) for 22 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: HCLK, Mode: mode_norm.worst_low.RCmax, Root: HCLK
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 60.3104; ID = 127.9831; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 85.3770; ClockCellArea = 115.4580; Clock = HCLK; Mode = mode_norm.worst_low.RCmax; Corner = mode_norm.worst_low.RCmax; ClockRoot = HCLK. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.44 sec, cpu time is 0 hr : 0 min : 1.01 sec.
-------------------------------------------------------------
Fixing clock: HCLK mode: mode_norm.slow.RCmax root: HCLK
Resized 2 cell(s), relocated 0 cell(s), cloned 0 cell(s) and inserted 1 buffer(s)/inverter(s)
Cloned 0 non-repeater gate(s)
Ran incremental ZGR 6 time(s) for 13 net(s) and restored ZGR 2 time(s) for 4 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: HCLK, Mode: mode_norm.slow.RCmax, Root: HCLK
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 47.1687; ID = 101.4519; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 86.0160; ClockCellArea = 116.0970; Clock = HCLK; Mode = mode_norm.slow.RCmax; Corner = mode_norm.slow.RCmax; ClockRoot = HCLK. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.09 sec, cpu time is 0 hr : 0 min : 0.17 sec.
-------------------------------------------------------------
Fixing clock: HCLK mode: mode_norm.fast.RCmin_bc root: HCLK
Resized 0 cell(s), relocated 0 cell(s), cloned 0 cell(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 non-repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: HCLK, Mode: mode_norm.fast.RCmin_bc, Root: HCLK
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 45.8145; ID = 98.0568; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 86.0160; ClockCellArea = 116.0970; Clock = HCLK; Mode = mode_norm.fast.RCmin_bc; Corner = mode_norm.fast.RCmin_bc; ClockRoot = HCLK. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec.
Information: The run time for post-optimization DRC fixing is 0 hr : 0 min : 0.55 sec, cpu time is 0 hr : 0 min : 1.20 sec. (CTS-104)
All together, ran incremental ZGR 1333 time(s) for 2529 net(s) and restoring ZGR invoked 626 time(s) for 1534 net(s)
Setting target skew for clock: HCLK (mode mode_norm.fast.RCmin_bc corner mode_norm.fast.RCmin_bc) as 0.069124
Setting target skew for clock: HCLK (mode mode_norm.slow.RCmax corner mode_norm.slow.RCmax) as 0.069124
Setting target skew for clock: HCLK (mode mode_norm.worst_low.RCmax corner mode_norm.worst_low.RCmax) as 0.069124
There are 118 buffers added and 76 inverters reduced by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Information: The run time for postlude is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 303 flat clock tree nets.
There are 302 non-sink instances (total area 116.10) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 151 buffers and 115 inverters (total area 86.02).
196 buffers/inverters were inserted below 31 leaf level Gates.
 Compilation of clock trees finished successfully
 Run time for cts 00:00:52.36u 00:00:03.76s 00:00:26.67e: 

No clock balance group was found, so skip the balance
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7645, routed nets = 303, across physical hierarchy nets = 0, parasitics cached nets = 303, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:mode_norm.slow.RCmax   Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
HCLK         Yes    80.9097 80.9097 82.0351 82.0351   mode_norm.slow.RCmax

Mode:mode_norm.worst_low.RCmax   Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
HCLK         Yes    100.8034 100.8034 102.2339 102.2339 mode_norm.worst_low.RCmax

Mode:mode_norm.fast.RCmin   Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
HCLK         Yes         --      --      --      --   mode_norm.fast.RCmin

Mode:mode_norm.fast.RCmin_bc   Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
HCLK         Yes    78.1631 78.1631 79.1931 79.1931   mode_norm.fast.RCmin_bc

Info: clearing CTS-GR option
Info: clearinf CTO-GR option

Information: The net parasitics of block CORTEXM0DS are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design'. (TIM-125)
Information: Design CORTEXM0DS has 7647 nets, 303 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO(RDE) for design 'CORTEXM0DS'. (NEX-022)
Information: Design Average RC for design CORTEXM0DS  (NEX-011)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.094168 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 44.845245 ohm/um, via_r = 3.722333 ohm/cut, c = 0.089366 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7645, routed nets = 303, across physical hierarchy nets = 0, parasitics cached nets = 7645, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
npo-clock-opt command begin                   CPU:    70 s (  0.02 hr )  ELAPSE:    37 s (  0.01 hr )  MEM-PEAK:   754 MB

npo-clock-opt timing update complete          CPU:    70 s (  0.02 hr )  ELAPSE:    37 s (  0.01 hr )  MEM-PEAK:   754 MB

npo-clock-opt initial QoR
_________________________
Scenario Mapping Table
1: mode_norm.fast.RCmin
2: mode_norm.fast.RCmin_bc
3: mode_norm.slow.RCmax
4: mode_norm.worst_low.RCmax

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: HCLK
8: FEEDTHROUGH
9: REGIN
10: REGOUT

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    2   1        -          -   0.0000     0.0000      0
    2   2        -          -   0.0000     0.0000      0
    2   3        -          -   0.0000     0.0000      0
    2   4        -          -   0.0000     0.0000      0
    2   5        -          -   0.0000     0.0000      0
    2   6        -          -   0.0000     0.0000      0
    2   7        -          -  52.8932 15216.3721   1313
    2   8        -          -   0.0000     0.0000      0
    2   9        -          -   0.0000     0.0000      0
    2  10        -          -   0.0000     0.0000      0
    3   1   0.0000     0.0000        -          -      -
    3   2   0.0000     0.0000        -          -      -
    3   3   0.0000     0.0000        -          -      -
    3   4   0.0000     0.0000        -          -      -
    3   5   0.0000     0.0000        -          -      -
    3   6   0.0000     0.0000        -          -      -
    3   7   0.0000     0.0000        -          -      -
    3   8   0.0000     0.0000        -          -      -
    3   9   0.0000     0.0000        -          -      -
    3  10   0.0000     0.0000        -          -      -
    4   1   0.0000     0.0000        -          -      -
    4   2   0.0000     0.0000        -          -      -
    4   3   0.0000     0.0000        -          -      -
    4   4   0.0000     0.0000        -          -      -
    4   5   0.0000     0.0000        -          -      -
    4   6   0.0000     0.0000        -          -      -
    4   7   0.3700     0.3700        -          -      -
    4   8   0.0000     0.0000        -          -      -
    4   9   0.0000     0.0000        -          -      -
    4  10  19.2729    54.6700        -          -      -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -        -          -      -        -          -        - 40000880.0
    2   *        -          -        -      -  52.8932 15216.3760   1313        -          -        - 40000880.0
    3   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0          -
    4   *  19.2729    55.0399   0.3700      6        -          -      -        0     0.0000        0          -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *  19.2729    55.0399   0.3700      6  52.8932 15216.3760   1313        0     0.0000        0 40000880.0      3002.74       7579        245       1364
--------------------------------------------------------------------------------------------------------------------

npo-clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
npo-clock-opt initial QoR Summary   19.2729    55.0399   0.3700      6  52.8932 15216.3760   1313        0        0 40000880.0      3002.74       7579
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 8 threads
npo-clock-opt initialization complete         CPU:    71 s (  0.02 hr )  ELAPSE:    37 s (  0.01 hr )  MEM-PEAK:   754 MB
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
npo-clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA       POWER       ELAPSE (hr)  MEM (MB)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (76480 76800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0

    Scenario mode_norm.slow.RCmax  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax  WNS = 19.272923, TNS = 55.039942, NVP = 6

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     LEAKAGE 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY     POWER  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:37    19.273    55.040  3002.745     0.000     0.000       245      1364         0     0.000       754 4.000e+07 

Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled

npo-clock-opt optimization Phase 2 Iter  1         78.21        0.52      0.00         -       0.003  40000880.00           0.010       754
APS-CHARZ: Performing leakage analysis

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario mode_norm.slow.RCmax  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax  WNS = 19.272923, TNS = 55.039942, NVP = 6

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     LEAKAGE 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY     POWER  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:38    19.273    55.040  3001.909     0.000     0.000       245      1364         0     0.000       754 3.997e+07 


Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Drc Mode Option: auto
ABF: Best buffer=CLKBUF_X2: best inverter=INV_X1: useInverter=true: effort=ultra: drc : 0.274: mode_norm.worst_low.RCmax: 0
ABF: Best buffer=CLKBUF_X2: best inverter=INV_X1: useInverter=true: effort=ultra: drc : 0.274: mode_norm.slow.RCmax: 0
ABF: Core Area = 20 X 21 ()
npo-clock-opt optimization Phase 3 Iter  1         78.21        0.52      0.00         0       0.003  39968956.00           0.011       754
Core Area = 20 X 21 ()
Core Area = 20 X 21 ()
npo-clock-opt optimization Phase 3 Iter  2         78.21        0.52      0.00         0       0.003  39968956.00           0.011       754
Core Area = 20 X 21 ()
npo-clock-opt optimization Phase 3 Iter  3         78.21        0.52      0.00         0       0.003  39968956.00           0.011       754

Layer name: M1, Mask name: metal1, Layer number: 3
Layer name: MINT1, Mask name: metal2, Layer number: 5
Layer name: MINT2, Mask name: metal3, Layer number: 7
Layer name: MINT3, Mask name: metal4, Layer number: 9
Layer name: MINT4, Mask name: metal5, Layer number: 11
Layer name: MINT5, Mask name: metal6, Layer number: 13
CCL: Total Usage Adjustment : 1
INFO: Derive row count 25 from GR congestion map (101/4)
INFO: Derive col count 25 from GR congestion map (100/4)
Convert timing mode ...
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Drc Mode Option: auto
ABF: Best buffer=CLKBUF_X2: best inverter=INV_X1: useInverter=true: effort=ultra: 0.274: mode_norm.worst_low.RCmax: 0
ABF: Best buffer=CLKBUF_X2: best inverter=INV_X1: useInverter=true: effort=ultra: 0.274: mode_norm.slow.RCmax: 0
ABF: Core Area = 20 X 21 ()
npo-clock-opt optimization Phase 4 Iter  1         78.21        0.52      0.00         0       0.003  39968956.00           0.011       754
npo-clock-opt optimization Phase 4 Iter  2         70.22        0.52      0.00         0       0.003  39985284.00           0.011       754
npo-clock-opt optimization Phase 4 Iter  3         56.63        0.00      0.00         0       0.003  40001792.00           0.011       754
npo-clock-opt optimization Phase 4 Iter  4         56.63        0.00      0.00         0       0.003  40001792.00           0.011       754
Core Area = 20 X 21 ()
Layer name: M1, Mask name: metal1, Layer number: 3
Layer name: MINT1, Mask name: metal2, Layer number: 5
Layer name: MINT2, Mask name: metal3, Layer number: 7
Layer name: MINT3, Mask name: metal4, Layer number: 9
Layer name: MINT4, Mask name: metal5, Layer number: 11
Layer name: MINT5, Mask name: metal6, Layer number: 13
npo-clock-opt optimization Phase 4 Iter  5          7.71        0.00      0.00         0       0.003  40116584.00           0.012       754
npo-clock-opt optimization Phase 4 Iter  6          0.00        0.00      0.00         0       0.003  40350860.00           0.013       754
Core Area = 20 X 21 ()
Layer name: M1, Mask name: metal1, Layer number: 3
Layer name: MINT1, Mask name: metal2, Layer number: 5
Layer name: MINT2, Mask name: metal3, Layer number: 7
Layer name: MINT3, Mask name: metal4, Layer number: 9
Layer name: MINT4, Mask name: metal5, Layer number: 11
Layer name: MINT5, Mask name: metal6, Layer number: 13
npo-clock-opt optimization Phase 4 Iter  7          0.00        0.00      0.00         0       0.003  40350860.00           0.013       754
npo-clock-opt optimization Phase 4 Iter  8          0.00        0.00      0.00         0       0.003  40350860.00           0.013       754
npo-clock-opt optimization Phase 4 Iter  9          0.00        0.00      0.00         0       0.003  40350860.00           0.013       754
npo-clock-opt optimization Phase 4 Iter 10          0.00        0.00      0.00         0       0.003  40350860.00           0.013       754
npo-clock-opt optimization Phase 4 Iter 11          0.00        0.00      0.00         0       0.003  40350860.00           0.013       754
npo-clock-opt optimization Phase 4 Iter 12          0.00        0.00      0.00         0       0.003  40350860.00           0.013       754
npo-clock-opt optimization Phase 4 Iter 13          0.00        0.00      0.00         0       0.003  40350860.00           0.013       754
npo-clock-opt optimization Phase 4 Iter 14          0.00        0.00      0.00         0       0.003  40350860.00           0.013       754
npo-clock-opt optimization Phase 4 Iter 15          0.00        0.00      0.00         0       0.003  40350860.00           0.013       754
npo-clock-opt optimization Phase 4 Iter 16          0.00        0.00      0.00         0       0.003  40350860.00           0.013       754
npo-clock-opt optimization Phase 4 Iter 17          0.00        0.00      0.00         0       0.003  40350860.00           0.013       754
Core Area = 20 X 21 ()
Layer name: M1, Mask name: metal1, Layer number: 3
Layer name: MINT1, Mask name: metal2, Layer number: 5
Layer name: MINT2, Mask name: metal3, Layer number: 7
Layer name: MINT3, Mask name: metal4, Layer number: 9
Layer name: MINT4, Mask name: metal5, Layer number: 11
Layer name: MINT5, Mask name: metal6, Layer number: 13
npo-clock-opt optimization Phase 4 Iter 18          0.00        0.00      0.00         0       0.003  40350860.00           0.013       754
npo-clock-opt optimization Phase 4 Iter 19          0.00        0.00      0.00         0       0.003  40350860.00           0.013       754

npo-clock-opt optimization Phase 5 Iter  1          0.00        0.00      0.00         0       0.003  40350860.00           0.013       754

npo-clock-opt optimization Phase 6 Iter  1          0.00        0.00  16723.55         0       0.003  40350860.00           0.014       754
Info: Enabling GR in final CTS
Info: Enabling GR in final CTO
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7694, routed nets = 303, across physical hierarchy nets = 0, parasitics cached nets = 7694, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

************************************************************
* CTS STEP: Useful skew computation
************************************************************

Initial QoR
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 0.000125, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.052893, TNHS = -15.120761, NHVP = 1312

    Scenario mode_norm.slow.RCmax (setup) WNS = 44.6233, TNS = 0, NVP = 0
    Scenario mode_norm.worst_low.RCmax (setup) WNS = 0.124812, TNS = 0, NVP = 0
    Scenario mode_norm.fast.RCmin_bc (hold) WNHS = -52.8932, TNHS = -15120.8, NHVP = 1312
    Scenario mode_norm.slow.RCmax
       Path Group REGOUT  WNS = 44.623257, TNS = 0.000000, NVP = 0
       Path Group HCLK  WNS = 77.319443, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 190.267807, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax
       Path Group REGOUT  WNS = 0.124812, TNS = 0.000000, NVP = 0
       Path Group HCLK  WNS = 18.817961, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 170.665741, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc
       Path Group HCLK  WNHS = -52.893242, TNHS = -15120.760586, NHVP = 1312
       Path Group REGIN  WNHS = 75.059998, TNHS = 0.000000, NHVP = 0
       Path Group REGOUT  WNHS = 100.983734, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------

CCD-Info: Computing Useful Skew For All Scenarios...
CCD-Info: Optimizing Useful Skew For All Scenarios...

Final QoR
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 0.017372, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.051891, TNHS = -11.230226, NHVP = 1237

    Scenario mode_norm.slow.RCmax (setup) WNS = 61.7976, TNS = 0, NVP = 0
    Scenario mode_norm.worst_low.RCmax (setup) WNS = 17.3716, TNS = 0, NVP = 0
    Scenario mode_norm.fast.RCmin_bc (hold) WNHS = -51.8909, TNHS = -11230.2, NHVP = 1237
    Scenario mode_norm.slow.RCmax
       Path Group REGOUT  WNS = 61.797619, TNS = 0.000000, NVP = 0
       Path Group HCLK  WNS = 75.842621, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 168.486954, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax
       Path Group HCLK  WNS = 17.371595, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 23.928732, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 140.354599, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc
       Path Group HCLK  WNHS = -51.890938, TNHS = -11230.225317, NHVP = 1237
       Path Group REGOUT  WNHS = 83.728081, TNHS = 0.000000, NHVP = 0
       Path Group REGIN  WNHS = 92.615082, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------

CCD-Info: Useful Skew Computation found predictable timing improvement after CTS
CCD-Info: Useful Skew Optimization committed
CTS: CPUTIME for useful skew computation: 00:00:53.30u 00:00:00.30s 00:00:08.75e: 
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7694, routed nets = 303, across physical hierarchy nets = 0, parasitics cached nets = 303, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The run time for compute useful skew is 0 hr : 0 min : 9.88 sec, cpu time is 0 hr : 1 min : 0.12 sec. (CTS-104)
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Buffer/Inverter reference list for clock tree synthesis:
   NanGate_15nm_OCL/BUF_X1
   NanGate_15nm_OCL/BUF_X2
   NanGate_15nm_OCL/BUF_X4
   NanGate_15nm_OCL/BUF_X8
   NanGate_15nm_OCL/BUF_X12
   NanGate_15nm_OCL/BUF_X16
   NanGate_15nm_OCL/CLKBUF_X1
   NanGate_15nm_OCL/CLKBUF_X2
   NanGate_15nm_OCL/CLKBUF_X4
   NanGate_15nm_OCL/CLKBUF_X8
   NanGate_15nm_OCL/CLKBUF_X12
   NanGate_15nm_OCL/CLKBUF_X16
   NanGate_15nm_OCL/INV_X1
   NanGate_15nm_OCL/INV_X2
   NanGate_15nm_OCL/INV_X4
   NanGate_15nm_OCL/INV_X8
   NanGate_15nm_OCL/INV_X12
   NanGate_15nm_OCL/INV_X16

ICG reference list:
   NanGate_15nm_OCL/CLKGATETST_X1

Information: 'mode_norm.worst_low.RCmax' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (76480 76800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.22 sec, cpu time is 0 hr : 0 min : 0.56 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Creating classic rule checker.
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 882 total shapes.
Layer MINT1: cached 0 shapes out of 4 total shapes.
Layer MINT2: cached 0 shapes out of 1007 total shapes.
Cached 4161 vias out of 21400 total vias.
Information: Initializing classic cellmap without advanced rules enabled
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
Collected 793 pin(s) for clock balance points on the primary corenr
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
The exception settings can be found in file "clock_auto_exceptions_0926_112858.tcl"
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.67 sec, cpu time is 0 hr : 0 min : 0.92 sec. (CTS-104)
Drc Mode Option: auto
Enable multi-thread Tasks, number of thread is 8
CONG:: clock NDRs defined on this design: 0 rules:
Created 1 new NDRs to be used for SI prevention:
   NDR: default_rule_equivalent_ndr_double_spacing ... (width-mult: 1.00, spacing-mult: 1.00)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MINT5
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Global route buffer aware mode is ON.
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7694, routed nets = 303, across physical hierarchy nets = 0, parasitics cached nets = 7694, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
UserGateCheck: root term: HCLK; CUS data: 1; ValidError: 0
Final best QoR
    Scenario mode_norm.worst_low.RCmax WNS = 0.000000 TNS = 0.000000
    Scenario mode_norm.fast.RCmin_bc WNHS = 0.051816 TNHS = 11.297280
Considering all sinks for restricted CUS
Data: PreCusTNS/WNS: 0.000000/0.000000 PostCusTNS/WNS: 0.000000/0.000000 tnsRedution: 0.000000, wnsReduction: 0.000000
Data: Prepone-only CUS does not help much.
Keeping the buffered net p_abuf15 as-is because trial-cts buffering already meets the requirements. Driver: u_logic_clk_gate_Xti2z4_reg/latch/Q
Keeping the buffered net u_logic_clk_gate_X2j2z4_reg/ctsbuf_net_6610323 as-is because trial-cts buffering already meets the requirements. Driver: u_logic_clk_gate_X2j2z4_reg/latch/Q
Keeping the buffered net u_logic_net7456 as-is because trial-cts buffering already meets the requirements. Driver: u_logic_clk_gate_Koj2z4_reg/latch/Q
Keeping the buffered net u_logic_net7553 as-is because trial-cts buffering already meets the requirements. Driver: u_logic_clk_gate_Lpu2z4_reg/latch/Q
Keeping the buffered net u_logic_clk_gate_T253z4_reg/ctsbuf_net_110258 as-is because trial-cts buffering already meets the requirements. Driver: u_logic_clk_gate_T253z4_reg/latch/Q
Keeping the buffered net u_logic_net7588 as-is because trial-cts buffering already meets the requirements. Driver: u_logic_clk_gate_Cc63z4_reg/latch/Q
Keeping the buffered net u_logic_net7593 as-is because trial-cts buffering already meets the requirements. Driver: u_logic_clk_gate_Ll73z4_reg/latch/Q
Keeping the buffered net u_logic_net7573 as-is because trial-cts buffering already meets the requirements. Driver: u_logic_clk_gate_Bk23z4_reg/latch/Q
Keeping the buffered net u_logic_net7568 as-is because trial-cts buffering already meets the requirements. Driver: u_logic_clk_gate_Sa13z4_reg/latch/Q
Keeping the buffered net u_logic_clk_gate_Yd03z4_reg/ctsbuf_net_2410281 as-is because trial-cts buffering already meets the requirements. Driver: u_logic_clk_gate_Yd03z4_reg/latch/Q
Keeping the buffered net p_abuf7 as-is because trial-cts buffering already meets the requirements. Driver: u_logic_clk_gate_Ehz2z4_reg/latch/Q
Keeping the buffered net u_logic_net7548 as-is because trial-cts buffering already meets the requirements. Driver: u_logic_clk_gate_Cgt2z4_reg/latch/Q
Keeping the buffered net u_logic_net7461 as-is because trial-cts buffering already meets the requirements. Driver: u_logic_clk_gate_D7k2z4_reg/latch/Q
Keeping the buffered net u_logic_clk_gate_Fpi2z4_reg/ctsbuf_net_8110338 as-is because trial-cts buffering already meets the requirements. Driver: u_logic_clk_gate_Fpi2z4_reg/latch/Q
Keeping the buffered net u_logic_clk_gate_Kt33z4_reg/ctsbuf_net_1410271 as-is because trial-cts buffering already meets the requirements. Driver: u_logic_clk_gate_Kt33z4_reg/latch/Q
Keeping the buffered net u_logic_clk_gate_Glj2z4_reg/ctsbuf_net_4410301 as-is because trial-cts buffering already meets the requirements. Driver: u_logic_clk_gate_Glj2z4_reg/latch/Q
Keeping the buffered net u_logic_net7407 as-is because trial-cts buffering already meets the requirements. Driver: u_logic_clk_gate_Rni2z4_reg/latch/Q
Keeping the buffered net u_logic_net7466 as-is because trial-cts buffering already meets the requirements. Driver: u_logic_clk_gate_Svk2z4_reg/latch/Q
Keeping the buffered net u_logic_net7476 as-is because trial-cts buffering already meets the requirements. Driver: u_logic_clk_gate_Fzl2z4_reg/latch/Q
Keeping the buffered net clk_gate_u_logic_Omk2z4_reg/ctsbuf_net_13010387 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_u_logic_Omk2z4_reg/latch/Q
Keeping the buffered net n11038 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_u_logic_V1l2z4_reg/latch/Q
Keeping the buffered net u_logic_clk_gate_J6i2z4_reg/ctsbuf_net_10810365 as-is because trial-cts buffering already meets the requirements. Driver: u_logic_clk_gate_J6i2z4_reg/latch/Q
Keeping the buffered net u_logic_net7608 as-is because trial-cts buffering already meets the requirements. Driver: u_logic_clk_gate_Ydw2z4_reg/latch/Q
Keeping the buffered net u_logic_net7598 as-is because trial-cts buffering already meets the requirements. Driver: u_logic_clk_gate_T7d3z4_reg/latch/Q
Keeping the buffered net u_logic_net7417 as-is because trial-cts buffering already meets the requirements. Driver: u_logic_clk_gate_Uqi2z4_reg/latch/Q
Keeping the buffered net u_logic_net7471 as-is because trial-cts buffering already meets the requirements. Driver: u_logic_clk_gate_Z4l2z4_reg/latch/Q
Keeping the buffered net u_logic_net7498 as-is because trial-cts buffering already meets the requirements. Driver: u_logic_clk_gate_Bdm2z4_reg/latch/Q
Keeping the buffered net u_logic_net7533 as-is because trial-cts buffering already meets the requirements. Driver: u_logic_clk_gate_Vgs2z4_reg/latch/Q
Keeping the buffered net u_logic_net7538 as-is because trial-cts buffering already meets the requirements. Driver: u_logic_clk_gate_Tqs2z4_reg/latch/Q
Keeping the buffered net u_logic_net7441 as-is because trial-cts buffering already meets the requirements. Driver: u_logic_clk_gate_Kyi2z4_reg/latch/Q
Keeping the buffered net n10992 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_u_logic_R1w2z4_reg/latch/Q
Keeping the buffered net n11011 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_u_logic_H9i2z4_reg/latch/Q
Keeping the buffered net u_logic_net7603 as-is because trial-cts buffering already meets the requirements. Driver: u_logic_clk_gate_B1a3z4_reg/latch/Q
Keeping the buffered net u_logic_clk_gate_L8m2z4_reg/ctsbuf_net_4010297 as-is because trial-cts buffering already meets the requirements. Driver: u_logic_clk_gate_L8m2z4_reg/latch/Q
Keeping the buffered net u_logic_clk_gate_O0o2z4_reg/cts0 as-is because trial-cts buffering already meets the requirements. Driver: u_logic_clk_gate_O0o2z4_reg/latch/Q
Keeping the buffered net u_logic_net7543 as-is because trial-cts buffering already meets the requirements. Driver: u_logic_clk_gate_R0t2z4_reg/latch/Q
Keeping the buffered net HCLK as-is because trial-cts buffering already meets the requirements. Driver: HCLK
Final best QoR
    Scenario mode_norm.worst_low.RCmax WNS = 0.000000 TNS = 0.000000
    Scenario mode_norm.fast.RCmin_bc WNHS = 0.052893 TNHS = 15.120811
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7694, routed nets = 303, across physical hierarchy nets = 0, parasitics cached nets = 303, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MINT5
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Global route buffer aware mode is ON.
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Xti2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 32
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: p_abuf15
Preserved pin u_logic_clk_gate_Xti2z4_reg/latch/CLK with PD: lp: 0.067185, sp: 0.041703
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_X2j2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 30
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: u_logic_clk_gate_X2j2z4_reg/ctsbuf_net_6610323
Preserved pin u_logic_clk_gate_X2j2z4_reg/latch/CLK with PD: lp: 0.062648, sp: 0.029556
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Koj2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 32
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: u_logic_net7456
Preserved pin u_logic_clk_gate_Koj2z4_reg/latch/CLK with PD: lp: 0.056601, sp: 0.038843
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Lpu2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 32
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: u_logic_net7553
Preserved pin u_logic_clk_gate_Lpu2z4_reg/latch/CLK with PD: lp: 0.055220, sp: 0.038816
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_T253z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 32
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: u_logic_clk_gate_T253z4_reg/ctsbuf_net_110258
Preserved pin u_logic_clk_gate_T253z4_reg/latch/CLK with PD: lp: 0.055807, sp: 0.050161
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Cc63z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 32
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: u_logic_net7588
Preserved pin u_logic_clk_gate_Cc63z4_reg/latch/CLK with PD: lp: 0.061195, sp: 0.034931
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Ll73z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 32
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: u_logic_net7593
Preserved pin u_logic_clk_gate_Ll73z4_reg/latch/CLK with PD: lp: 0.058670, sp: 0.037060
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Bk23z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 32
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: u_logic_net7573
Preserved pin u_logic_clk_gate_Bk23z4_reg/latch/CLK with PD: lp: 0.045773, sp: 0.034253
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Sa13z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 32
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: u_logic_net7568
Preserved pin u_logic_clk_gate_Sa13z4_reg/latch/CLK with PD: lp: 0.057735, sp: 0.040073
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Yd03z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 32
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: u_logic_clk_gate_Yd03z4_reg/ctsbuf_net_2410281
Preserved pin u_logic_clk_gate_Yd03z4_reg/latch/CLK with PD: lp: 0.054926, sp: 0.040678
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Ehz2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 32
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: p_abuf7
Preserved pin u_logic_clk_gate_Ehz2z4_reg/latch/CLK with PD: lp: 0.047432, sp: 0.035244
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Cgt2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 32
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: u_logic_net7548
Preserved pin u_logic_clk_gate_Cgt2z4_reg/latch/CLK with PD: lp: 0.050304, sp: 0.040233
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_D7k2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 30
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: u_logic_net7461
Preserved pin u_logic_clk_gate_D7k2z4_reg/latch/CLK with PD: lp: 0.035896, sp: 0.023594
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Fpi2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 32
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: u_logic_clk_gate_Fpi2z4_reg/ctsbuf_net_8110338
Preserved pin u_logic_clk_gate_Fpi2z4_reg/latch/CLK with PD: lp: 0.058421, sp: 0.032520
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Kt33z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 32
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: u_logic_clk_gate_Kt33z4_reg/ctsbuf_net_1410271
Preserved pin u_logic_clk_gate_Kt33z4_reg/latch/CLK with PD: lp: 0.037515, sp: 0.030477
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Glj2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 32
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: u_logic_clk_gate_Glj2z4_reg/ctsbuf_net_4410301
Preserved pin u_logic_clk_gate_Glj2z4_reg/latch/CLK with PD: lp: 0.050972, sp: 0.033482
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Rni2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 4
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: u_logic_net7407
Preserved pin u_logic_clk_gate_Rni2z4_reg/latch/CLK with PD: lp: 0.008920, sp: 0.008824
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Svk2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 4
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: u_logic_net7466
Preserved pin u_logic_clk_gate_Svk2z4_reg/latch/CLK with PD: lp: 0.009449, sp: 0.009315
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Fzl2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 4
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: u_logic_net7476
Preserved pin u_logic_clk_gate_Fzl2z4_reg/latch/CLK with PD: lp: 0.007623, sp: 0.007376
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_u_logic_Omk2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 31
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: clk_gate_u_logic_Omk2z4_reg/ctsbuf_net_13010387
Preserved pin clk_gate_u_logic_Omk2z4_reg/latch/CLK with PD: lp: 0.034725, sp: 0.024025
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_u_logic_V1l2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 26
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n11038
Preserved pin clk_gate_u_logic_V1l2z4_reg/latch/CLK with PD: lp: 0.030178, sp: 0.018257
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_J6i2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 53
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: u_logic_clk_gate_J6i2z4_reg/ctsbuf_net_10810365
Preserved pin u_logic_clk_gate_J6i2z4_reg/latch/CLK with PD: lp: 0.062908, sp: 0.044197
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Ydw2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 16
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: u_logic_net7608
Preserved pin u_logic_clk_gate_Ydw2z4_reg/latch/CLK with PD: lp: 0.018316, sp: 0.016962
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_T7d3z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 8
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: u_logic_net7598
Preserved pin u_logic_clk_gate_T7d3z4_reg/latch/CLK with PD: lp: 0.022969, sp: 0.021252
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Uqi2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 4
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: u_logic_net7417
Preserved pin u_logic_clk_gate_Uqi2z4_reg/latch/CLK with PD: lp: 0.013636, sp: 0.013407
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Z4l2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 8
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: u_logic_net7471
Preserved pin u_logic_clk_gate_Z4l2z4_reg/latch/CLK with PD: lp: 0.024462, sp: 0.016871
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Bdm2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 11
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: u_logic_net7498
Preserved pin u_logic_clk_gate_Bdm2z4_reg/latch/CLK with PD: lp: 0.021449, sp: 0.018855
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Vgs2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 8
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: u_logic_net7533
Preserved pin u_logic_clk_gate_Vgs2z4_reg/latch/CLK with PD: lp: 0.021325, sp: 0.019894
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Tqs2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 8
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: u_logic_net7538
Preserved pin u_logic_clk_gate_Tqs2z4_reg/latch/CLK with PD: lp: 0.025248, sp: 0.016226
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Kyi2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 6
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: u_logic_net7441
Preserved pin u_logic_clk_gate_Kyi2z4_reg/latch/CLK with PD: lp: 0.019893, sp: 0.012435
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_u_logic_R1w2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 6
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n10992
Preserved pin clk_gate_u_logic_R1w2z4_reg/latch/CLK with PD: lp: 0.019011, sp: 0.012526
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_u_logic_H9i2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 17
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n11011
Preserved pin clk_gate_u_logic_H9i2z4_reg/latch/CLK with PD: lp: 0.021018, sp: 0.019778
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_B1a3z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 20
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: u_logic_net7603
Preserved pin u_logic_clk_gate_B1a3z4_reg/latch/CLK with PD: lp: 0.024967, sp: 0.023364
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_L8m2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 24
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: u_logic_clk_gate_L8m2z4_reg/ctsbuf_net_4010297
Preserved pin u_logic_clk_gate_L8m2z4_reg/latch/CLK with PD: lp: 0.026133, sp: 0.016253
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_O0o2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 24
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: u_logic_clk_gate_O0o2z4_reg/cts0
Preserved pin u_logic_clk_gate_O0o2z4_reg/latch/CLK with PD: lp: 0.019986, sp: 0.017831
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_R0t2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 3
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: u_logic_net7543
Preserved pin u_logic_clk_gate_R0t2z4_reg/latch/CLK with PD: lp: 0.008096, sp: 0.008001
-------------------------------------------------------------
 Gate level 1 clock tree synthesis
 driving pin = HCLK
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 48
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: HCLK
Preserved pin HCLK with PD: lp: 0.135335, sp: 0.067635
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 0.31 sec, cpu time is 0 hr : 0 min : 0.95 sec. (CTS-104)
Mark clock trees...
Marking clock synthesized attributes

************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
There are 151 buffers and 115 inverters added (total area 86.02) by Clock Tree Synthesis.
Turning off global route buffer aware mode.
Information: 0 out of 0l clock cells have been moved due to NDR or via ladder related legalization rules.
************************************************************
* CTS STEP: Pre-Optimization DRC Fixing
************************************************************
-------------------------------------------------------------
Fixing clock: HCLK mode: mode_norm.worst_low.RCmax root: HCLK

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: HCLK, Mode: mode_norm.worst_low.RCmax, Root: HCLK
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 67.7004; ID = 135.3350; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 86.0160; ClockCellArea = 116.0970; Clock = HCLK; Mode = mode_norm.worst_low.RCmax; Corner = mode_norm.worst_low.RCmax; ClockRoot = HCLK. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 cell(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 non-repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: HCLK, Mode: mode_norm.worst_low.RCmax, Root: HCLK
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 67.7004; ID = 135.3350; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 86.0160; ClockCellArea = 116.0970; Clock = HCLK; Mode = mode_norm.worst_low.RCmax; Corner = mode_norm.worst_low.RCmax; ClockRoot = HCLK. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.02 sec.
-------------------------------------------------------------
Fixing clock: HCLK mode: mode_norm.slow.RCmax root: HCLK

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: HCLK, Mode: mode_norm.slow.RCmax, Root: HCLK
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 54.7441; ID = 109.0082; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 86.0160; ClockCellArea = 116.0970; Clock = HCLK; Mode = mode_norm.slow.RCmax; Corner = mode_norm.slow.RCmax; ClockRoot = HCLK. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 cell(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 non-repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: HCLK, Mode: mode_norm.slow.RCmax, Root: HCLK
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 54.7441; ID = 109.0082; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 86.0160; ClockCellArea = 116.0970; Clock = HCLK; Mode = mode_norm.slow.RCmax; Corner = mode_norm.slow.RCmax; ClockRoot = HCLK. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.02 sec.
-------------------------------------------------------------
Fixing clock: HCLK mode: mode_norm.fast.RCmin_bc root: HCLK

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: HCLK, Mode: mode_norm.fast.RCmin_bc, Root: HCLK
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 52.5984; ID = 104.8216; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 86.0160; ClockCellArea = 116.0970; Clock = HCLK; Mode = mode_norm.fast.RCmin_bc; Corner = mode_norm.fast.RCmin_bc; ClockRoot = HCLK. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 cell(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 non-repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: HCLK, Mode: mode_norm.fast.RCmin_bc, Root: HCLK
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 52.5984; ID = 104.8216; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 86.0160; ClockCellArea = 116.0970; Clock = HCLK; Mode = mode_norm.fast.RCmin_bc; Corner = mode_norm.fast.RCmin_bc; ClockRoot = HCLK. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.02 sec.
Information: The run time for pre-optimization DRC fixing is 0 hr : 0 min : 0.06 sec, cpu time is 0 hr : 0 min : 0.06 sec. (CTS-104)
************************************************************
* CTS STEP: Skew Latency Optimization and Area Recovery
************************************************************
-------------------------------------------------------------
Optimizing clock tree
clock: HCLK mode: mode_norm.worst_low.RCmax root: HCLK
clock: HCLK mode: mode_norm.slow.RCmax root: HCLK
clock: HCLK mode: mode_norm.fast.RCmin_bc root: HCLK
Clock QoR Before Optimization:
Clock: HCLK, Mode: mode_norm.worst_low.RCmax, Root: HCLK
Information: CTS QoR Pre Optimization: GlobalSkew = 67.7004; ID = 135.3350; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 86.0160; ClockCellArea = 116.0970; Clock = HCLK; Mode = mode_norm.worst_low.RCmax; Corner = mode_norm.worst_low.RCmax; ClockRoot = HCLK. (CTS-037)
Clock: HCLK, Mode: mode_norm.slow.RCmax, Root: HCLK
Information: CTS QoR Pre Optimization: GlobalSkew = 54.7441; ID = 109.0082; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 86.0160; ClockCellArea = 116.0970; Clock = HCLK; Mode = mode_norm.slow.RCmax; Corner = mode_norm.slow.RCmax; ClockRoot = HCLK. (CTS-037)
Clock: HCLK, Mode: mode_norm.fast.RCmin_bc, Root: HCLK
Information: CTS QoR Pre Optimization: GlobalSkew = 52.5984; ID = 104.8216; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 86.0160; ClockCellArea = 116.0970; Clock = HCLK; Mode = mode_norm.fast.RCmin_bc; Corner = mode_norm.fast.RCmin_bc; ClockRoot = HCLK. (CTS-037)

Begin Pre-Opt preprocessing:
Pre-Opt preprocessing cpu time 00:00:00.29u 00:00:00.00s 00:00:00.29e: 
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock Qor After Pre-Opt preprocessing:
Clock: HCLK, Mode: mode_norm.worst_low.RCmax, Root: HCLK
Information: CTS QoR Pre Optimization: GlobalSkew = 67.7004; ID = 135.3350; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 86.0160; ClockCellArea = 116.0970; Clock = HCLK; Mode = mode_norm.worst_low.RCmax; Corner = mode_norm.worst_low.RCmax; ClockRoot = HCLK. (CTS-037)
Clock: HCLK, Mode: mode_norm.slow.RCmax, Root: HCLK
Information: CTS QoR Pre Optimization: GlobalSkew = 54.7441; ID = 109.0082; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 86.0160; ClockCellArea = 116.0970; Clock = HCLK; Mode = mode_norm.slow.RCmax; Corner = mode_norm.slow.RCmax; ClockRoot = HCLK. (CTS-037)
Clock: HCLK, Mode: mode_norm.fast.RCmin_bc, Root: HCLK
Information: CTS QoR Pre Optimization: GlobalSkew = 52.5984; ID = 104.8216; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 86.0160; ClockCellArea = 116.0970; Clock = HCLK; Mode = mode_norm.fast.RCmin_bc; Corner = mode_norm.fast.RCmin_bc; ClockRoot = HCLK. (CTS-037)

Begin Network Flow Based Optimization:
Loading parastics information to the router ...
parastics information loaded to the router.
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Default network flow optimizer made 15 successful improvements out of 33 iterations
Resized 6, relocated 0, deleted 4, inserted 0, sizeUp Relocated 0 cells
The elapsed time for network flow optimization is 0 hr : 0 min : 1.06 sec, cpu time is 0 hr : 0 min : 2.52 sec.
Ran incremental ZGR 50 time(s) for 105 net(s) and restored ZGR 39 time(s) for 79 net(s)
Clock Qor After Network Flow Optimization:
Clock: HCLK, Mode: mode_norm.worst_low.RCmax, Root: HCLK
Information: CTS QoR Post Optimization: GlobalSkew = 66.1555; ID = 124.9972; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 87.6872; ClockCellArea = 117.7682; Clock = HCLK; Mode = mode_norm.worst_low.RCmax; Corner = mode_norm.worst_low.RCmax; ClockRoot = HCLK. (CTS-037)
Longest path:
  (0) 0.9155		0.0000		cts_inv_294214585/I
  (1) 2.7657		1.8501		cts_inv_294214585/ZN
  (2) 4.0817		1.3161		cts_inv_292914572/I
  (3) 7.0572		2.9755		cts_inv_292914572/ZN
  (4) 7.3051		0.2480		cto_buf_drc_14610/I
  (5) 12.2070		4.9019		cto_buf_drc_14610/Z
  (6) 12.6266		0.4196		cts_inv_291914562/I
  (7) 15.3351		2.7084		cts_inv_291914562/ZN
  (8) 15.5640		0.2289		cto_buf_drc_14641/I
  (9) 20.2179		4.6539		cto_buf_drc_14641/Z
  (10) 20.5421		0.3242		cts_inv_290614549/I
  (11) 23.4413		2.8992		cts_inv_290614549/ZN
  (12) 23.6893		0.2480		cto_buf_drc_15374/I
  (13) 28.2860		4.5967		cto_buf_drc_15374/Z
  (14) 28.5149		0.2289		cts_inv_289314536/I
  (15) 32.8064		4.2915		cts_inv_289314536/ZN
  (16) 33.5121		0.7057		cto_buf_drc_14642/I
  (17) 39.0053		5.4932		cto_buf_drc_14642/Z
  (18) 39.9590		0.9537		cts_inv_288014523/I
  (19) 41.9617		2.0027		cts_inv_288014523/ZN
  (20) 43.1252		1.1635		cto_buf_drc_14644/I
  (21) 49.5911		6.4659		cto_buf_drc_14644/Z
  (22) 51.6129		2.0218		cts_inv_274714390/I
  (23) 55.0461		3.4332		cts_inv_274714390/ZN
  (24) 55.6755		0.6294		cts_inv_272214365/I
  (25) 58.5175		2.8419		cts_inv_272214365/ZN
  (26) 60.8063		2.2888		u_logic_clk_gate_Xti2z4_reg/latch/CLK
  (27) 69.6945		8.8882		u_logic_clk_gate_Xti2z4_reg/latch/Q
  (28) 69.9615		0.2670		cto_buf_drc_15245/I
  (29) 75.9506		5.9891		cto_buf_drc_15245/Z
  (30) 76.7708		0.8202		cto_buf_drc_15249/I
  (31) 82.8743		6.1035		cto_buf_drc_15249/Z
  (32) 85.0868		2.2125		cto_buf_drc_15248/I
  (33) 90.3893		5.3024		cto_buf_drc_15248/Z
  (34) 91.3811		0.9918		cto_buf_drc_15250/I
  (35) 95.9015		4.5204		cto_buf_drc_15250/Z
  (36) 98.2094		2.3079		u_logic_clk_gate_Xti2z4_reg/cts_buf_219913842/I
  (37) 105.0758		6.8665		u_logic_clk_gate_Xti2z4_reg/cts_buf_219913842/Z
  (38) 108.2611		3.1853		u_logic_Grl2z4_reg/CLK
  (39) 124.9972		16.7361		u_logic_Grl2z4_reg/CLK
Shortest path:
  (0) 0.9155		0.0000		cts_inv_294214585/I
  (1) 2.7657		1.8501		cts_inv_294214585/ZN
  (2) 4.2152		1.4496		cts_inv_293014573/I
  (3) 8.7547		4.5395		cts_inv_293014573/ZN
  (4) 8.8501		0.0954		cts_inv_292114564/I
  (5) 13.0463		4.1962		cts_inv_292114564/ZN
  (6) 13.5612		0.5150		cts_inv_290814551/I
  (7) 18.5776		5.0163		cts_inv_290814551/ZN
  (8) 20.2560		1.6785		cts_inv_283914482/I
  (9) 24.0135		3.7575		cts_inv_283914482/ZN
  (10) 24.5094		0.4959		cts_inv_277314416/I
  (11) 27.7710		3.2616		cts_inv_277314416/ZN
  (12) 28.1906		0.4196		cts_inv_274814391/I
  (13) 30.8037		2.6131		cts_inv_274814391/ZN
  (14) 31.0707		0.2670		cts_inv_272514368/I
  (15) 33.8173		2.7466		cts_inv_272514368/ZN
  (16) 34.1034		0.2861		cts_inv_270114344/I
  (17) 36.2396		2.1362		cts_inv_270114344/ZN
  (18) 36.3159		0.0763		cto_buf_drc_15232/I
  (19) 43.2014		6.8855		cto_buf_drc_15232/Z
  (20) 44.0788		0.8774		cto_buf_drc_15347/I
  (21) 52.7573		8.6784		cto_buf_drc_15347/Z
  (22) 54.2450		1.4877		cts_inv_254814191/I
  (23) 58.3076		4.0627		cts_inv_254814191/ZN
  (24) 58.8417		0.5341		u_logic_Oar2z4_reg/CLK
Clock: HCLK, Mode: mode_norm.slow.RCmax, Root: HCLK
Information: CTS QoR Post Optimization: GlobalSkew = 54.7060; ID = 102.4660; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 87.6872; ClockCellArea = 117.7682; Clock = HCLK; Mode = mode_norm.slow.RCmax; Corner = mode_norm.slow.RCmax; ClockRoot = HCLK. (CTS-037)
Longest path:
  (0) 0.9727		0.0000		cts_inv_294214585/I
  (1) 2.4605		1.4877		cts_inv_294214585/ZN
  (2) 3.8528		1.3924		cts_inv_292914572/I
  (3) 6.1035		2.2507		cts_inv_292914572/ZN
  (4) 6.3705		0.2670		cto_buf_drc_14610/I
  (5) 10.0708		3.7003		cto_buf_drc_14610/Z
  (6) 10.5095		0.4387		cts_inv_291914562/I
  (7) 12.7029		2.1935		cts_inv_291914562/ZN
  (8) 12.9700		0.2670		cto_buf_drc_14641/I
  (9) 16.5367		3.5667		cto_buf_drc_14641/Z
  (10) 16.8800		0.3433		cts_inv_290614549/I
  (11) 19.0544		2.1744		cts_inv_290614549/ZN
  (12) 19.3214		0.2670		cto_buf_drc_15374/I
  (13) 22.7737		3.4523		cto_buf_drc_15374/Z
  (14) 23.0217		0.2480		cts_inv_289314536/I
  (15) 26.6647		3.6430		cts_inv_289314536/ZN
  (16) 27.4658		0.8011		cto_buf_drc_14642/I
  (17) 31.5857		4.1199		cto_buf_drc_14642/Z
  (18) 32.6157		1.0300		cts_inv_288014523/I
  (19) 34.0843		1.4687		cts_inv_288014523/ZN
  (20) 35.2669		1.1826		cto_buf_drc_14644/I
  (21) 40.2069		4.9400		cto_buf_drc_14644/Z
  (22) 42.3050		2.0981		cts_inv_274714390/I
  (23) 45.1469		2.8419		cts_inv_274714390/ZN
  (24) 45.8336		0.6866		cts_inv_272214365/I
  (25) 47.9889		2.1553		cts_inv_272214365/ZN
  (26) 50.2205		2.2316		u_logic_clk_gate_Xti2z4_reg/latch/CLK
  (27) 57.4875		7.2670		u_logic_clk_gate_Xti2z4_reg/latch/Q
  (28) 57.7545		0.2670		cto_buf_drc_15245/I
  (29) 62.2177		4.4632		cto_buf_drc_15245/Z
  (30) 63.0569		0.8392		cto_buf_drc_15249/I
  (31) 67.6537		4.5967		cto_buf_drc_15249/Z
  (32) 69.9997		2.3460		cto_buf_drc_15248/I
  (33) 74.1196		4.1199		cto_buf_drc_15248/Z
  (34) 75.1686		1.0490		cto_buf_drc_15250/I
  (35) 78.5828		3.4142		cto_buf_drc_15250/Z
  (36) 80.9288		2.3460		u_logic_clk_gate_Xti2z4_reg/cts_buf_219913842/I
  (37) 86.1931		5.2643		u_logic_clk_gate_Xti2z4_reg/cts_buf_219913842/Z
  (38) 89.3211		3.1281		u_logic_Grl2z4_reg/CLK
  (39) 102.4660		13.1449		u_logic_Grl2z4_reg/CLK
Shortest path:
  (0) 0.9727		0.0000		cts_inv_294214585/I
  (1) 2.4605		1.4877		cts_inv_294214585/ZN
  (2) 3.9864		1.5259		cts_inv_293014573/I
  (3) 7.3624		3.3760		cts_inv_293014573/ZN
  (4) 7.4577		0.0954		cts_inv_292114564/I
  (5) 10.6239		3.1662		cts_inv_292114564/ZN
  (6) 11.1771		0.5531		cts_inv_290814551/I
  (7) 14.8773		3.7003		cts_inv_290814551/ZN
  (8) 16.6130		1.7357		cts_inv_283914482/I
  (9) 19.5312		2.9182		cts_inv_283914482/ZN
  (10) 20.0653		0.5341		cts_inv_277314416/I
  (11) 22.5258		2.4605		cts_inv_277314416/ZN
  (12) 22.9645		0.4387		cts_inv_274814391/I
  (13) 25.0816		2.1172		cts_inv_274814391/ZN
  (14) 25.3677		0.2861		cts_inv_272514368/I
  (15) 27.4277		2.0599		cts_inv_272514368/ZN
  (16) 27.7138		0.2861		cts_inv_270114344/I
  (17) 29.4304		1.7166		cts_inv_270114344/ZN
  (18) 29.5067		0.0763		cto_buf_drc_15232/I
  (19) 34.9808		5.4741		cto_buf_drc_15232/Z
  (20) 35.9154		0.9346		cto_buf_drc_15347/I
  (21) 42.6292		6.7139		cto_buf_drc_15347/Z
  (22) 44.2505		1.6212		cts_inv_254814191/I
  (23) 47.2069		2.9564		cts_inv_254814191/ZN
  (24) 47.7600		0.5531		u_logic_Oar2z4_reg/CLK
Clock: HCLK, Mode: mode_norm.fast.RCmin_bc, Root: HCLK
Information: CTS QoR Post Optimization: GlobalSkew = 52.3504; ID = 97.8407; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 87.6872; ClockCellArea = 117.7682; Clock = HCLK; Mode = mode_norm.fast.RCmin_bc; Corner = mode_norm.fast.RCmin_bc; ClockRoot = HCLK. (CTS-037)
Longest path:
  (0) 0.8583		0.0000		cts_inv_294214585/I
  (1) 2.2507		1.3924		cts_inv_294214585/ZN
  (2) 3.4332		1.1826		cts_inv_292914572/I
  (3) 5.7030		2.2697		cts_inv_292914572/ZN
  (4) 5.9319		0.2289		cto_buf_drc_14610/I
  (5) 9.6512		3.7193		cto_buf_drc_14610/Z
  (6) 10.0136		0.3624		cts_inv_291914562/I
  (7) 12.0735		2.0599		cts_inv_291914562/ZN
  (8) 12.2833		0.2098		cto_buf_drc_14641/I
  (9) 15.8310		3.5477		cto_buf_drc_14641/Z
  (10) 16.0980		0.2670		cts_inv_290614549/I
  (11) 18.2915		2.1935		cts_inv_290614549/ZN
  (12) 18.5204		0.2289		cto_buf_drc_15374/I
  (13) 22.0108		3.4904		cto_buf_drc_15374/Z
  (14) 22.2015		0.1907		cts_inv_289314536/I
  (15) 25.6729		3.4714		cts_inv_289314536/ZN
  (16) 26.3023		0.6294		cto_buf_drc_14642/I
  (17) 30.4794		4.1771		cto_buf_drc_14642/Z
  (18) 31.3377		0.8583		cts_inv_288014523/I
  (19) 32.7873		1.4496		cts_inv_288014523/ZN
  (20) 33.7791		0.9918		cto_buf_drc_14644/I
  (21) 38.6620		4.8828		cto_buf_drc_14644/Z
  (22) 40.5312		1.8692		cts_inv_274714390/I
  (23) 43.2396		2.7084		cts_inv_274714390/ZN
  (24) 43.7736		0.5341		cts_inv_272214365/I
  (25) 46.0243		2.2507		cts_inv_272214365/ZN
  (26) 48.0080		1.9836		u_logic_clk_gate_Xti2z4_reg/latch/CLK
  (27) 55.0461		7.0381		u_logic_clk_gate_Xti2z4_reg/latch/Q
  (28) 55.2559		0.2098		cto_buf_drc_15245/I
  (29) 59.8144		4.5586		cto_buf_drc_15245/Z
  (30) 60.5011		0.6866		cto_buf_drc_15249/I
  (31) 65.0978		4.5967		cto_buf_drc_15249/Z
  (32) 67.1768		2.0790		cto_buf_drc_15248/I
  (33) 71.2776		4.1008		cto_buf_drc_15248/Z
  (34) 72.1741		0.8965		cto_buf_drc_15250/I
  (35) 75.6073		3.4332		cto_buf_drc_15250/Z
  (36) 77.6482		2.0409		u_logic_clk_gate_Xti2z4_reg/cts_buf_219913842/I
  (37) 82.8171		5.1689		u_logic_clk_gate_Xti2z4_reg/cts_buf_219913842/Z
  (38) 85.4683		2.6512		u_logic_Grl2z4_reg/CLK
  (39) 97.8407		12.3724		u_logic_Grl2z4_reg/CLK
Shortest path:
  (0) 0.8583		0.0000		cts_inv_294214585/I
  (1) 2.2507		1.3924		cts_inv_294214585/ZN
  (2) 3.5477		1.2970		cts_inv_293014573/I
  (3) 6.9237		3.3760		cts_inv_293014573/ZN
  (4) 6.9809		0.0572		cts_inv_292114564/I
  (5) 9.9182		2.9373		cts_inv_292114564/ZN
  (6) 10.3760		0.4578		cts_inv_290814551/I
  (7) 14.0572		3.6812		cts_inv_290814551/ZN
  (8) 15.5640		1.5068		cts_inv_283914482/I
  (9) 18.2533		2.6894		cts_inv_283914482/ZN
  (10) 18.6920		0.4387		cts_inv_277314416/I
  (11) 21.1525		2.4605		cts_inv_277314416/ZN
  (12) 21.5340		0.3815		cts_inv_274814391/I
  (13) 23.5367		2.0027		cts_inv_274814391/ZN
  (14) 23.7656		0.2289		cts_inv_272514368/I
  (15) 25.8636		2.0981		cts_inv_272514368/ZN
  (16) 26.1116		0.2480		cts_inv_270114344/I
  (17) 27.7519		1.6403		cts_inv_270114344/ZN
  (18) 27.8091		0.0572		cto_buf_drc_15232/I
  (19) 33.1688		5.3596		cto_buf_drc_15232/Z
  (20) 33.9317		0.7629		cto_buf_drc_15347/I
  (21) 40.6837		6.7520		cto_buf_drc_15347/Z
  (22) 42.0189		1.3351		cts_inv_254814191/I
  (23) 45.0897		3.0708		cts_inv_254814191/ZN
  (24) 45.4903		0.4005		u_logic_Oar2z4_reg/CLK
The elapsed time for optimization of clock tree is 0 hr : 0 min : 1.41 sec, cpu time is 0 hr : 0 min : 2.93 sec.
Warning: NDR promotion is not supported in new build clock CCD flow
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7691, routed nets = 300, across physical hierarchy nets = 0, parasitics cached nets = 7691, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7691, routed nets = 300, across physical hierarchy nets = 0, parasitics cached nets = 300, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
-------------------------------------------------------------
Optimizing clock tree local skew
clock: HCLK mode: mode_norm.worst_low.RCmax root: HCLK
clock: HCLK mode: mode_norm.slow.RCmax root: HCLK
clock: HCLK mode: mode_norm.fast.RCmin_bc root: HCLK
Clock QoR Before Optimization:
Clock: HCLK, Mode: mode_norm.worst_low.RCmax, Root: HCLK
Information: CTS QoR Pre Local Skew Optimization: GlobalSkew = 66.1555; ID = 124.9972; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 87.6872; ClockCellArea = 117.7682; Clock = HCLK; Mode = mode_norm.worst_low.RCmax; Corner = mode_norm.worst_low.RCmax; ClockRoot = HCLK. (CTS-037)
Clock: HCLK, Mode: mode_norm.slow.RCmax, Root: HCLK
Information: CTS QoR Pre Local Skew Optimization: GlobalSkew = 54.7060; ID = 102.4660; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 87.6872; ClockCellArea = 117.7682; Clock = HCLK; Mode = mode_norm.slow.RCmax; Corner = mode_norm.slow.RCmax; ClockRoot = HCLK. (CTS-037)
Clock: HCLK, Mode: mode_norm.fast.RCmin_bc, Root: HCLK
Information: CTS QoR Pre Local Skew Optimization: GlobalSkew = 52.3504; ID = 97.8407; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 87.6872; ClockCellArea = 117.7682; Clock = HCLK; Mode = mode_norm.fast.RCmin_bc; Corner = mode_norm.fast.RCmin_bc; ClockRoot = HCLK. (CTS-037)

Begin Network Flow Based Optimization:
AR: local skew for area recovery by removal and sizing
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
AR: deleted 38 cell(s)
Network Flow Optimization cpu time 00:00:10.89u 00:00:00.55s 00:00:04.13e: 
Ran incremental ZGR 187 time(s) for 191 net(s) and restored ZGR 148 time(s) for 475 net(s)
Clock Qor After Optimization:
Clock: HCLK, Mode: mode_norm.worst_low.RCmax, Root: HCLK
Information: CTS QoR Post Local Skew Optimization: GlobalSkew = 42.9994; ID = 103.9386; NetsWithDRC = 3; Worst Tran/Cap cost = 0.1717/0.0000; ClockBufArea = 77.4636; ClockCellArea = 107.5446; Clock = HCLK; Mode = mode_norm.worst_low.RCmax; Corner = mode_norm.worst_low.RCmax; ClockRoot = HCLK. (CTS-037)
Clock: HCLK, Mode: mode_norm.slow.RCmax, Root: HCLK
Information: CTS QoR Post Local Skew Optimization: GlobalSkew = 34.8924; ID = 84.9794; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 77.4636; ClockCellArea = 107.5446; Clock = HCLK; Mode = mode_norm.slow.RCmax; Corner = mode_norm.slow.RCmax; ClockRoot = HCLK. (CTS-037)
Clock: HCLK, Mode: mode_norm.fast.RCmin_bc, Root: HCLK
Information: CTS QoR Post Local Skew Optimization: GlobalSkew = 33.3826; ID = 80.9675; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 77.4636; ClockCellArea = 107.5446; Clock = HCLK; Mode = mode_norm.fast.RCmin_bc; Corner = mode_norm.fast.RCmin_bc; ClockRoot = HCLK. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 4.17 sec, cpu time is 0 hr : 0 min : 11.55 sec.
-------------------------------------------------------------
Optimizing clock tree with useful skew
clock: HCLK mode: mode_norm.worst_low.RCmax root: HCLK
clock: HCLK mode: mode_norm.slow.RCmax root: HCLK
clock: HCLK mode: mode_norm.fast.RCmin_bc root: HCLK
Clock QoR Before Optimization:
Clock: HCLK, Mode: mode_norm.worst_low.RCmax, Root: HCLK
Information: CTS QoR Pre CCD Optimization: GlobalSkew = 42.9994; ID = 103.9386; NetsWithDRC = 3; Worst Tran/Cap cost = 0.1717/0.0000; ClockBufArea = 77.4636; ClockCellArea = 107.5446; Clock = HCLK; Mode = mode_norm.worst_low.RCmax; Corner = mode_norm.worst_low.RCmax; ClockRoot = HCLK. (CTS-037)
Clock: HCLK, Mode: mode_norm.slow.RCmax, Root: HCLK
Information: CTS QoR Pre CCD Optimization: GlobalSkew = 34.8924; ID = 84.9794; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 77.4636; ClockCellArea = 107.5446; Clock = HCLK; Mode = mode_norm.slow.RCmax; Corner = mode_norm.slow.RCmax; ClockRoot = HCLK. (CTS-037)
Clock: HCLK, Mode: mode_norm.fast.RCmin_bc, Root: HCLK
Information: CTS QoR Pre CCD Optimization: GlobalSkew = 33.3826; ID = 80.9675; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 77.4636; ClockCellArea = 107.5446; Clock = HCLK; Mode = mode_norm.fast.RCmin_bc; Corner = mode_norm.fast.RCmin_bc; ClockRoot = HCLK. (CTS-037)
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7653, routed nets = 262, across physical hierarchy nets = 0, parasitics cached nets = 7653, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

************************************************************
* CTS STEP: Useful skew computation
************************************************************

Initial QoR
---------------------------------------------------------------------------------------------
    Design (setup) WNS = -0.006395, TNS = -0.010567, NVP = 2
    Design (hold) WNHS = -0.043823, TNHS = -10.399169, NHVP = 1179

    Scenario mode_norm.slow.RCmax (setup) WNS = 54.5415, TNS = 0, NVP = 0
    Scenario mode_norm.worst_low.RCmax (setup) WNS = -6.39534, TNS = -10.5669, NVP = 2
    Scenario mode_norm.fast.RCmin_bc (hold) WNHS = -43.8226, TNHS = -10399.2, NHVP = 1179
    Scenario mode_norm.slow.RCmax
       Path Group REGOUT  WNS = 54.541470, TNS = 0.000000, NVP = 0
       Path Group HCLK  WNS = 57.704567, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 175.280548, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax
       Path Group HCLK  WNS = -6.395340, TNS = -10.566890, NVP = 2
       Path Group REGOUT  WNS = 15.669703, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 149.112457, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc
       Path Group HCLK  WNHS = -43.822647, TNHS = -10399.169010, NHVP = 1179
       Path Group REGIN  WNHS = 87.915527, TNHS = 0.000000, NHVP = 0
       Path Group REGOUT  WNHS = 91.275330, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------

CCD-Info: Computing Useful Skew For All Scenarios...
CCD-Info: Optimizing Useful Skew For All Scenarios...

Final QoR
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 0.006593, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.043823, TNHS = -8.745990, NHVP = 1097

    Scenario mode_norm.slow.RCmax (setup) WNS = 67.8988, TNS = 0, NVP = 0
    Scenario mode_norm.worst_low.RCmax (setup) WNS = 6.59251, TNS = 0, NVP = 0
    Scenario mode_norm.fast.RCmin_bc (hold) WNHS = -43.8227, TNHS = -8745.99, NHVP = 1097
    Scenario mode_norm.slow.RCmax
       Path Group HCLK  WNS = 67.898750, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 109.367134, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 117.785217, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax
       Path Group HCLK  WNS = 6.592512, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 65.191330, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 96.200256, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc
       Path Group HCLK  WNHS = -43.822662, TNHS = -8745.990132, NHVP = 1097
       Path Group REGOUT  WNHS = 36.503754, TNHS = 0.000000, NHVP = 0
       Path Group REGIN  WNHS = 145.820740, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------

CCD-Info: Useful Skew Computation found predictable timing improvement after CTS
CCD-Info: Useful Skew Optimization committed
CTS: CPUTIME for useful skew computation: 00:01:43.41u 00:00:00.29s 00:00:15.06e: 
Information: The net parasitics of block CORTEXM0DS are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design'. (TIM-125)
Information: Design CORTEXM0DS has 7655 nets, 262 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO(RDE) for design 'CORTEXM0DS'. (NEX-022)
Information: Design Average RC for design CORTEXM0DS  (NEX-011)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.094168 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 44.845245 ohm/um, via_r = 3.722333 ohm/cut, c = 0.089366 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7653, routed nets = 262, across physical hierarchy nets = 0, parasitics cached nets = 7653, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The timing has been updated before disabling netlist and extraction change observers. (TIM-121)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 2489, DR 0), data (VR 7391, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Information: Doing activity propagation for mode 'mode_norm.fast.RCmin' and corner 'mode_norm.fast.RCmin' with effort level 'low'. (POW-024)
Information: Timer-derived activity data is cached on scenario mode_norm.fast.RCmin (POW-052)
Information: Doing activity propagation for mode 'mode_norm.fast.RCmin_bc' and corner 'mode_norm.fast.RCmin_bc' with effort level 'low'. (POW-024)
Scenario mode_norm.fast.RCmin, iteration 1: expecting at least 4
Information: Timer-derived activity data is cached on scenario mode_norm.fast.RCmin_bc (POW-052)
Scenario mode_norm.fast.RCmin_bc, iteration 1: expecting at least 4
Scenario mode_norm.fast.RCmin, iteration 2: expecting at least 4
Scenario mode_norm.fast.RCmin_bc, iteration 2: expecting at least 4
Scenario mode_norm.fast.RCmin, iteration 3: expecting at least 4
Scenario mode_norm.fast.RCmin_bc, iteration 3: expecting at least 4
Scenario mode_norm.fast.RCmin, iteration 4: expecting at least 4
Scenario mode_norm.fast.RCmin_bc, iteration 4: expecting at least 4
Total power = 0.083739, Leakage = 0.083739, Internal = 0.000000, Switching = 0.000000
BGT_HEART_BEAT: Budget implemented Initial qor: icg (under 0.572518, over 0.000704);  register (under 13.613683, over 0.018940), cmpoTns=-0.010643, wns=-0.006433, cmpoWns=-0.006433, cmpoHold -10.367621
 Top undershoots
1: shoot 0.023819 (arr 0.085831, bgt 0.109650), u_logic_Auk2z4_reg/CLK, mode_norm.worst_low.RCmax, HCLK
 Top overshoots
Final best QoR
    Scenario mode_norm.slow.RCmax WNS = 0.000000 TNS = 0.000000
    Scenario mode_norm.worst_low.RCmax WNS = 0.002515 TNS = 0.002805
    Scenario mode_norm.fast.RCmin_bc WNHS = 0.043823 TNHS = 9.734219
Final best QoR
    Scenario mode_norm.slow.RCmax WNS = 0.000000 TNS = 0.000000
    Scenario mode_norm.worst_low.RCmax WNS = 0.002517 TNS = 0.002809
    Scenario mode_norm.fast.RCmin_bc WNHS = 0.043823 TNHS = 9.727344
BGT_HEART_BEAT: Budget implemented before commit: icg (under 0.726133, over 0.000000);  register (under 12.576242, over 0.000153), cmpoTns=-0.010643, wns=-0.006433, cmpoWns=-0.006433, cmpoHold -10.367621
 Top undershoots
1: shoot 0.032157 (arr 0.070152, bgt 0.102310), u_logic_V1l2z4_reg/CLK, mode_norm.worst_low.RCmax, HCLK
 Top overshoots
BGT_HEART_BEAT: Accepted 4 out of 4 problems
BGT_HEART_BEAT: Budget implemented after commit: icg (under 0.365244, over 0.000000);  register (under 6.282064, over 0.000153), cmpoTns=-0.005188, wns=-0.003706, cmpoWns=-0.003706, cmpoHold -9.728000
BGT_HEART_BEAT: ==================================================================================
 Top undershoots
1: shoot 0.016752 (arr 0.058746, bgt 0.075499), u_logic_clk_gate_R0t2z4_reg/latch/CLK, mode_norm.worst_low.RCmax, HCLK
 Top overshoots
Final best QoR
    Scenario mode_norm.slow.RCmax WNS = 0.000000 TNS = 0.000000
    Scenario mode_norm.worst_low.RCmax WNS = 0.000000 TNS = 0.000000
    Scenario mode_norm.fast.RCmin_bc WNHS = 0.043842 TNHS = 8.386701
Final best QoR
    Scenario mode_norm.slow.RCmax WNS = 0.000000 TNS = 0.000000
    Scenario mode_norm.worst_low.RCmax WNS = 0.003744 TNS = 0.005264
    Scenario mode_norm.fast.RCmin_bc WNHS = 0.043842 TNHS = 9.675833
Final best QoR
    Scenario mode_norm.slow.RCmax WNS = 0.000000 TNS = 0.000000
    Scenario mode_norm.worst_low.RCmax WNS = 0.003744 TNS = 0.005264
    Scenario mode_norm.fast.RCmin_bc WNHS = 0.043842 TNHS = 9.737569

    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =          5
	# Skipped during isValid and estimate          =          1
	# Failed subgraph evaluation           =          2
	# Failed main graph committ          =          0
	# Successful main graph commit      =          2
	# Subgraph evaluation success rate in percent =     0.5000
	# Sg2Main acceptance ratio in percent      =     1.0000
	# NumCTCells changed               =          3


	# Total CPU time                  = 00h:00m:12s
	# Total elapsed time              = 00h:00m:02s
	# Flow total speed up             =     4.1446
	# Commit CPU time                 = 00h:00m:04s
	# Commit elapsed time             = 00h:00m:00s
	# Commit speed up                 =     5.4213
	# Sg CPU time                     = 00h:00m:06s
	# Sg elapsed time                 = 00h:00m:01s
	# Sg speed up                     =     5.1141
	# The rest of flow speed up       =     3.7146

-------------------------------------------------

Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7656, routed nets = 258, across physical hierarchy nets = 0, parasitics cached nets = 265, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
CUS Based Optimization cpu time 00:02:08.93u 00:00:00.46s 00:00:20.86e: 
Clock Qor After Optimization:
Clock: HCLK, Mode: mode_norm.worst_low.RCmax, Root: HCLK
Information: CTS QoR Post CCD Optimization: GlobalSkew = 47.8172; ID = 106.6208; NetsWithDRC = 3; Worst Tran/Cap cost = 0.1717/0.0000; ClockBufArea = 78.3483; ClockCellArea = 108.4293; Clock = HCLK; Mode = mode_norm.worst_low.RCmax; Corner = mode_norm.worst_low.RCmax; ClockRoot = HCLK. (CTS-037)
Clock: HCLK, Mode: mode_norm.slow.RCmax, Root: HCLK
Information: CTS QoR Post CCD Optimization: GlobalSkew = 37.6320; ID = 86.1168; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 78.3483; ClockCellArea = 108.4293; Clock = HCLK; Mode = mode_norm.slow.RCmax; Corner = mode_norm.slow.RCmax; ClockRoot = HCLK. (CTS-037)
Clock: HCLK, Mode: mode_norm.fast.RCmin_bc, Root: HCLK
Information: CTS QoR Post CCD Optimization: GlobalSkew = 36.3922; ID = 82.4165; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 78.3483; ClockCellArea = 108.4293; Clock = HCLK; Mode = mode_norm.fast.RCmin_bc; Corner = mode_norm.fast.RCmin_bc; ClockRoot = HCLK. (CTS-037)
Info:: Timing driven is turned off in route_group -all_clock_nets
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MINT5
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  148  Alloctr  149  Proc 2441 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   

Printing options for 'route.global.*'
global.deterministic                                    :	 off                 
global.export_soft_congestion_maps                      :	 false               
global.timing_driven                                    :	 false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,76.74,77.57)
Number of routing layers = 13
layer M1, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT1, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT2, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT3, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT4, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT5, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MSMG1, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG2, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG3, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG4, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG5, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MG1, dir Hor, min width = 0.112, min space = 0.112 pitch = 0.224
layer MG2, dir Ver, min width = 0.112, min space = 0.112 pitch = 0.224
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  149  Alloctr  150  Proc 2441 
Net statistics:
Total number of nets     = 7658
Number of nets to route  = 265
Number of nets with min-layer-mode soft = 36
Number of nets with min-layer-mode soft-cost-low = 36
5 nets are partially connected,
 of which 0 are detail routed and 5 are global routed.
258 nets are fully connected,
 of which 1 are detail routed and 257 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    2  Alloctr    3  Proc    0 
[End of Build All Nets] Total (MB): Used  152  Alloctr  154  Proc 2441 
Average gCell capacity  0.16	 on layer (1)	 M1
Average gCell capacity  10.50	 on layer (2)	 MINT1
Average gCell capacity  9.78	 on layer (3)	 MINT2
Average gCell capacity  11.76	 on layer (4)	 MINT3
Average gCell capacity  9.78	 on layer (5)	 MINT4
Average gCell capacity  11.76	 on layer (6)	 MINT5
Average gCell capacity  5.38	 on layer (7)	 MSMG1
Average gCell capacity  0.00	 on layer (8)	 MSMG2
Average gCell capacity  0.00	 on layer (9)	 MSMG3
Average gCell capacity  0.00	 on layer (10)	 MSMG4
Average gCell capacity  0.00	 on layer (11)	 MSMG5
Average gCell capacity  0.00	 on layer (12)	 MG1
Average gCell capacity  0.00	 on layer (13)	 MG2
Average number of tracks per gCell 12.00	 on layer (1)	 M1
Average number of tracks per gCell 12.01	 on layer (2)	 MINT1
Average number of tracks per gCell 12.00	 on layer (3)	 MINT2
Average number of tracks per gCell 12.01	 on layer (4)	 MINT3
Average number of tracks per gCell 12.00	 on layer (5)	 MINT4
Average number of tracks per gCell 12.01	 on layer (6)	 MINT5
Average number of tracks per gCell 6.86	 on layer (7)	 MSMG1
Average number of tracks per gCell 6.86	 on layer (8)	 MSMG2
Average number of tracks per gCell 6.86	 on layer (9)	 MSMG3
Average number of tracks per gCell 6.86	 on layer (10)	 MSMG4
Average number of tracks per gCell 6.86	 on layer (11)	 MSMG5
Average number of tracks per gCell 3.44	 on layer (12)	 MG1
Average number of tracks per gCell 3.43	 on layer (13)	 MG2
Number of gCells = 131300
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used  154  Alloctr  156  Proc 2441 
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    5  Alloctr    6  Proc    0 
[End of Build Data] Total (MB): Used  154  Alloctr  156  Proc 2441 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  186  Alloctr  188  Proc 2441 
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  186  Alloctr  188  Proc 2441 
Initial. Routing result:
Initial. Both Dirs: Overflow =     8 Max = 1 GRCs =    10 (0.05%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     8 Max = 1 (GRCs = 10) GRCs =    10 (0.10%)
Initial. M1         Overflow =     7 Max = 1 (GRCs =  9) GRCs =     9 (0.09%)
Initial. MINT1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT2      Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
Initial. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 5044.52
Initial. Layer M1 wire length = 116.57
Initial. Layer MINT1 wire length = 13.75
Initial. Layer MINT2 wire length = 2235.52
Initial. Layer MINT3 wire length = 2637.48
Initial. Layer MINT4 wire length = 38.89
Initial. Layer MINT5 wire length = 2.30
Initial. Layer MSMG1 wire length = 0.00
Initial. Layer MSMG2 wire length = 0.00
Initial. Layer MSMG3 wire length = 0.00
Initial. Layer MSMG4 wire length = 0.00
Initial. Layer MSMG5 wire length = 0.00
Initial. Layer MG1 wire length = 0.00
Initial. Layer MG2 wire length = 0.00
Initial. Total Number of Contacts = 4085
Initial. Via V1_0 count = 1360
Initial. Via VINT1_0 count = 1364
Initial. Via VINT2_0 count = 1333
Initial. Via VINT3_0 count = 24
Initial. Via VINT4_0 count = 4
Initial. Via VINT5_0 count = 0
Initial. Via VSMG1_0 count = 0
Initial. Via VSMG2_0 count = 0
Initial. Via VSMG3_0 count = 0
Initial. Via VSMG4_0 count = 0
Initial. Via VSMG5_0 count = 0
Initial. Via VG1_0 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  186  Alloctr  188  Proc 2441 
phase1. Routing result:
phase1. Both Dirs: Overflow =     4 Max = 1 GRCs =     5 (0.02%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     4 Max = 1 (GRCs =  5) GRCs =     5 (0.05%)
phase1. M1         Overflow =     4 Max = 1 (GRCs =  5) GRCs =     5 (0.05%)
phase1. MINT1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 5043.88
phase1. Layer M1 wire length = 115.93
phase1. Layer MINT1 wire length = 15.36
phase1. Layer MINT2 wire length = 2235.51
phase1. Layer MINT3 wire length = 2635.89
phase1. Layer MINT4 wire length = 38.89
phase1. Layer MINT5 wire length = 2.30
phase1. Layer MSMG1 wire length = 0.00
phase1. Layer MSMG2 wire length = 0.00
phase1. Layer MSMG3 wire length = 0.00
phase1. Layer MSMG4 wire length = 0.00
phase1. Layer MSMG5 wire length = 0.00
phase1. Layer MG1 wire length = 0.00
phase1. Layer MG2 wire length = 0.00
phase1. Total Number of Contacts = 4084
phase1. Via V1_0 count = 1360
phase1. Via VINT1_0 count = 1364
phase1. Via VINT2_0 count = 1332
phase1. Via VINT3_0 count = 24
phase1. Via VINT4_0 count = 4
phase1. Via VINT5_0 count = 0
phase1. Via VSMG1_0 count = 0
phase1. Via VSMG2_0 count = 0
phase1. Via VSMG3_0 count = 0
phase1. Via VSMG4_0 count = 0
phase1. Via VSMG5_0 count = 0
phase1. Via VG1_0 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  186  Alloctr  188  Proc 2441 
phase2. Routing result:
phase2. Both Dirs: Overflow =     1 Max = 1 GRCs =     2 (0.01%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.02%)
phase2. M1         Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.02%)
phase2. MINT1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 5043.88
phase2. Layer M1 wire length = 115.93
phase2. Layer MINT1 wire length = 15.36
phase2. Layer MINT2 wire length = 2235.51
phase2. Layer MINT3 wire length = 2635.89
phase2. Layer MINT4 wire length = 38.89
phase2. Layer MINT5 wire length = 2.30
phase2. Layer MSMG1 wire length = 0.00
phase2. Layer MSMG2 wire length = 0.00
phase2. Layer MSMG3 wire length = 0.00
phase2. Layer MSMG4 wire length = 0.00
phase2. Layer MSMG5 wire length = 0.00
phase2. Layer MG1 wire length = 0.00
phase2. Layer MG2 wire length = 0.00
phase2. Total Number of Contacts = 4084
phase2. Via V1_0 count = 1360
phase2. Via VINT1_0 count = 1364
phase2. Via VINT2_0 count = 1332
phase2. Via VINT3_0 count = 24
phase2. Via VINT4_0 count = 4
phase2. Via VINT5_0 count = 0
phase2. Via VSMG1_0 count = 0
phase2. Via VSMG2_0 count = 0
phase2. Via VSMG3_0 count = 0
phase2. Via VSMG4_0 count = 0
phase2. Via VSMG5_0 count = 0
phase2. Via VG1_0 count = 0
phase2. completed.

Start GR phase 3
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  186  Alloctr  188  Proc 2441 
phase3. Routing result:
phase3. Both Dirs: Overflow =     1 Max = 1 GRCs =     2 (0.01%)
phase3. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.02%)
phase3. M1         Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.02%)
phase3. MINT1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MINT2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 5043.88
phase3. Layer M1 wire length = 115.93
phase3. Layer MINT1 wire length = 15.35
phase3. Layer MINT2 wire length = 2235.51
phase3. Layer MINT3 wire length = 2635.89
phase3. Layer MINT4 wire length = 38.89
phase3. Layer MINT5 wire length = 2.30
phase3. Layer MSMG1 wire length = 0.00
phase3. Layer MSMG2 wire length = 0.00
phase3. Layer MSMG3 wire length = 0.00
phase3. Layer MSMG4 wire length = 0.00
phase3. Layer MSMG5 wire length = 0.00
phase3. Layer MG1 wire length = 0.00
phase3. Layer MG2 wire length = 0.00
phase3. Total Number of Contacts = 4084
phase3. Via V1_0 count = 1360
phase3. Via VINT1_0 count = 1364
phase3. Via VINT2_0 count = 1332
phase3. Via VINT3_0 count = 24
phase3. Via VINT4_0 count = 4
phase3. Via VINT5_0 count = 0
phase3. Via VSMG1_0 count = 0
phase3. Via VSMG2_0 count = 0
phase3. Via VSMG3_0 count = 0
phase3. Via VSMG4_0 count = 0
phase3. Via VSMG5_0 count = 0
phase3. Via VG1_0 count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   37  Alloctr   38  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  186  Alloctr  188  Proc 2441 

Congestion utilization per direction:
Average vertical track utilization   =  1.61 %
Peak    vertical track utilization   = 44.44 %
Average horizontal track utilization =  1.54 %
Peak    horizontal track utilization = 30.56 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -1  Alloctr   -1  Proc    0 
[GR: Done] Total (MB): Used  185  Alloctr  187  Proc 2441 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   36  Alloctr   37  Proc    0 
[GR: Done] Total (MB): Used  185  Alloctr  187  Proc 2441 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Global Routing] Total (MB): Used  180  Alloctr  182  Proc 2441 
Skip track assign
Skip detail route
Updating the database ...
Information: The net parasitics of block CORTEXM0DS are cleared. (TIM-123)
Clock Qor After Patch GR:
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design'. (TIM-125)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Information: Design CORTEXM0DS has 7658 nets, 265 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO(RDE) for design 'CORTEXM0DS'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7656, routed nets = 265, across physical hierarchy nets = 0, parasitics cached nets = 265, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock: HCLK, Mode: mode_norm.worst_low.RCmax, Root: HCLK
Information: CTS QoR Post CCD Optimization: GlobalSkew = 48.4276; ID = 107.2693; NetsWithDRC = 4; Worst Tran/Cap cost = 0.3815/0.0000; ClockBufArea = 78.3483; ClockCellArea = 108.4293; Clock = HCLK; Mode = mode_norm.worst_low.RCmax; Corner = mode_norm.worst_low.RCmax; ClockRoot = HCLK. (CTS-037)
Clock: HCLK, Mode: mode_norm.slow.RCmax, Root: HCLK
Information: CTS QoR Post CCD Optimization: GlobalSkew = 38.0516; ID = 86.6318; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 78.3483; ClockCellArea = 108.4293; Clock = HCLK; Mode = mode_norm.slow.RCmax; Corner = mode_norm.slow.RCmax; ClockRoot = HCLK. (CTS-037)
Clock: HCLK, Mode: mode_norm.fast.RCmin_bc, Root: HCLK
Information: CTS QoR Post CCD Optimization: GlobalSkew = 36.7546; ID = 82.8362; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 78.3483; ClockCellArea = 108.4293; Clock = HCLK; Mode = mode_norm.fast.RCmin_bc; Corner = mode_norm.fast.RCmin_bc; ClockRoot = HCLK. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 21.73 sec, cpu time is 0 hr : 2 min : 11.20 sec.
There are 28 buffers reduced and 10 inverters reduced by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Mark clock trees...
Marking clock synthesized attributes

nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 745 total shapes.
Layer MINT1: cached 0 shapes out of 10 total shapes.
Layer MINT2: cached 0 shapes out of 978 total shapes.
Cached 4161 vias out of 21165 total vias.

Legalizing Top Level Design CORTEXM0DS ... 
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Information: Creating classic rule checker.
=====> Processed 50 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     5795.46         7590        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
	To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
	To use it, set limit_legality_checks to true.
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (2 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   7590
number of references:                50
number of site rows:                 99
number of locations attempted:   171309
number of locations failed:       20338  (11.9%)

Legality of references at locations:
23 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   704      11922      3586 ( 30.1%)       4037      2126 ( 52.7%)  SDFFSNQ_X1
  1139      16275      1543 (  9.5%)       8268      1047 ( 12.7%)  NAND2_X1
   247       4620      1031 ( 22.3%)       2818       775 ( 27.5%)  NAND4_X1
   246       4491       991 ( 22.1%)       2653       779 ( 29.4%)  NAND3_X1
   680      10681       960 (  9.0%)       5206       714 ( 13.7%)  NOR2_X1
   137       2137       838 ( 39.2%)       1217       446 ( 36.6%)  SDFFRNQ_X1
   563       9293       737 (  7.9%)       4668       505 ( 10.8%)  OAI21_X1
   453       7063       614 (  8.7%)       3884       348 (  9.0%)  AOI21_X1
   105       1999       378 ( 18.9%)       1004       336 ( 33.5%)  XOR2_X1
    76       1397       305 ( 21.8%)        753       221 ( 29.3%)  NOR3_X1

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   137       2137       838 ( 39.2%)       1217       446 ( 36.6%)  SDFFRNQ_X1
   704      11922      3586 ( 30.1%)       4037      2126 ( 52.7%)  SDFFSNQ_X1
    18        673       135 ( 20.1%)        174       122 ( 70.1%)  XNOR2_X1
     1         16         3 ( 18.8%)         16         6 ( 37.5%)  OR2_X2
   246       4491       991 ( 22.1%)       2653       779 ( 29.4%)  NAND3_X1
    76       1397       305 ( 21.8%)        753       221 ( 29.3%)  NOR3_X1
   247       4620      1031 ( 22.3%)       2818       775 ( 27.5%)  NAND4_X1
     4         64        13 ( 20.3%)         32        10 ( 31.2%)  FA_X1
    53       1119       205 ( 18.3%)        367       151 ( 41.1%)  CLKBUF_X1
   105       1999       378 ( 18.9%)       1004       336 ( 33.5%)  XOR2_X1

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        7326 (59033 total sites)
avg row height over cells:        0.768 um
rms cell displacement:            0.142 um ( 0.18 row height)
rms weighted cell displacement:   0.142 um ( 0.18 row height)
max cell displacement:            1.438 um ( 1.87 row height)
avg cell displacement:            0.039 um ( 0.05 row height)
avg weighted cell displacement:   0.039 um ( 0.05 row height)
number of cells moved:             1029
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U6145 (NAND3_X1)
  Input location: (42.816,27.648)
  Legal location: (41.6,28.416)
  Displacement:   1.438 um ( 1.87 row height)
Cell: U6379 (NAND4_X1)
  Input location: (48.704,26.88)
  Legal location: (49.92,26.88)
  Displacement:   1.216 um ( 1.58 row height)
Cell: U6875 (INV_X1)
  Input location: (50.88,32.256)
  Legal location: (51.776,33.024)
  Displacement:   1.180 um ( 1.54 row height)
Cell: U6399 (NAND4_X1)
  Input location: (43.328,27.648)
  Legal location: (44.16,28.416)
  Displacement:   1.132 um ( 1.47 row height)
Cell: U6394 (NAND4_X1)
  Input location: (49.28,26.88)
  Legal location: (50.368,26.88)
  Displacement:   1.088 um ( 1.42 row height)
Cell: U10935 (NAND3_X1)
  Input location: (69.184,56.064)
  Legal location: (68.48,55.296)
  Displacement:   1.042 um ( 1.36 row height)
Cell: U6788 (NAND2_X1)
  Input location: (51.84,32.256)
  Legal location: (52.544,33.024)
  Displacement:   1.042 um ( 1.36 row height)
Cell: U6396 (AOI22_X1)
  Input location: (42.496,26.88)
  Legal location: (41.792,26.112)
  Displacement:   1.042 um ( 1.36 row height)
Cell: U7292 (OAI21_X1)
  Input location: (39.296,26.88)
  Legal location: (39.936,26.112)
  Displacement:   1.000 um ( 1.30 row height)
Cell: U6683 (NOR2_X1)
  Input location: (51.136,32.256)
  Legal location: (51.776,31.488)
  Displacement:   1.000 um ( 1.30 row height)

 Successfully legalize placement.
Information: The run time for postlude is 0 hr : 0 min : 1.84 sec, cpu time is 0 hr : 0 min : 1.84 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 265 flat clock tree nets.
There are 264 non-sink instances (total area 108.43) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 123 buffers and 105 inverters (total area 78.35).
173 buffers/inverters were inserted below 31 leaf level Gates.
 Compilation of clock trees finished successfully
 Run time for cts 00:03:43.00u 00:00:02.01s 00:00:43.24e: 
Info: clearing CTS-GR option
Info: clearinf CTO-GR option
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (76480 76800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Information: Current block utilization is '0.51940', effective utilization is '0.51938'. (OPT-055)
Information: Design Average RC for design CORTEXM0DS  (NEX-011)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.094168 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 44.845245 ohm/um, via_r = 3.722333 ohm/cut, c = 0.089366 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7656, routed nets = 265, across physical hierarchy nets = 0, parasitics cached nets = 7656, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario mode_norm.slow.RCmax  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax  WNS = 4.487991, TNS = 6.752193, NVP = 2

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     LEAKAGE 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY     POWER  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:32     4.488     6.752  3010.019     0.610     0.000       262      1358         0     0.000       954 4.190e+07 


npo-clock-opt optimization Phase 7 Iter  1          9.59        9.55      0.00        28       0.003  41902864.00           0.026       954

Enable dominated scenarios

npo-clock-opt optimization complete                 9.59        9.55      0.00        28       0.003  41902864.00           0.026       954
Co-efficient Ratio Summary:
4.193422522347  6.578033676624  2.479639213164  7.744187140401  0.485055289677  3.170086460272  5.567345054587  2.894454387461  6.565921217863  9.017937505874  7.104658800933  9.863739773238  6.078870864085  2.744222841123  8.318241004907
9.699226943275  2.464628453958  1.382370257113  9.387184629619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.876358918112  2.191135103696  3.859529741094  2.700448533799  3.840107964440  3.750220553169  7.663584242299
6.212202084142  7.759673976851  7.862243082604  0.402387577150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  1.183725190997  6.220221008244  5.867909821530  7.173541285364  9.669833499761  7.591513747087
7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  7.050450494780  2.403928173631  6.139852544054  4.100210066110  5.209794589655  4.570047311764  5.624530608820  7.826876253678  4.759269218263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187479201719  0.514168761621  5.027601818562  6.119813446103  6.181472312107  1.581675365776  1.411027822107  9.584863127457  2.041489187119  3.921189867338  0.650514482345
9.472458340198  3.368484969103  4.897111114239  6.860149444452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  8.797379665224  8.244764795486  3.504529705451  1.682732212888  7.173568518510
9.939562146062  3.617852347892  8.946772202861  1.169969732707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  4.739508609371  1.017332044432  5.811268666269  5.826756083342  4.349418092435
Information: The net parasitics of block CORTEXM0DS are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design'. (TIM-125)
Information: Design CORTEXM0DS has 7658 nets, 265 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO(RDE) for design 'CORTEXM0DS'. (NEX-022)
Information: Design Average RC for design CORTEXM0DS  (NEX-011)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.094168 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 44.845245 ohm/um, via_r = 3.722333 ohm/cut, c = 0.089366 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7656, routed nets = 265, across physical hierarchy nets = 0, parasitics cached nets = 7656, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

npo-clock-opt final QoR
_______________________
Scenario Mapping Table
1: mode_norm.fast.RCmin
2: mode_norm.fast.RCmin_bc
3: mode_norm.slow.RCmax
4: mode_norm.worst_low.RCmax

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: HCLK
8: FEEDTHROUGH
9: REGIN
10: REGOUT

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    2   1        -          -   0.0000     0.0000      0
    2   2        -          -   0.0000     0.0000      0
    2   3        -          -   0.0000     0.0000      0
    2   4        -          -   0.0000     0.0000      0
    2   5        -          -   0.0000     0.0000      0
    2   6        -          -   0.0000     0.0000      0
    2   7        -          -  43.8366  9709.5283   1140
    2   8        -          -   0.0000     0.0000      0
    2   9        -          -   0.0000     0.0000      0
    2  10        -          -   0.0000     0.0000      0
    3   1   0.0000     0.0000        -          -      -
    3   2   0.0000     0.0000        -          -      -
    3   3   0.0000     0.0000        -          -      -
    3   4   0.0000     0.0000        -          -      -
    3   5   0.0000     0.0000        -          -      -
    3   6   0.0000     0.0000        -          -      -
    3   7   0.0000     0.0000        -          -      -
    3   8   0.0000     0.0000        -          -      -
    3   9   0.0000     0.0000        -          -      -
    3  10   0.0000     0.0000        -          -      -
    4   1   0.0000     0.0000        -          -      -
    4   2   0.0000     0.0000        -          -      -
    4   3   0.0000     0.0000        -          -      -
    4   4   0.0000     0.0000        -          -      -
    4   5   0.0000     0.0000        -          -      -
    4   6   0.0000     0.0000        -          -      -
    4   7   4.4689     6.7140        -          -      -
    4   8   0.0000     0.0000        -          -      -
    4   9   0.0000     0.0000        -          -      -
    4  10   0.0000     0.0000        -          -      -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -        -          -      -        -          -        - 41902864.0
    2   *        -          -        -      -  43.8366  9709.5283   1140        -          -        - 41902864.0
    3   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0          -
    4   *   4.4689     6.7140   6.7140      2        -          -      -        0     0.0000        0          -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   4.4689     6.7140   6.7140      2  43.8366  9709.5283   1140        0     0.0000        0 41902864.0      3010.02       7590        262       1358
--------------------------------------------------------------------------------------------------------------------

npo-clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
npo-clock-opt final QoR Summary      4.4689     6.7140   6.7140      2  43.8366  9709.5283   1140        0        0 41902864.0      3010.02       7590

npo-clock-opt command complete                CPU:   330 s (  0.09 hr )  ELAPSE:    94 s (  0.03 hr )  MEM-PEAK:   954 MB
npo-clock-opt command statistics  CPU=260 sec (0.07 hr) ELAPSED=57 sec (0.02 hr) MEM-PEAK=0.932 GB

Information: The net parasitics of block CORTEXM0DS are cleared. (TIM-123)
Information: Running auto PG connection. (NDM-099)
RM-info: Running clock_opt -from route_clock -to route_clock command
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
INFO: Leakage Power Aware Optimization Enabled
Information: Configuring Design Fusion Restructuring for area ...
Information: Configuring Design Fusion Restructuring for timing ...
Design has RDE and GRLB - so GRLB will be disabled internally. Please run preroute optimization completely with either GRLB or with RDE
Warning: the app option 'time.si_enable_analysis' should not be set to be true in pre-route stage, enforce it to be false temporarily. (OPT-215)
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design'. (TIM-125)
Information: Design CORTEXM0DS has 7658 nets, 265 global routed, 0 detail routed. (NEX-024)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (76480 76800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0

Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
route.global.global_route_topology_style 1
route_group -all_clock_nets -reuse_existing_global_route true
Info:: Timing driven is turned off in route_group -all_clock_nets
Generating Timing information  
Information: The RC mode used is CTO(RDE) for design 'CORTEXM0DS'. (NEX-022)
Information: Design Average RC for design CORTEXM0DS  (NEX-011)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.094168 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 44.845245 ohm/um, via_r = 3.722333 ohm/cut, c = 0.089366 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7656, routed nets = 265, across physical hierarchy nets = 0, parasitics cached nets = 7656, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Design  Scenario mode_norm.worst_low.RCmax (Mode mode_norm.worst_low.RCmax Corner mode_norm.worst_low.RCmax)
Estimated unitRes/unitCap :
Layer M1 : Res  46.4286 ohm/um Cap  0.148637 ff/um
Layer MINT1 : Res  46.4286 ohm/um Cap  0.154683 ff/um
Layer MINT2 : Res  46.4286 ohm/um Cap  0.154827 ff/um
Layer MINT3 : Res  46.4286 ohm/um Cap  0.154839 ff/um
Layer MINT4 : Res  46.4286 ohm/um Cap  0.154828 ff/um
Layer MINT5 : Res  46.4286 ohm/um Cap  0.154674 ff/um
Layer MSMG1 : Res  8.03571 ohm/um Cap  0.196653 ff/um
Layer MSMG2 : Res  8.03571 ohm/um Cap  0.184306 ff/um
Layer MSMG3 : Res  8.03571 ohm/um Cap  0.18422 ff/um
Layer MSMG4 : Res  8.03571 ohm/um Cap  0.184207 ff/um
Layer MSMG5 : Res  8.03571 ohm/um Cap  0.184091 ff/um
Layer MG1 : Res  0.892857 ohm/um Cap  0.194736 ff/um
Layer MG2 : Res  0.892857 ohm/um Cap  0.177243 ff/um
Generating Timing information  ... Done
Information: The net parasitics of block CORTEXM0DS are cleared. (TIM-123)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MINT5
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  148  Alloctr  149  Proc 2248 
GR will route in ATREE-style.
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :	 off                 
global.export_soft_congestion_maps                      :	 false               
global.timing_driven                                    :	 false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,76.74,77.57)
Number of routing layers = 13
layer M1, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT1, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT2, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT3, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT4, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT5, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MSMG1, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG2, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG3, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG4, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG5, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MG1, dir Hor, min width = 0.112, min space = 0.112 pitch = 0.224
layer MG2, dir Ver, min width = 0.112, min space = 0.112 pitch = 0.224
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  149  Alloctr  150  Proc 2248 
Net statistics:
Total number of nets     = 7658
Number of nets to route  = 265
Number of nets with min-layer-mode soft = 36
Number of nets with min-layer-mode soft-cost-low = 36
51 nets are partially connected,
 of which 0 are detail routed and 51 are global routed.
214 nets are fully connected,
 of which 0 are detail routed and 214 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    2  Alloctr    3  Proc    0 
[End of Build All Nets] Total (MB): Used  152  Alloctr  154  Proc 2248 
Average gCell capacity  0.16	 on layer (1)	 M1
Average gCell capacity  10.51	 on layer (2)	 MINT1
Average gCell capacity  9.78	 on layer (3)	 MINT2
Average gCell capacity  11.76	 on layer (4)	 MINT3
Average gCell capacity  9.78	 on layer (5)	 MINT4
Average gCell capacity  11.76	 on layer (6)	 MINT5
Average gCell capacity  5.38	 on layer (7)	 MSMG1
Average gCell capacity  0.00	 on layer (8)	 MSMG2
Average gCell capacity  0.00	 on layer (9)	 MSMG3
Average gCell capacity  0.00	 on layer (10)	 MSMG4
Average gCell capacity  0.00	 on layer (11)	 MSMG5
Average gCell capacity  0.00	 on layer (12)	 MG1
Average gCell capacity  0.00	 on layer (13)	 MG2
Average number of tracks per gCell 12.00	 on layer (1)	 M1
Average number of tracks per gCell 12.01	 on layer (2)	 MINT1
Average number of tracks per gCell 12.00	 on layer (3)	 MINT2
Average number of tracks per gCell 12.01	 on layer (4)	 MINT3
Average number of tracks per gCell 12.00	 on layer (5)	 MINT4
Average number of tracks per gCell 12.01	 on layer (6)	 MINT5
Average number of tracks per gCell 6.86	 on layer (7)	 MSMG1
Average number of tracks per gCell 6.86	 on layer (8)	 MSMG2
Average number of tracks per gCell 6.86	 on layer (9)	 MSMG3
Average number of tracks per gCell 6.86	 on layer (10)	 MSMG4
Average number of tracks per gCell 6.86	 on layer (11)	 MSMG5
Average number of tracks per gCell 3.44	 on layer (12)	 MG1
Average number of tracks per gCell 3.43	 on layer (13)	 MG2
Number of gCells = 131300
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used  154  Alloctr  156  Proc 2248 
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    5  Alloctr    6  Proc    0 
[End of Build Data] Total (MB): Used  154  Alloctr  156  Proc 2248 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  186  Alloctr  188  Proc 2248 
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  186  Alloctr  188  Proc 2248 
Initial. Routing result:
Initial. Both Dirs: Overflow =    28 Max = 1 GRCs =    30 (0.15%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =    28 Max = 1 (GRCs = 30) GRCs =    30 (0.30%)
Initial. M1         Overflow =    28 Max = 1 (GRCs = 30) GRCs =    30 (0.30%)
Initial. MINT1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 5053.59
Initial. Layer M1 wire length = 113.84
Initial. Layer MINT1 wire length = 30.24
Initial. Layer MINT2 wire length = 2234.13
Initial. Layer MINT3 wire length = 2634.19
Initial. Layer MINT4 wire length = 38.89
Initial. Layer MINT5 wire length = 2.30
Initial. Layer MSMG1 wire length = 0.00
Initial. Layer MSMG2 wire length = 0.00
Initial. Layer MSMG3 wire length = 0.00
Initial. Layer MSMG4 wire length = 0.00
Initial. Layer MSMG5 wire length = 0.00
Initial. Layer MG1 wire length = 0.00
Initial. Layer MG2 wire length = 0.00
Initial. Total Number of Contacts = 4077
Initial. Via V1_0 count = 1359
Initial. Via VINT1_0 count = 1362
Initial. Via VINT2_0 count = 1328
Initial. Via VINT3_0 count = 24
Initial. Via VINT4_0 count = 4
Initial. Via VINT5_0 count = 0
Initial. Via VSMG1_0 count = 0
Initial. Via VSMG2_0 count = 0
Initial. Via VSMG3_0 count = 0
Initial. Via VSMG4_0 count = 0
Initial. Via VSMG5_0 count = 0
Initial. Via VG1_0 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  186  Alloctr  188  Proc 2248 
phase1. Routing result:
phase1. Both Dirs: Overflow =    25 Max = 1 GRCs =    26 (0.13%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =    25 Max = 1 (GRCs = 26) GRCs =    26 (0.26%)
phase1. M1         Overflow =    25 Max = 1 (GRCs = 26) GRCs =    26 (0.26%)
phase1. MINT1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 5052.64
phase1. Layer M1 wire length = 113.03
phase1. Layer MINT1 wire length = 30.24
phase1. Layer MINT2 wire length = 2233.99
phase1. Layer MINT3 wire length = 2634.19
phase1. Layer MINT4 wire length = 38.89
phase1. Layer MINT5 wire length = 2.30
phase1. Layer MSMG1 wire length = 0.00
phase1. Layer MSMG2 wire length = 0.00
phase1. Layer MSMG3 wire length = 0.00
phase1. Layer MSMG4 wire length = 0.00
phase1. Layer MSMG5 wire length = 0.00
phase1. Layer MG1 wire length = 0.00
phase1. Layer MG2 wire length = 0.00
phase1. Total Number of Contacts = 4077
phase1. Via V1_0 count = 1359
phase1. Via VINT1_0 count = 1362
phase1. Via VINT2_0 count = 1328
phase1. Via VINT3_0 count = 24
phase1. Via VINT4_0 count = 4
phase1. Via VINT5_0 count = 0
phase1. Via VSMG1_0 count = 0
phase1. Via VSMG2_0 count = 0
phase1. Via VSMG3_0 count = 0
phase1. Via VSMG4_0 count = 0
phase1. Via VSMG5_0 count = 0
phase1. Via VG1_0 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  186  Alloctr  188  Proc 2248 
phase2. Routing result:
phase2. Both Dirs: Overflow =     1 Max = 1 GRCs =     2 (0.01%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.02%)
phase2. M1         Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.02%)
phase2. MINT1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 5052.64
phase2. Layer M1 wire length = 113.03
phase2. Layer MINT1 wire length = 30.24
phase2. Layer MINT2 wire length = 2233.99
phase2. Layer MINT3 wire length = 2634.19
phase2. Layer MINT4 wire length = 38.89
phase2. Layer MINT5 wire length = 2.30
phase2. Layer MSMG1 wire length = 0.00
phase2. Layer MSMG2 wire length = 0.00
phase2. Layer MSMG3 wire length = 0.00
phase2. Layer MSMG4 wire length = 0.00
phase2. Layer MSMG5 wire length = 0.00
phase2. Layer MG1 wire length = 0.00
phase2. Layer MG2 wire length = 0.00
phase2. Total Number of Contacts = 4077
phase2. Via V1_0 count = 1359
phase2. Via VINT1_0 count = 1362
phase2. Via VINT2_0 count = 1328
phase2. Via VINT3_0 count = 24
phase2. Via VINT4_0 count = 4
phase2. Via VINT5_0 count = 0
phase2. Via VSMG1_0 count = 0
phase2. Via VSMG2_0 count = 0
phase2. Via VSMG3_0 count = 0
phase2. Via VSMG4_0 count = 0
phase2. Via VSMG5_0 count = 0
phase2. Via VG1_0 count = 0
phase2. completed.

Start GR phase 3
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  186  Alloctr  188  Proc 2248 
phase3. Routing result:
phase3. Both Dirs: Overflow =     1 Max = 1 GRCs =     2 (0.01%)
phase3. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.02%)
phase3. M1         Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.02%)
phase3. MINT1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MINT2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 5052.64
phase3. Layer M1 wire length = 113.03
phase3. Layer MINT1 wire length = 30.24
phase3. Layer MINT2 wire length = 2233.99
phase3. Layer MINT3 wire length = 2634.19
phase3. Layer MINT4 wire length = 38.89
phase3. Layer MINT5 wire length = 2.30
phase3. Layer MSMG1 wire length = 0.00
phase3. Layer MSMG2 wire length = 0.00
phase3. Layer MSMG3 wire length = 0.00
phase3. Layer MSMG4 wire length = 0.00
phase3. Layer MSMG5 wire length = 0.00
phase3. Layer MG1 wire length = 0.00
phase3. Layer MG2 wire length = 0.00
phase3. Total Number of Contacts = 4077
phase3. Via V1_0 count = 1359
phase3. Via VINT1_0 count = 1362
phase3. Via VINT2_0 count = 1328
phase3. Via VINT3_0 count = 24
phase3. Via VINT4_0 count = 4
phase3. Via VINT5_0 count = 0
phase3. Via VSMG1_0 count = 0
phase3. Via VSMG2_0 count = 0
phase3. Via VSMG3_0 count = 0
phase3. Via VSMG4_0 count = 0
phase3. Via VSMG5_0 count = 0
phase3. Via VG1_0 count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   37  Alloctr   38  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  186  Alloctr  188  Proc 2248 

Congestion utilization per direction:
Average vertical track utilization   =  1.61 %
Peak    vertical track utilization   = 44.44 %
Average horizontal track utilization =  1.55 %
Peak    horizontal track utilization = 30.56 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -1  Alloctr   -1  Proc    0 
[GR: Done] Total (MB): Used  185  Alloctr  187  Proc 2248 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   36  Alloctr   37  Proc    0 
[GR: Done] Total (MB): Used  185  Alloctr  187  Proc 2248 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Global Routing] Total (MB): Used  180  Alloctr  182  Proc 2248 

Start track assignment

Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :	 false               

Printing options for 'route.track.*'
track.crosstalk_driven                                  :	 true                
track.timing_driven                                     :	 false               

Loading timing information to the router from design
Timing information loaded to the router.
Information: Using 8 threads for routing. (ZRT-444)
Information: RC layer preference is turned off for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Track Assign: Read routes] Total (MB): Used  147  Alloctr  149  Proc 2248 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/51      
Routed partition 2/51      
Routed partition 3/51      
Routed partition 4/51      
Routed partition 5/51      
Routed partition 6/51      
Routed partition 7/51      
Routed partition 8/51      
Routed partition 9/51      
Routed partition 10/51     
Routed partition 11/51     
Routed partition 12/51     
Routed partition 13/51     
Routed partition 14/51     
Routed partition 15/51     
Routed partition 16/51     
Routed partition 17/51     
Routed partition 18/51     
Routed partition 19/51     
Routed partition 20/51     
Routed partition 21/51     
Routed partition 22/51     
Routed partition 23/51     
Routed partition 24/51     
Routed partition 25/51     
Routed partition 26/51     
Routed partition 27/51     
Routed partition 28/51     
Routed partition 29/51     
Routed partition 30/51     
Routed partition 31/51     
Routed partition 32/51     
Routed partition 33/51     
Routed partition 34/51     
Routed partition 35/51     
Routed partition 36/51     
Routed partition 37/51     
Routed partition 38/51     
Routed partition 39/51     
Routed partition 40/51     
Routed partition 41/51     
Routed partition 42/51     
Routed partition 43/51     
Routed partition 44/51     
Routed partition 45/51     
Routed partition 46/51     
Routed partition 47/51     
Routed partition 48/51     
Routed partition 49/51     
Routed partition 50/51     
Routed partition 51/51     

Assign Vertical partitions, iteration 0
Routed partition 1/50      
Routed partition 3/50      
Routed partition 4/50      
Routed partition 4/50      
Routed partition 5/50      
Routed partition 6/50      
Routed partition 7/50      
Routed partition 8/50      
Routed partition 9/50      
Routed partition 10/50     
Routed partition 11/50     
Routed partition 12/50     
Routed partition 13/50     
Routed partition 14/50     
Routed partition 15/50     
Routed partition 16/50     
Routed partition 17/50     
Routed partition 18/50     
Routed partition 19/50     
Routed partition 20/50     
Routed partition 21/50     
Routed partition 22/50     
Routed partition 23/50     
Routed partition 24/50     
Routed partition 25/50     
Routed partition 26/50     
Routed partition 27/50     
Routed partition 28/50     
Routed partition 29/50     
Routed partition 30/50     
Routed partition 31/50     
Routed partition 32/50     
Routed partition 33/50     
Routed partition 34/50     
Routed partition 35/50     
Routed partition 36/50     
Routed partition 37/50     
Routed partition 38/50     
Routed partition 39/50     
Routed partition 40/50     
Routed partition 41/50     
Routed partition 42/50     
Routed partition 43/50     
Routed partition 44/50     
Routed partition 45/50     
Routed partition 46/50     
Routed partition 47/50     
Routed partition 48/50     
Routed partition 49/50     
Routed partition 50/50     

Number of wires with overlap after iteration 0 = 1089 of 4611


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Iteration 0] Stage (MB): Used    3  Alloctr    4  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  148  Alloctr  149  Proc 2248 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/51      
Routed partition 2/51      
Routed partition 3/51      
Routed partition 4/51      
Routed partition 5/51      
Routed partition 6/51      
Routed partition 7/51      
Routed partition 8/51      
Routed partition 9/51      
Routed partition 10/51     
Routed partition 11/51     
Routed partition 12/51     
Routed partition 13/51     
Routed partition 14/51     
Routed partition 15/51     
Routed partition 16/51     
Routed partition 17/51     
Routed partition 18/51     
Routed partition 19/51     
Routed partition 20/51     
Routed partition 21/51     
Routed partition 22/51     
Routed partition 23/51     
Routed partition 24/51     
Routed partition 25/51     
Routed partition 26/51     
Routed partition 27/51     
Routed partition 28/51     
Routed partition 29/51     
Routed partition 30/51     
Routed partition 31/51     
Routed partition 32/51     
Routed partition 33/51     
Routed partition 34/51     
Routed partition 35/51     
Routed partition 36/51     
Routed partition 37/51     
Routed partition 38/51     
Routed partition 39/51     
Routed partition 40/51     
Routed partition 41/51     
Routed partition 42/51     
Routed partition 43/51     
Routed partition 44/51     
Routed partition 45/51     
Routed partition 46/51     
Routed partition 47/51     
Routed partition 48/51     
Routed partition 49/51     
Routed partition 50/51     
Routed partition 51/51     

Assign Vertical partitions, iteration 1
Routed partition 1/50      
Routed partition 4/50      
Routed partition 4/50      
Routed partition 4/50      
Routed partition 5/50      
Routed partition 6/50      
Routed partition 7/50      
Routed partition 8/50      
Routed partition 9/50      
Routed partition 10/50     
Routed partition 11/50     
Routed partition 12/50     
Routed partition 13/50     
Routed partition 14/50     
Routed partition 15/50     
Routed partition 16/50     
Routed partition 17/50     
Routed partition 18/50     
Routed partition 19/50     
Routed partition 20/50     
Routed partition 21/50     
Routed partition 22/50     
Routed partition 23/50     
Routed partition 24/50     
Routed partition 25/50     
Routed partition 26/50     
Routed partition 27/50     
Routed partition 28/50     
Routed partition 29/50     
Routed partition 30/50     
Routed partition 31/50     
Routed partition 32/50     
Routed partition 33/50     
Routed partition 34/50     
Routed partition 35/50     
Routed partition 36/50     
Routed partition 37/50     
Routed partition 38/50     
Routed partition 39/50     
Routed partition 40/50     
Routed partition 41/50     
Routed partition 42/50     
Routed partition 43/50     
Routed partition 44/50     
Routed partition 45/50     
Routed partition 46/50     
Routed partition 47/50     
Routed partition 48/50     
Routed partition 49/50     
Routed partition 50/50     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Track Assign: Iteration 1] Stage (MB): Used    3  Alloctr    4  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  148  Alloctr  149  Proc 2248 

Number of wires with overlap after iteration 1 = 239 of 2838


Wire length and via report:
---------------------------
Number of M1 wires: 47 		  : 0
Number of MINT1 wires: 500 		 V1_0: 1383
Number of MINT2 wires: 1324 		 VINT1_0: 1416
Number of MINT3 wires: 949 		 VINT2_0: 1408
Number of MINT4 wires: 16 		 VINT3_0: 33
Number of MINT5 wires: 2 		 VINT4_0: 4
Number of MSMG1 wires: 0 		 VINT5_0: 0
Number of MSMG2 wires: 0 		 VSMG1_0: 0
Number of MSMG3 wires: 0 		 VSMG2_0: 0
Number of MSMG4 wires: 0 		 VSMG3_0: 0
Number of MSMG5 wires: 0 		 VSMG4_0: 0
Number of MG1 wires: 0 		 VSMG5_0: 0
Number of MG2 wires: 0 		 VG1_0: 0
Total number of wires: 2838 		 vias: 4244

Total M1 wire length: 5.9
Total MINT1 wire length: 129.2
Total MINT2 wire length: 2179.2
Total MINT3 wire length: 2592.3
Total MINT4 wire length: 38.8
Total MINT5 wire length: 2.0
Total MSMG1 wire length: 0.0
Total MSMG2 wire length: 0.0
Total MSMG3 wire length: 0.0
Total MSMG4 wire length: 0.0
Total MSMG5 wire length: 0.0
Total MG1 wire length: 0.0
Total MG2 wire length: 0.0
Total wire length: 4947.3

Longest M1 wire length: 0.4
Longest MINT1 wire length: 2.4
Longest MINT2 wire length: 22.2
Longest MINT3 wire length: 19.5
Longest MINT4 wire length: 6.8
Longest MINT5 wire length: 1.5
Longest MSMG1 wire length: 0.0
Longest MSMG2 wire length: 0.0
Longest MSMG3 wire length: 0.0
Longest MSMG4 wire length: 0.0
Longest MSMG5 wire length: 0.0
Longest MG1 wire length: 0.0
Longest MG2 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Track Assign: Done] Stage (MB): Used    2  Alloctr    2  Proc    0 
[Track Assign: Done] Total (MB): Used  146  Alloctr  148  Proc 2248 
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :	 false               

Printing options for 'route.detail.*'
detail.eco_max_number_of_iterations                     :	 10                  
detail.force_end_on_preferred_grid                      :	 true                
detail.timing_driven                                    :	 false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned off for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    9  Alloctr    9  Proc    0 
[Dr init] Total (MB): Used  156  Alloctr  158  Proc 2248 
Total number of nets = 7658, of which 0 are not extracted
Total number of open nets = 7393, of which 0 are frozen
Information: Using 8 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed	8/100 Partitions, Violations =	0
Routed	9/100 Partitions, Violations =	0
Routed	10/100 Partitions, Violations =	0
Routed	12/100 Partitions, Violations =	0
Routed	13/100 Partitions, Violations =	0
Routed	14/100 Partitions, Violations =	0
Routed	15/100 Partitions, Violations =	0
Routed	16/100 Partitions, Violations =	0
Routed	17/100 Partitions, Violations =	0
Routed	18/100 Partitions, Violations =	0
Routed	19/100 Partitions, Violations =	0
Routed	20/100 Partitions, Violations =	0
Routed	21/100 Partitions, Violations =	0
Routed	22/100 Partitions, Violations =	0
Routed	23/100 Partitions, Violations =	0
Routed	30/100 Partitions, Violations =	0
Routed	31/100 Partitions, Violations =	0
Routed	32/100 Partitions, Violations =	0
Routed	33/100 Partitions, Violations =	0
Routed	35/100 Partitions, Violations =	0
Routed	36/100 Partitions, Violations =	0
Routed	37/100 Partitions, Violations =	0
Routed	38/100 Partitions, Violations =	0
Routed	39/100 Partitions, Violations =	0
Routed	40/100 Partitions, Violations =	0
Routed	41/100 Partitions, Violations =	0
Routed	42/100 Partitions, Violations =	0
Routed	43/100 Partitions, Violations =	0
Routed	45/100 Partitions, Violations =	0
Routed	46/100 Partitions, Violations =	0
Routed	47/100 Partitions, Violations =	0
Routed	48/100 Partitions, Violations =	0
Routed	49/100 Partitions, Violations =	0
Routed	50/100 Partitions, Violations =	0
Routed	51/100 Partitions, Violations =	0
Routed	52/100 Partitions, Violations =	0
Routed	53/100 Partitions, Violations =	0
Routed	54/100 Partitions, Violations =	0
Routed	55/100 Partitions, Violations =	0
Routed	56/100 Partitions, Violations =	0
Routed	57/100 Partitions, Violations =	0
Routed	58/100 Partitions, Violations =	0
Routed	59/100 Partitions, Violations =	0
Routed	60/100 Partitions, Violations =	0
Routed	61/100 Partitions, Violations =	0
Routed	62/100 Partitions, Violations =	0
Routed	63/100 Partitions, Violations =	0
Routed	64/100 Partitions, Violations =	0
Routed	65/100 Partitions, Violations =	0
Routed	66/100 Partitions, Violations =	0
Routed	67/100 Partitions, Violations =	0
Routed	68/100 Partitions, Violations =	0
Routed	69/100 Partitions, Violations =	0
Routed	70/100 Partitions, Violations =	0
Routed	71/100 Partitions, Violations =	0
Routed	72/100 Partitions, Violations =	0
Routed	73/100 Partitions, Violations =	0
Routed	74/100 Partitions, Violations =	0
Routed	75/100 Partitions, Violations =	0
Routed	76/100 Partitions, Violations =	0
Routed	77/100 Partitions, Violations =	0
Routed	78/100 Partitions, Violations =	0
Routed	79/100 Partitions, Violations =	0
Routed	80/100 Partitions, Violations =	0
Routed	81/100 Partitions, Violations =	0
Routed	82/100 Partitions, Violations =	0
Routed	83/100 Partitions, Violations =	0
Routed	84/100 Partitions, Violations =	0
Routed	85/100 Partitions, Violations =	0
Routed	86/100 Partitions, Violations =	0
Routed	87/100 Partitions, Violations =	0
Routed	88/100 Partitions, Violations =	0
Routed	89/100 Partitions, Violations =	0
Routed	90/100 Partitions, Violations =	0
Routed	91/100 Partitions, Violations =	0
Routed	92/100 Partitions, Violations =	0
Routed	93/100 Partitions, Violations =	0
Routed	94/100 Partitions, Violations =	0
Routed	95/100 Partitions, Violations =	0
Routed	96/100 Partitions, Violations =	0
Routed	97/100 Partitions, Violations =	0
Routed	98/100 Partitions, Violations =	0
Routed	99/100 Partitions, Violations =	0
Routed	100/100 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 0] Stage (MB): Used   27  Alloctr   27  Proc   95 
[Iter 0] Total (MB): Used  174  Alloctr  175  Proc 2344 

End DR iteration 0 with 100 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR] Stage (MB): Used    0  Alloctr    0  Proc   95 
[DR] Total (MB): Used  147  Alloctr  148  Proc 2344 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc   95 
[DR: Done] Total (MB): Used  147  Alloctr  148  Proc 2344 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    4931 micron
Total Number of Contacts =             4210
Total Number of Wires =                2641
Total Number of PtConns =              0
Total Number of Routed Wires =       2641
Total Routed Wire Length =           4931 micron
Total Number of Routed Contacts =       4210
	Layer        M1 :          5 micron
	Layer     MINT1 :        123 micron
	Layer     MINT2 :       2172 micron
	Layer     MINT3 :       2590 micron
	Layer     MINT4 :         39 micron
	Layer     MINT5 :          2 micron
	Layer     MSMG1 :          0 micron
	Layer     MSMG2 :          0 micron
	Layer     MSMG3 :          0 micron
	Layer     MSMG4 :          0 micron
	Layer     MSMG5 :          0 micron
	Layer       MG1 :          0 micron
	Layer       MG2 :          0 micron
	Via     VINT4_0 :          4
	Via     VINT3_0 :         30
	Via     VINT2_0 :       1395
	Via     VINT1_0 :       1404
	Via        V1_0 :       1364
	Via   V1_0(rot) :         13

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 4210 vias)
 
    Layer V1         =  0.00% (0      / 1377    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1377    vias)
    Layer VINT1      =  0.00% (0      / 1404    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1404    vias)
    Layer VINT2      =  0.00% (0      / 1395    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1395    vias)
    Layer VINT3      =  0.00% (0      / 30      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (30      vias)
    Layer VINT4      =  0.00% (0      / 4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4       vias)
 
  Total double via conversion rate    =  0.00% (0 / 4210 vias)
 
    Layer V1         =  0.00% (0      / 1377    vias)
    Layer VINT1      =  0.00% (0      / 1404    vias)
    Layer VINT2      =  0.00% (0      / 1395    vias)
    Layer VINT3      =  0.00% (0      / 30      vias)
    Layer VINT4      =  0.00% (0      / 4       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 4210 vias)
 
    Layer V1         =  0.00% (0      / 1377    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1377    vias)
    Layer VINT1      =  0.00% (0      / 1404    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1404    vias)
    Layer VINT2      =  0.00% (0      / 1395    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1395    vias)
    Layer VINT3      =  0.00% (0      / 30      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (30      vias)
    Layer VINT4      =  0.00% (0      / 4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4       vias)
 

Total number of nets = 7658
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}
route.global.global_route_topology_style 0

Information: Running auto PG connection. (NDM-099)
1
##########################################################################################
## Enable AOCV (recommended after CTS is completed)
##########################################################################################
if {$AOCV_CORNER_TABLE_MAPPING_LIST != "" && ![get_app_option_value -name time.pocvm_enable_analysis]} {
	## Enable the AOCV analysis
	set_app_options -name time.aocvm_enable_analysis -value true ;# default false

	## Enable the AOCV distance analysis (optional)
	## AOCV analysis will consider path distance when calculating AOCVM derate
	#	set_app_options -name time.ocvm_enable_distance_analysis -value true ;# default false
	
	## Set the configuration for the AOCV analysis (optional)
	#	set_app_options -name time.aocvm_analysis_mode -value separate_launch_capture_depth ;# default separate_launch_capture_depth
}
##########################################################################################
## Bus routing	
##########################################################################################
## Below is an example to route the bus
##	## Define the bus
##	create_bundle -name {bus1}  [get_nets my_bus_net_*]
##	
##	## Define, set the bus constraints
##	create_bus_routing_style -for {bus1} -valid_layers {M5 M6} -layer_widths {M5 0.4 M6 0.4} -layer_spacings {M5 0.4 M6 0.4} -force bus1
##	
##	## Route the bus
##	route_custom -nets {bus1}
##########################################################################################
## Post-CTS customizations
##########################################################################################
if {[file exists [which $TCL_USER_CLOCK_OPT_CTS_POST_SCRIPT]]} {
	puts "RM-info: Sourcing [which $TCL_USER_CLOCK_OPT_CTS_POST_SCRIPT]"
	source -echo $TCL_USER_CLOCK_OPT_CTS_POST_SCRIPT
} elseif {$TCL_USER_CLOCK_OPT_CTS_POST_SCRIPT != ""} {
	puts "RM-error: TCL_USER_CLOCK_OPT_CTS_POST_SCRIPT($TCL_USER_CLOCK_OPT_CTS_POST_SCRIPT) is invalid. Please correct it."
}
##########################################################################################
## Propagate all clocks 
##########################################################################################
## This should be used only when additional modes/scenarios are activated after CTS is done.
## Get inactive scenarios, activate them, mark them as propagated, and then deactivate them.
#	if {[sizeof_collection [get_scenarios -filter active==false -quiet]] > 0} {
#	        set active_scenarios [get_scenarios -filter active]
#	        set inactive_scenarios [get_scenarios -filter active==false]
#
#	        set_scenario_status -active false [get_scenarios $active_scenarios]
#	        set_scenario_status -active true [get_scenarios $inactive_scenarios]
#
#	        synthesize_clock_trees -propagate_only ;# only works on active scenarios
#	        set_scenario_status -active true [get_scenarios $active_scenarios]
#	        set_scenario_status -active false [get_scenarios $inactive_scenarios]
#	}
##########################################################################################
## connect_pg_net
##########################################################################################
if {$TCL_USER_CONNECT_PG_NET_SCRIPT != ""} {
	if {[file exists [which $TCL_USER_CONNECT_PG_NET_SCRIPT]]} {
		puts "RM-info: Sourcing [which $TCL_USER_CONNECT_PG_NET_SCRIPT]"
  		source $TCL_USER_CONNECT_PG_NET_SCRIPT
	} else {
		puts "RM-error: TCL_USER_CONNECT_PG_NET_SCRIPT($TCL_USER_CONNECT_PG_NET_SCRIPT) is invalid. Please correct it."
	}
} else {
	connect_pg_net
}
****************************************
Report : Power/Ground Connection Summary
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:29:35 2019
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 7590/7590
Unconnected nwell pins        7590
Ground net VSS                7590/7590
Unconnected pwell pins        7590
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
## Run check_routes to save updated routing DRC to the block
redirect -tee -file ${REPORTS_DIR}/${REPORT_PREFIX}.check_routes {check_routes -open_net false}
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MINT5
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :	 false               

Printing options for 'route.detail.*'
detail.eco_max_number_of_iterations                     :	 10                  
detail.force_end_on_preferred_grid                      :	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 8 threads for routing. (ZRT-444)
Checked	1/9 Partitions, Violations =	0
Checked	2/9 Partitions, Violations =	0
Checked	3/9 Partitions, Violations =	0
Checked	4/9 Partitions, Violations =	0
Checked	5/9 Partitions, Violations =	0
Checked	6/9 Partitions, Violations =	0
Checked	7/9 Partitions, Violations =	0
Checked	8/9 Partitions, Violations =	0
Checked	9/9 Partitions, Violations =	0
[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  172  Alloctr  173  Proc 2344 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    4931 micron
Total Number of Contacts =             4210
Total Number of Wires =                2641
Total Number of PtConns =              0
Total Number of Routed Wires =       2641
Total Routed Wire Length =           4931 micron
Total Number of Routed Contacts =       4210
	Layer        M1 :          5 micron
	Layer     MINT1 :        123 micron
	Layer     MINT2 :       2172 micron
	Layer     MINT3 :       2590 micron
	Layer     MINT4 :         39 micron
	Layer     MINT5 :          2 micron
	Layer     MSMG1 :          0 micron
	Layer     MSMG2 :          0 micron
	Layer     MSMG3 :          0 micron
	Layer     MSMG4 :          0 micron
	Layer     MSMG5 :          0 micron
	Layer       MG1 :          0 micron
	Layer       MG2 :          0 micron
	Via     VINT4_0 :          4
	Via     VINT3_0 :         30
	Via     VINT2_0 :       1395
	Via     VINT1_0 :       1404
	Via        V1_0 :       1364
	Via   V1_0(rot) :         13

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 4210 vias)
 
    Layer V1         =  0.00% (0      / 1377    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1377    vias)
    Layer VINT1      =  0.00% (0      / 1404    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1404    vias)
    Layer VINT2      =  0.00% (0      / 1395    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1395    vias)
    Layer VINT3      =  0.00% (0      / 30      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (30      vias)
    Layer VINT4      =  0.00% (0      / 4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4       vias)
 
  Total double via conversion rate    =  0.00% (0 / 4210 vias)
 
    Layer V1         =  0.00% (0      / 1377    vias)
    Layer VINT1      =  0.00% (0      / 1404    vias)
    Layer VINT2      =  0.00% (0      / 1395    vias)
    Layer VINT3      =  0.00% (0      / 30      vias)
    Layer VINT4      =  0.00% (0      / 4       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 4210 vias)
 
    Layer V1         =  0.00% (0      / 1377    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1377    vias)
    Layer VINT1      =  0.00% (0      / 1404    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1404    vias)
    Layer VINT2      =  0.00% (0      / 1395    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1395    vias)
    Layer VINT3      =  0.00% (0      / 30      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (30      vias)
    Layer VINT4      =  0.00% (0      / 4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4       vias)
 


Verify Summary:

Total number of open nets = not checked
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


## Save block
save_block
Information: Saving block 'CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design'
1
##########################################################################################
## Create abstract and frame
##########################################################################################
## Enabled for hierarchical designs; for bottom and intermediate levels of physical hierarchy
if {$DESIGN_STYLE == "hier"} {
        if {$USE_ABSTRACTS_FOR_POWER_ANALYSIS == "true"} {
                set_app_options -name abstract.annotate_power -value true
        }
        if { $PHYSICAL_HIERARCHY_LEVEL == "bottom" } {
                create_abstract -read_only
                create_frame -block_all true
        } elseif { $PHYSICAL_HIERARCHY_LEVEL == "intermediate"} {
            if { $ABSTRACT_TYPE_FOR_MPH_BLOCKS == "nested"} {
                ## Create nested abstract for the intermediate level of physical hierarchy
                create_abstract -read_only
                create_frame -block_all true
            } elseif { $ABSTRACT_TYPE_FOR_MPH_BLOCKS == "flattened"} {
                ## Create flattened abstract for the intermediate level of physical hierarchy
                create_abstract -read_only -preserve_block_instances false
                create_frame -block_all true
            }
        }
}
##########################################################################################
## Report and output
##########################################################################################
if {$REPORT_QOR} {source report_qor.tcl}
RM-info: Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/report_qor.tcl

RM-info: Reporting clock tree information and QoR ...

 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
Information: Freeing timing information from routing. (ZRT-574)
Information: The stitching and editing of coupling caps is turned ON for design 'CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design'. (TIM-125)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Information: Design CORTEXM0DS has 7658 nets, 0 global routed, 265 detail routed. (NEX-024)
Information: The RC mode used is CTO(RDE) for design 'CORTEXM0DS'. (NEX-022)
Information: Crosstalk analysis has been disabled. (TIM-114)
Information: Design Average RC for design CORTEXM0DS  (NEX-011)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.094168 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 44.845245 ohm/um, via_r = 3.722333 ohm/cut, c = 0.089366 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7656, routed nets = 265, across physical hierarchy nets = 0, parasitics cached nets = 7656, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Warning: The scenario mode_norm.fast.RCmin has max transition DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
Warning: The scenario mode_norm.fast.RCmin has max capacitance DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
****************************************
Report : clock qor
        -type summary
        -nosplit
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:29:36 2019
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

===========================================================
==== Summary Reporting for Corner mode_norm.fast.RCmin ====
===========================================================

========================================== Summary Table for Corner mode_norm.fast.RCmin ===========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.fast.RCmin, Scenario: mode_norm.fast.RCmin
HCLK                                    M,D       841     18      228     78.35    108.43      0.00      0.00         0         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        841     18      228     78.35    108.43      0.00      0.00         0         0


Warning: The scenario mode_norm.fast.RCmin_bc has max transition DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
Warning: The scenario mode_norm.fast.RCmin_bc has max capacitance DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
==============================================================
==== Summary Reporting for Corner mode_norm.fast.RCmin_bc ====
==============================================================

========================================= Summary Table for Corner mode_norm.fast.RCmin_bc =========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.fast.RCmin_bc, Scenario: mode_norm.fast.RCmin_bc
HCLK                                    M,D       841     18      228     78.35    108.43     81.86     36.66         0         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        841     18      228     78.35    108.43     81.86     36.66         0         0


===========================================================
==== Summary Reporting for Corner mode_norm.slow.RCmax ====
===========================================================

========================================== Summary Table for Corner mode_norm.slow.RCmax ===========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.slow.RCmax, Scenario: mode_norm.slow.RCmax
HCLK                                    M,D       841     18      228     78.35    108.43     85.60     38.01         9         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        841     18      228     78.35    108.43     85.60     38.01         9         0


================================================================
==== Summary Reporting for Corner mode_norm.worst_low.RCmax ====
================================================================

======================================== Summary Table for Corner mode_norm.worst_low.RCmax ========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.worst_low.RCmax, Scenario: mode_norm.worst_low.RCmax
HCLK                                    M,D       841     18      228     78.35    108.43    106.01     48.39        13         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        841     18      228     78.35    108.43    106.01     48.39        13         0


1
Dispatching command : 'report_clock_qor -type latency -show_paths -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.latency
Dispatching command : 'report_clock_qor -type area -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.cell_area
Dispatching command : 'report_clock_qor -type structure -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.structure
Dispatching command : 'report_clock_qor -type drc_violators -all -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.drc_violators
Dispatching command : 'report_clock_timing -type summary -nosplit -scenarios [get_scenarios]' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_timing
Waiting for all dispatched commands to complete ...
Done.

All command runs are done. Below is the status.

Completed 'report_clock_qor -type latency -show_paths -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.latency'

Completed 'report_clock_qor -type area -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.cell_area'

Completed 'report_clock_qor -type structure -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.structure'

Completed 'report_clock_qor -type drc_violators -all -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.drc_violators'

Completed 'report_clock_timing -type summary -nosplit -scenarios [get_scenarios]' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_timing'

RM-info: Running report_clock_qor -type power ...

RM-info: Reporting timing constraints ...

Dispatching command : 'report_mode -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_mode
Dispatching command : 'report_pvt -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_pvt
Waiting for all dispatched commands to complete ...
Done.

All command runs are done. Below is the status.

Completed 'report_mode -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_mode'

Completed 'report_pvt -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_pvt'

RM-info: Reporting timing and QoR ...

****************************************
Report : qor
        -summary
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:29:47 2019
****************************************
Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
mode_norm.slow.RCmax (Setup)          61.23           0.00              0
mode_norm.worst_low.RCmax (Setup)          -2.95          -3.79              2
Design             (Setup)            -2.95          -3.79              2

mode_norm.fast.RCmin_bc (Hold)         -43.83       -9672.55           1135
Design             (Hold)            -43.83       -9672.55           1135
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                           3010.02
Cell Area (netlist and physical only):         3010.02
Nets with DRC Violations:       14
1
Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)
****************************************
Report : global timing
        -format { narrow }
        -report_by design
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:29:47 2019
****************************************

Setup violations
--------------------------------------------------------------
          Total   reg->reg    in->reg   reg->out    in->out
--------------------------------------------------------------
WNS       -2.95      -2.95       0.00       0.00       0.00
TNS       -3.79      -3.79       0.00       0.00       0.00
NUM           2          2          0          0          0
--------------------------------------------------------------

Hold violations
--------------------------------------------------------------
          Total   reg->reg    in->reg   reg->out    in->out
--------------------------------------------------------------
WNS      -43.83     -43.83       0.00       0.00       0.00
TNS    -9672.55   -9672.55       0.00       0.00       0.00
NUM        1135       1135          0          0          0
--------------------------------------------------------------

1
RM-info: Analyzing design violations ...

****************************************
Report : check_mv_design
        -erc_mode
        -voltage_threshold 0
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:29:47 2019
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 0 warning(s) from check_mv_design. (MV-082)
1
****************************************
Report : check_mv_design
        -power_connectivity
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:29:47 2019
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- PG net rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Power connectivity rule ----------
Warning: PG pin 'u_logic_J6i2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_J6i2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Zei2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Zei2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Gji2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Gji2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Tki2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Tki2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Idk2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Idk2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Wbk2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Wbk2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Tdp2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Tdp2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_K3l2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_K3l2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Hzj2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Hzj2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_A4t2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_A4t2z4_reg/VNW' is unconnected. (MV-005)
Information: Message 'MV-005' limit (20) exceeded. Remainder will be suppressed. The limit can be changed with '-max_message_count' option. (MV-079)
Information: Total 15180 MV-005 violations. (MV-080)

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 15180 warning(s) from check_mv_design. (MV-082)
1
****************************************
Report : check_mv_design
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:29:47 2019
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 0 warning(s) from check_mv_design. (MV-082)
1
Loading cell instances...
Number of Standard Cells: 7590
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 88
Number of VDD Vias: 8664
Number of VDD Terminals: 76
Number of VSS Wires: 88
Number of VSS Vias: 8417
Number of VSS Terminals: 76
**************Verify net VDD connectivity*****************
  Number of floating wires: 13
  Number of floating vias: 0
  Number of floating std cells: 1996
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
**************Verify net VSS connectivity*****************
  Number of floating wires: 14
  Number of floating vias: 0
  Number of floating std cells: 2101
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
{PATH_3_2 PATH_3_9 PATH_3_10 PATH_3_12 PATH_3_15 PATH_3_22 PATH_3_23 PATH_3_25 PATH_3_28 PATH_3_35 PATH_3_36 PATH_3_38 PATH_3_41 PATH_3_48 PATH_3_49 PATH_3_51 PATH_3_54 PATH_3_62 PATH_3_64 PATH_3_67 PATH_3_75 PATH_3_77 PATH_3_80 PATH_3_88 PATH_3_90 PATH_3_93 PATH_3_95}
RM-info: Running report_power ...

RM-info: Reporting design information ...

****************************************
Report : report_utilization
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:29:48 2019
****************************************
Utilization Ratio:			0.5194
Utilization options:
 - Area calculation based on:		site_row of block CORTEXM0DS/clock_opt_cts
 - Categories of objects excluded:	hard_macros macro_keepouts soft_macros io_cells hard_blockages 
Total Area:				5795.4632
Total Capacity Area:			5795.4632
Total Area of cells:			3010.0193
Area of excluded objects:
 - hard_macros         :		0.0000
 - macro_keepouts      :		0.0000
 - soft_macros         :		0.0000
 - io_cells            :		0.0000
 - hard_blockages      :		0.0000

Utilization of site-rows with:
 - Site 'unit':				0.5194

0.5194
RM-info: Checking design issues ...

RM-info: Reporting units ...

RM-info: Reporting non-default app option settings ...


Running global router for congestion map ...
Info: Set app option 'route.global.deterministic' to on

Generating Timing information  
Design  Scenario mode_norm.worst_low.RCmax (Mode mode_norm.worst_low.RCmax Corner mode_norm.worst_low.RCmax)
Estimated unitRes/unitCap :
Layer M1 : Res  46.4286 ohm/um Cap  0.148637 ff/um
Layer MINT1 : Res  46.4286 ohm/um Cap  0.154683 ff/um
Layer MINT2 : Res  46.4286 ohm/um Cap  0.154827 ff/um
Layer MINT3 : Res  46.4286 ohm/um Cap  0.154839 ff/um
Layer MINT4 : Res  46.4286 ohm/um Cap  0.154828 ff/um
Layer MINT5 : Res  46.4286 ohm/um Cap  0.154674 ff/um
Layer MSMG1 : Res  8.03571 ohm/um Cap  0.196653 ff/um
Layer MSMG2 : Res  8.03571 ohm/um Cap  0.184306 ff/um
Layer MSMG3 : Res  8.03571 ohm/um Cap  0.18422 ff/um
Layer MSMG4 : Res  8.03571 ohm/um Cap  0.184207 ff/um
Layer MSMG5 : Res  8.03571 ohm/um Cap  0.184091 ff/um
Layer MG1 : Res  0.892857 ohm/um Cap  0.194736 ff/um
Layer MG2 : Res  0.892857 ohm/um Cap  0.177243 ff/um
Generating Timing information  ... Done
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 2408 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :	 on                  
global.export_soft_congestion_maps                      :	 false               
global.timing_driven                                    :	 true                

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MINT5
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used  143  Alloctr  144  Proc    0 
[End of Read DB] Total (MB): Used  148  Alloctr  149  Proc 2408 
Loading timing information to the router from design
Timing information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,76.74,77.57)
Number of routing layers = 13
layer M1, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT1, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT2, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT3, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT4, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT5, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MSMG1, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG2, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG3, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG4, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG5, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MG1, dir Hor, min width = 0.112, min space = 0.112 pitch = 0.224
layer MG2, dir Ver, min width = 0.112, min space = 0.112 pitch = 0.224
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  151  Alloctr  152  Proc 2408 
Net statistics:
Total number of nets     = 7658
Number of nets to route  = 7393
Number of nets with min-layer-mode soft = 36
Number of nets with min-layer-mode soft-cost-low = 36
265 nets are fully connected,
 of which 265 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    2  Alloctr    3  Proc    0 
[End of Build All Nets] Total (MB): Used  153  Alloctr  155  Proc 2408 
Average gCell capacity  0.16	 on layer (1)	 M1
Average gCell capacity  10.51	 on layer (2)	 MINT1
Average gCell capacity  9.78	 on layer (3)	 MINT2
Average gCell capacity  11.76	 on layer (4)	 MINT3
Average gCell capacity  9.78	 on layer (5)	 MINT4
Average gCell capacity  11.76	 on layer (6)	 MINT5
Average gCell capacity  5.38	 on layer (7)	 MSMG1
Average gCell capacity  0.00	 on layer (8)	 MSMG2
Average gCell capacity  0.00	 on layer (9)	 MSMG3
Average gCell capacity  0.00	 on layer (10)	 MSMG4
Average gCell capacity  0.00	 on layer (11)	 MSMG5
Average gCell capacity  0.00	 on layer (12)	 MG1
Average gCell capacity  0.00	 on layer (13)	 MG2
Average number of tracks per gCell 12.00	 on layer (1)	 M1
Average number of tracks per gCell 12.01	 on layer (2)	 MINT1
Average number of tracks per gCell 12.00	 on layer (3)	 MINT2
Average number of tracks per gCell 12.01	 on layer (4)	 MINT3
Average number of tracks per gCell 12.00	 on layer (5)	 MINT4
Average number of tracks per gCell 12.01	 on layer (6)	 MINT5
Average number of tracks per gCell 6.86	 on layer (7)	 MSMG1
Average number of tracks per gCell 6.86	 on layer (8)	 MSMG2
Average number of tracks per gCell 6.86	 on layer (9)	 MSMG3
Average number of tracks per gCell 6.86	 on layer (10)	 MSMG4
Average number of tracks per gCell 6.86	 on layer (11)	 MSMG5
Average number of tracks per gCell 3.44	 on layer (12)	 MG1
Average number of tracks per gCell 3.43	 on layer (13)	 MG2
Number of gCells = 131300
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used  155  Alloctr  157  Proc 2408 
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    6  Alloctr    6  Proc    0 
[End of Build Data] Total (MB): Used  156  Alloctr  158  Proc 2408 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  188  Alloctr  190  Proc 2408 
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Initial Routing] Total (MB): Used  193  Alloctr  195  Proc 2408 
Initial. Routing result:
Initial. Both Dirs: Overflow =   363 Max = 3 GRCs =   369 (1.83%)
Initial. H routing: Overflow =    62 Max = 3 (GRCs =  2) GRCs =   104 (1.03%)
Initial. V routing: Overflow =   301 Max = 3 (GRCs =  8) GRCs =   265 (2.62%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT1      Overflow =    62 Max = 3 (GRCs =  2) GRCs =   104 (1.03%)
Initial. MINT2      Overflow =   301 Max = 3 (GRCs =  8) GRCs =   265 (2.62%)
Initial. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MINT1    30.4 5.80 4.62 9.13 6.73 17.2 10.7 6.53 5.27 2.13 1.28 0.02 0.03 0.02
MINT2    27.2 4.82 5.95 7.33 6.71 15.0 7.30 8.78 6.41 2.42 6.24 0.59 0.91 0.25
MINT3    48.6 16.8 13.9 10.3 6.03 3.76 0.43 0.10 0.00 0.00 0.00 0.00 0.00 0.00
MINT4    62.8 13.7 11.1 5.58 2.79 2.99 0.43 0.26 0.19 0.00 0.05 0.00 0.00 0.00
MINT5    91.6 5.97 1.88 0.39 0.10 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG1    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG2    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG3    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG4    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG5    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG2      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    81.2 3.70 2.94 2.57 1.75 3.07 1.48 1.23 0.93 0.36 0.59 0.05 0.07 0.02


Initial. Total Wire Length = 54362.31
Initial. Layer M1 wire length = 0.63
Initial. Layer MINT1 wire length = 15454.02
Initial. Layer MINT2 wire length = 19766.87
Initial. Layer MINT3 wire length = 9545.52
Initial. Layer MINT4 wire length = 7080.86
Initial. Layer MINT5 wire length = 2514.41
Initial. Layer MSMG1 wire length = 0.00
Initial. Layer MSMG2 wire length = 0.00
Initial. Layer MSMG3 wire length = 0.00
Initial. Layer MSMG4 wire length = 0.00
Initial. Layer MSMG5 wire length = 0.00
Initial. Layer MG1 wire length = 0.00
Initial. Layer MG2 wire length = 0.00
Initial. Total Number of Contacts = 54855
Initial. Via V1_0 count = 24599
Initial. Via VINT1_0 count = 22835
Initial. Via VINT2_0 count = 4226
Initial. Via VINT3_0 count = 2280
Initial. Via VINT4_0 count = 915
Initial. Via VINT5_0 count = 0
Initial. Via VSMG1_0 count = 0
Initial. Via VSMG2_0 count = 0
Initial. Via VSMG3_0 count = 0
Initial. Via VSMG4_0 count = 0
Initial. Via VSMG5_0 count = 0
Initial. Via VG1_0 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  193  Alloctr  195  Proc 2408 
phase1. Routing result:
phase1. Both Dirs: Overflow =    10 Max = 2 GRCs =    17 (0.08%)
phase1. H routing: Overflow =     8 Max = 2 (GRCs =  2) GRCs =    15 (0.15%)
phase1. V routing: Overflow =     2 Max = 2 (GRCs =  1) GRCs =     2 (0.02%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT1      Overflow =     8 Max = 2 (GRCs =  2) GRCs =    15 (0.15%)
phase1. MINT2      Overflow =     2 Max = 2 (GRCs =  1) GRCs =     2 (0.02%)
phase1. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MINT1    30.6 5.86 4.94 9.40 6.56 17.0 10.6 6.37 5.61 2.34 0.50 0.00 0.02 0.00
MINT2    27.2 4.89 6.24 7.27 6.73 15.7 7.71 9.46 7.20 2.40 5.06 0.00 0.02 0.00
MINT3    47.5 16.9 14.5 10.1 6.07 4.01 0.54 0.16 0.02 0.00 0.00 0.00 0.00 0.00
MINT4    59.9 13.3 11.5 7.16 3.01 3.45 0.82 0.49 0.24 0.01 0.04 0.00 0.00 0.00
MINT5    88.8 7.88 2.50 0.68 0.07 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG1    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG2    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG3    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG4    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG5    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG2      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    80.8 3.81 3.10 2.70 1.75 3.13 1.54 1.28 1.02 0.37 0.44 0.00 0.00 0.00


phase1. Total Wire Length = 54571.53
phase1. Layer M1 wire length = 0.63
phase1. Layer MINT1 wire length = 15076.92
phase1. Layer MINT2 wire length = 18949.77
phase1. Layer MINT3 wire length = 9569.23
phase1. Layer MINT4 wire length = 7878.20
phase1. Layer MINT5 wire length = 3096.77
phase1. Layer MSMG1 wire length = 0.00
phase1. Layer MSMG2 wire length = 0.00
phase1. Layer MSMG3 wire length = 0.00
phase1. Layer MSMG4 wire length = 0.00
phase1. Layer MSMG5 wire length = 0.00
phase1. Layer MG1 wire length = 0.00
phase1. Layer MG2 wire length = 0.00
phase1. Total Number of Contacts = 56040
phase1. Via V1_0 count = 24603
phase1. Via VINT1_0 count = 22758
phase1. Via VINT2_0 count = 4741
phase1. Via VINT3_0 count = 2728
phase1. Via VINT4_0 count = 1210
phase1. Via VINT5_0 count = 0
phase1. Via VSMG1_0 count = 0
phase1. Via VSMG2_0 count = 0
phase1. Via VSMG3_0 count = 0
phase1. Via VSMG4_0 count = 0
phase1. Via VSMG5_0 count = 0
phase1. Via VG1_0 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  193  Alloctr  195  Proc 2408 
phase2. Routing result:
phase2. Both Dirs: Overflow =     2 Max = 2 GRCs =     2 (0.01%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     2 Max = 2 (GRCs =  1) GRCs =     2 (0.02%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT2      Overflow =     2 Max = 2 (GRCs =  1) GRCs =     2 (0.02%)
phase2. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MINT1    30.7 6.30 5.18 10.8 7.66 19.5 10.2 5.46 3.29 0.73 0.13 0.00 0.00 0.00
MINT2    27.2 4.87 6.18 7.21 6.71 15.6 7.47 9.27 7.22 2.45 5.68 0.00 0.02 0.00
MINT3    47.4 17.0 14.5 10.1 6.06 4.06 0.53 0.16 0.02 0.00 0.00 0.00 0.00 0.00
MINT4    59.9 13.3 11.4 7.18 3.14 3.45 0.83 0.50 0.24 0.01 0.04 0.00 0.00 0.00
MINT5    88.5 8.16 2.61 0.62 0.03 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG1    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG2    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG3    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG4    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG5    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG2      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    80.8 3.87 3.11 2.81 1.84 3.33 1.48 1.20 0.84 0.25 0.46 0.00 0.00 0.00


phase2. Total Wire Length = 54562.31
phase2. Layer M1 wire length = 0.63
phase2. Layer MINT1 wire length = 15083.20
phase2. Layer MINT2 wire length = 18946.00
phase2. Layer MINT3 wire length = 9562.24
phase2. Layer MINT4 wire length = 7886.80
phase2. Layer MINT5 wire length = 3083.44
phase2. Layer MSMG1 wire length = 0.00
phase2. Layer MSMG2 wire length = 0.00
phase2. Layer MSMG3 wire length = 0.00
phase2. Layer MSMG4 wire length = 0.00
phase2. Layer MSMG5 wire length = 0.00
phase2. Layer MG1 wire length = 0.00
phase2. Layer MG2 wire length = 0.00
phase2. Total Number of Contacts = 56042
phase2. Via V1_0 count = 24604
phase2. Via VINT1_0 count = 22758
phase2. Via VINT2_0 count = 4737
phase2. Via VINT3_0 count = 2728
phase2. Via VINT4_0 count = 1215
phase2. Via VINT5_0 count = 0
phase2. Via VSMG1_0 count = 0
phase2. Via VSMG2_0 count = 0
phase2. Via VSMG3_0 count = 0
phase2. Via VSMG4_0 count = 0
phase2. Via VSMG5_0 count = 0
phase2. Via VG1_0 count = 0
phase2. completed.

Start GR phase 3
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  193  Alloctr  195  Proc 2408 
phase3. Routing result:
phase3. Both Dirs: Overflow =     2 Max = 2 GRCs =     2 (0.01%)
phase3. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     2 Max = 2 (GRCs =  1) GRCs =     2 (0.02%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MINT1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MINT2      Overflow =     2 Max = 2 (GRCs =  1) GRCs =     2 (0.02%)
phase3. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MINT1    30.7 6.30 5.18 10.8 7.66 19.5 10.2 5.46 3.29 0.73 0.13 0.00 0.00 0.00
MINT2    27.2 4.87 6.18 7.21 6.71 15.6 7.48 9.27 7.21 2.46 5.68 0.00 0.02 0.00
MINT3    47.4 17.0 14.5 10.1 6.06 4.06 0.53 0.16 0.02 0.00 0.00 0.00 0.00 0.00
MINT4    59.9 13.3 11.4 7.18 3.14 3.45 0.83 0.50 0.24 0.01 0.04 0.00 0.00 0.00
MINT5    88.5 8.16 2.61 0.62 0.03 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG1    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG2    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG3    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG4    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG5    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG2      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    80.8 3.87 3.11 2.81 1.84 3.33 1.49 1.20 0.84 0.25 0.46 0.00 0.00 0.00


phase3. Total Wire Length = 54562.31
phase3. Layer M1 wire length = 0.63
phase3. Layer MINT1 wire length = 15083.20
phase3. Layer MINT2 wire length = 18946.00
phase3. Layer MINT3 wire length = 9562.24
phase3. Layer MINT4 wire length = 7886.80
phase3. Layer MINT5 wire length = 3083.44
phase3. Layer MSMG1 wire length = 0.00
phase3. Layer MSMG2 wire length = 0.00
phase3. Layer MSMG3 wire length = 0.00
phase3. Layer MSMG4 wire length = 0.00
phase3. Layer MSMG5 wire length = 0.00
phase3. Layer MG1 wire length = 0.00
phase3. Layer MG2 wire length = 0.00
phase3. Total Number of Contacts = 56042
phase3. Via V1_0 count = 24604
phase3. Via VINT1_0 count = 22758
phase3. Via VINT2_0 count = 4737
phase3. Via VINT3_0 count = 2728
phase3. Via VINT4_0 count = 1215
phase3. Via VINT5_0 count = 0
phase3. Via VSMG1_0 count = 0
phase3. Via VSMG2_0 count = 0
phase3. Via VSMG3_0 count = 0
phase3. Via VSMG4_0 count = 0
phase3. Via VSMG5_0 count = 0
phase3. Via VG1_0 count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:02 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Whole Chip Routing] Stage (MB): Used   43  Alloctr   44  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  193  Alloctr  195  Proc 2408 

Congestion utilization per direction:
Average vertical track utilization   = 20.79 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization = 18.76 %
Peak    horizontal track utilization = 63.64 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -2  Alloctr   -1  Proc    0 
[GR: Done] Total (MB): Used  191  Alloctr  193  Proc 2408 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:02 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[GR: Done] Stage (MB): Used  186  Alloctr  187  Proc    0 
[GR: Done] Total (MB): Used  191  Alloctr  193  Proc 2408 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[DBOUT] Elapsed real time: 0:00:00 
[DBOUT] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DBOUT] Stage (MB): Used -151  Alloctr -151  Proc    0 
[DBOUT] Total (MB): Used   36  Alloctr   37  Proc 2408 
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:02 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Global Routing] Stage (MB): Used   31  Alloctr   31  Proc    0 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 2408 

****************************************
Report : congestion
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:29:52 2019
****************************************

Layer     |    overflow     |              # GRCs has
Name      |  total  |  max  | overflow (%)      | max overflow
---------------------------------------------------------------
M1        |       0 |     0 |       0  ( 0.00%) |       0
MINT1     |       0 |     0 |       0  ( 0.00%) |       0
MINT2     |       3 |     2 |       2  ( 0.02%) |       1
MINT3     |       0 |     0 |       0  ( 0.00%) |       0
MINT4     |       0 |     0 |       0  ( 0.00%) |       0
MINT5     |       0 |     0 |       0  ( 0.00%) |       0
MSMG1     |       0 |     0 |       0  ( 0.00%) |       0
MSMG2     |       0 |     0 |       0  ( 0.00%) |       0
MSMG3     |       0 |     0 |       0  ( 0.00%) |       0
MSMG4     |       0 |     0 |       0  ( 0.00%) |       0
MSMG5     |       0 |     0 |       0  ( 0.00%) |       0
MG1       |       0 |     0 |       0  ( 0.00%) |       0
MG2       |       0 |     0 |       0  ( 0.00%) |       0
---------------------------------------------------------------
Both Dirs |       3 |     2 |       2  ( 0.01%) |       1
H routing |       0 |     0 |       0  ( 0.00%) |       0
V routing |       3 |     2 |       2  ( 0.02%) |       1

1
To restart the GUI, type 'gui_start'.
RM-info: Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/report_qor.tcl

print_message_info -ids * -summary

Id             Severity         Limit    Occurrences   Suppressed
--------------------------------------------------------------------
CTS-037     Information             0             51            0
CTS-038         Warning             0              2            0
CTS-101     Information             0              3            0
CTS-103     Information             0              4            0
CTS-104     Information             0             20            0
CTS-105     Information             0              2            0
CTS-106     Information            50             36            0
CTS-107     Information             0              3            0
CTS-904         Warning             0              1            0
FILE-007    Information             0              2            0
LGL-050         Warning             0             20            0
LNK-040     Information             0              1            0
MV-005          Warning             0             20            0
MV-079      Information             0              1            0
MV-080      Information             0              1            0
MV-082      Information             0              3            0
NDM-099     Information             0              2            0
NEX-011     Information             0             10            0
NEX-017     Information             0             20            0
NEX-022     Information             0             10            0
NEX-024     Information             0              7            0
OPT-055     Information             0              1            0
OPT-215         Warning             0              2            0
POW-005     Information            10              1            0
POW-009         Warning            10              4            0
POW-024     Information            10              4            0
POW-052     Information            10              4            0
PVT-032     Information             0              6            0
TIM-050     Information             0              5            0
TIM-111     Information             0             20            0
TIM-112     Information             0             20            0
TIM-114     Information             0              1            0
TIM-119     Information             0              2            0
TIM-120     Information             0              2            0
TIM-121     Information             0              1            0
TIM-123     Information             0              8            0
TIM-124     Information             0              1            0
TIM-125     Information             0             23            0
TIM-126     Information             0              2            0
TIM-127     Information             0              2            0
UIC-058         Warning             0              9            0
ZRT-309         Warning             0              1            0
ZRT-444     Information             0              6            0
ZRT-559     Information             0              1            0
ZRT-574     Information             0              1            0
ZRT-613     Information             0              5            0

Diagnostics summary: 50 warnings, 292 informationals
echo [date] > clock_opt_cts 
exit
Maximum memory usage for this session: 1049.69 MB
CPU usage for this session:    359 seconds (  0.10 hours)
Elapsed time for this session:    116 seconds (  0.03 hours)
Thank you for using IC Compiler II.
icc2_shell  -f ./rm_icc2_pnr_scripts/clock_opt_opto.tcl | tee -i logs_icc2/clock_opt_opto.log



                              IC Compiler II (TM)

             Version P-2019.03-SP1 for linux64 - Apr 25, 2019 -SLE

                    Copyright (c) 1988 - 2019 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

##########################################################################################
# Tool: IC Compiler II
# Script: clock_opt_opto.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
source -echo ./rm_setup/icc2_pnr_setup.tcl 
puts "RM-info : Running script [info script]\n"
RM-info : Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_setup/icc2_pnr_setup.tcl

##########################################################################################
# Tool: IC Compiler II
# Script: icc2_pnr_setup.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
source -echo ./rm_setup/icc2_common_setup.tcl 
puts "RM-info : Running script [info script]\n"
RM-info : Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_setup/icc2_common_setup.tcl

set TECH_HOME "/afs/eos.ncsu.edu/lockers/research/ece/wdavis/tech"
set DCRM_RESULTS_DIR "../dcrm/results"
##########################################################################################
# Tool: IC Compiler II
# Script: icc2_common_setup.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
##########################################################################################
## Required variables
## These variables must be correctly filled in for the flow to run properly
##########################################################################################
set DESIGN_NAME 		"CORTEXM0DS" ;# Required; name of the design to be worked on; also used as the block name when scripts save or copy a block
set LIBRARY_SUFFIX		"" ;# Suffix for the design library name ; default is unspecified   
set DESIGN_LIBRARY 		"${DESIGN_NAME}${LIBRARY_SUFFIX}" ;# Name of the design library; default is ${DESIGN_NAME}${LIBRARY_SUFFIX}
set REFERENCE_LIBRARY 		"${TECH_HOME}/ece720/Nangate_15nm_OCL_ICC2_LibPrep_v2014_06/icc2_cell_lib/NanGate_15nm_OCL.ndm"	;# Required; a list of reference libraries for the design library.
;#	for library configuration flow (LIBRARY_CONFIGURATION_FLOW set to true below): 
;#		- specify the list of physical source files to be used for library configuration during create_lib
;# 	for hierarchical designs using bottom-up flows: include subblock design libraries in the list;
;# 	for hierarchical designs using ETMs: include the ETM library in the list.
;# 		- If unpack_rm_dirs.pl is used to create dir structures for hierarchical designs, 
;#		  in order to transition between hierarchical DP and hierarchical PNR flows properly, 
;#		  absolute paths are a requirement.
set COMPRESS_LIBS               "false" ;# Save libs as compressed NDM; only used in DP.
set VERILOG_NETLIST_FILES	"${DCRM_RESULTS_DIR}/${DESIGN_NAME}.mapped.v"	;# Verilog netlist files;
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
set UPF_FILE 			""	;# A UPF file
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
;#          for hierarchical designs using ETMs, load the block upf file
;#          for each sub-block linked to ETM, include the following line in the UPF_FILE 
;#              load_upf block.upf -scope block_instance_name
set UPF_SUPPLEMENTAL_FILE	""      ;# The supplemental UPF file. Only needed if you are running golden UPF flow, in which case, you need both UPF_FILE and this.
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
;#	    If UPF_SUPPLEMENTAL_FILE is specified, scripts assume golden UPF flow. load_upf and save_upf commands will be different.	
set TCL_PARASITIC_SETUP_FILE	""	;# Specify a Tcl script to read in your TLU+ files by using the read_parasitic_tech command;
;# refer to the example in templates/init_design.read_parasitic_tech_example.tcl 
set TCL_MCMM_SETUP_FILE		"${DCRM_RESULTS_DIR}/ICC2_files/${DESIGN_NAME}.MCMM/top.tcl"	;# Specify a Tcl script to create your corners, modes, scenarios and load respective constraints;
;# two examples are provided in templates/: 
;# init_design.mcmm_example.explicit.tcl: provide mode, corner, and scenario constraints; create modes, corners, 
;# and scenarios; source mode, corner, and scenario constraints, respectively 
;# init_design.mcmm_example.auto_expanded.tcl: provide constraints for the scenarios; create modes, corners, 
;# and scenarios; source scenario constraints which are then expanded to associated modes and corners
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
set TECH_FILE 			"${TECH_HOME}/ece720/Nangate_15nm_OCL_Milkyway_v2014_06/FreePDK15.tf" 	;# A technology file; TECH_FILE and TECH_LIB are mutually exclusive ways to specify technology information; 
;# TECH_FILE is recommended, although TECH_LIB is also supported in ICC2 RM. 
set TECH_LIB			""	;# Specify the reference library to be used as a dedicated technology library;
;# as a best practice, please list it as the first library in the REFERENCE_LIBRARY list 
set TECH_LIB_INCLUDES_TECH_SETUP_INFO true 
;# Indicate whether TECH_LIB contains technology setup information such as routing layer direction, offset, 
;# site default, and site symmetry, etc. TECH_LIB may contain this information if loaded during library prep.
;# true|false; this variable is associated with TECH_LIB. 
set TCL_TECH_SETUP_FILE		"init_design.tech_setup.tcl"
;# Specify a TCL script for setting routing layer direction, offset, site default, and site symmetry list, etc.
;# init_design.tech_setup.tcl is the default. Use it as a template or provide your own script.
;# This script will only get sourced if the following conditions are met: 
;# (1) TECH_FILE is specified (2) TECH_LIB is specified && TECH_LIB_INCLUDES_TECH_SETUP_INFO is false 
set ROUTING_LAYER_DIRECTION_OFFSET_LIST "   {M1 vertical 0.0}   {MINT1 horizontal 0.0}   {MINT2 vertical 0.0}   {MINT3 horizontal 0.0}   {MINT4 vertical 0.0}   {MINT5 horizontal 0.0}   {MSMG1 vertical 0.0}   {MSMG2 horizontal 0.0}   {MSMG3 vertical 0.0}   {MSMG4 horizontal 0.0}   {MSMG5 vertical 0.0}   {MG1 horizontal 0.0}   {MG2 vertical 0.0} "
;# Specify the routing layers as well as their direction and offset in a list of space delimited pairs;
;# This variable should be defined for all metal routing layers in technology file;
;# Syntax is "{metal_layer_1 direction offset} {metal_layer_2 direction offset} ...";
;# It is required to at least specify metal layers and directions. Offsets are optional. 
;# Example1 is with offsets specified: "{M1 vertical 0.2} {M2 horizontal 0.0} {M3 vertical 0.2}"
;# Example2 is without offsets specified: "{M1 vertical} {M2 horizontal} {M3 vertical}"
##########################################################################################
## Optional variables
## Specify these variables if the corresponding functions are desired 
##########################################################################################
set DESIGN_LIBRARY_SCALE_FACTOR	"1000"	;# Specify the length precision for the library. Length precision for the design
;# library and its ref libraries must be identical. Tool default is 10000, which
;# implies one unit is one Angstrom or 0.1nm.
set UPF_UPDATE_SUPPLY_SET_FILE	""	;# A UPF file to resolve UPF supply sets
set DEF_FLOORPLAN_FILES		""	;# DEF files which contain the floorplan information;
;# 	for DP: not required
;# 	for PNR: required if INIT_DESIGN_INPUT = ASCII in icc2_pnr_setup.tcl and neither TCL_FLOORPLAN_FILE or 
;#		 initialize_floorplan is used; DEF_FLOORPLAN_FILES and TCL_FLOORPLAN_FILE are mutually exclusive;
;# 	         not required if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM
set DEF_SCAN_FILE		"${DCRM_RESULTS_DIR}/${DESIGN_NAME}.mapped.scandef"	;# A scan DEF file for scan chain information;
;# 	for PNR: not required if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM, as SCANDEF is expected to be loaded already
set DEF_SITE_NAME_PAIRS		{}	;# A list of site name pairs for read_def -convert; 
;# specify site name pairs with from_site first followed by to_site;
;# Example: set DEF_SITE_NAME_PAIRS {{from_site_1 to_site_1} {from_site_2 to_site_2}} 	
set SITE_DEFAULT		""	;# Specify the default site name if there are multiple site defs in the technology file;
;# this is to be used by initialize_floorplan command; example: set SITE_DEFAULT "unit";
;# this is applied in the init_design.tech_setup.tcl script 
set SITE_SYMMETRY_LIST	""		;# Specify a list of site def and its symmetry value;
;# this is to be used by read_def or initialize_floorplan command to control the site symmetry;
;# example: set SITE_SYMMETRY_LIST "{unit Y} {unit1 Y}"; this is applied in the init_design.tech_setup.tcl script 
set MIN_ROUTING_LAYER		"M1"	;# Min routing layer name; normally should be specified; otherwise tool can use all metal layers
set MAX_ROUTING_LAYER		"MINT5"	;# Max routing layer name; normally should be specified; otherwise tool can use all metal layers
set LIBRARY_CONFIGURATION_FLOW	false	;# Set it to true enables library configuration flow which calls the library manager under the hood to generate .nlibs, 
;# save them to disk, and automatically link them to the design.
;# Requires LINK_LIBRARY to be specified with .db files and REFERENCE_LIBRARY to be specified with physical
;# source files for the library configuration flow. Also search_path (in icc2_pnr_setup.tcl) should include paths 
;# to these .db and physical source files.
set LINK_LIBRARY		""	;# Specify .db files;
;# 	for running VC-LP (vc_lp.tcl) and Formality (fm.tcl): required
;# 	for ICC-II without LIBRARY_CONFIGURATION_FLOW enabled: not required
;#	for ICC-II with LIBRARY_CONFIGURATION_FLOW enabled: required; 
;#      	- the .db files specified will be used for the library configuration under the hood during create_lib 
##########################################################################################
## Variables related to flow controls of flat PNR, hierarchical PNR and transition with DP
##########################################################################################
set DESIGN_STYLE		"flat"	;# Specify the design style; flat|hier; default is flat; 
;# specify flat for a totally flat flow (flat PNR for short) and 
;# specify hier for a hierarchical flow (hier PNR for short);
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR: this should set to flat (default)
;#	for DP: not used 
set PHYSICAL_HIERARCHY_LEVEL	"" 	;# Specify the current level of hierarchy for the hierarchical PNR flow; top|intermediate|bottom;
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR and for DP: not used.
set RELEASE_DIR_DP		"" 	;# Specify the release directory of DP RM; 
;# this is where init_design.tcl of PNR flow gets DP RM released libraries;
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR: required if INIT_DESIGN_INPUT = DP_RM_NDM, as init_design.tcl needs to know where DP RM libraries are
;#	for DP: not used 
set RELEASE_LABEL_NAME_DP 	"for_pnr"	
;# Specify the label name of the block in the DP RM released library;
;# this is the label name which init_design.tcl of PNR flow will open. 
set RELEASE_DIR_PNR		"" 	;# Specify the release directory of PNR RM; 
;# this is where the init_design.tcl of hierarchical PNR flow gets the sub-block libraries;	
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR and for DP: not used.
##########################################################################################
## Variables related to REDHAWK ANALYSIS FUSION
##########################################################################################
set REDHAWK_SEARCH_PATH		"" 	;# Required. Search path to the NDM, reference libraries, and etc.
puts "RM-info : Completed script [info script]\n"
RM-info : Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_setup/icc2_common_setup.tcl

########################################################################################## 
## Variables for init_design inputs (used by init_design.tcl)
##########################################################################################
set INIT_DESIGN_INPUT 		"ASCII"	;# Specify one of the 3 options: ASCII | DC_ASCII | DP_RM_NDM; default is ASCII.
;# 1.ASCII: assumes all design input files are ASCII and will read them in individually.
;# 2.DC_ASCII: for design transfer from DC using the write_icc2_files command;
;#   sources ${DCRM_RESULTS_DIR}/${DCRM_FINAL_DESIGN_ICC2}/${DESIGN_NAME}.icc2_script.tcl;
;#   you can change the default of DC_RESULTS_DIR and DCRM_FINAL_DESIGN_ICC2 below;
;#   commonly used in combination with SPG flow (set PLACE_OPT_SPG_FLOW true below)  
;# 3.DP_RM_NDM: if ICC2-DP-RM is completed, you can take its NDM outputs and skip the design creation steps;
;#   for PNR flat (DESIGN_STYLE set to flat), script copies the design library from ICC2-DP-RM release 
;#   area (specified by RELEASE_DIR_DP) and opens design;    
;#   for PNR hier flow (DESIGN_STYLE set to hier), script will either copy design library 
;#   from ICC2-DP-RM release area or in addition to that, copy design library of the child blocks from PNR
;#   release area (specified by RELEASE_DIR_PNR), and then open design.
#set DCRM_RESULTS_DIR  		"./results" ;# used by DC_ASCII to specify DC-RM output directory. Default is results.   
;# (Rhett Davis) Moved this variable to icc2_common_setup.tcl for use with DP flow
set DCRM_FINAL_DESIGN_ICC2 	"ICC2_files" ;# output directory name generated by DC-RM's write_icc2_files command;
;# only valid if you specify DC_ASCII for INIT_DESIGN_INPUT;
;# The directory contains verilog, floorplan, scenario settings, and constraints from DC
;# in a format that IC Compiler II can source.    
set POCV_CORNER_FILE_MAPPING_LIST 	"" ;# a list of corner and its associated POCV file in pairs, as POCV is corner dependant;
;# same corner can have multiple corresponding files;
;# example: set POCV_CORNER_FILE_MAPPING_LIST "{corner1 file1a} {corner1 file1b} {corner2 file2}";
;# in the example, file1a and file1b will be loaded for corner1, file2 will be loaded for corner2.
;# Note: POCV_CORNER_FILE_MAPPING_LIST will take precedence if AOCV_CORNER_TABLE_MAPPING_LIST is also specified
set AOCV_CORNER_TABLE_MAPPING_LIST 	"" ;# a list of corner and its associated AOCV table in pairs, as AOCV is corner dependant;
;# same corner can have multiple corresponding tables;
;# example: set AOCV_CORNER_TABLE_MAPPING_LIST "{corner1 table1a} {corner1 table1b} {corner2 table2}";
;# in the example, table1a and table1b will be loaded for corner1, table2 will be loaded for corner2.
set TCL_PAD_CONSTRAINTS_FILE		"" ;# a Tcl script for your pad constraint commands used by place_io of 
;# templates/init_design.flat_design_planning_example.tcl sourced by init_design.tcl
set TCL_MV_SETUP_FILE			"" ;# a Tcl script placeholder for your MV setup commands,such as create_voltage_area, 
;# placement bound, power switch creation and level shifter insertion, etc;
;# refer to templates/init_design.power_switch_example.tcl for sample commands   
set TCL_PG_CREATION_FILE		"" ;# a Tcl script placeholder for your power ground network creation commands,
;# such as create_pg*, set_pg_strategy, compile_pg, etc;
set TCL_FLOORPLAN_FILE			"rm_setup/floorplan.tcl" ;# Tcl floorplan file written by the write_floorplan command; for example, floorplan/floorplan.tcl;
;# TCL_FLOORPLAN_FILE and DEF_FLOORPLAN_FILES are mutually exclusive; please specify only one of them;
;# Not effective if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM.
;# The write_floorplan command writes a floorplan.tcl Tcl script and a floorplan.def DEF file;
;# reading floorplan.tcl alone can restore the entire floorplan - refer to write_floorplan man for more details  
set TCL_ADDITIONAL_FLOORPLAN_FILE 	"" ;# a supplementary Tcl constraint file; sourced after DEF_FLOORPLAN_FILE or TCL_FLOORPLAN_FILE is read, 
;# or initialize_floorplan is done; can be used to cover additional floorplan constructs, 
;# such as bounds, pin guides, or route guides, etc; not valid if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM.
set TCL_USER_INIT_DESIGN_POST_SCRIPT ""	;# An optional Tcl file to be sourced at the very end of init_design.tcl before save_block.
########################################################################################## 
## Variables for constraints or settings that impact multiple steps (used across flow)
##########################################################################################
set TCL_PLACEMENT_SPACING_LABEL_RULE_FILE "" ;# A file to specify your placement spacing labels and rules.
;# Example : set_placement_spacing_label -name X -side both -lib_cells [get_lib_cells -of [get_cells]]
;# Example : set_placement_spacing_rule -labels {X SNPS_BOUNDARY} {0 1}
set SAIF_FILE				"" ;# Specify a SAIF file for accurate power computation for features such as
;# total power (opt.power.mode set to total) and enhanced low power placement (place.coarse.enhanced_low_power_effort).
;# sourced at the beginning of place_opt.tcl
set SAIF_FILE_POWER_SCENARIO		"" ;# SAIF_FILE related; specify a power scenario where the SAIF is to be applied
set SAIF_FILE_SOURCE_INSTANCE		"" ;# SAIF_FILE related; name of the instance of the current design as it appears in SAIF file.
set SAIF_FILE_TARGET_INSTANCE		"" ;# SAIF_FILE related; name of the target instance on which activity is to be annotated.
set OPTIMIZATION_FREEZE_PORT_LIST 	"" ;# List of cells (for ex, clock gen modules, or customized logics that should not be touched) to which freeze_clock_ports 
;# and freeze_data_ports attribute will be set to prevent optimization from modifying their port signature; 
;# especially useful if you do formal verification by modules. 
;# Sets opt.dft.hier_preservation to true and runs set_freeze_port -all on the specified cells.
set TCL_USER_CONNECT_PG_NET_SCRIPT ""	;# An optional Tcl file for customized connect_pg_net command and options, such as for bias pins of cells added by opto;
;# sourced by all the main scripts prior to the save_block command
# ---------------------------------
# Lib cell purpose restrictions
# ---------------------------------
set TCL_LIB_CELL_PURPOSE_FILE 		"set_lib_cell_purpose.tcl" ;# A Tcl file which applies lib cell purpose related restrictions;
;# You can specify it with your own customized script	
;# RM default is set_lib_cell_purpose.tcl which includes the following restrictions, each controlled by
;# an individual variable : dont use cells (TCL_LIB_CELL_DONT_USE_FILE), tie cells (TIE_LIB_CELL_PATTERN_LIST), 
;# hold fixing (HOLD_FIX_LIB_CELL_PATTERN_LIST), CTS (CTS_LIB_CELL_PATTERN_LIST) and CTS-exclusive cells (CTS_ONLY_LIB_CELL_PATTERN_LIST). 
## The following 5 *_LIB_CELL_* variables are only applicable if set_lib_cell_purpose.tcl is used for lib cell purpose restrictions.
#  If you do not plan to use set_lib_cell_purpose.tcl, specify TCL_LIB_CELL_PURPOSE_FILE with your own file and you don't have to specify the following variables.
set TCL_LIB_CELL_DONT_USE_FILE 		"" ;# A Tcl file for customized don't use ("set_lib_cell_purpose -exclude <purpose>" commands).
;# The file is to be sourced in set_lib_cell_purpose.tcl, which is the default script for handling lib cell 
;# purpose restrictions specified by the variable TCL_LIB_CELL_PURPOSE_FILE above.
;# It only takes effect if TCL_LIB_CELL_PURPOSE_FILE is set to the default value set_lib_cell_purpose.tcl
set TIE_LIB_CELL_PATTERN_LIST 		"" ;# A list of TIE lib cell patterns to be included for optimization;
;# Example : set TIE_LIB_CELL_PATTERN_LIST "*/TIE* */ttt*"
set HOLD_FIX_LIB_CELL_PATTERN_LIST 	"" ;# A list of hold time fixing lib cell patterns to be included only for hold
set CTS_LIB_CELL_PATTERN_LIST 		"" ;# List of CTS lib cell patterns to be used by CTS; 
;# please include repeaters, always-on repeaters (for MV-CTS), 
;# and gates (for sizing pre-existing gates)/always-on buffers;
;# Please also include flops as CCD can size flops to improve timing.
;# example : set CTS_LIB_CELL_PATTERN_LIST "*/NBUF* */AOBUF* */AOINV* */SDFF*"
set CTS_ONLY_LIB_CELL_PATTERN_LIST 	"" ;# List of CTS lib cell patterns to be used by CTS "exclusively", such as clock specific
;# buffers and inverters. Please be aware that these cells will be applied with only cts 
;# purpose and nothing else. If you want to use these lib cells for other purposes, 
;# such as optimization and hold, specify them in CTS_LIB_CELL_PATTERN_LIST instead
# ---------------------------------
# Clock NDR
# ---------------------------------
set TCL_CTS_NDR_RULE_FILE 		"cts_ndr.tcl" ;# Specify a script for clock NDR creation and association, to be sourced at place_opt
;# By default the variable is set to cts_ndr.tcl, which is an RM provided example.
;# Important: to use the example script, you must also specify CTS_NDR_RULE_NAME, CTS_INTERNAL_NDR_RULE_NAME,
;# or CTS_LEAF_NDR_RULE_NAME (see below for details), otherwise the script won't do anything.
## Note: the CTS_*NDR* variables below are only applicable if TCL_CTS_NDR_RULE_FILE is set to the RM provided example script. 
## If you specify your own script for TCL_CTS_NDR_RULE_FILE, variables below will not be used.
## For root clock nets
set CTS_NDR_RULE_NAME			"" ;# Specify a clock NDR rule for root nets;
;# required for the example script to work on the root and internal nets.
;# Below are the 3 predefined rules supported:  
;# rm_2w2s : double width double spacing 
;# rm_2w2s_shield_default : double width double spacing + shielding with default width and spacing
;# rm_2w2s_shield_list : double width double spacing + shielding with customized per layer width and spacing
set CTS_NDR_SHIELDING_LAYER_WIDTH_LIST 	"" ;# A list of layer_name shield_width ,for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_NDR_RULE_NAME.
set CTS_NDR_SHIELDING_LAYER_SPACING_LIST "" ;# A list of layer_name shield_spacing, for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_NDR_RULE_NAME.
set CTS_NDR_MIN_ROUTING_LAYER		"" ;# Min routing layer for set_clock_routing_rules to which CTS_NDR_RULE_NAME is applied. 
set CTS_NDR_MAX_ROUTING_LAYER		"" ;# Max routing layer for set_clock_routing_rules to which CTS_NDR_RULE_NAME is applied.
## For internal clock nets (by default same values as with the root clock nets)
set CTS_INTERNAL_NDR_RULE_NAME		"$CTS_NDR_RULE_NAME" ;# Specify a clock NDR rule for internal nets; default is same as CTS_NDR_RULE_NAME;
;# required for the example script to work on the internal nets.
;# Below are the 3 predefined rules supported:  
;# rm_2w2s : double width double spacing 
;# rm_2w2s_shield_default : double width double spacing + shielding with default width and spacing
;# rm_2w2s_shield_list : double width double spacing + shielding with customized per layer width and spacing
set CTS_INTERNAL_NDR_SHIELDING_LAYER_WIDTH_LIST "$CTS_NDR_SHIELDING_LAYER_WIDTH_LIST" ;# A list of layer_name shield_width ,for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_INTERNAL_NDR_RULE_NAME.
set CTS_INTERNAL_NDR_SHIELDING_LAYER_SPACING_LIST "$CTS_NDR_SHIELDING_LAYER_SPACING_LIST" ;# A list of layer_name shield_spacing, for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_INTERNAL_NDR_RULE_NAME.
set CTS_INTERNAL_NDR_MIN_ROUTING_LAYER "$CTS_NDR_MIN_ROUTING_LAYER" ;# Min routing layer for set_clock_routing_rules to which CTS_INTERNAL_NDR_RULE_NAME is applied. 
set CTS_INTERNAL_NDR_MAX_ROUTING_LAYER "$CTS_NDR_MAX_ROUTING_LAYER" ;# Max routing layer for set_clock_routing_rules to which CTS_INTERNAL_NDR_RULE_NAME is applied.
## For leaf clock nets
set CTS_LEAF_NDR_RULE_NAME 		"" ;# Specify rm_leaf as the predefined rule for the example script to prepare a default rule for leaf nets
set CTS_LEAF_NDR_MIN_ROUTING_LAYER 	$CTS_NDR_MIN_ROUTING_LAYER ;# Min routing layer for set_clock_routing_rules to which rm_leaf is applied.
set CTS_LEAF_NDR_MAX_ROUTING_LAYER 	$CTS_NDR_MAX_ROUTING_LAYER ;# Max routing layer for set_clock_routing_rules to which rm_leaf is applied.
# ---------------------------------
# Preroute optimizations
# ---------------------------------
set PREROUTE_PLACEMENT_MAX_DENSITY	"" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;	
;# If specified, sets place.coarse.max_density to limit local density to be less than the value.
;# if unspecified, place.coarse.max_density remains at tool default 0; 
;# now if $PREROUTE_PLACEMENT_AUTO_DENSITY is also true, tool will auto determine a appropriate value; 
;# while if $PREROUTE_PLACEMENT_AUTO_DENSITY is false, tool will try to spread cells evenly
set PREROUTE_PLACEMENT_MAX_UTIL		"" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;
;# sets place.coarse.congestion_driven_max_util to control how densely the tool can pack cells in uncongested 
;# regions, in order to remove congestion in congested regions
;# if unspecified, place.coarse.congestion_driven_max_util remains at tool default 0.93
set PREROUTE_PLACEMENT_AUTO_DENSITY	true ;# true|false; tool default true; optional in RM to set it to false if you want to disable the feature; 
;# sets place.coarse.auto_density_control to control coarse placement automatic density control;
;# if you do not specify either of the above two settings (max density and max util) and keep the tool defaults, 
;# the automatic density control selects the value for max density and max util based on the design stage;
;# message PLACE-027 is issued to report the chosen settings
set PREROUTE_PLACEMENT_ENHANCED_AUTO_DENSITY false ;# false|true, tool default false; optional in RM;
;# sets place.coarse.enhanced_auto_density_control;
;# automaticlly selects max density based on the design stage as well as design utilization;
;# automatically selects max util based on the design stage as well as design tchnology
set PREROUTE_PLACEMENT_TARGET_ROUTING_DENSITY "" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;	
;# sets place.coarse.target_routing_density to control target routing density for congestion-driven placement; 
;# if left unspecified, place.coarse.target_routing_density remains at tool default 0 
set PREROUTE_PLACEMENT_PIN_DENSITY_AWARE false ;# false|true; tool default false; optional in RM;
;# sets app option place.coarse.pin_density_aware to control maximum local pin density;
set PREROUTE_NDR_OPTIMIZATION 		false ;# false|true, tool default false; optional in RM;
;# sets place_opt/clock_opt.flow.optimize_ndrs to true enables NDR optimization
set PREROUTE_CTS_POWER_AWARE_PRUNING	false ;# false|true; tool default false; RM default false;
;# sets cts.common.power_aware_pruning to allow selection of repeater cells to also consider 
;# internal and leakage power in order to reduce dynamic and also leakage power of the clock trees;
;# impacts place_opt trial CTS/optimize icgs and clock_opt build_clock phase 
set PREROUTE_CTS_LOW_POWER_TECHNIQUE	"" ;# gate_relocation|low_power_targets|all; RM default is unspecified;
;# impacts place_opt trial CTS/optimize icgs and clock_opt build_clock phase; 
;# gate_relocation: sets cts.compile.power_opt_mode to gate_relocation to enable activity aware gate 
;#                  relocation (moves cells with low input clock toggling rates closer to their drivers)
;#		    at the end of gate by gate clock tree synthesis;
;# low_power_targets: sets cts.compile.power_opt_mode to low_power_targets for CTS to relax certain
;#                    internal constraints and build clock trees with less area and power;
;# all: sets cts.compile.power_opt_mode to all to enable both the above features
########################################################################################## 
## Variables for the place_opt step (used by place_opt.tcl and settings.place_opt.tcl)
##########################################################################################
set PLACE_OPT_ACTIVE_SCENARIO_LIST	"" ;# A subset of scenarios to be made active during place_opt step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
;# include CTS scenarios if you are enabling CTS related features during place_opt,
;# such as PLACE_OPT_OPTIMIZE_ICGS, PLACE_OPT_TRIAL_CTS, or PLACE_OPT_MSCTS
set PLACE_OPT_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by place_opt; default "" which means no user prefix
set TCL_USER_PLACE_OPT_PRE_SCRIPT 	"" ;# An optional Tcl file for place_opt.tcl to be sourced before place_opt.
set TCL_USER_PLACE_OPT_SCRIPT 		"" ;# An optional Tcl file for place_opt.tcl to replace pre-existing place_opt commands.
set TCL_USER_PLACE_OPT_POST_SCRIPT 	"" ;# An optional Tcl file for place_opt.tcl to be sourced after place_opt.
set PLACE_OPT_SPG_FLOW 			false ;# false|true; RM default false; set it to true to enable SPG input handling flow in place_opt.tcl;
;# which skips the first pass of the two-pass placement;
;# recommended to go with DC-ASCII inputs (set INIT_DESIGN_INPUT DC_ASCII)
set PLACE_OPT_TRIAL_CTS 		false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.trial_clock_tree to enables early clock tree synthesis;
;# useful for low power placement and ICG optimization flow (PLACE_OPT_OPTIMIZE_ICGS). 
;# Propagated clocks will be used through-out place_opt flow.
;# Note: when PLACE_OPT_OPTIMIZE_ICGS is set to true, trial CTS will be automatically enabled, 
;# regardless of the setting of PLACE_OPT_TRIAL_CTS. So you don't have to manually enable it.
set PLACE_OPT_OPTIMIZE_ICGS 		false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.optimize_icgs for place_opt to run automatic ICG optimization that performs trial CTS, 
;# timing-aware ICG splitting and clock-aware placement for critical enable paths.
;# The aggressiveness of splitting can be controlled by the PLACE_OPT_OPTIMIZE_ICGS_CRITICAL_RANGE. 
set PLACE_OPT_OPTIMIZE_ICGS_CRITICAL_RANGE "" ;# specify a value between 0 and 1; default unspecified; 
;# sets place_opt.flow.optimize_icgs_critical_range to the value specified; tool default is 0.75.
;# When set to X, only ICGs enable slack within {EN_WNS, EN_WNS*(1-X)} will be considered for splitting;
;# for example, 0.75 means only ICG with enable pin violations between 1*EN_WNS and 0.25*EN_WNS will be split,
;# while the ICG enable slack below 0.25*EN_WNS will be skipped. Larger value means more splitting. 
set PLACE_OPT_MERGE_ICGS		true ;# false|true; tool default true; optional in RM to set it to false;
;# sets place_opt.flow.merge_clock_gates to control whether the OBD ICG merging is enabled or not;
;# when set to true, ICG merging (merge_clock_gates) runs internally inside place_opt as a first step in initial_place stage;
set PLACE_OPT_ICG_AUTO_BOUND		false ;# false|true; tool default false; optional in RM;
;# sets place.coarse.icg_auto_bound to enable use of automatically created group bounds
set PLACE_OPT_CLOCK_AWARE_PLACEMENT	false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.clock_aware_placement to guide placement with ICG's enable timing criticality; 
;# place_opt will try to improve ICG enable timing by placing the timing critical ICGs and their fanout cells 
;# at better locations for ICG enable paths.
;# Note: when PLACE_OPT_OPTIMIZE_ICGS is set to true, clock-aware placement will be automatically enabled, 
;# regardless of the setting of PLACE_OPT_CLOCK_AWARE_PLACEMENT. So you don't have to manually enable it.
set PLACE_OPT_MSCTS			false ;# false|true; enables MSCTS (regular) at place_opt step; requires TCL_REGULAR_MSCTS_FILE to be specified;
;# It runs in two parts: first part runs at place_opt step to source TCL_REGULAR_MSCTS_FILE;
;# second part runs at clock_opt_cts step, skips TCL_REGULAR_MSCTS_FILE, propagates clocks, and runs mesh simulation;
;# By default, the features runs in ideal clock mode. However if if PLACE_OPT_OPTIMIZE_ICGS or PLACE_OPT_TRIAL_CTS 
;# are also enabled, then propagated clocks will be used during the place_opt step;
;# If set to false (RM default), RM runs MSCTS only at clock_opt_cts step.
set PLACE_OPT_MSCTS_CRITICAL_SCENARIO	"" ;# Specify a scenario with worst RC and most visible sinks for place_opt MSCTS to base on;
;# script will record current scenario, switch to the specified scenario before MSCTS, and then
;# restore the original current scenario after MSCTS. Only valid if PLACE_OPT_MSCTS is set to true
set TCL_USER_SPARE_CELL_PRE_SCRIPT	"" ;# An optional Tcl file for spare cell insertion to be sourced before place_opt;
;# refer to templates/place_opt.spare_cell.tcl for an example
set TCL_USER_SPARE_CELL_POST_SCRIPT	"" ;# An optional Tcl file for spare cell insertion to be sourced after place_opt;
;# refer to templates/place_opt.spare_cell.tcl for an example
set TCL_NON_CLOCK_NDR_RULES_FILE 	"" ;# Specify a NDR rules file for signal nets (Clock NDR rules are specified by CTS_NDR_* variables above)
set PLACE_OPT_MULTIBIT_BANKING 		false ;# tool default false; optional in RM;
;# sets place_opt.flow.enable_multibit_banking to enable multibit banking during place_opt;
;# takes effect during place_opt initial_opto 
set PLACE_OPT_MULTIBIT_DEBANKING 	false ;# tool default false; optional in RM;
;# sets place_opt.flow.enable_multibit_debanking to enables multibit debanking during place_opt;
;# takes effect during place_opt final_opto
########################################################################################## 
## Variables for the clock_opt step 
## (used by settings.clock_opt_cts.tcl, clock_opt_cts.tcl, and clock_opt_opto.tcl)
##########################################################################################
set CLOCK_OPT_CTS_ACTIVE_SCENARIO_LIST  "" ;# A subset of scenarios to be made active during clock_opt_cts step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set CLOCK_OPT_CTS_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by clock_opt build_clock; default "" which means no user prefix
set TCL_USER_CLOCK_OPT_CTS_PRE_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to be sourced before clock_opt.
set TCL_USER_CLOCK_OPT_CTS_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to replace pre-existing clock_opt commands.
set TCL_USER_CLOCK_OPT_CTS_POST_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to be sourced after clock_opt.
set CLOCK_OPT_OPTO_ACTIVE_SCENARIO_LIST "" ;# A subset of scenarios to be made active during clock_opt_opto step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set CLOCK_OPT_OPTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by clock_opt final_opto; default "" which means no user prefix
set TCL_USER_CLOCK_OPT_OPTO_PRE_SCRIPT 	"" ;# An optional Tcl file for clock_opt_opto.tcl to be sourced before clock_opt.
set TCL_USER_CLOCK_OPT_OPTO_SCRIPT 	"" ;# An optional Tcl file for clock_opt_opto.tcl to replace pre-existing clock_opt commands.
set TCL_USER_CLOCK_OPT_OPTO_POST_SCRIPT "" ;# An optional Tcl file for clock_opt_opto.tcl to be sourced after clock_opt.
set CLOCK_OPT_MSCTS_CRITICAL_SCENARIO	"" ;# Specify a scenario with worst RC and most visible sinks for MSCTS to base on;
;# script will record current scenario, switch to the specified scenario before MSCTS, and then
;# restore the original current scenario after MSCTS.
set TCL_REGULAR_MSCTS_FILE		"" ;# Specify a Tcl script for regular multisource clock tree synthesis setup and creation,
;# which will be sourced prior to the "place_opt" if PLACE_OPT_MSCTS is true in place_opt.tcl
;# and before "clock_opt -from build_clock -to route_clock" command in clock_opt_cts.tcl
;# RM provided script: mscts.regular.tcl
set TCL_STRUCTURAL_MSCTS_FILE		"" ;# Specify a Tcl script for structural multisource clock tree synthesis setup and creation,
;# which will be sourced prior to the "clock_opt -from build_clock -to route_clock" command
;# in clock_opt_cts.tcl;
;# RM provided script: mscts.structural.tcl
set PREROUTE_CTS_POWER_AWARE_PRUNING	false ;# false|true; tool default false; RM default false;
;# sets cts.common.power_aware_pruning to allow selection of repeater cells to also consider 
;# internal and leakage power in order to reduce dynamic and also leakage power of the clock trees 
set PREROUTE_CTS_LOW_POWER_TECHNIQUE	"" ;# gate_relocation|low_power_targets|all; RM default is unspecified;
;# gate_relocation: sets cts.compile.power_opt_mode to gate_relocation to enable activity aware gate 
;#                  relocation (moves cells with low input clock toggling rates closer to their drivers)
;#		    at the end of gate by gate clock tree synthesis;
;# low_power_targets: sets cts.compile.power_opt_mode to low_power_targets for CTS to relax certain
;#                    internal constraints and build clock trees with less area and power;
;# all: sets cts.compile.power_opt_mode to all to enable both the above features
set CLOCK_OPT_OPTO_CTO 			false ;# Default false; enables post-route clock tree optimization in clock_opt_opto.tcl
set CLOCK_OPT_OPTO_CTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by CTO; default "" which means no user prefix
########################################################################################## 
## Variables for route_auto and route_opt related settings 
## (Used by settings.route_auto.tcl, settings.route_opt.tcl, route_auto.tcl, and route_opt.tcl)
##########################################################################################
set ROUTE_AUTO_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during route_auto step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set ROUTE_AUTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created suring route_auto; default "" which means no user prefix
set TCL_USER_ROUTE_AUTO_PRE_SCRIPT 	"" ;# An optional Tcl file for route_auto.tcl to be sourced before route_auto.
set TCL_USER_ROUTE_AUTO_SCRIPT 		"" ;# An optional Tcl file for route_auto.tcl to replace pre-existing routing commands.
set TCL_USER_ROUTE_AUTO_POST_SCRIPT 	"" ;# An optional Tcl file for route_auto.tcl to be sourced after route_auto.
set ROUTE_OPT_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during route_opt step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set ROUTE_OPT_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created during route_opt; default "" which means no user prefix
set TCL_USER_ROUTE_OPT_PRE_SCRIPT 	"" ;# An optional Tcl file for route_opt.tcl to be sourced before route_opt.
set TCL_USER_ROUTE_OPT_SCRIPT 		"" ;# An optional Tcl file for route_opt.tcl to replace pre-existing route_opt commands.
set TCL_USER_ROUTE_OPT_POST_SCRIPT 	"" ;# An optional Tcl file for route_opt.tcl to be sourced after route_opt.
set CLOCK_OPT_GLOBAL_ROUTE_OPT		false ;# false|true; tool default false; optional in RM; 
;# enables Global Route Based Optimization by setting clock_opt.flow.enable_global_route_opt 
;# and route_opt.flow.enable_power to true, sources routing settings, and runs clock_opt -from global_route_opt;
;# this feature is added to route_auto.tcl; if enabled, it replaces route_global command;
set ROUTE_AUTO_USE_SINGLE_COMMAND	false ;# false|true; runs route_auto command instead of atomic commands (route_global+route_track+route_detail with update_timing in between)
set REDUNDANT_VIA_INSERTION		false ;# false|true; tool default false; optional in RM; enables redundant via insertion for post-route;
;# if you choose ESTABLISHED for TECHNOLOGY_NODE on RMgen download page,
;# RM is set up to run concurrent redundant via insertion during route_auto and route_opt
;# otherwise, RM is set up to reserve space and run standalone add_redundant_vias after route_auto and route_opt  
set TCL_USER_REDUNDANT_VIA_MAPPING_FILE "" ;# ICC-II via mapping file required for redundant via insertion; 
;# the file should include add_via_mapping commands.   
set TCL_USER_ICC_REDUNDANT_VIA_MAPPING_FILE "" ;# ICC style via mapping file required for redundant via insertion; 
;# the file should include define_zrt_redundant_vias commands.
;# This variable is mutually exclusive with TCL_USER_REDUNDANT_VIA_MAPPING_FILE
set ROUTE_AUTO_ANTENNA_FIXING		false ;# false|true; tool default false; optional in RM;
;# set true to enable route.detail.hop_layers_to_fix_antenna and source TCL_ANTENNA_RULE_FILE in route_auto.tcl 
;# to fix Antenna violations.
set TCL_ANTENNA_RULE_FILE	""	;# Antenna rule file; required if ROUTE_AUTO_ANTENNA_FIXING is set to true.
set ROUTE_AUTO_CREATE_SHIELDS 		"none" ;# none|before_route_auto|after_route_auto; default is none; optional in RM;
;# choose to create shields before or after route_auto; all nets with shielding rules will be shielded	
set ROUTE_OPT_PT_DELAY_CALCULATION_WITH_PBA false ;# Default false; sets time.pba_optimization_mode to path to enable PBA during second route_opt;
set ROUTE_OPT_STARRC_CONFIG_FILE ""	;# Specify the configuration file for StarRC in-design extraction for the second route_opt in route_opt.tcl;
;# required; refer to templates/route_opt.starrc_config_example.txt as an example
set ROUTE_OPT_RESHIELD 			"after_route_opt" ;# none|after_route_opt|incremental; default is after_route_opt; 
;# set after_route_opt to reshield nets after route_opt is done with create_shield command; 
;# set incremental to trigger reshield during all route_opt eco route sessions with an app option; 
;# note that ROUTE_OPT_RESHIELD only works if ROUTE_AUTO_CREATE_SHIELDS is set to a value other than none
set ROUTE_OPT_CTO 			"auto" ;# auto|always_on|always_off; tool default auto; RM default auto;
;# sets route_opt.flow.enable_ccd_clock_drc_fixing to the specified value for clock DRC fixing in route_opt;
;# Note: this feature affects both CCD and non-CCD route_opt;
;# if CCD is enabled, with auto, route_opt will enable the feature; set it to always_off if you want it disabled.
;# if CCD is not enabled, with auto, this feature won't be enabled; set it to always_on to enable the feature.
## The following 6 ROUTE_OPT_ECO_OPT* variables are for ECO fusion (eco_opt command) in route_opt.tcl
#  Note that once ROUTE_OPT_ECO_OPT_PT_PATH is specified, ECO fusion is enabled and the third route_opt will be skipped.
set ROUTE_OPT_ECO_OPT_PT_PATH		"" ;# Required by eco_opt; specify the path to pt_shell; for example: /u/mgr/bin/pt_shell
;# if specified, eco_opt
set ROUTE_OPT_ECO_OPT_DB_PATH		"" ;# Optional; specify the paths to .db files of the reference libraries for PT (if not already in your search path)
;# For eco_opt, PT needs to read db. 
set ROUTE_OPT_ECO_OPT_TYPE		"" ;# Optional; eco_opt fixing type; timing|setup|hold|drc|leakage_power|dynamic_power|total_power|buffer_removal
;# if not specified, works on all types
set ROUTE_OPT_ECO_OPT_STARRC_CONFIG_FILE "" ;# Optional; specify the configuration file for StarRC in-design extraction
set ROUTE_OPT_ECO_OPT_WORK_DIR		"" ;# Optional; specify the working directory for eco_opt where PT files and logs are generated;
;# if not specified, tool will automatically generate one
set ROUTE_OPT_ECO_OPT_PRE_LINK_SCRIPT	"" ;# Optional; specify the file that contains custom PT script, which is executed before linking in PrimeTime;
;# use PT commands that do not require the current design
set ROUTE_OPT_ECO_OPT_POST_LINK_SCRIPT	"" ;# Optional; specify the file that contains custom PT script, which is executed after linking in PrimeTime;
;# use PT commands that require the current design
########################################################################################## 
## Variables for chip finishing related settings (Used by chip_finish.tcl)
##########################################################################################
set CHIP_FINISH_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during chip_finish step.
;# once set, the list of active scenarios is saved and carried over to subsequent steps.
set TCL_USER_CHIP_FINISH_PRE_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced before filler cell insertion.
set TCL_USER_CHIP_FINISH_POST_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced after metal fill insertion.
## Std cell filler and decap cells used by chip_finish step and post PT-ECO refill in pt_eco step
set CHIP_FINISH_METAL_FILLER_PREFIX 	"" ;# A string to specify the prefix for metal filler (decap) cells.
set CHIP_FINISH_NON_METAL_FILLER_PREFIX $CHIP_FINISH_METAL_FILLER_PREFIX ;# A string to specify the prefix for non-metal fillers.
set CHIP_FINISH_METAL_FILLER_LIB_CELL_LIST "" ;# A list of metal filler (decap) lib cells, including the library name, for ex, 
;# Example: "hvt/DCAP_HVT lvt/DCAP_LVT". Recommended to specify decaps from largest to smallest.
set CHIP_FINISH_NON_METAL_FILLER_LIB_CELL_LIST "" ;# A list of non-metal filler lib cells, including the library name, for ex,
;# Example: hvt/FILL_HVT lvt/FILL_LVT. Recommended to specify them from largest to smallest.
## Signal EM
set CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT "ITF" ;# Specify signal EM constraint format: ITF | ALF; string is uppercase and ITF is default
set CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FILE "" ;# A constraint file which contains signal electromigration constraints;
;# specify an ITF file if CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT is set to ITF, and specify an
;# ALF file if CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT is set to ALF;
;# required for signal EM analysis and fixing to be enabled
set CHIP_FINISH_SIGNAL_EM_SAIF 		"" ;# An optional SAIF file for the signal EM analysis.
set CHIP_FINISH_SIGNAL_EM_SCENARIO 	"" ;# Specify an active scenario which is enabled for setup and hold analysis;
;# Required for signal EM analysis and fixing to proceed.
set CHIP_FINISH_SIGNAL_EM_FIXING 	false ;# Enable signal EM fixing; false | true; false is default
########################################################################################## 
## Variables for ICV in-design related settings (used by icv_in_design.tcl)
##########################################################################################
set ICV_IN_DESIGN_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during icv_in_design step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_ICV_IN_DESIGN_PRE_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced before signoff_check_drc.
set TCL_USER_ICV_IN_DESIGN_POST_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced after second signoff_check_drc.
## signoff_check_drc specific variables
set ICV_IN_DESIGN_DRC_CHECK_RUNSET 	"" ;# The foundry runset for ICV used by signoff_check_drc
set ICV_IN_DESIGN_DRC_CHECK_RUNDIR 	"z_check_drc" 
;# The working directory for the signoff_check_drc before signoff_fix_drc;
;# The directory that contains the initial DRC error database for signoff_fix_drc.
## singoff_fix_drc specific variables
set ICV_IN_DESIGN_ADR 			true ;# true|false; true enables signoff_fix_drc in addition to signoff_check_drc; default is true
set ICV_IN_DESIGN_ADR_RUNDIR 		"z_adr"	;# The working directory for signoff_fix_drc; only takes effect if ICV_IN_DESIGN_ADR is true
set ICV_IN_DESIGN_POST_ADR_RUNDIR 	"z_post_adr" ;# The working directory for signoff_check_drc after signoff_fix_drc is done; 
;# only takes effect if ICV_IN_DESIGN_ADR is true 
set ICV_IN_DESIGN_ADR_DPT_RULES 	"" ;# Specify your DPT rules for signoff_fix_drc fixing; only takes effect if ICV_IN_DESIGN_ADR is true
set ICV_IN_DESIGN_ADR_DPT_RUNDIR	"z_adr_with_dpt" ;# The working directory for signoff_check_drc with DPT rule fixing;
;# only takes effect if ICV_IN_DESIGN_ADR_DPT_RULES (DPR rules) is specified
set ICV_IN_DESIGN_POST_ADR_DPT_RUNDIR	"z_post_adr_with_dpt" ;# The working directory for signoff_check_drc after DPT rule fixing is done;
;# only takes effect if ICV_IN_DESIGN_ADR_DPT_RULES (DPR rules) is specified
## Metal fill specific variables
set ICV_IN_DESIGN_METAL_FILL 		false ;# Default false; set it to true to enable the metal fill creation feature.
set ICV_IN_DESIGN_METAL_FILL_RUNDIR	"z_icvFill" ;# The working directory for signoff_create_metal_fill. Optional. Default is z_icvFill.
set ICV_IN_DESIGN_METAL_FILL_TIMING_DRIVEN_THRESHOLD "" 
;# Specify the threshold for timing-driven metal fill.
;# If not specified, timing-driven is not enabled.
;# If specified, "-timing_preserve_setup_slack_threshold" option is added.
set ICV_IN_DESIGN_METAL_FILL_TRACK_BASED "off" ;# off | <a technology node> | generic; used for -track_fill option of signoff_create_metal_fill
;# for non-track-based : specify off 
;# for track-based : specify either a node (refer to man page) or generic 
set ICV_IN_DESIGN_METAL_FILL_RUNSET	"" ;# Specify the foundry runset for signoff_create_metal_fill command;
;# required only by non track-based metal fill (ICV_IN_DESIGN_METAL_FILL_TRACK_BASED set to off).
set ICV_IN_DESIGN_POST_METAL_FILL_RUNDIR "z_MFILL_after" 
;# The working directory for the signoff_check_drc after signoff_create_metal_fill is completed;
;# only takes effect if ICV_IN_DESIGN_METAL_FILL is true
set ICV_IN_DESIGN_METAL_FILL_TRACK_BASED_PARAMETER_FILE "auto" ;# auto | <a parameter file>; default is auto;
;# this variable is only for track-based metal fill;
;# specify auto to use ICC-II auto generated track_fill_params.rh file or your own paramter file.
########################################################################################## 
## Variables for settings related to write data (used by write_data.tcl)
##########################################################################################
## write_gds related
set WRITE_GDS_LAYER_MAP_FILE 		"" ;# A layer map file which provides a mapping between the tool and GDS layers
set WRITE_OASIS_LAYER_MAP_FILE 		"" ;# A layer map file which provides a mapping between the tool and OASIS layers
########################################################################################## 
## Variables for Functional ECO related settings (used by functional_eco.tcl)
##########################################################################################
set FUNCTIONAL_ECO_ACTIVE_SCENARIO_LIST	"" ;# Optional; a subset of scenarios to be made active during the step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_FUNCTIONAL_ECO_PRE_SCRIPT	"" ;# An optional Tcl file to be sourced before ECO operations.
set TCL_USER_FUNCTIONAL_ECO_POST_SCRIPT	"" ;# An optional Tcl file to be sourced after route_eco.
set FUNCTIONAL_ECO_DISPLACEMENT_THRESHOLD "10" ;# A float to specify the maximum displacement threshold value for 
;# place_eco_cells -eco_changed_cells -legalize_mode minimum_physical_impact -displacement_threshold;
set FUNCTIONAL_ECO_VERILOG_FILE		"" ;# Required; a verilog file to be 
set FUNCTIONAL_ECO_MODE			"default" ;# Specify the preferred flow; default|freeze_silicon
;# default: sources $FUNCTIONAL_ECO_CHANGE_FILE and place_eco_cells in MPI mode
;# freeze_silicon: add_spare_cells, place_eco_cells, sources $FUNCTIONAL_ECO_CHANGE_FILE, and place_freeze_silicon
########################################################################################## 
## Variables for PT ECO related settings (used by pt_eco.tcl/pt_eco_incremental.tcl)
##########################################################################################
## The following variables apply to both pt_eco.tcl (classic PT-ECO flow) and pt_eco_incremental.tcl (Galaxy incremental ECO flow)
set PT_ECO_ACTIVE_SCENARIO_LIST 	"" ;# Optional; a subset of scenarios to be made active during the step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_PT_ECO_PRE_SCRIPT 		"" ;# An optional Tcl file to be sourced before ECO operations.
set TCL_USER_PT_ECO_POST_SCRIPT 	"" ;# An optional Tcl file to be sourced after route_eco.
set PT_ECO_DISPLACEMENT_THRESHOLD 	"10" ;# A float to specify the maximum displacement threshold value for 
;# place_eco_cells -eco_changed_cells -legalize_mode minimum_physical_impact -displacement_threshold;
## The following variables only apply to pt_eco.tcl (classic PT-ECO flow)
set PT_ECO_CHANGE_FILE 			"" ;# Required; an ECO guidance file generated by the PT-SI write_changes command,
;# as an input to the pt_eco.tcl
set PT_ECO_MODE				"default" ;# Specify the preferred flow for the PT-ECO run; default|freeze_silicon
;# default: sources $PT_ECO_CHANGE_FILE and place_eco_cells in MPI mode
;# freeze_silicon: add_spare_cells, place_eco_cells, sources $PT_ECO_CHANGE_FILE, and place_freeze_silicon
########################################################################################## 
## Variables for Redhawk in-design related settings 
## (used by redhawk_in_design_pnr.tcl; SNPS_INDESIGN_RH_RAIL license required)
##########################################################################################
set REDHAWK_DIR 			"" ;# Specify the path to REDHAWK executable; required 
set REDHAWK_PAD_FILE 			"" ;# Default is top level pins.
set REDHAWK_ANALYSIS_NETS 		"" ;# Required. Specify the list of power and ground nets in pairs and in separate lines for the analysis;
;# for example, "VDD1 VSS1 VDD2 VSS2 VDD3 VSS3", where VDD* are power nets and VSS* are ground nets.
set REDHAWK_TECH_FILE 			"" ;# Required. Apache Technology File
set REDHAWK_MACROS 			"" ;# Optional. List of Macro names and macro directories in pairs and in separate lines;
;# for example, "macro1_name macro1_directory 
;#		    macro2_name macro2_directory 
;#		    macro3_name macro3_directory"
set REDHAWK_SWITCH_MODEL_FILES 		"" ;# Optional. List of switch model files;
;# for example: "switch_model_file1 
;#               switch_model_file2 
;#		    switch_model_file3"
set REDHAWK_LIB_FILES 			"" ;# Required. List of .lib files in separate lines.
;# for example: "/home/lib_1.lib 
;#               /home/lib_2.lib
;#               /home/lib_3.lib"
set REDHAWK_APL_FILES			"" ;# Required for dynamic analysis.  List of apl files in separate lines.
;# for example: "x.cdev cdev
;#               x.current current
;#               y.cdev cdev
;#               y.current current"
set REDHAWK_EXTRA_GSR 			"" ;# Optional. Provide a file with custom Redhawk settings.
set REDHAWK_ANALYSIS 			"" ;# Required. Specify of the analyses below:
;# For Static analysis: "static"
;# For Vector-based Dynamic analysis: "dynamic_vcd"
;# For Vectorless Dynamic analysis: "dynamic_vectorless"
;# For Effective Resistance analysis: "effective_resistance"
;# For Minimum path resistance analysis: "min_path_resistance"
;# For Integrity Check: "check_missing_via"
set REDHAWK_OUTPUT_REPORT 		"" ;# Optional. Specify a file name to have the output report produced:
;# For Static or dynamic analysis: the effective voltage drop is reported
;# For Effective Resistance analysis: the effective resistance is reported
;# For Minimum path resistance analysis: the minimum path resistance is reported
;# For Integrity Check: the missing vias are reported
set REDHAWK_EM_ANALYSIS 	   	false ;# Optional. Set to true if EM analysis to be performed with static or dynamic analysis.
set REDHAWK_EM_REPORT 			"" ;# Optional. Specify a file name to have the EM output report produced.
set REDHAWK_SCRIPT_FILE 		"" ;# Optional. Specify a file name for using Redhawk standalone run tcl file.
set REDHAWK_SWITCHING_ACTIVITY_FILE 	"" ;# Required for vector-based dynamic analysis.  Format is as follows:
;# {file_format [file_name] [strip_path]}
set REDHAWK_FIX_MISSING_VIAS       	false ;# Optional. Set to true to enable inserting vias to missing via locations after the check_missing_via flow is run.
set REDHAWK_MISSING_VIA_POS_THRESHOLD	"" ;# Optional. Set to positive voltage between two overlapped layers for filtering purpose.  Default is no filtering.
set REDHAWK_RAIL_DATABASE               RAIL_DATABASE  ; #Optional. Set ICC2 Redhawk Fusion output directory.
set REDHAWK_PGA_POWER_NET               "" ; #Required.  Set one power net for PGA.
set REDHAWK_PGA_GROUND_NET              "" ; #Required.  Set one ground net for PGA
set REDHAWK_PGA_NODE                    "" ; #Required. Set the technology node such as tsmc16.
set REDHAWK_PGA_ICV_DIR                 "" ; #Required. Set the path to the ICV binary.  Example: /global/apps/icv_2018.06
##########################################################################################
## System Variables and Settings (there's no need to change them)
##########################################################################################
## Reporting 
set REPORT_QOR				true ;# true|false; RM default true; runs various reporting commands at end of each step;
;# reporting commands vary by stage; set it to false to skip reporting
set REPORT_QOR_REPORT_POWER		true ;# true|false; RM default true;
;# set it to false to skip report_power and report_clock_qor -type power during reporting
set REPORT_QOR_REPORT_CONGESTION	true ;# true|false; RM default reports congestion with "route_global -congestion_map_only true"
;# at the end of preroute steps; set it to false to skip.
set search_path [list ./rm_icc2_pnr_scripts ./rm_setup ./templates $REDHAWK_SEARCH_PATH]
lappend search_path .
if {$synopsys_program_name == "icc2_shell"} {
	set_host_options -max_cores 8

	## Enable on-disk operation for copy_block to save block to disk right away
	set_app_option -name design.on_disk_operation -value true ;# default false and global-scoped
}
set sh_continue_on_error true
## Label names (while $DESIGN_NAME is the block name)
set INIT_DESIGN_BLOCK_NAME 		"init_design" 			;# Label name to be used when saving a block in init_design.tcl
set PLACE_OPT_BLOCK_NAME 		"place_opt" 			;# Label name to be used when saving a block in place_opt.tcl
set CLOCK_OPT_CTS_BLOCK_NAME 		"clock_opt_cts" 		;# Label name to be used when saving a block in clock_opt_cts.tcl
set CLOCK_OPT_OPTO_BLOCK_NAME 		"clock_opt_opto" 		;# Label name to be used when saving a block in clock_opt_opto.tcl
set ROUTE_AUTO_BLOCK_NAME 		"route_auto" 			;# Label name to be used when saving a block in route_auto.tcl
set ROUTE_OPT_BLOCK_NAME 		"route_opt" 			;# Label name to be used when saving a block in route_opt.tcl
set CHIP_FINISH_BLOCK_NAME 		"chip_finish" 			;# Label name to be used when saving a block in chip_finish.tcl
set ICV_IN_DESIGN_BLOCK_NAME 		"icv_in_design" 		;# Label name to be used when saving a block in icv_in_design.tcl
set WRITE_DATA_FROM_BLOCK_NAME 		$ICV_IN_DESIGN_BLOCK_NAME 	;# Label name of the source block in write_data.tcl;
set WRITE_DATA_BLOCK_NAME 		"write_data" 			;# Label name to be used when saving a block in write_data.tcl
;# default is ICV_IN_DESIGN_BLOCK_NAME
set FUNCTIONAL_ECO_FROM_BLOCK_NAME	$ROUTE_OPT_BLOCK_NAME 		;# Label name of the source block in functional_eco.tcl;
;# default is ROUTE_OPT_BLOCK_NAME
set FUNCTIONAL_ECO_BLOCK_NAME		"functional_eco"		;# Label name to be used when saving a block in functional_eco.tcl
set PT_ECO_FROM_BLOCK_NAME 		$ROUTE_OPT_BLOCK_NAME 		;# Label name of the source block in pt_eco.tcl;
;# default is ROUTE_OPT_BLOCK_NAME
set PT_ECO_BLOCK_NAME 			"pt_eco" 			;# Label name to be used when saving a block in pt_eco.tcl
set PT_ECO_INCREMENTAL_FROM_BLOCK_NAME 	$ROUTE_OPT_BLOCK_NAME 		;# Label name of the source block in pt_eco_incremental_1.tcl;
;# default is ROUTE_OPT_BLOCK_NAME; specify a different name if needed
set PT_ECO_INCREMENTAL_1_BLOCK_NAME 	"pt_eco_incremental_1" 		;# Label name to be used when saving a block in pt_eco_incremental_1.tcl
set PT_ECO_INCREMENTAL_2_BLOCK_NAME 	"pt_eco_incremental_2" 		;# Label name to be used when saving a block in pt_eco_incremental_2.tcl
set REDHAWK_IN_DESIGN_PNR_FROM_BLOCK_NAME $INIT_DESIGN_BLOCK_NAME	;# Label name of the starting block for redhawk_in_design_pnr.tcl;
;# default is INIT_DESIGN_BLOCK_NAME
## Directories
set OUTPUTS_DIR	"./outputs_icc2"	;# Directory to write output data files; mainly used by write_data.tcl
set REPORTS_DIR	"./rpts_icc2"		;# Directory to write reports; mainly used by report_qor.tcl
if !{[file exists $OUTPUTS_DIR]} {file mkdir $OUTPUTS_DIR} ;# do not change this line or directory may not be created properly
if !{[file exists $REPORTS_DIR]} {file mkdir $REPORTS_DIR} ;# do not change this line or directory may not be created properly
##########################################################################################
## Hierarchical PNR Variables (used by hierarchical PNR implementation)
##########################################################################################
## For designs where the blocks are bound to abstracts
set SUB_BLOCK_REFS                   	[list ] ;# If ABSTRACT_TYPE_FOR_MPH_BLOCKS == flattened , specify design names of the immediate child blocks
;# If ABSTRACT_TYPE_FOR_MPH_BLOCKS == nested , specify design names of the physical blocks in all lower levels of physical hierarchy
;# Include the blocks that will be bound to abstracts
set USE_ABSTRACTS_FOR_BLOCKS        	[list ] ;# design names of the physical blocks in the next lower level that will be bound to abstracts
## By default, abstracts created after icv_in_design step of lower-level are used to implement the current level
## Update the following variables if you want to use abstracts created after any other step 
set BLOCK_ABSTRACT_FOR_PLACE_OPT 	"$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_PLACE_OPT label for place_opt
set BLOCK_ABSTRACT_FOR_CLOCK_OPT_CTS    "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CLOCK_OPT_CTS label for clock_opt_cts
set BLOCK_ABSTRACT_FOR_CLOCK_OPT_OPTO   "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CLOCK_OPT_OPTO label for clock_opt_opto
set BLOCK_ABSTRACT_FOR_ROUTE_AUTO       "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ROUTE_AUTO label for route_auto
set BLOCK_ABSTRACT_FOR_ROUTE_OPT        "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ROUTE_OPT label for route_opt
set BLOCK_ABSTRACT_FOR_CHIP_FINISH      "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CHIP_FINISH for chip_finish
set BLOCK_ABSTRACT_FOR_ICV_IN_DESIGN    "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ICV_IN_DESIGN label for icv_in_design
set USE_ABSTRACTS_FOR_POWER_ANALYSIS 	false ;# Default false; false|true;
;# sets app option abstract.annotate_power that annotates power information in the abstracts
;# set this to true to perform power analysis inside subblocks modeled as abstracts
set USE_ABSTRACTS_FOR_SIGNAL_EM_ANALYSIS false ;# Default false; false|true;
;# sets app option abstract.enable_signal_em_analysis 
;# set this to true to perform signal em analysis inside abstracts
set ABSTRACT_TYPE_FOR_MPH_BLOCKS "flattened" ; # "nested | flattened", Default nested. Specifies the type of abstract to be created for MPH blocks (blocks with more than 1 level of physical hierarchy)
;# Allowed values are nested and flattened. 
;# when this variable is set to nested (default), preserve_block_instances option of create_abstract command is set to true (default value)
;# when this variable is set to flattened , preserve_block_instances option of create_abstract command is set to false
set CHECK_HIER_TIMING_CONSTRAINTS_CONSISTENCY true ;# Determines whether the consistency of top and block timing constraints is checked during the check_design command
;# The variable in turn sets the application option abstract.check_constraints_consistency to true
########################################################################################## 
## Hierarchical PNR Variables for clock_opt_cts related settings (used by clock_opt_cts.tcl)
##########################################################################################
set PROMOTE_CLOCK_BALANCE_POINTS	false ;# Default false. When implementing intermediate and top levels of physical hierarchy,
;# set this variable to true to promote clock balance points from sub-blocks.
;# Leave this variable to its default value, if the needed clock balance points for the pins
;# inside sub-blocks are applied from the top-level itself.
########################################################################################## 
## Hierarchical PNR Variables for designs where some of the blocks are bound to ETMs
##########################################################################################
set WRITE_DATA_FOR_ETM_GENERATION       false ;# Default false. Set it to true, for writing out required design data for ETM Generation in PrimeTime 
set WRITE_DATA_FOR_ETM_BLOCK_NAME       $ICV_IN_DESIGN_BLOCK_NAME ;# Name of the starting block for the write_data_for_etm step
## ICC2-RM provides additional files (flavors) to override RM default settings for high connectivity, run time and area/power focused designs.
#  These files are under rm_icc2_pnr_scripts/ :  
#  flavor.high_connectivity_high_congestion_focused.tcl, flavor.area_power_focused.tcl and flavor.run_time_focused.tcl
#  You can use the ADDITIONAL_FLAVOR variable to control whether to use these flavors.
set ADDITIONAL_FLAVOR "" 	;# default unspecified; if unspecified, runs RM default flow that works/balances all PPA
;# set it to high_connectivity_high_congestion for high connectivity design styles with heavy congestions
;# set it to area_power for extra area and power optimizations
;# set it to run_time if run time is the primary concern
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_setup/icc2_pnr_setup.tcl

set REPORT_PREFIX $CLOCK_OPT_OPTO_BLOCK_NAME
clock_opt_opto
open_lib $DESIGN_LIBRARY
Information: Loading library file '/afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/CORTEXM0DS' (FILE-007)
Information: Loading library file '/afs/eos.ncsu.edu/lockers/research/ece/wdavis/tech/ece720/Nangate_15nm_OCL_ICC2_LibPrep_v2014_06/icc2_cell_lib/NanGate_15nm_OCL.ndm' (FILE-007)
{CORTEXM0DS}
copy_block -from ${DESIGN_NAME}/${CLOCK_OPT_CTS_BLOCK_NAME} -to ${DESIGN_NAME}/${CLOCK_OPT_OPTO_BLOCK_NAME}
Information: User units loaded from library 'NanGate_15nm_OCL' (LNK-040)
Information: Saving block 'CORTEXM0DS:CORTEXM0DS/clock_opt_opto.design'
{CORTEXM0DS:CORTEXM0DS/clock_opt_opto.design}
current_block ${DESIGN_NAME}/${CLOCK_OPT_OPTO_BLOCK_NAME}
{CORTEXM0DS:CORTEXM0DS/clock_opt_opto.design}
link_block
Using libraries: CORTEXM0DS NanGate_15nm_OCL
Visiting block CORTEXM0DS:CORTEXM0DS/clock_opt_opto.design
Design 'CORTEXM0DS' was successfully linked.
1
## The following only applies to hierarchical designs
## Swap abstracts if abstracts specified for clock_opt_cts and clock_opt_opto are different
if {$DESIGN_STYLE == "hier"} {
	if {$USE_ABSTRACTS_FOR_BLOCKS != "" && ($BLOCK_ABSTRACT_FOR_CLOCK_OPT_OPTO != $BLOCK_ABSTRACT_FOR_CLOCK_OPT_CTS)} {
		puts "RM-info: Swapping from $BLOCK_ABSTRACT_FOR_CLOCK_OPT_CTS to $BLOCK_ABSTRACT_FOR_CLOCK_OPT_OPTO abstracts for all blocks."
		change_abstract -references $USE_ABSTRACTS_FOR_BLOCKS -label $BLOCK_ABSTRACT_FOR_CLOCK_OPT_OPTO
		report_abstracts
	}
}
if {$CLOCK_OPT_OPTO_ACTIVE_SCENARIO_LIST != ""} {
	set_scenario_status -active false [get_scenarios -filter active]
	set_scenario_status -active true $CLOCK_OPT_OPTO_ACTIVE_SCENARIO_LIST

        ## Propagate clocks and compute IO latencies for modes or corners which are not active during clock_opt_cts step
        synthesize_clock_trees -propagate_only
        compute_clock_latency
}
source -echo settings.clock_opt_opto.tcl ;# step specific settings
puts "RM-info: Running script [info script]\n"
RM-info: Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.clock_opt_opto.tcl

##########################################################################################
# Tool: IC Compiler II
# Script: settings.clock_opt_opto.tcl 
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
## Prefix
if {$PLACE_OPT_USER_INSTANCE_NAME_PREFIX != ""} {
	set_app_options -name opt.common.user_instance_name_prefix -value $CLOCK_OPT_OPTO_USER_INSTANCE_NAME_PREFIX
	set_app_options -name cts.common.user_instance_name_prefix -value ${CLOCK_OPT_OPTO_USER_INSTANCE_NAME_PREFIX}_cts
}
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.clock_opt_opto.tcl

source -echo settings.non_persistent.tcl ;# non-persistent settings to be re-applied in each session
puts "RM-info: Running script [info script]\n"
RM-info: Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.non_persistent.tcl

##########################################################################################
# Script: settings.non_persistent.tcl
# Description : Settings that need to be re-applied in each new ICC-II session are incldued below.
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
####################################
## Timer 
####################################
## set_app_options -name time.enable_preset_clear_arcs -value true ;# tool default false, global-scoped
####################################
## Keepout margin (lib cell based) 
####################################
## Lib cell based keepout margin is not persistent in the current release and must be re-applied in new ICC-II seccions.
#  Example : create_keepout_margin -outer {5 5 5 5} [get_lib_cells */lib_cell_name]
####################################
## set_threshold_voltage_group_type 
####################################
## Set your threshold_voltage_group attributes. These are persistent and can be simply defined in settings.place_opt.tcl. 
#  Listed here for your reference. For example:
#  	define_user_attribute -type string -class lib_cell threshold_voltage_group
#  	set_attribute -quiet [get_lib_cells -quiet */*LVT] threshold_voltage_group LVt
#  	set_attribute -quiet [get_lib_cells -quiet */*RVT] threshold_voltage_group RVt
#  	set_attribute -quiet [get_lib_cells -quiet */*HVT] threshold_voltage_group HVt
## set_threshold_voltage_group_type is not persistent and should be defined here:
#  	set_threshold_voltage_group_type -type low_vt LVt
#  	set_threshold_voltage_group_type -type normal_vt RVt
#  	set_threshold_voltage_group_type -type high_vt HVt
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.non_persistent.tcl

##########################################################################################
## Pre-opto customizations
##########################################################################################
if {[file exists [which $TCL_USER_CLOCK_OPT_OPTO_PRE_SCRIPT]]} {
	puts "RM-info: Sourcing [which $TCL_USER_CLOCK_OPT_OPTO_PRE_SCRIPT]"
	source -echo $TCL_USER_CLOCK_OPT_OPTO_PRE_SCRIPT
} elseif {$TCL_USER_CLOCK_OPT_OPTO_PRE_SCRIPT != ""} {
	puts "RM-error: TCL_USER_CLOCK_OPT_OPTO_PRE_SCRIPT($TCL_USER_CLOCK_OPT_OPTO_PRE_SCRIPT) is invalid. Please correct it."
}
redirect -tee -file ${REPORTS_DIR}/${REPORT_PREFIX}.report_app_options.start {report_app_options -non_default *}
****************************************
Report : app_option
           -non_default
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:30:03 2019
****************************************
Name                                         Type       Value       User-default System-default Scope      Status     Source
-------------------------------------------- ---------- ----------- ------------ -------------- ---------- ---------- ----------------------------------------------------------------------------------------------------
ccd.post_route_buffer_removal                bool       true        --           false          block      normal     
design.on_disk_operation                     bool       true        true         false          global     normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_setup/icc2_pnr_setup.tcl:552
extract.enable_coupling_cap                  bool       true        --           false          block      normal     
opt.area.effort                              enum       high        {}           low            block      normal     
opt.common.advanced_logic_restructuring_mode enum       area_timing {}           none           block      normal     
opt.common.buffer_area_effort                enum       ultra       {}           low            block      normal     
opt.common.use_route_aware_estimation        enum       true        {}           false          block      normal     
opt.port.eliminate_verilog_assign            bool       true        --           false          block      normal     
opt.power.effort                             enum       high        {}           low            block      normal     
opt.power.mode                               enum       total       {}           none           block      normal     
opt.timing.effort                            enum       high        {}           low            block      normal     
place_opt.final_place.effort                 enum       high        {}           medium         block      normal     
place_opt.initial_drc.global_route_based     enum       1           {}           false          block      normal     
place_opt.place.congestion_effort            enum       high        {}           medium         block      normal     
route.detail.eco_max_number_of_iterations    integer    10          --           -1             block      normal     
route.detail.timing_driven                   bool       true        --           false          block      normal     
route.global.timing_driven                   bool       true        --           false          block      normal     
route.track.crosstalk_driven                 bool       true        --           false          block      normal     
route.track.timing_driven                    bool       true        --           false          block      normal     
time.enable_clock_to_data_analysis           bool       true        --           false          block      normal     
time.enable_io_path_groups                   bool       true        --           false          block      normal     
time.remove_clock_reconvergence_pessimism    bool       true        --           false          block      normal     
time.si_enable_analysis                      bool       true        --           false          block      normal     
-------------------------------------------- ---------- ----------- ------------ -------------- ---------- ---------- ----------------------------------------------------------------------------------------------------

There are additional internal differences with no available TBC source.
1
redirect -file ${REPORTS_DIR}/${REPORT_PREFIX}.report_lib_cell_purpose {report_lib_cell -objects [get_lib_cells] -column {full_name:20 valid_purposes}}
## The following only applies to designs with physical hierarchy
## Ignore the sub-blocks (bound to abstracts) internal timing paths
if {$DESIGN_STYLE == "hier" && $PHYSICAL_HIERARCHY_LEVEL != "bottom"} {
	set_timing_paths_disabled_blocks  -all_sub_blocks
}
##########################################################################################
## clock_opt final_opto flow
##########################################################################################
if {[file exists [which $TCL_USER_CLOCK_OPT_OPTO_SCRIPT]]} {
	puts "RM-info: Sourcing [which $TCL_USER_CLOCK_OPT_OPTO_SCRIPT]"
	source -echo $TCL_USER_CLOCK_OPT_OPTO_SCRIPT
} elseif {$TCL_USER_CLOCK_OPT_OPTO_SCRIPT != ""} {
	puts "RM-error: TCL_USER_CLOCK_OPT_OPTO_SCRIPT($TCL_USER_CLOCK_OPT_OPTO_SCRIPT) is invalid. Please correct it."
} else {

	puts "RM-info: Running clock_opt -from final_opto -to final_opto command"
	clock_opt -from final_opto -to final_opto

}
RM-info: Running clock_opt -from final_opto -to final_opto command
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_opto.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_opto.design (time 0s)
INFO: Leakage Power Aware Optimization Enabled
Information: RDE mode is turned on. (TIM-124)
Information: Corner mode_norm.worst_low.RCmax: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.fast.RCmin_bc: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.fast.RCmin: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.slow.RCmax: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.slow.RCmax_bc: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.worst_low.RCmax_bc: no PVT mismatches. (PVT-032)
Information: Configuring Design Fusion Restructuring for area ...
Information: Configuring Design Fusion Restructuring for timing ...
Design has RDE and GRLB - so GRLB will be disabled internally. Please run preroute optimization completely with either GRLB or with RDE
Warning: the app option 'time.si_enable_analysis' should not be set to be true in pre-route stage, enforce it to be false temporarily. (OPT-215)
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/clock_opt_opto.design'. (TIM-125)
Information: Design CORTEXM0DS has 7658 nets, 0 global routed, 265 detail routed. (NEX-024)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (76480 76800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0

Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/clock_opt_opto.design'. (TIM-125)
Information: Design CORTEXM0DS has 7658 nets, 0 global routed, 265 detail routed. (NEX-024)
Information: The RC mode used is CTO(RDE) for design 'CORTEXM0DS'. (NEX-022)
Information: Design Average RC for design CORTEXM0DS  (NEX-011)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.094168 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 44.845245 ohm/um, via_r = 3.722333 ohm/cut, c = 0.089366 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7656, routed nets = 265, across physical hierarchy nets = 0, parasitics cached nets = 7656, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     enabled
Advanced Receiver Model:                   disabled
************************************************************
npo-clock-opt command begin                   CPU:    15 s (  0.00 hr )  ELAPSE:     9 s (  0.00 hr )  MEM-PEAK:   418 MB
Information: Removed 0 routing shapes from 7463 signal nets

npo-clock-opt timing update complete          CPU:    15 s (  0.00 hr )  ELAPSE:     9 s (  0.00 hr )  MEM-PEAK:   418 MB

npo-clock-opt initial QoR
_________________________
Scenario Mapping Table
1: mode_norm.fast.RCmin
2: mode_norm.fast.RCmin_bc
3: mode_norm.slow.RCmax
4: mode_norm.worst_low.RCmax

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: HCLK
8: FEEDTHROUGH
9: REGIN
10: REGOUT

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    2   1        -          -   0.0000     0.0000      0
    2   2        -          -   0.0000     0.0000      0
    2   3        -          -   0.0000     0.0000      0
    2   4        -          -   0.0000     0.0000      0
    2   5        -          -   0.0000     0.0000      0
    2   6        -          -   0.0000     0.0000      0
    2   7        -          -  43.8294  9672.5635   1135
    2   8        -          -   0.0000     0.0000      0
    2   9        -          -   0.0000     0.0000      0
    2  10        -          -   0.0000     0.0000      0
    3   1   0.0000     0.0000        -          -      -
    3   2   0.0000     0.0000        -          -      -
    3   3   0.0000     0.0000        -          -      -
    3   4   0.0000     0.0000        -          -      -
    3   5   0.0000     0.0000        -          -      -
    3   6   0.0000     0.0000        -          -      -
    3   7   0.0000     0.0000        -          -      -
    3   8   0.0000     0.0000        -          -      -
    3   9   0.0000     0.0000        -          -      -
    3  10   0.0000     0.0000        -          -      -
    4   1   0.0000     0.0000        -          -      -
    4   2   0.0000     0.0000        -          -      -
    4   3   0.0000     0.0000        -          -      -
    4   4   0.0000     0.0000        -          -      -
    4   5   0.0000     0.0000        -          -      -
    4   6   0.0000     0.0000        -          -      -
    4   7   2.9476     3.7906        -          -      -
    4   8   0.0000     0.0000        -          -      -
    4   9   0.0000     0.0000        -          -      -
    4  10   0.0000     0.0000        -          -      -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -        -          -      -        -          -        - 40220240.0
    2   *        -          -        -      -  43.8294  9672.5488   1135        -          -        - 40220240.0
    3   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0          -
    4   *   2.9476     3.7906   3.7906      2        -          -      -        0     0.0000        0          -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   2.9476     3.7906   3.7906      2  43.8294  9672.5488   1135        0     0.0000        0 40220240.0      3010.02       7590        262       1358
--------------------------------------------------------------------------------------------------------------------

npo-clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
npo-clock-opt initial QoR Summary    2.9476     3.7906   3.7906      2  43.8294  9672.5488   1135        0        0 40220240.0      3010.02       7590
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 8 threads
npo-clock-opt initialization complete         CPU:    16 s (  0.00 hr )  ELAPSE:    10 s (  0.00 hr )  MEM-PEAK:   515 MB
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
npo-clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA       POWER       ELAPSE (hr)  MEM (MB)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (76480 76800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled

Running post-clock optimization step.
Turning on CRPR.

Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
npo-clock-opt optimization Phase 2 Iter  1          3.79        3.79      0.00        14       0.003  40220240.00           0.003       515
npo-clock-opt optimization Phase 2 Iter  2          3.79        3.79      0.00        14       0.003  40220240.00           0.003       527
npo-clock-opt optimization Phase 2 Iter  3          3.79        3.79      0.00        14       0.003  40220240.00           0.003       527

npo-clock-opt optimization Phase 3 Iter  1          3.79        3.79      0.00        14       0.003  40220240.00           0.003       527
Running post-clock timing-driven placement.
Information: Current block utilization is '0.51940', effective utilization is '0.51938'. (OPT-055)
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Current block utilization is '0.51940', effective utilization is '0.51938'. (OPT-055)
chip utilization before DTDP: 0.52
Start Timing-driven placement

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              

Printing options for 'place.coarse.*' (non-default only)
place.coarse.auto_density_control                       :	 true                
place.coarse.continue_on_missing_scandef                :	 false               
place.coarse.enhanced_auto_density_control              :	 false               
place.coarse.icg_auto_bound                             :	 false               
place.coarse.pin_density_aware                          :	 false               

Start transferring placement data.
Completed transferring placement data.
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 1918 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :	 off                 
global.export_soft_congestion_maps                      :	 false               
global.timing_driven                                    :	 false               

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MINT5
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used  143  Alloctr  144  Proc  135 
[End of Read DB] Total (MB): Used  148  Alloctr  149  Proc 2053 
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,76.74,77.57)
Number of routing layers = 13
layer M1, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT1, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT2, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT3, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT4, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT5, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MSMG1, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG2, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG3, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG4, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG5, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MG1, dir Hor, min width = 0.112, min space = 0.112 pitch = 0.224
layer MG2, dir Ver, min width = 0.112, min space = 0.112 pitch = 0.224
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  149  Alloctr  150  Proc 2118 
Net statistics:
Total number of nets     = 7658
Number of nets to route  = 7393
Number of nets with min-layer-mode soft = 36
Number of nets with min-layer-mode soft-cost-low = 36
265 nets are fully connected,
 of which 265 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    2  Alloctr    3  Proc    0 
[End of Build All Nets] Total (MB): Used  152  Alloctr  154  Proc 2118 
Average gCell capacity  0.16	 on layer (1)	 M1
Average gCell capacity  10.51	 on layer (2)	 MINT1
Average gCell capacity  9.78	 on layer (3)	 MINT2
Average gCell capacity  11.76	 on layer (4)	 MINT3
Average gCell capacity  9.78	 on layer (5)	 MINT4
Average gCell capacity  11.76	 on layer (6)	 MINT5
Average gCell capacity  5.38	 on layer (7)	 MSMG1
Average gCell capacity  0.00	 on layer (8)	 MSMG2
Average gCell capacity  0.00	 on layer (9)	 MSMG3
Average gCell capacity  0.00	 on layer (10)	 MSMG4
Average gCell capacity  0.00	 on layer (11)	 MSMG5
Average gCell capacity  0.00	 on layer (12)	 MG1
Average gCell capacity  0.00	 on layer (13)	 MG2
Average number of tracks per gCell 12.00	 on layer (1)	 M1
Average number of tracks per gCell 12.01	 on layer (2)	 MINT1
Average number of tracks per gCell 12.00	 on layer (3)	 MINT2
Average number of tracks per gCell 12.01	 on layer (4)	 MINT3
Average number of tracks per gCell 12.00	 on layer (5)	 MINT4
Average number of tracks per gCell 12.01	 on layer (6)	 MINT5
Average number of tracks per gCell 6.86	 on layer (7)	 MSMG1
Average number of tracks per gCell 6.86	 on layer (8)	 MSMG2
Average number of tracks per gCell 6.86	 on layer (9)	 MSMG3
Average number of tracks per gCell 6.86	 on layer (10)	 MSMG4
Average number of tracks per gCell 6.86	 on layer (11)	 MSMG5
Average number of tracks per gCell 3.44	 on layer (12)	 MG1
Average number of tracks per gCell 3.43	 on layer (13)	 MG2
Number of gCells = 131300
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used  154  Alloctr  156  Proc 2118 
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    5  Alloctr    6  Proc    0 
[End of Build Data] Total (MB): Used  154  Alloctr  156  Proc 2118 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  186  Alloctr  188  Proc 2118 
Information: Using 8 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Initial Routing] Total (MB): Used  191  Alloctr  193  Proc 2118 
Initial. Routing result:
Initial. Both Dirs: Overflow =   329 Max = 3 GRCs =   422 (2.09%)
Initial. H routing: Overflow =   141 Max = 3 (GRCs = 10) GRCs =   210 (2.08%)
Initial. V routing: Overflow =   187 Max = 2 (GRCs = 16) GRCs =   212 (2.10%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT1      Overflow =   141 Max = 3 (GRCs = 10) GRCs =   210 (2.08%)
Initial. MINT2      Overflow =   187 Max = 2 (GRCs = 16) GRCs =   212 (2.10%)
Initial. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 53585.54
Initial. Layer M1 wire length = 9.37
Initial. Layer MINT1 wire length = 19275.36
Initial. Layer MINT2 wire length = 22266.24
Initial. Layer MINT3 wire length = 7480.27
Initial. Layer MINT4 wire length = 4484.37
Initial. Layer MINT5 wire length = 69.94
Initial. Layer MSMG1 wire length = 0.00
Initial. Layer MSMG2 wire length = 0.00
Initial. Layer MSMG3 wire length = 0.00
Initial. Layer MSMG4 wire length = 0.00
Initial. Layer MSMG5 wire length = 0.00
Initial. Layer MG1 wire length = 0.00
Initial. Layer MG2 wire length = 0.00
Initial. Total Number of Contacts = 51102
Initial. Via V1_0 count = 24651
Initial. Via VINT1_0 count = 23178
Initial. Via VINT2_0 count = 2338
Initial. Via VINT3_0 count = 917
Initial. Via VINT4_0 count = 18
Initial. Via VINT5_0 count = 0
Initial. Via VSMG1_0 count = 0
Initial. Via VSMG2_0 count = 0
Initial. Via VSMG3_0 count = 0
Initial. Via VSMG4_0 count = 0
Initial. Via VSMG5_0 count = 0
Initial. Via VG1_0 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  191  Alloctr  193  Proc 2118 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 1 GRCs =     1 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT2      Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase1. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 53673.61
phase1. Layer M1 wire length = 9.37
phase1. Layer MINT1 wire length = 19168.31
phase1. Layer MINT2 wire length = 21810.12
phase1. Layer MINT3 wire length = 7673.51
phase1. Layer MINT4 wire length = 4942.37
phase1. Layer MINT5 wire length = 69.94
phase1. Layer MSMG1 wire length = 0.00
phase1. Layer MSMG2 wire length = 0.00
phase1. Layer MSMG3 wire length = 0.00
phase1. Layer MSMG4 wire length = 0.00
phase1. Layer MSMG5 wire length = 0.00
phase1. Layer MG1 wire length = 0.00
phase1. Layer MG2 wire length = 0.00
phase1. Total Number of Contacts = 51471
phase1. Via V1_0 count = 24653
phase1. Via VINT1_0 count = 23185
phase1. Via VINT2_0 count = 2547
phase1. Via VINT3_0 count = 1068
phase1. Via VINT4_0 count = 18
phase1. Via VINT5_0 count = 0
phase1. Via VSMG1_0 count = 0
phase1. Via VSMG2_0 count = 0
phase1. Via VSMG3_0 count = 0
phase1. Via VSMG4_0 count = 0
phase1. Via VSMG5_0 count = 0
phase1. Via VG1_0 count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used   42  Alloctr   43  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  191  Alloctr  193  Proc 2118 

Congestion utilization per direction:
Average vertical track utilization   = 19.97 %
Peak    vertical track utilization   = 88.89 %
Average horizontal track utilization = 17.79 %
Peak    horizontal track utilization = 60.61 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -2  Alloctr   -1  Proc    0 
[GR: Done] Total (MB): Used  189  Alloctr  191  Proc 2118 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[GR: Done] Stage (MB): Used  184  Alloctr  186  Proc  200 
[GR: Done] Total (MB): Used  189  Alloctr  191  Proc 2118 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Global Routing] Stage (MB): Used   31  Alloctr   31  Proc  200 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 2118 
Using per-layer congestion maps for congestion reduction.
Information: 0.00% of design has horizontal routing density above target_routing_density of 0.80.
Information: 5.89% of design has vertical routing density above target_routing_density of 0.80.
Running placement using 8 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.80, congestion_driven_max_util 0.93. (PLACE-027)
coarse place 100% done.
Information: Reducing cell density for 12.6% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.52 to 0.54. (PLACE-030)
Information: Coarse placer weighted wire length estimate = 6.01586e+07
ORB: timingScenario mode_norm.worst_low.RCmax timingCorner mode_norm.worst_low.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
ORB: Nominal = 0.005783  Design MT = inf  Target = 0.046265 (8.000 nominal)  MaxRC = 0.020135
eLpp: using low effort
Warning: turning eLpp off because no active dynamic power scenarios were found
Start transferring placement data.
Information: Automatic timing control is enabled.
DTDP placement: scenario=mode_norm.worst_low.RCmax
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/clock_opt_opto.design'. (TIM-125)
Information: Design Average RC for design CORTEXM0DS  (NEX-011)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.094168 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 44.845245 ohm/um, via_r = 3.722333 ohm/cut, c = 0.089366 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.80, congestion_driven_max_util 0.93. (PLACE-027)
coarse place 50% done.
coarse place 67% done.
coarse place 83% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 5.89128e+07
Completed Timing-driven placement, Elapsed time =   0: 0: 6 
Moved 6484 out of 7590 cells, ratio = 0.854282
Total displacement = 10861.655273(um)
Max displacement = 25.329000(um), U11483 (21.504000, 37.632000, 2) => (32.685001, 23.740000, 4)
Displacement histogram:
  0 ~  10% cells displacement <=      0.44(um)
  0 ~  20% cells displacement <=      0.71(um)
  0 ~  30% cells displacement <=      0.95(um)
  0 ~  40% cells displacement <=      1.18(um)
  0 ~  50% cells displacement <=      1.44(um)
  0 ~  60% cells displacement <=      1.72(um)
  0 ~  70% cells displacement <=      2.04(um)
  0 ~  80% cells displacement <=      2.41(um)
  0 ~  90% cells displacement <=      3.01(um)
  0 ~ 100% cells displacement <=     25.33(um)
----------------------------------------------------------------
DFT: number of valid scan chains : 1
DFT: number of failed scan chains : 0
DFT: repartition_method: physical_aware
DFT: reordering_method: timing_friendly
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/clock_opt_opto.design'. (TIM-125)
Information: Design CORTEXM0DS has 7658 nets, 0 global routed, 265 detail routed. (NEX-024)
Information: The RC mode used is CTO(RDE) for design 'CORTEXM0DS'. (NEX-022)
Information: Design Average RC for design CORTEXM0DS  (NEX-011)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.094168 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 44.845245 ohm/um, via_r = 3.722333 ohm/cut, c = 0.089366 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7656, routed nets = 265, across physical hierarchy nets = 0, parasitics cached nets = 7656, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Information: The RC mode used is CTO(RDE) for design 'CORTEXM0DS'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 11016, routed nets = 265, across physical hierarchy nets = 0, parasitics cached nets = 11016, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running DFT optimization using 8 thread(s)
DFT: pre-opt wirelength:  2516.313000
DFT: post-opt wirelength: 2176.619000
DFT: Timing on scan path is likely to be met after proper buffering.
DFT: number of valid scan chains : 1
DFT: number of failed scan chains : 0
Fixing logic constant
----------------------------------------------------------------
Running legalize_placement
Start Legalization
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 135 total shapes.
Layer MINT1: cached 0 shapes out of 407 total shapes.
Layer MINT2: cached 0 shapes out of 1236 total shapes.
Cached 4161 vias out of 21291 total vias.

Legalizing Top Level Design CORTEXM0DS ... 
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Information: Creating classic rule checker.
=====> Processed 50 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     5795.46         7590        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
	To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
	To use it, set limit_legality_checks to true.
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (2 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   7590
number of references:                50
number of site rows:                 99
number of locations attempted:   176460
number of locations failed:       22641  (12.8%)

Legality of references at locations:
24 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   704      11292      3156 ( 27.9%)       3387      1684 ( 49.7%)  SDFFSNQ_X1
  1139      17264      1761 ( 10.2%)       9681      1527 ( 15.8%)  NAND2_X1
   246       4826      1211 ( 25.1%)       3046      1108 ( 36.4%)  NAND3_X1
   247       4642      1194 ( 25.7%)       3082      1038 ( 33.7%)  NAND4_X1
   680      10880      1124 ( 10.3%)       5605       932 ( 16.6%)  NOR2_X1
   563       9110       772 (  8.5%)       4931       588 ( 11.9%)  OAI21_X1
   453       7504       759 ( 10.1%)       4386       567 ( 12.9%)  AOI21_X1
   137       2111       820 ( 38.8%)       1206       477 ( 39.6%)  SDFFRNQ_X1
   105       2032       452 ( 22.2%)       1227       415 ( 33.8%)  XOR2_X1
    76       1525       366 ( 24.0%)        958       321 ( 33.5%)  NOR3_X1

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   137       2111       820 ( 38.8%)       1206       477 ( 39.6%)  SDFFRNQ_X1
     4        104        37 ( 35.6%)         72        30 ( 41.7%)  FA_X1
    18        367       100 ( 27.2%)        172        90 ( 52.3%)  XNOR2_X1
   704      11292      3156 ( 27.9%)       3387      1684 ( 49.7%)  SDFFSNQ_X1
   246       4826      1211 ( 25.1%)       3046      1108 ( 36.4%)  NAND3_X1
   247       4642      1194 ( 25.7%)       3082      1038 ( 33.7%)  NAND4_X1
    76       1525       366 ( 24.0%)        958       321 ( 33.5%)  NOR3_X1
   105       2032       452 ( 22.2%)       1227       415 ( 33.8%)  XOR2_X1
     2         40        12 ( 30.0%)         32         6 ( 18.8%)  AND2_X2
    87       1702       380 ( 22.3%)       1112       303 ( 27.2%)  NOR4_X1

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        7326 (59033 total sites)
avg row height over cells:        0.768 um
rms cell displacement:            0.161 um ( 0.21 row height)
rms weighted cell displacement:   0.161 um ( 0.21 row height)
max cell displacement:            0.646 um ( 0.84 row height)
avg cell displacement:            0.103 um ( 0.13 row height)
avg weighted cell displacement:   0.103 um ( 0.13 row height)
number of cells moved:             6494
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U5461 (INV_X1)
  Input location: (34.049,43.384)
  Legal location: (33.536,43.776)
  Displacement:   0.646 um ( 0.84 row height)
Cell: HFSINV_7237_4073 (INV_X1)
  Input location: (34.48,53.119)
  Legal location: (34.496,53.76)
  Displacement:   0.641 um ( 0.83 row height)
Cell: U6929 (XOR2_X1)
  Input location: (58.789,43.52)
  Legal location: (58.24,43.776)
  Displacement:   0.606 um ( 0.79 row height)
Cell: U8496 (INV_X1)
  Input location: (38.282,53.463)
  Legal location: (37.76,53.76)
  Displacement:   0.601 um ( 0.78 row height)
Cell: U8672 (XOR2_X1)
  Input location: (38.753,53.575)
  Legal location: (38.208,53.76)
  Displacement:   0.576 um ( 0.75 row height)
Cell: U8993 (INV_X1)
  Input location: (66.172,38.137)
  Legal location: (65.664,38.4)
  Displacement:   0.572 um ( 0.74 row height)
Cell: U6381 (NAND2_X1)
  Input location: (60.71,29.663)
  Legal location: (60.224,29.952)
  Displacement:   0.565 um ( 0.74 row height)
Cell: U6317 (NOR2_X1)
  Input location: (59.81,31.804)
  Legal location: (60.224,31.488)
  Displacement:   0.521 um ( 0.68 row height)
Cell: U6487 (XOR2_X1)
  Input location: (58.699,38.173)
  Legal location: (58.24,38.4)
  Displacement:   0.512 um ( 0.67 row height)
Cell: U5883 (AND2_X1)
  Input location: (36.777,44.156)
  Legal location: (37.12,43.776)
  Displacement:   0.512 um ( 0.67 row height)

Completed Legalization, Elapsed time =   0: 0: 1 
Moved 6494 out of 7590 cells, ratio = 0.855599
Total displacement = 1359.623047(um)
Max displacement = 0.905000(um), U5461 (34.049000, 44.152000, 4) => (33.535999, 43.776001, 0)
Displacement histogram:
  0 ~  10% cells displacement <=      0.05(um)
  0 ~  20% cells displacement <=      0.08(um)
  0 ~  30% cells displacement <=      0.11(um)
  0 ~  40% cells displacement <=      0.15(um)
  0 ~  50% cells displacement <=      0.19(um)
  0 ~  60% cells displacement <=      0.23(um)
  0 ~  70% cells displacement <=      0.28(um)
  0 ~  80% cells displacement <=      0.33(um)
  0 ~  90% cells displacement <=      0.40(um)
  0 ~ 100% cells displacement <=      0.91(um)
Information: The net parasitics of block CORTEXM0DS are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/clock_opt_opto.design'. (TIM-125)
Information: Design CORTEXM0DS has 7658 nets, 0 global routed, 265 detail routed. (NEX-024)
Information: The RC mode used is CTO(RDE) for design 'CORTEXM0DS'. (NEX-022)
Information: Design Average RC for design CORTEXM0DS  (NEX-011)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.094168 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 44.845245 ohm/um, via_r = 3.722333 ohm/cut, c = 0.089366 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7656, routed nets = 265, across physical hierarchy nets = 0, parasitics cached nets = 7656, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Done with post-clock timing-driven placement.


npo-clock-opt optimization Phase 5 Iter  1          4.04        4.04      0.00        13       0.003  40220240.00           0.006       695
Running final optimization step.
Running GR for RDE Capture
Generating Timing information  
Design  Scenario mode_norm.worst_low.RCmax (Mode mode_norm.worst_low.RCmax Corner mode_norm.worst_low.RCmax)
Estimated unitRes/unitCap :
Layer M1 : Res  46.4286 ohm/um Cap  0.148637 ff/um
Layer MINT1 : Res  46.4286 ohm/um Cap  0.154683 ff/um
Layer MINT2 : Res  46.4286 ohm/um Cap  0.154827 ff/um
Layer MINT3 : Res  46.4286 ohm/um Cap  0.154839 ff/um
Layer MINT4 : Res  46.4286 ohm/um Cap  0.154828 ff/um
Layer MINT5 : Res  46.4286 ohm/um Cap  0.154674 ff/um
Layer MSMG1 : Res  8.03571 ohm/um Cap  0.196653 ff/um
Layer MSMG2 : Res  8.03571 ohm/um Cap  0.184306 ff/um
Layer MSMG3 : Res  8.03571 ohm/um Cap  0.18422 ff/um
Layer MSMG4 : Res  8.03571 ohm/um Cap  0.184207 ff/um
Layer MSMG5 : Res  8.03571 ohm/um Cap  0.184091 ff/um
Layer MG1 : Res  0.892857 ohm/um Cap  0.194736 ff/um
Layer MG2 : Res  0.892857 ohm/um Cap  0.177243 ff/um
Generating Timing information  ... Done
Information: The net parasitics of block CORTEXM0DS are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 2054 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :	 on                  
global.effort_level                                     :	 medium              
global.export_soft_congestion_maps                      :	 false               
global.timing_driven                                    :	 true                

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MINT5
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used  143  Alloctr  144  Proc    0 
[End of Read DB] Total (MB): Used  148  Alloctr  149  Proc 2054 
Loading timing information to the router from design
Timing information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,76.74,77.57)
Number of routing layers = 13
layer M1, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT1, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT2, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT3, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT4, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT5, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MSMG1, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG2, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG3, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG4, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG5, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MG1, dir Hor, min width = 0.112, min space = 0.112 pitch = 0.224
layer MG2, dir Ver, min width = 0.112, min space = 0.112 pitch = 0.224
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  150  Alloctr  152  Proc 2054 
Net statistics:
Total number of nets     = 7658
Number of nets to route  = 7402
Number of nets with min-layer-mode soft = 36
Number of nets with min-layer-mode soft-cost-low = 36
9 nets are partially connected,
 of which 9 are detail routed and 0 are global routed.
256 nets are fully connected,
 of which 256 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    2  Alloctr    3  Proc    0 
[End of Build All Nets] Total (MB): Used  153  Alloctr  155  Proc 2054 
Average gCell capacity  0.16	 on layer (1)	 M1
Average gCell capacity  10.50	 on layer (2)	 MINT1
Average gCell capacity  9.78	 on layer (3)	 MINT2
Average gCell capacity  11.76	 on layer (4)	 MINT3
Average gCell capacity  9.78	 on layer (5)	 MINT4
Average gCell capacity  11.76	 on layer (6)	 MINT5
Average gCell capacity  5.38	 on layer (7)	 MSMG1
Average gCell capacity  0.00	 on layer (8)	 MSMG2
Average gCell capacity  0.00	 on layer (9)	 MSMG3
Average gCell capacity  0.00	 on layer (10)	 MSMG4
Average gCell capacity  0.00	 on layer (11)	 MSMG5
Average gCell capacity  0.00	 on layer (12)	 MG1
Average gCell capacity  0.00	 on layer (13)	 MG2
Average number of tracks per gCell 12.00	 on layer (1)	 M1
Average number of tracks per gCell 12.01	 on layer (2)	 MINT1
Average number of tracks per gCell 12.00	 on layer (3)	 MINT2
Average number of tracks per gCell 12.01	 on layer (4)	 MINT3
Average number of tracks per gCell 12.00	 on layer (5)	 MINT4
Average number of tracks per gCell 12.01	 on layer (6)	 MINT5
Average number of tracks per gCell 6.86	 on layer (7)	 MSMG1
Average number of tracks per gCell 6.86	 on layer (8)	 MSMG2
Average number of tracks per gCell 6.86	 on layer (9)	 MSMG3
Average number of tracks per gCell 6.86	 on layer (10)	 MSMG4
Average number of tracks per gCell 6.86	 on layer (11)	 MSMG5
Average number of tracks per gCell 3.44	 on layer (12)	 MG1
Average number of tracks per gCell 3.43	 on layer (13)	 MG2
Number of gCells = 131300
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used  155  Alloctr  157  Proc 2054 
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    6  Alloctr    6  Proc    0 
[End of Build Data] Total (MB): Used  156  Alloctr  157  Proc 2054 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  188  Alloctr  189  Proc 2054 
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:01 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Initial Routing] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Initial Routing] Total (MB): Used  193  Alloctr  195  Proc 2054 
Initial. Routing result:
Initial. Both Dirs: Overflow =   404 Max = 3 GRCs =   396 (1.96%)
Initial. H routing: Overflow =    69 Max = 3 (GRCs =  4) GRCs =   109 (1.08%)
Initial. V routing: Overflow =   335 Max = 3 (GRCs =  7) GRCs =   287 (2.84%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT1      Overflow =    69 Max = 3 (GRCs =  4) GRCs =   109 (1.08%)
Initial. MINT2      Overflow =   335 Max = 3 (GRCs =  7) GRCs =   287 (2.84%)
Initial. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MINT1    31.1 5.53 4.54 9.34 6.20 16.4 11.1 6.50 5.76 1.93 1.28 0.05 0.03 0.02
MINT2    28.6 4.81 6.02 7.02 6.24 14.0 7.18 8.98 6.26 1.99 6.88 0.68 1.00 0.19
MINT3    49.8 15.5 14.7 10.8 5.50 3.13 0.31 0.08 0.01 0.00 0.00 0.00 0.00 0.00
MINT4    62.2 13.8 10.7 5.67 3.22 3.12 0.60 0.47 0.14 0.00 0.00 0.00 0.00 0.00
MINT5    91.3 6.07 2.39 0.18 0.04 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG1    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG2    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG3    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG4    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG5    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG2      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    81.3 3.61 3.02 2.60 1.67 2.90 1.52 1.26 0.96 0.31 0.64 0.06 0.08 0.02


Initial. Total Wire Length = 53880.35
Initial. Layer M1 wire length = 0.00
Initial. Layer MINT1 wire length = 15302.90
Initial. Layer MINT2 wire length = 19358.56
Initial. Layer MINT3 wire length = 9056.89
Initial. Layer MINT4 wire length = 7459.02
Initial. Layer MINT5 wire length = 2702.97
Initial. Layer MSMG1 wire length = 0.00
Initial. Layer MSMG2 wire length = 0.00
Initial. Layer MSMG3 wire length = 0.00
Initial. Layer MSMG4 wire length = 0.00
Initial. Layer MSMG5 wire length = 0.00
Initial. Layer MG1 wire length = 0.00
Initial. Layer MG2 wire length = 0.00
Initial. Total Number of Contacts = 55182
Initial. Via V1_0 count = 24826
Initial. Via VINT1_0 count = 22980
Initial. Via VINT2_0 count = 4184
Initial. Via VINT3_0 count = 2293
Initial. Via VINT4_0 count = 899
Initial. Via VINT5_0 count = 0
Initial. Via VSMG1_0 count = 0
Initial. Via VSMG2_0 count = 0
Initial. Via VSMG3_0 count = 0
Initial. Via VSMG4_0 count = 0
Initial. Via VSMG5_0 count = 0
Initial. Via VG1_0 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:01 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  193  Alloctr  195  Proc 2054 
phase1. Routing result:
phase1. Both Dirs: Overflow =    12 Max = 3 GRCs =    16 (0.08%)
phase1. H routing: Overflow =     9 Max = 3 (GRCs =  1) GRCs =    12 (0.12%)
phase1. V routing: Overflow =     3 Max = 2 (GRCs =  1) GRCs =     4 (0.04%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT1      Overflow =     9 Max = 3 (GRCs =  1) GRCs =    12 (0.12%)
phase1. MINT2      Overflow =     3 Max = 2 (GRCs =  1) GRCs =     4 (0.04%)
phase1. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MINT1    31.3 5.74 4.52 9.47 6.43 16.3 11.3 6.47 5.88 2.15 0.34 0.01 0.02 0.00
MINT2    28.6 4.84 6.24 7.09 6.31 14.2 7.34 9.20 6.86 2.47 6.78 0.00 0.03 0.00
MINT3    48.5 15.6 14.8 11.2 5.51 3.70 0.41 0.15 0.04 0.00 0.00 0.00 0.00 0.00
MINT4    59.9 13.8 11.3 6.14 3.29 3.78 0.70 0.81 0.18 0.02 0.01 0.00 0.00 0.00
MINT5    89.3 7.81 2.47 0.37 0.05 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG1    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG2    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG3    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG4    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG5    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG2      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    81.0 3.73 3.08 2.68 1.69 2.97 1.54 1.30 1.01 0.36 0.56 0.00 0.00 0.00


phase1. Total Wire Length = 54014.74
phase1. Layer M1 wire length = 0.00
phase1. Layer MINT1 wire length = 14908.54
phase1. Layer MINT2 wire length = 18747.96
phase1. Layer MINT3 wire length = 9270.59
phase1. Layer MINT4 wire length = 7979.70
phase1. Layer MINT5 wire length = 3107.93
phase1. Layer MSMG1 wire length = 0.00
phase1. Layer MSMG2 wire length = 0.00
phase1. Layer MSMG3 wire length = 0.00
phase1. Layer MSMG4 wire length = 0.00
phase1. Layer MSMG5 wire length = 0.00
phase1. Layer MG1 wire length = 0.00
phase1. Layer MG2 wire length = 0.00
phase1. Total Number of Contacts = 56293
phase1. Via V1_0 count = 24819
phase1. Via VINT1_0 count = 22997
phase1. Via VINT2_0 count = 4646
phase1. Via VINT3_0 count = 2675
phase1. Via VINT4_0 count = 1156
phase1. Via VINT5_0 count = 0
phase1. Via VSMG1_0 count = 0
phase1. Via VSMG2_0 count = 0
phase1. Via VSMG3_0 count = 0
phase1. Via VSMG4_0 count = 0
phase1. Via VSMG5_0 count = 0
phase1. Via VG1_0 count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:02 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Whole Chip Routing] Stage (MB): Used   43  Alloctr   44  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  193  Alloctr  195  Proc 2054 

Congestion utilization per direction:
Average vertical track utilization   = 20.82 %
Peak    vertical track utilization   = 90.00 %
Average horizontal track utilization = 19.47 %
Peak    horizontal track utilization = 63.64 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -2  Alloctr   -1  Proc    0 
[GR: Done] Total (MB): Used  191  Alloctr  193  Proc 2054 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:03 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[GR: Done] Stage (MB): Used  186  Alloctr  187  Proc    0 
[GR: Done] Total (MB): Used  191  Alloctr  193  Proc 2054 
Updating the database ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:03 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Global Routing] Stage (MB): Used   31  Alloctr   31  Proc    0 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 2054 
time.estimate_sized_nets true
Doing RDE Capture
Information: Freeing timing information from routing. (ZRT-574)
Information: Design CORTEXM0DS has 7658 nets, 7400 global routed, 256 detail routed. (NEX-024)
NEX: gr/dr coup map average coverRate for layer#1: 0.266667
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_opto.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_opto.design (time 0s)
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/clock_opt_opto.design'. (TIM-125)
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/clock_opt_opto.design'. (TIM-125)
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/clock_opt_opto.design'. (TIM-125)
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/clock_opt_opto.design'. (TIM-125)
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/clock_opt_opto.design'. (TIM-125)
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/clock_opt_opto.design'. (TIM-125)
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/clock_opt_opto.design'. (TIM-125)
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/clock_opt_opto.design'. (TIM-125)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_opto.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_opto.design (time 0s)
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/clock_opt_opto.design'. (TIM-125)
Information: Design CORTEXM0DS has 7658 nets, 0 global routed, 265 detail routed. (NEX-024)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (76480 76800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Information: The RC mode used is CTO(RDE) for design 'CORTEXM0DS'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7656, routed nets = 265, across physical hierarchy nets = 0, parasitics cached nets = 7656, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Information: Design Average RC for design CORTEXM0DS  (NEX-011)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.094168 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 44.845245 ohm/um, via_r = 3.722333 ohm/cut, c = 0.089366 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
npo-clock-opt optimization Phase 6 Iter  1          4.04        4.04      0.00        13       0.003  40220240.00           0.008       695
npo-clock-opt optimization Phase 6 Iter  2          4.04        4.04      0.00        13       0.003  40220240.00           0.008       695
npo-clock-opt optimization Phase 6 Iter  3          4.04        4.04      0.00        13       0.003  40220240.00           0.008       695

npo-clock-opt optimization Phase 7 Iter  1          4.04        4.04      0.00        13       0.003  40220240.00           0.008       695
Running CCD-tns prior to Phase III of datapath opto
xform.liba_use_cache 0
Information: CTS will work on the following scenarios. (CTS-101)
   mode_norm.slow.RCmax	(Mode: mode_norm.slow.RCmax; Corner: mode_norm.slow.RCmax)
   mode_norm.worst_low.RCmax	(Mode: mode_norm.worst_low.RCmax; Corner: mode_norm.worst_low.RCmax)
   mode_norm.fast.RCmin_bc	(Mode: mode_norm.fast.RCmin_bc; Corner: mode_norm.fast.RCmin_bc)
Information: CTS will work on all clocks in active scenarios, including 3 master clocks and 0 generated clocks. (CTS-107)
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.common.power_aware_pruning = false

Buffer/Inverter reference list for clock tree synthesis:
   NanGate_15nm_OCL/BUF_X1
   NanGate_15nm_OCL/BUF_X2
   NanGate_15nm_OCL/BUF_X4
   NanGate_15nm_OCL/BUF_X8
   NanGate_15nm_OCL/BUF_X12
   NanGate_15nm_OCL/BUF_X16
   NanGate_15nm_OCL/CLKBUF_X1
   NanGate_15nm_OCL/CLKBUF_X2
   NanGate_15nm_OCL/CLKBUF_X4
   NanGate_15nm_OCL/CLKBUF_X8
   NanGate_15nm_OCL/CLKBUF_X12
   NanGate_15nm_OCL/CLKBUF_X16
   NanGate_15nm_OCL/INV_X1
   NanGate_15nm_OCL/INV_X2
   NanGate_15nm_OCL/INV_X4
   NanGate_15nm_OCL/INV_X8
   NanGate_15nm_OCL/INV_X12
   NanGate_15nm_OCL/INV_X16

ICG reference list:
   NanGate_15nm_OCL/CLKGATETST_X1


register reference list:
   NanGate_15nm_OCL/DFFRNQ_X1
   NanGate_15nm_OCL/DFFSNQ_X1
   NanGate_15nm_OCL/LHQ_X1
   NanGate_15nm_OCL/SDFFRNQ_X1
   NanGate_15nm_OCL/SDFFSNQ_X1

Information: 'mode_norm.worst_low.RCmax' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (76480 76800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Creating classic rule checker.
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 135 total shapes.
Layer MINT1: cached 0 shapes out of 407 total shapes.
Layer MINT2: cached 0 shapes out of 1236 total shapes.
Cached 4161 vias out of 21291 total vias.
Information: Initializing classic cellmap without advanced rules enabled
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled
CCD initialization runtime: cpu 0.417400, elapsed 0.416294, speed up 1.002657.

CCD-Info: App options set by user
   ccd.post_route_buffer_removal = true
   clock_opt.flow.optimize_ndr = false
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The timing has been updated before disabling netlist and extraction change observers. (TIM-121)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CCD: using 8 threads
CTSSC route status detected: clock (VR 0, GR 0, DR 2641), data (VR 7391, GR 0, DR 0); stage = preroute, isPostRoute = FALSE
Total power = 0.080440, Leakage = 0.080440, Internal = 0.000000, Switching = 0.000000

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
    Design (setup) WNS = -24.862707, TNS = -47.104420, NVP = 2
    Design (hold) WNHS = -46.867519, TNHS = -10060.293945, NHVP = 1144

    Scenario mode_norm.slow.RCmax  WNS = 43.676315, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax  WNS = -24.862707, TNS = -47.104418, NVP = 2
    Scenario mode_norm.fast.RCmin_bc  WNHS = -46.867519, TNHS = -10060.293853, NHVP = 1144
    Scenario mode_norm.slow.RCmax
       Path Group HCLK  WNS = 43.676315, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 99.040627, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 101.964119, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax
       Path Group HCLK  WNS = -24.862707, TNS = -47.104418, NVP = 2
       Path Group REGIN  WNS = 54.960430, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 74.783684, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc
       Path Group HCLK  WNHS = -46.867519, TNHS = -10060.293843, NHVP = 1144
       Path Group REGOUT  WNHS = 29.467962, TNHS = 0.000000, NHVP = 0
       Path Group REGIN  WNHS = 125.117149, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -24.863, TNS = -47.104, NVP = 2, WNHS = -46.868, TNHS = -10060.294, NHVP = 1144
CCD-QoR: Area: Clock Repeater Area (count) = 78.35 (228), Clock std Cell Area (count) = 108.43 (264), Flop Area (count) = 1240.10 (841), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.080440, Leakage = 0.080440, Internal = 0.000000, Switching = 0.000000

CCD: Before drc optimization
    Clock HCLK, NetsWithDRC = 8, worst Tran/Cap cost = 0.0021/0.0000, total Tran/Cap cost = 0.0047/0.0000, Scenario mode_norm.slow.RCmax
    Clock HCLK, NetsWithDRC = 11, worst Tran/Cap cost = 0.0020/0.0000, total Tran/Cap cost = 0.0049/0.0000, Scenario mode_norm.worst_low.RCmax

|7, 7||4, 4|
    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =         14
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =          3
	# Failed main graph committ          =          0
	# Successful main graph commit      =         11
	# Subgraph evaluation success rate in percent =     0.7857
	# Sg2Main acceptance ratio in percent      =     1.0000
	# NumCTCells changed               =          4

	# Number of cells sized                =         10
	# Number of cells added                =          4
	# Number of cells removed                =          0

	# Total CPU time                  = 00h:00m:01s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     3.4991
	# Commit CPU time                 = 00h:00m:01s
	# Commit elapsed time             = 00h:00m:00s
	# Commit speed up                 =     6.1011
	# Generator CPU time              = 00h:00m:00s
	# Generator elapsed time          = 00h:00m:00s
	# Generator speed up              =     0.9999
	# Sg CPU time                     = 00h:00m:00s
	# Sg elapsed time                 = 00h:00m:00s
	# Sg speed up                     =     2.7359
	# The rest of flow speed up       =     2.2186

-------------------------------------------------


CCD: After drc optimization:
---------------------------------------------------------------------------------------------
    Design (setup) WNS = -24.862707, TNS = -47.104420, NVP = 2
    Design (hold) WNHS = -46.867519, TNHS = -10045.538086, NHVP = 1143

    Scenario mode_norm.slow.RCmax  WNS = 43.676315, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax  WNS = -24.862707, TNS = -47.104418, NVP = 2
    Scenario mode_norm.fast.RCmin_bc  WNHS = -46.867519, TNHS = -10045.538314, NHVP = 1143
    Scenario mode_norm.slow.RCmax
       Path Group HCLK  WNS = 43.676315, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 99.040627, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 101.964119, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax
       Path Group HCLK  WNS = -24.862707, TNS = -47.104418, NVP = 2
       Path Group REGIN  WNS = 54.960430, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 74.783684, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc
       Path Group HCLK  WNHS = -46.867519, TNHS = -10045.538313, NHVP = 1143
       Path Group REGOUT  WNHS = 29.467962, TNHS = 0.000000, NHVP = 0
       Path Group REGIN  WNHS = 125.117149, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -24.863, TNS = -47.104, NVP = 2, WNHS = -46.868, TNHS = -10045.538, NHVP = 1143
CCD-QoR: Area: Clock Repeater Area (count) = 80.46 (232), Clock std Cell Area (count) = 110.54 (268), Flop Area (count) = 1240.10 (841), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.080649, Leakage = 0.080649, Internal = 0.000000, Switching = 0.000000
    Clock HCLK, NetsWithDRC = 2, worst Tran/Cap cost = 0.0001/0.0000, total Tran/Cap cost = 0.0001/0.0000, Scenario mode_norm.slow.RCmax
    Clock HCLK, NetsWithDRC = 1, worst Tran/Cap cost = 0.0000/0.0000, total Tran/Cap cost = 0.0000/0.0000, Scenario mode_norm.worst_low.RCmax


    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =          3
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =          3
	# Failed main graph committ          =          0
	# Successful main graph commit      =          0
	# Subgraph evaluation success rate in percent =     0.0000
	# NumCTCells changed               =          0


	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     1.4052

-------------------------------------------------


CCD: After Fast mode setup optimization:
---------------------------------------------------------------------------------------------
    Design (setup) WNS = -24.862707, TNS = -47.104420, NVP = 2
    Design (hold) WNHS = -46.867519, TNHS = -10045.538086, NHVP = 1143

    Scenario mode_norm.slow.RCmax  WNS = 43.676315, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax  WNS = -24.862707, TNS = -47.104418, NVP = 2
    Scenario mode_norm.fast.RCmin_bc  WNHS = -46.867519, TNHS = -10045.538314, NHVP = 1143
    Scenario mode_norm.slow.RCmax
       Path Group HCLK  WNS = 43.676315, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 99.040627, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 101.964119, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax
       Path Group HCLK  WNS = -24.862707, TNS = -47.104418, NVP = 2
       Path Group REGIN  WNS = 54.960430, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 74.783684, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc
       Path Group HCLK  WNHS = -46.867519, TNHS = -10045.538313, NHVP = 1143
       Path Group REGOUT  WNHS = 29.467962, TNHS = 0.000000, NHVP = 0
       Path Group REGIN  WNHS = 125.117149, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -24.863, TNS = -47.104, NVP = 2, WNHS = -46.868, TNHS = -10045.538, NHVP = 1143
CCD-QoR: Area: Clock Repeater Area (count) = 80.46 (232), Clock std Cell Area (count) = 110.54 (268), Flop Area (count) = 1240.10 (841), Latch Area (count) = 0.00 (0)

    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =         41
	# Skipped during isValid and estimate          =         29
	# Failed subgraph evaluation           =         12
	# Failed main graph committ          =          0
	# Successful main graph commit      =          0
	# Subgraph evaluation success rate in percent =     0.0000
	# NumCTCells changed               =          0


	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     2.2608

-------------------------------------------------


CCD: After CG based optimization:
---------------------------------------------------------------------------------------------
    Design (setup) WNS = -24.862707, TNS = -47.104420, NVP = 2
    Design (hold) WNHS = -46.867519, TNHS = -10045.538086, NHVP = 1143

    Scenario mode_norm.slow.RCmax  WNS = 43.676315, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax  WNS = -24.862707, TNS = -47.104418, NVP = 2
    Scenario mode_norm.fast.RCmin_bc  WNHS = -46.867519, TNHS = -10045.538314, NHVP = 1143
    Scenario mode_norm.slow.RCmax
       Path Group HCLK  WNS = 43.676315, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 99.040627, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 101.964119, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax
       Path Group HCLK  WNS = -24.862707, TNS = -47.104418, NVP = 2
       Path Group REGIN  WNS = 54.960430, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 74.783684, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc
       Path Group HCLK  WNHS = -46.867519, TNHS = -10045.538313, NHVP = 1143
       Path Group REGOUT  WNHS = 29.467962, TNHS = 0.000000, NHVP = 0
       Path Group REGIN  WNHS = 125.117149, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -24.863, TNS = -47.104, NVP = 2, WNHS = -46.868, TNHS = -10045.538, NHVP = 1143
CCD-QoR: Area: Clock Repeater Area (count) = 80.46 (232), Clock std Cell Area (count) = 110.54 (268), Flop Area (count) = 1240.10 (841), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.080649, Leakage = 0.080649, Internal = 0.000000, Switching = 0.000000
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Route Cleanup and Reuse: 29 shapes being reused for 3 clock nets
 CCD flow runtime: cpu 3.554394, elapsed 1.110375, speed up 3.201075.
Mark clock trees...
Marking clock synthesized attributes

nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 135 total shapes.
Layer MINT1: cached 0 shapes out of 407 total shapes.
Layer MINT2: cached 0 shapes out of 1236 total shapes.
Cached 4161 vias out of 21291 total vias.

Legalizing Top Level Design CORTEXM0DS ... 
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Information: Creating classic rule checker.
=====> Processed 51 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     5795.46         7594        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   7594
number of references:                51
number of site rows:                 99
number of locations attempted:   160074
number of locations failed:       17739  (11.1%)

Legality of references at locations:
24 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   704      11442      3189 ( 27.9%)       3468      1725 ( 49.7%)  SDFFSNQ_X1
  1139      15290      1389 (  9.1%)       8506       929 ( 10.9%)  NAND2_X1
   680       9648       953 (  9.9%)       5061       696 ( 13.8%)  NOR2_X1
   246       4002       907 ( 22.7%)       2374       705 ( 29.7%)  NAND3_X1
   247       3908       866 ( 22.2%)       2332       605 ( 25.9%)  NAND4_X1
   137       2111       820 ( 38.8%)       1206       477 ( 39.6%)  SDFFRNQ_X1
   563       8396       681 (  8.1%)       4561       408 (  8.9%)  OAI21_X1
   453       6874       666 (  9.7%)       4032       384 (  9.5%)  AOI21_X1
   105       1691       271 ( 16.0%)        894       205 ( 22.9%)  XOR2_X1
    87       1454       280 ( 19.3%)        920       191 ( 20.8%)  NOR4_X1

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   137       2111       820 ( 38.8%)       1206       477 ( 39.6%)  SDFFRNQ_X1
   704      11442      3189 ( 27.9%)       3468      1725 ( 49.7%)  SDFFSNQ_X1
     2         32        12 ( 37.5%)         32         6 ( 18.8%)  AND2_X2
   246       4002       907 ( 22.7%)       2374       705 ( 29.7%)  NAND3_X1
     4         72        16 ( 22.2%)         40        11 ( 27.5%)  FA_X1
   247       3908       866 ( 22.2%)       2332       605 ( 25.9%)  NAND4_X1
     1         16         5 ( 31.2%)         16         2 ( 12.5%)  OR2_X2
    18        299        51 ( 17.1%)         88        33 ( 37.5%)  XNOR2_X1
    76       1221       243 ( 19.9%)        686       161 ( 23.5%)  NOR3_X1
    87       1454       280 ( 19.3%)        920       191 ( 20.8%)  NOR4_X1

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        7326 (59033 total sites)
avg row height over cells:        0.768 um
rms cell displacement:            0.031 um ( 0.04 row height)
rms weighted cell displacement:   0.031 um ( 0.04 row height)
max cell displacement:            0.779 um ( 1.01 row height)
avg cell displacement:            0.002 um ( 0.00 row height)
avg weighted cell displacement:   0.002 um ( 0.00 row height)
number of cells moved:               15
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U6666 (INV_X1)
  Input location: (51.648,13.056)
  Legal location: (51.776,12.288)
  Displacement:   0.779 um ( 1.01 row height)
Cell: u_logic_I113z4_reg (SDFFSNQ_X1)
  Input location: (57.856,17.664)
  Legal location: (57.088,17.664)
  Displacement:   0.768 um ( 1.00 row height)
Cell: u_logic_Eq63z4_reg (SDFFSNQ_X1)
  Input location: (50.624,13.824)
  Legal location: (50.624,13.056)
  Displacement:   0.768 um ( 1.00 row height)
Cell: u_logic_Tjf3z4_reg (SDFFSNQ_X1)
  Input location: (67.264,19.968)
  Legal location: (67.84,19.968)
  Displacement:   0.576 um ( 0.75 row height)
Cell: u_logic_Hn03z4_reg (SDFFSNQ_X1)
  Input location: (55.552,17.664)
  Legal location: (55.168,17.664)
  Displacement:   0.384 um ( 0.50 row height)
Cell: U11239 (INV_X1)
  Input location: (69.312,57.6)
  Legal location: (69.696,57.6)
  Displacement:   0.384 um ( 0.50 row height)
Cell: u_logic_Td33z4_reg (SDFFSNQ_X1)
  Input location: (69.44,19.968)
  Legal location: (69.76,19.968)
  Displacement:   0.320 um ( 0.42 row height)
Cell: U5437 (AOI22_X1)
  Input location: (42.048,17.664)
  Legal location: (42.368,17.664)
  Displacement:   0.320 um ( 0.42 row height)
Cell: U6029 (NOR3_X1)
  Input location: (30.528,17.664)
  Legal location: (30.784,17.664)
  Displacement:   0.256 um ( 0.33 row height)
Cell: U11243 (NAND2_X1)
  Input location: (69.696,57.6)
  Legal location: (69.888,57.6)
  Displacement:   0.192 um ( 0.25 row height)

 CCD using TA only patch routing
Info:: Timing driven is turned off in route_group -all_clock_nets
Generating Timing information  
Design  Scenario mode_norm.worst_low.RCmax (Mode mode_norm.worst_low.RCmax Corner mode_norm.worst_low.RCmax)
Estimated unitRes/unitCap :
Layer M1 : Res  46.4286 ohm/um Cap  0.148637 ff/um
Layer MINT1 : Res  46.4286 ohm/um Cap  0.154683 ff/um
Layer MINT2 : Res  46.4286 ohm/um Cap  0.154827 ff/um
Layer MINT3 : Res  46.4286 ohm/um Cap  0.154839 ff/um
Layer MINT4 : Res  46.4286 ohm/um Cap  0.154828 ff/um
Layer MINT5 : Res  46.4286 ohm/um Cap  0.154674 ff/um
Layer MSMG1 : Res  8.03571 ohm/um Cap  0.196653 ff/um
Layer MSMG2 : Res  8.03571 ohm/um Cap  0.184306 ff/um
Layer MSMG3 : Res  8.03571 ohm/um Cap  0.18422 ff/um
Layer MSMG4 : Res  8.03571 ohm/um Cap  0.184207 ff/um
Layer MSMG5 : Res  8.03571 ohm/um Cap  0.184091 ff/um
Layer MG1 : Res  0.892857 ohm/um Cap  0.194736 ff/um
Layer MG2 : Res  0.892857 ohm/um Cap  0.177243 ff/um
Generating Timing information  ... Done
Information: The net parasitics of block CORTEXM0DS are cleared. (TIM-123)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MINT5
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  148  Alloctr  149  Proc 2054 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :	 off                 
global.effort_level                                     :	 medium              
global.export_soft_congestion_maps                      :	 false               
global.timing_driven                                    :	 false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,76.74,77.57)
Number of routing layers = 13
layer M1, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT1, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT2, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT3, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT4, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT5, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MSMG1, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG2, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG3, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG4, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG5, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MG1, dir Hor, min width = 0.112, min space = 0.112 pitch = 0.224
layer MG2, dir Ver, min width = 0.112, min space = 0.112 pitch = 0.224
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  149  Alloctr  150  Proc 2054 
Warning: No existing global route is available for reuse in incremental global routing. (ZRT-586)
Net statistics:
Total number of nets     = 7662
Number of nets to route  = 269
Number of nets with min-layer-mode soft = 36
Number of nets with min-layer-mode soft-cost-low = 36
26 nets are partially connected,
 of which 26 are detail routed and 0 are global routed.
242 nets are fully connected,
 of which 242 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    2  Alloctr    3  Proc    0 
[End of Build All Nets] Total (MB): Used  152  Alloctr  154  Proc 2054 
Average gCell capacity  0.16	 on layer (1)	 M1
Average gCell capacity  10.50	 on layer (2)	 MINT1
Average gCell capacity  9.78	 on layer (3)	 MINT2
Average gCell capacity  11.76	 on layer (4)	 MINT3
Average gCell capacity  9.78	 on layer (5)	 MINT4
Average gCell capacity  11.76	 on layer (6)	 MINT5
Average gCell capacity  5.38	 on layer (7)	 MSMG1
Average gCell capacity  0.00	 on layer (8)	 MSMG2
Average gCell capacity  0.00	 on layer (9)	 MSMG3
Average gCell capacity  0.00	 on layer (10)	 MSMG4
Average gCell capacity  0.00	 on layer (11)	 MSMG5
Average gCell capacity  0.00	 on layer (12)	 MG1
Average gCell capacity  0.00	 on layer (13)	 MG2
Average number of tracks per gCell 12.00	 on layer (1)	 M1
Average number of tracks per gCell 12.01	 on layer (2)	 MINT1
Average number of tracks per gCell 12.00	 on layer (3)	 MINT2
Average number of tracks per gCell 12.01	 on layer (4)	 MINT3
Average number of tracks per gCell 12.00	 on layer (5)	 MINT4
Average number of tracks per gCell 12.01	 on layer (6)	 MINT5
Average number of tracks per gCell 6.86	 on layer (7)	 MSMG1
Average number of tracks per gCell 6.86	 on layer (8)	 MSMG2
Average number of tracks per gCell 6.86	 on layer (9)	 MSMG3
Average number of tracks per gCell 6.86	 on layer (10)	 MSMG4
Average number of tracks per gCell 6.86	 on layer (11)	 MSMG5
Average number of tracks per gCell 3.44	 on layer (12)	 MG1
Average number of tracks per gCell 3.43	 on layer (13)	 MG2
Number of gCells = 131300
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used  154  Alloctr  156  Proc 2054 
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    5  Alloctr    6  Proc    0 
[End of Build Data] Total (MB): Used  154  Alloctr  156  Proc 2054 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  186  Alloctr  188  Proc 2054 
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  186  Alloctr  188  Proc 2054 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 1 GRCs =     1 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT2      Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
Initial. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 12.63
Initial. Layer M1 wire length = 0.00
Initial. Layer MINT1 wire length = 5.14
Initial. Layer MINT2 wire length = 7.49
Initial. Layer MINT3 wire length = 0.00
Initial. Layer MINT4 wire length = 0.00
Initial. Layer MINT5 wire length = 0.00
Initial. Layer MSMG1 wire length = 0.00
Initial. Layer MSMG2 wire length = 0.00
Initial. Layer MSMG3 wire length = 0.00
Initial. Layer MSMG4 wire length = 0.00
Initial. Layer MSMG5 wire length = 0.00
Initial. Layer MG1 wire length = 0.00
Initial. Layer MG2 wire length = 0.00
Initial. Total Number of Contacts = 52
Initial. Via V1_0 count = 26
Initial. Via VINT1_0 count = 17
Initial. Via VINT2_0 count = 9
Initial. Via VINT3_0 count = 0
Initial. Via VINT4_0 count = 0
Initial. Via VINT5_0 count = 0
Initial. Via VSMG1_0 count = 0
Initial. Via VSMG2_0 count = 0
Initial. Via VSMG3_0 count = 0
Initial. Via VSMG4_0 count = 0
Initial. Via VSMG5_0 count = 0
Initial. Via VG1_0 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  186  Alloctr  188  Proc 2054 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 1 GRCs =     1 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT2      Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase1. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 12.63
phase1. Layer M1 wire length = 0.00
phase1. Layer MINT1 wire length = 5.14
phase1. Layer MINT2 wire length = 7.49
phase1. Layer MINT3 wire length = 0.00
phase1. Layer MINT4 wire length = 0.00
phase1. Layer MINT5 wire length = 0.00
phase1. Layer MSMG1 wire length = 0.00
phase1. Layer MSMG2 wire length = 0.00
phase1. Layer MSMG3 wire length = 0.00
phase1. Layer MSMG4 wire length = 0.00
phase1. Layer MSMG5 wire length = 0.00
phase1. Layer MG1 wire length = 0.00
phase1. Layer MG2 wire length = 0.00
phase1. Total Number of Contacts = 52
phase1. Via V1_0 count = 26
phase1. Via VINT1_0 count = 17
phase1. Via VINT2_0 count = 9
phase1. Via VINT3_0 count = 0
phase1. Via VINT4_0 count = 0
phase1. Via VINT5_0 count = 0
phase1. Via VSMG1_0 count = 0
phase1. Via VSMG2_0 count = 0
phase1. Via VSMG3_0 count = 0
phase1. Via VSMG4_0 count = 0
phase1. Via VSMG5_0 count = 0
phase1. Via VG1_0 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  186  Alloctr  188  Proc 2054 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 1 GRCs =     1 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT2      Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase2. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 12.63
phase2. Layer M1 wire length = 0.00
phase2. Layer MINT1 wire length = 5.14
phase2. Layer MINT2 wire length = 7.49
phase2. Layer MINT3 wire length = 0.00
phase2. Layer MINT4 wire length = 0.00
phase2. Layer MINT5 wire length = 0.00
phase2. Layer MSMG1 wire length = 0.00
phase2. Layer MSMG2 wire length = 0.00
phase2. Layer MSMG3 wire length = 0.00
phase2. Layer MSMG4 wire length = 0.00
phase2. Layer MSMG5 wire length = 0.00
phase2. Layer MG1 wire length = 0.00
phase2. Layer MG2 wire length = 0.00
phase2. Total Number of Contacts = 52
phase2. Via V1_0 count = 26
phase2. Via VINT1_0 count = 17
phase2. Via VINT2_0 count = 9
phase2. Via VINT3_0 count = 0
phase2. Via VINT4_0 count = 0
phase2. Via VINT5_0 count = 0
phase2. Via VSMG1_0 count = 0
phase2. Via VSMG2_0 count = 0
phase2. Via VSMG3_0 count = 0
phase2. Via VSMG4_0 count = 0
phase2. Via VSMG5_0 count = 0
phase2. Via VG1_0 count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   37  Alloctr   38  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  186  Alloctr  188  Proc 2054 

Congestion utilization per direction:
Average vertical track utilization   =  1.65 %
Peak    vertical track utilization   = 55.56 %
Average horizontal track utilization =  1.51 %
Peak    horizontal track utilization = 27.78 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -1  Alloctr   -1  Proc    0 
[GR: Done] Total (MB): Used  185  Alloctr  187  Proc 2054 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   36  Alloctr   37  Proc    0 
[GR: Done] Total (MB): Used  185  Alloctr  187  Proc 2054 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Global Routing] Total (MB): Used  180  Alloctr  182  Proc 2054 

Start track assignment

Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :	 false               

Printing options for 'route.track.*'
track.crosstalk_driven                                  :	 true                
track.timing_driven                                     :	 false               

Loading timing information to the router from design
Timing information loaded to the router.
Information: Using 8 threads for routing. (ZRT-444)
Information: RC layer preference is turned off for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Track Assign: Read routes] Total (MB): Used  147  Alloctr  149  Proc 2054 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/51      
Routed partition 2/51      
Routed partition 3/51      
Routed partition 4/51      
Routed partition 5/51      
Routed partition 6/51      
Routed partition 7/51      
Routed partition 8/51      
Routed partition 9/51      
Routed partition 10/51     
Routed partition 11/51     
Routed partition 12/51     
Routed partition 13/51     
Routed partition 14/51     
Routed partition 15/51     
Routed partition 16/51     
Routed partition 17/51     
Routed partition 18/51     
Routed partition 19/51     
Routed partition 20/51     
Routed partition 21/51     
Routed partition 22/51     
Routed partition 23/51     
Routed partition 24/51     
Routed partition 25/51     
Routed partition 26/51     
Routed partition 27/51     
Routed partition 28/51     
Routed partition 29/51     
Routed partition 30/51     
Routed partition 31/51     
Routed partition 32/51     
Routed partition 33/51     
Routed partition 34/51     
Routed partition 35/51     
Routed partition 36/51     
Routed partition 37/51     
Routed partition 38/51     
Routed partition 39/51     
Routed partition 40/51     
Routed partition 41/51     
Routed partition 42/51     
Routed partition 43/51     
Routed partition 44/51     
Routed partition 45/51     
Routed partition 46/51     
Routed partition 47/51     
Routed partition 48/51     
Routed partition 49/51     
Routed partition 50/51     
Routed partition 51/51     

Assign Vertical partitions, iteration 0
Routed partition 1/50      
Routed partition 3/50      
Routed partition 4/50      
Routed partition 4/50      
Routed partition 5/50      
Routed partition 6/50      
Routed partition 7/50      
Routed partition 8/50      
Routed partition 9/50      
Routed partition 10/50     
Routed partition 11/50     
Routed partition 12/50     
Routed partition 13/50     
Routed partition 14/50     
Routed partition 15/50     
Routed partition 16/50     
Routed partition 17/50     
Routed partition 18/50     
Routed partition 19/50     
Routed partition 20/50     
Routed partition 21/50     
Routed partition 22/50     
Routed partition 23/50     
Routed partition 24/50     
Routed partition 25/50     
Routed partition 26/50     
Routed partition 27/50     
Routed partition 28/50     
Routed partition 29/50     
Routed partition 30/50     
Routed partition 31/50     
Routed partition 32/50     
Routed partition 33/50     
Routed partition 34/50     
Routed partition 35/50     
Routed partition 36/50     
Routed partition 37/50     
Routed partition 38/50     
Routed partition 39/50     
Routed partition 40/50     
Routed partition 41/50     
Routed partition 42/50     
Routed partition 43/50     
Routed partition 44/50     
Routed partition 45/50     
Routed partition 46/50     
Routed partition 47/50     
Routed partition 48/50     
Routed partition 49/50     
Routed partition 50/50     

Number of wires with overlap after iteration 0 = 40 of 107


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[Track Assign: Iteration 0] Stage (MB): Used    3  Alloctr    3  Proc  202 
[Track Assign: Iteration 0] Total (MB): Used  148  Alloctr  149  Proc 2257 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/51      
Routed partition 2/51      
Routed partition 3/51      
Routed partition 4/51      
Routed partition 5/51      
Routed partition 6/51      
Routed partition 7/51      
Routed partition 8/51      
Routed partition 9/51      
Routed partition 10/51     
Routed partition 11/51     
Routed partition 12/51     
Routed partition 13/51     
Routed partition 14/51     
Routed partition 15/51     
Routed partition 16/51     
Routed partition 17/51     
Routed partition 18/51     
Routed partition 19/51     
Routed partition 20/51     
Routed partition 21/51     
Routed partition 22/51     
Routed partition 23/51     
Routed partition 24/51     
Routed partition 27/51     
Routed partition 27/51     
Routed partition 27/51     
Routed partition 28/51     
Routed partition 29/51     
Routed partition 30/51     
Routed partition 31/51     
Routed partition 32/51     
Routed partition 33/51     
Routed partition 34/51     
Routed partition 35/51     
Routed partition 36/51     
Routed partition 37/51     
Routed partition 38/51     
Routed partition 39/51     
Routed partition 40/51     
Routed partition 41/51     
Routed partition 42/51     
Routed partition 43/51     
Routed partition 44/51     
Routed partition 45/51     
Routed partition 46/51     
Routed partition 47/51     
Routed partition 48/51     
Routed partition 49/51     
Routed partition 50/51     
Routed partition 51/51     

Assign Vertical partitions, iteration 1
Routed partition 1/50      
Routed partition 3/50      
Routed partition 4/50      
Routed partition 4/50      
Routed partition 5/50      
Routed partition 6/50      
Routed partition 7/50      
Routed partition 8/50      
Routed partition 9/50      
Routed partition 10/50     
Routed partition 12/50     
Routed partition 13/50     
Routed partition 13/50     
Routed partition 14/50     
Routed partition 15/50     
Routed partition 16/50     
Routed partition 17/50     
Routed partition 18/50     
Routed partition 19/50     
Routed partition 20/50     
Routed partition 21/50     
Routed partition 22/50     
Routed partition 23/50     
Routed partition 24/50     
Routed partition 25/50     
Routed partition 26/50     
Routed partition 27/50     
Routed partition 28/50     
Routed partition 29/50     
Routed partition 30/50     
Routed partition 31/50     
Routed partition 32/50     
Routed partition 33/50     
Routed partition 34/50     
Routed partition 35/50     
Routed partition 36/50     
Routed partition 37/50     
Routed partition 38/50     
Routed partition 39/50     
Routed partition 40/50     
Routed partition 41/50     
Routed partition 42/50     
Routed partition 43/50     
Routed partition 44/50     
Routed partition 45/50     
Routed partition 46/50     
Routed partition 47/50     
Routed partition 48/50     
Routed partition 49/50     
Routed partition 50/50     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Track Assign: Iteration 1] Stage (MB): Used    3  Alloctr    3  Proc  202 
[Track Assign: Iteration 1] Total (MB): Used  148  Alloctr  149  Proc 2257 

Number of wires with overlap after iteration 1 = 12 of 74


Wire length and via report:
---------------------------
Number of M1 wires: 8 		  : 0
Number of MINT1 wires: 47 		 V1_0: 56
Number of MINT2 wires: 17 		 VINT1_0: 25
Number of MINT3 wires: 2 		 VINT2_0: 11
Number of MINT4 wires: 0 		 VINT3_0: 0
Number of MINT5 wires: 0 		 VINT4_0: 0
Number of MSMG1 wires: 0 		 VINT5_0: 0
Number of MSMG2 wires: 0 		 VSMG1_0: 0
Number of MSMG3 wires: 0 		 VSMG2_0: 0
Number of MSMG4 wires: 0 		 VSMG3_0: 0
Number of MSMG5 wires: 0 		 VSMG4_0: 0
Number of MG1 wires: 0 		 VSMG5_0: 0
Number of MG2 wires: 0 		 VG1_0: 0
Total number of wires: 74 		 vias: 92

Total M1 wire length: 0.5
Total MINT1 wire length: 14.3
Total MINT2 wire length: 8.3
Total MINT3 wire length: 1.0
Total MINT4 wire length: 0.0
Total MINT5 wire length: 0.0
Total MSMG1 wire length: 0.0
Total MSMG2 wire length: 0.0
Total MSMG3 wire length: 0.0
Total MSMG4 wire length: 0.0
Total MSMG5 wire length: 0.0
Total MG1 wire length: 0.0
Total MG2 wire length: 0.0
Total wire length: 24.0

Longest M1 wire length: 0.1
Longest MINT1 wire length: 1.3
Longest MINT2 wire length: 1.9
Longest MINT3 wire length: 0.6
Longest MINT4 wire length: 0.0
Longest MINT5 wire length: 0.0
Longest MSMG1 wire length: 0.0
Longest MSMG2 wire length: 0.0
Longest MSMG3 wire length: 0.0
Longest MSMG4 wire length: 0.0
Longest MSMG5 wire length: 0.0
Longest MG1 wire length: 0.0
Longest MG2 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Track Assign: Done] Stage (MB): Used    2  Alloctr    2  Proc  202 
[Track Assign: Done] Total (MB): Used  146  Alloctr  148  Proc 2257 
Skip detail route
Updating the database ...
1
Done with CCD-tns prior to Phase III of datapath opto
Information: Freeing timing information from routing. (ZRT-574)
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/clock_opt_opto.design'. (TIM-125)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_opto.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_opto.design (time 0s)
Information: Design CORTEXM0DS has 7662 nets, 0 global routed, 269 detail routed. (NEX-024)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (76480 76800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Information: The RC mode used is CTO(RDE) for design 'CORTEXM0DS'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7660, routed nets = 269, across physical hierarchy nets = 0, parasitics cached nets = 7660, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled

npo-clock-opt optimization Phase 8 Iter  1          4.04        4.04      0.00        13       0.003  40324736.00           0.010       898
Information: Design Average RC for design CORTEXM0DS  (NEX-011)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.094168 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 44.845245 ohm/um, via_r = 3.722333 ohm/cut, c = 0.089366 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)

Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
npo-clock-opt optimization Phase 9 Iter  1          4.04        4.04      0.00         4       0.003  40161504.00           0.010       898
npo-clock-opt optimization Phase 9 Iter  2          4.04        4.04      0.00         4       0.003  40161504.00           0.010       898
npo-clock-opt optimization Phase 9 Iter  3          4.04        4.04      0.00         4       0.003  40161504.00           0.010       898

CCL: Total Usage Adjustment : 1
INFO: Derive row count 25 from GR congestion map (101/4)
INFO: Derive col count 25 from GR congestion map (100/4)
Convert timing mode ...
npo-clock-opt optimization Phase 10 Iter  1         4.04        4.04      0.00         4       0.003  40161504.00           0.010       898
npo-clock-opt optimization Phase 10 Iter  2         4.04        4.04      0.00         4       0.003  40159272.00           0.010       898
npo-clock-opt optimization Phase 10 Iter  3         4.04        4.04      0.00         4       0.003  40162176.00           0.010       898
npo-clock-opt optimization Phase 10 Iter  4         4.04        4.04      0.00         4       0.003  40165076.00           0.010       898
npo-clock-opt optimization Phase 10 Iter  5         0.00        0.00      0.00         4       0.003  40195264.00           0.011       898
npo-clock-opt optimization Phase 10 Iter  6         0.00        0.00      0.00         4       0.003  40195264.00           0.011       898
npo-clock-opt optimization Phase 10 Iter  7         0.00        0.00      0.00         4       0.003  40195264.00           0.011       898
npo-clock-opt optimization Phase 10 Iter  8         0.00        0.00      0.00         4       0.003  40195264.00           0.011       898
npo-clock-opt optimization Phase 10 Iter  9         0.00        0.00      0.00         4       0.003  40195264.00           0.011       898
npo-clock-opt optimization Phase 10 Iter 10         0.00        0.00      0.00         4       0.003  40195264.00           0.011       898
npo-clock-opt optimization Phase 10 Iter 11         0.00        0.00      0.00         4       0.003  40195264.00           0.011       898
npo-clock-opt optimization Phase 10 Iter 12         0.00        0.00      0.00         4       0.003  40195264.00           0.011       898
npo-clock-opt optimization Phase 10 Iter 13         0.00        0.00      0.00         4       0.003  40195264.00           0.011       898
npo-clock-opt optimization Phase 10 Iter 14         0.00        0.00      0.00         4       0.003  40195264.00           0.011       898
npo-clock-opt optimization Phase 10 Iter 15         0.00        0.00      0.00         4       0.003  40195264.00           0.012       898
npo-clock-opt optimization Phase 10 Iter 16         0.00        0.00      0.00         4       0.003  40195264.00           0.012       898
npo-clock-opt optimization Phase 10 Iter 17         0.00        0.00      0.00         4       0.003  40195264.00           0.012       898
npo-clock-opt optimization Phase 10 Iter 18         0.00        0.00      0.00         4       0.003  40195264.00           0.012       898
npo-clock-opt optimization Phase 10 Iter 19         0.00        0.00      0.00         4       0.003  40195264.00           0.012       898
npo-clock-opt optimization Phase 10 Iter 20         0.00        0.00      0.00         4       0.003  40195264.00           0.012       898
npo-clock-opt optimization Phase 10 Iter 21         0.00        0.00      0.00         4       0.003  40195264.00           0.012       898
npo-clock-opt optimization Phase 10 Iter 22         0.00        0.00      0.00         4       0.003  40195264.00           0.012       898
npo-clock-opt optimization Phase 10 Iter 23         0.00        0.00      0.00         4       0.003  40195264.00           0.012       898
npo-clock-opt optimization Phase 10 Iter 24         0.00        0.00      0.00         4       0.003  40195264.00           0.012       898
npo-clock-opt optimization Phase 10 Iter 25         0.00        0.00      0.00         4       0.003  40195264.00           0.012       898
npo-clock-opt optimization Phase 10 Iter 26         0.00        0.00      0.00         4       0.003  40195264.00           0.012       898
npo-clock-opt optimization Phase 10 Iter 27         0.00        0.00      0.00         4       0.003  40195264.00           0.012       898
npo-clock-opt optimization Phase 10 Iter 28         0.00        0.00      0.00         4       0.003  40195264.00           0.012       898

INFO: Enable clock_slack updates.
Information: Creating classic rule checker.
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 142 total shapes.
Layer MINT1: cached 0 shapes out of 434 total shapes.
Layer MINT2: cached 0 shapes out of 1245 total shapes.
Cached 4161 vias out of 21312 total vias.
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
npo-clock-opt optimization Phase 11 Iter  1         0.00        0.00      0.00         4       0.003  40195264.00           0.012       898
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
INFO: Disable clock_slack updates.

npo-clock-opt optimization Phase 12 Iter  1         0.00        0.00      0.00         4       0.003  40195264.00           0.012       898

npo-clock-opt optimization Phase 13 Iter  1         0.00        0.00      0.00         4       0.003  39887676.00           0.012       898
Information: Design Fusion Restructuring targeted 6470 cells out of which 239 are not optimizable. (OPT-800)
Information: Restored 0 timer status, 227 app options, 5 tcl gvars, 0 env vars

npo-clock-opt optimization Phase 14 Iter  1         0.00        0.00      0.00         4       0.003  39815696.00           0.013       898

npo-clock-opt optimization Phase 15 Iter  1         0.00        0.00      0.00         4       0.003  39815696.00           0.013       898

npo-clock-opt optimization Phase 16 Iter  1         0.00        0.00      0.00         4       0.003  39815696.00           0.013       898

Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
npo-clock-opt optimization Phase 17 Iter  1         0.00        0.00      0.00         4       0.003  39815696.00           0.013       898

INFO: Enable clock_slack updates.
Information: Creating classic rule checker.
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 142 total shapes.
Layer MINT1: cached 0 shapes out of 434 total shapes.
Layer MINT2: cached 0 shapes out of 1245 total shapes.
Cached 4161 vias out of 21312 total vias.
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
npo-clock-opt optimization Phase 18 Iter  1         0.00        0.00      0.00         4       0.003  39703956.00           0.013       898
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
INFO: Disable clock_slack updates.

npo-clock-opt optimization Phase 19 Iter  1         0.00        0.00      0.00         4       0.003  39703956.00           0.013       898
npo-clock-opt optimization Phase 19 Iter  2         0.00        0.00      0.00         4       0.003  39620732.00           0.013       898

npo-clock-opt optimization Phase 20 Iter  1         0.00        0.00  10172.90         4       0.003  39538728.00           0.014       898
npo-clock-opt optimization Phase 20 Iter  2         0.00        0.00  10172.90         4       0.003  39538728.00           0.014       898
npo-clock-opt optimization Phase 20 Iter  3         0.00        0.00     58.87         4       0.003  49768836.00           0.014       898
npo-clock-opt optimization Phase 20 Iter  4         0.00        0.00     31.93         4       0.003  49874056.00           0.014       898

npo-clock-opt optimization Phase 21 Iter  1         0.00        0.00      0.00         4       0.003  49874056.00           0.014       898
Warning: No tie cell is available for constant fixing. (OPT-200)

npo-clock-opt optimization Phase 22 Iter  1         0.00        0.00      0.00         4       0.003  49874056.00           0.015       898
Number of feedthrough buffers added 0

npo-clock-opt optimization Phase 23 Iter  1         0.00        0.00      0.00         4       0.003  49874056.00           0.015       898
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 142 total shapes.
Layer MINT1: cached 0 shapes out of 434 total shapes.
Layer MINT2: cached 0 shapes out of 1245 total shapes.
Cached 4161 vias out of 21312 total vias.

Legalizing Top Level Design CORTEXM0DS ... 
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Information: Creating classic rule checker.
=====> Processed 52 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     5795.46         8996        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (2 sec)
Legalization complete (3 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   8996
number of references:                52
number of site rows:                 99
number of locations attempted:   276939
number of locations failed:       44859  (16.2%)

Legality of references at locations:
23 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   704      20574      7092 ( 34.5%)      10571      5912 ( 55.9%)  SDFFSNQ_X1
  1158      31246      5560 ( 17.8%)      11342      4509 ( 39.8%)  CLKBUF_X1
   190      10883      1932 ( 17.8%)       3414      1649 ( 48.3%)  CLKBUF_X2
  1147      18981      1900 ( 10.0%)       9286      1455 ( 15.7%)  NAND2_X1
   247       6413      1408 ( 22.0%)       3326      1109 ( 33.3%)  NAND4_X1
   686      12929      1287 ( 10.0%)       5995      1067 ( 17.8%)  NOR2_X1
   241       5508      1278 ( 23.2%)       3081      1067 ( 34.6%)  NAND3_X1
   137       3394      1379 ( 40.6%)       2034       862 ( 42.4%)  SDFFRNQ_X1
   448       8556       845 (  9.9%)       4474       593 ( 13.3%)  AOI21_X1
   566       9710       822 (  8.5%)       4802       557 ( 11.6%)  OAI21_X1

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   704      20574      7092 ( 34.5%)      10571      5912 ( 55.9%)  SDFFSNQ_X1
   137       3394      1379 ( 40.6%)       2034       862 ( 42.4%)  SDFFRNQ_X1
     4         80        29 ( 36.2%)         64        19 ( 29.7%)  FA_X1
   241       5508      1278 ( 23.2%)       3081      1067 ( 34.6%)  NAND3_X1
   247       6413      1408 ( 22.0%)       3326      1109 ( 33.3%)  NAND4_X1
   190      10883      1932 ( 17.8%)       3414      1649 ( 48.3%)  CLKBUF_X2
    12        248        50 ( 20.2%)        168        50 ( 29.8%)  NAND2_X2
    20        366        63 ( 17.2%)        118        53 ( 44.9%)  XNOR2_X1
  1158      31246      5560 ( 17.8%)      11342      4509 ( 39.8%)  CLKBUF_X1
    85       1718       370 ( 21.5%)       1073       277 ( 25.8%)  NOR4_X1

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        8728 (66602 total sites)
avg row height over cells:        0.768 um
rms cell displacement:            0.297 um ( 0.39 row height)
rms weighted cell displacement:   0.297 um ( 0.39 row height)
max cell displacement:            2.095 um ( 2.73 row height)
avg cell displacement:            0.159 um ( 0.21 row height)
avg weighted cell displacement:   0.159 um ( 0.21 row height)
number of cells moved:             3640
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: copt_h_inst_20321 (CLKBUF_X1)
  Input location: (44.736,21.835)
  Legal location: (44.032,23.808)
  Displacement:   2.095 um ( 2.73 row height)
Cell: copt_h_inst_20323 (CLKBUF_X1)
  Input location: (44.736,21.835)
  Legal location: (42.816,22.272)
  Displacement:   1.969 um ( 2.56 row height)
Cell: copt_h_inst_20322 (CLKBUF_X1)
  Input location: (44.736,21.835)
  Legal location: (45.184,19.968)
  Displacement:   1.920 um ( 2.50 row height)
Cell: copt_h_inst_20925 (CLKBUF_X1)
  Input location: (43.072,13.493)
  Legal location: (43.072,15.36)
  Displacement:   1.867 um ( 2.43 row height)
Cell: copt_h_inst_20590 (CLKBUF_X1)
  Input location: (46.912,21.173)
  Legal location: (48.192,22.272)
  Displacement:   1.687 um ( 2.20 row height)
Cell: copt_h_inst_20900 (CLKBUF_X4)
  Input location: (39.257,15.458)
  Legal location: (39.424,13.824)
  Displacement:   1.643 um ( 2.14 row height)
Cell: copt_h_inst_20469 (CLKBUF_X1)
  Input location: (55.787,20.728)
  Legal location: (56.32,22.272)
  Displacement:   1.633 um ( 2.13 row height)
Cell: U6754 (AOI22_X1)
  Input location: (48.576,20.736)
  Legal location: (48.96,22.272)
  Displacement:   1.583 um ( 2.06 row height)
Cell: copt_h_inst_20025 (CLKBUF_X1)
  Input location: (41.958,76.8)
  Legal location: (43.328,76.032)
  Displacement:   1.571 um ( 2.05 row height)
Cell: copt_h_inst_20460 (CLKBUF_X1)
  Input location: (51.097,20.033)
  Legal location: (52.416,20.736)
  Displacement:   1.495 um ( 1.95 row height)

Information: The net parasitics of block CORTEXM0DS are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/clock_opt_opto.design'. (TIM-125)
Information: Design CORTEXM0DS has 9064 nets, 0 global routed, 269 detail routed. (NEX-024)
Information: The RC mode used is CTO(RDE) for design 'CORTEXM0DS'. (NEX-022)
Information: Design Average RC for design CORTEXM0DS  (NEX-011)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.094479 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 44.845238 ohm/um, via_r = 3.722334 ohm/cut, c = 0.089691 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 9062, routed nets = 269, across physical hierarchy nets = 0, parasitics cached nets = 9062, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled

CCL: Total Usage Adjustment : 1
INFO: Derive row count 25 from GR congestion map (101/4)
INFO: Derive col count 25 from GR congestion map (100/4)
Convert timing mode ...
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
npo-clock-opt optimization Phase 24 Iter  1         1.75        1.75      0.00         9       0.003  49874056.00           0.016       898
npo-clock-opt optimization Phase 24 Iter  2         1.75        1.75      0.00         9       0.003  49874056.00           0.016       898
npo-clock-opt optimization Phase 24 Iter  3         1.75        1.75      0.00         9       0.003  49874056.00           0.016       898
npo-clock-opt optimization Phase 24 Iter  4         1.75        1.75      0.00         9       0.003  49874056.00           0.016       898
npo-clock-opt optimization Phase 24 Iter  5         0.00        0.00      0.00         9       0.003  49882040.00           0.016       898
npo-clock-opt optimization Phase 24 Iter  6         0.00        0.00      0.00         9       0.003  49882040.00           0.017       898
npo-clock-opt optimization Phase 24 Iter  7         0.00        0.00      0.00         9       0.003  49882040.00           0.017       898
npo-clock-opt optimization Phase 24 Iter  8         0.00        0.00      0.00         9       0.003  49882040.00           0.017       898
npo-clock-opt optimization Phase 24 Iter  9         0.00        0.00      0.00         9       0.003  49882040.00           0.017       898
npo-clock-opt optimization Phase 24 Iter 10         0.00        0.00      0.00         9       0.003  49882040.00           0.017       898
npo-clock-opt optimization Phase 24 Iter 11         0.00        0.00      0.00         9       0.003  49882040.00           0.017       898
npo-clock-opt optimization Phase 24 Iter 12         0.00        0.00      0.00         9       0.003  49882040.00           0.017       898
npo-clock-opt optimization Phase 24 Iter 13         0.00        0.00      0.00         9       0.003  49882040.00           0.017       898
npo-clock-opt optimization Phase 24 Iter 14         0.00        0.00      0.00         9       0.003  49882040.00           0.017       898
npo-clock-opt optimization Phase 24 Iter 15         0.00        0.00      0.00         9       0.003  49882040.00           0.017       898
npo-clock-opt optimization Phase 24 Iter 16         0.00        0.00      0.00         9       0.003  49882040.00           0.017       898
npo-clock-opt optimization Phase 24 Iter 17         0.00        0.00      0.00         9       0.003  49882040.00           0.017       898

npo-clock-opt optimization Phase 25 Iter  1         0.00        0.00      0.00         9       0.003  49882040.00           0.017       898

npo-clock-opt optimization Phase 26 Iter  1         0.00        0.00      0.00         9       0.003  49882040.00           0.017       898
Running CCD-wnsh_power_latch_phase2
xform.liba_use_cache 0
Information: CTS will work on the following scenarios. (CTS-101)
   mode_norm.slow.RCmax	(Mode: mode_norm.slow.RCmax; Corner: mode_norm.slow.RCmax)
   mode_norm.worst_low.RCmax	(Mode: mode_norm.worst_low.RCmax; Corner: mode_norm.worst_low.RCmax)
   mode_norm.fast.RCmin_bc	(Mode: mode_norm.fast.RCmin_bc; Corner: mode_norm.fast.RCmin_bc)
Information: CTS will work on all clocks in active scenarios, including 3 master clocks and 0 generated clocks. (CTS-107)
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.common.power_aware_pruning = false

Buffer/Inverter reference list for clock tree synthesis:
   NanGate_15nm_OCL/BUF_X1
   NanGate_15nm_OCL/BUF_X2
   NanGate_15nm_OCL/BUF_X4
   NanGate_15nm_OCL/BUF_X8
   NanGate_15nm_OCL/BUF_X12
   NanGate_15nm_OCL/BUF_X16
   NanGate_15nm_OCL/CLKBUF_X1
   NanGate_15nm_OCL/CLKBUF_X2
   NanGate_15nm_OCL/CLKBUF_X4
   NanGate_15nm_OCL/CLKBUF_X8
   NanGate_15nm_OCL/CLKBUF_X12
   NanGate_15nm_OCL/CLKBUF_X16
   NanGate_15nm_OCL/INV_X1
   NanGate_15nm_OCL/INV_X2
   NanGate_15nm_OCL/INV_X4
   NanGate_15nm_OCL/INV_X8
   NanGate_15nm_OCL/INV_X12
   NanGate_15nm_OCL/INV_X16

ICG reference list:
   NanGate_15nm_OCL/CLKGATETST_X1


register reference list:
   NanGate_15nm_OCL/DFFRNQ_X1
   NanGate_15nm_OCL/DFFSNQ_X1
   NanGate_15nm_OCL/LHQ_X1
   NanGate_15nm_OCL/SDFFRNQ_X1
   NanGate_15nm_OCL/SDFFSNQ_X1

Information: 'mode_norm.worst_low.RCmax' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (76480 76800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Creating classic rule checker.
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 142 total shapes.
Layer MINT1: cached 0 shapes out of 434 total shapes.
Layer MINT2: cached 0 shapes out of 1245 total shapes.
Cached 4161 vias out of 21312 total vias.
Information: Initializing classic cellmap without advanced rules enabled
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled
CCD initialization runtime: cpu 0.458568, elapsed 0.457615, speed up 1.002082.

CCD-Info: App options set by user
   ccd.post_route_buffer_removal = true
   clock_opt.flow.optimize_ndr = false
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The timing has been updated before disabling netlist and extraction change observers. (TIM-121)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CCD: using 8 threads
CTSSC route status detected: clock (VR 0, GR 0, DR 2681), data (VR 8794, GR 0, DR 0); stage = preroute, isPostRoute = FALSE
Total power = 0.099764, Leakage = 0.099764, Internal = 0.000000, Switching = 0.000000

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 2.670586, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -14.395610, TNHS = -36.464996, NHVP = 47

    Scenario mode_norm.slow.RCmax  WNS = 64.797279, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax  WNS = 2.670586, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc  WNHS = -14.395610, TNHS = -36.464997, NHVP = 47
    Scenario mode_norm.slow.RCmax
       Path Group HCLK  WNS = 64.797279, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 83.043221, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 84.595505, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax
       Path Group HCLK  WNS = 2.670586, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 25.631310, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 38.053871, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc
       Path Group HCLK  WNHS = -14.395610, TNHS = -36.464997, NHVP = 47
       Path Group REGOUT  WNHS = 29.773138, TNHS = 0.000000, NHVP = 0
       Path Group REGIN  WNHS = 129.087112, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 2.671, TNS = 0.000, NVP = 0, WNHS = -14.396, TNHS = -36.465, NHVP = 47
CCD-QoR: Area: Clock Repeater Area (count) = 80.46 (232), Clock std Cell Area (count) = 110.54 (268), Flop Area (count) = 1240.10 (841), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.099764, Leakage = 0.099764, Internal = 0.000000, Switching = 0.000000

    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =          0
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =          0
	# Failed main graph committ          =          0
	# Successful main graph commit      =          0
	# NumCTCells changed               =          0


	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     1.2609

-------------------------------------------------


CCD: After CG based optimization:
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 2.670586, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -14.395610, TNHS = -36.464996, NHVP = 47

    Scenario mode_norm.slow.RCmax  WNS = 64.797279, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax  WNS = 2.670586, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc  WNHS = -14.395610, TNHS = -36.464997, NHVP = 47
    Scenario mode_norm.slow.RCmax
       Path Group HCLK  WNS = 64.797279, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 83.043221, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 84.595505, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax
       Path Group HCLK  WNS = 2.670586, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 25.631310, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 38.053871, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc
       Path Group HCLK  WNHS = -14.395610, TNHS = -36.464997, NHVP = 47
       Path Group REGOUT  WNHS = 29.773138, TNHS = 0.000000, NHVP = 0
       Path Group REGIN  WNHS = 129.087112, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 2.671, TNS = 0.000, NVP = 0, WNHS = -14.396, TNHS = -36.465, NHVP = 47
CCD-QoR: Area: Clock Repeater Area (count) = 80.46 (232), Clock std Cell Area (count) = 110.54 (268), Flop Area (count) = 1240.10 (841), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.099764, Leakage = 0.099764, Internal = 0.000000, Switching = 0.000000

    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =          0
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =          0
	# Failed main graph committ          =          0
	# Successful main graph commit      =          0
	# NumCTCells changed               =          0


	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     0.9999

-------------------------------------------------


CCD: After SC THS sizedown optimization:
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 2.670586, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -14.395610, TNHS = -36.464996, NHVP = 47

    Scenario mode_norm.slow.RCmax  WNS = 64.797279, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax  WNS = 2.670586, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc  WNHS = -14.395610, TNHS = -36.464997, NHVP = 47
    Scenario mode_norm.slow.RCmax
       Path Group HCLK  WNS = 64.797279, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 83.043221, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 84.595505, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax
       Path Group HCLK  WNS = 2.670586, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 25.631310, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 38.053871, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc
       Path Group HCLK  WNHS = -14.395610, TNHS = -36.464997, NHVP = 47
       Path Group REGOUT  WNHS = 29.773138, TNHS = 0.000000, NHVP = 0
       Path Group REGIN  WNHS = 129.087112, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 2.671, TNS = 0.000, NVP = 0, WNHS = -14.396, TNHS = -36.465, NHVP = 47
CCD-QoR: Area: Clock Repeater Area (count) = 80.46 (232), Clock std Cell Area (count) = 110.54 (268), Flop Area (count) = 1240.10 (841), Latch Area (count) = 0.00 (0)

    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =          0
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =          0
	# Failed main graph committ          =          0
	# Successful main graph commit      =          0
	# NumCTCells changed               =          0


	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     0.9999

-------------------------------------------------


CCD: After SC THS sizeup optimization:
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 2.670586, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -14.395610, TNHS = -36.464996, NHVP = 47

    Scenario mode_norm.slow.RCmax  WNS = 64.797279, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax  WNS = 2.670586, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc  WNHS = -14.395610, TNHS = -36.464997, NHVP = 47
    Scenario mode_norm.slow.RCmax
       Path Group HCLK  WNS = 64.797279, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 83.043221, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 84.595505, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax
       Path Group HCLK  WNS = 2.670586, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 25.631310, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 38.053871, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc
       Path Group HCLK  WNHS = -14.395610, TNHS = -36.464997, NHVP = 47
       Path Group REGOUT  WNHS = 29.773138, TNHS = 0.000000, NHVP = 0
       Path Group REGIN  WNHS = 129.087112, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 2.671, TNS = 0.000, NVP = 0, WNHS = -14.396, TNHS = -36.465, NHVP = 47
CCD-QoR: Area: Clock Repeater Area (count) = 80.46 (232), Clock std Cell Area (count) = 110.54 (268), Flop Area (count) = 1240.10 (841), Latch Area (count) = 0.00 (0)

CCD: After SC THS cluster-buffer optimization:
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 2.670586, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -14.395610, TNHS = -36.464996, NHVP = 47

    Scenario mode_norm.slow.RCmax  WNS = 64.797279, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax  WNS = 2.670586, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc  WNHS = -14.395610, TNHS = -36.464997, NHVP = 47
    Scenario mode_norm.slow.RCmax
       Path Group HCLK  WNS = 64.797279, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 83.043221, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 84.595505, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax
       Path Group HCLK  WNS = 2.670586, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 25.631310, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 38.053871, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc
       Path Group HCLK  WNHS = -14.395610, TNHS = -36.464997, NHVP = 47
       Path Group REGOUT  WNHS = 29.773138, TNHS = 0.000000, NHVP = 0
       Path Group REGIN  WNHS = 129.087112, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 2.671, TNS = 0.000, NVP = 0, WNHS = -14.396, TNHS = -36.465, NHVP = 47
CCD-QoR: Area: Clock Repeater Area (count) = 80.46 (232), Clock std Cell Area (count) = 110.54 (268), Flop Area (count) = 1240.10 (841), Latch Area (count) = 0.00 (0)

    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =          0
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =          0
	# Failed main graph committ          =          0
	# Successful main graph commit      =          0
	# NumCTCells changed               =          0


	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     0.9999

-------------------------------------------------


CCD: After SC THS partial-buffer optimization:
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 2.670586, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -14.395610, TNHS = -36.464996, NHVP = 47

    Scenario mode_norm.slow.RCmax  WNS = 64.797279, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax  WNS = 2.670586, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc  WNHS = -14.395610, TNHS = -36.464997, NHVP = 47
    Scenario mode_norm.slow.RCmax
       Path Group HCLK  WNS = 64.797279, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 83.043221, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 84.595505, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax
       Path Group HCLK  WNS = 2.670586, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 25.631310, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 38.053871, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc
       Path Group HCLK  WNHS = -14.395610, TNHS = -36.464997, NHVP = 47
       Path Group REGOUT  WNHS = 29.773138, TNHS = 0.000000, NHVP = 0
       Path Group REGIN  WNHS = 129.087112, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 2.671, TNS = 0.000, NVP = 0, WNHS = -14.396, TNHS = -36.465, NHVP = 47
CCD-QoR: Area: Clock Repeater Area (count) = 80.46 (232), Clock std Cell Area (count) = 110.54 (268), Flop Area (count) = 1240.10 (841), Latch Area (count) = 0.00 (0)
2,2|2,2|2,2|2,2|5,5|2,2|3,3|3,3|2,2|1,1|3,3|2,2|3,3|1,1|3,3|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|2,2|3,3|3,3|1,1|1,1|
    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =       1034
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =        980
	# Failed main graph committ          =          0
	# Successful main graph commit      =         54
	# Subgraph evaluation success rate in percent =     0.0522
	# Sg2Main acceptance ratio in percent      =     1.0000
	# NumCTCells changed               =          0

	# Number of cells sized                =         54
	# Number of cells added                =          0
	# Number of cells removed                =          0

	# Total CPU time                  = 00h:00m:36s
	# Total elapsed time              = 00h:00m:06s
	# Flow total speed up             =     5.6463
	# Commit CPU time                 = 00h:00m:09s
	# Commit elapsed time             = 00h:00m:01s
	# Commit speed up                 =     5.7217
	# Generator CPU time              = 00h:00m:01s
	# Generator elapsed time          = 00h:00m:01s
	# Generator speed up              =     0.9999
	# Filter CPU time                 = 00h:00m:13s
	# Filter elapsed time             = 00h:00m:01s
	# Filter speed up                 =     7.2202
	# Sg CPU time                     = 00h:00m:13s
	# Sg elapsed time                 = 00h:00m:01s
	# Sg speed up                     =     6.7848
	# The rest of flow speed up       =     5.6222

-------------------------------------------------


CCD: After power optimization:
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 1.523435, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -12.547895, TNHS = -36.188885, NHVP = 48

    Scenario mode_norm.slow.RCmax  WNS = 63.095509, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax  WNS = 1.523435, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc  WNHS = -12.547895, TNHS = -36.188886, NHVP = 48
    Scenario mode_norm.slow.RCmax
       Path Group HCLK  WNS = 63.095509, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 84.569099, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 84.595505, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax
       Path Group HCLK  WNS = 1.523435, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 27.481438, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 38.053871, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc
       Path Group HCLK  WNHS = -12.547895, TNHS = -36.188886, NHVP = 48
       Path Group REGOUT  WNHS = 29.849432, TNHS = 0.000000, NHVP = 0
       Path Group REGIN  WNHS = 128.991745, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 1.523, TNS = 0.000, NVP = 0, WNHS = -12.548, TNHS = -36.189, NHVP = 48
CCD-QoR: Area: Clock Repeater Area (count) = 86.90 (232), Clock std Cell Area (count) = 116.98 (268), Flop Area (count) = 1240.10 (841), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.099534, Leakage = 0.099534, Internal = 0.000000, Switching = 0.000000
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Route Cleanup and Reuse: 0 shapes being reused for 0 clock nets
 CCD flow runtime: cpu 38.507046, elapsed 7.252159, speed up 5.309735.
Mark clock trees...
Marking clock synthesized attributes

nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 142 total shapes.
Layer MINT1: cached 0 shapes out of 434 total shapes.
Layer MINT2: cached 0 shapes out of 1245 total shapes.
Cached 4161 vias out of 21312 total vias.

Legalizing Top Level Design CORTEXM0DS ... 
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Information: Creating classic rule checker.
=====> Processed 51 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     5795.46         8997        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (2 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   8997
number of references:                51
number of site rows:                 99
number of locations attempted:   180397
number of locations failed:       21819  (12.1%)

Legality of references at locations:
23 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   704      11189      3299 ( 29.5%)       3924      2035 ( 51.9%)  SDFFSNQ_X1
  1181      15124      2211 ( 14.6%)       3839      1349 ( 35.1%)  CLKBUF_X1
  1147      15150      1482 (  9.8%)       8154      1007 ( 12.3%)  NAND2_X1
   685       9756      1048 ( 10.7%)       5267       837 ( 15.9%)  NOR2_X1
   241       4020       851 ( 21.2%)       2238       659 ( 29.4%)  NAND3_X1
   247       3970       795 ( 20.0%)       2135       548 ( 25.7%)  NAND4_X1
   448       6730       673 ( 10.0%)       3899       439 ( 11.3%)  AOI21_X1
   137       2023       736 ( 36.4%)       1040       372 ( 35.8%)  SDFFRNQ_X1
   566       8170       677 (  8.3%)       4297       384 (  8.9%)  OAI21_X1
   199       2976       401 ( 13.5%)        566       219 ( 38.7%)  CLKBUF_X2

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   137       2023       736 ( 36.4%)       1040       372 ( 35.8%)  SDFFRNQ_X1
   704      11189      3299 ( 29.5%)       3924      2035 ( 51.9%)  SDFFSNQ_X1
     4         80        29 ( 36.2%)         64        19 ( 29.7%)  FA_X1
    20        339        65 ( 19.2%)        110        46 ( 41.8%)  BUF_X1
   241       4020       851 ( 21.2%)       2238       659 ( 29.4%)  NAND3_X1
    79       1278       282 ( 22.1%)        685       188 ( 27.4%)  NOR3_X1
   247       3970       795 ( 20.0%)       2135       548 ( 25.7%)  NAND4_X1
    85       1374       267 ( 19.4%)        872       166 ( 19.0%)  NOR4_X1
  1181      15124      2211 ( 14.6%)       3839      1349 ( 35.1%)  CLKBUF_X1
   199       2976       401 ( 13.5%)        566       219 ( 38.7%)  CLKBUF_X2

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        8729 (66609 total sites)
avg row height over cells:        0.768 um
rms cell displacement:            0.089 um ( 0.12 row height)
rms weighted cell displacement:   0.089 um ( 0.12 row height)
max cell displacement:            1.600 um ( 2.08 row height)
avg cell displacement:            0.013 um ( 0.02 row height)
avg weighted cell displacement:   0.013 um ( 0.02 row height)
number of cells moved:              249
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U5709 (NAND3_X1)
  Input location: (35.904,20.736)
  Legal location: (35.456,19.2)
  Displacement:   1.600 um ( 2.08 row height)
Cell: copt_h_inst_20984 (CLKBUF_X1)
  Input location: (35.52,24.576)
  Legal location: (35.84,23.04)
  Displacement:   1.569 um ( 2.04 row height)
Cell: u_logic_Ycu2z4_reg (SDFFSNQ_X1)
  Input location: (16.512,25.344)
  Legal location: (17.472,25.344)
  Displacement:   0.960 um ( 1.25 row height)
Cell: copt_h_inst_20068 (CLKBUF_X4)
  Input location: (34.88,71.424)
  Legal location: (33.984,71.424)
  Displacement:   0.896 um ( 1.17 row height)
Cell: U11096 (AOI22_X1)
  Input location: (32.896,71.424)
  Legal location: (32,71.424)
  Displacement:   0.896 um ( 1.17 row height)
Cell: copt_h_inst_20362 (CLKBUF_X1)
  Input location: (26.176,71.424)
  Legal location: (25.28,71.424)
  Displacement:   0.896 um ( 1.17 row height)
Cell: copt_h_inst_20014 (CLKBUF_X1)
  Input location: (32.576,71.424)
  Legal location: (31.68,71.424)
  Displacement:   0.896 um ( 1.17 row height)
Cell: copt_h_inst_20235 (CLKBUF_X1)
  Input location: (33.344,71.424)
  Legal location: (32.448,71.424)
  Displacement:   0.896 um ( 1.17 row height)
Cell: copt_h_inst_20070 (CLKBUF_X1)
  Input location: (34.304,71.424)
  Legal location: (33.408,71.424)
  Displacement:   0.896 um ( 1.17 row height)
Cell: copt_h_inst_20010 (CLKBUF_X1)
  Input location: (30.336,71.424)
  Legal location: (29.44,71.424)
  Displacement:   0.896 um ( 1.17 row height)

 CCD using TA only patch routing
Info:: Timing driven is turned off in route_group -all_clock_nets
Generating Timing information  
Design  Scenario mode_norm.slow.RCmax (Mode mode_norm.slow.RCmax Corner mode_norm.slow.RCmax)
Warning: Currnet dominant scnenario mode_norm.slow.RCmax for timing driven route  is different from dominant scenario for the previous timing driven route which is mode_norm.worst_low.RCmax. (ZRT-647)
Estimated unitRes/unitCap :
Layer M1 : Res  46.4286 ohm/um Cap  0.148637 ff/um
Layer MINT1 : Res  46.4286 ohm/um Cap  0.154683 ff/um
Layer MINT2 : Res  46.4286 ohm/um Cap  0.154827 ff/um
Layer MINT3 : Res  46.4286 ohm/um Cap  0.154839 ff/um
Layer MINT4 : Res  46.4286 ohm/um Cap  0.154828 ff/um
Layer MINT5 : Res  46.4286 ohm/um Cap  0.154674 ff/um
Layer MSMG1 : Res  8.03571 ohm/um Cap  0.196653 ff/um
Layer MSMG2 : Res  8.03571 ohm/um Cap  0.184306 ff/um
Layer MSMG3 : Res  8.03571 ohm/um Cap  0.18422 ff/um
Layer MSMG4 : Res  8.03571 ohm/um Cap  0.184207 ff/um
Layer MSMG5 : Res  8.03571 ohm/um Cap  0.184091 ff/um
Layer MG1 : Res  0.892857 ohm/um Cap  0.194736 ff/um
Layer MG2 : Res  0.892857 ohm/um Cap  0.177243 ff/um
Generating Timing information  ... Done
Information: The net parasitics of block CORTEXM0DS are cleared. (TIM-123)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MINT5
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  149  Alloctr  150  Proc 2257 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.crosstalk_driven                                 :	 false               
global.deterministic                                    :	 off                 
global.effort_level                                     :	 medium              
global.export_soft_congestion_maps                      :	 false               
global.timing_driven                                    :	 false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,76.74,77.57)
Number of routing layers = 13
layer M1, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT1, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT2, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT3, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT4, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT5, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MSMG1, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG2, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG3, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG4, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG5, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MG1, dir Hor, min width = 0.112, min space = 0.112 pitch = 0.224
layer MG2, dir Ver, min width = 0.112, min space = 0.112 pitch = 0.224
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  150  Alloctr  151  Proc 2257 
Warning: No existing global route is available for reuse in incremental global routing. (ZRT-586)
Net statistics:
Total number of nets     = 9065
Number of nets to route  = 269
Number of nets with min-layer-mode soft = 13
Number of nets with min-layer-mode soft-cost-low = 13
119 nets are partially connected,
 of which 119 are detail routed and 0 are global routed.
150 nets are fully connected,
 of which 150 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    3  Alloctr    4  Proc    0 
[End of Build All Nets] Total (MB): Used  154  Alloctr  155  Proc 2257 
Average gCell capacity  0.16	 on layer (1)	 M1
Average gCell capacity  10.51	 on layer (2)	 MINT1
Average gCell capacity  9.78	 on layer (3)	 MINT2
Average gCell capacity  11.76	 on layer (4)	 MINT3
Average gCell capacity  9.78	 on layer (5)	 MINT4
Average gCell capacity  11.76	 on layer (6)	 MINT5
Average gCell capacity  5.38	 on layer (7)	 MSMG1
Average gCell capacity  0.00	 on layer (8)	 MSMG2
Average gCell capacity  0.00	 on layer (9)	 MSMG3
Average gCell capacity  0.00	 on layer (10)	 MSMG4
Average gCell capacity  0.00	 on layer (11)	 MSMG5
Average gCell capacity  0.00	 on layer (12)	 MG1
Average gCell capacity  0.00	 on layer (13)	 MG2
Average number of tracks per gCell 12.00	 on layer (1)	 M1
Average number of tracks per gCell 12.01	 on layer (2)	 MINT1
Average number of tracks per gCell 12.00	 on layer (3)	 MINT2
Average number of tracks per gCell 12.01	 on layer (4)	 MINT3
Average number of tracks per gCell 12.00	 on layer (5)	 MINT4
Average number of tracks per gCell 12.01	 on layer (6)	 MINT5
Average number of tracks per gCell 6.86	 on layer (7)	 MSMG1
Average number of tracks per gCell 6.86	 on layer (8)	 MSMG2
Average number of tracks per gCell 6.86	 on layer (9)	 MSMG3
Average number of tracks per gCell 6.86	 on layer (10)	 MSMG4
Average number of tracks per gCell 6.86	 on layer (11)	 MSMG5
Average number of tracks per gCell 3.44	 on layer (12)	 MG1
Average number of tracks per gCell 3.43	 on layer (13)	 MG2
Number of gCells = 131300
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used  155  Alloctr  157  Proc 2257 
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    6  Alloctr    6  Proc    0 
[End of Build Data] Total (MB): Used  155  Alloctr  157  Proc 2257 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  187  Alloctr  189  Proc 2257 
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  188  Alloctr  190  Proc 2257 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 1 GRCs =     1 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT2      Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
Initial. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 78.04
Initial. Layer M1 wire length = 0.00
Initial. Layer MINT1 wire length = 73.11
Initial. Layer MINT2 wire length = 4.93
Initial. Layer MINT3 wire length = 0.00
Initial. Layer MINT4 wire length = 0.00
Initial. Layer MINT5 wire length = 0.00
Initial. Layer MSMG1 wire length = 0.00
Initial. Layer MSMG2 wire length = 0.00
Initial. Layer MSMG3 wire length = 0.00
Initial. Layer MSMG4 wire length = 0.00
Initial. Layer MSMG5 wire length = 0.00
Initial. Layer MG1 wire length = 0.00
Initial. Layer MG2 wire length = 0.00
Initial. Total Number of Contacts = 191
Initial. Via V1_0 count = 160
Initial. Via VINT1_0 count = 23
Initial. Via VINT2_0 count = 8
Initial. Via VINT3_0 count = 0
Initial. Via VINT4_0 count = 0
Initial. Via VINT5_0 count = 0
Initial. Via VSMG1_0 count = 0
Initial. Via VSMG2_0 count = 0
Initial. Via VSMG3_0 count = 0
Initial. Via VSMG4_0 count = 0
Initial. Via VSMG5_0 count = 0
Initial. Via VG1_0 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  188  Alloctr  190  Proc 2257 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 1 GRCs =     1 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT2      Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase1. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 78.04
phase1. Layer M1 wire length = 0.00
phase1. Layer MINT1 wire length = 73.11
phase1. Layer MINT2 wire length = 4.93
phase1. Layer MINT3 wire length = 0.00
phase1. Layer MINT4 wire length = 0.00
phase1. Layer MINT5 wire length = 0.00
phase1. Layer MSMG1 wire length = 0.00
phase1. Layer MSMG2 wire length = 0.00
phase1. Layer MSMG3 wire length = 0.00
phase1. Layer MSMG4 wire length = 0.00
phase1. Layer MSMG5 wire length = 0.00
phase1. Layer MG1 wire length = 0.00
phase1. Layer MG2 wire length = 0.00
phase1. Total Number of Contacts = 191
phase1. Via V1_0 count = 160
phase1. Via VINT1_0 count = 23
phase1. Via VINT2_0 count = 8
phase1. Via VINT3_0 count = 0
phase1. Via VINT4_0 count = 0
phase1. Via VINT5_0 count = 0
phase1. Via VSMG1_0 count = 0
phase1. Via VSMG2_0 count = 0
phase1. Via VSMG3_0 count = 0
phase1. Via VSMG4_0 count = 0
phase1. Via VSMG5_0 count = 0
phase1. Via VG1_0 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  188  Alloctr  190  Proc 2257 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 1 GRCs =     1 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT2      Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase2. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 78.04
phase2. Layer M1 wire length = 0.00
phase2. Layer MINT1 wire length = 73.11
phase2. Layer MINT2 wire length = 4.93
phase2. Layer MINT3 wire length = 0.00
phase2. Layer MINT4 wire length = 0.00
phase2. Layer MINT5 wire length = 0.00
phase2. Layer MSMG1 wire length = 0.00
phase2. Layer MSMG2 wire length = 0.00
phase2. Layer MSMG3 wire length = 0.00
phase2. Layer MSMG4 wire length = 0.00
phase2. Layer MSMG5 wire length = 0.00
phase2. Layer MG1 wire length = 0.00
phase2. Layer MG2 wire length = 0.00
phase2. Total Number of Contacts = 191
phase2. Via V1_0 count = 160
phase2. Via VINT1_0 count = 23
phase2. Via VINT2_0 count = 8
phase2. Via VINT3_0 count = 0
phase2. Via VINT4_0 count = 0
phase2. Via VINT5_0 count = 0
phase2. Via VSMG1_0 count = 0
phase2. Via VSMG2_0 count = 0
phase2. Via VSMG3_0 count = 0
phase2. Via VSMG4_0 count = 0
phase2. Via VSMG5_0 count = 0
phase2. Via VG1_0 count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   38  Alloctr   39  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  188  Alloctr  190  Proc 2257 

Congestion utilization per direction:
Average vertical track utilization   =  1.64 %
Peak    vertical track utilization   = 55.56 %
Average horizontal track utilization =  1.52 %
Peak    horizontal track utilization = 27.78 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -1  Alloctr   -1  Proc    0 
[GR: Done] Total (MB): Used  186  Alloctr  188  Proc 2257 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   37  Alloctr   37  Proc    0 
[GR: Done] Total (MB): Used  186  Alloctr  188  Proc 2257 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Global Routing] Total (MB): Used  181  Alloctr  183  Proc 2257 

Start track assignment

Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :	 false               

Printing options for 'route.track.*'
track.crosstalk_driven                                  :	 true                
track.timing_driven                                     :	 false               

Loading timing information to the router from design
Timing information loaded to the router.
Information: Using 8 threads for routing. (ZRT-444)
Information: RC layer preference is turned off for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Track Assign: Read routes] Total (MB): Used  149  Alloctr  150  Proc 2257 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/51      
Routed partition 2/51      
Routed partition 3/51      
Routed partition 4/51      
Routed partition 5/51      
Routed partition 6/51      
Routed partition 7/51      
Routed partition 8/51      
Routed partition 9/51      
Routed partition 10/51     
Routed partition 11/51     
Routed partition 12/51     
Routed partition 13/51     
Routed partition 14/51     
Routed partition 15/51     
Routed partition 16/51     
Routed partition 17/51     
Routed partition 18/51     
Routed partition 19/51     
Routed partition 20/51     
Routed partition 21/51     
Routed partition 22/51     
Routed partition 23/51     
Routed partition 24/51     
Routed partition 25/51     
Routed partition 26/51     
Routed partition 27/51     
Routed partition 28/51     
Routed partition 29/51     
Routed partition 30/51     
Routed partition 31/51     
Routed partition 32/51     
Routed partition 33/51     
Routed partition 34/51     
Routed partition 35/51     
Routed partition 36/51     
Routed partition 37/51     
Routed partition 38/51     
Routed partition 39/51     
Routed partition 40/51     
Routed partition 42/51     
Routed partition 42/51     
Routed partition 43/51     
Routed partition 44/51     
Routed partition 45/51     
Routed partition 46/51     
Routed partition 47/51     
Routed partition 48/51     
Routed partition 49/51     
Routed partition 50/51     
Routed partition 51/51     

Assign Vertical partitions, iteration 0
Routed partition 1/50      
Routed partition 3/50      
Routed partition 4/50      
Routed partition 4/50      
Routed partition 5/50      
Routed partition 6/50      
Routed partition 7/50      
Routed partition 8/50      
Routed partition 9/50      
Routed partition 10/50     
Routed partition 11/50     
Routed partition 12/50     
Routed partition 13/50     
Routed partition 14/50     
Routed partition 15/50     
Routed partition 16/50     
Routed partition 17/50     
Routed partition 18/50     
Routed partition 19/50     
Routed partition 20/50     
Routed partition 21/50     
Routed partition 22/50     
Routed partition 23/50     
Routed partition 24/50     
Routed partition 25/50     
Routed partition 26/50     
Routed partition 27/50     
Routed partition 28/50     
Routed partition 29/50     
Routed partition 30/50     
Routed partition 31/50     
Routed partition 32/50     
Routed partition 33/50     
Routed partition 34/50     
Routed partition 35/50     
Routed partition 36/50     
Routed partition 37/50     
Routed partition 38/50     
Routed partition 39/50     
Routed partition 40/50     
Routed partition 41/50     
Routed partition 42/50     
Routed partition 43/50     
Routed partition 44/50     
Routed partition 45/50     
Routed partition 46/50     
Routed partition 47/50     
Routed partition 48/50     
Routed partition 49/50     
Routed partition 50/50     

Number of wires with overlap after iteration 0 = 225 of 757


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Iteration 0] Stage (MB): Used    4  Alloctr    4  Proc  105 
[Track Assign: Iteration 0] Total (MB): Used  149  Alloctr  151  Proc 2362 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/51      
Routed partition 2/51      
Routed partition 3/51      
Routed partition 4/51      
Routed partition 5/51      
Routed partition 6/51      
Routed partition 7/51      
Routed partition 8/51      
Routed partition 9/51      
Routed partition 10/51     
Routed partition 11/51     
Routed partition 12/51     
Routed partition 13/51     
Routed partition 14/51     
Routed partition 15/51     
Routed partition 16/51     
Routed partition 17/51     
Routed partition 18/51     
Routed partition 19/51     
Routed partition 20/51     
Routed partition 21/51     
Routed partition 22/51     
Routed partition 23/51     
Routed partition 24/51     
Routed partition 25/51     
Routed partition 26/51     
Routed partition 27/51     
Routed partition 28/51     
Routed partition 29/51     
Routed partition 30/51     
Routed partition 31/51     
Routed partition 32/51     
Routed partition 33/51     
Routed partition 34/51     
Routed partition 35/51     
Routed partition 36/51     
Routed partition 37/51     
Routed partition 38/51     
Routed partition 39/51     
Routed partition 40/51     
Routed partition 41/51     
Routed partition 42/51     
Routed partition 43/51     
Routed partition 44/51     
Routed partition 45/51     
Routed partition 46/51     
Routed partition 47/51     
Routed partition 48/51     
Routed partition 49/51     
Routed partition 50/51     
Routed partition 51/51     

Assign Vertical partitions, iteration 1
Routed partition 1/50      
Routed partition 3/50      
Routed partition 4/50      
Routed partition 4/50      
Routed partition 5/50      
Routed partition 6/50      
Routed partition 7/50      
Routed partition 8/50      
Routed partition 9/50      
Routed partition 10/50     
Routed partition 11/50     
Routed partition 12/50     
Routed partition 13/50     
Routed partition 14/50     
Routed partition 15/50     
Routed partition 16/50     
Routed partition 17/50     
Routed partition 18/50     
Routed partition 19/50     
Routed partition 20/50     
Routed partition 21/50     
Routed partition 22/50     
Routed partition 23/50     
Routed partition 24/50     
Routed partition 25/50     
Routed partition 26/50     
Routed partition 27/50     
Routed partition 28/50     
Routed partition 29/50     
Routed partition 30/50     
Routed partition 31/50     
Routed partition 32/50     
Routed partition 33/50     
Routed partition 34/50     
Routed partition 35/50     
Routed partition 36/50     
Routed partition 37/50     
Routed partition 38/50     
Routed partition 39/50     
Routed partition 40/50     
Routed partition 41/50     
Routed partition 42/50     
Routed partition 43/50     
Routed partition 44/50     
Routed partition 45/50     
Routed partition 46/50     
Routed partition 47/50     
Routed partition 48/50     
Routed partition 49/50     
Routed partition 50/50     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Track Assign: Iteration 1] Stage (MB): Used    4  Alloctr    4  Proc  135 
[Track Assign: Iteration 1] Total (MB): Used  149  Alloctr  151  Proc 2392 

Number of wires with overlap after iteration 1 = 44 of 617


Wire length and via report:
---------------------------
Number of M1 wires: 116 		  : 0
Number of MINT1 wires: 452 		 V1_0: 677
Number of MINT2 wires: 42 		 VINT1_0: 71
Number of MINT3 wires: 7 		 VINT2_0: 9
Number of MINT4 wires: 0 		 VINT3_0: 0
Number of MINT5 wires: 0 		 VINT4_0: 0
Number of MSMG1 wires: 0 		 VINT5_0: 0
Number of MSMG2 wires: 0 		 VSMG1_0: 0
Number of MSMG3 wires: 0 		 VSMG2_0: 0
Number of MSMG4 wires: 0 		 VSMG3_0: 0
Number of MSMG5 wires: 0 		 VSMG4_0: 0
Number of MG1 wires: 0 		 VSMG5_0: 0
Number of MG2 wires: 0 		 VG1_0: 0
Total number of wires: 617 		 vias: 757

Total M1 wire length: 7.7
Total MINT1 wire length: 141.6
Total MINT2 wire length: 11.0
Total MINT3 wire length: 1.4
Total MINT4 wire length: 0.0
Total MINT5 wire length: 0.0
Total MSMG1 wire length: 0.0
Total MSMG2 wire length: 0.0
Total MSMG3 wire length: 0.0
Total MSMG4 wire length: 0.0
Total MSMG5 wire length: 0.0
Total MG1 wire length: 0.0
Total MG2 wire length: 0.0
Total wire length: 161.7

Longest M1 wire length: 0.1
Longest MINT1 wire length: 2.0
Longest MINT2 wire length: 1.5
Longest MINT3 wire length: 0.3
Longest MINT4 wire length: 0.0
Longest MINT5 wire length: 0.0
Longest MSMG1 wire length: 0.0
Longest MSMG2 wire length: 0.0
Longest MSMG3 wire length: 0.0
Longest MSMG4 wire length: 0.0
Longest MSMG5 wire length: 0.0
Longest MG1 wire length: 0.0
Longest MG2 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Track Assign: Done] Stage (MB): Used    2  Alloctr    2  Proc  135 
[Track Assign: Done] Total (MB): Used  148  Alloctr  149  Proc 2392 
Skip detail route
Updating the database ...
1
Done with CCD-wnsh_power_latch_phase2
Information: Freeing timing information from routing. (ZRT-574)
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/clock_opt_opto.design'. (TIM-125)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_opto.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_opto.design (time 0s)
Information: Design CORTEXM0DS has 9065 nets, 0 global routed, 269 detail routed. (NEX-024)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (76480 76800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Information: The RC mode used is CTO(RDE) for design 'CORTEXM0DS'. (NEX-022)
Information: Design Average RC for design CORTEXM0DS  (NEX-011)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.094500 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 44.845238 ohm/um, via_r = 3.722334 ohm/cut, c = 0.089697 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 9063, routed nets = 269, across physical hierarchy nets = 0, parasitics cached nets = 9063, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

CCL: Total Usage Adjustment : 1
INFO: Derive row count 25 from GR congestion map (101/4)
INFO: Derive col count 25 from GR congestion map (100/4)
Convert timing mode ...
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
npo-clock-opt optimization Phase 27 Iter  1         0.00        0.00      0.00        19       0.003  49767048.00           0.020      1033
npo-clock-opt optimization Phase 27 Iter  2         0.00        0.00      0.00        19       0.003  49767048.00           0.020      1033
npo-clock-opt optimization Phase 27 Iter  3         0.00        0.00      0.00        19       0.003  49767048.00           0.020      1033
npo-clock-opt optimization Phase 27 Iter  4         0.00        0.00      0.00        19       0.003  49767048.00           0.021      1033
npo-clock-opt optimization Phase 27 Iter  5         0.00        0.00      0.00        19       0.003  49767048.00           0.021      1033
npo-clock-opt optimization Phase 27 Iter  6         0.00        0.00      0.00        19       0.003  49767048.00           0.021      1033
npo-clock-opt optimization Phase 27 Iter  7         0.00        0.00      0.00        19       0.003  49767048.00           0.021      1033
npo-clock-opt optimization Phase 27 Iter  8         0.00        0.00      0.00        19       0.003  49767048.00           0.021      1033
npo-clock-opt optimization Phase 27 Iter  9         0.00        0.00      0.00        19       0.003  49767048.00           0.021      1033
npo-clock-opt optimization Phase 27 Iter 10         0.00        0.00      0.00        19       0.003  49767048.00           0.021      1033
npo-clock-opt optimization Phase 27 Iter 11         0.00        0.00      0.00        19       0.003  49767048.00           0.021      1033
npo-clock-opt optimization Phase 27 Iter 12         0.00        0.00      0.00        19       0.003  49767048.00           0.021      1033
npo-clock-opt optimization Phase 27 Iter 13         0.00        0.00      0.00        19       0.003  49767048.00           0.021      1033
npo-clock-opt optimization Phase 27 Iter 14         0.00        0.00      0.00        19       0.003  49767048.00           0.021      1033
npo-clock-opt optimization Phase 27 Iter 15         0.00        0.00      0.00        19       0.003  49767048.00           0.021      1033
npo-clock-opt optimization Phase 27 Iter 16         0.00        0.00      0.00        19       0.003  49767048.00           0.021      1033
npo-clock-opt optimization Phase 27 Iter 17         0.00        0.00      0.00        19       0.003  49767048.00           0.021      1033

npo-clock-opt optimization Phase 28 Iter  1         0.00        0.00      0.00        19       0.003  49767048.00           0.021      1033
npo-clock-opt optimization Phase 28 Iter  2         0.00        0.00      0.00        19       0.003  49767048.00           0.021      1033
npo-clock-opt optimization Phase 28 Iter  3         0.00        0.00      0.00        19       0.003  49767048.00           0.021      1033

npo-clock-opt optimization Phase 29 Iter  1         0.00        0.00      0.00        19       0.003  49767048.00           0.021      1033
npo-clock-opt optimization Phase 29 Iter  2         0.00        0.00      0.00        19       0.003  49767048.00           0.021      1033
npo-clock-opt optimization Phase 29 Iter  3         0.00        0.00      0.00        19       0.003  49767048.00           0.021      1033

npo-clock-opt optimization Phase 30 Iter  1         0.00        0.00      0.00        19       0.003  49767048.00           0.021      1033

npo-clock-opt optimization Phase 31 Iter  1         0.00        0.00     37.41        19       0.003  49425636.00           0.022      1033
npo-clock-opt optimization Phase 31 Iter  2         0.00        0.00     37.41        19       0.003  49425636.00           0.022      1033
npo-clock-opt optimization Phase 31 Iter  3         0.00        0.00      8.39        19       0.003  49569672.00           0.022      1033
npo-clock-opt optimization Phase 31 Iter  4         0.00        0.00      8.39        19       0.003  49569672.00           0.022      1033

npo-clock-opt optimization Phase 32 Iter  1         0.00        0.00      0.00        19       0.003  49569672.00           0.022      1033
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 255 total shapes.
Layer MINT1: cached 0 shapes out of 808 total shapes.
Layer MINT2: cached 0 shapes out of 1271 total shapes.
Cached 4161 vias out of 21593 total vias.

Legalizing Top Level Design CORTEXM0DS ... 
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Information: Creating classic rule checker.
=====> Processed 51 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     5795.46         8943        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   8943
number of references:                51
number of site rows:                 99
number of locations attempted:   175325
number of locations failed:       20957  (12.0%)

Legality of references at locations:
23 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   704      10848      3176 ( 29.3%)       3772      1931 ( 51.2%)  SDFFSNQ_X1
  1118      13783      2028 ( 14.7%)       3375      1188 ( 35.2%)  CLKBUF_X1
  1147      15029      1481 (  9.9%)       8181      1024 ( 12.5%)  NAND2_X1
   684       9486       980 ( 10.3%)       5204       768 ( 14.8%)  NOR2_X1
   241       3778       825 ( 21.8%)       2196       637 ( 29.0%)  NAND3_X1
   247       3722       721 ( 19.4%)       2010       487 ( 24.2%)  NAND4_X1
   137       2063       791 ( 38.3%)       1128       413 ( 36.6%)  SDFFRNQ_X1
   448       6655       681 ( 10.2%)       3875       408 ( 10.5%)  AOI21_X1
   566       8178       673 (  8.2%)       4329       397 (  9.2%)  OAI21_X1
   202       2703       363 ( 13.4%)        552       200 ( 36.2%)  CLKBUF_X2

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   137       2063       791 ( 38.3%)       1128       413 ( 36.6%)  SDFFRNQ_X1
     4         88        31 ( 35.2%)         56        23 ( 41.1%)  FA_X1
   704      10848      3176 ( 29.3%)       3772      1931 ( 51.2%)  SDFFSNQ_X1
   241       3778       825 ( 21.8%)       2196       637 ( 29.0%)  NAND3_X1
    79       1294       289 ( 22.3%)        693       194 ( 28.0%)  NOR3_X1
    20        131        28 ( 21.4%)         40        10 ( 25.0%)  BUF_X1
   247       3722       721 ( 19.4%)       2010       487 ( 24.2%)  NAND4_X1
  1118      13783      2028 ( 14.7%)       3375      1188 ( 35.2%)  CLKBUF_X1
    85       1358       252 ( 18.6%)        856       155 ( 18.1%)  NOR4_X1
   202       2703       363 ( 13.4%)        552       200 ( 36.2%)  CLKBUF_X2

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        8675 (66362 total sites)
avg row height over cells:        0.768 um
rms cell displacement:            0.029 um ( 0.04 row height)
rms weighted cell displacement:   0.029 um ( 0.04 row height)
max cell displacement:            0.859 um ( 1.12 row height)
avg cell displacement:            0.002 um ( 0.00 row height)
avg weighted cell displacement:   0.002 um ( 0.00 row height)
number of cells moved:               64
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: copt_h_inst_20304 (CLKBUF_X2)
  Input location: (18.24,39.168)
  Legal location: (18.624,39.936)
  Displacement:   0.859 um ( 1.12 row height)
Cell: copt_h_inst_21486 (CLKBUF_X1)
  Input location: (16,38.069)
  Legal location: (15.424,37.632)
  Displacement:   0.723 um ( 0.94 row height)
Cell: copt_h_inst_21483 (CLKBUF_X1)
  Input location: (18.816,36.744)
  Legal location: (18.24,36.864)
  Displacement:   0.588 um ( 0.77 row height)
Cell: u_logic_Uic3z4_reg (SDFFRNQ_X1)
  Input location: (54.656,56.064)
  Legal location: (54.08,56.064)
  Displacement:   0.576 um ( 0.75 row height)
Cell: copt_h_inst_21258 (CLKBUF_X1)
  Input location: (56.576,56.064)
  Legal location: (56,56.064)
  Displacement:   0.576 um ( 0.75 row height)
Cell: u_logic_Bec3z4_reg (SDFFRNQ_X1)
  Input location: (57.28,56.064)
  Legal location: (56.704,56.064)
  Displacement:   0.576 um ( 0.75 row height)
Cell: U10450 (OAI21_X1)
  Input location: (56.896,56.064)
  Legal location: (56.32,56.064)
  Displacement:   0.576 um ( 0.75 row height)
Cell: copt_h_inst_20268 (CLKBUF_X1)
  Input location: (54.336,56.064)
  Legal location: (53.76,56.064)
  Displacement:   0.576 um ( 0.75 row height)
Cell: U9020 (NAND4_X1)
  Input location: (53.888,56.064)
  Legal location: (53.312,56.064)
  Displacement:   0.576 um ( 0.75 row height)
Cell: copt_h_inst_21480 (CLKBUF_X1)
  Input location: (16,38.069)
  Legal location: (16.448,38.4)
  Displacement:   0.557 um ( 0.73 row height)

Information: The net parasitics of block CORTEXM0DS are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/clock_opt_opto.design'. (TIM-125)
Information: Design CORTEXM0DS has 9011 nets, 0 global routed, 269 detail routed. (NEX-024)
Information: The RC mode used is CTO(RDE) for design 'CORTEXM0DS'. (NEX-022)
Information: Design Average RC for design CORTEXM0DS  (NEX-011)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.094479 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 44.845238 ohm/um, via_r = 3.722334 ohm/cut, c = 0.089691 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 9009, routed nets = 269, across physical hierarchy nets = 0, parasitics cached nets = 9009, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

npo-clock-opt optimization Phase 33 Iter  1         0.04        0.04      0.00        19       0.003  49569672.00           0.022      1033

npo-clock-opt optimization Phase 34 Iter  1         0.04        0.04      0.00        19       0.003  49569672.00           0.022      1033
route_group -all_clock_nets
Info:: Timing driven is turned off in route_group -all_clock_nets
Generating Timing information  
Design  Scenario mode_norm.worst_low.RCmax (Mode mode_norm.worst_low.RCmax Corner mode_norm.worst_low.RCmax)
Warning: Currnet dominant scnenario mode_norm.worst_low.RCmax for timing driven route  is different from dominant scenario for the previous timing driven route which is mode_norm.slow.RCmax. (ZRT-647)
Estimated unitRes/unitCap :
Layer M1 : Res  46.4286 ohm/um Cap  0.148637 ff/um
Layer MINT1 : Res  46.4286 ohm/um Cap  0.154683 ff/um
Layer MINT2 : Res  46.4286 ohm/um Cap  0.154827 ff/um
Layer MINT3 : Res  46.4286 ohm/um Cap  0.154839 ff/um
Layer MINT4 : Res  46.4286 ohm/um Cap  0.154828 ff/um
Layer MINT5 : Res  46.4286 ohm/um Cap  0.154674 ff/um
Layer MSMG1 : Res  8.03571 ohm/um Cap  0.196653 ff/um
Layer MSMG2 : Res  8.03571 ohm/um Cap  0.184306 ff/um
Layer MSMG3 : Res  8.03571 ohm/um Cap  0.18422 ff/um
Layer MSMG4 : Res  8.03571 ohm/um Cap  0.184207 ff/um
Layer MSMG5 : Res  8.03571 ohm/um Cap  0.184091 ff/um
Layer MG1 : Res  0.892857 ohm/um Cap  0.194736 ff/um
Layer MG2 : Res  0.892857 ohm/um Cap  0.177243 ff/um
Generating Timing information  ... Done
Information: The net parasitics of block CORTEXM0DS are cleared. (TIM-123)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MINT5
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  149  Alloctr  150  Proc 2328 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.crosstalk_driven                                 :	 false               
global.deterministic                                    :	 off                 
global.effort_level                                     :	 medium              
global.export_soft_congestion_maps                      :	 false               
global.timing_driven                                    :	 false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,76.74,77.57)
Number of routing layers = 13
layer M1, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT1, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT2, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT3, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT4, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT5, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MSMG1, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG2, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG3, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG4, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG5, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MG1, dir Hor, min width = 0.112, min space = 0.112 pitch = 0.224
layer MG2, dir Ver, min width = 0.112, min space = 0.112 pitch = 0.224
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  150  Alloctr  151  Proc 2328 
Net statistics:
Total number of nets     = 9011
Number of nets to route  = 269
Number of nets with min-layer-mode soft = 12
Number of nets with min-layer-mode soft-cost-low = 12
10 nets are partially connected,
 of which 10 are detail routed and 0 are global routed.
259 nets are fully connected,
 of which 259 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    3  Alloctr    4  Proc    0 
[End of Build All Nets] Total (MB): Used  153  Alloctr  155  Proc 2328 
Average gCell capacity  0.16	 on layer (1)	 M1
Average gCell capacity  10.51	 on layer (2)	 MINT1
Average gCell capacity  9.78	 on layer (3)	 MINT2
Average gCell capacity  11.76	 on layer (4)	 MINT3
Average gCell capacity  9.78	 on layer (5)	 MINT4
Average gCell capacity  11.76	 on layer (6)	 MINT5
Average gCell capacity  5.38	 on layer (7)	 MSMG1
Average gCell capacity  0.00	 on layer (8)	 MSMG2
Average gCell capacity  0.00	 on layer (9)	 MSMG3
Average gCell capacity  0.00	 on layer (10)	 MSMG4
Average gCell capacity  0.00	 on layer (11)	 MSMG5
Average gCell capacity  0.00	 on layer (12)	 MG1
Average gCell capacity  0.00	 on layer (13)	 MG2
Average number of tracks per gCell 12.00	 on layer (1)	 M1
Average number of tracks per gCell 12.01	 on layer (2)	 MINT1
Average number of tracks per gCell 12.00	 on layer (3)	 MINT2
Average number of tracks per gCell 12.01	 on layer (4)	 MINT3
Average number of tracks per gCell 12.00	 on layer (5)	 MINT4
Average number of tracks per gCell 12.01	 on layer (6)	 MINT5
Average number of tracks per gCell 6.86	 on layer (7)	 MSMG1
Average number of tracks per gCell 6.86	 on layer (8)	 MSMG2
Average number of tracks per gCell 6.86	 on layer (9)	 MSMG3
Average number of tracks per gCell 6.86	 on layer (10)	 MSMG4
Average number of tracks per gCell 6.86	 on layer (11)	 MSMG5
Average number of tracks per gCell 3.44	 on layer (12)	 MG1
Average number of tracks per gCell 3.43	 on layer (13)	 MG2
Number of gCells = 131300
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used  155  Alloctr  157  Proc 2328 
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    6  Alloctr    6  Proc    0 
[End of Build Data] Total (MB): Used  155  Alloctr  157  Proc 2328 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  187  Alloctr  189  Proc 2328 
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  187  Alloctr  189  Proc 2328 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 1 GRCs =     1 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT2      Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
Initial. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 2.62
Initial. Layer M1 wire length = 0.00
Initial. Layer MINT1 wire length = 2.62
Initial. Layer MINT2 wire length = 0.00
Initial. Layer MINT3 wire length = 0.00
Initial. Layer MINT4 wire length = 0.00
Initial. Layer MINT5 wire length = 0.00
Initial. Layer MSMG1 wire length = 0.00
Initial. Layer MSMG2 wire length = 0.00
Initial. Layer MSMG3 wire length = 0.00
Initial. Layer MSMG4 wire length = 0.00
Initial. Layer MSMG5 wire length = 0.00
Initial. Layer MG1 wire length = 0.00
Initial. Layer MG2 wire length = 0.00
Initial. Total Number of Contacts = 2
Initial. Via V1_0 count = 2
Initial. Via VINT1_0 count = 0
Initial. Via VINT2_0 count = 0
Initial. Via VINT3_0 count = 0
Initial. Via VINT4_0 count = 0
Initial. Via VINT5_0 count = 0
Initial. Via VSMG1_0 count = 0
Initial. Via VSMG2_0 count = 0
Initial. Via VSMG3_0 count = 0
Initial. Via VSMG4_0 count = 0
Initial. Via VSMG5_0 count = 0
Initial. Via VG1_0 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  187  Alloctr  189  Proc 2328 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 1 GRCs =     1 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT2      Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase1. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 2.62
phase1. Layer M1 wire length = 0.00
phase1. Layer MINT1 wire length = 2.62
phase1. Layer MINT2 wire length = 0.00
phase1. Layer MINT3 wire length = 0.00
phase1. Layer MINT4 wire length = 0.00
phase1. Layer MINT5 wire length = 0.00
phase1. Layer MSMG1 wire length = 0.00
phase1. Layer MSMG2 wire length = 0.00
phase1. Layer MSMG3 wire length = 0.00
phase1. Layer MSMG4 wire length = 0.00
phase1. Layer MSMG5 wire length = 0.00
phase1. Layer MG1 wire length = 0.00
phase1. Layer MG2 wire length = 0.00
phase1. Total Number of Contacts = 2
phase1. Via V1_0 count = 2
phase1. Via VINT1_0 count = 0
phase1. Via VINT2_0 count = 0
phase1. Via VINT3_0 count = 0
phase1. Via VINT4_0 count = 0
phase1. Via VINT5_0 count = 0
phase1. Via VSMG1_0 count = 0
phase1. Via VSMG2_0 count = 0
phase1. Via VSMG3_0 count = 0
phase1. Via VSMG4_0 count = 0
phase1. Via VSMG5_0 count = 0
phase1. Via VG1_0 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  187  Alloctr  189  Proc 2328 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 1 GRCs =     1 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT2      Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase2. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 2.62
phase2. Layer M1 wire length = 0.00
phase2. Layer MINT1 wire length = 2.62
phase2. Layer MINT2 wire length = 0.00
phase2. Layer MINT3 wire length = 0.00
phase2. Layer MINT4 wire length = 0.00
phase2. Layer MINT5 wire length = 0.00
phase2. Layer MSMG1 wire length = 0.00
phase2. Layer MSMG2 wire length = 0.00
phase2. Layer MSMG3 wire length = 0.00
phase2. Layer MSMG4 wire length = 0.00
phase2. Layer MSMG5 wire length = 0.00
phase2. Layer MG1 wire length = 0.00
phase2. Layer MG2 wire length = 0.00
phase2. Total Number of Contacts = 2
phase2. Via V1_0 count = 2
phase2. Via VINT1_0 count = 0
phase2. Via VINT2_0 count = 0
phase2. Via VINT3_0 count = 0
phase2. Via VINT4_0 count = 0
phase2. Via VINT5_0 count = 0
phase2. Via VSMG1_0 count = 0
phase2. Via VSMG2_0 count = 0
phase2. Via VSMG3_0 count = 0
phase2. Via VSMG4_0 count = 0
phase2. Via VSMG5_0 count = 0
phase2. Via VG1_0 count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   38  Alloctr   38  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  187  Alloctr  189  Proc 2328 

Congestion utilization per direction:
Average vertical track utilization   =  1.64 %
Peak    vertical track utilization   = 55.56 %
Average horizontal track utilization =  1.52 %
Peak    horizontal track utilization = 27.78 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -1  Alloctr   -1  Proc    0 
[GR: Done] Total (MB): Used  186  Alloctr  188  Proc 2328 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   37  Alloctr   37  Proc    0 
[GR: Done] Total (MB): Used  186  Alloctr  188  Proc 2328 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Global Routing] Total (MB): Used  181  Alloctr  183  Proc 2328 

Start track assignment

Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :	 false               

Printing options for 'route.track.*'
track.crosstalk_driven                                  :	 true                
track.timing_driven                                     :	 false               

Loading timing information to the router from design
Timing information loaded to the router.
Information: Using 8 threads for routing. (ZRT-444)
Information: RC layer preference is turned off for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Track Assign: Read routes] Total (MB): Used  149  Alloctr  150  Proc 2328 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/51      
Routed partition 2/51      
Routed partition 3/51      
Routed partition 4/51      
Routed partition 5/51      
Routed partition 6/51      
Routed partition 7/51      
Routed partition 8/51      
Routed partition 9/51      
Routed partition 10/51     
Routed partition 11/51     
Routed partition 12/51     
Routed partition 13/51     
Routed partition 14/51     
Routed partition 15/51     
Routed partition 16/51     
Routed partition 17/51     
Routed partition 18/51     
Routed partition 19/51     
Routed partition 20/51     
Routed partition 21/51     
Routed partition 22/51     
Routed partition 23/51     
Routed partition 24/51     
Routed partition 25/51     
Routed partition 26/51     
Routed partition 27/51     
Routed partition 28/51     
Routed partition 29/51     
Routed partition 30/51     
Routed partition 31/51     
Routed partition 32/51     
Routed partition 33/51     
Routed partition 34/51     
Routed partition 35/51     
Routed partition 36/51     
Routed partition 37/51     
Routed partition 38/51     
Routed partition 39/51     
Routed partition 40/51     
Routed partition 41/51     
Routed partition 42/51     
Routed partition 43/51     
Routed partition 44/51     
Routed partition 45/51     
Routed partition 46/51     
Routed partition 47/51     
Routed partition 48/51     
Routed partition 49/51     
Routed partition 50/51     
Routed partition 51/51     

Assign Vertical partitions, iteration 0
Routed partition 1/50      
Routed partition 3/50      
Routed partition 4/50      
Routed partition 4/50      
Routed partition 5/50      
Routed partition 6/50      
Routed partition 7/50      
Routed partition 8/50      
Routed partition 9/50      
Routed partition 10/50     
Routed partition 11/50     
Routed partition 12/50     
Routed partition 13/50     
Routed partition 14/50     
Routed partition 15/50     
Routed partition 16/50     
Routed partition 17/50     
Routed partition 18/50     
Routed partition 19/50     
Routed partition 20/50     
Routed partition 21/50     
Routed partition 22/50     
Routed partition 23/50     
Routed partition 24/50     
Routed partition 25/50     
Routed partition 26/50     
Routed partition 27/50     
Routed partition 28/50     
Routed partition 29/50     
Routed partition 30/50     
Routed partition 31/50     
Routed partition 32/50     
Routed partition 33/50     
Routed partition 34/50     
Routed partition 35/50     
Routed partition 36/50     
Routed partition 37/50     
Routed partition 38/50     
Routed partition 39/50     
Routed partition 40/50     
Routed partition 41/50     
Routed partition 42/50     
Routed partition 43/50     
Routed partition 44/50     
Routed partition 45/50     
Routed partition 46/50     
Routed partition 47/50     
Routed partition 48/50     
Routed partition 49/50     
Routed partition 50/50     

Number of wires with overlap after iteration 0 = 4 of 15


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 0] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  149  Alloctr  151  Proc 2328 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/51      
Routed partition 2/51      
Routed partition 3/51      
Routed partition 4/51      
Routed partition 5/51      
Routed partition 6/51      
Routed partition 7/51      
Routed partition 8/51      
Routed partition 9/51      
Routed partition 10/51     
Routed partition 11/51     
Routed partition 12/51     
Routed partition 13/51     
Routed partition 14/51     
Routed partition 15/51     
Routed partition 16/51     
Routed partition 17/51     
Routed partition 18/51     
Routed partition 19/51     
Routed partition 20/51     
Routed partition 21/51     
Routed partition 22/51     
Routed partition 23/51     
Routed partition 24/51     
Routed partition 25/51     
Routed partition 26/51     
Routed partition 27/51     
Routed partition 28/51     
Routed partition 29/51     
Routed partition 30/51     
Routed partition 31/51     
Routed partition 33/51     
Routed partition 33/51     
Routed partition 34/51     
Routed partition 35/51     
Routed partition 36/51     
Routed partition 37/51     
Routed partition 38/51     
Routed partition 39/51     
Routed partition 40/51     
Routed partition 41/51     
Routed partition 42/51     
Routed partition 43/51     
Routed partition 44/51     
Routed partition 45/51     
Routed partition 46/51     
Routed partition 47/51     
Routed partition 48/51     
Routed partition 49/51     
Routed partition 50/51     
Routed partition 51/51     

Assign Vertical partitions, iteration 1
Routed partition 1/50      
Routed partition 2/50      
Routed partition 4/50      
Routed partition 4/50      
Routed partition 5/50      
Routed partition 6/50      
Routed partition 7/50      
Routed partition 9/50      
Routed partition 9/50      
Routed partition 10/50     
Routed partition 11/50     
Routed partition 12/50     
Routed partition 13/50     
Routed partition 14/50     
Routed partition 15/50     
Routed partition 16/50     
Routed partition 17/50     
Routed partition 18/50     
Routed partition 19/50     
Routed partition 20/50     
Routed partition 21/50     
Routed partition 22/50     
Routed partition 23/50     
Routed partition 24/50     
Routed partition 25/50     
Routed partition 26/50     
Routed partition 27/50     
Routed partition 28/50     
Routed partition 29/50     
Routed partition 30/50     
Routed partition 31/50     
Routed partition 32/50     
Routed partition 33/50     
Routed partition 34/50     
Routed partition 35/50     
Routed partition 36/50     
Routed partition 37/50     
Routed partition 38/50     
Routed partition 39/50     
Routed partition 40/50     
Routed partition 41/50     
Routed partition 42/50     
Routed partition 43/50     
Routed partition 44/50     
Routed partition 45/50     
Routed partition 46/50     
Routed partition 47/50     
Routed partition 48/50     
Routed partition 49/50     
Routed partition 50/50     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Track Assign: Iteration 1] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  149  Alloctr  151  Proc 2328 

Number of wires with overlap after iteration 1 = 1 of 15


Wire length and via report:
---------------------------
Number of M1 wires: 5 		  : 0
Number of MINT1 wires: 9 		 V1_0: 14
Number of MINT2 wires: 1 		 VINT1_0: 2
Number of MINT3 wires: 0 		 VINT2_0: 0
Number of MINT4 wires: 0 		 VINT3_0: 0
Number of MINT5 wires: 0 		 VINT4_0: 0
Number of MSMG1 wires: 0 		 VINT5_0: 0
Number of MSMG2 wires: 0 		 VSMG1_0: 0
Number of MSMG3 wires: 0 		 VSMG2_0: 0
Number of MSMG4 wires: 0 		 VSMG3_0: 0
Number of MSMG5 wires: 0 		 VSMG4_0: 0
Number of MG1 wires: 0 		 VSMG5_0: 0
Number of MG2 wires: 0 		 VG1_0: 0
Total number of wires: 15 		 vias: 16

Total M1 wire length: 0.4
Total MINT1 wire length: 4.3
Total MINT2 wire length: 0.2
Total MINT3 wire length: 0.0
Total MINT4 wire length: 0.0
Total MINT5 wire length: 0.0
Total MSMG1 wire length: 0.0
Total MSMG2 wire length: 0.0
Total MSMG3 wire length: 0.0
Total MSMG4 wire length: 0.0
Total MSMG5 wire length: 0.0
Total MG1 wire length: 0.0
Total MG2 wire length: 0.0
Total wire length: 4.8

Longest M1 wire length: 0.1
Longest MINT1 wire length: 1.7
Longest MINT2 wire length: 0.2
Longest MINT3 wire length: 0.0
Longest MINT4 wire length: 0.0
Longest MINT5 wire length: 0.0
Longest MSMG1 wire length: 0.0
Longest MSMG2 wire length: 0.0
Longest MSMG3 wire length: 0.0
Longest MSMG4 wire length: 0.0
Longest MSMG5 wire length: 0.0
Longest MG1 wire length: 0.0
Longest MG2 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Track Assign: Done] Stage (MB): Used    2  Alloctr    2  Proc    0 
[Track Assign: Done] Total (MB): Used  147  Alloctr  149  Proc 2328 
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :	 false               

Printing options for 'route.detail.*'
detail.antenna                                          :	 true                
detail.eco_max_number_of_iterations                     :	 10                  
detail.force_end_on_preferred_grid                      :	 true                
detail.timing_driven                                    :	 false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned off for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   10  Alloctr    9  Proc    0 
[Dr init] Total (MB): Used  157  Alloctr  159  Proc 2328 
Total number of nets = 9011, of which 0 are not extracted
Total number of open nets = 8742, of which 0 are frozen
Information: Using 8 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed	8/100 Partitions, Violations =	0
Routed	9/100 Partitions, Violations =	0
Routed	10/100 Partitions, Violations =	0
Routed	11/100 Partitions, Violations =	4
Routed	12/100 Partitions, Violations =	2
Routed	13/100 Partitions, Violations =	4
Routed	15/100 Partitions, Violations =	4
Routed	16/100 Partitions, Violations =	4
Routed	17/100 Partitions, Violations =	4
Routed	18/100 Partitions, Violations =	4
Routed	19/100 Partitions, Violations =	2
Routed	20/100 Partitions, Violations =	2
Routed	21/100 Partitions, Violations =	2
Routed	22/100 Partitions, Violations =	2
Routed	23/100 Partitions, Violations =	2
Routed	24/100 Partitions, Violations =	2
Routed	31/100 Partitions, Violations =	2
Routed	32/100 Partitions, Violations =	2
Routed	33/100 Partitions, Violations =	2
Routed	36/100 Partitions, Violations =	2
Routed	37/100 Partitions, Violations =	0
Routed	38/100 Partitions, Violations =	0
Routed	39/100 Partitions, Violations =	0
Routed	40/100 Partitions, Violations =	0
Routed	41/100 Partitions, Violations =	0
Routed	42/100 Partitions, Violations =	0
Routed	43/100 Partitions, Violations =	0
Routed	44/100 Partitions, Violations =	0
Routed	45/100 Partitions, Violations =	1
Routed	46/100 Partitions, Violations =	1
Routed	47/100 Partitions, Violations =	1
Routed	48/100 Partitions, Violations =	1
Routed	49/100 Partitions, Violations =	0
Routed	50/100 Partitions, Violations =	0
Routed	51/100 Partitions, Violations =	0
Routed	52/100 Partitions, Violations =	0
Routed	53/100 Partitions, Violations =	0
Routed	54/100 Partitions, Violations =	0
Routed	55/100 Partitions, Violations =	0
Routed	56/100 Partitions, Violations =	0
Routed	57/100 Partitions, Violations =	0
Routed	58/100 Partitions, Violations =	0
Routed	59/100 Partitions, Violations =	0
Routed	60/100 Partitions, Violations =	0
Routed	61/100 Partitions, Violations =	0
Routed	62/100 Partitions, Violations =	0
Routed	63/100 Partitions, Violations =	0
Routed	64/100 Partitions, Violations =	0
Routed	65/100 Partitions, Violations =	0
Routed	66/100 Partitions, Violations =	0
Routed	67/100 Partitions, Violations =	0
Routed	68/100 Partitions, Violations =	0
Routed	69/100 Partitions, Violations =	0
Routed	70/100 Partitions, Violations =	0
Routed	71/100 Partitions, Violations =	0
Routed	72/100 Partitions, Violations =	0
Routed	73/100 Partitions, Violations =	0
Routed	74/100 Partitions, Violations =	0
Routed	75/100 Partitions, Violations =	0
Routed	76/100 Partitions, Violations =	0
Routed	77/100 Partitions, Violations =	0
Routed	78/100 Partitions, Violations =	0
Routed	79/100 Partitions, Violations =	0
Routed	80/100 Partitions, Violations =	0
Routed	81/100 Partitions, Violations =	0
Routed	82/100 Partitions, Violations =	0
Routed	83/100 Partitions, Violations =	0
Routed	84/100 Partitions, Violations =	0
Routed	85/100 Partitions, Violations =	4
Routed	86/100 Partitions, Violations =	4
Routed	87/100 Partitions, Violations =	4
Routed	88/100 Partitions, Violations =	4
Routed	89/100 Partitions, Violations =	0
Routed	90/100 Partitions, Violations =	0
Routed	91/100 Partitions, Violations =	0
Routed	92/100 Partitions, Violations =	0
Routed	93/100 Partitions, Violations =	0
Routed	94/100 Partitions, Violations =	0
Routed	95/100 Partitions, Violations =	0
Routed	96/100 Partitions, Violations =	0
Routed	97/100 Partitions, Violations =	0
Routed	98/100 Partitions, Violations =	0
Routed	99/100 Partitions, Violations =	0
Routed	100/100 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 0] Stage (MB): Used   27  Alloctr   27  Proc  107 
[Iter 0] Total (MB): Used  175  Alloctr  176  Proc 2436 

End DR iteration 0 with 100 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DR] Stage (MB): Used    0  Alloctr    0  Proc  107 
[DR] Total (MB): Used  148  Alloctr  149  Proc 2436 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc  107 
[DR: Done] Total (MB): Used  148  Alloctr  149  Proc 2436 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    5055 micron
Total Number of Contacts =             4218
Total Number of Wires =                3051
Total Number of PtConns =              0
Total Number of Routed Wires =       3051
Total Routed Wire Length =           5055 micron
Total Number of Routed Contacts =       4218
	Layer           M1 :          4 micron
	Layer        MINT1 :        261 micron
	Layer        MINT2 :       2172 micron
	Layer        MINT3 :       2577 micron
	Layer        MINT4 :         38 micron
	Layer        MINT5 :          2 micron
	Layer        MSMG1 :          0 micron
	Layer        MSMG2 :          0 micron
	Layer        MSMG3 :          0 micron
	Layer        MSMG4 :          0 micron
	Layer        MSMG5 :          0 micron
	Layer          MG1 :          0 micron
	Layer          MG2 :          0 micron
	Via        VINT4_0 :          4
	Via        VINT3_0 :         28
	Via        VINT2_0 :       1378
	Via        VINT1_0 :       1419
	Via   VINT1_0(rot) :          1
	Via           V1_0 :       1374
	Via      V1_0(rot) :         14

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 4218 vias)
 
    Layer V1         =  0.00% (0      / 1388    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1388    vias)
    Layer VINT1      =  0.00% (0      / 1420    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1420    vias)
    Layer VINT2      =  0.00% (0      / 1378    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1378    vias)
    Layer VINT3      =  0.00% (0      / 28      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (28      vias)
    Layer VINT4      =  0.00% (0      / 4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4       vias)
 
  Total double via conversion rate    =  0.00% (0 / 4218 vias)
 
    Layer V1         =  0.00% (0      / 1388    vias)
    Layer VINT1      =  0.00% (0      / 1420    vias)
    Layer VINT2      =  0.00% (0      / 1378    vias)
    Layer VINT3      =  0.00% (0      / 28      vias)
    Layer VINT4      =  0.00% (0      / 4       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 4218 vias)
 
    Layer V1         =  0.00% (0      / 1388    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1388    vias)
    Layer VINT1      =  0.00% (0      / 1420    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1420    vias)
    Layer VINT2      =  0.00% (0      / 1378    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1378    vias)
    Layer VINT3      =  0.00% (0      / 28      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (28      vias)
    Layer VINT4      =  0.00% (0      / 4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4       vias)
 

Total number of nets = 9011
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/clock_opt_opto.design'. (TIM-125)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_opto.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_opto.design (time 0s)
Information: Design CORTEXM0DS has 9011 nets, 0 global routed, 269 detail routed. (NEX-024)
Information: The RC mode used is CTO(RDE) for design 'CORTEXM0DS'. (NEX-022)
Information: Design Average RC for design CORTEXM0DS  (NEX-011)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.094479 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 44.845238 ohm/um, via_r = 3.722334 ohm/cut, c = 0.089691 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 9009, routed nets = 269, across physical hierarchy nets = 0, parasitics cached nets = 9009, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Freeing timing information from routing. (ZRT-574)

npo-clock-opt optimization Phase 35 Iter  1         0.34        0.34      8.51        18       0.003  49569672.00           0.023      1141
Number of feedthrough buffers added 0
Enable dominated scenarios

npo-clock-opt optimization complete                 0.34        0.34      8.51        18       0.003  49569672.00           0.023      1141
Co-efficient Ratio Summary:
4.193421899818  6.578038442792  2.479639556239  7.744187740401  0.485054382296  3.179422087567  5.567327254587  2.894454387461  6.565921217863  9.017937505874  7.126694800933  9.863730500770  6.078872964085  2.744224541123  8.318240404907
9.699225210746  2.464623229026  1.382370590288  9.387184229619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.876358918112  2.191135103696  4.985758141094  2.700449444700  3.840109064440  3.750222253169  7.663583642299
6.212201351613  7.759678742929  7.862243325779  0.402387177150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  1.183725190997  7.356450408244  5.867900732541  7.173543385364  9.669835199761  7.591512147087
7.632106604411  7.679078467502  9.831314682816  1.878805017928  3.230072343539  1.226270037326  7.050450494780  2.403928173631  6.139852544054  4.100210066110  5.296732589655  4.570047654982  5.624527808820  7.826873453678  4.759268218263
5.409029302548  2.609827362276  0.626146248016  6.381676852919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  1.408065822107  9.584863460675  2.041476387119  3.921186067338  0.650513482345
9.472450388670  3.368488004336  4.897115259462  6.860149444452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  8.629117265224  8.244764795486  3.504529705451  1.682732212888  7.173568518510
9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  4.671795809371  1.017332256794  5.811268066269  5.826756483342  4.349418092435
0.216218281044  9.612146809709  7.311150169386  0.823519341628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.407563451201  6.810273877518  1.265600665823  0.417419713533  1.833898065081  6.448682537188
4.848375485275  2.936805432215  8.671498501407  4.212305516610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.764676979434  9.324216938770  5.567249389997  2.300808815248  0.754334430179  1.961447011696  2.781438141418
3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471495117  7.467457734047  3.171274721421  9.815920740044  4.331414637138  0.413524984361  7.318436598619  7.452098937695  1.902576324529  5.623423859547  7.269498808696
3.367403103784  7.093641515702  7.411336156476  6.944246976650  5.239565921087  4.802189647382  3.894401463832  4.531610419342  1.605155657803  8.173730247963  3.296793174418  7.540701779097  0.000002717956  5.833700156721  4.754612089445
4.387461656592  1.217863901793  7.505874310467  0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083246462  3.950064138237  3.109983538718  4.029808443204  9.406311796875  2.789985161318  0.723328614657
8.793224787635  8.918112219113  5.103696096373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473967786224  6.937276640238  7.977348665589  5.095536759611  1.512392970128  7.396924520513
5.512169827835  1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326983131  7.169199787880  5.817116985302  2.343278822627  0.037347205045  0.494812040392
8.173631613985  2.544054410021  0.066110127471  8.589655457074  6.653063562487  8.808820782685  7.253678475913  3.418263540902  7.926377260982  3.652834062614  5.419133238167  6.652107570042  4.022134751365  6.796642002757  0.618694411981
3.446103618147  2.312107158167  5.365776748604  1.822107958456  2.469756204172  7.387119392116  0.867338065048  8.682345947245  8.902409336848  4.394994489711  4.420589286014  9.244640862315  4.051330609534  5.907600719704  1.709644891590
0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567350487  0.705451168271  6.012888717343  3.718510993956  2.708373361785  2.772683894677  5.507947716996  9.532995893007  6.656901009097  9.409716058072  6.136025913139
7.763510072170  9.625254751594  7.417690064932  2.209371101703  1.043513581151  9.666269582673  0.883342434938  3.292435021621  6.918317961214  2.422527731115  9.652499682351  9.141816476729  1.286332502201  9.569205760313  2.585976302480
2.551363174523  9.521353589344  3.451201229000  3.477518226530  0.052200041776  0.313533183387  2.465081644855  7.737188484837  3.112548293680  1.055033867149  7.077097221230  5.316808326029  7.270851030810  7.178473060747  1.109017651474
3.640423215055  6.979434971019  6.938770194707  9.989997330050  8.202629651110  5.031186386376  1.411701278130  3.341418335537  5.155650943790  9.893602913670  5.595317702020  9.208652313104  1.495856446745  7.734068817127  4.721553781592
0.740044473203  4.637138081414  4.984361370053  0.198619845279  8.206104531668  7.924522655626  7.259543326936  3.008696336740  3.103784709364  1.515702741133  0.033871294424  6.976988939387  5.921876080218  9.647453789440  1.463964253161
0.419342100677  5.657803857435  0.247963968889  7.774418854040  1.048505000035  3.317956583378  4.556721475458  7.289445438746  1.656592121786  3.901793750587  8.297862680093  3.986671366316  1.607601996408  5.274591234112  3.831943360490
7.969922542760  3.246462335168  4.138237062284  6.938718502961  9.314242940666  9.096875278996  4.661318072329  4.414657879322  4.787635891811  2.219113510369  0.973778014109  4.270342250719  1.384834606444  0.375191005316  9.766477684229
9.621220281131  0.775967912732  7.786224470017  7.040238897715  0.003284509589  7.059611151237  1.470128739689  2.720513551216  9.827835139826  8.118372519099  1.210848240824  4.586098389593  2.717178038536  4.966052399976  1.759270534708
7.763210639326  6.767907806332  6.983131428863  0.187880581792  8.323007234353  9.122627003732  6.705045049478  0.240392817363  1.613985254405  4.410021006611  4.005675858965  5.457302015136  3.562276580882  0.782756225367  8.475045141826
3.540902792637  7.260982365283  4.062614253867  4.638167665291  9.918747402249  5.051365679662  1.502757061856  2.611981344610  3.618147231210  7.158167536577  0.626808182210  7.958784696705  6.204961438711  9.392287586733  8.065170668234
5.947245890240  9.336848439499  4.489711154902  0.686014924445  2.200011654324  1.909537184823  9.219708970951  2.091590006744  3.546609230842  6.814269005588  7.336413126522  4.824775363173  7.350276770545  1.168342101288  8.717475171851
0.993956270837  3.361785277268  3.894677263765  2.116996953270  7.452994665626  2.309097940979  5.558072613699  3.113139776351  0.072170962525  4.751594741769  4.930636020937  1.101032198078  3.581940666626  9.582744588334  2.434060129243
5.021621691831  7.961214242252  7.731115678210  4.082351914162  8.035616128669  3.802201956928  4.260313258584  4.502480255136  3.135935952135  3.540756345120  5.156116147751  8.126869099947  0.041565731353  3.183458746508  1.644987573718
8.484837311254  8.293680105503  3.867149412422  5.421230531661  0.900762727011  2.330810717845  2.560747110998  5.851474364042  3.276467697943  4.932421693877  4.021813798999  7.230389814989  5.075257203017  9.196213641169  6.278262134141
8.335537515565  0.943790989360  2.913670264254  5.902020920846  4.997848398776  7.746748414856  7.317122372142  1.981592074004  4.433141463713  8.041352498436  5.272454619861  9.745506371977  3.190075292452  9.562405025954  7.726068100869
6.336740310378  4.709364151570  2.741133615647  6.694424697665  0.523957741363  7.480211605180  2.389445046383  2.453161041934  2.160515565780  3.817373024796  7.860280377441  8.754377655117  5.000828831795  6.583433755672  1.475580528944
5.438746168154  2.121786393674  3.750587434541  7.080093498634  3.950985860210  2.396408356691  0.834115783181  1.560490796992  2.502608324646  2.395006413823  1.978089893871  8.402298711002  2.940450209687  5.278052566131  8.072451241465
7.879322471268  5.891811224416  3.510369602132  3.414109527001  4.844388138404  5.006444037502  0.605316976634  5.884229962122  0.116795077596  7.847396778622  8.251538904023  8.797042880906  4.509373005961  1.151393247012  8.739711072051
3.551216985288  5.139826814332  2.519099736849  3.640824558676  0.973162271738  9.438536496698  1.999976175914  8.734708776321  0.639326676790  7.806332698313  5.374720218788  0.581029612988  7.234147212262  7.003898770504  5.049500824039
2.817363195690  5.254405475304  1.006611046049  1.858965645707  4.665306944553  7.880882828173  5.725360247591  3.341826354090  2.792637726098  2.365283406261  8.109724663816  7.665528771452  7.402033805136  5.679728250275  7.061988061198
1.344610395116  7.231210749118  7.536577608162  4.182210895845  6.246975218722  2.738711789126  6.086736206504  8.868234594724  5.890240933684  8.439499448971  5.000869268601  4.924772000689  0.405953490953  4.590824021970  4.170083009159

npo-clock-opt final QoR
_______________________
Scenario Mapping Table
1: mode_norm.fast.RCmin
2: mode_norm.fast.RCmin_bc
3: mode_norm.slow.RCmax
4: mode_norm.worst_low.RCmax

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: HCLK
8: FEEDTHROUGH
9: REGIN
10: REGOUT

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    2   1        -          -   0.0000     0.0000      0
    2   2        -          -   0.0000     0.0000      0
    2   3        -          -   0.0000     0.0000      0
    2   4        -          -   0.0000     0.0000      0
    2   5        -          -   0.0000     0.0000      0
    2   6        -          -   0.0000     0.0000      0
    2   7        -          -   6.9831     8.5092     34
    2   8        -          -   0.0000     0.0000      0
    2   9        -          -   0.0000     0.0000      0
    2  10        -          -   0.0000     0.0000      0
    3   1   0.0000     0.0000        -          -      -
    3   2   0.0000     0.0000        -          -      -
    3   3   0.0000     0.0000        -          -      -
    3   4   0.0000     0.0000        -          -      -
    3   5   0.0000     0.0000        -          -      -
    3   6   0.0000     0.0000        -          -      -
    3   7   0.0000     0.0000        -          -      -
    3   8   0.0000     0.0000        -          -      -
    3   9   0.0000     0.0000        -          -      -
    3  10   0.0000     0.0000        -          -      -
    4   1   0.0000     0.0000        -          -      -
    4   2   0.0000     0.0000        -          -      -
    4   3   0.0000     0.0000        -          -      -
    4   4   0.0000     0.0000        -          -      -
    4   5   0.0000     0.0000        -          -      -
    4   6   0.0000     0.0000        -          -      -
    4   7   0.3430     0.3430        -          -      -
    4   8   0.0000     0.0000        -          -      -
    4   9   0.0000     0.0000        -          -      -
    4  10   0.0000     0.0000        -          -      -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -        -          -      -        -          -        - 49569672.0
    2   *        -          -        -      -   6.9831     8.5092     34        -          -        - 49569672.0
    3   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0          -
    4   *   0.3430     0.3430   0.3430      1        -          -      -        0     0.0000        0          -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.3430     0.3430   0.3430      1   6.9831     8.5092     34        0     0.0000        0 49569672.0      3378.81       8943       1661       1328
--------------------------------------------------------------------------------------------------------------------

npo-clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
npo-clock-opt final QoR Summary      0.3430     0.3430   0.3430      1   6.9831     8.5092     34        0        0 49569672.0      3378.81       8943

npo-clock-opt command complete                CPU:   239 s (  0.07 hr )  ELAPSE:    84 s (  0.02 hr )  MEM-PEAK:  1141 MB
npo-clock-opt command statistics  CPU=224 sec (0.06 hr) ELAPSED=74 sec (0.02 hr) MEM-PEAK=1.114 GB
Information: The net parasitics of block CORTEXM0DS are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned ON for design 'CORTEXM0DS:CORTEXM0DS/clock_opt_opto.design'. (TIM-125)
Information: Design CORTEXM0DS has 9011 nets, 0 global routed, 269 detail routed. (NEX-024)
Information: The RC mode used is CTO(RDE) for design 'CORTEXM0DS'. (NEX-022)
Information: Crosstalk analysis has been disabled. (TIM-114)
Information: Design Average RC for design CORTEXM0DS  (NEX-011)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.094479 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 44.845238 ohm/um, via_r = 3.722334 ohm/cut, c = 0.089691 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 9009, routed nets = 269, across physical hierarchy nets = 0, parasitics cached nets = 9009, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Running auto PG connection. (NDM-099)
1
##########################################################################################
## Post-route clock tree optimization for non-CCD flow
##########################################################################################
if {$CLOCK_OPT_OPTO_CTO && ![get_app_option_value -name clock_opt.flow.enable_ccd]} {
	if {$CLOCK_OPT_OPTO_CTO_USER_INSTANCE_NAME_PREFIX != ""} {
		set_app_options -name cts.common.user_instance_name_prefix -value ${CLOCK_OPT_OPTO_CTO_USER_INSTANCE_NAME_PREFIX}
	}
	save_block -as ${DESIGN_NAME}/${CLOCK_OPT_OPTO_BLOCK_NAME}_before_cto
	synthesize_clock_trees -postroute -routed_clock_stage detail
}
##########################################################################################
## Post-opto customizations
##########################################################################################
if {[file exists [which $TCL_USER_CLOCK_OPT_OPTO_POST_SCRIPT]]} {
	puts "RM-info: Sourcing [which $TCL_USER_CLOCK_OPT_OPTO_POST_SCRIPT]"
	source -echo $TCL_USER_CLOCK_OPT_OPTO_POST_SCRIPT
} elseif {$TCL_USER_CLOCK_OPT_OPTO_POST_SCRIPT != ""} {
	puts "RM-error: TCL_USER_CLOCK_OPT_OPTO_POST_SCRIPT($TCL_USER_CLOCK_OPT_OPTO_POST_SCRIPT) is invalid. Please correct it."
}
##########################################################################################
## connect_pg_net
##########################################################################################
if {$TCL_USER_CONNECT_PG_NET_SCRIPT != ""} {
	if {[file exists [which $TCL_USER_CONNECT_PG_NET_SCRIPT]]} {
		puts "RM-info: Sourcing [which $TCL_USER_CONNECT_PG_NET_SCRIPT]"
  		source $TCL_USER_CONNECT_PG_NET_SCRIPT
	} else {
		puts "RM-error: TCL_USER_CONNECT_PG_NET_SCRIPT($TCL_USER_CONNECT_PG_NET_SCRIPT) is invalid. Please correct it."
	}
} else {
	connect_pg_net
}
****************************************
Report : Power/Ground Connection Summary
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:31:20 2019
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 8943/8943
Unconnected nwell pins        8943
Ground net VSS                8943/8943
Unconnected pwell pins        8943
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
## Run check_routes to save updated routing DRC to the block
redirect -tee -file ${REPORTS_DIR}/${REPORT_PREFIX}.check_routes {check_routes -open_net false}
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MINT5
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :	 false               

Printing options for 'route.detail.*'
detail.antenna                                          :	 true                
detail.eco_max_number_of_iterations                     :	 10                  
detail.force_end_on_preferred_grid                      :	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 8 threads for routing. (ZRT-444)
Checked	1/9 Partitions, Violations =	0
Checked	2/9 Partitions, Violations =	0
Checked	3/9 Partitions, Violations =	0
Checked	4/9 Partitions, Violations =	0
Checked	5/9 Partitions, Violations =	0
Checked	6/9 Partitions, Violations =	0
Checked	7/9 Partitions, Violations =	0
Checked	8/9 Partitions, Violations =	0
Checked	9/9 Partitions, Violations =	0
[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    7 
[DRC CHECK] Total (MB): Used  173  Alloctr  175  Proc 2508 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    5055 micron
Total Number of Contacts =             4218
Total Number of Wires =                3051
Total Number of PtConns =              0
Total Number of Routed Wires =       3051
Total Routed Wire Length =           5055 micron
Total Number of Routed Contacts =       4218
	Layer           M1 :          4 micron
	Layer        MINT1 :        261 micron
	Layer        MINT2 :       2172 micron
	Layer        MINT3 :       2577 micron
	Layer        MINT4 :         38 micron
	Layer        MINT5 :          2 micron
	Layer        MSMG1 :          0 micron
	Layer        MSMG2 :          0 micron
	Layer        MSMG3 :          0 micron
	Layer        MSMG4 :          0 micron
	Layer        MSMG5 :          0 micron
	Layer          MG1 :          0 micron
	Layer          MG2 :          0 micron
	Via        VINT4_0 :          4
	Via        VINT3_0 :         28
	Via        VINT2_0 :       1378
	Via        VINT1_0 :       1419
	Via   VINT1_0(rot) :          1
	Via           V1_0 :       1374
	Via      V1_0(rot) :         14

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 4218 vias)
 
    Layer V1         =  0.00% (0      / 1388    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1388    vias)
    Layer VINT1      =  0.00% (0      / 1420    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1420    vias)
    Layer VINT2      =  0.00% (0      / 1378    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1378    vias)
    Layer VINT3      =  0.00% (0      / 28      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (28      vias)
    Layer VINT4      =  0.00% (0      / 4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4       vias)
 
  Total double via conversion rate    =  0.00% (0 / 4218 vias)
 
    Layer V1         =  0.00% (0      / 1388    vias)
    Layer VINT1      =  0.00% (0      / 1420    vias)
    Layer VINT2      =  0.00% (0      / 1378    vias)
    Layer VINT3      =  0.00% (0      / 28      vias)
    Layer VINT4      =  0.00% (0      / 4       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 4218 vias)
 
    Layer V1         =  0.00% (0      / 1388    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1388    vias)
    Layer VINT1      =  0.00% (0      / 1420    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1420    vias)
    Layer VINT2      =  0.00% (0      / 1378    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1378    vias)
    Layer VINT3      =  0.00% (0      / 28      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (28      vias)
    Layer VINT4      =  0.00% (0      / 4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4       vias)
 


Verify Summary:

Total number of open nets = not checked
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


## Save block
save_block
Information: Saving block 'CORTEXM0DS:CORTEXM0DS/clock_opt_opto.design'
1
##########################################################################################
## Create abstract and frame
##########################################################################################
## Enabled for hierarchical designs; for bottom and intermediate levels of physical hierarchy
if {$DESIGN_STYLE == "hier"} {
	if {$USE_ABSTRACTS_FOR_POWER_ANALYSIS == "true"} {
	        set_app_options -name abstract.annotate_power -value true
	}
	
	if { $PHYSICAL_HIERARCHY_LEVEL == "bottom" } {
	        create_abstract -read_only
                create_frame -block_all true
	} elseif { $PHYSICAL_HIERARCHY_LEVEL == "intermediate"} {
	    if { $ABSTRACT_TYPE_FOR_MPH_BLOCKS == "nested"} {
	        ## Create nested abstract for the intermediate level of physical hierarchy
	        create_abstract -read_only
                create_frame -block_all true
	    } elseif { $ABSTRACT_TYPE_FOR_MPH_BLOCKS == "flattened"} {
	        ## Create flattened abstract for the intermediate level of physical hierarchy
	        create_abstract -read_only -preserve_block_instances false
                create_frame -block_all true
	    }
	}
}
##########################################################################################
## Report and output
##########################################################################################
if {$REPORT_QOR} {source report_qor.tcl}
RM-info: Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/report_qor.tcl

RM-info: Reporting clock tree information and QoR ...

 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
Warning: The scenario mode_norm.fast.RCmin has max transition DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
Warning: The scenario mode_norm.fast.RCmin has max capacitance DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
****************************************
Report : clock qor
        -type summary
        -nosplit
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:31:21 2019
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

===========================================================
==== Summary Reporting for Corner mode_norm.fast.RCmin ====
===========================================================

========================================== Summary Table for Corner mode_norm.fast.RCmin ===========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.fast.RCmin, Scenario: mode_norm.fast.RCmin
HCLK                                    M,D       841     18      232     86.90    116.98      0.00      0.00         0         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        841     18      232     86.90    116.98      0.00      0.00         0         0


Warning: The scenario mode_norm.fast.RCmin_bc has max transition DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
Warning: The scenario mode_norm.fast.RCmin_bc has max capacitance DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
==============================================================
==== Summary Reporting for Corner mode_norm.fast.RCmin_bc ====
==============================================================

========================================= Summary Table for Corner mode_norm.fast.RCmin_bc =========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.fast.RCmin_bc, Scenario: mode_norm.fast.RCmin_bc
HCLK                                    M,D       841     18      232     86.90    116.98     82.07     36.64         0         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        841     18      232     86.90    116.98     82.07     36.64         0         0


===========================================================
==== Summary Reporting for Corner mode_norm.slow.RCmax ====
===========================================================

========================================== Summary Table for Corner mode_norm.slow.RCmax ===========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.slow.RCmax, Scenario: mode_norm.slow.RCmax
HCLK                                    M,D       841     18      232     86.90    116.98     85.91     38.22        10         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        841     18      232     86.90    116.98     85.91     38.22        10         0


================================================================
==== Summary Reporting for Corner mode_norm.worst_low.RCmax ====
================================================================

======================================== Summary Table for Corner mode_norm.worst_low.RCmax ========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.worst_low.RCmax, Scenario: mode_norm.worst_low.RCmax
HCLK                                    M,D       841     18      232     86.90    116.98    106.39     48.69        16         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        841     18      232     86.90    116.98    106.39     48.69        16         0


1
Dispatching command : 'report_clock_qor -type latency -show_paths -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.latency
Dispatching command : 'report_clock_qor -type area -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.cell_area
Dispatching command : 'report_clock_qor -type structure -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.structure
Dispatching command : 'report_clock_qor -type drc_violators -all -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.drc_violators
Dispatching command : 'report_clock_timing -type summary -nosplit -scenarios [get_scenarios]' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_timing
Waiting for all dispatched commands to complete ...
Done.

All command runs are done. Below is the status.

Completed 'report_clock_qor -type latency -show_paths -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.latency'

Completed 'report_clock_qor -type area -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.cell_area'

Completed 'report_clock_qor -type structure -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.structure'

Completed 'report_clock_qor -type drc_violators -all -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.drc_violators'

Completed 'report_clock_timing -type summary -nosplit -scenarios [get_scenarios]' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_timing'

RM-info: Running report_clock_qor -type power ...

RM-info: Reporting timing constraints ...

Dispatching command : 'report_mode -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_mode
Dispatching command : 'report_pvt -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_pvt
Waiting for all dispatched commands to complete ...
Done.

All command runs are done. Below is the status.

Completed 'report_mode -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_mode'

Completed 'report_pvt -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_pvt'

RM-info: Reporting timing and QoR ...

****************************************
Report : qor
        -summary
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:31:31 2019
****************************************
Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
mode_norm.slow.RCmax (Setup)          61.10           0.00              0
mode_norm.worst_low.RCmax (Setup)          -0.34          -0.34              1
Design             (Setup)            -0.34          -0.34              1

mode_norm.fast.RCmin_bc (Hold)          -6.98          -8.51             34
Design             (Hold)             -6.98          -8.51             34
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                           3378.81
Cell Area (netlist and physical only):         3378.81
Nets with DRC Violations:       18
1
Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)
****************************************
Report : global timing
        -format { narrow }
        -report_by design
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:31:31 2019
****************************************

Setup violations
--------------------------------------------------------------
          Total   reg->reg    in->reg   reg->out    in->out
--------------------------------------------------------------
WNS       -0.34      -0.34       0.00       0.00       0.00
TNS       -0.34      -0.34       0.00       0.00       0.00
NUM           1          1          0          0          0
--------------------------------------------------------------

Hold violations
--------------------------------------------------------------
          Total   reg->reg    in->reg   reg->out    in->out
--------------------------------------------------------------
WNS       -6.98      -6.98       0.00       0.00       0.00
TNS       -8.51      -8.51       0.00       0.00       0.00
NUM          34         34          0          0          0
--------------------------------------------------------------

1
RM-info: Analyzing design violations ...


****************************************
Report : Violation analysis
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:31:31 2019
****************************************

START_CMD: analyze_design_violations CPU:    255 s ( 0.07 hr) ELAPSE:     96 s ( 0.03 hr) MEM-PEAK:  1149 Mb Thu Sep 26 23:31:31 2019
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (76480 76800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Design utilization is 0.583009

  Start analyzing SETUP violations.

  Detect 1 violating paths.
      Worst: -0.343      Total: -0.343      Average: -0.343
  0 violating paths are categorized.
      Worst: 0.000      Total: 0.000      Average: 0.000
  1 violating paths are uncategorized.
      Worst: -0.343      Total: -0.343      Average: -0.343

  ****** Setup timing categories ******
  category                                                      Count      Worst      Total   Percentage
  -----------------                                            -------    -------    -------    ----- 
  * category  S1: Large clock skew(LCS)                              0
  * category  S2: Large external input delay(LID)                    0
  * category  S3: Large driver adjustment(LDA)                       0
  * category  S4: Large clock uncertainty(LCU)                       0
  * category  S5: Large setup time of end point(LLS)                 0
  * category  S6: Large external output delay(LOD)                   0
  * category  S7: Delay setting is illegal(ID)                       0
  * category  S8: Conflict with setup at endpoint(CSE)               0
  * category  S9: Small violations(SM)                               1     -0.343     -0.343  100.00%
  * category  S10: Remaining violating paths(OT)                     0

  ****** Remaining violations distributed by slack ******

  Top 10 violations:
  # 1:EP-u_logic_Pdi2z4_reg/D, -0.343,(SM)

  Please find detailed analysis in ./rpts_icc2/clock_opt_opto.analyze_design_violations.setup.txt.

END_CMD: analyze_design_violations CPU:    255 s ( 0.07 hr) ELAPSE:     96 s ( 0.03 hr) MEM-PEAK:  1149 Mb Thu Sep 26 23:31:31 2019

****************************************
Report : Violation analysis
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:31:31 2019
****************************************

START_CMD: analyze_design_violations CPU:    255 s ( 0.07 hr) ELAPSE:     96 s ( 0.03 hr) MEM-PEAK:  1149 Mb Thu Sep 26 23:31:31 2019
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (76480 76800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Design utilization is 0.583009

  Start analyzing HOLD violations.

  Detect 34 violating paths.
      Worst: -6.983      Total: -8.509      Average: -0.250
  0 violating paths are categorized.
      Worst: 0.000      Total: 0.000      Average: 0.000
  34 violating paths are uncategorized.
      Worst: -6.983      Total: -8.509      Average: -0.250

  ****** Hold timing categories ******
  category                                                      Count      Worst      Total   Percentage
  -----------------                                            -------    -------    -------    ----- 
  * category  H1: Large clock skew(LCS)                              0
  * category  H2: Large clock uncertainty(LCU)                       0
  * category  H3: Large hold time of end point(LLH)                  0
  * category  H4: Large external output delay(LOD)                   0
  * category  H5: Delay setting is illegal(ID)                       0
  * category  H6: Conflict with setup at endpoint(CSE)               0
  * category  H7: Small violations(SM)                              33     -0.148     -1.526   17.93%
  * category  H8: Remaining violating paths(OT)                      1     -6.983     -6.983   82.07%

  ****** Remaining violations distributed by slack ******
  -0.100 >= slack > -~                                               1     -6.983     -6.983   82.07%

  Top 10 violations:
  # 1:EP-u_logic_Fzl2z4_reg/SI, -6.983,(OT)
  # 2:EP-u_logic_U9e3z4_reg/SI, -0.148,(SM)
  # 3:EP-u_logic_Yaz2z4_reg/SI, -0.093,(SM)
  # 4:EP-u_logic_Thm2z4_reg/SI, -0.093,(SM)
  # 5:EP-u_logic_Taa3z4_reg/SI, -0.089,(SM)
  # 6:EP-u_logic_Ixh3z4_reg/SI, -0.080,(SM)
  # 7:EP-u_logic_Y6o2z4_reg/SI, -0.069,(SM)
  # 8:EP-u_logic_Nox2z4_reg/SI, -0.066,(SM)
  # 9:EP-u_logic_G7x2z4_reg/SI, -0.064,(SM)
  #10:EP-u_logic_Q6e3z4_reg/SI, -0.062,(SM)

  Please find detailed analysis in ./rpts_icc2/clock_opt_opto.analyze_design_violations.hold.txt.

END_CMD: analyze_design_violations CPU:    255 s ( 0.07 hr) ELAPSE:     96 s ( 0.03 hr) MEM-PEAK:  1149 Mb Thu Sep 26 23:31:31 2019
****************************************
Report : check_mv_design
        -erc_mode
        -voltage_threshold 0
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:31:31 2019
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 0 warning(s) from check_mv_design. (MV-082)
1
****************************************
Report : check_mv_design
        -power_connectivity
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:31:31 2019
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- PG net rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Power connectivity rule ----------
Warning: PG pin 'u_logic_J6i2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_J6i2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Zei2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Zei2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Gji2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Gji2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Tki2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Tki2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Idk2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Idk2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Wbk2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Wbk2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Tdp2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Tdp2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_K3l2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_K3l2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Hzj2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Hzj2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_A4t2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_A4t2z4_reg/VNW' is unconnected. (MV-005)
Information: Message 'MV-005' limit (20) exceeded. Remainder will be suppressed. The limit can be changed with '-max_message_count' option. (MV-079)
Information: Total 17886 MV-005 violations. (MV-080)

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 17886 warning(s) from check_mv_design. (MV-082)
1
****************************************
Report : check_mv_design
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:31:32 2019
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 0 warning(s) from check_mv_design. (MV-082)
1
Loading cell instances...
Number of Standard Cells: 8943
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 88
Number of VDD Vias: 8664
Number of VDD Terminals: 76
Number of VSS Wires: 88
Number of VSS Vias: 8417
Number of VSS Terminals: 76
**************Verify net VDD connectivity*****************
  Number of floating wires: 13
  Number of floating vias: 0
  Number of floating std cells: 2379
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
**************Verify net VSS connectivity*****************
  Number of floating wires: 14
  Number of floating vias: 0
  Number of floating std cells: 2468
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
{PATH_3_2 PATH_3_9 PATH_3_10 PATH_3_12 PATH_3_15 PATH_3_22 PATH_3_23 PATH_3_25 PATH_3_28 PATH_3_35 PATH_3_36 PATH_3_38 PATH_3_41 PATH_3_48 PATH_3_49 PATH_3_51 PATH_3_54 PATH_3_62 PATH_3_64 PATH_3_67 PATH_3_75 PATH_3_77 PATH_3_80 PATH_3_88 PATH_3_90 PATH_3_93 PATH_3_95}
RM-info: Running report_power ...

RM-info: Reporting design information ...

****************************************
Report : report_utilization
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:31:33 2019
****************************************
Utilization Ratio:			0.5830
Utilization options:
 - Area calculation based on:		site_row of block CORTEXM0DS/clock_opt_opto
 - Categories of objects excluded:	hard_macros macro_keepouts soft_macros io_cells hard_blockages 
Total Area:				5795.4632
Total Capacity Area:			5795.4632
Total Area of cells:			3378.8068
Area of excluded objects:
 - hard_macros         :		0.0000
 - macro_keepouts      :		0.0000
 - soft_macros         :		0.0000
 - io_cells            :		0.0000
 - hard_blockages      :		0.0000

Utilization of site-rows with:
 - Site 'unit':				0.5830

0.5830
RM-info: Checking design issues ...

RM-info: Reporting units ...

RM-info: Reporting non-default app option settings ...


Running global router for congestion map ...
Info: Set app option 'route.global.deterministic' to on

Generating Timing information  
Design  Scenario mode_norm.worst_low.RCmax (Mode mode_norm.worst_low.RCmax Corner mode_norm.worst_low.RCmax)
Estimated unitRes/unitCap :
Layer M1 : Res  46.4286 ohm/um Cap  0.148637 ff/um
Layer MINT1 : Res  46.4286 ohm/um Cap  0.154683 ff/um
Layer MINT2 : Res  46.4286 ohm/um Cap  0.154827 ff/um
Layer MINT3 : Res  46.4286 ohm/um Cap  0.154839 ff/um
Layer MINT4 : Res  46.4286 ohm/um Cap  0.154828 ff/um
Layer MINT5 : Res  46.4286 ohm/um Cap  0.154674 ff/um
Layer MSMG1 : Res  8.03571 ohm/um Cap  0.196653 ff/um
Layer MSMG2 : Res  8.03571 ohm/um Cap  0.184306 ff/um
Layer MSMG3 : Res  8.03571 ohm/um Cap  0.18422 ff/um
Layer MSMG4 : Res  8.03571 ohm/um Cap  0.184207 ff/um
Layer MSMG5 : Res  8.03571 ohm/um Cap  0.184091 ff/um
Layer MG1 : Res  0.892857 ohm/um Cap  0.194736 ff/um
Layer MG2 : Res  0.892857 ohm/um Cap  0.177243 ff/um
Generating Timing information  ... Done
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 2508 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :	 on                  
global.export_soft_congestion_maps                      :	 false               
global.timing_driven                                    :	 true                

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MINT5
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used  144  Alloctr  145  Proc    0 
[End of Read DB] Total (MB): Used  149  Alloctr  150  Proc 2508 
Loading timing information to the router from design
Timing information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,76.74,77.57)
Number of routing layers = 13
layer M1, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT1, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT2, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT3, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT4, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT5, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MSMG1, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG2, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG3, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG4, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG5, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MG1, dir Hor, min width = 0.112, min space = 0.112 pitch = 0.224
layer MG2, dir Ver, min width = 0.112, min space = 0.112 pitch = 0.224
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  152  Alloctr  153  Proc 2508 
Net statistics:
Total number of nets     = 9011
Number of nets to route  = 8742
Number of nets with min-layer-mode soft = 12
Number of nets with min-layer-mode soft-cost-low = 12
269 nets are fully connected,
 of which 269 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    3  Alloctr    4  Proc    0 
[End of Build All Nets] Total (MB): Used  155  Alloctr  157  Proc 2508 
Average gCell capacity  0.16	 on layer (1)	 M1
Average gCell capacity  10.51	 on layer (2)	 MINT1
Average gCell capacity  9.78	 on layer (3)	 MINT2
Average gCell capacity  11.76	 on layer (4)	 MINT3
Average gCell capacity  9.78	 on layer (5)	 MINT4
Average gCell capacity  11.76	 on layer (6)	 MINT5
Average gCell capacity  5.38	 on layer (7)	 MSMG1
Average gCell capacity  0.00	 on layer (8)	 MSMG2
Average gCell capacity  0.00	 on layer (9)	 MSMG3
Average gCell capacity  0.00	 on layer (10)	 MSMG4
Average gCell capacity  0.00	 on layer (11)	 MSMG5
Average gCell capacity  0.00	 on layer (12)	 MG1
Average gCell capacity  0.00	 on layer (13)	 MG2
Average number of tracks per gCell 12.00	 on layer (1)	 M1
Average number of tracks per gCell 12.01	 on layer (2)	 MINT1
Average number of tracks per gCell 12.00	 on layer (3)	 MINT2
Average number of tracks per gCell 12.01	 on layer (4)	 MINT3
Average number of tracks per gCell 12.00	 on layer (5)	 MINT4
Average number of tracks per gCell 12.01	 on layer (6)	 MINT5
Average number of tracks per gCell 6.86	 on layer (7)	 MSMG1
Average number of tracks per gCell 6.86	 on layer (8)	 MSMG2
Average number of tracks per gCell 6.86	 on layer (9)	 MSMG3
Average number of tracks per gCell 6.86	 on layer (10)	 MSMG4
Average number of tracks per gCell 6.86	 on layer (11)	 MSMG5
Average number of tracks per gCell 3.44	 on layer (12)	 MG1
Average number of tracks per gCell 3.43	 on layer (13)	 MG2
Number of gCells = 131300
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used  157  Alloctr  159  Proc 2508 
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    6  Alloctr    7  Proc    0 
[End of Build Data] Total (MB): Used  157  Alloctr  159  Proc 2508 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  189  Alloctr  191  Proc 2508 
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:01 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Initial Routing] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Initial Routing] Total (MB): Used  195  Alloctr  197  Proc 2508 
Initial. Routing result:
Initial. Both Dirs: Overflow =   432 Max = 4 GRCs =   423 (2.09%)
Initial. H routing: Overflow =    77 Max = 3 (GRCs =  1) GRCs =   121 (1.20%)
Initial. V routing: Overflow =   355 Max = 4 (GRCs =  1) GRCs =   302 (2.99%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT1      Overflow =    77 Max = 3 (GRCs =  1) GRCs =   121 (1.20%)
Initial. MINT2      Overflow =   354 Max = 4 (GRCs =  1) GRCs =   301 (2.98%)
Initial. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT4      Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
Initial. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MINT1    29.4 5.18 4.50 8.92 5.86 16.9 11.9 7.28 6.28 2.08 1.37 0.09 0.03 0.00
MINT2    27.6 4.47 5.24 6.42 6.12 14.5 7.88 9.27 6.71 2.83 6.98 0.63 1.00 0.32
MINT3    47.8 15.5 14.3 11.0 6.59 3.93 0.58 0.05 0.02 0.00 0.00 0.00 0.00 0.00
MINT4    60.8 13.8 11.0 5.67 3.16 3.83 0.76 0.69 0.06 0.00 0.09 0.00 0.01 0.00
MINT5    88.8 8.33 2.49 0.33 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG1    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG2    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG3    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG4    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG5    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG2      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    80.6 3.73 2.97 2.55 1.71 3.09 1.67 1.36 1.03 0.39 0.66 0.06 0.08 0.02


Initial. Total Wire Length = 55777.46
Initial. Layer M1 wire length = 0.00
Initial. Layer MINT1 wire length = 15302.58
Initial. Layer MINT2 wire length = 19719.89
Initial. Layer MINT3 wire length = 9673.14
Initial. Layer MINT4 wire length = 7856.25
Initial. Layer MINT5 wire length = 3225.60
Initial. Layer MSMG1 wire length = 0.00
Initial. Layer MSMG2 wire length = 0.00
Initial. Layer MSMG3 wire length = 0.00
Initial. Layer MSMG4 wire length = 0.00
Initial. Layer MSMG5 wire length = 0.00
Initial. Layer MG1 wire length = 0.00
Initial. Layer MG2 wire length = 0.00
Initial. Total Number of Contacts = 60098
Initial. Via V1_0 count = 26973
Initial. Via VINT1_0 count = 24723
Initial. Via VINT2_0 count = 4723
Initial. Via VINT3_0 count = 2553
Initial. Via VINT4_0 count = 1126
Initial. Via VINT5_0 count = 0
Initial. Via VSMG1_0 count = 0
Initial. Via VSMG2_0 count = 0
Initial. Via VSMG3_0 count = 0
Initial. Via VSMG4_0 count = 0
Initial. Via VSMG5_0 count = 0
Initial. Via VG1_0 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:01 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  195  Alloctr  197  Proc 2508 
phase1. Routing result:
phase1. Both Dirs: Overflow =    15 Max = 2 GRCs =    24 (0.12%)
phase1. H routing: Overflow =     8 Max = 2 (GRCs =  2) GRCs =    15 (0.15%)
phase1. V routing: Overflow =     7 Max = 2 (GRCs =  2) GRCs =     9 (0.09%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT1      Overflow =     8 Max = 2 (GRCs =  2) GRCs =    15 (0.15%)
phase1. MINT2      Overflow =     7 Max = 2 (GRCs =  2) GRCs =     9 (0.09%)
phase1. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MINT1    29.4 5.61 4.42 9.03 6.07 16.9 11.9 7.36 6.57 2.26 0.38 0.00 0.01 0.00
MINT2    27.7 4.40 5.54 6.80 6.09 14.8 8.39 10.4 7.52 2.73 5.48 0.00 0.04 0.01
MINT3    46.4 14.6 15.2 11.4 6.81 4.50 0.71 0.14 0.03 0.00 0.00 0.00 0.00 0.00
MINT4    56.6 13.7 11.7 6.99 3.77 4.71 0.94 1.00 0.26 0.06 0.09 0.00 0.00 0.00
MINT5    85.9 9.73 3.84 0.46 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG1    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG2    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG3    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG4    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG5    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG2      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    80.1 3.76 3.19 2.71 1.78 3.20 1.72 1.48 1.12 0.39 0.46 0.00 0.00 0.00


phase1. Total Wire Length = 56037.80
phase1. Layer M1 wire length = 0.00
phase1. Layer MINT1 wire length = 14878.59
phase1. Layer MINT2 wire length = 18684.65
phase1. Layer MINT3 wire length = 9894.35
phase1. Layer MINT4 wire length = 8855.06
phase1. Layer MINT5 wire length = 3725.14
phase1. Layer MSMG1 wire length = 0.00
phase1. Layer MSMG2 wire length = 0.00
phase1. Layer MSMG3 wire length = 0.00
phase1. Layer MSMG4 wire length = 0.00
phase1. Layer MSMG5 wire length = 0.00
phase1. Layer MG1 wire length = 0.00
phase1. Layer MG2 wire length = 0.00
phase1. Total Number of Contacts = 61717
phase1. Via V1_0 count = 26953
phase1. Via VINT1_0 count = 24659
phase1. Via VINT2_0 count = 5403
phase1. Via VINT3_0 count = 3157
phase1. Via VINT4_0 count = 1545
phase1. Via VINT5_0 count = 0
phase1. Via VSMG1_0 count = 0
phase1. Via VSMG2_0 count = 0
phase1. Via VSMG3_0 count = 0
phase1. Via VSMG4_0 count = 0
phase1. Via VSMG5_0 count = 0
phase1. Via VG1_0 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  195  Alloctr  197  Proc 2508 
phase2. Routing result:
phase2. Both Dirs: Overflow =     5 Max = 2 GRCs =     8 (0.04%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     5 Max = 2 (GRCs =  1) GRCs =     8 (0.08%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT2      Overflow =     5 Max = 2 (GRCs =  1) GRCs =     8 (0.08%)
phase2. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MINT1    29.4 5.91 4.67 10.2 7.32 18.9 12.1 6.46 4.05 0.67 0.14 0.00 0.00 0.00
MINT2    27.5 4.36 5.50 6.83 5.94 14.7 8.26 10.1 7.69 2.76 6.18 0.00 0.02 0.01
MINT3    46.4 14.5 15.3 11.3 6.90 4.50 0.74 0.14 0.03 0.00 0.00 0.00 0.00 0.00
MINT4    56.6 13.5 12.0 6.90 3.70 4.79 0.92 1.03 0.28 0.05 0.08 0.00 0.00 0.00
MINT5    85.7 9.74 4.02 0.52 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG1    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG2    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG3    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG4    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG5    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG2      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    80.1 3.76 3.25 2.80 1.86 3.36 1.72 1.38 0.94 0.27 0.50 0.00 0.00 0.00


phase2. Total Wire Length = 56036.45
phase2. Layer M1 wire length = 0.00
phase2. Layer MINT1 wire length = 14878.93
phase2. Layer MINT2 wire length = 18686.79
phase2. Layer MINT3 wire length = 9873.82
phase2. Layer MINT4 wire length = 8848.28
phase2. Layer MINT5 wire length = 3748.63
phase2. Layer MSMG1 wire length = 0.00
phase2. Layer MSMG2 wire length = 0.00
phase2. Layer MSMG3 wire length = 0.00
phase2. Layer MSMG4 wire length = 0.00
phase2. Layer MSMG5 wire length = 0.00
phase2. Layer MG1 wire length = 0.00
phase2. Layer MG2 wire length = 0.00
phase2. Total Number of Contacts = 61714
phase2. Via V1_0 count = 26953
phase2. Via VINT1_0 count = 24658
phase2. Via VINT2_0 count = 5395
phase2. Via VINT3_0 count = 3153
phase2. Via VINT4_0 count = 1555
phase2. Via VINT5_0 count = 0
phase2. Via VSMG1_0 count = 0
phase2. Via VSMG2_0 count = 0
phase2. Via VSMG3_0 count = 0
phase2. Via VSMG4_0 count = 0
phase2. Via VSMG5_0 count = 0
phase2. Via VG1_0 count = 0
phase2. completed.

Start GR phase 3
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  195  Alloctr  197  Proc 2508 
phase3. Routing result:
phase3. Both Dirs: Overflow =     5 Max = 2 GRCs =     8 (0.04%)
phase3. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     5 Max = 2 (GRCs =  1) GRCs =     8 (0.08%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MINT1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MINT2      Overflow =     5 Max = 2 (GRCs =  1) GRCs =     8 (0.08%)
phase3. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MINT1    29.4 5.91 4.67 10.3 7.31 18.9 12.1 6.47 4.04 0.67 0.14 0.00 0.00 0.00
MINT2    27.5 4.36 5.50 6.83 5.94 14.7 8.26 10.1 7.69 2.78 6.19 0.00 0.02 0.01
MINT3    46.4 14.5 15.3 11.3 6.90 4.50 0.74 0.14 0.03 0.00 0.00 0.00 0.00 0.00
MINT4    56.6 13.5 12.0 6.89 3.72 4.80 0.92 1.03 0.28 0.05 0.08 0.00 0.00 0.00
MINT5    85.7 9.73 4.03 0.52 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG1    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG2    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG3    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG4    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG5    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG2      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    80.1 3.76 3.25 2.80 1.86 3.35 1.72 1.38 0.94 0.27 0.50 0.00 0.00 0.00


phase3. Total Wire Length = 56036.45
phase3. Layer M1 wire length = 0.00
phase3. Layer MINT1 wire length = 14878.93
phase3. Layer MINT2 wire length = 18686.79
phase3. Layer MINT3 wire length = 9873.82
phase3. Layer MINT4 wire length = 8848.28
phase3. Layer MINT5 wire length = 3748.63
phase3. Layer MSMG1 wire length = 0.00
phase3. Layer MSMG2 wire length = 0.00
phase3. Layer MSMG3 wire length = 0.00
phase3. Layer MSMG4 wire length = 0.00
phase3. Layer MSMG5 wire length = 0.00
phase3. Layer MG1 wire length = 0.00
phase3. Layer MG2 wire length = 0.00
phase3. Total Number of Contacts = 61714
phase3. Via V1_0 count = 26953
phase3. Via VINT1_0 count = 24658
phase3. Via VINT2_0 count = 5395
phase3. Via VINT3_0 count = 3153
phase3. Via VINT4_0 count = 1555
phase3. Via VINT5_0 count = 0
phase3. Via VSMG1_0 count = 0
phase3. Via VSMG2_0 count = 0
phase3. Via VSMG3_0 count = 0
phase3. Via VSMG4_0 count = 0
phase3. Via VSMG5_0 count = 0
phase3. Via VG1_0 count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:03 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Whole Chip Routing] Stage (MB): Used   44  Alloctr   44  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  195  Alloctr  197  Proc 2508 

Congestion utilization per direction:
Average vertical track utilization   = 21.86 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization = 19.85 %
Peak    horizontal track utilization = 61.11 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -2  Alloctr   -1  Proc    0 
[GR: Done] Total (MB): Used  193  Alloctr  195  Proc 2508 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:04 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[GR: Done] Stage (MB): Used  188  Alloctr  189  Proc    0 
[GR: Done] Total (MB): Used  193  Alloctr  195  Proc 2508 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[DBOUT] Elapsed real time: 0:00:00 
[DBOUT] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DBOUT] Stage (MB): Used -152  Alloctr -153  Proc    0 
[DBOUT] Total (MB): Used   36  Alloctr   37  Proc 2508 
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:04 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Global Routing] Stage (MB): Used   31  Alloctr   31  Proc    0 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 2508 

****************************************
Report : congestion
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:31:39 2019
****************************************

Layer     |    overflow     |              # GRCs has
Name      |  total  |  max  | overflow (%)      | max overflow
---------------------------------------------------------------
M1        |       0 |     0 |       0  ( 0.00%) |       0
MINT1     |       0 |     0 |       0  ( 0.00%) |       0
MINT2     |       9 |     2 |       8  ( 0.08%) |       1
MINT3     |       0 |     0 |       0  ( 0.00%) |       0
MINT4     |       0 |     0 |       0  ( 0.00%) |       0
MINT5     |       0 |     0 |       0  ( 0.00%) |       0
MSMG1     |       0 |     0 |       0  ( 0.00%) |       0
MSMG2     |       0 |     0 |       0  ( 0.00%) |       0
MSMG3     |       0 |     0 |       0  ( 0.00%) |       0
MSMG4     |       0 |     0 |       0  ( 0.00%) |       0
MSMG5     |       0 |     0 |       0  ( 0.00%) |       0
MG1       |       0 |     0 |       0  ( 0.00%) |       0
MG2       |       0 |     0 |       0  ( 0.00%) |       0
---------------------------------------------------------------
Both Dirs |       9 |     2 |       8  ( 0.04%) |       1
H routing |       0 |     0 |       0  ( 0.00%) |       0
V routing |       9 |     2 |       8  ( 0.08%) |       1

1
To restart the GUI, type 'gui_start'.
RM-info: Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/report_qor.tcl

print_message_info -ids * -summary

Id             Severity         Limit    Occurrences   Suppressed
--------------------------------------------------------------------
CTS-038         Warning             0              2            0
CTS-101     Information             0              2            0
CTS-103     Information             0              2            0
CTS-107     Information             0              2            0
EMS-040         Warning             0              1            0
FILE-007    Information             0              2            0
LGL-050         Warning             0             48            0
LNK-040     Information             0              1            0
MV-005          Warning             0             20            0
MV-079      Information             0              1            0
MV-080      Information             0              1            0
MV-082      Information             0              3            0
NDM-099     Information             0              1            0
NEX-011     Information             0             11            0
NEX-017     Information             0             22            0
NEX-022     Information             0             11            0
NEX-024     Information             0             12            0
OPT-055     Information             0              2            0
OPT-200         Warning             0              1            0
OPT-215         Warning             0              1            0
OPT-800     Information             0              1            0
PLACE-027   Information             0              2            0
PLACE-030   Information             0              1            0
POW-005     Information            10              1            0
POW-009         Warning            10              4            0
POW-024     Information            10              2            0
POW-052     Information            10              2            0
PVT-032     Information             0              6            0
TIM-050     Information             0              5            0
TIM-111     Information             0             11            0
TIM-112     Information             0             11            0
TIM-114     Information             0              1            0
TIM-119     Information             0              3            0
TIM-120     Information             0              3            0
TIM-121     Information             0              2            0
TIM-123     Information             0              8            0
TIM-124     Information             0              1            0
TIM-125     Information             0             20            0
TIM-126     Information             0              3            0
TIM-127     Information             0              3            0
UIC-058         Warning             0              9            0
ZRT-309         Warning             0              1            0
ZRT-444     Information             0             11            0
ZRT-520         Warning             0              1            0
ZRT-559     Information             0              1            0
ZRT-574     Information             0              4            0
ZRT-586         Warning             0              2            0
ZRT-613     Information             0             10            0
ZRT-647         Warning             0              2            0

Diagnostics summary: 83 warnings, 185 informationals
echo [date] > clock_opt_opto 
exit
Maximum memory usage for this session: 1149.54 MB
CPU usage for this session:    261 seconds (  0.07 hours)
Elapsed time for this session:    106 seconds (  0.03 hours)
Thank you for using IC Compiler II.
icc2_shell  -f ./rm_icc2_pnr_scripts/route_auto.tcl | tee -i logs_icc2/route_auto.log



                              IC Compiler II (TM)

             Version P-2019.03-SP1 for linux64 - Apr 25, 2019 -SLE

                    Copyright (c) 1988 - 2019 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

##########################################################################################
# Tool: IC Compiler II
# Script: route_auto.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
source -echo ./rm_setup/icc2_pnr_setup.tcl 
puts "RM-info : Running script [info script]\n"
RM-info : Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_setup/icc2_pnr_setup.tcl

##########################################################################################
# Tool: IC Compiler II
# Script: icc2_pnr_setup.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
source -echo ./rm_setup/icc2_common_setup.tcl 
puts "RM-info : Running script [info script]\n"
RM-info : Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_setup/icc2_common_setup.tcl

set TECH_HOME "/afs/eos.ncsu.edu/lockers/research/ece/wdavis/tech"
set DCRM_RESULTS_DIR "../dcrm/results"
##########################################################################################
# Tool: IC Compiler II
# Script: icc2_common_setup.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
##########################################################################################
## Required variables
## These variables must be correctly filled in for the flow to run properly
##########################################################################################
set DESIGN_NAME 		"CORTEXM0DS" ;# Required; name of the design to be worked on; also used as the block name when scripts save or copy a block
set LIBRARY_SUFFIX		"" ;# Suffix for the design library name ; default is unspecified   
set DESIGN_LIBRARY 		"${DESIGN_NAME}${LIBRARY_SUFFIX}" ;# Name of the design library; default is ${DESIGN_NAME}${LIBRARY_SUFFIX}
set REFERENCE_LIBRARY 		"${TECH_HOME}/ece720/Nangate_15nm_OCL_ICC2_LibPrep_v2014_06/icc2_cell_lib/NanGate_15nm_OCL.ndm"	;# Required; a list of reference libraries for the design library.
;#	for library configuration flow (LIBRARY_CONFIGURATION_FLOW set to true below): 
;#		- specify the list of physical source files to be used for library configuration during create_lib
;# 	for hierarchical designs using bottom-up flows: include subblock design libraries in the list;
;# 	for hierarchical designs using ETMs: include the ETM library in the list.
;# 		- If unpack_rm_dirs.pl is used to create dir structures for hierarchical designs, 
;#		  in order to transition between hierarchical DP and hierarchical PNR flows properly, 
;#		  absolute paths are a requirement.
set COMPRESS_LIBS               "false" ;# Save libs as compressed NDM; only used in DP.
set VERILOG_NETLIST_FILES	"${DCRM_RESULTS_DIR}/${DESIGN_NAME}.mapped.v"	;# Verilog netlist files;
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
set UPF_FILE 			""	;# A UPF file
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
;#          for hierarchical designs using ETMs, load the block upf file
;#          for each sub-block linked to ETM, include the following line in the UPF_FILE 
;#              load_upf block.upf -scope block_instance_name
set UPF_SUPPLEMENTAL_FILE	""      ;# The supplemental UPF file. Only needed if you are running golden UPF flow, in which case, you need both UPF_FILE and this.
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
;#	    If UPF_SUPPLEMENTAL_FILE is specified, scripts assume golden UPF flow. load_upf and save_upf commands will be different.	
set TCL_PARASITIC_SETUP_FILE	""	;# Specify a Tcl script to read in your TLU+ files by using the read_parasitic_tech command;
;# refer to the example in templates/init_design.read_parasitic_tech_example.tcl 
set TCL_MCMM_SETUP_FILE		"${DCRM_RESULTS_DIR}/ICC2_files/${DESIGN_NAME}.MCMM/top.tcl"	;# Specify a Tcl script to create your corners, modes, scenarios and load respective constraints;
;# two examples are provided in templates/: 
;# init_design.mcmm_example.explicit.tcl: provide mode, corner, and scenario constraints; create modes, corners, 
;# and scenarios; source mode, corner, and scenario constraints, respectively 
;# init_design.mcmm_example.auto_expanded.tcl: provide constraints for the scenarios; create modes, corners, 
;# and scenarios; source scenario constraints which are then expanded to associated modes and corners
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
set TECH_FILE 			"${TECH_HOME}/ece720/Nangate_15nm_OCL_Milkyway_v2014_06/FreePDK15.tf" 	;# A technology file; TECH_FILE and TECH_LIB are mutually exclusive ways to specify technology information; 
;# TECH_FILE is recommended, although TECH_LIB is also supported in ICC2 RM. 
set TECH_LIB			""	;# Specify the reference library to be used as a dedicated technology library;
;# as a best practice, please list it as the first library in the REFERENCE_LIBRARY list 
set TECH_LIB_INCLUDES_TECH_SETUP_INFO true 
;# Indicate whether TECH_LIB contains technology setup information such as routing layer direction, offset, 
;# site default, and site symmetry, etc. TECH_LIB may contain this information if loaded during library prep.
;# true|false; this variable is associated with TECH_LIB. 
set TCL_TECH_SETUP_FILE		"init_design.tech_setup.tcl"
;# Specify a TCL script for setting routing layer direction, offset, site default, and site symmetry list, etc.
;# init_design.tech_setup.tcl is the default. Use it as a template or provide your own script.
;# This script will only get sourced if the following conditions are met: 
;# (1) TECH_FILE is specified (2) TECH_LIB is specified && TECH_LIB_INCLUDES_TECH_SETUP_INFO is false 
set ROUTING_LAYER_DIRECTION_OFFSET_LIST "   {M1 vertical 0.0}   {MINT1 horizontal 0.0}   {MINT2 vertical 0.0}   {MINT3 horizontal 0.0}   {MINT4 vertical 0.0}   {MINT5 horizontal 0.0}   {MSMG1 vertical 0.0}   {MSMG2 horizontal 0.0}   {MSMG3 vertical 0.0}   {MSMG4 horizontal 0.0}   {MSMG5 vertical 0.0}   {MG1 horizontal 0.0}   {MG2 vertical 0.0} "
;# Specify the routing layers as well as their direction and offset in a list of space delimited pairs;
;# This variable should be defined for all metal routing layers in technology file;
;# Syntax is "{metal_layer_1 direction offset} {metal_layer_2 direction offset} ...";
;# It is required to at least specify metal layers and directions. Offsets are optional. 
;# Example1 is with offsets specified: "{M1 vertical 0.2} {M2 horizontal 0.0} {M3 vertical 0.2}"
;# Example2 is without offsets specified: "{M1 vertical} {M2 horizontal} {M3 vertical}"
##########################################################################################
## Optional variables
## Specify these variables if the corresponding functions are desired 
##########################################################################################
set DESIGN_LIBRARY_SCALE_FACTOR	"1000"	;# Specify the length precision for the library. Length precision for the design
;# library and its ref libraries must be identical. Tool default is 10000, which
;# implies one unit is one Angstrom or 0.1nm.
set UPF_UPDATE_SUPPLY_SET_FILE	""	;# A UPF file to resolve UPF supply sets
set DEF_FLOORPLAN_FILES		""	;# DEF files which contain the floorplan information;
;# 	for DP: not required
;# 	for PNR: required if INIT_DESIGN_INPUT = ASCII in icc2_pnr_setup.tcl and neither TCL_FLOORPLAN_FILE or 
;#		 initialize_floorplan is used; DEF_FLOORPLAN_FILES and TCL_FLOORPLAN_FILE are mutually exclusive;
;# 	         not required if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM
set DEF_SCAN_FILE		"${DCRM_RESULTS_DIR}/${DESIGN_NAME}.mapped.scandef"	;# A scan DEF file for scan chain information;
;# 	for PNR: not required if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM, as SCANDEF is expected to be loaded already
set DEF_SITE_NAME_PAIRS		{}	;# A list of site name pairs for read_def -convert; 
;# specify site name pairs with from_site first followed by to_site;
;# Example: set DEF_SITE_NAME_PAIRS {{from_site_1 to_site_1} {from_site_2 to_site_2}} 	
set SITE_DEFAULT		""	;# Specify the default site name if there are multiple site defs in the technology file;
;# this is to be used by initialize_floorplan command; example: set SITE_DEFAULT "unit";
;# this is applied in the init_design.tech_setup.tcl script 
set SITE_SYMMETRY_LIST	""		;# Specify a list of site def and its symmetry value;
;# this is to be used by read_def or initialize_floorplan command to control the site symmetry;
;# example: set SITE_SYMMETRY_LIST "{unit Y} {unit1 Y}"; this is applied in the init_design.tech_setup.tcl script 
set MIN_ROUTING_LAYER		"M1"	;# Min routing layer name; normally should be specified; otherwise tool can use all metal layers
set MAX_ROUTING_LAYER		"MINT5"	;# Max routing layer name; normally should be specified; otherwise tool can use all metal layers
set LIBRARY_CONFIGURATION_FLOW	false	;# Set it to true enables library configuration flow which calls the library manager under the hood to generate .nlibs, 
;# save them to disk, and automatically link them to the design.
;# Requires LINK_LIBRARY to be specified with .db files and REFERENCE_LIBRARY to be specified with physical
;# source files for the library configuration flow. Also search_path (in icc2_pnr_setup.tcl) should include paths 
;# to these .db and physical source files.
set LINK_LIBRARY		""	;# Specify .db files;
;# 	for running VC-LP (vc_lp.tcl) and Formality (fm.tcl): required
;# 	for ICC-II without LIBRARY_CONFIGURATION_FLOW enabled: not required
;#	for ICC-II with LIBRARY_CONFIGURATION_FLOW enabled: required; 
;#      	- the .db files specified will be used for the library configuration under the hood during create_lib 
##########################################################################################
## Variables related to flow controls of flat PNR, hierarchical PNR and transition with DP
##########################################################################################
set DESIGN_STYLE		"flat"	;# Specify the design style; flat|hier; default is flat; 
;# specify flat for a totally flat flow (flat PNR for short) and 
;# specify hier for a hierarchical flow (hier PNR for short);
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR: this should set to flat (default)
;#	for DP: not used 
set PHYSICAL_HIERARCHY_LEVEL	"" 	;# Specify the current level of hierarchy for the hierarchical PNR flow; top|intermediate|bottom;
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR and for DP: not used.
set RELEASE_DIR_DP		"" 	;# Specify the release directory of DP RM; 
;# this is where init_design.tcl of PNR flow gets DP RM released libraries;
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR: required if INIT_DESIGN_INPUT = DP_RM_NDM, as init_design.tcl needs to know where DP RM libraries are
;#	for DP: not used 
set RELEASE_LABEL_NAME_DP 	"for_pnr"	
;# Specify the label name of the block in the DP RM released library;
;# this is the label name which init_design.tcl of PNR flow will open. 
set RELEASE_DIR_PNR		"" 	;# Specify the release directory of PNR RM; 
;# this is where the init_design.tcl of hierarchical PNR flow gets the sub-block libraries;	
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR and for DP: not used.
##########################################################################################
## Variables related to REDHAWK ANALYSIS FUSION
##########################################################################################
set REDHAWK_SEARCH_PATH		"" 	;# Required. Search path to the NDM, reference libraries, and etc.
puts "RM-info : Completed script [info script]\n"
RM-info : Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_setup/icc2_common_setup.tcl

########################################################################################## 
## Variables for init_design inputs (used by init_design.tcl)
##########################################################################################
set INIT_DESIGN_INPUT 		"ASCII"	;# Specify one of the 3 options: ASCII | DC_ASCII | DP_RM_NDM; default is ASCII.
;# 1.ASCII: assumes all design input files are ASCII and will read them in individually.
;# 2.DC_ASCII: for design transfer from DC using the write_icc2_files command;
;#   sources ${DCRM_RESULTS_DIR}/${DCRM_FINAL_DESIGN_ICC2}/${DESIGN_NAME}.icc2_script.tcl;
;#   you can change the default of DC_RESULTS_DIR and DCRM_FINAL_DESIGN_ICC2 below;
;#   commonly used in combination with SPG flow (set PLACE_OPT_SPG_FLOW true below)  
;# 3.DP_RM_NDM: if ICC2-DP-RM is completed, you can take its NDM outputs and skip the design creation steps;
;#   for PNR flat (DESIGN_STYLE set to flat), script copies the design library from ICC2-DP-RM release 
;#   area (specified by RELEASE_DIR_DP) and opens design;    
;#   for PNR hier flow (DESIGN_STYLE set to hier), script will either copy design library 
;#   from ICC2-DP-RM release area or in addition to that, copy design library of the child blocks from PNR
;#   release area (specified by RELEASE_DIR_PNR), and then open design.
#set DCRM_RESULTS_DIR  		"./results" ;# used by DC_ASCII to specify DC-RM output directory. Default is results.   
;# (Rhett Davis) Moved this variable to icc2_common_setup.tcl for use with DP flow
set DCRM_FINAL_DESIGN_ICC2 	"ICC2_files" ;# output directory name generated by DC-RM's write_icc2_files command;
;# only valid if you specify DC_ASCII for INIT_DESIGN_INPUT;
;# The directory contains verilog, floorplan, scenario settings, and constraints from DC
;# in a format that IC Compiler II can source.    
set POCV_CORNER_FILE_MAPPING_LIST 	"" ;# a list of corner and its associated POCV file in pairs, as POCV is corner dependant;
;# same corner can have multiple corresponding files;
;# example: set POCV_CORNER_FILE_MAPPING_LIST "{corner1 file1a} {corner1 file1b} {corner2 file2}";
;# in the example, file1a and file1b will be loaded for corner1, file2 will be loaded for corner2.
;# Note: POCV_CORNER_FILE_MAPPING_LIST will take precedence if AOCV_CORNER_TABLE_MAPPING_LIST is also specified
set AOCV_CORNER_TABLE_MAPPING_LIST 	"" ;# a list of corner and its associated AOCV table in pairs, as AOCV is corner dependant;
;# same corner can have multiple corresponding tables;
;# example: set AOCV_CORNER_TABLE_MAPPING_LIST "{corner1 table1a} {corner1 table1b} {corner2 table2}";
;# in the example, table1a and table1b will be loaded for corner1, table2 will be loaded for corner2.
set TCL_PAD_CONSTRAINTS_FILE		"" ;# a Tcl script for your pad constraint commands used by place_io of 
;# templates/init_design.flat_design_planning_example.tcl sourced by init_design.tcl
set TCL_MV_SETUP_FILE			"" ;# a Tcl script placeholder for your MV setup commands,such as create_voltage_area, 
;# placement bound, power switch creation and level shifter insertion, etc;
;# refer to templates/init_design.power_switch_example.tcl for sample commands   
set TCL_PG_CREATION_FILE		"" ;# a Tcl script placeholder for your power ground network creation commands,
;# such as create_pg*, set_pg_strategy, compile_pg, etc;
set TCL_FLOORPLAN_FILE			"rm_setup/floorplan.tcl" ;# Tcl floorplan file written by the write_floorplan command; for example, floorplan/floorplan.tcl;
;# TCL_FLOORPLAN_FILE and DEF_FLOORPLAN_FILES are mutually exclusive; please specify only one of them;
;# Not effective if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM.
;# The write_floorplan command writes a floorplan.tcl Tcl script and a floorplan.def DEF file;
;# reading floorplan.tcl alone can restore the entire floorplan - refer to write_floorplan man for more details  
set TCL_ADDITIONAL_FLOORPLAN_FILE 	"" ;# a supplementary Tcl constraint file; sourced after DEF_FLOORPLAN_FILE or TCL_FLOORPLAN_FILE is read, 
;# or initialize_floorplan is done; can be used to cover additional floorplan constructs, 
;# such as bounds, pin guides, or route guides, etc; not valid if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM.
set TCL_USER_INIT_DESIGN_POST_SCRIPT ""	;# An optional Tcl file to be sourced at the very end of init_design.tcl before save_block.
########################################################################################## 
## Variables for constraints or settings that impact multiple steps (used across flow)
##########################################################################################
set TCL_PLACEMENT_SPACING_LABEL_RULE_FILE "" ;# A file to specify your placement spacing labels and rules.
;# Example : set_placement_spacing_label -name X -side both -lib_cells [get_lib_cells -of [get_cells]]
;# Example : set_placement_spacing_rule -labels {X SNPS_BOUNDARY} {0 1}
set SAIF_FILE				"" ;# Specify a SAIF file for accurate power computation for features such as
;# total power (opt.power.mode set to total) and enhanced low power placement (place.coarse.enhanced_low_power_effort).
;# sourced at the beginning of place_opt.tcl
set SAIF_FILE_POWER_SCENARIO		"" ;# SAIF_FILE related; specify a power scenario where the SAIF is to be applied
set SAIF_FILE_SOURCE_INSTANCE		"" ;# SAIF_FILE related; name of the instance of the current design as it appears in SAIF file.
set SAIF_FILE_TARGET_INSTANCE		"" ;# SAIF_FILE related; name of the target instance on which activity is to be annotated.
set OPTIMIZATION_FREEZE_PORT_LIST 	"" ;# List of cells (for ex, clock gen modules, or customized logics that should not be touched) to which freeze_clock_ports 
;# and freeze_data_ports attribute will be set to prevent optimization from modifying their port signature; 
;# especially useful if you do formal verification by modules. 
;# Sets opt.dft.hier_preservation to true and runs set_freeze_port -all on the specified cells.
set TCL_USER_CONNECT_PG_NET_SCRIPT ""	;# An optional Tcl file for customized connect_pg_net command and options, such as for bias pins of cells added by opto;
;# sourced by all the main scripts prior to the save_block command
# ---------------------------------
# Lib cell purpose restrictions
# ---------------------------------
set TCL_LIB_CELL_PURPOSE_FILE 		"set_lib_cell_purpose.tcl" ;# A Tcl file which applies lib cell purpose related restrictions;
;# You can specify it with your own customized script	
;# RM default is set_lib_cell_purpose.tcl which includes the following restrictions, each controlled by
;# an individual variable : dont use cells (TCL_LIB_CELL_DONT_USE_FILE), tie cells (TIE_LIB_CELL_PATTERN_LIST), 
;# hold fixing (HOLD_FIX_LIB_CELL_PATTERN_LIST), CTS (CTS_LIB_CELL_PATTERN_LIST) and CTS-exclusive cells (CTS_ONLY_LIB_CELL_PATTERN_LIST). 
## The following 5 *_LIB_CELL_* variables are only applicable if set_lib_cell_purpose.tcl is used for lib cell purpose restrictions.
#  If you do not plan to use set_lib_cell_purpose.tcl, specify TCL_LIB_CELL_PURPOSE_FILE with your own file and you don't have to specify the following variables.
set TCL_LIB_CELL_DONT_USE_FILE 		"" ;# A Tcl file for customized don't use ("set_lib_cell_purpose -exclude <purpose>" commands).
;# The file is to be sourced in set_lib_cell_purpose.tcl, which is the default script for handling lib cell 
;# purpose restrictions specified by the variable TCL_LIB_CELL_PURPOSE_FILE above.
;# It only takes effect if TCL_LIB_CELL_PURPOSE_FILE is set to the default value set_lib_cell_purpose.tcl
set TIE_LIB_CELL_PATTERN_LIST 		"" ;# A list of TIE lib cell patterns to be included for optimization;
;# Example : set TIE_LIB_CELL_PATTERN_LIST "*/TIE* */ttt*"
set HOLD_FIX_LIB_CELL_PATTERN_LIST 	"" ;# A list of hold time fixing lib cell patterns to be included only for hold
set CTS_LIB_CELL_PATTERN_LIST 		"" ;# List of CTS lib cell patterns to be used by CTS; 
;# please include repeaters, always-on repeaters (for MV-CTS), 
;# and gates (for sizing pre-existing gates)/always-on buffers;
;# Please also include flops as CCD can size flops to improve timing.
;# example : set CTS_LIB_CELL_PATTERN_LIST "*/NBUF* */AOBUF* */AOINV* */SDFF*"
set CTS_ONLY_LIB_CELL_PATTERN_LIST 	"" ;# List of CTS lib cell patterns to be used by CTS "exclusively", such as clock specific
;# buffers and inverters. Please be aware that these cells will be applied with only cts 
;# purpose and nothing else. If you want to use these lib cells for other purposes, 
;# such as optimization and hold, specify them in CTS_LIB_CELL_PATTERN_LIST instead
# ---------------------------------
# Clock NDR
# ---------------------------------
set TCL_CTS_NDR_RULE_FILE 		"cts_ndr.tcl" ;# Specify a script for clock NDR creation and association, to be sourced at place_opt
;# By default the variable is set to cts_ndr.tcl, which is an RM provided example.
;# Important: to use the example script, you must also specify CTS_NDR_RULE_NAME, CTS_INTERNAL_NDR_RULE_NAME,
;# or CTS_LEAF_NDR_RULE_NAME (see below for details), otherwise the script won't do anything.
## Note: the CTS_*NDR* variables below are only applicable if TCL_CTS_NDR_RULE_FILE is set to the RM provided example script. 
## If you specify your own script for TCL_CTS_NDR_RULE_FILE, variables below will not be used.
## For root clock nets
set CTS_NDR_RULE_NAME			"" ;# Specify a clock NDR rule for root nets;
;# required for the example script to work on the root and internal nets.
;# Below are the 3 predefined rules supported:  
;# rm_2w2s : double width double spacing 
;# rm_2w2s_shield_default : double width double spacing + shielding with default width and spacing
;# rm_2w2s_shield_list : double width double spacing + shielding with customized per layer width and spacing
set CTS_NDR_SHIELDING_LAYER_WIDTH_LIST 	"" ;# A list of layer_name shield_width ,for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_NDR_RULE_NAME.
set CTS_NDR_SHIELDING_LAYER_SPACING_LIST "" ;# A list of layer_name shield_spacing, for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_NDR_RULE_NAME.
set CTS_NDR_MIN_ROUTING_LAYER		"" ;# Min routing layer for set_clock_routing_rules to which CTS_NDR_RULE_NAME is applied. 
set CTS_NDR_MAX_ROUTING_LAYER		"" ;# Max routing layer for set_clock_routing_rules to which CTS_NDR_RULE_NAME is applied.
## For internal clock nets (by default same values as with the root clock nets)
set CTS_INTERNAL_NDR_RULE_NAME		"$CTS_NDR_RULE_NAME" ;# Specify a clock NDR rule for internal nets; default is same as CTS_NDR_RULE_NAME;
;# required for the example script to work on the internal nets.
;# Below are the 3 predefined rules supported:  
;# rm_2w2s : double width double spacing 
;# rm_2w2s_shield_default : double width double spacing + shielding with default width and spacing
;# rm_2w2s_shield_list : double width double spacing + shielding with customized per layer width and spacing
set CTS_INTERNAL_NDR_SHIELDING_LAYER_WIDTH_LIST "$CTS_NDR_SHIELDING_LAYER_WIDTH_LIST" ;# A list of layer_name shield_width ,for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_INTERNAL_NDR_RULE_NAME.
set CTS_INTERNAL_NDR_SHIELDING_LAYER_SPACING_LIST "$CTS_NDR_SHIELDING_LAYER_SPACING_LIST" ;# A list of layer_name shield_spacing, for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_INTERNAL_NDR_RULE_NAME.
set CTS_INTERNAL_NDR_MIN_ROUTING_LAYER "$CTS_NDR_MIN_ROUTING_LAYER" ;# Min routing layer for set_clock_routing_rules to which CTS_INTERNAL_NDR_RULE_NAME is applied. 
set CTS_INTERNAL_NDR_MAX_ROUTING_LAYER "$CTS_NDR_MAX_ROUTING_LAYER" ;# Max routing layer for set_clock_routing_rules to which CTS_INTERNAL_NDR_RULE_NAME is applied.
## For leaf clock nets
set CTS_LEAF_NDR_RULE_NAME 		"" ;# Specify rm_leaf as the predefined rule for the example script to prepare a default rule for leaf nets
set CTS_LEAF_NDR_MIN_ROUTING_LAYER 	$CTS_NDR_MIN_ROUTING_LAYER ;# Min routing layer for set_clock_routing_rules to which rm_leaf is applied.
set CTS_LEAF_NDR_MAX_ROUTING_LAYER 	$CTS_NDR_MAX_ROUTING_LAYER ;# Max routing layer for set_clock_routing_rules to which rm_leaf is applied.
# ---------------------------------
# Preroute optimizations
# ---------------------------------
set PREROUTE_PLACEMENT_MAX_DENSITY	"" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;	
;# If specified, sets place.coarse.max_density to limit local density to be less than the value.
;# if unspecified, place.coarse.max_density remains at tool default 0; 
;# now if $PREROUTE_PLACEMENT_AUTO_DENSITY is also true, tool will auto determine a appropriate value; 
;# while if $PREROUTE_PLACEMENT_AUTO_DENSITY is false, tool will try to spread cells evenly
set PREROUTE_PLACEMENT_MAX_UTIL		"" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;
;# sets place.coarse.congestion_driven_max_util to control how densely the tool can pack cells in uncongested 
;# regions, in order to remove congestion in congested regions
;# if unspecified, place.coarse.congestion_driven_max_util remains at tool default 0.93
set PREROUTE_PLACEMENT_AUTO_DENSITY	true ;# true|false; tool default true; optional in RM to set it to false if you want to disable the feature; 
;# sets place.coarse.auto_density_control to control coarse placement automatic density control;
;# if you do not specify either of the above two settings (max density and max util) and keep the tool defaults, 
;# the automatic density control selects the value for max density and max util based on the design stage;
;# message PLACE-027 is issued to report the chosen settings
set PREROUTE_PLACEMENT_ENHANCED_AUTO_DENSITY false ;# false|true, tool default false; optional in RM;
;# sets place.coarse.enhanced_auto_density_control;
;# automaticlly selects max density based on the design stage as well as design utilization;
;# automatically selects max util based on the design stage as well as design tchnology
set PREROUTE_PLACEMENT_TARGET_ROUTING_DENSITY "" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;	
;# sets place.coarse.target_routing_density to control target routing density for congestion-driven placement; 
;# if left unspecified, place.coarse.target_routing_density remains at tool default 0 
set PREROUTE_PLACEMENT_PIN_DENSITY_AWARE false ;# false|true; tool default false; optional in RM;
;# sets app option place.coarse.pin_density_aware to control maximum local pin density;
set PREROUTE_NDR_OPTIMIZATION 		false ;# false|true, tool default false; optional in RM;
;# sets place_opt/clock_opt.flow.optimize_ndrs to true enables NDR optimization
set PREROUTE_CTS_POWER_AWARE_PRUNING	false ;# false|true; tool default false; RM default false;
;# sets cts.common.power_aware_pruning to allow selection of repeater cells to also consider 
;# internal and leakage power in order to reduce dynamic and also leakage power of the clock trees;
;# impacts place_opt trial CTS/optimize icgs and clock_opt build_clock phase 
set PREROUTE_CTS_LOW_POWER_TECHNIQUE	"" ;# gate_relocation|low_power_targets|all; RM default is unspecified;
;# impacts place_opt trial CTS/optimize icgs and clock_opt build_clock phase; 
;# gate_relocation: sets cts.compile.power_opt_mode to gate_relocation to enable activity aware gate 
;#                  relocation (moves cells with low input clock toggling rates closer to their drivers)
;#		    at the end of gate by gate clock tree synthesis;
;# low_power_targets: sets cts.compile.power_opt_mode to low_power_targets for CTS to relax certain
;#                    internal constraints and build clock trees with less area and power;
;# all: sets cts.compile.power_opt_mode to all to enable both the above features
########################################################################################## 
## Variables for the place_opt step (used by place_opt.tcl and settings.place_opt.tcl)
##########################################################################################
set PLACE_OPT_ACTIVE_SCENARIO_LIST	"" ;# A subset of scenarios to be made active during place_opt step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
;# include CTS scenarios if you are enabling CTS related features during place_opt,
;# such as PLACE_OPT_OPTIMIZE_ICGS, PLACE_OPT_TRIAL_CTS, or PLACE_OPT_MSCTS
set PLACE_OPT_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by place_opt; default "" which means no user prefix
set TCL_USER_PLACE_OPT_PRE_SCRIPT 	"" ;# An optional Tcl file for place_opt.tcl to be sourced before place_opt.
set TCL_USER_PLACE_OPT_SCRIPT 		"" ;# An optional Tcl file for place_opt.tcl to replace pre-existing place_opt commands.
set TCL_USER_PLACE_OPT_POST_SCRIPT 	"" ;# An optional Tcl file for place_opt.tcl to be sourced after place_opt.
set PLACE_OPT_SPG_FLOW 			false ;# false|true; RM default false; set it to true to enable SPG input handling flow in place_opt.tcl;
;# which skips the first pass of the two-pass placement;
;# recommended to go with DC-ASCII inputs (set INIT_DESIGN_INPUT DC_ASCII)
set PLACE_OPT_TRIAL_CTS 		false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.trial_clock_tree to enables early clock tree synthesis;
;# useful for low power placement and ICG optimization flow (PLACE_OPT_OPTIMIZE_ICGS). 
;# Propagated clocks will be used through-out place_opt flow.
;# Note: when PLACE_OPT_OPTIMIZE_ICGS is set to true, trial CTS will be automatically enabled, 
;# regardless of the setting of PLACE_OPT_TRIAL_CTS. So you don't have to manually enable it.
set PLACE_OPT_OPTIMIZE_ICGS 		false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.optimize_icgs for place_opt to run automatic ICG optimization that performs trial CTS, 
;# timing-aware ICG splitting and clock-aware placement for critical enable paths.
;# The aggressiveness of splitting can be controlled by the PLACE_OPT_OPTIMIZE_ICGS_CRITICAL_RANGE. 
set PLACE_OPT_OPTIMIZE_ICGS_CRITICAL_RANGE "" ;# specify a value between 0 and 1; default unspecified; 
;# sets place_opt.flow.optimize_icgs_critical_range to the value specified; tool default is 0.75.
;# When set to X, only ICGs enable slack within {EN_WNS, EN_WNS*(1-X)} will be considered for splitting;
;# for example, 0.75 means only ICG with enable pin violations between 1*EN_WNS and 0.25*EN_WNS will be split,
;# while the ICG enable slack below 0.25*EN_WNS will be skipped. Larger value means more splitting. 
set PLACE_OPT_MERGE_ICGS		true ;# false|true; tool default true; optional in RM to set it to false;
;# sets place_opt.flow.merge_clock_gates to control whether the OBD ICG merging is enabled or not;
;# when set to true, ICG merging (merge_clock_gates) runs internally inside place_opt as a first step in initial_place stage;
set PLACE_OPT_ICG_AUTO_BOUND		false ;# false|true; tool default false; optional in RM;
;# sets place.coarse.icg_auto_bound to enable use of automatically created group bounds
set PLACE_OPT_CLOCK_AWARE_PLACEMENT	false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.clock_aware_placement to guide placement with ICG's enable timing criticality; 
;# place_opt will try to improve ICG enable timing by placing the timing critical ICGs and their fanout cells 
;# at better locations for ICG enable paths.
;# Note: when PLACE_OPT_OPTIMIZE_ICGS is set to true, clock-aware placement will be automatically enabled, 
;# regardless of the setting of PLACE_OPT_CLOCK_AWARE_PLACEMENT. So you don't have to manually enable it.
set PLACE_OPT_MSCTS			false ;# false|true; enables MSCTS (regular) at place_opt step; requires TCL_REGULAR_MSCTS_FILE to be specified;
;# It runs in two parts: first part runs at place_opt step to source TCL_REGULAR_MSCTS_FILE;
;# second part runs at clock_opt_cts step, skips TCL_REGULAR_MSCTS_FILE, propagates clocks, and runs mesh simulation;
;# By default, the features runs in ideal clock mode. However if if PLACE_OPT_OPTIMIZE_ICGS or PLACE_OPT_TRIAL_CTS 
;# are also enabled, then propagated clocks will be used during the place_opt step;
;# If set to false (RM default), RM runs MSCTS only at clock_opt_cts step.
set PLACE_OPT_MSCTS_CRITICAL_SCENARIO	"" ;# Specify a scenario with worst RC and most visible sinks for place_opt MSCTS to base on;
;# script will record current scenario, switch to the specified scenario before MSCTS, and then
;# restore the original current scenario after MSCTS. Only valid if PLACE_OPT_MSCTS is set to true
set TCL_USER_SPARE_CELL_PRE_SCRIPT	"" ;# An optional Tcl file for spare cell insertion to be sourced before place_opt;
;# refer to templates/place_opt.spare_cell.tcl for an example
set TCL_USER_SPARE_CELL_POST_SCRIPT	"" ;# An optional Tcl file for spare cell insertion to be sourced after place_opt;
;# refer to templates/place_opt.spare_cell.tcl for an example
set TCL_NON_CLOCK_NDR_RULES_FILE 	"" ;# Specify a NDR rules file for signal nets (Clock NDR rules are specified by CTS_NDR_* variables above)
set PLACE_OPT_MULTIBIT_BANKING 		false ;# tool default false; optional in RM;
;# sets place_opt.flow.enable_multibit_banking to enable multibit banking during place_opt;
;# takes effect during place_opt initial_opto 
set PLACE_OPT_MULTIBIT_DEBANKING 	false ;# tool default false; optional in RM;
;# sets place_opt.flow.enable_multibit_debanking to enables multibit debanking during place_opt;
;# takes effect during place_opt final_opto
########################################################################################## 
## Variables for the clock_opt step 
## (used by settings.clock_opt_cts.tcl, clock_opt_cts.tcl, and clock_opt_opto.tcl)
##########################################################################################
set CLOCK_OPT_CTS_ACTIVE_SCENARIO_LIST  "" ;# A subset of scenarios to be made active during clock_opt_cts step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set CLOCK_OPT_CTS_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by clock_opt build_clock; default "" which means no user prefix
set TCL_USER_CLOCK_OPT_CTS_PRE_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to be sourced before clock_opt.
set TCL_USER_CLOCK_OPT_CTS_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to replace pre-existing clock_opt commands.
set TCL_USER_CLOCK_OPT_CTS_POST_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to be sourced after clock_opt.
set CLOCK_OPT_OPTO_ACTIVE_SCENARIO_LIST "" ;# A subset of scenarios to be made active during clock_opt_opto step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set CLOCK_OPT_OPTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by clock_opt final_opto; default "" which means no user prefix
set TCL_USER_CLOCK_OPT_OPTO_PRE_SCRIPT 	"" ;# An optional Tcl file for clock_opt_opto.tcl to be sourced before clock_opt.
set TCL_USER_CLOCK_OPT_OPTO_SCRIPT 	"" ;# An optional Tcl file for clock_opt_opto.tcl to replace pre-existing clock_opt commands.
set TCL_USER_CLOCK_OPT_OPTO_POST_SCRIPT "" ;# An optional Tcl file for clock_opt_opto.tcl to be sourced after clock_opt.
set CLOCK_OPT_MSCTS_CRITICAL_SCENARIO	"" ;# Specify a scenario with worst RC and most visible sinks for MSCTS to base on;
;# script will record current scenario, switch to the specified scenario before MSCTS, and then
;# restore the original current scenario after MSCTS.
set TCL_REGULAR_MSCTS_FILE		"" ;# Specify a Tcl script for regular multisource clock tree synthesis setup and creation,
;# which will be sourced prior to the "place_opt" if PLACE_OPT_MSCTS is true in place_opt.tcl
;# and before "clock_opt -from build_clock -to route_clock" command in clock_opt_cts.tcl
;# RM provided script: mscts.regular.tcl
set TCL_STRUCTURAL_MSCTS_FILE		"" ;# Specify a Tcl script for structural multisource clock tree synthesis setup and creation,
;# which will be sourced prior to the "clock_opt -from build_clock -to route_clock" command
;# in clock_opt_cts.tcl;
;# RM provided script: mscts.structural.tcl
set PREROUTE_CTS_POWER_AWARE_PRUNING	false ;# false|true; tool default false; RM default false;
;# sets cts.common.power_aware_pruning to allow selection of repeater cells to also consider 
;# internal and leakage power in order to reduce dynamic and also leakage power of the clock trees 
set PREROUTE_CTS_LOW_POWER_TECHNIQUE	"" ;# gate_relocation|low_power_targets|all; RM default is unspecified;
;# gate_relocation: sets cts.compile.power_opt_mode to gate_relocation to enable activity aware gate 
;#                  relocation (moves cells with low input clock toggling rates closer to their drivers)
;#		    at the end of gate by gate clock tree synthesis;
;# low_power_targets: sets cts.compile.power_opt_mode to low_power_targets for CTS to relax certain
;#                    internal constraints and build clock trees with less area and power;
;# all: sets cts.compile.power_opt_mode to all to enable both the above features
set CLOCK_OPT_OPTO_CTO 			false ;# Default false; enables post-route clock tree optimization in clock_opt_opto.tcl
set CLOCK_OPT_OPTO_CTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by CTO; default "" which means no user prefix
########################################################################################## 
## Variables for route_auto and route_opt related settings 
## (Used by settings.route_auto.tcl, settings.route_opt.tcl, route_auto.tcl, and route_opt.tcl)
##########################################################################################
set ROUTE_AUTO_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during route_auto step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set ROUTE_AUTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created suring route_auto; default "" which means no user prefix
set TCL_USER_ROUTE_AUTO_PRE_SCRIPT 	"" ;# An optional Tcl file for route_auto.tcl to be sourced before route_auto.
set TCL_USER_ROUTE_AUTO_SCRIPT 		"" ;# An optional Tcl file for route_auto.tcl to replace pre-existing routing commands.
set TCL_USER_ROUTE_AUTO_POST_SCRIPT 	"" ;# An optional Tcl file for route_auto.tcl to be sourced after route_auto.
set ROUTE_OPT_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during route_opt step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set ROUTE_OPT_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created during route_opt; default "" which means no user prefix
set TCL_USER_ROUTE_OPT_PRE_SCRIPT 	"" ;# An optional Tcl file for route_opt.tcl to be sourced before route_opt.
set TCL_USER_ROUTE_OPT_SCRIPT 		"" ;# An optional Tcl file for route_opt.tcl to replace pre-existing route_opt commands.
set TCL_USER_ROUTE_OPT_POST_SCRIPT 	"" ;# An optional Tcl file for route_opt.tcl to be sourced after route_opt.
set CLOCK_OPT_GLOBAL_ROUTE_OPT		false ;# false|true; tool default false; optional in RM; 
;# enables Global Route Based Optimization by setting clock_opt.flow.enable_global_route_opt 
;# and route_opt.flow.enable_power to true, sources routing settings, and runs clock_opt -from global_route_opt;
;# this feature is added to route_auto.tcl; if enabled, it replaces route_global command;
set ROUTE_AUTO_USE_SINGLE_COMMAND	false ;# false|true; runs route_auto command instead of atomic commands (route_global+route_track+route_detail with update_timing in between)
set REDUNDANT_VIA_INSERTION		false ;# false|true; tool default false; optional in RM; enables redundant via insertion for post-route;
;# if you choose ESTABLISHED for TECHNOLOGY_NODE on RMgen download page,
;# RM is set up to run concurrent redundant via insertion during route_auto and route_opt
;# otherwise, RM is set up to reserve space and run standalone add_redundant_vias after route_auto and route_opt  
set TCL_USER_REDUNDANT_VIA_MAPPING_FILE "" ;# ICC-II via mapping file required for redundant via insertion; 
;# the file should include add_via_mapping commands.   
set TCL_USER_ICC_REDUNDANT_VIA_MAPPING_FILE "" ;# ICC style via mapping file required for redundant via insertion; 
;# the file should include define_zrt_redundant_vias commands.
;# This variable is mutually exclusive with TCL_USER_REDUNDANT_VIA_MAPPING_FILE
set ROUTE_AUTO_ANTENNA_FIXING		false ;# false|true; tool default false; optional in RM;
;# set true to enable route.detail.hop_layers_to_fix_antenna and source TCL_ANTENNA_RULE_FILE in route_auto.tcl 
;# to fix Antenna violations.
set TCL_ANTENNA_RULE_FILE	""	;# Antenna rule file; required if ROUTE_AUTO_ANTENNA_FIXING is set to true.
set ROUTE_AUTO_CREATE_SHIELDS 		"none" ;# none|before_route_auto|after_route_auto; default is none; optional in RM;
;# choose to create shields before or after route_auto; all nets with shielding rules will be shielded	
set ROUTE_OPT_PT_DELAY_CALCULATION_WITH_PBA false ;# Default false; sets time.pba_optimization_mode to path to enable PBA during second route_opt;
set ROUTE_OPT_STARRC_CONFIG_FILE ""	;# Specify the configuration file for StarRC in-design extraction for the second route_opt in route_opt.tcl;
;# required; refer to templates/route_opt.starrc_config_example.txt as an example
set ROUTE_OPT_RESHIELD 			"after_route_opt" ;# none|after_route_opt|incremental; default is after_route_opt; 
;# set after_route_opt to reshield nets after route_opt is done with create_shield command; 
;# set incremental to trigger reshield during all route_opt eco route sessions with an app option; 
;# note that ROUTE_OPT_RESHIELD only works if ROUTE_AUTO_CREATE_SHIELDS is set to a value other than none
set ROUTE_OPT_CTO 			"auto" ;# auto|always_on|always_off; tool default auto; RM default auto;
;# sets route_opt.flow.enable_ccd_clock_drc_fixing to the specified value for clock DRC fixing in route_opt;
;# Note: this feature affects both CCD and non-CCD route_opt;
;# if CCD is enabled, with auto, route_opt will enable the feature; set it to always_off if you want it disabled.
;# if CCD is not enabled, with auto, this feature won't be enabled; set it to always_on to enable the feature.
## The following 6 ROUTE_OPT_ECO_OPT* variables are for ECO fusion (eco_opt command) in route_opt.tcl
#  Note that once ROUTE_OPT_ECO_OPT_PT_PATH is specified, ECO fusion is enabled and the third route_opt will be skipped.
set ROUTE_OPT_ECO_OPT_PT_PATH		"" ;# Required by eco_opt; specify the path to pt_shell; for example: /u/mgr/bin/pt_shell
;# if specified, eco_opt
set ROUTE_OPT_ECO_OPT_DB_PATH		"" ;# Optional; specify the paths to .db files of the reference libraries for PT (if not already in your search path)
;# For eco_opt, PT needs to read db. 
set ROUTE_OPT_ECO_OPT_TYPE		"" ;# Optional; eco_opt fixing type; timing|setup|hold|drc|leakage_power|dynamic_power|total_power|buffer_removal
;# if not specified, works on all types
set ROUTE_OPT_ECO_OPT_STARRC_CONFIG_FILE "" ;# Optional; specify the configuration file for StarRC in-design extraction
set ROUTE_OPT_ECO_OPT_WORK_DIR		"" ;# Optional; specify the working directory for eco_opt where PT files and logs are generated;
;# if not specified, tool will automatically generate one
set ROUTE_OPT_ECO_OPT_PRE_LINK_SCRIPT	"" ;# Optional; specify the file that contains custom PT script, which is executed before linking in PrimeTime;
;# use PT commands that do not require the current design
set ROUTE_OPT_ECO_OPT_POST_LINK_SCRIPT	"" ;# Optional; specify the file that contains custom PT script, which is executed after linking in PrimeTime;
;# use PT commands that require the current design
########################################################################################## 
## Variables for chip finishing related settings (Used by chip_finish.tcl)
##########################################################################################
set CHIP_FINISH_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during chip_finish step.
;# once set, the list of active scenarios is saved and carried over to subsequent steps.
set TCL_USER_CHIP_FINISH_PRE_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced before filler cell insertion.
set TCL_USER_CHIP_FINISH_POST_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced after metal fill insertion.
## Std cell filler and decap cells used by chip_finish step and post PT-ECO refill in pt_eco step
set CHIP_FINISH_METAL_FILLER_PREFIX 	"" ;# A string to specify the prefix for metal filler (decap) cells.
set CHIP_FINISH_NON_METAL_FILLER_PREFIX $CHIP_FINISH_METAL_FILLER_PREFIX ;# A string to specify the prefix for non-metal fillers.
set CHIP_FINISH_METAL_FILLER_LIB_CELL_LIST "" ;# A list of metal filler (decap) lib cells, including the library name, for ex, 
;# Example: "hvt/DCAP_HVT lvt/DCAP_LVT". Recommended to specify decaps from largest to smallest.
set CHIP_FINISH_NON_METAL_FILLER_LIB_CELL_LIST "" ;# A list of non-metal filler lib cells, including the library name, for ex,
;# Example: hvt/FILL_HVT lvt/FILL_LVT. Recommended to specify them from largest to smallest.
## Signal EM
set CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT "ITF" ;# Specify signal EM constraint format: ITF | ALF; string is uppercase and ITF is default
set CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FILE "" ;# A constraint file which contains signal electromigration constraints;
;# specify an ITF file if CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT is set to ITF, and specify an
;# ALF file if CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT is set to ALF;
;# required for signal EM analysis and fixing to be enabled
set CHIP_FINISH_SIGNAL_EM_SAIF 		"" ;# An optional SAIF file for the signal EM analysis.
set CHIP_FINISH_SIGNAL_EM_SCENARIO 	"" ;# Specify an active scenario which is enabled for setup and hold analysis;
;# Required for signal EM analysis and fixing to proceed.
set CHIP_FINISH_SIGNAL_EM_FIXING 	false ;# Enable signal EM fixing; false | true; false is default
########################################################################################## 
## Variables for ICV in-design related settings (used by icv_in_design.tcl)
##########################################################################################
set ICV_IN_DESIGN_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during icv_in_design step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_ICV_IN_DESIGN_PRE_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced before signoff_check_drc.
set TCL_USER_ICV_IN_DESIGN_POST_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced after second signoff_check_drc.
## signoff_check_drc specific variables
set ICV_IN_DESIGN_DRC_CHECK_RUNSET 	"" ;# The foundry runset for ICV used by signoff_check_drc
set ICV_IN_DESIGN_DRC_CHECK_RUNDIR 	"z_check_drc" 
;# The working directory for the signoff_check_drc before signoff_fix_drc;
;# The directory that contains the initial DRC error database for signoff_fix_drc.
## singoff_fix_drc specific variables
set ICV_IN_DESIGN_ADR 			true ;# true|false; true enables signoff_fix_drc in addition to signoff_check_drc; default is true
set ICV_IN_DESIGN_ADR_RUNDIR 		"z_adr"	;# The working directory for signoff_fix_drc; only takes effect if ICV_IN_DESIGN_ADR is true
set ICV_IN_DESIGN_POST_ADR_RUNDIR 	"z_post_adr" ;# The working directory for signoff_check_drc after signoff_fix_drc is done; 
;# only takes effect if ICV_IN_DESIGN_ADR is true 
set ICV_IN_DESIGN_ADR_DPT_RULES 	"" ;# Specify your DPT rules for signoff_fix_drc fixing; only takes effect if ICV_IN_DESIGN_ADR is true
set ICV_IN_DESIGN_ADR_DPT_RUNDIR	"z_adr_with_dpt" ;# The working directory for signoff_check_drc with DPT rule fixing;
;# only takes effect if ICV_IN_DESIGN_ADR_DPT_RULES (DPR rules) is specified
set ICV_IN_DESIGN_POST_ADR_DPT_RUNDIR	"z_post_adr_with_dpt" ;# The working directory for signoff_check_drc after DPT rule fixing is done;
;# only takes effect if ICV_IN_DESIGN_ADR_DPT_RULES (DPR rules) is specified
## Metal fill specific variables
set ICV_IN_DESIGN_METAL_FILL 		false ;# Default false; set it to true to enable the metal fill creation feature.
set ICV_IN_DESIGN_METAL_FILL_RUNDIR	"z_icvFill" ;# The working directory for signoff_create_metal_fill. Optional. Default is z_icvFill.
set ICV_IN_DESIGN_METAL_FILL_TIMING_DRIVEN_THRESHOLD "" 
;# Specify the threshold for timing-driven metal fill.
;# If not specified, timing-driven is not enabled.
;# If specified, "-timing_preserve_setup_slack_threshold" option is added.
set ICV_IN_DESIGN_METAL_FILL_TRACK_BASED "off" ;# off | <a technology node> | generic; used for -track_fill option of signoff_create_metal_fill
;# for non-track-based : specify off 
;# for track-based : specify either a node (refer to man page) or generic 
set ICV_IN_DESIGN_METAL_FILL_RUNSET	"" ;# Specify the foundry runset for signoff_create_metal_fill command;
;# required only by non track-based metal fill (ICV_IN_DESIGN_METAL_FILL_TRACK_BASED set to off).
set ICV_IN_DESIGN_POST_METAL_FILL_RUNDIR "z_MFILL_after" 
;# The working directory for the signoff_check_drc after signoff_create_metal_fill is completed;
;# only takes effect if ICV_IN_DESIGN_METAL_FILL is true
set ICV_IN_DESIGN_METAL_FILL_TRACK_BASED_PARAMETER_FILE "auto" ;# auto | <a parameter file>; default is auto;
;# this variable is only for track-based metal fill;
;# specify auto to use ICC-II auto generated track_fill_params.rh file or your own paramter file.
########################################################################################## 
## Variables for settings related to write data (used by write_data.tcl)
##########################################################################################
## write_gds related
set WRITE_GDS_LAYER_MAP_FILE 		"" ;# A layer map file which provides a mapping between the tool and GDS layers
set WRITE_OASIS_LAYER_MAP_FILE 		"" ;# A layer map file which provides a mapping between the tool and OASIS layers
########################################################################################## 
## Variables for Functional ECO related settings (used by functional_eco.tcl)
##########################################################################################
set FUNCTIONAL_ECO_ACTIVE_SCENARIO_LIST	"" ;# Optional; a subset of scenarios to be made active during the step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_FUNCTIONAL_ECO_PRE_SCRIPT	"" ;# An optional Tcl file to be sourced before ECO operations.
set TCL_USER_FUNCTIONAL_ECO_POST_SCRIPT	"" ;# An optional Tcl file to be sourced after route_eco.
set FUNCTIONAL_ECO_DISPLACEMENT_THRESHOLD "10" ;# A float to specify the maximum displacement threshold value for 
;# place_eco_cells -eco_changed_cells -legalize_mode minimum_physical_impact -displacement_threshold;
set FUNCTIONAL_ECO_VERILOG_FILE		"" ;# Required; a verilog file to be 
set FUNCTIONAL_ECO_MODE			"default" ;# Specify the preferred flow; default|freeze_silicon
;# default: sources $FUNCTIONAL_ECO_CHANGE_FILE and place_eco_cells in MPI mode
;# freeze_silicon: add_spare_cells, place_eco_cells, sources $FUNCTIONAL_ECO_CHANGE_FILE, and place_freeze_silicon
########################################################################################## 
## Variables for PT ECO related settings (used by pt_eco.tcl/pt_eco_incremental.tcl)
##########################################################################################
## The following variables apply to both pt_eco.tcl (classic PT-ECO flow) and pt_eco_incremental.tcl (Galaxy incremental ECO flow)
set PT_ECO_ACTIVE_SCENARIO_LIST 	"" ;# Optional; a subset of scenarios to be made active during the step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_PT_ECO_PRE_SCRIPT 		"" ;# An optional Tcl file to be sourced before ECO operations.
set TCL_USER_PT_ECO_POST_SCRIPT 	"" ;# An optional Tcl file to be sourced after route_eco.
set PT_ECO_DISPLACEMENT_THRESHOLD 	"10" ;# A float to specify the maximum displacement threshold value for 
;# place_eco_cells -eco_changed_cells -legalize_mode minimum_physical_impact -displacement_threshold;
## The following variables only apply to pt_eco.tcl (classic PT-ECO flow)
set PT_ECO_CHANGE_FILE 			"" ;# Required; an ECO guidance file generated by the PT-SI write_changes command,
;# as an input to the pt_eco.tcl
set PT_ECO_MODE				"default" ;# Specify the preferred flow for the PT-ECO run; default|freeze_silicon
;# default: sources $PT_ECO_CHANGE_FILE and place_eco_cells in MPI mode
;# freeze_silicon: add_spare_cells, place_eco_cells, sources $PT_ECO_CHANGE_FILE, and place_freeze_silicon
########################################################################################## 
## Variables for Redhawk in-design related settings 
## (used by redhawk_in_design_pnr.tcl; SNPS_INDESIGN_RH_RAIL license required)
##########################################################################################
set REDHAWK_DIR 			"" ;# Specify the path to REDHAWK executable; required 
set REDHAWK_PAD_FILE 			"" ;# Default is top level pins.
set REDHAWK_ANALYSIS_NETS 		"" ;# Required. Specify the list of power and ground nets in pairs and in separate lines for the analysis;
;# for example, "VDD1 VSS1 VDD2 VSS2 VDD3 VSS3", where VDD* are power nets and VSS* are ground nets.
set REDHAWK_TECH_FILE 			"" ;# Required. Apache Technology File
set REDHAWK_MACROS 			"" ;# Optional. List of Macro names and macro directories in pairs and in separate lines;
;# for example, "macro1_name macro1_directory 
;#		    macro2_name macro2_directory 
;#		    macro3_name macro3_directory"
set REDHAWK_SWITCH_MODEL_FILES 		"" ;# Optional. List of switch model files;
;# for example: "switch_model_file1 
;#               switch_model_file2 
;#		    switch_model_file3"
set REDHAWK_LIB_FILES 			"" ;# Required. List of .lib files in separate lines.
;# for example: "/home/lib_1.lib 
;#               /home/lib_2.lib
;#               /home/lib_3.lib"
set REDHAWK_APL_FILES			"" ;# Required for dynamic analysis.  List of apl files in separate lines.
;# for example: "x.cdev cdev
;#               x.current current
;#               y.cdev cdev
;#               y.current current"
set REDHAWK_EXTRA_GSR 			"" ;# Optional. Provide a file with custom Redhawk settings.
set REDHAWK_ANALYSIS 			"" ;# Required. Specify of the analyses below:
;# For Static analysis: "static"
;# For Vector-based Dynamic analysis: "dynamic_vcd"
;# For Vectorless Dynamic analysis: "dynamic_vectorless"
;# For Effective Resistance analysis: "effective_resistance"
;# For Minimum path resistance analysis: "min_path_resistance"
;# For Integrity Check: "check_missing_via"
set REDHAWK_OUTPUT_REPORT 		"" ;# Optional. Specify a file name to have the output report produced:
;# For Static or dynamic analysis: the effective voltage drop is reported
;# For Effective Resistance analysis: the effective resistance is reported
;# For Minimum path resistance analysis: the minimum path resistance is reported
;# For Integrity Check: the missing vias are reported
set REDHAWK_EM_ANALYSIS 	   	false ;# Optional. Set to true if EM analysis to be performed with static or dynamic analysis.
set REDHAWK_EM_REPORT 			"" ;# Optional. Specify a file name to have the EM output report produced.
set REDHAWK_SCRIPT_FILE 		"" ;# Optional. Specify a file name for using Redhawk standalone run tcl file.
set REDHAWK_SWITCHING_ACTIVITY_FILE 	"" ;# Required for vector-based dynamic analysis.  Format is as follows:
;# {file_format [file_name] [strip_path]}
set REDHAWK_FIX_MISSING_VIAS       	false ;# Optional. Set to true to enable inserting vias to missing via locations after the check_missing_via flow is run.
set REDHAWK_MISSING_VIA_POS_THRESHOLD	"" ;# Optional. Set to positive voltage between two overlapped layers for filtering purpose.  Default is no filtering.
set REDHAWK_RAIL_DATABASE               RAIL_DATABASE  ; #Optional. Set ICC2 Redhawk Fusion output directory.
set REDHAWK_PGA_POWER_NET               "" ; #Required.  Set one power net for PGA.
set REDHAWK_PGA_GROUND_NET              "" ; #Required.  Set one ground net for PGA
set REDHAWK_PGA_NODE                    "" ; #Required. Set the technology node such as tsmc16.
set REDHAWK_PGA_ICV_DIR                 "" ; #Required. Set the path to the ICV binary.  Example: /global/apps/icv_2018.06
##########################################################################################
## System Variables and Settings (there's no need to change them)
##########################################################################################
## Reporting 
set REPORT_QOR				true ;# true|false; RM default true; runs various reporting commands at end of each step;
;# reporting commands vary by stage; set it to false to skip reporting
set REPORT_QOR_REPORT_POWER		true ;# true|false; RM default true;
;# set it to false to skip report_power and report_clock_qor -type power during reporting
set REPORT_QOR_REPORT_CONGESTION	true ;# true|false; RM default reports congestion with "route_global -congestion_map_only true"
;# at the end of preroute steps; set it to false to skip.
set search_path [list ./rm_icc2_pnr_scripts ./rm_setup ./templates $REDHAWK_SEARCH_PATH]
lappend search_path .
if {$synopsys_program_name == "icc2_shell"} {
	set_host_options -max_cores 8

	## Enable on-disk operation for copy_block to save block to disk right away
	set_app_option -name design.on_disk_operation -value true ;# default false and global-scoped
}
set sh_continue_on_error true
## Label names (while $DESIGN_NAME is the block name)
set INIT_DESIGN_BLOCK_NAME 		"init_design" 			;# Label name to be used when saving a block in init_design.tcl
set PLACE_OPT_BLOCK_NAME 		"place_opt" 			;# Label name to be used when saving a block in place_opt.tcl
set CLOCK_OPT_CTS_BLOCK_NAME 		"clock_opt_cts" 		;# Label name to be used when saving a block in clock_opt_cts.tcl
set CLOCK_OPT_OPTO_BLOCK_NAME 		"clock_opt_opto" 		;# Label name to be used when saving a block in clock_opt_opto.tcl
set ROUTE_AUTO_BLOCK_NAME 		"route_auto" 			;# Label name to be used when saving a block in route_auto.tcl
set ROUTE_OPT_BLOCK_NAME 		"route_opt" 			;# Label name to be used when saving a block in route_opt.tcl
set CHIP_FINISH_BLOCK_NAME 		"chip_finish" 			;# Label name to be used when saving a block in chip_finish.tcl
set ICV_IN_DESIGN_BLOCK_NAME 		"icv_in_design" 		;# Label name to be used when saving a block in icv_in_design.tcl
set WRITE_DATA_FROM_BLOCK_NAME 		$ICV_IN_DESIGN_BLOCK_NAME 	;# Label name of the source block in write_data.tcl;
set WRITE_DATA_BLOCK_NAME 		"write_data" 			;# Label name to be used when saving a block in write_data.tcl
;# default is ICV_IN_DESIGN_BLOCK_NAME
set FUNCTIONAL_ECO_FROM_BLOCK_NAME	$ROUTE_OPT_BLOCK_NAME 		;# Label name of the source block in functional_eco.tcl;
;# default is ROUTE_OPT_BLOCK_NAME
set FUNCTIONAL_ECO_BLOCK_NAME		"functional_eco"		;# Label name to be used when saving a block in functional_eco.tcl
set PT_ECO_FROM_BLOCK_NAME 		$ROUTE_OPT_BLOCK_NAME 		;# Label name of the source block in pt_eco.tcl;
;# default is ROUTE_OPT_BLOCK_NAME
set PT_ECO_BLOCK_NAME 			"pt_eco" 			;# Label name to be used when saving a block in pt_eco.tcl
set PT_ECO_INCREMENTAL_FROM_BLOCK_NAME 	$ROUTE_OPT_BLOCK_NAME 		;# Label name of the source block in pt_eco_incremental_1.tcl;
;# default is ROUTE_OPT_BLOCK_NAME; specify a different name if needed
set PT_ECO_INCREMENTAL_1_BLOCK_NAME 	"pt_eco_incremental_1" 		;# Label name to be used when saving a block in pt_eco_incremental_1.tcl
set PT_ECO_INCREMENTAL_2_BLOCK_NAME 	"pt_eco_incremental_2" 		;# Label name to be used when saving a block in pt_eco_incremental_2.tcl
set REDHAWK_IN_DESIGN_PNR_FROM_BLOCK_NAME $INIT_DESIGN_BLOCK_NAME	;# Label name of the starting block for redhawk_in_design_pnr.tcl;
;# default is INIT_DESIGN_BLOCK_NAME
## Directories
set OUTPUTS_DIR	"./outputs_icc2"	;# Directory to write output data files; mainly used by write_data.tcl
set REPORTS_DIR	"./rpts_icc2"		;# Directory to write reports; mainly used by report_qor.tcl
if !{[file exists $OUTPUTS_DIR]} {file mkdir $OUTPUTS_DIR} ;# do not change this line or directory may not be created properly
if !{[file exists $REPORTS_DIR]} {file mkdir $REPORTS_DIR} ;# do not change this line or directory may not be created properly
##########################################################################################
## Hierarchical PNR Variables (used by hierarchical PNR implementation)
##########################################################################################
## For designs where the blocks are bound to abstracts
set SUB_BLOCK_REFS                   	[list ] ;# If ABSTRACT_TYPE_FOR_MPH_BLOCKS == flattened , specify design names of the immediate child blocks
;# If ABSTRACT_TYPE_FOR_MPH_BLOCKS == nested , specify design names of the physical blocks in all lower levels of physical hierarchy
;# Include the blocks that will be bound to abstracts
set USE_ABSTRACTS_FOR_BLOCKS        	[list ] ;# design names of the physical blocks in the next lower level that will be bound to abstracts
## By default, abstracts created after icv_in_design step of lower-level are used to implement the current level
## Update the following variables if you want to use abstracts created after any other step 
set BLOCK_ABSTRACT_FOR_PLACE_OPT 	"$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_PLACE_OPT label for place_opt
set BLOCK_ABSTRACT_FOR_CLOCK_OPT_CTS    "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CLOCK_OPT_CTS label for clock_opt_cts
set BLOCK_ABSTRACT_FOR_CLOCK_OPT_OPTO   "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CLOCK_OPT_OPTO label for clock_opt_opto
set BLOCK_ABSTRACT_FOR_ROUTE_AUTO       "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ROUTE_AUTO label for route_auto
set BLOCK_ABSTRACT_FOR_ROUTE_OPT        "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ROUTE_OPT label for route_opt
set BLOCK_ABSTRACT_FOR_CHIP_FINISH      "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CHIP_FINISH for chip_finish
set BLOCK_ABSTRACT_FOR_ICV_IN_DESIGN    "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ICV_IN_DESIGN label for icv_in_design
set USE_ABSTRACTS_FOR_POWER_ANALYSIS 	false ;# Default false; false|true;
;# sets app option abstract.annotate_power that annotates power information in the abstracts
;# set this to true to perform power analysis inside subblocks modeled as abstracts
set USE_ABSTRACTS_FOR_SIGNAL_EM_ANALYSIS false ;# Default false; false|true;
;# sets app option abstract.enable_signal_em_analysis 
;# set this to true to perform signal em analysis inside abstracts
set ABSTRACT_TYPE_FOR_MPH_BLOCKS "flattened" ; # "nested | flattened", Default nested. Specifies the type of abstract to be created for MPH blocks (blocks with more than 1 level of physical hierarchy)
;# Allowed values are nested and flattened. 
;# when this variable is set to nested (default), preserve_block_instances option of create_abstract command is set to true (default value)
;# when this variable is set to flattened , preserve_block_instances option of create_abstract command is set to false
set CHECK_HIER_TIMING_CONSTRAINTS_CONSISTENCY true ;# Determines whether the consistency of top and block timing constraints is checked during the check_design command
;# The variable in turn sets the application option abstract.check_constraints_consistency to true
########################################################################################## 
## Hierarchical PNR Variables for clock_opt_cts related settings (used by clock_opt_cts.tcl)
##########################################################################################
set PROMOTE_CLOCK_BALANCE_POINTS	false ;# Default false. When implementing intermediate and top levels of physical hierarchy,
;# set this variable to true to promote clock balance points from sub-blocks.
;# Leave this variable to its default value, if the needed clock balance points for the pins
;# inside sub-blocks are applied from the top-level itself.
########################################################################################## 
## Hierarchical PNR Variables for designs where some of the blocks are bound to ETMs
##########################################################################################
set WRITE_DATA_FOR_ETM_GENERATION       false ;# Default false. Set it to true, for writing out required design data for ETM Generation in PrimeTime 
set WRITE_DATA_FOR_ETM_BLOCK_NAME       $ICV_IN_DESIGN_BLOCK_NAME ;# Name of the starting block for the write_data_for_etm step
## ICC2-RM provides additional files (flavors) to override RM default settings for high connectivity, run time and area/power focused designs.
#  These files are under rm_icc2_pnr_scripts/ :  
#  flavor.high_connectivity_high_congestion_focused.tcl, flavor.area_power_focused.tcl and flavor.run_time_focused.tcl
#  You can use the ADDITIONAL_FLAVOR variable to control whether to use these flavors.
set ADDITIONAL_FLAVOR "" 	;# default unspecified; if unspecified, runs RM default flow that works/balances all PPA
;# set it to high_connectivity_high_congestion for high connectivity design styles with heavy congestions
;# set it to area_power for extra area and power optimizations
;# set it to run_time if run time is the primary concern
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_setup/icc2_pnr_setup.tcl

set REPORT_PREFIX $ROUTE_AUTO_BLOCK_NAME
route_auto
open_lib $DESIGN_LIBRARY
Information: Loading library file '/afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/CORTEXM0DS' (FILE-007)
Information: Loading library file '/afs/eos.ncsu.edu/lockers/research/ece/wdavis/tech/ece720/Nangate_15nm_OCL_ICC2_LibPrep_v2014_06/icc2_cell_lib/NanGate_15nm_OCL.ndm' (FILE-007)
{CORTEXM0DS}
copy_block -from ${DESIGN_NAME}/${CLOCK_OPT_OPTO_BLOCK_NAME} -to ${DESIGN_NAME}/${ROUTE_AUTO_BLOCK_NAME}
Information: User units loaded from library 'NanGate_15nm_OCL' (LNK-040)
Information: Saving block 'CORTEXM0DS:CORTEXM0DS/route_auto.design'
{CORTEXM0DS:CORTEXM0DS/route_auto.design}
current_block ${DESIGN_NAME}/${ROUTE_AUTO_BLOCK_NAME}
{CORTEXM0DS:CORTEXM0DS/route_auto.design}
link_block
Using libraries: CORTEXM0DS NanGate_15nm_OCL
Visiting block CORTEXM0DS:CORTEXM0DS/route_auto.design
Design 'CORTEXM0DS' was successfully linked.
1
## The following only applies to hierarchical designs
## Swap abstracts if abstracts specified for clock_opt_opto and route_auto are different
if {$DESIGN_STYLE == "hier"} {
	if {$USE_ABSTRACTS_FOR_BLOCKS != "" && ($BLOCK_ABSTRACT_FOR_ROUTE_AUTO != $BLOCK_ABSTRACT_FOR_CLOCK_OPT_OPTO)} {
		puts "RM-info: Swapping from $BLOCK_ABSTRACT_FOR_CLOCK_OPT_OPTO to $BLOCK_ABSTRACT_FOR_ROUTE_AUTO abstracts for all blocks."
		change_abstract -references $USE_ABSTRACTS_FOR_BLOCKS -label $BLOCK_ABSTRACT_FOR_ROUTE_AUTO
		report_abstracts
	}
}
if {$ROUTE_AUTO_ACTIVE_SCENARIO_LIST != ""} {
	set_scenario_status -active false [get_scenarios -filter active]
	set_scenario_status -active true $ROUTE_AUTO_ACTIVE_SCENARIO_LIST
}
source -echo settings.route_auto.tcl ;# step specific settings
puts "RM-info: Running script [info script]\n"
RM-info: Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.route_auto.tcl

##########################################################################################
# Tool: IC Compiler II
# Script: settings.route_auto.tcl 
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
## Prefix
if {$ROUTE_AUTO_USER_INSTANCE_NAME_PREFIX != ""} {
	set_app_options -name opt.common.user_instance_name_prefix -value $ROUTE_AUTO_USER_INSTANCE_NAME_PREFIX
}
## Noise threshold : used by router to identity the criticality of xtalk impact of the nets
#  Specify a lower number for the router to pick up more nets as xtalk critical nets.
#  For these nets, the router will try to reduce parallel routing as much as possible.
#	set_app_options -name route.common.threshold_noise_ratio -value 0.25
##########################################################################################
## Antenna settings
##########################################################################################
## To disables antenna analysis and fix
#	set_app_options -name route.detail.antenna -value false ;# default true
#  To disables layer hopping for antenna fix
#	set_app_options -name route.detail.hop_layers_to_fix_antenna -value false ;# default true
if {$ROUTE_AUTO_ANTENNA_FIXING} {
	if {[file exists [which $TCL_ANTENNA_RULE_FILE]]} {
		puts "RM-info: Sourcing [which $TCL_ANTENNA_RULE_FILE]"
		source $TCL_ANTENNA_RULE_FILE
	} elseif {$TCL_ANTENNA_RULE_FILE != ""} {
		puts "RM-error : ROUTE_AUTO_ANTENNA_FIXING is true but TCL_ANTENNA_RULE_FILE($TCL_ANTENNA_RULE_FILE) is invalid. Please correct it."
	}
}
##########################################################################################
## Redundant via insertion settings
##########################################################################################
## Redundant via concurrent insertion
## For established nodes, run concurrent redundant via insertion during route_auto and route_opt.
set_app_options -name route.common.post_detail_route_redundant_via_insertion -value medium ;# default off
## Redundant via insertion starting layers 
## To insert redundant vias starting from lower layers first then process higher layers, set the following.
## Depending on the design, redundant via insertion rates on DPT layers can be higher if insertion is done from lower to upper layers.
#	set_app_options -name route.detail.insert_redundant_vias_layer_order_low_to_high -value true ;# default false
## Redundant via insertion mapping
if {$REDUNDANT_VIA_INSERTION} {
	## Source ICC-II via mapping file for redundant via insertion
	if {[file exists [which $TCL_USER_REDUNDANT_VIA_MAPPING_FILE]]} {
		puts "RM-info: Sourcing [which $TCL_USER_REDUNDANT_VIA_MAPPING_FILE]"
		source $TCL_USER_REDUNDANT_VIA_MAPPING_FILE
		report_via_mapping
	## Source ICC via mapping file that contains define_zrt_redundant_vias commands
	} elseif {[file exists [which $TCL_USER_ICC_REDUNDANT_VIA_MAPPING_FILE]]} {
		puts "RM-info: Sourcing [which $TCL_USER_ICC_REDUNDANT_VIA_MAPPING_FILE]"
		add_via_mapping -from_icc_file $TCL_USER_ICC_REDUNDANT_VIA_MAPPING_FILE
		report_via_mapping
	} else {
		puts "RM-warning: No valid redundant via mapping file has been specified."
	}
}
##########################################################################################
## GRLB handling (RM default for GRLB: >=20nm is true; <=16nm is false)
##########################################################################################
## Prepare the design for final routing if GRLB (global route layer aware optimization) is enabled in preroute;
#  However if CLOCK_OPT_GLOBAL_ROUTE_OPT is also enabled along with GRLB, the following is not needed because
#  CLOCK_OPT_GLOBAL_ROUTE_OPT will automatically perform remove_route_aware_estimation
if {[get_app_option_value -name opt.common.use_route_aware_estimation] != "false" && !($CLOCK_OPT_GLOBAL_ROUTE_OPT == "true")} {
	remove_route_aware_estimation
}
Information: RDE mode is turned on. (TIM-124)
Information: Corner mode_norm.worst_low.RCmax: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.slow.RCmax_bc: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.fast.RCmin_bc: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.slow.RCmax: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.fast.RCmin: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.worst_low.RCmax_bc: no PVT mismatches. (PVT-032)
Information: The stitching and editing of coupling caps is turned ON for design 'CORTEXM0DS:CORTEXM0DS/route_auto.design'. (TIM-125)
Information: Design CORTEXM0DS has 9011 nets, 0 global routed, 269 detail routed. (NEX-024)
Information: The RC mode used is CTO(RDE) for design 'CORTEXM0DS'. (NEX-022)
Information: Crosstalk analysis has been disabled. (TIM-114)
Information: Design Average RC for design CORTEXM0DS  (NEX-011)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.094479 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 44.845238 ohm/um, via_r = 3.722334 ohm/cut, c = 0.089691 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 9009, routed nets = 269, across physical hierarchy nets = 0, parasitics cached nets = 9009, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 enabled
Timing Window Analysis:                    enabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     enabled
Advanced Receiver Model:                   disabled
************************************************************
Information: The net parasitics of block CORTEXM0DS are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned ON for design 'CORTEXM0DS:CORTEXM0DS/route_auto.design'. (TIM-125)
Information: Design CORTEXM0DS has 9011 nets, 0 global routed, 269 detail routed. (NEX-024)
Information: The RC mode used is CTO(RDE) for design 'CORTEXM0DS'. (NEX-022)
Information: Crosstalk analysis has been disabled. (TIM-114)
Information: Design Average RC for design CORTEXM0DS  (NEX-011)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.094479 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 44.845238 ohm/um, via_r = 3.722334 ohm/cut, c = 0.089691 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 9009, routed nets = 269, across physical hierarchy nets = 0, parasitics cached nets = 9009, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.route_auto.tcl

source -echo settings.non_persistent.tcl ;# non-persistent settings to be re-applied in each session
puts "RM-info: Running script [info script]\n"
RM-info: Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.non_persistent.tcl

##########################################################################################
# Script: settings.non_persistent.tcl
# Description : Settings that need to be re-applied in each new ICC-II session are incldued below.
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
####################################
## Timer 
####################################
## set_app_options -name time.enable_preset_clear_arcs -value true ;# tool default false, global-scoped
####################################
## Keepout margin (lib cell based) 
####################################
## Lib cell based keepout margin is not persistent in the current release and must be re-applied in new ICC-II seccions.
#  Example : create_keepout_margin -outer {5 5 5 5} [get_lib_cells */lib_cell_name]
####################################
## set_threshold_voltage_group_type 
####################################
## Set your threshold_voltage_group attributes. These are persistent and can be simply defined in settings.place_opt.tcl. 
#  Listed here for your reference. For example:
#  	define_user_attribute -type string -class lib_cell threshold_voltage_group
#  	set_attribute -quiet [get_lib_cells -quiet */*LVT] threshold_voltage_group LVt
#  	set_attribute -quiet [get_lib_cells -quiet */*RVT] threshold_voltage_group RVt
#  	set_attribute -quiet [get_lib_cells -quiet */*HVT] threshold_voltage_group HVt
## set_threshold_voltage_group_type is not persistent and should be defined here:
#  	set_threshold_voltage_group_type -type low_vt LVt
#  	set_threshold_voltage_group_type -type normal_vt RVt
#  	set_threshold_voltage_group_type -type high_vt HVt
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.non_persistent.tcl

##########################################################################################
## Additional flavors (optional)
##########################################################################################
## ICC2-RM provides additional files (flavors) to override a small set of RM default settings for high connectivity, run time,
#  and area/power focused designs. This is controlled by ADDITIONAL_FLAVOR, which is by default unspecified; 
#  if unspecified, runs RM default flow that works/balances all PPA.
if {$ADDITIONAL_FLAVOR == "run_time"} {
	puts "RM-info: Sourcing [which flavor.run_time_focused.tcl]"
	source -echo flavor.run_time_focused.tcl
}
##########################################################################################
## Pre-route_auto customizations
##########################################################################################
if {[file exists [which $TCL_USER_ROUTE_AUTO_PRE_SCRIPT]]} {
	puts "RM-info: Sourcing [which $TCL_USER_ROUTE_AUTO_PRE_SCRIPT]"
	source -echo $TCL_USER_ROUTE_AUTO_PRE_SCRIPT
} elseif {$TCL_USER_ROUTE_AUTO_PRE_SCRIPT != ""} {
	puts "RM-error: TCL_USER_ROUTE_AUTO_PRE_SCRIPT($TCL_USER_ROUTE_AUTO_PRE_SCRIPT) is invalid. Please correct it."
}
redirect -tee -file ${REPORTS_DIR}/${REPORT_PREFIX}.report_app_options.start {report_app_options -non_default *}
****************************************
Report : app_option
           -non_default
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:31:52 2019
****************************************
Name                                                   Type       Value       User-default System-default Scope      Status     Source
------------------------------------------------------ ---------- ----------- ------------ -------------- ---------- ---------- ----------------------------------------------------------------------------------------------------
ccd.post_route_buffer_removal                          bool       true        --           false          block      normal     
design.on_disk_operation                               bool       true        true         false          global     normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_setup/icc2_pnr_setup.tcl:552
extract.enable_coupling_cap                            bool       true        --           false          block      normal     
opt.area.effort                                        enum       high        {}           low            block      normal     
opt.common.advanced_logic_restructuring_mode           enum       area_timing {}           none           block      normal     
opt.common.buffer_area_effort                          enum       ultra       {}           low            block      normal     
opt.common.use_route_aware_estimation                  enum       true        {}           false          block      normal     
opt.port.eliminate_verilog_assign                      bool       true        --           false          block      normal     
opt.power.effort                                       enum       high        {}           low            block      normal     
opt.power.mode                                         enum       total       {}           none           block      normal     
opt.timing.effort                                      enum       high        {}           low            block      normal     
place_opt.final_place.effort                           enum       high        {}           medium         block      normal     
place_opt.initial_drc.global_route_based               enum       1           {}           false          block      normal     
place_opt.place.congestion_effort                      enum       high        {}           medium         block      normal     
route.common.post_detail_route_redundant_via_insertion enum       medium      {}           off            block      normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.route_auto.tcl:41
route.detail.eco_max_number_of_iterations              integer    10          --           -1             block      normal     
route.detail.timing_driven                             bool       true        --           false          block      normal     
route.global.timing_driven                             bool       true        --           false          block      normal     
route.track.crosstalk_driven                           bool       true        --           false          block      normal     
route.track.timing_driven                              bool       true        --           false          block      normal     
time.enable_clock_to_data_analysis                     bool       true        --           false          block      normal     
time.enable_io_path_groups                             bool       true        --           false          block      normal     
time.remove_clock_reconvergence_pessimism              bool       true        --           false          block      normal     
time.si_enable_analysis                                bool       true        --           false          block      normal     
------------------------------------------------------ ---------- ----------- ------------ -------------- ---------- ---------- ----------------------------------------------------------------------------------------------------

There are additional internal differences with no available TBC source.
1
redirect -file ${REPORTS_DIR}/${REPORT_PREFIX}.report_lib_cell_purpose {report_lib_cell -objects [get_lib_cells] -column {full_name:20 valid_purposes}}
## Create shields before signal routing
if {$ROUTE_AUTO_CREATE_SHIELDS == "before_route_auto"} {
	create_shields ;# without specifying -nets option, all nets with shielding rules will be shielded 
	set_extraction_options -virtual_shield_extraction false
}
## The following only applies to designs with physical hierarchy
## Ignore the sub-blocks (bound to abstracts) internal timing paths
if {$DESIGN_STYLE == "hier" && $PHYSICAL_HIERARCHY_LEVEL != "bottom"} {
	set_timing_paths_disabled_blocks  -all_sub_blocks
}
##########################################################################################
## Routing flow
##########################################################################################
if {[file exists [which $TCL_USER_ROUTE_AUTO_SCRIPT]]} {
	puts "RM-info: Sourcing [which $TCL_USER_ROUTE_AUTO_SCRIPT]"
	source -echo $TCL_USER_ROUTE_AUTO_SCRIPT
} elseif {$TCL_USER_ROUTE_AUTO_SCRIPT != ""} {
	puts "RM-error: TCL_USER_ROUTE_AUTO_SCRIPT($TCL_USER_ROUTE_AUTO_SCRIPT) is invalid. Please correct it."
} else {

	if {!$ROUTE_AUTO_USE_SINGLE_COMMAND} {

		##########################################################################
		## Routing (atomic): global route
		##########################################################################
		if {!$CLOCK_OPT_GLOBAL_ROUTE_OPT} {

			## Global route (RM default)
			puts "RM-info: Running route_global"
			route_global

		} else {

			## Global route with optimization (optional)
			puts "RM-info: Setting clock_opt.flow.enable_global_route_opt to true (tool default false)"
			set_app_options -name clock_opt.flow.enable_global_route_opt -value true 
			
			## Enable power optimization during Global Route Based Optimization
			puts "RM-info: Setting route_opt.flow.enable_power true (tool default false)"
			set_app_options -name route_opt.flow.enable_power -value true ;# global-scoped
			
			## Include clock_opt_opto scenarios, if specified
			set RM_current_active_scenarios [get_scenarios -filter active]
			if {$CLOCK_OPT_OPTO_ACTIVE_SCENARIO_LIST == "rm_activate_all_scenarios"} {
				set_scenario_status -active true [all_scenarios]
			} elseif {$CLOCK_OPT_OPTO_ACTIVE_SCENARIO_LIST != ""} {
				set_scenario_status -active true $CLOCK_OPT_OPTO_ACTIVE_SCENARIO_LIST
			}
			
			puts "RM-info: Running clock_opt -from global_route_opt command"
			clock_opt -from global_route_opt
			
			## Restore the scenarios prior to the "clock_opt -from global_route_opt" command
			if {$CLOCK_OPT_OPTO_ACTIVE_SCENARIO_LIST != ""} {
				set_scenario_status -active false [get_scenarios -filter active]
				set_scenario_status -active true $RM_current_active_scenarios
			}

		}
		#save_block -as ${DESIGN_NAME}/${ROUTE_AUTO_BLOCK_NAME}_global_route
	
		##########################################################################
		## Routing (atomic): track assign
		##########################################################################
		puts "RM-info: Running update_timing and route_track"
		update_timing
		route_track
		#save_block -as ${DESIGN_NAME}/${ROUTE_AUTO_BLOCK_NAME}_track_assignment
	
		##########################################################################
		## Routing (atomic): detail route
		##########################################################################
		puts "RM-info: Running update_timing and route_detail"
		update_timing
		route_detail
		#save_block -as ${DESIGN_NAME}/${ROUTE_AUTO_BLOCK_NAME}_detail_route

	} else {

		##########################################################################
		## Routing (single command) (optional)
		##########################################################################
		puts "RM-info: Running route_auto"
		route_auto

	}
}
RM-info: Running route_global
Generating Timing information  
Design  Scenario mode_norm.worst_low.RCmax (Mode mode_norm.worst_low.RCmax Corner mode_norm.worst_low.RCmax)
Estimated unitRes/unitCap :
Layer M1 : Res  46.4286 ohm/um Cap  0.148637 ff/um
Layer MINT1 : Res  46.4286 ohm/um Cap  0.154683 ff/um
Layer MINT2 : Res  46.4286 ohm/um Cap  0.154827 ff/um
Layer MINT3 : Res  46.4286 ohm/um Cap  0.154839 ff/um
Layer MINT4 : Res  46.4286 ohm/um Cap  0.154828 ff/um
Layer MINT5 : Res  46.4286 ohm/um Cap  0.154674 ff/um
Layer MSMG1 : Res  8.03571 ohm/um Cap  0.196653 ff/um
Layer MSMG2 : Res  8.03571 ohm/um Cap  0.184306 ff/um
Layer MSMG3 : Res  8.03571 ohm/um Cap  0.18422 ff/um
Layer MSMG4 : Res  8.03571 ohm/um Cap  0.184207 ff/um
Layer MSMG5 : Res  8.03571 ohm/um Cap  0.184091 ff/um
Layer MG1 : Res  0.892857 ohm/um Cap  0.194736 ff/um
Layer MG2 : Res  0.892857 ohm/um Cap  0.177243 ff/um
Generating Timing information  ... Done
Information: The net parasitics of block CORTEXM0DS are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 1735 
Printing options for 'route.common.*'
common.post_detail_route_redundant_via_insertion        :	 medium              

Printing options for 'route.global.*'
global.deterministic                                    :	 off                 
global.export_soft_congestion_maps                      :	 false               
global.timing_driven                                    :	 true                

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MINT5
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used  144  Alloctr  145  Proc    0 
[End of Read DB] Total (MB): Used  149  Alloctr  150  Proc 1735 
Loading timing information to the router from design
Timing information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,76.74,77.57)
Number of routing layers = 13
layer M1, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT1, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT2, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT3, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT4, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT5, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MSMG1, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG2, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG3, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG4, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG5, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MG1, dir Hor, min width = 0.112, min space = 0.112 pitch = 0.224
layer MG2, dir Ver, min width = 0.112, min space = 0.112 pitch = 0.224
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  152  Alloctr  153  Proc 1735 
Net statistics:
Total number of nets     = 9011
Number of nets to route  = 8742
Number of nets with min-layer-mode soft = 12
Number of nets with min-layer-mode soft-cost-low = 12
269 nets are fully connected,
 of which 269 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    3  Alloctr    4  Proc    0 
[End of Build All Nets] Total (MB): Used  155  Alloctr  157  Proc 1735 
Average gCell capacity  0.16	 on layer (1)	 M1
Average gCell capacity  10.51	 on layer (2)	 MINT1
Average gCell capacity  9.78	 on layer (3)	 MINT2
Average gCell capacity  11.76	 on layer (4)	 MINT3
Average gCell capacity  9.78	 on layer (5)	 MINT4
Average gCell capacity  11.76	 on layer (6)	 MINT5
Average gCell capacity  5.38	 on layer (7)	 MSMG1
Average gCell capacity  0.00	 on layer (8)	 MSMG2
Average gCell capacity  0.00	 on layer (9)	 MSMG3
Average gCell capacity  0.00	 on layer (10)	 MSMG4
Average gCell capacity  0.00	 on layer (11)	 MSMG5
Average gCell capacity  0.00	 on layer (12)	 MG1
Average gCell capacity  0.00	 on layer (13)	 MG2
Average number of tracks per gCell 12.00	 on layer (1)	 M1
Average number of tracks per gCell 12.01	 on layer (2)	 MINT1
Average number of tracks per gCell 12.00	 on layer (3)	 MINT2
Average number of tracks per gCell 12.01	 on layer (4)	 MINT3
Average number of tracks per gCell 12.00	 on layer (5)	 MINT4
Average number of tracks per gCell 12.01	 on layer (6)	 MINT5
Average number of tracks per gCell 6.86	 on layer (7)	 MSMG1
Average number of tracks per gCell 6.86	 on layer (8)	 MSMG2
Average number of tracks per gCell 6.86	 on layer (9)	 MSMG3
Average number of tracks per gCell 6.86	 on layer (10)	 MSMG4
Average number of tracks per gCell 6.86	 on layer (11)	 MSMG5
Average number of tracks per gCell 3.44	 on layer (12)	 MG1
Average number of tracks per gCell 3.43	 on layer (13)	 MG2
Number of gCells = 131300
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used  157  Alloctr  159  Proc 1735 
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    6  Alloctr    7  Proc    0 
[End of Build Data] Total (MB): Used  157  Alloctr  159  Proc 1735 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  189  Alloctr  191  Proc 1735 
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:01 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Initial Routing] Stage (MB): Used    5  Alloctr    5  Proc    1 
[End of Initial Routing] Total (MB): Used  195  Alloctr  197  Proc 1736 
Initial. Routing result:
Initial. Both Dirs: Overflow =   343 Max = 4 GRCs =   342 (1.69%)
Initial. H routing: Overflow =    57 Max = 3 (GRCs =  1) GRCs =    88 (0.87%)
Initial. V routing: Overflow =   285 Max = 4 (GRCs =  1) GRCs =   254 (2.51%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT1      Overflow =    57 Max = 3 (GRCs =  1) GRCs =    88 (0.87%)
Initial. MINT2      Overflow =   285 Max = 4 (GRCs =  1) GRCs =   254 (2.51%)
Initial. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MINT1    29.6 5.19 4.30 9.36 6.54 17.3 11.7 6.79 6.08 1.77 1.15 0.03 0.02 0.00
MINT2    27.7 4.22 5.47 6.72 6.41 14.7 7.98 9.24 6.74 2.19 6.92 0.51 0.86 0.21
MINT3    47.4 14.7 14.2 11.4 7.10 4.41 0.54 0.17 0.01 0.00 0.00 0.00 0.00 0.00
MINT4    58.9 12.6 11.7 7.12 3.92 4.20 0.71 0.52 0.13 0.00 0.04 0.00 0.00 0.00
MINT5    88.3 8.64 2.83 0.15 0.04 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG1    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG2    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG3    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG4    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG5    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG2      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    80.4 3.58 3.04 2.74 1.89 3.21 1.65 1.32 1.02 0.31 0.64 0.04 0.07 0.02


Initial. Total Wire Length = 55696.45
Initial. Layer M1 wire length = 0.00
Initial. Layer MINT1 wire length = 14732.24
Initial. Layer MINT2 wire length = 19174.64
Initial. Layer MINT3 wire length = 10058.24
Initial. Layer MINT4 wire length = 8488.46
Initial. Layer MINT5 wire length = 3242.86
Initial. Layer MSMG1 wire length = 0.00
Initial. Layer MSMG2 wire length = 0.00
Initial. Layer MSMG3 wire length = 0.00
Initial. Layer MSMG4 wire length = 0.00
Initial. Layer MSMG5 wire length = 0.00
Initial. Layer MG1 wire length = 0.00
Initial. Layer MG2 wire length = 0.00
Initial. Total Number of Contacts = 60328
Initial. Via V1_0 count = 26982
Initial. Via VINT1_0 count = 24717
Initial. Via VINT2_0 count = 4863
Initial. Via VINT3_0 count = 2721
Initial. Via VINT4_0 count = 1045
Initial. Via VINT5_0 count = 0
Initial. Via VSMG1_0 count = 0
Initial. Via VSMG2_0 count = 0
Initial. Via VSMG3_0 count = 0
Initial. Via VSMG4_0 count = 0
Initial. Via VSMG5_0 count = 0
Initial. Via VG1_0 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:01 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    2 
[End of Phase1 Routing] Total (MB): Used  195  Alloctr  197  Proc 1738 
phase1. Routing result:
phase1. Both Dirs: Overflow =     8 Max = 2 GRCs =    13 (0.06%)
phase1. H routing: Overflow =     5 Max = 2 (GRCs =  1) GRCs =     8 (0.08%)
phase1. V routing: Overflow =     2 Max = 1 (GRCs =  5) GRCs =     5 (0.05%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT1      Overflow =     5 Max = 2 (GRCs =  1) GRCs =     8 (0.08%)
phase1. MINT2      Overflow =     2 Max = 1 (GRCs =  5) GRCs =     5 (0.05%)
phase1. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MINT1    29.7 5.41 4.37 9.51 6.52 17.4 11.6 6.62 6.30 1.95 0.44 0.00 0.00 0.00
MINT2    27.7 4.22 5.80 6.73 6.45 15.4 8.64 10.3 6.86 2.29 5.47 0.00 0.02 0.00
MINT3    45.7 15.2 14.5 11.5 6.97 5.19 0.64 0.11 0.02 0.01 0.00 0.00 0.00 0.00
MINT4    56.4 12.4 11.9 7.57 4.26 4.92 1.13 0.88 0.35 0.02 0.05 0.00 0.00 0.00
MINT5    86.2 10.1 3.09 0.45 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG1    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG2    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG3    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG4    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG5    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG2      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    80.0 3.72 3.11 2.81 1.90 3.37 1.73 1.40 1.06 0.33 0.47 0.00 0.00 0.00


phase1. Total Wire Length = 55956.32
phase1. Layer M1 wire length = 0.00
phase1. Layer MINT1 wire length = 14417.46
phase1. Layer MINT2 wire length = 18349.97
phase1. Layer MINT3 wire length = 10226.52
phase1. Layer MINT4 wire length = 9276.35
phase1. Layer MINT5 wire length = 3686.02
phase1. Layer MSMG1 wire length = 0.00
phase1. Layer MSMG2 wire length = 0.00
phase1. Layer MSMG3 wire length = 0.00
phase1. Layer MSMG4 wire length = 0.00
phase1. Layer MSMG5 wire length = 0.00
phase1. Layer MG1 wire length = 0.00
phase1. Layer MG2 wire length = 0.00
phase1. Total Number of Contacts = 61671
phase1. Via V1_0 count = 26969
phase1. Via VINT1_0 count = 24685
phase1. Via VINT2_0 count = 5404
phase1. Via VINT3_0 count = 3210
phase1. Via VINT4_0 count = 1403
phase1. Via VINT5_0 count = 0
phase1. Via VSMG1_0 count = 0
phase1. Via VSMG2_0 count = 0
phase1. Via VSMG3_0 count = 0
phase1. Via VSMG4_0 count = 0
phase1. Via VSMG5_0 count = 0
phase1. Via VG1_0 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  195  Alloctr  197  Proc 1738 
phase2. Routing result:
phase2. Both Dirs: Overflow =     3 Max = 1 GRCs =     6 (0.03%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     3 Max = 1 (GRCs =  6) GRCs =     6 (0.06%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT2      Overflow =     3 Max = 1 (GRCs =  6) GRCs =     6 (0.06%)
phase2. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MINT1    29.8 5.79 4.83 10.5 7.63 19.4 11.6 5.65 3.98 0.61 0.07 0.00 0.00 0.00
MINT2    27.6 4.16 5.70 6.69 6.42 15.1 8.65 10.1 6.94 2.43 6.06 0.00 0.03 0.00
MINT3    45.6 15.0 14.5 11.5 7.02 5.36 0.61 0.11 0.02 0.01 0.00 0.00 0.00 0.00
MINT4    56.3 12.4 11.9 7.63 4.42 4.90 1.12 0.84 0.39 0.02 0.06 0.00 0.00 0.00
MINT5    86.0 10.2 3.20 0.47 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG1    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG2    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG3    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG4    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG5    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG2      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    80.0 3.74 3.15 2.89 2.00 3.51 1.73 1.31 0.89 0.24 0.48 0.00 0.00 0.00


phase2. Total Wire Length = 55954.24
phase2. Layer M1 wire length = 0.00
phase2. Layer MINT1 wire length = 14423.28
phase2. Layer MINT2 wire length = 18350.22
phase2. Layer MINT3 wire length = 10227.07
phase2. Layer MINT4 wire length = 9272.45
phase2. Layer MINT5 wire length = 3681.22
phase2. Layer MSMG1 wire length = 0.00
phase2. Layer MSMG2 wire length = 0.00
phase2. Layer MSMG3 wire length = 0.00
phase2. Layer MSMG4 wire length = 0.00
phase2. Layer MSMG5 wire length = 0.00
phase2. Layer MG1 wire length = 0.00
phase2. Layer MG2 wire length = 0.00
phase2. Total Number of Contacts = 61664
phase2. Via V1_0 count = 26969
phase2. Via VINT1_0 count = 24687
phase2. Via VINT2_0 count = 5402
phase2. Via VINT3_0 count = 3208
phase2. Via VINT4_0 count = 1398
phase2. Via VINT5_0 count = 0
phase2. Via VSMG1_0 count = 0
phase2. Via VSMG2_0 count = 0
phase2. Via VSMG3_0 count = 0
phase2. Via VSMG4_0 count = 0
phase2. Via VSMG5_0 count = 0
phase2. Via VG1_0 count = 0
phase2. completed.

Start GR phase 3
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  195  Alloctr  197  Proc 1738 
phase3. Routing result:
phase3. Both Dirs: Overflow =     3 Max = 1 GRCs =     6 (0.03%)
phase3. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     3 Max = 1 (GRCs =  6) GRCs =     6 (0.06%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MINT1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MINT2      Overflow =     3 Max = 1 (GRCs =  6) GRCs =     6 (0.06%)
phase3. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MINT1    29.8 5.79 4.83 10.5 7.63 19.4 11.6 5.66 3.97 0.61 0.07 0.00 0.00 0.00
MINT2    27.6 4.16 5.70 6.69 6.42 15.1 8.65 10.1 6.94 2.43 6.06 0.00 0.03 0.00
MINT3    45.6 15.0 14.5 11.5 7.02 5.36 0.61 0.11 0.02 0.01 0.00 0.00 0.00 0.00
MINT4    56.3 12.4 11.9 7.63 4.42 4.90 1.12 0.84 0.39 0.02 0.06 0.00 0.00 0.00
MINT5    86.0 10.2 3.20 0.47 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG1    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG2    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG3    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG4    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG5    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG2      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    80.0 3.74 3.15 2.89 2.00 3.51 1.73 1.31 0.89 0.24 0.48 0.00 0.00 0.00


phase3. Total Wire Length = 55954.24
phase3. Layer M1 wire length = 0.00
phase3. Layer MINT1 wire length = 14423.28
phase3. Layer MINT2 wire length = 18350.22
phase3. Layer MINT3 wire length = 10227.07
phase3. Layer MINT4 wire length = 9272.45
phase3. Layer MINT5 wire length = 3681.22
phase3. Layer MSMG1 wire length = 0.00
phase3. Layer MSMG2 wire length = 0.00
phase3. Layer MSMG3 wire length = 0.00
phase3. Layer MSMG4 wire length = 0.00
phase3. Layer MSMG5 wire length = 0.00
phase3. Layer MG1 wire length = 0.00
phase3. Layer MG2 wire length = 0.00
phase3. Total Number of Contacts = 61664
phase3. Via V1_0 count = 26969
phase3. Via VINT1_0 count = 24687
phase3. Via VINT2_0 count = 5402
phase3. Via VINT3_0 count = 3208
phase3. Via VINT4_0 count = 1398
phase3. Via VINT5_0 count = 0
phase3. Via VSMG1_0 count = 0
phase3. Via VSMG2_0 count = 0
phase3. Via VSMG3_0 count = 0
phase3. Via VSMG4_0 count = 0
phase3. Via VSMG5_0 count = 0
phase3. Via VG1_0 count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:03 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Whole Chip Routing] Stage (MB): Used   44  Alloctr   45  Proc    3 
[End of Whole Chip Routing] Total (MB): Used  195  Alloctr  197  Proc 1738 

Congestion utilization per direction:
Average vertical track utilization   = 21.91 %
Peak    vertical track utilization   = 90.00 %
Average horizontal track utilization = 19.78 %
Peak    horizontal track utilization = 63.89 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -2  Alloctr   -1  Proc    0 
[GR: Done] Total (MB): Used  193  Alloctr  195  Proc 1738 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:03 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[GR: Done] Stage (MB): Used  188  Alloctr  190  Proc    3 
[GR: Done] Total (MB): Used  193  Alloctr  195  Proc 1738 
Updating the database ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:04 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:05
[End of Global Routing] Stage (MB): Used   31  Alloctr   31  Proc    3 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 1738 
RM-info: Running update_timing and route_track
Information: The stitching and editing of coupling caps is turned ON for design 'CORTEXM0DS:CORTEXM0DS/route_auto.design'. (TIM-125)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/route_auto.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/route_auto.design (time 0s)
Information: Design CORTEXM0DS has 9011 nets, 8740 global routed, 269 detail routed. (NEX-024)
NEX: gr/dr coup map average coverRate for layer#1: 0.321569
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'CORTEXM0DS'. (NEX-022)
Information: Delta delay estimation has been turned on. (TIM-214)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 9009, routed nets = 9009, across physical hierarchy nets = 0, parasitics cached nets = 9009, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Freeing timing information from routing. (ZRT-574)
Generating Timing information  
Design  Scenario mode_norm.slow.RCmax (Mode mode_norm.slow.RCmax Corner mode_norm.slow.RCmax)
Warning: Currnet dominant scnenario mode_norm.slow.RCmax for timing driven route  is different from dominant scenario for the previous timing driven route which is mode_norm.worst_low.RCmax. (ZRT-647)
Estimated unitRes/unitCap :
Layer M1 : Res  46.4286 ohm/um Cap  0.148637 ff/um
Layer MINT1 : Res  46.4286 ohm/um Cap  0.154683 ff/um
Layer MINT2 : Res  46.4286 ohm/um Cap  0.154827 ff/um
Layer MINT3 : Res  46.4286 ohm/um Cap  0.154839 ff/um
Layer MINT4 : Res  46.4286 ohm/um Cap  0.154828 ff/um
Layer MINT5 : Res  46.4286 ohm/um Cap  0.154674 ff/um
Layer MSMG1 : Res  8.03571 ohm/um Cap  0.196653 ff/um
Layer MSMG2 : Res  8.03571 ohm/um Cap  0.184306 ff/um
Layer MSMG3 : Res  8.03571 ohm/um Cap  0.18422 ff/um
Layer MSMG4 : Res  8.03571 ohm/um Cap  0.184207 ff/um
Layer MSMG5 : Res  8.03571 ohm/um Cap  0.184091 ff/um
Layer MG1 : Res  0.892857 ohm/um Cap  0.194736 ff/um
Layer MG2 : Res  0.892857 ohm/um Cap  0.177243 ff/um
Generating Timing information  ... Done
Information: The net parasitics of block CORTEXM0DS are cleared. (TIM-123)

Start track assignment

Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MINT5
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :	 false               
common.post_detail_route_redundant_via_insertion        :	 medium              

Printing options for 'route.track.*'
track.crosstalk_driven                                  :	 true                
track.timing_driven                                     :	 true                

Loading timing information to the router from design
Timing information loaded to the router.
Information: Using 8 threads for routing. (ZRT-444)
Information: RC layer preference is turned off for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[Track Assign: Read routes] Stage (MB): Used  154  Alloctr  155  Proc    0 
[Track Assign: Read routes] Total (MB): Used  155  Alloctr  156  Proc 1776 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/51      
Routed partition 2/51      
Routed partition 3/51      
Routed partition 4/51      
Routed partition 5/51      
Routed partition 6/51      
Routed partition 7/51      
Routed partition 8/51      
Routed partition 9/51      
Routed partition 10/51     
Routed partition 11/51     
Routed partition 12/51     
Routed partition 13/51     
Routed partition 14/51     
Routed partition 15/51     
Routed partition 16/51     
Routed partition 17/51     
Routed partition 18/51     
Routed partition 19/51     
Routed partition 20/51     
Routed partition 21/51     
Routed partition 22/51     
Routed partition 23/51     
Routed partition 24/51     
Routed partition 25/51     
Routed partition 26/51     
Routed partition 27/51     
Routed partition 28/51     
Routed partition 29/51     
Routed partition 30/51     
Routed partition 31/51     
Routed partition 32/51     
Routed partition 33/51     
Routed partition 34/51     
Routed partition 35/51     
Routed partition 36/51     
Routed partition 37/51     
Routed partition 38/51     
Routed partition 39/51     
Routed partition 40/51     
Routed partition 41/51     
Routed partition 42/51     
Routed partition 43/51     
Routed partition 44/51     
Routed partition 45/51     
Routed partition 46/51     
Routed partition 47/51     
Routed partition 48/51     
Routed partition 49/51     
Routed partition 50/51     
Routed partition 51/51     

Assign Vertical partitions, iteration 0
Routed partition 1/50      
Routed partition 2/50      
Routed partition 3/50      
Routed partition 4/50      
Routed partition 5/50      
Routed partition 6/50      
Routed partition 7/50      
Routed partition 8/50      
Routed partition 9/50      
Routed partition 10/50     
Routed partition 11/50     
Routed partition 12/50     
Routed partition 13/50     
Routed partition 14/50     
Routed partition 15/50     
Routed partition 16/50     
Routed partition 17/50     
Routed partition 18/50     
Routed partition 19/50     
Routed partition 20/50     
Routed partition 21/50     
Routed partition 22/50     
Routed partition 23/50     
Routed partition 24/50     
Routed partition 25/50     
Routed partition 26/50     
Routed partition 27/50     
Routed partition 28/50     
Routed partition 29/50     
Routed partition 30/50     
Routed partition 31/50     
Routed partition 32/50     
Routed partition 33/50     
Routed partition 34/50     
Routed partition 35/50     
Routed partition 36/50     
Routed partition 37/50     
Routed partition 38/50     
Routed partition 39/50     
Routed partition 40/50     
Routed partition 41/50     
Routed partition 42/50     
Routed partition 43/50     
Routed partition 44/50     
Routed partition 45/50     
Routed partition 46/50     
Routed partition 47/50     
Routed partition 48/50     
Routed partition 49/50     
Routed partition 50/50     

Number of wires with overlap after iteration 0 = 77024 of 104530


[Track Assign: Iteration 0] Elapsed real time: 0:00:01 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:06
[Track Assign: Iteration 0] Stage (MB): Used  155  Alloctr  158  Proc  247 
[Track Assign: Iteration 0] Total (MB): Used  156  Alloctr  159  Proc 2023 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/51      
Routed partition 2/51      
Routed partition 3/51      
Routed partition 4/51      
Routed partition 5/51      
Routed partition 6/51      
Routed partition 7/51      
Routed partition 8/51      
Routed partition 9/51      
Routed partition 10/51     
Routed partition 11/51     
Routed partition 12/51     
Routed partition 13/51     
Routed partition 14/51     
Routed partition 15/51     
Routed partition 16/51     
Routed partition 17/51     
Routed partition 18/51     
Routed partition 19/51     
Routed partition 20/51     
Routed partition 21/51     
Routed partition 22/51     
Routed partition 23/51     
Routed partition 24/51     
Routed partition 25/51     
Routed partition 26/51     
Routed partition 27/51     
Routed partition 28/51     
Routed partition 29/51     
Routed partition 30/51     
Routed partition 31/51     
Routed partition 32/51     
Routed partition 33/51     
Routed partition 34/51     
Routed partition 35/51     
Routed partition 36/51     
Routed partition 37/51     
Routed partition 38/51     
Routed partition 39/51     
Routed partition 40/51     
Routed partition 41/51     
Routed partition 42/51     
Routed partition 43/51     
Routed partition 44/51     
Routed partition 45/51     
Routed partition 46/51     
Routed partition 47/51     
Routed partition 48/51     
Routed partition 49/51     
Routed partition 50/51     
Routed partition 51/51     

Assign Vertical partitions, iteration 1
Routed partition 1/50      
Routed partition 2/50      
Routed partition 3/50      
Routed partition 4/50      
Routed partition 5/50      
Routed partition 6/50      
Routed partition 7/50      
Routed partition 8/50      
Routed partition 9/50      
Routed partition 10/50     
Routed partition 11/50     
Routed partition 12/50     
Routed partition 13/50     
Routed partition 14/50     
Routed partition 15/50     
Routed partition 16/50     
Routed partition 17/50     
Routed partition 18/50     
Routed partition 19/50     
Routed partition 20/50     
Routed partition 21/50     
Routed partition 22/50     
Routed partition 23/50     
Routed partition 24/50     
Routed partition 25/50     
Routed partition 26/50     
Routed partition 27/50     
Routed partition 28/50     
Routed partition 29/50     
Routed partition 30/50     
Routed partition 31/50     
Routed partition 32/50     
Routed partition 33/50     
Routed partition 34/50     
Routed partition 35/50     
Routed partition 36/50     
Routed partition 37/50     
Routed partition 38/50     
Routed partition 39/50     
Routed partition 40/50     
Routed partition 41/50     
Routed partition 42/50     
Routed partition 43/50     
Routed partition 44/50     
Routed partition 45/50     
Routed partition 46/50     
Routed partition 47/50     
Routed partition 48/50     
Routed partition 49/50     
Routed partition 50/50     

[Track Assign: Iteration 1] Elapsed real time: 0:00:01 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[Track Assign: Iteration 1] Stage (MB): Used  155  Alloctr  158  Proc  285 
[Track Assign: Iteration 1] Total (MB): Used  156  Alloctr  160  Proc 2061 

Number of wires with overlap after iteration 1 = 35935 of 59741


Wire length and via report:
---------------------------
Number of M1 wires: 2381 		  : 0
Number of MINT1 wires: 27926 		 V1_0: 29896
Number of MINT2 wires: 21018 		 VINT1_0: 30498
Number of MINT3 wires: 4754 		 VINT2_0: 7496
Number of MINT4 wires: 2591 		 VINT3_0: 3592
Number of MINT5 wires: 1071 		 VINT4_0: 1555
Number of MSMG1 wires: 0 		 VINT5_0: 0
Number of MSMG2 wires: 0 		 VSMG1_0: 0
Number of MSMG3 wires: 0 		 VSMG2_0: 0
Number of MSMG4 wires: 0 		 VSMG3_0: 0
Number of MSMG5 wires: 0 		 VSMG4_0: 0
Number of MG1 wires: 0 		 VSMG5_0: 0
Number of MG2 wires: 0 		 VG1_0: 0
Total number of wires: 59741 		 vias: 73037

Total M1 wire length: 231.4
Total MINT1 wire length: 16205.1
Total MINT2 wire length: 17188.8
Total MINT3 wire length: 10880.1
Total MINT4 wire length: 9299.9
Total MINT5 wire length: 3688.8
Total MSMG1 wire length: 0.0
Total MSMG2 wire length: 0.0
Total MSMG3 wire length: 0.0
Total MSMG4 wire length: 0.0
Total MSMG5 wire length: 0.0
Total MG1 wire length: 0.0
Total MG2 wire length: 0.0
Total wire length: 57494.2

Longest M1 wire length: 0.7
Longest MINT1 wire length: 20.7
Longest MINT2 wire length: 18.2
Longest MINT3 wire length: 45.7
Longest MINT4 wire length: 38.2
Longest MINT5 wire length: 33.9
Longest MSMG1 wire length: 0.0
Longest MSMG2 wire length: 0.0
Longest MSMG3 wire length: 0.0
Longest MSMG4 wire length: 0.0
Longest MSMG5 wire length: 0.0
Longest MG1 wire length: 0.0
Longest MG2 wire length: 0.0

Updating the database ...

[Track Assign: Done] Elapsed real time: 0:00:02 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:11
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc  285 
[Track Assign: Done] Total (MB): Used    0  Alloctr    0  Proc 2061 
RM-info: Running update_timing and route_detail
Information: The stitching and editing of coupling caps is turned ON for design 'CORTEXM0DS:CORTEXM0DS/route_auto.design'. (TIM-125)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/route_auto.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/route_auto.design (time 0s)
Information: Design CORTEXM0DS has 9011 nets, 0 global routed, 9009 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'CORTEXM0DS'. (NEX-022)
---extraction options---
Corner: mode_norm.slow.RCmax
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.slow.RCmax_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.worst_low.RCmax
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.worst_low.RCmax_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.fast.RCmin
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.fast.RCmin_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Global options:
 late_ccap_threshold       : 31fF
 late_ccap_ratio           : 0.03
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 8
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : true
Extracting design: CORTEXM0DS 
Information: coupling capacitance is created explicitly. (NEX-029)
Information: 9009 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 9009, routed nets = 9009, across physical hierarchy nets = 0, parasitics cached nets = 9009, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Freeing timing information from routing. (ZRT-574)
Generating Timing information  
Design  Scenario mode_norm.slow.RCmax (Mode mode_norm.slow.RCmax Corner mode_norm.slow.RCmax)
Estimated unitRes/unitCap :
Layer M1 : Res  46.4286 ohm/um Cap  0.148637 ff/um
Layer MINT1 : Res  46.4286 ohm/um Cap  0.154683 ff/um
Layer MINT2 : Res  46.4286 ohm/um Cap  0.154827 ff/um
Layer MINT3 : Res  46.4286 ohm/um Cap  0.154839 ff/um
Layer MINT4 : Res  46.4286 ohm/um Cap  0.154828 ff/um
Layer MINT5 : Res  46.4286 ohm/um Cap  0.154674 ff/um
Layer MSMG1 : Res  8.03571 ohm/um Cap  0.196653 ff/um
Layer MSMG2 : Res  8.03571 ohm/um Cap  0.184306 ff/um
Layer MSMG3 : Res  8.03571 ohm/um Cap  0.18422 ff/um
Layer MSMG4 : Res  8.03571 ohm/um Cap  0.184207 ff/um
Layer MSMG5 : Res  8.03571 ohm/um Cap  0.184091 ff/um
Layer MG1 : Res  0.892857 ohm/um Cap  0.194736 ff/um
Layer MG2 : Res  0.892857 ohm/um Cap  0.177243 ff/um
Generating Timing information  ... Done
Information: The net parasitics of block CORTEXM0DS are cleared. (TIM-123)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MINT5
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Loading timing information to the router from design
Timing information loaded to the router.
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :	 false               
common.post_detail_route_redundant_via_insertion        :	 medium              

Printing options for 'route.detail.*'
detail.antenna                                          :	 true                
detail.eco_max_number_of_iterations                     :	 10                  
detail.force_end_on_preferred_grid                      :	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned off for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[Dr init] Stage (MB): Used  162  Alloctr  163  Proc    0 
[Dr init] Total (MB): Used  163  Alloctr  165  Proc 2181 
Total number of nets = 9011, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 8 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed	1/100 Partitions, Violations =	0
Routed	8/100 Partitions, Violations =	1
Routed	9/100 Partitions, Violations =	0
Routed	10/100 Partitions, Violations =	8
Routed	12/100 Partitions, Violations =	9
Routed	13/100 Partitions, Violations =	14
Routed	14/100 Partitions, Violations =	18
Routed	15/100 Partitions, Violations =	15
Routed	16/100 Partitions, Violations =	17
Routed	17/100 Partitions, Violations =	13
Routed	18/100 Partitions, Violations =	12
Routed	19/100 Partitions, Violations =	17
Routed	20/100 Partitions, Violations =	9
Routed	21/100 Partitions, Violations =	9
Routed	22/100 Partitions, Violations =	9
Routed	23/100 Partitions, Violations =	29
Routed	24/100 Partitions, Violations =	42
Routed	25/100 Partitions, Violations =	41
Routed	26/100 Partitions, Violations =	30
Routed	27/100 Partitions, Violations =	30
Routed	28/100 Partitions, Violations =	41
Routed	29/100 Partitions, Violations =	41
Routed	30/100 Partitions, Violations =	45
Routed	31/100 Partitions, Violations =	45
Routed	32/100 Partitions, Violations =	34
Routed	33/100 Partitions, Violations =	41
Routed	34/100 Partitions, Violations =	39
Routed	35/100 Partitions, Violations =	40
Routed	36/100 Partitions, Violations =	55
Routed	37/100 Partitions, Violations =	65
Routed	38/100 Partitions, Violations =	59
Routed	39/100 Partitions, Violations =	62
Routed	40/100 Partitions, Violations =	61
Routed	41/100 Partitions, Violations =	61
Routed	42/100 Partitions, Violations =	55
Routed	43/100 Partitions, Violations =	65
Routed	44/100 Partitions, Violations =	64
Routed	45/100 Partitions, Violations =	83
Routed	46/100 Partitions, Violations =	85
Routed	47/100 Partitions, Violations =	93
Routed	48/100 Partitions, Violations =	93
Routed	49/100 Partitions, Violations =	80
Routed	50/100 Partitions, Violations =	86
Routed	51/100 Partitions, Violations =	83
Routed	52/100 Partitions, Violations =	83
Routed	53/100 Partitions, Violations =	88
Routed	54/100 Partitions, Violations =	99
Routed	55/100 Partitions, Violations =	102
Routed	56/100 Partitions, Violations =	103
Routed	57/100 Partitions, Violations =	99
Routed	58/100 Partitions, Violations =	99
Routed	59/100 Partitions, Violations =	94
Routed	60/100 Partitions, Violations =	86
Routed	61/100 Partitions, Violations =	87
Routed	62/100 Partitions, Violations =	79
Routed	63/100 Partitions, Violations =	84
Routed	64/100 Partitions, Violations =	64
Routed	65/100 Partitions, Violations =	66
Routed	66/100 Partitions, Violations =	76
Routed	67/100 Partitions, Violations =	81
Routed	68/100 Partitions, Violations =	90
Routed	69/100 Partitions, Violations =	87
Routed	70/100 Partitions, Violations =	67
Routed	71/100 Partitions, Violations =	62
Routed	72/100 Partitions, Violations =	77
Routed	73/100 Partitions, Violations =	72
Routed	74/100 Partitions, Violations =	73
Routed	75/100 Partitions, Violations =	91
Routed	76/100 Partitions, Violations =	78
Routed	77/100 Partitions, Violations =	78
Routed	78/100 Partitions, Violations =	78
Routed	79/100 Partitions, Violations =	93
Routed	80/100 Partitions, Violations =	94
Routed	81/100 Partitions, Violations =	94
Routed	82/100 Partitions, Violations =	92
Routed	83/100 Partitions, Violations =	102
Routed	84/100 Partitions, Violations =	99
Routed	85/100 Partitions, Violations =	105
Routed	86/100 Partitions, Violations =	113
Routed	87/100 Partitions, Violations =	84
Routed	88/100 Partitions, Violations =	85
Routed	89/100 Partitions, Violations =	74
Routed	90/100 Partitions, Violations =	65
Routed	91/100 Partitions, Violations =	54
Routed	92/100 Partitions, Violations =	60
Routed	93/100 Partitions, Violations =	38
Routed	94/100 Partitions, Violations =	29
Routed	95/100 Partitions, Violations =	29
Routed	96/100 Partitions, Violations =	18
Routed	97/100 Partitions, Violations =	30
Routed	98/100 Partitions, Violations =	28
Routed	99/100 Partitions, Violations =	17
Routed	100/100 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[Iter 0] Elapsed real time: 0:00:03 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:13
[Iter 0] Stage (MB): Used  180  Alloctr  181  Proc  172 
[Iter 0] Total (MB): Used  181  Alloctr  183  Proc 2353 

End DR iteration 0 with 100 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:03 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:13
[DR] Stage (MB): Used  153  Alloctr  154  Proc  172 
[DR] Total (MB): Used  154  Alloctr  156  Proc 2353 

DR finished with 0 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    62270 micron
Total Number of Contacts =             75058
Total Number of Wires =                59507
Total Number of PtConns =              1
Total Number of Routed Wires =       59507
Total Routed Wire Length =           62270 micron
Total Number of Routed Contacts =       75058
	Layer           M1 :        253 micron
	Layer        MINT1 :      16267 micron
	Layer        MINT2 :      19362 micron
	Layer        MINT3 :      13466 micron
	Layer        MINT4 :       9257 micron
	Layer        MINT5 :       3665 micron
	Layer        MSMG1 :          0 micron
	Layer        MSMG2 :          0 micron
	Layer        MSMG3 :          0 micron
	Layer        MSMG4 :          0 micron
	Layer        MSMG5 :          0 micron
	Layer          MG1 :          0 micron
	Layer          MG2 :          0 micron
	Via        VINT4_0 :       1474
	Via        VINT3_0 :       3449
	Via        VINT2_0 :       8637
	Via        VINT1_0 :      30925
	Via   VINT1_0(rot) :          1
	Via           V1_0 :      30475
	Via      V1_0(rot) :         97

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 75058 vias)
 
    Layer V1         =  0.00% (0      / 30572   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (30572   vias)
    Layer VINT1      =  0.00% (0      / 30926   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (30926   vias)
    Layer VINT2      =  0.00% (0      / 8637    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8637    vias)
    Layer VINT3      =  0.00% (0      / 3449    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3449    vias)
    Layer VINT4      =  0.00% (0      / 1474    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1474    vias)
 
  Total double via conversion rate    =  0.00% (0 / 75058 vias)
 
    Layer V1         =  0.00% (0      / 30572   vias)
    Layer VINT1      =  0.00% (0      / 30926   vias)
    Layer VINT2      =  0.00% (0      / 8637    vias)
    Layer VINT3      =  0.00% (0      / 3449    vias)
    Layer VINT4      =  0.00% (0      / 1474    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 75058 vias)
 
    Layer V1         =  0.00% (0      / 30572   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (30572   vias)
    Layer VINT1      =  0.00% (0      / 30926   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (30926   vias)
    Layer VINT2      =  0.00% (0      / 8637    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8637    vias)
    Layer VINT3      =  0.00% (0      / 3449    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3449    vias)
    Layer VINT4      =  0.00% (0      / 1474    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1474    vias)
 

Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :	 false               
common.post_detail_route_redundant_via_insertion        :	 medium              

Printing options for 'route.detail.*'
detail.antenna                                          :	 true                
detail.eco_max_number_of_iterations                     :	 10                  
detail.force_end_on_preferred_grid                      :	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned off for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    9  Alloctr    9  Proc    0 
[Dr init] Total (MB): Used  164  Alloctr  166  Proc 2353 

Redundant via optimization will attempt to replace the following vias: 

        V1_0    ->   V1_0_1x2      V1_0_2x1      V1_0_1x2(r)   V1_0_2x1(r)

        V1_0(r) ->   V1_0_1x2      V1_0_2x1      V1_0_1x2(r)   V1_0_2x1(r)

     VINT1_0    -> VINT1_0_2x1    VINT1_0_1x2    VINT1_0_2x1(r) VINT1_0_1x2(r)

     VINT1_0(r) -> VINT1_0_2x1    VINT1_0_1x2    VINT1_0_2x1(r) VINT1_0_1x2(r)

     VINT2_0    -> VINT2_0_1x2    VINT2_0_2x1    VINT2_0_1x2(r) VINT2_0_2x1(r)

     VINT2_0(r) -> VINT2_0_1x2    VINT2_0_2x1    VINT2_0_1x2(r) VINT2_0_2x1(r)

     VINT3_0    -> VINT3_0_2x1    VINT3_0_1x2    VINT3_0_2x1(r) VINT3_0_1x2(r)

     VINT3_0(r) -> VINT3_0_2x1    VINT3_0_1x2    VINT3_0_2x1(r) VINT3_0_1x2(r)

     VINT4_0    -> VINT4_0_1x2    VINT4_0_2x1    VINT4_0_1x2(r) VINT4_0_2x1(r)

     VINT4_0(r) -> VINT4_0_1x2    VINT4_0_2x1    VINT4_0_1x2(r) VINT4_0_2x1(r)

     VINT5_0    -> VINT5_0_2x1    VINT5_0_1x2    VINT5_0_2x1(r) VINT5_0_1x2(r)

     VINT5_0(r) -> VINT5_0_2x1    VINT5_0_1x2    VINT5_0_2x1(r) VINT5_0_1x2(r)

     VSMG1_0    -> VSMG1_0_1x2    VSMG1_0_1x2(r) VSMG1_0_2x1    VSMG1_0_2x1(r)

     VSMG1_0(r) -> VSMG1_0_1x2    VSMG1_0_1x2(r) VSMG1_0_2x1    VSMG1_0_2x1(r)

     VSMG2_0    -> VSMG2_0_2x1    VSMG2_0_2x1(r) VSMG2_0_1x2    VSMG2_0_1x2(r)

     VSMG2_0(r) -> VSMG2_0_2x1    VSMG2_0_2x1(r) VSMG2_0_1x2    VSMG2_0_1x2(r)

     VSMG3_0    -> VSMG3_0_1x2    VSMG3_0_1x2(r) VSMG3_0_2x1    VSMG3_0_2x1(r)

     VSMG3_0(r) -> VSMG3_0_1x2    VSMG3_0_1x2(r) VSMG3_0_2x1    VSMG3_0_2x1(r)

     VSMG4_0    -> VSMG4_0_2x1    VSMG4_0_2x1(r) VSMG4_0_1x2    VSMG4_0_1x2(r)

     VSMG4_0(r) -> VSMG4_0_2x1    VSMG4_0_2x1(r) VSMG4_0_1x2    VSMG4_0_1x2(r)

     VSMG5_0    -> VSMG5_0_1x2    VSMG5_0_1x2(r) VSMG5_0_2x1    VSMG5_0_2x1(r)

     VSMG5_0(r) -> VSMG5_0_1x2    VSMG5_0_1x2(r) VSMG5_0_2x1    VSMG5_0_2x1(r)

       VG1_0    ->  VG1_0_2x1     VG1_0_2x1(r)  VG1_0_1x2     VG1_0_1x2(r)

       VG1_0(r) ->  VG1_0_2x1     VG1_0_2x1(r)  VG1_0_1x2     VG1_0_1x2(r)



	There were 0 out of 30982 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used   10  Alloctr   10  Proc    0 
[Technology Processing] Total (MB): Used  164  Alloctr  166  Proc 2353 

Begin Redundant via insertion ...

Routed	1/9 Partitions, Violations =	0
Routed	2/9 Partitions, Violations =	0
Routed	3/9 Partitions, Violations =	0
Routed	4/9 Partitions, Violations =	0
Routed	5/9 Partitions, Violations =	0
Routed	6/9 Partitions, Violations =	0
Routed	7/9 Partitions, Violations =	0
Routed	8/9 Partitions, Violations =	0
Routed	9/9 Partitions, Violations =	3

RedundantVia finished with 3 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	3
	Same net spacing : 3


Total Wire Length =                    61730 micron
Total Number of Contacts =             74981
Total Number of Wires =                55170
Total Number of PtConns =              13
Total Number of Routed Wires =       55170
Total Routed Wire Length =           61729 micron
Total Number of Routed Contacts =       74981
	Layer               M1 :        217 micron
	Layer            MINT1 :      15932 micron
	Layer            MINT2 :      19230 micron
	Layer            MINT3 :      13440 micron
	Layer            MINT4 :       9248 micron
	Layer            MINT5 :       3663 micron
	Layer            MSMG1 :          0 micron
	Layer            MSMG2 :          0 micron
	Layer            MSMG3 :          0 micron
	Layer            MSMG4 :          0 micron
	Layer            MSMG5 :          0 micron
	Layer              MG1 :          0 micron
	Layer              MG2 :          0 micron
	Via            VINT4_0 :          3
	Via        VINT4_0_1x2 :       1350
	Via   VINT4_0(rot)_2x1 :          9
	Via   VINT4_0(rot)_1x2 :         21
	Via        VINT4_0_2x1 :         91
	Via            VINT3_0 :         33
	Via        VINT3_0_1x2 :        501
	Via   VINT3_0(rot)_2x1 :          4
	Via   VINT3_0(rot)_1x2 :          3
	Via        VINT3_0_2x1 :       2906
	Via            VINT2_0 :        234
	Via        VINT2_0_1x2 :       6919
	Via   VINT2_0(rot)_2x1 :         10
	Via   VINT2_0(rot)_1x2 :         10
	Via        VINT2_0_2x1 :       1455
	Via            VINT1_0 :       2421
	Via        VINT1_0_1x2 :       8741
	Via   VINT1_0(rot)_2x1 :         88
	Via   VINT1_0(rot)_1x2 :        164
	Via        VINT1_0_2x1 :      19461
	Via               V1_0 :       5494
	Via           V1_0_1x2 :      15992
	Via      V1_0(rot)_2x1 :        192
	Via      V1_0(rot)_1x2 :        119
	Via           V1_0_2x1 :       8760

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 89.08% (66796 / 74981 vias)
 
    Layer V1         = 82.02% (25063  / 30557   vias)
        Weight 1     = 82.02% (25063   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 17.98% (5494    vias)
    Layer VINT1      = 92.16% (28454  / 30875   vias)
        Weight 1     = 92.16% (28454   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.84% (2421    vias)
    Layer VINT2      = 97.29% (8394   / 8628    vias)
        Weight 1     = 97.29% (8394    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.71% (234     vias)
    Layer VINT3      = 99.04% (3414   / 3447    vias)
        Weight 1     = 99.04% (3414    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.96% (33      vias)
    Layer VINT4      = 99.80% (1471   / 1474    vias)
        Weight 1     = 99.80% (1471    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.20% (3       vias)
 
  Total double via conversion rate    = 89.08% (66796 / 74981 vias)
 
    Layer V1         = 82.02% (25063  / 30557   vias)
    Layer VINT1      = 92.16% (28454  / 30875   vias)
    Layer VINT2      = 97.29% (8394   / 8628    vias)
    Layer VINT3      = 99.04% (3414   / 3447    vias)
    Layer VINT4      = 99.80% (1471   / 1474    vias)
 
  The optimized via conversion rate based on total routed via count = 89.08% (66796 / 74981 vias)
 
    Layer V1         = 82.02% (25063  / 30557   vias)
        Weight 1     = 82.02% (25063   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 17.98% (5494    vias)
    Layer VINT1      = 92.16% (28454  / 30875   vias)
        Weight 1     = 92.16% (28454   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.84% (2421    vias)
    Layer VINT2      = 97.29% (8394   / 8628    vias)
        Weight 1     = 97.29% (8394    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.71% (234     vias)
    Layer VINT3      = 99.04% (3414   / 3447    vias)
        Weight 1     = 99.04% (3414    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.96% (33      vias)
    Layer VINT4      = 99.80% (1471   / 1474    vias)
        Weight 1     = 99.80% (1471    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.20% (3       vias)
 

[RedundantVia] Elapsed real time: 0:00:08 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:15
[RedundantVia] Stage (MB): Used   30  Alloctr   33  Proc    0 
[RedundantVia] Total (MB): Used  185  Alloctr  190  Proc 2353 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:12 
[Dr init] Elapsed cpu  time: sys=0:00:01 usr=0:00:27 total=0:00:28
[Dr init] Stage (MB): Used  184  Alloctr  188  Proc  172 
[Dr init] Total (MB): Used  185  Alloctr  190  Proc 2353 
Total number of nets = 9011, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 8 threads for routing. (ZRT-444)
Start DR iteration 1: non-uniform partition
Routed	1/2 Partitions, Violations =	0
Routed	2/2 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[Iter 1] Elapsed real time: 0:00:12 
[Iter 1] Elapsed cpu  time: sys=0:00:01 usr=0:00:27 total=0:00:29
[Iter 1] Stage (MB): Used  201  Alloctr  206  Proc  172 
[Iter 1] Total (MB): Used  202  Alloctr  207  Proc 2353 

End DR iteration 1 with 2 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:12 
[DR] Elapsed cpu  time: sys=0:00:01 usr=0:00:27 total=0:00:29
[DR] Stage (MB): Used  174  Alloctr  179  Proc  172 
[DR] Total (MB): Used  175  Alloctr  180  Proc 2353 
[DR: Done] Elapsed real time: 0:00:12 
[DR: Done] Elapsed cpu  time: sys=0:00:01 usr=0:00:27 total=0:00:29
[DR: Done] Stage (MB): Used  157  Alloctr  161  Proc  172 
[DR: Done] Total (MB): Used  158  Alloctr  163  Proc 2353 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    61729 micron
Total Number of Contacts =             74980
Total Number of Wires =                55170
Total Number of PtConns =              13
Total Number of Routed Wires =       55170
Total Routed Wire Length =           61728 micron
Total Number of Routed Contacts =       74980
	Layer               M1 :        217 micron
	Layer            MINT1 :      15932 micron
	Layer            MINT2 :      19230 micron
	Layer            MINT3 :      13440 micron
	Layer            MINT4 :       9248 micron
	Layer            MINT5 :       3663 micron
	Layer            MSMG1 :          0 micron
	Layer            MSMG2 :          0 micron
	Layer            MSMG3 :          0 micron
	Layer            MSMG4 :          0 micron
	Layer            MSMG5 :          0 micron
	Layer              MG1 :          0 micron
	Layer              MG2 :          0 micron
	Via            VINT4_0 :          3
	Via        VINT4_0_1x2 :       1350
	Via   VINT4_0(rot)_2x1 :          9
	Via   VINT4_0(rot)_1x2 :         21
	Via        VINT4_0_2x1 :         91
	Via            VINT3_0 :         33
	Via        VINT3_0_1x2 :        501
	Via   VINT3_0(rot)_2x1 :          4
	Via   VINT3_0(rot)_1x2 :          3
	Via        VINT3_0_2x1 :       2906
	Via            VINT2_0 :        234
	Via        VINT2_0_1x2 :       6919
	Via   VINT2_0(rot)_2x1 :         10
	Via   VINT2_0(rot)_1x2 :         10
	Via        VINT2_0_2x1 :       1455
	Via            VINT1_0 :       2422
	Via        VINT1_0_1x2 :       8741
	Via   VINT1_0(rot)_2x1 :         88
	Via   VINT1_0(rot)_1x2 :        164
	Via        VINT1_0_2x1 :      19459
	Via               V1_0 :       5495
	Via           V1_0_1x2 :      15991
	Via      V1_0(rot)_2x1 :        192
	Via      V1_0(rot)_1x2 :        119
	Via           V1_0_2x1 :       8760

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 89.08% (66793 / 74980 vias)
 
    Layer V1         = 82.02% (25062  / 30557   vias)
        Weight 1     = 82.02% (25062   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 17.98% (5495    vias)
    Layer VINT1      = 92.16% (28452  / 30874   vias)
        Weight 1     = 92.16% (28452   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.84% (2422    vias)
    Layer VINT2      = 97.29% (8394   / 8628    vias)
        Weight 1     = 97.29% (8394    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.71% (234     vias)
    Layer VINT3      = 99.04% (3414   / 3447    vias)
        Weight 1     = 99.04% (3414    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.96% (33      vias)
    Layer VINT4      = 99.80% (1471   / 1474    vias)
        Weight 1     = 99.80% (1471    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.20% (3       vias)
 
  Total double via conversion rate    = 89.08% (66793 / 74980 vias)
 
    Layer V1         = 82.02% (25062  / 30557   vias)
    Layer VINT1      = 92.16% (28452  / 30874   vias)
    Layer VINT2      = 97.29% (8394   / 8628    vias)
    Layer VINT3      = 99.04% (3414   / 3447    vias)
    Layer VINT4      = 99.80% (1471   / 1474    vias)
 
  The optimized via conversion rate based on total routed via count = 89.08% (66793 / 74980 vias)
 
    Layer V1         = 82.02% (25062  / 30557   vias)
        Weight 1     = 82.02% (25062   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 17.98% (5495    vias)
    Layer VINT1      = 92.16% (28452  / 30874   vias)
        Weight 1     = 92.16% (28452   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.84% (2422    vias)
    Layer VINT2      = 97.29% (8394   / 8628    vias)
        Weight 1     = 97.29% (8394    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.71% (234     vias)
    Layer VINT3      = 99.04% (3414   / 3447    vias)
        Weight 1     = 99.04% (3414    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.96% (33      vias)
    Layer VINT4      = 99.80% (1471   / 1474    vias)
        Weight 1     = 99.80% (1471    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.20% (3       vias)
 

Total number of nets = 9011
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
##########################################################################################
## Wire spreading and widening 
##########################################################################################
## Commands below are more for designs with established nodes
## It's recommended to clean up routing DRCs first as these commands may degrade routing DRC if your design is congested
#	spread_wires
#	widen_wires
##########################################################################################
## Redundant via insertion
##########################################################################################
## For designs with advanced nodes where DRC convergence could be a concern, 
## redundant via insertion is recommended to be done after route_auto/route_opt
## Please refer to settings.route_auto.tcl for relevant settings
if {$REDUNDANT_VIA_INSERTION} {
	add_redundant_vias
}
## Create shields after signal routing; recommended if DRC convergence is a concern
if {$ROUTE_AUTO_CREATE_SHIELDS == "after_route_auto"} {
	create_shields ;# without specifying -nets option, all nets with shielding rules will be shielded 
	set_extraction_options -virtual_shield_extraction false
}
##########################################################################################
## Post-route_auto customizations
##########################################################################################
if {[file exists [which $TCL_USER_ROUTE_AUTO_POST_SCRIPT]]} {
	puts "RM-info: Sourcing [which $TCL_USER_ROUTE_AUTO_POST_SCRIPT]"
	source -echo $TCL_USER_ROUTE_AUTO_POST_SCRIPT
} elseif {$TCL_USER_ROUTE_AUTO_POST_SCRIPT != ""} {
	puts "RM-error: TCL_USER_ROUTE_AUTO_POST_SCRIPT($TCL_USER_ROUTE_AUTO_POST_SCRIPT) is invalid. Please correct it."
}
## Example to resolve short violated nets
## Note that remove and reroute nets could potentially degrade timing QoR.
#	set data [open_drc_error_data -name zroute.err]
#	open_drc_error_data -name zroute.err
#	if { [sizeof_collection [get_drc_errors -quiet -error_data zroute.err -filter "type_name==Short"] ] > 0} {
#		set remove_net ""
#		foreach_in_collection net [get_attribute [get_drc_errors -error_data zroute.err -filter "type_name==Short"] objects] {
#			set net_type [get_attribute $net net_type]
#			if {$net_type=="signal"} {append_to_collection remove_net $net}
#		}
#		remove_routes -detail_route -nets $remove_net
#		route_eco
#	}
## If there are remaining routing DRCs, you can use the following :
#	route_detail -incremental true -initial_drc_from_input true
##########################################################################################
## connect_pg_net
##########################################################################################
if {$TCL_USER_CONNECT_PG_NET_SCRIPT != ""} {
	if {[file exists [which $TCL_USER_CONNECT_PG_NET_SCRIPT]]} {
		puts "RM-info: Sourcing [which $TCL_USER_CONNECT_PG_NET_SCRIPT]"
  		source $TCL_USER_CONNECT_PG_NET_SCRIPT
	} else {
		puts "RM-error: TCL_USER_CONNECT_PG_NET_SCRIPT($TCL_USER_CONNECT_PG_NET_SCRIPT) is invalid. Please correct it."
	}
} else {
	connect_pg_net
}
****************************************
Report : Power/Ground Connection Summary
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:32:14 2019
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 8943/8943
Unconnected nwell pins        8943
Ground net VSS                8943/8943
Unconnected pwell pins        8943
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
## Run check_routes to save updated routing DRC to the block
redirect -tee -file ${REPORTS_DIR}/${REPORT_PREFIX}.check_routes {check_routes}
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MINT5
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 


Start checking for open nets ... 

Total number of nets = 9011, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 9011 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used  154  Alloctr  155  Proc 2353 
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :	 false               
common.post_detail_route_redundant_via_insertion        :	 medium              

Printing options for 'route.detail.*'
detail.antenna                                          :	 true                
detail.eco_max_number_of_iterations                     :	 10                  
detail.force_end_on_preferred_grid                      :	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 8 threads for routing. (ZRT-444)
Checked	1/9 Partitions, Violations =	0
Checked	2/9 Partitions, Violations =	0
Checked	3/9 Partitions, Violations =	0
Checked	4/9 Partitions, Violations =	0
Checked	5/9 Partitions, Violations =	0
Checked	6/9 Partitions, Violations =	0
Checked	7/9 Partitions, Violations =	0
Checked	8/9 Partitions, Violations =	0
Checked	9/9 Partitions, Violations =	0
[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  182  Alloctr  184  Proc 2353 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    61730 micron
Total Number of Contacts =             74980
Total Number of Wires =                55166
Total Number of PtConns =              1
Total Number of Routed Wires =       55166
Total Routed Wire Length =           61730 micron
Total Number of Routed Contacts =       74980
	Layer               M1 :        217 micron
	Layer            MINT1 :      15933 micron
	Layer            MINT2 :      19230 micron
	Layer            MINT3 :      13440 micron
	Layer            MINT4 :       9248 micron
	Layer            MINT5 :       3663 micron
	Layer            MSMG1 :          0 micron
	Layer            MSMG2 :          0 micron
	Layer            MSMG3 :          0 micron
	Layer            MSMG4 :          0 micron
	Layer            MSMG5 :          0 micron
	Layer              MG1 :          0 micron
	Layer              MG2 :          0 micron
	Via            VINT4_0 :          3
	Via        VINT4_0_1x2 :       1350
	Via   VINT4_0(rot)_2x1 :          9
	Via   VINT4_0(rot)_1x2 :         21
	Via        VINT4_0_2x1 :         91
	Via            VINT3_0 :         33
	Via        VINT3_0_2x1 :       2906
	Via   VINT3_0(rot)_1x2 :          3
	Via   VINT3_0(rot)_2x1 :          4
	Via        VINT3_0_1x2 :        501
	Via            VINT2_0 :        234
	Via        VINT2_0_1x2 :       6919
	Via        VINT2_0_2x1 :       1455
	Via   VINT2_0(rot)_2x1 :         10
	Via   VINT2_0(rot)_1x2 :         10
	Via            VINT1_0 :       2422
	Via        VINT1_0_1x2 :       8741
	Via   VINT1_0(rot)_2x1 :         88
	Via   VINT1_0(rot)_1x2 :        164
	Via        VINT1_0_2x1 :      19459
	Via               V1_0 :       5495
	Via           V1_0_1x2 :      15991
	Via      V1_0(rot)_2x1 :        192
	Via      V1_0(rot)_1x2 :        119
	Via           V1_0_2x1 :       8760

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 89.08% (66793 / 74980 vias)
 
    Layer V1         = 82.02% (25062  / 30557   vias)
        Weight 1     = 82.02% (25062   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 17.98% (5495    vias)
    Layer VINT1      = 92.16% (28452  / 30874   vias)
        Weight 1     = 92.16% (28452   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.84% (2422    vias)
    Layer VINT2      = 97.29% (8394   / 8628    vias)
        Weight 1     = 97.29% (8394    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.71% (234     vias)
    Layer VINT3      = 99.04% (3414   / 3447    vias)
        Weight 1     = 99.04% (3414    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.96% (33      vias)
    Layer VINT4      = 99.80% (1471   / 1474    vias)
        Weight 1     = 99.80% (1471    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.20% (3       vias)
 
  Total double via conversion rate    = 89.08% (66793 / 74980 vias)
 
    Layer V1         = 82.02% (25062  / 30557   vias)
    Layer VINT1      = 92.16% (28452  / 30874   vias)
    Layer VINT2      = 97.29% (8394   / 8628    vias)
    Layer VINT3      = 99.04% (3414   / 3447    vias)
    Layer VINT4      = 99.80% (1471   / 1474    vias)
 
  The optimized via conversion rate based on total routed via count = 89.08% (66793 / 74980 vias)
 
    Layer V1         = 82.02% (25062  / 30557   vias)
        Weight 1     = 82.02% (25062   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 17.98% (5495    vias)
    Layer VINT1      = 92.16% (28452  / 30874   vias)
        Weight 1     = 92.16% (28452   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.84% (2422    vias)
    Layer VINT2      = 97.29% (8394   / 8628    vias)
        Weight 1     = 97.29% (8394    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.71% (234     vias)
    Layer VINT3      = 99.04% (3414   / 3447    vias)
        Weight 1     = 99.04% (3414    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.96% (33      vias)
    Layer VINT4      = 99.80% (1471   / 1474    vias)
        Weight 1     = 99.80% (1471    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.20% (3       vias)
 


Verify Summary:

Total number of nets = 9011, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


## Save block
save_block
Information: Saving block 'CORTEXM0DS:CORTEXM0DS/route_auto.design'
1
##########################################################################################
## Create abstract and frame
##########################################################################################
## Enabled for hierarchical designs; for bottom and intermediate levels of physical hierarchy
if {$DESIGN_STYLE == "hier"} {
	if {$USE_ABSTRACTS_FOR_POWER_ANALYSIS == "true"} {
		set_app_options -name abstract.annotate_power -value true
   	}
	if { $PHYSICAL_HIERARCHY_LEVEL == "bottom" } {
		create_abstract -read_only
	        create_frame -block_all true
       	 	derive_hier_antenna_property -design ${DESIGN_NAME}/${ROUTE_AUTO_BLOCK_NAME}

	} elseif { $PHYSICAL_HIERARCHY_LEVEL == "intermediate"} {
            if { $ABSTRACT_TYPE_FOR_MPH_BLOCKS == "nested"} {
                ## Create nested abstract for the intermediate level of physical hierarchy
                create_abstract -read_only
            } elseif { $ABSTRACT_TYPE_FOR_MPH_BLOCKS == "flattened"} {
                ## Create flattened abstract for the intermediate level of physical hierarchy
                create_abstract -read_only -preserve_block_instances false
            }
            create_frame -block_all true
            derive_hier_antenna_property -design ${DESIGN_NAME}/${ROUTE_AUTO_BLOCK_NAME}
	}
}
##########################################################################################
## Report and output
##########################################################################################
## Recommended timing settings for reporting on routed designs (AWP, CCS receiver, and SI timing window)
puts "RM-info: Setting time.delay_calc_waveform_analysis_mode to full_design"
RM-info: Setting time.delay_calc_waveform_analysis_mode to full_design
set_app_options -name time.delay_calc_waveform_analysis_mode -value full_design ;# tool default disabled; enables AWP
time.delay_calc_waveform_analysis_mode full_design
puts "RM-info: Setting time.enable_ccs_rcv_cap to true"
RM-info: Setting time.enable_ccs_rcv_cap to true
set_app_options -name time.enable_ccs_rcv_cap -value true ;# tool default false; enables CCS receiver model; required
time.enable_ccs_rcv_cap true
if {$REPORT_QOR} {source report_qor.tcl}
RM-info: Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/report_qor.tcl

RM-info: Reporting clock tree information and QoR ...

 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
Warning: Libraries do not have CCS noise model for accurate waveform analysis in advanced waveform propagation mode. (TIM-207)
Information: Corner mode_norm.fast.RCmin_bc: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.worst_low.RCmax_bc: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.slow.RCmax_bc: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.worst_low.RCmax: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.fast.RCmin: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.slow.RCmax: no PVT mismatches. (PVT-032)
Information: Freeing timing information from routing. (ZRT-574)
Information: The stitching and editing of coupling caps is turned ON for design 'CORTEXM0DS:CORTEXM0DS/route_auto.design'. (TIM-125)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/route_auto.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/route_auto.design (time 0s)
Information: Design CORTEXM0DS has 9011 nets, 0 global routed, 8977 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'CORTEXM0DS'. (NEX-022)
---extraction options---
Corner: mode_norm.slow.RCmax
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.slow.RCmax_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.worst_low.RCmax
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.worst_low.RCmax_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.fast.RCmin
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.fast.RCmin_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Global options:
 late_ccap_threshold       : 31fF
 late_ccap_ratio           : 0.03
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 8
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : true
Extracting design: CORTEXM0DS 
Information: coupling capacitance is created explicitly. (NEX-029)
Information: 9009 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 9009, routed nets = 9009, across physical hierarchy nets = 0, parasitics cached nets = 9009, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Update timing is using PrimeTime delay calculation. (TIM-201)
************************************************************
Timer Settings:
Delay Calculation Style:                   primetime
Signal Integrity Analysis:                 enabled
Timing Window Analysis:                    enabled
Advanced Waveform Propagation:             full_design
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     enabled
Advanced Receiver Model:                   enabled
************************************************************
Warning: The scenario mode_norm.fast.RCmin has max transition DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
Warning: The scenario mode_norm.fast.RCmin has max capacitance DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
****************************************
Report : clock qor
        -type summary
        -nosplit
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:32:19 2019
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

===========================================================
==== Summary Reporting for Corner mode_norm.fast.RCmin ====
===========================================================

========================================== Summary Table for Corner mode_norm.fast.RCmin ===========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.fast.RCmin, Scenario: mode_norm.fast.RCmin
HCLK                                    M,D       841     18      232     86.90    116.98      0.00      0.00         0         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        841     18      232     86.90    116.98      0.00      0.00         0         0


Warning: The scenario mode_norm.fast.RCmin_bc has max transition DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
Warning: The scenario mode_norm.fast.RCmin_bc has max capacitance DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
==============================================================
==== Summary Reporting for Corner mode_norm.fast.RCmin_bc ====
==============================================================

========================================= Summary Table for Corner mode_norm.fast.RCmin_bc =========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.fast.RCmin_bc, Scenario: mode_norm.fast.RCmin_bc
HCLK                                    M,D       841     18      232     86.90    116.98     73.34     32.04         0         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        841     18      232     86.90    116.98     73.34     32.04         0         0


===========================================================
==== Summary Reporting for Corner mode_norm.slow.RCmax ====
===========================================================

========================================== Summary Table for Corner mode_norm.slow.RCmax ===========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.slow.RCmax, Scenario: mode_norm.slow.RCmax
HCLK                                    M,D       841     18      232     86.90    116.98     77.17     34.33        58         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        841     18      232     86.90    116.98     77.17     34.33        58         0


================================================================
==== Summary Reporting for Corner mode_norm.worst_low.RCmax ====
================================================================

======================================== Summary Table for Corner mode_norm.worst_low.RCmax ========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.worst_low.RCmax, Scenario: mode_norm.worst_low.RCmax
HCLK                                    M,D       841     18      232     86.90    116.98     95.62     43.30        43         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        841     18      232     86.90    116.98     95.62     43.30        43         0


1
Dispatching command : 'report_clock_qor -type latency -show_paths -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.latency
Dispatching command : 'report_clock_qor -type area -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.cell_area
Dispatching command : 'report_clock_qor -type structure -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.structure
Dispatching command : 'report_clock_qor -type drc_violators -all -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.drc_violators
Dispatching command : 'report_clock_timing -type summary -nosplit -scenarios [get_scenarios]' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_timing
Waiting for all dispatched commands to complete ...
Done.

All command runs are done. Below is the status.

Completed 'report_clock_qor -type latency -show_paths -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.latency'

Completed 'report_clock_qor -type area -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.cell_area'

Completed 'report_clock_qor -type structure -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.structure'

Completed 'report_clock_qor -type drc_violators -all -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.drc_violators'

Completed 'report_clock_timing -type summary -nosplit -scenarios [get_scenarios]' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_timing'

RM-info: Running report_clock_qor -type power ...

RM-info: Reporting timing constraints ...

Dispatching command : 'report_mode -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_mode
Dispatching command : 'report_pvt -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_pvt
Waiting for all dispatched commands to complete ...
Done.

All command runs are done. Below is the status.

Completed 'report_mode -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_mode'

Completed 'report_pvt -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_pvt'

RM-info: Reporting timing and QoR ...

****************************************
Report : qor
        -summary
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:32:45 2019
****************************************
Information: Timer using 'PrimeTime Delay Calculation, SI, Timing Window Analysis, AWP, CRPR'. (TIM-050)

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
mode_norm.slow.RCmax (Setup)          81.00           0.00              0
mode_norm.worst_low.RCmax (Setup)           2.95           0.00              0
Design             (Setup)             2.95           0.00              0

mode_norm.fast.RCmin_bc (Hold)         -23.66        -959.98            311
Design             (Hold)            -23.66        -959.98            311
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                           3378.81
Cell Area (netlist and physical only):         3378.81
Nets with DRC Violations:       77
1
Information: Timer using 'PrimeTime Delay Calculation, SI, Timing Window Analysis, AWP, CRPR'. (TIM-050)
****************************************
Report : global timing
        -format { narrow }
        -report_by design
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:32:45 2019
****************************************

No setup violations found.


Hold violations
--------------------------------------------------------------
          Total   reg->reg    in->reg   reg->out    in->out
--------------------------------------------------------------
WNS      -23.66     -23.66       0.00       0.00       0.00
TNS     -959.98    -959.98       0.00       0.00       0.00
NUM         311        311          0          0          0
--------------------------------------------------------------

1
RM-info: Analyzing design violations ...

****************************************
Report : check_mv_design
        -erc_mode
        -voltage_threshold 0
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:32:45 2019
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 0 warning(s) from check_mv_design. (MV-082)
1
****************************************
Report : check_mv_design
        -power_connectivity
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:32:45 2019
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- PG net rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Power connectivity rule ----------
Warning: PG pin 'u_logic_J6i2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_J6i2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Zei2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Zei2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Gji2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Gji2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Tki2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Tki2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Idk2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Idk2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Wbk2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Wbk2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Tdp2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Tdp2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_K3l2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_K3l2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Hzj2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Hzj2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_A4t2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_A4t2z4_reg/VNW' is unconnected. (MV-005)
Information: Message 'MV-005' limit (20) exceeded. Remainder will be suppressed. The limit can be changed with '-max_message_count' option. (MV-079)
Information: Total 17886 MV-005 violations. (MV-080)

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 17886 warning(s) from check_mv_design. (MV-082)
1
****************************************
Report : check_mv_design
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:32:45 2019
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 0 warning(s) from check_mv_design. (MV-082)
1
Loading cell instances...
Number of Standard Cells: 8943
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 94
Number of VDD Vias: 8667
Number of VDD Terminals: 76
Number of VSS Wires: 89
Number of VSS Vias: 8417
Number of VSS Terminals: 76
**************Verify net VDD connectivity*****************
  Number of floating wires: 13
  Number of floating vias: 0
  Number of floating std cells: 2379
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
**************Verify net VSS connectivity*****************
  Number of floating wires: 14
  Number of floating vias: 0
  Number of floating std cells: 2468
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
{PATH_3_2 PATH_3_9 PATH_3_10 PATH_3_12 PATH_3_15 PATH_3_22 PATH_3_23 PATH_3_25 PATH_3_28 PATH_3_35 PATH_3_36 PATH_3_38 PATH_3_41 PATH_3_48 PATH_3_49 PATH_3_51 PATH_3_54 PATH_3_62 PATH_3_64 PATH_3_67 PATH_3_75 PATH_3_77 PATH_3_80 PATH_3_88 PATH_3_90 PATH_3_93 PATH_3_95}
RM-info: Running report_power ...

RM-info: Reporting design information ...

****************************************
Report : report_utilization
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:32:46 2019
****************************************
Utilization Ratio:			0.5830
Utilization options:
 - Area calculation based on:		site_row of block CORTEXM0DS/route_auto
 - Categories of objects excluded:	hard_macros macro_keepouts soft_macros io_cells hard_blockages 
Total Area:				5795.4632
Total Capacity Area:			5795.4632
Total Area of cells:			3378.8068
Area of excluded objects:
 - hard_macros         :		0.0000
 - macro_keepouts      :		0.0000
 - soft_macros         :		0.0000
 - io_cells            :		0.0000
 - hard_blockages      :		0.0000

Utilization of site-rows with:
 - Site 'unit':				0.5830

0.5830
RM-info: Checking design issues ...

RM-info: Reporting units ...

RM-info: Reporting non-default app option settings ...

RM-info: time.si_enable_analysis is set to false ...

Information: The net parasitics of block CORTEXM0DS are cleared. (TIM-123)
RM-info: Reporting timing and QoR in non-SI mode ...

****************************************
Report : qor
        -summary
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:32:49 2019
****************************************
Information: Timer using 'PrimeTime Delay Calculation, AWP, CRPR'. (TIM-050)

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
mode_norm.slow.RCmax (Setup)          83.43           0.00              0
mode_norm.worst_low.RCmax (Setup)           7.45           0.00              0
Design             (Setup)             7.45           0.00              0

mode_norm.fast.RCmin_bc (Hold)          -7.35         -99.33            139
Design             (Hold)             -7.35         -99.33            139
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                           3378.81
Cell Area (netlist and physical only):         3378.81
Nets with DRC Violations:       63
1
Information: The net parasitics of block CORTEXM0DS are cleared. (TIM-123)
RM-info: Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/report_qor.tcl

print_message_info -ids * -summary

Id             Severity         Limit    Occurrences   Suppressed
--------------------------------------------------------------------
FILE-007    Information             0              2            0
LNK-040     Information             0              1            0
MV-005          Warning             0             20            0
MV-079      Information             0              1            0
MV-080      Information             0              1            0
MV-082      Information             0              3            0
NEX-011     Information             0              2            0
NEX-012     Information             0              1            0
NEX-017     Information             0              4            0
NEX-022     Information             0              6            0
NEX-024     Information             0              6            0
NEX-028     Information             0              3            0
NEX-029     Information             0              2            0
NEX-030     Information             0              1            0
POW-005     Information            10              1            0
POW-009         Warning            10              4            0
POW-024     Information            10              2            0
POW-052     Information            10              2            0
PVT-032     Information             0             12            0
TIM-050     Information             0              8            0
TIM-111     Information             0              6            0
TIM-112     Information             0              6            0
TIM-114     Information             0              2            0
TIM-123     Information             0              6            0
TIM-124     Information             0              1            0
TIM-125     Information             0              6            0
TIM-201     Information             0              2            0
TIM-204         Warning             0              1            0
TIM-207         Warning             0              1            0
TIM-214     Information             0              1            0
UIC-058         Warning             0             13            0
ZRT-309         Warning             0              1            0
ZRT-444     Information             0              5            0
ZRT-559     Information             0              1            0
ZRT-574     Information             0              3            0
ZRT-613     Information             0              4            0
ZRT-647         Warning             0              1            0

Diagnostics summary: 41 warnings, 101 informationals
echo [date] > route_auto 
exit
Maximum memory usage for this session: 1098.59 MB
CPU usage for this session:    129 seconds (  0.04 hours)
Elapsed time for this session:     66 seconds (  0.02 hours)
Thank you for using IC Compiler II.
icc2_shell  -f ./rm_icc2_pnr_scripts/route_opt.tcl | tee -i logs_icc2/route_opt.log



                              IC Compiler II (TM)

             Version P-2019.03-SP1 for linux64 - Apr 25, 2019 -SLE

                    Copyright (c) 1988 - 2019 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

##########################################################################################
# Tool: IC Compiler II
# Script: route_opt.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
source -echo ./rm_setup/icc2_pnr_setup.tcl 
puts "RM-info : Running script [info script]\n"
RM-info : Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_setup/icc2_pnr_setup.tcl

##########################################################################################
# Tool: IC Compiler II
# Script: icc2_pnr_setup.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
source -echo ./rm_setup/icc2_common_setup.tcl 
puts "RM-info : Running script [info script]\n"
RM-info : Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_setup/icc2_common_setup.tcl

set TECH_HOME "/afs/eos.ncsu.edu/lockers/research/ece/wdavis/tech"
set DCRM_RESULTS_DIR "../dcrm/results"
##########################################################################################
# Tool: IC Compiler II
# Script: icc2_common_setup.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
##########################################################################################
## Required variables
## These variables must be correctly filled in for the flow to run properly
##########################################################################################
set DESIGN_NAME 		"CORTEXM0DS" ;# Required; name of the design to be worked on; also used as the block name when scripts save or copy a block
set LIBRARY_SUFFIX		"" ;# Suffix for the design library name ; default is unspecified   
set DESIGN_LIBRARY 		"${DESIGN_NAME}${LIBRARY_SUFFIX}" ;# Name of the design library; default is ${DESIGN_NAME}${LIBRARY_SUFFIX}
set REFERENCE_LIBRARY 		"${TECH_HOME}/ece720/Nangate_15nm_OCL_ICC2_LibPrep_v2014_06/icc2_cell_lib/NanGate_15nm_OCL.ndm"	;# Required; a list of reference libraries for the design library.
;#	for library configuration flow (LIBRARY_CONFIGURATION_FLOW set to true below): 
;#		- specify the list of physical source files to be used for library configuration during create_lib
;# 	for hierarchical designs using bottom-up flows: include subblock design libraries in the list;
;# 	for hierarchical designs using ETMs: include the ETM library in the list.
;# 		- If unpack_rm_dirs.pl is used to create dir structures for hierarchical designs, 
;#		  in order to transition between hierarchical DP and hierarchical PNR flows properly, 
;#		  absolute paths are a requirement.
set COMPRESS_LIBS               "false" ;# Save libs as compressed NDM; only used in DP.
set VERILOG_NETLIST_FILES	"${DCRM_RESULTS_DIR}/${DESIGN_NAME}.mapped.v"	;# Verilog netlist files;
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
set UPF_FILE 			""	;# A UPF file
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
;#          for hierarchical designs using ETMs, load the block upf file
;#          for each sub-block linked to ETM, include the following line in the UPF_FILE 
;#              load_upf block.upf -scope block_instance_name
set UPF_SUPPLEMENTAL_FILE	""      ;# The supplemental UPF file. Only needed if you are running golden UPF flow, in which case, you need both UPF_FILE and this.
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
;#	    If UPF_SUPPLEMENTAL_FILE is specified, scripts assume golden UPF flow. load_upf and save_upf commands will be different.	
set TCL_PARASITIC_SETUP_FILE	""	;# Specify a Tcl script to read in your TLU+ files by using the read_parasitic_tech command;
;# refer to the example in templates/init_design.read_parasitic_tech_example.tcl 
set TCL_MCMM_SETUP_FILE		"${DCRM_RESULTS_DIR}/ICC2_files/${DESIGN_NAME}.MCMM/top.tcl"	;# Specify a Tcl script to create your corners, modes, scenarios and load respective constraints;
;# two examples are provided in templates/: 
;# init_design.mcmm_example.explicit.tcl: provide mode, corner, and scenario constraints; create modes, corners, 
;# and scenarios; source mode, corner, and scenario constraints, respectively 
;# init_design.mcmm_example.auto_expanded.tcl: provide constraints for the scenarios; create modes, corners, 
;# and scenarios; source scenario constraints which are then expanded to associated modes and corners
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
set TECH_FILE 			"${TECH_HOME}/ece720/Nangate_15nm_OCL_Milkyway_v2014_06/FreePDK15.tf" 	;# A technology file; TECH_FILE and TECH_LIB are mutually exclusive ways to specify technology information; 
;# TECH_FILE is recommended, although TECH_LIB is also supported in ICC2 RM. 
set TECH_LIB			""	;# Specify the reference library to be used as a dedicated technology library;
;# as a best practice, please list it as the first library in the REFERENCE_LIBRARY list 
set TECH_LIB_INCLUDES_TECH_SETUP_INFO true 
;# Indicate whether TECH_LIB contains technology setup information such as routing layer direction, offset, 
;# site default, and site symmetry, etc. TECH_LIB may contain this information if loaded during library prep.
;# true|false; this variable is associated with TECH_LIB. 
set TCL_TECH_SETUP_FILE		"init_design.tech_setup.tcl"
;# Specify a TCL script for setting routing layer direction, offset, site default, and site symmetry list, etc.
;# init_design.tech_setup.tcl is the default. Use it as a template or provide your own script.
;# This script will only get sourced if the following conditions are met: 
;# (1) TECH_FILE is specified (2) TECH_LIB is specified && TECH_LIB_INCLUDES_TECH_SETUP_INFO is false 
set ROUTING_LAYER_DIRECTION_OFFSET_LIST "   {M1 vertical 0.0}   {MINT1 horizontal 0.0}   {MINT2 vertical 0.0}   {MINT3 horizontal 0.0}   {MINT4 vertical 0.0}   {MINT5 horizontal 0.0}   {MSMG1 vertical 0.0}   {MSMG2 horizontal 0.0}   {MSMG3 vertical 0.0}   {MSMG4 horizontal 0.0}   {MSMG5 vertical 0.0}   {MG1 horizontal 0.0}   {MG2 vertical 0.0} "
;# Specify the routing layers as well as their direction and offset in a list of space delimited pairs;
;# This variable should be defined for all metal routing layers in technology file;
;# Syntax is "{metal_layer_1 direction offset} {metal_layer_2 direction offset} ...";
;# It is required to at least specify metal layers and directions. Offsets are optional. 
;# Example1 is with offsets specified: "{M1 vertical 0.2} {M2 horizontal 0.0} {M3 vertical 0.2}"
;# Example2 is without offsets specified: "{M1 vertical} {M2 horizontal} {M3 vertical}"
##########################################################################################
## Optional variables
## Specify these variables if the corresponding functions are desired 
##########################################################################################
set DESIGN_LIBRARY_SCALE_FACTOR	"1000"	;# Specify the length precision for the library. Length precision for the design
;# library and its ref libraries must be identical. Tool default is 10000, which
;# implies one unit is one Angstrom or 0.1nm.
set UPF_UPDATE_SUPPLY_SET_FILE	""	;# A UPF file to resolve UPF supply sets
set DEF_FLOORPLAN_FILES		""	;# DEF files which contain the floorplan information;
;# 	for DP: not required
;# 	for PNR: required if INIT_DESIGN_INPUT = ASCII in icc2_pnr_setup.tcl and neither TCL_FLOORPLAN_FILE or 
;#		 initialize_floorplan is used; DEF_FLOORPLAN_FILES and TCL_FLOORPLAN_FILE are mutually exclusive;
;# 	         not required if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM
set DEF_SCAN_FILE		"${DCRM_RESULTS_DIR}/${DESIGN_NAME}.mapped.scandef"	;# A scan DEF file for scan chain information;
;# 	for PNR: not required if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM, as SCANDEF is expected to be loaded already
set DEF_SITE_NAME_PAIRS		{}	;# A list of site name pairs for read_def -convert; 
;# specify site name pairs with from_site first followed by to_site;
;# Example: set DEF_SITE_NAME_PAIRS {{from_site_1 to_site_1} {from_site_2 to_site_2}} 	
set SITE_DEFAULT		""	;# Specify the default site name if there are multiple site defs in the technology file;
;# this is to be used by initialize_floorplan command; example: set SITE_DEFAULT "unit";
;# this is applied in the init_design.tech_setup.tcl script 
set SITE_SYMMETRY_LIST	""		;# Specify a list of site def and its symmetry value;
;# this is to be used by read_def or initialize_floorplan command to control the site symmetry;
;# example: set SITE_SYMMETRY_LIST "{unit Y} {unit1 Y}"; this is applied in the init_design.tech_setup.tcl script 
set MIN_ROUTING_LAYER		"M1"	;# Min routing layer name; normally should be specified; otherwise tool can use all metal layers
set MAX_ROUTING_LAYER		"MINT5"	;# Max routing layer name; normally should be specified; otherwise tool can use all metal layers
set LIBRARY_CONFIGURATION_FLOW	false	;# Set it to true enables library configuration flow which calls the library manager under the hood to generate .nlibs, 
;# save them to disk, and automatically link them to the design.
;# Requires LINK_LIBRARY to be specified with .db files and REFERENCE_LIBRARY to be specified with physical
;# source files for the library configuration flow. Also search_path (in icc2_pnr_setup.tcl) should include paths 
;# to these .db and physical source files.
set LINK_LIBRARY		""	;# Specify .db files;
;# 	for running VC-LP (vc_lp.tcl) and Formality (fm.tcl): required
;# 	for ICC-II without LIBRARY_CONFIGURATION_FLOW enabled: not required
;#	for ICC-II with LIBRARY_CONFIGURATION_FLOW enabled: required; 
;#      	- the .db files specified will be used for the library configuration under the hood during create_lib 
##########################################################################################
## Variables related to flow controls of flat PNR, hierarchical PNR and transition with DP
##########################################################################################
set DESIGN_STYLE		"flat"	;# Specify the design style; flat|hier; default is flat; 
;# specify flat for a totally flat flow (flat PNR for short) and 
;# specify hier for a hierarchical flow (hier PNR for short);
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR: this should set to flat (default)
;#	for DP: not used 
set PHYSICAL_HIERARCHY_LEVEL	"" 	;# Specify the current level of hierarchy for the hierarchical PNR flow; top|intermediate|bottom;
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR and for DP: not used.
set RELEASE_DIR_DP		"" 	;# Specify the release directory of DP RM; 
;# this is where init_design.tcl of PNR flow gets DP RM released libraries;
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR: required if INIT_DESIGN_INPUT = DP_RM_NDM, as init_design.tcl needs to know where DP RM libraries are
;#	for DP: not used 
set RELEASE_LABEL_NAME_DP 	"for_pnr"	
;# Specify the label name of the block in the DP RM released library;
;# this is the label name which init_design.tcl of PNR flow will open. 
set RELEASE_DIR_PNR		"" 	;# Specify the release directory of PNR RM; 
;# this is where the init_design.tcl of hierarchical PNR flow gets the sub-block libraries;	
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR and for DP: not used.
##########################################################################################
## Variables related to REDHAWK ANALYSIS FUSION
##########################################################################################
set REDHAWK_SEARCH_PATH		"" 	;# Required. Search path to the NDM, reference libraries, and etc.
puts "RM-info : Completed script [info script]\n"
RM-info : Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_setup/icc2_common_setup.tcl

########################################################################################## 
## Variables for init_design inputs (used by init_design.tcl)
##########################################################################################
set INIT_DESIGN_INPUT 		"ASCII"	;# Specify one of the 3 options: ASCII | DC_ASCII | DP_RM_NDM; default is ASCII.
;# 1.ASCII: assumes all design input files are ASCII and will read them in individually.
;# 2.DC_ASCII: for design transfer from DC using the write_icc2_files command;
;#   sources ${DCRM_RESULTS_DIR}/${DCRM_FINAL_DESIGN_ICC2}/${DESIGN_NAME}.icc2_script.tcl;
;#   you can change the default of DC_RESULTS_DIR and DCRM_FINAL_DESIGN_ICC2 below;
;#   commonly used in combination with SPG flow (set PLACE_OPT_SPG_FLOW true below)  
;# 3.DP_RM_NDM: if ICC2-DP-RM is completed, you can take its NDM outputs and skip the design creation steps;
;#   for PNR flat (DESIGN_STYLE set to flat), script copies the design library from ICC2-DP-RM release 
;#   area (specified by RELEASE_DIR_DP) and opens design;    
;#   for PNR hier flow (DESIGN_STYLE set to hier), script will either copy design library 
;#   from ICC2-DP-RM release area or in addition to that, copy design library of the child blocks from PNR
;#   release area (specified by RELEASE_DIR_PNR), and then open design.
#set DCRM_RESULTS_DIR  		"./results" ;# used by DC_ASCII to specify DC-RM output directory. Default is results.   
;# (Rhett Davis) Moved this variable to icc2_common_setup.tcl for use with DP flow
set DCRM_FINAL_DESIGN_ICC2 	"ICC2_files" ;# output directory name generated by DC-RM's write_icc2_files command;
;# only valid if you specify DC_ASCII for INIT_DESIGN_INPUT;
;# The directory contains verilog, floorplan, scenario settings, and constraints from DC
;# in a format that IC Compiler II can source.    
set POCV_CORNER_FILE_MAPPING_LIST 	"" ;# a list of corner and its associated POCV file in pairs, as POCV is corner dependant;
;# same corner can have multiple corresponding files;
;# example: set POCV_CORNER_FILE_MAPPING_LIST "{corner1 file1a} {corner1 file1b} {corner2 file2}";
;# in the example, file1a and file1b will be loaded for corner1, file2 will be loaded for corner2.
;# Note: POCV_CORNER_FILE_MAPPING_LIST will take precedence if AOCV_CORNER_TABLE_MAPPING_LIST is also specified
set AOCV_CORNER_TABLE_MAPPING_LIST 	"" ;# a list of corner and its associated AOCV table in pairs, as AOCV is corner dependant;
;# same corner can have multiple corresponding tables;
;# example: set AOCV_CORNER_TABLE_MAPPING_LIST "{corner1 table1a} {corner1 table1b} {corner2 table2}";
;# in the example, table1a and table1b will be loaded for corner1, table2 will be loaded for corner2.
set TCL_PAD_CONSTRAINTS_FILE		"" ;# a Tcl script for your pad constraint commands used by place_io of 
;# templates/init_design.flat_design_planning_example.tcl sourced by init_design.tcl
set TCL_MV_SETUP_FILE			"" ;# a Tcl script placeholder for your MV setup commands,such as create_voltage_area, 
;# placement bound, power switch creation and level shifter insertion, etc;
;# refer to templates/init_design.power_switch_example.tcl for sample commands   
set TCL_PG_CREATION_FILE		"" ;# a Tcl script placeholder for your power ground network creation commands,
;# such as create_pg*, set_pg_strategy, compile_pg, etc;
set TCL_FLOORPLAN_FILE			"rm_setup/floorplan.tcl" ;# Tcl floorplan file written by the write_floorplan command; for example, floorplan/floorplan.tcl;
;# TCL_FLOORPLAN_FILE and DEF_FLOORPLAN_FILES are mutually exclusive; please specify only one of them;
;# Not effective if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM.
;# The write_floorplan command writes a floorplan.tcl Tcl script and a floorplan.def DEF file;
;# reading floorplan.tcl alone can restore the entire floorplan - refer to write_floorplan man for more details  
set TCL_ADDITIONAL_FLOORPLAN_FILE 	"" ;# a supplementary Tcl constraint file; sourced after DEF_FLOORPLAN_FILE or TCL_FLOORPLAN_FILE is read, 
;# or initialize_floorplan is done; can be used to cover additional floorplan constructs, 
;# such as bounds, pin guides, or route guides, etc; not valid if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM.
set TCL_USER_INIT_DESIGN_POST_SCRIPT ""	;# An optional Tcl file to be sourced at the very end of init_design.tcl before save_block.
########################################################################################## 
## Variables for constraints or settings that impact multiple steps (used across flow)
##########################################################################################
set TCL_PLACEMENT_SPACING_LABEL_RULE_FILE "" ;# A file to specify your placement spacing labels and rules.
;# Example : set_placement_spacing_label -name X -side both -lib_cells [get_lib_cells -of [get_cells]]
;# Example : set_placement_spacing_rule -labels {X SNPS_BOUNDARY} {0 1}
set SAIF_FILE				"" ;# Specify a SAIF file for accurate power computation for features such as
;# total power (opt.power.mode set to total) and enhanced low power placement (place.coarse.enhanced_low_power_effort).
;# sourced at the beginning of place_opt.tcl
set SAIF_FILE_POWER_SCENARIO		"" ;# SAIF_FILE related; specify a power scenario where the SAIF is to be applied
set SAIF_FILE_SOURCE_INSTANCE		"" ;# SAIF_FILE related; name of the instance of the current design as it appears in SAIF file.
set SAIF_FILE_TARGET_INSTANCE		"" ;# SAIF_FILE related; name of the target instance on which activity is to be annotated.
set OPTIMIZATION_FREEZE_PORT_LIST 	"" ;# List of cells (for ex, clock gen modules, or customized logics that should not be touched) to which freeze_clock_ports 
;# and freeze_data_ports attribute will be set to prevent optimization from modifying their port signature; 
;# especially useful if you do formal verification by modules. 
;# Sets opt.dft.hier_preservation to true and runs set_freeze_port -all on the specified cells.
set TCL_USER_CONNECT_PG_NET_SCRIPT ""	;# An optional Tcl file for customized connect_pg_net command and options, such as for bias pins of cells added by opto;
;# sourced by all the main scripts prior to the save_block command
# ---------------------------------
# Lib cell purpose restrictions
# ---------------------------------
set TCL_LIB_CELL_PURPOSE_FILE 		"set_lib_cell_purpose.tcl" ;# A Tcl file which applies lib cell purpose related restrictions;
;# You can specify it with your own customized script	
;# RM default is set_lib_cell_purpose.tcl which includes the following restrictions, each controlled by
;# an individual variable : dont use cells (TCL_LIB_CELL_DONT_USE_FILE), tie cells (TIE_LIB_CELL_PATTERN_LIST), 
;# hold fixing (HOLD_FIX_LIB_CELL_PATTERN_LIST), CTS (CTS_LIB_CELL_PATTERN_LIST) and CTS-exclusive cells (CTS_ONLY_LIB_CELL_PATTERN_LIST). 
## The following 5 *_LIB_CELL_* variables are only applicable if set_lib_cell_purpose.tcl is used for lib cell purpose restrictions.
#  If you do not plan to use set_lib_cell_purpose.tcl, specify TCL_LIB_CELL_PURPOSE_FILE with your own file and you don't have to specify the following variables.
set TCL_LIB_CELL_DONT_USE_FILE 		"" ;# A Tcl file for customized don't use ("set_lib_cell_purpose -exclude <purpose>" commands).
;# The file is to be sourced in set_lib_cell_purpose.tcl, which is the default script for handling lib cell 
;# purpose restrictions specified by the variable TCL_LIB_CELL_PURPOSE_FILE above.
;# It only takes effect if TCL_LIB_CELL_PURPOSE_FILE is set to the default value set_lib_cell_purpose.tcl
set TIE_LIB_CELL_PATTERN_LIST 		"" ;# A list of TIE lib cell patterns to be included for optimization;
;# Example : set TIE_LIB_CELL_PATTERN_LIST "*/TIE* */ttt*"
set HOLD_FIX_LIB_CELL_PATTERN_LIST 	"" ;# A list of hold time fixing lib cell patterns to be included only for hold
set CTS_LIB_CELL_PATTERN_LIST 		"" ;# List of CTS lib cell patterns to be used by CTS; 
;# please include repeaters, always-on repeaters (for MV-CTS), 
;# and gates (for sizing pre-existing gates)/always-on buffers;
;# Please also include flops as CCD can size flops to improve timing.
;# example : set CTS_LIB_CELL_PATTERN_LIST "*/NBUF* */AOBUF* */AOINV* */SDFF*"
set CTS_ONLY_LIB_CELL_PATTERN_LIST 	"" ;# List of CTS lib cell patterns to be used by CTS "exclusively", such as clock specific
;# buffers and inverters. Please be aware that these cells will be applied with only cts 
;# purpose and nothing else. If you want to use these lib cells for other purposes, 
;# such as optimization and hold, specify them in CTS_LIB_CELL_PATTERN_LIST instead
# ---------------------------------
# Clock NDR
# ---------------------------------
set TCL_CTS_NDR_RULE_FILE 		"cts_ndr.tcl" ;# Specify a script for clock NDR creation and association, to be sourced at place_opt
;# By default the variable is set to cts_ndr.tcl, which is an RM provided example.
;# Important: to use the example script, you must also specify CTS_NDR_RULE_NAME, CTS_INTERNAL_NDR_RULE_NAME,
;# or CTS_LEAF_NDR_RULE_NAME (see below for details), otherwise the script won't do anything.
## Note: the CTS_*NDR* variables below are only applicable if TCL_CTS_NDR_RULE_FILE is set to the RM provided example script. 
## If you specify your own script for TCL_CTS_NDR_RULE_FILE, variables below will not be used.
## For root clock nets
set CTS_NDR_RULE_NAME			"" ;# Specify a clock NDR rule for root nets;
;# required for the example script to work on the root and internal nets.
;# Below are the 3 predefined rules supported:  
;# rm_2w2s : double width double spacing 
;# rm_2w2s_shield_default : double width double spacing + shielding with default width and spacing
;# rm_2w2s_shield_list : double width double spacing + shielding with customized per layer width and spacing
set CTS_NDR_SHIELDING_LAYER_WIDTH_LIST 	"" ;# A list of layer_name shield_width ,for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_NDR_RULE_NAME.
set CTS_NDR_SHIELDING_LAYER_SPACING_LIST "" ;# A list of layer_name shield_spacing, for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_NDR_RULE_NAME.
set CTS_NDR_MIN_ROUTING_LAYER		"" ;# Min routing layer for set_clock_routing_rules to which CTS_NDR_RULE_NAME is applied. 
set CTS_NDR_MAX_ROUTING_LAYER		"" ;# Max routing layer for set_clock_routing_rules to which CTS_NDR_RULE_NAME is applied.
## For internal clock nets (by default same values as with the root clock nets)
set CTS_INTERNAL_NDR_RULE_NAME		"$CTS_NDR_RULE_NAME" ;# Specify a clock NDR rule for internal nets; default is same as CTS_NDR_RULE_NAME;
;# required for the example script to work on the internal nets.
;# Below are the 3 predefined rules supported:  
;# rm_2w2s : double width double spacing 
;# rm_2w2s_shield_default : double width double spacing + shielding with default width and spacing
;# rm_2w2s_shield_list : double width double spacing + shielding with customized per layer width and spacing
set CTS_INTERNAL_NDR_SHIELDING_LAYER_WIDTH_LIST "$CTS_NDR_SHIELDING_LAYER_WIDTH_LIST" ;# A list of layer_name shield_width ,for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_INTERNAL_NDR_RULE_NAME.
set CTS_INTERNAL_NDR_SHIELDING_LAYER_SPACING_LIST "$CTS_NDR_SHIELDING_LAYER_SPACING_LIST" ;# A list of layer_name shield_spacing, for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_INTERNAL_NDR_RULE_NAME.
set CTS_INTERNAL_NDR_MIN_ROUTING_LAYER "$CTS_NDR_MIN_ROUTING_LAYER" ;# Min routing layer for set_clock_routing_rules to which CTS_INTERNAL_NDR_RULE_NAME is applied. 
set CTS_INTERNAL_NDR_MAX_ROUTING_LAYER "$CTS_NDR_MAX_ROUTING_LAYER" ;# Max routing layer for set_clock_routing_rules to which CTS_INTERNAL_NDR_RULE_NAME is applied.
## For leaf clock nets
set CTS_LEAF_NDR_RULE_NAME 		"" ;# Specify rm_leaf as the predefined rule for the example script to prepare a default rule for leaf nets
set CTS_LEAF_NDR_MIN_ROUTING_LAYER 	$CTS_NDR_MIN_ROUTING_LAYER ;# Min routing layer for set_clock_routing_rules to which rm_leaf is applied.
set CTS_LEAF_NDR_MAX_ROUTING_LAYER 	$CTS_NDR_MAX_ROUTING_LAYER ;# Max routing layer for set_clock_routing_rules to which rm_leaf is applied.
# ---------------------------------
# Preroute optimizations
# ---------------------------------
set PREROUTE_PLACEMENT_MAX_DENSITY	"" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;	
;# If specified, sets place.coarse.max_density to limit local density to be less than the value.
;# if unspecified, place.coarse.max_density remains at tool default 0; 
;# now if $PREROUTE_PLACEMENT_AUTO_DENSITY is also true, tool will auto determine a appropriate value; 
;# while if $PREROUTE_PLACEMENT_AUTO_DENSITY is false, tool will try to spread cells evenly
set PREROUTE_PLACEMENT_MAX_UTIL		"" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;
;# sets place.coarse.congestion_driven_max_util to control how densely the tool can pack cells in uncongested 
;# regions, in order to remove congestion in congested regions
;# if unspecified, place.coarse.congestion_driven_max_util remains at tool default 0.93
set PREROUTE_PLACEMENT_AUTO_DENSITY	true ;# true|false; tool default true; optional in RM to set it to false if you want to disable the feature; 
;# sets place.coarse.auto_density_control to control coarse placement automatic density control;
;# if you do not specify either of the above two settings (max density and max util) and keep the tool defaults, 
;# the automatic density control selects the value for max density and max util based on the design stage;
;# message PLACE-027 is issued to report the chosen settings
set PREROUTE_PLACEMENT_ENHANCED_AUTO_DENSITY false ;# false|true, tool default false; optional in RM;
;# sets place.coarse.enhanced_auto_density_control;
;# automaticlly selects max density based on the design stage as well as design utilization;
;# automatically selects max util based on the design stage as well as design tchnology
set PREROUTE_PLACEMENT_TARGET_ROUTING_DENSITY "" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;	
;# sets place.coarse.target_routing_density to control target routing density for congestion-driven placement; 
;# if left unspecified, place.coarse.target_routing_density remains at tool default 0 
set PREROUTE_PLACEMENT_PIN_DENSITY_AWARE false ;# false|true; tool default false; optional in RM;
;# sets app option place.coarse.pin_density_aware to control maximum local pin density;
set PREROUTE_NDR_OPTIMIZATION 		false ;# false|true, tool default false; optional in RM;
;# sets place_opt/clock_opt.flow.optimize_ndrs to true enables NDR optimization
set PREROUTE_CTS_POWER_AWARE_PRUNING	false ;# false|true; tool default false; RM default false;
;# sets cts.common.power_aware_pruning to allow selection of repeater cells to also consider 
;# internal and leakage power in order to reduce dynamic and also leakage power of the clock trees;
;# impacts place_opt trial CTS/optimize icgs and clock_opt build_clock phase 
set PREROUTE_CTS_LOW_POWER_TECHNIQUE	"" ;# gate_relocation|low_power_targets|all; RM default is unspecified;
;# impacts place_opt trial CTS/optimize icgs and clock_opt build_clock phase; 
;# gate_relocation: sets cts.compile.power_opt_mode to gate_relocation to enable activity aware gate 
;#                  relocation (moves cells with low input clock toggling rates closer to their drivers)
;#		    at the end of gate by gate clock tree synthesis;
;# low_power_targets: sets cts.compile.power_opt_mode to low_power_targets for CTS to relax certain
;#                    internal constraints and build clock trees with less area and power;
;# all: sets cts.compile.power_opt_mode to all to enable both the above features
########################################################################################## 
## Variables for the place_opt step (used by place_opt.tcl and settings.place_opt.tcl)
##########################################################################################
set PLACE_OPT_ACTIVE_SCENARIO_LIST	"" ;# A subset of scenarios to be made active during place_opt step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
;# include CTS scenarios if you are enabling CTS related features during place_opt,
;# such as PLACE_OPT_OPTIMIZE_ICGS, PLACE_OPT_TRIAL_CTS, or PLACE_OPT_MSCTS
set PLACE_OPT_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by place_opt; default "" which means no user prefix
set TCL_USER_PLACE_OPT_PRE_SCRIPT 	"" ;# An optional Tcl file for place_opt.tcl to be sourced before place_opt.
set TCL_USER_PLACE_OPT_SCRIPT 		"" ;# An optional Tcl file for place_opt.tcl to replace pre-existing place_opt commands.
set TCL_USER_PLACE_OPT_POST_SCRIPT 	"" ;# An optional Tcl file for place_opt.tcl to be sourced after place_opt.
set PLACE_OPT_SPG_FLOW 			false ;# false|true; RM default false; set it to true to enable SPG input handling flow in place_opt.tcl;
;# which skips the first pass of the two-pass placement;
;# recommended to go with DC-ASCII inputs (set INIT_DESIGN_INPUT DC_ASCII)
set PLACE_OPT_TRIAL_CTS 		false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.trial_clock_tree to enables early clock tree synthesis;
;# useful for low power placement and ICG optimization flow (PLACE_OPT_OPTIMIZE_ICGS). 
;# Propagated clocks will be used through-out place_opt flow.
;# Note: when PLACE_OPT_OPTIMIZE_ICGS is set to true, trial CTS will be automatically enabled, 
;# regardless of the setting of PLACE_OPT_TRIAL_CTS. So you don't have to manually enable it.
set PLACE_OPT_OPTIMIZE_ICGS 		false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.optimize_icgs for place_opt to run automatic ICG optimization that performs trial CTS, 
;# timing-aware ICG splitting and clock-aware placement for critical enable paths.
;# The aggressiveness of splitting can be controlled by the PLACE_OPT_OPTIMIZE_ICGS_CRITICAL_RANGE. 
set PLACE_OPT_OPTIMIZE_ICGS_CRITICAL_RANGE "" ;# specify a value between 0 and 1; default unspecified; 
;# sets place_opt.flow.optimize_icgs_critical_range to the value specified; tool default is 0.75.
;# When set to X, only ICGs enable slack within {EN_WNS, EN_WNS*(1-X)} will be considered for splitting;
;# for example, 0.75 means only ICG with enable pin violations between 1*EN_WNS and 0.25*EN_WNS will be split,
;# while the ICG enable slack below 0.25*EN_WNS will be skipped. Larger value means more splitting. 
set PLACE_OPT_MERGE_ICGS		true ;# false|true; tool default true; optional in RM to set it to false;
;# sets place_opt.flow.merge_clock_gates to control whether the OBD ICG merging is enabled or not;
;# when set to true, ICG merging (merge_clock_gates) runs internally inside place_opt as a first step in initial_place stage;
set PLACE_OPT_ICG_AUTO_BOUND		false ;# false|true; tool default false; optional in RM;
;# sets place.coarse.icg_auto_bound to enable use of automatically created group bounds
set PLACE_OPT_CLOCK_AWARE_PLACEMENT	false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.clock_aware_placement to guide placement with ICG's enable timing criticality; 
;# place_opt will try to improve ICG enable timing by placing the timing critical ICGs and their fanout cells 
;# at better locations for ICG enable paths.
;# Note: when PLACE_OPT_OPTIMIZE_ICGS is set to true, clock-aware placement will be automatically enabled, 
;# regardless of the setting of PLACE_OPT_CLOCK_AWARE_PLACEMENT. So you don't have to manually enable it.
set PLACE_OPT_MSCTS			false ;# false|true; enables MSCTS (regular) at place_opt step; requires TCL_REGULAR_MSCTS_FILE to be specified;
;# It runs in two parts: first part runs at place_opt step to source TCL_REGULAR_MSCTS_FILE;
;# second part runs at clock_opt_cts step, skips TCL_REGULAR_MSCTS_FILE, propagates clocks, and runs mesh simulation;
;# By default, the features runs in ideal clock mode. However if if PLACE_OPT_OPTIMIZE_ICGS or PLACE_OPT_TRIAL_CTS 
;# are also enabled, then propagated clocks will be used during the place_opt step;
;# If set to false (RM default), RM runs MSCTS only at clock_opt_cts step.
set PLACE_OPT_MSCTS_CRITICAL_SCENARIO	"" ;# Specify a scenario with worst RC and most visible sinks for place_opt MSCTS to base on;
;# script will record current scenario, switch to the specified scenario before MSCTS, and then
;# restore the original current scenario after MSCTS. Only valid if PLACE_OPT_MSCTS is set to true
set TCL_USER_SPARE_CELL_PRE_SCRIPT	"" ;# An optional Tcl file for spare cell insertion to be sourced before place_opt;
;# refer to templates/place_opt.spare_cell.tcl for an example
set TCL_USER_SPARE_CELL_POST_SCRIPT	"" ;# An optional Tcl file for spare cell insertion to be sourced after place_opt;
;# refer to templates/place_opt.spare_cell.tcl for an example
set TCL_NON_CLOCK_NDR_RULES_FILE 	"" ;# Specify a NDR rules file for signal nets (Clock NDR rules are specified by CTS_NDR_* variables above)
set PLACE_OPT_MULTIBIT_BANKING 		false ;# tool default false; optional in RM;
;# sets place_opt.flow.enable_multibit_banking to enable multibit banking during place_opt;
;# takes effect during place_opt initial_opto 
set PLACE_OPT_MULTIBIT_DEBANKING 	false ;# tool default false; optional in RM;
;# sets place_opt.flow.enable_multibit_debanking to enables multibit debanking during place_opt;
;# takes effect during place_opt final_opto
########################################################################################## 
## Variables for the clock_opt step 
## (used by settings.clock_opt_cts.tcl, clock_opt_cts.tcl, and clock_opt_opto.tcl)
##########################################################################################
set CLOCK_OPT_CTS_ACTIVE_SCENARIO_LIST  "" ;# A subset of scenarios to be made active during clock_opt_cts step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set CLOCK_OPT_CTS_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by clock_opt build_clock; default "" which means no user prefix
set TCL_USER_CLOCK_OPT_CTS_PRE_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to be sourced before clock_opt.
set TCL_USER_CLOCK_OPT_CTS_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to replace pre-existing clock_opt commands.
set TCL_USER_CLOCK_OPT_CTS_POST_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to be sourced after clock_opt.
set CLOCK_OPT_OPTO_ACTIVE_SCENARIO_LIST "" ;# A subset of scenarios to be made active during clock_opt_opto step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set CLOCK_OPT_OPTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by clock_opt final_opto; default "" which means no user prefix
set TCL_USER_CLOCK_OPT_OPTO_PRE_SCRIPT 	"" ;# An optional Tcl file for clock_opt_opto.tcl to be sourced before clock_opt.
set TCL_USER_CLOCK_OPT_OPTO_SCRIPT 	"" ;# An optional Tcl file for clock_opt_opto.tcl to replace pre-existing clock_opt commands.
set TCL_USER_CLOCK_OPT_OPTO_POST_SCRIPT "" ;# An optional Tcl file for clock_opt_opto.tcl to be sourced after clock_opt.
set CLOCK_OPT_MSCTS_CRITICAL_SCENARIO	"" ;# Specify a scenario with worst RC and most visible sinks for MSCTS to base on;
;# script will record current scenario, switch to the specified scenario before MSCTS, and then
;# restore the original current scenario after MSCTS.
set TCL_REGULAR_MSCTS_FILE		"" ;# Specify a Tcl script for regular multisource clock tree synthesis setup and creation,
;# which will be sourced prior to the "place_opt" if PLACE_OPT_MSCTS is true in place_opt.tcl
;# and before "clock_opt -from build_clock -to route_clock" command in clock_opt_cts.tcl
;# RM provided script: mscts.regular.tcl
set TCL_STRUCTURAL_MSCTS_FILE		"" ;# Specify a Tcl script for structural multisource clock tree synthesis setup and creation,
;# which will be sourced prior to the "clock_opt -from build_clock -to route_clock" command
;# in clock_opt_cts.tcl;
;# RM provided script: mscts.structural.tcl
set PREROUTE_CTS_POWER_AWARE_PRUNING	false ;# false|true; tool default false; RM default false;
;# sets cts.common.power_aware_pruning to allow selection of repeater cells to also consider 
;# internal and leakage power in order to reduce dynamic and also leakage power of the clock trees 
set PREROUTE_CTS_LOW_POWER_TECHNIQUE	"" ;# gate_relocation|low_power_targets|all; RM default is unspecified;
;# gate_relocation: sets cts.compile.power_opt_mode to gate_relocation to enable activity aware gate 
;#                  relocation (moves cells with low input clock toggling rates closer to their drivers)
;#		    at the end of gate by gate clock tree synthesis;
;# low_power_targets: sets cts.compile.power_opt_mode to low_power_targets for CTS to relax certain
;#                    internal constraints and build clock trees with less area and power;
;# all: sets cts.compile.power_opt_mode to all to enable both the above features
set CLOCK_OPT_OPTO_CTO 			false ;# Default false; enables post-route clock tree optimization in clock_opt_opto.tcl
set CLOCK_OPT_OPTO_CTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by CTO; default "" which means no user prefix
########################################################################################## 
## Variables for route_auto and route_opt related settings 
## (Used by settings.route_auto.tcl, settings.route_opt.tcl, route_auto.tcl, and route_opt.tcl)
##########################################################################################
set ROUTE_AUTO_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during route_auto step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set ROUTE_AUTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created suring route_auto; default "" which means no user prefix
set TCL_USER_ROUTE_AUTO_PRE_SCRIPT 	"" ;# An optional Tcl file for route_auto.tcl to be sourced before route_auto.
set TCL_USER_ROUTE_AUTO_SCRIPT 		"" ;# An optional Tcl file for route_auto.tcl to replace pre-existing routing commands.
set TCL_USER_ROUTE_AUTO_POST_SCRIPT 	"" ;# An optional Tcl file for route_auto.tcl to be sourced after route_auto.
set ROUTE_OPT_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during route_opt step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set ROUTE_OPT_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created during route_opt; default "" which means no user prefix
set TCL_USER_ROUTE_OPT_PRE_SCRIPT 	"" ;# An optional Tcl file for route_opt.tcl to be sourced before route_opt.
set TCL_USER_ROUTE_OPT_SCRIPT 		"" ;# An optional Tcl file for route_opt.tcl to replace pre-existing route_opt commands.
set TCL_USER_ROUTE_OPT_POST_SCRIPT 	"" ;# An optional Tcl file for route_opt.tcl to be sourced after route_opt.
set CLOCK_OPT_GLOBAL_ROUTE_OPT		false ;# false|true; tool default false; optional in RM; 
;# enables Global Route Based Optimization by setting clock_opt.flow.enable_global_route_opt 
;# and route_opt.flow.enable_power to true, sources routing settings, and runs clock_opt -from global_route_opt;
;# this feature is added to route_auto.tcl; if enabled, it replaces route_global command;
set ROUTE_AUTO_USE_SINGLE_COMMAND	false ;# false|true; runs route_auto command instead of atomic commands (route_global+route_track+route_detail with update_timing in between)
set REDUNDANT_VIA_INSERTION		false ;# false|true; tool default false; optional in RM; enables redundant via insertion for post-route;
;# if you choose ESTABLISHED for TECHNOLOGY_NODE on RMgen download page,
;# RM is set up to run concurrent redundant via insertion during route_auto and route_opt
;# otherwise, RM is set up to reserve space and run standalone add_redundant_vias after route_auto and route_opt  
set TCL_USER_REDUNDANT_VIA_MAPPING_FILE "" ;# ICC-II via mapping file required for redundant via insertion; 
;# the file should include add_via_mapping commands.   
set TCL_USER_ICC_REDUNDANT_VIA_MAPPING_FILE "" ;# ICC style via mapping file required for redundant via insertion; 
;# the file should include define_zrt_redundant_vias commands.
;# This variable is mutually exclusive with TCL_USER_REDUNDANT_VIA_MAPPING_FILE
set ROUTE_AUTO_ANTENNA_FIXING		false ;# false|true; tool default false; optional in RM;
;# set true to enable route.detail.hop_layers_to_fix_antenna and source TCL_ANTENNA_RULE_FILE in route_auto.tcl 
;# to fix Antenna violations.
set TCL_ANTENNA_RULE_FILE	""	;# Antenna rule file; required if ROUTE_AUTO_ANTENNA_FIXING is set to true.
set ROUTE_AUTO_CREATE_SHIELDS 		"none" ;# none|before_route_auto|after_route_auto; default is none; optional in RM;
;# choose to create shields before or after route_auto; all nets with shielding rules will be shielded	
set ROUTE_OPT_PT_DELAY_CALCULATION_WITH_PBA false ;# Default false; sets time.pba_optimization_mode to path to enable PBA during second route_opt;
set ROUTE_OPT_STARRC_CONFIG_FILE ""	;# Specify the configuration file for StarRC in-design extraction for the second route_opt in route_opt.tcl;
;# required; refer to templates/route_opt.starrc_config_example.txt as an example
set ROUTE_OPT_RESHIELD 			"after_route_opt" ;# none|after_route_opt|incremental; default is after_route_opt; 
;# set after_route_opt to reshield nets after route_opt is done with create_shield command; 
;# set incremental to trigger reshield during all route_opt eco route sessions with an app option; 
;# note that ROUTE_OPT_RESHIELD only works if ROUTE_AUTO_CREATE_SHIELDS is set to a value other than none
set ROUTE_OPT_CTO 			"auto" ;# auto|always_on|always_off; tool default auto; RM default auto;
;# sets route_opt.flow.enable_ccd_clock_drc_fixing to the specified value for clock DRC fixing in route_opt;
;# Note: this feature affects both CCD and non-CCD route_opt;
;# if CCD is enabled, with auto, route_opt will enable the feature; set it to always_off if you want it disabled.
;# if CCD is not enabled, with auto, this feature won't be enabled; set it to always_on to enable the feature.
## The following 6 ROUTE_OPT_ECO_OPT* variables are for ECO fusion (eco_opt command) in route_opt.tcl
#  Note that once ROUTE_OPT_ECO_OPT_PT_PATH is specified, ECO fusion is enabled and the third route_opt will be skipped.
set ROUTE_OPT_ECO_OPT_PT_PATH		"" ;# Required by eco_opt; specify the path to pt_shell; for example: /u/mgr/bin/pt_shell
;# if specified, eco_opt
set ROUTE_OPT_ECO_OPT_DB_PATH		"" ;# Optional; specify the paths to .db files of the reference libraries for PT (if not already in your search path)
;# For eco_opt, PT needs to read db. 
set ROUTE_OPT_ECO_OPT_TYPE		"" ;# Optional; eco_opt fixing type; timing|setup|hold|drc|leakage_power|dynamic_power|total_power|buffer_removal
;# if not specified, works on all types
set ROUTE_OPT_ECO_OPT_STARRC_CONFIG_FILE "" ;# Optional; specify the configuration file for StarRC in-design extraction
set ROUTE_OPT_ECO_OPT_WORK_DIR		"" ;# Optional; specify the working directory for eco_opt where PT files and logs are generated;
;# if not specified, tool will automatically generate one
set ROUTE_OPT_ECO_OPT_PRE_LINK_SCRIPT	"" ;# Optional; specify the file that contains custom PT script, which is executed before linking in PrimeTime;
;# use PT commands that do not require the current design
set ROUTE_OPT_ECO_OPT_POST_LINK_SCRIPT	"" ;# Optional; specify the file that contains custom PT script, which is executed after linking in PrimeTime;
;# use PT commands that require the current design
########################################################################################## 
## Variables for chip finishing related settings (Used by chip_finish.tcl)
##########################################################################################
set CHIP_FINISH_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during chip_finish step.
;# once set, the list of active scenarios is saved and carried over to subsequent steps.
set TCL_USER_CHIP_FINISH_PRE_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced before filler cell insertion.
set TCL_USER_CHIP_FINISH_POST_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced after metal fill insertion.
## Std cell filler and decap cells used by chip_finish step and post PT-ECO refill in pt_eco step
set CHIP_FINISH_METAL_FILLER_PREFIX 	"" ;# A string to specify the prefix for metal filler (decap) cells.
set CHIP_FINISH_NON_METAL_FILLER_PREFIX $CHIP_FINISH_METAL_FILLER_PREFIX ;# A string to specify the prefix for non-metal fillers.
set CHIP_FINISH_METAL_FILLER_LIB_CELL_LIST "" ;# A list of metal filler (decap) lib cells, including the library name, for ex, 
;# Example: "hvt/DCAP_HVT lvt/DCAP_LVT". Recommended to specify decaps from largest to smallest.
set CHIP_FINISH_NON_METAL_FILLER_LIB_CELL_LIST "" ;# A list of non-metal filler lib cells, including the library name, for ex,
;# Example: hvt/FILL_HVT lvt/FILL_LVT. Recommended to specify them from largest to smallest.
## Signal EM
set CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT "ITF" ;# Specify signal EM constraint format: ITF | ALF; string is uppercase and ITF is default
set CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FILE "" ;# A constraint file which contains signal electromigration constraints;
;# specify an ITF file if CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT is set to ITF, and specify an
;# ALF file if CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT is set to ALF;
;# required for signal EM analysis and fixing to be enabled
set CHIP_FINISH_SIGNAL_EM_SAIF 		"" ;# An optional SAIF file for the signal EM analysis.
set CHIP_FINISH_SIGNAL_EM_SCENARIO 	"" ;# Specify an active scenario which is enabled for setup and hold analysis;
;# Required for signal EM analysis and fixing to proceed.
set CHIP_FINISH_SIGNAL_EM_FIXING 	false ;# Enable signal EM fixing; false | true; false is default
########################################################################################## 
## Variables for ICV in-design related settings (used by icv_in_design.tcl)
##########################################################################################
set ICV_IN_DESIGN_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during icv_in_design step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_ICV_IN_DESIGN_PRE_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced before signoff_check_drc.
set TCL_USER_ICV_IN_DESIGN_POST_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced after second signoff_check_drc.
## signoff_check_drc specific variables
set ICV_IN_DESIGN_DRC_CHECK_RUNSET 	"" ;# The foundry runset for ICV used by signoff_check_drc
set ICV_IN_DESIGN_DRC_CHECK_RUNDIR 	"z_check_drc" 
;# The working directory for the signoff_check_drc before signoff_fix_drc;
;# The directory that contains the initial DRC error database for signoff_fix_drc.
## singoff_fix_drc specific variables
set ICV_IN_DESIGN_ADR 			true ;# true|false; true enables signoff_fix_drc in addition to signoff_check_drc; default is true
set ICV_IN_DESIGN_ADR_RUNDIR 		"z_adr"	;# The working directory for signoff_fix_drc; only takes effect if ICV_IN_DESIGN_ADR is true
set ICV_IN_DESIGN_POST_ADR_RUNDIR 	"z_post_adr" ;# The working directory for signoff_check_drc after signoff_fix_drc is done; 
;# only takes effect if ICV_IN_DESIGN_ADR is true 
set ICV_IN_DESIGN_ADR_DPT_RULES 	"" ;# Specify your DPT rules for signoff_fix_drc fixing; only takes effect if ICV_IN_DESIGN_ADR is true
set ICV_IN_DESIGN_ADR_DPT_RUNDIR	"z_adr_with_dpt" ;# The working directory for signoff_check_drc with DPT rule fixing;
;# only takes effect if ICV_IN_DESIGN_ADR_DPT_RULES (DPR rules) is specified
set ICV_IN_DESIGN_POST_ADR_DPT_RUNDIR	"z_post_adr_with_dpt" ;# The working directory for signoff_check_drc after DPT rule fixing is done;
;# only takes effect if ICV_IN_DESIGN_ADR_DPT_RULES (DPR rules) is specified
## Metal fill specific variables
set ICV_IN_DESIGN_METAL_FILL 		false ;# Default false; set it to true to enable the metal fill creation feature.
set ICV_IN_DESIGN_METAL_FILL_RUNDIR	"z_icvFill" ;# The working directory for signoff_create_metal_fill. Optional. Default is z_icvFill.
set ICV_IN_DESIGN_METAL_FILL_TIMING_DRIVEN_THRESHOLD "" 
;# Specify the threshold for timing-driven metal fill.
;# If not specified, timing-driven is not enabled.
;# If specified, "-timing_preserve_setup_slack_threshold" option is added.
set ICV_IN_DESIGN_METAL_FILL_TRACK_BASED "off" ;# off | <a technology node> | generic; used for -track_fill option of signoff_create_metal_fill
;# for non-track-based : specify off 
;# for track-based : specify either a node (refer to man page) or generic 
set ICV_IN_DESIGN_METAL_FILL_RUNSET	"" ;# Specify the foundry runset for signoff_create_metal_fill command;
;# required only by non track-based metal fill (ICV_IN_DESIGN_METAL_FILL_TRACK_BASED set to off).
set ICV_IN_DESIGN_POST_METAL_FILL_RUNDIR "z_MFILL_after" 
;# The working directory for the signoff_check_drc after signoff_create_metal_fill is completed;
;# only takes effect if ICV_IN_DESIGN_METAL_FILL is true
set ICV_IN_DESIGN_METAL_FILL_TRACK_BASED_PARAMETER_FILE "auto" ;# auto | <a parameter file>; default is auto;
;# this variable is only for track-based metal fill;
;# specify auto to use ICC-II auto generated track_fill_params.rh file or your own paramter file.
########################################################################################## 
## Variables for settings related to write data (used by write_data.tcl)
##########################################################################################
## write_gds related
set WRITE_GDS_LAYER_MAP_FILE 		"" ;# A layer map file which provides a mapping between the tool and GDS layers
set WRITE_OASIS_LAYER_MAP_FILE 		"" ;# A layer map file which provides a mapping between the tool and OASIS layers
########################################################################################## 
## Variables for Functional ECO related settings (used by functional_eco.tcl)
##########################################################################################
set FUNCTIONAL_ECO_ACTIVE_SCENARIO_LIST	"" ;# Optional; a subset of scenarios to be made active during the step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_FUNCTIONAL_ECO_PRE_SCRIPT	"" ;# An optional Tcl file to be sourced before ECO operations.
set TCL_USER_FUNCTIONAL_ECO_POST_SCRIPT	"" ;# An optional Tcl file to be sourced after route_eco.
set FUNCTIONAL_ECO_DISPLACEMENT_THRESHOLD "10" ;# A float to specify the maximum displacement threshold value for 
;# place_eco_cells -eco_changed_cells -legalize_mode minimum_physical_impact -displacement_threshold;
set FUNCTIONAL_ECO_VERILOG_FILE		"" ;# Required; a verilog file to be 
set FUNCTIONAL_ECO_MODE			"default" ;# Specify the preferred flow; default|freeze_silicon
;# default: sources $FUNCTIONAL_ECO_CHANGE_FILE and place_eco_cells in MPI mode
;# freeze_silicon: add_spare_cells, place_eco_cells, sources $FUNCTIONAL_ECO_CHANGE_FILE, and place_freeze_silicon
########################################################################################## 
## Variables for PT ECO related settings (used by pt_eco.tcl/pt_eco_incremental.tcl)
##########################################################################################
## The following variables apply to both pt_eco.tcl (classic PT-ECO flow) and pt_eco_incremental.tcl (Galaxy incremental ECO flow)
set PT_ECO_ACTIVE_SCENARIO_LIST 	"" ;# Optional; a subset of scenarios to be made active during the step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_PT_ECO_PRE_SCRIPT 		"" ;# An optional Tcl file to be sourced before ECO operations.
set TCL_USER_PT_ECO_POST_SCRIPT 	"" ;# An optional Tcl file to be sourced after route_eco.
set PT_ECO_DISPLACEMENT_THRESHOLD 	"10" ;# A float to specify the maximum displacement threshold value for 
;# place_eco_cells -eco_changed_cells -legalize_mode minimum_physical_impact -displacement_threshold;
## The following variables only apply to pt_eco.tcl (classic PT-ECO flow)
set PT_ECO_CHANGE_FILE 			"" ;# Required; an ECO guidance file generated by the PT-SI write_changes command,
;# as an input to the pt_eco.tcl
set PT_ECO_MODE				"default" ;# Specify the preferred flow for the PT-ECO run; default|freeze_silicon
;# default: sources $PT_ECO_CHANGE_FILE and place_eco_cells in MPI mode
;# freeze_silicon: add_spare_cells, place_eco_cells, sources $PT_ECO_CHANGE_FILE, and place_freeze_silicon
########################################################################################## 
## Variables for Redhawk in-design related settings 
## (used by redhawk_in_design_pnr.tcl; SNPS_INDESIGN_RH_RAIL license required)
##########################################################################################
set REDHAWK_DIR 			"" ;# Specify the path to REDHAWK executable; required 
set REDHAWK_PAD_FILE 			"" ;# Default is top level pins.
set REDHAWK_ANALYSIS_NETS 		"" ;# Required. Specify the list of power and ground nets in pairs and in separate lines for the analysis;
;# for example, "VDD1 VSS1 VDD2 VSS2 VDD3 VSS3", where VDD* are power nets and VSS* are ground nets.
set REDHAWK_TECH_FILE 			"" ;# Required. Apache Technology File
set REDHAWK_MACROS 			"" ;# Optional. List of Macro names and macro directories in pairs and in separate lines;
;# for example, "macro1_name macro1_directory 
;#		    macro2_name macro2_directory 
;#		    macro3_name macro3_directory"
set REDHAWK_SWITCH_MODEL_FILES 		"" ;# Optional. List of switch model files;
;# for example: "switch_model_file1 
;#               switch_model_file2 
;#		    switch_model_file3"
set REDHAWK_LIB_FILES 			"" ;# Required. List of .lib files in separate lines.
;# for example: "/home/lib_1.lib 
;#               /home/lib_2.lib
;#               /home/lib_3.lib"
set REDHAWK_APL_FILES			"" ;# Required for dynamic analysis.  List of apl files in separate lines.
;# for example: "x.cdev cdev
;#               x.current current
;#               y.cdev cdev
;#               y.current current"
set REDHAWK_EXTRA_GSR 			"" ;# Optional. Provide a file with custom Redhawk settings.
set REDHAWK_ANALYSIS 			"" ;# Required. Specify of the analyses below:
;# For Static analysis: "static"
;# For Vector-based Dynamic analysis: "dynamic_vcd"
;# For Vectorless Dynamic analysis: "dynamic_vectorless"
;# For Effective Resistance analysis: "effective_resistance"
;# For Minimum path resistance analysis: "min_path_resistance"
;# For Integrity Check: "check_missing_via"
set REDHAWK_OUTPUT_REPORT 		"" ;# Optional. Specify a file name to have the output report produced:
;# For Static or dynamic analysis: the effective voltage drop is reported
;# For Effective Resistance analysis: the effective resistance is reported
;# For Minimum path resistance analysis: the minimum path resistance is reported
;# For Integrity Check: the missing vias are reported
set REDHAWK_EM_ANALYSIS 	   	false ;# Optional. Set to true if EM analysis to be performed with static or dynamic analysis.
set REDHAWK_EM_REPORT 			"" ;# Optional. Specify a file name to have the EM output report produced.
set REDHAWK_SCRIPT_FILE 		"" ;# Optional. Specify a file name for using Redhawk standalone run tcl file.
set REDHAWK_SWITCHING_ACTIVITY_FILE 	"" ;# Required for vector-based dynamic analysis.  Format is as follows:
;# {file_format [file_name] [strip_path]}
set REDHAWK_FIX_MISSING_VIAS       	false ;# Optional. Set to true to enable inserting vias to missing via locations after the check_missing_via flow is run.
set REDHAWK_MISSING_VIA_POS_THRESHOLD	"" ;# Optional. Set to positive voltage between two overlapped layers for filtering purpose.  Default is no filtering.
set REDHAWK_RAIL_DATABASE               RAIL_DATABASE  ; #Optional. Set ICC2 Redhawk Fusion output directory.
set REDHAWK_PGA_POWER_NET               "" ; #Required.  Set one power net for PGA.
set REDHAWK_PGA_GROUND_NET              "" ; #Required.  Set one ground net for PGA
set REDHAWK_PGA_NODE                    "" ; #Required. Set the technology node such as tsmc16.
set REDHAWK_PGA_ICV_DIR                 "" ; #Required. Set the path to the ICV binary.  Example: /global/apps/icv_2018.06
##########################################################################################
## System Variables and Settings (there's no need to change them)
##########################################################################################
## Reporting 
set REPORT_QOR				true ;# true|false; RM default true; runs various reporting commands at end of each step;
;# reporting commands vary by stage; set it to false to skip reporting
set REPORT_QOR_REPORT_POWER		true ;# true|false; RM default true;
;# set it to false to skip report_power and report_clock_qor -type power during reporting
set REPORT_QOR_REPORT_CONGESTION	true ;# true|false; RM default reports congestion with "route_global -congestion_map_only true"
;# at the end of preroute steps; set it to false to skip.
set search_path [list ./rm_icc2_pnr_scripts ./rm_setup ./templates $REDHAWK_SEARCH_PATH]
lappend search_path .
if {$synopsys_program_name == "icc2_shell"} {
	set_host_options -max_cores 8

	## Enable on-disk operation for copy_block to save block to disk right away
	set_app_option -name design.on_disk_operation -value true ;# default false and global-scoped
}
set sh_continue_on_error true
## Label names (while $DESIGN_NAME is the block name)
set INIT_DESIGN_BLOCK_NAME 		"init_design" 			;# Label name to be used when saving a block in init_design.tcl
set PLACE_OPT_BLOCK_NAME 		"place_opt" 			;# Label name to be used when saving a block in place_opt.tcl
set CLOCK_OPT_CTS_BLOCK_NAME 		"clock_opt_cts" 		;# Label name to be used when saving a block in clock_opt_cts.tcl
set CLOCK_OPT_OPTO_BLOCK_NAME 		"clock_opt_opto" 		;# Label name to be used when saving a block in clock_opt_opto.tcl
set ROUTE_AUTO_BLOCK_NAME 		"route_auto" 			;# Label name to be used when saving a block in route_auto.tcl
set ROUTE_OPT_BLOCK_NAME 		"route_opt" 			;# Label name to be used when saving a block in route_opt.tcl
set CHIP_FINISH_BLOCK_NAME 		"chip_finish" 			;# Label name to be used when saving a block in chip_finish.tcl
set ICV_IN_DESIGN_BLOCK_NAME 		"icv_in_design" 		;# Label name to be used when saving a block in icv_in_design.tcl
set WRITE_DATA_FROM_BLOCK_NAME 		$ICV_IN_DESIGN_BLOCK_NAME 	;# Label name of the source block in write_data.tcl;
set WRITE_DATA_BLOCK_NAME 		"write_data" 			;# Label name to be used when saving a block in write_data.tcl
;# default is ICV_IN_DESIGN_BLOCK_NAME
set FUNCTIONAL_ECO_FROM_BLOCK_NAME	$ROUTE_OPT_BLOCK_NAME 		;# Label name of the source block in functional_eco.tcl;
;# default is ROUTE_OPT_BLOCK_NAME
set FUNCTIONAL_ECO_BLOCK_NAME		"functional_eco"		;# Label name to be used when saving a block in functional_eco.tcl
set PT_ECO_FROM_BLOCK_NAME 		$ROUTE_OPT_BLOCK_NAME 		;# Label name of the source block in pt_eco.tcl;
;# default is ROUTE_OPT_BLOCK_NAME
set PT_ECO_BLOCK_NAME 			"pt_eco" 			;# Label name to be used when saving a block in pt_eco.tcl
set PT_ECO_INCREMENTAL_FROM_BLOCK_NAME 	$ROUTE_OPT_BLOCK_NAME 		;# Label name of the source block in pt_eco_incremental_1.tcl;
;# default is ROUTE_OPT_BLOCK_NAME; specify a different name if needed
set PT_ECO_INCREMENTAL_1_BLOCK_NAME 	"pt_eco_incremental_1" 		;# Label name to be used when saving a block in pt_eco_incremental_1.tcl
set PT_ECO_INCREMENTAL_2_BLOCK_NAME 	"pt_eco_incremental_2" 		;# Label name to be used when saving a block in pt_eco_incremental_2.tcl
set REDHAWK_IN_DESIGN_PNR_FROM_BLOCK_NAME $INIT_DESIGN_BLOCK_NAME	;# Label name of the starting block for redhawk_in_design_pnr.tcl;
;# default is INIT_DESIGN_BLOCK_NAME
## Directories
set OUTPUTS_DIR	"./outputs_icc2"	;# Directory to write output data files; mainly used by write_data.tcl
set REPORTS_DIR	"./rpts_icc2"		;# Directory to write reports; mainly used by report_qor.tcl
if !{[file exists $OUTPUTS_DIR]} {file mkdir $OUTPUTS_DIR} ;# do not change this line or directory may not be created properly
if !{[file exists $REPORTS_DIR]} {file mkdir $REPORTS_DIR} ;# do not change this line or directory may not be created properly
##########################################################################################
## Hierarchical PNR Variables (used by hierarchical PNR implementation)
##########################################################################################
## For designs where the blocks are bound to abstracts
set SUB_BLOCK_REFS                   	[list ] ;# If ABSTRACT_TYPE_FOR_MPH_BLOCKS == flattened , specify design names of the immediate child blocks
;# If ABSTRACT_TYPE_FOR_MPH_BLOCKS == nested , specify design names of the physical blocks in all lower levels of physical hierarchy
;# Include the blocks that will be bound to abstracts
set USE_ABSTRACTS_FOR_BLOCKS        	[list ] ;# design names of the physical blocks in the next lower level that will be bound to abstracts
## By default, abstracts created after icv_in_design step of lower-level are used to implement the current level
## Update the following variables if you want to use abstracts created after any other step 
set BLOCK_ABSTRACT_FOR_PLACE_OPT 	"$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_PLACE_OPT label for place_opt
set BLOCK_ABSTRACT_FOR_CLOCK_OPT_CTS    "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CLOCK_OPT_CTS label for clock_opt_cts
set BLOCK_ABSTRACT_FOR_CLOCK_OPT_OPTO   "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CLOCK_OPT_OPTO label for clock_opt_opto
set BLOCK_ABSTRACT_FOR_ROUTE_AUTO       "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ROUTE_AUTO label for route_auto
set BLOCK_ABSTRACT_FOR_ROUTE_OPT        "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ROUTE_OPT label for route_opt
set BLOCK_ABSTRACT_FOR_CHIP_FINISH      "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CHIP_FINISH for chip_finish
set BLOCK_ABSTRACT_FOR_ICV_IN_DESIGN    "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ICV_IN_DESIGN label for icv_in_design
set USE_ABSTRACTS_FOR_POWER_ANALYSIS 	false ;# Default false; false|true;
;# sets app option abstract.annotate_power that annotates power information in the abstracts
;# set this to true to perform power analysis inside subblocks modeled as abstracts
set USE_ABSTRACTS_FOR_SIGNAL_EM_ANALYSIS false ;# Default false; false|true;
;# sets app option abstract.enable_signal_em_analysis 
;# set this to true to perform signal em analysis inside abstracts
set ABSTRACT_TYPE_FOR_MPH_BLOCKS "flattened" ; # "nested | flattened", Default nested. Specifies the type of abstract to be created for MPH blocks (blocks with more than 1 level of physical hierarchy)
;# Allowed values are nested and flattened. 
;# when this variable is set to nested (default), preserve_block_instances option of create_abstract command is set to true (default value)
;# when this variable is set to flattened , preserve_block_instances option of create_abstract command is set to false
set CHECK_HIER_TIMING_CONSTRAINTS_CONSISTENCY true ;# Determines whether the consistency of top and block timing constraints is checked during the check_design command
;# The variable in turn sets the application option abstract.check_constraints_consistency to true
########################################################################################## 
## Hierarchical PNR Variables for clock_opt_cts related settings (used by clock_opt_cts.tcl)
##########################################################################################
set PROMOTE_CLOCK_BALANCE_POINTS	false ;# Default false. When implementing intermediate and top levels of physical hierarchy,
;# set this variable to true to promote clock balance points from sub-blocks.
;# Leave this variable to its default value, if the needed clock balance points for the pins
;# inside sub-blocks are applied from the top-level itself.
########################################################################################## 
## Hierarchical PNR Variables for designs where some of the blocks are bound to ETMs
##########################################################################################
set WRITE_DATA_FOR_ETM_GENERATION       false ;# Default false. Set it to true, for writing out required design data for ETM Generation in PrimeTime 
set WRITE_DATA_FOR_ETM_BLOCK_NAME       $ICV_IN_DESIGN_BLOCK_NAME ;# Name of the starting block for the write_data_for_etm step
## ICC2-RM provides additional files (flavors) to override RM default settings for high connectivity, run time and area/power focused designs.
#  These files are under rm_icc2_pnr_scripts/ :  
#  flavor.high_connectivity_high_congestion_focused.tcl, flavor.area_power_focused.tcl and flavor.run_time_focused.tcl
#  You can use the ADDITIONAL_FLAVOR variable to control whether to use these flavors.
set ADDITIONAL_FLAVOR "" 	;# default unspecified; if unspecified, runs RM default flow that works/balances all PPA
;# set it to high_connectivity_high_congestion for high connectivity design styles with heavy congestions
;# set it to area_power for extra area and power optimizations
;# set it to run_time if run time is the primary concern
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_setup/icc2_pnr_setup.tcl

set REPORT_PREFIX $ROUTE_OPT_BLOCK_NAME
route_opt
open_lib $DESIGN_LIBRARY
Information: Loading library file '/afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/CORTEXM0DS' (FILE-007)
Information: Loading library file '/afs/eos.ncsu.edu/lockers/research/ece/wdavis/tech/ece720/Nangate_15nm_OCL_ICC2_LibPrep_v2014_06/icc2_cell_lib/NanGate_15nm_OCL.ndm' (FILE-007)
{CORTEXM0DS}
copy_block -from ${DESIGN_NAME}/${ROUTE_AUTO_BLOCK_NAME} -to ${DESIGN_NAME}/${ROUTE_OPT_BLOCK_NAME}
Information: User units loaded from library 'NanGate_15nm_OCL' (LNK-040)
Information: Saving block 'CORTEXM0DS:CORTEXM0DS/route_opt.design'
{CORTEXM0DS:CORTEXM0DS/route_opt.design}
current_block ${DESIGN_NAME}/${ROUTE_OPT_BLOCK_NAME}
{CORTEXM0DS:CORTEXM0DS/route_opt.design}
link_block
Using libraries: CORTEXM0DS NanGate_15nm_OCL
Visiting block CORTEXM0DS:CORTEXM0DS/route_opt.design
Design 'CORTEXM0DS' was successfully linked.
1
## The following only applies to hierarchical designs
## Swap abstracts if abstracts specified for route_auto and route_opt are different
if {$DESIGN_STYLE == "hier"} {
	if {$USE_ABSTRACTS_FOR_BLOCKS != "" && ($BLOCK_ABSTRACT_FOR_ROUTE_OPT != $BLOCK_ABSTRACT_FOR_ROUTE_AUTO)} {
		puts "RM-info: Swapping from $BLOCK_ABSTRACT_FOR_ROUTE_AUTO to $BLOCK_ABSTRACT_FOR_ROUTE_OPT abstracts for all blocks."
		change_abstract -references $USE_ABSTRACTS_FOR_BLOCKS -label $BLOCK_ABSTRACT_FOR_ROUTE_OPT
		report_abstracts
	}
}
if {$ROUTE_OPT_ACTIVE_SCENARIO_LIST != ""} {
	set_scenario_status -active false [get_scenarios -filter active]
	set_scenario_status -active true $ROUTE_OPT_ACTIVE_SCENARIO_LIST
}
source -echo settings.route_opt.tcl ;# step specific settings
puts "RM-info: Running script [info script]\n"
RM-info: Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.route_opt.tcl

##########################################################################################
# Tool: IC Compiler II
# Script: settings.route_opt.tcl 
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
## Prefix
if {$ROUTE_OPT_USER_INSTANCE_NAME_PREFIX != ""} {
	set_app_options -name opt.common.user_instance_name_prefix -value $ROUTE_OPT_USER_INSTANCE_NAME_PREFIX
	set_app_options -name cts.common.user_instance_name_prefix -value ${ROUTE_OPT_USER_INSTANCE_NAME_PREFIX}_cts
}
## Enable route_opt CCD for the first route_opt
puts "RM-info: Setting route_opt.flow.enable_ccd to true for the first route_opt"
RM-info: Setting route_opt.flow.enable_ccd to true for the first route_opt
set_app_options -name route_opt.flow.enable_ccd -value true ;# tool default false
## Enable route_opt power optimization
## The type of power optimization depends on scenario setup (set_scenario_status)
puts "RM-info: Setting route_opt.flow.enable_power to true (tool default false)"
RM-info: Setting route_opt.flow.enable_power to true (tool default false)
set_app_options -name route_opt.flow.enable_power -value true ;# tool default false
## AWP, and CCS receiver for route_opt
puts "RM-info: Setting time.delay_calc_waveform_analysis_mode to full_design"
RM-info: Setting time.delay_calc_waveform_analysis_mode to full_design
set_app_options -name time.delay_calc_waveform_analysis_mode -value full_design ;# tool default disabled; enables AWP
puts "RM-info: Setting time.enable_ccs_rcv_cap to true"
RM-info: Setting time.enable_ccs_rcv_cap to true
set_app_options -name time.enable_ccs_rcv_cap -value true ;# tool default false; enables CCS receiver model
## CTS : Clock DRC fixing during route_opt
## Note: this feature affects both CCD and non-CCD route_opt
## - If CCD is enabled (route_opt.flow.enable_ccd = true), with auto (tool and RM default), route_opt will enable the feature.
##   Set ROUTE_OPT_CTO to "always_off" if you want it disabled. 
## - If CCD is not enabled, with auto (tool and RM default), route_opt will not enable the feature.
##   Set ROUTE_OPT_CTO to "always_on" if you want to enable the feature.
puts "RM-info: Setting route_opt.flow.enable_ccd_clock_drc_fixing to $ROUTE_OPT_CTO (tool default auto)"
RM-info: Setting route_opt.flow.enable_ccd_clock_drc_fixing to auto (tool default auto)
set_app_options -name route_opt.flow.enable_ccd_clock_drc_fixing -value $ROUTE_OPT_CTO ;# tool default auto
## ECO route : spreading
## To disable soft-rule-based timing optimization during ECO routing, uncomment the following.
#  This is to limit spreading which can impact convergence by touching multiple routes.
#	set_app_options -name route.detail.eco_route_use_soft_spacing_for_timing_optimization -value false
## Incremental reshielding 
if {$ROUTE_AUTO_CREATE_SHIELDS != "none" && $ROUTE_OPT_RESHIELD == "incremental"} {
	puts "RM-info: Setting route.common.reshield_modified_nets to reshield (tool default off)"
	set_app_options -name route.common.reshield_modified_nets -value reshield
}
## To disable soft-rule-based timing optimization during ECO routing, uncomment the following.
## This is to limit spreading which can touch multiple routes and impact convergence.
#	set_app_options -name route.detail.eco_route_use_soft_spacing_for_timing_optimization -value false
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.route_opt.tcl

source -echo settings.non_persistent.tcl ;# non-persistent settings to be re-applied in each session
puts "RM-info: Running script [info script]\n"
RM-info: Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.non_persistent.tcl

##########################################################################################
# Script: settings.non_persistent.tcl
# Description : Settings that need to be re-applied in each new ICC-II session are incldued below.
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
####################################
## Timer 
####################################
## set_app_options -name time.enable_preset_clear_arcs -value true ;# tool default false, global-scoped
####################################
## Keepout margin (lib cell based) 
####################################
## Lib cell based keepout margin is not persistent in the current release and must be re-applied in new ICC-II seccions.
#  Example : create_keepout_margin -outer {5 5 5 5} [get_lib_cells */lib_cell_name]
####################################
## set_threshold_voltage_group_type 
####################################
## Set your threshold_voltage_group attributes. These are persistent and can be simply defined in settings.place_opt.tcl. 
#  Listed here for your reference. For example:
#  	define_user_attribute -type string -class lib_cell threshold_voltage_group
#  	set_attribute -quiet [get_lib_cells -quiet */*LVT] threshold_voltage_group LVt
#  	set_attribute -quiet [get_lib_cells -quiet */*RVT] threshold_voltage_group RVt
#  	set_attribute -quiet [get_lib_cells -quiet */*HVT] threshold_voltage_group HVt
## set_threshold_voltage_group_type is not persistent and should be defined here:
#  	set_threshold_voltage_group_type -type low_vt LVt
#  	set_threshold_voltage_group_type -type normal_vt RVt
#  	set_threshold_voltage_group_type -type high_vt HVt
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.non_persistent.tcl

##########################################################################################
## Additional flavors (optional)
##########################################################################################
## ICC2-RM provides additional files (flavors) to override a small set of RM default settings for high connectivity, run time,
#  and area/power focused designs. This is controlled by ADDITIONAL_FLAVOR, which is by default unspecified; 
#  if unspecified, runs RM default flow that works/balances all PPA.
if {$ADDITIONAL_FLAVOR == "run_time"} {
	puts "RM-info: Sourcing [which flavor.run_time_focused.tcl]"
	source -echo flavor.run_time_focused.tcl
} elseif {$ADDITIONAL_FLAVOR == "area_power"} {
	puts "RM-info: Sourcing [which flavor.area_power_focused.tcl]"
	source -echo flavor.area_power_focused.tcl
}
##########################################################################################
## Pre-route_opt customizations
##########################################################################################
if {[file exists [which $TCL_USER_ROUTE_OPT_PRE_SCRIPT]]} {
	puts "RM-info: Sourcing [which $TCL_USER_ROUTE_OPT_PRE_SCRIPT]"
	source -echo $TCL_USER_ROUTE_OPT_PRE_SCRIPT
} elseif {$TCL_USER_ROUTE_OPT_PRE_SCRIPT != ""} {
	puts "RM-error : TCL_USER_ROUTE_OPT_PRE_SCRIPT($TCL_USER_ROUTE_OPT_PRE_SCRIPT) is invalid. Please correct it."
}
redirect -tee -file ${REPORTS_DIR}/${REPORT_PREFIX}.report_app_options.start {report_app_options -non_default *}
****************************************
Report : app_option
           -non_default
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:32:57 2019
****************************************
Name                                                   Type       Value       User-default System-default Scope      Status     Source
------------------------------------------------------ ---------- ----------- ------------ -------------- ---------- ---------- ----------------------------------------------------------------------------------------------------
ccd.post_route_buffer_removal                          bool       true        --           false          block      normal     
design.on_disk_operation                               bool       true        true         false          global     normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_setup/icc2_pnr_setup.tcl:552
extract.enable_coupling_cap                            bool       true        --           false          block      normal     
opt.area.effort                                        enum       high        {}           low            block      normal     
opt.common.advanced_logic_restructuring_mode           enum       area_timing {}           none           block      normal     
opt.common.buffer_area_effort                          enum       ultra       {}           low            block      normal     
opt.common.use_route_aware_estimation                  enum       true        {}           false          block      normal     
opt.port.eliminate_verilog_assign                      bool       true        --           false          block      normal     
opt.power.effort                                       enum       high        {}           low            block      normal     
opt.power.mode                                         enum       total       {}           none           block      normal     
opt.timing.effort                                      enum       high        {}           low            block      normal     
place_opt.final_place.effort                           enum       high        {}           medium         block      normal     
place_opt.initial_drc.global_route_based               enum       1           {}           false          block      normal     
place_opt.place.congestion_effort                      enum       high        {}           medium         block      normal     
route.common.post_detail_route_redundant_via_insertion enum       medium      {}           off            block      normal     
route.detail.eco_max_number_of_iterations              integer    10          --           -1             block      normal     
route.detail.timing_driven                             bool       true        --           false          block      normal     
route.global.timing_driven                             bool       true        --           false          block      normal     
route.track.crosstalk_driven                           bool       true        --           false          block      normal     
route.track.timing_driven                              bool       true        --           false          block      normal     
route_opt.flow.enable_ccd                              bool       true        true         false          global     normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.route_opt.tcl:18
route_opt.flow.enable_power                            bool       true        true         false          global     normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.route_opt.tcl:23
time.enable_ccs_rcv_cap                                bool       true        --           false          block      normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.route_opt.tcl:29
time.enable_clock_to_data_analysis                     bool       true        --           false          block      normal     
time.enable_io_path_groups                             bool       true        --           false          block      normal     
time.remove_clock_reconvergence_pessimism              bool       true        --           false          block      normal     
time.si_enable_analysis                                bool       true        --           false          block      normal     
------------------------------------------------------ ---------- ----------- ------------ -------------- ---------- ---------- ----------------------------------------------------------------------------------------------------

There are additional internal differences with no available TBC source.
1
redirect -file ${REPORTS_DIR}/${REPORT_PREFIX}.report_lib_cell_purpose {report_lib_cell -objects [get_lib_cells] -column {full_name:20 valid_purposes}}
## The following only applies to designs with physical hierarchy
## Ignore the sub-blocks (bound to abstracts) internal timing paths
if {$DESIGN_STYLE == "hier" && $PHYSICAL_HIERARCHY_LEVEL != "bottom"} {
	set_timing_paths_disabled_blocks  -all_sub_blocks
}
##########################################################################################
## route_opt flow
##########################################################################################
compute_clock_latency 
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/route_opt.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/route_opt.design (time 0s)
Information: RDE mode is turned on. (TIM-124)
Warning: Libraries do not have CCS noise model for accurate waveform analysis in advanced waveform propagation mode. (TIM-207)
Information: The stitching and editing of coupling caps is turned ON for design 'CORTEXM0DS:CORTEXM0DS/route_opt.design'. (TIM-125)
Information: Design CORTEXM0DS has 9011 nets, 0 global routed, 8977 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'CORTEXM0DS'. (NEX-022)
---extraction options---
Corner: mode_norm.slow.RCmax
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.slow.RCmax_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.worst_low.RCmax
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.worst_low.RCmax_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.fast.RCmin
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.fast.RCmin_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Global options:
 late_ccap_threshold       : 31fF
 late_ccap_ratio           : 0.03
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 8
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : true
Extracting design: CORTEXM0DS 
Information: coupling capacitance is created explicitly. (NEX-029)
Information: 9009 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 9009, routed nets = 9009, across physical hierarchy nets = 0, parasitics cached nets = 9009, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Update timing is using PrimeTime delay calculation. (TIM-201)
************************************************************
Timer Settings:
Delay Calculation Style:                   primetime
Signal Integrity Analysis:                 enabled
Timing Window Analysis:                    enabled
Advanced Waveform Propagation:             full_design
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     enabled
Advanced Receiver Model:                   enabled
************************************************************

Mode:mode_norm.slow.RCmax   Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
HCLK         Yes    57.1251 57.1251 57.9262 57.9262   mode_norm.slow.RCmax

Mode:mode_norm.worst_low.RCmax   Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
HCLK         Yes    70.2286 70.2286 70.9343 70.9343   mode_norm.worst_low.RCmax

Mode:mode_norm.fast.RCmin   Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
HCLK         Yes         --      --      --      --   mode_norm.fast.RCmin

Mode:mode_norm.fast.RCmin_bc   Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
HCLK         Yes    55.1796 55.1796 55.4848 55.4848   mode_norm.fast.RCmin_bc

Adjusting IO clock latency
INFO: Clock latency adjustments are made on following clocks

Mode:mode_norm.slow.RCmax   Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------

Mode:mode_norm.worst_low.RCmax   Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
HCLK         Yes    143.6616 143.6616 144.3673 144.3673 mode_norm.worst_low.RCmax

Mode:mode_norm.fast.RCmin_bc   Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
1
if {[file exists [which $TCL_USER_ROUTE_OPT_SCRIPT]]} {
	puts "RM-info: Sourcing [which $TCL_USER_ROUTE_OPT_SCRIPT]"
	source -echo $TCL_USER_ROUTE_OPT_SCRIPT
} elseif {$TCL_USER_ROUTE_OPT_SCRIPT != ""} {
	puts "RM-error: TCL_USER_ROUTE_OPT_SCRIPT($TCL_USER_ROUTE_OPT_SCRIPT) is invalid. Please correct it."
} else {

	##########################################################################
	## First route_opt (CCD)
	##########################################################################
	## Without CLIB, route_opt issues TIM-260 and reverts to native timer, even if search_path includes .db paths. 
	## Refer to TIM-260 on how to enable library configuration to update reference libraries during open_lib.
	puts "RM-info: Running first route_opt (CCD)."
	route_opt
	#save_block -as ${DESIGN_NAME}/${ROUTE_OPT_BLOCK_NAME}_1

	##########################################################################
	## Second route_opt (non-CCD)
	##########################################################################
	## Turn off route_opt CCD for the second route_opt
	puts "RM-info: Setting route_opt.flow.enable_ccd to false for the second route_opt"
	set_app_options -name route_opt.flow.enable_ccd -value false ;# tool default false
	
	## Enable path based analysis (PBA) during PrimeTime delay calculation (optional)
	if {$ROUTE_OPT_PT_DELAY_CALCULATION_WITH_PBA} {
		## time.pba_optimization_mode enables path-based analysis during route_opt; tool default false;
		## you can also set it to exhaustive to apply an exhaustive path search algorithm to determine worst pba path to an endpoint;
		## in report_qor.tcl, script will add -pba_mode with the specified value to report_qor/timing/global_timing commands.
		set_app_options -name time.pba_optimization_mode -value path 
		
		## Disable CCD when PBA is enabled, if CCD is not already disabled
		if {[get_app_option_value -name route_opt.flow.enable_ccd]} {
			set_app_options -name route_opt.flow.enable_ccd -value false
		}
	}

	## Enable StarRC in-design extraction (optional)
	## Config file is required to set up a proper StarRC run
	if {[file exists [which $ROUTE_OPT_STARRC_CONFIG_FILE]]} {
		set_starrc_in_design -config $ROUTE_OPT_STARRC_CONFIG_FILE ;# example: templates/route_opt.starrc_config_example.txt
	} elseif {$ROUTE_OPT_STARRC_CONFIG_FILE != ""} {
		puts "RM-error: ROUTE_OPT_STARRC_CONFIG_FILE($ROUTE_OPT_STARRC_CONFIG_FILE) is invalid. Please correct it."
	}

	puts "RM-info: Running second route_opt (non-CCD)"
	route_opt
	#save_block -as ${DESIGN_NAME}/${ROUTE_OPT_BLOCK_NAME}_2

	##########################################################################
	## Third route_opt (non-CCD and size-only) or ECO fusion
	##########################################################################
	if {$ROUTE_OPT_ECO_OPT_PT_PATH == ""} {
	
		#########################################
		## Third route_opt (non-CCD and size-only
		#########################################
		## Turn off route_opt CCD for the third route_opt
		puts "RM-info: Setting route_opt.flow.enable_ccd to false for the third route_opt"
		set_app_options -name route_opt.flow.enable_ccd -value false ;# tool default false
	
		## Reset power recovery to tool default for the third route_opt
		puts "RM-info: Resetting route_opt.flow.enable_clock_power_recovery for the third route_opt"
		reset_app_options route_opt.flow.enable_clock_power_recovery ;# tool default auto
	
		## Reset clock DRC fixing to tool default for the third route_opt
		puts "RM-info: Resetting route_opt.flow.enable_ccd_clock_drc_fixing for the third route_opt"
		reset_app_options route_opt.flow.enable_ccd_clock_drc_fixing ;# tool default auto
		
		## Size-only is recommended for the last route_opt in the flow
		## Please uncomment and set the app option to a value appropriate to your library models, 
		## such as footprint, equal, or equal_or_smaller
		puts "RM-info: Setting route_opt.flow.size_only_mode to equal_or_smaller"   
		set_app_options -name route_opt.flow.size_only_mode -value equal_or_smaller
		
		puts "RM-info: Running third route_opt (non-CCD and size-only)"
		route_opt
	
	} else {

		#########################################
		## ECO fusion  
		#########################################
		## Prerequisites : (1) PT path is specified (2) license found 
		## Best to use check_pt_qor with ECO fusion for timing/QoR reporting. 
		## After ECO fusion is completed, any additional ICC-II report_* commands are based on ICC-II's native timer. 
		if {[check_license -quiet "Digital-AF"]} {
			puts "RM-info: Running ECO fusion"
			source -echo route_opt.eco_opt.tcl
		} else {
			puts "RM-error: Unable to find Digital-AF license. ECO fusion is skipped"
		}
	
	}
}
RM-info: Running first route_opt (CCD).
INFO: Leakage Power Aware Optimization Enabled
Route-opt command begin                   CPU:    61 s (  0.02 hr )  ELAPSE:    17 s (  0.00 hr )  MEM-PEAK:   877 MB

Route-opt timing update complete          CPU:    81 s (  0.02 hr )  ELAPSE:    20 s (  0.01 hr )  MEM-PEAK:   877 MB

Route-opt initial QoR
_____________________
Scenario Mapping Table
1: mode_norm.fast.RCmin
2: mode_norm.fast.RCmin_bc
3: mode_norm.slow.RCmax
4: mode_norm.worst_low.RCmax

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: HCLK
8: FEEDTHROUGH
9: REGIN
10: REGOUT

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    2   1        -          -   0.0000     0.0000      0
    2   2        -          -   0.0000     0.0000      0
    2   3        -          -   0.0000     0.0000      0
    2   4        -          -   0.0000     0.0000      0
    2   5        -          -   0.0000     0.0000      0
    2   6        -          -   0.0000     0.0000      0
    2   7        -          -  23.6630   959.9816    311
    2   8        -          -   0.0000     0.0000      0
    2   9        -          -   0.0000     0.0000      0
    2  10        -          -   0.0000     0.0000      0
    3   1   0.0000     0.0000        -          -      -
    3   2   0.0000     0.0000        -          -      -
    3   3   0.0000     0.0000        -          -      -
    3   4   0.0000     0.0000        -          -      -
    3   5   0.0000     0.0000        -          -      -
    3   6   0.0000     0.0000        -          -      -
    3   7   0.0000     0.0000        -          -      -
    3   8   0.0000     0.0000        -          -      -
    3   9   0.0000     0.0000        -          -      -
    3  10   0.0000     0.0000        -          -      -
    4   1   0.0000     0.0000        -          -      -
    4   2   0.0000     0.0000        -          -      -
    4   3   0.0000     0.0000        -          -      -
    4   4   0.0000     0.0000        -          -      -
    4   5   0.0000     0.0000        -          -      -
    4   6   0.0000     0.0000        -          -      -
    4   7   0.0000     0.0000        -          -      -
    4   8   0.0000     0.0000        -          -      -
    4   9   0.0000     0.0000        -          -      -
    4  10   0.0000     0.0000        -          -      -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage
    1   *        -          -        -      -        -          -      -        -        - 49569672.0
    2   *        -          -        -      -  23.6630   959.9815    311        -        - 49569672.0
    3   *   0.0000     0.0000   0.0000      0        -          -      -        0        0          -
    4   *   0.0000     0.0000   0.0000      0        -          -      -        0        0          -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0  23.6630   959.9815    311        0        0 49569672.0      3378.81       8943
--------------------------------------------------------------------------------------------------------------------

Route-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt initial QoR Summary    0.0000     0.0000   0.0000      0  23.6630   959.9815    311        0        0 49569672.0      3378.81       8943
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 8 threads
Route-opt initialization complete         CPU:    83 s (  0.02 hr )  ELAPSE:    20 s (  0.01 hr )  MEM-PEAK:   877 MB
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA       POWER       ELAPSE (hr)  MEM (MB)


Route-opt optimization Phase 2 Iter  1          0.00        0.00   1061.74         -       0.003  49569672.00           0.006       877

Route-opt optimization Phase 3 Iter  1          0.00        0.00   1061.74         -       0.003  49458656.00           0.006       877

Route-opt optimization Phase 4 Iter  1          0.00        0.00      0.00       539       0.003  47621360.00           0.007       877
Route-opt optimization Phase 4 Iter  2          0.00        0.00      0.00       539       0.003  47621360.00           0.007       877


Route-opt optimization Phase 6 Iter  1          0.00        0.00      0.00       539       0.003  47621360.00           0.007       877
Route-opt optimization Phase 6 Iter  2          0.00        0.00      0.00       539       0.003  47641544.00           0.007       877
Route-opt optimization Phase 6 Iter  3          0.00        0.00      0.00       539       0.003  47644452.00           0.007       877
Route-opt optimization Phase 6 Iter  4          0.00        0.00      0.00       539       0.003  47657636.00           0.007       877
Route-opt optimization Phase 6 Iter  5          0.00        0.00      0.00       539       0.003  47668156.00           0.007       877
Route-opt optimization Phase 6 Iter  6          0.00        0.00      0.00       539       0.003  47687152.00           0.008       877
Route-opt optimization Phase 6 Iter  7          0.00        0.00      0.00       539       0.003  47687152.00           0.008       877
Route-opt optimization Phase 6 Iter  8          0.00        0.00      0.00       539       0.003  47687152.00           0.008       877
Route-opt optimization Phase 6 Iter  9          0.00        0.00      0.00       539       0.003  47687152.00           0.008       877
Route-opt optimization Phase 6 Iter 10          0.00        0.00      0.00       539       0.003  47687152.00           0.008       877
Route-opt optimization Phase 6 Iter 11          0.00        0.00      0.00       539       0.003  47687152.00           0.008       877
Route-opt optimization Phase 6 Iter 12          0.00        0.00      0.00       539       0.003  47687152.00           0.008       877
Route-opt optimization Phase 6 Iter 13          0.00        0.00      0.00       539       0.003  47687152.00           0.008       877
Route-opt optimization Phase 6 Iter 14          0.00        0.00      0.00       539       0.003  47687152.00           0.008       877

Route-opt optimization Phase 7 Iter  1          0.00        0.00      0.00       539       0.003  47687152.00           0.008       877
Route-opt optimization Phase 7 Iter  2          0.00        0.00      0.00       539       0.003  47715092.00           0.008       877

Route-opt optimization Phase 8 Iter  1          0.00        0.00      0.00       539       0.003  47715092.00           0.008       877
Information: CTS will work on the following scenarios. (CTS-101)
   mode_norm.slow.RCmax	(Mode: mode_norm.slow.RCmax; Corner: mode_norm.slow.RCmax)
   mode_norm.worst_low.RCmax	(Mode: mode_norm.worst_low.RCmax; Corner: mode_norm.worst_low.RCmax)
   mode_norm.fast.RCmin_bc	(Mode: mode_norm.fast.RCmin_bc; Corner: mode_norm.fast.RCmin_bc)
Information: CTS will work on all clocks in active scenarios, including 3 master clocks and 0 generated clocks. (CTS-107)
Information: Clock derating is disabled

CTS related app options set by user:
   cts.common.power_aware_pruning = false
   time.enable_ccs_rcv_cap = true

Buffer/Inverter reference list for clock tree synthesis:
   NanGate_15nm_OCL/BUF_X1
   NanGate_15nm_OCL/BUF_X2
   NanGate_15nm_OCL/BUF_X4
   NanGate_15nm_OCL/BUF_X8
   NanGate_15nm_OCL/BUF_X12
   NanGate_15nm_OCL/BUF_X16
   NanGate_15nm_OCL/CLKBUF_X1
   NanGate_15nm_OCL/CLKBUF_X2
   NanGate_15nm_OCL/CLKBUF_X4
   NanGate_15nm_OCL/CLKBUF_X8
   NanGate_15nm_OCL/CLKBUF_X12
   NanGate_15nm_OCL/CLKBUF_X16
   NanGate_15nm_OCL/INV_X1
   NanGate_15nm_OCL/INV_X2
   NanGate_15nm_OCL/INV_X4
   NanGate_15nm_OCL/INV_X8
   NanGate_15nm_OCL/INV_X12
   NanGate_15nm_OCL/INV_X16

ICG reference list:
   NanGate_15nm_OCL/CLKGATETST_X1


register reference list:
   NanGate_15nm_OCL/DFFRNQ_X1
   NanGate_15nm_OCL/DFFSNQ_X1
   NanGate_15nm_OCL/LHQ_X1
   NanGate_15nm_OCL/SDFFRNQ_X1
   NanGate_15nm_OCL/SDFFSNQ_X1

Information: 'mode_norm.worst_low.RCmax' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (76480 76800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/route_opt.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/route_opt.design (time 0s)
Drc Mode Option: auto
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Creating classic rule checker.
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 2421 total shapes.
Layer MINT1: cached 0 shapes out of 23726 total shapes.
Layer MINT2: cached 0 shapes out of 20200 total shapes.
Cached 4161 vias out of 92061 total vias.
Information: Initializing classic cellmap without advanced rules enabled
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled
CCD initialization runtime: cpu 0.510118, elapsed 0.508583, speed up 1.003018.

CCD-Info: App options set by user
   ccd.post_route_buffer_removal = true
   clock_opt.flow.optimize_ndr = false
CCD: using 8 threads
CTSSC route status detected: clock (VR 0, GR 0, DR 2861), data (VR 0, GR 0, DR 52337); stage = postroute, isPostRoute = TRUE
Total power = 0.095646, Leakage = 0.095646, Internal = 0.000000, Switching = 0.000000

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 0.103772, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -23.662970, TNHS = -1080.765869, NHVP = 405

    Scenario mode_norm.slow.RCmax  WNS = 9.337306, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax  WNS = 0.103772, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc  WNHS = -23.662970, TNHS = -1080.765881, NHVP = 405
    Scenario mode_norm.slow.RCmax
       Path Group REGOUT  WNS = 9.337306, TNS = 0.000000, NVP = 0
       Path Group HCLK  WNS = 71.785629, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 219.626068, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax
       Path Group HCLK  WNS = 0.103772, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 9.451866, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 115.597992, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc
       Path Group HCLK  WNHS = -23.662970, TNHS = -1080.765881, NHVP = 405
       Path Group REGIN  WNHS = 45.147537, TNHS = 0.000000, NHVP = 0
       Path Group REGOUT  WNHS = 112.370605, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.104, TNS = 0.000, NVP = 0, WNHS = -23.663, TNHS = -1080.766, NHVP = 405
CCD-QoR: Area: Clock Repeater Area (count) = 86.90 (232), Clock std Cell Area (count) = 116.98 (268), Flop Area (count) = 1240.10 (841), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.095430, Leakage = 0.095430, Internal = 0.000000, Switching = 0.000000

CCD: Before drc optimization
    Clock HCLK, NetsWithDRC = 74, worst Tran/Cap cost = 0.0065/0.0000, total Tran/Cap cost = 0.0780/0.0000, Scenario mode_norm.slow.RCmax
    Clock HCLK, NetsWithDRC = 54, worst Tran/Cap cost = 0.0062/0.0000, total Tran/Cap cost = 0.0620/0.0000, Scenario mode_norm.worst_low.RCmax

|35, 35||11, 11||26, 26||5, 5||1, 1|
    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =        119
	# Skipped during isValid and estimate          =          1
	# Failed subgraph evaluation           =         40
	# Failed main graph committ          =          0
	# Successful main graph commit      =         78
	# Subgraph evaluation success rate in percent =     0.6610
	# Sg2Main acceptance ratio in percent      =     1.0000
	# NumCTCells changed               =         32

	# Number of cells sized                =         57
	# Number of cells added                =         32
	# Number of cells removed                =          0

	# Total CPU time                  = 00h:01m:00s
	# Total elapsed time              = 00h:00m:11s
	# Flow total speed up             =     5.4173
	# Commit CPU time                 = 00h:00m:11s
	# Commit elapsed time             = 00h:00m:01s
	# Commit speed up                 =     7.2827
	# Generator CPU time              = 00h:00m:00s
	# Generator elapsed time          = 00h:00m:00s
	# Generator speed up              =     0.9998
	# Sg CPU time                     = 00h:00m:49s
	# Sg elapsed time                 = 00h:00m:09s
	# Sg speed up                     =     5.1670
	# The rest of flow speed up       =     5.1235

-------------------------------------------------


CCD: After drc optimization:
---------------------------------------------------------------------------------------------
    Design (setup) WNS = -1.428962, TNS = -1.428962, NVP = 1
    Design (hold) WNHS = -27.438202, TNHS = -1558.435669, NHVP = 501

    Scenario mode_norm.slow.RCmax  WNS = 11.301875, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax  WNS = -1.428962, TNS = -1.428962, NVP = 1
    Scenario mode_norm.fast.RCmin_bc  WNHS = -27.438202, TNHS = -1558.435693, NHVP = 501
    Scenario mode_norm.slow.RCmax
       Path Group REGOUT  WNS = 11.301875, TNS = 0.000000, NVP = 0
       Path Group HCLK  WNS = 70.625961, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 217.247955, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax
       Path Group HCLK  WNS = -1.428962, TNS = -1.428962, NVP = 1
       Path Group REGOUT  WNS = 12.408257, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 114.785942, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc
       Path Group HCLK  WNHS = -27.438202, TNHS = -1558.435692, NHVP = 501
       Path Group REGIN  WNHS = 47.012211, TNHS = 0.000000, NHVP = 0
       Path Group REGOUT  WNHS = 110.253448, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -1.429, TNS = -1.429, NVP = 1, WNHS = -27.438, TNHS = -1558.436, NHVP = 501
CCD-QoR: Area: Clock Repeater Area (count) = 90.14 (264), Clock std Cell Area (count) = 120.23 (300), Flop Area (count) = 1240.10 (841), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.095956, Leakage = 0.095956, Internal = 0.000000, Switching = 0.000000
    Clock HCLK, NetsWithDRC = 2, worst Tran/Cap cost = 0.0029/0.0000, total Tran/Cap cost = 0.0030/0.0000, Scenario mode_norm.slow.RCmax
    Clock HCLK, NetsWithDRC = 2, worst Tran/Cap cost = 0.0023/0.0000, total Tran/Cap cost = 0.0024/0.0000, Scenario mode_norm.worst_low.RCmax


    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =          0
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =          0
	# Failed main graph committ          =          0
	# Successful main graph commit      =          0
	# NumCTCells changed               =          0


	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     3.3775

-------------------------------------------------


CCD: After CG based optimization:
---------------------------------------------------------------------------------------------
    Design (setup) WNS = -1.428962, TNS = -1.428962, NVP = 1
    Design (hold) WNHS = -27.438202, TNHS = -1558.435669, NHVP = 501

    Scenario mode_norm.slow.RCmax  WNS = 11.301875, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax  WNS = -1.428962, TNS = -1.428962, NVP = 1
    Scenario mode_norm.fast.RCmin_bc  WNHS = -27.438202, TNHS = -1558.435693, NHVP = 501
    Scenario mode_norm.slow.RCmax
       Path Group REGOUT  WNS = 11.301875, TNS = 0.000000, NVP = 0
       Path Group HCLK  WNS = 70.625961, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 217.247955, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax
       Path Group HCLK  WNS = -1.428962, TNS = -1.428962, NVP = 1
       Path Group REGOUT  WNS = 12.408257, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 114.785942, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc
       Path Group HCLK  WNHS = -27.438202, TNHS = -1558.435692, NHVP = 501
       Path Group REGIN  WNHS = 47.012211, TNHS = 0.000000, NHVP = 0
       Path Group REGOUT  WNHS = 110.253448, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -1.429, TNS = -1.429, NVP = 1, WNHS = -27.438, TNHS = -1558.436, NHVP = 501
CCD-QoR: Area: Clock Repeater Area (count) = 90.14 (264), Clock std Cell Area (count) = 120.23 (300), Flop Area (count) = 1240.10 (841), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.095956, Leakage = 0.095956, Internal = 0.000000, Switching = 0.000000
 CCD flow runtime: cpu 70.178482, elapsed 12.629651, speed up 5.556644.
Mark clock trees...
Marking clock synthesized attributes

Rebuilding Cell-Density Map
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled

INFO: Enable clock_slack updates.
Information: Creating classic rule checker.
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/route_opt.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/route_opt.design (time 0s)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 0 total shapes.
Layer MINT1: cached 0 shapes out of 0 total shapes.
Layer MINT2: cached 0 shapes out of 0 total shapes.
Cached 0 vias out of 0 total vias.
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 9 Iter  1          0.00        0.00      0.00       539       0.003  47978204.00           0.013       877
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
INFO: Disable clock_slack updates.

Route-opt optimization Phase 10 Iter  1         0.00        0.00      0.00       539       0.003  47978204.00           0.013       877
Route-opt optimization Phase 10 Iter  2         0.00        0.00      0.00       539       0.003  47978204.00           0.013       877
Route-opt optimization Phase 10 Iter  3         0.00        0.00      0.00       539       0.003  47978204.00           0.013       877
Route-opt optimization Phase 10 Iter  4         0.00        0.00      0.00       539       0.003  47978204.00           0.013       877
Route-opt optimization Phase 10 Iter  5         0.00        0.00      0.00       539       0.003  47978204.00           0.013       877
Route-opt optimization Phase 10 Iter  6         0.00        0.00      0.00       539       0.003  47978204.00           0.013       877
Route-opt optimization Phase 10 Iter  7         0.00        0.00      0.00       539       0.003  47978204.00           0.013       877
Route-opt optimization Phase 10 Iter  8         0.00        0.00      0.00       539       0.003  47986580.00           0.013       877

Route-opt optimization Phase 11 Iter  1         0.00        0.00      0.00       539       0.003  47986580.00           0.013       877
Route-opt optimization Phase 11 Iter  2         0.00        0.00      0.00       539       0.004  52022748.00           0.014       877


Route-opt optimization Phase 13 Iter  1         0.00        0.00      0.00       539       0.004  52022748.00           0.014       877
Information: CTS will work on the following scenarios. (CTS-101)
   mode_norm.slow.RCmax	(Mode: mode_norm.slow.RCmax; Corner: mode_norm.slow.RCmax)
   mode_norm.worst_low.RCmax	(Mode: mode_norm.worst_low.RCmax; Corner: mode_norm.worst_low.RCmax)
   mode_norm.fast.RCmin_bc	(Mode: mode_norm.fast.RCmin_bc; Corner: mode_norm.fast.RCmin_bc)
Information: CTS will work on all clocks in active scenarios, including 3 master clocks and 0 generated clocks. (CTS-107)
Information: Clock derating is disabled

CTS related app options set by user:
   cts.common.power_aware_pruning = false
   time.enable_ccs_rcv_cap = true

Buffer/Inverter reference list for clock tree synthesis:
   NanGate_15nm_OCL/BUF_X1
   NanGate_15nm_OCL/BUF_X2
   NanGate_15nm_OCL/BUF_X4
   NanGate_15nm_OCL/BUF_X8
   NanGate_15nm_OCL/BUF_X12
   NanGate_15nm_OCL/BUF_X16
   NanGate_15nm_OCL/CLKBUF_X1
   NanGate_15nm_OCL/CLKBUF_X2
   NanGate_15nm_OCL/CLKBUF_X4
   NanGate_15nm_OCL/CLKBUF_X8
   NanGate_15nm_OCL/CLKBUF_X12
   NanGate_15nm_OCL/CLKBUF_X16
   NanGate_15nm_OCL/INV_X1
   NanGate_15nm_OCL/INV_X2
   NanGate_15nm_OCL/INV_X4
   NanGate_15nm_OCL/INV_X8
   NanGate_15nm_OCL/INV_X12
   NanGate_15nm_OCL/INV_X16

ICG reference list:
   NanGate_15nm_OCL/CLKGATETST_X1


register reference list:
   NanGate_15nm_OCL/DFFRNQ_X1
   NanGate_15nm_OCL/DFFSNQ_X1
   NanGate_15nm_OCL/LHQ_X1
   NanGate_15nm_OCL/SDFFRNQ_X1
   NanGate_15nm_OCL/SDFFSNQ_X1

Information: 'mode_norm.worst_low.RCmax' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (76480 76800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Warning: Power CCD will be skipped because there is no dynamic power scenario detected !
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/route_opt.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/route_opt.design (time 0s)
Drc Mode Option: auto
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Creating classic rule checker.
Information: Initializing classic cellmap without advanced rules enabled
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled
CCD initialization runtime: cpu 0.293803, elapsed 0.292248, speed up 1.005321.

CCD-Info: App options set by user
   ccd.post_route_buffer_removal = true
   clock_opt.flow.optimize_ndr = false
CCD: using 8 threads
CTSSC route status detected: clock (VR 32, GR 0, DR 2861), data (VR 613, GR 0, DR 52337); stage = postroute, isPostRoute = TRUE
Total power = 0.104262, Leakage = 0.104262, Internal = 0.000000, Switching = 0.000000

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
    Design (setup) WNS = -0.418067, TNS = -0.418067, NVP = 1
    Design (hold) WNHS = -6.534144, TNHS = -7.688172, NHVP = 28

    Scenario mode_norm.slow.RCmax  WNS = 11.282802, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax  WNS = -0.418067, TNS = -0.418067, NVP = 1
    Scenario mode_norm.fast.RCmin_bc  WNHS = -6.534144, TNHS = -7.688172, NHVP = 28
    Scenario mode_norm.slow.RCmax
       Path Group REGOUT  WNS = 11.282802, TNS = 0.000000, NVP = 0
       Path Group HCLK  WNS = 72.132767, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 217.247955, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax
       Path Group HCLK  WNS = -0.418067, TNS = -0.418067, NVP = 1
       Path Group REGOUT  WNS = 12.389183, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 114.785942, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc
       Path Group HCLK  WNHS = -6.534144, TNHS = -7.688172, NHVP = 28
       Path Group REGIN  WNHS = 47.011642, TNHS = 0.000000, NHVP = 0
       Path Group REGOUT  WNHS = 110.177155, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.418, TNS = -0.418, NVP = 1, WNHS = -6.534, TNHS = -7.688, NHVP = 28
CCD-QoR: Area: Clock Repeater Area (count) = 90.14 (264), Clock std Cell Area (count) = 120.23 (300), Flop Area (count) = 1240.10 (841), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.104045, Leakage = 0.104045, Internal = 0.000000, Switching = 0.000000

    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =         10
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =         10
	# Failed main graph committ          =          0
	# Successful main graph commit      =          0
	# Subgraph evaluation success rate in percent =     0.0000
	# NumCTCells changed               =          0


	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     1.9770

-------------------------------------------------


CCD: After WNS optimization (wns opto):
---------------------------------------------------------------------------------------------
    Design (setup) WNS = -0.418067, TNS = -0.418067, NVP = 1
    Design (hold) WNHS = -6.534144, TNHS = -7.688172, NHVP = 28

    Scenario mode_norm.slow.RCmax  WNS = 11.282802, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax  WNS = -0.418067, TNS = -0.418067, NVP = 1
    Scenario mode_norm.fast.RCmin_bc  WNHS = -6.534144, TNHS = -7.688172, NHVP = 28
    Scenario mode_norm.slow.RCmax
       Path Group REGOUT  WNS = 11.282802, TNS = 0.000000, NVP = 0
       Path Group HCLK  WNS = 72.132767, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 217.247955, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax
       Path Group HCLK  WNS = -0.418067, TNS = -0.418067, NVP = 1
       Path Group REGOUT  WNS = 12.389183, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 114.785942, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc
       Path Group HCLK  WNHS = -6.534144, TNHS = -7.688172, NHVP = 28
       Path Group REGIN  WNHS = 47.011642, TNHS = 0.000000, NHVP = 0
       Path Group REGOUT  WNHS = 110.177155, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.418, TNS = -0.418, NVP = 1, WNHS = -6.534, TNHS = -7.688, NHVP = 28
CCD-QoR: Area: Clock Repeater Area (count) = 90.14 (264), Clock std Cell Area (count) = 120.23 (300), Flop Area (count) = 1240.10 (841), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.104045, Leakage = 0.104045, Internal = 0.000000, Switching = 0.000000
 CCD flow runtime: cpu 5.817359, elapsed 0.999266, speed up 5.821632.
Mark clock trees...
Marking clock synthesized attributes

Rebuilding Cell-Density Map
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled

Route-opt optimization Phase 14 Iter  1         0.00        0.00      0.00       539       0.004  52022748.00           0.015       877
Route-opt optimization Phase 14 Iter  2         0.00        0.00      0.00       539       0.004  52019844.00           0.015       877

Route-opt optimization Phase 15 Iter  1         0.00        0.00      0.00       539       0.004  52019844.00           0.015       877

Route-opt optimization Phase 16 Iter  1         0.00        0.00      0.00       539       0.003  51209988.00           0.017       877
Route-opt optimization Phase 16 Iter  2         0.00        0.00      0.00       539       0.003  51225228.00           0.017       877

Route-opt optimization complete                 0.00        0.00      0.00       539       0.003  51225228.00           0.017       877
Generating Timing information  
Design  Scenario mode_norm.worst_low.RCmax (Mode mode_norm.worst_low.RCmax Corner mode_norm.worst_low.RCmax)
Warning: Currnet dominant scnenario mode_norm.worst_low.RCmax for timing driven route  is different from dominant scenario for the previous timing driven route which is mode_norm.slow.RCmax. (ZRT-647)
Estimated unitRes/unitCap :
Layer M1 : Res  46.4286 ohm/um Cap  0.148637 ff/um
Layer MINT1 : Res  46.4286 ohm/um Cap  0.154683 ff/um
Layer MINT2 : Res  46.4286 ohm/um Cap  0.154827 ff/um
Layer MINT3 : Res  46.4286 ohm/um Cap  0.154839 ff/um
Layer MINT4 : Res  46.4286 ohm/um Cap  0.154828 ff/um
Layer MINT5 : Res  46.4286 ohm/um Cap  0.154674 ff/um
Layer MSMG1 : Res  8.03571 ohm/um Cap  0.196653 ff/um
Layer MSMG2 : Res  8.03571 ohm/um Cap  0.184306 ff/um
Layer MSMG3 : Res  8.03571 ohm/um Cap  0.18422 ff/um
Layer MSMG4 : Res  8.03571 ohm/um Cap  0.184207 ff/um
Layer MSMG5 : Res  8.03571 ohm/um Cap  0.184091 ff/um
Layer MG1 : Res  0.892857 ohm/um Cap  0.194736 ff/um
Layer MG2 : Res  0.892857 ohm/um Cap  0.177243 ff/um
Generating Timing information  ... Done
Information: The net parasitics of block CORTEXM0DS are cleared. (TIM-123)

Route-opt route preserve complete         CPU:   304 s (  0.08 hr )  ELAPSE:    63 s (  0.02 hr )  MEM-PEAK:   877 MB
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
----------------------------------------------------------------
running legalize_placement
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/route_opt.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/route_opt.design (time 0s)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0


Legalizing Top Level Design CORTEXM0DS ... 
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Information: Creating classic rule checker.
=====> Processed 51 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     5795.46         9384        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
	To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
	To use it, set limit_legality_checks to true.
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   9384
number of references:                51
number of site rows:                 99
number of locations attempted:   188214
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        9084 (68160 total sites)
avg row height over cells:        0.768 um
rms cell displacement:            0.166 um ( 0.22 row height)
rms weighted cell displacement:   0.166 um ( 0.22 row height)
max cell displacement:            1.678 um ( 2.18 row height)
avg cell displacement:            0.067 um ( 0.09 row height)
avg weighted cell displacement:   0.067 um ( 0.09 row height)
number of cells moved:             2483
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: ropt_h_inst_21810 (CLKBUF_X1)
  Input location: (47.424,74.656)
  Legal location: (48.384,76.032)
  Displacement:   1.678 um ( 2.18 row height)
Cell: ropt_h_inst_21794 (CLKBUF_X1)
  Input location: (46.559,75.904)
  Legal location: (47.296,74.496)
  Displacement:   1.589 um ( 2.07 row height)
Cell: copt_h_inst_21246 (CLKBUF_X1)
  Input location: (53.952,76.032)
  Legal location: (53.632,74.496)
  Displacement:   1.569 um ( 2.04 row height)
Cell: U11312 (INV_X1)
  Input location: (63.744,53.76)
  Legal location: (63.424,55.296)
  Displacement:   1.569 um ( 2.04 row height)
Cell: U11330 (INV_X1)
  Input location: (64.576,53.76)
  Legal location: (64.512,52.224)
  Displacement:   1.537 um ( 2.00 row height)
Cell: U11275 (INV_X1)
  Input location: (64.768,53.76)
  Legal location: (64.704,52.224)
  Displacement:   1.537 um ( 2.00 row height)
Cell: U9235 (INV_X1)
  Input location: (64.96,53.76)
  Legal location: (64.896,52.224)
  Displacement:   1.537 um ( 2.00 row height)
Cell: U5713 (NOR2_X1)
  Input location: (35.584,23.04)
  Legal location: (34.56,23.808)
  Displacement:   1.280 um ( 1.67 row height)
Cell: ropt_h_inst_21729 (CLKBUF_X1)
  Input location: (72.768,40.064)
  Legal location: (73.664,39.168)
  Displacement:   1.267 um ( 1.65 row height)
Cell: ropt_h_inst_22167 (CLKBUF_X1)
  Input location: (67.456,54.88)
  Legal location: (67.712,56.064)
  Displacement:   1.211 um ( 1.58 row height)

Legalization succeeded.
Total Legalizer CPU: 0.772
----------------------------------------------------------------

Route-opt legalization complete           CPU:   305 s (  0.08 hr )  ELAPSE:    64 s (  0.02 hr )  MEM-PEAK:   877 MB
****************************************
Report : Power/Ground Connection Summary
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:33:53 2019
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 8775/9384
Unconnected nwell pins        9384
Ground net VSS                8775/9384
Unconnected pwell pins        9384
--------------------------------------------------------------------------------
Information: connections of 1218 power/ground pin(s) are created or changed.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MINT5
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
[ECO: DbIn With Extraction] Elapsed real time: 0:00:00 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[ECO: DbIn With Extraction] Stage (MB): Used  153  Alloctr  154  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used  155  Alloctr  156  Proc 2172 
[ECO: Analysis] Elapsed real time: 0:00:00 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[ECO: Analysis] Stage (MB): Used  153  Alloctr  154  Proc    0 
[ECO: Analysis] Total (MB): Used  155  Alloctr  156  Proc 2172 
Num of eco nets = 9452
Num of open eco nets = 4143
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[ECO: Init] Stage (MB): Used  155  Alloctr  155  Proc    0 
[ECO: Init] Total (MB): Used  156  Alloctr  157  Proc 2172 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  160  Alloctr  161  Proc 2172 
Printing options for 'route.common.*'
common.post_detail_route_redundant_via_insertion        :	 medium              
common.verbose_level                                    :	 0                   

Printing options for 'route.global.*'
global.deterministic                                    :	 off                 
global.export_soft_congestion_maps                      :	 false               
global.timing_driven                                    :	 true                

Begin global routing.
Loading timing information to the router from design
Timing information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,76.74,77.57)
Number of routing layers = 13
layer M1, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT1, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT2, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT3, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT4, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT5, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MSMG1, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG2, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG3, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG4, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG5, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MG1, dir Hor, min width = 0.112, min space = 0.112 pitch = 0.224
layer MG2, dir Ver, min width = 0.112, min space = 0.112 pitch = 0.224
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  163  Alloctr  164  Proc 2172 
Net statistics:
Total number of nets     = 9452
Number of nets to route  = 4143
Number of nets with min-layer-mode soft = 12
Number of nets with min-layer-mode soft-cost-low = 12
3970 nets are partially connected,
 of which 3970 are detail routed and 130 are global routed.
5309 nets are fully connected,
 of which 5273 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build All Nets] Total (MB): Used  166  Alloctr  168  Proc 2172 
Average gCell capacity  0.16	 on layer (1)	 M1
Average gCell capacity  10.48	 on layer (2)	 MINT1
Average gCell capacity  9.78	 on layer (3)	 MINT2
Average gCell capacity  11.76	 on layer (4)	 MINT3
Average gCell capacity  9.78	 on layer (5)	 MINT4
Average gCell capacity  11.76	 on layer (6)	 MINT5
Average gCell capacity  5.38	 on layer (7)	 MSMG1
Average gCell capacity  0.00	 on layer (8)	 MSMG2
Average gCell capacity  0.00	 on layer (9)	 MSMG3
Average gCell capacity  0.00	 on layer (10)	 MSMG4
Average gCell capacity  0.00	 on layer (11)	 MSMG5
Average gCell capacity  0.00	 on layer (12)	 MG1
Average gCell capacity  0.00	 on layer (13)	 MG2
Average number of tracks per gCell 12.00	 on layer (1)	 M1
Average number of tracks per gCell 12.01	 on layer (2)	 MINT1
Average number of tracks per gCell 12.00	 on layer (3)	 MINT2
Average number of tracks per gCell 12.01	 on layer (4)	 MINT3
Average number of tracks per gCell 12.00	 on layer (5)	 MINT4
Average number of tracks per gCell 12.01	 on layer (6)	 MINT5
Average number of tracks per gCell 6.86	 on layer (7)	 MSMG1
Average number of tracks per gCell 6.86	 on layer (8)	 MSMG2
Average number of tracks per gCell 6.86	 on layer (9)	 MSMG3
Average number of tracks per gCell 6.86	 on layer (10)	 MSMG4
Average number of tracks per gCell 6.86	 on layer (11)	 MSMG5
Average number of tracks per gCell 3.44	 on layer (12)	 MG1
Average number of tracks per gCell 3.43	 on layer (13)	 MG2
Number of gCells = 131300
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used  168  Alloctr  170  Proc 2172 
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    6  Alloctr    6  Proc    0 
[End of Build Data] Total (MB): Used  168  Alloctr  170  Proc 2172 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  200  Alloctr  202  Proc 2172 
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Initial Routing] Total (MB): Used  201  Alloctr  204  Proc 2172 
Initial. Routing result:
Initial. Both Dirs: Overflow =   149 Max = 6 GRCs =   212 (1.05%)
Initial. H routing: Overflow =    10 Max = 6 (GRCs =  1) GRCs =    13 (0.13%)
Initial. V routing: Overflow =   138 Max = 3 (GRCs =  3) GRCs =   199 (1.97%)
Initial. M1         Overflow =    80 Max = 2 (GRCs =  1) GRCs =    79 (0.78%)
Initial. MINT1      Overflow =    10 Max = 6 (GRCs =  1) GRCs =    13 (0.13%)
Initial. MINT2      Overflow =    58 Max = 3 (GRCs =  3) GRCs =   120 (1.19%)
Initial. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.2 0.00 0.00 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.78
MINT1    31.2 9.34 8.13 14.8 9.81 16.5 6.36 2.01 1.40 0.19 0.17 0.01 0.00 0.01
MINT2    27.9 4.37 6.71 7.73 7.78 17.6 8.63 9.33 5.60 1.43 2.55 0.02 0.21 0.02
MINT3    45.1 15.8 15.6 11.0 7.10 4.64 0.40 0.09 0.02 0.00 0.00 0.00 0.00 0.00
MINT4    56.4 12.8 12.2 7.53 4.35 4.64 0.98 0.62 0.34 0.02 0.03 0.00 0.00 0.00
MINT5    86.2 10.0 3.26 0.48 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG1    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG2    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG3    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG4    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG5    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG2      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    78.4 4.46 3.91 3.54 2.47 3.69 1.39 1.03 0.63 0.14 0.23 0.00 0.02 0.07


Initial. Total Wire Length = 803.46
Initial. Layer M1 wire length = 0.42
Initial. Layer MINT1 wire length = 440.19
Initial. Layer MINT2 wire length = 343.67
Initial. Layer MINT3 wire length = 14.44
Initial. Layer MINT4 wire length = 3.01
Initial. Layer MINT5 wire length = 1.74
Initial. Layer MSMG1 wire length = 0.00
Initial. Layer MSMG2 wire length = 0.00
Initial. Layer MSMG3 wire length = 0.00
Initial. Layer MSMG4 wire length = 0.00
Initial. Layer MSMG5 wire length = 0.00
Initial. Layer MG1 wire length = 0.00
Initial. Layer MG2 wire length = 0.00
Initial. Total Number of Contacts = 3218
Initial. Via V1_0 count = 2192
Initial. Via VINT1_0 count = 968
Initial. Via VINT2_0 count = 43
Initial. Via VINT3_0 count = 12
Initial. Via VINT4_0 count = 3
Initial. Via VINT5_0 count = 0
Initial. Via VSMG1_0 count = 0
Initial. Via VSMG2_0 count = 0
Initial. Via VSMG3_0 count = 0
Initial. Via VSMG4_0 count = 0
Initial. Via VSMG5_0 count = 0
Initial. Via VG1_0 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  201  Alloctr  204  Proc 2172 
phase1. Routing result:
phase1. Both Dirs: Overflow =   137 Max = 6 GRCs =   195 (0.97%)
phase1. H routing: Overflow =     9 Max = 6 (GRCs =  1) GRCs =    12 (0.12%)
phase1. V routing: Overflow =   127 Max = 3 (GRCs =  2) GRCs =   183 (1.81%)
phase1. M1         Overflow =    80 Max = 2 (GRCs =  1) GRCs =    79 (0.78%)
phase1. MINT1      Overflow =     9 Max = 6 (GRCs =  1) GRCs =    12 (0.12%)
phase1. MINT2      Overflow =    47 Max = 3 (GRCs =  2) GRCs =   104 (1.03%)
phase1. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.2 0.00 0.00 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.78
MINT1    31.2 9.37 8.04 14.8 9.77 16.5 6.35 2.01 1.41 0.18 0.18 0.01 0.00 0.01
MINT2    27.9 4.37 6.69 7.74 7.77 17.6 8.61 9.39 5.69 1.46 2.47 0.01 0.16 0.02
MINT3    45.1 15.8 15.7 11.0 7.09 4.65 0.40 0.09 0.02 0.00 0.00 0.00 0.00 0.00
MINT4    56.4 12.8 12.2 7.52 4.36 4.66 0.98 0.62 0.34 0.02 0.03 0.00 0.00 0.00
MINT5    86.2 10.0 3.26 0.48 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG1    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG2    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG3    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG4    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG5    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG2      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    78.4 4.45 3.90 3.54 2.47 3.70 1.39 1.03 0.63 0.14 0.23 0.00 0.01 0.07


phase1. Total Wire Length = 825.46
phase1. Layer M1 wire length = 0.42
phase1. Layer MINT1 wire length = 465.08
phase1. Layer MINT2 wire length = 336.70
phase1. Layer MINT3 wire length = 14.94
phase1. Layer MINT4 wire length = 6.58
phase1. Layer MINT5 wire length = 1.74
phase1. Layer MSMG1 wire length = 0.00
phase1. Layer MSMG2 wire length = 0.00
phase1. Layer MSMG3 wire length = 0.00
phase1. Layer MSMG4 wire length = 0.00
phase1. Layer MSMG5 wire length = 0.00
phase1. Layer MG1 wire length = 0.00
phase1. Layer MG2 wire length = 0.00
phase1. Total Number of Contacts = 3226
phase1. Via V1_0 count = 2193
phase1. Via VINT1_0 count = 966
phase1. Via VINT2_0 count = 47
phase1. Via VINT3_0 count = 17
phase1. Via VINT4_0 count = 3
phase1. Via VINT5_0 count = 0
phase1. Via VSMG1_0 count = 0
phase1. Via VSMG2_0 count = 0
phase1. Via VSMG3_0 count = 0
phase1. Via VSMG4_0 count = 0
phase1. Via VSMG5_0 count = 0
phase1. Via VG1_0 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  201  Alloctr  204  Proc 2172 
phase2. Routing result:
phase2. Both Dirs: Overflow =   136 Max = 6 GRCs =   191 (0.95%)
phase2. H routing: Overflow =     9 Max = 6 (GRCs =  1) GRCs =    11 (0.11%)
phase2. V routing: Overflow =   127 Max = 3 (GRCs =  2) GRCs =   180 (1.78%)
phase2. M1         Overflow =    80 Max = 2 (GRCs =  1) GRCs =    79 (0.78%)
phase2. MINT1      Overflow =     9 Max = 6 (GRCs =  1) GRCs =    11 (0.11%)
phase2. MINT2      Overflow =    47 Max = 3 (GRCs =  2) GRCs =   101 (1.00%)
phase2. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.2 0.00 0.00 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.78
MINT1    31.2 9.37 8.04 14.8 9.71 16.5 6.39 2.02 1.41 0.19 0.17 0.01 0.00 0.01
MINT2    27.9 4.37 6.69 7.75 7.76 17.6 8.61 9.35 5.73 1.47 2.46 0.01 0.16 0.02
MINT3    45.1 15.8 15.7 11.0 7.09 4.65 0.40 0.09 0.02 0.00 0.00 0.00 0.00 0.00
MINT4    56.4 12.8 12.2 7.52 4.36 4.66 0.98 0.62 0.34 0.02 0.03 0.00 0.00 0.00
MINT5    86.2 10.0 3.26 0.48 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG1    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG2    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG3    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG4    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG5    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG2      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    78.4 4.45 3.90 3.54 2.46 3.70 1.39 1.03 0.64 0.14 0.23 0.00 0.01 0.07


phase2. Total Wire Length = 834.33
phase2. Layer M1 wire length = 0.42
phase2. Layer MINT1 wire length = 471.96
phase2. Layer MINT2 wire length = 336.70
phase2. Layer MINT3 wire length = 16.94
phase2. Layer MINT4 wire length = 6.58
phase2. Layer MINT5 wire length = 1.74
phase2. Layer MSMG1 wire length = 0.00
phase2. Layer MSMG2 wire length = 0.00
phase2. Layer MSMG3 wire length = 0.00
phase2. Layer MSMG4 wire length = 0.00
phase2. Layer MSMG5 wire length = 0.00
phase2. Layer MG1 wire length = 0.00
phase2. Layer MG2 wire length = 0.00
phase2. Total Number of Contacts = 3228
phase2. Via V1_0 count = 2193
phase2. Via VINT1_0 count = 966
phase2. Via VINT2_0 count = 49
phase2. Via VINT3_0 count = 17
phase2. Via VINT4_0 count = 3
phase2. Via VINT5_0 count = 0
phase2. Via VSMG1_0 count = 0
phase2. Via VSMG2_0 count = 0
phase2. Via VSMG3_0 count = 0
phase2. Via VSMG4_0 count = 0
phase2. Via VSMG5_0 count = 0
phase2. Via VG1_0 count = 0
phase2. completed.

Start GR phase 3
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  201  Alloctr  204  Proc 2172 
phase3. Routing result:
phase3. Both Dirs: Overflow =   136 Max = 6 GRCs =   191 (0.95%)
phase3. H routing: Overflow =     9 Max = 6 (GRCs =  1) GRCs =    11 (0.11%)
phase3. V routing: Overflow =   127 Max = 3 (GRCs =  2) GRCs =   180 (1.78%)
phase3. M1         Overflow =    80 Max = 2 (GRCs =  1) GRCs =    79 (0.78%)
phase3. MINT1      Overflow =     9 Max = 6 (GRCs =  1) GRCs =    11 (0.11%)
phase3. MINT2      Overflow =    47 Max = 3 (GRCs =  2) GRCs =   101 (1.00%)
phase3. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.2 0.00 0.00 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.78
MINT1    31.2 9.37 8.04 14.8 9.71 16.5 6.39 2.02 1.41 0.19 0.17 0.01 0.00 0.01
MINT2    27.9 4.37 6.69 7.75 7.76 17.6 8.61 9.35 5.73 1.47 2.46 0.01 0.16 0.02
MINT3    45.1 15.8 15.7 11.0 7.09 4.65 0.40 0.09 0.02 0.00 0.00 0.00 0.00 0.00
MINT4    56.4 12.8 12.2 7.52 4.36 4.66 0.98 0.62 0.34 0.02 0.03 0.00 0.00 0.00
MINT5    86.2 10.0 3.26 0.48 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG1    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG2    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG3    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG4    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG5    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG2      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    78.4 4.45 3.90 3.54 2.46 3.70 1.39 1.03 0.64 0.14 0.23 0.00 0.01 0.07


phase3. Total Wire Length = 834.33
phase3. Layer M1 wire length = 0.42
phase3. Layer MINT1 wire length = 471.96
phase3. Layer MINT2 wire length = 336.70
phase3. Layer MINT3 wire length = 16.94
phase3. Layer MINT4 wire length = 6.58
phase3. Layer MINT5 wire length = 1.74
phase3. Layer MSMG1 wire length = 0.00
phase3. Layer MSMG2 wire length = 0.00
phase3. Layer MSMG3 wire length = 0.00
phase3. Layer MSMG4 wire length = 0.00
phase3. Layer MSMG5 wire length = 0.00
phase3. Layer MG1 wire length = 0.00
phase3. Layer MG2 wire length = 0.00
phase3. Total Number of Contacts = 3228
phase3. Via V1_0 count = 2193
phase3. Via VINT1_0 count = 966
phase3. Via VINT2_0 count = 49
phase3. Via VINT3_0 count = 17
phase3. Via VINT4_0 count = 3
phase3. Via VINT5_0 count = 0
phase3. Via VSMG1_0 count = 0
phase3. Via VSMG2_0 count = 0
phase3. Via VSMG3_0 count = 0
phase3. Via VSMG4_0 count = 0
phase3. Via VSMG5_0 count = 0
phase3. Via VG1_0 count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used   39  Alloctr   40  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  201  Alloctr  204  Proc 2172 

Congestion utilization per direction:
Average vertical track utilization   = 21.87 %
Peak    vertical track utilization   = 88.89 %
Average horizontal track utilization = 17.85 %
Peak    horizontal track utilization = 66.67 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -2  Alloctr   -1  Proc    0 
[GR: Done] Total (MB): Used  199  Alloctr  202  Proc 2172 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[GR: Done] Stage (MB): Used   39  Alloctr   40  Proc    0 
[GR: Done] Total (MB): Used  199  Alloctr  202  Proc 2172 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Global Routing] Stage (MB): Used   34  Alloctr   35  Proc    0 
[End of Global Routing] Total (MB): Used  195  Alloctr  197  Proc 2172 
[ECO: GR] Elapsed real time: 0:00:02 
[ECO: GR] Elapsed cpu  time: sys=0:00:01 usr=0:00:04 total=0:00:05
[ECO: GR] Stage (MB): Used  194  Alloctr  195  Proc    0 
[ECO: GR] Total (MB): Used  195  Alloctr  197  Proc 2172 

Start track assignment

Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :	 false               
common.post_detail_route_redundant_via_insertion        :	 medium              
common.verbose_level                                    :	 0                   

Printing options for 'route.track.*'
track.crosstalk_driven                                  :	 true                
track.timing_driven                                     :	 true                

Information: Using 8 threads for routing. (ZRT-444)
Information: RC layer preference is turned off for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Read routes] Total (MB): Used  160  Alloctr  162  Proc 2172 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/51      
Routed partition 2/51      
Routed partition 3/51      
Routed partition 4/51      
Routed partition 5/51      
Routed partition 6/51      
Routed partition 7/51      
Routed partition 8/51      
Routed partition 9/51      
Routed partition 10/51     
Routed partition 11/51     
Routed partition 12/51     
Routed partition 13/51     
Routed partition 14/51     
Routed partition 15/51     
Routed partition 16/51     
Routed partition 17/51     
Routed partition 18/51     
Routed partition 19/51     
Routed partition 20/51     
Routed partition 21/51     
Routed partition 22/51     
Routed partition 23/51     
Routed partition 24/51     
Routed partition 25/51     
Routed partition 26/51     
Routed partition 27/51     
Routed partition 28/51     
Routed partition 29/51     
Routed partition 30/51     
Routed partition 31/51     
Routed partition 32/51     
Routed partition 33/51     
Routed partition 34/51     
Routed partition 35/51     
Routed partition 36/51     
Routed partition 37/51     
Routed partition 38/51     
Routed partition 39/51     
Routed partition 40/51     
Routed partition 41/51     
Routed partition 42/51     
Routed partition 43/51     
Routed partition 44/51     
Routed partition 45/51     
Routed partition 46/51     
Routed partition 47/51     
Routed partition 48/51     
Routed partition 49/51     
Routed partition 50/51     
Routed partition 51/51     

Assign Vertical partitions, iteration 0
Routed partition 1/50      
Routed partition 2/50      
Routed partition 3/50      
Routed partition 4/50      
Routed partition 5/50      
Routed partition 6/50      
Routed partition 7/50      
Routed partition 8/50      
Routed partition 9/50      
Routed partition 10/50     
Routed partition 11/50     
Routed partition 12/50     
Routed partition 13/50     
Routed partition 14/50     
Routed partition 15/50     
Routed partition 16/50     
Routed partition 17/50     
Routed partition 18/50     
Routed partition 19/50     
Routed partition 20/50     
Routed partition 21/50     
Routed partition 22/50     
Routed partition 23/50     
Routed partition 24/50     
Routed partition 25/50     
Routed partition 26/50     
Routed partition 27/50     
Routed partition 28/50     
Routed partition 29/50     
Routed partition 30/50     
Routed partition 31/50     
Routed partition 32/50     
Routed partition 33/50     
Routed partition 34/50     
Routed partition 35/50     
Routed partition 36/50     
Routed partition 37/50     
Routed partition 38/50     
Routed partition 39/50     
Routed partition 40/50     
Routed partition 41/50     
Routed partition 42/50     
Routed partition 43/50     
Routed partition 44/50     
Routed partition 45/50     
Routed partition 46/50     
Routed partition 47/50     
Routed partition 48/50     
Routed partition 49/50     
Routed partition 50/50     

Number of wires with overlap after iteration 0 = 16278 of 23772


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Track Assign: Iteration 0] Stage (MB): Used    1  Alloctr    2  Proc  127 
[Track Assign: Iteration 0] Total (MB): Used  160  Alloctr  163  Proc 2300 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/51      
Routed partition 2/51      
Routed partition 3/51      
Routed partition 4/51      
Routed partition 5/51      
Routed partition 6/51      
Routed partition 7/51      
Routed partition 8/51      
Routed partition 9/51      
Routed partition 10/51     
Routed partition 11/51     
Routed partition 12/51     
Routed partition 13/51     
Routed partition 14/51     
Routed partition 15/51     
Routed partition 16/51     
Routed partition 17/51     
Routed partition 18/51     
Routed partition 19/51     
Routed partition 20/51     
Routed partition 21/51     
Routed partition 22/51     
Routed partition 23/51     
Routed partition 24/51     
Routed partition 25/51     
Routed partition 26/51     
Routed partition 27/51     
Routed partition 28/51     
Routed partition 29/51     
Routed partition 30/51     
Routed partition 31/51     
Routed partition 32/51     
Routed partition 33/51     
Routed partition 34/51     
Routed partition 35/51     
Routed partition 36/51     
Routed partition 37/51     
Routed partition 38/51     
Routed partition 39/51     
Routed partition 40/51     
Routed partition 41/51     
Routed partition 42/51     
Routed partition 43/51     
Routed partition 44/51     
Routed partition 45/51     
Routed partition 46/51     
Routed partition 47/51     
Routed partition 48/51     
Routed partition 49/51     
Routed partition 50/51     
Routed partition 51/51     

Assign Vertical partitions, iteration 1
Routed partition 1/50      
Routed partition 2/50      
Routed partition 3/50      
Routed partition 4/50      
Routed partition 5/50      
Routed partition 6/50      
Routed partition 7/50      
Routed partition 8/50      
Routed partition 9/50      
Routed partition 10/50     
Routed partition 11/50     
Routed partition 12/50     
Routed partition 13/50     
Routed partition 14/50     
Routed partition 15/50     
Routed partition 16/50     
Routed partition 17/50     
Routed partition 18/50     
Routed partition 19/50     
Routed partition 20/50     
Routed partition 21/50     
Routed partition 22/50     
Routed partition 23/50     
Routed partition 24/50     
Routed partition 25/50     
Routed partition 26/50     
Routed partition 27/50     
Routed partition 28/50     
Routed partition 29/50     
Routed partition 30/50     
Routed partition 31/50     
Routed partition 32/50     
Routed partition 33/50     
Routed partition 34/50     
Routed partition 35/50     
Routed partition 36/50     
Routed partition 37/50     
Routed partition 38/50     
Routed partition 39/50     
Routed partition 40/50     
Routed partition 41/50     
Routed partition 42/50     
Routed partition 43/50     
Routed partition 44/50     
Routed partition 45/50     
Routed partition 46/50     
Routed partition 47/50     
Routed partition 48/50     
Routed partition 49/50     
Routed partition 50/50     

[Track Assign: Iteration 1] Elapsed real time: 0:00:01 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[Track Assign: Iteration 1] Stage (MB): Used    1  Alloctr    2  Proc  157 
[Track Assign: Iteration 1] Total (MB): Used  160  Alloctr  163  Proc 2330 

Number of wires with overlap after iteration 1 = 8003 of 14715


Wire length and via report:
---------------------------
Number of M1 wires: 2652 		  : 0
Number of MINT1 wires: 9527 		 V1_0: 10960
Number of MINT2 wires: 1970 		 VINT1_0: 3613
Number of MINT3 wires: 470 		 VINT2_0: 898
Number of MINT4 wires: 90 		 VINT3_0: 161
Number of MINT5 wires: 6 		 VINT4_0: 11
Number of MSMG1 wires: 0 		 VINT5_0: 0
Number of MSMG2 wires: 0 		 VSMG1_0: 0
Number of MSMG3 wires: 0 		 VSMG2_0: 0
Number of MSMG4 wires: 0 		 VSMG3_0: 0
Number of MSMG5 wires: 0 		 VSMG4_0: 0
Number of MG1 wires: 0 		 VSMG5_0: 0
Number of MG2 wires: 0 		 VG1_0: 0
Total number of wires: 14715 		 vias: 15643

Total M1 wire length: 203.1
Total MINT1 wire length: 1466.8
Total MINT2 wire length: 543.4
Total MINT3 wire length: 203.5
Total MINT4 wire length: 43.4
Total MINT5 wire length: 4.0
Total MSMG1 wire length: 0.0
Total MSMG2 wire length: 0.0
Total MSMG3 wire length: 0.0
Total MSMG4 wire length: 0.0
Total MSMG5 wire length: 0.0
Total MG1 wire length: 0.0
Total MG2 wire length: 0.0
Total wire length: 2464.3

Longest M1 wire length: 0.5
Longest MINT1 wire length: 2.7
Longest MINT2 wire length: 6.1
Longest MINT3 wire length: 8.4
Longest MINT4 wire length: 3.8
Longest MINT5 wire length: 1.7
Longest MSMG1 wire length: 0.0
Longest MSMG2 wire length: 0.0
Longest MSMG3 wire length: 0.0
Longest MSMG4 wire length: 0.0
Longest MSMG5 wire length: 0.0
Longest MG1 wire length: 0.0
Longest MG2 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:01 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc  157 
[Track Assign: Done] Total (MB): Used  158  Alloctr  160  Proc 2330 
[ECO: CDR] Elapsed real time: 0:00:03 
[ECO: CDR] Elapsed cpu  time: sys=0:00:01 usr=0:00:11 total=0:00:13
[ECO: CDR] Stage (MB): Used  157  Alloctr  159  Proc  157 
[ECO: CDR] Total (MB): Used  158  Alloctr  160  Proc 2330 
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :	 false               
common.post_detail_route_redundant_via_insertion        :	 medium              
common.verbose_level                                    :	 0                   

Printing options for 'route.detail.*'
detail.antenna                                          :	 true                
detail.eco_max_number_of_iterations                     :	 10                  
detail.force_end_on_preferred_grid                      :	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned off for this design. (ZRT-613)
Total number of nets = 9452, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 8 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed	1/100 Partitions, Violations =	0
Routed	8/100 Partitions, Violations =	0
Routed	9/100 Partitions, Violations =	0
Routed	10/100 Partitions, Violations =	3
Routed	12/100 Partitions, Violations =	7
Routed	13/100 Partitions, Violations =	14
Routed	14/100 Partitions, Violations =	14
Routed	15/100 Partitions, Violations =	10
Routed	16/100 Partitions, Violations =	10
Routed	17/100 Partitions, Violations =	11
Routed	18/100 Partitions, Violations =	21
Routed	19/100 Partitions, Violations =	21
Routed	20/100 Partitions, Violations =	21
Routed	21/100 Partitions, Violations =	30
Routed	22/100 Partitions, Violations =	38
Routed	23/100 Partitions, Violations =	38
Routed	24/100 Partitions, Violations =	38
Routed	25/100 Partitions, Violations =	33
Routed	26/100 Partitions, Violations =	33
Routed	27/100 Partitions, Violations =	33
Routed	28/100 Partitions, Violations =	26
Routed	29/100 Partitions, Violations =	54
Routed	30/100 Partitions, Violations =	54
Routed	31/100 Partitions, Violations =	62
Routed	32/100 Partitions, Violations =	62
Routed	33/100 Partitions, Violations =	72
Routed	34/100 Partitions, Violations =	72
Routed	35/100 Partitions, Violations =	36
Routed	36/100 Partitions, Violations =	41
Routed	37/100 Partitions, Violations =	36
Routed	38/100 Partitions, Violations =	36
Routed	39/100 Partitions, Violations =	32
Routed	40/100 Partitions, Violations =	50
Routed	41/100 Partitions, Violations =	43
Routed	42/100 Partitions, Violations =	49
Routed	43/100 Partitions, Violations =	49
Routed	44/100 Partitions, Violations =	45
Routed	45/100 Partitions, Violations =	43
Routed	46/100 Partitions, Violations =	43
Routed	47/100 Partitions, Violations =	69
Routed	48/100 Partitions, Violations =	76
Routed	49/100 Partitions, Violations =	111
Routed	50/100 Partitions, Violations =	114
Routed	51/100 Partitions, Violations =	93
Routed	52/100 Partitions, Violations =	93
Routed	53/100 Partitions, Violations =	83
Routed	54/100 Partitions, Violations =	87
Routed	55/100 Partitions, Violations =	85
Routed	56/100 Partitions, Violations =	85
Routed	57/100 Partitions, Violations =	85
Routed	58/100 Partitions, Violations =	90
Routed	59/100 Partitions, Violations =	92
Routed	60/100 Partitions, Violations =	115
Routed	61/100 Partitions, Violations =	130
Routed	62/100 Partitions, Violations =	121
Routed	63/100 Partitions, Violations =	127
Routed	64/100 Partitions, Violations =	150
Routed	65/100 Partitions, Violations =	132
Routed	66/100 Partitions, Violations =	143
Routed	67/100 Partitions, Violations =	136
Routed	68/100 Partitions, Violations =	136
Routed	69/100 Partitions, Violations =	146
Routed	70/100 Partitions, Violations =	95
Routed	71/100 Partitions, Violations =	95
Routed	72/100 Partitions, Violations =	95
Routed	73/100 Partitions, Violations =	118
Routed	74/100 Partitions, Violations =	118
Routed	75/100 Partitions, Violations =	117
Routed	76/100 Partitions, Violations =	118
Routed	77/100 Partitions, Violations =	127
Routed	78/100 Partitions, Violations =	105
Routed	79/100 Partitions, Violations =	86
Routed	80/100 Partitions, Violations =	102
Routed	81/100 Partitions, Violations =	114
Routed	82/100 Partitions, Violations =	103
Routed	83/100 Partitions, Violations =	95
Routed	84/100 Partitions, Violations =	94
Routed	85/100 Partitions, Violations =	104
Routed	86/100 Partitions, Violations =	88
Routed	87/100 Partitions, Violations =	90
Routed	88/100 Partitions, Violations =	90
Routed	89/100 Partitions, Violations =	117
Routed	90/100 Partitions, Violations =	62
Routed	91/100 Partitions, Violations =	60
Routed	92/100 Partitions, Violations =	60
Routed	93/100 Partitions, Violations =	60
Routed	94/100 Partitions, Violations =	60
Routed	95/100 Partitions, Violations =	43
Routed	96/100 Partitions, Violations =	43
Routed	97/100 Partitions, Violations =	30
Routed	98/100 Partitions, Violations =	12
Routed	99/100 Partitions, Violations =	12
Routed	100/100 Partitions, Violations =	5

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	5
	Same net spacing : 5

[Iter 0] Elapsed real time: 0:00:02 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[Iter 0] Stage (MB): Used   26  Alloctr   27  Proc  297 
[Iter 0] Total (MB): Used  185  Alloctr  188  Proc 2628 

End DR iteration 0 with 100 parts

Start DR iteration 1: non-uniform partition
Routed	1/3 Partitions, Violations =	0
Routed	2/3 Partitions, Violations =	0
Routed	3/3 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[Iter 1] Elapsed real time: 0:00:02 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[Iter 1] Stage (MB): Used   26  Alloctr   27  Proc  297 
[Iter 1] Total (MB): Used  185  Alloctr  188  Proc 2628 

End DR iteration 1 with 3 parts

Finish DR since reached 0 DRC


DR finished with 0 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    62879 micron
Total Number of Contacts =             77292
Total Number of Wires =                60934
Total Number of PtConns =              7
Total Number of Routed Wires =       60934
Total Routed Wire Length =           62879 micron
Total Number of Routed Contacts =       77292
	Layer               M1 :        284 micron
	Layer            MINT1 :      16561 micron
	Layer            MINT2 :      19531 micron
	Layer            MINT3 :      13574 micron
	Layer            MINT4 :       9263 micron
	Layer            MINT5 :       3666 micron
	Layer            MSMG1 :          0 micron
	Layer            MSMG2 :          0 micron
	Layer            MSMG3 :          0 micron
	Layer            MSMG4 :          0 micron
	Layer            MSMG5 :          0 micron
	Layer              MG1 :          0 micron
	Layer              MG2 :          0 micron
	Via            VINT4_0 :         26
	Via        VINT4_0_1x2 :       1329
	Via   VINT4_0(rot)_2x1 :          9
	Via   VINT4_0(rot)_1x2 :         20
	Via        VINT4_0_2x1 :         89
	Via            VINT3_0 :        199
	Via        VINT3_0_2x1 :       2825
	Via   VINT3_0(rot)_1x2 :          2
	Via   VINT3_0(rot)_2x1 :          4
	Via        VINT3_0_1x2 :        492
	Via            VINT2_0 :       1198
	Via        VINT2_0_2x1 :       1345
	Via   VINT2_0(rot)_1x2 :          8
	Via   VINT2_0(rot)_2x1 :         12
	Via        VINT2_0_1x2 :       6558
	Via            VINT1_0 :       6366
	Via       VINT1_0(rot) :          1
	Via        VINT1_0_1x2 :       7771
	Via   VINT1_0(rot)_2x1 :         91
	Via   VINT1_0(rot)_1x2 :        157
	Via        VINT1_0_2x1 :      17422
	Via               V1_0 :      12235
	Via          V1_0(rot) :         12
	Via           V1_0_1x2 :      12047
	Via      V1_0(rot)_2x1 :        166
	Via      V1_0(rot)_1x2 :         89
	Via           V1_0_2x1 :       6819

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 74.08% (57255 / 77292 vias)
 
    Layer V1         = 60.96% (19121  / 31368   vias)
        Weight 1     = 60.96% (19121   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 39.04% (12247   vias)
    Layer VINT1      = 79.98% (25441  / 31808   vias)
        Weight 1     = 79.98% (25441   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 20.02% (6367    vias)
    Layer VINT2      = 86.87% (7923   / 9121    vias)
        Weight 1     = 86.87% (7923    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 13.13% (1198    vias)
    Layer VINT3      = 94.35% (3323   / 3522    vias)
        Weight 1     = 94.35% (3323    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  5.65% (199     vias)
    Layer VINT4      = 98.23% (1447   / 1473    vias)
        Weight 1     = 98.23% (1447    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  1.77% (26      vias)
 
  Total double via conversion rate    = 74.08% (57255 / 77292 vias)
 
    Layer V1         = 60.96% (19121  / 31368   vias)
    Layer VINT1      = 79.98% (25441  / 31808   vias)
    Layer VINT2      = 86.87% (7923   / 9121    vias)
    Layer VINT3      = 94.35% (3323   / 3522    vias)
    Layer VINT4      = 98.23% (1447   / 1473    vias)
 
  The optimized via conversion rate based on total routed via count = 74.08% (57255 / 77292 vias)
 
    Layer V1         = 60.96% (19121  / 31368   vias)
        Weight 1     = 60.96% (19121   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 39.04% (12247   vias)
    Layer VINT1      = 79.98% (25441  / 31808   vias)
        Weight 1     = 79.98% (25441   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 20.02% (6367    vias)
    Layer VINT2      = 86.87% (7923   / 9121    vias)
        Weight 1     = 86.87% (7923    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 13.13% (1198    vias)
    Layer VINT3      = 94.35% (3323   / 3522    vias)
        Weight 1     = 94.35% (3323    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  5.65% (199     vias)
    Layer VINT4      = 98.23% (1447   / 1473    vias)
        Weight 1     = 98.23% (1447    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  1.77% (26      vias)
 



Begin timing optimization in DR ...

Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :	 false               
common.post_detail_route_redundant_via_insertion        :	 medium              
common.verbose_level                                    :	 0                   

Printing options for 'route.detail.*'
detail.antenna                                          :	 true                
detail.eco_max_number_of_iterations                     :	 10                  
detail.force_end_on_preferred_grid                      :	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned off for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:02 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[Dr init] Stage (MB): Used    9  Alloctr   10  Proc  297 
[Dr init] Total (MB): Used  167  Alloctr  171  Proc 2628 

Begin timing soft drc check ...

Created 0 soft drcs


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used  167  Alloctr  171  Proc 2628 
[DR] Elapsed real time: 0:00:02 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[DR] Stage (MB): Used    0  Alloctr    0  Proc  297 
[DR] Total (MB): Used  158  Alloctr  161  Proc 2628 
[DR: Done] Elapsed real time: 0:00:02 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc  297 
[DR: Done] Total (MB): Used  158  Alloctr  161  Proc 2628 


Finished timing optimization in DR ...


DR finished with 0 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    62879 micron
Total Number of Contacts =             77292
Total Number of Wires =                60934
Total Number of PtConns =              7
Total Number of Routed Wires =       60934
Total Routed Wire Length =           62879 micron
Total Number of Routed Contacts =       77292
	Layer               M1 :        284 micron
	Layer            MINT1 :      16561 micron
	Layer            MINT2 :      19531 micron
	Layer            MINT3 :      13574 micron
	Layer            MINT4 :       9263 micron
	Layer            MINT5 :       3666 micron
	Layer            MSMG1 :          0 micron
	Layer            MSMG2 :          0 micron
	Layer            MSMG3 :          0 micron
	Layer            MSMG4 :          0 micron
	Layer            MSMG5 :          0 micron
	Layer              MG1 :          0 micron
	Layer              MG2 :          0 micron
	Via            VINT4_0 :         26
	Via        VINT4_0_1x2 :       1329
	Via   VINT4_0(rot)_2x1 :          9
	Via   VINT4_0(rot)_1x2 :         20
	Via        VINT4_0_2x1 :         89
	Via            VINT3_0 :        199
	Via        VINT3_0_2x1 :       2825
	Via   VINT3_0(rot)_1x2 :          2
	Via   VINT3_0(rot)_2x1 :          4
	Via        VINT3_0_1x2 :        492
	Via            VINT2_0 :       1198
	Via        VINT2_0_2x1 :       1345
	Via   VINT2_0(rot)_1x2 :          8
	Via   VINT2_0(rot)_2x1 :         12
	Via        VINT2_0_1x2 :       6558
	Via            VINT1_0 :       6366
	Via       VINT1_0(rot) :          1
	Via        VINT1_0_1x2 :       7771
	Via   VINT1_0(rot)_2x1 :         91
	Via   VINT1_0(rot)_1x2 :        157
	Via        VINT1_0_2x1 :      17422
	Via               V1_0 :      12235
	Via          V1_0(rot) :         12
	Via           V1_0_1x2 :      12047
	Via      V1_0(rot)_2x1 :        166
	Via      V1_0(rot)_1x2 :         89
	Via           V1_0_2x1 :       6819

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 74.08% (57255 / 77292 vias)
 
    Layer V1         = 60.96% (19121  / 31368   vias)
        Weight 1     = 60.96% (19121   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 39.04% (12247   vias)
    Layer VINT1      = 79.98% (25441  / 31808   vias)
        Weight 1     = 79.98% (25441   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 20.02% (6367    vias)
    Layer VINT2      = 86.87% (7923   / 9121    vias)
        Weight 1     = 86.87% (7923    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 13.13% (1198    vias)
    Layer VINT3      = 94.35% (3323   / 3522    vias)
        Weight 1     = 94.35% (3323    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  5.65% (199     vias)
    Layer VINT4      = 98.23% (1447   / 1473    vias)
        Weight 1     = 98.23% (1447    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  1.77% (26      vias)
 
  Total double via conversion rate    = 74.08% (57255 / 77292 vias)
 
    Layer V1         = 60.96% (19121  / 31368   vias)
    Layer VINT1      = 79.98% (25441  / 31808   vias)
    Layer VINT2      = 86.87% (7923   / 9121    vias)
    Layer VINT3      = 94.35% (3323   / 3522    vias)
    Layer VINT4      = 98.23% (1447   / 1473    vias)
 
  The optimized via conversion rate based on total routed via count = 74.08% (57255 / 77292 vias)
 
    Layer V1         = 60.96% (19121  / 31368   vias)
        Weight 1     = 60.96% (19121   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 39.04% (12247   vias)
    Layer VINT1      = 79.98% (25441  / 31808   vias)
        Weight 1     = 79.98% (25441   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 20.02% (6367    vias)
    Layer VINT2      = 86.87% (7923   / 9121    vias)
        Weight 1     = 86.87% (7923    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 13.13% (1198    vias)
    Layer VINT3      = 94.35% (3323   / 3522    vias)
        Weight 1     = 94.35% (3323    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  5.65% (199     vias)
    Layer VINT4      = 98.23% (1447   / 1473    vias)
        Weight 1     = 98.23% (1447    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  1.77% (26      vias)
 

Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :	 false               
common.post_detail_route_redundant_via_insertion        :	 medium              
common.verbose_level                                    :	 0                   

Printing options for 'route.detail.*'
detail.antenna                                          :	 true                
detail.eco_max_number_of_iterations                     :	 10                  
detail.force_end_on_preferred_grid                      :	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned off for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    9  Alloctr    9  Proc    0 
[Dr init] Total (MB): Used  167  Alloctr  171  Proc 2628 

Redundant via optimization will attempt to replace the following vias: 

        V1_0    ->   V1_0_1x2      V1_0_2x1      V1_0_1x2(r)   V1_0_2x1(r)

        V1_0(r) ->   V1_0_1x2      V1_0_2x1      V1_0_1x2(r)   V1_0_2x1(r)

     VINT1_0    -> VINT1_0_2x1    VINT1_0_1x2    VINT1_0_2x1(r) VINT1_0_1x2(r)

     VINT1_0(r) -> VINT1_0_2x1    VINT1_0_1x2    VINT1_0_2x1(r) VINT1_0_1x2(r)

     VINT2_0    -> VINT2_0_1x2    VINT2_0_2x1    VINT2_0_1x2(r) VINT2_0_2x1(r)

     VINT2_0(r) -> VINT2_0_1x2    VINT2_0_2x1    VINT2_0_1x2(r) VINT2_0_2x1(r)

     VINT3_0    -> VINT3_0_2x1    VINT3_0_1x2    VINT3_0_2x1(r) VINT3_0_1x2(r)

     VINT3_0(r) -> VINT3_0_2x1    VINT3_0_1x2    VINT3_0_2x1(r) VINT3_0_1x2(r)

     VINT4_0    -> VINT4_0_1x2    VINT4_0_2x1    VINT4_0_1x2(r) VINT4_0_2x1(r)

     VINT4_0(r) -> VINT4_0_1x2    VINT4_0_2x1    VINT4_0_1x2(r) VINT4_0_2x1(r)

     VINT5_0    -> VINT5_0_2x1    VINT5_0_1x2    VINT5_0_2x1(r) VINT5_0_1x2(r)

     VINT5_0(r) -> VINT5_0_2x1    VINT5_0_1x2    VINT5_0_2x1(r) VINT5_0_1x2(r)

     VSMG1_0    -> VSMG1_0_1x2    VSMG1_0_1x2(r) VSMG1_0_2x1    VSMG1_0_2x1(r)

     VSMG1_0(r) -> VSMG1_0_1x2    VSMG1_0_1x2(r) VSMG1_0_2x1    VSMG1_0_2x1(r)

     VSMG2_0    -> VSMG2_0_2x1    VSMG2_0_2x1(r) VSMG2_0_1x2    VSMG2_0_1x2(r)

     VSMG2_0(r) -> VSMG2_0_2x1    VSMG2_0_2x1(r) VSMG2_0_1x2    VSMG2_0_1x2(r)

     VSMG3_0    -> VSMG3_0_1x2    VSMG3_0_1x2(r) VSMG3_0_2x1    VSMG3_0_2x1(r)

     VSMG3_0(r) -> VSMG3_0_1x2    VSMG3_0_1x2(r) VSMG3_0_2x1    VSMG3_0_2x1(r)

     VSMG4_0    -> VSMG4_0_2x1    VSMG4_0_2x1(r) VSMG4_0_1x2    VSMG4_0_1x2(r)

     VSMG4_0(r) -> VSMG4_0_2x1    VSMG4_0_2x1(r) VSMG4_0_1x2    VSMG4_0_1x2(r)

     VSMG5_0    -> VSMG5_0_1x2    VSMG5_0_1x2(r) VSMG5_0_2x1    VSMG5_0_2x1(r)

     VSMG5_0(r) -> VSMG5_0_1x2    VSMG5_0_1x2(r) VSMG5_0_2x1    VSMG5_0_2x1(r)

       VG1_0    ->  VG1_0_2x1     VG1_0_2x1(r)  VG1_0_1x2     VG1_0_1x2(r)

       VG1_0(r) ->  VG1_0_2x1     VG1_0_2x1(r)  VG1_0_1x2     VG1_0_1x2(r)



	There were 0 out of 31864 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used   10  Alloctr   10  Proc    0 
[Technology Processing] Total (MB): Used  168  Alloctr  171  Proc 2628 

Begin Redundant via insertion ...

Routed	1/9 Partitions, Violations =	0
Routed	2/9 Partitions, Violations =	0
Routed	3/9 Partitions, Violations =	2
Routed	4/9 Partitions, Violations =	2
Routed	5/9 Partitions, Violations =	3
Routed	6/9 Partitions, Violations =	4
Routed	7/9 Partitions, Violations =	4
Routed	8/9 Partitions, Violations =	4
Routed	9/9 Partitions, Violations =	4

RedundantVia finished with 4 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	4
	Same net spacing : 4


Total Wire Length =                    62763 micron
Total Number of Contacts =             77287
Total Number of Wires =                59687
Total Number of PtConns =              10
Total Number of Routed Wires =       59687
Total Routed Wire Length =           62763 micron
Total Number of Routed Contacts =       77287
	Layer               M1 :        268 micron
	Layer            MINT1 :      16477 micron
	Layer            MINT2 :      19517 micron
	Layer            MINT3 :      13573 micron
	Layer            MINT4 :       9263 micron
	Layer            MINT5 :       3666 micron
	Layer            MSMG1 :          0 micron
	Layer            MSMG2 :          0 micron
	Layer            MSMG3 :          0 micron
	Layer            MSMG4 :          0 micron
	Layer            MSMG5 :          0 micron
	Layer              MG1 :          0 micron
	Layer              MG2 :          0 micron
	Via            VINT4_0 :          3
	Via        VINT4_0_1x2 :       1350
	Via   VINT4_0(rot)_2x1 :          9
	Via   VINT4_0(rot)_1x2 :         21
	Via        VINT4_0_2x1 :         90
	Via            VINT3_0 :         33
	Via        VINT3_0_2x1 :       2975
	Via   VINT3_0(rot)_1x2 :          2
	Via   VINT3_0(rot)_2x1 :          4
	Via        VINT3_0_1x2 :        508
	Via            VINT2_0 :        254
	Via        VINT2_0_2x1 :       1583
	Via   VINT2_0(rot)_1x2 :         11
	Via   VINT2_0(rot)_2x1 :         12
	Via        VINT2_0_1x2 :       7261
	Via            VINT1_0 :       2457
	Via        VINT1_0_1x2 :       9003
	Via   VINT1_0(rot)_2x1 :        110
	Via   VINT1_0(rot)_1x2 :        179
	Via        VINT1_0_2x1 :      20057
	Via               V1_0 :       5789
	Via          V1_0(rot) :          1
	Via           V1_0_1x2 :      16365
	Via      V1_0(rot)_2x1 :        208
	Via      V1_0(rot)_1x2 :        111
	Via           V1_0_2x1 :       8891

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 88.95% (68750 / 77287 vias)
 
    Layer V1         = 81.54% (25575  / 31365   vias)
        Weight 1     = 81.54% (25575   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 18.46% (5790    vias)
    Layer VINT1      = 92.28% (29349  / 31806   vias)
        Weight 1     = 92.28% (29349   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.72% (2457    vias)
    Layer VINT2      = 97.22% (8867   / 9121    vias)
        Weight 1     = 97.22% (8867    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.78% (254     vias)
    Layer VINT3      = 99.06% (3489   / 3522    vias)
        Weight 1     = 99.06% (3489    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.94% (33      vias)
    Layer VINT4      = 99.80% (1470   / 1473    vias)
        Weight 1     = 99.80% (1470    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.20% (3       vias)
 
  Total double via conversion rate    = 88.95% (68750 / 77287 vias)
 
    Layer V1         = 81.54% (25575  / 31365   vias)
    Layer VINT1      = 92.28% (29349  / 31806   vias)
    Layer VINT2      = 97.22% (8867   / 9121    vias)
    Layer VINT3      = 99.06% (3489   / 3522    vias)
    Layer VINT4      = 99.80% (1470   / 1473    vias)
 
  The optimized via conversion rate based on total routed via count = 88.95% (68750 / 77287 vias)
 
    Layer V1         = 81.54% (25575  / 31365   vias)
        Weight 1     = 81.54% (25575   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 18.46% (5790    vias)
    Layer VINT1      = 92.28% (29349  / 31806   vias)
        Weight 1     = 92.28% (29349   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.72% (2457    vias)
    Layer VINT2      = 97.22% (8867   / 9121    vias)
        Weight 1     = 97.22% (8867    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.78% (254     vias)
    Layer VINT3      = 99.06% (3489   / 3522    vias)
        Weight 1     = 99.06% (3489    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.94% (33      vias)
    Layer VINT4      = 99.80% (1470   / 1473    vias)
        Weight 1     = 99.80% (1470    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.20% (3       vias)
 

[RedundantVia] Elapsed real time: 0:00:02 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:05
[RedundantVia] Stage (MB): Used   27  Alloctr   28  Proc    0 
[RedundantVia] Total (MB): Used  186  Alloctr  189  Proc 2628 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:05 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:16
[Dr init] Stage (MB): Used   27  Alloctr   28  Proc  297 
[Dr init] Total (MB): Used  186  Alloctr  189  Proc 2628 
Total number of nets = 9452, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 8 threads for routing. (ZRT-444)
Start DR iteration 1: non-uniform partition
Routed	1/3 Partitions, Violations =	1
Routed	2/3 Partitions, Violations =	0
Routed	3/3 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[Iter 1] Elapsed real time: 0:00:05 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[Iter 1] Stage (MB): Used   44  Alloctr   46  Proc  297 
[Iter 1] Total (MB): Used  203  Alloctr  207  Proc 2628 

End DR iteration 1 with 3 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:05 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[DR] Stage (MB): Used   17  Alloctr   19  Proc  297 
[DR] Total (MB): Used  176  Alloctr  180  Proc 2628 

Nets that have been changed:
Net 1 = HFSNET_0
Net 2 = HFSNET_1
Net 3 = HRESETn
Net 4 = HADDR[31]
Net 5 = HADDR[29]
Net 6 = HADDR[28]
Net 7 = HADDR[13]
Net 8 = HADDR[10]
Net 9 = HADDR[9]
Net 10 = HADDR[7]
Net 11 = HADDR[6]
Net 12 = HADDR[5]
Net 13 = HADDR[3]
Net 14 = HADDR[2]
Net 15 = HADDR[1]
Net 16 = HADDR[0]
Net 17 = HWDATA[31]
Net 18 = HWDATA[26]
Net 19 = HWDATA[22]
Net 20 = HWDATA[21]
Net 21 = HWDATA[19]
Net 22 = HWDATA[18]
Net 23 = HWDATA[17]
Net 24 = aps_rename_2_
Net 25 = HWDATA[14]
Net 26 = HWDATA[13]
Net 27 = HWDATA[12]
Net 28 = HWDATA[11]
Net 29 = HWDATA[10]
Net 30 = HWDATA[9]
Net 31 = HWDATA[7]
Net 32 = HWDATA[5]
Net 33 = HWDATA[4]
Net 34 = HWDATA[3]
Net 35 = HWDATA[2]
Net 36 = HWDATA[1]
Net 37 = HWDATA[0]
Net 38 = HWRITE
Net 39 = HRDATA[31]
Net 40 = HRDATA[27]
Net 41 = HRDATA[25]
Net 42 = HRDATA[24]
Net 43 = HRDATA[22]
Net 44 = HRDATA[19]
Net 45 = HRDATA[18]
Net 46 = HRDATA[15]
Net 47 = HRDATA[13]
Net 48 = HRDATA[12]
Net 49 = HRDATA[11]
Net 50 = HRDATA[10]
Net 51 = HRDATA[9]
Net 52 = HRDATA[8]
Net 53 = HRDATA[7]
Net 54 = HRDATA[6]
Net 55 = HRDATA[3]
Net 56 = HRDATA[2]
Net 57 = HRDATA[1]
Net 58 = HREADY
Net 59 = HRESP
Net 60 = NMI
Net 61 = IRQ[14]
Net 62 = IRQ[11]
Net 63 = IRQ[10]
Net 64 = IRQ[1]
Net 65 = SYSRESETREQ
Net 66 = n11476
Net 67 = n11809
Net 68 = u_logic_net7603
Net 69 = u_logic_net7588
Net 70 = p_abuf1
Net 71 = p_abuf3
Net 72 = u_logic_net7568
Net 73 = p_abuf6
Net 74 = u_logic_net7543
Net 75 = u_logic_net7538
Net 76 = u_logic_net7528
Net 77 = u_logic_net7493
Net 78 = u_logic_net7492
Net 79 = u_logic_net7491
Net 80 = u_logic_net7490
Net 81 = u_logic_net7489
Net 82 = u_logic_net7488
Net 83 = u_logic_net7487
Net 84 = u_logic_net7484
Net 85 = p_abuf8
Net 86 = u_logic_net7476
Net 87 = u_logic_net7471
Net 88 = u_logic_net7461
Net 89 = p_abuf11
Net 90 = p_abuf13
Net 91 = u_logic_net7441
Net 92 = u_logic_net7438
Net 93 = u_logic_net7437
Net 94 = u_logic_net7431
Net 95 = u_logic_net7427
Net 96 = u_logic_net7417
Net 97 = u_logic_net7407
Net 98 = p_abuf21
Net 99 = u_logic_net7398
Net 100 = u_logic_net7397
.... and 4320 other nets
Total number of changed nets = 4420 (out of 9452)

[DR: Done] Elapsed real time: 0:00:05 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[DR: Done] Stage (MB): Used    0  Alloctr    1  Proc  297 
[DR: Done] Total (MB): Used  159  Alloctr  162  Proc 2628 
[ECO: DR] Elapsed real time: 0:00:09 
[ECO: DR] Elapsed cpu  time: sys=0:00:01 usr=0:00:28 total=0:00:30
[ECO: DR] Stage (MB): Used  157  Alloctr  160  Proc  455 
[ECO: DR] Total (MB): Used  159  Alloctr  162  Proc 2628 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    62763 micron
Total Number of Contacts =             77285
Total Number of Wires =                59685
Total Number of PtConns =              10
Total Number of Routed Wires =       59685
Total Routed Wire Length =           62763 micron
Total Number of Routed Contacts =       77285
	Layer               M1 :        268 micron
	Layer            MINT1 :      16477 micron
	Layer            MINT2 :      19517 micron
	Layer            MINT3 :      13573 micron
	Layer            MINT4 :       9263 micron
	Layer            MINT5 :       3666 micron
	Layer            MSMG1 :          0 micron
	Layer            MSMG2 :          0 micron
	Layer            MSMG3 :          0 micron
	Layer            MSMG4 :          0 micron
	Layer            MSMG5 :          0 micron
	Layer              MG1 :          0 micron
	Layer              MG2 :          0 micron
	Via            VINT4_0 :          3
	Via        VINT4_0_1x2 :       1350
	Via   VINT4_0(rot)_2x1 :          9
	Via   VINT4_0(rot)_1x2 :         21
	Via        VINT4_0_2x1 :         90
	Via            VINT3_0 :         33
	Via        VINT3_0_2x1 :       2975
	Via   VINT3_0(rot)_1x2 :          2
	Via   VINT3_0(rot)_2x1 :          4
	Via        VINT3_0_1x2 :        508
	Via            VINT2_0 :        254
	Via        VINT2_0_2x1 :       1583
	Via   VINT2_0(rot)_1x2 :         11
	Via   VINT2_0(rot)_2x1 :         12
	Via        VINT2_0_1x2 :       7261
	Via            VINT1_0 :       2457
	Via        VINT1_0_1x2 :       9003
	Via   VINT1_0(rot)_2x1 :        110
	Via   VINT1_0(rot)_1x2 :        179
	Via        VINT1_0_2x1 :      20057
	Via               V1_0 :       5789
	Via          V1_0(rot) :          1
	Via           V1_0_1x2 :      16364
	Via      V1_0(rot)_2x1 :        208
	Via      V1_0(rot)_1x2 :        110
	Via           V1_0_2x1 :       8891

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 88.95% (68748 / 77285 vias)
 
    Layer V1         = 81.54% (25573  / 31363   vias)
        Weight 1     = 81.54% (25573   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 18.46% (5790    vias)
    Layer VINT1      = 92.28% (29349  / 31806   vias)
        Weight 1     = 92.28% (29349   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.72% (2457    vias)
    Layer VINT2      = 97.22% (8867   / 9121    vias)
        Weight 1     = 97.22% (8867    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.78% (254     vias)
    Layer VINT3      = 99.06% (3489   / 3522    vias)
        Weight 1     = 99.06% (3489    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.94% (33      vias)
    Layer VINT4      = 99.80% (1470   / 1473    vias)
        Weight 1     = 99.80% (1470    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.20% (3       vias)
 
  Total double via conversion rate    = 88.95% (68748 / 77285 vias)
 
    Layer V1         = 81.54% (25573  / 31363   vias)
    Layer VINT1      = 92.28% (29349  / 31806   vias)
    Layer VINT2      = 97.22% (8867   / 9121    vias)
    Layer VINT3      = 99.06% (3489   / 3522    vias)
    Layer VINT4      = 99.80% (1470   / 1473    vias)
 
  The optimized via conversion rate based on total routed via count = 88.95% (68748 / 77285 vias)
 
    Layer V1         = 81.54% (25573  / 31363   vias)
        Weight 1     = 81.54% (25573   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 18.46% (5790    vias)
    Layer VINT1      = 92.28% (29349  / 31806   vias)
        Weight 1     = 92.28% (29349   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.72% (2457    vias)
    Layer VINT2      = 97.22% (8867   / 9121    vias)
        Weight 1     = 97.22% (8867    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.78% (254     vias)
    Layer VINT3      = 99.06% (3489   / 3522    vias)
        Weight 1     = 99.06% (3489    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.94% (33      vias)
    Layer VINT4      = 99.80% (1470   / 1473    vias)
        Weight 1     = 99.80% (1470    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.20% (3       vias)
 

Total number of nets = 9452
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    62763 micron
Total Number of Contacts =             77285
Total Number of Wires =                59685
Total Number of PtConns =              10
Total Number of Routed Wires =       59685
Total Routed Wire Length =           62763 micron
Total Number of Routed Contacts =       77285
	Layer               M1 :        268 micron
	Layer            MINT1 :      16477 micron
	Layer            MINT2 :      19517 micron
	Layer            MINT3 :      13573 micron
	Layer            MINT4 :       9263 micron
	Layer            MINT5 :       3666 micron
	Layer            MSMG1 :          0 micron
	Layer            MSMG2 :          0 micron
	Layer            MSMG3 :          0 micron
	Layer            MSMG4 :          0 micron
	Layer            MSMG5 :          0 micron
	Layer              MG1 :          0 micron
	Layer              MG2 :          0 micron
	Via            VINT4_0 :          3
	Via        VINT4_0_1x2 :       1350
	Via   VINT4_0(rot)_2x1 :          9
	Via   VINT4_0(rot)_1x2 :         21
	Via        VINT4_0_2x1 :         90
	Via            VINT3_0 :         33
	Via        VINT3_0_2x1 :       2975
	Via   VINT3_0(rot)_1x2 :          2
	Via   VINT3_0(rot)_2x1 :          4
	Via        VINT3_0_1x2 :        508
	Via            VINT2_0 :        254
	Via        VINT2_0_2x1 :       1583
	Via   VINT2_0(rot)_1x2 :         11
	Via   VINT2_0(rot)_2x1 :         12
	Via        VINT2_0_1x2 :       7261
	Via            VINT1_0 :       2457
	Via        VINT1_0_1x2 :       9003
	Via   VINT1_0(rot)_2x1 :        110
	Via   VINT1_0(rot)_1x2 :        179
	Via        VINT1_0_2x1 :      20057
	Via               V1_0 :       5789
	Via          V1_0(rot) :          1
	Via           V1_0_1x2 :      16364
	Via      V1_0(rot)_2x1 :        208
	Via      V1_0(rot)_1x2 :        110
	Via           V1_0_2x1 :       8891

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 88.95% (68748 / 77285 vias)
 
    Layer V1         = 81.54% (25573  / 31363   vias)
        Weight 1     = 81.54% (25573   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 18.46% (5790    vias)
    Layer VINT1      = 92.28% (29349  / 31806   vias)
        Weight 1     = 92.28% (29349   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.72% (2457    vias)
    Layer VINT2      = 97.22% (8867   / 9121    vias)
        Weight 1     = 97.22% (8867    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.78% (254     vias)
    Layer VINT3      = 99.06% (3489   / 3522    vias)
        Weight 1     = 99.06% (3489    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.94% (33      vias)
    Layer VINT4      = 99.80% (1470   / 1473    vias)
        Weight 1     = 99.80% (1470    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.20% (3       vias)
 
  Total double via conversion rate    = 88.95% (68748 / 77285 vias)
 
    Layer V1         = 81.54% (25573  / 31363   vias)
    Layer VINT1      = 92.28% (29349  / 31806   vias)
    Layer VINT2      = 97.22% (8867   / 9121    vias)
    Layer VINT3      = 99.06% (3489   / 3522    vias)
    Layer VINT4      = 99.80% (1470   / 1473    vias)
 
  The optimized via conversion rate based on total routed via count = 88.95% (68748 / 77285 vias)
 
    Layer V1         = 81.54% (25573  / 31363   vias)
        Weight 1     = 81.54% (25573   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 18.46% (5790    vias)
    Layer VINT1      = 92.28% (29349  / 31806   vias)
        Weight 1     = 92.28% (29349   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.72% (2457    vias)
    Layer VINT2      = 97.22% (8867   / 9121    vias)
        Weight 1     = 97.22% (8867    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.78% (254     vias)
    Layer VINT3      = 99.06% (3489   / 3522    vias)
        Weight 1     = 99.06% (3489    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.94% (33      vias)
    Layer VINT4      = 99.80% (1470   / 1473    vias)
        Weight 1     = 99.80% (1470    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.20% (3       vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 8840 nets
[ECO: End] Elapsed real time: 0:00:10 
[ECO: End] Elapsed cpu  time: sys=0:00:01 usr=0:00:28 total=0:00:30
[ECO: End] Stage (MB): Used    0  Alloctr    0  Proc  455 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 2628 
Information: The stitching and editing of coupling caps is turned ON for design 'CORTEXM0DS:CORTEXM0DS/route_opt.design'. (TIM-125)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/route_opt.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/route_opt.design (time 0s)
Information: Design CORTEXM0DS has 9452 nets, 0 global routed, 9406 detail routed. (NEX-024)

Route-opt ECO routing complete            CPU:   334 s (  0.09 hr )  ELAPSE:    74 s (  0.02 hr )  MEM-PEAK:  1333 MB
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485052366540  3.179550721835  5.567245854587  2.894454387461  6.565921217863  3.963894705874  3.104907680511  9.863223809851
6.078123964085  2.744208341123  8.318115604907  9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  0.569047923294  4.146805573802  7.876142218112
2.191135103696  0.963734141094  2.700148443881  3.840450064440  3.750206053169  7.663458842299  6.212201167950  7.759678473967  7.862243056717  4.347142577150  0.032172477331  0.596904512371
4.701289994205  7.205139775210  8.278355551319  1.183725390997  3.334436408244  5.867609731622  7.173894385364  9.669819999761  7.591487347087  1.394232393266  7.679302555723  9.831107288630
1.878807398638  3.230076550803  1.226274244690  7.050450694780  2.403928173631  6.139852544054  4.100210066110  1.274718589655  4.570746653063  9.386904808820  7.826181745075  4.759926418263
5.409029407087  2.609827869108  0.626146745948  6.381676852919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  5.243701365776  7.486375314504  9.584355469756
2.041727871361  3.921160351580  0.650488176597  9.472458002409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  6.855756909512  0.915234755296  5.466885308426
8.142690055883  4.607193265224  8.244463794567  3.504870705451  1.682716012888  7.173433718510  9.939562708373  3.617852772683  8.946772637652  5.830468732707  4.529270552144  3.090762409795
5.580726278789  1.131397805306  0.721709767040  7.515947517690  0.649322209371  1.017031043513  5.811519666269  5.826730883342  4.349383292435  4.903036318317  9.612477653813  7.311942982104
0.823519283414  0.356161328489  8.022019601070  2.603132685844  5.024802551363  1.359359521353  5.407563451201  2.804123477518  1.265300052200  4.104580713533  1.833107696377  6.448343937188
4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.764676979434  3.012864938770  1.551424154507  2.300394402625
0.754685030179  1.961421411696  2.781303341418  3.355375155650  9.437901536422  9.136857486384  9.020259408464  9.978471495117  7.467457734047  7.869822721421  9.815255915654  4.331200837138
0.413524925168  3.309910139416  7.452798247900  1.902827024529  5.623407802951  7.269363764506  3.367405903784  7.093641515702  7.411336156476  1.146410776650  5.239816352862  4.802036147382
3.894401404639  4.531610450149  1.605155698600  8.173730347963  9.287277327822  7.540401704415  0.000355117956  5.833784556721  4.754587289445  9.589635456592  1.217114332578  7.505721810467
0.800933927140  9.509851648619  3.964085215227  8.341123931811  5.604907969922  5.026083246462  3.950064138237  0.221226938718  4.029619314242  4.608833896875  2.789215092193  0.723141914657
8.793224728432  8.918112250910  5.103696037170  4.141094370014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  3.674841186224  3.056068462274  7.977007503284
5.095897081881  1.512371402398  7.396892752783  5.512169927835  1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  4.019659559148  7.347323621082  6.393194867907
8.063326915301  4.288630119050  5.817928355277  2.343539222627  0.037326358459  0.494780142269  8.173637613985  2.544054410021  0.066110127471  3.609543257074  6.653309420259  8.808758882685
7.253678407183  3.418263572172  7.926377292152  3.652834162614  2.538674281571  6.652919787574  4.022490651365  6.796621502757  0.618562611981  8.568625418147  2.312444190760  5.365604148604
Information: The stitching and editing of coupling caps is turned ON for design 'CORTEXM0DS:CORTEXM0DS/route_opt.design'. (TIM-125)
Information: Design CORTEXM0DS has 9452 nets, 0 global routed, 9406 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'CORTEXM0DS'. (NEX-022)
---extraction options---
Corner: mode_norm.slow.RCmax
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.slow.RCmax_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.worst_low.RCmax
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.worst_low.RCmax_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.fast.RCmin
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.fast.RCmin_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Global options:
 late_ccap_threshold       : 31fF
 late_ccap_ratio           : 0.03
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 8
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : true
Extracting design: CORTEXM0DS 
Information: coupling capacitance is created explicitly. (NEX-029)
Information: 9450 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 9450, routed nets = 9450, across physical hierarchy nets = 0, parasitics cached nets = 9450, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Update timing is using PrimeTime delay calculation. (TIM-201)
Information: Freeing timing information from routing. (ZRT-574)

Route-opt final QoR
___________________
Scenario Mapping Table
1: mode_norm.fast.RCmin
2: mode_norm.fast.RCmin_bc
3: mode_norm.slow.RCmax
4: mode_norm.worst_low.RCmax

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: HCLK
8: FEEDTHROUGH
9: REGIN
10: REGOUT

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    2   1        -          -   0.0000     0.0000      0
    2   2        -          -   0.0000     0.0000      0
    2   3        -          -   0.0000     0.0000      0
    2   4        -          -   0.0000     0.0000      0
    2   5        -          -   0.0000     0.0000      0
    2   6        -          -   0.0000     0.0000      0
    2   7        -          -   6.5346    21.8200     71
    2   8        -          -   0.0000     0.0000      0
    2   9        -          -   0.0000     0.0000      0
    2  10        -          -   0.0000     0.0000      0
    3   1   0.0000     0.0000        -          -      -
    3   2   0.0000     0.0000        -          -      -
    3   3   0.0000     0.0000        -          -      -
    3   4   0.0000     0.0000        -          -      -
    3   5   0.0000     0.0000        -          -      -
    3   6   0.0000     0.0000        -          -      -
    3   7   0.0000     0.0000        -          -      -
    3   8   0.0000     0.0000        -          -      -
    3   9   0.0000     0.0000        -          -      -
    3  10   0.0000     0.0000        -          -      -
    4   1   0.0000     0.0000        -          -      -
    4   2   0.0000     0.0000        -          -      -
    4   3   0.0000     0.0000        -          -      -
    4   4   0.0000     0.0000        -          -      -
    4   5   0.0000     0.0000        -          -      -
    4   6   0.0000     0.0000        -          -      -
    4   7   2.8834     2.8834        -          -      -
    4   8   0.0000     0.0000        -          -      -
    4   9   0.0000     0.0000        -          -      -
    4  10   0.0000     0.0000        -          -      -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage
    1   *        -          -        -      -        -          -      -        -        - 51225228.0
    2   *        -          -        -      -   6.5346    21.8200     71        -        - 51225228.0
    3   *   0.0000     0.0000   0.0000      0        -          -      -        0        0          -
    4   *   2.8834     2.8834   2.8834      1        -          -      -        0        0          -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
    *   *   2.8834     2.8834   2.8834      1   6.5346    21.8200     71        0        0 51225228.0      3470.43       9384
--------------------------------------------------------------------------------------------------------------------

Route-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt final QoR Summary      2.8834     2.8834   2.8834      1   6.5346    21.8200     71        0        0 51225228.0      3470.43       9384

Route-opt command complete                CPU:   356 s (  0.10 hr )  ELAPSE:    77 s (  0.02 hr )  MEM-PEAK:  1333 MB
Route-opt command statistics  CPU=295 sec (0.08 hr) ELAPSED=60 sec (0.02 hr) MEM-PEAK=1.302 GB
Information: Running auto PG connection. (NDM-099)
RM-info: Setting route_opt.flow.enable_ccd to false for the second route_opt
RM-info: Running second route_opt (non-CCD)
INFO: Leakage Power Aware Optimization Enabled
Route-opt command begin                   CPU:   356 s (  0.10 hr )  ELAPSE:    77 s (  0.02 hr )  MEM-PEAK:  1333 MB

Route-opt timing update complete          CPU:   356 s (  0.10 hr )  ELAPSE:    77 s (  0.02 hr )  MEM-PEAK:  1333 MB

Route-opt initial QoR
_____________________
Scenario Mapping Table
1: mode_norm.fast.RCmin
2: mode_norm.fast.RCmin_bc
3: mode_norm.slow.RCmax
4: mode_norm.worst_low.RCmax

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: HCLK
8: FEEDTHROUGH
9: REGIN
10: REGOUT

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    2   1        -          -   0.0000     0.0000      0
    2   2        -          -   0.0000     0.0000      0
    2   3        -          -   0.0000     0.0000      0
    2   4        -          -   0.0000     0.0000      0
    2   5        -          -   0.0000     0.0000      0
    2   6        -          -   0.0000     0.0000      0
    2   7        -          -   6.5346    21.8200     71
    2   8        -          -   0.0000     0.0000      0
    2   9        -          -   0.0000     0.0000      0
    2  10        -          -   0.0000     0.0000      0
    3   1   0.0000     0.0000        -          -      -
    3   2   0.0000     0.0000        -          -      -
    3   3   0.0000     0.0000        -          -      -
    3   4   0.0000     0.0000        -          -      -
    3   5   0.0000     0.0000        -          -      -
    3   6   0.0000     0.0000        -          -      -
    3   7   0.0000     0.0000        -          -      -
    3   8   0.0000     0.0000        -          -      -
    3   9   0.0000     0.0000        -          -      -
    3  10   0.0000     0.0000        -          -      -
    4   1   0.0000     0.0000        -          -      -
    4   2   0.0000     0.0000        -          -      -
    4   3   0.0000     0.0000        -          -      -
    4   4   0.0000     0.0000        -          -      -
    4   5   0.0000     0.0000        -          -      -
    4   6   0.0000     0.0000        -          -      -
    4   7   2.8834     2.8834        -          -      -
    4   8   0.0000     0.0000        -          -      -
    4   9   0.0000     0.0000        -          -      -
    4  10   0.0000     0.0000        -          -      -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage
    1   *        -          -        -      -        -          -      -        -        - 51225228.0
    2   *        -          -        -      -   6.5346    21.8200     71        -        - 51225228.0
    3   *   0.0000     0.0000   0.0000      0        -          -      -        0        0          -
    4   *   2.8834     2.8834   2.8834      1        -          -      -        0        0          -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
    *   *   2.8834     2.8834   2.8834      1   6.5346    21.8200     71        0        0 51225228.0      3470.43       9384
--------------------------------------------------------------------------------------------------------------------

Route-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt initial QoR Summary    2.8834     2.8834   2.8834      1   6.5346    21.8200     71        0        0 51225228.0      3470.43       9384
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 8 threads
Route-opt initialization complete         CPU:   359 s (  0.10 hr )  ELAPSE:    78 s (  0.02 hr )  MEM-PEAK:  1333 MB
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA       POWER       ELAPSE (hr)  MEM (MB)


Route-opt optimization Phase 2 Iter  1          4.10        4.08      0.00        70       0.003  51225228.00           0.022      1333
Route-opt optimization Phase 2 Iter  2          4.10        4.08      0.00        70       0.003  51225228.00           0.022      1333


Route-opt optimization Phase 4 Iter  1          4.10        4.08      0.00        70       0.003  51225228.00           0.022      1333
Route-opt optimization Phase 4 Iter  2          4.10        4.08      0.00        70       0.003  51225228.00           0.022      1333
Route-opt optimization Phase 4 Iter  3          4.10        4.08      0.00        70       0.003  51225228.00           0.022      1333
Route-opt optimization Phase 4 Iter  4          4.10        4.08      0.00        70       0.003  51225228.00           0.022      1333
Route-opt optimization Phase 4 Iter  5          0.00        0.00      0.00        70       0.003  51243516.00           0.022      1333
Route-opt optimization Phase 4 Iter  6          0.00        0.00      0.00        70       0.003  51243516.00           0.022      1333
Route-opt optimization Phase 4 Iter  7          0.00        0.00      0.00        70       0.003  51243516.00           0.022      1333
Route-opt optimization Phase 4 Iter  8          0.00        0.00      0.00        70       0.003  51243516.00           0.022      1333

Route-opt optimization Phase 5 Iter  1          0.00        0.00      0.00        70       0.003  51243516.00           0.022      1333
Route-opt optimization Phase 5 Iter  2          0.00        0.00      0.00        70       0.003  51243516.00           0.022      1333
Route-opt optimization Phase 5 Iter  3          0.00        0.00      0.00        70       0.003  51243516.00           0.022      1333
Route-opt optimization Phase 5 Iter  4          0.00        0.00      0.00        70       0.003  51243516.00           0.022      1333
Route-opt optimization Phase 5 Iter  5          0.00        0.00      0.00        70       0.003  51243516.00           0.022      1333
Route-opt optimization Phase 5 Iter  6          0.00        0.00      0.00        70       0.003  51243516.00           0.022      1333
Route-opt optimization Phase 5 Iter  7          0.00        0.00      0.00        70       0.003  51243516.00           0.022      1333
Route-opt optimization Phase 5 Iter  8          0.00        0.00      0.00        70       0.003  51243516.00           0.022      1333
Route-opt optimization Phase 5 Iter  9          0.00        0.00      0.00        70       0.003  51243516.00           0.022      1333
Route-opt optimization Phase 5 Iter 10          0.00        0.00      0.00        70       0.003  51243516.00           0.022      1333
Route-opt optimization Phase 5 Iter 11          0.00        0.00      0.00        70       0.003  51243516.00           0.022      1333
Route-opt optimization Phase 5 Iter 12          0.00        0.00      0.00        70       0.003  51243516.00           0.022      1333
Route-opt optimization Phase 5 Iter 13          0.00        0.00      0.00        70       0.003  51243516.00           0.022      1333
Route-opt optimization Phase 5 Iter 14          0.00        0.00      0.00        70       0.003  51243516.00           0.022      1333

Route-opt optimization Phase 6 Iter  1          0.00        0.00      0.00        70       0.003  51243516.00           0.022      1333

Route-opt optimization Phase 7 Iter  1          0.00        0.00      0.00        70       0.003  50751452.00           0.023      1333
Route-opt optimization Phase 7 Iter  2          0.00        0.00      0.00        70       0.003  51229004.00           0.023      1333

Route-opt optimization complete                 0.00        0.00      0.00        70       0.003  51229004.00           0.023      1333
Generating Timing information  
Design  Scenario mode_norm.slow.RCmax (Mode mode_norm.slow.RCmax Corner mode_norm.slow.RCmax)
Warning: Currnet dominant scnenario mode_norm.slow.RCmax for timing driven route  is different from dominant scenario for the previous timing driven route which is mode_norm.worst_low.RCmax. (ZRT-647)
Estimated unitRes/unitCap :
Layer M1 : Res  46.4286 ohm/um Cap  0.148637 ff/um
Layer MINT1 : Res  46.4286 ohm/um Cap  0.154683 ff/um
Layer MINT2 : Res  46.4286 ohm/um Cap  0.154827 ff/um
Layer MINT3 : Res  46.4286 ohm/um Cap  0.154839 ff/um
Layer MINT4 : Res  46.4286 ohm/um Cap  0.154828 ff/um
Layer MINT5 : Res  46.4286 ohm/um Cap  0.154674 ff/um
Layer MSMG1 : Res  8.03571 ohm/um Cap  0.196653 ff/um
Layer MSMG2 : Res  8.03571 ohm/um Cap  0.184306 ff/um
Layer MSMG3 : Res  8.03571 ohm/um Cap  0.18422 ff/um
Layer MSMG4 : Res  8.03571 ohm/um Cap  0.184207 ff/um
Layer MSMG5 : Res  8.03571 ohm/um Cap  0.184091 ff/um
Layer MG1 : Res  0.892857 ohm/um Cap  0.194736 ff/um
Layer MG2 : Res  0.892857 ohm/um Cap  0.177243 ff/um
Generating Timing information  ... Done
Information: The net parasitics of block CORTEXM0DS are cleared. (TIM-123)

Route-opt route preserve complete         CPU:   383 s (  0.11 hr )  ELAPSE:    84 s (  0.02 hr )  MEM-PEAK:  1333 MB
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
----------------------------------------------------------------
running legalize_placement
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/route_opt.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/route_opt.design (time 0s)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0


Legalizing Top Level Design CORTEXM0DS ... 
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Information: Creating classic rule checker.
=====> Processed 51 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     5795.46         9429        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   9429
number of references:                51
number of site rows:                 99
number of locations attempted:   172792
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        9129 (68319 total sites)
avg row height over cells:        0.768 um
rms cell displacement:            0.043 um ( 0.06 row height)
rms weighted cell displacement:   0.043 um ( 0.06 row height)
max cell displacement:            1.537 um ( 2.00 row height)
avg cell displacement:            0.007 um ( 0.01 row height)
avg weighted cell displacement:   0.007 um ( 0.01 row height)
number of cells moved:              409
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U11391 (INV_X1)
  Input location: (42.304,74.496)
  Legal location: (42.24,76.032)
  Displacement:   1.537 um ( 2.00 row height)
Cell: copt_h_inst_20635 (CLKBUF_X1)
  Input location: (61.888,76.032)
  Legal location: (60.928,76.032)
  Displacement:   0.960 um ( 1.25 row height)
Cell: U11274 (NAND2_X1)
  Input location: (66.048,56.064)
  Legal location: (65.728,56.832)
  Displacement:   0.832 um ( 1.08 row height)
Cell: ropt_h_inst_22157 (CLKBUF_X1)
  Input location: (66.176,55.296)
  Legal location: (65.984,56.064)
  Displacement:   0.792 um ( 1.03 row height)
Cell: ropt_h_inst_22435 (CLKBUF_X1)
  Input location: (52.448,75.264)
  Legal location: (52.608,74.496)
  Displacement:   0.784 um ( 1.02 row height)
Cell: copt_h_inst_20833 (CLKBUF_X1)
  Input location: (52.416,26.88)
  Legal location: (52.288,26.112)
  Displacement:   0.779 um ( 1.01 row height)
Cell: U10887 (INV_X1)
  Input location: (59.456,54.528)
  Legal location: (59.392,53.76)
  Displacement:   0.771 um ( 1.00 row height)
Cell: copt_h_inst_21376 (CLKBUF_X1)
  Input location: (34.496,73.728)
  Legal location: (34.432,72.96)
  Displacement:   0.771 um ( 1.00 row height)
Cell: U11297 (INV_X1)
  Input location: (64.64,59.904)
  Legal location: (64.64,60.672)
  Displacement:   0.768 um ( 1.00 row height)
Cell: U11356 (INV_X1)
  Input location: (43.264,73.728)
  Legal location: (43.264,74.496)
  Displacement:   0.768 um ( 1.00 row height)

Legalization succeeded.
Total Legalizer CPU: 0.696
----------------------------------------------------------------

Route-opt legalization complete           CPU:   383 s (  0.11 hr )  ELAPSE:    85 s (  0.02 hr )  MEM-PEAK:  1333 MB
****************************************
Report : Power/Ground Connection Summary
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:34:14 2019
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 9384/9429
Unconnected nwell pins        9429
Ground net VSS                9384/9429
Unconnected pwell pins        9429
--------------------------------------------------------------------------------
Information: connections of 90 power/ground pin(s) are created or changed.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MINT5
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
[ECO: DbIn With Extraction] Elapsed real time: 0:00:00 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:01 usr=0:00:02 total=0:00:03
[ECO: DbIn With Extraction] Stage (MB): Used  154  Alloctr  154  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used  155  Alloctr  156  Proc 2628 
[ECO: Analysis] Elapsed real time: 0:00:00 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:01 usr=0:00:02 total=0:00:03
[ECO: Analysis] Stage (MB): Used  154  Alloctr  154  Proc    0 
[ECO: Analysis] Total (MB): Used  155  Alloctr  156  Proc 2628 
Num of eco nets = 9497
Num of open eco nets = 885
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:01 usr=0:00:02 total=0:00:03
[ECO: Init] Stage (MB): Used  155  Alloctr  155  Proc    0 
[ECO: Init] Total (MB): Used  156  Alloctr  157  Proc 2628 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  160  Alloctr  161  Proc 2628 
Printing options for 'route.common.*'
common.post_detail_route_redundant_via_insertion        :	 medium              
common.verbose_level                                    :	 0                   

Printing options for 'route.global.*'
global.deterministic                                    :	 off                 
global.export_soft_congestion_maps                      :	 false               
global.timing_driven                                    :	 true                

Begin global routing.
Loading timing information to the router from design
Timing information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,76.74,77.57)
Number of routing layers = 13
layer M1, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT1, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT2, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT3, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT4, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT5, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MSMG1, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG2, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG3, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG4, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG5, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MG1, dir Hor, min width = 0.112, min space = 0.112 pitch = 0.224
layer MG2, dir Ver, min width = 0.112, min space = 0.112 pitch = 0.224
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  163  Alloctr  164  Proc 2628 
Warning: No existing global route is available for reuse in incremental global routing. (ZRT-586)
Net statistics:
Total number of nets     = 9497
Number of nets to route  = 885
Number of nets with min-layer-mode soft = 12
Number of nets with min-layer-mode soft-cost-low = 12
882 nets are partially connected,
 of which 882 are detail routed and 0 are global routed.
8612 nets are fully connected,
 of which 8612 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build All Nets] Total (MB): Used  166  Alloctr  168  Proc 2628 
Average gCell capacity  0.16	 on layer (1)	 M1
Average gCell capacity  10.51	 on layer (2)	 MINT1
Average gCell capacity  9.78	 on layer (3)	 MINT2
Average gCell capacity  11.76	 on layer (4)	 MINT3
Average gCell capacity  9.78	 on layer (5)	 MINT4
Average gCell capacity  11.76	 on layer (6)	 MINT5
Average gCell capacity  5.38	 on layer (7)	 MSMG1
Average gCell capacity  0.00	 on layer (8)	 MSMG2
Average gCell capacity  0.00	 on layer (9)	 MSMG3
Average gCell capacity  0.00	 on layer (10)	 MSMG4
Average gCell capacity  0.00	 on layer (11)	 MSMG5
Average gCell capacity  0.00	 on layer (12)	 MG1
Average gCell capacity  0.00	 on layer (13)	 MG2
Average number of tracks per gCell 12.00	 on layer (1)	 M1
Average number of tracks per gCell 12.01	 on layer (2)	 MINT1
Average number of tracks per gCell 12.00	 on layer (3)	 MINT2
Average number of tracks per gCell 12.01	 on layer (4)	 MINT3
Average number of tracks per gCell 12.00	 on layer (5)	 MINT4
Average number of tracks per gCell 12.01	 on layer (6)	 MINT5
Average number of tracks per gCell 6.86	 on layer (7)	 MSMG1
Average number of tracks per gCell 6.86	 on layer (8)	 MSMG2
Average number of tracks per gCell 6.86	 on layer (9)	 MSMG3
Average number of tracks per gCell 6.86	 on layer (10)	 MSMG4
Average number of tracks per gCell 6.86	 on layer (11)	 MSMG5
Average number of tracks per gCell 3.44	 on layer (12)	 MG1
Average number of tracks per gCell 3.43	 on layer (13)	 MG2
Number of gCells = 131300
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used  168  Alloctr  170  Proc 2628 
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    6  Alloctr    6  Proc    0 
[End of Build Data] Total (MB): Used  168  Alloctr  170  Proc 2628 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  200  Alloctr  202  Proc 2628 
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  200  Alloctr  202  Proc 2628 
Initial. Routing result:
Initial. Both Dirs: Overflow =    85 Max = 8 GRCs =   141 (0.70%)
Initial. H routing: Overflow =     7 Max = 4 (GRCs =  1) GRCs =    12 (0.12%)
Initial. V routing: Overflow =    77 Max = 8 (GRCs =  1) GRCs =   129 (1.28%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT1      Overflow =     7 Max = 4 (GRCs =  1) GRCs =    12 (0.12%)
Initial. MINT2      Overflow =    77 Max = 8 (GRCs =  1) GRCs =   129 (1.28%)
Initial. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MINT1    30.6 9.22 7.89 14.6 9.95 17.0 6.65 2.14 1.37 0.15 0.19 0.00 0.01 0.01
MINT2    27.8 4.49 6.50 7.79 7.58 17.7 8.62 9.53 5.52 1.45 2.50 0.05 0.27 0.04
MINT3    44.6 15.4 15.5 11.3 7.42 4.97 0.40 0.13 0.03 0.00 0.00 0.00 0.00 0.00
MINT4    56.3 12.7 12.3 7.51 4.36 4.70 0.98 0.65 0.34 0.02 0.03 0.00 0.00 0.00
MINT5    86.2 10.0 3.26 0.48 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG1    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG2    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG3    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG4    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG5    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG2      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    73.0 5.51 4.83 4.43 3.11 4.72 1.76 1.32 0.77 0.17 0.29 0.01 0.03 0.01


Initial. Total Wire Length = 48.41
Initial. Layer M1 wire length = 0.00
Initial. Layer MINT1 wire length = 28.25
Initial. Layer MINT2 wire length = 20.16
Initial. Layer MINT3 wire length = 0.00
Initial. Layer MINT4 wire length = 0.00
Initial. Layer MINT5 wire length = 0.00
Initial. Layer MSMG1 wire length = 0.00
Initial. Layer MSMG2 wire length = 0.00
Initial. Layer MSMG3 wire length = 0.00
Initial. Layer MSMG4 wire length = 0.00
Initial. Layer MSMG5 wire length = 0.00
Initial. Layer MG1 wire length = 0.00
Initial. Layer MG2 wire length = 0.00
Initial. Total Number of Contacts = 248
Initial. Via V1_0 count = 185
Initial. Via VINT1_0 count = 63
Initial. Via VINT2_0 count = 0
Initial. Via VINT3_0 count = 0
Initial. Via VINT4_0 count = 0
Initial. Via VINT5_0 count = 0
Initial. Via VSMG1_0 count = 0
Initial. Via VSMG2_0 count = 0
Initial. Via VSMG3_0 count = 0
Initial. Via VSMG4_0 count = 0
Initial. Via VSMG5_0 count = 0
Initial. Via VG1_0 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  200  Alloctr  202  Proc 2628 
phase1. Routing result:
phase1. Both Dirs: Overflow =    83 Max = 8 GRCs =   139 (0.69%)
phase1. H routing: Overflow =     7 Max = 4 (GRCs =  1) GRCs =    12 (0.12%)
phase1. V routing: Overflow =    75 Max = 8 (GRCs =  1) GRCs =   127 (1.26%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT1      Overflow =     7 Max = 4 (GRCs =  1) GRCs =    12 (0.12%)
phase1. MINT2      Overflow =    75 Max = 8 (GRCs =  1) GRCs =   127 (1.26%)
phase1. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MINT1    30.6 9.22 7.89 14.6 9.96 17.1 6.63 2.14 1.38 0.15 0.19 0.00 0.01 0.01
MINT2    27.8 4.49 6.50 7.79 7.58 17.7 8.63 9.52 5.51 1.46 2.51 0.05 0.26 0.04
MINT3    44.6 15.4 15.5 11.3 7.42 4.97 0.40 0.13 0.03 0.00 0.00 0.00 0.00 0.00
MINT4    56.3 12.7 12.3 7.51 4.36 4.70 0.98 0.65 0.34 0.02 0.03 0.00 0.00 0.00
MINT5    86.2 10.0 3.26 0.48 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG1    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG2    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG3    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG4    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG5    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG2      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    73.0 5.51 4.83 4.43 3.11 4.72 1.76 1.32 0.77 0.17 0.29 0.01 0.03 0.01


phase1. Total Wire Length = 50.55
phase1. Layer M1 wire length = 0.00
phase1. Layer MINT1 wire length = 30.39
phase1. Layer MINT2 wire length = 20.16
phase1. Layer MINT3 wire length = 0.00
phase1. Layer MINT4 wire length = 0.00
phase1. Layer MINT5 wire length = 0.00
phase1. Layer MSMG1 wire length = 0.00
phase1. Layer MSMG2 wire length = 0.00
phase1. Layer MSMG3 wire length = 0.00
phase1. Layer MSMG4 wire length = 0.00
phase1. Layer MSMG5 wire length = 0.00
phase1. Layer MG1 wire length = 0.00
phase1. Layer MG2 wire length = 0.00
phase1. Total Number of Contacts = 249
phase1. Via V1_0 count = 185
phase1. Via VINT1_0 count = 64
phase1. Via VINT2_0 count = 0
phase1. Via VINT3_0 count = 0
phase1. Via VINT4_0 count = 0
phase1. Via VINT5_0 count = 0
phase1. Via VSMG1_0 count = 0
phase1. Via VSMG2_0 count = 0
phase1. Via VSMG3_0 count = 0
phase1. Via VSMG4_0 count = 0
phase1. Via VSMG5_0 count = 0
phase1. Via VG1_0 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  200  Alloctr  202  Proc 2628 
phase2. Routing result:
phase2. Both Dirs: Overflow =    82 Max = 8 GRCs =   138 (0.68%)
phase2. H routing: Overflow =     7 Max = 4 (GRCs =  1) GRCs =    12 (0.12%)
phase2. V routing: Overflow =    74 Max = 8 (GRCs =  1) GRCs =   126 (1.25%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT1      Overflow =     7 Max = 4 (GRCs =  1) GRCs =    12 (0.12%)
phase2. MINT2      Overflow =    74 Max = 8 (GRCs =  1) GRCs =   126 (1.25%)
phase2. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MINT1    30.6 9.22 7.89 14.6 9.96 17.1 6.61 2.14 1.40 0.15 0.19 0.00 0.01 0.01
MINT2    27.8 4.49 6.50 7.79 7.57 17.7 8.63 9.51 5.52 1.46 2.52 0.04 0.26 0.04
MINT3    44.6 15.4 15.5 11.3 7.42 4.97 0.40 0.13 0.03 0.00 0.00 0.00 0.00 0.00
MINT4    56.3 12.7 12.3 7.51 4.36 4.70 0.98 0.65 0.34 0.02 0.03 0.00 0.00 0.00
MINT5    86.2 10.0 3.26 0.48 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG1    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG2    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG3    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG4    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG5    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG2      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    73.0 5.51 4.83 4.43 3.11 4.72 1.76 1.32 0.77 0.17 0.29 0.00 0.03 0.01


phase2. Total Wire Length = 53.03
phase2. Layer M1 wire length = 0.00
phase2. Layer MINT1 wire length = 32.87
phase2. Layer MINT2 wire length = 20.16
phase2. Layer MINT3 wire length = 0.00
phase2. Layer MINT4 wire length = 0.00
phase2. Layer MINT5 wire length = 0.00
phase2. Layer MSMG1 wire length = 0.00
phase2. Layer MSMG2 wire length = 0.00
phase2. Layer MSMG3 wire length = 0.00
phase2. Layer MSMG4 wire length = 0.00
phase2. Layer MSMG5 wire length = 0.00
phase2. Layer MG1 wire length = 0.00
phase2. Layer MG2 wire length = 0.00
phase2. Total Number of Contacts = 250
phase2. Via V1_0 count = 186
phase2. Via VINT1_0 count = 64
phase2. Via VINT2_0 count = 0
phase2. Via VINT3_0 count = 0
phase2. Via VINT4_0 count = 0
phase2. Via VINT5_0 count = 0
phase2. Via VSMG1_0 count = 0
phase2. Via VSMG2_0 count = 0
phase2. Via VSMG3_0 count = 0
phase2. Via VSMG4_0 count = 0
phase2. Via VSMG5_0 count = 0
phase2. Via VG1_0 count = 0
phase2. completed.

Start GR phase 3
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  200  Alloctr  202  Proc 2628 
phase3. Routing result:
phase3. Both Dirs: Overflow =    82 Max = 8 GRCs =   138 (0.68%)
phase3. H routing: Overflow =     7 Max = 4 (GRCs =  1) GRCs =    12 (0.12%)
phase3. V routing: Overflow =    74 Max = 8 (GRCs =  1) GRCs =   126 (1.25%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MINT1      Overflow =     7 Max = 4 (GRCs =  1) GRCs =    12 (0.12%)
phase3. MINT2      Overflow =    74 Max = 8 (GRCs =  1) GRCs =   126 (1.25%)
phase3. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MINT1    30.6 9.22 7.89 14.6 9.96 17.1 6.61 2.14 1.40 0.15 0.19 0.00 0.01 0.01
MINT2    27.8 4.49 6.50 7.79 7.57 17.7 8.63 9.51 5.52 1.46 2.52 0.04 0.26 0.04
MINT3    44.6 15.4 15.5 11.3 7.42 4.97 0.40 0.13 0.03 0.00 0.00 0.00 0.00 0.00
MINT4    56.3 12.7 12.3 7.51 4.36 4.70 0.98 0.65 0.34 0.02 0.03 0.00 0.00 0.00
MINT5    86.2 10.0 3.26 0.48 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG1    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG2    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG3    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG4    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG5    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG2      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    73.0 5.51 4.83 4.43 3.11 4.72 1.76 1.32 0.77 0.17 0.29 0.00 0.03 0.01


phase3. Total Wire Length = 53.03
phase3. Layer M1 wire length = 0.00
phase3. Layer MINT1 wire length = 32.87
phase3. Layer MINT2 wire length = 20.16
phase3. Layer MINT3 wire length = 0.00
phase3. Layer MINT4 wire length = 0.00
phase3. Layer MINT5 wire length = 0.00
phase3. Layer MSMG1 wire length = 0.00
phase3. Layer MSMG2 wire length = 0.00
phase3. Layer MSMG3 wire length = 0.00
phase3. Layer MSMG4 wire length = 0.00
phase3. Layer MSMG5 wire length = 0.00
phase3. Layer MG1 wire length = 0.00
phase3. Layer MG2 wire length = 0.00
phase3. Total Number of Contacts = 250
phase3. Via V1_0 count = 186
phase3. Via VINT1_0 count = 64
phase3. Via VINT2_0 count = 0
phase3. Via VINT3_0 count = 0
phase3. Via VINT4_0 count = 0
phase3. Via VINT5_0 count = 0
phase3. Via VSMG1_0 count = 0
phase3. Via VSMG2_0 count = 0
phase3. Via VSMG3_0 count = 0
phase3. Via VSMG4_0 count = 0
phase3. Via VSMG5_0 count = 0
phase3. Via VG1_0 count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   38  Alloctr   39  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  200  Alloctr  202  Proc 2628 

Congestion utilization per direction:
Average vertical track utilization   = 21.87 %
Peak    vertical track utilization   = 90.00 %
Average horizontal track utilization = 17.93 %
Peak    horizontal track utilization = 66.67 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -1  Alloctr   -1  Proc    0 
[GR: Done] Total (MB): Used  199  Alloctr  201  Proc 2628 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[GR: Done] Stage (MB): Used   38  Alloctr   39  Proc    0 
[GR: Done] Total (MB): Used  199  Alloctr  201  Proc 2628 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Global Routing] Stage (MB): Used   33  Alloctr   34  Proc    0 
[End of Global Routing] Total (MB): Used  194  Alloctr  196  Proc 2628 
[ECO: GR] Elapsed real time: 0:00:01 
[ECO: GR] Elapsed cpu  time: sys=0:00:01 usr=0:00:03 total=0:00:04
[ECO: GR] Stage (MB): Used  193  Alloctr  194  Proc    0 
[ECO: GR] Total (MB): Used  194  Alloctr  196  Proc 2628 

Start track assignment

Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :	 false               
common.post_detail_route_redundant_via_insertion        :	 medium              
common.verbose_level                                    :	 0                   

Printing options for 'route.track.*'
track.crosstalk_driven                                  :	 true                
track.timing_driven                                     :	 true                

Information: Using 8 threads for routing. (ZRT-444)
Information: RC layer preference is turned off for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Read routes] Total (MB): Used  159  Alloctr  161  Proc 2628 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/51      
Routed partition 2/51      
Routed partition 3/51      
Routed partition 4/51      
Routed partition 5/51      
Routed partition 6/51      
Routed partition 7/51      
Routed partition 8/51      
Routed partition 9/51      
Routed partition 10/51     
Routed partition 11/51     
Routed partition 12/51     
Routed partition 13/51     
Routed partition 14/51     
Routed partition 15/51     
Routed partition 16/51     
Routed partition 17/51     
Routed partition 18/51     
Routed partition 19/51     
Routed partition 20/51     
Routed partition 21/51     
Routed partition 22/51     
Routed partition 23/51     
Routed partition 24/51     
Routed partition 25/51     
Routed partition 26/51     
Routed partition 27/51     
Routed partition 28/51     
Routed partition 29/51     
Routed partition 30/51     
Routed partition 31/51     
Routed partition 32/51     
Routed partition 33/51     
Routed partition 34/51     
Routed partition 35/51     
Routed partition 36/51     
Routed partition 37/51     
Routed partition 38/51     
Routed partition 39/51     
Routed partition 40/51     
Routed partition 41/51     
Routed partition 42/51     
Routed partition 43/51     
Routed partition 44/51     
Routed partition 45/51     
Routed partition 46/51     
Routed partition 47/51     
Routed partition 48/51     
Routed partition 49/51     
Routed partition 50/51     
Routed partition 51/51     

Assign Vertical partitions, iteration 0
Routed partition 1/50      
Routed partition 2/50      
Routed partition 3/50      
Routed partition 4/50      
Routed partition 5/50      
Routed partition 6/50      
Routed partition 7/50      
Routed partition 8/50      
Routed partition 9/50      
Routed partition 10/50     
Routed partition 11/50     
Routed partition 12/50     
Routed partition 13/50     
Routed partition 14/50     
Routed partition 15/50     
Routed partition 16/50     
Routed partition 17/50     
Routed partition 18/50     
Routed partition 19/50     
Routed partition 20/50     
Routed partition 21/50     
Routed partition 22/50     
Routed partition 23/50     
Routed partition 24/50     
Routed partition 25/50     
Routed partition 26/50     
Routed partition 27/50     
Routed partition 28/50     
Routed partition 29/50     
Routed partition 30/50     
Routed partition 31/50     
Routed partition 32/50     
Routed partition 33/50     
Routed partition 34/50     
Routed partition 35/50     
Routed partition 36/50     
Routed partition 37/50     
Routed partition 38/50     
Routed partition 39/50     
Routed partition 40/50     
Routed partition 41/50     
Routed partition 42/50     
Routed partition 43/50     
Routed partition 44/50     
Routed partition 45/50     
Routed partition 46/50     
Routed partition 47/50     
Routed partition 48/50     
Routed partition 49/50     
Routed partition 50/50     

Number of wires with overlap after iteration 0 = 2416 of 3562


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Iteration 0] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  159  Alloctr  161  Proc 2628 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/51      
Routed partition 2/51      
Routed partition 3/51      
Routed partition 4/51      
Routed partition 5/51      
Routed partition 6/51      
Routed partition 7/51      
Routed partition 8/51      
Routed partition 9/51      
Routed partition 10/51     
Routed partition 11/51     
Routed partition 12/51     
Routed partition 13/51     
Routed partition 14/51     
Routed partition 15/51     
Routed partition 16/51     
Routed partition 17/51     
Routed partition 18/51     
Routed partition 19/51     
Routed partition 20/51     
Routed partition 21/51     
Routed partition 22/51     
Routed partition 23/51     
Routed partition 24/51     
Routed partition 25/51     
Routed partition 26/51     
Routed partition 27/51     
Routed partition 28/51     
Routed partition 29/51     
Routed partition 30/51     
Routed partition 31/51     
Routed partition 32/51     
Routed partition 33/51     
Routed partition 34/51     
Routed partition 35/51     
Routed partition 36/51     
Routed partition 37/51     
Routed partition 38/51     
Routed partition 39/51     
Routed partition 40/51     
Routed partition 41/51     
Routed partition 42/51     
Routed partition 43/51     
Routed partition 44/51     
Routed partition 45/51     
Routed partition 46/51     
Routed partition 47/51     
Routed partition 48/51     
Routed partition 49/51     
Routed partition 50/51     
Routed partition 51/51     

Assign Vertical partitions, iteration 1
Routed partition 1/50      
Routed partition 2/50      
Routed partition 3/50      
Routed partition 4/50      
Routed partition 5/50      
Routed partition 6/50      
Routed partition 7/50      
Routed partition 8/50      
Routed partition 9/50      
Routed partition 10/50     
Routed partition 11/50     
Routed partition 12/50     
Routed partition 13/50     
Routed partition 14/50     
Routed partition 15/50     
Routed partition 16/50     
Routed partition 17/50     
Routed partition 18/50     
Routed partition 19/50     
Routed partition 20/50     
Routed partition 21/50     
Routed partition 22/50     
Routed partition 23/50     
Routed partition 24/50     
Routed partition 25/50     
Routed partition 26/50     
Routed partition 27/50     
Routed partition 28/50     
Routed partition 29/50     
Routed partition 30/50     
Routed partition 31/50     
Routed partition 32/50     
Routed partition 33/50     
Routed partition 34/50     
Routed partition 35/50     
Routed partition 36/50     
Routed partition 37/50     
Routed partition 38/50     
Routed partition 39/50     
Routed partition 40/50     
Routed partition 41/50     
Routed partition 42/50     
Routed partition 43/50     
Routed partition 44/50     
Routed partition 45/50     
Routed partition 46/50     
Routed partition 47/50     
Routed partition 48/50     
Routed partition 49/50     
Routed partition 50/50     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Track Assign: Iteration 1] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  159  Alloctr  161  Proc 2628 

Number of wires with overlap after iteration 1 = 1109 of 2144


Wire length and via report:
---------------------------
Number of M1 wires: 506 		  : 0
Number of MINT1 wires: 1388 		 V1_0: 1646
Number of MINT2 wires: 194 		 VINT1_0: 363
Number of MINT3 wires: 46 		 VINT2_0: 86
Number of MINT4 wires: 10 		 VINT3_0: 16
Number of MINT5 wires: 0 		 VINT4_0: 0
Number of MSMG1 wires: 0 		 VINT5_0: 0
Number of MSMG2 wires: 0 		 VSMG1_0: 0
Number of MSMG3 wires: 0 		 VSMG2_0: 0
Number of MSMG4 wires: 0 		 VSMG3_0: 0
Number of MSMG5 wires: 0 		 VSMG4_0: 0
Number of MG1 wires: 0 		 VSMG5_0: 0
Number of MG2 wires: 0 		 VG1_0: 0
Total number of wires: 2144 		 vias: 2111

Total M1 wire length: 35.8
Total MINT1 wire length: 179.0
Total MINT2 wire length: 45.3
Total MINT3 wire length: 14.3
Total MINT4 wire length: 5.4
Total MINT5 wire length: 0.0
Total MSMG1 wire length: 0.0
Total MSMG2 wire length: 0.0
Total MSMG3 wire length: 0.0
Total MSMG4 wire length: 0.0
Total MSMG5 wire length: 0.0
Total MG1 wire length: 0.0
Total MG2 wire length: 0.0
Total wire length: 279.8

Longest M1 wire length: 0.4
Longest MINT1 wire length: 1.0
Longest MINT2 wire length: 0.8
Longest MINT3 wire length: 1.0
Longest MINT4 wire length: 1.2
Longest MINT5 wire length: 0.0
Longest MSMG1 wire length: 0.0
Longest MSMG2 wire length: 0.0
Longest MSMG3 wire length: 0.0
Longest MSMG4 wire length: 0.0
Longest MSMG5 wire length: 0.0
Longest MG1 wire length: 0.0
Longest MG2 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used  157  Alloctr  160  Proc 2628 
[ECO: CDR] Elapsed real time: 0:00:02 
[ECO: CDR] Elapsed cpu  time: sys=0:00:01 usr=0:00:08 total=0:00:09
[ECO: CDR] Stage (MB): Used  156  Alloctr  158  Proc    0 
[ECO: CDR] Total (MB): Used  157  Alloctr  160  Proc 2628 
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :	 false               
common.post_detail_route_redundant_via_insertion        :	 medium              
common.verbose_level                                    :	 0                   

Printing options for 'route.detail.*'
detail.antenna                                          :	 true                
detail.eco_max_number_of_iterations                     :	 10                  
detail.eco_route_use_soft_spacing_for_timing_optimization:	 true                
detail.force_end_on_preferred_grid                      :	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned off for this design. (ZRT-613)
Total number of nets = 9497, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 8 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed	1/100 Partitions, Violations =	0
Routed	8/100 Partitions, Violations =	0
Routed	9/100 Partitions, Violations =	0
Routed	10/100 Partitions, Violations =	0
Routed	12/100 Partitions, Violations =	0
Routed	13/100 Partitions, Violations =	0
Routed	14/100 Partitions, Violations =	0
Routed	15/100 Partitions, Violations =	0
Routed	16/100 Partitions, Violations =	0
Routed	17/100 Partitions, Violations =	0
Routed	18/100 Partitions, Violations =	0
Routed	19/100 Partitions, Violations =	0
Routed	20/100 Partitions, Violations =	0
Routed	21/100 Partitions, Violations =	0
Routed	22/100 Partitions, Violations =	12
Routed	23/100 Partitions, Violations =	12
Routed	24/100 Partitions, Violations =	12
Routed	25/100 Partitions, Violations =	12
Routed	26/100 Partitions, Violations =	12
Routed	27/100 Partitions, Violations =	12
Routed	28/100 Partitions, Violations =	12
Routed	29/100 Partitions, Violations =	14
Routed	30/100 Partitions, Violations =	14
Routed	31/100 Partitions, Violations =	14
Routed	32/100 Partitions, Violations =	14
Routed	33/100 Partitions, Violations =	12
Routed	34/100 Partitions, Violations =	12
Routed	35/100 Partitions, Violations =	12
Routed	36/100 Partitions, Violations =	0
Routed	37/100 Partitions, Violations =	0
Routed	38/100 Partitions, Violations =	0
Routed	39/100 Partitions, Violations =	0
Routed	40/100 Partitions, Violations =	0
Routed	41/100 Partitions, Violations =	0
Routed	42/100 Partitions, Violations =	0
Routed	43/100 Partitions, Violations =	0
Routed	44/100 Partitions, Violations =	0
Routed	45/100 Partitions, Violations =	0
Routed	46/100 Partitions, Violations =	0
Routed	47/100 Partitions, Violations =	0
Routed	48/100 Partitions, Violations =	0
Routed	49/100 Partitions, Violations =	0
Routed	50/100 Partitions, Violations =	0
Routed	51/100 Partitions, Violations =	0
Routed	52/100 Partitions, Violations =	0
Routed	53/100 Partitions, Violations =	0
Routed	54/100 Partitions, Violations =	0
Routed	55/100 Partitions, Violations =	2
Routed	56/100 Partitions, Violations =	2
Routed	57/100 Partitions, Violations =	2
Routed	58/100 Partitions, Violations =	11
Routed	59/100 Partitions, Violations =	11
Routed	60/100 Partitions, Violations =	12
Routed	61/100 Partitions, Violations =	3
Routed	62/100 Partitions, Violations =	3
Routed	63/100 Partitions, Violations =	3
Routed	64/100 Partitions, Violations =	3
Routed	65/100 Partitions, Violations =	3
Routed	66/100 Partitions, Violations =	8
Routed	67/100 Partitions, Violations =	8
Routed	68/100 Partitions, Violations =	14
Routed	69/100 Partitions, Violations =	11
Routed	70/100 Partitions, Violations =	11
Routed	71/100 Partitions, Violations =	19
Routed	72/100 Partitions, Violations =	19
Routed	73/100 Partitions, Violations =	21
Routed	74/100 Partitions, Violations =	16
Routed	75/100 Partitions, Violations =	16
Routed	76/100 Partitions, Violations =	16
Routed	77/100 Partitions, Violations =	16
Routed	78/100 Partitions, Violations =	27
Routed	79/100 Partitions, Violations =	20
Routed	80/100 Partitions, Violations =	20
Routed	81/100 Partitions, Violations =	20
Routed	82/100 Partitions, Violations =	23
Routed	83/100 Partitions, Violations =	19
Routed	84/100 Partitions, Violations =	19
Routed	85/100 Partitions, Violations =	19
Routed	86/100 Partitions, Violations =	19
Routed	87/100 Partitions, Violations =	19
Routed	88/100 Partitions, Violations =	22
Routed	89/100 Partitions, Violations =	22
Routed	90/100 Partitions, Violations =	22
Routed	91/100 Partitions, Violations =	22
Routed	92/100 Partitions, Violations =	28
Routed	93/100 Partitions, Violations =	17
Routed	94/100 Partitions, Violations =	17
Routed	95/100 Partitions, Violations =	18
Routed	96/100 Partitions, Violations =	12
Routed	97/100 Partitions, Violations =	12
Routed	98/100 Partitions, Violations =	12
Routed	99/100 Partitions, Violations =	9
Routed	100/100 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[Iter 0] Elapsed real time: 0:00:01 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Iter 0] Stage (MB): Used   27  Alloctr   27  Proc    0 
[Iter 0] Total (MB): Used  185  Alloctr  188  Proc 2628 

End DR iteration 0 with 100 parts

Start DR iteration 1: non-uniform partition
Routed	1/1 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[Iter 1] Elapsed real time: 0:00:01 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[Iter 1] Stage (MB): Used   27  Alloctr   27  Proc    0 
[Iter 1] Total (MB): Used  185  Alloctr  188  Proc 2628 

End DR iteration 1 with 1 parts

Finish DR since reached 0 DRC


DR finished with 0 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    62870 micron
Total Number of Contacts =             77390
Total Number of Wires =                60224
Total Number of PtConns =              8
Total Number of Routed Wires =       60224
Total Routed Wire Length =           62869 micron
Total Number of Routed Contacts =       77390
	Layer               M1 :        273 micron
	Layer            MINT1 :      16549 micron
	Layer            MINT2 :      19535 micron
	Layer            MINT3 :      13582 micron
	Layer            MINT4 :       9265 micron
	Layer            MINT5 :       3666 micron
	Layer            MSMG1 :          0 micron
	Layer            MSMG2 :          0 micron
	Layer            MSMG3 :          0 micron
	Layer            MSMG4 :          0 micron
	Layer            MSMG5 :          0 micron
	Layer              MG1 :          0 micron
	Layer              MG2 :          0 micron
	Via            VINT4_0 :          5
	Via        VINT4_0_1x2 :       1348
	Via   VINT4_0(rot)_2x1 :          9
	Via   VINT4_0(rot)_1x2 :         21
	Via        VINT4_0_2x1 :         90
	Via            VINT3_0 :         54
	Via        VINT3_0_2x1 :       2960
	Via   VINT3_0(rot)_1x2 :          2
	Via   VINT3_0(rot)_2x1 :          4
	Via        VINT3_0_1x2 :        507
	Via            VINT2_0 :        388
	Via        VINT2_0_1x2 :       7193
	Via   VINT2_0(rot)_2x1 :         12
	Via   VINT2_0(rot)_1x2 :         10
	Via        VINT2_0_2x1 :       1554
	Via            VINT1_0 :       3012
	Via        VINT1_0_2x1 :      19651
	Via        VINT1_0_1x2 :       8846
	Via   VINT1_0(rot)_1x2 :        172
	Via   VINT1_0(rot)_2x1 :        106
	Via               V1_0 :       6850
	Via          V1_0(rot) :          3
	Via           V1_0_1x2 :      15695
	Via      V1_0(rot)_2x1 :        208
	Via      V1_0(rot)_1x2 :        108
	Via           V1_0_2x1 :       8582

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 86.68% (67078 / 77390 vias)
 
    Layer V1         = 78.21% (24593  / 31446   vias)
        Weight 1     = 78.21% (24593   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 21.79% (6853    vias)
    Layer VINT1      = 90.52% (28775  / 31787   vias)
        Weight 1     = 90.52% (28775   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  9.48% (3012    vias)
    Layer VINT2      = 95.76% (8769   / 9157    vias)
        Weight 1     = 95.76% (8769    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  4.24% (388     vias)
    Layer VINT3      = 98.47% (3473   / 3527    vias)
        Weight 1     = 98.47% (3473    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  1.53% (54      vias)
    Layer VINT4      = 99.66% (1468   / 1473    vias)
        Weight 1     = 99.66% (1468    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.34% (5       vias)
 
  Total double via conversion rate    = 86.68% (67078 / 77390 vias)
 
    Layer V1         = 78.21% (24593  / 31446   vias)
    Layer VINT1      = 90.52% (28775  / 31787   vias)
    Layer VINT2      = 95.76% (8769   / 9157    vias)
    Layer VINT3      = 98.47% (3473   / 3527    vias)
    Layer VINT4      = 99.66% (1468   / 1473    vias)
 
  The optimized via conversion rate based on total routed via count = 86.68% (67078 / 77390 vias)
 
    Layer V1         = 78.21% (24593  / 31446   vias)
        Weight 1     = 78.21% (24593   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 21.79% (6853    vias)
    Layer VINT1      = 90.52% (28775  / 31787   vias)
        Weight 1     = 90.52% (28775   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  9.48% (3012    vias)
    Layer VINT2      = 95.76% (8769   / 9157    vias)
        Weight 1     = 95.76% (8769    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  4.24% (388     vias)
    Layer VINT3      = 98.47% (3473   / 3527    vias)
        Weight 1     = 98.47% (3473    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  1.53% (54      vias)
    Layer VINT4      = 99.66% (1468   / 1473    vias)
        Weight 1     = 99.66% (1468    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.34% (5       vias)
 



Begin timing optimization in DR ...

Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :	 false               
common.post_detail_route_redundant_via_insertion        :	 medium              
common.verbose_level                                    :	 0                   

Printing options for 'route.detail.*'
detail.antenna                                          :	 true                
detail.eco_max_number_of_iterations                     :	 10                  
detail.eco_route_use_soft_spacing_for_timing_optimization:	 true                
detail.force_end_on_preferred_grid                      :	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned off for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:01 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[Dr init] Stage (MB): Used   10  Alloctr   10  Proc    0 
[Dr init] Total (MB): Used  168  Alloctr  170  Proc 2628 

Begin timing soft drc check ...

Created 0 soft drcs


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used  168  Alloctr  170  Proc 2628 
[DR] Elapsed real time: 0:00:02 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used  158  Alloctr  161  Proc 2628 
[DR: Done] Elapsed real time: 0:00:02 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used  158  Alloctr  161  Proc 2628 


Finished timing optimization in DR ...


DR finished with 0 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    62870 micron
Total Number of Contacts =             77390
Total Number of Wires =                60224
Total Number of PtConns =              8
Total Number of Routed Wires =       60224
Total Routed Wire Length =           62869 micron
Total Number of Routed Contacts =       77390
	Layer               M1 :        273 micron
	Layer            MINT1 :      16549 micron
	Layer            MINT2 :      19535 micron
	Layer            MINT3 :      13582 micron
	Layer            MINT4 :       9265 micron
	Layer            MINT5 :       3666 micron
	Layer            MSMG1 :          0 micron
	Layer            MSMG2 :          0 micron
	Layer            MSMG3 :          0 micron
	Layer            MSMG4 :          0 micron
	Layer            MSMG5 :          0 micron
	Layer              MG1 :          0 micron
	Layer              MG2 :          0 micron
	Via            VINT4_0 :          5
	Via        VINT4_0_1x2 :       1348
	Via   VINT4_0(rot)_2x1 :          9
	Via   VINT4_0(rot)_1x2 :         21
	Via        VINT4_0_2x1 :         90
	Via            VINT3_0 :         54
	Via        VINT3_0_2x1 :       2960
	Via   VINT3_0(rot)_1x2 :          2
	Via   VINT3_0(rot)_2x1 :          4
	Via        VINT3_0_1x2 :        507
	Via            VINT2_0 :        388
	Via        VINT2_0_1x2 :       7193
	Via   VINT2_0(rot)_2x1 :         12
	Via   VINT2_0(rot)_1x2 :         10
	Via        VINT2_0_2x1 :       1554
	Via            VINT1_0 :       3012
	Via        VINT1_0_2x1 :      19651
	Via        VINT1_0_1x2 :       8846
	Via   VINT1_0(rot)_1x2 :        172
	Via   VINT1_0(rot)_2x1 :        106
	Via               V1_0 :       6850
	Via          V1_0(rot) :          3
	Via           V1_0_1x2 :      15695
	Via      V1_0(rot)_2x1 :        208
	Via      V1_0(rot)_1x2 :        108
	Via           V1_0_2x1 :       8582

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 86.68% (67078 / 77390 vias)
 
    Layer V1         = 78.21% (24593  / 31446   vias)
        Weight 1     = 78.21% (24593   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 21.79% (6853    vias)
    Layer VINT1      = 90.52% (28775  / 31787   vias)
        Weight 1     = 90.52% (28775   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  9.48% (3012    vias)
    Layer VINT2      = 95.76% (8769   / 9157    vias)
        Weight 1     = 95.76% (8769    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  4.24% (388     vias)
    Layer VINT3      = 98.47% (3473   / 3527    vias)
        Weight 1     = 98.47% (3473    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  1.53% (54      vias)
    Layer VINT4      = 99.66% (1468   / 1473    vias)
        Weight 1     = 99.66% (1468    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.34% (5       vias)
 
  Total double via conversion rate    = 86.68% (67078 / 77390 vias)
 
    Layer V1         = 78.21% (24593  / 31446   vias)
    Layer VINT1      = 90.52% (28775  / 31787   vias)
    Layer VINT2      = 95.76% (8769   / 9157    vias)
    Layer VINT3      = 98.47% (3473   / 3527    vias)
    Layer VINT4      = 99.66% (1468   / 1473    vias)
 
  The optimized via conversion rate based on total routed via count = 86.68% (67078 / 77390 vias)
 
    Layer V1         = 78.21% (24593  / 31446   vias)
        Weight 1     = 78.21% (24593   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 21.79% (6853    vias)
    Layer VINT1      = 90.52% (28775  / 31787   vias)
        Weight 1     = 90.52% (28775   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  9.48% (3012    vias)
    Layer VINT2      = 95.76% (8769   / 9157    vias)
        Weight 1     = 95.76% (8769    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  4.24% (388     vias)
    Layer VINT3      = 98.47% (3473   / 3527    vias)
        Weight 1     = 98.47% (3473    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  1.53% (54      vias)
    Layer VINT4      = 99.66% (1468   / 1473    vias)
        Weight 1     = 99.66% (1468    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.34% (5       vias)
 

Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :	 false               
common.post_detail_route_redundant_via_insertion        :	 medium              
common.verbose_level                                    :	 0                   

Printing options for 'route.detail.*'
detail.antenna                                          :	 true                
detail.eco_max_number_of_iterations                     :	 10                  
detail.eco_route_use_soft_spacing_for_timing_optimization:	 true                
detail.force_end_on_preferred_grid                      :	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned off for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    9  Alloctr    9  Proc    0 
[Dr init] Total (MB): Used  168  Alloctr  170  Proc 2628 

Redundant via optimization will attempt to replace the following vias: 

        V1_0    ->   V1_0_1x2      V1_0_2x1      V1_0_1x2(r)   V1_0_2x1(r)

        V1_0(r) ->   V1_0_1x2      V1_0_2x1      V1_0_1x2(r)   V1_0_2x1(r)

     VINT1_0    -> VINT1_0_2x1    VINT1_0_1x2    VINT1_0_2x1(r) VINT1_0_1x2(r)

     VINT1_0(r) -> VINT1_0_2x1    VINT1_0_1x2    VINT1_0_2x1(r) VINT1_0_1x2(r)

     VINT2_0    -> VINT2_0_1x2    VINT2_0_2x1    VINT2_0_1x2(r) VINT2_0_2x1(r)

     VINT2_0(r) -> VINT2_0_1x2    VINT2_0_2x1    VINT2_0_1x2(r) VINT2_0_2x1(r)

     VINT3_0    -> VINT3_0_2x1    VINT3_0_1x2    VINT3_0_2x1(r) VINT3_0_1x2(r)

     VINT3_0(r) -> VINT3_0_2x1    VINT3_0_1x2    VINT3_0_2x1(r) VINT3_0_1x2(r)

     VINT4_0    -> VINT4_0_1x2    VINT4_0_2x1    VINT4_0_1x2(r) VINT4_0_2x1(r)

     VINT4_0(r) -> VINT4_0_1x2    VINT4_0_2x1    VINT4_0_1x2(r) VINT4_0_2x1(r)

     VINT5_0    -> VINT5_0_2x1    VINT5_0_1x2    VINT5_0_2x1(r) VINT5_0_1x2(r)

     VINT5_0(r) -> VINT5_0_2x1    VINT5_0_1x2    VINT5_0_2x1(r) VINT5_0_1x2(r)

     VSMG1_0    -> VSMG1_0_1x2    VSMG1_0_1x2(r) VSMG1_0_2x1    VSMG1_0_2x1(r)

     VSMG1_0(r) -> VSMG1_0_1x2    VSMG1_0_1x2(r) VSMG1_0_2x1    VSMG1_0_2x1(r)

     VSMG2_0    -> VSMG2_0_2x1    VSMG2_0_2x1(r) VSMG2_0_1x2    VSMG2_0_1x2(r)

     VSMG2_0(r) -> VSMG2_0_2x1    VSMG2_0_2x1(r) VSMG2_0_1x2    VSMG2_0_1x2(r)

     VSMG3_0    -> VSMG3_0_1x2    VSMG3_0_1x2(r) VSMG3_0_2x1    VSMG3_0_2x1(r)

     VSMG3_0(r) -> VSMG3_0_1x2    VSMG3_0_1x2(r) VSMG3_0_2x1    VSMG3_0_2x1(r)

     VSMG4_0    -> VSMG4_0_2x1    VSMG4_0_2x1(r) VSMG4_0_1x2    VSMG4_0_1x2(r)

     VSMG4_0(r) -> VSMG4_0_2x1    VSMG4_0_2x1(r) VSMG4_0_1x2    VSMG4_0_1x2(r)

     VSMG5_0    -> VSMG5_0_1x2    VSMG5_0_1x2(r) VSMG5_0_2x1    VSMG5_0_2x1(r)

     VSMG5_0(r) -> VSMG5_0_1x2    VSMG5_0_1x2(r) VSMG5_0_2x1    VSMG5_0_2x1(r)

       VG1_0    ->  VG1_0_2x1     VG1_0_2x1(r)  VG1_0_1x2     VG1_0_1x2(r)

       VG1_0(r) ->  VG1_0_2x1     VG1_0_2x1(r)  VG1_0_1x2     VG1_0_1x2(r)



	There were 0 out of 31954 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used   10  Alloctr   10  Proc    0 
[Technology Processing] Total (MB): Used  168  Alloctr  171  Proc 2628 

Begin Redundant via insertion ...

Routed	1/9 Partitions, Violations =	0
Routed	2/9 Partitions, Violations =	0
Routed	3/9 Partitions, Violations =	0
Routed	4/9 Partitions, Violations =	0
Routed	5/9 Partitions, Violations =	0
Routed	6/9 Partitions, Violations =	0
Routed	7/9 Partitions, Violations =	2
Routed	8/9 Partitions, Violations =	2
Routed	9/9 Partitions, Violations =	2

RedundantVia finished with 2 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2
	Same net spacing : 2


Total Wire Length =                    62850 micron
Total Number of Contacts =             77389
Total Number of Wires =                60012
Total Number of PtConns =              6
Total Number of Routed Wires =       60012
Total Routed Wire Length =           62850 micron
Total Number of Routed Contacts =       77389
	Layer               M1 :        270 micron
	Layer            MINT1 :      16535 micron
	Layer            MINT2 :      19533 micron
	Layer            MINT3 :      13581 micron
	Layer            MINT4 :       9265 micron
	Layer            MINT5 :       3666 micron
	Layer            MSMG1 :          0 micron
	Layer            MSMG2 :          0 micron
	Layer            MSMG3 :          0 micron
	Layer            MSMG4 :          0 micron
	Layer            MSMG5 :          0 micron
	Layer              MG1 :          0 micron
	Layer              MG2 :          0 micron
	Via            VINT4_0 :          3
	Via        VINT4_0_1x2 :       1350
	Via   VINT4_0(rot)_2x1 :          9
	Via   VINT4_0(rot)_1x2 :         21
	Via        VINT4_0_2x1 :         90
	Via            VINT3_0 :         34
	Via        VINT3_0_2x1 :       2979
	Via   VINT3_0(rot)_1x2 :          2
	Via   VINT3_0(rot)_2x1 :          4
	Via        VINT3_0_1x2 :        508
	Via            VINT2_0 :        252
	Via        VINT2_0_1x2 :       7278
	Via   VINT2_0(rot)_2x1 :         13
	Via   VINT2_0(rot)_1x2 :         10
	Via        VINT2_0_2x1 :       1604
	Via            VINT1_0 :       2438
	Via        VINT1_0_2x1 :      20019
	Via        VINT1_0_1x2 :       9045
	Via   VINT1_0(rot)_1x2 :        175
	Via   VINT1_0(rot)_2x1 :        109
	Via               V1_0 :       5802
	Via          V1_0(rot) :          1
	Via           V1_0_1x2 :      16406
	Via      V1_0(rot)_2x1 :        214
	Via      V1_0(rot)_1x2 :        119
	Via           V1_0_2x1 :       8904

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 88.98% (68859 / 77389 vias)
 
    Layer V1         = 81.55% (25643  / 31446   vias)
        Weight 1     = 81.55% (25643   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 18.45% (5803    vias)
    Layer VINT1      = 92.33% (29348  / 31786   vias)
        Weight 1     = 92.33% (29348   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.67% (2438    vias)
    Layer VINT2      = 97.25% (8905   / 9157    vias)
        Weight 1     = 97.25% (8905    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.75% (252     vias)
    Layer VINT3      = 99.04% (3493   / 3527    vias)
        Weight 1     = 99.04% (3493    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.96% (34      vias)
    Layer VINT4      = 99.80% (1470   / 1473    vias)
        Weight 1     = 99.80% (1470    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.20% (3       vias)
 
  Total double via conversion rate    = 88.98% (68859 / 77389 vias)
 
    Layer V1         = 81.55% (25643  / 31446   vias)
    Layer VINT1      = 92.33% (29348  / 31786   vias)
    Layer VINT2      = 97.25% (8905   / 9157    vias)
    Layer VINT3      = 99.04% (3493   / 3527    vias)
    Layer VINT4      = 99.80% (1470   / 1473    vias)
 
  The optimized via conversion rate based on total routed via count = 88.98% (68859 / 77389 vias)
 
    Layer V1         = 81.55% (25643  / 31446   vias)
        Weight 1     = 81.55% (25643   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 18.45% (5803    vias)
    Layer VINT1      = 92.33% (29348  / 31786   vias)
        Weight 1     = 92.33% (29348   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.67% (2438    vias)
    Layer VINT2      = 97.25% (8905   / 9157    vias)
        Weight 1     = 97.25% (8905    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.75% (252     vias)
    Layer VINT3      = 99.04% (3493   / 3527    vias)
        Weight 1     = 99.04% (3493    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.96% (34      vias)
    Layer VINT4      = 99.80% (1470   / 1473    vias)
        Weight 1     = 99.80% (1470    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.20% (3       vias)
 

[RedundantVia] Elapsed real time: 0:00:01 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[RedundantVia] Stage (MB): Used   27  Alloctr   27  Proc    0 
[RedundantVia] Total (MB): Used  185  Alloctr  188  Proc 2628 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:03 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[Dr init] Stage (MB): Used   27  Alloctr   28  Proc    0 
[Dr init] Total (MB): Used  185  Alloctr  188  Proc 2628 
Total number of nets = 9497, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 8 threads for routing. (ZRT-444)
Start DR iteration 1: non-uniform partition
Routed	1/1 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[Iter 1] Elapsed real time: 0:00:03 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[Iter 1] Stage (MB): Used   45  Alloctr   45  Proc    0 
[Iter 1] Total (MB): Used  203  Alloctr  206  Proc 2628 

End DR iteration 1 with 1 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:03 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[DR] Stage (MB): Used   18  Alloctr   18  Proc    0 
[DR] Total (MB): Used  176  Alloctr  179  Proc 2628 

Nets that have been changed:
Net 1 = HFSNET_0
Net 2 = HFSNET_1
Net 3 = HRESETn
Net 4 = HADDR[29]
Net 5 = HADDR[13]
Net 6 = HADDR[0]
Net 7 = HWDATA[31]
Net 8 = aps_rename_2_
Net 9 = HWDATA[14]
Net 10 = HWDATA[13]
Net 11 = HWDATA[12]
Net 12 = HWDATA[11]
Net 13 = HWDATA[10]
Net 14 = ropt_net_15513
Net 15 = aps_rename_3_
Net 16 = HWDATA[4]
Net 17 = HWDATA[2]
Net 18 = HWDATA[0]
Net 19 = HRDATA[26]
Net 20 = HRDATA[23]
Net 21 = HRDATA[13]
Net 22 = HRDATA[11]
Net 23 = HRDATA[7]
Net 24 = p_abuf1
Net 25 = u_logic_net7543
Net 26 = u_logic_net7538
Net 27 = u_logic_net7528
Net 28 = u_logic_net7494
Net 29 = u_logic_net7492
Net 30 = u_logic_net7490
Net 31 = u_logic_net7484
Net 32 = u_logic_Y1ivx4
Net 33 = u_logic_M2ivx4
Net 34 = u_logic_Uzhvx4
Net 35 = u_logic_V3ivx4
Net 36 = u_logic_Iu1wx4
Net 37 = u_logic_Mc0wx4
Net 38 = u_logic_I30wx4
Net 39 = u_logic_Rqzvx4
Net 40 = u_logic_Cfzvx4
Net 41 = u_logic_Ollvx4
Net 42 = u_logic_J7mvx4
Net 43 = u_logic_Z8mvx4
Net 44 = u_logic_Kbmvx4
Net 45 = u_logic_U1uvx4
Net 46 = u_logic_W2nvx4
Net 47 = u_logic_Finvx4
Net 48 = u_logic_E1dvx4
Net 49 = u_logic_V6fvx4
Net 50 = u_logic_Tzevx4
Net 51 = u_logic_Bwfvx4
Net 52 = u_logic_Urfvx4
Net 53 = u_logic_Onfvx4
Net 54 = u_logic_Emfvx4
Net 55 = u_logic_Ukfvx4
Net 56 = u_logic_Kjfvx4
Net 57 = u_logic_Wdfvx4
Net 58 = u_logic_Nngvx4
Net 59 = u_logic_Pp8vx4
Net 60 = u_logic_Izgvx4
Net 61 = u_logic_Kg9vx4
Net 62 = u_logic_Whgvx4
Net 63 = u_logic_Xahvx4
Net 64 = u_logic_n551
Net 65 = u_logic_n543
Net 66 = u_logic_n542
Net 67 = u_logic_n541
Net 68 = u_logic_n539
Net 69 = u_logic_n538
Net 70 = u_logic_n537
Net 71 = u_logic_n527
Net 72 = u_logic_n524
Net 73 = u_logic_n518
Net 74 = u_logic_n516
Net 75 = u_logic_n514
Net 76 = u_logic_n512
Net 77 = u_logic_n510
Net 78 = u_logic_n509
Net 79 = u_logic_n505
Net 80 = u_logic_n489
Net 81 = u_logic_n482
Net 82 = u_logic_n478
Net 83 = u_logic_n472
Net 84 = u_logic_n467
Net 85 = u_logic_n464
Net 86 = u_logic_n462
Net 87 = u_logic_n452
Net 88 = u_logic_n442
Net 89 = u_logic_n429
Net 90 = u_logic_n426
Net 91 = u_logic_n411
Net 92 = u_logic_n410
Net 93 = u_logic_n409
Net 94 = u_logic_n407
Net 95 = u_logic_n399
Net 96 = u_logic_n395
Net 97 = u_logic_n394
Net 98 = u_logic_n381
Net 99 = u_logic_n377
Net 100 = u_logic_n366
.... and 970 other nets
Total number of changed nets = 1070 (out of 9497)

[DR: Done] Elapsed real time: 0:00:03 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[DR: Done] Stage (MB): Used    0  Alloctr    1  Proc    0 
[DR: Done] Total (MB): Used  158  Alloctr  161  Proc 2628 
[ECO: DR] Elapsed real time: 0:00:06 
[ECO: DR] Elapsed cpu  time: sys=0:00:01 usr=0:00:18 total=0:00:20
[ECO: DR] Stage (MB): Used  157  Alloctr  159  Proc    0 
[ECO: DR] Total (MB): Used  158  Alloctr  161  Proc 2628 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    62850 micron
Total Number of Contacts =             77389
Total Number of Wires =                60011
Total Number of PtConns =              6
Total Number of Routed Wires =       60011
Total Routed Wire Length =           62850 micron
Total Number of Routed Contacts =       77389
	Layer               M1 :        270 micron
	Layer            MINT1 :      16535 micron
	Layer            MINT2 :      19533 micron
	Layer            MINT3 :      13581 micron
	Layer            MINT4 :       9265 micron
	Layer            MINT5 :       3666 micron
	Layer            MSMG1 :          0 micron
	Layer            MSMG2 :          0 micron
	Layer            MSMG3 :          0 micron
	Layer            MSMG4 :          0 micron
	Layer            MSMG5 :          0 micron
	Layer              MG1 :          0 micron
	Layer              MG2 :          0 micron
	Via            VINT4_0 :          3
	Via        VINT4_0_1x2 :       1350
	Via   VINT4_0(rot)_2x1 :          9
	Via   VINT4_0(rot)_1x2 :         21
	Via        VINT4_0_2x1 :         90
	Via            VINT3_0 :         34
	Via        VINT3_0_2x1 :       2979
	Via   VINT3_0(rot)_1x2 :          2
	Via   VINT3_0(rot)_2x1 :          4
	Via        VINT3_0_1x2 :        508
	Via            VINT2_0 :        252
	Via        VINT2_0_1x2 :       7278
	Via   VINT2_0(rot)_2x1 :         13
	Via   VINT2_0(rot)_1x2 :         10
	Via        VINT2_0_2x1 :       1604
	Via            VINT1_0 :       2438
	Via        VINT1_0_2x1 :      20019
	Via        VINT1_0_1x2 :       9045
	Via   VINT1_0(rot)_1x2 :        175
	Via   VINT1_0(rot)_2x1 :        109
	Via               V1_0 :       5802
	Via          V1_0(rot) :          1
	Via           V1_0_1x2 :      16406
	Via      V1_0(rot)_2x1 :        214
	Via      V1_0(rot)_1x2 :        119
	Via           V1_0_2x1 :       8904

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 88.98% (68859 / 77389 vias)
 
    Layer V1         = 81.55% (25643  / 31446   vias)
        Weight 1     = 81.55% (25643   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 18.45% (5803    vias)
    Layer VINT1      = 92.33% (29348  / 31786   vias)
        Weight 1     = 92.33% (29348   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.67% (2438    vias)
    Layer VINT2      = 97.25% (8905   / 9157    vias)
        Weight 1     = 97.25% (8905    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.75% (252     vias)
    Layer VINT3      = 99.04% (3493   / 3527    vias)
        Weight 1     = 99.04% (3493    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.96% (34      vias)
    Layer VINT4      = 99.80% (1470   / 1473    vias)
        Weight 1     = 99.80% (1470    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.20% (3       vias)
 
  Total double via conversion rate    = 88.98% (68859 / 77389 vias)
 
    Layer V1         = 81.55% (25643  / 31446   vias)
    Layer VINT1      = 92.33% (29348  / 31786   vias)
    Layer VINT2      = 97.25% (8905   / 9157    vias)
    Layer VINT3      = 99.04% (3493   / 3527    vias)
    Layer VINT4      = 99.80% (1470   / 1473    vias)
 
  The optimized via conversion rate based on total routed via count = 88.98% (68859 / 77389 vias)
 
    Layer V1         = 81.55% (25643  / 31446   vias)
        Weight 1     = 81.55% (25643   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 18.45% (5803    vias)
    Layer VINT1      = 92.33% (29348  / 31786   vias)
        Weight 1     = 92.33% (29348   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.67% (2438    vias)
    Layer VINT2      = 97.25% (8905   / 9157    vias)
        Weight 1     = 97.25% (8905    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.75% (252     vias)
    Layer VINT3      = 99.04% (3493   / 3527    vias)
        Weight 1     = 99.04% (3493    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.96% (34      vias)
    Layer VINT4      = 99.80% (1470   / 1473    vias)
        Weight 1     = 99.80% (1470    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.20% (3       vias)
 

Total number of nets = 9497
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    62850 micron
Total Number of Contacts =             77389
Total Number of Wires =                60011
Total Number of PtConns =              6
Total Number of Routed Wires =       60011
Total Routed Wire Length =           62850 micron
Total Number of Routed Contacts =       77389
	Layer               M1 :        270 micron
	Layer            MINT1 :      16535 micron
	Layer            MINT2 :      19533 micron
	Layer            MINT3 :      13581 micron
	Layer            MINT4 :       9265 micron
	Layer            MINT5 :       3666 micron
	Layer            MSMG1 :          0 micron
	Layer            MSMG2 :          0 micron
	Layer            MSMG3 :          0 micron
	Layer            MSMG4 :          0 micron
	Layer            MSMG5 :          0 micron
	Layer              MG1 :          0 micron
	Layer              MG2 :          0 micron
	Via            VINT4_0 :          3
	Via        VINT4_0_1x2 :       1350
	Via   VINT4_0(rot)_2x1 :          9
	Via   VINT4_0(rot)_1x2 :         21
	Via        VINT4_0_2x1 :         90
	Via            VINT3_0 :         34
	Via        VINT3_0_2x1 :       2979
	Via   VINT3_0(rot)_1x2 :          2
	Via   VINT3_0(rot)_2x1 :          4
	Via        VINT3_0_1x2 :        508
	Via            VINT2_0 :        252
	Via        VINT2_0_1x2 :       7278
	Via   VINT2_0(rot)_2x1 :         13
	Via   VINT2_0(rot)_1x2 :         10
	Via        VINT2_0_2x1 :       1604
	Via            VINT1_0 :       2438
	Via        VINT1_0_2x1 :      20019
	Via        VINT1_0_1x2 :       9045
	Via   VINT1_0(rot)_1x2 :        175
	Via   VINT1_0(rot)_2x1 :        109
	Via               V1_0 :       5802
	Via          V1_0(rot) :          1
	Via           V1_0_1x2 :      16406
	Via      V1_0(rot)_2x1 :        214
	Via      V1_0(rot)_1x2 :        119
	Via           V1_0_2x1 :       8904

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 88.98% (68859 / 77389 vias)
 
    Layer V1         = 81.55% (25643  / 31446   vias)
        Weight 1     = 81.55% (25643   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 18.45% (5803    vias)
    Layer VINT1      = 92.33% (29348  / 31786   vias)
        Weight 1     = 92.33% (29348   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.67% (2438    vias)
    Layer VINT2      = 97.25% (8905   / 9157    vias)
        Weight 1     = 97.25% (8905    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.75% (252     vias)
    Layer VINT3      = 99.04% (3493   / 3527    vias)
        Weight 1     = 99.04% (3493    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.96% (34      vias)
    Layer VINT4      = 99.80% (1470   / 1473    vias)
        Weight 1     = 99.80% (1470    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.20% (3       vias)
 
  Total double via conversion rate    = 88.98% (68859 / 77389 vias)
 
    Layer V1         = 81.55% (25643  / 31446   vias)
    Layer VINT1      = 92.33% (29348  / 31786   vias)
    Layer VINT2      = 97.25% (8905   / 9157    vias)
    Layer VINT3      = 99.04% (3493   / 3527    vias)
    Layer VINT4      = 99.80% (1470   / 1473    vias)
 
  The optimized via conversion rate based on total routed via count = 88.98% (68859 / 77389 vias)
 
    Layer V1         = 81.55% (25643  / 31446   vias)
        Weight 1     = 81.55% (25643   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 18.45% (5803    vias)
    Layer VINT1      = 92.33% (29348  / 31786   vias)
        Weight 1     = 92.33% (29348   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.67% (2438    vias)
    Layer VINT2      = 97.25% (8905   / 9157    vias)
        Weight 1     = 97.25% (8905    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.75% (252     vias)
    Layer VINT3      = 99.04% (3493   / 3527    vias)
        Weight 1     = 99.04% (3493    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.96% (34      vias)
    Layer VINT4      = 99.80% (1470   / 1473    vias)
        Weight 1     = 99.80% (1470    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.20% (3       vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 1070 nets
[ECO: End] Elapsed real time: 0:00:06 
[ECO: End] Elapsed cpu  time: sys=0:00:01 usr=0:00:19 total=0:00:20
[ECO: End] Stage (MB): Used    0  Alloctr    0  Proc    0 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 2628 
Information: The stitching and editing of coupling caps is turned ON for design 'CORTEXM0DS:CORTEXM0DS/route_opt.design'. (TIM-125)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/route_opt.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/route_opt.design (time 0s)
Information: Design CORTEXM0DS has 9497 nets, 0 global routed, 9449 detail routed. (NEX-024)

Route-opt ECO routing complete            CPU:   403 s (  0.11 hr )  ELAPSE:    92 s (  0.03 hr )  MEM-PEAK:  1333 MB
Co-efficient Ratio Summary:
4.193421883498  6.578038351073  2.479639465510  7.744187640401  0.485050653700  3.179567915787  5.567211854587  2.894454387461  6.565921217863  4.139459305874  3.104917842536  9.863367909851
6.078123142328  2.744208529466  8.318115882240  9.699225126083  2.464623503411  1.382372303229  9.387181129619  3.142429406669  0.968752789964  1.735602523294  4.146815735827  7.876286318112
2.191135381939  0.963734329337  2.700148621124  3.840450164440  3.750206053169  7.663458842299  6.212201167950  7.759678473967  7.862243056717  5.524809777150  0.032182037490  0.596049912371
4.701287574135  7.205135790402  8.278351576501  1.183725290997  3.334436408244  5.867609731622  7.173894385364  9.669819999761  7.591487347087  2.754628193266  7.679315005929  9.831242688630
1.878805095261  3.230072521872  1.226270215669  7.050450594780  2.403928173631  6.139852544054  4.100210066110  1.274718589655  4.570746653063  0.746390608820  7.826194295271  4.759061818263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  6.605926965776  7.486388933523  9.584490869756
2.041727387119  3.921160867338  0.650488682345  9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  7.211392309512  0.915247178869  5.466920708426
8.142690055883  4.607193265224  8.244463794567  3.504870705451  1.682716665235  7.173438430651  9.939572808373  3.617852772683  8.946772637652  6.134004732707  4.529282944992  3.090807809795
5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.649322852728  1.017031730845  5.811512866269  5.826730883342  4.349383292435  5.338116318317  9.612489246648  7.311098682104
Information: The stitching and editing of coupling caps is turned ON for design 'CORTEXM0DS:CORTEXM0DS/route_opt.design'. (TIM-125)
Information: Design CORTEXM0DS has 9497 nets, 0 global routed, 9449 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'CORTEXM0DS'. (NEX-022)
---extraction options---
Corner: mode_norm.slow.RCmax
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.slow.RCmax_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.worst_low.RCmax
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.worst_low.RCmax_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.fast.RCmin
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.fast.RCmin_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Global options:
 late_ccap_threshold       : 31fF
 late_ccap_ratio           : 0.03
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 8
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : true
Extracting design: CORTEXM0DS 
Information: coupling capacitance is created explicitly. (NEX-029)
Information: 9495 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 9495, routed nets = 9495, across physical hierarchy nets = 0, parasitics cached nets = 9495, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Update timing is using PrimeTime delay calculation. (TIM-201)
Information: Freeing timing information from routing. (ZRT-574)

Route-opt final QoR
___________________
Scenario Mapping Table
1: mode_norm.fast.RCmin
2: mode_norm.fast.RCmin_bc
3: mode_norm.slow.RCmax
4: mode_norm.worst_low.RCmax

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: HCLK
8: FEEDTHROUGH
9: REGIN
10: REGOUT

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    2   1        -          -   0.0000     0.0000      0
    2   2        -          -   0.0000     0.0000      0
    2   3        -          -   0.0000     0.0000      0
    2   4        -          -   0.0000     0.0000      0
    2   5        -          -   0.0000     0.0000      0
    2   6        -          -   0.0000     0.0000      0
    2   7        -          -   6.5606     9.1247     33
    2   8        -          -   0.0000     0.0000      0
    2   9        -          -   0.0000     0.0000      0
    2  10        -          -   0.0000     0.0000      0
    3   1   0.0000     0.0000        -          -      -
    3   2   0.0000     0.0000        -          -      -
    3   3   0.0000     0.0000        -          -      -
    3   4   0.0000     0.0000        -          -      -
    3   5   0.0000     0.0000        -          -      -
    3   6   0.0000     0.0000        -          -      -
    3   7   0.0000     0.0000        -          -      -
    3   8   0.0000     0.0000        -          -      -
    3   9   0.0000     0.0000        -          -      -
    3  10   0.0000     0.0000        -          -      -
    4   1   0.0000     0.0000        -          -      -
    4   2   0.0000     0.0000        -          -      -
    4   3   0.0000     0.0000        -          -      -
    4   4   0.0000     0.0000        -          -      -
    4   5   0.0000     0.0000        -          -      -
    4   6   0.0000     0.0000        -          -      -
    4   7   0.0000     0.0000        -          -      -
    4   8   0.0000     0.0000        -          -      -
    4   9   0.0000     0.0000        -          -      -
    4  10   0.0000     0.0000        -          -      -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage
    1   *        -          -        -      -        -          -      -        -        - 51229004.0
    2   *        -          -        -      -   6.5606     9.1247     33        -        - 51229004.0
    3   *   0.0000     0.0000   0.0000      0        -          -      -        0        0          -
    4   *   0.0000     0.0000   0.0000      0        -          -      -        0        0          -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   6.5606     9.1247     33        0        0 51229004.0      3478.24       9429
--------------------------------------------------------------------------------------------------------------------

Route-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt final QoR Summary      0.0000     0.0000   0.0000      0   6.5606     9.1247     33        0        0 51229004.0      3478.24       9429

Route-opt command complete                CPU:   428 s (  0.12 hr )  ELAPSE:    96 s (  0.03 hr )  MEM-PEAK:  1333 MB
Route-opt command statistics  CPU=72 sec (0.02 hr) ELAPSED=18 sec (0.01 hr) MEM-PEAK=1.302 GB
Information: Running auto PG connection. (NDM-099)
RM-info: Setting route_opt.flow.enable_ccd to false for the third route_opt
RM-info: Resetting route_opt.flow.enable_clock_power_recovery for the third route_opt
RM-info: Resetting route_opt.flow.enable_ccd_clock_drc_fixing for the third route_opt
RM-info: Setting route_opt.flow.size_only_mode to equal_or_smaller
RM-info: Running third route_opt (non-CCD and size-only)
INFO: Leakage Power Aware Optimization Enabled
Route-opt command begin                   CPU:   428 s (  0.12 hr )  ELAPSE:    96 s (  0.03 hr )  MEM-PEAK:  1333 MB

Route-opt timing update complete          CPU:   428 s (  0.12 hr )  ELAPSE:    96 s (  0.03 hr )  MEM-PEAK:  1333 MB

Route-opt initial QoR
_____________________
Scenario Mapping Table
1: mode_norm.fast.RCmin
2: mode_norm.fast.RCmin_bc
3: mode_norm.slow.RCmax
4: mode_norm.worst_low.RCmax

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: HCLK
8: FEEDTHROUGH
9: REGIN
10: REGOUT

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    2   1        -          -   0.0000     0.0000      0
    2   2        -          -   0.0000     0.0000      0
    2   3        -          -   0.0000     0.0000      0
    2   4        -          -   0.0000     0.0000      0
    2   5        -          -   0.0000     0.0000      0
    2   6        -          -   0.0000     0.0000      0
    2   7        -          -   6.5606     9.1247     33
    2   8        -          -   0.0000     0.0000      0
    2   9        -          -   0.0000     0.0000      0
    2  10        -          -   0.0000     0.0000      0
    3   1   0.0000     0.0000        -          -      -
    3   2   0.0000     0.0000        -          -      -
    3   3   0.0000     0.0000        -          -      -
    3   4   0.0000     0.0000        -          -      -
    3   5   0.0000     0.0000        -          -      -
    3   6   0.0000     0.0000        -          -      -
    3   7   0.0000     0.0000        -          -      -
    3   8   0.0000     0.0000        -          -      -
    3   9   0.0000     0.0000        -          -      -
    3  10   0.0000     0.0000        -          -      -
    4   1   0.0000     0.0000        -          -      -
    4   2   0.0000     0.0000        -          -      -
    4   3   0.0000     0.0000        -          -      -
    4   4   0.0000     0.0000        -          -      -
    4   5   0.0000     0.0000        -          -      -
    4   6   0.0000     0.0000        -          -      -
    4   7   0.0000     0.0000        -          -      -
    4   8   0.0000     0.0000        -          -      -
    4   9   0.0000     0.0000        -          -      -
    4  10   0.0000     0.0000        -          -      -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage
    1   *        -          -        -      -        -          -      -        -        - 51229004.0
    2   *        -          -        -      -   6.5606     9.1247     33        -        - 51229004.0
    3   *   0.0000     0.0000   0.0000      0        -          -      -        0        0          -
    4   *   0.0000     0.0000   0.0000      0        -          -      -        0        0          -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   6.5606     9.1247     33        0        0 51229004.0      3478.24       9429
--------------------------------------------------------------------------------------------------------------------

Route-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt initial QoR Summary    0.0000     0.0000   0.0000      0   6.5606     9.1247     33        0        0 51229004.0      3478.24       9429
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 8 threads
Route-opt initialization complete         CPU:   431 s (  0.12 hr )  ELAPSE:    97 s (  0.03 hr )  MEM-PEAK:  1333 MB
Info: Running route_opt flow with size_only mode equal_or_smaller.
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA       POWER       ELAPSE (hr)  MEM (MB)


Route-opt optimization Phase 2 Iter  1          0.00        0.00      0.00        77       0.003  51229004.00           0.027      1333
Route-opt optimization Phase 2 Iter  2          0.00        0.00      0.00        77       0.003  51229004.00           0.027      1333


Route-opt optimization Phase 4 Iter  1          0.00        0.00      0.00        77       0.003  51229004.00           0.027      1333
Route-opt optimization Phase 4 Iter  2          0.00        0.00      0.00        77       0.003  51229004.00           0.027      1333
Route-opt optimization Phase 4 Iter  3          0.00        0.00      0.00        77       0.003  51229004.00           0.027      1333
Route-opt optimization Phase 4 Iter  4          0.00        0.00      0.00        77       0.003  51229004.00           0.027      1333
Route-opt optimization Phase 4 Iter  5          0.00        0.00      0.00        77       0.003  51229004.00           0.027      1333
Route-opt optimization Phase 4 Iter  6          0.00        0.00      0.00        77       0.003  51229004.00           0.027      1333

Route-opt optimization Phase 5 Iter  1          0.00        0.00      0.00        77       0.003  51229004.00           0.027      1333
Route-opt optimization Phase 5 Iter  2          0.00        0.00      0.00        77       0.003  51229004.00           0.027      1333
Route-opt optimization Phase 5 Iter  3          0.00        0.00      0.00        77       0.003  51229004.00           0.027      1333
Route-opt optimization Phase 5 Iter  4          0.00        0.00      0.00        77       0.003  51229004.00           0.027      1333
Route-opt optimization Phase 5 Iter  5          0.00        0.00      0.00        77       0.003  51229004.00           0.027      1333
Route-opt optimization Phase 5 Iter  6          0.00        0.00      0.00        77       0.003  51229004.00           0.027      1333
Route-opt optimization Phase 5 Iter  7          0.00        0.00      0.00        77       0.003  51229004.00           0.027      1333
Route-opt optimization Phase 5 Iter  8          0.00        0.00      0.00        77       0.003  51229004.00           0.027      1333
Route-opt optimization Phase 5 Iter  9          0.00        0.00      0.00        77       0.003  51229004.00           0.027      1333
Route-opt optimization Phase 5 Iter 10          0.00        0.00      0.00        77       0.003  51229004.00           0.027      1333
Route-opt optimization Phase 5 Iter 11          0.00        0.00      0.00        77       0.003  51229004.00           0.027      1333
Route-opt optimization Phase 5 Iter 12          0.00        0.00      0.00        77       0.003  51229004.00           0.027      1333

Route-opt optimization Phase 6 Iter  1          0.00        0.00      0.00        77       0.003  51229004.00           0.027      1333

Route-opt optimization Phase 7 Iter  1          0.00        0.00      0.00        77       0.003  51207232.00           0.027      1333
Route-opt optimization Phase 7 Iter  2          0.00        0.00      0.00        77       0.003  51214008.00           0.027      1333

Route-opt optimization complete                 0.00        0.00      0.00        77       0.003  51216548.00           0.028      1333
Generating Timing information  
Design  Scenario mode_norm.slow.RCmax (Mode mode_norm.slow.RCmax Corner mode_norm.slow.RCmax)
Estimated unitRes/unitCap :
Layer M1 : Res  46.4286 ohm/um Cap  0.148637 ff/um
Layer MINT1 : Res  46.4286 ohm/um Cap  0.154683 ff/um
Layer MINT2 : Res  46.4286 ohm/um Cap  0.154827 ff/um
Layer MINT3 : Res  46.4286 ohm/um Cap  0.154839 ff/um
Layer MINT4 : Res  46.4286 ohm/um Cap  0.154828 ff/um
Layer MINT5 : Res  46.4286 ohm/um Cap  0.154674 ff/um
Layer MSMG1 : Res  8.03571 ohm/um Cap  0.196653 ff/um
Layer MSMG2 : Res  8.03571 ohm/um Cap  0.184306 ff/um
Layer MSMG3 : Res  8.03571 ohm/um Cap  0.18422 ff/um
Layer MSMG4 : Res  8.03571 ohm/um Cap  0.184207 ff/um
Layer MSMG5 : Res  8.03571 ohm/um Cap  0.184091 ff/um
Layer MG1 : Res  0.892857 ohm/um Cap  0.194736 ff/um
Layer MG2 : Res  0.892857 ohm/um Cap  0.177243 ff/um
Generating Timing information  ... Done
Information: The net parasitics of block CORTEXM0DS are cleared. (TIM-123)

Route-opt route preserve complete         CPU:   439 s (  0.12 hr )  ELAPSE:   100 s (  0.03 hr )  MEM-PEAK:  1333 MB
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
----------------------------------------------------------------
running legalize_placement
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/route_opt.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/route_opt.design (time 0s)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0


Legalizing Top Level Design CORTEXM0DS ... 
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Information: Creating classic rule checker.
=====> Processed 51 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     5795.46         9429        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   9429
number of references:                51
number of site rows:                 99
number of locations attempted:   169609
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        9129 (68313 total sites)
avg row height over cells:        0.768 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U8757 (AND2_X1)
  Input location: (63.68,46.08)
  Legal location: (63.68,46.08)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U7938 (AND2_X1)
  Input location: (17.408,67.584)
  Legal location: (17.408,67.584)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U7636 (AND2_X1)
  Input location: (61.376,71.424)
  Legal location: (61.376,71.424)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U7633 (AND2_X1)
  Input location: (56.96,71.424)
  Legal location: (56.96,71.424)
  Displacement:   0.000 um ( 0.00 row height)
Cell: SGI85_19884 (AND2_X1)
  Input location: (29.632,43.776)
  Legal location: (29.632,43.776)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U7622 (AND2_X1)
  Input location: (53.312,66.816)
  Legal location: (53.312,66.816)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U7420 (AND2_X1)
  Input location: (61.184,66.816)
  Legal location: (61.184,66.816)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U6992 (AND2_X1)
  Input location: (20.16,41.472)
  Legal location: (20.16,41.472)
  Displacement:   0.000 um ( 0.00 row height)
Cell: SGI19_19861 (AND2_X1)
  Input location: (34.688,43.776)
  Legal location: (34.688,43.776)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U8800 (AND2_X1)
  Input location: (52.224,66.048)
  Legal location: (52.224,66.048)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 0.626
----------------------------------------------------------------

Route-opt legalization complete           CPU:   440 s (  0.12 hr )  ELAPSE:   101 s (  0.03 hr )  MEM-PEAK:  1333 MB
****************************************
Report : Power/Ground Connection Summary
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:34:30 2019
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 9429/9429
Unconnected nwell pins        9429
Ground net VSS                9429/9429
Unconnected pwell pins        9429
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MINT5
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
[ECO: DbIn With Extraction] Elapsed real time: 0:00:00 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[ECO: DbIn With Extraction] Stage (MB): Used  153  Alloctr  154  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used  155  Alloctr  156  Proc 2628 
[ECO: Analysis] Elapsed real time: 0:00:00 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[ECO: Analysis] Stage (MB): Used  153  Alloctr  154  Proc    0 
[ECO: Analysis] Total (MB): Used  155  Alloctr  156  Proc 2628 
Num of eco nets = 9497
Num of open eco nets = 4
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[ECO: Init] Stage (MB): Used  155  Alloctr  155  Proc    0 
[ECO: Init] Total (MB): Used  156  Alloctr  157  Proc 2628 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  160  Alloctr  161  Proc 2628 
Printing options for 'route.common.*'
common.post_detail_route_redundant_via_insertion        :	 medium              
common.verbose_level                                    :	 0                   

Printing options for 'route.global.*'
global.deterministic                                    :	 off                 
global.export_soft_congestion_maps                      :	 false               
global.timing_driven                                    :	 true                

Begin global routing.
Loading timing information to the router from design
Timing information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,76.74,77.57)
Number of routing layers = 13
layer M1, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT1, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT2, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT3, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT4, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT5, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MSMG1, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG2, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG3, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG4, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG5, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MG1, dir Hor, min width = 0.112, min space = 0.112 pitch = 0.224
layer MG2, dir Ver, min width = 0.112, min space = 0.112 pitch = 0.224
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  163  Alloctr  164  Proc 2628 
Warning: No existing global route is available for reuse in incremental global routing. (ZRT-586)
Net statistics:
Total number of nets     = 9497
Number of nets to route  = 4
Number of nets with min-layer-mode soft = 12
Number of nets with min-layer-mode soft-cost-low = 12
4 nets are partially connected,
 of which 4 are detail routed and 0 are global routed.
9493 nets are fully connected,
 of which 9493 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build All Nets] Total (MB): Used  166  Alloctr  168  Proc 2628 
Average gCell capacity  0.16	 on layer (1)	 M1
Average gCell capacity  10.51	 on layer (2)	 MINT1
Average gCell capacity  9.78	 on layer (3)	 MINT2
Average gCell capacity  11.76	 on layer (4)	 MINT3
Average gCell capacity  9.78	 on layer (5)	 MINT4
Average gCell capacity  11.76	 on layer (6)	 MINT5
Average gCell capacity  5.38	 on layer (7)	 MSMG1
Average gCell capacity  0.00	 on layer (8)	 MSMG2
Average gCell capacity  0.00	 on layer (9)	 MSMG3
Average gCell capacity  0.00	 on layer (10)	 MSMG4
Average gCell capacity  0.00	 on layer (11)	 MSMG5
Average gCell capacity  0.00	 on layer (12)	 MG1
Average gCell capacity  0.00	 on layer (13)	 MG2
Average number of tracks per gCell 12.00	 on layer (1)	 M1
Average number of tracks per gCell 12.01	 on layer (2)	 MINT1
Average number of tracks per gCell 12.00	 on layer (3)	 MINT2
Average number of tracks per gCell 12.01	 on layer (4)	 MINT3
Average number of tracks per gCell 12.00	 on layer (5)	 MINT4
Average number of tracks per gCell 12.01	 on layer (6)	 MINT5
Average number of tracks per gCell 6.86	 on layer (7)	 MSMG1
Average number of tracks per gCell 6.86	 on layer (8)	 MSMG2
Average number of tracks per gCell 6.86	 on layer (9)	 MSMG3
Average number of tracks per gCell 6.86	 on layer (10)	 MSMG4
Average number of tracks per gCell 6.86	 on layer (11)	 MSMG5
Average number of tracks per gCell 3.44	 on layer (12)	 MG1
Average number of tracks per gCell 3.43	 on layer (13)	 MG2
Number of gCells = 131300
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used  168  Alloctr  170  Proc 2628 
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    5  Alloctr    6  Proc    0 
[End of Build Data] Total (MB): Used  168  Alloctr  170  Proc 2628 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  200  Alloctr  202  Proc 2628 
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  200  Alloctr  202  Proc 2628 
Initial. Routing result:
Initial. Both Dirs: Overflow =    84 Max = 8 GRCs =   140 (0.69%)
Initial. H routing: Overflow =     9 Max = 4 (GRCs =  1) GRCs =    11 (0.11%)
Initial. V routing: Overflow =    75 Max = 8 (GRCs =  1) GRCs =   129 (1.28%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT1      Overflow =     9 Max = 4 (GRCs =  1) GRCs =    11 (0.11%)
Initial. MINT2      Overflow =    75 Max = 8 (GRCs =  1) GRCs =   129 (1.28%)
Initial. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MINT1    30.5 9.13 7.81 14.5 9.91 17.4 6.61 2.12 1.41 0.17 0.21 0.00 0.01 0.02
MINT2    27.8 4.51 6.50 7.73 7.64 17.7 8.70 9.47 5.51 1.45 2.55 0.05 0.26 0.04
MINT3    44.6 15.5 15.5 11.3 7.43 4.96 0.41 0.14 0.03 0.00 0.00 0.00 0.00 0.00
MINT4    56.3 12.7 12.3 7.51 4.37 4.70 0.98 0.65 0.34 0.02 0.03 0.00 0.00 0.00
MINT5    86.2 10.0 3.26 0.48 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG1    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG2    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG3    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG4    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG5    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG2      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    65.0 7.15 6.25 5.73 4.04 6.16 2.30 1.70 1.00 0.22 0.38 0.01 0.04 0.01


Initial. Total Wire Length = 0.00
Initial. Layer M1 wire length = 0.00
Initial. Layer MINT1 wire length = 0.00
Initial. Layer MINT2 wire length = 0.00
Initial. Layer MINT3 wire length = 0.00
Initial. Layer MINT4 wire length = 0.00
Initial. Layer MINT5 wire length = 0.00
Initial. Layer MSMG1 wire length = 0.00
Initial. Layer MSMG2 wire length = 0.00
Initial. Layer MSMG3 wire length = 0.00
Initial. Layer MSMG4 wire length = 0.00
Initial. Layer MSMG5 wire length = 0.00
Initial. Layer MG1 wire length = 0.00
Initial. Layer MG2 wire length = 0.00
Initial. Total Number of Contacts = 0
Initial. Via V1_0 count = 0
Initial. Via VINT1_0 count = 0
Initial. Via VINT2_0 count = 0
Initial. Via VINT3_0 count = 0
Initial. Via VINT4_0 count = 0
Initial. Via VINT5_0 count = 0
Initial. Via VSMG1_0 count = 0
Initial. Via VSMG2_0 count = 0
Initial. Via VSMG3_0 count = 0
Initial. Via VSMG4_0 count = 0
Initial. Via VSMG5_0 count = 0
Initial. Via VG1_0 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  200  Alloctr  202  Proc 2628 
phase1. Routing result:
phase1. Both Dirs: Overflow =    84 Max = 8 GRCs =   140 (0.69%)
phase1. H routing: Overflow =     9 Max = 4 (GRCs =  1) GRCs =    11 (0.11%)
phase1. V routing: Overflow =    75 Max = 8 (GRCs =  1) GRCs =   129 (1.28%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT1      Overflow =     9 Max = 4 (GRCs =  1) GRCs =    11 (0.11%)
phase1. MINT2      Overflow =    75 Max = 8 (GRCs =  1) GRCs =   129 (1.28%)
phase1. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MINT1    30.5 9.13 7.81 14.5 9.91 17.4 6.61 2.12 1.41 0.17 0.21 0.00 0.01 0.02
MINT2    27.8 4.51 6.50 7.73 7.64 17.7 8.70 9.47 5.51 1.45 2.55 0.05 0.26 0.04
MINT3    44.6 15.5 15.5 11.3 7.43 4.96 0.41 0.14 0.03 0.00 0.00 0.00 0.00 0.00
MINT4    56.3 12.7 12.3 7.51 4.37 4.70 0.98 0.65 0.34 0.02 0.03 0.00 0.00 0.00
MINT5    86.2 10.0 3.26 0.48 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG1    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG2    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG3    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG4    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG5    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG2      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    65.0 7.15 6.25 5.73 4.04 6.16 2.30 1.70 1.00 0.22 0.38 0.01 0.04 0.01


phase1. Total Wire Length = 0.00
phase1. Layer M1 wire length = 0.00
phase1. Layer MINT1 wire length = 0.00
phase1. Layer MINT2 wire length = 0.00
phase1. Layer MINT3 wire length = 0.00
phase1. Layer MINT4 wire length = 0.00
phase1. Layer MINT5 wire length = 0.00
phase1. Layer MSMG1 wire length = 0.00
phase1. Layer MSMG2 wire length = 0.00
phase1. Layer MSMG3 wire length = 0.00
phase1. Layer MSMG4 wire length = 0.00
phase1. Layer MSMG5 wire length = 0.00
phase1. Layer MG1 wire length = 0.00
phase1. Layer MG2 wire length = 0.00
phase1. Total Number of Contacts = 0
phase1. Via V1_0 count = 0
phase1. Via VINT1_0 count = 0
phase1. Via VINT2_0 count = 0
phase1. Via VINT3_0 count = 0
phase1. Via VINT4_0 count = 0
phase1. Via VINT5_0 count = 0
phase1. Via VSMG1_0 count = 0
phase1. Via VSMG2_0 count = 0
phase1. Via VSMG3_0 count = 0
phase1. Via VSMG4_0 count = 0
phase1. Via VSMG5_0 count = 0
phase1. Via VG1_0 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  200  Alloctr  202  Proc 2628 
phase2. Routing result:
phase2. Both Dirs: Overflow =    84 Max = 8 GRCs =   140 (0.69%)
phase2. H routing: Overflow =     9 Max = 4 (GRCs =  1) GRCs =    11 (0.11%)
phase2. V routing: Overflow =    75 Max = 8 (GRCs =  1) GRCs =   129 (1.28%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT1      Overflow =     9 Max = 4 (GRCs =  1) GRCs =    11 (0.11%)
phase2. MINT2      Overflow =    75 Max = 8 (GRCs =  1) GRCs =   129 (1.28%)
phase2. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MINT1    30.5 9.13 7.81 14.5 9.91 17.4 6.61 2.12 1.41 0.17 0.21 0.00 0.01 0.02
MINT2    27.8 4.51 6.50 7.73 7.64 17.7 8.70 9.47 5.51 1.45 2.55 0.05 0.26 0.04
MINT3    44.6 15.5 15.5 11.3 7.43 4.96 0.41 0.14 0.03 0.00 0.00 0.00 0.00 0.00
MINT4    56.3 12.7 12.3 7.51 4.37 4.70 0.98 0.65 0.34 0.02 0.03 0.00 0.00 0.00
MINT5    86.2 10.0 3.26 0.48 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG1    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG2    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG3    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG4    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG5    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG2      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    65.0 7.15 6.25 5.73 4.04 6.16 2.30 1.70 1.00 0.22 0.38 0.01 0.04 0.01


phase2. Total Wire Length = 0.00
phase2. Layer M1 wire length = 0.00
phase2. Layer MINT1 wire length = 0.00
phase2. Layer MINT2 wire length = 0.00
phase2. Layer MINT3 wire length = 0.00
phase2. Layer MINT4 wire length = 0.00
phase2. Layer MINT5 wire length = 0.00
phase2. Layer MSMG1 wire length = 0.00
phase2. Layer MSMG2 wire length = 0.00
phase2. Layer MSMG3 wire length = 0.00
phase2. Layer MSMG4 wire length = 0.00
phase2. Layer MSMG5 wire length = 0.00
phase2. Layer MG1 wire length = 0.00
phase2. Layer MG2 wire length = 0.00
phase2. Total Number of Contacts = 0
phase2. Via V1_0 count = 0
phase2. Via VINT1_0 count = 0
phase2. Via VINT2_0 count = 0
phase2. Via VINT3_0 count = 0
phase2. Via VINT4_0 count = 0
phase2. Via VINT5_0 count = 0
phase2. Via VSMG1_0 count = 0
phase2. Via VSMG2_0 count = 0
phase2. Via VSMG3_0 count = 0
phase2. Via VSMG4_0 count = 0
phase2. Via VSMG5_0 count = 0
phase2. Via VG1_0 count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   37  Alloctr   38  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  200  Alloctr  202  Proc 2628 

Congestion utilization per direction:
Average vertical track utilization   = 21.86 %
Peak    vertical track utilization   = 90.00 %
Average horizontal track utilization = 17.83 %
Peak    horizontal track utilization = 66.67 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -1  Alloctr   -1  Proc    0 
[GR: Done] Total (MB): Used  198  Alloctr  201  Proc 2628 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   38  Alloctr   39  Proc    0 
[GR: Done] Total (MB): Used  198  Alloctr  201  Proc 2628 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   33  Alloctr   33  Proc    0 
[End of Global Routing] Total (MB): Used  193  Alloctr  195  Proc 2628 
[ECO: GR] Elapsed real time: 0:00:01 
[ECO: GR] Elapsed cpu  time: sys=0:00:01 usr=0:00:02 total=0:00:03
[ECO: GR] Stage (MB): Used  192  Alloctr  193  Proc    0 
[ECO: GR] Total (MB): Used  193  Alloctr  195  Proc 2628 

Start track assignment

Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :	 false               
common.post_detail_route_redundant_via_insertion        :	 medium              
common.verbose_level                                    :	 0                   

Printing options for 'route.track.*'
track.crosstalk_driven                                  :	 true                
track.timing_driven                                     :	 true                

Information: Using 8 threads for routing. (ZRT-444)
Information: RC layer preference is turned off for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Read routes] Total (MB): Used  159  Alloctr  160  Proc 2628 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/51      
Routed partition 2/51      
Routed partition 3/51      
Routed partition 4/51      
Routed partition 5/51      
Routed partition 6/51      
Routed partition 7/51      
Routed partition 8/51      
Routed partition 9/51      
Routed partition 10/51     
Routed partition 11/51     
Routed partition 12/51     
Routed partition 13/51     
Routed partition 14/51     
Routed partition 15/51     
Routed partition 16/51     
Routed partition 17/51     
Routed partition 18/51     
Routed partition 19/51     
Routed partition 20/51     
Routed partition 21/51     
Routed partition 22/51     
Routed partition 23/51     
Routed partition 24/51     
Routed partition 25/51     
Routed partition 26/51     
Routed partition 27/51     
Routed partition 28/51     
Routed partition 29/51     
Routed partition 30/51     
Routed partition 31/51     
Routed partition 32/51     
Routed partition 33/51     
Routed partition 34/51     
Routed partition 35/51     
Routed partition 36/51     
Routed partition 37/51     
Routed partition 38/51     
Routed partition 39/51     
Routed partition 40/51     
Routed partition 41/51     
Routed partition 42/51     
Routed partition 43/51     
Routed partition 44/51     
Routed partition 45/51     
Routed partition 46/51     
Routed partition 47/51     
Routed partition 48/51     
Routed partition 49/51     
Routed partition 50/51     
Routed partition 51/51     

Assign Vertical partitions, iteration 0
Routed partition 1/50      
Routed partition 2/50      
Routed partition 3/50      
Routed partition 4/50      
Routed partition 5/50      
Routed partition 6/50      
Routed partition 7/50      
Routed partition 8/50      
Routed partition 10/50     
Routed partition 10/50     
Routed partition 11/50     
Routed partition 12/50     
Routed partition 13/50     
Routed partition 14/50     
Routed partition 15/50     
Routed partition 17/50     
Routed partition 18/50     
Routed partition 18/50     
Routed partition 19/50     
Routed partition 20/50     
Routed partition 21/50     
Routed partition 22/50     
Routed partition 23/50     
Routed partition 24/50     
Routed partition 25/50     
Routed partition 26/50     
Routed partition 27/50     
Routed partition 28/50     
Routed partition 29/50     
Routed partition 31/50     
Routed partition 31/50     
Routed partition 32/50     
Routed partition 33/50     
Routed partition 34/50     
Routed partition 35/50     
Routed partition 36/50     
Routed partition 37/50     
Routed partition 38/50     
Routed partition 39/50     
Routed partition 40/50     
Routed partition 41/50     
Routed partition 42/50     
Routed partition 43/50     
Routed partition 44/50     
Routed partition 45/50     
Routed partition 46/50     
Routed partition 47/50     
Routed partition 48/50     
Routed partition 49/50     
Routed partition 50/50     

Number of wires with overlap after iteration 0 = 7 of 13


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  159  Alloctr  161  Proc 2628 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/51      
Routed partition 2/51      
Routed partition 3/51      
Routed partition 4/51      
Routed partition 6/51      
Routed partition 6/51      
Routed partition 7/51      
Routed partition 8/51      
Routed partition 9/51      
Routed partition 10/51     
Routed partition 11/51     
Routed partition 12/51     
Routed partition 13/51     
Routed partition 14/51     
Routed partition 15/51     
Routed partition 16/51     
Routed partition 17/51     
Routed partition 18/51     
Routed partition 19/51     
Routed partition 20/51     
Routed partition 21/51     
Routed partition 22/51     
Routed partition 23/51     
Routed partition 24/51     
Routed partition 25/51     
Routed partition 26/51     
Routed partition 27/51     
Routed partition 28/51     
Routed partition 29/51     
Routed partition 30/51     
Routed partition 31/51     
Routed partition 32/51     
Routed partition 33/51     
Routed partition 34/51     
Routed partition 35/51     
Routed partition 36/51     
Routed partition 37/51     
Routed partition 38/51     
Routed partition 39/51     
Routed partition 40/51     
Routed partition 41/51     
Routed partition 42/51     
Routed partition 43/51     
Routed partition 44/51     
Routed partition 45/51     
Routed partition 46/51     
Routed partition 47/51     
Routed partition 48/51     
Routed partition 49/51     
Routed partition 50/51     
Routed partition 51/51     

Assign Vertical partitions, iteration 1
Routed partition 1/50      
Routed partition 2/50      
Routed partition 3/50      
Routed partition 4/50      
Routed partition 5/50      
Routed partition 6/50      
Routed partition 8/50      
Routed partition 8/50      
Routed partition 9/50      
Routed partition 10/50     
Routed partition 11/50     
Routed partition 12/50     
Routed partition 13/50     
Routed partition 14/50     
Routed partition 15/50     
Routed partition 16/50     
Routed partition 17/50     
Routed partition 19/50     
Routed partition 20/50     
Routed partition 20/50     
Routed partition 21/50     
Routed partition 22/50     
Routed partition 23/50     
Routed partition 24/50     
Routed partition 25/50     
Routed partition 26/50     
Routed partition 27/50     
Routed partition 28/50     
Routed partition 29/50     
Routed partition 30/50     
Routed partition 31/50     
Routed partition 32/50     
Routed partition 33/50     
Routed partition 34/50     
Routed partition 35/50     
Routed partition 36/50     
Routed partition 37/50     
Routed partition 38/50     
Routed partition 39/50     
Routed partition 40/50     
Routed partition 41/50     
Routed partition 42/50     
Routed partition 43/50     
Routed partition 44/50     
Routed partition 45/50     
Routed partition 46/50     
Routed partition 47/50     
Routed partition 48/50     
Routed partition 49/50     
Routed partition 50/50     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[Track Assign: Iteration 1] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  159  Alloctr  161  Proc 2628 

Number of wires with overlap after iteration 1 = 3 of 7


Wire length and via report:
---------------------------
Number of M1 wires: 3 		  : 0
Number of MINT1 wires: 3 		 V1_0: 6
Number of MINT2 wires: 1 		 VINT1_0: 2
Number of MINT3 wires: 0 		 VINT2_0: 0
Number of MINT4 wires: 0 		 VINT3_0: 0
Number of MINT5 wires: 0 		 VINT4_0: 0
Number of MSMG1 wires: 0 		 VINT5_0: 0
Number of MSMG2 wires: 0 		 VSMG1_0: 0
Number of MSMG3 wires: 0 		 VSMG2_0: 0
Number of MSMG4 wires: 0 		 VSMG3_0: 0
Number of MSMG5 wires: 0 		 VSMG4_0: 0
Number of MG1 wires: 0 		 VSMG5_0: 0
Number of MG2 wires: 0 		 VG1_0: 0
Total number of wires: 7 		 vias: 8

Total M1 wire length: 0.3
Total MINT1 wire length: 0.8
Total MINT2 wire length: 0.2
Total MINT3 wire length: 0.0
Total MINT4 wire length: 0.0
Total MINT5 wire length: 0.0
Total MSMG1 wire length: 0.0
Total MSMG2 wire length: 0.0
Total MSMG3 wire length: 0.0
Total MSMG4 wire length: 0.0
Total MSMG5 wire length: 0.0
Total MG1 wire length: 0.0
Total MG2 wire length: 0.0
Total wire length: 1.3

Longest M1 wire length: 0.2
Longest MINT1 wire length: 0.6
Longest MINT2 wire length: 0.2
Longest MINT3 wire length: 0.0
Longest MINT4 wire length: 0.0
Longest MINT5 wire length: 0.0
Longest MSMG1 wire length: 0.0
Longest MSMG2 wire length: 0.0
Longest MSMG3 wire length: 0.0
Longest MSMG4 wire length: 0.0
Longest MSMG5 wire length: 0.0
Longest MG1 wire length: 0.0
Longest MG2 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used  157  Alloctr  159  Proc 2628 
[ECO: CDR] Elapsed real time: 0:00:01 
[ECO: CDR] Elapsed cpu  time: sys=0:00:01 usr=0:00:03 total=0:00:04
[ECO: CDR] Stage (MB): Used  156  Alloctr  157  Proc    0 
[ECO: CDR] Total (MB): Used  157  Alloctr  159  Proc 2628 
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :	 false               
common.post_detail_route_redundant_via_insertion        :	 medium              
common.verbose_level                                    :	 0                   

Printing options for 'route.detail.*'
detail.antenna                                          :	 true                
detail.eco_max_number_of_iterations                     :	 10                  
detail.eco_route_use_soft_spacing_for_timing_optimization:	 true                
detail.force_end_on_preferred_grid                      :	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned off for this design. (ZRT-613)

Begin ECO DRC check ...

Checked	1/9 Partitions, Violations =	0
Checked	2/9 Partitions, Violations =	4
Checked	3/9 Partitions, Violations =	4
Checked	4/9 Partitions, Violations =	4
Checked	5/9 Partitions, Violations =	11
Checked	6/9 Partitions, Violations =	13
Checked	7/9 Partitions, Violations =	14
Checked	8/9 Partitions, Violations =	15
Checked	9/9 Partitions, Violations =	28

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	28

[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  185  Alloctr  187  Proc 2628 

Total Wire Length =                    62849 micron
Total Number of Contacts =             77373
Total Number of Wires =                59984
Total Number of PtConns =              6
Total Number of Routed Wires =       59984
Total Routed Wire Length =           62849 micron
Total Number of Routed Contacts =       77373
	Layer               M1 :        271 micron
	Layer            MINT1 :      16536 micron
	Layer            MINT2 :      19530 micron
	Layer            MINT3 :      13581 micron
	Layer            MINT4 :       9265 micron
	Layer            MINT5 :       3666 micron
	Layer            MSMG1 :          0 micron
	Layer            MSMG2 :          0 micron
	Layer            MSMG3 :          0 micron
	Layer            MSMG4 :          0 micron
	Layer            MSMG5 :          0 micron
	Layer              MG1 :          0 micron
	Layer              MG2 :          0 micron
	Via            VINT4_0 :          3
	Via        VINT4_0_1x2 :       1350
	Via   VINT4_0(rot)_2x1 :          9
	Via   VINT4_0(rot)_1x2 :         21
	Via        VINT4_0_2x1 :         90
	Via            VINT3_0 :         34
	Via        VINT3_0_2x1 :       2979
	Via   VINT3_0(rot)_1x2 :          2
	Via   VINT3_0(rot)_2x1 :          4
	Via        VINT3_0_1x2 :        508
	Via            VINT2_0 :        252
	Via        VINT2_0_2x1 :       1604
	Via   VINT2_0(rot)_1x2 :         10
	Via        VINT2_0_1x2 :       7275
	Via   VINT2_0(rot)_2x1 :         13
	Via            VINT1_0 :       2439
	Via        VINT1_0_1x2 :       9039
	Via   VINT1_0(rot)_2x1 :        108
	Via   VINT1_0(rot)_1x2 :        175
	Via        VINT1_0_2x1 :      20008
	Via               V1_0 :       5807
	Via          V1_0(rot) :          1
	Via           V1_0_2x1 :       8903
	Via      V1_0(rot)_1x2 :        119
	Via      V1_0(rot)_2x1 :        214
	Via           V1_0_1x2 :      16406

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 88.97% (68837 / 77373 vias)
 
    Layer V1         = 81.53% (25642  / 31450   vias)
        Weight 1     = 81.53% (25642   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 18.47% (5808    vias)
    Layer VINT1      = 92.32% (29330  / 31769   vias)
        Weight 1     = 92.32% (29330   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.68% (2439    vias)
    Layer VINT2      = 97.25% (8902   / 9154    vias)
        Weight 1     = 97.25% (8902    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.75% (252     vias)
    Layer VINT3      = 99.04% (3493   / 3527    vias)
        Weight 1     = 99.04% (3493    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.96% (34      vias)
    Layer VINT4      = 99.80% (1470   / 1473    vias)
        Weight 1     = 99.80% (1470    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.20% (3       vias)
 
  Total double via conversion rate    = 88.97% (68837 / 77373 vias)
 
    Layer V1         = 81.53% (25642  / 31450   vias)
    Layer VINT1      = 92.32% (29330  / 31769   vias)
    Layer VINT2      = 97.25% (8902   / 9154    vias)
    Layer VINT3      = 99.04% (3493   / 3527    vias)
    Layer VINT4      = 99.80% (1470   / 1473    vias)
 
  The optimized via conversion rate based on total routed via count = 88.97% (68837 / 77373 vias)
 
    Layer V1         = 81.53% (25642  / 31450   vias)
        Weight 1     = 81.53% (25642   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 18.47% (5808    vias)
    Layer VINT1      = 92.32% (29330  / 31769   vias)
        Weight 1     = 92.32% (29330   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.68% (2439    vias)
    Layer VINT2      = 97.25% (8902   / 9154    vias)
        Weight 1     = 97.25% (8902    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.75% (252     vias)
    Layer VINT3      = 99.04% (3493   / 3527    vias)
        Weight 1     = 99.04% (3493    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.96% (34      vias)
    Layer VINT4      = 99.80% (1470   / 1473    vias)
        Weight 1     = 99.80% (1470    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.20% (3       vias)
 
Total number of nets = 9497, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 8 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed	1/11 Partitions, Violations =	24
Routed	2/11 Partitions, Violations =	17
Routed	3/11 Partitions, Violations =	17
Routed	4/11 Partitions, Violations =	16
Routed	5/11 Partitions, Violations =	15
Routed	6/11 Partitions, Violations =	15
Routed	7/11 Partitions, Violations =	14
Routed	8/11 Partitions, Violations =	6
Routed	9/11 Partitions, Violations =	5
Routed	10/11 Partitions, Violations =	5
Routed	11/11 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[Iter 0] Elapsed real time: 0:00:01 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 0] Stage (MB): Used   27  Alloctr   27  Proc    0 
[Iter 0] Total (MB): Used  185  Alloctr  187  Proc 2628 

End DR iteration 0 with 11 parts

Finish DR since reached 0 DRC


DR finished with 0 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    62849 micron
Total Number of Contacts =             77367
Total Number of Wires =                59988
Total Number of PtConns =              6
Total Number of Routed Wires =       59988
Total Routed Wire Length =           62849 micron
Total Number of Routed Contacts =       77367
	Layer               M1 :        270 micron
	Layer            MINT1 :      16536 micron
	Layer            MINT2 :      19530 micron
	Layer            MINT3 :      13581 micron
	Layer            MINT4 :       9265 micron
	Layer            MINT5 :       3666 micron
	Layer            MSMG1 :          0 micron
	Layer            MSMG2 :          0 micron
	Layer            MSMG3 :          0 micron
	Layer            MSMG4 :          0 micron
	Layer            MSMG5 :          0 micron
	Layer              MG1 :          0 micron
	Layer              MG2 :          0 micron
	Via            VINT4_0 :          3
	Via        VINT4_0_1x2 :       1350
	Via   VINT4_0(rot)_2x1 :          9
	Via   VINT4_0(rot)_1x2 :         21
	Via        VINT4_0_2x1 :         90
	Via            VINT3_0 :         34
	Via        VINT3_0_2x1 :       2979
	Via   VINT3_0(rot)_1x2 :          2
	Via   VINT3_0(rot)_2x1 :          4
	Via        VINT3_0_1x2 :        508
	Via            VINT2_0 :        252
	Via        VINT2_0_2x1 :       1604
	Via   VINT2_0(rot)_1x2 :         10
	Via        VINT2_0_1x2 :       7275
	Via   VINT2_0(rot)_2x1 :         13
	Via            VINT1_0 :       2440
	Via        VINT1_0_1x2 :       9037
	Via   VINT1_0(rot)_2x1 :        108
	Via   VINT1_0(rot)_1x2 :        175
	Via        VINT1_0_2x1 :      20008
	Via               V1_0 :       5806
	Via          V1_0(rot) :          1
	Via           V1_0_2x1 :       8900
	Via      V1_0(rot)_1x2 :        119
	Via      V1_0(rot)_2x1 :        214
	Via           V1_0_1x2 :      16405

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 88.97% (68831 / 77367 vias)
 
    Layer V1         = 81.53% (25638  / 31445   vias)
        Weight 1     = 81.53% (25638   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 18.47% (5807    vias)
    Layer VINT1      = 92.32% (29328  / 31768   vias)
        Weight 1     = 92.32% (29328   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.68% (2440    vias)
    Layer VINT2      = 97.25% (8902   / 9154    vias)
        Weight 1     = 97.25% (8902    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.75% (252     vias)
    Layer VINT3      = 99.04% (3493   / 3527    vias)
        Weight 1     = 99.04% (3493    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.96% (34      vias)
    Layer VINT4      = 99.80% (1470   / 1473    vias)
        Weight 1     = 99.80% (1470    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.20% (3       vias)
 
  Total double via conversion rate    = 88.97% (68831 / 77367 vias)
 
    Layer V1         = 81.53% (25638  / 31445   vias)
    Layer VINT1      = 92.32% (29328  / 31768   vias)
    Layer VINT2      = 97.25% (8902   / 9154    vias)
    Layer VINT3      = 99.04% (3493   / 3527    vias)
    Layer VINT4      = 99.80% (1470   / 1473    vias)
 
  The optimized via conversion rate based on total routed via count = 88.97% (68831 / 77367 vias)
 
    Layer V1         = 81.53% (25638  / 31445   vias)
        Weight 1     = 81.53% (25638   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 18.47% (5807    vias)
    Layer VINT1      = 92.32% (29328  / 31768   vias)
        Weight 1     = 92.32% (29328   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.68% (2440    vias)
    Layer VINT2      = 97.25% (8902   / 9154    vias)
        Weight 1     = 97.25% (8902    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.75% (252     vias)
    Layer VINT3      = 99.04% (3493   / 3527    vias)
        Weight 1     = 99.04% (3493    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.96% (34      vias)
    Layer VINT4      = 99.80% (1470   / 1473    vias)
        Weight 1     = 99.80% (1470    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.20% (3       vias)
 



Begin timing optimization in DR ...

Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :	 false               
common.post_detail_route_redundant_via_insertion        :	 medium              
common.verbose_level                                    :	 0                   

Printing options for 'route.detail.*'
detail.antenna                                          :	 true                
detail.eco_max_number_of_iterations                     :	 10                  
detail.eco_route_use_soft_spacing_for_timing_optimization:	 true                
detail.force_end_on_preferred_grid                      :	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned off for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:01 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Dr init] Stage (MB): Used   10  Alloctr   10  Proc    0 
[Dr init] Total (MB): Used  167  Alloctr  169  Proc 2628 

Begin timing soft drc check ...

Created 0 soft drcs


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used  168  Alloctr  170  Proc 2628 
[DR] Elapsed real time: 0:00:01 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used  158  Alloctr  160  Proc 2628 
[DR: Done] Elapsed real time: 0:00:01 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used  158  Alloctr  160  Proc 2628 


Finished timing optimization in DR ...


DR finished with 0 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    62849 micron
Total Number of Contacts =             77367
Total Number of Wires =                59988
Total Number of PtConns =              6
Total Number of Routed Wires =       59988
Total Routed Wire Length =           62849 micron
Total Number of Routed Contacts =       77367
	Layer               M1 :        270 micron
	Layer            MINT1 :      16536 micron
	Layer            MINT2 :      19530 micron
	Layer            MINT3 :      13581 micron
	Layer            MINT4 :       9265 micron
	Layer            MINT5 :       3666 micron
	Layer            MSMG1 :          0 micron
	Layer            MSMG2 :          0 micron
	Layer            MSMG3 :          0 micron
	Layer            MSMG4 :          0 micron
	Layer            MSMG5 :          0 micron
	Layer              MG1 :          0 micron
	Layer              MG2 :          0 micron
	Via            VINT4_0 :          3
	Via        VINT4_0_1x2 :       1350
	Via   VINT4_0(rot)_2x1 :          9
	Via   VINT4_0(rot)_1x2 :         21
	Via        VINT4_0_2x1 :         90
	Via            VINT3_0 :         34
	Via        VINT3_0_2x1 :       2979
	Via   VINT3_0(rot)_1x2 :          2
	Via   VINT3_0(rot)_2x1 :          4
	Via        VINT3_0_1x2 :        508
	Via            VINT2_0 :        252
	Via        VINT2_0_2x1 :       1604
	Via   VINT2_0(rot)_1x2 :         10
	Via        VINT2_0_1x2 :       7275
	Via   VINT2_0(rot)_2x1 :         13
	Via            VINT1_0 :       2440
	Via        VINT1_0_1x2 :       9037
	Via   VINT1_0(rot)_2x1 :        108
	Via   VINT1_0(rot)_1x2 :        175
	Via        VINT1_0_2x1 :      20008
	Via               V1_0 :       5806
	Via          V1_0(rot) :          1
	Via           V1_0_2x1 :       8900
	Via      V1_0(rot)_1x2 :        119
	Via      V1_0(rot)_2x1 :        214
	Via           V1_0_1x2 :      16405

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 88.97% (68831 / 77367 vias)
 
    Layer V1         = 81.53% (25638  / 31445   vias)
        Weight 1     = 81.53% (25638   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 18.47% (5807    vias)
    Layer VINT1      = 92.32% (29328  / 31768   vias)
        Weight 1     = 92.32% (29328   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.68% (2440    vias)
    Layer VINT2      = 97.25% (8902   / 9154    vias)
        Weight 1     = 97.25% (8902    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.75% (252     vias)
    Layer VINT3      = 99.04% (3493   / 3527    vias)
        Weight 1     = 99.04% (3493    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.96% (34      vias)
    Layer VINT4      = 99.80% (1470   / 1473    vias)
        Weight 1     = 99.80% (1470    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.20% (3       vias)
 
  Total double via conversion rate    = 88.97% (68831 / 77367 vias)
 
    Layer V1         = 81.53% (25638  / 31445   vias)
    Layer VINT1      = 92.32% (29328  / 31768   vias)
    Layer VINT2      = 97.25% (8902   / 9154    vias)
    Layer VINT3      = 99.04% (3493   / 3527    vias)
    Layer VINT4      = 99.80% (1470   / 1473    vias)
 
  The optimized via conversion rate based on total routed via count = 88.97% (68831 / 77367 vias)
 
    Layer V1         = 81.53% (25638  / 31445   vias)
        Weight 1     = 81.53% (25638   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 18.47% (5807    vias)
    Layer VINT1      = 92.32% (29328  / 31768   vias)
        Weight 1     = 92.32% (29328   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.68% (2440    vias)
    Layer VINT2      = 97.25% (8902   / 9154    vias)
        Weight 1     = 97.25% (8902    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.75% (252     vias)
    Layer VINT3      = 99.04% (3493   / 3527    vias)
        Weight 1     = 99.04% (3493    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.96% (34      vias)
    Layer VINT4      = 99.80% (1470   / 1473    vias)
        Weight 1     = 99.80% (1470    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.20% (3       vias)
 

Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :	 false               
common.post_detail_route_redundant_via_insertion        :	 medium              
common.verbose_level                                    :	 0                   

Printing options for 'route.detail.*'
detail.antenna                                          :	 true                
detail.eco_max_number_of_iterations                     :	 10                  
detail.eco_route_use_soft_spacing_for_timing_optimization:	 true                
detail.force_end_on_preferred_grid                      :	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned off for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    9  Alloctr    9  Proc    0 
[Dr init] Total (MB): Used  167  Alloctr  169  Proc 2628 

Redundant via optimization will attempt to replace the following vias: 

        V1_0    ->   V1_0_1x2      V1_0_2x1      V1_0_1x2(r)   V1_0_2x1(r)

        V1_0(r) ->   V1_0_1x2      V1_0_2x1      V1_0_1x2(r)   V1_0_2x1(r)

     VINT1_0    -> VINT1_0_2x1    VINT1_0_1x2    VINT1_0_2x1(r) VINT1_0_1x2(r)

     VINT1_0(r) -> VINT1_0_2x1    VINT1_0_1x2    VINT1_0_2x1(r) VINT1_0_1x2(r)

     VINT2_0    -> VINT2_0_1x2    VINT2_0_2x1    VINT2_0_1x2(r) VINT2_0_2x1(r)

     VINT2_0(r) -> VINT2_0_1x2    VINT2_0_2x1    VINT2_0_1x2(r) VINT2_0_2x1(r)

     VINT3_0    -> VINT3_0_2x1    VINT3_0_1x2    VINT3_0_2x1(r) VINT3_0_1x2(r)

     VINT3_0(r) -> VINT3_0_2x1    VINT3_0_1x2    VINT3_0_2x1(r) VINT3_0_1x2(r)

     VINT4_0    -> VINT4_0_1x2    VINT4_0_2x1    VINT4_0_1x2(r) VINT4_0_2x1(r)

     VINT4_0(r) -> VINT4_0_1x2    VINT4_0_2x1    VINT4_0_1x2(r) VINT4_0_2x1(r)

     VINT5_0    -> VINT5_0_2x1    VINT5_0_1x2    VINT5_0_2x1(r) VINT5_0_1x2(r)

     VINT5_0(r) -> VINT5_0_2x1    VINT5_0_1x2    VINT5_0_2x1(r) VINT5_0_1x2(r)

     VSMG1_0    -> VSMG1_0_1x2    VSMG1_0_1x2(r) VSMG1_0_2x1    VSMG1_0_2x1(r)

     VSMG1_0(r) -> VSMG1_0_1x2    VSMG1_0_1x2(r) VSMG1_0_2x1    VSMG1_0_2x1(r)

     VSMG2_0    -> VSMG2_0_2x1    VSMG2_0_2x1(r) VSMG2_0_1x2    VSMG2_0_1x2(r)

     VSMG2_0(r) -> VSMG2_0_2x1    VSMG2_0_2x1(r) VSMG2_0_1x2    VSMG2_0_1x2(r)

     VSMG3_0    -> VSMG3_0_1x2    VSMG3_0_1x2(r) VSMG3_0_2x1    VSMG3_0_2x1(r)

     VSMG3_0(r) -> VSMG3_0_1x2    VSMG3_0_1x2(r) VSMG3_0_2x1    VSMG3_0_2x1(r)

     VSMG4_0    -> VSMG4_0_2x1    VSMG4_0_2x1(r) VSMG4_0_1x2    VSMG4_0_1x2(r)

     VSMG4_0(r) -> VSMG4_0_2x1    VSMG4_0_2x1(r) VSMG4_0_1x2    VSMG4_0_1x2(r)

     VSMG5_0    -> VSMG5_0_1x2    VSMG5_0_1x2(r) VSMG5_0_2x1    VSMG5_0_2x1(r)

     VSMG5_0(r) -> VSMG5_0_1x2    VSMG5_0_1x2(r) VSMG5_0_2x1    VSMG5_0_2x1(r)

       VG1_0    ->  VG1_0_2x1     VG1_0_2x1(r)  VG1_0_1x2     VG1_0_1x2(r)

       VG1_0(r) ->  VG1_0_2x1     VG1_0_2x1(r)  VG1_0_1x2     VG1_0_1x2(r)



	There were 0 out of 31954 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used   10  Alloctr   10  Proc    0 
[Technology Processing] Total (MB): Used  168  Alloctr  170  Proc 2628 

Begin Redundant via insertion ...

Routed	1/2 Partitions, Violations =	0
Routed	2/2 Partitions, Violations =	0

RedundantVia finished with 0 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    62849 micron
Total Number of Contacts =             77367
Total Number of Wires =                59988
Total Number of PtConns =              6
Total Number of Routed Wires =       59988
Total Routed Wire Length =           62849 micron
Total Number of Routed Contacts =       77367
	Layer               M1 :        270 micron
	Layer            MINT1 :      16536 micron
	Layer            MINT2 :      19530 micron
	Layer            MINT3 :      13581 micron
	Layer            MINT4 :       9265 micron
	Layer            MINT5 :       3666 micron
	Layer            MSMG1 :          0 micron
	Layer            MSMG2 :          0 micron
	Layer            MSMG3 :          0 micron
	Layer            MSMG4 :          0 micron
	Layer            MSMG5 :          0 micron
	Layer              MG1 :          0 micron
	Layer              MG2 :          0 micron
	Via            VINT4_0 :          3
	Via        VINT4_0_1x2 :       1350
	Via   VINT4_0(rot)_2x1 :          9
	Via   VINT4_0(rot)_1x2 :         21
	Via        VINT4_0_2x1 :         90
	Via            VINT3_0 :         34
	Via        VINT3_0_2x1 :       2979
	Via   VINT3_0(rot)_1x2 :          2
	Via   VINT3_0(rot)_2x1 :          4
	Via        VINT3_0_1x2 :        508
	Via            VINT2_0 :        252
	Via        VINT2_0_2x1 :       1604
	Via   VINT2_0(rot)_1x2 :         10
	Via        VINT2_0_1x2 :       7275
	Via   VINT2_0(rot)_2x1 :         13
	Via            VINT1_0 :       2437
	Via        VINT1_0_1x2 :       9037
	Via   VINT1_0(rot)_2x1 :        108
	Via   VINT1_0(rot)_1x2 :        175
	Via        VINT1_0_2x1 :      20011
	Via               V1_0 :       5801
	Via          V1_0(rot) :          1
	Via           V1_0_2x1 :       8901
	Via      V1_0(rot)_1x2 :        119
	Via      V1_0(rot)_2x1 :        214
	Via           V1_0_1x2 :      16409

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 88.98% (68839 / 77367 vias)
 
    Layer V1         = 81.55% (25643  / 31445   vias)
        Weight 1     = 81.55% (25643   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 18.45% (5802    vias)
    Layer VINT1      = 92.33% (29331  / 31768   vias)
        Weight 1     = 92.33% (29331   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.67% (2437    vias)
    Layer VINT2      = 97.25% (8902   / 9154    vias)
        Weight 1     = 97.25% (8902    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.75% (252     vias)
    Layer VINT3      = 99.04% (3493   / 3527    vias)
        Weight 1     = 99.04% (3493    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.96% (34      vias)
    Layer VINT4      = 99.80% (1470   / 1473    vias)
        Weight 1     = 99.80% (1470    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.20% (3       vias)
 
  Total double via conversion rate    = 88.98% (68839 / 77367 vias)
 
    Layer V1         = 81.55% (25643  / 31445   vias)
    Layer VINT1      = 92.33% (29331  / 31768   vias)
    Layer VINT2      = 97.25% (8902   / 9154    vias)
    Layer VINT3      = 99.04% (3493   / 3527    vias)
    Layer VINT4      = 99.80% (1470   / 1473    vias)
 
  The optimized via conversion rate based on total routed via count = 88.98% (68839 / 77367 vias)
 
    Layer V1         = 81.55% (25643  / 31445   vias)
        Weight 1     = 81.55% (25643   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 18.45% (5802    vias)
    Layer VINT1      = 92.33% (29331  / 31768   vias)
        Weight 1     = 92.33% (29331   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.67% (2437    vias)
    Layer VINT2      = 97.25% (8902   / 9154    vias)
        Weight 1     = 97.25% (8902    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.75% (252     vias)
    Layer VINT3      = 99.04% (3493   / 3527    vias)
        Weight 1     = 99.04% (3493    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.96% (34      vias)
    Layer VINT4      = 99.80% (1470   / 1473    vias)
        Weight 1     = 99.80% (1470    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.20% (3       vias)
 

[RedundantVia] Elapsed real time: 0:00:00 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[RedundantVia] Stage (MB): Used   27  Alloctr   27  Proc    0 
[RedundantVia] Total (MB): Used  185  Alloctr  187  Proc 2628 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:01 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:04
[Dr init] Stage (MB): Used   27  Alloctr   28  Proc    0 
[Dr init] Total (MB): Used  185  Alloctr  187  Proc 2628 
Total number of nets = 9497, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 8 threads for routing. (ZRT-444)
Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:01 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:04
[DR] Stage (MB): Used   18  Alloctr   18  Proc    0 
[DR] Total (MB): Used  176  Alloctr  177  Proc 2628 

Nets that have been changed:
Net 1 = ropt_net_15513
Net 2 = HRDATA[7]
Net 3 = u_logic_net7538
Net 4 = u_logic_Cfzvx4
Net 5 = u_logic_Wdfvx4
Net 6 = u_logic_n244
Net 7 = u_logic_n199
Net 8 = u_logic_n137
Net 9 = u_logic_n127
Net 10 = n4602
Net 11 = n5087
Net 12 = n6009
Net 13 = n6063
Net 14 = n6488
Net 15 = n6939
Net 16 = n7650
Net 17 = n8005
Net 18 = n8635
Net 19 = n8785
Net 20 = n9861
Net 21 = n10051
Net 22 = n10132
Net 23 = HFSNET_14
Net 24 = HFSNET_30
Net 25 = HFSNET_62
Net 26 = cts143
Net 27 = cts160
Net 28 = copt_net_14299
Net 29 = copt_net_14300
Net 30 = copt_net_14686
Net 31 = ropt_net_15524
Net 32 = ropt_net_15541
Net 33 = ropt_net_15548
Net 34 = ropt_net_15549
Net 35 = ropt_net_15558
Total number of changed nets = 35 (out of 9497)

[DR: Done] Elapsed real time: 0:00:01 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:04
[DR: Done] Stage (MB): Used    0  Alloctr    1  Proc    0 
[DR: Done] Total (MB): Used  158  Alloctr  160  Proc 2628 
[ECO: DR] Elapsed real time: 0:00:03 
[ECO: DR] Elapsed cpu  time: sys=0:00:01 usr=0:00:07 total=0:00:09
[ECO: DR] Stage (MB): Used  157  Alloctr  158  Proc    0 
[ECO: DR] Total (MB): Used  158  Alloctr  160  Proc 2628 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    62849 micron
Total Number of Contacts =             77367
Total Number of Wires =                59988
Total Number of PtConns =              6
Total Number of Routed Wires =       59988
Total Routed Wire Length =           62849 micron
Total Number of Routed Contacts =       77367
	Layer               M1 :        270 micron
	Layer            MINT1 :      16536 micron
	Layer            MINT2 :      19530 micron
	Layer            MINT3 :      13581 micron
	Layer            MINT4 :       9265 micron
	Layer            MINT5 :       3666 micron
	Layer            MSMG1 :          0 micron
	Layer            MSMG2 :          0 micron
	Layer            MSMG3 :          0 micron
	Layer            MSMG4 :          0 micron
	Layer            MSMG5 :          0 micron
	Layer              MG1 :          0 micron
	Layer              MG2 :          0 micron
	Via            VINT4_0 :          3
	Via        VINT4_0_1x2 :       1350
	Via   VINT4_0(rot)_2x1 :          9
	Via   VINT4_0(rot)_1x2 :         21
	Via        VINT4_0_2x1 :         90
	Via            VINT3_0 :         34
	Via        VINT3_0_2x1 :       2979
	Via   VINT3_0(rot)_1x2 :          2
	Via   VINT3_0(rot)_2x1 :          4
	Via        VINT3_0_1x2 :        508
	Via            VINT2_0 :        252
	Via        VINT2_0_2x1 :       1604
	Via   VINT2_0(rot)_1x2 :         10
	Via        VINT2_0_1x2 :       7275
	Via   VINT2_0(rot)_2x1 :         13
	Via            VINT1_0 :       2437
	Via        VINT1_0_1x2 :       9037
	Via   VINT1_0(rot)_2x1 :        108
	Via   VINT1_0(rot)_1x2 :        175
	Via        VINT1_0_2x1 :      20011
	Via               V1_0 :       5801
	Via          V1_0(rot) :          1
	Via           V1_0_2x1 :       8901
	Via      V1_0(rot)_1x2 :        119
	Via      V1_0(rot)_2x1 :        214
	Via           V1_0_1x2 :      16409

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 88.98% (68839 / 77367 vias)
 
    Layer V1         = 81.55% (25643  / 31445   vias)
        Weight 1     = 81.55% (25643   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 18.45% (5802    vias)
    Layer VINT1      = 92.33% (29331  / 31768   vias)
        Weight 1     = 92.33% (29331   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.67% (2437    vias)
    Layer VINT2      = 97.25% (8902   / 9154    vias)
        Weight 1     = 97.25% (8902    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.75% (252     vias)
    Layer VINT3      = 99.04% (3493   / 3527    vias)
        Weight 1     = 99.04% (3493    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.96% (34      vias)
    Layer VINT4      = 99.80% (1470   / 1473    vias)
        Weight 1     = 99.80% (1470    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.20% (3       vias)
 
  Total double via conversion rate    = 88.98% (68839 / 77367 vias)
 
    Layer V1         = 81.55% (25643  / 31445   vias)
    Layer VINT1      = 92.33% (29331  / 31768   vias)
    Layer VINT2      = 97.25% (8902   / 9154    vias)
    Layer VINT3      = 99.04% (3493   / 3527    vias)
    Layer VINT4      = 99.80% (1470   / 1473    vias)
 
  The optimized via conversion rate based on total routed via count = 88.98% (68839 / 77367 vias)
 
    Layer V1         = 81.55% (25643  / 31445   vias)
        Weight 1     = 81.55% (25643   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 18.45% (5802    vias)
    Layer VINT1      = 92.33% (29331  / 31768   vias)
        Weight 1     = 92.33% (29331   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.67% (2437    vias)
    Layer VINT2      = 97.25% (8902   / 9154    vias)
        Weight 1     = 97.25% (8902    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.75% (252     vias)
    Layer VINT3      = 99.04% (3493   / 3527    vias)
        Weight 1     = 99.04% (3493    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.96% (34      vias)
    Layer VINT4      = 99.80% (1470   / 1473    vias)
        Weight 1     = 99.80% (1470    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.20% (3       vias)
 

Total number of nets = 9497
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    62849 micron
Total Number of Contacts =             77367
Total Number of Wires =                59988
Total Number of PtConns =              6
Total Number of Routed Wires =       59988
Total Routed Wire Length =           62849 micron
Total Number of Routed Contacts =       77367
	Layer               M1 :        270 micron
	Layer            MINT1 :      16536 micron
	Layer            MINT2 :      19530 micron
	Layer            MINT3 :      13581 micron
	Layer            MINT4 :       9265 micron
	Layer            MINT5 :       3666 micron
	Layer            MSMG1 :          0 micron
	Layer            MSMG2 :          0 micron
	Layer            MSMG3 :          0 micron
	Layer            MSMG4 :          0 micron
	Layer            MSMG5 :          0 micron
	Layer              MG1 :          0 micron
	Layer              MG2 :          0 micron
	Via            VINT4_0 :          3
	Via        VINT4_0_1x2 :       1350
	Via   VINT4_0(rot)_2x1 :          9
	Via   VINT4_0(rot)_1x2 :         21
	Via        VINT4_0_2x1 :         90
	Via            VINT3_0 :         34
	Via        VINT3_0_2x1 :       2979
	Via   VINT3_0(rot)_1x2 :          2
	Via   VINT3_0(rot)_2x1 :          4
	Via        VINT3_0_1x2 :        508
	Via            VINT2_0 :        252
	Via        VINT2_0_2x1 :       1604
	Via   VINT2_0(rot)_1x2 :         10
	Via        VINT2_0_1x2 :       7275
	Via   VINT2_0(rot)_2x1 :         13
	Via            VINT1_0 :       2437
	Via        VINT1_0_1x2 :       9037
	Via   VINT1_0(rot)_2x1 :        108
	Via   VINT1_0(rot)_1x2 :        175
	Via        VINT1_0_2x1 :      20011
	Via               V1_0 :       5801
	Via          V1_0(rot) :          1
	Via           V1_0_2x1 :       8901
	Via      V1_0(rot)_1x2 :        119
	Via      V1_0(rot)_2x1 :        214
	Via           V1_0_1x2 :      16409

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 88.98% (68839 / 77367 vias)
 
    Layer V1         = 81.55% (25643  / 31445   vias)
        Weight 1     = 81.55% (25643   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 18.45% (5802    vias)
    Layer VINT1      = 92.33% (29331  / 31768   vias)
        Weight 1     = 92.33% (29331   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.67% (2437    vias)
    Layer VINT2      = 97.25% (8902   / 9154    vias)
        Weight 1     = 97.25% (8902    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.75% (252     vias)
    Layer VINT3      = 99.04% (3493   / 3527    vias)
        Weight 1     = 99.04% (3493    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.96% (34      vias)
    Layer VINT4      = 99.80% (1470   / 1473    vias)
        Weight 1     = 99.80% (1470    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.20% (3       vias)
 
  Total double via conversion rate    = 88.98% (68839 / 77367 vias)
 
    Layer V1         = 81.55% (25643  / 31445   vias)
    Layer VINT1      = 92.33% (29331  / 31768   vias)
    Layer VINT2      = 97.25% (8902   / 9154    vias)
    Layer VINT3      = 99.04% (3493   / 3527    vias)
    Layer VINT4      = 99.80% (1470   / 1473    vias)
 
  The optimized via conversion rate based on total routed via count = 88.98% (68839 / 77367 vias)
 
    Layer V1         = 81.55% (25643  / 31445   vias)
        Weight 1     = 81.55% (25643   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 18.45% (5802    vias)
    Layer VINT1      = 92.33% (29331  / 31768   vias)
        Weight 1     = 92.33% (29331   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.67% (2437    vias)
    Layer VINT2      = 97.25% (8902   / 9154    vias)
        Weight 1     = 97.25% (8902    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.75% (252     vias)
    Layer VINT3      = 99.04% (3493   / 3527    vias)
        Weight 1     = 99.04% (3493    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.96% (34      vias)
    Layer VINT4      = 99.80% (1470   / 1473    vias)
        Weight 1     = 99.80% (1470    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.20% (3       vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 35 nets
[ECO: End] Elapsed real time: 0:00:03 
[ECO: End] Elapsed cpu  time: sys=0:00:01 usr=0:00:07 total=0:00:09
[ECO: End] Stage (MB): Used    0  Alloctr    0  Proc    0 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 2628 
Information: The stitching and editing of coupling caps is turned ON for design 'CORTEXM0DS:CORTEXM0DS/route_opt.design'. (TIM-125)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/route_opt.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/route_opt.design (time 0s)
Information: Design CORTEXM0DS has 9497 nets, 0 global routed, 9449 detail routed. (NEX-024)

Route-opt ECO routing complete            CPU:   448 s (  0.12 hr )  ELAPSE:   104 s (  0.03 hr )  MEM-PEAK:  1333 MB
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050656300  3.179565745141  5.567217054587  2.894454387461  6.565921217863  4.139837905874  3.104917624054  9.863371409851
6.078123964085  2.744208341123  8.318115604907  9.699225026083  2.464623506011  1.382370133683  9.387187329619  3.142429406669  0.968752789964  1.735080123294  4.146815517345  7.876290818112
2.191135103696  0.963734141094  2.700148443881  3.840450064440  3.750206053169  7.663458842299  6.212201167950  7.759678473967  7.862243056717  5.524287377150  0.032182819918  0.596053412371
4.701287396892  7.205135512169  8.278351398268  1.183725190997  3.334436408244  5.867609731622  7.173894385364  9.669819999761  7.591487347087  2.754006793266  7.679315887447  9.831256188630
1.878805817928  3.230072343539  1.226270037326  7.050450494780  2.403928173631  6.139852544054  4.100210066110  1.274718589655  4.570746653063  0.746778208820  7.826194077799  4.759075318263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  6.603575765776  7.486388646228  9.584404369756
2.041727387119  3.921160867338  0.650488682345  9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  7.219941109512  0.915247881564  5.466934208426
8.142690055883  4.607193265224  8.244463794567  3.504870705451  1.682716668835  7.173434733804  9.939565108373  3.617852772683  8.946772637652  6.289682732707  4.529283340881  3.090811309795
5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.649322855328  1.017031834270  5.811512866269  5.826730883342  4.349383292435  5.337860718317  9.612489116146  7.311098682104
Information: The stitching and editing of coupling caps is turned ON for design 'CORTEXM0DS:CORTEXM0DS/route_opt.design'. (TIM-125)
Information: Design CORTEXM0DS has 9497 nets, 0 global routed, 9449 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'CORTEXM0DS'. (NEX-022)
---extraction options---
Corner: mode_norm.slow.RCmax
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.slow.RCmax_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.worst_low.RCmax
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.worst_low.RCmax_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.fast.RCmin
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.fast.RCmin_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Global options:
 late_ccap_threshold       : 31fF
 late_ccap_ratio           : 0.03
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 8
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : true
Extracting design: CORTEXM0DS 
Information: coupling capacitance is created explicitly. (NEX-029)
Information: 9495 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 9495, routed nets = 9495, across physical hierarchy nets = 0, parasitics cached nets = 9495, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Update timing is using PrimeTime delay calculation. (TIM-201)
Information: Freeing timing information from routing. (ZRT-574)

Route-opt final QoR
___________________
Scenario Mapping Table
1: mode_norm.fast.RCmin
2: mode_norm.fast.RCmin_bc
3: mode_norm.slow.RCmax
4: mode_norm.worst_low.RCmax

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: HCLK
8: FEEDTHROUGH
9: REGIN
10: REGOUT

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    2   1        -          -   0.0000     0.0000      0
    2   2        -          -   0.0000     0.0000      0
    2   3        -          -   0.0000     0.0000      0
    2   4        -          -   0.0000     0.0000      0
    2   5        -          -   0.0000     0.0000      0
    2   6        -          -   0.0000     0.0000      0
    2   7        -          -   6.5796     8.8146     32
    2   8        -          -   0.0000     0.0000      0
    2   9        -          -   0.0000     0.0000      0
    2  10        -          -   0.0000     0.0000      0
    3   1   0.0000     0.0000        -          -      -
    3   2   0.0000     0.0000        -          -      -
    3   3   0.0000     0.0000        -          -      -
    3   4   0.0000     0.0000        -          -      -
    3   5   0.0000     0.0000        -          -      -
    3   6   0.0000     0.0000        -          -      -
    3   7   0.0000     0.0000        -          -      -
    3   8   0.0000     0.0000        -          -      -
    3   9   0.0000     0.0000        -          -      -
    3  10   0.0000     0.0000        -          -      -
    4   1   0.0000     0.0000        -          -      -
    4   2   0.0000     0.0000        -          -      -
    4   3   0.0000     0.0000        -          -      -
    4   4   0.0000     0.0000        -          -      -
    4   5   0.0000     0.0000        -          -      -
    4   6   0.0000     0.0000        -          -      -
    4   7   0.0000     0.0000        -          -      -
    4   8   0.0000     0.0000        -          -      -
    4   9   0.0000     0.0000        -          -      -
    4  10   0.0000     0.0000        -          -      -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage
    1   *        -          -        -      -        -          -      -        -        - 51216548.0
    2   *        -          -        -      -   6.5796     8.8146     32        -        - 51216548.0
    3   *   0.0000     0.0000   0.0000      0        -          -      -        0        0          -
    4   *   0.0000     0.0000   0.0000      0        -          -      -        0        0          -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   6.5796     8.8146     32        0        0 51216548.0      3477.95       9429
--------------------------------------------------------------------------------------------------------------------

Route-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt final QoR Summary      0.0000     0.0000   0.0000      0   6.5796     8.8146     32        0        0 51216548.0      3477.95       9429

Route-opt command complete                CPU:   472 s (  0.13 hr )  ELAPSE:   108 s (  0.03 hr )  MEM-PEAK:  1333 MB
Route-opt command statistics  CPU=44 sec (0.01 hr) ELAPSED=12 sec (0.00 hr) MEM-PEAK=1.302 GB
Information: Running auto PG connection. (NDM-099)
1
##########################################################################################
## Target endpoint optimization	
##########################################################################################
## To optimize specific endpoints for setup, hold, or max_tran, specify the endpoints in a file 
## by using the -setup_endpoints, -hold_endpoints, or -max_transition options
## For ex, 
##	set_route_opt_target_endpoints -setup_endpoints $your_setup_endpoints_file
##	route_opt
## To adjust the timing at specific endpoints for setup or hold (such as to adjust timing to achieve PT slack), 
## specify the endpoints and slack information in a file by using the -setup_timing or -hold_timing options
## For ex, 
##	set_route_opt_target_endpoints -setup_timing $your_setup_timing_file
##	report_qor -summary ;# generate report with adjusted timing before route_opt
##	route_opt
##	report_qor -summary ;# generate report with adjusted timing after route_opt
##	set_route_opt_target_endpoints -reset ;# remove adjusted timing
##	report_qor -summary ;# generate report without adjusted timing after route_opt
##########################################################################################
## Redundant via insertion
##########################################################################################
## For designs with advanced nodes where DRC convergence could be a concern, 
## redundant via insertion is recommended to be done after route_auto/route_opt
## Please refer to settings.route_auto.tcl for relevant settings
if {$REDUNDANT_VIA_INSERTION} {
	add_redundant_vias
}
##########################################################################################
## Reshield after route_opt
##########################################################################################
if {$ROUTE_AUTO_CREATE_SHIELDS != "none" && $ROUTE_OPT_RESHIELD == "after_route_opt"} {
	create_shields ;# without specifying -nets option, all nets with shielding rules will be shielded 
}
##########################################################################################
## Post-route_opt customizations
##########################################################################################
if {[file exists [which $TCL_USER_ROUTE_OPT_POST_SCRIPT]]} {
	puts "RM-info: Sourcing [which $TCL_USER_ROUTE_OPT_POST_SCRIPT]"
	source -echo $TCL_USER_ROUTE_OPT_POST_SCRIPT
} elseif {$TCL_USER_ROUTE_OPT_POST_SCRIPT != ""} {
	puts "RM-error : TCL_USER_ROUTE_OPT_POST_SCRIPT($TCL_USER_ROUTE_OPT_POST_SCRIPT) is invalid. Please correct it."
}
## You can use route_detail to reduce routing DRC further
#	check_routes
#	route_detail -incremental true -initial_drc_from_input true
## Example to resolve short violated nets
## Note that remove and reroute nets could potentially degrade timing QoR.
#	set data [open_drc_error_data -name zroute.err]
#	open_drc_error_data -name zroute.err
#	if { [sizeof_collection [get_drc_errors -quiet -error_data zroute.err -filter "type_name==Short"] ] > 0} {
#		set remove_net ""
#		foreach_in_collection net [get_attribute [get_drc_errors -error_data zroute.err -filter "type_name==Short"] objects] {
#			set net_type [get_attribute $net net_type]
#			if {$net_type=="signal"} {append_to_collection remove_net $net}
#		}
#		remove_routes -detail_route -nets $remove_net
#		route_eco
#	}
##########################################################################################
## connect_pg_net
##########################################################################################
if {$TCL_USER_CONNECT_PG_NET_SCRIPT != ""} {
	if {[file exists [which $TCL_USER_CONNECT_PG_NET_SCRIPT]]} {
		puts "RM-info: Sourcing [which $TCL_USER_CONNECT_PG_NET_SCRIPT]"
		source $TCL_USER_CONNECT_PG_NET_SCRIPT
	} else {
		puts "RM-error: TCL_USER_CONNECT_PG_NET_SCRIPT($TCL_USER_CONNECT_PG_NET_SCRIPT) is invalid. Please correct it."
	}
} else {
	connect_pg_net
}
****************************************
Report : Power/Ground Connection Summary
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:34:38 2019
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 9429/9429
Unconnected nwell pins        9429
Ground net VSS                9429/9429
Unconnected pwell pins        9429
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
## Run check_routes to save updated routing DRC to the block
redirect -tee -file ${REPORTS_DIR}/${REPORT_PREFIX}.check_routes {check_routes}
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MINT5
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 


Start checking for open nets ... 

Total number of nets = 9497, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 9497 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used  155  Alloctr  156  Proc 2628 
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :	 false               
common.post_detail_route_redundant_via_insertion        :	 medium              
common.verbose_level                                    :	 0                   

Printing options for 'route.detail.*'
detail.antenna                                          :	 true                
detail.eco_max_number_of_iterations                     :	 10                  
detail.eco_route_use_soft_spacing_for_timing_optimization:	 true                
detail.force_end_on_preferred_grid                      :	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 8 threads for routing. (ZRT-444)
Checked	1/9 Partitions, Violations =	0
Checked	2/9 Partitions, Violations =	0
Checked	3/9 Partitions, Violations =	0
Checked	4/9 Partitions, Violations =	0
Checked	5/9 Partitions, Violations =	0
Checked	6/9 Partitions, Violations =	0
Checked	7/9 Partitions, Violations =	0
Checked	8/9 Partitions, Violations =	0
Checked	9/9 Partitions, Violations =	0
[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc   57 
[DRC CHECK] Total (MB): Used  183  Alloctr  185  Proc 2686 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    62849 micron
Total Number of Contacts =             77367
Total Number of Wires =                59988
Total Number of PtConns =              6
Total Number of Routed Wires =       59988
Total Routed Wire Length =           62849 micron
Total Number of Routed Contacts =       77367
	Layer               M1 :        270 micron
	Layer            MINT1 :      16536 micron
	Layer            MINT2 :      19531 micron
	Layer            MINT3 :      13581 micron
	Layer            MINT4 :       9265 micron
	Layer            MINT5 :       3666 micron
	Layer            MSMG1 :          0 micron
	Layer            MSMG2 :          0 micron
	Layer            MSMG3 :          0 micron
	Layer            MSMG4 :          0 micron
	Layer            MSMG5 :          0 micron
	Layer              MG1 :          0 micron
	Layer              MG2 :          0 micron
	Via            VINT4_0 :          3
	Via        VINT4_0_1x2 :       1350
	Via   VINT4_0(rot)_2x1 :          9
	Via   VINT4_0(rot)_1x2 :         21
	Via        VINT4_0_2x1 :         90
	Via            VINT3_0 :         34
	Via        VINT3_0_2x1 :       2979
	Via   VINT3_0(rot)_1x2 :          2
	Via   VINT3_0(rot)_2x1 :          4
	Via        VINT3_0_1x2 :        508
	Via            VINT2_0 :        252
	Via        VINT2_0_2x1 :       1604
	Via   VINT2_0(rot)_1x2 :         10
	Via   VINT2_0(rot)_2x1 :         13
	Via        VINT2_0_1x2 :       7275
	Via            VINT1_0 :       2437
	Via        VINT1_0_1x2 :       9037
	Via   VINT1_0(rot)_2x1 :        108
	Via   VINT1_0(rot)_1x2 :        175
	Via        VINT1_0_2x1 :      20011
	Via               V1_0 :       5801
	Via          V1_0(rot) :          1
	Via           V1_0_2x1 :       8901
	Via      V1_0(rot)_1x2 :        119
	Via      V1_0(rot)_2x1 :        214
	Via           V1_0_1x2 :      16409

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 88.98% (68839 / 77367 vias)
 
    Layer V1         = 81.55% (25643  / 31445   vias)
        Weight 1     = 81.55% (25643   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 18.45% (5802    vias)
    Layer VINT1      = 92.33% (29331  / 31768   vias)
        Weight 1     = 92.33% (29331   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.67% (2437    vias)
    Layer VINT2      = 97.25% (8902   / 9154    vias)
        Weight 1     = 97.25% (8902    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.75% (252     vias)
    Layer VINT3      = 99.04% (3493   / 3527    vias)
        Weight 1     = 99.04% (3493    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.96% (34      vias)
    Layer VINT4      = 99.80% (1470   / 1473    vias)
        Weight 1     = 99.80% (1470    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.20% (3       vias)
 
  Total double via conversion rate    = 88.98% (68839 / 77367 vias)
 
    Layer V1         = 81.55% (25643  / 31445   vias)
    Layer VINT1      = 92.33% (29331  / 31768   vias)
    Layer VINT2      = 97.25% (8902   / 9154    vias)
    Layer VINT3      = 99.04% (3493   / 3527    vias)
    Layer VINT4      = 99.80% (1470   / 1473    vias)
 
  The optimized via conversion rate based on total routed via count = 88.98% (68839 / 77367 vias)
 
    Layer V1         = 81.55% (25643  / 31445   vias)
        Weight 1     = 81.55% (25643   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 18.45% (5802    vias)
    Layer VINT1      = 92.33% (29331  / 31768   vias)
        Weight 1     = 92.33% (29331   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.67% (2437    vias)
    Layer VINT2      = 97.25% (8902   / 9154    vias)
        Weight 1     = 97.25% (8902    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.75% (252     vias)
    Layer VINT3      = 99.04% (3493   / 3527    vias)
        Weight 1     = 99.04% (3493    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.96% (34      vias)
    Layer VINT4      = 99.80% (1470   / 1473    vias)
        Weight 1     = 99.80% (1470    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.20% (3       vias)
 


Verify Summary:

Total number of nets = 9497, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


## Save block
save_block
Information: Saving block 'CORTEXM0DS:CORTEXM0DS/route_opt.design'
1
##########################################################################################
## Create abstract and frame
##########################################################################################
## Enabled for hierarchical designs; for bottom and intermediate levels of physical hierarchy
if {$DESIGN_STYLE == "hier"} {
	if {$USE_ABSTRACTS_FOR_POWER_ANALYSIS == "true"} {
		set_app_options -name abstract.annotate_power -value true
	}
	if { $PHYSICAL_HIERARCHY_LEVEL == "bottom" } {
		create_abstract -read_only
                create_frame -block_all true
                derive_hier_antenna_property -design ${DESIGN_NAME}/${ROUTE_OPT_BLOCK_NAME}

	} elseif { $PHYSICAL_HIERARCHY_LEVEL == "intermediate"} {
		if { $ABSTRACT_TYPE_FOR_MPH_BLOCKS == "nested"} {
			## Create nested abstract for the intermediate level of physical hierarchy
			create_abstract -read_only
		} elseif { $ABSTRACT_TYPE_FOR_MPH_BLOCKS == "flattened"} {
			## Create flattened abstract for the intermediate level of physical hierarchy
			create_abstract -read_only -preserve_block_instances false
		}
                create_frame -block_all true
                derive_hier_antenna_property -design ${DESIGN_NAME}/${ROUTE_OPT_BLOCK_NAME}
	}
}
##########################################################################################
## Report and output
##########################################################################################
if {$REPORT_QOR} {source report_qor.tcl}
RM-info: Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/report_qor.tcl

RM-info: Reporting clock tree information and QoR ...

 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
Warning: The scenario mode_norm.fast.RCmin has max transition DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
Warning: The scenario mode_norm.fast.RCmin has max capacitance DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
****************************************
Report : clock qor
        -type summary
        -nosplit
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:34:41 2019
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

===========================================================
==== Summary Reporting for Corner mode_norm.fast.RCmin ====
===========================================================

========================================== Summary Table for Corner mode_norm.fast.RCmin ===========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.fast.RCmin, Scenario: mode_norm.fast.RCmin
HCLK                                    M,D       841     19      264     90.14    120.23      0.00      0.00         0         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        841     19      264     90.14    120.23      0.00      0.00         0         0


Warning: The scenario mode_norm.fast.RCmin_bc has max transition DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
Warning: The scenario mode_norm.fast.RCmin_bc has max capacitance DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
==============================================================
==== Summary Reporting for Corner mode_norm.fast.RCmin_bc ====
==============================================================

========================================= Summary Table for Corner mode_norm.fast.RCmin_bc =========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.fast.RCmin_bc, Scenario: mode_norm.fast.RCmin_bc
HCLK                                    M,D       841     19      264     90.14    120.23     74.39     35.00         0         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        841     19      264     90.14    120.23     74.39     35.00         0         0


===========================================================
==== Summary Reporting for Corner mode_norm.slow.RCmax ====
===========================================================

========================================== Summary Table for Corner mode_norm.slow.RCmax ===========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.slow.RCmax, Scenario: mode_norm.slow.RCmax
HCLK                                    M,D       841     19      264     90.14    120.23     78.12     37.06         5         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        841     19      264     90.14    120.23     78.12     37.06         5         0


================================================================
==== Summary Reporting for Corner mode_norm.worst_low.RCmax ====
================================================================

======================================== Summary Table for Corner mode_norm.worst_low.RCmax ========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.worst_low.RCmax, Scenario: mode_norm.worst_low.RCmax
HCLK                                    M,D       841     19      264     90.14    120.23     97.20     46.67         7         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        841     19      264     90.14    120.23     97.20     46.67         7         0


1
Dispatching command : 'report_clock_qor -type latency -show_paths -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.latency
Dispatching command : 'report_clock_qor -type area -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.cell_area
Dispatching command : 'report_clock_qor -type structure -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.structure
Dispatching command : 'report_clock_qor -type drc_violators -all -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.drc_violators
Dispatching command : 'report_clock_timing -type summary -nosplit -scenarios [get_scenarios]' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_timing
Waiting for all dispatched commands to complete ...
Done.

All command runs are done. Below is the status.

Completed 'report_clock_qor -type latency -show_paths -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.latency'

Completed 'report_clock_qor -type area -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.cell_area'

Completed 'report_clock_qor -type structure -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.structure'

Completed 'report_clock_qor -type drc_violators -all -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.drc_violators'

Completed 'report_clock_timing -type summary -nosplit -scenarios [get_scenarios]' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_timing'

RM-info: Running report_clock_qor -type power ...

RM-info: Reporting timing constraints ...

Dispatching command : 'report_mode -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_mode
Dispatching command : 'report_pvt -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_pvt
Waiting for all dispatched commands to complete ...
Done.

All command runs are done. Below is the status.

Completed 'report_mode -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_mode'

Completed 'report_pvt -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_pvt'

RM-info: Reporting timing and QoR ...

****************************************
Report : qor
        -summary
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:34:50 2019
****************************************
Information: Timer using 'PrimeTime Delay Calculation, SI, Timing Window Analysis, AWP, CRPR'. (TIM-050)

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
mode_norm.slow.RCmax (Setup)          10.06           0.00              0
mode_norm.worst_low.RCmax (Setup)           0.63           0.00              0
Design             (Setup)             0.63           0.00              0

mode_norm.fast.RCmin_bc (Hold)          -6.58          -8.81             32
Design             (Hold)             -6.58          -8.81             32
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                           3477.95
Cell Area (netlist and physical only):         3477.95
Nets with DRC Violations:       10
1
Information: Timer using 'PrimeTime Delay Calculation, SI, Timing Window Analysis, AWP, CRPR'. (TIM-050)
****************************************
Report : global timing
        -format { narrow }
        -report_by design
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:34:51 2019
****************************************

No setup violations found.


Hold violations
--------------------------------------------------------------
          Total   reg->reg    in->reg   reg->out    in->out
--------------------------------------------------------------
WNS       -6.58      -6.58       0.00       0.00       0.00
TNS       -8.81      -8.81       0.00       0.00       0.00
NUM          32         32          0          0          0
--------------------------------------------------------------

1
RM-info: Analyzing design violations ...


****************************************
Report : Violation analysis
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:34:51 2019
****************************************

START_CMD: analyze_design_violations CPU:    491 s ( 0.14 hr) ELAPSE:    121 s ( 0.03 hr) MEM-PEAK:  1391 Mb Thu Sep 26 23:34:51 2019
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (76480 76800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Design utilization is 0.600115

  Start analyzing SETUP violations.

    No setup violation was found. 

END_CMD: analyze_design_violations CPU:    491 s ( 0.14 hr) ELAPSE:    121 s ( 0.03 hr) MEM-PEAK:  1391 Mb Thu Sep 26 23:34:51 2019

****************************************
Report : Violation analysis
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:34:51 2019
****************************************

START_CMD: analyze_design_violations CPU:    491 s ( 0.14 hr) ELAPSE:    121 s ( 0.03 hr) MEM-PEAK:  1391 Mb Thu Sep 26 23:34:51 2019
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (76480 76800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Design utilization is 0.600115

  Start analyzing HOLD violations.

  Detect 32 violating paths.
      Worst: -6.580      Total: -8.815      Average: -0.275
  0 violating paths are categorized.
      Worst: 0.000      Total: 0.000      Average: 0.000
  32 violating paths are uncategorized.
      Worst: -6.580      Total: -8.815      Average: -0.275

  ****** Hold timing categories ******
  category                                                      Count      Worst      Total   Percentage
  -----------------                                            -------    -------    -------    ----- 
  * category  H1: Large clock skew(LCS)                              0
  * category  H2: Large clock uncertainty(LCU)                       0
  * category  H3: Large hold time of end point(LLH)                  0
  * category  H4: Large external output delay(LOD)                   0
  * category  H5: Delay setting is illegal(ID)                       0
  * category  H6: Conflict with setup at endpoint(CSE)               0
  * category  H7: Small violations(SM)                              31     -0.419     -2.235   25.36%
  * category  H8: Remaining violating paths(OT)                      1     -6.580     -6.580   74.64%

  ****** Remaining violations distributed by slack ******
  -0.100 >= slack > -~                                               1     -6.580     -6.580   74.64%

  Top 10 violations:
  # 1:EP-u_logic_C4b3z4_reg/D, -6.580,(OT)
  # 2:EP-u_logic_Ztc3z4_reg/D, -0.419,(SM)
  # 3:EP-u_logic_Bqf3z4_reg/SI, -0.366,(SM)
  # 4:EP-u_logic_V1l2z4_reg/D, -0.192,(SM)
  # 5:EP-u_logic_W3f3z4_reg/D, -0.139,(SM)
  # 6:EP-u_logic_M743z4_reg/SI, -0.084,(SM)
  # 7:EP-u_logic_Td33z4_reg/SI, -0.082,(SM)
  # 8:EP-u_logic_Gf63z4_reg/SI, -0.079,(SM)
  # 9:EP-u_logic_Yr13z4_reg/SI, -0.077,(SM)
  #10:EP-u_logic_Xx93z4_reg/D, -0.075,(SM)

  Please find detailed analysis in ./rpts_icc2/route_opt.analyze_design_violations.hold.txt.

END_CMD: analyze_design_violations CPU:    491 s ( 0.14 hr) ELAPSE:    122 s ( 0.03 hr) MEM-PEAK:  1391 Mb Thu Sep 26 23:34:51 2019
****************************************
Report : check_mv_design
        -erc_mode
        -voltage_threshold 0
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:34:51 2019
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 0 warning(s) from check_mv_design. (MV-082)
1
****************************************
Report : check_mv_design
        -power_connectivity
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:34:51 2019
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- PG net rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Power connectivity rule ----------
Warning: PG pin 'u_logic_J6i2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_J6i2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Zei2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Zei2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Gji2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Gji2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Tki2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Tki2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Idk2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Idk2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Wbk2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Wbk2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Tdp2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Tdp2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_K3l2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_K3l2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Hzj2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Hzj2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_A4t2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_A4t2z4_reg/VNW' is unconnected. (MV-005)
Information: Message 'MV-005' limit (20) exceeded. Remainder will be suppressed. The limit can be changed with '-max_message_count' option. (MV-079)
Information: Total 18858 MV-005 violations. (MV-080)

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 18858 warning(s) from check_mv_design. (MV-082)
1
****************************************
Report : check_mv_design
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:34:51 2019
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 0 warning(s) from check_mv_design. (MV-082)
1
Loading cell instances...
Number of Standard Cells: 9429
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 94
Number of VDD Vias: 8667
Number of VDD Terminals: 76
Number of VSS Wires: 89
Number of VSS Vias: 8417
Number of VSS Terminals: 76
**************Verify net VDD connectivity*****************
  Number of floating wires: 13
  Number of floating vias: 0
  Number of floating std cells: 2503
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
**************Verify net VSS connectivity*****************
  Number of floating wires: 14
  Number of floating vias: 0
  Number of floating std cells: 2585
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
{PATH_3_88 PATH_3_90 PATH_3_93 PATH_3_95 PATH_3_64 PATH_3_67 PATH_3_75 PATH_3_77 PATH_3_80 PATH_3_22 PATH_3_23 PATH_3_25 PATH_3_28 PATH_3_35 PATH_3_36 PATH_3_38 PATH_3_41 PATH_3_48 PATH_3_49 PATH_3_51 PATH_3_54 PATH_3_62 PATH_3_2 PATH_3_9 PATH_3_10 PATH_3_12 PATH_3_15}
RM-info: Running report_power ...

RM-info: Reporting design information ...

****************************************
Report : report_utilization
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:34:53 2019
****************************************
Utilization Ratio:			0.6001
Utilization options:
 - Area calculation based on:		site_row of block CORTEXM0DS/route_opt
 - Categories of objects excluded:	hard_macros macro_keepouts soft_macros io_cells hard_blockages 
Total Area:				5795.4632
Total Capacity Area:			5795.4632
Total Area of cells:			3477.9464
Area of excluded objects:
 - hard_macros         :		0.0000
 - macro_keepouts      :		0.0000
 - soft_macros         :		0.0000
 - io_cells            :		0.0000
 - hard_blockages      :		0.0000

Utilization of site-rows with:
 - Site 'unit':				0.6001

0.6001
RM-info: Checking design issues ...

RM-info: Reporting units ...

RM-info: Reporting non-default app option settings ...

RM-info: Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/report_qor.tcl

print_message_info -ids * -summary

Id             Severity         Limit    Occurrences   Suppressed
--------------------------------------------------------------------
CTS-038         Warning             0              2            0
CTS-101     Information             0              3            0
CTS-103     Information             0              3            0
CTS-107     Information             0              3            0
FILE-007    Information             0              2            0
LGL-050         Warning             0             24            0
LNK-040     Information             0              1            0
MV-005          Warning             0             20            0
MV-079      Information             0              1            0
MV-080      Information             0              1            0
MV-082      Information             0              3            0
NDM-099     Information             0              3            0
NEX-022     Information             0              4            0
NEX-024     Information             0              7            0
NEX-028     Information             0              4            0
NEX-029     Information             0              4            0
POW-005     Information            10              1            0
POW-009         Warning            10              4            0
POW-024     Information            10              2            0
POW-052     Information            10              2            0
TIM-050     Information             0              5            0
TIM-111     Information             0              4            0
TIM-112     Information             0              4            0
TIM-119     Information             0              3            0
TIM-120     Information             0              3            0
TIM-123     Information             0              3            0
TIM-124     Information             0              1            0
TIM-125     Information             0              7            0
TIM-126     Information             0              3            0
TIM-127     Information             0              3            0
TIM-201     Information             0              4            0
TIM-207         Warning             0              1            0
UIC-058         Warning             0              9            0
ZRT-309         Warning             0              1            0
ZRT-444     Information             0             13            0
ZRT-559     Information             0              3            0
ZRT-574     Information             0              3            0
ZRT-586         Warning             0              2            0
ZRT-613     Information             0             15            0
ZRT-647         Warning             0              2            0

Diagnostics summary: 65 warnings, 118 informationals
echo [date] > route_opt 
exit
Maximum memory usage for this session: 1391.51 MB
CPU usage for this session:    483 seconds (  0.13 hours)
Elapsed time for this session:    123 seconds (  0.03 hours)
Thank you for using IC Compiler II.
icc2_shell  -f ./rm_icc2_pnr_scripts/chip_finish.tcl | tee -i logs_icc2/chip_finish.log



                              IC Compiler II (TM)

             Version P-2019.03-SP1 for linux64 - Apr 25, 2019 -SLE

                    Copyright (c) 1988 - 2019 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

##########################################################################################
# Tool: IC Compiler II
# Script: chip_finish.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
source -echo ./rm_setup/icc2_pnr_setup.tcl 
puts "RM-info : Running script [info script]\n"
RM-info : Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_setup/icc2_pnr_setup.tcl

##########################################################################################
# Tool: IC Compiler II
# Script: icc2_pnr_setup.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
source -echo ./rm_setup/icc2_common_setup.tcl 
puts "RM-info : Running script [info script]\n"
RM-info : Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_setup/icc2_common_setup.tcl

set TECH_HOME "/afs/eos.ncsu.edu/lockers/research/ece/wdavis/tech"
set DCRM_RESULTS_DIR "../dcrm/results"
##########################################################################################
# Tool: IC Compiler II
# Script: icc2_common_setup.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
##########################################################################################
## Required variables
## These variables must be correctly filled in for the flow to run properly
##########################################################################################
set DESIGN_NAME 		"CORTEXM0DS" ;# Required; name of the design to be worked on; also used as the block name when scripts save or copy a block
set LIBRARY_SUFFIX		"" ;# Suffix for the design library name ; default is unspecified   
set DESIGN_LIBRARY 		"${DESIGN_NAME}${LIBRARY_SUFFIX}" ;# Name of the design library; default is ${DESIGN_NAME}${LIBRARY_SUFFIX}
set REFERENCE_LIBRARY 		"${TECH_HOME}/ece720/Nangate_15nm_OCL_ICC2_LibPrep_v2014_06/icc2_cell_lib/NanGate_15nm_OCL.ndm"	;# Required; a list of reference libraries for the design library.
;#	for library configuration flow (LIBRARY_CONFIGURATION_FLOW set to true below): 
;#		- specify the list of physical source files to be used for library configuration during create_lib
;# 	for hierarchical designs using bottom-up flows: include subblock design libraries in the list;
;# 	for hierarchical designs using ETMs: include the ETM library in the list.
;# 		- If unpack_rm_dirs.pl is used to create dir structures for hierarchical designs, 
;#		  in order to transition between hierarchical DP and hierarchical PNR flows properly, 
;#		  absolute paths are a requirement.
set COMPRESS_LIBS               "false" ;# Save libs as compressed NDM; only used in DP.
set VERILOG_NETLIST_FILES	"${DCRM_RESULTS_DIR}/${DESIGN_NAME}.mapped.v"	;# Verilog netlist files;
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
set UPF_FILE 			""	;# A UPF file
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
;#          for hierarchical designs using ETMs, load the block upf file
;#          for each sub-block linked to ETM, include the following line in the UPF_FILE 
;#              load_upf block.upf -scope block_instance_name
set UPF_SUPPLEMENTAL_FILE	""      ;# The supplemental UPF file. Only needed if you are running golden UPF flow, in which case, you need both UPF_FILE and this.
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
;#	    If UPF_SUPPLEMENTAL_FILE is specified, scripts assume golden UPF flow. load_upf and save_upf commands will be different.	
set TCL_PARASITIC_SETUP_FILE	""	;# Specify a Tcl script to read in your TLU+ files by using the read_parasitic_tech command;
;# refer to the example in templates/init_design.read_parasitic_tech_example.tcl 
set TCL_MCMM_SETUP_FILE		"${DCRM_RESULTS_DIR}/ICC2_files/${DESIGN_NAME}.MCMM/top.tcl"	;# Specify a Tcl script to create your corners, modes, scenarios and load respective constraints;
;# two examples are provided in templates/: 
;# init_design.mcmm_example.explicit.tcl: provide mode, corner, and scenario constraints; create modes, corners, 
;# and scenarios; source mode, corner, and scenario constraints, respectively 
;# init_design.mcmm_example.auto_expanded.tcl: provide constraints for the scenarios; create modes, corners, 
;# and scenarios; source scenario constraints which are then expanded to associated modes and corners
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
set TECH_FILE 			"${TECH_HOME}/ece720/Nangate_15nm_OCL_Milkyway_v2014_06/FreePDK15.tf" 	;# A technology file; TECH_FILE and TECH_LIB are mutually exclusive ways to specify technology information; 
;# TECH_FILE is recommended, although TECH_LIB is also supported in ICC2 RM. 
set TECH_LIB			""	;# Specify the reference library to be used as a dedicated technology library;
;# as a best practice, please list it as the first library in the REFERENCE_LIBRARY list 
set TECH_LIB_INCLUDES_TECH_SETUP_INFO true 
;# Indicate whether TECH_LIB contains technology setup information such as routing layer direction, offset, 
;# site default, and site symmetry, etc. TECH_LIB may contain this information if loaded during library prep.
;# true|false; this variable is associated with TECH_LIB. 
set TCL_TECH_SETUP_FILE		"init_design.tech_setup.tcl"
;# Specify a TCL script for setting routing layer direction, offset, site default, and site symmetry list, etc.
;# init_design.tech_setup.tcl is the default. Use it as a template or provide your own script.
;# This script will only get sourced if the following conditions are met: 
;# (1) TECH_FILE is specified (2) TECH_LIB is specified && TECH_LIB_INCLUDES_TECH_SETUP_INFO is false 
set ROUTING_LAYER_DIRECTION_OFFSET_LIST "   {M1 vertical 0.0}   {MINT1 horizontal 0.0}   {MINT2 vertical 0.0}   {MINT3 horizontal 0.0}   {MINT4 vertical 0.0}   {MINT5 horizontal 0.0}   {MSMG1 vertical 0.0}   {MSMG2 horizontal 0.0}   {MSMG3 vertical 0.0}   {MSMG4 horizontal 0.0}   {MSMG5 vertical 0.0}   {MG1 horizontal 0.0}   {MG2 vertical 0.0} "
;# Specify the routing layers as well as their direction and offset in a list of space delimited pairs;
;# This variable should be defined for all metal routing layers in technology file;
;# Syntax is "{metal_layer_1 direction offset} {metal_layer_2 direction offset} ...";
;# It is required to at least specify metal layers and directions. Offsets are optional. 
;# Example1 is with offsets specified: "{M1 vertical 0.2} {M2 horizontal 0.0} {M3 vertical 0.2}"
;# Example2 is without offsets specified: "{M1 vertical} {M2 horizontal} {M3 vertical}"
##########################################################################################
## Optional variables
## Specify these variables if the corresponding functions are desired 
##########################################################################################
set DESIGN_LIBRARY_SCALE_FACTOR	"1000"	;# Specify the length precision for the library. Length precision for the design
;# library and its ref libraries must be identical. Tool default is 10000, which
;# implies one unit is one Angstrom or 0.1nm.
set UPF_UPDATE_SUPPLY_SET_FILE	""	;# A UPF file to resolve UPF supply sets
set DEF_FLOORPLAN_FILES		""	;# DEF files which contain the floorplan information;
;# 	for DP: not required
;# 	for PNR: required if INIT_DESIGN_INPUT = ASCII in icc2_pnr_setup.tcl and neither TCL_FLOORPLAN_FILE or 
;#		 initialize_floorplan is used; DEF_FLOORPLAN_FILES and TCL_FLOORPLAN_FILE are mutually exclusive;
;# 	         not required if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM
set DEF_SCAN_FILE		"${DCRM_RESULTS_DIR}/${DESIGN_NAME}.mapped.scandef"	;# A scan DEF file for scan chain information;
;# 	for PNR: not required if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM, as SCANDEF is expected to be loaded already
set DEF_SITE_NAME_PAIRS		{}	;# A list of site name pairs for read_def -convert; 
;# specify site name pairs with from_site first followed by to_site;
;# Example: set DEF_SITE_NAME_PAIRS {{from_site_1 to_site_1} {from_site_2 to_site_2}} 	
set SITE_DEFAULT		""	;# Specify the default site name if there are multiple site defs in the technology file;
;# this is to be used by initialize_floorplan command; example: set SITE_DEFAULT "unit";
;# this is applied in the init_design.tech_setup.tcl script 
set SITE_SYMMETRY_LIST	""		;# Specify a list of site def and its symmetry value;
;# this is to be used by read_def or initialize_floorplan command to control the site symmetry;
;# example: set SITE_SYMMETRY_LIST "{unit Y} {unit1 Y}"; this is applied in the init_design.tech_setup.tcl script 
set MIN_ROUTING_LAYER		"M1"	;# Min routing layer name; normally should be specified; otherwise tool can use all metal layers
set MAX_ROUTING_LAYER		"MINT5"	;# Max routing layer name; normally should be specified; otherwise tool can use all metal layers
set LIBRARY_CONFIGURATION_FLOW	false	;# Set it to true enables library configuration flow which calls the library manager under the hood to generate .nlibs, 
;# save them to disk, and automatically link them to the design.
;# Requires LINK_LIBRARY to be specified with .db files and REFERENCE_LIBRARY to be specified with physical
;# source files for the library configuration flow. Also search_path (in icc2_pnr_setup.tcl) should include paths 
;# to these .db and physical source files.
set LINK_LIBRARY		""	;# Specify .db files;
;# 	for running VC-LP (vc_lp.tcl) and Formality (fm.tcl): required
;# 	for ICC-II without LIBRARY_CONFIGURATION_FLOW enabled: not required
;#	for ICC-II with LIBRARY_CONFIGURATION_FLOW enabled: required; 
;#      	- the .db files specified will be used for the library configuration under the hood during create_lib 
##########################################################################################
## Variables related to flow controls of flat PNR, hierarchical PNR and transition with DP
##########################################################################################
set DESIGN_STYLE		"flat"	;# Specify the design style; flat|hier; default is flat; 
;# specify flat for a totally flat flow (flat PNR for short) and 
;# specify hier for a hierarchical flow (hier PNR for short);
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR: this should set to flat (default)
;#	for DP: not used 
set PHYSICAL_HIERARCHY_LEVEL	"" 	;# Specify the current level of hierarchy for the hierarchical PNR flow; top|intermediate|bottom;
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR and for DP: not used.
set RELEASE_DIR_DP		"" 	;# Specify the release directory of DP RM; 
;# this is where init_design.tcl of PNR flow gets DP RM released libraries;
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR: required if INIT_DESIGN_INPUT = DP_RM_NDM, as init_design.tcl needs to know where DP RM libraries are
;#	for DP: not used 
set RELEASE_LABEL_NAME_DP 	"for_pnr"	
;# Specify the label name of the block in the DP RM released library;
;# this is the label name which init_design.tcl of PNR flow will open. 
set RELEASE_DIR_PNR		"" 	;# Specify the release directory of PNR RM; 
;# this is where the init_design.tcl of hierarchical PNR flow gets the sub-block libraries;	
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR and for DP: not used.
##########################################################################################
## Variables related to REDHAWK ANALYSIS FUSION
##########################################################################################
set REDHAWK_SEARCH_PATH		"" 	;# Required. Search path to the NDM, reference libraries, and etc.
puts "RM-info : Completed script [info script]\n"
RM-info : Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_setup/icc2_common_setup.tcl

########################################################################################## 
## Variables for init_design inputs (used by init_design.tcl)
##########################################################################################
set INIT_DESIGN_INPUT 		"ASCII"	;# Specify one of the 3 options: ASCII | DC_ASCII | DP_RM_NDM; default is ASCII.
;# 1.ASCII: assumes all design input files are ASCII and will read them in individually.
;# 2.DC_ASCII: for design transfer from DC using the write_icc2_files command;
;#   sources ${DCRM_RESULTS_DIR}/${DCRM_FINAL_DESIGN_ICC2}/${DESIGN_NAME}.icc2_script.tcl;
;#   you can change the default of DC_RESULTS_DIR and DCRM_FINAL_DESIGN_ICC2 below;
;#   commonly used in combination with SPG flow (set PLACE_OPT_SPG_FLOW true below)  
;# 3.DP_RM_NDM: if ICC2-DP-RM is completed, you can take its NDM outputs and skip the design creation steps;
;#   for PNR flat (DESIGN_STYLE set to flat), script copies the design library from ICC2-DP-RM release 
;#   area (specified by RELEASE_DIR_DP) and opens design;    
;#   for PNR hier flow (DESIGN_STYLE set to hier), script will either copy design library 
;#   from ICC2-DP-RM release area or in addition to that, copy design library of the child blocks from PNR
;#   release area (specified by RELEASE_DIR_PNR), and then open design.
#set DCRM_RESULTS_DIR  		"./results" ;# used by DC_ASCII to specify DC-RM output directory. Default is results.   
;# (Rhett Davis) Moved this variable to icc2_common_setup.tcl for use with DP flow
set DCRM_FINAL_DESIGN_ICC2 	"ICC2_files" ;# output directory name generated by DC-RM's write_icc2_files command;
;# only valid if you specify DC_ASCII for INIT_DESIGN_INPUT;
;# The directory contains verilog, floorplan, scenario settings, and constraints from DC
;# in a format that IC Compiler II can source.    
set POCV_CORNER_FILE_MAPPING_LIST 	"" ;# a list of corner and its associated POCV file in pairs, as POCV is corner dependant;
;# same corner can have multiple corresponding files;
;# example: set POCV_CORNER_FILE_MAPPING_LIST "{corner1 file1a} {corner1 file1b} {corner2 file2}";
;# in the example, file1a and file1b will be loaded for corner1, file2 will be loaded for corner2.
;# Note: POCV_CORNER_FILE_MAPPING_LIST will take precedence if AOCV_CORNER_TABLE_MAPPING_LIST is also specified
set AOCV_CORNER_TABLE_MAPPING_LIST 	"" ;# a list of corner and its associated AOCV table in pairs, as AOCV is corner dependant;
;# same corner can have multiple corresponding tables;
;# example: set AOCV_CORNER_TABLE_MAPPING_LIST "{corner1 table1a} {corner1 table1b} {corner2 table2}";
;# in the example, table1a and table1b will be loaded for corner1, table2 will be loaded for corner2.
set TCL_PAD_CONSTRAINTS_FILE		"" ;# a Tcl script for your pad constraint commands used by place_io of 
;# templates/init_design.flat_design_planning_example.tcl sourced by init_design.tcl
set TCL_MV_SETUP_FILE			"" ;# a Tcl script placeholder for your MV setup commands,such as create_voltage_area, 
;# placement bound, power switch creation and level shifter insertion, etc;
;# refer to templates/init_design.power_switch_example.tcl for sample commands   
set TCL_PG_CREATION_FILE		"" ;# a Tcl script placeholder for your power ground network creation commands,
;# such as create_pg*, set_pg_strategy, compile_pg, etc;
set TCL_FLOORPLAN_FILE			"rm_setup/floorplan.tcl" ;# Tcl floorplan file written by the write_floorplan command; for example, floorplan/floorplan.tcl;
;# TCL_FLOORPLAN_FILE and DEF_FLOORPLAN_FILES are mutually exclusive; please specify only one of them;
;# Not effective if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM.
;# The write_floorplan command writes a floorplan.tcl Tcl script and a floorplan.def DEF file;
;# reading floorplan.tcl alone can restore the entire floorplan - refer to write_floorplan man for more details  
set TCL_ADDITIONAL_FLOORPLAN_FILE 	"" ;# a supplementary Tcl constraint file; sourced after DEF_FLOORPLAN_FILE or TCL_FLOORPLAN_FILE is read, 
;# or initialize_floorplan is done; can be used to cover additional floorplan constructs, 
;# such as bounds, pin guides, or route guides, etc; not valid if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM.
set TCL_USER_INIT_DESIGN_POST_SCRIPT ""	;# An optional Tcl file to be sourced at the very end of init_design.tcl before save_block.
########################################################################################## 
## Variables for constraints or settings that impact multiple steps (used across flow)
##########################################################################################
set TCL_PLACEMENT_SPACING_LABEL_RULE_FILE "" ;# A file to specify your placement spacing labels and rules.
;# Example : set_placement_spacing_label -name X -side both -lib_cells [get_lib_cells -of [get_cells]]
;# Example : set_placement_spacing_rule -labels {X SNPS_BOUNDARY} {0 1}
set SAIF_FILE				"" ;# Specify a SAIF file for accurate power computation for features such as
;# total power (opt.power.mode set to total) and enhanced low power placement (place.coarse.enhanced_low_power_effort).
;# sourced at the beginning of place_opt.tcl
set SAIF_FILE_POWER_SCENARIO		"" ;# SAIF_FILE related; specify a power scenario where the SAIF is to be applied
set SAIF_FILE_SOURCE_INSTANCE		"" ;# SAIF_FILE related; name of the instance of the current design as it appears in SAIF file.
set SAIF_FILE_TARGET_INSTANCE		"" ;# SAIF_FILE related; name of the target instance on which activity is to be annotated.
set OPTIMIZATION_FREEZE_PORT_LIST 	"" ;# List of cells (for ex, clock gen modules, or customized logics that should not be touched) to which freeze_clock_ports 
;# and freeze_data_ports attribute will be set to prevent optimization from modifying their port signature; 
;# especially useful if you do formal verification by modules. 
;# Sets opt.dft.hier_preservation to true and runs set_freeze_port -all on the specified cells.
set TCL_USER_CONNECT_PG_NET_SCRIPT ""	;# An optional Tcl file for customized connect_pg_net command and options, such as for bias pins of cells added by opto;
;# sourced by all the main scripts prior to the save_block command
# ---------------------------------
# Lib cell purpose restrictions
# ---------------------------------
set TCL_LIB_CELL_PURPOSE_FILE 		"set_lib_cell_purpose.tcl" ;# A Tcl file which applies lib cell purpose related restrictions;
;# You can specify it with your own customized script	
;# RM default is set_lib_cell_purpose.tcl which includes the following restrictions, each controlled by
;# an individual variable : dont use cells (TCL_LIB_CELL_DONT_USE_FILE), tie cells (TIE_LIB_CELL_PATTERN_LIST), 
;# hold fixing (HOLD_FIX_LIB_CELL_PATTERN_LIST), CTS (CTS_LIB_CELL_PATTERN_LIST) and CTS-exclusive cells (CTS_ONLY_LIB_CELL_PATTERN_LIST). 
## The following 5 *_LIB_CELL_* variables are only applicable if set_lib_cell_purpose.tcl is used for lib cell purpose restrictions.
#  If you do not plan to use set_lib_cell_purpose.tcl, specify TCL_LIB_CELL_PURPOSE_FILE with your own file and you don't have to specify the following variables.
set TCL_LIB_CELL_DONT_USE_FILE 		"" ;# A Tcl file for customized don't use ("set_lib_cell_purpose -exclude <purpose>" commands).
;# The file is to be sourced in set_lib_cell_purpose.tcl, which is the default script for handling lib cell 
;# purpose restrictions specified by the variable TCL_LIB_CELL_PURPOSE_FILE above.
;# It only takes effect if TCL_LIB_CELL_PURPOSE_FILE is set to the default value set_lib_cell_purpose.tcl
set TIE_LIB_CELL_PATTERN_LIST 		"" ;# A list of TIE lib cell patterns to be included for optimization;
;# Example : set TIE_LIB_CELL_PATTERN_LIST "*/TIE* */ttt*"
set HOLD_FIX_LIB_CELL_PATTERN_LIST 	"" ;# A list of hold time fixing lib cell patterns to be included only for hold
set CTS_LIB_CELL_PATTERN_LIST 		"" ;# List of CTS lib cell patterns to be used by CTS; 
;# please include repeaters, always-on repeaters (for MV-CTS), 
;# and gates (for sizing pre-existing gates)/always-on buffers;
;# Please also include flops as CCD can size flops to improve timing.
;# example : set CTS_LIB_CELL_PATTERN_LIST "*/NBUF* */AOBUF* */AOINV* */SDFF*"
set CTS_ONLY_LIB_CELL_PATTERN_LIST 	"" ;# List of CTS lib cell patterns to be used by CTS "exclusively", such as clock specific
;# buffers and inverters. Please be aware that these cells will be applied with only cts 
;# purpose and nothing else. If you want to use these lib cells for other purposes, 
;# such as optimization and hold, specify them in CTS_LIB_CELL_PATTERN_LIST instead
# ---------------------------------
# Clock NDR
# ---------------------------------
set TCL_CTS_NDR_RULE_FILE 		"cts_ndr.tcl" ;# Specify a script for clock NDR creation and association, to be sourced at place_opt
;# By default the variable is set to cts_ndr.tcl, which is an RM provided example.
;# Important: to use the example script, you must also specify CTS_NDR_RULE_NAME, CTS_INTERNAL_NDR_RULE_NAME,
;# or CTS_LEAF_NDR_RULE_NAME (see below for details), otherwise the script won't do anything.
## Note: the CTS_*NDR* variables below are only applicable if TCL_CTS_NDR_RULE_FILE is set to the RM provided example script. 
## If you specify your own script for TCL_CTS_NDR_RULE_FILE, variables below will not be used.
## For root clock nets
set CTS_NDR_RULE_NAME			"" ;# Specify a clock NDR rule for root nets;
;# required for the example script to work on the root and internal nets.
;# Below are the 3 predefined rules supported:  
;# rm_2w2s : double width double spacing 
;# rm_2w2s_shield_default : double width double spacing + shielding with default width and spacing
;# rm_2w2s_shield_list : double width double spacing + shielding with customized per layer width and spacing
set CTS_NDR_SHIELDING_LAYER_WIDTH_LIST 	"" ;# A list of layer_name shield_width ,for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_NDR_RULE_NAME.
set CTS_NDR_SHIELDING_LAYER_SPACING_LIST "" ;# A list of layer_name shield_spacing, for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_NDR_RULE_NAME.
set CTS_NDR_MIN_ROUTING_LAYER		"" ;# Min routing layer for set_clock_routing_rules to which CTS_NDR_RULE_NAME is applied. 
set CTS_NDR_MAX_ROUTING_LAYER		"" ;# Max routing layer for set_clock_routing_rules to which CTS_NDR_RULE_NAME is applied.
## For internal clock nets (by default same values as with the root clock nets)
set CTS_INTERNAL_NDR_RULE_NAME		"$CTS_NDR_RULE_NAME" ;# Specify a clock NDR rule for internal nets; default is same as CTS_NDR_RULE_NAME;
;# required for the example script to work on the internal nets.
;# Below are the 3 predefined rules supported:  
;# rm_2w2s : double width double spacing 
;# rm_2w2s_shield_default : double width double spacing + shielding with default width and spacing
;# rm_2w2s_shield_list : double width double spacing + shielding with customized per layer width and spacing
set CTS_INTERNAL_NDR_SHIELDING_LAYER_WIDTH_LIST "$CTS_NDR_SHIELDING_LAYER_WIDTH_LIST" ;# A list of layer_name shield_width ,for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_INTERNAL_NDR_RULE_NAME.
set CTS_INTERNAL_NDR_SHIELDING_LAYER_SPACING_LIST "$CTS_NDR_SHIELDING_LAYER_SPACING_LIST" ;# A list of layer_name shield_spacing, for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_INTERNAL_NDR_RULE_NAME.
set CTS_INTERNAL_NDR_MIN_ROUTING_LAYER "$CTS_NDR_MIN_ROUTING_LAYER" ;# Min routing layer for set_clock_routing_rules to which CTS_INTERNAL_NDR_RULE_NAME is applied. 
set CTS_INTERNAL_NDR_MAX_ROUTING_LAYER "$CTS_NDR_MAX_ROUTING_LAYER" ;# Max routing layer for set_clock_routing_rules to which CTS_INTERNAL_NDR_RULE_NAME is applied.
## For leaf clock nets
set CTS_LEAF_NDR_RULE_NAME 		"" ;# Specify rm_leaf as the predefined rule for the example script to prepare a default rule for leaf nets
set CTS_LEAF_NDR_MIN_ROUTING_LAYER 	$CTS_NDR_MIN_ROUTING_LAYER ;# Min routing layer for set_clock_routing_rules to which rm_leaf is applied.
set CTS_LEAF_NDR_MAX_ROUTING_LAYER 	$CTS_NDR_MAX_ROUTING_LAYER ;# Max routing layer for set_clock_routing_rules to which rm_leaf is applied.
# ---------------------------------
# Preroute optimizations
# ---------------------------------
set PREROUTE_PLACEMENT_MAX_DENSITY	"" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;	
;# If specified, sets place.coarse.max_density to limit local density to be less than the value.
;# if unspecified, place.coarse.max_density remains at tool default 0; 
;# now if $PREROUTE_PLACEMENT_AUTO_DENSITY is also true, tool will auto determine a appropriate value; 
;# while if $PREROUTE_PLACEMENT_AUTO_DENSITY is false, tool will try to spread cells evenly
set PREROUTE_PLACEMENT_MAX_UTIL		"" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;
;# sets place.coarse.congestion_driven_max_util to control how densely the tool can pack cells in uncongested 
;# regions, in order to remove congestion in congested regions
;# if unspecified, place.coarse.congestion_driven_max_util remains at tool default 0.93
set PREROUTE_PLACEMENT_AUTO_DENSITY	true ;# true|false; tool default true; optional in RM to set it to false if you want to disable the feature; 
;# sets place.coarse.auto_density_control to control coarse placement automatic density control;
;# if you do not specify either of the above two settings (max density and max util) and keep the tool defaults, 
;# the automatic density control selects the value for max density and max util based on the design stage;
;# message PLACE-027 is issued to report the chosen settings
set PREROUTE_PLACEMENT_ENHANCED_AUTO_DENSITY false ;# false|true, tool default false; optional in RM;
;# sets place.coarse.enhanced_auto_density_control;
;# automaticlly selects max density based on the design stage as well as design utilization;
;# automatically selects max util based on the design stage as well as design tchnology
set PREROUTE_PLACEMENT_TARGET_ROUTING_DENSITY "" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;	
;# sets place.coarse.target_routing_density to control target routing density for congestion-driven placement; 
;# if left unspecified, place.coarse.target_routing_density remains at tool default 0 
set PREROUTE_PLACEMENT_PIN_DENSITY_AWARE false ;# false|true; tool default false; optional in RM;
;# sets app option place.coarse.pin_density_aware to control maximum local pin density;
set PREROUTE_NDR_OPTIMIZATION 		false ;# false|true, tool default false; optional in RM;
;# sets place_opt/clock_opt.flow.optimize_ndrs to true enables NDR optimization
set PREROUTE_CTS_POWER_AWARE_PRUNING	false ;# false|true; tool default false; RM default false;
;# sets cts.common.power_aware_pruning to allow selection of repeater cells to also consider 
;# internal and leakage power in order to reduce dynamic and also leakage power of the clock trees;
;# impacts place_opt trial CTS/optimize icgs and clock_opt build_clock phase 
set PREROUTE_CTS_LOW_POWER_TECHNIQUE	"" ;# gate_relocation|low_power_targets|all; RM default is unspecified;
;# impacts place_opt trial CTS/optimize icgs and clock_opt build_clock phase; 
;# gate_relocation: sets cts.compile.power_opt_mode to gate_relocation to enable activity aware gate 
;#                  relocation (moves cells with low input clock toggling rates closer to their drivers)
;#		    at the end of gate by gate clock tree synthesis;
;# low_power_targets: sets cts.compile.power_opt_mode to low_power_targets for CTS to relax certain
;#                    internal constraints and build clock trees with less area and power;
;# all: sets cts.compile.power_opt_mode to all to enable both the above features
########################################################################################## 
## Variables for the place_opt step (used by place_opt.tcl and settings.place_opt.tcl)
##########################################################################################
set PLACE_OPT_ACTIVE_SCENARIO_LIST	"" ;# A subset of scenarios to be made active during place_opt step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
;# include CTS scenarios if you are enabling CTS related features during place_opt,
;# such as PLACE_OPT_OPTIMIZE_ICGS, PLACE_OPT_TRIAL_CTS, or PLACE_OPT_MSCTS
set PLACE_OPT_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by place_opt; default "" which means no user prefix
set TCL_USER_PLACE_OPT_PRE_SCRIPT 	"" ;# An optional Tcl file for place_opt.tcl to be sourced before place_opt.
set TCL_USER_PLACE_OPT_SCRIPT 		"" ;# An optional Tcl file for place_opt.tcl to replace pre-existing place_opt commands.
set TCL_USER_PLACE_OPT_POST_SCRIPT 	"" ;# An optional Tcl file for place_opt.tcl to be sourced after place_opt.
set PLACE_OPT_SPG_FLOW 			false ;# false|true; RM default false; set it to true to enable SPG input handling flow in place_opt.tcl;
;# which skips the first pass of the two-pass placement;
;# recommended to go with DC-ASCII inputs (set INIT_DESIGN_INPUT DC_ASCII)
set PLACE_OPT_TRIAL_CTS 		false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.trial_clock_tree to enables early clock tree synthesis;
;# useful for low power placement and ICG optimization flow (PLACE_OPT_OPTIMIZE_ICGS). 
;# Propagated clocks will be used through-out place_opt flow.
;# Note: when PLACE_OPT_OPTIMIZE_ICGS is set to true, trial CTS will be automatically enabled, 
;# regardless of the setting of PLACE_OPT_TRIAL_CTS. So you don't have to manually enable it.
set PLACE_OPT_OPTIMIZE_ICGS 		false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.optimize_icgs for place_opt to run automatic ICG optimization that performs trial CTS, 
;# timing-aware ICG splitting and clock-aware placement for critical enable paths.
;# The aggressiveness of splitting can be controlled by the PLACE_OPT_OPTIMIZE_ICGS_CRITICAL_RANGE. 
set PLACE_OPT_OPTIMIZE_ICGS_CRITICAL_RANGE "" ;# specify a value between 0 and 1; default unspecified; 
;# sets place_opt.flow.optimize_icgs_critical_range to the value specified; tool default is 0.75.
;# When set to X, only ICGs enable slack within {EN_WNS, EN_WNS*(1-X)} will be considered for splitting;
;# for example, 0.75 means only ICG with enable pin violations between 1*EN_WNS and 0.25*EN_WNS will be split,
;# while the ICG enable slack below 0.25*EN_WNS will be skipped. Larger value means more splitting. 
set PLACE_OPT_MERGE_ICGS		true ;# false|true; tool default true; optional in RM to set it to false;
;# sets place_opt.flow.merge_clock_gates to control whether the OBD ICG merging is enabled or not;
;# when set to true, ICG merging (merge_clock_gates) runs internally inside place_opt as a first step in initial_place stage;
set PLACE_OPT_ICG_AUTO_BOUND		false ;# false|true; tool default false; optional in RM;
;# sets place.coarse.icg_auto_bound to enable use of automatically created group bounds
set PLACE_OPT_CLOCK_AWARE_PLACEMENT	false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.clock_aware_placement to guide placement with ICG's enable timing criticality; 
;# place_opt will try to improve ICG enable timing by placing the timing critical ICGs and their fanout cells 
;# at better locations for ICG enable paths.
;# Note: when PLACE_OPT_OPTIMIZE_ICGS is set to true, clock-aware placement will be automatically enabled, 
;# regardless of the setting of PLACE_OPT_CLOCK_AWARE_PLACEMENT. So you don't have to manually enable it.
set PLACE_OPT_MSCTS			false ;# false|true; enables MSCTS (regular) at place_opt step; requires TCL_REGULAR_MSCTS_FILE to be specified;
;# It runs in two parts: first part runs at place_opt step to source TCL_REGULAR_MSCTS_FILE;
;# second part runs at clock_opt_cts step, skips TCL_REGULAR_MSCTS_FILE, propagates clocks, and runs mesh simulation;
;# By default, the features runs in ideal clock mode. However if if PLACE_OPT_OPTIMIZE_ICGS or PLACE_OPT_TRIAL_CTS 
;# are also enabled, then propagated clocks will be used during the place_opt step;
;# If set to false (RM default), RM runs MSCTS only at clock_opt_cts step.
set PLACE_OPT_MSCTS_CRITICAL_SCENARIO	"" ;# Specify a scenario with worst RC and most visible sinks for place_opt MSCTS to base on;
;# script will record current scenario, switch to the specified scenario before MSCTS, and then
;# restore the original current scenario after MSCTS. Only valid if PLACE_OPT_MSCTS is set to true
set TCL_USER_SPARE_CELL_PRE_SCRIPT	"" ;# An optional Tcl file for spare cell insertion to be sourced before place_opt;
;# refer to templates/place_opt.spare_cell.tcl for an example
set TCL_USER_SPARE_CELL_POST_SCRIPT	"" ;# An optional Tcl file for spare cell insertion to be sourced after place_opt;
;# refer to templates/place_opt.spare_cell.tcl for an example
set TCL_NON_CLOCK_NDR_RULES_FILE 	"" ;# Specify a NDR rules file for signal nets (Clock NDR rules are specified by CTS_NDR_* variables above)
set PLACE_OPT_MULTIBIT_BANKING 		false ;# tool default false; optional in RM;
;# sets place_opt.flow.enable_multibit_banking to enable multibit banking during place_opt;
;# takes effect during place_opt initial_opto 
set PLACE_OPT_MULTIBIT_DEBANKING 	false ;# tool default false; optional in RM;
;# sets place_opt.flow.enable_multibit_debanking to enables multibit debanking during place_opt;
;# takes effect during place_opt final_opto
########################################################################################## 
## Variables for the clock_opt step 
## (used by settings.clock_opt_cts.tcl, clock_opt_cts.tcl, and clock_opt_opto.tcl)
##########################################################################################
set CLOCK_OPT_CTS_ACTIVE_SCENARIO_LIST  "" ;# A subset of scenarios to be made active during clock_opt_cts step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set CLOCK_OPT_CTS_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by clock_opt build_clock; default "" which means no user prefix
set TCL_USER_CLOCK_OPT_CTS_PRE_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to be sourced before clock_opt.
set TCL_USER_CLOCK_OPT_CTS_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to replace pre-existing clock_opt commands.
set TCL_USER_CLOCK_OPT_CTS_POST_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to be sourced after clock_opt.
set CLOCK_OPT_OPTO_ACTIVE_SCENARIO_LIST "" ;# A subset of scenarios to be made active during clock_opt_opto step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set CLOCK_OPT_OPTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by clock_opt final_opto; default "" which means no user prefix
set TCL_USER_CLOCK_OPT_OPTO_PRE_SCRIPT 	"" ;# An optional Tcl file for clock_opt_opto.tcl to be sourced before clock_opt.
set TCL_USER_CLOCK_OPT_OPTO_SCRIPT 	"" ;# An optional Tcl file for clock_opt_opto.tcl to replace pre-existing clock_opt commands.
set TCL_USER_CLOCK_OPT_OPTO_POST_SCRIPT "" ;# An optional Tcl file for clock_opt_opto.tcl to be sourced after clock_opt.
set CLOCK_OPT_MSCTS_CRITICAL_SCENARIO	"" ;# Specify a scenario with worst RC and most visible sinks for MSCTS to base on;
;# script will record current scenario, switch to the specified scenario before MSCTS, and then
;# restore the original current scenario after MSCTS.
set TCL_REGULAR_MSCTS_FILE		"" ;# Specify a Tcl script for regular multisource clock tree synthesis setup and creation,
;# which will be sourced prior to the "place_opt" if PLACE_OPT_MSCTS is true in place_opt.tcl
;# and before "clock_opt -from build_clock -to route_clock" command in clock_opt_cts.tcl
;# RM provided script: mscts.regular.tcl
set TCL_STRUCTURAL_MSCTS_FILE		"" ;# Specify a Tcl script for structural multisource clock tree synthesis setup and creation,
;# which will be sourced prior to the "clock_opt -from build_clock -to route_clock" command
;# in clock_opt_cts.tcl;
;# RM provided script: mscts.structural.tcl
set PREROUTE_CTS_POWER_AWARE_PRUNING	false ;# false|true; tool default false; RM default false;
;# sets cts.common.power_aware_pruning to allow selection of repeater cells to also consider 
;# internal and leakage power in order to reduce dynamic and also leakage power of the clock trees 
set PREROUTE_CTS_LOW_POWER_TECHNIQUE	"" ;# gate_relocation|low_power_targets|all; RM default is unspecified;
;# gate_relocation: sets cts.compile.power_opt_mode to gate_relocation to enable activity aware gate 
;#                  relocation (moves cells with low input clock toggling rates closer to their drivers)
;#		    at the end of gate by gate clock tree synthesis;
;# low_power_targets: sets cts.compile.power_opt_mode to low_power_targets for CTS to relax certain
;#                    internal constraints and build clock trees with less area and power;
;# all: sets cts.compile.power_opt_mode to all to enable both the above features
set CLOCK_OPT_OPTO_CTO 			false ;# Default false; enables post-route clock tree optimization in clock_opt_opto.tcl
set CLOCK_OPT_OPTO_CTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by CTO; default "" which means no user prefix
########################################################################################## 
## Variables for route_auto and route_opt related settings 
## (Used by settings.route_auto.tcl, settings.route_opt.tcl, route_auto.tcl, and route_opt.tcl)
##########################################################################################
set ROUTE_AUTO_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during route_auto step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set ROUTE_AUTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created suring route_auto; default "" which means no user prefix
set TCL_USER_ROUTE_AUTO_PRE_SCRIPT 	"" ;# An optional Tcl file for route_auto.tcl to be sourced before route_auto.
set TCL_USER_ROUTE_AUTO_SCRIPT 		"" ;# An optional Tcl file for route_auto.tcl to replace pre-existing routing commands.
set TCL_USER_ROUTE_AUTO_POST_SCRIPT 	"" ;# An optional Tcl file for route_auto.tcl to be sourced after route_auto.
set ROUTE_OPT_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during route_opt step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set ROUTE_OPT_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created during route_opt; default "" which means no user prefix
set TCL_USER_ROUTE_OPT_PRE_SCRIPT 	"" ;# An optional Tcl file for route_opt.tcl to be sourced before route_opt.
set TCL_USER_ROUTE_OPT_SCRIPT 		"" ;# An optional Tcl file for route_opt.tcl to replace pre-existing route_opt commands.
set TCL_USER_ROUTE_OPT_POST_SCRIPT 	"" ;# An optional Tcl file for route_opt.tcl to be sourced after route_opt.
set CLOCK_OPT_GLOBAL_ROUTE_OPT		false ;# false|true; tool default false; optional in RM; 
;# enables Global Route Based Optimization by setting clock_opt.flow.enable_global_route_opt 
;# and route_opt.flow.enable_power to true, sources routing settings, and runs clock_opt -from global_route_opt;
;# this feature is added to route_auto.tcl; if enabled, it replaces route_global command;
set ROUTE_AUTO_USE_SINGLE_COMMAND	false ;# false|true; runs route_auto command instead of atomic commands (route_global+route_track+route_detail with update_timing in between)
set REDUNDANT_VIA_INSERTION		false ;# false|true; tool default false; optional in RM; enables redundant via insertion for post-route;
;# if you choose ESTABLISHED for TECHNOLOGY_NODE on RMgen download page,
;# RM is set up to run concurrent redundant via insertion during route_auto and route_opt
;# otherwise, RM is set up to reserve space and run standalone add_redundant_vias after route_auto and route_opt  
set TCL_USER_REDUNDANT_VIA_MAPPING_FILE "" ;# ICC-II via mapping file required for redundant via insertion; 
;# the file should include add_via_mapping commands.   
set TCL_USER_ICC_REDUNDANT_VIA_MAPPING_FILE "" ;# ICC style via mapping file required for redundant via insertion; 
;# the file should include define_zrt_redundant_vias commands.
;# This variable is mutually exclusive with TCL_USER_REDUNDANT_VIA_MAPPING_FILE
set ROUTE_AUTO_ANTENNA_FIXING		false ;# false|true; tool default false; optional in RM;
;# set true to enable route.detail.hop_layers_to_fix_antenna and source TCL_ANTENNA_RULE_FILE in route_auto.tcl 
;# to fix Antenna violations.
set TCL_ANTENNA_RULE_FILE	""	;# Antenna rule file; required if ROUTE_AUTO_ANTENNA_FIXING is set to true.
set ROUTE_AUTO_CREATE_SHIELDS 		"none" ;# none|before_route_auto|after_route_auto; default is none; optional in RM;
;# choose to create shields before or after route_auto; all nets with shielding rules will be shielded	
set ROUTE_OPT_PT_DELAY_CALCULATION_WITH_PBA false ;# Default false; sets time.pba_optimization_mode to path to enable PBA during second route_opt;
set ROUTE_OPT_STARRC_CONFIG_FILE ""	;# Specify the configuration file for StarRC in-design extraction for the second route_opt in route_opt.tcl;
;# required; refer to templates/route_opt.starrc_config_example.txt as an example
set ROUTE_OPT_RESHIELD 			"after_route_opt" ;# none|after_route_opt|incremental; default is after_route_opt; 
;# set after_route_opt to reshield nets after route_opt is done with create_shield command; 
;# set incremental to trigger reshield during all route_opt eco route sessions with an app option; 
;# note that ROUTE_OPT_RESHIELD only works if ROUTE_AUTO_CREATE_SHIELDS is set to a value other than none
set ROUTE_OPT_CTO 			"auto" ;# auto|always_on|always_off; tool default auto; RM default auto;
;# sets route_opt.flow.enable_ccd_clock_drc_fixing to the specified value for clock DRC fixing in route_opt;
;# Note: this feature affects both CCD and non-CCD route_opt;
;# if CCD is enabled, with auto, route_opt will enable the feature; set it to always_off if you want it disabled.
;# if CCD is not enabled, with auto, this feature won't be enabled; set it to always_on to enable the feature.
## The following 6 ROUTE_OPT_ECO_OPT* variables are for ECO fusion (eco_opt command) in route_opt.tcl
#  Note that once ROUTE_OPT_ECO_OPT_PT_PATH is specified, ECO fusion is enabled and the third route_opt will be skipped.
set ROUTE_OPT_ECO_OPT_PT_PATH		"" ;# Required by eco_opt; specify the path to pt_shell; for example: /u/mgr/bin/pt_shell
;# if specified, eco_opt
set ROUTE_OPT_ECO_OPT_DB_PATH		"" ;# Optional; specify the paths to .db files of the reference libraries for PT (if not already in your search path)
;# For eco_opt, PT needs to read db. 
set ROUTE_OPT_ECO_OPT_TYPE		"" ;# Optional; eco_opt fixing type; timing|setup|hold|drc|leakage_power|dynamic_power|total_power|buffer_removal
;# if not specified, works on all types
set ROUTE_OPT_ECO_OPT_STARRC_CONFIG_FILE "" ;# Optional; specify the configuration file for StarRC in-design extraction
set ROUTE_OPT_ECO_OPT_WORK_DIR		"" ;# Optional; specify the working directory for eco_opt where PT files and logs are generated;
;# if not specified, tool will automatically generate one
set ROUTE_OPT_ECO_OPT_PRE_LINK_SCRIPT	"" ;# Optional; specify the file that contains custom PT script, which is executed before linking in PrimeTime;
;# use PT commands that do not require the current design
set ROUTE_OPT_ECO_OPT_POST_LINK_SCRIPT	"" ;# Optional; specify the file that contains custom PT script, which is executed after linking in PrimeTime;
;# use PT commands that require the current design
########################################################################################## 
## Variables for chip finishing related settings (Used by chip_finish.tcl)
##########################################################################################
set CHIP_FINISH_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during chip_finish step.
;# once set, the list of active scenarios is saved and carried over to subsequent steps.
set TCL_USER_CHIP_FINISH_PRE_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced before filler cell insertion.
set TCL_USER_CHIP_FINISH_POST_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced after metal fill insertion.
## Std cell filler and decap cells used by chip_finish step and post PT-ECO refill in pt_eco step
set CHIP_FINISH_METAL_FILLER_PREFIX 	"" ;# A string to specify the prefix for metal filler (decap) cells.
set CHIP_FINISH_NON_METAL_FILLER_PREFIX $CHIP_FINISH_METAL_FILLER_PREFIX ;# A string to specify the prefix for non-metal fillers.
set CHIP_FINISH_METAL_FILLER_LIB_CELL_LIST "" ;# A list of metal filler (decap) lib cells, including the library name, for ex, 
;# Example: "hvt/DCAP_HVT lvt/DCAP_LVT". Recommended to specify decaps from largest to smallest.
set CHIP_FINISH_NON_METAL_FILLER_LIB_CELL_LIST "" ;# A list of non-metal filler lib cells, including the library name, for ex,
;# Example: hvt/FILL_HVT lvt/FILL_LVT. Recommended to specify them from largest to smallest.
## Signal EM
set CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT "ITF" ;# Specify signal EM constraint format: ITF | ALF; string is uppercase and ITF is default
set CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FILE "" ;# A constraint file which contains signal electromigration constraints;
;# specify an ITF file if CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT is set to ITF, and specify an
;# ALF file if CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT is set to ALF;
;# required for signal EM analysis and fixing to be enabled
set CHIP_FINISH_SIGNAL_EM_SAIF 		"" ;# An optional SAIF file for the signal EM analysis.
set CHIP_FINISH_SIGNAL_EM_SCENARIO 	"" ;# Specify an active scenario which is enabled for setup and hold analysis;
;# Required for signal EM analysis and fixing to proceed.
set CHIP_FINISH_SIGNAL_EM_FIXING 	false ;# Enable signal EM fixing; false | true; false is default
########################################################################################## 
## Variables for ICV in-design related settings (used by icv_in_design.tcl)
##########################################################################################
set ICV_IN_DESIGN_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during icv_in_design step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_ICV_IN_DESIGN_PRE_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced before signoff_check_drc.
set TCL_USER_ICV_IN_DESIGN_POST_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced after second signoff_check_drc.
## signoff_check_drc specific variables
set ICV_IN_DESIGN_DRC_CHECK_RUNSET 	"" ;# The foundry runset for ICV used by signoff_check_drc
set ICV_IN_DESIGN_DRC_CHECK_RUNDIR 	"z_check_drc" 
;# The working directory for the signoff_check_drc before signoff_fix_drc;
;# The directory that contains the initial DRC error database for signoff_fix_drc.
## singoff_fix_drc specific variables
set ICV_IN_DESIGN_ADR 			true ;# true|false; true enables signoff_fix_drc in addition to signoff_check_drc; default is true
set ICV_IN_DESIGN_ADR_RUNDIR 		"z_adr"	;# The working directory for signoff_fix_drc; only takes effect if ICV_IN_DESIGN_ADR is true
set ICV_IN_DESIGN_POST_ADR_RUNDIR 	"z_post_adr" ;# The working directory for signoff_check_drc after signoff_fix_drc is done; 
;# only takes effect if ICV_IN_DESIGN_ADR is true 
set ICV_IN_DESIGN_ADR_DPT_RULES 	"" ;# Specify your DPT rules for signoff_fix_drc fixing; only takes effect if ICV_IN_DESIGN_ADR is true
set ICV_IN_DESIGN_ADR_DPT_RUNDIR	"z_adr_with_dpt" ;# The working directory for signoff_check_drc with DPT rule fixing;
;# only takes effect if ICV_IN_DESIGN_ADR_DPT_RULES (DPR rules) is specified
set ICV_IN_DESIGN_POST_ADR_DPT_RUNDIR	"z_post_adr_with_dpt" ;# The working directory for signoff_check_drc after DPT rule fixing is done;
;# only takes effect if ICV_IN_DESIGN_ADR_DPT_RULES (DPR rules) is specified
## Metal fill specific variables
set ICV_IN_DESIGN_METAL_FILL 		false ;# Default false; set it to true to enable the metal fill creation feature.
set ICV_IN_DESIGN_METAL_FILL_RUNDIR	"z_icvFill" ;# The working directory for signoff_create_metal_fill. Optional. Default is z_icvFill.
set ICV_IN_DESIGN_METAL_FILL_TIMING_DRIVEN_THRESHOLD "" 
;# Specify the threshold for timing-driven metal fill.
;# If not specified, timing-driven is not enabled.
;# If specified, "-timing_preserve_setup_slack_threshold" option is added.
set ICV_IN_DESIGN_METAL_FILL_TRACK_BASED "off" ;# off | <a technology node> | generic; used for -track_fill option of signoff_create_metal_fill
;# for non-track-based : specify off 
;# for track-based : specify either a node (refer to man page) or generic 
set ICV_IN_DESIGN_METAL_FILL_RUNSET	"" ;# Specify the foundry runset for signoff_create_metal_fill command;
;# required only by non track-based metal fill (ICV_IN_DESIGN_METAL_FILL_TRACK_BASED set to off).
set ICV_IN_DESIGN_POST_METAL_FILL_RUNDIR "z_MFILL_after" 
;# The working directory for the signoff_check_drc after signoff_create_metal_fill is completed;
;# only takes effect if ICV_IN_DESIGN_METAL_FILL is true
set ICV_IN_DESIGN_METAL_FILL_TRACK_BASED_PARAMETER_FILE "auto" ;# auto | <a parameter file>; default is auto;
;# this variable is only for track-based metal fill;
;# specify auto to use ICC-II auto generated track_fill_params.rh file or your own paramter file.
########################################################################################## 
## Variables for settings related to write data (used by write_data.tcl)
##########################################################################################
## write_gds related
set WRITE_GDS_LAYER_MAP_FILE 		"" ;# A layer map file which provides a mapping between the tool and GDS layers
set WRITE_OASIS_LAYER_MAP_FILE 		"" ;# A layer map file which provides a mapping between the tool and OASIS layers
########################################################################################## 
## Variables for Functional ECO related settings (used by functional_eco.tcl)
##########################################################################################
set FUNCTIONAL_ECO_ACTIVE_SCENARIO_LIST	"" ;# Optional; a subset of scenarios to be made active during the step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_FUNCTIONAL_ECO_PRE_SCRIPT	"" ;# An optional Tcl file to be sourced before ECO operations.
set TCL_USER_FUNCTIONAL_ECO_POST_SCRIPT	"" ;# An optional Tcl file to be sourced after route_eco.
set FUNCTIONAL_ECO_DISPLACEMENT_THRESHOLD "10" ;# A float to specify the maximum displacement threshold value for 
;# place_eco_cells -eco_changed_cells -legalize_mode minimum_physical_impact -displacement_threshold;
set FUNCTIONAL_ECO_VERILOG_FILE		"" ;# Required; a verilog file to be 
set FUNCTIONAL_ECO_MODE			"default" ;# Specify the preferred flow; default|freeze_silicon
;# default: sources $FUNCTIONAL_ECO_CHANGE_FILE and place_eco_cells in MPI mode
;# freeze_silicon: add_spare_cells, place_eco_cells, sources $FUNCTIONAL_ECO_CHANGE_FILE, and place_freeze_silicon
########################################################################################## 
## Variables for PT ECO related settings (used by pt_eco.tcl/pt_eco_incremental.tcl)
##########################################################################################
## The following variables apply to both pt_eco.tcl (classic PT-ECO flow) and pt_eco_incremental.tcl (Galaxy incremental ECO flow)
set PT_ECO_ACTIVE_SCENARIO_LIST 	"" ;# Optional; a subset of scenarios to be made active during the step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_PT_ECO_PRE_SCRIPT 		"" ;# An optional Tcl file to be sourced before ECO operations.
set TCL_USER_PT_ECO_POST_SCRIPT 	"" ;# An optional Tcl file to be sourced after route_eco.
set PT_ECO_DISPLACEMENT_THRESHOLD 	"10" ;# A float to specify the maximum displacement threshold value for 
;# place_eco_cells -eco_changed_cells -legalize_mode minimum_physical_impact -displacement_threshold;
## The following variables only apply to pt_eco.tcl (classic PT-ECO flow)
set PT_ECO_CHANGE_FILE 			"" ;# Required; an ECO guidance file generated by the PT-SI write_changes command,
;# as an input to the pt_eco.tcl
set PT_ECO_MODE				"default" ;# Specify the preferred flow for the PT-ECO run; default|freeze_silicon
;# default: sources $PT_ECO_CHANGE_FILE and place_eco_cells in MPI mode
;# freeze_silicon: add_spare_cells, place_eco_cells, sources $PT_ECO_CHANGE_FILE, and place_freeze_silicon
########################################################################################## 
## Variables for Redhawk in-design related settings 
## (used by redhawk_in_design_pnr.tcl; SNPS_INDESIGN_RH_RAIL license required)
##########################################################################################
set REDHAWK_DIR 			"" ;# Specify the path to REDHAWK executable; required 
set REDHAWK_PAD_FILE 			"" ;# Default is top level pins.
set REDHAWK_ANALYSIS_NETS 		"" ;# Required. Specify the list of power and ground nets in pairs and in separate lines for the analysis;
;# for example, "VDD1 VSS1 VDD2 VSS2 VDD3 VSS3", where VDD* are power nets and VSS* are ground nets.
set REDHAWK_TECH_FILE 			"" ;# Required. Apache Technology File
set REDHAWK_MACROS 			"" ;# Optional. List of Macro names and macro directories in pairs and in separate lines;
;# for example, "macro1_name macro1_directory 
;#		    macro2_name macro2_directory 
;#		    macro3_name macro3_directory"
set REDHAWK_SWITCH_MODEL_FILES 		"" ;# Optional. List of switch model files;
;# for example: "switch_model_file1 
;#               switch_model_file2 
;#		    switch_model_file3"
set REDHAWK_LIB_FILES 			"" ;# Required. List of .lib files in separate lines.
;# for example: "/home/lib_1.lib 
;#               /home/lib_2.lib
;#               /home/lib_3.lib"
set REDHAWK_APL_FILES			"" ;# Required for dynamic analysis.  List of apl files in separate lines.
;# for example: "x.cdev cdev
;#               x.current current
;#               y.cdev cdev
;#               y.current current"
set REDHAWK_EXTRA_GSR 			"" ;# Optional. Provide a file with custom Redhawk settings.
set REDHAWK_ANALYSIS 			"" ;# Required. Specify of the analyses below:
;# For Static analysis: "static"
;# For Vector-based Dynamic analysis: "dynamic_vcd"
;# For Vectorless Dynamic analysis: "dynamic_vectorless"
;# For Effective Resistance analysis: "effective_resistance"
;# For Minimum path resistance analysis: "min_path_resistance"
;# For Integrity Check: "check_missing_via"
set REDHAWK_OUTPUT_REPORT 		"" ;# Optional. Specify a file name to have the output report produced:
;# For Static or dynamic analysis: the effective voltage drop is reported
;# For Effective Resistance analysis: the effective resistance is reported
;# For Minimum path resistance analysis: the minimum path resistance is reported
;# For Integrity Check: the missing vias are reported
set REDHAWK_EM_ANALYSIS 	   	false ;# Optional. Set to true if EM analysis to be performed with static or dynamic analysis.
set REDHAWK_EM_REPORT 			"" ;# Optional. Specify a file name to have the EM output report produced.
set REDHAWK_SCRIPT_FILE 		"" ;# Optional. Specify a file name for using Redhawk standalone run tcl file.
set REDHAWK_SWITCHING_ACTIVITY_FILE 	"" ;# Required for vector-based dynamic analysis.  Format is as follows:
;# {file_format [file_name] [strip_path]}
set REDHAWK_FIX_MISSING_VIAS       	false ;# Optional. Set to true to enable inserting vias to missing via locations after the check_missing_via flow is run.
set REDHAWK_MISSING_VIA_POS_THRESHOLD	"" ;# Optional. Set to positive voltage between two overlapped layers for filtering purpose.  Default is no filtering.
set REDHAWK_RAIL_DATABASE               RAIL_DATABASE  ; #Optional. Set ICC2 Redhawk Fusion output directory.
set REDHAWK_PGA_POWER_NET               "" ; #Required.  Set one power net for PGA.
set REDHAWK_PGA_GROUND_NET              "" ; #Required.  Set one ground net for PGA
set REDHAWK_PGA_NODE                    "" ; #Required. Set the technology node such as tsmc16.
set REDHAWK_PGA_ICV_DIR                 "" ; #Required. Set the path to the ICV binary.  Example: /global/apps/icv_2018.06
##########################################################################################
## System Variables and Settings (there's no need to change them)
##########################################################################################
## Reporting 
set REPORT_QOR				true ;# true|false; RM default true; runs various reporting commands at end of each step;
;# reporting commands vary by stage; set it to false to skip reporting
set REPORT_QOR_REPORT_POWER		true ;# true|false; RM default true;
;# set it to false to skip report_power and report_clock_qor -type power during reporting
set REPORT_QOR_REPORT_CONGESTION	true ;# true|false; RM default reports congestion with "route_global -congestion_map_only true"
;# at the end of preroute steps; set it to false to skip.
set search_path [list ./rm_icc2_pnr_scripts ./rm_setup ./templates $REDHAWK_SEARCH_PATH]
lappend search_path .
if {$synopsys_program_name == "icc2_shell"} {
	set_host_options -max_cores 8

	## Enable on-disk operation for copy_block to save block to disk right away
	set_app_option -name design.on_disk_operation -value true ;# default false and global-scoped
}
set sh_continue_on_error true
## Label names (while $DESIGN_NAME is the block name)
set INIT_DESIGN_BLOCK_NAME 		"init_design" 			;# Label name to be used when saving a block in init_design.tcl
set PLACE_OPT_BLOCK_NAME 		"place_opt" 			;# Label name to be used when saving a block in place_opt.tcl
set CLOCK_OPT_CTS_BLOCK_NAME 		"clock_opt_cts" 		;# Label name to be used when saving a block in clock_opt_cts.tcl
set CLOCK_OPT_OPTO_BLOCK_NAME 		"clock_opt_opto" 		;# Label name to be used when saving a block in clock_opt_opto.tcl
set ROUTE_AUTO_BLOCK_NAME 		"route_auto" 			;# Label name to be used when saving a block in route_auto.tcl
set ROUTE_OPT_BLOCK_NAME 		"route_opt" 			;# Label name to be used when saving a block in route_opt.tcl
set CHIP_FINISH_BLOCK_NAME 		"chip_finish" 			;# Label name to be used when saving a block in chip_finish.tcl
set ICV_IN_DESIGN_BLOCK_NAME 		"icv_in_design" 		;# Label name to be used when saving a block in icv_in_design.tcl
set WRITE_DATA_FROM_BLOCK_NAME 		$ICV_IN_DESIGN_BLOCK_NAME 	;# Label name of the source block in write_data.tcl;
set WRITE_DATA_BLOCK_NAME 		"write_data" 			;# Label name to be used when saving a block in write_data.tcl
;# default is ICV_IN_DESIGN_BLOCK_NAME
set FUNCTIONAL_ECO_FROM_BLOCK_NAME	$ROUTE_OPT_BLOCK_NAME 		;# Label name of the source block in functional_eco.tcl;
;# default is ROUTE_OPT_BLOCK_NAME
set FUNCTIONAL_ECO_BLOCK_NAME		"functional_eco"		;# Label name to be used when saving a block in functional_eco.tcl
set PT_ECO_FROM_BLOCK_NAME 		$ROUTE_OPT_BLOCK_NAME 		;# Label name of the source block in pt_eco.tcl;
;# default is ROUTE_OPT_BLOCK_NAME
set PT_ECO_BLOCK_NAME 			"pt_eco" 			;# Label name to be used when saving a block in pt_eco.tcl
set PT_ECO_INCREMENTAL_FROM_BLOCK_NAME 	$ROUTE_OPT_BLOCK_NAME 		;# Label name of the source block in pt_eco_incremental_1.tcl;
;# default is ROUTE_OPT_BLOCK_NAME; specify a different name if needed
set PT_ECO_INCREMENTAL_1_BLOCK_NAME 	"pt_eco_incremental_1" 		;# Label name to be used when saving a block in pt_eco_incremental_1.tcl
set PT_ECO_INCREMENTAL_2_BLOCK_NAME 	"pt_eco_incremental_2" 		;# Label name to be used when saving a block in pt_eco_incremental_2.tcl
set REDHAWK_IN_DESIGN_PNR_FROM_BLOCK_NAME $INIT_DESIGN_BLOCK_NAME	;# Label name of the starting block for redhawk_in_design_pnr.tcl;
;# default is INIT_DESIGN_BLOCK_NAME
## Directories
set OUTPUTS_DIR	"./outputs_icc2"	;# Directory to write output data files; mainly used by write_data.tcl
set REPORTS_DIR	"./rpts_icc2"		;# Directory to write reports; mainly used by report_qor.tcl
if !{[file exists $OUTPUTS_DIR]} {file mkdir $OUTPUTS_DIR} ;# do not change this line or directory may not be created properly
if !{[file exists $REPORTS_DIR]} {file mkdir $REPORTS_DIR} ;# do not change this line or directory may not be created properly
##########################################################################################
## Hierarchical PNR Variables (used by hierarchical PNR implementation)
##########################################################################################
## For designs where the blocks are bound to abstracts
set SUB_BLOCK_REFS                   	[list ] ;# If ABSTRACT_TYPE_FOR_MPH_BLOCKS == flattened , specify design names of the immediate child blocks
;# If ABSTRACT_TYPE_FOR_MPH_BLOCKS == nested , specify design names of the physical blocks in all lower levels of physical hierarchy
;# Include the blocks that will be bound to abstracts
set USE_ABSTRACTS_FOR_BLOCKS        	[list ] ;# design names of the physical blocks in the next lower level that will be bound to abstracts
## By default, abstracts created after icv_in_design step of lower-level are used to implement the current level
## Update the following variables if you want to use abstracts created after any other step 
set BLOCK_ABSTRACT_FOR_PLACE_OPT 	"$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_PLACE_OPT label for place_opt
set BLOCK_ABSTRACT_FOR_CLOCK_OPT_CTS    "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CLOCK_OPT_CTS label for clock_opt_cts
set BLOCK_ABSTRACT_FOR_CLOCK_OPT_OPTO   "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CLOCK_OPT_OPTO label for clock_opt_opto
set BLOCK_ABSTRACT_FOR_ROUTE_AUTO       "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ROUTE_AUTO label for route_auto
set BLOCK_ABSTRACT_FOR_ROUTE_OPT        "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ROUTE_OPT label for route_opt
set BLOCK_ABSTRACT_FOR_CHIP_FINISH      "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CHIP_FINISH for chip_finish
set BLOCK_ABSTRACT_FOR_ICV_IN_DESIGN    "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ICV_IN_DESIGN label for icv_in_design
set USE_ABSTRACTS_FOR_POWER_ANALYSIS 	false ;# Default false; false|true;
;# sets app option abstract.annotate_power that annotates power information in the abstracts
;# set this to true to perform power analysis inside subblocks modeled as abstracts
set USE_ABSTRACTS_FOR_SIGNAL_EM_ANALYSIS false ;# Default false; false|true;
;# sets app option abstract.enable_signal_em_analysis 
;# set this to true to perform signal em analysis inside abstracts
set ABSTRACT_TYPE_FOR_MPH_BLOCKS "flattened" ; # "nested | flattened", Default nested. Specifies the type of abstract to be created for MPH blocks (blocks with more than 1 level of physical hierarchy)
;# Allowed values are nested and flattened. 
;# when this variable is set to nested (default), preserve_block_instances option of create_abstract command is set to true (default value)
;# when this variable is set to flattened , preserve_block_instances option of create_abstract command is set to false
set CHECK_HIER_TIMING_CONSTRAINTS_CONSISTENCY true ;# Determines whether the consistency of top and block timing constraints is checked during the check_design command
;# The variable in turn sets the application option abstract.check_constraints_consistency to true
########################################################################################## 
## Hierarchical PNR Variables for clock_opt_cts related settings (used by clock_opt_cts.tcl)
##########################################################################################
set PROMOTE_CLOCK_BALANCE_POINTS	false ;# Default false. When implementing intermediate and top levels of physical hierarchy,
;# set this variable to true to promote clock balance points from sub-blocks.
;# Leave this variable to its default value, if the needed clock balance points for the pins
;# inside sub-blocks are applied from the top-level itself.
########################################################################################## 
## Hierarchical PNR Variables for designs where some of the blocks are bound to ETMs
##########################################################################################
set WRITE_DATA_FOR_ETM_GENERATION       false ;# Default false. Set it to true, for writing out required design data for ETM Generation in PrimeTime 
set WRITE_DATA_FOR_ETM_BLOCK_NAME       $ICV_IN_DESIGN_BLOCK_NAME ;# Name of the starting block for the write_data_for_etm step
## ICC2-RM provides additional files (flavors) to override RM default settings for high connectivity, run time and area/power focused designs.
#  These files are under rm_icc2_pnr_scripts/ :  
#  flavor.high_connectivity_high_congestion_focused.tcl, flavor.area_power_focused.tcl and flavor.run_time_focused.tcl
#  You can use the ADDITIONAL_FLAVOR variable to control whether to use these flavors.
set ADDITIONAL_FLAVOR "" 	;# default unspecified; if unspecified, runs RM default flow that works/balances all PPA
;# set it to high_connectivity_high_congestion for high connectivity design styles with heavy congestions
;# set it to area_power for extra area and power optimizations
;# set it to run_time if run time is the primary concern
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_setup/icc2_pnr_setup.tcl

set REPORT_PREFIX $CHIP_FINISH_BLOCK_NAME
chip_finish
open_lib $DESIGN_LIBRARY
Information: Loading library file '/afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/CORTEXM0DS' (FILE-007)
Information: Loading library file '/afs/eos.ncsu.edu/lockers/research/ece/wdavis/tech/ece720/Nangate_15nm_OCL_ICC2_LibPrep_v2014_06/icc2_cell_lib/NanGate_15nm_OCL.ndm' (FILE-007)
{CORTEXM0DS}
copy_block -from ${DESIGN_NAME}/${ROUTE_OPT_BLOCK_NAME} -to ${DESIGN_NAME}/${CHIP_FINISH_BLOCK_NAME}
Information: User units loaded from library 'NanGate_15nm_OCL' (LNK-040)
Information: Saving block 'CORTEXM0DS:CORTEXM0DS/chip_finish.design'
{CORTEXM0DS:CORTEXM0DS/chip_finish.design}
current_block ${DESIGN_NAME}/${CHIP_FINISH_BLOCK_NAME}
{CORTEXM0DS:CORTEXM0DS/chip_finish.design}
link_block
Using libraries: CORTEXM0DS NanGate_15nm_OCL
Updating block CORTEXM0DS:CORTEXM0DS/chip_finish.design
Design 'CORTEXM0DS' was successfully linked.
1
## The following only applies to hierarchical designs
## Swap abstracts if abstracts specified for route_opt and chip_finish are different
if {$DESIGN_STYLE == "hier"} {
   if {$USE_ABSTRACTS_FOR_BLOCKS != "" && ($BLOCK_ABSTRACT_FOR_CHIP_FINISH != $BLOCK_ABSTRACT_FOR_ROUTE_OPT)} {
      puts "RM-info: Swapping from $BLOCK_ABSTRACT_FOR_ROUTE_OPT to $BLOCK_ABSTRACT_FOR_CHIP_FINISH abstracts for all blocks."
      change_abstract -references $USE_ABSTRACTS_FOR_BLOCKS -label $BLOCK_ABSTRACT_FOR_CHIP_FINISH
      report_abstracts
   }
}
if {$CHIP_FINISH_ACTIVE_SCENARIO_LIST != ""} {
	set_scenario_status -active false [get_scenarios -filter active]
	set_scenario_status -active true $CHIP_FINISH_ACTIVE_SCENARIO_LIST
}
source -echo settings.non_persistent.tcl ;# non-persistent settings to be re-applied in each session
puts "RM-info: Running script [info script]\n"
RM-info: Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.non_persistent.tcl

##########################################################################################
# Script: settings.non_persistent.tcl
# Description : Settings that need to be re-applied in each new ICC-II session are incldued below.
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
####################################
## Timer 
####################################
## set_app_options -name time.enable_preset_clear_arcs -value true ;# tool default false, global-scoped
####################################
## Keepout margin (lib cell based) 
####################################
## Lib cell based keepout margin is not persistent in the current release and must be re-applied in new ICC-II seccions.
#  Example : create_keepout_margin -outer {5 5 5 5} [get_lib_cells */lib_cell_name]
####################################
## set_threshold_voltage_group_type 
####################################
## Set your threshold_voltage_group attributes. These are persistent and can be simply defined in settings.place_opt.tcl. 
#  Listed here for your reference. For example:
#  	define_user_attribute -type string -class lib_cell threshold_voltage_group
#  	set_attribute -quiet [get_lib_cells -quiet */*LVT] threshold_voltage_group LVt
#  	set_attribute -quiet [get_lib_cells -quiet */*RVT] threshold_voltage_group RVt
#  	set_attribute -quiet [get_lib_cells -quiet */*HVT] threshold_voltage_group HVt
## set_threshold_voltage_group_type is not persistent and should be defined here:
#  	set_threshold_voltage_group_type -type low_vt LVt
#  	set_threshold_voltage_group_type -type normal_vt RVt
#  	set_threshold_voltage_group_type -type high_vt HVt
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.non_persistent.tcl

## Disable soft-rule-based timing optimization during ECO routing.
#  This is to limit spreading which can touch multiple nets and impact convergence.
set_app_options -name route.detail.eco_route_use_soft_spacing_for_timing_optimization -value false
route.detail.eco_route_use_soft_spacing_for_timing_optimization false
####################################
## Pre-chip_finish customizations
####################################
if {[file exists [which $TCL_USER_CHIP_FINISH_PRE_SCRIPT]]} {
        puts "RM-info: Sourcing [which $TCL_USER_CHIP_FINISH_PRE_SCRIPT]"
        source $TCL_USER_CHIP_FINISH_PRE_SCRIPT
} elseif {$TCL_USER_CHIP_FINISH_PRE_SCRIPT != ""} {
        puts "RM-error: TCL_USER_CHIP_FINISH_PRE_SCRIPT($TCL_USER_CHIP_FINISH_PRE_SCRIPT) is invalid. Please correct it."
}
####################################
## report_app_options & report_lib_cell_purpose	
####################################
redirect -tee -file ${REPORTS_DIR}/${REPORT_PREFIX}.report_app_options.start {report_app_options -non_default *}
****************************************
Report : app_option
           -non_default
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:35:01 2019
****************************************
Name                                                            Type       Value       User-default System-default Scope      Status     Source
--------------------------------------------------------------- ---------- ----------- ------------ -------------- ---------- ---------- ----------------------------------------------------------------------------------------------------
ccd.post_route_buffer_removal                                   bool       true        --           false          block      normal     
design.on_disk_operation                                        bool       true        true         false          global     normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_setup/icc2_pnr_setup.tcl:552
extract.enable_coupling_cap                                     bool       true        --           false          block      normal     
opt.area.effort                                                 enum       high        {}           low            block      normal     
opt.common.advanced_logic_restructuring_mode                    enum       area_timing {}           none           block      normal     
opt.common.buffer_area_effort                                   enum       ultra       {}           low            block      normal     
opt.common.use_route_aware_estimation                           enum       true        {}           false          block      normal     
opt.port.eliminate_verilog_assign                               bool       true        --           false          block      normal     
opt.power.effort                                                enum       high        {}           low            block      normal     
opt.power.mode                                                  enum       total       {}           none           block      normal     
opt.timing.effort                                               enum       high        {}           low            block      normal     
place_opt.final_place.effort                                    enum       high        {}           medium         block      normal     
place_opt.initial_drc.global_route_based                        enum       1           {}           false          block      normal     
place_opt.place.congestion_effort                               enum       high        {}           medium         block      normal     
route.common.post_detail_route_redundant_via_insertion          enum       medium      {}           off            block      normal     
route.detail.eco_max_number_of_iterations                       integer    10          --           -1             block      normal     
route.detail.eco_route_use_soft_spacing_for_timing_optimization bool       false       --           true           block      normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/chip_finish.tcl:35
route.detail.timing_driven                                      bool       true        --           false          block      normal     
route.global.timing_driven                                      bool       true        --           false          block      normal     
route.track.crosstalk_driven                                    bool       true        --           false          block      normal     
route.track.timing_driven                                       bool       true        --           false          block      normal     
time.enable_ccs_rcv_cap                                         bool       true        --           false          block      normal     
time.enable_clock_to_data_analysis                              bool       true        --           false          block      normal     
time.enable_io_path_groups                                      bool       true        --           false          block      normal     
time.remove_clock_reconvergence_pessimism                       bool       true        --           false          block      normal     
time.si_enable_analysis                                         bool       true        --           false          block      normal     
--------------------------------------------------------------- ---------- ----------- ------------ -------------- ---------- ---------- ----------------------------------------------------------------------------------------------------

There are additional internal differences with no available TBC source.
1
redirect -file ${REPORTS_DIR}/${REPORT_PREFIX}.report_lib_cell_purpose {report_lib_cell -objects [get_lib_cells] -column {full_name:20 valid_purposes}}
## The following only applies to designs with physical hierarchy
## Ignore the sub-blocks (bound to abstracts) internal timing paths
if {$DESIGN_STYLE == "hier" && $PHYSICAL_HIERARCHY_LEVEL != "bottom"} {
    set_timing_paths_disabled_blocks  -all_sub_blocks
}
####################################
## Filler cell insertion
####################################
## Below are the commands for creating standard cell metal and non-metal fillers.
#  For designs with a smallest cell size of 2 sites, to prevent 1x gaps,
#  append either the option -smallest_cell_size 2 or -rules {no_1x}
#  For designs with a smallest cell size of 3 sites, to prevent 1x and 2x gaps,
#  append the option -smallest_cell_size 3
## Metal filler (decap cells)
if {$CHIP_FINISH_METAL_FILLER_LIB_CELL_LIST != ""} {
	set create_stdcell_filler_metal_lib_cell_sorted [get_object_name [sort_collection -descending [get_lib_cells $CHIP_FINISH_METAL_FILLER_LIB_CELL_LIST] area]]
	set create_stdcell_filler_metal_cmd "create_stdcell_filler -lib_cell [list $create_stdcell_filler_metal_lib_cell_sorted]"
	if {$CHIP_FINISH_METAL_FILLER_PREFIX != ""} {
		lappend create_stdcell_filler_metal_cmd -prefix $CHIP_FINISH_METAL_FILLER_PREFIX
	}
	puts "RM-info: $create_stdcell_filler_metal_cmd"
	eval ${create_stdcell_filler_metal_cmd}
	connect_pg_net

	remove_stdcell_fillers_with_violation
}
## Non-metal filler
if {$CHIP_FINISH_NON_METAL_FILLER_LIB_CELL_LIST != ""} {
	set create_stdcell_filler_non_metal_lib_cell_sorted [get_object_name [sort_collection -descending [get_lib_cells $CHIP_FINISH_NON_METAL_FILLER_LIB_CELL_LIST] area]]
	set create_stdcell_filler_non_metal_cmd "create_stdcell_filler -lib_cell [list $create_stdcell_filler_non_metal_lib_cell_sorted]"
	if {$CHIP_FINISH_NON_METAL_FILLER_PREFIX != ""} {
		lappend create_stdcell_filler_non_metal_cmd -prefix $CHIP_FINISH_NON_METAL_FILLER_PREFIX
	}
	puts "RM-info: $create_stdcell_filler_non_metal_cmd"
	eval ${create_stdcell_filler_non_metal_cmd}
	connect_pg_net
}
## To remove filler cells in the design :
#	remove_cells [get your_filler_cells]
####################################
## Signal EM analysis and fix	
####################################
## Loading EM constraint is required for EM analysis and fixing.
if {[file exists [which $CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FILE]]} {
		set read_signal_em_constraints_cmd "read_signal_em_constraints $CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FILE"
		switch -regexp $CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT {
			"ITF"      {lappend read_signal_em_constraints_cmd -format ITF}
			"ALF"      {lappend read_signal_em_constraints_cmd -format ALF}
		}
		puts "RM-info: $read_signal_em_constraints_cmd"
		eval $read_signal_em_constraints_cmd
  
		## Loading and setting switching activity is optional
		#  ex, set_switching_activity -rise_toggle_rate <positive number> -fall_toggle_rate -static_probability <0to1> [get_nets -hier *]
		if {[file exists [which $CHIP_FINISH_SIGNAL_EM_SAIF]]} {
			read_saif $CHIP_FINISH_SIGNAL_EM_SAIF
		} elseif {$CHIP_FINISH_SIGNAL_EM_SAIF != ""} {
			puts "RM-error: CHIP_FINISH_SIGNAL_EM_SAIF($CHIP_FINISH_SIGNAL_EM_SAIF) is invalid. Please correct it."
		}

		## Signal EM analysis and fixing require CHIP_FINISH_SIGNAL_EM_SCENARIO to be specified, active, and enabled for setup and hold
		if {$CHIP_FINISH_SIGNAL_EM_SCENARIO != ""} {
			if {[regexp $CHIP_FINISH_SIGNAL_EM_SCENARIO [get_object_name [get_scenarios -filter "setup&&hold&&active"]]]} {
				## Recommended to have SI enabled so delta transition and coupling capacitance are considered in signal EM analysis
				if {![get_app_option_value -name time.si_enable_analysis]} {
					set RM_current_value_enable_si false
					set_app_options -name time.si_enable_analysis -value true
				}

				set RM_current_value_scenario [current_scenario]
				current_scenario $CHIP_FINISH_SIGNAL_EM_SCENARIO
				redirect -tee -file ${REPORTS_DIR}/chip_finish.report_signal_em {report_signal_em -violated}

				if {$CHIP_FINISH_SIGNAL_EM_FIXING} {
				## Fix all EM violations in the whole design including clock and signal nets.
				#  The command uses information from the current mode and corner. 
					fix_signal_em
					redirect -tee -file ${REPORTS_DIR}/chip_finish.report_signal_em.post {report_signal_em -violated}
				}
				current_scenario ${RM_current_value_scenario}

				## Restore user default of time.si_enable_analysis
				if {[info exists RM_current_value_enable_si] && !${RM_current_value_enable_si}} {
					set_app_options -name time.si_enable_analysis -value false
				}
			} else {
				puts "RM-error: CHIP_FINISH_SIGNAL_EM_SCENARIO must be active and enabled for setup and hold. Signal EM analysis and fixing are skipped."
			}
		} else {
			puts "RM-error: CHIP_FINISH_SIGNAL_EM_SCENARIO is not specified. Signal EM analysis and fixing are skipped."
		}
	} elseif {$CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FILE != ""} {
		puts "RM-error: CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FILE($CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FILE) is invalid. Please correct it."
	}
####################################
## Post-chip_finish customizations
####################################
if {[file exists [which $TCL_USER_CHIP_FINISH_POST_SCRIPT]]} {
        puts "RM-info: Sourcing [which $TCL_USER_CHIP_FINISH_POST_SCRIPT]"
        source $TCL_USER_CHIP_FINISH_POST_SCRIPT
} elseif {$TCL_USER_CHIP_FINISH_POST_SCRIPT != ""} {
        puts "RM-error: TCL_USER_CHIP_FINISH_POST_SCRIPT($TCL_USER_CHIP_FINISH_POST_SCRIPT) is invalid. Please correct it."
}
if {$TCL_USER_CONNECT_PG_NET_SCRIPT != ""} {
	if {[file exists [which $TCL_USER_CONNECT_PG_NET_SCRIPT]]} {
		puts "RM-info: Sourcing [which $TCL_USER_CONNECT_PG_NET_SCRIPT]"
  		source $TCL_USER_CONNECT_PG_NET_SCRIPT
	} else {
		puts "RM-error: TCL_USER_CONNECT_PG_NET_SCRIPT($TCL_USER_CONNECT_PG_NET_SCRIPT) is invalid. Please correct it."
	}
} else {
	connect_pg_net
	# For non-MV designs with more than one PG, you should use connect_pg_net in manual mode.
}
****************************************
Report : Power/Ground Connection Summary
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:35:01 2019
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 9429/9429
Unconnected nwell pins        9429
Ground net VSS                9429/9429
Unconnected pwell pins        9429
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
## Run check_routes to save updated routing DRC to the block
redirect -tee -file ${REPORTS_DIR}/${REPORT_PREFIX}.check_routes {check_routes}
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MINT5
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 


Start checking for open nets ... 

Total number of nets = 9497, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 9497 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used  155  Alloctr  156  Proc 1563 
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :	 false               
common.post_detail_route_redundant_via_insertion        :	 medium              
common.verbose_level                                    :	 0                   

Printing options for 'route.detail.*'
detail.antenna                                          :	 true                
detail.eco_max_number_of_iterations                     :	 10                  
detail.eco_route_use_soft_spacing_for_timing_optimization:	 false               
detail.force_end_on_preferred_grid                      :	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 8 threads for routing. (ZRT-444)
Checked	1/9 Partitions, Violations =	0
Checked	2/9 Partitions, Violations =	0
Checked	3/9 Partitions, Violations =	0
Checked	4/9 Partitions, Violations =	0
Checked	5/9 Partitions, Violations =	0
Checked	6/9 Partitions, Violations =	0
Checked	7/9 Partitions, Violations =	0
Checked	8/9 Partitions, Violations =	0
Checked	9/9 Partitions, Violations =	0
[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc  535 
[DRC CHECK] Total (MB): Used  183  Alloctr  185  Proc 2122 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    62849 micron
Total Number of Contacts =             77367
Total Number of Wires =                59988
Total Number of PtConns =              6
Total Number of Routed Wires =       59988
Total Routed Wire Length =           62849 micron
Total Number of Routed Contacts =       77367
	Layer               M1 :        270 micron
	Layer            MINT1 :      16536 micron
	Layer            MINT2 :      19531 micron
	Layer            MINT3 :      13581 micron
	Layer            MINT4 :       9265 micron
	Layer            MINT5 :       3666 micron
	Layer            MSMG1 :          0 micron
	Layer            MSMG2 :          0 micron
	Layer            MSMG3 :          0 micron
	Layer            MSMG4 :          0 micron
	Layer            MSMG5 :          0 micron
	Layer              MG1 :          0 micron
	Layer              MG2 :          0 micron
	Via            VINT4_0 :          3
	Via        VINT4_0_1x2 :       1350
	Via   VINT4_0(rot)_2x1 :          9
	Via   VINT4_0(rot)_1x2 :         21
	Via        VINT4_0_2x1 :         90
	Via            VINT3_0 :         34
	Via        VINT3_0_2x1 :       2979
	Via   VINT3_0(rot)_1x2 :          2
	Via   VINT3_0(rot)_2x1 :          4
	Via        VINT3_0_1x2 :        508
	Via            VINT2_0 :        252
	Via        VINT2_0_1x2 :       7275
	Via        VINT2_0_2x1 :       1604
	Via   VINT2_0(rot)_2x1 :         13
	Via   VINT2_0(rot)_1x2 :         10
	Via            VINT1_0 :       2437
	Via        VINT1_0_1x2 :       9037
	Via   VINT1_0(rot)_2x1 :        108
	Via   VINT1_0(rot)_1x2 :        175
	Via        VINT1_0_2x1 :      20011
	Via               V1_0 :       5801
	Via          V1_0(rot) :          1
	Via           V1_0_1x2 :      16409
	Via      V1_0(rot)_2x1 :        214
	Via      V1_0(rot)_1x2 :        119
	Via           V1_0_2x1 :       8901

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 88.98% (68839 / 77367 vias)
 
    Layer V1         = 81.55% (25643  / 31445   vias)
        Weight 1     = 81.55% (25643   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 18.45% (5802    vias)
    Layer VINT1      = 92.33% (29331  / 31768   vias)
        Weight 1     = 92.33% (29331   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.67% (2437    vias)
    Layer VINT2      = 97.25% (8902   / 9154    vias)
        Weight 1     = 97.25% (8902    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.75% (252     vias)
    Layer VINT3      = 99.04% (3493   / 3527    vias)
        Weight 1     = 99.04% (3493    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.96% (34      vias)
    Layer VINT4      = 99.80% (1470   / 1473    vias)
        Weight 1     = 99.80% (1470    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.20% (3       vias)
 
  Total double via conversion rate    = 88.98% (68839 / 77367 vias)
 
    Layer V1         = 81.55% (25643  / 31445   vias)
    Layer VINT1      = 92.33% (29331  / 31768   vias)
    Layer VINT2      = 97.25% (8902   / 9154    vias)
    Layer VINT3      = 99.04% (3493   / 3527    vias)
    Layer VINT4      = 99.80% (1470   / 1473    vias)
 
  The optimized via conversion rate based on total routed via count = 88.98% (68839 / 77367 vias)
 
    Layer V1         = 81.55% (25643  / 31445   vias)
        Weight 1     = 81.55% (25643   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 18.45% (5802    vias)
    Layer VINT1      = 92.33% (29331  / 31768   vias)
        Weight 1     = 92.33% (29331   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.67% (2437    vias)
    Layer VINT2      = 97.25% (8902   / 9154    vias)
        Weight 1     = 97.25% (8902    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.75% (252     vias)
    Layer VINT3      = 99.04% (3493   / 3527    vias)
        Weight 1     = 99.04% (3493    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.96% (34      vias)
    Layer VINT4      = 99.80% (1470   / 1473    vias)
        Weight 1     = 99.80% (1470    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.20% (3       vias)
 


Verify Summary:

Total number of nets = 9497, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


save_block
Information: Saving block 'CORTEXM0DS:CORTEXM0DS/chip_finish.design'
1
####################################
## Create abstract and frame
####################################
## Enabled for hierarchical designs; for bottom and intermediate levels of physical hierarchy
if {$DESIGN_STYLE == "hier"} {
        if {$USE_ABSTRACTS_FOR_POWER_ANALYSIS == "true"} {
                set_app_options -name abstract.annotate_power -value true
        }
        if {$USE_ABSTRACTS_FOR_SIGNAL_EM_ANALYSIS == "true"} {
                set_app_options -name abstract.enable_signal_em_analysis -value true
        }
        if { $PHYSICAL_HIERARCHY_LEVEL == "bottom" } {
                create_abstract -read_only
                create_frame -block_all true
                derive_hier_antenna_property -design ${DESIGN_NAME}/${CHIP_FINISH_BLOCK_NAME}

        } elseif { $PHYSICAL_HIERARCHY_LEVEL == "intermediate"} {
            if { $ABSTRACT_TYPE_FOR_MPH_BLOCKS == "nested"} {
                ## Create nested abstract for the intermediate level of physical hierarchy
                create_abstract -read_only
            } elseif { $ABSTRACT_TYPE_FOR_MPH_BLOCKS == "flattened"} {
                ## Create flattened abstract for the intermediate level of physical hierarchy
                create_abstract -read_only -preserve_block_instances false
            }
            create_frame -block_all true
            derive_hier_antenna_property -design ${DESIGN_NAME}/${CHIP_FINISH_BLOCK_NAME}
        }
}
####################################
## Report and output
####################################
if {$REPORT_QOR} {source report_qor.tcl} 
RM-info: Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/report_qor.tcl

RM-info: Reporting clock tree information and QoR ...

 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
Information: RDE mode is turned on. (TIM-124)
Warning: Libraries do not have CCS noise model for accurate waveform analysis in advanced waveform propagation mode. (TIM-207)
Information: Corner mode_norm.fast.RCmin: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.fast.RCmin_bc: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.worst_low.RCmax: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.slow.RCmax: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.worst_low.RCmax_bc: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.slow.RCmax_bc: no PVT mismatches. (PVT-032)
Information: The stitching and editing of coupling caps is turned ON for design 'CORTEXM0DS:CORTEXM0DS/chip_finish.design'. (TIM-125)
Information: Design CORTEXM0DS has 9497 nets, 0 global routed, 9449 detail routed. (NEX-024)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/chip_finish.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/chip_finish.design (time 0s)
Information: The RC mode used is DR for design 'CORTEXM0DS'. (NEX-022)
---extraction options---
Corner: mode_norm.slow.RCmax
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.slow.RCmax_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.worst_low.RCmax
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.worst_low.RCmax_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.fast.RCmin
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.fast.RCmin_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Global options:
 late_ccap_threshold       : 31fF
 late_ccap_ratio           : 0.03
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 8
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : true
Extracting design: CORTEXM0DS 
Information: coupling capacitance is created explicitly. (NEX-029)
Information: 9495 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 9495, routed nets = 9495, across physical hierarchy nets = 0, parasitics cached nets = 9495, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Update timing is using PrimeTime delay calculation. (TIM-201)
************************************************************
Timer Settings:
Delay Calculation Style:                   primetime
Signal Integrity Analysis:                 enabled
Timing Window Analysis:                    enabled
Advanced Waveform Propagation:             full_design
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     enabled
Advanced Receiver Model:                   enabled
************************************************************
Warning: The scenario mode_norm.fast.RCmin has max transition DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
Warning: The scenario mode_norm.fast.RCmin has max capacitance DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
****************************************
Report : clock qor
        -type summary
        -nosplit
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:35:07 2019
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

===========================================================
==== Summary Reporting for Corner mode_norm.fast.RCmin ====
===========================================================

========================================== Summary Table for Corner mode_norm.fast.RCmin ===========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.fast.RCmin, Scenario: mode_norm.fast.RCmin
HCLK                                    M,D       841     19      264     90.14    120.23      0.00      0.00         0         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        841     19      264     90.14    120.23      0.00      0.00         0         0


Warning: The scenario mode_norm.fast.RCmin_bc has max transition DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
Warning: The scenario mode_norm.fast.RCmin_bc has max capacitance DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
==============================================================
==== Summary Reporting for Corner mode_norm.fast.RCmin_bc ====
==============================================================

========================================= Summary Table for Corner mode_norm.fast.RCmin_bc =========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.fast.RCmin_bc, Scenario: mode_norm.fast.RCmin_bc
HCLK                                    M,D       841     19      264     90.14    120.23     73.97     34.56         0         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        841     19      264     90.14    120.23     73.97     34.56         0         0


===========================================================
==== Summary Reporting for Corner mode_norm.slow.RCmax ====
===========================================================

========================================== Summary Table for Corner mode_norm.slow.RCmax ===========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.slow.RCmax, Scenario: mode_norm.slow.RCmax
HCLK                                    M,D       841     19      264     90.14    120.23     77.48     36.39         5         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        841     19      264     90.14    120.23     77.48     36.39         5         0


================================================================
==== Summary Reporting for Corner mode_norm.worst_low.RCmax ====
================================================================

======================================== Summary Table for Corner mode_norm.worst_low.RCmax ========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.worst_low.RCmax, Scenario: mode_norm.worst_low.RCmax
HCLK                                    M,D       841     19      264     90.14    120.23     96.53     45.99         7         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        841     19      264     90.14    120.23     96.53     45.99         7         0


1
Dispatching command : 'report_clock_qor -type latency -show_paths -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.latency
Dispatching command : 'report_clock_qor -type area -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.cell_area
Dispatching command : 'report_clock_qor -type structure -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.structure
Dispatching command : 'report_clock_qor -type drc_violators -all -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.drc_violators
Dispatching command : 'report_clock_timing -type summary -nosplit -scenarios [get_scenarios]' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_timing
Waiting for all dispatched commands to complete ...
Done.

All command runs are done. Below is the status.

Completed 'report_clock_qor -type latency -show_paths -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.latency'

Completed 'report_clock_qor -type area -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.cell_area'

Completed 'report_clock_qor -type structure -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.structure'

Completed 'report_clock_qor -type drc_violators -all -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.drc_violators'

Completed 'report_clock_timing -type summary -nosplit -scenarios [get_scenarios]' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_timing'

RM-info: Running report_clock_qor -type power ...

RM-info: Reporting timing constraints ...

Dispatching command : 'report_mode -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_mode
Dispatching command : 'report_pvt -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_pvt
Waiting for all dispatched commands to complete ...
Done.

All command runs are done. Below is the status.

Completed 'report_mode -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_mode'

Completed 'report_pvt -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_pvt'

RM-info: Reporting timing and QoR ...

****************************************
Report : qor
        -summary
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:35:34 2019
****************************************
Information: Timer using 'PrimeTime Delay Calculation, SI, Timing Window Analysis, AWP, CRPR'. (TIM-050)

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
mode_norm.slow.RCmax (Setup)          10.06           0.00              0
mode_norm.worst_low.RCmax (Setup)           0.63           0.00              0
Design             (Setup)             0.63           0.00              0

mode_norm.fast.RCmin_bc (Hold)          -6.58          -8.73             29
Design             (Hold)             -6.58          -8.73             29
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                           3477.95
Cell Area (netlist and physical only):         3477.95
Nets with DRC Violations:       10
1
Information: Timer using 'PrimeTime Delay Calculation, SI, Timing Window Analysis, AWP, CRPR'. (TIM-050)
****************************************
Report : global timing
        -format { narrow }
        -report_by design
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:35:34 2019
****************************************

No setup violations found.


Hold violations
--------------------------------------------------------------
          Total   reg->reg    in->reg   reg->out    in->out
--------------------------------------------------------------
WNS       -6.58      -6.58       0.00       0.00       0.00
TNS       -8.73      -8.73       0.00       0.00       0.00
NUM          29         29          0          0          0
--------------------------------------------------------------

1
RM-info: Analyzing design violations ...

****************************************
Report : check_mv_design
        -erc_mode
        -voltage_threshold 0
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:35:34 2019
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 0 warning(s) from check_mv_design. (MV-082)
1
****************************************
Report : check_mv_design
        -power_connectivity
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:35:34 2019
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- PG net rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Power connectivity rule ----------
Warning: PG pin 'u_logic_J6i2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_J6i2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Zei2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Zei2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Gji2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Gji2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Tki2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Tki2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Idk2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Idk2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Wbk2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Wbk2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Tdp2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Tdp2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_K3l2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_K3l2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Hzj2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Hzj2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_A4t2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_A4t2z4_reg/VNW' is unconnected. (MV-005)
Information: Message 'MV-005' limit (20) exceeded. Remainder will be suppressed. The limit can be changed with '-max_message_count' option. (MV-079)
Information: Total 18858 MV-005 violations. (MV-080)

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 18858 warning(s) from check_mv_design. (MV-082)
1
****************************************
Report : check_mv_design
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:35:34 2019
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 0 warning(s) from check_mv_design. (MV-082)
1
Loading cell instances...
Number of Standard Cells: 9429
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 94
Number of VDD Vias: 8667
Number of VDD Terminals: 76
Number of VSS Wires: 89
Number of VSS Vias: 8417
Number of VSS Terminals: 76
**************Verify net VDD connectivity*****************
  Number of floating wires: 13
  Number of floating vias: 0
  Number of floating std cells: 2503
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
**************Verify net VSS connectivity*****************
  Number of floating wires: 14
  Number of floating vias: 0
  Number of floating std cells: 2585
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
{PATH_3_2 PATH_3_9 PATH_3_10 PATH_3_12 PATH_3_15 PATH_3_22 PATH_3_23 PATH_3_25 PATH_3_28 PATH_3_35 PATH_3_36 PATH_3_38 PATH_3_41 PATH_3_48 PATH_3_49 PATH_3_51 PATH_3_54 PATH_3_62 PATH_3_64 PATH_3_67 PATH_3_75 PATH_3_77 PATH_3_80 PATH_3_88 PATH_3_90 PATH_3_93 PATH_3_95}
RM-info: Running report_power ...

RM-info: Reporting design information ...

****************************************
Report : report_utilization
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:35:36 2019
****************************************
Utilization Ratio:			0.6001
Utilization options:
 - Area calculation based on:		site_row of block CORTEXM0DS/chip_finish
 - Categories of objects excluded:	hard_macros macro_keepouts soft_macros io_cells hard_blockages 
Total Area:				5795.4632
Total Capacity Area:			5795.4632
Total Area of cells:			3477.9464
Area of excluded objects:
 - hard_macros         :		0.0000
 - macro_keepouts      :		0.0000
 - soft_macros         :		0.0000
 - io_cells            :		0.0000
 - hard_blockages      :		0.0000

Utilization of site-rows with:
 - Site 'unit':				0.6001

0.6001
RM-info: Checking design issues ...

RM-info: Reporting units ...

RM-info: Reporting non-default app option settings ...

RM-info: Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/report_qor.tcl

print_message_info -ids * -summary

Id             Severity         Limit    Occurrences   Suppressed
--------------------------------------------------------------------
FILE-007    Information             0              2            0
LNK-040     Information             0              1            0
MV-005          Warning             0             20            0
MV-079      Information             0              1            0
MV-080      Information             0              1            0
MV-082      Information             0              3            0
NEX-022     Information             0              1            0
NEX-024     Information             0              1            0
NEX-028     Information             0              1            0
NEX-029     Information             0              1            0
POW-005     Information            10              1            0
POW-009         Warning            10              4            0
POW-024     Information            10              2            0
POW-052     Information            10              2            0
PVT-032     Information             0              6            0
TIM-050     Information             0              5            0
TIM-111     Information             0              1            0
TIM-112     Information             0              1            0
TIM-124     Information             0              1            0
TIM-125     Information             0              1            0
TIM-201     Information             0              1            0
TIM-207         Warning             0              1            0
UIC-058         Warning             0              9            0
ZRT-309         Warning             0              1            0
ZRT-444     Information             0              1            0

Diagnostics summary: 35 warnings, 34 informationals
echo [date] > chip_finish
exit
Maximum memory usage for this session: 939.85 MB
CPU usage for this session:     49 seconds (  0.01 hours)
Elapsed time for this session:     42 seconds (  0.01 hours)
Thank you for using IC Compiler II.
icc2_shell  -f ./rm_icc2_pnr_scripts/icv_in_design.tcl | tee -i logs_icc2/icv_in_design.log



                              IC Compiler II (TM)

             Version P-2019.03-SP1 for linux64 - Apr 25, 2019 -SLE

                    Copyright (c) 1988 - 2019 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

##########################################################################################
# Tool: IC Compiler II
# Script: icv_in_design.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
source -echo ./rm_setup/icc2_pnr_setup.tcl
puts "RM-info : Running script [info script]\n"
RM-info : Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_setup/icc2_pnr_setup.tcl

##########################################################################################
# Tool: IC Compiler II
# Script: icc2_pnr_setup.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
source -echo ./rm_setup/icc2_common_setup.tcl 
puts "RM-info : Running script [info script]\n"
RM-info : Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_setup/icc2_common_setup.tcl

set TECH_HOME "/afs/eos.ncsu.edu/lockers/research/ece/wdavis/tech"
set DCRM_RESULTS_DIR "../dcrm/results"
##########################################################################################
# Tool: IC Compiler II
# Script: icc2_common_setup.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
##########################################################################################
## Required variables
## These variables must be correctly filled in for the flow to run properly
##########################################################################################
set DESIGN_NAME 		"CORTEXM0DS" ;# Required; name of the design to be worked on; also used as the block name when scripts save or copy a block
set LIBRARY_SUFFIX		"" ;# Suffix for the design library name ; default is unspecified   
set DESIGN_LIBRARY 		"${DESIGN_NAME}${LIBRARY_SUFFIX}" ;# Name of the design library; default is ${DESIGN_NAME}${LIBRARY_SUFFIX}
set REFERENCE_LIBRARY 		"${TECH_HOME}/ece720/Nangate_15nm_OCL_ICC2_LibPrep_v2014_06/icc2_cell_lib/NanGate_15nm_OCL.ndm"	;# Required; a list of reference libraries for the design library.
;#	for library configuration flow (LIBRARY_CONFIGURATION_FLOW set to true below): 
;#		- specify the list of physical source files to be used for library configuration during create_lib
;# 	for hierarchical designs using bottom-up flows: include subblock design libraries in the list;
;# 	for hierarchical designs using ETMs: include the ETM library in the list.
;# 		- If unpack_rm_dirs.pl is used to create dir structures for hierarchical designs, 
;#		  in order to transition between hierarchical DP and hierarchical PNR flows properly, 
;#		  absolute paths are a requirement.
set COMPRESS_LIBS               "false" ;# Save libs as compressed NDM; only used in DP.
set VERILOG_NETLIST_FILES	"${DCRM_RESULTS_DIR}/${DESIGN_NAME}.mapped.v"	;# Verilog netlist files;
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
set UPF_FILE 			""	;# A UPF file
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
;#          for hierarchical designs using ETMs, load the block upf file
;#          for each sub-block linked to ETM, include the following line in the UPF_FILE 
;#              load_upf block.upf -scope block_instance_name
set UPF_SUPPLEMENTAL_FILE	""      ;# The supplemental UPF file. Only needed if you are running golden UPF flow, in which case, you need both UPF_FILE and this.
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
;#	    If UPF_SUPPLEMENTAL_FILE is specified, scripts assume golden UPF flow. load_upf and save_upf commands will be different.	
set TCL_PARASITIC_SETUP_FILE	""	;# Specify a Tcl script to read in your TLU+ files by using the read_parasitic_tech command;
;# refer to the example in templates/init_design.read_parasitic_tech_example.tcl 
set TCL_MCMM_SETUP_FILE		"${DCRM_RESULTS_DIR}/ICC2_files/${DESIGN_NAME}.MCMM/top.tcl"	;# Specify a Tcl script to create your corners, modes, scenarios and load respective constraints;
;# two examples are provided in templates/: 
;# init_design.mcmm_example.explicit.tcl: provide mode, corner, and scenario constraints; create modes, corners, 
;# and scenarios; source mode, corner, and scenario constraints, respectively 
;# init_design.mcmm_example.auto_expanded.tcl: provide constraints for the scenarios; create modes, corners, 
;# and scenarios; source scenario constraints which are then expanded to associated modes and corners
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
set TECH_FILE 			"${TECH_HOME}/ece720/Nangate_15nm_OCL_Milkyway_v2014_06/FreePDK15.tf" 	;# A technology file; TECH_FILE and TECH_LIB are mutually exclusive ways to specify technology information; 
;# TECH_FILE is recommended, although TECH_LIB is also supported in ICC2 RM. 
set TECH_LIB			""	;# Specify the reference library to be used as a dedicated technology library;
;# as a best practice, please list it as the first library in the REFERENCE_LIBRARY list 
set TECH_LIB_INCLUDES_TECH_SETUP_INFO true 
;# Indicate whether TECH_LIB contains technology setup information such as routing layer direction, offset, 
;# site default, and site symmetry, etc. TECH_LIB may contain this information if loaded during library prep.
;# true|false; this variable is associated with TECH_LIB. 
set TCL_TECH_SETUP_FILE		"init_design.tech_setup.tcl"
;# Specify a TCL script for setting routing layer direction, offset, site default, and site symmetry list, etc.
;# init_design.tech_setup.tcl is the default. Use it as a template or provide your own script.
;# This script will only get sourced if the following conditions are met: 
;# (1) TECH_FILE is specified (2) TECH_LIB is specified && TECH_LIB_INCLUDES_TECH_SETUP_INFO is false 
set ROUTING_LAYER_DIRECTION_OFFSET_LIST "   {M1 vertical 0.0}   {MINT1 horizontal 0.0}   {MINT2 vertical 0.0}   {MINT3 horizontal 0.0}   {MINT4 vertical 0.0}   {MINT5 horizontal 0.0}   {MSMG1 vertical 0.0}   {MSMG2 horizontal 0.0}   {MSMG3 vertical 0.0}   {MSMG4 horizontal 0.0}   {MSMG5 vertical 0.0}   {MG1 horizontal 0.0}   {MG2 vertical 0.0} "
;# Specify the routing layers as well as their direction and offset in a list of space delimited pairs;
;# This variable should be defined for all metal routing layers in technology file;
;# Syntax is "{metal_layer_1 direction offset} {metal_layer_2 direction offset} ...";
;# It is required to at least specify metal layers and directions. Offsets are optional. 
;# Example1 is with offsets specified: "{M1 vertical 0.2} {M2 horizontal 0.0} {M3 vertical 0.2}"
;# Example2 is without offsets specified: "{M1 vertical} {M2 horizontal} {M3 vertical}"
##########################################################################################
## Optional variables
## Specify these variables if the corresponding functions are desired 
##########################################################################################
set DESIGN_LIBRARY_SCALE_FACTOR	"1000"	;# Specify the length precision for the library. Length precision for the design
;# library and its ref libraries must be identical. Tool default is 10000, which
;# implies one unit is one Angstrom or 0.1nm.
set UPF_UPDATE_SUPPLY_SET_FILE	""	;# A UPF file to resolve UPF supply sets
set DEF_FLOORPLAN_FILES		""	;# DEF files which contain the floorplan information;
;# 	for DP: not required
;# 	for PNR: required if INIT_DESIGN_INPUT = ASCII in icc2_pnr_setup.tcl and neither TCL_FLOORPLAN_FILE or 
;#		 initialize_floorplan is used; DEF_FLOORPLAN_FILES and TCL_FLOORPLAN_FILE are mutually exclusive;
;# 	         not required if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM
set DEF_SCAN_FILE		"${DCRM_RESULTS_DIR}/${DESIGN_NAME}.mapped.scandef"	;# A scan DEF file for scan chain information;
;# 	for PNR: not required if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM, as SCANDEF is expected to be loaded already
set DEF_SITE_NAME_PAIRS		{}	;# A list of site name pairs for read_def -convert; 
;# specify site name pairs with from_site first followed by to_site;
;# Example: set DEF_SITE_NAME_PAIRS {{from_site_1 to_site_1} {from_site_2 to_site_2}} 	
set SITE_DEFAULT		""	;# Specify the default site name if there are multiple site defs in the technology file;
;# this is to be used by initialize_floorplan command; example: set SITE_DEFAULT "unit";
;# this is applied in the init_design.tech_setup.tcl script 
set SITE_SYMMETRY_LIST	""		;# Specify a list of site def and its symmetry value;
;# this is to be used by read_def or initialize_floorplan command to control the site symmetry;
;# example: set SITE_SYMMETRY_LIST "{unit Y} {unit1 Y}"; this is applied in the init_design.tech_setup.tcl script 
set MIN_ROUTING_LAYER		"M1"	;# Min routing layer name; normally should be specified; otherwise tool can use all metal layers
set MAX_ROUTING_LAYER		"MINT5"	;# Max routing layer name; normally should be specified; otherwise tool can use all metal layers
set LIBRARY_CONFIGURATION_FLOW	false	;# Set it to true enables library configuration flow which calls the library manager under the hood to generate .nlibs, 
;# save them to disk, and automatically link them to the design.
;# Requires LINK_LIBRARY to be specified with .db files and REFERENCE_LIBRARY to be specified with physical
;# source files for the library configuration flow. Also search_path (in icc2_pnr_setup.tcl) should include paths 
;# to these .db and physical source files.
set LINK_LIBRARY		""	;# Specify .db files;
;# 	for running VC-LP (vc_lp.tcl) and Formality (fm.tcl): required
;# 	for ICC-II without LIBRARY_CONFIGURATION_FLOW enabled: not required
;#	for ICC-II with LIBRARY_CONFIGURATION_FLOW enabled: required; 
;#      	- the .db files specified will be used for the library configuration under the hood during create_lib 
##########################################################################################
## Variables related to flow controls of flat PNR, hierarchical PNR and transition with DP
##########################################################################################
set DESIGN_STYLE		"flat"	;# Specify the design style; flat|hier; default is flat; 
;# specify flat for a totally flat flow (flat PNR for short) and 
;# specify hier for a hierarchical flow (hier PNR for short);
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR: this should set to flat (default)
;#	for DP: not used 
set PHYSICAL_HIERARCHY_LEVEL	"" 	;# Specify the current level of hierarchy for the hierarchical PNR flow; top|intermediate|bottom;
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR and for DP: not used.
set RELEASE_DIR_DP		"" 	;# Specify the release directory of DP RM; 
;# this is where init_design.tcl of PNR flow gets DP RM released libraries;
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR: required if INIT_DESIGN_INPUT = DP_RM_NDM, as init_design.tcl needs to know where DP RM libraries are
;#	for DP: not used 
set RELEASE_LABEL_NAME_DP 	"for_pnr"	
;# Specify the label name of the block in the DP RM released library;
;# this is the label name which init_design.tcl of PNR flow will open. 
set RELEASE_DIR_PNR		"" 	;# Specify the release directory of PNR RM; 
;# this is where the init_design.tcl of hierarchical PNR flow gets the sub-block libraries;	
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR and for DP: not used.
##########################################################################################
## Variables related to REDHAWK ANALYSIS FUSION
##########################################################################################
set REDHAWK_SEARCH_PATH		"" 	;# Required. Search path to the NDM, reference libraries, and etc.
puts "RM-info : Completed script [info script]\n"
RM-info : Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_setup/icc2_common_setup.tcl

########################################################################################## 
## Variables for init_design inputs (used by init_design.tcl)
##########################################################################################
set INIT_DESIGN_INPUT 		"ASCII"	;# Specify one of the 3 options: ASCII | DC_ASCII | DP_RM_NDM; default is ASCII.
;# 1.ASCII: assumes all design input files are ASCII and will read them in individually.
;# 2.DC_ASCII: for design transfer from DC using the write_icc2_files command;
;#   sources ${DCRM_RESULTS_DIR}/${DCRM_FINAL_DESIGN_ICC2}/${DESIGN_NAME}.icc2_script.tcl;
;#   you can change the default of DC_RESULTS_DIR and DCRM_FINAL_DESIGN_ICC2 below;
;#   commonly used in combination with SPG flow (set PLACE_OPT_SPG_FLOW true below)  
;# 3.DP_RM_NDM: if ICC2-DP-RM is completed, you can take its NDM outputs and skip the design creation steps;
;#   for PNR flat (DESIGN_STYLE set to flat), script copies the design library from ICC2-DP-RM release 
;#   area (specified by RELEASE_DIR_DP) and opens design;    
;#   for PNR hier flow (DESIGN_STYLE set to hier), script will either copy design library 
;#   from ICC2-DP-RM release area or in addition to that, copy design library of the child blocks from PNR
;#   release area (specified by RELEASE_DIR_PNR), and then open design.
#set DCRM_RESULTS_DIR  		"./results" ;# used by DC_ASCII to specify DC-RM output directory. Default is results.   
;# (Rhett Davis) Moved this variable to icc2_common_setup.tcl for use with DP flow
set DCRM_FINAL_DESIGN_ICC2 	"ICC2_files" ;# output directory name generated by DC-RM's write_icc2_files command;
;# only valid if you specify DC_ASCII for INIT_DESIGN_INPUT;
;# The directory contains verilog, floorplan, scenario settings, and constraints from DC
;# in a format that IC Compiler II can source.    
set POCV_CORNER_FILE_MAPPING_LIST 	"" ;# a list of corner and its associated POCV file in pairs, as POCV is corner dependant;
;# same corner can have multiple corresponding files;
;# example: set POCV_CORNER_FILE_MAPPING_LIST "{corner1 file1a} {corner1 file1b} {corner2 file2}";
;# in the example, file1a and file1b will be loaded for corner1, file2 will be loaded for corner2.
;# Note: POCV_CORNER_FILE_MAPPING_LIST will take precedence if AOCV_CORNER_TABLE_MAPPING_LIST is also specified
set AOCV_CORNER_TABLE_MAPPING_LIST 	"" ;# a list of corner and its associated AOCV table in pairs, as AOCV is corner dependant;
;# same corner can have multiple corresponding tables;
;# example: set AOCV_CORNER_TABLE_MAPPING_LIST "{corner1 table1a} {corner1 table1b} {corner2 table2}";
;# in the example, table1a and table1b will be loaded for corner1, table2 will be loaded for corner2.
set TCL_PAD_CONSTRAINTS_FILE		"" ;# a Tcl script for your pad constraint commands used by place_io of 
;# templates/init_design.flat_design_planning_example.tcl sourced by init_design.tcl
set TCL_MV_SETUP_FILE			"" ;# a Tcl script placeholder for your MV setup commands,such as create_voltage_area, 
;# placement bound, power switch creation and level shifter insertion, etc;
;# refer to templates/init_design.power_switch_example.tcl for sample commands   
set TCL_PG_CREATION_FILE		"" ;# a Tcl script placeholder for your power ground network creation commands,
;# such as create_pg*, set_pg_strategy, compile_pg, etc;
set TCL_FLOORPLAN_FILE			"rm_setup/floorplan.tcl" ;# Tcl floorplan file written by the write_floorplan command; for example, floorplan/floorplan.tcl;
;# TCL_FLOORPLAN_FILE and DEF_FLOORPLAN_FILES are mutually exclusive; please specify only one of them;
;# Not effective if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM.
;# The write_floorplan command writes a floorplan.tcl Tcl script and a floorplan.def DEF file;
;# reading floorplan.tcl alone can restore the entire floorplan - refer to write_floorplan man for more details  
set TCL_ADDITIONAL_FLOORPLAN_FILE 	"" ;# a supplementary Tcl constraint file; sourced after DEF_FLOORPLAN_FILE or TCL_FLOORPLAN_FILE is read, 
;# or initialize_floorplan is done; can be used to cover additional floorplan constructs, 
;# such as bounds, pin guides, or route guides, etc; not valid if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM.
set TCL_USER_INIT_DESIGN_POST_SCRIPT ""	;# An optional Tcl file to be sourced at the very end of init_design.tcl before save_block.
########################################################################################## 
## Variables for constraints or settings that impact multiple steps (used across flow)
##########################################################################################
set TCL_PLACEMENT_SPACING_LABEL_RULE_FILE "" ;# A file to specify your placement spacing labels and rules.
;# Example : set_placement_spacing_label -name X -side both -lib_cells [get_lib_cells -of [get_cells]]
;# Example : set_placement_spacing_rule -labels {X SNPS_BOUNDARY} {0 1}
set SAIF_FILE				"" ;# Specify a SAIF file for accurate power computation for features such as
;# total power (opt.power.mode set to total) and enhanced low power placement (place.coarse.enhanced_low_power_effort).
;# sourced at the beginning of place_opt.tcl
set SAIF_FILE_POWER_SCENARIO		"" ;# SAIF_FILE related; specify a power scenario where the SAIF is to be applied
set SAIF_FILE_SOURCE_INSTANCE		"" ;# SAIF_FILE related; name of the instance of the current design as it appears in SAIF file.
set SAIF_FILE_TARGET_INSTANCE		"" ;# SAIF_FILE related; name of the target instance on which activity is to be annotated.
set OPTIMIZATION_FREEZE_PORT_LIST 	"" ;# List of cells (for ex, clock gen modules, or customized logics that should not be touched) to which freeze_clock_ports 
;# and freeze_data_ports attribute will be set to prevent optimization from modifying their port signature; 
;# especially useful if you do formal verification by modules. 
;# Sets opt.dft.hier_preservation to true and runs set_freeze_port -all on the specified cells.
set TCL_USER_CONNECT_PG_NET_SCRIPT ""	;# An optional Tcl file for customized connect_pg_net command and options, such as for bias pins of cells added by opto;
;# sourced by all the main scripts prior to the save_block command
# ---------------------------------
# Lib cell purpose restrictions
# ---------------------------------
set TCL_LIB_CELL_PURPOSE_FILE 		"set_lib_cell_purpose.tcl" ;# A Tcl file which applies lib cell purpose related restrictions;
;# You can specify it with your own customized script	
;# RM default is set_lib_cell_purpose.tcl which includes the following restrictions, each controlled by
;# an individual variable : dont use cells (TCL_LIB_CELL_DONT_USE_FILE), tie cells (TIE_LIB_CELL_PATTERN_LIST), 
;# hold fixing (HOLD_FIX_LIB_CELL_PATTERN_LIST), CTS (CTS_LIB_CELL_PATTERN_LIST) and CTS-exclusive cells (CTS_ONLY_LIB_CELL_PATTERN_LIST). 
## The following 5 *_LIB_CELL_* variables are only applicable if set_lib_cell_purpose.tcl is used for lib cell purpose restrictions.
#  If you do not plan to use set_lib_cell_purpose.tcl, specify TCL_LIB_CELL_PURPOSE_FILE with your own file and you don't have to specify the following variables.
set TCL_LIB_CELL_DONT_USE_FILE 		"" ;# A Tcl file for customized don't use ("set_lib_cell_purpose -exclude <purpose>" commands).
;# The file is to be sourced in set_lib_cell_purpose.tcl, which is the default script for handling lib cell 
;# purpose restrictions specified by the variable TCL_LIB_CELL_PURPOSE_FILE above.
;# It only takes effect if TCL_LIB_CELL_PURPOSE_FILE is set to the default value set_lib_cell_purpose.tcl
set TIE_LIB_CELL_PATTERN_LIST 		"" ;# A list of TIE lib cell patterns to be included for optimization;
;# Example : set TIE_LIB_CELL_PATTERN_LIST "*/TIE* */ttt*"
set HOLD_FIX_LIB_CELL_PATTERN_LIST 	"" ;# A list of hold time fixing lib cell patterns to be included only for hold
set CTS_LIB_CELL_PATTERN_LIST 		"" ;# List of CTS lib cell patterns to be used by CTS; 
;# please include repeaters, always-on repeaters (for MV-CTS), 
;# and gates (for sizing pre-existing gates)/always-on buffers;
;# Please also include flops as CCD can size flops to improve timing.
;# example : set CTS_LIB_CELL_PATTERN_LIST "*/NBUF* */AOBUF* */AOINV* */SDFF*"
set CTS_ONLY_LIB_CELL_PATTERN_LIST 	"" ;# List of CTS lib cell patterns to be used by CTS "exclusively", such as clock specific
;# buffers and inverters. Please be aware that these cells will be applied with only cts 
;# purpose and nothing else. If you want to use these lib cells for other purposes, 
;# such as optimization and hold, specify them in CTS_LIB_CELL_PATTERN_LIST instead
# ---------------------------------
# Clock NDR
# ---------------------------------
set TCL_CTS_NDR_RULE_FILE 		"cts_ndr.tcl" ;# Specify a script for clock NDR creation and association, to be sourced at place_opt
;# By default the variable is set to cts_ndr.tcl, which is an RM provided example.
;# Important: to use the example script, you must also specify CTS_NDR_RULE_NAME, CTS_INTERNAL_NDR_RULE_NAME,
;# or CTS_LEAF_NDR_RULE_NAME (see below for details), otherwise the script won't do anything.
## Note: the CTS_*NDR* variables below are only applicable if TCL_CTS_NDR_RULE_FILE is set to the RM provided example script. 
## If you specify your own script for TCL_CTS_NDR_RULE_FILE, variables below will not be used.
## For root clock nets
set CTS_NDR_RULE_NAME			"" ;# Specify a clock NDR rule for root nets;
;# required for the example script to work on the root and internal nets.
;# Below are the 3 predefined rules supported:  
;# rm_2w2s : double width double spacing 
;# rm_2w2s_shield_default : double width double spacing + shielding with default width and spacing
;# rm_2w2s_shield_list : double width double spacing + shielding with customized per layer width and spacing
set CTS_NDR_SHIELDING_LAYER_WIDTH_LIST 	"" ;# A list of layer_name shield_width ,for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_NDR_RULE_NAME.
set CTS_NDR_SHIELDING_LAYER_SPACING_LIST "" ;# A list of layer_name shield_spacing, for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_NDR_RULE_NAME.
set CTS_NDR_MIN_ROUTING_LAYER		"" ;# Min routing layer for set_clock_routing_rules to which CTS_NDR_RULE_NAME is applied. 
set CTS_NDR_MAX_ROUTING_LAYER		"" ;# Max routing layer for set_clock_routing_rules to which CTS_NDR_RULE_NAME is applied.
## For internal clock nets (by default same values as with the root clock nets)
set CTS_INTERNAL_NDR_RULE_NAME		"$CTS_NDR_RULE_NAME" ;# Specify a clock NDR rule for internal nets; default is same as CTS_NDR_RULE_NAME;
;# required for the example script to work on the internal nets.
;# Below are the 3 predefined rules supported:  
;# rm_2w2s : double width double spacing 
;# rm_2w2s_shield_default : double width double spacing + shielding with default width and spacing
;# rm_2w2s_shield_list : double width double spacing + shielding with customized per layer width and spacing
set CTS_INTERNAL_NDR_SHIELDING_LAYER_WIDTH_LIST "$CTS_NDR_SHIELDING_LAYER_WIDTH_LIST" ;# A list of layer_name shield_width ,for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_INTERNAL_NDR_RULE_NAME.
set CTS_INTERNAL_NDR_SHIELDING_LAYER_SPACING_LIST "$CTS_NDR_SHIELDING_LAYER_SPACING_LIST" ;# A list of layer_name shield_spacing, for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_INTERNAL_NDR_RULE_NAME.
set CTS_INTERNAL_NDR_MIN_ROUTING_LAYER "$CTS_NDR_MIN_ROUTING_LAYER" ;# Min routing layer for set_clock_routing_rules to which CTS_INTERNAL_NDR_RULE_NAME is applied. 
set CTS_INTERNAL_NDR_MAX_ROUTING_LAYER "$CTS_NDR_MAX_ROUTING_LAYER" ;# Max routing layer for set_clock_routing_rules to which CTS_INTERNAL_NDR_RULE_NAME is applied.
## For leaf clock nets
set CTS_LEAF_NDR_RULE_NAME 		"" ;# Specify rm_leaf as the predefined rule for the example script to prepare a default rule for leaf nets
set CTS_LEAF_NDR_MIN_ROUTING_LAYER 	$CTS_NDR_MIN_ROUTING_LAYER ;# Min routing layer for set_clock_routing_rules to which rm_leaf is applied.
set CTS_LEAF_NDR_MAX_ROUTING_LAYER 	$CTS_NDR_MAX_ROUTING_LAYER ;# Max routing layer for set_clock_routing_rules to which rm_leaf is applied.
# ---------------------------------
# Preroute optimizations
# ---------------------------------
set PREROUTE_PLACEMENT_MAX_DENSITY	"" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;	
;# If specified, sets place.coarse.max_density to limit local density to be less than the value.
;# if unspecified, place.coarse.max_density remains at tool default 0; 
;# now if $PREROUTE_PLACEMENT_AUTO_DENSITY is also true, tool will auto determine a appropriate value; 
;# while if $PREROUTE_PLACEMENT_AUTO_DENSITY is false, tool will try to spread cells evenly
set PREROUTE_PLACEMENT_MAX_UTIL		"" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;
;# sets place.coarse.congestion_driven_max_util to control how densely the tool can pack cells in uncongested 
;# regions, in order to remove congestion in congested regions
;# if unspecified, place.coarse.congestion_driven_max_util remains at tool default 0.93
set PREROUTE_PLACEMENT_AUTO_DENSITY	true ;# true|false; tool default true; optional in RM to set it to false if you want to disable the feature; 
;# sets place.coarse.auto_density_control to control coarse placement automatic density control;
;# if you do not specify either of the above two settings (max density and max util) and keep the tool defaults, 
;# the automatic density control selects the value for max density and max util based on the design stage;
;# message PLACE-027 is issued to report the chosen settings
set PREROUTE_PLACEMENT_ENHANCED_AUTO_DENSITY false ;# false|true, tool default false; optional in RM;
;# sets place.coarse.enhanced_auto_density_control;
;# automaticlly selects max density based on the design stage as well as design utilization;
;# automatically selects max util based on the design stage as well as design tchnology
set PREROUTE_PLACEMENT_TARGET_ROUTING_DENSITY "" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;	
;# sets place.coarse.target_routing_density to control target routing density for congestion-driven placement; 
;# if left unspecified, place.coarse.target_routing_density remains at tool default 0 
set PREROUTE_PLACEMENT_PIN_DENSITY_AWARE false ;# false|true; tool default false; optional in RM;
;# sets app option place.coarse.pin_density_aware to control maximum local pin density;
set PREROUTE_NDR_OPTIMIZATION 		false ;# false|true, tool default false; optional in RM;
;# sets place_opt/clock_opt.flow.optimize_ndrs to true enables NDR optimization
set PREROUTE_CTS_POWER_AWARE_PRUNING	false ;# false|true; tool default false; RM default false;
;# sets cts.common.power_aware_pruning to allow selection of repeater cells to also consider 
;# internal and leakage power in order to reduce dynamic and also leakage power of the clock trees;
;# impacts place_opt trial CTS/optimize icgs and clock_opt build_clock phase 
set PREROUTE_CTS_LOW_POWER_TECHNIQUE	"" ;# gate_relocation|low_power_targets|all; RM default is unspecified;
;# impacts place_opt trial CTS/optimize icgs and clock_opt build_clock phase; 
;# gate_relocation: sets cts.compile.power_opt_mode to gate_relocation to enable activity aware gate 
;#                  relocation (moves cells with low input clock toggling rates closer to their drivers)
;#		    at the end of gate by gate clock tree synthesis;
;# low_power_targets: sets cts.compile.power_opt_mode to low_power_targets for CTS to relax certain
;#                    internal constraints and build clock trees with less area and power;
;# all: sets cts.compile.power_opt_mode to all to enable both the above features
########################################################################################## 
## Variables for the place_opt step (used by place_opt.tcl and settings.place_opt.tcl)
##########################################################################################
set PLACE_OPT_ACTIVE_SCENARIO_LIST	"" ;# A subset of scenarios to be made active during place_opt step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
;# include CTS scenarios if you are enabling CTS related features during place_opt,
;# such as PLACE_OPT_OPTIMIZE_ICGS, PLACE_OPT_TRIAL_CTS, or PLACE_OPT_MSCTS
set PLACE_OPT_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by place_opt; default "" which means no user prefix
set TCL_USER_PLACE_OPT_PRE_SCRIPT 	"" ;# An optional Tcl file for place_opt.tcl to be sourced before place_opt.
set TCL_USER_PLACE_OPT_SCRIPT 		"" ;# An optional Tcl file for place_opt.tcl to replace pre-existing place_opt commands.
set TCL_USER_PLACE_OPT_POST_SCRIPT 	"" ;# An optional Tcl file for place_opt.tcl to be sourced after place_opt.
set PLACE_OPT_SPG_FLOW 			false ;# false|true; RM default false; set it to true to enable SPG input handling flow in place_opt.tcl;
;# which skips the first pass of the two-pass placement;
;# recommended to go with DC-ASCII inputs (set INIT_DESIGN_INPUT DC_ASCII)
set PLACE_OPT_TRIAL_CTS 		false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.trial_clock_tree to enables early clock tree synthesis;
;# useful for low power placement and ICG optimization flow (PLACE_OPT_OPTIMIZE_ICGS). 
;# Propagated clocks will be used through-out place_opt flow.
;# Note: when PLACE_OPT_OPTIMIZE_ICGS is set to true, trial CTS will be automatically enabled, 
;# regardless of the setting of PLACE_OPT_TRIAL_CTS. So you don't have to manually enable it.
set PLACE_OPT_OPTIMIZE_ICGS 		false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.optimize_icgs for place_opt to run automatic ICG optimization that performs trial CTS, 
;# timing-aware ICG splitting and clock-aware placement for critical enable paths.
;# The aggressiveness of splitting can be controlled by the PLACE_OPT_OPTIMIZE_ICGS_CRITICAL_RANGE. 
set PLACE_OPT_OPTIMIZE_ICGS_CRITICAL_RANGE "" ;# specify a value between 0 and 1; default unspecified; 
;# sets place_opt.flow.optimize_icgs_critical_range to the value specified; tool default is 0.75.
;# When set to X, only ICGs enable slack within {EN_WNS, EN_WNS*(1-X)} will be considered for splitting;
;# for example, 0.75 means only ICG with enable pin violations between 1*EN_WNS and 0.25*EN_WNS will be split,
;# while the ICG enable slack below 0.25*EN_WNS will be skipped. Larger value means more splitting. 
set PLACE_OPT_MERGE_ICGS		true ;# false|true; tool default true; optional in RM to set it to false;
;# sets place_opt.flow.merge_clock_gates to control whether the OBD ICG merging is enabled or not;
;# when set to true, ICG merging (merge_clock_gates) runs internally inside place_opt as a first step in initial_place stage;
set PLACE_OPT_ICG_AUTO_BOUND		false ;# false|true; tool default false; optional in RM;
;# sets place.coarse.icg_auto_bound to enable use of automatically created group bounds
set PLACE_OPT_CLOCK_AWARE_PLACEMENT	false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.clock_aware_placement to guide placement with ICG's enable timing criticality; 
;# place_opt will try to improve ICG enable timing by placing the timing critical ICGs and their fanout cells 
;# at better locations for ICG enable paths.
;# Note: when PLACE_OPT_OPTIMIZE_ICGS is set to true, clock-aware placement will be automatically enabled, 
;# regardless of the setting of PLACE_OPT_CLOCK_AWARE_PLACEMENT. So you don't have to manually enable it.
set PLACE_OPT_MSCTS			false ;# false|true; enables MSCTS (regular) at place_opt step; requires TCL_REGULAR_MSCTS_FILE to be specified;
;# It runs in two parts: first part runs at place_opt step to source TCL_REGULAR_MSCTS_FILE;
;# second part runs at clock_opt_cts step, skips TCL_REGULAR_MSCTS_FILE, propagates clocks, and runs mesh simulation;
;# By default, the features runs in ideal clock mode. However if if PLACE_OPT_OPTIMIZE_ICGS or PLACE_OPT_TRIAL_CTS 
;# are also enabled, then propagated clocks will be used during the place_opt step;
;# If set to false (RM default), RM runs MSCTS only at clock_opt_cts step.
set PLACE_OPT_MSCTS_CRITICAL_SCENARIO	"" ;# Specify a scenario with worst RC and most visible sinks for place_opt MSCTS to base on;
;# script will record current scenario, switch to the specified scenario before MSCTS, and then
;# restore the original current scenario after MSCTS. Only valid if PLACE_OPT_MSCTS is set to true
set TCL_USER_SPARE_CELL_PRE_SCRIPT	"" ;# An optional Tcl file for spare cell insertion to be sourced before place_opt;
;# refer to templates/place_opt.spare_cell.tcl for an example
set TCL_USER_SPARE_CELL_POST_SCRIPT	"" ;# An optional Tcl file for spare cell insertion to be sourced after place_opt;
;# refer to templates/place_opt.spare_cell.tcl for an example
set TCL_NON_CLOCK_NDR_RULES_FILE 	"" ;# Specify a NDR rules file for signal nets (Clock NDR rules are specified by CTS_NDR_* variables above)
set PLACE_OPT_MULTIBIT_BANKING 		false ;# tool default false; optional in RM;
;# sets place_opt.flow.enable_multibit_banking to enable multibit banking during place_opt;
;# takes effect during place_opt initial_opto 
set PLACE_OPT_MULTIBIT_DEBANKING 	false ;# tool default false; optional in RM;
;# sets place_opt.flow.enable_multibit_debanking to enables multibit debanking during place_opt;
;# takes effect during place_opt final_opto
########################################################################################## 
## Variables for the clock_opt step 
## (used by settings.clock_opt_cts.tcl, clock_opt_cts.tcl, and clock_opt_opto.tcl)
##########################################################################################
set CLOCK_OPT_CTS_ACTIVE_SCENARIO_LIST  "" ;# A subset of scenarios to be made active during clock_opt_cts step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set CLOCK_OPT_CTS_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by clock_opt build_clock; default "" which means no user prefix
set TCL_USER_CLOCK_OPT_CTS_PRE_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to be sourced before clock_opt.
set TCL_USER_CLOCK_OPT_CTS_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to replace pre-existing clock_opt commands.
set TCL_USER_CLOCK_OPT_CTS_POST_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to be sourced after clock_opt.
set CLOCK_OPT_OPTO_ACTIVE_SCENARIO_LIST "" ;# A subset of scenarios to be made active during clock_opt_opto step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set CLOCK_OPT_OPTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by clock_opt final_opto; default "" which means no user prefix
set TCL_USER_CLOCK_OPT_OPTO_PRE_SCRIPT 	"" ;# An optional Tcl file for clock_opt_opto.tcl to be sourced before clock_opt.
set TCL_USER_CLOCK_OPT_OPTO_SCRIPT 	"" ;# An optional Tcl file for clock_opt_opto.tcl to replace pre-existing clock_opt commands.
set TCL_USER_CLOCK_OPT_OPTO_POST_SCRIPT "" ;# An optional Tcl file for clock_opt_opto.tcl to be sourced after clock_opt.
set CLOCK_OPT_MSCTS_CRITICAL_SCENARIO	"" ;# Specify a scenario with worst RC and most visible sinks for MSCTS to base on;
;# script will record current scenario, switch to the specified scenario before MSCTS, and then
;# restore the original current scenario after MSCTS.
set TCL_REGULAR_MSCTS_FILE		"" ;# Specify a Tcl script for regular multisource clock tree synthesis setup and creation,
;# which will be sourced prior to the "place_opt" if PLACE_OPT_MSCTS is true in place_opt.tcl
;# and before "clock_opt -from build_clock -to route_clock" command in clock_opt_cts.tcl
;# RM provided script: mscts.regular.tcl
set TCL_STRUCTURAL_MSCTS_FILE		"" ;# Specify a Tcl script for structural multisource clock tree synthesis setup and creation,
;# which will be sourced prior to the "clock_opt -from build_clock -to route_clock" command
;# in clock_opt_cts.tcl;
;# RM provided script: mscts.structural.tcl
set PREROUTE_CTS_POWER_AWARE_PRUNING	false ;# false|true; tool default false; RM default false;
;# sets cts.common.power_aware_pruning to allow selection of repeater cells to also consider 
;# internal and leakage power in order to reduce dynamic and also leakage power of the clock trees 
set PREROUTE_CTS_LOW_POWER_TECHNIQUE	"" ;# gate_relocation|low_power_targets|all; RM default is unspecified;
;# gate_relocation: sets cts.compile.power_opt_mode to gate_relocation to enable activity aware gate 
;#                  relocation (moves cells with low input clock toggling rates closer to their drivers)
;#		    at the end of gate by gate clock tree synthesis;
;# low_power_targets: sets cts.compile.power_opt_mode to low_power_targets for CTS to relax certain
;#                    internal constraints and build clock trees with less area and power;
;# all: sets cts.compile.power_opt_mode to all to enable both the above features
set CLOCK_OPT_OPTO_CTO 			false ;# Default false; enables post-route clock tree optimization in clock_opt_opto.tcl
set CLOCK_OPT_OPTO_CTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by CTO; default "" which means no user prefix
########################################################################################## 
## Variables for route_auto and route_opt related settings 
## (Used by settings.route_auto.tcl, settings.route_opt.tcl, route_auto.tcl, and route_opt.tcl)
##########################################################################################
set ROUTE_AUTO_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during route_auto step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set ROUTE_AUTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created suring route_auto; default "" which means no user prefix
set TCL_USER_ROUTE_AUTO_PRE_SCRIPT 	"" ;# An optional Tcl file for route_auto.tcl to be sourced before route_auto.
set TCL_USER_ROUTE_AUTO_SCRIPT 		"" ;# An optional Tcl file for route_auto.tcl to replace pre-existing routing commands.
set TCL_USER_ROUTE_AUTO_POST_SCRIPT 	"" ;# An optional Tcl file for route_auto.tcl to be sourced after route_auto.
set ROUTE_OPT_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during route_opt step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set ROUTE_OPT_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created during route_opt; default "" which means no user prefix
set TCL_USER_ROUTE_OPT_PRE_SCRIPT 	"" ;# An optional Tcl file for route_opt.tcl to be sourced before route_opt.
set TCL_USER_ROUTE_OPT_SCRIPT 		"" ;# An optional Tcl file for route_opt.tcl to replace pre-existing route_opt commands.
set TCL_USER_ROUTE_OPT_POST_SCRIPT 	"" ;# An optional Tcl file for route_opt.tcl to be sourced after route_opt.
set CLOCK_OPT_GLOBAL_ROUTE_OPT		false ;# false|true; tool default false; optional in RM; 
;# enables Global Route Based Optimization by setting clock_opt.flow.enable_global_route_opt 
;# and route_opt.flow.enable_power to true, sources routing settings, and runs clock_opt -from global_route_opt;
;# this feature is added to route_auto.tcl; if enabled, it replaces route_global command;
set ROUTE_AUTO_USE_SINGLE_COMMAND	false ;# false|true; runs route_auto command instead of atomic commands (route_global+route_track+route_detail with update_timing in between)
set REDUNDANT_VIA_INSERTION		false ;# false|true; tool default false; optional in RM; enables redundant via insertion for post-route;
;# if you choose ESTABLISHED for TECHNOLOGY_NODE on RMgen download page,
;# RM is set up to run concurrent redundant via insertion during route_auto and route_opt
;# otherwise, RM is set up to reserve space and run standalone add_redundant_vias after route_auto and route_opt  
set TCL_USER_REDUNDANT_VIA_MAPPING_FILE "" ;# ICC-II via mapping file required for redundant via insertion; 
;# the file should include add_via_mapping commands.   
set TCL_USER_ICC_REDUNDANT_VIA_MAPPING_FILE "" ;# ICC style via mapping file required for redundant via insertion; 
;# the file should include define_zrt_redundant_vias commands.
;# This variable is mutually exclusive with TCL_USER_REDUNDANT_VIA_MAPPING_FILE
set ROUTE_AUTO_ANTENNA_FIXING		false ;# false|true; tool default false; optional in RM;
;# set true to enable route.detail.hop_layers_to_fix_antenna and source TCL_ANTENNA_RULE_FILE in route_auto.tcl 
;# to fix Antenna violations.
set TCL_ANTENNA_RULE_FILE	""	;# Antenna rule file; required if ROUTE_AUTO_ANTENNA_FIXING is set to true.
set ROUTE_AUTO_CREATE_SHIELDS 		"none" ;# none|before_route_auto|after_route_auto; default is none; optional in RM;
;# choose to create shields before or after route_auto; all nets with shielding rules will be shielded	
set ROUTE_OPT_PT_DELAY_CALCULATION_WITH_PBA false ;# Default false; sets time.pba_optimization_mode to path to enable PBA during second route_opt;
set ROUTE_OPT_STARRC_CONFIG_FILE ""	;# Specify the configuration file for StarRC in-design extraction for the second route_opt in route_opt.tcl;
;# required; refer to templates/route_opt.starrc_config_example.txt as an example
set ROUTE_OPT_RESHIELD 			"after_route_opt" ;# none|after_route_opt|incremental; default is after_route_opt; 
;# set after_route_opt to reshield nets after route_opt is done with create_shield command; 
;# set incremental to trigger reshield during all route_opt eco route sessions with an app option; 
;# note that ROUTE_OPT_RESHIELD only works if ROUTE_AUTO_CREATE_SHIELDS is set to a value other than none
set ROUTE_OPT_CTO 			"auto" ;# auto|always_on|always_off; tool default auto; RM default auto;
;# sets route_opt.flow.enable_ccd_clock_drc_fixing to the specified value for clock DRC fixing in route_opt;
;# Note: this feature affects both CCD and non-CCD route_opt;
;# if CCD is enabled, with auto, route_opt will enable the feature; set it to always_off if you want it disabled.
;# if CCD is not enabled, with auto, this feature won't be enabled; set it to always_on to enable the feature.
## The following 6 ROUTE_OPT_ECO_OPT* variables are for ECO fusion (eco_opt command) in route_opt.tcl
#  Note that once ROUTE_OPT_ECO_OPT_PT_PATH is specified, ECO fusion is enabled and the third route_opt will be skipped.
set ROUTE_OPT_ECO_OPT_PT_PATH		"" ;# Required by eco_opt; specify the path to pt_shell; for example: /u/mgr/bin/pt_shell
;# if specified, eco_opt
set ROUTE_OPT_ECO_OPT_DB_PATH		"" ;# Optional; specify the paths to .db files of the reference libraries for PT (if not already in your search path)
;# For eco_opt, PT needs to read db. 
set ROUTE_OPT_ECO_OPT_TYPE		"" ;# Optional; eco_opt fixing type; timing|setup|hold|drc|leakage_power|dynamic_power|total_power|buffer_removal
;# if not specified, works on all types
set ROUTE_OPT_ECO_OPT_STARRC_CONFIG_FILE "" ;# Optional; specify the configuration file for StarRC in-design extraction
set ROUTE_OPT_ECO_OPT_WORK_DIR		"" ;# Optional; specify the working directory for eco_opt where PT files and logs are generated;
;# if not specified, tool will automatically generate one
set ROUTE_OPT_ECO_OPT_PRE_LINK_SCRIPT	"" ;# Optional; specify the file that contains custom PT script, which is executed before linking in PrimeTime;
;# use PT commands that do not require the current design
set ROUTE_OPT_ECO_OPT_POST_LINK_SCRIPT	"" ;# Optional; specify the file that contains custom PT script, which is executed after linking in PrimeTime;
;# use PT commands that require the current design
########################################################################################## 
## Variables for chip finishing related settings (Used by chip_finish.tcl)
##########################################################################################
set CHIP_FINISH_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during chip_finish step.
;# once set, the list of active scenarios is saved and carried over to subsequent steps.
set TCL_USER_CHIP_FINISH_PRE_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced before filler cell insertion.
set TCL_USER_CHIP_FINISH_POST_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced after metal fill insertion.
## Std cell filler and decap cells used by chip_finish step and post PT-ECO refill in pt_eco step
set CHIP_FINISH_METAL_FILLER_PREFIX 	"" ;# A string to specify the prefix for metal filler (decap) cells.
set CHIP_FINISH_NON_METAL_FILLER_PREFIX $CHIP_FINISH_METAL_FILLER_PREFIX ;# A string to specify the prefix for non-metal fillers.
set CHIP_FINISH_METAL_FILLER_LIB_CELL_LIST "" ;# A list of metal filler (decap) lib cells, including the library name, for ex, 
;# Example: "hvt/DCAP_HVT lvt/DCAP_LVT". Recommended to specify decaps from largest to smallest.
set CHIP_FINISH_NON_METAL_FILLER_LIB_CELL_LIST "" ;# A list of non-metal filler lib cells, including the library name, for ex,
;# Example: hvt/FILL_HVT lvt/FILL_LVT. Recommended to specify them from largest to smallest.
## Signal EM
set CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT "ITF" ;# Specify signal EM constraint format: ITF | ALF; string is uppercase and ITF is default
set CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FILE "" ;# A constraint file which contains signal electromigration constraints;
;# specify an ITF file if CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT is set to ITF, and specify an
;# ALF file if CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT is set to ALF;
;# required for signal EM analysis and fixing to be enabled
set CHIP_FINISH_SIGNAL_EM_SAIF 		"" ;# An optional SAIF file for the signal EM analysis.
set CHIP_FINISH_SIGNAL_EM_SCENARIO 	"" ;# Specify an active scenario which is enabled for setup and hold analysis;
;# Required for signal EM analysis and fixing to proceed.
set CHIP_FINISH_SIGNAL_EM_FIXING 	false ;# Enable signal EM fixing; false | true; false is default
########################################################################################## 
## Variables for ICV in-design related settings (used by icv_in_design.tcl)
##########################################################################################
set ICV_IN_DESIGN_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during icv_in_design step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_ICV_IN_DESIGN_PRE_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced before signoff_check_drc.
set TCL_USER_ICV_IN_DESIGN_POST_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced after second signoff_check_drc.
## signoff_check_drc specific variables
set ICV_IN_DESIGN_DRC_CHECK_RUNSET 	"" ;# The foundry runset for ICV used by signoff_check_drc
set ICV_IN_DESIGN_DRC_CHECK_RUNDIR 	"z_check_drc" 
;# The working directory for the signoff_check_drc before signoff_fix_drc;
;# The directory that contains the initial DRC error database for signoff_fix_drc.
## singoff_fix_drc specific variables
set ICV_IN_DESIGN_ADR 			true ;# true|false; true enables signoff_fix_drc in addition to signoff_check_drc; default is true
set ICV_IN_DESIGN_ADR_RUNDIR 		"z_adr"	;# The working directory for signoff_fix_drc; only takes effect if ICV_IN_DESIGN_ADR is true
set ICV_IN_DESIGN_POST_ADR_RUNDIR 	"z_post_adr" ;# The working directory for signoff_check_drc after signoff_fix_drc is done; 
;# only takes effect if ICV_IN_DESIGN_ADR is true 
set ICV_IN_DESIGN_ADR_DPT_RULES 	"" ;# Specify your DPT rules for signoff_fix_drc fixing; only takes effect if ICV_IN_DESIGN_ADR is true
set ICV_IN_DESIGN_ADR_DPT_RUNDIR	"z_adr_with_dpt" ;# The working directory for signoff_check_drc with DPT rule fixing;
;# only takes effect if ICV_IN_DESIGN_ADR_DPT_RULES (DPR rules) is specified
set ICV_IN_DESIGN_POST_ADR_DPT_RUNDIR	"z_post_adr_with_dpt" ;# The working directory for signoff_check_drc after DPT rule fixing is done;
;# only takes effect if ICV_IN_DESIGN_ADR_DPT_RULES (DPR rules) is specified
## Metal fill specific variables
set ICV_IN_DESIGN_METAL_FILL 		false ;# Default false; set it to true to enable the metal fill creation feature.
set ICV_IN_DESIGN_METAL_FILL_RUNDIR	"z_icvFill" ;# The working directory for signoff_create_metal_fill. Optional. Default is z_icvFill.
set ICV_IN_DESIGN_METAL_FILL_TIMING_DRIVEN_THRESHOLD "" 
;# Specify the threshold for timing-driven metal fill.
;# If not specified, timing-driven is not enabled.
;# If specified, "-timing_preserve_setup_slack_threshold" option is added.
set ICV_IN_DESIGN_METAL_FILL_TRACK_BASED "off" ;# off | <a technology node> | generic; used for -track_fill option of signoff_create_metal_fill
;# for non-track-based : specify off 
;# for track-based : specify either a node (refer to man page) or generic 
set ICV_IN_DESIGN_METAL_FILL_RUNSET	"" ;# Specify the foundry runset for signoff_create_metal_fill command;
;# required only by non track-based metal fill (ICV_IN_DESIGN_METAL_FILL_TRACK_BASED set to off).
set ICV_IN_DESIGN_POST_METAL_FILL_RUNDIR "z_MFILL_after" 
;# The working directory for the signoff_check_drc after signoff_create_metal_fill is completed;
;# only takes effect if ICV_IN_DESIGN_METAL_FILL is true
set ICV_IN_DESIGN_METAL_FILL_TRACK_BASED_PARAMETER_FILE "auto" ;# auto | <a parameter file>; default is auto;
;# this variable is only for track-based metal fill;
;# specify auto to use ICC-II auto generated track_fill_params.rh file or your own paramter file.
########################################################################################## 
## Variables for settings related to write data (used by write_data.tcl)
##########################################################################################
## write_gds related
set WRITE_GDS_LAYER_MAP_FILE 		"" ;# A layer map file which provides a mapping between the tool and GDS layers
set WRITE_OASIS_LAYER_MAP_FILE 		"" ;# A layer map file which provides a mapping between the tool and OASIS layers
########################################################################################## 
## Variables for Functional ECO related settings (used by functional_eco.tcl)
##########################################################################################
set FUNCTIONAL_ECO_ACTIVE_SCENARIO_LIST	"" ;# Optional; a subset of scenarios to be made active during the step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_FUNCTIONAL_ECO_PRE_SCRIPT	"" ;# An optional Tcl file to be sourced before ECO operations.
set TCL_USER_FUNCTIONAL_ECO_POST_SCRIPT	"" ;# An optional Tcl file to be sourced after route_eco.
set FUNCTIONAL_ECO_DISPLACEMENT_THRESHOLD "10" ;# A float to specify the maximum displacement threshold value for 
;# place_eco_cells -eco_changed_cells -legalize_mode minimum_physical_impact -displacement_threshold;
set FUNCTIONAL_ECO_VERILOG_FILE		"" ;# Required; a verilog file to be 
set FUNCTIONAL_ECO_MODE			"default" ;# Specify the preferred flow; default|freeze_silicon
;# default: sources $FUNCTIONAL_ECO_CHANGE_FILE and place_eco_cells in MPI mode
;# freeze_silicon: add_spare_cells, place_eco_cells, sources $FUNCTIONAL_ECO_CHANGE_FILE, and place_freeze_silicon
########################################################################################## 
## Variables for PT ECO related settings (used by pt_eco.tcl/pt_eco_incremental.tcl)
##########################################################################################
## The following variables apply to both pt_eco.tcl (classic PT-ECO flow) and pt_eco_incremental.tcl (Galaxy incremental ECO flow)
set PT_ECO_ACTIVE_SCENARIO_LIST 	"" ;# Optional; a subset of scenarios to be made active during the step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_PT_ECO_PRE_SCRIPT 		"" ;# An optional Tcl file to be sourced before ECO operations.
set TCL_USER_PT_ECO_POST_SCRIPT 	"" ;# An optional Tcl file to be sourced after route_eco.
set PT_ECO_DISPLACEMENT_THRESHOLD 	"10" ;# A float to specify the maximum displacement threshold value for 
;# place_eco_cells -eco_changed_cells -legalize_mode minimum_physical_impact -displacement_threshold;
## The following variables only apply to pt_eco.tcl (classic PT-ECO flow)
set PT_ECO_CHANGE_FILE 			"" ;# Required; an ECO guidance file generated by the PT-SI write_changes command,
;# as an input to the pt_eco.tcl
set PT_ECO_MODE				"default" ;# Specify the preferred flow for the PT-ECO run; default|freeze_silicon
;# default: sources $PT_ECO_CHANGE_FILE and place_eco_cells in MPI mode
;# freeze_silicon: add_spare_cells, place_eco_cells, sources $PT_ECO_CHANGE_FILE, and place_freeze_silicon
########################################################################################## 
## Variables for Redhawk in-design related settings 
## (used by redhawk_in_design_pnr.tcl; SNPS_INDESIGN_RH_RAIL license required)
##########################################################################################
set REDHAWK_DIR 			"" ;# Specify the path to REDHAWK executable; required 
set REDHAWK_PAD_FILE 			"" ;# Default is top level pins.
set REDHAWK_ANALYSIS_NETS 		"" ;# Required. Specify the list of power and ground nets in pairs and in separate lines for the analysis;
;# for example, "VDD1 VSS1 VDD2 VSS2 VDD3 VSS3", where VDD* are power nets and VSS* are ground nets.
set REDHAWK_TECH_FILE 			"" ;# Required. Apache Technology File
set REDHAWK_MACROS 			"" ;# Optional. List of Macro names and macro directories in pairs and in separate lines;
;# for example, "macro1_name macro1_directory 
;#		    macro2_name macro2_directory 
;#		    macro3_name macro3_directory"
set REDHAWK_SWITCH_MODEL_FILES 		"" ;# Optional. List of switch model files;
;# for example: "switch_model_file1 
;#               switch_model_file2 
;#		    switch_model_file3"
set REDHAWK_LIB_FILES 			"" ;# Required. List of .lib files in separate lines.
;# for example: "/home/lib_1.lib 
;#               /home/lib_2.lib
;#               /home/lib_3.lib"
set REDHAWK_APL_FILES			"" ;# Required for dynamic analysis.  List of apl files in separate lines.
;# for example: "x.cdev cdev
;#               x.current current
;#               y.cdev cdev
;#               y.current current"
set REDHAWK_EXTRA_GSR 			"" ;# Optional. Provide a file with custom Redhawk settings.
set REDHAWK_ANALYSIS 			"" ;# Required. Specify of the analyses below:
;# For Static analysis: "static"
;# For Vector-based Dynamic analysis: "dynamic_vcd"
;# For Vectorless Dynamic analysis: "dynamic_vectorless"
;# For Effective Resistance analysis: "effective_resistance"
;# For Minimum path resistance analysis: "min_path_resistance"
;# For Integrity Check: "check_missing_via"
set REDHAWK_OUTPUT_REPORT 		"" ;# Optional. Specify a file name to have the output report produced:
;# For Static or dynamic analysis: the effective voltage drop is reported
;# For Effective Resistance analysis: the effective resistance is reported
;# For Minimum path resistance analysis: the minimum path resistance is reported
;# For Integrity Check: the missing vias are reported
set REDHAWK_EM_ANALYSIS 	   	false ;# Optional. Set to true if EM analysis to be performed with static or dynamic analysis.
set REDHAWK_EM_REPORT 			"" ;# Optional. Specify a file name to have the EM output report produced.
set REDHAWK_SCRIPT_FILE 		"" ;# Optional. Specify a file name for using Redhawk standalone run tcl file.
set REDHAWK_SWITCHING_ACTIVITY_FILE 	"" ;# Required for vector-based dynamic analysis.  Format is as follows:
;# {file_format [file_name] [strip_path]}
set REDHAWK_FIX_MISSING_VIAS       	false ;# Optional. Set to true to enable inserting vias to missing via locations after the check_missing_via flow is run.
set REDHAWK_MISSING_VIA_POS_THRESHOLD	"" ;# Optional. Set to positive voltage between two overlapped layers for filtering purpose.  Default is no filtering.
set REDHAWK_RAIL_DATABASE               RAIL_DATABASE  ; #Optional. Set ICC2 Redhawk Fusion output directory.
set REDHAWK_PGA_POWER_NET               "" ; #Required.  Set one power net for PGA.
set REDHAWK_PGA_GROUND_NET              "" ; #Required.  Set one ground net for PGA
set REDHAWK_PGA_NODE                    "" ; #Required. Set the technology node such as tsmc16.
set REDHAWK_PGA_ICV_DIR                 "" ; #Required. Set the path to the ICV binary.  Example: /global/apps/icv_2018.06
##########################################################################################
## System Variables and Settings (there's no need to change them)
##########################################################################################
## Reporting 
set REPORT_QOR				true ;# true|false; RM default true; runs various reporting commands at end of each step;
;# reporting commands vary by stage; set it to false to skip reporting
set REPORT_QOR_REPORT_POWER		true ;# true|false; RM default true;
;# set it to false to skip report_power and report_clock_qor -type power during reporting
set REPORT_QOR_REPORT_CONGESTION	true ;# true|false; RM default reports congestion with "route_global -congestion_map_only true"
;# at the end of preroute steps; set it to false to skip.
set search_path [list ./rm_icc2_pnr_scripts ./rm_setup ./templates $REDHAWK_SEARCH_PATH]
lappend search_path .
if {$synopsys_program_name == "icc2_shell"} {
	set_host_options -max_cores 8

	## Enable on-disk operation for copy_block to save block to disk right away
	set_app_option -name design.on_disk_operation -value true ;# default false and global-scoped
}
set sh_continue_on_error true
## Label names (while $DESIGN_NAME is the block name)
set INIT_DESIGN_BLOCK_NAME 		"init_design" 			;# Label name to be used when saving a block in init_design.tcl
set PLACE_OPT_BLOCK_NAME 		"place_opt" 			;# Label name to be used when saving a block in place_opt.tcl
set CLOCK_OPT_CTS_BLOCK_NAME 		"clock_opt_cts" 		;# Label name to be used when saving a block in clock_opt_cts.tcl
set CLOCK_OPT_OPTO_BLOCK_NAME 		"clock_opt_opto" 		;# Label name to be used when saving a block in clock_opt_opto.tcl
set ROUTE_AUTO_BLOCK_NAME 		"route_auto" 			;# Label name to be used when saving a block in route_auto.tcl
set ROUTE_OPT_BLOCK_NAME 		"route_opt" 			;# Label name to be used when saving a block in route_opt.tcl
set CHIP_FINISH_BLOCK_NAME 		"chip_finish" 			;# Label name to be used when saving a block in chip_finish.tcl
set ICV_IN_DESIGN_BLOCK_NAME 		"icv_in_design" 		;# Label name to be used when saving a block in icv_in_design.tcl
set WRITE_DATA_FROM_BLOCK_NAME 		$ICV_IN_DESIGN_BLOCK_NAME 	;# Label name of the source block in write_data.tcl;
set WRITE_DATA_BLOCK_NAME 		"write_data" 			;# Label name to be used when saving a block in write_data.tcl
;# default is ICV_IN_DESIGN_BLOCK_NAME
set FUNCTIONAL_ECO_FROM_BLOCK_NAME	$ROUTE_OPT_BLOCK_NAME 		;# Label name of the source block in functional_eco.tcl;
;# default is ROUTE_OPT_BLOCK_NAME
set FUNCTIONAL_ECO_BLOCK_NAME		"functional_eco"		;# Label name to be used when saving a block in functional_eco.tcl
set PT_ECO_FROM_BLOCK_NAME 		$ROUTE_OPT_BLOCK_NAME 		;# Label name of the source block in pt_eco.tcl;
;# default is ROUTE_OPT_BLOCK_NAME
set PT_ECO_BLOCK_NAME 			"pt_eco" 			;# Label name to be used when saving a block in pt_eco.tcl
set PT_ECO_INCREMENTAL_FROM_BLOCK_NAME 	$ROUTE_OPT_BLOCK_NAME 		;# Label name of the source block in pt_eco_incremental_1.tcl;
;# default is ROUTE_OPT_BLOCK_NAME; specify a different name if needed
set PT_ECO_INCREMENTAL_1_BLOCK_NAME 	"pt_eco_incremental_1" 		;# Label name to be used when saving a block in pt_eco_incremental_1.tcl
set PT_ECO_INCREMENTAL_2_BLOCK_NAME 	"pt_eco_incremental_2" 		;# Label name to be used when saving a block in pt_eco_incremental_2.tcl
set REDHAWK_IN_DESIGN_PNR_FROM_BLOCK_NAME $INIT_DESIGN_BLOCK_NAME	;# Label name of the starting block for redhawk_in_design_pnr.tcl;
;# default is INIT_DESIGN_BLOCK_NAME
## Directories
set OUTPUTS_DIR	"./outputs_icc2"	;# Directory to write output data files; mainly used by write_data.tcl
set REPORTS_DIR	"./rpts_icc2"		;# Directory to write reports; mainly used by report_qor.tcl
if !{[file exists $OUTPUTS_DIR]} {file mkdir $OUTPUTS_DIR} ;# do not change this line or directory may not be created properly
if !{[file exists $REPORTS_DIR]} {file mkdir $REPORTS_DIR} ;# do not change this line or directory may not be created properly
##########################################################################################
## Hierarchical PNR Variables (used by hierarchical PNR implementation)
##########################################################################################
## For designs where the blocks are bound to abstracts
set SUB_BLOCK_REFS                   	[list ] ;# If ABSTRACT_TYPE_FOR_MPH_BLOCKS == flattened , specify design names of the immediate child blocks
;# If ABSTRACT_TYPE_FOR_MPH_BLOCKS == nested , specify design names of the physical blocks in all lower levels of physical hierarchy
;# Include the blocks that will be bound to abstracts
set USE_ABSTRACTS_FOR_BLOCKS        	[list ] ;# design names of the physical blocks in the next lower level that will be bound to abstracts
## By default, abstracts created after icv_in_design step of lower-level are used to implement the current level
## Update the following variables if you want to use abstracts created after any other step 
set BLOCK_ABSTRACT_FOR_PLACE_OPT 	"$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_PLACE_OPT label for place_opt
set BLOCK_ABSTRACT_FOR_CLOCK_OPT_CTS    "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CLOCK_OPT_CTS label for clock_opt_cts
set BLOCK_ABSTRACT_FOR_CLOCK_OPT_OPTO   "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CLOCK_OPT_OPTO label for clock_opt_opto
set BLOCK_ABSTRACT_FOR_ROUTE_AUTO       "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ROUTE_AUTO label for route_auto
set BLOCK_ABSTRACT_FOR_ROUTE_OPT        "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ROUTE_OPT label for route_opt
set BLOCK_ABSTRACT_FOR_CHIP_FINISH      "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CHIP_FINISH for chip_finish
set BLOCK_ABSTRACT_FOR_ICV_IN_DESIGN    "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ICV_IN_DESIGN label for icv_in_design
set USE_ABSTRACTS_FOR_POWER_ANALYSIS 	false ;# Default false; false|true;
;# sets app option abstract.annotate_power that annotates power information in the abstracts
;# set this to true to perform power analysis inside subblocks modeled as abstracts
set USE_ABSTRACTS_FOR_SIGNAL_EM_ANALYSIS false ;# Default false; false|true;
;# sets app option abstract.enable_signal_em_analysis 
;# set this to true to perform signal em analysis inside abstracts
set ABSTRACT_TYPE_FOR_MPH_BLOCKS "flattened" ; # "nested | flattened", Default nested. Specifies the type of abstract to be created for MPH blocks (blocks with more than 1 level of physical hierarchy)
;# Allowed values are nested and flattened. 
;# when this variable is set to nested (default), preserve_block_instances option of create_abstract command is set to true (default value)
;# when this variable is set to flattened , preserve_block_instances option of create_abstract command is set to false
set CHECK_HIER_TIMING_CONSTRAINTS_CONSISTENCY true ;# Determines whether the consistency of top and block timing constraints is checked during the check_design command
;# The variable in turn sets the application option abstract.check_constraints_consistency to true
########################################################################################## 
## Hierarchical PNR Variables for clock_opt_cts related settings (used by clock_opt_cts.tcl)
##########################################################################################
set PROMOTE_CLOCK_BALANCE_POINTS	false ;# Default false. When implementing intermediate and top levels of physical hierarchy,
;# set this variable to true to promote clock balance points from sub-blocks.
;# Leave this variable to its default value, if the needed clock balance points for the pins
;# inside sub-blocks are applied from the top-level itself.
########################################################################################## 
## Hierarchical PNR Variables for designs where some of the blocks are bound to ETMs
##########################################################################################
set WRITE_DATA_FOR_ETM_GENERATION       false ;# Default false. Set it to true, for writing out required design data for ETM Generation in PrimeTime 
set WRITE_DATA_FOR_ETM_BLOCK_NAME       $ICV_IN_DESIGN_BLOCK_NAME ;# Name of the starting block for the write_data_for_etm step
## ICC2-RM provides additional files (flavors) to override RM default settings for high connectivity, run time and area/power focused designs.
#  These files are under rm_icc2_pnr_scripts/ :  
#  flavor.high_connectivity_high_congestion_focused.tcl, flavor.area_power_focused.tcl and flavor.run_time_focused.tcl
#  You can use the ADDITIONAL_FLAVOR variable to control whether to use these flavors.
set ADDITIONAL_FLAVOR "" 	;# default unspecified; if unspecified, runs RM default flow that works/balances all PPA
;# set it to high_connectivity_high_congestion for high connectivity design styles with heavy congestions
;# set it to area_power for extra area and power optimizations
;# set it to run_time if run time is the primary concern
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_setup/icc2_pnr_setup.tcl

set REPORT_PREFIX $ICV_IN_DESIGN_BLOCK_NAME
icv_in_design
open_lib $DESIGN_LIBRARY
Information: Loading library file '/afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/CORTEXM0DS' (FILE-007)
Information: Loading library file '/afs/eos.ncsu.edu/lockers/research/ece/wdavis/tech/ece720/Nangate_15nm_OCL_ICC2_LibPrep_v2014_06/icc2_cell_lib/NanGate_15nm_OCL.ndm' (FILE-007)
{CORTEXM0DS}
copy_block -from ${DESIGN_NAME}/${CHIP_FINISH_BLOCK_NAME} -to ${DESIGN_NAME}/${ICV_IN_DESIGN_BLOCK_NAME}
Information: User units loaded from library 'NanGate_15nm_OCL' (LNK-040)
Information: Saving block 'CORTEXM0DS:CORTEXM0DS/icv_in_design.design'
{CORTEXM0DS:CORTEXM0DS/icv_in_design.design}
current_block ${DESIGN_NAME}/${ICV_IN_DESIGN_BLOCK_NAME}
{CORTEXM0DS:CORTEXM0DS/icv_in_design.design}
link_block
Using libraries: CORTEXM0DS NanGate_15nm_OCL
Updating block CORTEXM0DS:CORTEXM0DS/icv_in_design.design
Design 'CORTEXM0DS' was successfully linked.
1
## The following only applies to hierarchical designs
## Swap abstracts if abstracts specified for chip_finish and icv_in_design are different
if {$DESIGN_STYLE == "hier"} {
   if {$USE_ABSTRACTS_FOR_BLOCKS != "" && ($BLOCK_ABSTRACT_FOR_ICV_IN_DESIGN != $BLOCK_ABSTRACT_FOR_CHIP_FINISH)} {
      puts "RM-info: Swapping from $BLOCK_ABSTRACT_FOR_CHIP_FINISH to $BLOCK_ABSTRACT_FOR_ICV_IN_DESIGN abstracts for all blocks."
      change_abstract -references $USE_ABSTRACTS_FOR_BLOCKS -label $BLOCK_ABSTRACT_FOR_ICV_IN_DESIGN
      report_abstracts
   }
}
if {$ICV_IN_DESIGN_ACTIVE_SCENARIO_LIST != ""} {
	set_scenario_status -active false [get_scenarios -filter active]
	set_scenario_status -active true $ICV_IN_DESIGN_ACTIVE_SCENARIO_LIST
}
source -echo settings.non_persistent.tcl ;# non-persistent settings to be re-applied in each session
puts "RM-info: Running script [info script]\n"
RM-info: Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.non_persistent.tcl

##########################################################################################
# Script: settings.non_persistent.tcl
# Description : Settings that need to be re-applied in each new ICC-II session are incldued below.
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
####################################
## Timer 
####################################
## set_app_options -name time.enable_preset_clear_arcs -value true ;# tool default false, global-scoped
####################################
## Keepout margin (lib cell based) 
####################################
## Lib cell based keepout margin is not persistent in the current release and must be re-applied in new ICC-II seccions.
#  Example : create_keepout_margin -outer {5 5 5 5} [get_lib_cells */lib_cell_name]
####################################
## set_threshold_voltage_group_type 
####################################
## Set your threshold_voltage_group attributes. These are persistent and can be simply defined in settings.place_opt.tcl. 
#  Listed here for your reference. For example:
#  	define_user_attribute -type string -class lib_cell threshold_voltage_group
#  	set_attribute -quiet [get_lib_cells -quiet */*LVT] threshold_voltage_group LVt
#  	set_attribute -quiet [get_lib_cells -quiet */*RVT] threshold_voltage_group RVt
#  	set_attribute -quiet [get_lib_cells -quiet */*HVT] threshold_voltage_group HVt
## set_threshold_voltage_group_type is not persistent and should be defined here:
#  	set_threshold_voltage_group_type -type low_vt LVt
#  	set_threshold_voltage_group_type -type normal_vt RVt
#  	set_threshold_voltage_group_type -type high_vt HVt
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.non_persistent.tcl

########################################################################
## Pre signoff_check_drc and signoff_fix_drc customizations
########################################################################
if {[file exists [which $TCL_USER_ICV_IN_DESIGN_PRE_SCRIPT]]} {
        puts "RM-info: Sourcing [which $TCL_USER_ICV_IN_DESIGN_PRE_SCRIPT]"
        source $TCL_USER_ICV_IN_DESIGN_PRE_SCRIPT
} elseif {$TCL_USER_ICV_IN_DESIGN_PRE_SCRIPT != ""} {
        puts "RM-error: TCL_USER_ICV_IN_DESIGN_PRE_SCRIPT($TCL_USER_ICV_IN_DESIGN_PRE_SCRIPT) is invalid. Please correct it."
}
####################################
## report_app_options & report_lib_cell_purpose	
####################################
redirect -tee -file ${REPORTS_DIR}/${REPORT_PREFIX}.report_app_options.start {report_app_options -non_default *}
****************************************
Report : app_option
           -non_default
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:35:44 2019
****************************************
Name                                                            Type       Value       User-default System-default Scope      Status     Source
--------------------------------------------------------------- ---------- ----------- ------------ -------------- ---------- ---------- ----------------------------------------------------------------------------------------------------
ccd.post_route_buffer_removal                                   bool       true        --           false          block      normal     
design.on_disk_operation                                        bool       true        true         false          global     normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_setup/icc2_pnr_setup.tcl:552
extract.enable_coupling_cap                                     bool       true        --           false          block      normal     
opt.area.effort                                                 enum       high        {}           low            block      normal     
opt.common.advanced_logic_restructuring_mode                    enum       area_timing {}           none           block      normal     
opt.common.buffer_area_effort                                   enum       ultra       {}           low            block      normal     
opt.common.use_route_aware_estimation                           enum       true        {}           false          block      normal     
opt.port.eliminate_verilog_assign                               bool       true        --           false          block      normal     
opt.power.effort                                                enum       high        {}           low            block      normal     
opt.power.mode                                                  enum       total       {}           none           block      normal     
opt.timing.effort                                               enum       high        {}           low            block      normal     
place_opt.final_place.effort                                    enum       high        {}           medium         block      normal     
place_opt.initial_drc.global_route_based                        enum       1           {}           false          block      normal     
place_opt.place.congestion_effort                               enum       high        {}           medium         block      normal     
route.common.post_detail_route_redundant_via_insertion          enum       medium      {}           off            block      normal     
route.detail.eco_max_number_of_iterations                       integer    10          --           -1             block      normal     
route.detail.eco_route_use_soft_spacing_for_timing_optimization bool       false       --           true           block      normal     
route.detail.timing_driven                                      bool       true        --           false          block      normal     
route.global.timing_driven                                      bool       true        --           false          block      normal     
route.track.crosstalk_driven                                    bool       true        --           false          block      normal     
route.track.timing_driven                                       bool       true        --           false          block      normal     
time.enable_ccs_rcv_cap                                         bool       true        --           false          block      normal     
time.enable_clock_to_data_analysis                              bool       true        --           false          block      normal     
time.enable_io_path_groups                                      bool       true        --           false          block      normal     
time.remove_clock_reconvergence_pessimism                       bool       true        --           false          block      normal     
time.si_enable_analysis                                         bool       true        --           false          block      normal     
--------------------------------------------------------------- ---------- ----------- ------------ -------------- ---------- ---------- ----------------------------------------------------------------------------------------------------

There are additional internal differences with no available TBC source.
1
redirect -file ${REPORTS_DIR}/${REPORT_PREFIX}.report_lib_cell_purpose {report_lib_cell -objects [get_lib_cells] -column {full_name:20 valid_purposes}}
## The following only applies to designs with physical hierarchy
## Ignore the sub-blocks (bound to abstracts) internal timing paths
if {$DESIGN_STYLE == "hier" && $PHYSICAL_HIERARCHY_LEVEL != "bottom"} {
    set_timing_paths_disabled_blocks  -all_sub_blocks
}
########################################################################
## signoff_check_drc and signoff_fix_drc
########################################################################
## Runset for signoff_check_drc
if {[file exists [which $ICV_IN_DESIGN_DRC_CHECK_RUNSET]]} {
	puts "RM-info: Setting signoff.check_drc.runset to [which $ICV_IN_DESIGN_DRC_CHECK_RUNSET]"
	set_app_options -name signoff.check_drc.runset -value $ICV_IN_DESIGN_DRC_CHECK_RUNSET
} elseif {$ICV_IN_DESIGN_DRC_CHECK_RUNSET != ""} {
	puts "RM-error: ICV_IN_DESIGN_DRC_CHECK_RUNSET($ICV_IN_DESIGN_DRC_CHECK_RUNSET) is invalid. Please correct it."
}
if {[get_app_option_value -name signoff.check_drc.runset] != ""} {

	########################################################################
	## signoff_check_drc
	########################################################################
	save_block ;# Save to disk is required as ICV reads from disk file instead of memory
	set_app_options -name signoff.check_drc.run_dir -value $ICV_IN_DESIGN_DRC_CHECK_RUNDIR ;# RM default z_check_drc
	signoff_check_drc -error_data $ICV_IN_DESIGN_DRC_CHECK_RUNDIR ;# RM default z_check_drc

	## Note: Ideally results from signoff_check_drc should be reviewed and corrective action
	#  taken on appropriate app.options before invoking signoff_fix_drc.
	#  Note that signoff.fix_drc.max_errors_per_rule defaults at 1000. If more than 1000 DRC violations
	#  are reported of a specific type, this error type will be excluded from fixing. This condition
	#  may indicate that there is some other issue with the design.

	if {$ICV_IN_DESIGN_ADR} {

	########################################################################
	## signoff_fix_drc (controlled by ICV_IN_DESIGN_ADR, default true)
	########################################################################
	#  Specify valid ICV_IN_DESIGN_ADR_DPT_RULES if you want signoff_fix_drc to be used for DPT rules fixing
	#  Review the signoff_fix_drc/result_summary.rpt for complete details of signoff_fix_drc

		########################################################################
		## signoff_fix_drc for non-DPT
		########################################################################
		set_app_options -name signoff.fix_drc.init_drc_error_db -value $ICV_IN_DESIGN_DRC_CHECK_RUNDIR ;# RM default z_check_drc
		set_app_options -name signoff.fix_drc.run_dir -value $ICV_IN_DESIGN_ADR_RUNDIR ;# RM default z_adr
		set_app_options -name signoff.fix_drc.custom_guidance -value off

		## signoff_drc_check after fixing
		if {$ICV_IN_DESIGN_ADR_DPT_RULES != ""} {
			signoff_fix_drc -unselect_rules $ICV_IN_DESIGN_ADR_DPT_RULES
		} else {
			signoff_fix_drc
		}
		save_block

		set_app_options -name signoff.check_drc.run_dir -value $ICV_IN_DESIGN_POST_ADR_RUNDIR ;# RM default z_post_adr
		signoff_check_drc -error_data $ICV_IN_DESIGN_POST_ADR_RUNDIR ;# RM default z_post_adr

		########################################################################
		## signoff_fix_drc for DPT
		########################################################################
		if {$ICV_IN_DESIGN_ADR_DPT_RULES != ""} {
			set_app_options -name signoff.fix_drc.init_drc_error_db -value $ICV_IN_DESIGN_POST_ADR_RUNDIR ;# RM default z_post_adr
			set_app_options -name signoff.fix_drc.run_dir -value $ICV_IN_DESIGN_ADR_DPT_RUNDIR ;# RM default z_adr_with_dpt
			set_app_options -name signoff.fix_drc.custom_guidance -value dpt

			signoff_fix_drc -select_rules $ICV_IN_DESIGN_ADR_DPT_RULES
			save_block
	
			## signoff_drc_check after DPT fixing
			set_app_options -name signoff.check_drc.run_dir -value $ICV_IN_DESIGN_POST_ADR_DPT_RUNDIR ;# RM default z_post_adr_with_dpt
			signoff_check_drc -error_data $ICV_IN_DESIGN_POST_ADR_DPT_RUNDIR ;# RM default z_post_adr_with_dpt
			set_app_options -name signoff.fix_drc.custom_guidance -value off
		}
	}
} else {
	puts "RM-error: signoff.check_drc.runset is not specified. Please set it through ICV_IN_DESIGN_DRC_CHECK_RUNSET!" 
	puts "RM-info: signoff_check_drc and signoff_fix_drc are both skipped." 
}
RM-error: signoff.check_drc.runset is not specified. Please set it through ICV_IN_DESIGN_DRC_CHECK_RUNSET!
RM-info: signoff_check_drc and signoff_fix_drc are both skipped.
####################################
## Metal fill creation	
####################################
## Metal fill creation command
if {$ICV_IN_DESIGN_METAL_FILL} {

if {$ICV_IN_DESIGN_METAL_FILL_RUNDIR != ""} {
	puts "RM-info: Setting signoff.create_metal_fill.run_dir to $ICV_IN_DESIGN_METAL_FILL_RUNDIR"
	set_app_options -name signoff.create_metal_fill.run_dir -value $ICV_IN_DESIGN_METAL_FILL_RUNDIR
}

if {$ICV_IN_DESIGN_METAL_FILL_TRACK_BASED == "off"} {

## Non track-based metal fill setup

	##  A valid runset is required for non track-based metal fill. Specify runset for signoff_create_metal_fill
	if {[file exists [which $ICV_IN_DESIGN_METAL_FILL_RUNSET]]} {
		puts "RM-info: Setting signoff.create_metal_fill.runset to [which $ICV_IN_DESIGN_METAL_FILL_RUNSET]"
		set_app_options -name signoff.create_metal_fill.runset -value $ICV_IN_DESIGN_METAL_FILL_RUNSET
	} elseif {$ICV_IN_DESIGN_METAL_FILL_RUNSET != ""} {
		puts "RM-error: ICV_IN_DESIGN_METAL_FILL_RUNSET($ICV_IN_DESIGN_METAL_FILL_RUNSET) is invalid. Please correct it."
	}

	if {[get_app_option_value -name signoff.create_metal_fill.runset] != ""} {
		set create_metal_fill_cmd "signoff_create_metal_fill"
	} else {
		puts "RM-error: signoff.create_metal_fill.runset is not specified. Please set it through ICV_IN_DESIGN_METAL_FILL_RUNSET!" 
		puts "RM-warning: signoff_create_metal_fill is skipped."
	}
} else {

## Track-based metal fill setup


	## For track-based metal fill creation, it is recommended to specify foundry node for -track_fill in order to use -fill_all_track
	if {$ICV_IN_DESIGN_METAL_FILL_TRACK_BASED != "generic"} {
		set create_metal_fill_cmd "signoff_create_metal_fill -track_fill $ICV_IN_DESIGN_METAL_FILL_TRACK_BASED -fill_all_tracks true"
	} else {
		set create_metal_fill_cmd "signoff_create_metal_fill -track_fill $ICV_IN_DESIGN_METAL_FILL_TRACK_BASED"
	}

	## Track-based metal fill creation: optionally specify a ICV_IN_DESIGN_METAL_FILL_TRACK_BASED_PARAMETER_FILE  
	if {$ICV_IN_DESIGN_METAL_FILL_TRACK_BASED_PARAMETER_FILE != "auto" && [file exists [which $ICV_IN_DESIGN_METAL_FILL_TRACK_BASED_PARAMETER_FILE]]} {
		lappend create_metal_fill_cmd -track_fill_parameter_file $ICV_IN_DESIGN_METAL_FILL_TRACK_BASED_PARAMETER_FILE
	}
}

## Metal fill creation
if {[info exists create_metal_fill_cmd] && $create_metal_fill_cmd != ""} {
	## Timing-driven
	if {$ICV_IN_DESIGN_METAL_FILL_TIMING_DRIVEN_THRESHOLD != ""} {
		lappend create_metal_fill_cmd -timing_preserve_setup_slack_threshold $ICV_IN_DESIGN_METAL_FILL_TIMING_DRIVEN_THRESHOLD

		# Extraction options
		set_extraction_options -real_metalfill_extraction none

		# Optional app options to block fill creation on critical nets. Below are examples.
		# 	set_app_options -name signoff.create_metal_fill.space_to_nets -value {{M1 4x} {M2 4x} ...}
		# 	set_app_options -name signoff.create_metal_fill.space_to_clock_nets -value {{M1 5x} {M2 5x} ...}
		# 	set_app_options -name signoff.create_metal_fill.space_to_nets_on_adjacent_layer -value {{M1 3x} {M2 3x} ...}
		# 	set_app_options -name signoff.create_metal_fill.fix_density_error -value true
		# 	set_app_options -name signoff.create_metal_fill.apply_nondefault_rules -value true
	}

	save_block ;# this is required before ICV operations since ICV reads from disk file instead of memory

	puts "RM-info: Running $create_metal_fill_cmd"
	eval $create_metal_fill_cmd

	save_block ;# this is recommended in case there are subsequent ICV operations added by the user after signoff_create_metal_fill 

	if {[get_app_option_value -name signoff.check_drc.runset] != ""} {
		set_app_options -name signoff.check_drc.fill_view_data -value read_if_uptodate
		set_app_options -name signoff.check_drc.run_dir -value $ICV_IN_DESIGN_POST_METAL_FILL_RUNDIR ;# RM default z_MFILL_after
		puts "RM-info: Running signoff_check_drc"
		signoff_check_drc -error_data $ICV_IN_DESIGN_POST_METAL_FILL_RUNDIR ;# RM default z_MFILL_after
	} else {
		puts "RM-warning: signoff.check_drc.runset is not specified. Please set it through ICV_IN_DESIGN_DRC_CHECK_RUNSET!" 
		puts "RM-warning: The signoff_check_drc command after signoff_create_metal_fill is skipped."
	}

	set_extraction_options -real_metalfill_extraction floating
}
}
####################################
## Create abstract and frame
####################################
## Enabled for hierarchical designs; for bottom and intermediate levels of physical hierarchy
if {$DESIGN_STYLE == "hier"} {
        if {$USE_ABSTRACTS_FOR_POWER_ANALYSIS == "true"} {
                set_app_options -name abstract.annotate_power -value true
        }

        if {$USE_ABSTRACTS_FOR_SIGNAL_EM_ANALYSIS == "true"} {
                set_app_options -name abstract.enable_signal_em_analysis -value true
        }

        if { $PHYSICAL_HIERARCHY_LEVEL == "bottom" } {
                create_abstract -read_only
                create_frame -block_all true
                derive_hier_antenna_property -design ${DESIGN_NAME}/${ICV_IN_DESIGN_BLOCK_NAME}
        } elseif { $PHYSICAL_HIERARCHY_LEVEL == "intermediate"} {
            if { $ABSTRACT_TYPE_FOR_MPH_BLOCKS == "nested"} {
                ## Create nested abstract for the intermediate level of physical hierarchy
                create_abstract -read_only
            } elseif { $ABSTRACT_TYPE_FOR_MPH_BLOCKS == "flattened"} {
                ## Create flattened abstract for the intermediate level of physical hierarchy
                create_abstract -read_only -preserve_block_instances false
            }
            create_frame -block_all true 
            derive_hier_antenna_property -design ${DESIGN_NAME}/${ICV_IN_DESIGN_BLOCK_NAME}
        }
}
####################################
## Post signoff_create_metal_full customizations
####################################
if {[file exists [which $TCL_USER_ICV_IN_DESIGN_POST_SCRIPT]]} {
        puts "RM-info: Sourcing [which $TCL_USER_ICV_IN_DESIGN_POST_SCRIPT]"
        source $TCL_USER_ICV_IN_DESIGN_POST_SCRIPT
} elseif {$TCL_USER_ICV_IN_DESIGN_POST_SCRIPT != ""} {
        puts "RM-error: TCL_USER_ICV_IN_DESIGN_POST_SCRIPT($TCL_USER_ICV_IN_DESIGN_POST_SCRIPT) is invalid. Please correct it."
}
####################################
## Report and output
####################################
if {$REPORT_QOR} {source report_qor.tcl}			 
RM-info: Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/report_qor.tcl

RM-info: Reporting clock tree information and QoR ...

 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
Information: RDE mode is turned on. (TIM-124)
Warning: Libraries do not have CCS noise model for accurate waveform analysis in advanced waveform propagation mode. (TIM-207)
Information: Corner mode_norm.worst_low.RCmax: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.worst_low.RCmax_bc: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.fast.RCmin: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.slow.RCmax_bc: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.fast.RCmin_bc: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.slow.RCmax: no PVT mismatches. (PVT-032)
Information: The stitching and editing of coupling caps is turned ON for design 'CORTEXM0DS:CORTEXM0DS/icv_in_design.design'. (TIM-125)
Information: Design CORTEXM0DS has 9497 nets, 0 global routed, 9449 detail routed. (NEX-024)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/icv_in_design.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/icv_in_design.design (time 0s)
Information: The RC mode used is DR for design 'CORTEXM0DS'. (NEX-022)
---extraction options---
Corner: mode_norm.slow.RCmax
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.slow.RCmax_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.worst_low.RCmax
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.worst_low.RCmax_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.fast.RCmin
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.fast.RCmin_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Global options:
 late_ccap_threshold       : 31fF
 late_ccap_ratio           : 0.03
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 8
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : true
Extracting design: CORTEXM0DS 
Information: coupling capacitance is created explicitly. (NEX-029)
Information: 9495 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 9495, routed nets = 9495, across physical hierarchy nets = 0, parasitics cached nets = 9495, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Update timing is using PrimeTime delay calculation. (TIM-201)
************************************************************
Timer Settings:
Delay Calculation Style:                   primetime
Signal Integrity Analysis:                 enabled
Timing Window Analysis:                    enabled
Advanced Waveform Propagation:             full_design
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     enabled
Advanced Receiver Model:                   enabled
************************************************************
Warning: The scenario mode_norm.fast.RCmin has max transition DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
Warning: The scenario mode_norm.fast.RCmin has max capacitance DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
****************************************
Report : clock qor
        -type summary
        -nosplit
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:35:46 2019
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

===========================================================
==== Summary Reporting for Corner mode_norm.fast.RCmin ====
===========================================================

========================================== Summary Table for Corner mode_norm.fast.RCmin ===========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.fast.RCmin, Scenario: mode_norm.fast.RCmin
HCLK                                    M,D       841     19      264     90.14    120.23      0.00      0.00         0         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        841     19      264     90.14    120.23      0.00      0.00         0         0


Warning: The scenario mode_norm.fast.RCmin_bc has max transition DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
Warning: The scenario mode_norm.fast.RCmin_bc has max capacitance DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
==============================================================
==== Summary Reporting for Corner mode_norm.fast.RCmin_bc ====
==============================================================

========================================= Summary Table for Corner mode_norm.fast.RCmin_bc =========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.fast.RCmin_bc, Scenario: mode_norm.fast.RCmin_bc
HCLK                                    M,D       841     19      264     90.14    120.23     73.97     34.56         0         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        841     19      264     90.14    120.23     73.97     34.56         0         0


===========================================================
==== Summary Reporting for Corner mode_norm.slow.RCmax ====
===========================================================

========================================== Summary Table for Corner mode_norm.slow.RCmax ===========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.slow.RCmax, Scenario: mode_norm.slow.RCmax
HCLK                                    M,D       841     19      264     90.14    120.23     77.48     36.39         5         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        841     19      264     90.14    120.23     77.48     36.39         5         0


================================================================
==== Summary Reporting for Corner mode_norm.worst_low.RCmax ====
================================================================

======================================== Summary Table for Corner mode_norm.worst_low.RCmax ========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.worst_low.RCmax, Scenario: mode_norm.worst_low.RCmax
HCLK                                    M,D       841     19      264     90.14    120.23     96.53     45.99         7         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        841     19      264     90.14    120.23     96.53     45.99         7         0


1
Dispatching command : 'report_clock_qor -type latency -show_paths -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.latency
Dispatching command : 'report_clock_qor -type area -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.cell_area
Dispatching command : 'report_clock_qor -type structure -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.structure
Dispatching command : 'report_clock_qor -type drc_violators -all -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.drc_violators
Dispatching command : 'report_clock_timing -type summary -nosplit -scenarios [get_scenarios]' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_timing
Waiting for all dispatched commands to complete ...
Done.

All command runs are done. Below is the status.

Completed 'report_clock_qor -type latency -show_paths -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.latency'

Completed 'report_clock_qor -type area -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.cell_area'

Completed 'report_clock_qor -type structure -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.structure'

Completed 'report_clock_qor -type drc_violators -all -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.drc_violators'

Completed 'report_clock_timing -type summary -nosplit -scenarios [get_scenarios]' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_timing'

RM-info: Running report_clock_qor -type power ...

RM-info: Reporting timing constraints ...

Dispatching command : 'report_mode -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_mode
Dispatching command : 'report_pvt -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_pvt
Waiting for all dispatched commands to complete ...
Done.

All command runs are done. Below is the status.

Completed 'report_mode -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_mode'

Completed 'report_pvt -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_pvt'

RM-info: Reporting timing and QoR ...

****************************************
Report : qor
        -summary
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:36:13 2019
****************************************
Information: Timer using 'PrimeTime Delay Calculation, SI, Timing Window Analysis, AWP, CRPR'. (TIM-050)

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
mode_norm.slow.RCmax (Setup)          10.06           0.00              0
mode_norm.worst_low.RCmax (Setup)           0.63           0.00              0
Design             (Setup)             0.63           0.00              0

mode_norm.fast.RCmin_bc (Hold)          -6.58          -8.73             29
Design             (Hold)             -6.58          -8.73             29
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                           3477.95
Cell Area (netlist and physical only):         3477.95
Nets with DRC Violations:       10
1
Information: Timer using 'PrimeTime Delay Calculation, SI, Timing Window Analysis, AWP, CRPR'. (TIM-050)
****************************************
Report : global timing
        -format { narrow }
        -report_by design
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:36:13 2019
****************************************

No setup violations found.


Hold violations
--------------------------------------------------------------
          Total   reg->reg    in->reg   reg->out    in->out
--------------------------------------------------------------
WNS       -6.58      -6.58       0.00       0.00       0.00
TNS       -8.73      -8.73       0.00       0.00       0.00
NUM          29         29          0          0          0
--------------------------------------------------------------

1
RM-info: Analyzing design violations ...

****************************************
Report : check_mv_design
        -erc_mode
        -voltage_threshold 0
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:36:13 2019
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 0 warning(s) from check_mv_design. (MV-082)
1
****************************************
Report : check_mv_design
        -power_connectivity
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:36:13 2019
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- PG net rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Power connectivity rule ----------
Warning: PG pin 'u_logic_J6i2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_J6i2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Zei2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Zei2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Gji2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Gji2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Tki2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Tki2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Idk2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Idk2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Wbk2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Wbk2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Tdp2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Tdp2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_K3l2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_K3l2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Hzj2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Hzj2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_A4t2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_A4t2z4_reg/VNW' is unconnected. (MV-005)
Information: Message 'MV-005' limit (20) exceeded. Remainder will be suppressed. The limit can be changed with '-max_message_count' option. (MV-079)
Information: Total 18858 MV-005 violations. (MV-080)

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 18858 warning(s) from check_mv_design. (MV-082)
1
****************************************
Report : check_mv_design
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:36:13 2019
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 0 warning(s) from check_mv_design. (MV-082)
1
Loading cell instances...
Number of Standard Cells: 9429
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 94
Number of VDD Vias: 8667
Number of VDD Terminals: 76
Number of VSS Wires: 89
Number of VSS Vias: 8417
Number of VSS Terminals: 76
**************Verify net VDD connectivity*****************
  Number of floating wires: 13
  Number of floating vias: 0
  Number of floating std cells: 2503
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
**************Verify net VSS connectivity*****************
  Number of floating wires: 14
  Number of floating vias: 0
  Number of floating std cells: 2585
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
{PATH_3_2 PATH_3_9 PATH_3_10 PATH_3_12 PATH_3_15 PATH_3_22 PATH_3_23 PATH_3_25 PATH_3_28 PATH_3_35 PATH_3_36 PATH_3_38 PATH_3_41 PATH_3_48 PATH_3_49 PATH_3_51 PATH_3_54 PATH_3_62 PATH_3_64 PATH_3_67 PATH_3_75 PATH_3_77 PATH_3_80 PATH_3_88 PATH_3_90 PATH_3_93 PATH_3_95}
RM-info: Running report_power ...

RM-info: Reporting design information ...

****************************************
Report : report_utilization
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:36:16 2019
****************************************
Utilization Ratio:			0.6001
Utilization options:
 - Area calculation based on:		site_row of block CORTEXM0DS/icv_in_design
 - Categories of objects excluded:	hard_macros macro_keepouts soft_macros io_cells hard_blockages 
Total Area:				5795.4632
Total Capacity Area:			5795.4632
Total Area of cells:			3477.9464
Area of excluded objects:
 - hard_macros         :		0.0000
 - macro_keepouts      :		0.0000
 - soft_macros         :		0.0000
 - io_cells            :		0.0000
 - hard_blockages      :		0.0000

Utilization of site-rows with:
 - Site 'unit':				0.6001

0.6001
RM-info: Checking design issues ...

RM-info: Reporting units ...

RM-info: Reporting non-default app option settings ...

RM-info: Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/report_qor.tcl

redirect -tee -file ${REPORTS_DIR}/${REPORT_PREFIX}.check_routes {check_routes}
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MINT5
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 


Start checking for open nets ... 

Total number of nets = 9497, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 9497 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used  155  Alloctr  156  Proc 2219 
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :	 false               
common.post_detail_route_redundant_via_insertion        :	 medium              
common.verbose_level                                    :	 0                   

Printing options for 'route.detail.*'
detail.antenna                                          :	 true                
detail.eco_max_number_of_iterations                     :	 10                  
detail.eco_route_use_soft_spacing_for_timing_optimization:	 false               
detail.force_end_on_preferred_grid                      :	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 8 threads for routing. (ZRT-444)
Checked	1/9 Partitions, Violations =	0
Checked	2/9 Partitions, Violations =	0
Checked	3/9 Partitions, Violations =	0
Checked	4/9 Partitions, Violations =	0
Checked	5/9 Partitions, Violations =	0
Checked	6/9 Partitions, Violations =	0
Checked	7/9 Partitions, Violations =	0
Checked	8/9 Partitions, Violations =	0
Checked	9/9 Partitions, Violations =	0
[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc  282 
[DRC CHECK] Total (MB): Used  183  Alloctr  185  Proc 2501 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    62849 micron
Total Number of Contacts =             77367
Total Number of Wires =                59988
Total Number of PtConns =              6
Total Number of Routed Wires =       59988
Total Routed Wire Length =           62849 micron
Total Number of Routed Contacts =       77367
	Layer               M1 :        270 micron
	Layer            MINT1 :      16536 micron
	Layer            MINT2 :      19531 micron
	Layer            MINT3 :      13581 micron
	Layer            MINT4 :       9265 micron
	Layer            MINT5 :       3666 micron
	Layer            MSMG1 :          0 micron
	Layer            MSMG2 :          0 micron
	Layer            MSMG3 :          0 micron
	Layer            MSMG4 :          0 micron
	Layer            MSMG5 :          0 micron
	Layer              MG1 :          0 micron
	Layer              MG2 :          0 micron
	Via            VINT4_0 :          3
	Via        VINT4_0_1x2 :       1350
	Via   VINT4_0(rot)_2x1 :          9
	Via   VINT4_0(rot)_1x2 :         21
	Via        VINT4_0_2x1 :         90
	Via            VINT3_0 :         34
	Via        VINT3_0_2x1 :       2979
	Via   VINT3_0(rot)_1x2 :          2
	Via   VINT3_0(rot)_2x1 :          4
	Via        VINT3_0_1x2 :        508
	Via            VINT2_0 :        252
	Via        VINT2_0_1x2 :       7275
	Via        VINT2_0_2x1 :       1604
	Via   VINT2_0(rot)_2x1 :         13
	Via   VINT2_0(rot)_1x2 :         10
	Via            VINT1_0 :       2437
	Via        VINT1_0_1x2 :       9037
	Via   VINT1_0(rot)_2x1 :        108
	Via   VINT1_0(rot)_1x2 :        175
	Via        VINT1_0_2x1 :      20011
	Via               V1_0 :       5801
	Via          V1_0(rot) :          1
	Via           V1_0_1x2 :      16409
	Via      V1_0(rot)_2x1 :        214
	Via      V1_0(rot)_1x2 :        119
	Via           V1_0_2x1 :       8901

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 88.98% (68839 / 77367 vias)
 
    Layer V1         = 81.55% (25643  / 31445   vias)
        Weight 1     = 81.55% (25643   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 18.45% (5802    vias)
    Layer VINT1      = 92.33% (29331  / 31768   vias)
        Weight 1     = 92.33% (29331   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.67% (2437    vias)
    Layer VINT2      = 97.25% (8902   / 9154    vias)
        Weight 1     = 97.25% (8902    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.75% (252     vias)
    Layer VINT3      = 99.04% (3493   / 3527    vias)
        Weight 1     = 99.04% (3493    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.96% (34      vias)
    Layer VINT4      = 99.80% (1470   / 1473    vias)
        Weight 1     = 99.80% (1470    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.20% (3       vias)
 
  Total double via conversion rate    = 88.98% (68839 / 77367 vias)
 
    Layer V1         = 81.55% (25643  / 31445   vias)
    Layer VINT1      = 92.33% (29331  / 31768   vias)
    Layer VINT2      = 97.25% (8902   / 9154    vias)
    Layer VINT3      = 99.04% (3493   / 3527    vias)
    Layer VINT4      = 99.80% (1470   / 1473    vias)
 
  The optimized via conversion rate based on total routed via count = 88.98% (68839 / 77367 vias)
 
    Layer V1         = 81.55% (25643  / 31445   vias)
        Weight 1     = 81.55% (25643   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 18.45% (5802    vias)
    Layer VINT1      = 92.33% (29331  / 31768   vias)
        Weight 1     = 92.33% (29331   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.67% (2437    vias)
    Layer VINT2      = 97.25% (8902   / 9154    vias)
        Weight 1     = 97.25% (8902    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.75% (252     vias)
    Layer VINT3      = 99.04% (3493   / 3527    vias)
        Weight 1     = 99.04% (3493    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.96% (34      vias)
    Layer VINT4      = 99.80% (1470   / 1473    vias)
        Weight 1     = 99.80% (1470    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.20% (3       vias)
 


Verify Summary:

Total number of nets = 9497, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


print_message_info -ids * -summary

Id             Severity         Limit    Occurrences   Suppressed
--------------------------------------------------------------------
FILE-007    Information             0              2            0
LNK-040     Information             0              1            0
MV-005          Warning             0             20            0
MV-079      Information             0              1            0
MV-080      Information             0              1            0
MV-082      Information             0              3            0
NEX-022     Information             0              1            0
NEX-024     Information             0              1            0
NEX-028     Information             0              1            0
NEX-029     Information             0              1            0
POW-005     Information            10              1            0
POW-009         Warning            10              4            0
POW-024     Information            10              2            0
POW-052     Information            10              2            0
PVT-032     Information             0              6            0
TIM-050     Information             0              5            0
TIM-111     Information             0              1            0
TIM-112     Information             0              1            0
TIM-124     Information             0              1            0
TIM-125     Information             0              1            0
TIM-201     Information             0              1            0
TIM-207         Warning             0              1            0
UIC-058         Warning             0              9            0
ZRT-309         Warning             0              1            0
ZRT-444     Information             0              1            0

Diagnostics summary: 35 warnings, 34 informationals
echo [date] > icv_in_design
exit
Maximum memory usage for this session: 1206.74 MB
CPU usage for this session:     48 seconds (  0.01 hours)
Elapsed time for this session:     41 seconds (  0.01 hours)
Thank you for using IC Compiler II.
date > all
make[1]: Leaving directory `/afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm'
