read_verilog c17_out.v
strash
print_stats