{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620141615257 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620141615257 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 04 20:50:15 2021 " "Processing started: Tue May 04 20:50:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620141615257 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620141615257 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TRHW4 -c de1_soc_wrapper " "Command: quartus_map --read_settings_files=on --write_settings_files=off TRHW4 -c de1_soc_wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620141615257 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620141615912 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620141615912 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "de1_soc_wrapper.sv(64) " "Verilog HDL information at de1_soc_wrapper.sv(64): always construct contains both blocking and non-blocking assignments" {  } { { "de1_soc_wrapper.sv" "" { Text "C:/Users/ks6n1/OneDrive - University of Southampton/Documents/project-small-right triangle/New folder/Vector-parallel-graphics-accelerator/software rasteriser/TRHW4/behavioural/de1_soc_wrapper.sv" 64 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1620141630085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de1_soc_wrapper " "Found entity 1: de1_soc_wrapper" {  } { { "de1_soc_wrapper.sv" "" { Text "C:/Users/ks6n1/OneDrive - University of Southampton/Documents/project-small-right triangle/New folder/Vector-parallel-graphics-accelerator/software rasteriser/TRHW4/behavioural/de1_soc_wrapper.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620141630101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620141630101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cortexm0ds_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file cortexm0ds_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cortexm0ds_logic " "Found entity 1: cortexm0ds_logic" {  } { { "cortexm0ds_logic.sv" "" { Text "C:/Users/ks6n1/OneDrive - University of Southampton/Documents/project-small-right triangle/New folder/Vector-parallel-graphics-accelerator/software rasteriser/TRHW4/behavioural/cortexm0ds_logic.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620141630170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620141630170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cortexm0ds.sv 1 1 " "Found 1 design units, including 1 entities, in source file cortexm0ds.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CORTEXM0DS " "Found entity 1: CORTEXM0DS" {  } { { "CORTEXM0DS.sv" "" { Text "C:/Users/ks6n1/OneDrive - University of Southampton/Documents/project-small-right triangle/New folder/Vector-parallel-graphics-accelerator/software rasteriser/TRHW4/behavioural/CORTEXM0DS.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620141630186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620141630186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_soc.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm_soc " "Found entity 1: arm_soc" {  } { { "arm_soc.sv" "" { Text "C:/Users/ks6n1/OneDrive - University of Southampton/Documents/project-small-right triangle/New folder/Vector-parallel-graphics-accelerator/software rasteriser/TRHW4/behavioural/arm_soc.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620141630201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620141630201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahb_switches.sv 1 1 " "Found 1 design units, including 1 entities, in source file ahb_switches.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ahb_switches " "Found entity 1: ahb_switches" {  } { { "ahb_switches.sv" "" { Text "C:/Users/ks6n1/OneDrive - University of Southampton/Documents/project-small-right triangle/New folder/Vector-parallel-graphics-accelerator/software rasteriser/TRHW4/behavioural/ahb_switches.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620141630208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620141630208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahb_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file ahb_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ahb_ram " "Found entity 1: ahb_ram" {  } { { "ahb_ram.sv" "" { Text "C:/Users/ks6n1/OneDrive - University of Southampton/Documents/project-small-right triangle/New folder/Vector-parallel-graphics-accelerator/software rasteriser/TRHW4/behavioural/ahb_ram.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620141630239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620141630239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahb_pixel_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file ahb_pixel_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ahb_pixel_memory " "Found entity 1: ahb_pixel_memory" {  } { { "ahb_pixel_memory.sv" "" { Text "C:/Users/ks6n1/OneDrive - University of Southampton/Documents/project-small-right triangle/New folder/Vector-parallel-graphics-accelerator/software rasteriser/TRHW4/behavioural/ahb_pixel_memory.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620141630239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620141630239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahb_interconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file ahb_interconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ahb_interconnect " "Found entity 1: ahb_interconnect" {  } { { "ahb_interconnect.sv" "" { Text "C:/Users/ks6n1/OneDrive - University of Southampton/Documents/project-small-right triangle/New folder/Vector-parallel-graphics-accelerator/software rasteriser/TRHW4/behavioural/ahb_interconnect.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620141630255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620141630255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "razzle.sv 1 1 " "Found 1 design units, including 1 entities, in source file razzle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 razzle " "Found entity 1: razzle" {  } { { "razzle.sv" "" { Text "C:/Users/ks6n1/OneDrive - University of Southampton/Documents/project-small-right triangle/New folder/Vector-parallel-graphics-accelerator/software rasteriser/TRHW4/behavioural/razzle.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620141630270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620141630270 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Red_Data razzle.sv(42) " "Verilog HDL Implicit Net warning at razzle.sv(42): created implicit net for \"Red_Data\"" {  } { { "razzle.sv" "" { Text "C:/Users/ks6n1/OneDrive - University of Southampton/Documents/project-small-right triangle/New folder/Vector-parallel-graphics-accelerator/software rasteriser/TRHW4/behavioural/razzle.sv" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620141630270 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Green_Data razzle.sv(43) " "Verilog HDL Implicit Net warning at razzle.sv(43): created implicit net for \"Green_Data\"" {  } { { "razzle.sv" "" { Text "C:/Users/ks6n1/OneDrive - University of Southampton/Documents/project-small-right triangle/New folder/Vector-parallel-graphics-accelerator/software rasteriser/TRHW4/behavioural/razzle.sv" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620141630270 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Blue_Data razzle.sv(44) " "Verilog HDL Implicit Net warning at razzle.sv(44): created implicit net for \"Blue_Data\"" {  } { { "razzle.sv" "" { Text "C:/Users/ks6n1/OneDrive - University of Southampton/Documents/project-small-right triangle/New folder/Vector-parallel-graphics-accelerator/software rasteriser/TRHW4/behavioural/razzle.sv" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620141630270 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de1_soc_wrapper " "Elaborating entity \"de1_soc_wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1620141630408 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 de1_soc_wrapper.sv(75) " "Verilog HDL assignment warning at de1_soc_wrapper.sv(75): truncated value with size 32 to match size of target (26)" {  } { { "de1_soc_wrapper.sv" "" { Text "C:/Users/ks6n1/OneDrive - University of Southampton/Documents/project-small-right triangle/New folder/Vector-parallel-graphics-accelerator/software rasteriser/TRHW4/behavioural/de1_soc_wrapper.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620141630424 "|de1_soc_wrapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 de1_soc_wrapper.sv(87) " "Verilog HDL assignment warning at de1_soc_wrapper.sv(87): truncated value with size 8 to match size of target (7)" {  } { { "de1_soc_wrapper.sv" "" { Text "C:/Users/ks6n1/OneDrive - University of Southampton/Documents/project-small-right triangle/New folder/Vector-parallel-graphics-accelerator/software rasteriser/TRHW4/behavioural/de1_soc_wrapper.sv" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620141630424 "|de1_soc_wrapper"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR de1_soc_wrapper.sv(15) " "Output port \"LEDR\" at de1_soc_wrapper.sv(15) has no driver" {  } { { "de1_soc_wrapper.sv" "" { Text "C:/Users/ks6n1/OneDrive - University of Southampton/Documents/project-small-right triangle/New folder/Vector-parallel-graphics-accelerator/software rasteriser/TRHW4/behavioural/de1_soc_wrapper.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620141630424 "|de1_soc_wrapper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm_soc arm_soc:soc_inst " "Elaborating entity \"arm_soc\" for hierarchy \"arm_soc:soc_inst\"" {  } { { "de1_soc_wrapper.sv" "soc_inst" { Text "C:/Users/ks6n1/OneDrive - University of Southampton/Documents/project-small-right triangle/New folder/Vector-parallel-graphics-accelerator/software rasteriser/TRHW4/behavioural/de1_soc_wrapper.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620141630471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CORTEXM0DS arm_soc:soc_inst\|CORTEXM0DS:m0_1 " "Elaborating entity \"CORTEXM0DS\" for hierarchy \"arm_soc:soc_inst\|CORTEXM0DS:m0_1\"" {  } { { "arm_soc.sv" "m0_1" { Text "C:/Users/ks6n1/OneDrive - University of Southampton/Documents/project-small-right triangle/New folder/Vector-parallel-graphics-accelerator/software rasteriser/TRHW4/behavioural/arm_soc.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620141630487 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cm0_msp CORTEXM0DS.sv(76) " "Verilog HDL or VHDL warning at CORTEXM0DS.sv(76): object \"cm0_msp\" assigned a value but never read" {  } { { "CORTEXM0DS.sv" "" { Text "C:/Users/ks6n1/OneDrive - University of Southampton/Documents/project-small-right triangle/New folder/Vector-parallel-graphics-accelerator/software rasteriser/TRHW4/behavioural/CORTEXM0DS.sv" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620141630487 "|de1_soc_wrapper|arm_soc:soc_inst|CORTEXM0DS:m0_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cm0_psp CORTEXM0DS.sv(77) " "Verilog HDL or VHDL warning at CORTEXM0DS.sv(77): object \"cm0_psp\" assigned a value but never read" {  } { { "CORTEXM0DS.sv" "" { Text "C:/Users/ks6n1/OneDrive - University of Southampton/Documents/project-small-right triangle/New folder/Vector-parallel-graphics-accelerator/software rasteriser/TRHW4/behavioural/CORTEXM0DS.sv" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620141630487 "|de1_soc_wrapper|arm_soc:soc_inst|CORTEXM0DS:m0_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cm0_pc CORTEXM0DS.sv(79) " "Verilog HDL or VHDL warning at CORTEXM0DS.sv(79): object \"cm0_pc\" assigned a value but never read" {  } { { "CORTEXM0DS.sv" "" { Text "C:/Users/ks6n1/OneDrive - University of Southampton/Documents/project-small-right triangle/New folder/Vector-parallel-graphics-accelerator/software rasteriser/TRHW4/behavioural/CORTEXM0DS.sv" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620141630487 "|de1_soc_wrapper|arm_soc:soc_inst|CORTEXM0DS:m0_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cm0_xpsr CORTEXM0DS.sv(80) " "Verilog HDL or VHDL warning at CORTEXM0DS.sv(80): object \"cm0_xpsr\" assigned a value but never read" {  } { { "CORTEXM0DS.sv" "" { Text "C:/Users/ks6n1/OneDrive - University of Southampton/Documents/project-small-right triangle/New folder/Vector-parallel-graphics-accelerator/software rasteriser/TRHW4/behavioural/CORTEXM0DS.sv" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620141630487 "|de1_soc_wrapper|arm_soc:soc_inst|CORTEXM0DS:m0_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cm0_control CORTEXM0DS.sv(81) " "Verilog HDL or VHDL warning at CORTEXM0DS.sv(81): object \"cm0_control\" assigned a value but never read" {  } { { "CORTEXM0DS.sv" "" { Text "C:/Users/ks6n1/OneDrive - University of Southampton/Documents/project-small-right triangle/New folder/Vector-parallel-graphics-accelerator/software rasteriser/TRHW4/behavioural/CORTEXM0DS.sv" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620141630487 "|de1_soc_wrapper|arm_soc:soc_inst|CORTEXM0DS:m0_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cm0_primask CORTEXM0DS.sv(82) " "Verilog HDL or VHDL warning at CORTEXM0DS.sv(82): object \"cm0_primask\" assigned a value but never read" {  } { { "CORTEXM0DS.sv" "" { Text "C:/Users/ks6n1/OneDrive - University of Southampton/Documents/project-small-right triangle/New folder/Vector-parallel-graphics-accelerator/software rasteriser/TRHW4/behavioural/CORTEXM0DS.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620141630502 "|de1_soc_wrapper|arm_soc:soc_inst|CORTEXM0DS:m0_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cortexm0ds_logic arm_soc:soc_inst\|CORTEXM0DS:m0_1\|cortexm0ds_logic:u_logic " "Elaborating entity \"cortexm0ds_logic\" for hierarchy \"arm_soc:soc_inst\|CORTEXM0DS:m0_1\|cortexm0ds_logic:u_logic\"" {  } { { "CORTEXM0DS.sv" "u_logic" { Text "C:/Users/ks6n1/OneDrive - University of Southampton/Documents/project-small-right triangle/New folder/Vector-parallel-graphics-accelerator/software rasteriser/TRHW4/behavioural/CORTEXM0DS.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620141630540 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "N4i2z4 cortexm0ds_logic.sv(1133) " "Verilog HDL or VHDL warning at cortexm0ds_logic.sv(1133): object \"N4i2z4\" assigned a value but never read" {  } { { "cortexm0ds_logic.sv" "" { Text "C:/Users/ks6n1/OneDrive - University of Southampton/Documents/project-small-right triangle/New folder/Vector-parallel-graphics-accelerator/software rasteriser/TRHW4/behavioural/cortexm0ds_logic.sv" 1133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620141630571 "|de1_soc_wrapper|arm_soc:soc_inst|CORTEXM0DS:m0_1|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "L5i2z4 cortexm0ds_logic.sv(1133) " "Verilog HDL or VHDL warning at cortexm0ds_logic.sv(1133): object \"L5i2z4\" assigned a value but never read" {  } { { "cortexm0ds_logic.sv" "" { Text "C:/Users/ks6n1/OneDrive - University of Southampton/Documents/project-small-right triangle/New folder/Vector-parallel-graphics-accelerator/software rasteriser/TRHW4/behavioural/cortexm0ds_logic.sv" 1133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620141630571 "|de1_soc_wrapper|arm_soc:soc_inst|CORTEXM0DS:m0_1|cortexm0ds_logic:u_logic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahb_interconnect arm_soc:soc_inst\|ahb_interconnect:interconnect_1 " "Elaborating entity \"ahb_interconnect\" for hierarchy \"arm_soc:soc_inst\|ahb_interconnect:interconnect_1\"" {  } { { "arm_soc.sv" "interconnect_1" { Text "C:/Users/ks6n1/OneDrive - University of Southampton/Documents/project-small-right triangle/New folder/Vector-parallel-graphics-accelerator/software rasteriser/TRHW4/behavioural/arm_soc.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620141631010 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ahb_interconnect.sv(39) " "Verilog HDL assignment warning at ahb_interconnect.sv(39): truncated value with size 32 to match size of target (3)" {  } { { "ahb_interconnect.sv" "" { Text "C:/Users/ks6n1/OneDrive - University of Southampton/Documents/project-small-right triangle/New folder/Vector-parallel-graphics-accelerator/software rasteriser/TRHW4/behavioural/ahb_interconnect.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d