* 模拟电路
  * demo

* 数字电路
  * demo

* EDA技术实用课程
  * [chapter1](./docs/EDA/chapter1.md)
  * [Reference](./docs/EDA/reference.md)

* Logic Synthesis
  * [preface](./docs/Logic_Synthesis/preface.md)
  * [chapter1](./docs/Logic_Synthesis/chapter1.md)
  * [chapter2](./docs/Logic_Synthesis/chapter2.md)
  * [chapter3](./docs/Logic_Synthesis/chapter3.md)
  * [Reference](./docs/Logic_Synthesis/reference.md)

* VLSI CAD
  * [Reference](./docs/VLSI_CAD/reference.md)

* Verilog
  * [绪论](./docs/Verilog/introduction.md)
  * [第一章Verilog的基本知识](./docs/Verilog/chapter1.md)
  * [第二章Verilog语法的基本概念](./docs/Verilog/chapter2.md)
  * [第三章模块的结构、数据类型、变量和基本运算符号](./docs/Verilog/chapter3.md)
  * [Reference](./docs/Verilog/reference.md)

* 语言和工具
  * Verilog
  * Tcl Tk