ARM GAS  C:\Users\J\AppData\Local\Temp\ccBVdPwe.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"at32f413_misc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.nvic_system_reset,"ax",%progbits
  18              		.align	1
  19              		.global	nvic_system_reset
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	nvic_system_reset:
  27              	.LFB133:
  28              		.file 1 "./libraries/drivers/src/at32f413_misc.c"
   1:./libraries/drivers/src/at32f413_misc.c **** /**
   2:./libraries/drivers/src/at32f413_misc.c ****   **************************************************************************
   3:./libraries/drivers/src/at32f413_misc.c ****   * @file     at32f413_misc.c
   4:./libraries/drivers/src/at32f413_misc.c ****   * @version  v2.0.5
   5:./libraries/drivers/src/at32f413_misc.c ****   * @date     2022-05-20
   6:./libraries/drivers/src/at32f413_misc.c ****   * @brief    contains all the functions for the misc firmware library
   7:./libraries/drivers/src/at32f413_misc.c ****   **************************************************************************
   8:./libraries/drivers/src/at32f413_misc.c ****   *                       Copyright notice & Disclaimer
   9:./libraries/drivers/src/at32f413_misc.c ****   *
  10:./libraries/drivers/src/at32f413_misc.c ****   * The software Board Support Package (BSP) that is made available to
  11:./libraries/drivers/src/at32f413_misc.c ****   * download from Artery official website is the copyrighted work of Artery.
  12:./libraries/drivers/src/at32f413_misc.c ****   * Artery authorizes customers to use, copy, and distribute the BSP
  13:./libraries/drivers/src/at32f413_misc.c ****   * software and its related documentation for the purpose of design and
  14:./libraries/drivers/src/at32f413_misc.c ****   * development in conjunction with Artery microcontrollers. Use of the
  15:./libraries/drivers/src/at32f413_misc.c ****   * software is governed by this copyright notice and the following disclaimer.
  16:./libraries/drivers/src/at32f413_misc.c ****   *
  17:./libraries/drivers/src/at32f413_misc.c ****   * THIS SOFTWARE IS PROVIDED ON "AS IS" BASIS WITHOUT WARRANTIES,
  18:./libraries/drivers/src/at32f413_misc.c ****   * GUARANTEES OR REPRESENTATIONS OF ANY KIND. ARTERY EXPRESSLY DISCLAIMS,
  19:./libraries/drivers/src/at32f413_misc.c ****   * TO THE FULLEST EXTENT PERMITTED BY LAW, ALL EXPRESS, IMPLIED OR
  20:./libraries/drivers/src/at32f413_misc.c ****   * STATUTORY OR OTHER WARRANTIES, GUARANTEES OR REPRESENTATIONS,
  21:./libraries/drivers/src/at32f413_misc.c ****   * INCLUDING BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY,
  22:./libraries/drivers/src/at32f413_misc.c ****   * FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT.
  23:./libraries/drivers/src/at32f413_misc.c ****   *
  24:./libraries/drivers/src/at32f413_misc.c ****   **************************************************************************
  25:./libraries/drivers/src/at32f413_misc.c ****   */
  26:./libraries/drivers/src/at32f413_misc.c **** 
  27:./libraries/drivers/src/at32f413_misc.c **** /* includes ------------------------------------------------------------------*/
  28:./libraries/drivers/src/at32f413_misc.c **** #include "at32f413_conf.h"
  29:./libraries/drivers/src/at32f413_misc.c **** 
  30:./libraries/drivers/src/at32f413_misc.c **** /** @addtogroup AT32F413_periph_driver
ARM GAS  C:\Users\J\AppData\Local\Temp\ccBVdPwe.s 			page 2


  31:./libraries/drivers/src/at32f413_misc.c ****   * @{
  32:./libraries/drivers/src/at32f413_misc.c ****   */
  33:./libraries/drivers/src/at32f413_misc.c **** 
  34:./libraries/drivers/src/at32f413_misc.c **** /** @defgroup MISC
  35:./libraries/drivers/src/at32f413_misc.c ****   * @brief MISC driver modules
  36:./libraries/drivers/src/at32f413_misc.c ****   * @{
  37:./libraries/drivers/src/at32f413_misc.c ****   */
  38:./libraries/drivers/src/at32f413_misc.c **** 
  39:./libraries/drivers/src/at32f413_misc.c **** #ifdef MISC_MODULE_ENABLED
  40:./libraries/drivers/src/at32f413_misc.c **** 
  41:./libraries/drivers/src/at32f413_misc.c **** /** @defgroup MISC_private_functions
  42:./libraries/drivers/src/at32f413_misc.c ****   * @{
  43:./libraries/drivers/src/at32f413_misc.c ****   */
  44:./libraries/drivers/src/at32f413_misc.c **** 
  45:./libraries/drivers/src/at32f413_misc.c **** #define AIRCR_VECTKEY_MASK    ((uint32_t)0x05FA0000)
  46:./libraries/drivers/src/at32f413_misc.c **** 
  47:./libraries/drivers/src/at32f413_misc.c **** /**
  48:./libraries/drivers/src/at32f413_misc.c ****   * @brief  system reset
  49:./libraries/drivers/src/at32f413_misc.c ****   * @param  none
  50:./libraries/drivers/src/at32f413_misc.c ****   * @retval none
  51:./libraries/drivers/src/at32f413_misc.c ****   */
  52:./libraries/drivers/src/at32f413_misc.c **** void nvic_system_reset(void)
  53:./libraries/drivers/src/at32f413_misc.c **** {
  29              		.loc 1 53 1 view -0
  30              		.cfi_startproc
  31              		@ Volatile: function does not return.
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  54:./libraries/drivers/src/at32f413_misc.c ****   NVIC_SystemReset();
  35              		.loc 1 54 3 view .LVU1
  36              	.LBB20:
  37              	.LBI20:
  38              		.file 2 "./libraries/cmsis/cm4/core_support/core_cm4.h"
   1:./libraries/cmsis/cm4/core_support/core_cm4.h **** /**************************************************************************
   2:./libraries/cmsis/cm4/core_support/core_cm4.h ****  * @file     core_cm4.h
   3:./libraries/cmsis/cm4/core_support/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:./libraries/cmsis/cm4/core_support/core_cm4.h ****  * @version  V5.1.1
   5:./libraries/cmsis/cm4/core_support/core_cm4.h ****  * @date     27. March 2020
   6:./libraries/cmsis/cm4/core_support/core_cm4.h ****  ******************************************************************************/
   7:./libraries/cmsis/cm4/core_support/core_cm4.h **** /*
   8:./libraries/cmsis/cm4/core_support/core_cm4.h ****  * Copyright (c) 2009-2020 Arm Limited. All rights reserved.
   9:./libraries/cmsis/cm4/core_support/core_cm4.h ****  *
  10:./libraries/cmsis/cm4/core_support/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:./libraries/cmsis/cm4/core_support/core_cm4.h ****  *
  12:./libraries/cmsis/cm4/core_support/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:./libraries/cmsis/cm4/core_support/core_cm4.h ****  * not use this file except in compliance with the License.
  14:./libraries/cmsis/cm4/core_support/core_cm4.h ****  * You may obtain a copy of the License at
  15:./libraries/cmsis/cm4/core_support/core_cm4.h ****  *
  16:./libraries/cmsis/cm4/core_support/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:./libraries/cmsis/cm4/core_support/core_cm4.h ****  *
  18:./libraries/cmsis/cm4/core_support/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:./libraries/cmsis/cm4/core_support/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:./libraries/cmsis/cm4/core_support/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:./libraries/cmsis/cm4/core_support/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:./libraries/cmsis/cm4/core_support/core_cm4.h ****  * limitations under the License.
  23:./libraries/cmsis/cm4/core_support/core_cm4.h ****  */
ARM GAS  C:\Users\J\AppData\Local\Temp\ccBVdPwe.s 			page 3


  24:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
  25:./libraries/cmsis/cm4/core_support/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:./libraries/cmsis/cm4/core_support/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:./libraries/cmsis/cm4/core_support/core_cm4.h **** #elif defined (__clang__)
  28:./libraries/cmsis/cm4/core_support/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:./libraries/cmsis/cm4/core_support/core_cm4.h **** #endif
  30:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
  31:./libraries/cmsis/cm4/core_support/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
  34:./libraries/cmsis/cm4/core_support/core_cm4.h **** #include <stdint.h>
  35:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
  36:./libraries/cmsis/cm4/core_support/core_cm4.h **** #ifdef __cplusplus
  37:./libraries/cmsis/cm4/core_support/core_cm4.h ****  extern "C" {
  38:./libraries/cmsis/cm4/core_support/core_cm4.h **** #endif
  39:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
  40:./libraries/cmsis/cm4/core_support/core_cm4.h **** /**
  41:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:./libraries/cmsis/cm4/core_support/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
  44:./libraries/cmsis/cm4/core_support/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:./libraries/cmsis/cm4/core_support/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
  47:./libraries/cmsis/cm4/core_support/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:./libraries/cmsis/cm4/core_support/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
  50:./libraries/cmsis/cm4/core_support/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:./libraries/cmsis/cm4/core_support/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:./libraries/cmsis/cm4/core_support/core_cm4.h ****  */
  53:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
  54:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
  55:./libraries/cmsis/cm4/core_support/core_cm4.h **** /*******************************************************************************
  56:./libraries/cmsis/cm4/core_support/core_cm4.h ****  *                 CMSIS definitions
  57:./libraries/cmsis/cm4/core_support/core_cm4.h ****  ******************************************************************************/
  58:./libraries/cmsis/cm4/core_support/core_cm4.h **** /**
  59:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \ingroup Cortex_M4
  60:./libraries/cmsis/cm4/core_support/core_cm4.h ****   @{
  61:./libraries/cmsis/cm4/core_support/core_cm4.h ****  */
  62:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
  63:./libraries/cmsis/cm4/core_support/core_cm4.h **** #include "cmsis_version.h"
  64:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
  65:./libraries/cmsis/cm4/core_support/core_cm4.h **** /* CMSIS CM4 definitions */
  66:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:./libraries/cmsis/cm4/core_support/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
  71:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
  73:./libraries/cmsis/cm4/core_support/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:./libraries/cmsis/cm4/core_support/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:./libraries/cmsis/cm4/core_support/core_cm4.h **** */
  76:./libraries/cmsis/cm4/core_support/core_cm4.h **** #if defined ( __CC_ARM )
  77:./libraries/cmsis/cm4/core_support/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:./libraries/cmsis/cm4/core_support/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:./libraries/cmsis/cm4/core_support/core_cm4.h ****       #define __FPU_USED       1U
  80:./libraries/cmsis/cm4/core_support/core_cm4.h ****     #else
ARM GAS  C:\Users\J\AppData\Local\Temp\ccBVdPwe.s 			page 4


  81:./libraries/cmsis/cm4/core_support/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:./libraries/cmsis/cm4/core_support/core_cm4.h ****       #define __FPU_USED       0U
  83:./libraries/cmsis/cm4/core_support/core_cm4.h ****     #endif
  84:./libraries/cmsis/cm4/core_support/core_cm4.h ****   #else
  85:./libraries/cmsis/cm4/core_support/core_cm4.h ****     #define __FPU_USED         0U
  86:./libraries/cmsis/cm4/core_support/core_cm4.h ****   #endif
  87:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
  88:./libraries/cmsis/cm4/core_support/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:./libraries/cmsis/cm4/core_support/core_cm4.h ****   #if defined __ARM_FP
  90:./libraries/cmsis/cm4/core_support/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:./libraries/cmsis/cm4/core_support/core_cm4.h ****       #define __FPU_USED       1U
  92:./libraries/cmsis/cm4/core_support/core_cm4.h ****     #else
  93:./libraries/cmsis/cm4/core_support/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:./libraries/cmsis/cm4/core_support/core_cm4.h ****       #define __FPU_USED       0U
  95:./libraries/cmsis/cm4/core_support/core_cm4.h ****     #endif
  96:./libraries/cmsis/cm4/core_support/core_cm4.h ****   #else
  97:./libraries/cmsis/cm4/core_support/core_cm4.h ****     #define __FPU_USED         0U
  98:./libraries/cmsis/cm4/core_support/core_cm4.h ****   #endif
  99:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 100:./libraries/cmsis/cm4/core_support/core_cm4.h **** #elif defined ( __GNUC__ )
 101:./libraries/cmsis/cm4/core_support/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:./libraries/cmsis/cm4/core_support/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:./libraries/cmsis/cm4/core_support/core_cm4.h ****       #define __FPU_USED       1U
 104:./libraries/cmsis/cm4/core_support/core_cm4.h ****     #else
 105:./libraries/cmsis/cm4/core_support/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:./libraries/cmsis/cm4/core_support/core_cm4.h ****       #define __FPU_USED       0U
 107:./libraries/cmsis/cm4/core_support/core_cm4.h ****     #endif
 108:./libraries/cmsis/cm4/core_support/core_cm4.h ****   #else
 109:./libraries/cmsis/cm4/core_support/core_cm4.h ****     #define __FPU_USED         0U
 110:./libraries/cmsis/cm4/core_support/core_cm4.h ****   #endif
 111:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 112:./libraries/cmsis/cm4/core_support/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:./libraries/cmsis/cm4/core_support/core_cm4.h ****   #if defined __ARMVFP__
 114:./libraries/cmsis/cm4/core_support/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:./libraries/cmsis/cm4/core_support/core_cm4.h ****       #define __FPU_USED       1U
 116:./libraries/cmsis/cm4/core_support/core_cm4.h ****     #else
 117:./libraries/cmsis/cm4/core_support/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:./libraries/cmsis/cm4/core_support/core_cm4.h ****       #define __FPU_USED       0U
 119:./libraries/cmsis/cm4/core_support/core_cm4.h ****     #endif
 120:./libraries/cmsis/cm4/core_support/core_cm4.h ****   #else
 121:./libraries/cmsis/cm4/core_support/core_cm4.h ****     #define __FPU_USED         0U
 122:./libraries/cmsis/cm4/core_support/core_cm4.h ****   #endif
 123:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 124:./libraries/cmsis/cm4/core_support/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:./libraries/cmsis/cm4/core_support/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:./libraries/cmsis/cm4/core_support/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:./libraries/cmsis/cm4/core_support/core_cm4.h ****       #define __FPU_USED       1U
 128:./libraries/cmsis/cm4/core_support/core_cm4.h ****     #else
 129:./libraries/cmsis/cm4/core_support/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:./libraries/cmsis/cm4/core_support/core_cm4.h ****       #define __FPU_USED       0U
 131:./libraries/cmsis/cm4/core_support/core_cm4.h ****     #endif
 132:./libraries/cmsis/cm4/core_support/core_cm4.h ****   #else
 133:./libraries/cmsis/cm4/core_support/core_cm4.h ****     #define __FPU_USED         0U
 134:./libraries/cmsis/cm4/core_support/core_cm4.h ****   #endif
 135:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 136:./libraries/cmsis/cm4/core_support/core_cm4.h **** #elif defined ( __TASKING__ )
 137:./libraries/cmsis/cm4/core_support/core_cm4.h ****   #if defined __FPU_VFP__
ARM GAS  C:\Users\J\AppData\Local\Temp\ccBVdPwe.s 			page 5


 138:./libraries/cmsis/cm4/core_support/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:./libraries/cmsis/cm4/core_support/core_cm4.h ****       #define __FPU_USED       1U
 140:./libraries/cmsis/cm4/core_support/core_cm4.h ****     #else
 141:./libraries/cmsis/cm4/core_support/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:./libraries/cmsis/cm4/core_support/core_cm4.h ****       #define __FPU_USED       0U
 143:./libraries/cmsis/cm4/core_support/core_cm4.h ****     #endif
 144:./libraries/cmsis/cm4/core_support/core_cm4.h ****   #else
 145:./libraries/cmsis/cm4/core_support/core_cm4.h ****     #define __FPU_USED         0U
 146:./libraries/cmsis/cm4/core_support/core_cm4.h ****   #endif
 147:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 148:./libraries/cmsis/cm4/core_support/core_cm4.h **** #elif defined ( __CSMC__ )
 149:./libraries/cmsis/cm4/core_support/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:./libraries/cmsis/cm4/core_support/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:./libraries/cmsis/cm4/core_support/core_cm4.h ****       #define __FPU_USED       1U
 152:./libraries/cmsis/cm4/core_support/core_cm4.h ****     #else
 153:./libraries/cmsis/cm4/core_support/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:./libraries/cmsis/cm4/core_support/core_cm4.h ****       #define __FPU_USED       0U
 155:./libraries/cmsis/cm4/core_support/core_cm4.h ****     #endif
 156:./libraries/cmsis/cm4/core_support/core_cm4.h ****   #else
 157:./libraries/cmsis/cm4/core_support/core_cm4.h ****     #define __FPU_USED         0U
 158:./libraries/cmsis/cm4/core_support/core_cm4.h ****   #endif
 159:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 160:./libraries/cmsis/cm4/core_support/core_cm4.h **** #endif
 161:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 162:./libraries/cmsis/cm4/core_support/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 164:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 165:./libraries/cmsis/cm4/core_support/core_cm4.h **** #ifdef __cplusplus
 166:./libraries/cmsis/cm4/core_support/core_cm4.h **** }
 167:./libraries/cmsis/cm4/core_support/core_cm4.h **** #endif
 168:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 169:./libraries/cmsis/cm4/core_support/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 171:./libraries/cmsis/cm4/core_support/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 173:./libraries/cmsis/cm4/core_support/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 176:./libraries/cmsis/cm4/core_support/core_cm4.h **** #ifdef __cplusplus
 177:./libraries/cmsis/cm4/core_support/core_cm4.h ****  extern "C" {
 178:./libraries/cmsis/cm4/core_support/core_cm4.h **** #endif
 179:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 180:./libraries/cmsis/cm4/core_support/core_cm4.h **** /* check device defines and use defaults */
 181:./libraries/cmsis/cm4/core_support/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:./libraries/cmsis/cm4/core_support/core_cm4.h ****   #ifndef __CM4_REV
 183:./libraries/cmsis/cm4/core_support/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:./libraries/cmsis/cm4/core_support/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:./libraries/cmsis/cm4/core_support/core_cm4.h ****   #endif
 186:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 187:./libraries/cmsis/cm4/core_support/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:./libraries/cmsis/cm4/core_support/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:./libraries/cmsis/cm4/core_support/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:./libraries/cmsis/cm4/core_support/core_cm4.h ****   #endif
 191:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 192:./libraries/cmsis/cm4/core_support/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:./libraries/cmsis/cm4/core_support/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:./libraries/cmsis/cm4/core_support/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
ARM GAS  C:\Users\J\AppData\Local\Temp\ccBVdPwe.s 			page 6


 195:./libraries/cmsis/cm4/core_support/core_cm4.h ****   #endif
 196:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 197:./libraries/cmsis/cm4/core_support/core_cm4.h ****   #ifndef __VTOR_PRESENT
 198:./libraries/cmsis/cm4/core_support/core_cm4.h ****     #define __VTOR_PRESENT             1U
 199:./libraries/cmsis/cm4/core_support/core_cm4.h ****     #warning "__VTOR_PRESENT not defined in device header file; using default!"
 200:./libraries/cmsis/cm4/core_support/core_cm4.h ****   #endif
 201:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 202:./libraries/cmsis/cm4/core_support/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 203:./libraries/cmsis/cm4/core_support/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 204:./libraries/cmsis/cm4/core_support/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 205:./libraries/cmsis/cm4/core_support/core_cm4.h ****   #endif
 206:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 207:./libraries/cmsis/cm4/core_support/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 208:./libraries/cmsis/cm4/core_support/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 209:./libraries/cmsis/cm4/core_support/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 210:./libraries/cmsis/cm4/core_support/core_cm4.h ****   #endif
 211:./libraries/cmsis/cm4/core_support/core_cm4.h **** #endif
 212:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 213:./libraries/cmsis/cm4/core_support/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 214:./libraries/cmsis/cm4/core_support/core_cm4.h **** /**
 215:./libraries/cmsis/cm4/core_support/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 216:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 217:./libraries/cmsis/cm4/core_support/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 218:./libraries/cmsis/cm4/core_support/core_cm4.h ****     \li to specify the access to peripheral variables.
 219:./libraries/cmsis/cm4/core_support/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 220:./libraries/cmsis/cm4/core_support/core_cm4.h **** */
 221:./libraries/cmsis/cm4/core_support/core_cm4.h **** #ifdef __cplusplus
 222:./libraries/cmsis/cm4/core_support/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 223:./libraries/cmsis/cm4/core_support/core_cm4.h **** #else
 224:./libraries/cmsis/cm4/core_support/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 225:./libraries/cmsis/cm4/core_support/core_cm4.h **** #endif
 226:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 227:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 228:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 229:./libraries/cmsis/cm4/core_support/core_cm4.h **** /* following defines should be used for structure members */
 230:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 231:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 232:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 233:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 234:./libraries/cmsis/cm4/core_support/core_cm4.h **** /*@} end of group Cortex_M4 */
 235:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 236:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 237:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 238:./libraries/cmsis/cm4/core_support/core_cm4.h **** /*******************************************************************************
 239:./libraries/cmsis/cm4/core_support/core_cm4.h ****  *                 Register Abstraction
 240:./libraries/cmsis/cm4/core_support/core_cm4.h ****   Core Register contain:
 241:./libraries/cmsis/cm4/core_support/core_cm4.h ****   - Core Register
 242:./libraries/cmsis/cm4/core_support/core_cm4.h ****   - Core NVIC Register
 243:./libraries/cmsis/cm4/core_support/core_cm4.h ****   - Core SCB Register
 244:./libraries/cmsis/cm4/core_support/core_cm4.h ****   - Core SysTick Register
 245:./libraries/cmsis/cm4/core_support/core_cm4.h ****   - Core Debug Register
 246:./libraries/cmsis/cm4/core_support/core_cm4.h ****   - Core MPU Register
 247:./libraries/cmsis/cm4/core_support/core_cm4.h ****   - Core FPU Register
 248:./libraries/cmsis/cm4/core_support/core_cm4.h ****  ******************************************************************************/
 249:./libraries/cmsis/cm4/core_support/core_cm4.h **** /**
 250:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 251:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
ARM GAS  C:\Users\J\AppData\Local\Temp\ccBVdPwe.s 			page 7


 252:./libraries/cmsis/cm4/core_support/core_cm4.h **** */
 253:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 254:./libraries/cmsis/cm4/core_support/core_cm4.h **** /**
 255:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \ingroup    CMSIS_core_register
 256:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 257:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief      Core Register type definitions.
 258:./libraries/cmsis/cm4/core_support/core_cm4.h ****   @{
 259:./libraries/cmsis/cm4/core_support/core_cm4.h ****  */
 260:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 261:./libraries/cmsis/cm4/core_support/core_cm4.h **** /**
 262:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 263:./libraries/cmsis/cm4/core_support/core_cm4.h ****  */
 264:./libraries/cmsis/cm4/core_support/core_cm4.h **** typedef union
 265:./libraries/cmsis/cm4/core_support/core_cm4.h **** {
 266:./libraries/cmsis/cm4/core_support/core_cm4.h ****   struct
 267:./libraries/cmsis/cm4/core_support/core_cm4.h ****   {
 268:./libraries/cmsis/cm4/core_support/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 269:./libraries/cmsis/cm4/core_support/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 270:./libraries/cmsis/cm4/core_support/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 271:./libraries/cmsis/cm4/core_support/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 272:./libraries/cmsis/cm4/core_support/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 273:./libraries/cmsis/cm4/core_support/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 274:./libraries/cmsis/cm4/core_support/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 275:./libraries/cmsis/cm4/core_support/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 276:./libraries/cmsis/cm4/core_support/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 277:./libraries/cmsis/cm4/core_support/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 278:./libraries/cmsis/cm4/core_support/core_cm4.h **** } APSR_Type;
 279:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 280:./libraries/cmsis/cm4/core_support/core_cm4.h **** /* APSR Register Definitions */
 281:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 282:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 283:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 284:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 285:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 286:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 287:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 288:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 289:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 290:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 291:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 292:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 293:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 294:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 295:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 296:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 297:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 298:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 299:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 300:./libraries/cmsis/cm4/core_support/core_cm4.h **** /**
 301:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 302:./libraries/cmsis/cm4/core_support/core_cm4.h ****  */
 303:./libraries/cmsis/cm4/core_support/core_cm4.h **** typedef union
 304:./libraries/cmsis/cm4/core_support/core_cm4.h **** {
 305:./libraries/cmsis/cm4/core_support/core_cm4.h ****   struct
 306:./libraries/cmsis/cm4/core_support/core_cm4.h ****   {
 307:./libraries/cmsis/cm4/core_support/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 308:./libraries/cmsis/cm4/core_support/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
ARM GAS  C:\Users\J\AppData\Local\Temp\ccBVdPwe.s 			page 8


 309:./libraries/cmsis/cm4/core_support/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 310:./libraries/cmsis/cm4/core_support/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 311:./libraries/cmsis/cm4/core_support/core_cm4.h **** } IPSR_Type;
 312:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 313:./libraries/cmsis/cm4/core_support/core_cm4.h **** /* IPSR Register Definitions */
 314:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 315:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 316:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 317:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 318:./libraries/cmsis/cm4/core_support/core_cm4.h **** /**
 319:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 320:./libraries/cmsis/cm4/core_support/core_cm4.h ****  */
 321:./libraries/cmsis/cm4/core_support/core_cm4.h **** typedef union
 322:./libraries/cmsis/cm4/core_support/core_cm4.h **** {
 323:./libraries/cmsis/cm4/core_support/core_cm4.h ****   struct
 324:./libraries/cmsis/cm4/core_support/core_cm4.h ****   {
 325:./libraries/cmsis/cm4/core_support/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 326:./libraries/cmsis/cm4/core_support/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 327:./libraries/cmsis/cm4/core_support/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 328:./libraries/cmsis/cm4/core_support/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 329:./libraries/cmsis/cm4/core_support/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 330:./libraries/cmsis/cm4/core_support/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 331:./libraries/cmsis/cm4/core_support/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 332:./libraries/cmsis/cm4/core_support/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 333:./libraries/cmsis/cm4/core_support/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 334:./libraries/cmsis/cm4/core_support/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 335:./libraries/cmsis/cm4/core_support/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 336:./libraries/cmsis/cm4/core_support/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 337:./libraries/cmsis/cm4/core_support/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 338:./libraries/cmsis/cm4/core_support/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 339:./libraries/cmsis/cm4/core_support/core_cm4.h **** } xPSR_Type;
 340:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 341:./libraries/cmsis/cm4/core_support/core_cm4.h **** /* xPSR Register Definitions */
 342:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 343:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 344:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 345:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 346:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 347:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 348:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 349:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 350:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 351:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 352:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 353:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 354:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 355:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 356:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 357:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 358:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 359:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 360:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 361:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 362:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 363:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 364:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 365:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
ARM GAS  C:\Users\J\AppData\Local\Temp\ccBVdPwe.s 			page 9


 366:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 367:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 368:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 369:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 370:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 371:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 372:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 373:./libraries/cmsis/cm4/core_support/core_cm4.h **** /**
 374:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 375:./libraries/cmsis/cm4/core_support/core_cm4.h ****  */
 376:./libraries/cmsis/cm4/core_support/core_cm4.h **** typedef union
 377:./libraries/cmsis/cm4/core_support/core_cm4.h **** {
 378:./libraries/cmsis/cm4/core_support/core_cm4.h ****   struct
 379:./libraries/cmsis/cm4/core_support/core_cm4.h ****   {
 380:./libraries/cmsis/cm4/core_support/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 381:./libraries/cmsis/cm4/core_support/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 382:./libraries/cmsis/cm4/core_support/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 383:./libraries/cmsis/cm4/core_support/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 384:./libraries/cmsis/cm4/core_support/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 385:./libraries/cmsis/cm4/core_support/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 386:./libraries/cmsis/cm4/core_support/core_cm4.h **** } CONTROL_Type;
 387:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 388:./libraries/cmsis/cm4/core_support/core_cm4.h **** /* CONTROL Register Definitions */
 389:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 390:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 391:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 392:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 393:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 394:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 395:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 396:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 397:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 398:./libraries/cmsis/cm4/core_support/core_cm4.h **** /*@} end of group CMSIS_CORE */
 399:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 400:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 401:./libraries/cmsis/cm4/core_support/core_cm4.h **** /**
 402:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \ingroup    CMSIS_core_register
 403:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 404:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 405:./libraries/cmsis/cm4/core_support/core_cm4.h ****   @{
 406:./libraries/cmsis/cm4/core_support/core_cm4.h ****  */
 407:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 408:./libraries/cmsis/cm4/core_support/core_cm4.h **** /**
 409:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 410:./libraries/cmsis/cm4/core_support/core_cm4.h ****  */
 411:./libraries/cmsis/cm4/core_support/core_cm4.h **** typedef struct
 412:./libraries/cmsis/cm4/core_support/core_cm4.h **** {
 413:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 414:./libraries/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED0[24U];
 415:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 416:./libraries/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED1[24U];
 417:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 418:./libraries/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED2[24U];
 419:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 420:./libraries/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED3[24U];
 421:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 422:./libraries/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED4[56U];
ARM GAS  C:\Users\J\AppData\Local\Temp\ccBVdPwe.s 			page 10


 423:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 424:./libraries/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED5[644U];
 425:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 426:./libraries/cmsis/cm4/core_support/core_cm4.h **** }  NVIC_Type;
 427:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 428:./libraries/cmsis/cm4/core_support/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 429:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 430:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 431:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 432:./libraries/cmsis/cm4/core_support/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 433:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 434:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 435:./libraries/cmsis/cm4/core_support/core_cm4.h **** /**
 436:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \ingroup  CMSIS_core_register
 437:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 438:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 439:./libraries/cmsis/cm4/core_support/core_cm4.h ****   @{
 440:./libraries/cmsis/cm4/core_support/core_cm4.h ****  */
 441:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 442:./libraries/cmsis/cm4/core_support/core_cm4.h **** /**
 443:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 444:./libraries/cmsis/cm4/core_support/core_cm4.h ****  */
 445:./libraries/cmsis/cm4/core_support/core_cm4.h **** typedef struct
 446:./libraries/cmsis/cm4/core_support/core_cm4.h **** {
 447:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 448:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 449:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 450:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 451:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 452:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 453:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 454:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 455:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 456:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 457:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 458:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 459:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 460:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 461:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 462:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 463:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 464:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 465:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 466:./libraries/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED0[5U];
 467:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 468:./libraries/cmsis/cm4/core_support/core_cm4.h **** } SCB_Type;
 469:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 470:./libraries/cmsis/cm4/core_support/core_cm4.h **** /* SCB CPUID Register Definitions */
 471:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 472:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 473:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 474:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 475:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 476:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 477:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 478:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 479:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
ARM GAS  C:\Users\J\AppData\Local\Temp\ccBVdPwe.s 			page 11


 480:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 481:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 482:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 483:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 484:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 485:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 486:./libraries/cmsis/cm4/core_support/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 487:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 488:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 489:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 490:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 491:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 492:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 493:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 494:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 495:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 496:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 497:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 498:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 499:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 500:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 501:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 502:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 503:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 504:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 505:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 506:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 507:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 508:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 509:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 510:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 511:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 512:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 513:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 514:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 515:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 516:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 517:./libraries/cmsis/cm4/core_support/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 518:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 519:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 520:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 521:./libraries/cmsis/cm4/core_support/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 522:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 523:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 524:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 525:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 526:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 527:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 528:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 529:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 530:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 531:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 532:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 533:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 534:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 535:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 536:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
ARM GAS  C:\Users\J\AppData\Local\Temp\ccBVdPwe.s 			page 12


 537:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 538:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 539:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 540:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 541:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 542:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 543:./libraries/cmsis/cm4/core_support/core_cm4.h **** /* SCB System Control Register Definitions */
 544:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 545:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 546:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 547:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 548:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 549:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 550:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 551:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 552:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 553:./libraries/cmsis/cm4/core_support/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 554:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 555:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 556:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 557:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 558:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 559:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 560:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 561:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 562:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 563:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 564:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 565:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 566:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 567:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 568:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 569:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 570:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 571:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 572:./libraries/cmsis/cm4/core_support/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 573:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 574:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 575:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 576:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 577:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 578:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 579:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 580:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 581:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 582:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 583:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 584:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 585:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 586:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 587:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 588:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 589:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 590:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 591:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 592:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 593:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
ARM GAS  C:\Users\J\AppData\Local\Temp\ccBVdPwe.s 			page 13


 594:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 595:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 596:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 597:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 598:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 599:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 600:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 601:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 602:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 603:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 604:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 605:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 606:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 607:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 608:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 609:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 610:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 611:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 612:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 613:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 614:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 615:./libraries/cmsis/cm4/core_support/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 616:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 617:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 618:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 619:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 620:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 621:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 622:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 623:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 624:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 625:./libraries/cmsis/cm4/core_support/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 626:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 627:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 628:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 629:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 630:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 631:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 632:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 633:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 634:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 635:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 636:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 637:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 638:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 639:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 640:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 641:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 642:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 643:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 644:./libraries/cmsis/cm4/core_support/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 645:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 646:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 647:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 648:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 649:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 650:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
ARM GAS  C:\Users\J\AppData\Local\Temp\ccBVdPwe.s 			page 14


 651:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 652:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 653:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 654:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 655:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 656:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 657:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 658:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 659:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 660:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 661:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 662:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 663:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 664:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 665:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 666:./libraries/cmsis/cm4/core_support/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 667:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 668:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 669:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 670:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 671:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 672:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 673:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 674:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 675:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 676:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 677:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 678:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 679:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 680:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 681:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 682:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 683:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 684:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 685:./libraries/cmsis/cm4/core_support/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 686:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 687:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 688:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 689:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 690:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 691:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 692:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 693:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 694:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 695:./libraries/cmsis/cm4/core_support/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 696:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 697:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 698:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 699:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 700:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 701:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 702:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 703:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 704:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 705:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 706:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 707:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
ARM GAS  C:\Users\J\AppData\Local\Temp\ccBVdPwe.s 			page 15


 708:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 709:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 710:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 711:./libraries/cmsis/cm4/core_support/core_cm4.h **** /*@} end of group CMSIS_SCB */
 712:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 713:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 714:./libraries/cmsis/cm4/core_support/core_cm4.h **** /**
 715:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \ingroup  CMSIS_core_register
 716:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 717:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 718:./libraries/cmsis/cm4/core_support/core_cm4.h ****   @{
 719:./libraries/cmsis/cm4/core_support/core_cm4.h ****  */
 720:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 721:./libraries/cmsis/cm4/core_support/core_cm4.h **** /**
 722:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 723:./libraries/cmsis/cm4/core_support/core_cm4.h ****  */
 724:./libraries/cmsis/cm4/core_support/core_cm4.h **** typedef struct
 725:./libraries/cmsis/cm4/core_support/core_cm4.h **** {
 726:./libraries/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED0[1U];
 727:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 728:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 729:./libraries/cmsis/cm4/core_support/core_cm4.h **** } SCnSCB_Type;
 730:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 731:./libraries/cmsis/cm4/core_support/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 732:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 733:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 734:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 735:./libraries/cmsis/cm4/core_support/core_cm4.h **** /* Auxiliary Control Register Definitions */
 736:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 737:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 738:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 739:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 740:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 741:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 742:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 743:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 744:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 745:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 746:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 747:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 748:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 749:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 750:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 751:./libraries/cmsis/cm4/core_support/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 752:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 753:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 754:./libraries/cmsis/cm4/core_support/core_cm4.h **** /**
 755:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \ingroup  CMSIS_core_register
 756:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 757:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 758:./libraries/cmsis/cm4/core_support/core_cm4.h ****   @{
 759:./libraries/cmsis/cm4/core_support/core_cm4.h ****  */
 760:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 761:./libraries/cmsis/cm4/core_support/core_cm4.h **** /**
 762:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 763:./libraries/cmsis/cm4/core_support/core_cm4.h ****  */
 764:./libraries/cmsis/cm4/core_support/core_cm4.h **** typedef struct
ARM GAS  C:\Users\J\AppData\Local\Temp\ccBVdPwe.s 			page 16


 765:./libraries/cmsis/cm4/core_support/core_cm4.h **** {
 766:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 767:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 768:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 769:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 770:./libraries/cmsis/cm4/core_support/core_cm4.h **** } SysTick_Type;
 771:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 772:./libraries/cmsis/cm4/core_support/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 773:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 774:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 775:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 776:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 777:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 778:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 779:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 780:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 781:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 782:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 783:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 784:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 785:./libraries/cmsis/cm4/core_support/core_cm4.h **** /* SysTick Reload Register Definitions */
 786:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 787:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 788:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 789:./libraries/cmsis/cm4/core_support/core_cm4.h **** /* SysTick Current Register Definitions */
 790:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 791:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 792:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 793:./libraries/cmsis/cm4/core_support/core_cm4.h **** /* SysTick Calibration Register Definitions */
 794:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 795:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 796:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 797:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 798:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 799:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 800:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 801:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 802:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 803:./libraries/cmsis/cm4/core_support/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 804:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 805:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 806:./libraries/cmsis/cm4/core_support/core_cm4.h **** /**
 807:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \ingroup  CMSIS_core_register
 808:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 809:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 810:./libraries/cmsis/cm4/core_support/core_cm4.h ****   @{
 811:./libraries/cmsis/cm4/core_support/core_cm4.h ****  */
 812:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 813:./libraries/cmsis/cm4/core_support/core_cm4.h **** /**
 814:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 815:./libraries/cmsis/cm4/core_support/core_cm4.h ****  */
 816:./libraries/cmsis/cm4/core_support/core_cm4.h **** typedef struct
 817:./libraries/cmsis/cm4/core_support/core_cm4.h **** {
 818:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __OM  union
 819:./libraries/cmsis/cm4/core_support/core_cm4.h ****   {
 820:./libraries/cmsis/cm4/core_support/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 821:./libraries/cmsis/cm4/core_support/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
ARM GAS  C:\Users\J\AppData\Local\Temp\ccBVdPwe.s 			page 17


 822:./libraries/cmsis/cm4/core_support/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 823:./libraries/cmsis/cm4/core_support/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 824:./libraries/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED0[864U];
 825:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 826:./libraries/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED1[15U];
 827:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 828:./libraries/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED2[15U];
 829:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 830:./libraries/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED3[32U];
 831:./libraries/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED4[43U];
 832:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 833:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 834:./libraries/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED5[6U];
 835:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 836:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 837:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 838:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 839:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 840:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 841:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 842:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 843:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 844:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 845:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 846:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 847:./libraries/cmsis/cm4/core_support/core_cm4.h **** } ITM_Type;
 848:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 849:./libraries/cmsis/cm4/core_support/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 850:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 851:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 852:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 853:./libraries/cmsis/cm4/core_support/core_cm4.h **** /* ITM Trace Control Register Definitions */
 854:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 855:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 856:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 857:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 858:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 859:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 860:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 861:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 862:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 863:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 864:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 865:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 866:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 867:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 868:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 869:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 870:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 871:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 872:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 873:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 874:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 875:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 876:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 877:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 878:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
ARM GAS  C:\Users\J\AppData\Local\Temp\ccBVdPwe.s 			page 18


 879:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 880:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 881:./libraries/cmsis/cm4/core_support/core_cm4.h **** /* ITM Lock Status Register Definitions */
 882:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 883:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 884:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 885:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 886:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 887:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 888:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 889:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 890:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 891:./libraries/cmsis/cm4/core_support/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 892:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 893:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 894:./libraries/cmsis/cm4/core_support/core_cm4.h **** /**
 895:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \ingroup  CMSIS_core_register
 896:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 897:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 898:./libraries/cmsis/cm4/core_support/core_cm4.h ****   @{
 899:./libraries/cmsis/cm4/core_support/core_cm4.h ****  */
 900:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 901:./libraries/cmsis/cm4/core_support/core_cm4.h **** /**
 902:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 903:./libraries/cmsis/cm4/core_support/core_cm4.h ****  */
 904:./libraries/cmsis/cm4/core_support/core_cm4.h **** typedef struct
 905:./libraries/cmsis/cm4/core_support/core_cm4.h **** {
 906:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 907:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 908:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 909:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 910:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 911:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 912:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 913:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 914:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 915:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 916:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 917:./libraries/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED0[1U];
 918:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 919:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 920:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 921:./libraries/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED1[1U];
 922:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 923:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 924:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 925:./libraries/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED2[1U];
 926:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 927:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 928:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 929:./libraries/cmsis/cm4/core_support/core_cm4.h **** } DWT_Type;
 930:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 931:./libraries/cmsis/cm4/core_support/core_cm4.h **** /* DWT Control Register Definitions */
 932:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 933:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 934:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 935:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
ARM GAS  C:\Users\J\AppData\Local\Temp\ccBVdPwe.s 			page 19


 936:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 937:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 938:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 939:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 940:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 941:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 942:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 943:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 944:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 945:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 946:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 947:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 948:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 949:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 950:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 951:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 952:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 953:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 954:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 955:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 956:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 957:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 958:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 959:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 960:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 961:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 962:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 963:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 964:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 965:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 966:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 967:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 968:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 969:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 970:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 971:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 972:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 973:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 974:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 975:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 976:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 977:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 978:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 979:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 980:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 981:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 982:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 983:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 984:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 985:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 986:./libraries/cmsis/cm4/core_support/core_cm4.h **** /* DWT CPI Count Register Definitions */
 987:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 988:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 989:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 990:./libraries/cmsis/cm4/core_support/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 991:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 992:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
ARM GAS  C:\Users\J\AppData\Local\Temp\ccBVdPwe.s 			page 20


 993:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 994:./libraries/cmsis/cm4/core_support/core_cm4.h **** /* DWT Sleep Count Register Definitions */
 995:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 996:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 997:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 998:./libraries/cmsis/cm4/core_support/core_cm4.h **** /* DWT LSU Count Register Definitions */
 999:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1000:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1001:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1002:./libraries/cmsis/cm4/core_support/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1003:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1004:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1005:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1006:./libraries/cmsis/cm4/core_support/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1007:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1008:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1009:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1010:./libraries/cmsis/cm4/core_support/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1011:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1012:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1013:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1014:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1015:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1016:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1017:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1018:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1019:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1020:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1021:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1022:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1023:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1024:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1025:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1026:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1027:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1028:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1029:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1030:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1031:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1032:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1033:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1034:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1035:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1036:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1037:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1038:./libraries/cmsis/cm4/core_support/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1039:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1040:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1041:./libraries/cmsis/cm4/core_support/core_cm4.h **** /**
1042:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \ingroup  CMSIS_core_register
1043:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1044:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1045:./libraries/cmsis/cm4/core_support/core_cm4.h ****   @{
1046:./libraries/cmsis/cm4/core_support/core_cm4.h ****  */
1047:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1048:./libraries/cmsis/cm4/core_support/core_cm4.h **** /**
1049:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
ARM GAS  C:\Users\J\AppData\Local\Temp\ccBVdPwe.s 			page 21


1050:./libraries/cmsis/cm4/core_support/core_cm4.h ****  */
1051:./libraries/cmsis/cm4/core_support/core_cm4.h **** typedef struct
1052:./libraries/cmsis/cm4/core_support/core_cm4.h **** {
1053:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1054:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1055:./libraries/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED0[2U];
1056:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1057:./libraries/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED1[55U];
1058:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1059:./libraries/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED2[131U];
1060:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1061:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1062:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1063:./libraries/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED3[759U];
1064:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1065:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1066:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1067:./libraries/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED4[1U];
1068:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1069:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1070:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1071:./libraries/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED5[39U];
1072:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1073:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1074:./libraries/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED7[8U];
1075:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1076:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1077:./libraries/cmsis/cm4/core_support/core_cm4.h **** } TPI_Type;
1078:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1079:./libraries/cmsis/cm4/core_support/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1080:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1081:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1082:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1083:./libraries/cmsis/cm4/core_support/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1084:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1085:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1086:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1087:./libraries/cmsis/cm4/core_support/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1088:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1089:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1090:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1091:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1092:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1093:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1094:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1095:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1096:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1097:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1098:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1099:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1100:./libraries/cmsis/cm4/core_support/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1101:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1102:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1103:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1104:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1105:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1106:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
ARM GAS  C:\Users\J\AppData\Local\Temp\ccBVdPwe.s 			page 22


1107:./libraries/cmsis/cm4/core_support/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1108:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1109:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1110:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1111:./libraries/cmsis/cm4/core_support/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1112:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1113:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1114:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1115:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1116:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1117:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1118:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1119:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1120:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1121:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1122:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1123:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1124:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1125:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1126:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1127:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1128:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1129:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1130:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1131:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1132:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1133:./libraries/cmsis/cm4/core_support/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1134:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1135:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1136:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1137:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1138:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1139:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1140:./libraries/cmsis/cm4/core_support/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1141:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1142:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1143:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1144:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1145:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1146:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1147:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1148:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1149:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1150:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1151:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1152:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1153:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1154:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1155:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1156:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1157:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1158:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1159:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1160:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1161:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1162:./libraries/cmsis/cm4/core_support/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1163:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
ARM GAS  C:\Users\J\AppData\Local\Temp\ccBVdPwe.s 			page 23


1164:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1165:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1166:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1167:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1168:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1169:./libraries/cmsis/cm4/core_support/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1170:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1171:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1172:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1173:./libraries/cmsis/cm4/core_support/core_cm4.h **** /* TPI DEVID Register Definitions */
1174:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1175:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1176:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1177:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1178:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1179:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1180:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1181:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1182:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1183:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1184:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1185:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1186:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1187:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1188:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1189:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1190:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1191:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1192:./libraries/cmsis/cm4/core_support/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1193:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1194:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1195:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1196:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1197:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1198:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1199:./libraries/cmsis/cm4/core_support/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1200:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1201:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1202:./libraries/cmsis/cm4/core_support/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1203:./libraries/cmsis/cm4/core_support/core_cm4.h **** /**
1204:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \ingroup  CMSIS_core_register
1205:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1206:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1207:./libraries/cmsis/cm4/core_support/core_cm4.h ****   @{
1208:./libraries/cmsis/cm4/core_support/core_cm4.h ****  */
1209:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1210:./libraries/cmsis/cm4/core_support/core_cm4.h **** /**
1211:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1212:./libraries/cmsis/cm4/core_support/core_cm4.h ****  */
1213:./libraries/cmsis/cm4/core_support/core_cm4.h **** typedef struct
1214:./libraries/cmsis/cm4/core_support/core_cm4.h **** {
1215:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1216:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1217:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1218:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1219:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1220:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
ARM GAS  C:\Users\J\AppData\Local\Temp\ccBVdPwe.s 			page 24


1221:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1222:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1223:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1224:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1225:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1226:./libraries/cmsis/cm4/core_support/core_cm4.h **** } MPU_Type;
1227:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1228:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1229:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1230:./libraries/cmsis/cm4/core_support/core_cm4.h **** /* MPU Type Register Definitions */
1231:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1232:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1233:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1234:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1235:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1236:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1237:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1238:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1239:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1240:./libraries/cmsis/cm4/core_support/core_cm4.h **** /* MPU Control Register Definitions */
1241:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1242:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1243:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1244:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1245:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1246:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1247:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1248:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1249:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1250:./libraries/cmsis/cm4/core_support/core_cm4.h **** /* MPU Region Number Register Definitions */
1251:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1252:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1253:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1254:./libraries/cmsis/cm4/core_support/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1255:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1256:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1257:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1258:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1259:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1260:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1261:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1262:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1263:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1264:./libraries/cmsis/cm4/core_support/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1265:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1266:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1267:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1268:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1269:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1270:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1271:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1272:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1273:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1274:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1275:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1276:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1277:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
ARM GAS  C:\Users\J\AppData\Local\Temp\ccBVdPwe.s 			page 25


1278:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1279:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1280:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1281:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1282:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1283:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1284:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1285:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1286:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1287:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1288:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1289:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1290:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1291:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1292:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1293:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1294:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1295:./libraries/cmsis/cm4/core_support/core_cm4.h **** /*@} end of group CMSIS_MPU */
1296:./libraries/cmsis/cm4/core_support/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1297:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1298:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1299:./libraries/cmsis/cm4/core_support/core_cm4.h **** /**
1300:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \ingroup  CMSIS_core_register
1301:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1302:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1303:./libraries/cmsis/cm4/core_support/core_cm4.h ****   @{
1304:./libraries/cmsis/cm4/core_support/core_cm4.h ****  */
1305:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1306:./libraries/cmsis/cm4/core_support/core_cm4.h **** /**
1307:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1308:./libraries/cmsis/cm4/core_support/core_cm4.h ****  */
1309:./libraries/cmsis/cm4/core_support/core_cm4.h **** typedef struct
1310:./libraries/cmsis/cm4/core_support/core_cm4.h **** {
1311:./libraries/cmsis/cm4/core_support/core_cm4.h ****         uint32_t RESERVED0[1U];
1312:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1313:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1314:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1315:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1316:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1317:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x018 (R/ )  Media and FP Feature Register 2 
1318:./libraries/cmsis/cm4/core_support/core_cm4.h **** } FPU_Type;
1319:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1320:./libraries/cmsis/cm4/core_support/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1321:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1322:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1323:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1324:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1325:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1326:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1327:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1328:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1329:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1330:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1331:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1332:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1333:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1334:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
ARM GAS  C:\Users\J\AppData\Local\Temp\ccBVdPwe.s 			page 26


1335:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1336:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1337:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1338:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1339:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1340:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1341:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1342:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1343:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1344:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1345:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1346:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1347:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1348:./libraries/cmsis/cm4/core_support/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1349:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1350:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1351:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1352:./libraries/cmsis/cm4/core_support/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1353:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1354:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1355:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1356:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1357:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1358:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1359:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1360:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1361:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1362:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1363:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1364:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1365:./libraries/cmsis/cm4/core_support/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1366:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1367:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1368:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1369:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1370:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1371:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1372:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1373:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1374:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1375:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1376:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1377:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1378:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1379:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1380:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1381:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1382:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1383:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1384:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1385:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1386:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1387:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1388:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1389:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1390:./libraries/cmsis/cm4/core_support/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1391:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
ARM GAS  C:\Users\J\AppData\Local\Temp\ccBVdPwe.s 			page 27


1392:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1393:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1394:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1395:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1396:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1397:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1398:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1399:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1400:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1401:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1402:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1403:./libraries/cmsis/cm4/core_support/core_cm4.h **** /* Media and FP Feature Register 2 Definitions */
1404:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1405:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR2_VFP_Misc_Pos              4U                                            /*!< MVFR
1406:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_MVFR2_VFP_Misc_Msk             (0xFUL << FPU_MVFR2_VFP_Misc_Pos)              /*!< MVFR
1407:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1408:./libraries/cmsis/cm4/core_support/core_cm4.h **** /*@} end of group CMSIS_FPU */
1409:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1410:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1411:./libraries/cmsis/cm4/core_support/core_cm4.h **** /**
1412:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \ingroup  CMSIS_core_register
1413:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1414:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1415:./libraries/cmsis/cm4/core_support/core_cm4.h ****   @{
1416:./libraries/cmsis/cm4/core_support/core_cm4.h ****  */
1417:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1418:./libraries/cmsis/cm4/core_support/core_cm4.h **** /**
1419:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1420:./libraries/cmsis/cm4/core_support/core_cm4.h ****  */
1421:./libraries/cmsis/cm4/core_support/core_cm4.h **** typedef struct
1422:./libraries/cmsis/cm4/core_support/core_cm4.h **** {
1423:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1424:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1425:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1426:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1427:./libraries/cmsis/cm4/core_support/core_cm4.h **** } CoreDebug_Type;
1428:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1429:./libraries/cmsis/cm4/core_support/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1430:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1431:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1432:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1433:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1434:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1435:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1436:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1437:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1438:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1439:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1440:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1441:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1442:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1443:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1444:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1445:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1446:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1447:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1448:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
ARM GAS  C:\Users\J\AppData\Local\Temp\ccBVdPwe.s 			page 28


1449:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1450:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1451:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1452:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1453:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1454:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1455:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1456:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1457:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1458:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1459:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1460:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1461:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1462:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1463:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1464:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1465:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1466:./libraries/cmsis/cm4/core_support/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1467:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1468:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1469:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1470:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1471:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1472:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1473:./libraries/cmsis/cm4/core_support/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1474:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1475:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1476:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1477:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1478:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1479:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1480:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1481:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1482:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1483:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1484:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1485:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1486:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1487:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1488:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1489:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1490:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1491:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1492:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1493:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1494:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1495:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1496:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1497:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1498:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1499:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1500:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1501:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1502:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1503:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1504:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1505:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
ARM GAS  C:\Users\J\AppData\Local\Temp\ccBVdPwe.s 			page 29


1506:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1507:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1508:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1509:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1510:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1511:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1512:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1513:./libraries/cmsis/cm4/core_support/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1514:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1515:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1516:./libraries/cmsis/cm4/core_support/core_cm4.h **** /**
1517:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \ingroup    CMSIS_core_register
1518:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1519:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1520:./libraries/cmsis/cm4/core_support/core_cm4.h ****   @{
1521:./libraries/cmsis/cm4/core_support/core_cm4.h ****  */
1522:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1523:./libraries/cmsis/cm4/core_support/core_cm4.h **** /**
1524:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1525:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \param[in] field  Name of the register bit field.
1526:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1527:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \return           Masked and shifted value.
1528:./libraries/cmsis/cm4/core_support/core_cm4.h **** */
1529:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1530:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1531:./libraries/cmsis/cm4/core_support/core_cm4.h **** /**
1532:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1533:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \param[in] field  Name of the register bit field.
1534:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1535:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \return           Masked and shifted bit field value.
1536:./libraries/cmsis/cm4/core_support/core_cm4.h **** */
1537:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1538:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1539:./libraries/cmsis/cm4/core_support/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1540:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1541:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1542:./libraries/cmsis/cm4/core_support/core_cm4.h **** /**
1543:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \ingroup    CMSIS_core_register
1544:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1545:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1546:./libraries/cmsis/cm4/core_support/core_cm4.h ****   @{
1547:./libraries/cmsis/cm4/core_support/core_cm4.h ****  */
1548:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1549:./libraries/cmsis/cm4/core_support/core_cm4.h **** /* Memory mapping of Core Hardware */
1550:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1551:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1552:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1553:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1554:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1555:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1556:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1557:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1558:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1559:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1560:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1561:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1562:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
ARM GAS  C:\Users\J\AppData\Local\Temp\ccBVdPwe.s 			page 30


1563:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1564:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1565:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1566:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1567:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1568:./libraries/cmsis/cm4/core_support/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1569:./libraries/cmsis/cm4/core_support/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1570:./libraries/cmsis/cm4/core_support/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1571:./libraries/cmsis/cm4/core_support/core_cm4.h **** #endif
1572:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1573:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1574:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1575:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1576:./libraries/cmsis/cm4/core_support/core_cm4.h **** /*@} */
1577:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1578:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1579:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1580:./libraries/cmsis/cm4/core_support/core_cm4.h **** /*******************************************************************************
1581:./libraries/cmsis/cm4/core_support/core_cm4.h ****  *                Hardware Abstraction Layer
1582:./libraries/cmsis/cm4/core_support/core_cm4.h ****   Core Function Interface contains:
1583:./libraries/cmsis/cm4/core_support/core_cm4.h ****   - Core NVIC Functions
1584:./libraries/cmsis/cm4/core_support/core_cm4.h ****   - Core SysTick Functions
1585:./libraries/cmsis/cm4/core_support/core_cm4.h ****   - Core Debug Functions
1586:./libraries/cmsis/cm4/core_support/core_cm4.h ****   - Core Register Access Functions
1587:./libraries/cmsis/cm4/core_support/core_cm4.h ****  ******************************************************************************/
1588:./libraries/cmsis/cm4/core_support/core_cm4.h **** /**
1589:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1590:./libraries/cmsis/cm4/core_support/core_cm4.h **** */
1591:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1592:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1593:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1594:./libraries/cmsis/cm4/core_support/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1595:./libraries/cmsis/cm4/core_support/core_cm4.h **** /**
1596:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1597:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1598:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1599:./libraries/cmsis/cm4/core_support/core_cm4.h ****   @{
1600:./libraries/cmsis/cm4/core_support/core_cm4.h ****  */
1601:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1602:./libraries/cmsis/cm4/core_support/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1603:./libraries/cmsis/cm4/core_support/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1604:./libraries/cmsis/cm4/core_support/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1605:./libraries/cmsis/cm4/core_support/core_cm4.h ****   #endif
1606:./libraries/cmsis/cm4/core_support/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1607:./libraries/cmsis/cm4/core_support/core_cm4.h **** #else
1608:./libraries/cmsis/cm4/core_support/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1609:./libraries/cmsis/cm4/core_support/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1610:./libraries/cmsis/cm4/core_support/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1611:./libraries/cmsis/cm4/core_support/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1612:./libraries/cmsis/cm4/core_support/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1613:./libraries/cmsis/cm4/core_support/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1614:./libraries/cmsis/cm4/core_support/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1615:./libraries/cmsis/cm4/core_support/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1616:./libraries/cmsis/cm4/core_support/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1617:./libraries/cmsis/cm4/core_support/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1618:./libraries/cmsis/cm4/core_support/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1619:./libraries/cmsis/cm4/core_support/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
ARM GAS  C:\Users\J\AppData\Local\Temp\ccBVdPwe.s 			page 31


1620:./libraries/cmsis/cm4/core_support/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1621:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1622:./libraries/cmsis/cm4/core_support/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1623:./libraries/cmsis/cm4/core_support/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1624:./libraries/cmsis/cm4/core_support/core_cm4.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1625:./libraries/cmsis/cm4/core_support/core_cm4.h ****   #endif
1626:./libraries/cmsis/cm4/core_support/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1627:./libraries/cmsis/cm4/core_support/core_cm4.h **** #else
1628:./libraries/cmsis/cm4/core_support/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1629:./libraries/cmsis/cm4/core_support/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1630:./libraries/cmsis/cm4/core_support/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1631:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1632:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1633:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1634:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1635:./libraries/cmsis/cm4/core_support/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1636:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1637:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1638:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1639:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1640:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1641:./libraries/cmsis/cm4/core_support/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1642:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1643:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1644:./libraries/cmsis/cm4/core_support/core_cm4.h **** /**
1645:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief   Set Priority Grouping
1646:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1647:./libraries/cmsis/cm4/core_support/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1648:./libraries/cmsis/cm4/core_support/core_cm4.h ****            Only values from 0..7 are used.
1649:./libraries/cmsis/cm4/core_support/core_cm4.h ****            In case of a conflict between priority grouping and available
1650:./libraries/cmsis/cm4/core_support/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1651:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1652:./libraries/cmsis/cm4/core_support/core_cm4.h ****  */
1653:./libraries/cmsis/cm4/core_support/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1654:./libraries/cmsis/cm4/core_support/core_cm4.h **** {
1655:./libraries/cmsis/cm4/core_support/core_cm4.h ****   uint32_t reg_value;
1656:./libraries/cmsis/cm4/core_support/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1657:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1658:./libraries/cmsis/cm4/core_support/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1659:./libraries/cmsis/cm4/core_support/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1660:./libraries/cmsis/cm4/core_support/core_cm4.h ****   reg_value  =  (reg_value                                   |
1661:./libraries/cmsis/cm4/core_support/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1662:./libraries/cmsis/cm4/core_support/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1663:./libraries/cmsis/cm4/core_support/core_cm4.h ****   SCB->AIRCR =  reg_value;
1664:./libraries/cmsis/cm4/core_support/core_cm4.h **** }
1665:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1666:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1667:./libraries/cmsis/cm4/core_support/core_cm4.h **** /**
1668:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief   Get Priority Grouping
1669:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1670:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1671:./libraries/cmsis/cm4/core_support/core_cm4.h ****  */
1672:./libraries/cmsis/cm4/core_support/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1673:./libraries/cmsis/cm4/core_support/core_cm4.h **** {
1674:./libraries/cmsis/cm4/core_support/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1675:./libraries/cmsis/cm4/core_support/core_cm4.h **** }
1676:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
ARM GAS  C:\Users\J\AppData\Local\Temp\ccBVdPwe.s 			page 32


1677:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1678:./libraries/cmsis/cm4/core_support/core_cm4.h **** /**
1679:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief   Enable Interrupt
1680:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1681:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1682:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \note    IRQn must not be negative.
1683:./libraries/cmsis/cm4/core_support/core_cm4.h ****  */
1684:./libraries/cmsis/cm4/core_support/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1685:./libraries/cmsis/cm4/core_support/core_cm4.h **** {
1686:./libraries/cmsis/cm4/core_support/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1687:./libraries/cmsis/cm4/core_support/core_cm4.h ****   {
1688:./libraries/cmsis/cm4/core_support/core_cm4.h ****     __COMPILER_BARRIER();
1689:./libraries/cmsis/cm4/core_support/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1690:./libraries/cmsis/cm4/core_support/core_cm4.h ****     __COMPILER_BARRIER();
1691:./libraries/cmsis/cm4/core_support/core_cm4.h ****   }
1692:./libraries/cmsis/cm4/core_support/core_cm4.h **** }
1693:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1694:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1695:./libraries/cmsis/cm4/core_support/core_cm4.h **** /**
1696:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief   Get Interrupt Enable status
1697:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1698:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1699:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \return             0  Interrupt is not enabled.
1700:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \return             1  Interrupt is enabled.
1701:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \note    IRQn must not be negative.
1702:./libraries/cmsis/cm4/core_support/core_cm4.h ****  */
1703:./libraries/cmsis/cm4/core_support/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1704:./libraries/cmsis/cm4/core_support/core_cm4.h **** {
1705:./libraries/cmsis/cm4/core_support/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1706:./libraries/cmsis/cm4/core_support/core_cm4.h ****   {
1707:./libraries/cmsis/cm4/core_support/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1708:./libraries/cmsis/cm4/core_support/core_cm4.h ****   }
1709:./libraries/cmsis/cm4/core_support/core_cm4.h ****   else
1710:./libraries/cmsis/cm4/core_support/core_cm4.h ****   {
1711:./libraries/cmsis/cm4/core_support/core_cm4.h ****     return(0U);
1712:./libraries/cmsis/cm4/core_support/core_cm4.h ****   }
1713:./libraries/cmsis/cm4/core_support/core_cm4.h **** }
1714:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1715:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1716:./libraries/cmsis/cm4/core_support/core_cm4.h **** /**
1717:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief   Disable Interrupt
1718:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1719:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1720:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \note    IRQn must not be negative.
1721:./libraries/cmsis/cm4/core_support/core_cm4.h ****  */
1722:./libraries/cmsis/cm4/core_support/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1723:./libraries/cmsis/cm4/core_support/core_cm4.h **** {
1724:./libraries/cmsis/cm4/core_support/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1725:./libraries/cmsis/cm4/core_support/core_cm4.h ****   {
1726:./libraries/cmsis/cm4/core_support/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1727:./libraries/cmsis/cm4/core_support/core_cm4.h ****     __DSB();
1728:./libraries/cmsis/cm4/core_support/core_cm4.h ****     __ISB();
1729:./libraries/cmsis/cm4/core_support/core_cm4.h ****   }
1730:./libraries/cmsis/cm4/core_support/core_cm4.h **** }
1731:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1732:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1733:./libraries/cmsis/cm4/core_support/core_cm4.h **** /**
ARM GAS  C:\Users\J\AppData\Local\Temp\ccBVdPwe.s 			page 33


1734:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief   Get Pending Interrupt
1735:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1736:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1737:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \return             0  Interrupt status is not pending.
1738:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \return             1  Interrupt status is pending.
1739:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \note    IRQn must not be negative.
1740:./libraries/cmsis/cm4/core_support/core_cm4.h ****  */
1741:./libraries/cmsis/cm4/core_support/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1742:./libraries/cmsis/cm4/core_support/core_cm4.h **** {
1743:./libraries/cmsis/cm4/core_support/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1744:./libraries/cmsis/cm4/core_support/core_cm4.h ****   {
1745:./libraries/cmsis/cm4/core_support/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1746:./libraries/cmsis/cm4/core_support/core_cm4.h ****   }
1747:./libraries/cmsis/cm4/core_support/core_cm4.h ****   else
1748:./libraries/cmsis/cm4/core_support/core_cm4.h ****   {
1749:./libraries/cmsis/cm4/core_support/core_cm4.h ****     return(0U);
1750:./libraries/cmsis/cm4/core_support/core_cm4.h ****   }
1751:./libraries/cmsis/cm4/core_support/core_cm4.h **** }
1752:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1753:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1754:./libraries/cmsis/cm4/core_support/core_cm4.h **** /**
1755:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief   Set Pending Interrupt
1756:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1757:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1758:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \note    IRQn must not be negative.
1759:./libraries/cmsis/cm4/core_support/core_cm4.h ****  */
1760:./libraries/cmsis/cm4/core_support/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1761:./libraries/cmsis/cm4/core_support/core_cm4.h **** {
1762:./libraries/cmsis/cm4/core_support/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1763:./libraries/cmsis/cm4/core_support/core_cm4.h ****   {
1764:./libraries/cmsis/cm4/core_support/core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1765:./libraries/cmsis/cm4/core_support/core_cm4.h ****   }
1766:./libraries/cmsis/cm4/core_support/core_cm4.h **** }
1767:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1768:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1769:./libraries/cmsis/cm4/core_support/core_cm4.h **** /**
1770:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief   Clear Pending Interrupt
1771:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1772:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1773:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \note    IRQn must not be negative.
1774:./libraries/cmsis/cm4/core_support/core_cm4.h ****  */
1775:./libraries/cmsis/cm4/core_support/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1776:./libraries/cmsis/cm4/core_support/core_cm4.h **** {
1777:./libraries/cmsis/cm4/core_support/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1778:./libraries/cmsis/cm4/core_support/core_cm4.h ****   {
1779:./libraries/cmsis/cm4/core_support/core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1780:./libraries/cmsis/cm4/core_support/core_cm4.h ****   }
1781:./libraries/cmsis/cm4/core_support/core_cm4.h **** }
1782:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1783:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1784:./libraries/cmsis/cm4/core_support/core_cm4.h **** /**
1785:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief   Get Active Interrupt
1786:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1787:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1788:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \return             0  Interrupt status is not active.
1789:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \return             1  Interrupt status is active.
1790:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \note    IRQn must not be negative.
ARM GAS  C:\Users\J\AppData\Local\Temp\ccBVdPwe.s 			page 34


1791:./libraries/cmsis/cm4/core_support/core_cm4.h ****  */
1792:./libraries/cmsis/cm4/core_support/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1793:./libraries/cmsis/cm4/core_support/core_cm4.h **** {
1794:./libraries/cmsis/cm4/core_support/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1795:./libraries/cmsis/cm4/core_support/core_cm4.h ****   {
1796:./libraries/cmsis/cm4/core_support/core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1797:./libraries/cmsis/cm4/core_support/core_cm4.h ****   }
1798:./libraries/cmsis/cm4/core_support/core_cm4.h ****   else
1799:./libraries/cmsis/cm4/core_support/core_cm4.h ****   {
1800:./libraries/cmsis/cm4/core_support/core_cm4.h ****     return(0U);
1801:./libraries/cmsis/cm4/core_support/core_cm4.h ****   }
1802:./libraries/cmsis/cm4/core_support/core_cm4.h **** }
1803:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1804:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1805:./libraries/cmsis/cm4/core_support/core_cm4.h **** /**
1806:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief   Set Interrupt Priority
1807:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1808:./libraries/cmsis/cm4/core_support/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1809:./libraries/cmsis/cm4/core_support/core_cm4.h ****            or negative to specify a processor exception.
1810:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1811:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \param [in]  priority  Priority to set.
1812:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1813:./libraries/cmsis/cm4/core_support/core_cm4.h ****  */
1814:./libraries/cmsis/cm4/core_support/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1815:./libraries/cmsis/cm4/core_support/core_cm4.h **** {
1816:./libraries/cmsis/cm4/core_support/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1817:./libraries/cmsis/cm4/core_support/core_cm4.h ****   {
1818:./libraries/cmsis/cm4/core_support/core_cm4.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1819:./libraries/cmsis/cm4/core_support/core_cm4.h ****   }
1820:./libraries/cmsis/cm4/core_support/core_cm4.h ****   else
1821:./libraries/cmsis/cm4/core_support/core_cm4.h ****   {
1822:./libraries/cmsis/cm4/core_support/core_cm4.h ****     SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1823:./libraries/cmsis/cm4/core_support/core_cm4.h ****   }
1824:./libraries/cmsis/cm4/core_support/core_cm4.h **** }
1825:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1826:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1827:./libraries/cmsis/cm4/core_support/core_cm4.h **** /**
1828:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief   Get Interrupt Priority
1829:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
1830:./libraries/cmsis/cm4/core_support/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1831:./libraries/cmsis/cm4/core_support/core_cm4.h ****            or negative to specify a processor exception.
1832:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \param [in]   IRQn  Interrupt number.
1833:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \return             Interrupt Priority.
1834:./libraries/cmsis/cm4/core_support/core_cm4.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1835:./libraries/cmsis/cm4/core_support/core_cm4.h ****  */
1836:./libraries/cmsis/cm4/core_support/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
1837:./libraries/cmsis/cm4/core_support/core_cm4.h **** {
1838:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1839:./libraries/cmsis/cm4/core_support/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1840:./libraries/cmsis/cm4/core_support/core_cm4.h ****   {
1841:./libraries/cmsis/cm4/core_support/core_cm4.h ****     return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
1842:./libraries/cmsis/cm4/core_support/core_cm4.h ****   }
1843:./libraries/cmsis/cm4/core_support/core_cm4.h ****   else
1844:./libraries/cmsis/cm4/core_support/core_cm4.h ****   {
1845:./libraries/cmsis/cm4/core_support/core_cm4.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
1846:./libraries/cmsis/cm4/core_support/core_cm4.h ****   }
1847:./libraries/cmsis/cm4/core_support/core_cm4.h **** }
ARM GAS  C:\Users\J\AppData\Local\Temp\ccBVdPwe.s 			page 35


1848:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1849:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1850:./libraries/cmsis/cm4/core_support/core_cm4.h **** /**
1851:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief   Encode Priority
1852:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \details Encodes the priority for an interrupt with the given priority group,
1853:./libraries/cmsis/cm4/core_support/core_cm4.h ****            preemptive priority value, and subpriority value.
1854:./libraries/cmsis/cm4/core_support/core_cm4.h ****            In case of a conflict between priority grouping and available
1855:./libraries/cmsis/cm4/core_support/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1856:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1857:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1858:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1859:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1860:./libraries/cmsis/cm4/core_support/core_cm4.h ****  */
1861:./libraries/cmsis/cm4/core_support/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1862:./libraries/cmsis/cm4/core_support/core_cm4.h **** {
1863:./libraries/cmsis/cm4/core_support/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1864:./libraries/cmsis/cm4/core_support/core_cm4.h ****   uint32_t PreemptPriorityBits;
1865:./libraries/cmsis/cm4/core_support/core_cm4.h ****   uint32_t SubPriorityBits;
1866:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1867:./libraries/cmsis/cm4/core_support/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1868:./libraries/cmsis/cm4/core_support/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1869:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1870:./libraries/cmsis/cm4/core_support/core_cm4.h ****   return (
1871:./libraries/cmsis/cm4/core_support/core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
1872:./libraries/cmsis/cm4/core_support/core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
1873:./libraries/cmsis/cm4/core_support/core_cm4.h ****          );
1874:./libraries/cmsis/cm4/core_support/core_cm4.h **** }
1875:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1876:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1877:./libraries/cmsis/cm4/core_support/core_cm4.h **** /**
1878:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief   Decode Priority
1879:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \details Decodes an interrupt priority value with a given priority group to
1880:./libraries/cmsis/cm4/core_support/core_cm4.h ****            preemptive priority value and subpriority value.
1881:./libraries/cmsis/cm4/core_support/core_cm4.h ****            In case of a conflict between priority grouping and available
1882:./libraries/cmsis/cm4/core_support/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1883:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
1884:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1885:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1886:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
1887:./libraries/cmsis/cm4/core_support/core_cm4.h ****  */
1888:./libraries/cmsis/cm4/core_support/core_cm4.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
1889:./libraries/cmsis/cm4/core_support/core_cm4.h **** {
1890:./libraries/cmsis/cm4/core_support/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1891:./libraries/cmsis/cm4/core_support/core_cm4.h ****   uint32_t PreemptPriorityBits;
1892:./libraries/cmsis/cm4/core_support/core_cm4.h ****   uint32_t SubPriorityBits;
1893:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1894:./libraries/cmsis/cm4/core_support/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1895:./libraries/cmsis/cm4/core_support/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1896:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1897:./libraries/cmsis/cm4/core_support/core_cm4.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
1898:./libraries/cmsis/cm4/core_support/core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1899:./libraries/cmsis/cm4/core_support/core_cm4.h **** }
1900:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1901:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1902:./libraries/cmsis/cm4/core_support/core_cm4.h **** /**
1903:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief   Set Interrupt Vector
1904:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
ARM GAS  C:\Users\J\AppData\Local\Temp\ccBVdPwe.s 			page 36


1905:./libraries/cmsis/cm4/core_support/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1906:./libraries/cmsis/cm4/core_support/core_cm4.h ****            or negative to specify a processor exception.
1907:./libraries/cmsis/cm4/core_support/core_cm4.h ****            VTOR must been relocated to SRAM before.
1908:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \param [in]   IRQn      Interrupt number
1909:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \param [in]   vector    Address of interrupt handler function
1910:./libraries/cmsis/cm4/core_support/core_cm4.h ****  */
1911:./libraries/cmsis/cm4/core_support/core_cm4.h **** __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
1912:./libraries/cmsis/cm4/core_support/core_cm4.h **** {
1913:./libraries/cmsis/cm4/core_support/core_cm4.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1914:./libraries/cmsis/cm4/core_support/core_cm4.h ****   vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
1915:./libraries/cmsis/cm4/core_support/core_cm4.h ****   /* ARM Application Note 321 states that the M4 does not require the architectural barrier */
1916:./libraries/cmsis/cm4/core_support/core_cm4.h **** }
1917:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1918:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1919:./libraries/cmsis/cm4/core_support/core_cm4.h **** /**
1920:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief   Get Interrupt Vector
1921:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \details Reads an interrupt vector from interrupt vector table.
1922:./libraries/cmsis/cm4/core_support/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1923:./libraries/cmsis/cm4/core_support/core_cm4.h ****            or negative to specify a processor exception.
1924:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \param [in]   IRQn      Interrupt number.
1925:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \return                 Address of interrupt handler function
1926:./libraries/cmsis/cm4/core_support/core_cm4.h ****  */
1927:./libraries/cmsis/cm4/core_support/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
1928:./libraries/cmsis/cm4/core_support/core_cm4.h **** {
1929:./libraries/cmsis/cm4/core_support/core_cm4.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1930:./libraries/cmsis/cm4/core_support/core_cm4.h ****   return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
1931:./libraries/cmsis/cm4/core_support/core_cm4.h **** }
1932:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1933:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1934:./libraries/cmsis/cm4/core_support/core_cm4.h **** /**
1935:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \brief   System Reset
1936:./libraries/cmsis/cm4/core_support/core_cm4.h ****   \details Initiates a system reset request to reset the MCU.
1937:./libraries/cmsis/cm4/core_support/core_cm4.h ****  */
1938:./libraries/cmsis/cm4/core_support/core_cm4.h **** __NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
  39              		.loc 2 1938 34 view .LVU2
  40              	.LBB21:
1939:./libraries/cmsis/cm4/core_support/core_cm4.h **** {
1940:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __DSB();                                                          /* Ensure all outstanding memor
  41              		.loc 2 1940 3 view .LVU3
  42              	.LBB22:
  43              	.LBI22:
  44              		.file 3 "./libraries/cmsis/cm4/core_support/cmsis_gcc.h"
   1:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /******************************************************************************
   2:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  * @version  V5.3.0
   5:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  * @date     26. March 2020
   6:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  ******************************************************************************/
   7:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /*
   8:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  * Copyright (c) 2009-2020 Arm Limited. All rights reserved.
   9:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  *
  10:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  *
  12:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  *
ARM GAS  C:\Users\J\AppData\Local\Temp\ccBVdPwe.s 			page 37


  16:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  *
  18:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  * limitations under the License.
  23:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
  24:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
  25:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
  28:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
  34:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef __has_builtin
  36:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
  38:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
  39:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef   __ASM
  41:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
  43:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef   __INLINE
  44:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __INLINE                               inline
  45:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
  46:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
  49:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
  52:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
  55:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef   __USED
  56:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
  58:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef   __WEAK
  59:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
  61:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef   __PACKED
  62:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
  64:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
  67:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
  70:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
ARM GAS  C:\Users\J\AppData\Local\Temp\ccBVdPwe.s 			page 38


  73:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
  78:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
  86:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
  94:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 102:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 110:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 113:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 116:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 119:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 120:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 122:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 124:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 125:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****            in the used linker script.
 129:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
ARM GAS  C:\Users\J\AppData\Local\Temp\ccBVdPwe.s 			page 39


 130:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 131:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 133:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 135:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   typedef struct {
 136:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****     uint32_t const* src;
 137:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****     uint32_t* dest;
 138:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****     uint32_t  wlen;
 139:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   } __copy_table_t;
 140:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 141:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   typedef struct {
 142:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****     uint32_t* dest;
 143:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****     uint32_t  wlen;
 144:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   } __zero_table_t;
 145:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 146:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 151:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****     }
 155:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   }
 156:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 157:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****     }
 161:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   }
 162:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 163:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   _start();
 164:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 165:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 166:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 168:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 169:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 172:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 173:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 176:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 177:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 180:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 181:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 184:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 185:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
ARM GAS  C:\Users\J\AppData\Local\Temp\ccBVdPwe.s 			page 40


 187:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   @{
 189:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 190:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 191:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 192:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 196:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 198:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 200:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 201:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 202:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 203:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 207:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 208:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 209:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 210:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 211:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 212:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 213:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 214:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get Control Register
 215:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 216:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               Control Register value
 217:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 218:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 219:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 220:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 221:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 222:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 223:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   return(result);
 224:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 225:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 226:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 227:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 228:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 229:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 230:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 231:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               non-secure Control Register value
 232:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 233:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 234:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 235:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 236:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 237:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 238:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   return(result);
 239:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 240:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 241:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 242:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 243:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
ARM GAS  C:\Users\J\AppData\Local\Temp\ccBVdPwe.s 			page 41


 244:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set Control Register
 245:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 246:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 247:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 248:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 249:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 250:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 251:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 252:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 253:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 254:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 255:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 256:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 257:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 258:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 259:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 260:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 261:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 262:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 263:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 264:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 265:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 266:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 267:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 268:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get IPSR Register
 269:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 270:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               IPSR Register value
 271:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 272:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 273:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 274:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 275:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 276:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 277:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   return(result);
 278:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 279:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 280:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 281:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 282:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get APSR Register
 283:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 284:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               APSR Register value
 285:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 286:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 287:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 288:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 289:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 290:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 291:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   return(result);
 292:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 293:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 294:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 295:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 296:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get xPSR Register
 297:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 298:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               xPSR Register value
 299:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 300:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
ARM GAS  C:\Users\J\AppData\Local\Temp\ccBVdPwe.s 			page 42


 301:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 302:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 303:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 304:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 305:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   return(result);
 306:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 307:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 308:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 309:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 310:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 311:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 312:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               PSP Register value
 313:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 314:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 315:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 316:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 317:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 318:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 319:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   return(result);
 320:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 321:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 322:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 323:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 324:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 325:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 326:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 327:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               PSP Register value
 328:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 329:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 330:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 331:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 332:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 333:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 334:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   return(result);
 335:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 336:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 337:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 338:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 339:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 340:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 341:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 342:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 343:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 344:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 345:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 346:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 347:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 348:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 349:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 350:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 352:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 353:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 354:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 355:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 356:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 357:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
ARM GAS  C:\Users\J\AppData\Local\Temp\ccBVdPwe.s 			page 43


 358:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 359:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 360:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 361:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 362:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 363:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 364:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 365:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 366:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               MSP Register value
 367:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 368:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 369:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 370:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 371:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 372:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 373:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   return(result);
 374:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 375:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 376:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 377:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 378:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 379:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 380:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 381:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               MSP Register value
 382:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 383:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 384:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 385:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 386:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 387:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 388:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   return(result);
 389:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 390:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 391:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 392:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 393:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 394:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 395:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 396:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 397:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 398:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 399:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 400:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 401:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 402:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 403:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 404:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 405:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 406:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 407:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 408:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 409:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 410:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 411:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 412:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 413:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 414:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\J\AppData\Local\Temp\ccBVdPwe.s 			page 44


 415:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 416:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 417:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 418:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 419:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 420:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 421:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               SP Register value
 422:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 423:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 424:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 425:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 426:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 427:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 428:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   return(result);
 429:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 430:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 431:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 432:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 433:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 434:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 435:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 436:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 437:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 438:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 439:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 440:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 441:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 442:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 443:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 444:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 445:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get Priority Mask
 446:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 447:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               Priority Mask value
 448:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 449:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 450:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 451:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 452:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 453:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 454:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   return(result);
 455:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 456:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 457:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 458:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 459:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 460:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 461:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 462:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               Priority Mask value
 463:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 464:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 465:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 466:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 467:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 468:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) );
 469:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   return(result);
 470:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 471:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\J\AppData\Local\Temp\ccBVdPwe.s 			page 45


 472:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 473:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 474:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 475:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set Priority Mask
 476:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 477:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 478:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 479:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 480:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 481:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 482:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 483:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 484:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 485:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 486:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 487:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 488:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 489:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 490:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 491:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 492:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 493:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 494:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 495:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 496:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 497:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 498:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 499:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 500:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 501:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 502:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Enable FIQ
 503:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 504:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 505:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 506:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 507:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 508:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 509:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 510:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 511:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 512:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 513:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Disable FIQ
 514:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 515:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 516:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 517:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 518:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 519:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 520:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 521:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 522:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 523:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 524:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get Base Priority
 525:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 526:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               Base Priority register value
 527:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 528:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
ARM GAS  C:\Users\J\AppData\Local\Temp\ccBVdPwe.s 			page 46


 529:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 530:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 531:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 532:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 533:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   return(result);
 534:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 535:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 536:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 537:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 538:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 539:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 540:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 541:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               Base Priority register value
 542:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 543:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 544:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 545:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 546:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 547:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 548:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   return(result);
 549:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 550:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 551:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 552:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 553:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 554:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set Base Priority
 555:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 556:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 557:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 558:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 559:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 560:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 561:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 562:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 563:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 564:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 565:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 566:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 567:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 568:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 569:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 570:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 571:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 572:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 573:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 574:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 575:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 576:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 577:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 578:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 579:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 580:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 581:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 582:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 583:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 584:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 585:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
ARM GAS  C:\Users\J\AppData\Local\Temp\ccBVdPwe.s 			page 47


 586:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 587:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 588:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 589:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 590:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get Fault Mask
 591:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 592:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               Fault Mask register value
 593:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 594:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 595:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 596:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 597:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 598:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 599:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   return(result);
 600:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 601:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 602:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 603:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 604:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 605:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 606:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 607:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               Fault Mask register value
 608:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 609:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 610:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 611:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 612:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 613:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 614:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   return(result);
 615:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 616:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 617:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 618:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 619:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 620:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set Fault Mask
 621:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 622:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 623:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 624:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 625:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 626:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 627:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 628:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 629:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 630:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 631:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 632:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 633:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 634:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 635:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 636:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 637:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 638:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 639:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 640:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 641:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 642:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
ARM GAS  C:\Users\J\AppData\Local\Temp\ccBVdPwe.s 			page 48


 643:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 644:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 645:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 646:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 647:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 648:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 649:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 650:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 651:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 652:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 654:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   mode.
 655:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 656:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 657:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               PSPLIM Register value
 658:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 659:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 660:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 661:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 662:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 663:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 664:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   return 0U;
 665:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #else
 666:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 667:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 668:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   return result;
 669:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 670:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 671:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 672:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 673:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 674:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 675:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 676:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 677:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 678:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 679:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               PSPLIM Register value
 680:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 681:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 682:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 683:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 684:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 685:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   return 0U;
 686:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #else
 687:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 688:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 689:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   return result;
 690:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 691:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 692:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 693:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 694:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 695:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 696:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 697:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 698:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 699:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   mode.
ARM GAS  C:\Users\J\AppData\Local\Temp\ccBVdPwe.s 			page 49


 700:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 701:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 702:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 703:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 704:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 705:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 706:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 707:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 708:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 709:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 710:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #else
 711:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 712:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 713:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 714:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 715:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 716:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 717:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 718:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 719:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 720:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 721:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 722:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 723:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 724:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 725:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 726:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 727:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 728:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 729:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 730:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #else
 731:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 732:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 733:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 734:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 735:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 736:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 737:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 738:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 739:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 740:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 741:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   mode.
 742:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 743:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 744:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               MSPLIM Register value
 745:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 746:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 747:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 748:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 749:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 750:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 751:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   return 0U;
 752:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #else
 753:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 754:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 755:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   return result;
 756:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\J\AppData\Local\Temp\ccBVdPwe.s 			page 50


 757:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 758:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 759:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 760:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 761:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 762:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 763:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 764:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 765:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 766:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 767:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               MSPLIM Register value
 768:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 769:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 770:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 771:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 772:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 773:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   return 0U;
 774:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #else
 775:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 776:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 777:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   return result;
 778:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 779:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 780:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 781:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 782:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 783:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 784:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 785:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 786:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 787:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   mode.
 788:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 789:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 790:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 791:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 792:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 793:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 794:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 795:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 796:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 797:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 798:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #else
 799:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 800:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 801:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 802:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 803:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 804:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 805:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 806:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 807:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 808:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 809:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 810:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 811:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 812:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 813:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
ARM GAS  C:\Users\J\AppData\Local\Temp\ccBVdPwe.s 			page 51


 814:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 815:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 816:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 817:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 818:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #else
 819:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 820:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 821:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 822:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 823:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 824:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 825:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 826:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 827:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 828:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 829:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get FPSCR
 830:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 831:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 832:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 833:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 834:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 835:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 836:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 837:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr)
 838:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 839:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 840:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 841:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 842:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #else
 843:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 844:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 845:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 846:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   return(result);
 847:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 848:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #else
 849:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   return(0U);
 850:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 851:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 852:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 853:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 854:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 855:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set FPSCR
 856:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 857:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 858:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 859:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 860:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 861:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 862:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 863:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 864:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 865:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 866:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 867:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 868:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #else
 869:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 870:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\J\AppData\Local\Temp\ccBVdPwe.s 			page 52


 871:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #else
 872:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   (void)fpscr;
 873:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 874:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 875:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 876:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 877:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 878:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 879:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 880:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 881:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 882:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   Access to dedicated instructions
 883:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   @{
 884:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** */
 885:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 886:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 887:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 888:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 889:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 890:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 891:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 892:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 893:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #else
 894:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 895:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 896:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 897:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 898:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 899:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 900:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   No Operation
 901:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 902:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 903:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 904:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 905:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 906:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Wait For Interrupt
 907:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 908:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 909:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 910:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 911:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 912:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 913:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Wait For Event
 914:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 915:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 916:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 917:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 918:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 919:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 920:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 921:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Send Event
 922:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 923:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 924:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 925:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 926:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 927:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
ARM GAS  C:\Users\J\AppData\Local\Temp\ccBVdPwe.s 			page 53


 928:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 929:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 930:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 931:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****            after the instruction has been completed.
 932:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 933:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 934:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 935:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 936:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 937:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 938:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** 
 939:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 940:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 941:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 942:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 943:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 944:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
  45              		.loc 3 944 27 view .LVU4
  46              	.LBB23:
 945:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 946:./libraries/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
  47              		.loc 3 946 3 view .LVU5
  48              		.syntax unified
  49              	@ 946 "./libraries/cmsis/cm4/core_support/cmsis_gcc.h" 1
  50 0000 BFF34F8F 		dsb 0xF
  51              	@ 0 "" 2
  52              		.thumb
  53              		.syntax unified
  54              	.LBE23:
  55              	.LBE22:
1941:./libraries/cmsis/cm4/core_support/core_cm4.h ****                                                                        buffered write are completed
1942:./libraries/cmsis/cm4/core_support/core_cm4.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
  56              		.loc 2 1942 3 view .LVU6
1943:./libraries/cmsis/cm4/core_support/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
  57              		.loc 2 1943 32 is_stmt 0 view .LVU7
  58 0004 0549     		ldr	r1, .L3
  59 0006 CA68     		ldr	r2, [r1, #12]
  60              		.loc 2 1943 40 view .LVU8
  61 0008 02F4E062 		and	r2, r2, #1792
1942:./libraries/cmsis/cm4/core_support/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
  62              		.loc 2 1942 17 view .LVU9
  63 000c 044B     		ldr	r3, .L3+4
  64 000e 1343     		orrs	r3, r3, r2
1942:./libraries/cmsis/cm4/core_support/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
  65              		.loc 2 1942 15 view .LVU10
  66 0010 CB60     		str	r3, [r1, #12]
1944:./libraries/cmsis/cm4/core_support/core_cm4.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
1945:./libraries/cmsis/cm4/core_support/core_cm4.h ****   __DSB();                                                          /* Ensure completion of memory 
  67              		.loc 2 1945 3 is_stmt 1 view .LVU11
  68              	.LBB24:
  69              	.LBI24:
 944:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
  70              		.loc 3 944 27 view .LVU12
  71              	.LBB25:
  72              		.loc 3 946 3 view .LVU13
  73              		.syntax unified
  74              	@ 946 "./libraries/cmsis/cm4/core_support/cmsis_gcc.h" 1
ARM GAS  C:\Users\J\AppData\Local\Temp\ccBVdPwe.s 			page 54


  75 0012 BFF34F8F 		dsb 0xF
  76              	@ 0 "" 2
  77              		.thumb
  78              		.syntax unified
  79              	.L2:
  80              	.LBE25:
  81              	.LBE24:
1946:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
1947:./libraries/cmsis/cm4/core_support/core_cm4.h ****   for(;;)                                                           /* wait until reset */
  82              		.loc 2 1947 3 view .LVU14
1948:./libraries/cmsis/cm4/core_support/core_cm4.h ****   {
1949:./libraries/cmsis/cm4/core_support/core_cm4.h ****     __NOP();
  83              		.loc 2 1949 5 view .LVU15
  84              		.syntax unified
  85              	@ 1949 "./libraries/cmsis/cm4/core_support/core_cm4.h" 1
  86 0016 00BF     		nop
  87              	@ 0 "" 2
1947:./libraries/cmsis/cm4/core_support/core_cm4.h ****   {
  88              		.loc 2 1947 8 view .LVU16
  89              		.thumb
  90              		.syntax unified
  91 0018 FDE7     		b	.L2
  92              	.L4:
  93 001a 00BF     		.align	2
  94              	.L3:
  95 001c 00ED00E0 		.word	-536810240
  96 0020 0400FA05 		.word	100270084
  97              	.LBE21:
  98              	.LBE20:
  99              		.cfi_endproc
 100              	.LFE133:
 102              		.section	.text.nvic_irq_enable,"ax",%progbits
 103              		.align	1
 104              		.global	nvic_irq_enable
 105              		.syntax unified
 106              		.thumb
 107              		.thumb_func
 108              		.fpu fpv4-sp-d16
 110              	nvic_irq_enable:
 111              	.LVL0:
 112              	.LFB134:
  55:./libraries/drivers/src/at32f413_misc.c **** }
  56:./libraries/drivers/src/at32f413_misc.c **** 
  57:./libraries/drivers/src/at32f413_misc.c **** /**
  58:./libraries/drivers/src/at32f413_misc.c ****   * @brief  enable nvic irq
  59:./libraries/drivers/src/at32f413_misc.c ****   * @param  irqn (IRQn_Type number)
  60:./libraries/drivers/src/at32f413_misc.c ****   * @param  preempt_priority: preemptive priority value (starting from 0)
  61:./libraries/drivers/src/at32f413_misc.c ****   * @param  sub_priority: subpriority value (starting from 0)
  62:./libraries/drivers/src/at32f413_misc.c ****   * @retval none
  63:./libraries/drivers/src/at32f413_misc.c ****   */
  64:./libraries/drivers/src/at32f413_misc.c **** void nvic_irq_enable(IRQn_Type irqn, uint32_t preempt_priority, uint32_t sub_priority)
  65:./libraries/drivers/src/at32f413_misc.c **** {
 113              		.loc 1 65 1 view -0
 114              		.cfi_startproc
 115              		@ args = 0, pretend = 0, frame = 0
 116              		@ frame_needed = 0, uses_anonymous_args = 0
 117              		.loc 1 65 1 is_stmt 0 view .LVU18
ARM GAS  C:\Users\J\AppData\Local\Temp\ccBVdPwe.s 			page 55


 118 0000 00B5     		push	{lr}
 119              	.LCFI0:
 120              		.cfi_def_cfa_offset 4
 121              		.cfi_offset 14, -4
  66:./libraries/drivers/src/at32f413_misc.c ****   uint32_t temp_priority = 0;
 122              		.loc 1 66 3 is_stmt 1 view .LVU19
 123              	.LVL1:
  67:./libraries/drivers/src/at32f413_misc.c **** 
  68:./libraries/drivers/src/at32f413_misc.c ****   /* encode priority */
  69:./libraries/drivers/src/at32f413_misc.c ****   temp_priority = NVIC_EncodePriority(NVIC_GetPriorityGrouping(), preempt_priority, sub_priority);
 124              		.loc 1 69 3 view .LVU20
 125              	.LBB34:
 126              	.LBI34:
1672:./libraries/cmsis/cm4/core_support/core_cm4.h **** {
 127              		.loc 2 1672 26 view .LVU21
 128              	.LBB35:
1674:./libraries/cmsis/cm4/core_support/core_cm4.h **** }
 129              		.loc 2 1674 3 view .LVU22
1674:./libraries/cmsis/cm4/core_support/core_cm4.h **** }
 130              		.loc 2 1674 26 is_stmt 0 view .LVU23
 131 0002 1E4B     		ldr	r3, .L12
 132 0004 DB68     		ldr	r3, [r3, #12]
1674:./libraries/cmsis/cm4/core_support/core_cm4.h **** }
 133              		.loc 2 1674 11 view .LVU24
 134 0006 C3F30223 		ubfx	r3, r3, #8, #3
 135              	.LVL2:
1674:./libraries/cmsis/cm4/core_support/core_cm4.h **** }
 136              		.loc 2 1674 11 view .LVU25
 137              	.LBE35:
 138              	.LBE34:
 139              	.LBB36:
 140              	.LBI36:
1861:./libraries/cmsis/cm4/core_support/core_cm4.h **** {
 141              		.loc 2 1861 26 is_stmt 1 view .LVU26
 142              	.LBB37:
1863:./libraries/cmsis/cm4/core_support/core_cm4.h ****   uint32_t PreemptPriorityBits;
 143              		.loc 2 1863 3 view .LVU27
1864:./libraries/cmsis/cm4/core_support/core_cm4.h ****   uint32_t SubPriorityBits;
 144              		.loc 2 1864 3 view .LVU28
1865:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 145              		.loc 2 1865 3 view .LVU29
1867:./libraries/cmsis/cm4/core_support/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 146              		.loc 2 1867 3 view .LVU30
1867:./libraries/cmsis/cm4/core_support/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 147              		.loc 2 1867 31 is_stmt 0 view .LVU31
 148 000a C3F1070C 		rsb	ip, r3, #7
1867:./libraries/cmsis/cm4/core_support/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 149              		.loc 2 1867 23 view .LVU32
 150 000e BCF1040F 		cmp	ip, #4
 151 0012 28BF     		it	cs
 152 0014 4FF0040C 		movcs	ip, #4
 153              	.LVL3:
1868:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 154              		.loc 2 1868 3 is_stmt 1 view .LVU33
1868:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 155              		.loc 2 1868 44 is_stmt 0 view .LVU34
 156 0018 03F1040E 		add	lr, r3, #4
ARM GAS  C:\Users\J\AppData\Local\Temp\ccBVdPwe.s 			page 56


1868:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 157              		.loc 2 1868 109 view .LVU35
 158 001c BEF1060F 		cmp	lr, #6
 159 0020 22D9     		bls	.L10
 160 0022 033B     		subs	r3, r3, #3
 161              	.LVL4:
 162              	.L6:
1870:./libraries/cmsis/cm4/core_support/core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
 163              		.loc 2 1870 3 is_stmt 1 view .LVU36
1871:./libraries/cmsis/cm4/core_support/core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 164              		.loc 2 1871 30 is_stmt 0 view .LVU37
 165 0024 4FF0FF3E 		mov	lr, #-1
 166              	.LVL5:
1871:./libraries/cmsis/cm4/core_support/core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 167              		.loc 2 1871 30 view .LVU38
 168 0028 0EFA0CFC 		lsl	ip, lr, ip
 169              	.LVL6:
1871:./libraries/cmsis/cm4/core_support/core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 170              		.loc 2 1871 30 view .LVU39
 171 002c 21EA0C01 		bic	r1, r1, ip
 172              	.LVL7:
1871:./libraries/cmsis/cm4/core_support/core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 173              		.loc 2 1871 82 view .LVU40
 174 0030 9940     		lsls	r1, r1, r3
1872:./libraries/cmsis/cm4/core_support/core_cm4.h ****          );
 175              		.loc 2 1872 30 view .LVU41
 176 0032 0EFA03F3 		lsl	r3, lr, r3
 177              	.LVL8:
1872:./libraries/cmsis/cm4/core_support/core_cm4.h ****          );
 178              		.loc 2 1872 30 view .LVU42
 179 0036 22EA0303 		bic	r3, r2, r3
1871:./libraries/cmsis/cm4/core_support/core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 180              		.loc 2 1871 102 view .LVU43
 181 003a 1943     		orrs	r1, r1, r3
 182              	.LVL9:
1871:./libraries/cmsis/cm4/core_support/core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 183              		.loc 2 1871 102 view .LVU44
 184              	.LBE37:
 185              	.LBE36:
  70:./libraries/drivers/src/at32f413_misc.c ****   /* set priority */
  71:./libraries/drivers/src/at32f413_misc.c ****   NVIC_SetPriority(irqn, temp_priority);
 186              		.loc 1 71 3 is_stmt 1 view .LVU45
 187              	.LBB39:
 188              	.LBI39:
1814:./libraries/cmsis/cm4/core_support/core_cm4.h **** {
 189              		.loc 2 1814 22 view .LVU46
 190              	.LBB40:
1816:./libraries/cmsis/cm4/core_support/core_cm4.h ****   {
 191              		.loc 2 1816 3 view .LVU47
1816:./libraries/cmsis/cm4/core_support/core_cm4.h ****   {
 192              		.loc 2 1816 6 is_stmt 0 view .LVU48
 193 003c 0028     		cmp	r0, #0
 194 003e 15DB     		blt	.L7
1818:./libraries/cmsis/cm4/core_support/core_cm4.h ****   }
 195              		.loc 2 1818 5 is_stmt 1 view .LVU49
1818:./libraries/cmsis/cm4/core_support/core_cm4.h ****   }
 196              		.loc 2 1818 48 is_stmt 0 view .LVU50
ARM GAS  C:\Users\J\AppData\Local\Temp\ccBVdPwe.s 			page 57


 197 0040 0901     		lsls	r1, r1, #4
 198              	.LVL10:
1818:./libraries/cmsis/cm4/core_support/core_cm4.h ****   }
 199              		.loc 2 1818 48 view .LVU51
 200 0042 C9B2     		uxtb	r1, r1
1818:./libraries/cmsis/cm4/core_support/core_cm4.h ****   }
 201              		.loc 2 1818 46 view .LVU52
 202 0044 00F16043 		add	r3, r0, #-536870912
 203 0048 03F56143 		add	r3, r3, #57600
 204 004c 83F80013 		strb	r1, [r3, #768]
 205              	.LVL11:
 206              	.L8:
1818:./libraries/cmsis/cm4/core_support/core_cm4.h ****   }
 207              		.loc 2 1818 46 view .LVU53
 208              	.LBE40:
 209              	.LBE39:
  72:./libraries/drivers/src/at32f413_misc.c ****   /* enable irqn */
  73:./libraries/drivers/src/at32f413_misc.c ****   NVIC_EnableIRQ(irqn);
 210              		.loc 1 73 3 is_stmt 1 view .LVU54
 211              	.LBB42:
 212              	.LBI42:
1684:./libraries/cmsis/cm4/core_support/core_cm4.h **** {
 213              		.loc 2 1684 22 view .LVU55
 214              	.LBB43:
1686:./libraries/cmsis/cm4/core_support/core_cm4.h ****   {
 215              		.loc 2 1686 3 view .LVU56
1686:./libraries/cmsis/cm4/core_support/core_cm4.h ****   {
 216              		.loc 2 1686 6 is_stmt 0 view .LVU57
 217 0050 0028     		cmp	r0, #0
 218 0052 07DB     		blt	.L5
1688:./libraries/cmsis/cm4/core_support/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 219              		.loc 2 1688 5 is_stmt 1 view .LVU58
1689:./libraries/cmsis/cm4/core_support/core_cm4.h ****     __COMPILER_BARRIER();
 220              		.loc 2 1689 5 view .LVU59
1689:./libraries/cmsis/cm4/core_support/core_cm4.h ****     __COMPILER_BARRIER();
 221              		.loc 2 1689 81 is_stmt 0 view .LVU60
 222 0054 00F01F02 		and	r2, r0, #31
1689:./libraries/cmsis/cm4/core_support/core_cm4.h ****     __COMPILER_BARRIER();
 223              		.loc 2 1689 34 view .LVU61
 224 0058 4009     		lsrs	r0, r0, #5
 225              	.LVL12:
1689:./libraries/cmsis/cm4/core_support/core_cm4.h ****     __COMPILER_BARRIER();
 226              		.loc 2 1689 45 view .LVU62
 227 005a 0123     		movs	r3, #1
 228 005c 9340     		lsls	r3, r3, r2
1689:./libraries/cmsis/cm4/core_support/core_cm4.h ****     __COMPILER_BARRIER();
 229              		.loc 2 1689 43 view .LVU63
 230 005e 084A     		ldr	r2, .L12+4
 231 0060 42F82030 		str	r3, [r2, r0, lsl #2]
1690:./libraries/cmsis/cm4/core_support/core_cm4.h ****   }
 232              		.loc 2 1690 5 is_stmt 1 view .LVU64
 233              	.LVL13:
 234              	.L5:
1690:./libraries/cmsis/cm4/core_support/core_cm4.h ****   }
 235              		.loc 2 1690 5 is_stmt 0 view .LVU65
 236              	.LBE43:
 237              	.LBE42:
ARM GAS  C:\Users\J\AppData\Local\Temp\ccBVdPwe.s 			page 58


  74:./libraries/drivers/src/at32f413_misc.c **** }
 238              		.loc 1 74 1 view .LVU66
 239 0064 5DF804FB 		ldr	pc, [sp], #4
 240              	.LVL14:
 241              	.L10:
 242              	.LBB44:
 243              	.LBB38:
1868:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 244              		.loc 2 1868 109 view .LVU67
 245 0068 0023     		movs	r3, #0
 246              	.LVL15:
1868:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 247              		.loc 2 1868 109 view .LVU68
 248 006a DBE7     		b	.L6
 249              	.LVL16:
 250              	.L7:
1868:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 251              		.loc 2 1868 109 view .LVU69
 252              	.LBE38:
 253              	.LBE44:
 254              	.LBB45:
 255              	.LBB41:
1822:./libraries/cmsis/cm4/core_support/core_cm4.h ****   }
 256              		.loc 2 1822 5 is_stmt 1 view .LVU70
1822:./libraries/cmsis/cm4/core_support/core_cm4.h ****   }
 257              		.loc 2 1822 32 is_stmt 0 view .LVU71
 258 006c 00F00F02 		and	r2, r0, #15
 259              	.LVL17:
1822:./libraries/cmsis/cm4/core_support/core_cm4.h ****   }
 260              		.loc 2 1822 48 view .LVU72
 261 0070 0901     		lsls	r1, r1, #4
 262              	.LVL18:
1822:./libraries/cmsis/cm4/core_support/core_cm4.h ****   }
 263              		.loc 2 1822 48 view .LVU73
 264 0072 C9B2     		uxtb	r1, r1
1822:./libraries/cmsis/cm4/core_support/core_cm4.h ****   }
 265              		.loc 2 1822 46 view .LVU74
 266 0074 034B     		ldr	r3, .L12+8
 267 0076 9954     		strb	r1, [r3, r2]
 268 0078 EAE7     		b	.L8
 269              	.L13:
 270 007a 00BF     		.align	2
 271              	.L12:
 272 007c 00ED00E0 		.word	-536810240
 273 0080 00E100E0 		.word	-536813312
 274 0084 14ED00E0 		.word	-536810220
 275              	.LBE41:
 276              	.LBE45:
 277              		.cfi_endproc
 278              	.LFE134:
 280              		.section	.text.nvic_irq_disable,"ax",%progbits
 281              		.align	1
 282              		.global	nvic_irq_disable
 283              		.syntax unified
 284              		.thumb
 285              		.thumb_func
 286              		.fpu fpv4-sp-d16
ARM GAS  C:\Users\J\AppData\Local\Temp\ccBVdPwe.s 			page 59


 288              	nvic_irq_disable:
 289              	.LVL19:
 290              	.LFB135:
  75:./libraries/drivers/src/at32f413_misc.c **** 
  76:./libraries/drivers/src/at32f413_misc.c **** /**
  77:./libraries/drivers/src/at32f413_misc.c ****   * @brief  disable nvic irq number
  78:./libraries/drivers/src/at32f413_misc.c ****   * @param  irqn (IRQn_Type number)
  79:./libraries/drivers/src/at32f413_misc.c ****   * @retval none
  80:./libraries/drivers/src/at32f413_misc.c ****   */
  81:./libraries/drivers/src/at32f413_misc.c **** void nvic_irq_disable(IRQn_Type irqn)
  82:./libraries/drivers/src/at32f413_misc.c **** {
 291              		.loc 1 82 1 is_stmt 1 view -0
 292              		.cfi_startproc
 293              		@ args = 0, pretend = 0, frame = 0
 294              		@ frame_needed = 0, uses_anonymous_args = 0
 295              		@ link register save eliminated.
  83:./libraries/drivers/src/at32f413_misc.c ****   NVIC_DisableIRQ(irqn);
 296              		.loc 1 83 3 view .LVU76
 297              	.LBB52:
 298              	.LBI52:
1722:./libraries/cmsis/cm4/core_support/core_cm4.h **** {
 299              		.loc 2 1722 22 view .LVU77
 300              	.LBB53:
1724:./libraries/cmsis/cm4/core_support/core_cm4.h ****   {
 301              		.loc 2 1724 3 view .LVU78
1724:./libraries/cmsis/cm4/core_support/core_cm4.h ****   {
 302              		.loc 2 1724 6 is_stmt 0 view .LVU79
 303 0000 0028     		cmp	r0, #0
 304              	.LVL20:
1724:./libraries/cmsis/cm4/core_support/core_cm4.h ****   {
 305              		.loc 2 1724 6 view .LVU80
 306 0002 0CDB     		blt	.L14
1726:./libraries/cmsis/cm4/core_support/core_cm4.h ****     __DSB();
 307              		.loc 2 1726 5 is_stmt 1 view .LVU81
1726:./libraries/cmsis/cm4/core_support/core_cm4.h ****     __DSB();
 308              		.loc 2 1726 81 is_stmt 0 view .LVU82
 309 0004 00F01F02 		and	r2, r0, #31
1726:./libraries/cmsis/cm4/core_support/core_cm4.h ****     __DSB();
 310              		.loc 2 1726 34 view .LVU83
 311 0008 4009     		lsrs	r0, r0, #5
1726:./libraries/cmsis/cm4/core_support/core_cm4.h ****     __DSB();
 312              		.loc 2 1726 45 view .LVU84
 313 000a 0123     		movs	r3, #1
 314 000c 9340     		lsls	r3, r3, r2
1726:./libraries/cmsis/cm4/core_support/core_cm4.h ****     __DSB();
 315              		.loc 2 1726 43 view .LVU85
 316 000e 2030     		adds	r0, r0, #32
 317 0010 034A     		ldr	r2, .L16
 318 0012 42F82030 		str	r3, [r2, r0, lsl #2]
1727:./libraries/cmsis/cm4/core_support/core_cm4.h ****     __ISB();
 319              		.loc 2 1727 5 is_stmt 1 view .LVU86
 320              	.LBB54:
 321              	.LBI54:
 944:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 322              		.loc 3 944 27 view .LVU87
 323              	.LBB55:
 324              		.loc 3 946 3 view .LVU88
ARM GAS  C:\Users\J\AppData\Local\Temp\ccBVdPwe.s 			page 60


 325              		.syntax unified
 326              	@ 946 "./libraries/cmsis/cm4/core_support/cmsis_gcc.h" 1
 327 0016 BFF34F8F 		dsb 0xF
 328              	@ 0 "" 2
 329              		.thumb
 330              		.syntax unified
 331              	.LBE55:
 332              	.LBE54:
1728:./libraries/cmsis/cm4/core_support/core_cm4.h ****   }
 333              		.loc 2 1728 5 view .LVU89
 334              	.LBB56:
 335              	.LBI56:
 933:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** {
 336              		.loc 3 933 27 view .LVU90
 337              	.LBB57:
 935:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 338              		.loc 3 935 3 view .LVU91
 339              		.syntax unified
 340              	@ 935 "./libraries/cmsis/cm4/core_support/cmsis_gcc.h" 1
 341 001a BFF36F8F 		isb 0xF
 342              	@ 0 "" 2
 343              	.LVL21:
 344              		.thumb
 345              		.syntax unified
 346              	.L14:
 935:./libraries/cmsis/cm4/core_support/cmsis_gcc.h **** }
 347              		.loc 3 935 3 is_stmt 0 view .LVU92
 348              	.LBE57:
 349              	.LBE56:
 350              	.LBE53:
 351              	.LBE52:
  84:./libraries/drivers/src/at32f413_misc.c **** }
 352              		.loc 1 84 1 view .LVU93
 353 001e 7047     		bx	lr
 354              	.L17:
 355              		.align	2
 356              	.L16:
 357 0020 00E100E0 		.word	-536813312
 358              		.cfi_endproc
 359              	.LFE135:
 361              		.section	.text.nvic_priority_group_config,"ax",%progbits
 362              		.align	1
 363              		.global	nvic_priority_group_config
 364              		.syntax unified
 365              		.thumb
 366              		.thumb_func
 367              		.fpu fpv4-sp-d16
 369              	nvic_priority_group_config:
 370              	.LVL22:
 371              	.LFB136:
  85:./libraries/drivers/src/at32f413_misc.c **** 
  86:./libraries/drivers/src/at32f413_misc.c **** /**
  87:./libraries/drivers/src/at32f413_misc.c ****   * @brief  config nvic priority group
  88:./libraries/drivers/src/at32f413_misc.c ****   * @param  priority_group
  89:./libraries/drivers/src/at32f413_misc.c ****   *         this parameter can be one of the following values:
  90:./libraries/drivers/src/at32f413_misc.c ****   *         - NVIC_PRIORITY_GROUP_0
  91:./libraries/drivers/src/at32f413_misc.c ****   *         - NVIC_PRIORITY_GROUP_1
ARM GAS  C:\Users\J\AppData\Local\Temp\ccBVdPwe.s 			page 61


  92:./libraries/drivers/src/at32f413_misc.c ****   *         - NVIC_PRIORITY_GROUP_2
  93:./libraries/drivers/src/at32f413_misc.c ****   *         - NVIC_PRIORITY_GROUP_3
  94:./libraries/drivers/src/at32f413_misc.c ****   *         - NVIC_PRIORITY_GROUP_4
  95:./libraries/drivers/src/at32f413_misc.c ****   * @retval none
  96:./libraries/drivers/src/at32f413_misc.c ****   */
  97:./libraries/drivers/src/at32f413_misc.c **** void nvic_priority_group_config(nvic_priority_group_type priority_group)
  98:./libraries/drivers/src/at32f413_misc.c **** {
 372              		.loc 1 98 1 is_stmt 1 view -0
 373              		.cfi_startproc
 374              		@ args = 0, pretend = 0, frame = 0
 375              		@ frame_needed = 0, uses_anonymous_args = 0
 376              		@ link register save eliminated.
  99:./libraries/drivers/src/at32f413_misc.c ****   /* set the prigroup[10:8] bits according to nvic_prioritygroup value */
 100:./libraries/drivers/src/at32f413_misc.c ****   NVIC_SetPriorityGrouping(priority_group);
 377              		.loc 1 100 3 view .LVU95
 378              	.LBB58:
 379              	.LBI58:
1653:./libraries/cmsis/cm4/core_support/core_cm4.h **** {
 380              		.loc 2 1653 22 view .LVU96
 381              	.LBB59:
1655:./libraries/cmsis/cm4/core_support/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
 382              		.loc 2 1655 3 view .LVU97
1656:./libraries/cmsis/cm4/core_support/core_cm4.h **** 
 383              		.loc 2 1656 3 view .LVU98
1658:./libraries/cmsis/cm4/core_support/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
 384              		.loc 2 1658 3 view .LVU99
1658:./libraries/cmsis/cm4/core_support/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
 385              		.loc 2 1658 14 is_stmt 0 view .LVU100
 386 0000 074A     		ldr	r2, .L19
 387 0002 D368     		ldr	r3, [r2, #12]
 388              	.LVL23:
1659:./libraries/cmsis/cm4/core_support/core_cm4.h ****   reg_value  =  (reg_value                                   |
 389              		.loc 2 1659 3 is_stmt 1 view .LVU101
1659:./libraries/cmsis/cm4/core_support/core_cm4.h ****   reg_value  =  (reg_value                                   |
 390              		.loc 2 1659 13 is_stmt 0 view .LVU102
 391 0004 23F4E063 		bic	r3, r3, #1792
 392              	.LVL24:
1659:./libraries/cmsis/cm4/core_support/core_cm4.h ****   reg_value  =  (reg_value                                   |
 393              		.loc 2 1659 13 view .LVU103
 394 0008 1B04     		lsls	r3, r3, #16
 395 000a 1B0C     		lsrs	r3, r3, #16
 396              	.LVL25:
1660:./libraries/cmsis/cm4/core_support/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 397              		.loc 2 1660 3 is_stmt 1 view .LVU104
1662:./libraries/cmsis/cm4/core_support/core_cm4.h ****   SCB->AIRCR =  reg_value;
 398              		.loc 2 1662 35 is_stmt 0 view .LVU105
 399 000c 0002     		lsls	r0, r0, #8
 400              	.LVL26:
1662:./libraries/cmsis/cm4/core_support/core_cm4.h ****   SCB->AIRCR =  reg_value;
 401              		.loc 2 1662 35 view .LVU106
 402 000e 00F4E060 		and	r0, r0, #1792
1661:./libraries/cmsis/cm4/core_support/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
 403              		.loc 2 1661 62 view .LVU107
 404 0012 0343     		orrs	r3, r3, r0
 405              	.LVL27:
1660:./libraries/cmsis/cm4/core_support/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 406              		.loc 2 1660 14 view .LVU108
ARM GAS  C:\Users\J\AppData\Local\Temp\ccBVdPwe.s 			page 62


 407 0014 43F0BF63 		orr	r3, r3, #100139008
 408 0018 43F40033 		orr	r3, r3, #131072
 409              	.LVL28:
1663:./libraries/cmsis/cm4/core_support/core_cm4.h **** }
 410              		.loc 2 1663 3 is_stmt 1 view .LVU109
1663:./libraries/cmsis/cm4/core_support/core_cm4.h **** }
 411              		.loc 2 1663 14 is_stmt 0 view .LVU110
 412 001c D360     		str	r3, [r2, #12]
 413              	.LVL29:
1663:./libraries/cmsis/cm4/core_support/core_cm4.h **** }
 414              		.loc 2 1663 14 view .LVU111
 415              	.LBE59:
 416              	.LBE58:
 101:./libraries/drivers/src/at32f413_misc.c **** }
 417              		.loc 1 101 1 view .LVU112
 418 001e 7047     		bx	lr
 419              	.L20:
 420              		.align	2
 421              	.L19:
 422 0020 00ED00E0 		.word	-536810240
 423              		.cfi_endproc
 424              	.LFE136:
 426              		.section	.text.nvic_vector_table_set,"ax",%progbits
 427              		.align	1
 428              		.global	nvic_vector_table_set
 429              		.syntax unified
 430              		.thumb
 431              		.thumb_func
 432              		.fpu fpv4-sp-d16
 434              	nvic_vector_table_set:
 435              	.LVL30:
 436              	.LFB137:
 102:./libraries/drivers/src/at32f413_misc.c **** 
 103:./libraries/drivers/src/at32f413_misc.c **** /**
 104:./libraries/drivers/src/at32f413_misc.c ****   * @brief  set the vector table location and offset.
 105:./libraries/drivers/src/at32f413_misc.c ****   * @param  base
 106:./libraries/drivers/src/at32f413_misc.c ****   *         this parameter can be one of the following values:
 107:./libraries/drivers/src/at32f413_misc.c ****   *         - NVIC_VECTTAB_RAM
 108:./libraries/drivers/src/at32f413_misc.c ****   *         - NVIC_VECTTAB_FLASH
 109:./libraries/drivers/src/at32f413_misc.c ****   * @param  offset (vector table base offset field. this value must be a multiple of 0x200)
 110:./libraries/drivers/src/at32f413_misc.c ****   * @retval none
 111:./libraries/drivers/src/at32f413_misc.c ****   */
 112:./libraries/drivers/src/at32f413_misc.c **** void nvic_vector_table_set(uint32_t base, uint32_t offset)
 113:./libraries/drivers/src/at32f413_misc.c **** {
 437              		.loc 1 113 1 is_stmt 1 view -0
 438              		.cfi_startproc
 439              		@ args = 0, pretend = 0, frame = 0
 440              		@ frame_needed = 0, uses_anonymous_args = 0
 441              		@ link register save eliminated.
 114:./libraries/drivers/src/at32f413_misc.c ****   SCB->VTOR = base | (offset & (uint32_t)0x1FFFFF80);
 442              		.loc 1 114 3 view .LVU114
 443              		.loc 1 114 30 is_stmt 0 view .LVU115
 444 0000 21F06041 		bic	r1, r1, #-536870912
 445              	.LVL31:
 446              		.loc 1 114 30 view .LVU116
 447 0004 21F07F01 		bic	r1, r1, #127
 448              		.loc 1 114 20 view .LVU117
ARM GAS  C:\Users\J\AppData\Local\Temp\ccBVdPwe.s 			page 63


 449 0008 0143     		orrs	r1, r1, r0
 450              		.loc 1 114 13 view .LVU118
 451 000a 014B     		ldr	r3, .L22
 452 000c 9960     		str	r1, [r3, #8]
 115:./libraries/drivers/src/at32f413_misc.c **** }
 453              		.loc 1 115 1 view .LVU119
 454 000e 7047     		bx	lr
 455              	.L23:
 456              		.align	2
 457              	.L22:
 458 0010 00ED00E0 		.word	-536810240
 459              		.cfi_endproc
 460              	.LFE137:
 462              		.section	.text.nvic_lowpower_mode_config,"ax",%progbits
 463              		.align	1
 464              		.global	nvic_lowpower_mode_config
 465              		.syntax unified
 466              		.thumb
 467              		.thumb_func
 468              		.fpu fpv4-sp-d16
 470              	nvic_lowpower_mode_config:
 471              	.LVL32:
 472              	.LFB138:
 116:./libraries/drivers/src/at32f413_misc.c **** 
 117:./libraries/drivers/src/at32f413_misc.c **** /**
 118:./libraries/drivers/src/at32f413_misc.c ****   * @brief  config nvic lowpower mode
 119:./libraries/drivers/src/at32f413_misc.c ****   * @param  lp_mode
 120:./libraries/drivers/src/at32f413_misc.c ****   *         this parameter can be one of the following values:
 121:./libraries/drivers/src/at32f413_misc.c ****   *         - NVIC_LP_SEVONPEND
 122:./libraries/drivers/src/at32f413_misc.c ****   *         - NVIC_LP_SLEEPDEEP
 123:./libraries/drivers/src/at32f413_misc.c ****   *         - NVIC_LP_SLEEPONEXIT
 124:./libraries/drivers/src/at32f413_misc.c ****   * @param  new_state (new state of lp condition. ENABLE or DISABLE)
 125:./libraries/drivers/src/at32f413_misc.c ****   * @retval none
 126:./libraries/drivers/src/at32f413_misc.c ****   */
 127:./libraries/drivers/src/at32f413_misc.c **** void nvic_lowpower_mode_config(nvic_lowpower_mode_type lp_mode, confirm_state new_state)
 128:./libraries/drivers/src/at32f413_misc.c **** {
 473              		.loc 1 128 1 is_stmt 1 view -0
 474              		.cfi_startproc
 475              		@ args = 0, pretend = 0, frame = 0
 476              		@ frame_needed = 0, uses_anonymous_args = 0
 477              		@ link register save eliminated.
 129:./libraries/drivers/src/at32f413_misc.c ****   if(new_state != FALSE)
 478              		.loc 1 129 3 view .LVU121
 479              		.loc 1 129 5 is_stmt 0 view .LVU122
 480 0000 21B1     		cbz	r1, .L25
 130:./libraries/drivers/src/at32f413_misc.c ****   {
 131:./libraries/drivers/src/at32f413_misc.c ****     SCB->SCR |= lp_mode;
 481              		.loc 1 131 5 is_stmt 1 view .LVU123
 482              		.loc 1 131 14 is_stmt 0 view .LVU124
 483 0002 054B     		ldr	r3, .L27
 484 0004 1A69     		ldr	r2, [r3, #16]
 485 0006 1043     		orrs	r0, r0, r2
 486              	.LVL33:
 487              		.loc 1 131 14 view .LVU125
 488 0008 1861     		str	r0, [r3, #16]
 489 000a 7047     		bx	lr
 490              	.LVL34:
ARM GAS  C:\Users\J\AppData\Local\Temp\ccBVdPwe.s 			page 64


 491              	.L25:
 132:./libraries/drivers/src/at32f413_misc.c ****   }
 133:./libraries/drivers/src/at32f413_misc.c ****   else
 134:./libraries/drivers/src/at32f413_misc.c ****   {
 135:./libraries/drivers/src/at32f413_misc.c ****     SCB->SCR &= (uint32_t)(~(uint32_t)lp_mode);
 492              		.loc 1 135 5 is_stmt 1 view .LVU126
 493              		.loc 1 135 14 is_stmt 0 view .LVU127
 494 000c 024A     		ldr	r2, .L27
 495 000e 1369     		ldr	r3, [r2, #16]
 496 0010 23EA0000 		bic	r0, r3, r0
 497              	.LVL35:
 498              		.loc 1 135 14 view .LVU128
 499 0014 1061     		str	r0, [r2, #16]
 136:./libraries/drivers/src/at32f413_misc.c ****   }
 137:./libraries/drivers/src/at32f413_misc.c **** }
 500              		.loc 1 137 1 view .LVU129
 501 0016 7047     		bx	lr
 502              	.L28:
 503              		.align	2
 504              	.L27:
 505 0018 00ED00E0 		.word	-536810240
 506              		.cfi_endproc
 507              	.LFE138:
 509              		.section	.text.systick_clock_source_config,"ax",%progbits
 510              		.align	1
 511              		.global	systick_clock_source_config
 512              		.syntax unified
 513              		.thumb
 514              		.thumb_func
 515              		.fpu fpv4-sp-d16
 517              	systick_clock_source_config:
 518              	.LVL36:
 519              	.LFB139:
 138:./libraries/drivers/src/at32f413_misc.c **** 
 139:./libraries/drivers/src/at32f413_misc.c **** /**
 140:./libraries/drivers/src/at32f413_misc.c ****   * @brief  config systick clock source
 141:./libraries/drivers/src/at32f413_misc.c ****   * @param  source
 142:./libraries/drivers/src/at32f413_misc.c ****   *         this parameter can be one of the following values:
 143:./libraries/drivers/src/at32f413_misc.c ****   *         - SYSTICK_CLOCK_SOURCE_AHBCLK_DIV8
 144:./libraries/drivers/src/at32f413_misc.c ****   *         - SYSTICK_CLOCK_SOURCE_AHBCLK_NODIV
 145:./libraries/drivers/src/at32f413_misc.c ****   * @retval none
 146:./libraries/drivers/src/at32f413_misc.c ****   */
 147:./libraries/drivers/src/at32f413_misc.c **** void systick_clock_source_config(systick_clock_source_type source)
 148:./libraries/drivers/src/at32f413_misc.c **** {
 520              		.loc 1 148 1 is_stmt 1 view -0
 521              		.cfi_startproc
 522              		@ args = 0, pretend = 0, frame = 0
 523              		@ frame_needed = 0, uses_anonymous_args = 0
 524              		@ link register save eliminated.
 149:./libraries/drivers/src/at32f413_misc.c ****   if(source == SYSTICK_CLOCK_SOURCE_AHBCLK_NODIV)
 525              		.loc 1 149 3 view .LVU131
 526              		.loc 1 149 5 is_stmt 0 view .LVU132
 527 0000 0428     		cmp	r0, #4
 528 0002 06D0     		beq	.L32
 150:./libraries/drivers/src/at32f413_misc.c ****   {
 151:./libraries/drivers/src/at32f413_misc.c ****     SysTick->CTRL |= SYSTICK_CLOCK_SOURCE_AHBCLK_NODIV;
 152:./libraries/drivers/src/at32f413_misc.c ****   }
ARM GAS  C:\Users\J\AppData\Local\Temp\ccBVdPwe.s 			page 65


 153:./libraries/drivers/src/at32f413_misc.c ****   else
 154:./libraries/drivers/src/at32f413_misc.c ****   {
 155:./libraries/drivers/src/at32f413_misc.c ****     SysTick->CTRL &= ~(uint32_t)SYSTICK_CLOCK_SOURCE_AHBCLK_NODIV;
 529              		.loc 1 155 5 is_stmt 1 view .LVU133
 530              		.loc 1 155 19 is_stmt 0 view .LVU134
 531 0004 4FF0E022 		mov	r2, #-536813568
 532 0008 1369     		ldr	r3, [r2, #16]
 533 000a 23F00403 		bic	r3, r3, #4
 534 000e 1361     		str	r3, [r2, #16]
 156:./libraries/drivers/src/at32f413_misc.c ****   }
 157:./libraries/drivers/src/at32f413_misc.c **** }
 535              		.loc 1 157 1 view .LVU135
 536 0010 7047     		bx	lr
 537              	.L32:
 151:./libraries/drivers/src/at32f413_misc.c ****   }
 538              		.loc 1 151 5 is_stmt 1 view .LVU136
 151:./libraries/drivers/src/at32f413_misc.c ****   }
 539              		.loc 1 151 19 is_stmt 0 view .LVU137
 540 0012 4FF0E022 		mov	r2, #-536813568
 541 0016 1369     		ldr	r3, [r2, #16]
 542 0018 43F00403 		orr	r3, r3, #4
 543 001c 1361     		str	r3, [r2, #16]
 544 001e 7047     		bx	lr
 545              		.cfi_endproc
 546              	.LFE139:
 548              		.text
 549              	.Letext0:
 550              		.file 4 "./libraries/cmsis/cm4/device_support/at32f413.h"
 551              		.file 5 "c:\\gcc-arm-none-eabi-10.3-2021.07\\arm-none-eabi\\include\\machine\\_default_types.h"
 552              		.file 6 "c:\\gcc-arm-none-eabi-10.3-2021.07\\arm-none-eabi\\include\\sys\\_stdint.h"
 553              		.file 7 "./libraries/drivers/inc/at32f413_misc.h"
ARM GAS  C:\Users\J\AppData\Local\Temp\ccBVdPwe.s 			page 66


DEFINED SYMBOLS
                            *ABS*:00000000 at32f413_misc.c
C:\Users\J\AppData\Local\Temp\ccBVdPwe.s:18     .text.nvic_system_reset:00000000 $t
C:\Users\J\AppData\Local\Temp\ccBVdPwe.s:26     .text.nvic_system_reset:00000000 nvic_system_reset
C:\Users\J\AppData\Local\Temp\ccBVdPwe.s:95     .text.nvic_system_reset:0000001c $d
C:\Users\J\AppData\Local\Temp\ccBVdPwe.s:103    .text.nvic_irq_enable:00000000 $t
C:\Users\J\AppData\Local\Temp\ccBVdPwe.s:110    .text.nvic_irq_enable:00000000 nvic_irq_enable
C:\Users\J\AppData\Local\Temp\ccBVdPwe.s:272    .text.nvic_irq_enable:0000007c $d
C:\Users\J\AppData\Local\Temp\ccBVdPwe.s:281    .text.nvic_irq_disable:00000000 $t
C:\Users\J\AppData\Local\Temp\ccBVdPwe.s:288    .text.nvic_irq_disable:00000000 nvic_irq_disable
C:\Users\J\AppData\Local\Temp\ccBVdPwe.s:357    .text.nvic_irq_disable:00000020 $d
C:\Users\J\AppData\Local\Temp\ccBVdPwe.s:362    .text.nvic_priority_group_config:00000000 $t
C:\Users\J\AppData\Local\Temp\ccBVdPwe.s:369    .text.nvic_priority_group_config:00000000 nvic_priority_group_config
C:\Users\J\AppData\Local\Temp\ccBVdPwe.s:422    .text.nvic_priority_group_config:00000020 $d
C:\Users\J\AppData\Local\Temp\ccBVdPwe.s:427    .text.nvic_vector_table_set:00000000 $t
C:\Users\J\AppData\Local\Temp\ccBVdPwe.s:434    .text.nvic_vector_table_set:00000000 nvic_vector_table_set
C:\Users\J\AppData\Local\Temp\ccBVdPwe.s:458    .text.nvic_vector_table_set:00000010 $d
C:\Users\J\AppData\Local\Temp\ccBVdPwe.s:463    .text.nvic_lowpower_mode_config:00000000 $t
C:\Users\J\AppData\Local\Temp\ccBVdPwe.s:470    .text.nvic_lowpower_mode_config:00000000 nvic_lowpower_mode_config
C:\Users\J\AppData\Local\Temp\ccBVdPwe.s:505    .text.nvic_lowpower_mode_config:00000018 $d
C:\Users\J\AppData\Local\Temp\ccBVdPwe.s:510    .text.systick_clock_source_config:00000000 $t
C:\Users\J\AppData\Local\Temp\ccBVdPwe.s:517    .text.systick_clock_source_config:00000000 systick_clock_source_config

NO UNDEFINED SYMBOLS
