// Seed: 2619080112
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  logic [1 : ""] id_8;
endmodule
module module_1 #(
    parameter id_15 = 32'd40,
    parameter id_17 = 32'd78
) (
    input uwire id_0,
    output tri0 id_1
    , id_11,
    input tri id_2,
    output wand id_3,
    input supply0 id_4,
    input tri1 id_5,
    input tri1 id_6,
    input wire id_7,
    output supply1 id_8,
    input tri id_9
);
  always disable id_12;
  logic id_13;
  assign #id_14 id_3 = 1;
  wire _id_15;
  parameter id_16 = -1;
  wire _id_17;
  module_0 modCall_1 (
      id_16,
      id_16,
      id_16,
      id_16,
      id_11,
      id_13,
      id_16
  );
  wire [id_17 : -1  +  id_15  -  -1] id_18;
endmodule
