// Seed: 1204965802
module module_0 #(
    parameter id_11 = 32'd26,
    parameter id_5  = 32'd22,
    parameter id_7  = 32'd65,
    parameter id_8  = 32'd8
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6
);
  inout wire id_6;
  input wire _id_5;
  inout tri id_4;
  output wor id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4 = 1;
  logic [1 : 1 'b0] _id_7, _id_8;
  wire [id_7 : 1 'b0] id_9;
  logic [id_8 : -1] id_10;
  _id_11 :
  assert property (@((id_1) or id_10) id_10)
  else;
  assign id_3 = 1;
  wire [id_5 : 1] id_12;
  wire id_13;
  assign id_9 = id_13;
  logic [id_11 : id_8] id_14;
endmodule
module module_1 #(
    parameter id_0 = 32'd33
) (
    input  wand  _id_0,
    input  wand  id_1,
    input  wire  id_2,
    output logic id_3
);
  for (id_5 = -1; -1; id_3 = id_0) begin : LABEL_0
    task id_6;
      @(negedge -1 or posedge -1 | -1 | 1);
    endtask
  end
  assign id_3 = id_5;
  wire id_7;
  wire [-1 : -1] id_8;
  wire id_9;
  reg id_10;
  ;
  if (1) assign id_5 = -1;
  assign #id_11 id_8#(.id_1(1 * 1)) = id_5;
  if (1) assign id_3 = id_11;
  else wire [id_0 : -1] id_12;
  always begin : LABEL_1
    id_10 <= 1;
  end
  assign id_11 = id_2;
  assign id_10 = id_7;
  module_0 modCall_1 (
      id_7,
      id_5,
      id_8,
      id_9,
      id_11,
      id_5
  );
  assign id_11 = id_12;
  wire id_13;
  ;
  wire id_14;
endmodule
