{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1531740717844 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1531740717848 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 16 19:31:57 2018 " "Processing started: Mon Jul 16 19:31:57 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1531740717848 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740717848 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off soc_system -c soc_system " "Command: quartus_map --read_settings_files=on --write_settings_files=off soc_system -c soc_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740717848 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1531740730595 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1531740730596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/intr_capturer/intr_capturer.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/intr_capturer/intr_capturer.v" { { "Info" "ISGN_ENTITY_NAME" "1 intr_capturer " "Found entity 1: intr_capturer" {  } { { "ip/intr_capturer/intr_capturer.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ip/intr_capturer/intr_capturer.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/edge_detect/altera_edge_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/edge_detect/altera_edge_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_edge_detector " "Found entity 1: altera_edge_detector" {  } { { "ip/edge_detect/altera_edge_detector.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ip/edge_detect/altera_edge_detector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/debounce/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/debounce/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "ip/debounce/debounce.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ip/debounce/debounce.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/altsource_probe/hps_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/altsource_probe/hps_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_reset " "Found entity 1: hps_reset" {  } { { "ip/altsource_probe/hps_reset.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ip/altsource_probe/hps_reset.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/soc_system.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/soc_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system " "Found entity 1: soc_system" {  } { { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "soc_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_avalon_st_adapter " "Found entity 1: soc_system_avalon_st_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_timing_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_avalon_st_adapter_timing_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_avalon_st_adapter_timing_adapter_0 " "Found entity 1: soc_system_avalon_st_adapter_timing_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_timing_adapter_0.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_timing_adapter_0.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_timing_adapter_0_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_avalon_st_adapter_timing_adapter_0_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_avalon_st_adapter_timing_adapter_0_fifo " "Found entity 1: soc_system_avalon_st_adapter_timing_adapter_0_fifo" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_timing_adapter_0_fifo.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_timing_adapter_0_fifo.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_avalon_st_adapter_data_format_adapter_0 " "Found entity 1: soc_system_avalon_st_adapter_data_format_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0_state_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0_state_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_avalon_st_adapter_data_format_adapter_0_state_ram " "Found entity 1: soc_system_avalon_st_adapter_data_format_adapter_0_state_ram" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0_state_ram.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0_state_ram.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0_data_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0_data_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_avalon_st_adapter_data_format_adapter_0_data_ram " "Found entity 1: soc_system_avalon_st_adapter_data_format_adapter_0_data_ram" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0_data_ram.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0_data_ram.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper_002 " "Found entity 1: soc_system_irq_mapper_002" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper_001 " "Found entity 1: soc_system_irq_mapper_001" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper " "Found entity 1: soc_system_irq_mapper" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1 " "Found entity 1: soc_system_mm_interconnect_1" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_mux " "Found entity 1: soc_system_mm_interconnect_1_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741666 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_demux " "Found entity 1: soc_system_mm_interconnect_1_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_mux " "Found entity 1: soc_system_mm_interconnect_1_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_demux " "Found entity 1: soc_system_mm_interconnect_1_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741678 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741681 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1531740741696 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1531740741707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_001_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_001_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741708 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router_001 " "Found entity 2: soc_system_mm_interconnect_1_router_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741708 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1531740741709 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1531740741710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741711 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router " "Found entity 2: soc_system_mm_interconnect_1_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0 " "Found entity 1: soc_system_mm_interconnect_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_011.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_011.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_011 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_011" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_011.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_011.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux_006 " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux_006" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_006.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_006.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux_005 " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux_005" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_005.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_005.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux_003 " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux_003" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_003.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux_002 " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_016.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_016.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux_016 " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux_016" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_016.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_016.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_011.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux_011 " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux_011" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_011.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_011.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_009.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux_009 " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux_009" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_009.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_009.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux_007 " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux_007" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_007.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_007.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux_002 " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_002.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux_001 " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_001.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_016.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_016.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux_016 " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux_016" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_016.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_016.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_011.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux_011 " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux_011" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_011.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_011.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux_007 " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux_007" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_007.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_007.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux_002 " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_002.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux_001 " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux_006 " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux_006" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_006.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_006.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux_005 " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux_005" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_005.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux_003 " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux_003" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_003.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux_002 " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741836 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741836 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741836 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741836 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741836 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1531740741841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741845 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1531740741847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741853 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_024.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_024.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_024.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_024.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1531740741854 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_024.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_024.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_024.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_024.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1531740741854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_024.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_024.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_024_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_024_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_024.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_024.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741856 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_024 " "Found entity 2: soc_system_mm_interconnect_0_router_024" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_024.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_024.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741856 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_019.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_019.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_019.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_019.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1531740741857 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_019.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_019.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_019.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_019.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1531740741857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_019.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_019.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_019_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_019_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_019.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_019.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741859 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_019 " "Found entity 2: soc_system_mm_interconnect_0_router_019" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_019.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_019.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741859 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_015.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_015.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_015.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_015.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1531740741861 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_015.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_015.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_015.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_015.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1531740741861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_015.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_015.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_015_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_015_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_015.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_015.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741862 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_015 " "Found entity 2: soc_system_mm_interconnect_0_router_015" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_015.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_015.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741862 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_010.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_010.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_010.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_010.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1531740741865 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_010.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_010.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_010.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_010.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1531740741865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_010_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_010_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_010.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_010.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741867 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_010 " "Found entity 2: soc_system_mm_interconnect_0_router_010" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_010.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_010.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741867 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1531740741869 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1531740741869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_009_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_009_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741870 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_009 " "Found entity 2: soc_system_mm_interconnect_0_router_009" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741870 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_008.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1531740741872 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_008.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1531740741872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_008_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_008_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_008.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741874 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_008 " "Found entity 2: soc_system_mm_interconnect_0_router_008" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_008.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741874 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1531740741875 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1531740741875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_006_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_006_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741877 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_006 " "Found entity 2: soc_system_mm_interconnect_0_router_006" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741877 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1531740741879 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1531740741879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_005_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_005_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741881 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_005 " "Found entity 2: soc_system_mm_interconnect_0_router_005" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741881 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1531740741883 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1531740741883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_003_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_003_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741885 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_003 " "Found entity 2: soc_system_mm_interconnect_0_router_003" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741885 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1531740741887 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1531740741887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741889 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_002 " "Found entity 2: soc_system_mm_interconnect_0_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741889 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1531740741890 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1531740741890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741892 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router " "Found entity 2: soc_system_mm_interconnect_0_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_timer " "Found entity 1: soc_system_timer" {  } { { "soc_system/synthesis/submodules/soc_system_timer.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sysid_qsys " "Found entity 1: soc_system_sysid_qsys" {  } { { "soc_system/synthesis/submodules/soc_system_sysid_qsys.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_sysid_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_pll_0 " "Found entity 1: soc_system_pll_0" {  } { { "soc_system/synthesis/submodules/soc_system_pll_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_onchip_memory2_0 " "Found entity 1: soc_system_onchip_memory2_0" {  } { { "soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_onchip.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_onchip.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_onchip " "Found entity 1: soc_system_onchip" {  } { { "soc_system/synthesis/submodules/soc_system_onchip.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_onchip.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_msgdma_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_msgdma_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_msgdma_0 " "Found entity 1: soc_system_msgdma_0" {  } { { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/write_master.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/write_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_master " "Found entity 1: write_master" {  } { { "soc_system/synthesis/submodules/write_master.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/write_master.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/byte_enable_generator.v 8 8 " "Found 8 design units, including 8 entities, in source file soc_system/synthesis/submodules/byte_enable_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 byte_enable_generator " "Found entity 1: byte_enable_generator" {  } { { "soc_system/synthesis/submodules/byte_enable_generator.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/byte_enable_generator.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741932 ""} { "Info" "ISGN_ENTITY_NAME" "2 one_thousand_twenty_four_byteenable_FSM " "Found entity 2: one_thousand_twenty_four_byteenable_FSM" {  } { { "soc_system/synthesis/submodules/byte_enable_generator.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/byte_enable_generator.v" 177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741932 ""} { "Info" "ISGN_ENTITY_NAME" "3 five_hundred_twelve_bit_byteenable_FSM " "Found entity 3: five_hundred_twelve_bit_byteenable_FSM" {  } { { "soc_system/synthesis/submodules/byte_enable_generator.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/byte_enable_generator.v" 285 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741932 ""} { "Info" "ISGN_ENTITY_NAME" "4 two_hundred_fifty_six_bit_byteenable_FSM " "Found entity 4: two_hundred_fifty_six_bit_byteenable_FSM" {  } { { "soc_system/synthesis/submodules/byte_enable_generator.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/byte_enable_generator.v" 393 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741932 ""} { "Info" "ISGN_ENTITY_NAME" "5 one_hundred_twenty_eight_bit_byteenable_FSM " "Found entity 5: one_hundred_twenty_eight_bit_byteenable_FSM" {  } { { "soc_system/synthesis/submodules/byte_enable_generator.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/byte_enable_generator.v" 500 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741932 ""} { "Info" "ISGN_ENTITY_NAME" "6 sixty_four_bit_byteenable_FSM " "Found entity 6: sixty_four_bit_byteenable_FSM" {  } { { "soc_system/synthesis/submodules/byte_enable_generator.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/byte_enable_generator.v" 606 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741932 ""} { "Info" "ISGN_ENTITY_NAME" "7 thirty_two_bit_byteenable_FSM " "Found entity 7: thirty_two_bit_byteenable_FSM" {  } { { "soc_system/synthesis/submodules/byte_enable_generator.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/byte_enable_generator.v" 711 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741932 ""} { "Info" "ISGN_ENTITY_NAME" "8 sixteen_bit_byteenable_FSM " "Found entity 8: sixteen_bit_byteenable_FSM" {  } { { "soc_system/synthesis/submodules/byte_enable_generator.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/byte_enable_generator.v" 818 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/st_to_mm_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/st_to_mm_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ST_to_MM_Adapter " "Found entity 1: ST_to_MM_Adapter" {  } { { "soc_system/synthesis/submodules/ST_to_MM_Adapter.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/ST_to_MM_Adapter.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/write_burst_control.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/write_burst_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_burst_control " "Found entity 1: write_burst_control" {  } { { "soc_system/synthesis/submodules/write_burst_control.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/write_burst_control.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/dispatcher.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/dispatcher.v" { { "Info" "ISGN_ENTITY_NAME" "1 dispatcher " "Found entity 1: dispatcher" {  } { { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/descriptor_buffers.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/descriptor_buffers.v" { { "Info" "ISGN_ENTITY_NAME" "1 descriptor_buffers " "Found entity 1: descriptor_buffers" {  } { { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/csr_block.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/csr_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 csr_block " "Found entity 1: csr_block" {  } { { "soc_system/synthesis/submodules/csr_block.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/csr_block.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/response_block.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/response_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 response_block " "Found entity 1: response_block" {  } { { "soc_system/synthesis/submodules/response_block.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/response_block.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/fifo_with_byteenables.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/fifo_with_byteenables.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_with_byteenables " "Found entity 1: fifo_with_byteenables" {  } { { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/read_signal_breakout.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/read_signal_breakout.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_signal_breakout " "Found entity 1: read_signal_breakout" {  } { { "soc_system/synthesis/submodules/read_signal_breakout.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/read_signal_breakout.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/write_signal_breakout.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/write_signal_breakout.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_signal_breakout " "Found entity 1: write_signal_breakout" {  } { { "soc_system/synthesis/submodules/write_signal_breakout.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/write_signal_breakout.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mipi_pwdn_n.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mipi_pwdn_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mipi_pwdn_n " "Found entity 1: soc_system_mipi_pwdn_n" {  } { { "soc_system/synthesis/submodules/soc_system_mipi_pwdn_n.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mipi_pwdn_n.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_led_pio " "Found entity 1: soc_system_led_pio" {  } { { "soc_system/synthesis/submodules/soc_system_led_pio.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_led_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/soc_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_jtag_uart_sim_scfifo_w " "Found entity 1: soc_system_jtag_uart_sim_scfifo_w" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741972 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_jtag_uart_scfifo_w " "Found entity 2: soc_system_jtag_uart_scfifo_w" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741972 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_system_jtag_uart_sim_scfifo_r " "Found entity 3: soc_system_jtag_uart_sim_scfifo_r" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741972 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_system_jtag_uart_scfifo_r " "Found entity 4: soc_system_jtag_uart_scfifo_r" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741972 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_system_jtag_uart " "Found entity 5: soc_system_jtag_uart" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/intr_capturer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/intr_capturer.v" { { "Info" "ISGN_ENTITY_NAME" "1 intr_capturer " "Found entity 1: intr_capturer" {  } { { "soc_system/synthesis/submodules/intr_capturer.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/intr_capturer.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/i2c_opencores.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/i2c_opencores.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_opencores " "Found entity 1: i2c_opencores" {  } { { "soc_system/synthesis/submodules/i2c_opencores.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/i2c_opencores.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/i2c_master_top.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/i2c_master_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_top " "Found entity 1: i2c_master_top" {  } { { "soc_system/synthesis/submodules/i2c_master_top.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/i2c_master_top.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/i2c_master_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file soc_system/synthesis/submodules/i2c_master_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/i2c_master_byte_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/i2c_master_byte_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_byte_ctrl " "Found entity 1: i2c_master_byte_ctrl" {  } { { "soc_system/synthesis/submodules/i2c_master_byte_ctrl.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/i2c_master_byte_ctrl.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/i2c_master_bit_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/i2c_master_bit_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_bit_ctrl " "Found entity 1: i2c_master_bit_ctrl" {  } { { "soc_system/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/i2c_master_bit_ctrl.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0 " "Found entity 1: soc_system_hps_0" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740741996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740741996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io " "Found entity 1: soc_system_hps_0_hps_io" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740742000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740742000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740742004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740742004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740742011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740742011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740742013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740742013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740742021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740742021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740742023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740742023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740742026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740742026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740742029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740742029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740742032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740742032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740742036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740742036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740742039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740742039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740742042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740742042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740742045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740742045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740742288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740742288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740742291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740742291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740742293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740742293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740742296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740742296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740742299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740742299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740742302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740742302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740742304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740742304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io_border " "Found entity 1: soc_system_hps_0_hps_io_border" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740742308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740742308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_fpga_interfaces " "Found entity 1: soc_system_hps_0_fpga_interfaces" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740742311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740742311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_fpga_only_master.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_fpga_only_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_fpga_only_master " "Found entity 1: soc_system_fpga_only_master" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_fpga_only_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740742314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740742314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_fpga_only_master_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_fpga_only_master_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_fpga_only_master_p2b_adapter " "Found entity 1: soc_system_fpga_only_master_p2b_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master_p2b_adapter.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_fpga_only_master_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740742317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740742317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_fpga_only_master_b2p_adapter " "Found entity 1: soc_system_fpga_only_master_b2p_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740742320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740742320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740742331 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740742331 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740742331 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740742331 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740742331 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740742331 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740742331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740742331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740742334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740742334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740742338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740742338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_fpga_only_master_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_fpga_only_master_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_fpga_only_master_timing_adt " "Found entity 1: soc_system_fpga_only_master_timing_adt" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master_timing_adt.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_fpga_only_master_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740742340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740742340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740742344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740742344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740742349 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740742349 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740742349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740742349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740742352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740742352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740742355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740742355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740742358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740742358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740742361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740742361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_dma_0.v 7 7 " "Found 7 design units, including 7 entities, in source file soc_system/synthesis/submodules/soc_system_dma_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_dma_0_read_data_mux " "Found entity 1: soc_system_dma_0_read_data_mux" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_dma_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740742373 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_dma_0_byteenables " "Found entity 2: soc_system_dma_0_byteenables" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_dma_0.v" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740742373 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_system_dma_0_fifo_module_fifo_ram_module " "Found entity 3: soc_system_dma_0_fifo_module_fifo_ram_module" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_dma_0.v" 154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740742373 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_system_dma_0_fifo_module " "Found entity 4: soc_system_dma_0_fifo_module" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_dma_0.v" 253 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740742373 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_system_dma_0_mem_read " "Found entity 5: soc_system_dma_0_mem_read" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_dma_0.v" 417 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740742373 ""} { "Info" "ISGN_ENTITY_NAME" "6 soc_system_dma_0_mem_write " "Found entity 6: soc_system_dma_0_mem_write" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_dma_0.v" 505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740742373 ""} { "Info" "ISGN_ENTITY_NAME" "7 soc_system_dma_0 " "Found entity 7: soc_system_dma_0" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_dma_0.v" 555 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740742373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740742373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_dipsw_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_dipsw_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_dipsw_pio " "Found entity 1: soc_system_dipsw_pio" {  } { { "soc_system/synthesis/submodules/soc_system_dipsw_pio.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_dipsw_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740742376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740742376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_button_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_button_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_button_pio " "Found entity 1: soc_system_button_pio" {  } { { "soc_system/synthesis/submodules/soc_system_button_pio.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_button_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740742380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740742380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/terasic_camera.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/terasic_camera.v" { { "Info" "ISGN_ENTITY_NAME" "1 TERASIC_CAMERA " "Found entity 1: TERASIC_CAMERA" {  } { { "soc_system/synthesis/submodules/TERASIC_CAMERA.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/TERASIC_CAMERA.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740742383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740742383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camera_rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camera_rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 CAMERA_RGB " "Found entity 1: CAMERA_RGB" {  } { { "soc_system/synthesis/submodules/CAMERA_RGB.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/CAMERA_RGB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740742386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740742386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camera_bayer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camera_bayer.v" { { "Info" "ISGN_ENTITY_NAME" "1 CAMERA_Bayer " "Found entity 1: CAMERA_Bayer" {  } { { "soc_system/synthesis/submodules/CAMERA_Bayer.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/CAMERA_Bayer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740742389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740742389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/bayer2rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/bayer2rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bayer2RGB " "Found entity 1: Bayer2RGB" {  } { { "soc_system/synthesis/submodules/Bayer2RGB.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/Bayer2RGB.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740742393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740742393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/bayer_linebuffer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/bayer_linebuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bayer_LineBuffer " "Found entity 1: Bayer_LineBuffer" {  } { { "soc_system/synthesis/submodules/Bayer_LineBuffer.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/Bayer_LineBuffer.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740742396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740742396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/rgb_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/rgb_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgb_fifo " "Found entity 1: rgb_fifo" {  } { { "soc_system/synthesis/submodules/rgb_fifo.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/rgb_fifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740742399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740742399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/add2.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/add2.v" { { "Info" "ISGN_ENTITY_NAME" "1 add2 " "Found entity 1: add2" {  } { { "soc_system/synthesis/submodules/add2.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/add2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740742403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740742403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/add4.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/add4.v" { { "Info" "ISGN_ENTITY_NAME" "1 add4 " "Found entity 1: add4" {  } { { "soc_system/synthesis/submodules/add4.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/add4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740742407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740742407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/f_vcm.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/f_vcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 F_VCM " "Found entity 1: F_VCM" {  } { { "soc_system/synthesis/submodules/F_VCM.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/F_VCM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740742410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740742410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/i2c_vcm_config.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/i2c_vcm_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_VCM_Config " "Found entity 1: I2C_VCM_Config" {  } { { "soc_system/synthesis/submodules/I2C_VCM_Config.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/I2C_VCM_Config.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740742414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740742414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/i2c_vcm_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/i2c_vcm_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_VCM_Controller " "Found entity 1: I2C_VCM_Controller" {  } { { "soc_system/synthesis/submodules/I2C_VCM_Controller.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/I2C_VCM_Controller.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740742417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740742417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/terasic_auto_focus.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/terasic_auto_focus.v" { { "Info" "ISGN_ENTITY_NAME" "1 TERASIC_AUTO_FOCUS " "Found entity 1: TERASIC_AUTO_FOCUS" {  } { { "soc_system/synthesis/submodules/TERASIC_AUTO_FOCUS.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/TERASIC_AUTO_FOCUS.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740742421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740742421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/vcm_ctrl_p.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/vcm_ctrl_p.v" { { "Info" "ISGN_ENTITY_NAME" "1 VCM_CTRL_P " "Found entity 1: VCM_CTRL_P" {  } { { "soc_system/synthesis/submodules/VCM_CTRL_P.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/VCM_CTRL_P.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740742424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740742424 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_qual_n altera_edge_detector.v(21) " "Verilog HDL Implicit Net warning at altera_edge_detector.v(21): created implicit net for \"reset_qual_n\"" {  } { { "ip/edge_detect/altera_edge_detector.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ip/edge_detect/altera_edge_detector.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740742425 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740742426 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ghrd.v 1 1 " "Using design file ghrd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd " "Found entity 1: ghrd" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740743222 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1531740743222 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ghrd " "Elaborating entity \"ghrd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1531740743237 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "fpga_led_internal ghrd.v(170) " "Verilog HDL warning at ghrd.v(170): object fpga_led_internal used but never assigned" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 170 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1531740743288 "|ghrd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "fpga_led_internal 0 ghrd.v(170) " "Net \"fpga_led_internal\" at ghrd.v(170) has no driver or initial value, using a default initial value '0'" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 170 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1531740743302 "|ghrd"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST ghrd.v(40) " "Output port \"ADC_CONVST\" at ghrd.v(40) has no driver" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1531740743302 "|ghrd"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCK ghrd.v(41) " "Output port \"ADC_SCK\" at ghrd.v(41) has no driver" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1531740743302 "|ghrd"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SDI ghrd.v(42) " "Output port \"ADC_SDI\" at ghrd.v(42) has no driver" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1531740743302 "|ghrd"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MIPI_MCLK ghrd.v(134) " "Output port \"MIPI_MCLK\" at ghrd.v(134) has no driver" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 134 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1531740743302 "|ghrd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system soc_system:u0 " "Elaborating entity \"soc_system\" for hierarchy \"soc_system:u0\"" {  } { { "ghrd.v" "u0" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740743499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TERASIC_AUTO_FOCUS soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0 " "Elaborating entity \"TERASIC_AUTO_FOCUS\" for hierarchy \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\"" {  } { { "soc_system/synthesis/soc_system.v" "terasic_auto_focus_0" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740743591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VCM_CTRL_P soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl " "Elaborating entity \"VCM_CTRL_P\" for hierarchy \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\"" {  } { { "soc_system/synthesis/submodules/TERASIC_AUTO_FOCUS.v" "vcm_ctrl" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/TERASIC_AUTO_FOCUS.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740743658 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VCM_CTRL_P.v(49) " "Verilog HDL assignment warning at VCM_CTRL_P.v(49): truncated value with size 32 to match size of target (16)" {  } { { "soc_system/synthesis/submodules/VCM_CTRL_P.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/VCM_CTRL_P.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531740743659 "|ghrd|soc_system:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VCM_CTRL_P.v(50) " "Verilog HDL assignment warning at VCM_CTRL_P.v(50): truncated value with size 32 to match size of target (16)" {  } { { "soc_system/synthesis/submodules/VCM_CTRL_P.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/VCM_CTRL_P.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531740743659 "|ghrd|soc_system:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VCM_CTRL_P.v(51) " "Verilog HDL assignment warning at VCM_CTRL_P.v(51): truncated value with size 32 to match size of target (16)" {  } { { "soc_system/synthesis/submodules/VCM_CTRL_P.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/VCM_CTRL_P.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531740743659 "|ghrd|soc_system:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "S VCM_CTRL_P.v(20) " "Output port \"S\" at VCM_CTRL_P.v(20) has no driver" {  } { { "soc_system/synthesis/submodules/VCM_CTRL_P.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/VCM_CTRL_P.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1531740743685 "|ghrd|soc_system:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "F_VCM soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f " "Elaborating entity \"F_VCM\" for hierarchy \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\"" {  } { { "soc_system/synthesis/submodules/VCM_CTRL_P.v" "f" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/VCM_CTRL_P.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740743707 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 F_VCM.v(46) " "Verilog HDL assignment warning at F_VCM.v(46): truncated value with size 32 to match size of target (11)" {  } { { "soc_system/synthesis/submodules/F_VCM.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/F_VCM.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531740743708 "|ghrd|soc_system:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_VCM_Config soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c " "Elaborating entity \"I2C_VCM_Config\" for hierarchy \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\"" {  } { { "soc_system/synthesis/submodules/TERASIC_AUTO_FOCUS.v" "vcm_i2c" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/TERASIC_AUTO_FOCUS.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740743744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_VCM_Controller soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|I2C_VCM_Controller:u0 " "Elaborating entity \"I2C_VCM_Controller\" for hierarchy \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|I2C_VCM_Controller:u0\"" {  } { { "soc_system/synthesis/submodules/I2C_VCM_Config.v" "u0" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/I2C_VCM_Config.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740743769 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_VCM_Controller.v(82) " "Verilog HDL assignment warning at I2C_VCM_Controller.v(82): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/I2C_VCM_Controller.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/I2C_VCM_Controller.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531740743769 "|ghrd|soc_system:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_VCM_Controller.v(83) " "Verilog HDL assignment warning at I2C_VCM_Controller.v(83): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/I2C_VCM_Controller.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/I2C_VCM_Controller.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531740743770 "|ghrd|soc_system:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_VCM_Controller.v(85) " "Verilog HDL assignment warning at I2C_VCM_Controller.v(85): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/I2C_VCM_Controller.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/I2C_VCM_Controller.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531740743770 "|ghrd|soc_system:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_VCM_Controller.v(102) " "Verilog HDL assignment warning at I2C_VCM_Controller.v(102): truncated value with size 32 to match size of target (16)" {  } { { "soc_system/synthesis/submodules/I2C_VCM_Controller.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/I2C_VCM_Controller.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531740743770 "|ghrd|soc_system:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 I2C_VCM_Controller.v(134) " "Verilog HDL assignment warning at I2C_VCM_Controller.v(134): truncated value with size 32 to match size of target (7)" {  } { { "soc_system/synthesis/submodules/I2C_VCM_Controller.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/I2C_VCM_Controller.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531740743771 "|ghrd|soc_system:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TERASIC_CAMERA soc_system:u0\|TERASIC_CAMERA:terasic_camera_0 " "Elaborating entity \"TERASIC_CAMERA\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\"" {  } { { "soc_system/synthesis/soc_system.v" "terasic_camera_0" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740743791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CAMERA_RGB soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst " "Elaborating entity \"CAMERA_RGB\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\"" {  } { { "soc_system/synthesis/submodules/TERASIC_CAMERA.v" "CAMERA_RGB_inst" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/TERASIC_CAMERA.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740743807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CAMERA_Bayer soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|CAMERA_Bayer:CAMERA_Bayer_inst " "Elaborating entity \"CAMERA_Bayer\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|CAMERA_Bayer:CAMERA_Bayer_inst\"" {  } { { "soc_system/synthesis/submodules/CAMERA_RGB.v" "CAMERA_Bayer_inst" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/CAMERA_RGB.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740743819 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 CAMERA_Bayer.v(61) " "Verilog HDL assignment warning at CAMERA_Bayer.v(61): truncated value with size 32 to match size of target (12)" {  } { { "soc_system/synthesis/submodules/CAMERA_Bayer.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/CAMERA_Bayer.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531740743820 "|ghrd|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 CAMERA_Bayer.v(90) " "Verilog HDL assignment warning at CAMERA_Bayer.v(90): truncated value with size 32 to match size of target (12)" {  } { { "soc_system/synthesis/submodules/CAMERA_Bayer.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/CAMERA_Bayer.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531740743820 "|ghrd|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bayer2RGB soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst " "Elaborating entity \"Bayer2RGB\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\"" {  } { { "soc_system/synthesis/submodules/CAMERA_RGB.v" "Bayer2RGB_inst" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/CAMERA_RGB.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740743839 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 12 Bayer2RGB.v(167) " "Verilog HDL assignment warning at Bayer2RGB.v(167): truncated value with size 14 to match size of target (12)" {  } { { "soc_system/synthesis/submodules/Bayer2RGB.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/Bayer2RGB.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531740743841 "|ghrd|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Bayer2RGB.v(288) " "Verilog HDL assignment warning at Bayer2RGB.v(288): truncated value with size 32 to match size of target (20)" {  } { { "soc_system/synthesis/submodules/Bayer2RGB.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/Bayer2RGB.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531740743841 "|ghrd|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bayer_LineBuffer soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst " "Elaborating entity \"Bayer_LineBuffer\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\"" {  } { { "soc_system/synthesis/submodules/Bayer2RGB.v" "Bayer_LineBuffer_Inst" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/Bayer2RGB.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740743869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "soc_system/synthesis/submodules/Bayer_LineBuffer.v" "ALTSHIFT_TAPS_component" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/Bayer_LineBuffer.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740744282 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "soc_system/synthesis/submodules/Bayer_LineBuffer.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/Bayer_LineBuffer.v" 67 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740744309 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740744321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M4K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740744321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740744321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 3 " "Parameter \"number_of_taps\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740744321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740744321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 640 " "Parameter \"tap_distance\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740744321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 12 " "Parameter \"width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740744321 ""}  } { { "soc_system/synthesis/submodules/Bayer_LineBuffer.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/Bayer_LineBuffer.v" 67 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1531740744321 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/shift_taps_tr81.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/shift_taps_tr81.tdf" 63 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740744415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_tr81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_tr81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_tr81 " "Found entity 1: shift_taps_tr81" {  } { { "db/shift_taps_tr81.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/shift_taps_tr81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740744432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740744432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_tr81 soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_tr81:auto_generated " "Elaborating entity \"shift_taps_tr81\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_tr81:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "d:/q18/18/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740744435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6ej1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6ej1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6ej1 " "Found entity 1: altsyncram_6ej1" {  } { { "db/altsyncram_6ej1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_6ej1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740744537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740744537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6ej1 soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_tr81:auto_generated\|altsyncram_6ej1:altsyncram2 " "Elaborating entity \"altsyncram_6ej1\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_tr81:auto_generated\|altsyncram_6ej1:altsyncram2\"" {  } { { "db/shift_taps_tr81.tdf" "altsyncram2" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/shift_taps_tr81.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740744541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lmf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lmf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lmf " "Found entity 1: cntr_lmf" {  } { { "db/cntr_lmf.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/cntr_lmf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740744781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740744781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lmf soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_tr81:auto_generated\|cntr_lmf:cntr1 " "Elaborating entity \"cntr_lmf\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_tr81:auto_generated\|cntr_lmf:cntr1\"" {  } { { "db/shift_taps_tr81.tdf" "cntr1" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/shift_taps_tr81.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740744786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pac " "Found entity 1: cmpr_pac" {  } { { "db/cmpr_pac.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/cmpr_pac.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740744913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740744913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_pac soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_tr81:auto_generated\|cntr_lmf:cntr1\|cmpr_pac:cmpr6 " "Elaborating entity \"cmpr_pac\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_tr81:auto_generated\|cntr_lmf:cntr1\|cmpr_pac:cmpr6\"" {  } { { "db/cntr_lmf.tdf" "cmpr6" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/cntr_lmf.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740744918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_b6h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_b6h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_b6h " "Found entity 1: cntr_b6h" {  } { { "db/cntr_b6h.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/cntr_b6h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740744989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740744989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_b6h soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_tr81:auto_generated\|cntr_b6h:cntr3 " "Elaborating entity \"cntr_b6h\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_tr81:auto_generated\|cntr_b6h:cntr3\"" {  } { { "db/shift_taps_tr81.tdf" "cntr3" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/shift_taps_tr81.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740744993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add4 soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1 " "Elaborating entity \"add4\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\"" {  } { { "soc_system/synthesis/submodules/Bayer2RGB.v" "add4_avg1" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/Bayer2RGB.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740745011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_add soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component " "Elaborating entity \"parallel_add\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component\"" {  } { { "soc_system/synthesis/submodules/add4.v" "parallel_add_component" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/add4.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740745169 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component " "Elaborated megafunction instantiation \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component\"" {  } { { "soc_system/synthesis/submodules/add4.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/add4.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740745175 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component " "Instantiated megafunction \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "msw_subtract NO " "Parameter \"msw_subtract\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740745176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 0 " "Parameter \"pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740745176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation UNSIGNED " "Parameter \"representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740745176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "result_alignment LSB " "Parameter \"result_alignment\" = \"LSB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740745176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift 0 " "Parameter \"shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740745176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "size 4 " "Parameter \"size\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740745176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 12 " "Parameter \"width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740745176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthr 14 " "Parameter \"widthr\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740745176 ""}  } { { "soc_system/synthesis/submodules/add4.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/add4.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1531740745176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/par_add_tne.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/par_add_tne.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 par_add_tne " "Found entity 1: par_add_tne" {  } { { "db/par_add_tne.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/par_add_tne.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740745242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740745242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "par_add_tne soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component\|par_add_tne:auto_generated " "Elaborating entity \"par_add_tne\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component\|par_add_tne:auto_generated\"" {  } { { "parallel_add.tdf" "auto_generated" { Text "d:/q18/18/quartus/libraries/megafunctions/parallel_add.tdf" 147 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740745245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add2 soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3 " "Elaborating entity \"add2\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\"" {  } { { "soc_system/synthesis/submodules/Bayer2RGB.v" "add2_avg3" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/Bayer2RGB.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740745361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_add soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component " "Elaborating entity \"parallel_add\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component\"" {  } { { "soc_system/synthesis/submodules/add2.v" "parallel_add_component" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/add2.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740745399 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component " "Elaborated megafunction instantiation \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component\"" {  } { { "soc_system/synthesis/submodules/add2.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/add2.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740745405 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component " "Instantiated megafunction \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "msw_subtract NO " "Parameter \"msw_subtract\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740745406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 0 " "Parameter \"pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740745406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation UNSIGNED " "Parameter \"representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740745406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "result_alignment LSB " "Parameter \"result_alignment\" = \"LSB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740745406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift 0 " "Parameter \"shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740745406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "size 2 " "Parameter \"size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740745406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 12 " "Parameter \"width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740745406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthr 13 " "Parameter \"widthr\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740745406 ""}  } { { "soc_system/synthesis/submodules/add2.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/add2.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1531740745406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/par_add_qne.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/par_add_qne.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 par_add_qne " "Found entity 1: par_add_qne" {  } { { "db/par_add_qne.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/par_add_qne.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740745455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740745455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "par_add_qne soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component\|par_add_qne:auto_generated " "Elaborating entity \"par_add_qne\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component\|par_add_qne:auto_generated\"" {  } { { "parallel_add.tdf" "auto_generated" { Text "d:/q18/18/quartus/libraries/megafunctions/parallel_add.tdf" 147 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740745458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb_fifo soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst " "Elaborating entity \"rgb_fifo\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\"" {  } { { "soc_system/synthesis/submodules/TERASIC_CAMERA.v" "rgb_fifo_inst" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/TERASIC_CAMERA.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740745500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "soc_system/synthesis/submodules/rgb_fifo.v" "dcfifo_component" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/rgb_fifo.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740745961 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "soc_system/synthesis/submodules/rgb_fifo.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/rgb_fifo.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740745970 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740745970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740745970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740745970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740745970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 26 " "Parameter \"lpm_width\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740745970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740745970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740745970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740745970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740745970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740745970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740745970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740745970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740745970 ""}  } { { "soc_system/synthesis/submodules/rgb_fifo.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/rgb_fifo.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1531740745970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_vcq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_vcq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_vcq1 " "Found entity 1: dcfifo_vcq1" {  } { { "db/dcfifo_vcq1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/dcfifo_vcq1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740746102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740746102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_vcq1 soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated " "Elaborating entity \"dcfifo_vcq1\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/q18/18/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740746105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_qv6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_qv6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_qv6 " "Found entity 1: a_graycounter_qv6" {  } { { "db/a_graycounter_qv6.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/a_graycounter_qv6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740746200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740746200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_qv6 soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|a_graycounter_qv6:rdptr_g1p " "Elaborating entity \"a_graycounter_qv6\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|a_graycounter_qv6:rdptr_g1p\"" {  } { { "db/dcfifo_vcq1.tdf" "rdptr_g1p" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/dcfifo_vcq1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740746205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_mdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_mdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_mdc " "Found entity 1: a_graycounter_mdc" {  } { { "db/a_graycounter_mdc.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/a_graycounter_mdc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740746261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740746261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_mdc soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|a_graycounter_mdc:wrptr_g1p " "Elaborating entity \"a_graycounter_mdc\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|a_graycounter_mdc:wrptr_g1p\"" {  } { { "db/dcfifo_vcq1.tdf" "wrptr_g1p" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/dcfifo_vcq1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740746265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l1b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l1b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l1b1 " "Found entity 1: altsyncram_l1b1" {  } { { "db/altsyncram_l1b1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_l1b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740746328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740746328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l1b1 soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram " "Elaborating entity \"altsyncram_l1b1\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\"" {  } { { "db/dcfifo_vcq1.tdf" "fifo_ram" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/dcfifo_vcq1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740746333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_bpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_bpl " "Found entity 1: alt_synch_pipe_bpl" {  } { { "db/alt_synch_pipe_bpl.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/alt_synch_pipe_bpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740746372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740746372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_bpl soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_bpl\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp\"" {  } { { "db/dcfifo_vcq1.tdf" "rs_dgwp" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/dcfifo_vcq1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740746376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/dffpipe_se9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740746401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740746401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp\|dffpipe_se9:dffpipe12 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp\|dffpipe_se9:dffpipe12\"" {  } { { "db/alt_synch_pipe_bpl.tdf" "dffpipe12" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/alt_synch_pipe_bpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740746407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/dffpipe_3dc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740746433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740746433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|dffpipe_3dc:wraclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|dffpipe_3dc:wraclr\"" {  } { { "db/dcfifo_vcq1.tdf" "wraclr" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/dcfifo_vcq1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740746437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_cpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_cpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_cpl " "Found entity 1: alt_synch_pipe_cpl" {  } { { "db/alt_synch_pipe_cpl.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/alt_synch_pipe_cpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740746471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740746471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_cpl soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_cpl\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\"" {  } { { "db/dcfifo_vcq1.tdf" "ws_dgrp" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/dcfifo_vcq1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740746475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/dffpipe_te9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740746498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740746498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\|dffpipe_te9:dffpipe17 " "Elaborating entity \"dffpipe_te9\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\|dffpipe_te9:dffpipe17\"" {  } { { "db/alt_synch_pipe_cpl.tdf" "dffpipe17" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/alt_synch_pipe_cpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740746505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_vu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vu5 " "Found entity 1: cmpr_vu5" {  } { { "db/cmpr_vu5.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/cmpr_vu5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740746590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740746590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_vu5 soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|cmpr_vu5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_vu5\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|cmpr_vu5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_vcq1.tdf" "rdempty_eq_comp1_lsb" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/dcfifo_vcq1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740746595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_uu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_uu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_uu5 " "Found entity 1: cmpr_uu5" {  } { { "db/cmpr_uu5.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/cmpr_uu5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740746668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740746668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_uu5 soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|cmpr_uu5:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_uu5\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|cmpr_uu5:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_vcq1.tdf" "rdempty_eq_comp1_msb" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/dcfifo_vcq1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740746673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5r7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5r7 " "Found entity 1: mux_5r7" {  } { { "db/mux_5r7.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/mux_5r7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740746786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740746786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5r7 soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_5r7\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_vcq1.tdf" "rdemp_eq_comp_lsb_mux" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/dcfifo_vcq1.tdf" 87 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740746791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_button_pio soc_system:u0\|soc_system_button_pio:button_pio " "Elaborating entity \"soc_system_button_pio\" for hierarchy \"soc_system:u0\|soc_system_button_pio:button_pio\"" {  } { { "soc_system/synthesis/soc_system.v" "button_pio" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740746834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_dipsw_pio soc_system:u0\|soc_system_dipsw_pio:dipsw_pio " "Elaborating entity \"soc_system_dipsw_pio\" for hierarchy \"soc_system:u0\|soc_system_dipsw_pio:dipsw_pio\"" {  } { { "soc_system/synthesis/soc_system.v" "dipsw_pio" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740746850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_dma_0 soc_system:u0\|soc_system_dma_0:dma_0 " "Elaborating entity \"soc_system_dma_0\" for hierarchy \"soc_system:u0\|soc_system_dma_0:dma_0\"" {  } { { "soc_system/synthesis/soc_system.v" "dma_0" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740746865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_dma_0_read_data_mux soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_read_data_mux:the_soc_system_dma_0_read_data_mux " "Elaborating entity \"soc_system_dma_0_read_data_mux\" for hierarchy \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_read_data_mux:the_soc_system_dma_0_read_data_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "the_soc_system_dma_0_read_data_mux" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_dma_0.v" 707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740746928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_dma_0_byteenables soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_byteenables:the_soc_system_dma_0_byteenables " "Elaborating entity \"soc_system_dma_0_byteenables\" for hierarchy \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_byteenables:the_soc_system_dma_0_byteenables\"" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "the_soc_system_dma_0_byteenables" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_dma_0.v" 717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740746943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_dma_0_fifo_module soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module " "Elaborating entity \"soc_system_dma_0_fifo_module\" for hierarchy \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\"" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "the_soc_system_dma_0_fifo_module" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_dma_0.v" 940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740746956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_dma_0_fifo_module_fifo_ram_module soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram " "Elaborating entity \"soc_system_dma_0_fifo_module_fifo_ram_module\" for hierarchy \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\"" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "soc_system_dma_0_fifo_module_fifo_ram" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_dma_0.v" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740746974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dp soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Elaborating entity \"lpm_ram_dp\" for hierarchy \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\"" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "lpm_ram_dp_component" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_dma_0.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740747039 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\"" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_dma_0.v" 228 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740747046 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Instantiated megafunction \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_file UNUSED " "Parameter \"lpm_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740747046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_EAB=ON " "Parameter \"lpm_hint\" = \"USE_EAB=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740747046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_indata REGISTERED " "Parameter \"lpm_indata\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740747046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_outdata UNREGISTERED " "Parameter \"lpm_outdata\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740747046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_rdaddress_control REGISTERED " "Parameter \"lpm_rdaddress_control\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740747046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740747046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthad 5 " "Parameter \"lpm_widthad\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740747046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_wraddress_control REGISTERED " "Parameter \"lpm_wraddress_control\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740747046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "suppress_memory_conversion_warnings ON " "Parameter \"suppress_memory_conversion_warnings\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740747046 ""}  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_dma_0.v" 228 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1531740747046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram " "Elaborating entity \"altdpram\" for hierarchy \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\"" {  } { { "lpm_ram_dp.tdf" "sram" { Text "d:/q18/18/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 71 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740747191 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\"" {  } { { "lpm_ram_dp.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 71 3 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_dma_0.v" 228 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740747210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\"" {  } { { "altdpram.tdf" "ram_block" { Text "d:/q18/18/quartus/libraries/megafunctions/altdpram.tdf" 206 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740747337 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\"" {  } { { "altdpram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altdpram.tdf" 206 4 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_dma_0.v" 228 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740747353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1j02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1j02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1j02 " "Found entity 1: altsyncram_1j02" {  } { { "db/altsyncram_1j02.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_1j02.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740747415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740747415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1j02 soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated " "Elaborating entity \"altsyncram_1j02\" for hierarchy \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740747421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_dma_0_mem_read soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_mem_read:the_soc_system_dma_0_mem_read " "Elaborating entity \"soc_system_dma_0_mem_read\" for hierarchy \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_mem_read:the_soc_system_dma_0_mem_read\"" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "the_soc_system_dma_0_mem_read" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_dma_0.v" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740747479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_dma_0_mem_write soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_mem_write:the_soc_system_dma_0_mem_write " "Elaborating entity \"soc_system_dma_0_mem_write\" for hierarchy \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_mem_write:the_soc_system_dma_0_mem_write\"" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "the_soc_system_dma_0_mem_write" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_dma_0.v" 976 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740747490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_fpga_only_master soc_system:u0\|soc_system_fpga_only_master:fpga_only_master " "Elaborating entity \"soc_system_fpga_only_master\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\"" {  } { { "soc_system/synthesis/soc_system.v" "fpga_only_master" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740747500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master.v" "jtag_phy_embedded_in_jtag_master" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_fpga_only_master.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740747518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740747530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740747578 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740747584 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740747584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740747584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740747584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740747584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740747584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740747584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740747584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740747584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740747584 ""}  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1531740747584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/q18/18/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740747590 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/q18/18/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740747597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/q18/18/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740748880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/q18/18/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740749216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740749281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740749342 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740749348 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740749348 ""}  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1531740749348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740749356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740749452 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740749460 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740749460 ""}  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1531740749460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740749468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740749479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740749489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740749501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740749519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740749542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740749562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740749598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_fpga_only_master_timing_adt soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|soc_system_fpga_only_master_timing_adt:timing_adt " "Elaborating entity \"soc_system_fpga_only_master_timing_adt\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|soc_system_fpga_only_master_timing_adt:timing_adt\"" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master.v" "timing_adt" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_fpga_only_master.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740749623 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready soc_system_fpga_only_master_timing_adt.sv(82) " "Verilog HDL or VHDL warning at soc_system_fpga_only_master_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master_timing_adt.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_fpga_only_master_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531740749624 "|ghrd|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|soc_system_fpga_only_master_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_sc_fifo:fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master.v" "fifo" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_fpga_only_master.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740749639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master.v" "b2p" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_fpga_only_master.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740749708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master.v" "p2b" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_fpga_only_master.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740749724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_packets_to_master:transacto\"" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master.v" "transacto" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_fpga_only_master.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740749742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740749757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_fpga_only_master_b2p_adapter soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|soc_system_fpga_only_master_b2p_adapter:b2p_adapter " "Elaborating entity \"soc_system_fpga_only_master_b2p_adapter\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|soc_system_fpga_only_master_b2p_adapter:b2p_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master.v" "b2p_adapter" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_fpga_only_master.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740749821 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel soc_system_fpga_only_master_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at soc_system_fpga_only_master_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531740749822 "|ghrd|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|soc_system_fpga_only_master_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 soc_system_fpga_only_master_b2p_adapter.sv(90) " "Verilog HDL assignment warning at soc_system_fpga_only_master_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531740749822 "|ghrd|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|soc_system_fpga_only_master_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_fpga_only_master_p2b_adapter soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|soc_system_fpga_only_master_p2b_adapter:p2b_adapter " "Elaborating entity \"soc_system_fpga_only_master_p2b_adapter\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|soc_system_fpga_only_master_p2b_adapter:p2b_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master.v" "p2b_adapter" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_fpga_only_master.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740749835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_reset_controller:rst_controller\"" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master.v" "rst_controller" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_fpga_only_master.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740749847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740749857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740749869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0 soc_system:u0\|soc_system_hps_0:hps_0 " "Elaborating entity \"soc_system_hps_0\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\"" {  } { { "soc_system/synthesis/soc_system.v" "hps_0" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740749883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_fpga_interfaces soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"soc_system_hps_0_fpga_interfaces\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "fpga_interfaces" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_hps_0.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740749919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io " "Elaborating entity \"soc_system_hps_0_hps_io\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "hps_io" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_hps_0.v" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740750054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io_border soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border " "Elaborating entity \"soc_system_hps_0_hps_io_border\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "border" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740750102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740750143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "pll" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740750191 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531740750192 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1531740750193 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "p0" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740750204 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740750206 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740750251 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1531740750254 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531740750254 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1531740750260 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1531740750260 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740750412 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531740750412 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531740750412 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740750450 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1531740750459 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1531740750459 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1531740750459 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1531740750459 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740750480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740750632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740750711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740750726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740750748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740750917 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740750927 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740750927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740750927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740750927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740750927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740750927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740750927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740750927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740750927 ""}  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1531740750927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740751020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740751020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "d:/q18/18/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740751023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740751043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740751090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740751104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "seq" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740751507 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "seq" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1531740751508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "c0" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740751522 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531740751559 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531740751559 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531740751559 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531740751559 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531740751560 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531740751560 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "oct" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740752022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "dll" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740752054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_opencores soc_system:u0\|i2c_opencores:i2c_opencores_camera " "Elaborating entity \"i2c_opencores\" for hierarchy \"soc_system:u0\|i2c_opencores:i2c_opencores_camera\"" {  } { { "soc_system/synthesis/soc_system.v" "i2c_opencores_camera" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740752318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_top soc_system:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst " "Elaborating entity \"i2c_master_top\" for hierarchy \"soc_system:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\"" {  } { { "soc_system/synthesis/submodules/i2c_opencores.v" "i2c_master_top_inst" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/i2c_opencores.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740752328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_byte_ctrl soc_system:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller " "Elaborating entity \"i2c_master_byte_ctrl\" for hierarchy \"soc_system:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\"" {  } { { "soc_system/synthesis/submodules/i2c_master_top.v" "byte_controller" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/i2c_master_top.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740752346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_bit_ctrl soc_system:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller " "Elaborating entity \"i2c_master_bit_ctrl\" for hierarchy \"soc_system:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\"" {  } { { "soc_system/synthesis/submodules/i2c_master_byte_ctrl.v" "bit_controller" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/i2c_master_byte_ctrl.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740752364 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_master_bit_ctrl.v(361) " "Verilog HDL Case Statement information at i2c_master_bit_ctrl.v(361): all case item expressions in this case statement are onehot" {  } { { "soc_system/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/i2c_master_bit_ctrl.v" 361 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1531740752366 "|ghrd|soc_system:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intr_capturer soc_system:u0\|intr_capturer:intr_capturer_0 " "Elaborating entity \"intr_capturer\" for hierarchy \"soc_system:u0\|intr_capturer:intr_capturer_0\"" {  } { { "soc_system/synthesis/soc_system.v" "intr_capturer_0" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740752411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart soc_system:u0\|soc_system_jtag_uart:jtag_uart " "Elaborating entity \"soc_system_jtag_uart\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\"" {  } { { "soc_system/synthesis/soc_system.v" "jtag_uart" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740752426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart_scfifo_w soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w " "Elaborating entity \"soc_system_jtag_uart_scfifo_w\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "the_soc_system_jtag_uart_scfifo_w" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740752442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "wfifo" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740752731 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740752742 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740752743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740752743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740752743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740752743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740752743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740752743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740752743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740752743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740752743 ""}  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1531740752743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740752842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740752842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/q18/18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740752846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740752881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740752881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740752886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740752937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740752937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740752943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740753035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740753035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740753042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740753106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740753106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740753112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740753174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740753174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740753180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart_scfifo_r soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r " "Elaborating entity \"soc_system_jtag_uart_scfifo_r\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "the_soc_system_jtag_uart_scfifo_r" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740753209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "soc_system_jtag_uart_alt_jtag_atlantic" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740753608 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740753632 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740753632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740753632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740753632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740753632 ""}  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1531740753632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/q18/18/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740753676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/q18/18/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740753691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_led_pio soc_system:u0\|soc_system_led_pio:led_pio " "Elaborating entity \"soc_system_led_pio\" for hierarchy \"soc_system:u0\|soc_system_led_pio:led_pio\"" {  } { { "soc_system/synthesis/soc_system.v" "led_pio" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740753708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mipi_pwdn_n soc_system:u0\|soc_system_mipi_pwdn_n:mipi_pwdn_n " "Elaborating entity \"soc_system_mipi_pwdn_n\" for hierarchy \"soc_system:u0\|soc_system_mipi_pwdn_n:mipi_pwdn_n\"" {  } { { "soc_system/synthesis/soc_system.v" "mipi_pwdn_n" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740753719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_msgdma_0 soc_system:u0\|soc_system_msgdma_0:msgdma_0 " "Elaborating entity \"soc_system_msgdma_0\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\"" {  } { { "soc_system/synthesis/soc_system.v" "msgdma_0" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740753734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dispatcher soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal " "Elaborating entity \"dispatcher\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\"" {  } { { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "dispatcher_internal" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740753774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_buffers soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers " "Elaborating entity \"descriptor_buffers\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\"" {  } { { "soc_system/synthesis/submodules/dispatcher.v" "the_descriptor_buffers" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740753830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_signal_breakout soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|write_signal_breakout:the_write_signal_breakout " "Elaborating entity \"write_signal_breakout\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|write_signal_breakout:the_write_signal_breakout\"" {  } { { "soc_system/synthesis/submodules/descriptor_buffers.v" "the_write_signal_breakout" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740753894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_signal_breakout soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|read_signal_breakout:the_read_signal_breakout " "Elaborating entity \"read_signal_breakout\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|read_signal_breakout:the_read_signal_breakout\"" {  } { { "soc_system/synthesis/submodules/descriptor_buffers.v" "the_read_signal_breakout" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740753930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_with_byteenables soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO " "Elaborating entity \"fifo_with_byteenables\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\"" {  } { { "soc_system/synthesis/submodules/descriptor_buffers.v" "the_read_command_FIFO" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740753959 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "fifo_with_byteenables.v(168) " "Verilog HDL Case Statement information at fifo_with_byteenables.v(168): all case item expressions in this case statement are onehot" {  } { { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 168 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1531740753963 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\"" {  } { { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "the_dp_ram" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740754077 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\"" {  } { { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740754090 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram " "Instantiated megafunction \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740754090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740754090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740754090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740754090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740754090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 128 " "Parameter \"width_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740754090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 128 " "Parameter \"width_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740754090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740754090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740754090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 16 " "Parameter \"width_byteena_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740754090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740754090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740754090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740754090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740754090 ""}  } { { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1531740754090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_79j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_79j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_79j1 " "Found entity 1: altsyncram_79j1" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740754177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740754177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_79j1 soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated " "Elaborating entity \"altsyncram_79j1\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740754181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_block soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|csr_block:the_csr_block " "Elaborating entity \"csr_block\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|csr_block:the_csr_block\"" {  } { { "soc_system/synthesis/submodules/dispatcher.v" "the_csr_block" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740754288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "response_block soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|response_block:the_response_block " "Elaborating entity \"response_block\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|response_block:the_response_block\"" {  } { { "soc_system/synthesis/submodules/dispatcher.v" "the_response_block" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740754309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_master soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal " "Elaborating entity \"write_master\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\"" {  } { { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "write_mstr_internal" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740754323 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "write_master.v(757) " "Verilog HDL Case Statement information at write_master.v(757): all case item expressions in this case statement are onehot" {  } { { "soc_system/synthesis/submodules/write_master.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/write_master.v" 757 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1531740754332 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo " "Elaborating entity \"scfifo\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\"" {  } { { "soc_system/synthesis/submodules/write_master.v" "the_st_to_master_fifo" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/write_master.v" 588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740754541 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\"" {  } { { "soc_system/synthesis/submodules/write_master.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/write_master.v" 588 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740754548 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo " "Instantiated megafunction \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 19 " "Parameter \"lpm_width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740754548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740754548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740754548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740754548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740754548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740754548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740754548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740754548 ""}  } { { "soc_system/synthesis/submodules/write_master.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/write_master.v" 588 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1531740754548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_t871.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_t871.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_t871 " "Found entity 1: scfifo_t871" {  } { { "db/scfifo_t871.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/scfifo_t871.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740754602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740754602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_t871 soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_t871:auto_generated " "Elaborating entity \"scfifo_t871\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_t871:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/q18/18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740754605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_g071.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_g071.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_g071 " "Found entity 1: a_dpfifo_g071" {  } { { "db/a_dpfifo_g071.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/a_dpfifo_g071.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740754633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740754633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_g071 soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_t871:auto_generated\|a_dpfifo_g071:dpfifo " "Elaborating entity \"a_dpfifo_g071\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_t871:auto_generated\|a_dpfifo_g071:dpfifo\"" {  } { { "db/scfifo_t871.tdf" "dpfifo" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/scfifo_t871.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740754637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5hn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5hn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5hn1 " "Found entity 1: altsyncram_5hn1" {  } { { "db/altsyncram_5hn1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_5hn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740754720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740754720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5hn1 soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_t871:auto_generated\|a_dpfifo_g071:dpfifo\|altsyncram_5hn1:FIFOram " "Elaborating entity \"altsyncram_5hn1\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_t871:auto_generated\|a_dpfifo_g071:dpfifo\|altsyncram_5hn1:FIFOram\"" {  } { { "db/a_dpfifo_g071.tdf" "FIFOram" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/a_dpfifo_g071.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740754726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_4l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_4l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_4l8 " "Found entity 1: cmpr_4l8" {  } { { "db/cmpr_4l8.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/cmpr_4l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740754810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740754810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4l8 soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_t871:auto_generated\|a_dpfifo_g071:dpfifo\|cmpr_4l8:almost_full_comparer " "Elaborating entity \"cmpr_4l8\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_t871:auto_generated\|a_dpfifo_g071:dpfifo\|cmpr_4l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_g071.tdf" "almost_full_comparer" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/a_dpfifo_g071.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740754816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4l8 soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_t871:auto_generated\|a_dpfifo_g071:dpfifo\|cmpr_4l8:three_comparison " "Elaborating entity \"cmpr_4l8\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_t871:auto_generated\|a_dpfifo_g071:dpfifo\|cmpr_4l8:three_comparison\"" {  } { { "db/a_dpfifo_g071.tdf" "three_comparison" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/a_dpfifo_g071.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740754828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hgb " "Found entity 1: cntr_hgb" {  } { { "db/cntr_hgb.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/cntr_hgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740754902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740754902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_hgb soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_t871:auto_generated\|a_dpfifo_g071:dpfifo\|cntr_hgb:rd_ptr_msb " "Elaborating entity \"cntr_hgb\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_t871:auto_generated\|a_dpfifo_g071:dpfifo\|cntr_hgb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_g071.tdf" "rd_ptr_msb" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/a_dpfifo_g071.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740754908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ug7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ug7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ug7 " "Found entity 1: cntr_ug7" {  } { { "db/cntr_ug7.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/cntr_ug7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740754971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740754971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ug7 soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_t871:auto_generated\|a_dpfifo_g071:dpfifo\|cntr_ug7:usedw_counter " "Elaborating entity \"cntr_ug7\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_t871:auto_generated\|a_dpfifo_g071:dpfifo\|cntr_ug7:usedw_counter\"" {  } { { "db/a_dpfifo_g071.tdf" "usedw_counter" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/a_dpfifo_g071.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740754978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_igb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_igb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_igb " "Found entity 1: cntr_igb" {  } { { "db/cntr_igb.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/cntr_igb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740755029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740755029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_igb soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_t871:auto_generated\|a_dpfifo_g071:dpfifo\|cntr_igb:wr_ptr " "Elaborating entity \"cntr_igb\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_t871:auto_generated\|a_dpfifo_g071:dpfifo\|cntr_igb:wr_ptr\"" {  } { { "db/a_dpfifo_g071.tdf" "wr_ptr" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/a_dpfifo_g071.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740755035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ST_to_MM_Adapter soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|ST_to_MM_Adapter:the_ST_to_MM_Adapter " "Elaborating entity \"ST_to_MM_Adapter\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|ST_to_MM_Adapter:the_ST_to_MM_Adapter\"" {  } { { "soc_system/synthesis/submodules/write_master.v" "the_ST_to_MM_Adapter" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/write_master.v" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740755055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byte_enable_generator soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|byte_enable_generator:the_byte_enable_generator " "Elaborating entity \"byte_enable_generator\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|byte_enable_generator:the_byte_enable_generator\"" {  } { { "soc_system/synthesis/submodules/write_master.v" "the_byte_enable_generator" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/write_master.v" 633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740755066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_burst_control soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|write_burst_control:the_write_burst_control " "Elaborating entity \"write_burst_control\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|write_burst_control:the_write_burst_control\"" {  } { { "soc_system/synthesis/submodules/write_master.v" "the_write_burst_control" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/write_master.v" 664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740755074 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "write_burst_control.v(268) " "Verilog HDL Case Statement information at write_burst_control.v(268): all case item expressions in this case statement are onehot" {  } { { "soc_system/synthesis/submodules/write_burst_control.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/write_burst_control.v" 268 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1531740755077 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|write_burst_control:the_write_burst_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_onchip soc_system:u0\|soc_system_onchip:onchip " "Elaborating entity \"soc_system_onchip\" for hierarchy \"soc_system:u0\|soc_system_onchip:onchip\"" {  } { { "soc_system/synthesis/soc_system.v" "onchip" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740755087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_onchip:onchip\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_onchip:onchip\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_onchip.v" "the_altsyncram" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_onchip.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740755119 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_onchip:onchip\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_onchip:onchip\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_onchip.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_onchip.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740755129 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_onchip:onchip\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:u0\|soc_system_onchip:onchip\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740755129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file soc_system_onchip.hex " "Parameter \"init_file\" = \"soc_system_onchip.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740755129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=oc2 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=oc2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740755129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740755129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 42500 " "Parameter \"maximum_depth\" = \"42500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740755129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 42500 " "Parameter \"numwords_a\" = \"42500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740755129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740755129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740755129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740755129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740755129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740755129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740755129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740755129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740755129 ""}  } { { "soc_system/synthesis/submodules/soc_system_onchip.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_onchip.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1531740755129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9uq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9uq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9uq1 " "Found entity 1: altsyncram_9uq1" {  } { { "db/altsyncram_9uq1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_9uq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740755185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740755185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9uq1 soc_system:u0\|soc_system_onchip:onchip\|altsyncram:the_altsyncram\|altsyncram_9uq1:auto_generated " "Elaborating entity \"altsyncram_9uq1\" for hierarchy \"soc_system:u0\|soc_system_onchip:onchip\|altsyncram:the_altsyncram\|altsyncram_9uq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740755187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hhl2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hhl2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hhl2 " "Found entity 1: altsyncram_hhl2" {  } { { "db/altsyncram_hhl2.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_hhl2.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740755302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740755302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hhl2 soc_system:u0\|soc_system_onchip:onchip\|altsyncram:the_altsyncram\|altsyncram_9uq1:auto_generated\|altsyncram_hhl2:altsyncram1 " "Elaborating entity \"altsyncram_hhl2\" for hierarchy \"soc_system:u0\|soc_system_onchip:onchip\|altsyncram:the_altsyncram\|altsyncram_9uq1:auto_generated\|altsyncram_hhl2:altsyncram1\"" {  } { { "db/altsyncram_9uq1.tdf" "altsyncram1" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_9uq1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740755306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_bla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_bla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_bla " "Found entity 1: decode_bla" {  } { { "db/decode_bla.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/decode_bla.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740756581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740756581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_bla soc_system:u0\|soc_system_onchip:onchip\|altsyncram:the_altsyncram\|altsyncram_9uq1:auto_generated\|altsyncram_hhl2:altsyncram1\|decode_bla:decode4 " "Elaborating entity \"decode_bla\" for hierarchy \"soc_system:u0\|soc_system_onchip:onchip\|altsyncram:the_altsyncram\|altsyncram_9uq1:auto_generated\|altsyncram_hhl2:altsyncram1\|decode_bla:decode4\"" {  } { { "db/altsyncram_hhl2.tdf" "decode4" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_hhl2.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740756590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_41a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_41a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_41a " "Found entity 1: decode_41a" {  } { { "db/decode_41a.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/decode_41a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740756691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740756691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_41a soc_system:u0\|soc_system_onchip:onchip\|altsyncram:the_altsyncram\|altsyncram_9uq1:auto_generated\|altsyncram_hhl2:altsyncram1\|decode_41a:rden_decode_b " "Elaborating entity \"decode_41a\" for hierarchy \"soc_system:u0\|soc_system_onchip:onchip\|altsyncram:the_altsyncram\|altsyncram_9uq1:auto_generated\|altsyncram_hhl2:altsyncram1\|decode_41a:rden_decode_b\"" {  } { { "db/altsyncram_hhl2.tdf" "rden_decode_b" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_hhl2.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740756703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_8hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_8hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8hb " "Found entity 1: mux_8hb" {  } { { "db/mux_8hb.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/mux_8hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740756789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740756789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8hb soc_system:u0\|soc_system_onchip:onchip\|altsyncram:the_altsyncram\|altsyncram_9uq1:auto_generated\|altsyncram_hhl2:altsyncram1\|mux_8hb:mux6 " "Elaborating entity \"mux_8hb\" for hierarchy \"soc_system:u0\|soc_system_onchip:onchip\|altsyncram:the_altsyncram\|altsyncram_9uq1:auto_generated\|altsyncram_hhl2:altsyncram1\|mux_8hb:mux6\"" {  } { { "db/altsyncram_hhl2.tdf" "mux6" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_hhl2.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740756796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom soc_system:u0\|soc_system_onchip:onchip\|altsyncram:the_altsyncram\|altsyncram_9uq1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"soc_system:u0\|soc_system_onchip:onchip\|altsyncram:the_altsyncram\|altsyncram_9uq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_9uq1.tdf" "mgl_prim2" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_9uq1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740757561 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_onchip:onchip\|altsyncram:the_altsyncram\|altsyncram_9uq1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_onchip:onchip\|altsyncram:the_altsyncram\|altsyncram_9uq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_9uq1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_9uq1.tdf" 39 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740757604 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_onchip:onchip\|altsyncram:the_altsyncram\|altsyncram_9uq1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"soc_system:u0\|soc_system_onchip:onchip\|altsyncram:the_altsyncram\|altsyncram_9uq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740757604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740757604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740757604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1868771840 " "Parameter \"NODE_NAME\" = \"1868771840\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740757604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 42500 " "Parameter \"NUMWORDS\" = \"42500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740757604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740757604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740757604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 16 " "Parameter \"WIDTHAD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740757604 ""}  } { { "db/altsyncram_9uq1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_9uq1.tdf" 39 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1531740757604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter soc_system:u0\|soc_system_onchip:onchip\|altsyncram:the_altsyncram\|altsyncram_9uq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"soc_system:u0\|soc_system_onchip:onchip\|altsyncram:the_altsyncram\|altsyncram_9uq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "d:/q18/18/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740757654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl soc_system:u0\|soc_system_onchip:onchip\|altsyncram:the_altsyncram\|altsyncram_9uq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"soc_system:u0\|soc_system_onchip:onchip\|altsyncram:the_altsyncram\|altsyncram_9uq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/q18/18/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740757671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr soc_system:u0\|soc_system_onchip:onchip\|altsyncram:the_altsyncram\|altsyncram_9uq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"soc_system:u0\|soc_system_onchip:onchip\|altsyncram:the_altsyncram\|altsyncram_9uq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "d:/q18/18/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740757802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_onchip_memory2_0 soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"soc_system_onchip_memory2_0\" for hierarchy \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\"" {  } { { "soc_system/synthesis/soc_system.v" "onchip_memory2_0" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740757871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" "the_altsyncram" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740757900 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740757911 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740757911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file soc_system_onchip_memory2_0.hex " "Parameter \"init_file\" = \"soc_system_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740757911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=oc1 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=oc1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740757911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740757911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 512 " "Parameter \"maximum_depth\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740757911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740757911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740757911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740757911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740757911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740757911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740757911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740757911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 8 " "Parameter \"width_byteena_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740757911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740757911 ""}  } { { "soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1531740757911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mkr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mkr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mkr1 " "Found entity 1: altsyncram_mkr1" {  } { { "db/altsyncram_mkr1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_mkr1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740757968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740757968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mkr1 soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_mkr1:auto_generated " "Elaborating entity \"altsyncram_mkr1\" for hierarchy \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_mkr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740757972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j3m2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j3m2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j3m2 " "Found entity 1: altsyncram_j3m2" {  } { { "db/altsyncram_j3m2.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_j3m2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740758047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740758047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j3m2 soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_mkr1:auto_generated\|altsyncram_j3m2:altsyncram1 " "Elaborating entity \"altsyncram_j3m2\" for hierarchy \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_mkr1:auto_generated\|altsyncram_j3m2:altsyncram1\"" {  } { { "db/altsyncram_mkr1.tdf" "altsyncram1" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_mkr1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740758052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_mkr1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_mkr1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_mkr1.tdf" "mgl_prim2" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_mkr1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740758385 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_mkr1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_mkr1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_mkr1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_mkr1.tdf" 39 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740758405 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_mkr1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_mkr1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000000000000000000000000000000000000000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740758405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740758405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740758405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1868771584 " "Parameter \"NODE_NAME\" = \"1868771584\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740758405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 512 " "Parameter \"NUMWORDS\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740758405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 7 " "Parameter \"SHIFT_COUNT_BITS\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740758405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 64 " "Parameter \"WIDTH_WORD\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740758405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 9 " "Parameter \"WIDTHAD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740758405 ""}  } { { "db/altsyncram_mkr1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_mkr1.tdf" 39 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1531740758405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_pll_0 soc_system:u0\|soc_system_pll_0:pll_0 " "Elaborating entity \"soc_system_pll_0\" for hierarchy \"soc_system:u0\|soc_system_pll_0:pll_0\"" {  } { { "soc_system/synthesis/soc_system.v" "pll_0" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740758473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "soc_system/synthesis/submodules/soc_system_pll_0.v" "altera_pll_i" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_pll_0.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740758559 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1531740758599 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "soc_system/synthesis/submodules/soc_system_pll_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_pll_0.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740758640 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740758640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740758640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740758640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 4 " "Parameter \"number_of_clocks\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740758640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740758640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740758640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740758640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740758640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -4000 ps " "Parameter \"phase_shift1\" = \"-4000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740758640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740758640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 100.000000 MHz " "Parameter \"output_clock_frequency2\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740758640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740758640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740758640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 20.000000 MHz " "Parameter \"output_clock_frequency3\" = \"20.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740758640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740758640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740758640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740758640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740758640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740758640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740758640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740758640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740758640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740758640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740758640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740758640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740758640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740758640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740758640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740758640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740758640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740758640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740758640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740758640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740758640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740758640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740758640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740758640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740758640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740758640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740758640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740758640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740758640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740758640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740758640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740758640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740758640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740758640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740758640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740758640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740758640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740758640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740758640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740758640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740758640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740758640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740758640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740758640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740758640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740758640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740758640 ""}  } { { "soc_system/synthesis/submodules/soc_system_pll_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_pll_0.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1531740758640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sysid_qsys soc_system:u0\|soc_system_sysid_qsys:sysid_qsys " "Elaborating entity \"soc_system_sysid_qsys\" for hierarchy \"soc_system:u0\|soc_system_sysid_qsys:sysid_qsys\"" {  } { { "soc_system/synthesis/soc_system.v" "sysid_qsys" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740758650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_timer soc_system:u0\|soc_system_timer:timer " "Elaborating entity \"soc_system_timer\" for hierarchy \"soc_system:u0\|soc_system_timer:timer\"" {  } { { "soc_system/synthesis/soc_system.v" "timer" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740758661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"soc_system_mm_interconnect_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_0" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 1041 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740758685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:fpga_only_master_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:fpga_only_master_master_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "fpga_only_master_master_translator" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740760116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:msgdma_0_mm_write_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:msgdma_0_mm_write_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "msgdma_0_mm_write_translator" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740760133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dma_0_read_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dma_0_read_master_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "dma_0_read_master_translator" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740760148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dma_0_write_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dma_0_write_master_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "dma_0_write_master_translator" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740760167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740760251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740760275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "intr_capturer_0_avalon_slave_0_translator" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740760294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "led_pio_s1_translator" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740760320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_opencores_mipi_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_opencores_mipi_avalon_slave_0_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "i2c_opencores_mipi_avalon_slave_0_translator" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740760351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:dma_0_control_port_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:dma_0_control_port_slave_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "dma_0_control_port_slave_translator" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740760382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:msgdma_0_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:msgdma_0_csr_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "msgdma_0_csr_translator" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740760406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:msgdma_0_descriptor_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:msgdma_0_descriptor_slave_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "msgdma_0_descriptor_slave_translator" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740760433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:terasic_auto_focus_0_mm_ctrl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:terasic_auto_focus_0_mm_ctrl_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "terasic_auto_focus_0_mm_ctrl_translator" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740760469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "timer_s1_translator" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740760502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "onchip_s1_translator" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740760522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "hps_0_h2f_axi_master_agent" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740760544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740760582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:fpga_only_master_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:fpga_only_master_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "fpga_only_master_master_agent" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740760604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_agent" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740760622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740760657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:msgdma_0_mm_write_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:msgdma_0_mm_write_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "msgdma_0_mm_write_agent" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740760680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_0_read_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_0_read_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "dma_0_read_master_agent" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740760698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_0_write_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_0_write_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "dma_0_write_master_agent" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740760716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "onchip_memory2_0_s1_agent" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3995 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740760735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740760766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "onchip_memory2_0_s1_agent_rsp_fifo" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 4036 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740760791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "onchip_memory2_0_s1_agent_rdata_fifo" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 4077 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740760842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 4161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740760871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740760897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 4202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740760921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rdata_fifo" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 4243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740760960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:msgdma_0_descriptor_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:msgdma_0_descriptor_slave_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "msgdma_0_descriptor_slave_agent" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 5821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740761132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:msgdma_0_descriptor_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:msgdma_0_descriptor_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740761163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "msgdma_0_descriptor_slave_agent_rsp_fifo" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 5862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740761183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "msgdma_0_descriptor_slave_agent_rdata_fifo" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 5903 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740761240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router " "Elaborating entity \"soc_system_mm_interconnect_0_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 6749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740761387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740761408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_0_router_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_002" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 6781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740761427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740761452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_003 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"soc_system_mm_interconnect_0_router_003\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_003:router_003\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_003" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 6797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740761462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_003_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_003:router_003\|soc_system_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_003_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_003:router_003\|soc_system_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740761498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_005 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"soc_system_mm_interconnect_0_router_005\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_005:router_005\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_005" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 6829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740761516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_005_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_005:router_005\|soc_system_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_005_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_005:router_005\|soc_system_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740761538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_006 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"soc_system_mm_interconnect_0_router_006\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_006:router_006\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_006" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 6845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740761548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_006_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_006:router_006\|soc_system_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_006_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_006:router_006\|soc_system_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740761570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_008 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"soc_system_mm_interconnect_0_router_008\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_008:router_008\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_008" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 6877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740761589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_008_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_008:router_008\|soc_system_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_008_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_008:router_008\|soc_system_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_008.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740761605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_009 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"soc_system_mm_interconnect_0_router_009\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_009:router_009\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_009" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 6893 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740761615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_009_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_009:router_009\|soc_system_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_009_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_009:router_009\|soc_system_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740761630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_010 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_010:router_010 " "Elaborating entity \"soc_system_mm_interconnect_0_router_010\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_010:router_010\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_010" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 6909 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740761639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_010_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_010:router_010\|soc_system_mm_interconnect_0_router_010_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_010_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_010:router_010\|soc_system_mm_interconnect_0_router_010_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_010.sv" "the_default_decode" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_010.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740761653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_015 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_015:router_015 " "Elaborating entity \"soc_system_mm_interconnect_0_router_015\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_015:router_015\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_015" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 6989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740761708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_015_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_015:router_015\|soc_system_mm_interconnect_0_router_015_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_015_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_015:router_015\|soc_system_mm_interconnect_0_router_015_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_015.sv" "the_default_decode" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_015.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740761722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_019 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_019:router_019 " "Elaborating entity \"soc_system_mm_interconnect_0_router_019\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_019:router_019\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_019" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 7053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740761759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_019_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_019:router_019\|soc_system_mm_interconnect_0_router_019_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_019_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_019:router_019\|soc_system_mm_interconnect_0_router_019_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_019.sv" "the_default_decode" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_019.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740761775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_024 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_024:router_024 " "Elaborating entity \"soc_system_mm_interconnect_0_router_024\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_024:router_024\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_024" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 7133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740761827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_024_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_024:router_024\|soc_system_mm_interconnect_0_router_024_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_024_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_024:router_024\|soc_system_mm_interconnect_0_router_024_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_024.sv" "the_default_decode" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_024.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740761844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:fpga_only_master_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:fpga_only_master_master_limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "fpga_only_master_master_limiter" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 7183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740761854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_wr_limiter" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 7233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740761886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "onchip_memory2_0_s1_burst_adapter" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 7333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740761922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740761942 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 9 to match size of target (8)" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531740761953 "|ghrd|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740762012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740762025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740762035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740762048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740762057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_burst_adapter" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 7383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740762116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740762133 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 9 to match size of target (8)" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531740762142 "|ghrd|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740762189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "msgdma_0_descriptor_slave_burst_adapter" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 7833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740762894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740762944 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 9 to match size of target (8)" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531740762955 "|ghrd|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740763016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 8100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740763472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux_002 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux_002" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 8170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740763489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux_003 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_003:cmd_demux_003 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux_003\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_003:cmd_demux_003\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux_003" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 8271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740763511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux_005 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_005:cmd_demux_005 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux_005\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_005:cmd_demux_005\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux_005" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 8389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740763555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux_006 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_006:cmd_demux_006 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux_006\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_006:cmd_demux_006\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux_006" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 8406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740763566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 8452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740763582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740763614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740763623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux_001 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux_001" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 8481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740763633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux_002 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux_002" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 8498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740763675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux_007 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux_007\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux_007" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 8637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740763738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_007.sv" "arb" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_007.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740763763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740763774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux_011 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_011:cmd_mux_011 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux_011\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_011:cmd_mux_011\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux_011" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 8729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740763824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux_016 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_016:cmd_mux_016 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux_016\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_016:cmd_mux_016\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux_016" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 8862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740763918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_016:cmd_mux_016\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_016:cmd_mux_016\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_016.sv" "arb" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_016.sv" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740763961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_016:cmd_mux_016\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_016:cmd_mux_016\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740763972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 8891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740763983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux_001 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux_001" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 8920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740764000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux_002 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux_002" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 8937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740764016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux_007 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux_007:rsp_demux_007 " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux_007\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux_007:rsp_demux_007\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux_007" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9076 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740764044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux_009 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux_009:rsp_demux_009 " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux_009\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux_009:rsp_demux_009\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux_009" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740764063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux_011 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux_011:rsp_demux_011 " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux_011\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux_011:rsp_demux_011\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux_011" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740764083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux_016 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux_016:rsp_demux_016 " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux_016\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux_016:rsp_demux_016\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux_016" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740764118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_mux" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740764138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux_002 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_mux_002" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740764155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740764209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740764219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux_003 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_003:rsp_mux_003 " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux_003\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_003:rsp_mux_003\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_mux_003" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740764228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_003.sv" "arb" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_003.sv" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740764336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740764345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux_005 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_005:rsp_mux_005 " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux_005\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_005:rsp_mux_005\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_mux_005" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740764367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux_006 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_006:rsp_mux_006 " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux_006\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_006:rsp_mux_006\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_mux_006" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740764377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740764392 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531740764402 "|ghrd|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531740764403 "|ghrd|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531740764403 "|ghrd|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:hps_0_h2f_lw_axi_master_wr_to_msgdma_0_descriptor_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:hps_0_h2f_lw_axi_master_wr_to_msgdma_0_descriptor_slave_cmd_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_wr_to_msgdma_0_descriptor_slave_cmd_width_adapter" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740764449 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531740764459 "|ghrd|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_lw_axi_master_wr_to_msgdma_0_descriptor_slave_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531740764461 "|ghrd|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_lw_axi_master_wr_to_msgdma_0_descriptor_slave_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531740764461 "|ghrd|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_lw_axi_master_wr_to_msgdma_0_descriptor_slave_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:msgdma_0_mm_write_to_onchip_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:msgdma_0_mm_write_to_onchip_s1_cmd_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "msgdma_0_mm_write_to_onchip_s1_cmd_width_adapter" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740764517 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531740764528 "|ghrd|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_mm_write_to_onchip_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531740764529 "|ghrd|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_mm_write_to_onchip_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531740764529 "|ghrd|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_mm_write_to_onchip_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:msgdma_0_mm_write_to_onchip_s1_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:msgdma_0_mm_write_to_onchip_s1_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740764566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_to_fpga_only_master_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_to_fpga_only_master_master_rsp_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "onchip_memory2_0_s1_to_fpga_only_master_master_rsp_width_adapter" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740764588 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1531740764603 "|ghrd|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_fpga_only_master_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1531740764603 "|ghrd|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_fpga_only_master_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_to_fpga_only_master_master_rsp_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_to_fpga_only_master_master_rsp_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740764629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:msgdma_0_descriptor_slave_to_hps_0_h2f_lw_axi_master_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:msgdma_0_descriptor_slave_to_hps_0_h2f_lw_axi_master_wr_rsp_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "msgdma_0_descriptor_slave_to_hps_0_h2f_lw_axi_master_wr_rsp_width_adapter" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 10037 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740764643 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1531740764660 "|ghrd|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_to_hps_0_h2f_lw_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1531740764660 "|ghrd|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_to_hps_0_h2f_lw_axi_master_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:msgdma_0_descriptor_slave_to_hps_0_h2f_lw_axi_master_wr_rsp_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:msgdma_0_descriptor_slave_to_hps_0_h2f_lw_axi_master_wr_rsp_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740764696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_s1_to_msgdma_0_mm_write_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_s1_to_msgdma_0_mm_write_rsp_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "onchip_s1_to_msgdma_0_mm_write_rsp_width_adapter" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 10169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740764720 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1531740764739 "|ghrd|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_s1_to_msgdma_0_mm_write_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1531740764739 "|ghrd|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_s1_to_msgdma_0_mm_write_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_s1_to_msgdma_0_mm_write_rsp_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_s1_to_msgdma_0_mm_write_rsp_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740764768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "crosser" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 10203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740764782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740764800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740764886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_016 " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_016\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "crosser_016" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 10747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740765124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_016\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_016\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740765148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 10878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740765329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740765340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter_001 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 10907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740765352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740765362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter_011 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter_011:avalon_st_adapter_011 " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter_011\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter_011:avalon_st_adapter_011\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "avalon_st_adapter_011" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 11197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740765443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter_011:avalon_st_adapter_011\|soc_system_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter_011:avalon_st_adapter_011\|soc_system_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_011.v" "error_adapter_0" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_011.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740765456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"soc_system_mm_interconnect_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_1" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 1095 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740765507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:hps_only_master_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:hps_only_master_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "hps_only_master_master_agent" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740765598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_slave_ni soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent " "Elaborating entity \"altera_merlin_axi_slave_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "hps_0_f2h_axi_slave_agent" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740765613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "check_and_align_address_to_size" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740765801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "read_burst_uncompressor" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740765814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "write_rsp_fifo" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740765835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router " "Elaborating entity \"soc_system_mm_interconnect_1_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740765949 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address soc_system_mm_interconnect_1_router.sv(154) " "Verilog HDL or VHDL warning at soc_system_mm_interconnect_1_router.sv(154): object \"address\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531740765971 "|ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\|soc_system_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\|soc_system_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "the_default_decode" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740765982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_001 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"soc_system_mm_interconnect_1_router_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_001:router_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router_001" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740765990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_001_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_001:router_001\|soc_system_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_001_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_001:router_001\|soc_system_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740766002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:hps_only_master_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:hps_only_master_master_limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "hps_only_master_master_limiter" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740766018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_demux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_demux" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740766039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_mux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_mux" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740766052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_demux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "rsp_demux" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740766069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_mux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "rsp_mux" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740766084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "arb" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740766102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "crosser" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740766115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740766130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper soc_system:u0\|soc_system_irq_mapper:irq_mapper " "Elaborating entity \"soc_system_irq_mapper\" for hierarchy \"soc_system:u0\|soc_system_irq_mapper:irq_mapper\"" {  } { { "soc_system/synthesis/soc_system.v" "irq_mapper" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 1109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740766213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper_001 soc_system:u0\|soc_system_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"soc_system_irq_mapper_001\" for hierarchy \"soc_system:u0\|soc_system_irq_mapper_001:irq_mapper_001\"" {  } { { "soc_system/synthesis/soc_system.v" "irq_mapper_001" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 1115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740766222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper_002 soc_system:u0\|soc_system_irq_mapper_002:irq_mapper_002 " "Elaborating entity \"soc_system_irq_mapper_002\" for hierarchy \"soc_system:u0\|soc_system_irq_mapper_002:irq_mapper_002\"" {  } { { "soc_system/synthesis/soc_system.v" "irq_mapper_002" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 1127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740766230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_avalon_st_adapter soc_system:u0\|soc_system_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_avalon_st_adapter\" for hierarchy \"soc_system:u0\|soc_system_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soc_system/synthesis/soc_system.v" "avalon_st_adapter" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 1159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740766239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_avalon_st_adapter_data_format_adapter_0 soc_system:u0\|soc_system_avalon_st_adapter:avalon_st_adapter\|soc_system_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0 " "Elaborating entity \"soc_system_avalon_st_adapter_data_format_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_avalon_st_adapter:avalon_st_adapter\|soc_system_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v" "data_format_adapter_0" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740766249 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_read_addr soc_system_avalon_st_adapter_data_format_adapter_0.sv(91) " "Verilog HDL or VHDL warning at soc_system_avalon_st_adapter_data_format_adapter_0.sv(91): object \"state_read_addr\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531740766250 "|ghrd|soc_system:u0|soc_system_avalon_st_adapter:avalon_st_adapter|soc_system_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_d1 soc_system_avalon_st_adapter_data_format_adapter_0.sv(95) " "Verilog HDL or VHDL warning at soc_system_avalon_st_adapter_data_format_adapter_0.sv(95): object \"state_d1\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531740766250 "|ghrd|soc_system:u0|soc_system_avalon_st_adapter:avalon_st_adapter|soc_system_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready_d1 soc_system_avalon_st_adapter_data_format_adapter_0.sv(97) " "Verilog HDL or VHDL warning at soc_system_avalon_st_adapter_data_format_adapter_0.sv(97): object \"in_ready_d1\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531740766250 "|ghrd|soc_system:u0|soc_system_avalon_st_adapter:avalon_st_adapter|soc_system_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_startofpacket_wire soc_system_avalon_st_adapter_data_format_adapter_0.sv(115) " "Verilog HDL or VHDL warning at soc_system_avalon_st_adapter_data_format_adapter_0.sv(115): object \"b_startofpacket_wire\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531740766250 "|ghrd|soc_system:u0|soc_system_avalon_st_adapter:avalon_st_adapter|soc_system_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_readdata0 soc_system_avalon_st_adapter_data_format_adapter_0.sv(121) " "Verilog HDL or VHDL warning at soc_system_avalon_st_adapter_data_format_adapter_0.sv(121): object \"mem_readdata0\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531740766250 "|ghrd|soc_system:u0|soc_system_avalon_st_adapter:avalon_st_adapter|soc_system_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_readdata1 soc_system_avalon_st_adapter_data_format_adapter_0.sv(126) " "Verilog HDL or VHDL warning at soc_system_avalon_st_adapter_data_format_adapter_0.sv(126): object \"mem_readdata1\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" 126 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531740766250 "|ghrd|soc_system:u0|soc_system_avalon_st_adapter:avalon_st_adapter|soc_system_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "state_waitrequest soc_system_avalon_st_adapter_data_format_adapter_0.sv(133) " "Verilog HDL warning at soc_system_avalon_st_adapter_data_format_adapter_0.sv(133): object state_waitrequest used but never assigned" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" 133 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1531740766250 "|ghrd|soc_system:u0|soc_system_avalon_st_adapter:avalon_st_adapter|soc_system_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_waitrequest_d1 soc_system_avalon_st_adapter_data_format_adapter_0.sv(134) " "Verilog HDL or VHDL warning at soc_system_avalon_st_adapter_data_format_adapter_0.sv(134): object \"state_waitrequest_d1\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531740766250 "|ghrd|soc_system:u0|soc_system_avalon_st_adapter:avalon_st_adapter|soc_system_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel soc_system_avalon_st_adapter_data_format_adapter_0.sv(137) " "Verilog HDL or VHDL warning at soc_system_avalon_st_adapter_data_format_adapter_0.sv(137): object \"out_channel\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" 137 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531740766250 "|ghrd|soc_system:u0|soc_system_avalon_st_adapter:avalon_st_adapter|soc_system_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_empty soc_system_avalon_st_adapter_data_format_adapter_0.sv(141) " "Verilog HDL or VHDL warning at soc_system_avalon_st_adapter_data_format_adapter_0.sv(141): object \"out_empty\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" 141 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531740766250 "|ghrd|soc_system:u0|soc_system_avalon_st_adapter:avalon_st_adapter|soc_system_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_error soc_system_avalon_st_adapter_data_format_adapter_0.sv(144) " "Verilog HDL or VHDL warning at soc_system_avalon_st_adapter_data_format_adapter_0.sv(144): object \"out_error\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531740766250 "|ghrd|soc_system:u0|soc_system_avalon_st_adapter:avalon_st_adapter|soc_system_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 soc_system_avalon_st_adapter_data_format_adapter_0.sv(179) " "Verilog HDL assignment warning at soc_system_avalon_st_adapter_data_format_adapter_0.sv(179): truncated value with size 3 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531740766251 "|ghrd|soc_system:u0|soc_system_avalon_st_adapter:avalon_st_adapter|soc_system_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 soc_system_avalon_st_adapter_data_format_adapter_0.sv(286) " "Verilog HDL assignment warning at soc_system_avalon_st_adapter_data_format_adapter_0.sv(286): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531740766252 "|ghrd|soc_system:u0|soc_system_avalon_st_adapter:avalon_st_adapter|soc_system_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 soc_system_avalon_st_adapter_data_format_adapter_0.sv(303) " "Verilog HDL assignment warning at soc_system_avalon_st_adapter_data_format_adapter_0.sv(303): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531740766253 "|ghrd|soc_system:u0|soc_system_avalon_st_adapter:avalon_st_adapter|soc_system_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "soc_system_avalon_st_adapter_data_format_adapter_0.sv(260) " "Verilog HDL Case Statement warning at soc_system_avalon_st_adapter_data_format_adapter_0.sv(260): incomplete case statement has no default case item" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" 260 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1531740766253 "|ghrd|soc_system:u0|soc_system_avalon_st_adapter:avalon_st_adapter|soc_system_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_avalon_st_adapter_timing_adapter_0 soc_system:u0\|soc_system_avalon_st_adapter:avalon_st_adapter\|soc_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0 " "Elaborating entity \"soc_system_avalon_st_adapter_timing_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_avalon_st_adapter:avalon_st_adapter\|soc_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v" "timing_adapter_0" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740766266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_avalon_st_adapter_timing_adapter_0_fifo soc_system:u0\|soc_system_avalon_st_adapter:avalon_st_adapter\|soc_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|soc_system_avalon_st_adapter_timing_adapter_0_fifo:soc_system_avalon_st_adapter_timing_adapter_0_fifo " "Elaborating entity \"soc_system_avalon_st_adapter_timing_adapter_0_fifo\" for hierarchy \"soc_system:u0\|soc_system_avalon_st_adapter:avalon_st_adapter\|soc_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|soc_system_avalon_st_adapter_timing_adapter_0_fifo:soc_system_avalon_st_adapter_timing_adapter_0_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_timing_adapter_0.sv" "soc_system_avalon_st_adapter_timing_adapter_0_fifo" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_timing_adapter_0.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740766277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\"" {  } { { "soc_system/synthesis/soc_system.v" "rst_controller" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 1222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740766290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "soc_system/synthesis/soc_system.v" "rst_controller_001" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 1285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740766307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller_002\"" {  } { { "soc_system/synthesis/soc_system.v" "rst_controller_002" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 1348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740766325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:debounce_inst " "Elaborating entity \"debounce\" for hierarchy \"debounce:debounce_inst\"" {  } { { "ghrd.v" "debounce_inst" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740766358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_reset hps_reset:hps_reset_inst " "Elaborating entity \"hps_reset\" for hierarchy \"hps_reset:hps_reset_inst\"" {  } { { "ghrd.v" "hps_reset_inst" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740766404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component " "Elaborating entity \"altsource_probe\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\"" {  } { { "ip/altsource_probe/hps_reset.v" "altsource_probe_component" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ip/altsource_probe/hps_reset.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740766452 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component " "Elaborated megafunction instantiation \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\"" {  } { { "ip/altsource_probe/hps_reset.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ip/altsource_probe/hps_reset.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740766459 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component " "Instantiated megafunction \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability YES " "Parameter \"enable_metastability\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740766459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id RST " "Parameter \"instance_id\" = \"RST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740766459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 0 " "Parameter \"probe_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740766459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740766459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740766459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value  0 " "Parameter \"source_initial_value\" = \" 0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740766459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 3 " "Parameter \"source_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740766459 ""}  } { { "ip/altsource_probe/hps_reset.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ip/altsource_probe/hps_reset.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1531740766459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "altsource_probe.v" "jtag_signal_adapter" { Text "d:/q18/18/quartus/libraries/megafunctions/altsource_probe.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740766464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/q18/18/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740766477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "d:/q18/18/quartus/libraries/megafunctions/altsource_probe.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740766508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_source_gen:wider_source_inst" { Text "d:/q18/18/quartus/libraries/megafunctions/altsource_probe_body.vhd" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740766521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst " "Elaborating entity \"sld_rom_sr\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst\"" {  } { { "altsource_probe_body.vhd" "\\instance_id_gen:rom_info_inst" { Text "d:/q18/18/quartus/libraries/megafunctions/altsource_probe_body.vhd" 755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740766546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_edge_detector altera_edge_detector:pulse_cold_reset " "Elaborating entity \"altera_edge_detector\" for hierarchy \"altera_edge_detector:pulse_cold_reset\"" {  } { { "ghrd.v" "pulse_cold_reset" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740766564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_edge_detector altera_edge_detector:pulse_warm_reset " "Elaborating entity \"altera_edge_detector\" for hierarchy \"altera_edge_detector:pulse_warm_reset\"" {  } { { "ghrd.v" "pulse_warm_reset" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740766571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_edge_detector altera_edge_detector:pulse_debug_reset " "Elaborating entity \"altera_edge_detector\" for hierarchy \"altera_edge_detector:pulse_debug_reset\"" {  } { { "ghrd.v" "pulse_debug_reset" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740766578 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "probe altsource_probe_component 1 2 " "Port \"probe\" on the entity instantiation of \"altsource_probe_component\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND." {  } { { "ip/altsource_probe/hps_reset.v" "altsource_probe_component" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ip/altsource_probe/hps_reset.v" 74 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1531740771182 "|ghrd|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ir_out node 1 3 " "Port \"ir_out\" on the entity instantiation of \"node\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1531740772385 "|ghrd|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ci84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ci84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ci84 " "Found entity 1: altsyncram_ci84" {  } { { "db/altsyncram_ci84.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_ci84.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740776251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740776251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_flc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_flc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_flc " "Found entity 1: mux_flc" {  } { { "db/mux_flc.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/mux_flc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740776574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740776574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/decode_vnf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740776710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740776710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_c9i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_c9i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_c9i " "Found entity 1: cntr_c9i" {  } { { "db/cntr_c9i.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/cntr_c9i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740776955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740776955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f9c " "Found entity 1: cmpr_f9c" {  } { { "db/cmpr_f9c.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/cmpr_f9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740777057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740777057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_82j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_82j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_82j " "Found entity 1: cntr_82j" {  } { { "db/cntr_82j.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/cntr_82j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740777230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740777230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_29i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_29i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_29i " "Found entity 1: cntr_29i" {  } { { "db/cntr_29i.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/cntr_29i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740777398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740777398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/cmpr_d9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740777476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740777476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/cntr_kri.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740777601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740777601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/cmpr_99c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740777662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740777662 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740777971 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1531740778858 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.07.16.19:33:03 Progress: Loading sldce0f4758/alt_sld_fab_wrapper_hw.tcl " "2018.07.16.19:33:03 Progress: Loading sldce0f4758/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740783111 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740786057 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740786359 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740788633 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740788793 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740788970 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740789169 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740789175 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740789176 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1531740790022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce0f4758/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldce0f4758/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldce0f4758/alt_sld_fab.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/ip/sldce0f4758/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740790310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740790310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740790475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740790475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740790483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740790483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740790560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740790560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 342 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740790682 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740790682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740790682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740790783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740790783 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_t871:auto_generated\|a_dpfifo_g071:dpfifo\|altsyncram_5hn1:FIFOram\|q_b\[9\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_t871:auto_generated\|a_dpfifo_g071:dpfifo\|altsyncram_5hn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_5hn1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_5hn1.tdf" 327 2 0 } } { "db/a_dpfifo_g071.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/a_dpfifo_g071.tdf" 46 2 0 } } { "db/scfifo_t871.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/scfifo_t871.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/write_master.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/write_master.v" 588 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 135 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_t871:auto_generated|a_dpfifo_g071:dpfifo|altsyncram_5hn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_t871:auto_generated\|a_dpfifo_g071:dpfifo\|altsyncram_5hn1:FIFOram\|q_b\[10\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_t871:auto_generated\|a_dpfifo_g071:dpfifo\|altsyncram_5hn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_5hn1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_5hn1.tdf" 359 2 0 } } { "db/a_dpfifo_g071.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/a_dpfifo_g071.tdf" 46 2 0 } } { "db/scfifo_t871.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/scfifo_t871.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/write_master.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/write_master.v" 588 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 135 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_t871:auto_generated|a_dpfifo_g071:dpfifo|altsyncram_5hn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_t871:auto_generated\|a_dpfifo_g071:dpfifo\|altsyncram_5hn1:FIFOram\|q_b\[11\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_t871:auto_generated\|a_dpfifo_g071:dpfifo\|altsyncram_5hn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_5hn1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_5hn1.tdf" 391 2 0 } } { "db/a_dpfifo_g071.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/a_dpfifo_g071.tdf" 46 2 0 } } { "db/scfifo_t871.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/scfifo_t871.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/write_master.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/write_master.v" 588 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 135 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_t871:auto_generated|a_dpfifo_g071:dpfifo|altsyncram_5hn1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_t871:auto_generated\|a_dpfifo_g071:dpfifo\|altsyncram_5hn1:FIFOram\|q_b\[12\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_t871:auto_generated\|a_dpfifo_g071:dpfifo\|altsyncram_5hn1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_5hn1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_5hn1.tdf" 423 2 0 } } { "db/a_dpfifo_g071.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/a_dpfifo_g071.tdf" 46 2 0 } } { "db/scfifo_t871.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/scfifo_t871.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/write_master.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/write_master.v" 588 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 135 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_t871:auto_generated|a_dpfifo_g071:dpfifo|altsyncram_5hn1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_t871:auto_generated\|a_dpfifo_g071:dpfifo\|altsyncram_5hn1:FIFOram\|q_b\[13\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_t871:auto_generated\|a_dpfifo_g071:dpfifo\|altsyncram_5hn1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_5hn1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_5hn1.tdf" 455 2 0 } } { "db/a_dpfifo_g071.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/a_dpfifo_g071.tdf" 46 2 0 } } { "db/scfifo_t871.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/scfifo_t871.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/write_master.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/write_master.v" 588 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 135 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_t871:auto_generated|a_dpfifo_g071:dpfifo|altsyncram_5hn1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_t871:auto_generated\|a_dpfifo_g071:dpfifo\|altsyncram_5hn1:FIFOram\|q_b\[14\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_t871:auto_generated\|a_dpfifo_g071:dpfifo\|altsyncram_5hn1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_5hn1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_5hn1.tdf" 487 2 0 } } { "db/a_dpfifo_g071.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/a_dpfifo_g071.tdf" 46 2 0 } } { "db/scfifo_t871.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/scfifo_t871.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/write_master.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/write_master.v" 588 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 135 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_t871:auto_generated|a_dpfifo_g071:dpfifo|altsyncram_5hn1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_t871:auto_generated\|a_dpfifo_g071:dpfifo\|altsyncram_5hn1:FIFOram\|q_b\[15\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_t871:auto_generated\|a_dpfifo_g071:dpfifo\|altsyncram_5hn1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_5hn1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_5hn1.tdf" 519 2 0 } } { "db/a_dpfifo_g071.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/a_dpfifo_g071.tdf" 46 2 0 } } { "db/scfifo_t871.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/scfifo_t871.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/write_master.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/write_master.v" 588 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 135 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_t871:auto_generated|a_dpfifo_g071:dpfifo|altsyncram_5hn1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_t871:auto_generated\|a_dpfifo_g071:dpfifo\|altsyncram_5hn1:FIFOram\|q_b\[16\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_t871:auto_generated\|a_dpfifo_g071:dpfifo\|altsyncram_5hn1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_5hn1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_5hn1.tdf" 551 2 0 } } { "db/a_dpfifo_g071.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/a_dpfifo_g071.tdf" 46 2 0 } } { "db/scfifo_t871.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/scfifo_t871.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/write_master.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/write_master.v" 588 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 135 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_t871:auto_generated|a_dpfifo_g071:dpfifo|altsyncram_5hn1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_t871:auto_generated\|a_dpfifo_g071:dpfifo\|altsyncram_5hn1:FIFOram\|q_b\[17\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_t871:auto_generated\|a_dpfifo_g071:dpfifo\|altsyncram_5hn1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_5hn1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_5hn1.tdf" 583 2 0 } } { "db/a_dpfifo_g071.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/a_dpfifo_g071.tdf" 46 2 0 } } { "db/scfifo_t871.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/scfifo_t871.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/write_master.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/write_master.v" 588 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 135 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_t871:auto_generated|a_dpfifo_g071:dpfifo|altsyncram_5hn1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_t871:auto_generated\|a_dpfifo_g071:dpfifo\|altsyncram_5hn1:FIFOram\|q_b\[18\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_t871:auto_generated\|a_dpfifo_g071:dpfifo\|altsyncram_5hn1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_5hn1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_5hn1.tdf" 615 2 0 } } { "db/a_dpfifo_g071.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/a_dpfifo_g071.tdf" 46 2 0 } } { "db/scfifo_t871.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/scfifo_t871.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/write_master.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/write_master.v" 588 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 135 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_t871:auto_generated|a_dpfifo_g071:dpfifo|altsyncram_5hn1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[0\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[1\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 73 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[2\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[3\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 143 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[4\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 178 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[5\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[6\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 248 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[7\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 283 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[8\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[9\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 353 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[10\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 388 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[11\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 423 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[12\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 458 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[13\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 493 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[14\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 528 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[15\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 563 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[16\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[17\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 633 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[18\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 668 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[19\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 703 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[20\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 738 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[21\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 773 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[22\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 808 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[23\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 843 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[24\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 878 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[25\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 913 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[26\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 948 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[27\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 983 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[28\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 1018 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[29\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 1053 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[30\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 1088 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[31\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 1123 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[52\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[52\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 1858 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[53\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[53\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 1893 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[54\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[54\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 1928 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[55\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[55\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 1963 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[56\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[56\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 1998 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[57\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[57\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 2033 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[58\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[58\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 2068 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[59\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[59\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 2103 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[60\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[60\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 2138 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[61\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[61\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 2173 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[62\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[62\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 2208 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[63\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[63\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 2243 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[86\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[86\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 3048 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[87\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[87\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 3083 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[88\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[88\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 3118 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[89\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[89\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 3153 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[90\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[90\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 3188 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[91\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[91\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 3223 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[92\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[92\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 3258 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[93\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[93\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 3293 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[94\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[94\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 3328 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[95\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[95\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 3363 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[96\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[96\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 3398 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[97\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[97\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 3433 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[98\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[98\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 3468 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[99\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[99\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 3503 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[100\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[100\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 3538 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[101\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[101\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 3573 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[102\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[102\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 3608 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[103\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[103\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 3643 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[104\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[104\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 3678 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[105\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[105\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 3713 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[106\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[106\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 3748 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[109\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[109\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 3853 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[112\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[112\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 3958 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[113\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[113\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 3993 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[114\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[114\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 4028 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[115\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[115\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 4063 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[116\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[116\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 4098 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[117\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[117\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 4133 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[118\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[118\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 4168 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[119\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[119\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 4203 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[120\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[120\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 4238 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[121\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[121\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 4273 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[122\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[122\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 4308 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[123\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[123\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 4343 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[124\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[124\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 4378 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[125\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[125\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 4413 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[126\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[126\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 4448 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[127\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[127\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 4483 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[0\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[1\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 73 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[2\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[3\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 143 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[4\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 178 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[5\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[6\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 248 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[7\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 283 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[8\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[9\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 353 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[10\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 388 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[11\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 423 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[12\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 458 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[13\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 493 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[14\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 528 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[15\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 563 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[16\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[17\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 633 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[18\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 668 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[19\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 703 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[20\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 738 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[21\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 773 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[22\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 808 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[23\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 843 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[24\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 878 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[25\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 913 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[26\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 948 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[27\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 983 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[28\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 1018 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[29\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 1053 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[30\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 1088 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[31\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 1123 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[32\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 1158 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[33\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 1193 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[34\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 1228 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[35\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 1263 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[36\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 1298 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[37\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 1333 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[38\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[38\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 1368 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[39\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[39\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 1403 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[40\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[40\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 1438 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[41\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[41\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 1473 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[42\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[42\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 1508 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[43\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[43\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 1543 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[44\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[44\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 1578 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[45\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[45\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 1613 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[46\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[46\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 1648 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[47\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[47\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 1683 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[48\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[48\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 1718 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[49\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[49\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 1753 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[50\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[50\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 1788 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[51\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[51\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 1823 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[52\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[52\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 1858 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[53\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[53\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 1893 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[54\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[54\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 1928 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[55\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[55\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 1963 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[56\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[56\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 1998 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[57\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[57\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 2033 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[58\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[58\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 2068 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[59\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[59\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 2103 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[60\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[60\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 2138 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[61\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[61\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 2173 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[62\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[62\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 2208 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[63\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[63\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 2243 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[64\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[64\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 2278 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[65\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[65\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 2313 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[66\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[66\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 2348 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[67\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[67\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 2383 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[68\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[68\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 2418 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[69\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[69\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 2453 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[70\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[70\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 2488 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[71\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[71\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 2523 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[72\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[72\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 2558 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[73\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[73\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 2593 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[74\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[74\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 2628 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[75\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[75\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 2663 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[76\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[76\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 2698 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[77\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[77\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 2733 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[78\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[78\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 2768 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[79\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[79\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 2803 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[80\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[80\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 2838 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[81\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[81\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 2873 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[82\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[82\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 2908 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[83\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[83\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 2943 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[84\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[84\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 2978 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[85\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[85\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 3013 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[86\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[86\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 3048 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[87\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[87\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 3083 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[88\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[88\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 3118 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[89\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[89\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 3153 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[90\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[90\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 3188 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[91\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[91\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 3223 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[92\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[92\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 3258 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[93\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[93\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 3293 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[94\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[94\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 3328 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[95\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[95\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 3363 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[96\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[96\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 3398 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[97\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[97\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 3433 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[98\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[98\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 3468 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[99\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[99\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 3503 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[100\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[100\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 3538 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[101\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[101\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 3573 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[102\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[102\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 3608 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[103\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[103\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 3643 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[104\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[104\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 3678 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[105\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[105\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 3713 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[106\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[106\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 3748 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[107\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[107\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 3783 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[108\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[108\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 3818 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[109\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[109\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 3853 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[110\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[110\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 3888 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[111\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[111\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 3923 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[112\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[112\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 3958 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[113\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[113\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 3993 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[114\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[114\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 4028 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[115\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[115\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 4063 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[116\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[116\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 4098 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[117\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[117\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 4133 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[118\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[118\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 4168 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[119\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[119\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 4203 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[120\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[120\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 4238 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[121\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[121\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 4273 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[122\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[122\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 4308 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[123\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[123\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 4343 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[124\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[124\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 4378 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[125\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[125\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 4413 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[126\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[126\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 4448 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[127\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[127\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 4483 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a127"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1531740794479 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[1\] " "Synthesized away node \"soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[1\]\"" {  } { { "altera_pll.v" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "soc_system/synthesis/submodules/soc_system_pll_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_pll_0.v" 94 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 828 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740794479 "|ghrd|soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|general[1].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1531740794479 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1531740794479 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "228 " "Ignored 228 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "228 " "Ignored 228 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1531740795816 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1531740795816 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[51\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[51\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 1823 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 2 1531740811506 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[50\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[50\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_79j1.tdf" 1788 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/soc_system.v" 790 0 0 } } { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 2 1531740811506 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a50"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 2 1531740811506 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 2 1531740811506 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|soc_system_avalon_st_adapter:avalon_st_adapter\|soc_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|soc_system_avalon_st_adapter_timing_adapter_0_fifo:soc_system_avalon_st_adapter_timing_adapter_0_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|soc_system_avalon_st_adapter:avalon_st_adapter\|soc_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|soc_system_avalon_st_adapter_timing_adapter_0_fifo:soc_system_avalon_st_adapter_timing_adapter_0_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531740814667 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 26 " "Parameter WIDTH_A set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531740814667 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531740814667 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531740814667 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 26 " "Parameter WIDTH_B set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531740814667 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531740814667 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531740814667 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531740814667 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531740814667 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531740814667 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531740814667 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531740814667 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531740814667 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531740814667 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531740814667 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1531740814667 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|soc_system_fpga_only_master:hps_only_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|soc_system_fpga_only_master:hps_only_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531740814667 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531740814667 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531740814667 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531740814667 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531740814667 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531740814667 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531740814667 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531740814667 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531740814667 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531740814667 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531740814667 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531740814667 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531740814667 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531740814667 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531740814667 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1531740814667 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531740814667 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531740814667 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531740814667 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531740814667 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531740814667 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531740814667 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531740814667 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531740814667 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531740814667 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531740814667 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531740814667 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531740814667 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531740814667 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531740814667 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531740814667 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1531740814667 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1531740814667 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740814786 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740814786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740814786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740814786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740814786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740814786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740814786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740814786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740814786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740814786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740814786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740814786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740814786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740814786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740814786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740814786 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1531740814786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0n1 " "Found entity 1: altsyncram_g0n1" {  } { { "db/altsyncram_g0n1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_g0n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740814845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740814845 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_avalon_st_adapter:avalon_st_adapter\|soc_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|soc_system_avalon_st_adapter_timing_adapter_0_fifo:soc_system_avalon_st_adapter_timing_adapter_0_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_avalon_st_adapter:avalon_st_adapter\|soc_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|soc_system_avalon_st_adapter_timing_adapter_0_fifo:soc_system_avalon_st_adapter_timing_adapter_0_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740814897 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_avalon_st_adapter:avalon_st_adapter\|soc_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|soc_system_avalon_st_adapter_timing_adapter_0_fifo:soc_system_avalon_st_adapter_timing_adapter_0_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"soc_system:u0\|soc_system_avalon_st_adapter:avalon_st_adapter\|soc_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|soc_system_avalon_st_adapter_timing_adapter_0_fifo:soc_system_avalon_st_adapter_timing_adapter_0_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740814897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 26 " "Parameter \"WIDTH_A\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740814897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740814897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740814897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 26 " "Parameter \"WIDTH_B\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740814897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740814897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740814897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740814897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740814897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740814897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740814897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740814897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740814897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740814897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531740814897 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1531740814897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_60n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_60n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_60n1 " "Found entity 1: altsyncram_60n1" {  } { { "db/altsyncram_60n1.tdf" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/db/altsyncram_60n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531740814959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740814959 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "47 " "47 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1531740816470 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[9\] soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[9\]~synth soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[9\]~synth " "Register \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[9\]\" is converted into an equivalent circuit using register \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[9\]~synth\" and latch \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[9\]~synth\"" {  } { { "soc_system/synthesis/submodules/F_VCM.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/F_VCM.v" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1531740826885 "|ghrd|soc_system:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[8\] soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[8\]~synth soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[8\]~synth " "Register \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[8\]\" is converted into an equivalent circuit using register \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[8\]~synth\" and latch \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[8\]~synth\"" {  } { { "soc_system/synthesis/submodules/F_VCM.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/F_VCM.v" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1531740826885 "|ghrd|soc_system:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[7\] soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[7\]~synth soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[7\]~synth " "Register \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[7\]\" is converted into an equivalent circuit using register \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[7\]~synth\" and latch \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[7\]~synth\"" {  } { { "soc_system/synthesis/submodules/F_VCM.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/F_VCM.v" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1531740826885 "|ghrd|soc_system:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[6\] soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[6\]~synth soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[6\]~synth " "Register \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[6\]\" is converted into an equivalent circuit using register \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[6\]~synth\" and latch \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[6\]~synth\"" {  } { { "soc_system/synthesis/submodules/F_VCM.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/F_VCM.v" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1531740826885 "|ghrd|soc_system:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[0\] soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[0\]~synth soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[0\]~synth " "Register \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[0\]\" is converted into an equivalent circuit using register \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[0\]~synth\" and latch \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[0\]~synth\"" {  } { { "soc_system/synthesis/submodules/F_VCM.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/F_VCM.v" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1531740826885 "|ghrd|soc_system:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[3\] soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[3\]~synth soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[3\]~synth " "Register \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[3\]\" is converted into an equivalent circuit using register \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[3\]~synth\" and latch \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[3\]~synth\"" {  } { { "soc_system/synthesis/submodules/F_VCM.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/F_VCM.v" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1531740826885 "|ghrd|soc_system:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[5\] soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[5\]~synth soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[5\]~synth " "Register \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[5\]\" is converted into an equivalent circuit using register \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[5\]~synth\" and latch \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[5\]~synth\"" {  } { { "soc_system/synthesis/submodules/F_VCM.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/F_VCM.v" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1531740826885 "|ghrd|soc_system:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[4\] soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[4\]~synth soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[4\]~synth " "Register \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[4\]\" is converted into an equivalent circuit using register \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[4\]~synth\" and latch \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[4\]~synth\"" {  } { { "soc_system/synthesis/submodules/F_VCM.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/F_VCM.v" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1531740826885 "|ghrd|soc_system:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[2\] soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[2\]~synth soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[2\]~synth " "Register \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[2\]\" is converted into an equivalent circuit using register \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[2\]~synth\" and latch \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[2\]~synth\"" {  } { { "soc_system/synthesis/submodules/F_VCM.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/F_VCM.v" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1531740826885 "|ghrd|soc_system:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[1\] soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[1\]~synth soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[1\]~synth " "Register \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[1\]\" is converted into an equivalent circuit using register \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[1\]~synth\" and latch \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[1\]~synth\"" {  } { { "soc_system/synthesis/submodules/F_VCM.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/F_VCM.v" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1531740826885 "|ghrd|soc_system:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[10\] soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[10\]~synth soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[10\]~synth " "Register \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[10\]\" is converted into an equivalent circuit using register \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[10\]~synth\" and latch \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[10\]~synth\"" {  } { { "soc_system/synthesis/submodules/F_VCM.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/F_VCM.v" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1531740826885 "|ghrd|soc_system:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[10]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 3 1531740826885 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_CONV_USB_N~synth " "Node \"HPS_CONV_USB_N~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740829854 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740829854 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740829854 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740829854 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740829854 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740829854 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740829854 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740829854 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740829854 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740829854 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740829854 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740829854 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740829854 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740829854 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740829854 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740829854 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740829854 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740829854 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740829854 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740829854 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740829854 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740829854 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740829854 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740829854 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740829854 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740829854 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740829854 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740829854 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740829854 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740829854 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740829854 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740829854 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740829854 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 76 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740829854 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 76 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740829854 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 76 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740829854 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 76 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740829854 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740829854 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740829854 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740829854 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740829854 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_INT_N~synth " "Node \"HPS_ENET_INT_N~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 84 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740829854 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 86 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740829854 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GSENSOR_INT~synth " "Node \"HPS_GSENSOR_INT~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 92 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740829854 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C0_SCLK~synth " "Node \"HPS_I2C0_SCLK~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 93 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740829854 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C0_SDAT~synth " "Node \"HPS_I2C0_SDAT~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 94 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740829854 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SCLK~synth " "Node \"HPS_I2C1_SCLK~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 95 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740829854 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SDAT~synth " "Node \"HPS_I2C1_SDAT~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 96 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740829854 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_KEY~synth " "Node \"HPS_KEY~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 97 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740829854 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LED~synth " "Node \"HPS_LED~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 98 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740829854 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LTC_GPIO~synth " "Node \"HPS_LTC_GPIO~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 99 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740829854 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 101 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740829854 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 102 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740829854 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 102 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740829854 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 102 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740829854 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 102 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740829854 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SPIM_SS~synth " "Node \"HPS_SPIM_SS~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 106 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740829854 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740829854 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740829854 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740829854 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740829854 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740829854 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740829854 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740829854 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740829854 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531740829854 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531740829856 "|ghrd|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCK GND " "Pin \"ADC_SCK\" is stuck at GND" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531740829856 "|ghrd|ADC_SCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SDI GND " "Pin \"ADC_SDI\" is stuck at GND" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531740829856 "|ghrd|ADC_SDI"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[13\] GND " "Pin \"HPS_DDR3_ADDR\[13\]\" is stuck at GND" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531740829856 "|ghrd|HPS_DDR3_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[14\] GND " "Pin \"HPS_DDR3_ADDR\[14\]\" is stuck at GND" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531740829856 "|ghrd|HPS_DDR3_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MIPI_CS_n GND " "Pin \"MIPI_CS_n\" is stuck at GND" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 131 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531740829856 "|ghrd|MIPI_CS_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "MIPI_MCLK GND " "Pin \"MIPI_MCLK\" is stuck at GND" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 134 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531740829856 "|ghrd|MIPI_MCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1531740829856 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740830844 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2648 " "2648 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1531740837158 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sda_o " "Logic cell \"soc_system:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sda_o\"" {  } { { "soc_system/synthesis/submodules/i2c_master_bit_ctrl.v" "sda_o" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/i2c_master_bit_ctrl.v" 163 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740837494 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|scl_o " "Logic cell \"soc_system:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|scl_o\"" {  } { { "soc_system/synthesis/submodules/i2c_master_bit_ctrl.v" "scl_o" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/i2c_master_bit_ctrl.v" 159 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740837494 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|scl_o " "Logic cell \"soc_system:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|scl_o\"" {  } { { "soc_system/synthesis/submodules/i2c_master_bit_ctrl.v" "scl_o" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/i2c_master_bit_ctrl.v" 159 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740837494 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sda_o " "Logic cell \"soc_system:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sda_o\"" {  } { { "soc_system/synthesis/submodules/i2c_master_bit_ctrl.v" "sda_o" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system/synthesis/submodules/i2c_master_bit_ctrl.v" 163 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1531740837494 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1531740837494 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "soc_system_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"soc_system_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740838310 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531740839378 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system.map.smsg " "Generated suppressed messages file D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/soc_system.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531740842522 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 93 189 0 0 96 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 93 of its 189 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 96 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1531741047855 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "34 0 3 0 0 " "Adding 34 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1531741048311 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531741048311 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_OUTCLK" "OUTCLK soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll " "OUTCLK port on the PLL is not properly connected on instance soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll. The output clock port on the PLL must be connected." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1531741049791 ""}  } { { "altera_pll.v" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The output clock port on the PLL must be connected." 0 0 "Analysis & Synthesis" 0 -1 1531741049791 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_SDO " "No output dependent on input pin \"ADC_SDO\"" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1531741051168 "|ghrd|ADC_SDO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK2_50 " "No output dependent on input pin \"FPGA_CLK2_50\"" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1531741051168 "|ghrd|FPGA_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK3_50 " "No output dependent on input pin \"FPGA_CLK3_50\"" {  } { { "ghrd.v" "" { Text "D:/Q18/DE0_NANO_SOC_xd8m/Fpga-cam/DE0_NANO_SOC_GHRD_withoutFB/ghrd.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1531741051168 "|ghrd|FPGA_CLK3_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1531741051168 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18456 " "Implemented 18456 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "38 " "Implemented 38 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1531741051222 ""} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Implemented 60 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1531741051222 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "69 " "Implemented 69 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1531741051222 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17103 " "Implemented 17103 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1531741051222 ""} { "Info" "ICUT_CUT_TM_RAMS" "539 " "Implemented 539 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1531741051222 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1531741051222 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1531741051222 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1531741051222 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1531741051222 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 404 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 404 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5563 " "Peak virtual memory: 5563 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1531741051532 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 16 19:37:31 2018 " "Processing ended: Mon Jul 16 19:37:31 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1531741051532 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:34 " "Elapsed time: 00:05:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1531741051532 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:07 " "Total CPU time (on all processors): 00:07:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1531741051532 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1531741051532 ""}
