# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../HW1.srcs/sources_1/new/Part2b.v" \
"../../../../HW1.srcs/sources_1/new/Part3.v" \
"../../../../HW1.srcs/sources_1/new/eight_bit_full_adder.v" \
"../../../../HW1.srcs/sources_1/new/one_bit_full_adder.v" \
"../../../../HW1.srcs/sources_1/new/part3_alu_design.v" \
"../../../../HW1.srcs/sim_1/new/Part2b_test.v" \
"../../../../HW1.srcs/sim_1/new/Part2b_test2.v" \
"../../../../HW1.srcs/sim_1/new/part3_test.v" \
"../../../../HW1.srcs/sim_1/new/part3_alu_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
