行政院國家科學委員會專題研究計畫成果報告 
高速有線通訊矽智財之設計與內建自我測試(2/3) 
High Speed Wire Communication IP Design and BIST 
 
計畫編號：NSC 95-2221-E-008 -154 
執行期限：95 年 8 月 1 日至 96 年 7 月 31 日 
計畫主持人：鄭國興     中央大學電機系教授     mail:cheng@ee.ncu.edu.tw 
 
一、中文摘要 
 在此份三年的計劃中，我們預計以
0.18μm 製程來開始先期之研究，而最後將
以0.13μm 製程完成一資料傳輸率可達
5Gbps 的傳輸收發器。資料回復電路較能
有效的訊號於接收端錯誤及抖動的情形。
而為了使接收端能有較正確的訊號，且使
得資料回復電路所產生之時脈訊號，具有
穩定、同步以及沒有頻率相位歪斜的特
點，因此相位鎖定迴路以及延遲鎖定迴路
的設計，也變得愈加重要。此外，為了能
夠有效掌握系統效能的優劣以及減少電路
測試所需的成本，本計畫亦將針對相位鎖
定迴路及延遲鎖定迴路，設計一出具有抖
動測試功能之內建自我測試電路。在第二
年的子計畫中，我們把重點放在低抖動的
同步電路設計上。而非理想因素如CMOS 
的漏電流可能會影響電路的正確動作，這
些問題將會被提出研究探討，並應用於解
決低抖動同步電路設計中的漏電流問題。 
 
關鍵詞：鎖相迴路、延遲鎖定迴路、露電
流，內建自我測試及資料回復。 
Abstract： 
 With the increasing complexity in SoC 
and progressing in CMOS technology, 
CMOS device will operate in low voltage 
1.2V in 0.13um technology, and the data rate 
in Transmission Line will attain to 5Gbps. 
Because of the advancing technology, the 
delay time in wire will be larger than in logic 
gate in the future and causing to the wire 
approximately being a transmission line. The 
approximation will be a factor that constraint 
the efficiency of the circuit. Therefore, the 
theory of transceiver, receiver and 
transmission line must be extensively 
researched and will be applied in interface of 
SoC. Moreover, with the progressing of 
technology, leakage current can not be 
ignored, and reducing leakage current in 
nanometer CMOS will be an important topic 
in the future. In the three-year proposal, we 
will finish a transceiver and a receiver 
operating in 5Gbps data rate. When the data 
is being transmitted, it is always being 
amplified, and the data in receiver will be 
distorted and noisy. Clock Data Recovery 
Circuit can remove the distortion and retrieve 
the data effectively. Since a completed Clock 
Data Recovery Circuit need a stable, 
synchronized and with no frequency and 
phase skew clock signal, the design of Phase 
Locking Loop and Delay Locking Loop is 
also important; furthermore, in order to 
detect the efficiency of the circuit, we will 
build a Built-In Self Test Circuit counter to 
the design of our Phase Locking Loop and 
Delay Locking Loop. In the second year of 
1 
首先利用One-period-delay circuit 快速延
遲時脈到達需要量測的時間點，之後利用
Jitter Measurement circuit製造出極高的解
析度來量測抖動。 
 
E. SMD 
現在的晶片設計，對於訊號同步電路
越來越重視，所以在混和訊號電路裡有鎖
相迴路(Phase-Locked Loop, PLL)和延遲迴
路(Delay-Locked Loop, DLL)被廣範的運在
晶片設計裡，但這兩種電路需要考慮幾個
問題，第一點因為是閉迴路系統，所以有
頻寬問題，需要設計電容來增加電路的穩
定性，第二點在需要花幾十個時脈週期以
上才能鎖定，在這過程中需要較大的功率
消耗，有鑒於此，我們設計同步複製延遲
電路(Synchronous Mirror Delay, SMD)。 
 
解決方法： 
A. PLL 
雖然降低KVCO可以減少VCO相位誤差
的產生，但是也降低了PLL的操作範圍，因
此想要使PLL有較寬的操作範圍，我們採取
了多重頻段(Multi-Band)的做法，以使PLL
的操作範圍不致太小。多重頻段PLL的作
法，有利用改變輸出電容以及改變VCO延
遲元件的電流源等做法，電容大部分有兩
種作法，分別為MIM電容及MOS電容，
MIM電容由於Layout時，面積較大，因此
電容值的設計不能太大，而MOS電容雖然
面積較小，但是電容值卻很容易受到閘極
電壓的影響而改變。我們將實現一個應用
於10Gbps晶片內部傳輸系統的PLL。 
本設計選用了Symmetric Load延遲元
件來實現電壓控制振盪器，並用改變VCO
電流源的方式來實現多重頻段[5]，圖 1為
我們所實現之PLL的架構圖。 
 
圖 1 所實現之 PLL 架構圖 
 (1) 電壓控制振盪器 
    由於供應電壓的雜訊也會影響VCO的
延遲元件而產生相位誤差，因此必須使用
對供應電壓敏感度較低的延遲元件來設計
VCO，其中Symmetric Load延遲元件，如圖 
2所示，是一個相當不錯的選擇，因為
Symmetric Load的輸出端電阻線性度較
佳，所以較能抵抗供應電壓所產生的雜訊。 
 
圖 2  Symmetric Load 延遲元件 
    為了達到低抖動的要求，根據上述，
VCO的增益需要盡可能的小，且必須震盪
在2.5GHz。模擬時顯示，VCO受到製程變
異的影響，會有大約400MHz的誤差，例如
在TT corner條件下的模擬結果為2.5GHz，
而FF corner與SS corner條件下，模擬結果分
別為2.9GHz與2.1GHz。因此VCO的震盪頻
率必須要在2.1GHz ~2.9GHz。為了使供應
電壓的雜訊不影響到鎖相迴路的抖動品
質，以及輸出功率消耗的不能太高的考
量，我們選用了Symmetric Load延遲元件來
實現電壓控制振盪器，如圖 3所示，且其
3 
圖 7 Block diagram of the proposed 
DLL. 
C. CDR 
為了改進先前CDR架構在資料的速率
愈來愈快的時候，其架構會造成其抖動容
忍(Jitter tolerance)的頻寬不夠的問題，實現
方法如下圖 8。 
Decision 
circiut 
NC:1
Phase interpolator QCLK
ICLK
Phase 
compartor
Data
Data
bar
CK
CKbar 
Phase
rotator
PFD chargepump LPF DCD
N
Ckref
Divider 
2
Divider 
2/ND
DECP
INCP
a0,a1
Coarsed0~4
Fined0~4  
vc1up
dn
upin
dnin
clkcp
VCO
VI
VQ
Input
buffer
Doutbar Dout
datarecovered
datarecoveredbar
圖 8 CDR 架構 
這個架構是利用電流內插的方式來產
生每個一個單位的延遲約 6.25ps 相位差，
來達到抖動容忍度所需要達到的單位相位
改變量，此計劃 CDR 電路是採用 3X 
Over-Sampling 的方式。電路動作的原理大
致如下：資料從外部灌入，在前端的電路
當中將資料信號延遲兩個 twdelay 變成三
筆資料由相位比較電路作取樣，取得三筆
的資料後。依照時脈所取的三筆資料來判
斷其相位是不是取樣到正確的資料，如果
資料所延遲的距離大小相同所取樣的資料
取樣點則是位在距離眼圖的資料框架一個
twdelay 的距離。因此只要設計所設計的距
離大於時脈的抖動量，那無論時脈的抖動
多大都不會取樣到錯誤的資料，此外改變
時脈的位置的速率大於資料抖動的最大
值，也就是代表時脈可以取樣到位置會隨
著資料的抖動去改變其相位使其時脈位於
眼圖的正中間，因此即使抖動的分佈偏移
的再大也能夠達到其所要求的誤碼率。然
而改變相位的快慢決定的整個 CDR 追鎖
資料的快慢。因此對於整個系統做了一連
串的數學分析，決定整個 CDR 的系統頻寬
能夠大於規格所定訂之抖動容忍的頻寬。
設計第一、三、五筆資料決定時脈是否移
動，所以 NS=3, TW=0.25UI、RJ=2.8ps 所
以 =2.8p=0.014UI σ
。關係方程式如下： 
W 1+7σ-TW+
2 NC
W +7σ-TW
2
NS
PS= [JT(x,W,σ)]dx 
1PE=1-( ) ,NS=bit of decision  
2
PD=PExPS
∫
 
將所有資料的可能情形列出只有四種情形
時脈會進行追鎖，其他的情形都會視為鎖
定，如果取樣的資料為 101 或 010 時是延
遲太大，反之如都取樣的都是 1 或都是零
則是延遲太小，太大或太小的延遲周期都
會造成取樣點的不同進而影響誤碼率。下
圖 9為資料判斷機制情形示意圖。 
      
 
5 
    上圖 12為電路的操作，一開始下半部
delay cell的Ctrl信號設為 0 而上半部delay 
cell的Ctrl信號設為 1，因此每一個stage所
分配到的時間為TON+TO-TON=TO。在此方法
中，每一個stage的CLKD+OPD比CLKD+IN多
延遲TO時間，當CLKD+OPD比上CLKD+IN延
遲接近一個脈波週期時，D型正反器將偵測
到，並且下半部delay cell的Ctrl信號將改變
為 1，於是之後每一個stage的CLKD+OPD和
CLKD+IN延遲時間將會相同直到輸入信號
通過所有的delay cell為止。 
(二) 抖動量測電路 
 
圖 13  抖動量測電路之架構 
    上圖 13為抖動量測電路的架構，此架
構由MOS電容和D型正反器所組成，前一
級一週期延遲電路的兩輸出信號送入第二
級的抖動量測電路當中。在此電路中，MOS
電容用來當作delay 
cell，使用MOS電容的好處是比起以邏輯閘
來當作delay cell其MOS電容具有較高的解
析度，因而能達到精確量測的目的。在這
電路當中，上半部的MOS電容接設為turn 
off，而下半部的MOS電容則藉由控制邏輯
電路來控制其電容的大小，而CLKtest能控
制邏輯電路中的邏輯信號上升。 
 
 
圖 14  抖動量測電路之操作 
    上圖 14為抖動量測電路的時序圖，剛
開始，CLKD+IN和CLKD+OPD的上升緣非常接
近，隨著控制電路中控制信號的增加，
CLKD+IN和CLKD+OPD上升緣的差量將會減
少，當CLKD+OPD的上升緣取樣到CLKD+IN的
上升緣時，D型正反器的輸出信號將上升，
根據控制信號上升的數目，則脈波信號將
被量化，但當我們在量測抖動信號時，因
為抖動信號的上升緣可能左移或右移，因
此控制信號的數目將會有所不同。 
 
(三) 控制邏輯電路 
 
圖 15  控制邏輯電路 
    上圖 15為控制邏輯電路的架構，由D
型正反器所組成，剛開始每一顆D型正反器
皆清為low，而最後一顆D型正反器的Qbar
則為high，當CLKtest信號進來時，控制信號
將一級一級的上升，藉此控制抖動量測信
號MOS電容的充電量大小以達到抖動量測
的目的。 
 
E. SMD 
輸入訊號的脈波寬度比例（Duty Cycle） 
我們使用了不同的 Mirror Control 
Circuit（MCC）電路，讓 MCC 的操作方式
是以比較訊號的上升邊緣(rise edge)，而取
代了過去傳統 SMD 的 MCC 電路因此能夠
操作在脈波寬度比例大於 50％的時脈訊號
中。 
7 
C. CDR 
完整 CDR 電路模擬分析如下分為主要
電路區塊： 
1.相位內插電路 
 利用相位選擇器選擇一個最好的相
位，使得時脈取樣可以取樣到最好的位
置，在鎖定的時候能夠讓時脈的抖動最
小，回復的資料才產生最小的抖動，此外
如果解析度很小的時候如果能夠產生將近
6.25ps的相位差，在高速的時候相位內插器
所會產生的瓶頸，將九十度的時脈內插出
四個相位九十度的角度，再透過多工器選
出正確的時脈，但是在解析度愈來愈高的
要求下，因為透過電流PI合成高解析度的
相位，但是相對的就需要很大的功率消
耗。提出的相位內插電路如下圖 19。 
DAC va
vb
Coarse d0
Coarse d1
Coarse d2
Coarse d3 Coarse d0
Coarse d1
Coarse d2
Coarse d3
Fine d0
Fine d1
Fine d2
Fine d3
CLK 0
CLK 180
CLK 90
CLK 
270
(ICLK)
(QCLK
)
VI
VQ
Coarse
Fine 
CK
CKbar
 
圖 19 相位內插電路 
 2.前端取樣電路 
 當資料送到CDR會先被延遲成三筆資
料給同一個時脈去取樣，依照所取樣的三
組資料來決定整個時脈的相位是要前進還
是後退。下圖 20為前端取樣電路與電路真
值表。 
3. 決策機制控制電路 
下圖 21真值表是實現當up或down的
訊號，佔多數讓相位選擇器改變的訊號。
其信號的可信賴度會影響在前面頻寬計算
的PD參數，同時也會可以比較抗雜訊的千
擾，讓資料回復電路的誤碼率更好。 
 
D Q
QD
D Q
QD
TW
TW
TW
D Q
QD
d1
d1b
d2
d2b
d3
d3b
datain
ck  
圖 20 前端取樣電路與電路真值表 
  
 
圖 21 決策機制真值表 
 4. 相位移位器與相位選擇器 
 相位移位器如下圖 22根據控制電路
的輸出信號，決定將時脈資料前移或後移
進入資料框架，並將輸出送入相位選擇
器，從延遲電路當中選出新的一個相位。 
9 
到 400MHZ，而第二級抖動量測電路的解析度
為 15ps。 
 
 
圖 26  一週期延遲電路解析度之模擬 
    圖 26為第一級一週期延遲電路delay cell
解析度在不同corner下的模擬圖，在此電路中
我們設計解析度為 320ps，也就是說，每一個
stage的To為 320ps。因為輸入的頻率為 100MHz
到 400MHz，爲了能量測到 100MHz的頻率，
電路必須延遲接近 10000ps，因此，電路至少
需 10000/320≒31 stage，當delay cell在FF 
corner下時，電路的解析度為 250ps，所以我們
設計 40stage。 
第二級抖動量測電路的解析度我們設計
為 15ps，由於整個 stage 的延遲時間為第一級
一週期延遲電路的兩倍，因此，若一週期延遲
電路的解析度為 300ps，則抖動量測電路則設
計為 40 個 stage(300*2/15=40)。 
 
圖 27  控制邏輯電路之模擬 
    圖 27為鞚置電路在不同corner下的模擬
圖，CLKtest能控制信號的上升，它能控制信號
多久時間上升一次，這此次設計中，當脈波通
過 16 倍週期後，下一個控制信號將上升。 
 
E. SMD 
高解析度可變動責任週期之同步複製延
遲電路(High-Resolution Arbitrary 
Duty-Cycle SMD Circuit) 
 
圖 28 High-Resolution Arbitrary Duty-Cycle 
SMD 方塊圖 
    同步複製延遲電路為開迴路系統，能
夠在兩個週期即可達到時脈鎖定，如圖 28
所示，新同步複製延遲電路架構主要包含
了兩個延遲矩陣電路，分別為Forward 
Delay Array（FDA）和Backward Delay Array
（BDA）；以及一個控制電路，Mirror 
Control Circuit（MCC）；再加上延遲監控
電路（Delay Monitor Circuit，DMC）。其中，
延遲監控電路（DMC）的設計，是由輸入
緩衝器（Input Buffer）以及脈波驅動器
（Clock Driver）所共同決定的。 
     因此，在整體的SMD中，當外部輸入
訊號（External Clock）經過Input Buffer之
後，延遲時間為d1；而當訊號再經過DMC
之後，又延遲了d1+d2+d3 的時間；訊號在
經過兩個延遲矩陣（FDA及BDA）時，能
夠偵測出延遲時間皆為TCK-（d1+d2+d3）；
最後Clock Driver的延遲時間為d2，故可得
知訊號依然能夠在兩個時脈週期之後即可
鎖定。由於我們利用正反器來比較訊號的
11 
 BIST 量測結果，在100MHz Peak-Peak 
抖動 255ps。 
   
BIST 量測結果，在100MHz Peak-Peak 
抖動 227ps。 
 
BIST 量測結果，在100MHz Peak-Peak 
抖動 270ps。 
 
 
 
 
 
 
E. SMD 
圖 34 SMD 操作在 450MHz 時 duty cycle 
39.1%鎖定圖 
Ext.clk
Int.clk
77.8%
87.4%
圖 35 SMD 操作在 450MHz 時 duty cycle 
77.8%鎖定圖 
圖 36 SMD 操作在 450MH 時的 histogram
圖 
150
350
550
750
950
1150
1350
12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28
Stage number
Hi
t n
um
be
r
0
200
400
600
800
1000
1200
15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
Stage number
Hi
t n
um
be
r
13 
Operation and Low-Jitter Performance,” 
IEEE J. Solid-State Circuits, vol.35, no.3, 
pp. 377-384, Mar. 2000. 
[3] C. C. Chung and C. Y. Lee, “A New 
DLL-Based Approach for All-Digital 
Multiphase Clock Generation,” IEEE J. 
Solid-State Circuits, vol. 39, pp. 469-475, 
Mar. 2004. 
[4] H. H. Chang, J. W. Lin, C. Y. Yang, and 
S. I. Liu,” A Wide-Range Delay-Locked 
Loop With a Fixed Latency of One Clock 
Cycle,” IEEE J. Solid-State Circuits, 
vol.37, no.8, pp. 1021-1027, Aug. 2002. 
[5] H. H. Chang, R. J. Yang, and S. I. Liu, 
“Low Jitter and Multirate Clock and Data 
Recovery Circuit Using a MSADLL for 
Chip-to-Chip Interconnection,” IEEE 
Trans. Circuits Syst. I, vol.51, 
pp.2356–2364, Dec. 2004. 
 
C. CDR 
[ 1 ] S. H. Lee, M. S. Hwang, Youngdon 
Choi, Sungjoon Kim, Yongsam Moon, 
B. J. Lee, D. K. Jeong, Wonchan Kim, Y. 
J. Park and Gijung Ahn, “A 5-Gb/s 
0.25-/splmu/m CMOS jitter-tolerant 
variable-interval oversampling 
clock/data recovery circuit,” IEEE J. of 
Solid-State Circuit, pp. 1822 -1830, Dec. 
2002. 
[ 2 ] R. J. Yang, S. P. Chen, S. I. Liu,” A 
3.125-Gb/s clock and data recovery 
circuit for the 10-Gbase-LX4 Ethernet” 
IEEE J. of Solid-State Circuit, Volume: 
39 Issue:8 ,  pp. 1356 – 1360, Aug. 
2004. 
[ 3 ] Jeongsik Yang, Jinwook Kim, Sangjin 
Byun, Conroy, C. and Beomsup Kim, 
“A quad-channel 3.125Gb/s/ch 
serial-link transceiver with mixed-mode 
adaptive equalizer in 0.18 /spl mu/m 
CMOS”, IEEE Int. Solid-State Circuit 
Conference , pp. 176-178, Feb. 2004. 
[ 4 ] Sangjin Byun, J. C.Lee, Jae Hoon Shim, 
Kwangjoon Kim, and H. K. Yu’’A 
10-Gb/s CMOS CDR and DEMUX 
ICWith a Quarter-Rate Linear Phase 
Detector,’’ IEEE J. of Solid-State Circuit, 
VOL. 41, NO. 11, NOV. 2006. 
[ 5 ] Mike Yun, John Poulton ”A CMOS 
Mixed-Signal Clock and Data Recovery 
Circuit for OIF CEI-6G+Backplane 
Transceiver,” IEEE J. of Solid-State 
Circuit, VOL .41 NO.3 MAR. 2006. 
 
D. BIST 
[1] T. Lin, K. L. Luo, Y. J. Chang and W.C. 
Wu, “A testable design of on-chip jitter 
measurement ,” VLSI Design/CAD 
Symposium, Taidong, Taiwan, Aug 2002, 
pages 182-185  
[2] Antonio H. Chan and Gordon W. Roberts, 
“A Jitter Characterization System Using a 
Component-Invariant Vernier Delay 
Line” Very Large Scale Integration 
(VLSI) Systems, IEEE Transactions on 
Volume 12, Issue 1, Jan. 2004 Page(s):79 
- 95  
[3] K. A. Jenkins and J. P. Eckhardt, 
“Measuring jitter phase error in 
microprocessor phase-locked loop,” 
IEEE Design & Test of computers, vol.17, 
pp. 86-93, Apr-Jun 2000.  
[4] Bozena Kaminska, “BIST means more 
measurement options for designers,” 
EDN Magazine, Dec. 2000.  
[5] M. Frisch Arnold and H. Thomas 
Rinderknecht, “Jitter Measurement 
15 
職鄭國興於 5月 27 日至 5月 30 日至美國紐奧良出席
IEEE 2007 International Symposium on Circuits and 
Systems ( ISCAS 2007)年度學術會議。此項會議係 IEEE 
Circuits and Systems Society 之最重要年度學術會議,同
時也是最大型之會議。在此學術領域中,我國有極大之影響
力,每年不論是投稿或參與出席之人數均僅次於美國,為第
二大參與之國家。 
    往年出席這項會議, 我若是有機會,均會帶領至少一位
學生與會,除了可以增廣學生見聞之外,並可視為對傑出研
究之碩博士生的一種鼓勵,並促進其更進一步的學習動機。
然而本年度因為職個人身兼學校內研發處智權技轉組長職,
所以本次與會時間極為有限,在經日本及亞特蘭大兩次轉機
後,僅於會議前一日抵達會場,而會後次日凌晨 4時即又飛回
國內。因而決定本次與會之論文發表僅由我個人參與完成。 
    今年的會議舉行地點在美國本土,因而美國學界之投稿
論文數目特別的多,所以也形成本次論文之錄取率大為下降,
是該會議近年來最低之錄取率,同時因為會議地點位於美國
東南岸,由台灣飛航至此得經多次轉機,所以本次與會之國
內學者多屬教師。大概大部分都與我有相同考量吧!這次與
A Sub-1V Low-Power High-Speed Static Frequency Divider  
Kuo-Hsing Cheng, Cheng-Liang Hung and Chia-Wei Su 
Department of Electrical Engineering National Central University, Jung-Li, Taoyuan, Taiwan, R.O.C. 
Email: cheng@ee.ncu.edu.tw 
 
Abstract— In this paper, a low-power high-speed static 
frequency divider is proposed. By utilizing the forward body-
bias (FBB) technique and parallel switching topology which 
employ differential PMOS input pair, the proposed 2:1 static 
frequency divider can not only be operated at a supply voltage 
of 0.7V but also keep the structure of tail current source to 
provide constant current.  The frequency divider is designed 
based on TSMC 0.18µm 1p6m CMOS process. The 2:1 
frequency divider can be operated up to maximum operating 
frequency 10.18 GHz while consuming 1.68 mW from a supply 
voltage of 0.9V. As operating at supply voltage of 0.7V, the 
operating frequency is 4.07GHz and the power dissipation is 
0.96mW.  
I. INTRODUCTION 
In recent years, high-speed frequency dividers are critical 
in a variety of applications from phase-locked loop (PLL) in 
high-speed transmission or wireless system. As the 
requirements of high-speed circuits with low power 
consumption and low supply voltage in markets, the high-
speed frequency divider has also been considered as the main 
source of power consumption in high-speed circuit 
application. Therefore, the purpose of this paper focuses on 
reducing supply voltage below 1V and maintaining operating 
frequency up to 10GHz. 
Normally, the conventional static frequency dividers are 
built by master-slave D-flip-flops (DFF) utilizing current-
mode logic (CML) structure. In such high-speed circuit, 
CML are often adopted instead of CMOS static logic due to 
its higher speed. At high supply voltages, CML frequency 
divider can be easily operated at high frequencies [1][2][3]. 
However, when supply voltage is scaling down, it makes the 
voltage allotment of the conventional static frequency divider 
be critical because of its cascoded structure. Generally, it is 
difficult to implement at high-speed circuits below low 
supply voltage. In order to allow both high-speed and low 
supply voltage operating, improving the limitation of 
cascoded structure has been a main point, like the frequency 
divider with pseudo-differential topology [4]. 
A new divider topology which has both advantages of 
conventional and pseudo-differential frequency divider is 
proposed in this paper. Furthermore, by utilizing forward 
body-bias (FBB) technique, the proposed 2:1 frequency 
divider can be operated up to 10.18 GHz at supply voltage of 
0.9V. When operating at supply voltage of 0.7V, the 
operating frequency can be operated at 4.07GHz. As follows, 
the architectures of the other frequency dividers are discussed 
in SectionⅡ. In SectionⅢ, we present the proposed circuit 
and how it function. The simulation result is shown in 
SectionⅣ. Finally, a conclusion is presented in SectionⅤ. 
II. ARCHITECTURES WITH OTHER FREQUENCY DIVIDERS 
DESIGNS 
 
Fig. 1.  Block diagram of the 2:1 static frequency divider 
Figure 1 shows the block diagram of the 2:1 static 
frequency divider. It consists of two latches which connected 
in a master and slave configuration. Utilizing complimentary 
input clock signal, clk+ and clk-, trigger two latches to 
operate alternately between two modes. When input clk+ is 
high (clk- is low), the latch1 is operated in the sense mode 
sensing the input D to output Q, and the latch2 is operated the 
latch mode latching the previous output. In other words, 
when clk+ is low (clk+ is high), two latches switch their 
previous operation mode with each other. Therefore, the 2:1 
static frequency divider is enabled. In order to maintain both 
high-speed and low supply voltage operate appropriately, the 
pseudo-differential and parallel switching topologies are 
presented [4][5]. 
A. Pseudo-Differential Topology 
The schematic diagram of the pseudo-differential 
topology [4], shown in Fig. 2, is different from the 
conventional frequency divider that the tail current source is 
removed. The two bottom NMOS transistors (M5, M6) are 
utilized as current switch MOS transistors. M5 and M6 not 
only sense the clock signal but also decide the static bias 
current. Although the pseudo-differential topology can be 
operated at supply voltage below 1V by decreasing the 
cascoded number of MOS transistors, some problems have to 
be considered.  
Generally, the operating frequency of the divider is 
relative to the transconductance gm of the sense pair, and the 
transconductance gm depends on the drain current of M5 
(M6). If the process is variant or the input clock signal is 
affected by cross-talk, the dc level would be varied and result 
in the un-constant current of M5 (M6). Therefore, the 
maximum operating frequency would be varied with process 
variation. However, the common-mode rejection ratio 
(CMRR) of the pseudo-differential topology is not better due 
to the removal constant tail current. It can be easily induced 
the input common-mode noise to increase harmonic 
distortion. 
38481-4244-0921-7/07 $25.00 © 2007 IEEE.
Fig. 4.  The proposed parallel constant current mirror switching divider
According to the maximum operating frequency of the 
latch is based on equation (3) 
         
LoadLoaddelaynpropagatio
imumout CR
f 1
2
1
max, ∝≤ τ
              (3) 
where RL and CL are the load resistance and total capacitance 
at output node. In order to maximize the operating frequency, 
RL and CL need to be small. Besides, the amplitude of output 
signal swing is decided on equation (4). 
                    Lpairsenseswingoutput RgmV ×=                            (4) 
Therefore, it is a trade-off between the maximum operating 
frequency and the load resistance for the proposed frequency 
divider. From equation (4), the output swing is proportional 
to the transconductance gm of the sense pair. By parallel 
constant current mirror switching topology, the constant 
current of the frequency divider could guarantee the little 
variation of transconductance gm so that the output swing 
can be fixed. 
B. Forward Body-Biasing Technique 
The forward body-biasing (FBB) technique [5][6] has 
been applied for the low supply voltage circuit. The FBB 
technique can be employed effectively to improve 
performance, avoid using dual-VT process technology, 
improve circuit delay, and reduce active power. Generally, 
the supply voltage of conventional frequency divider is at 
least on equation (5). 
                                     TDD VVV +∆= 3                                            (5) 
By parallel constant current mirror switching topology. The 
VDD is modified as the equation (6). 
                                     TDD VVV +∆= 2                                           (6) 
For example, compared with (5), the supply voltage of the 
0.18um CMOS process could be down to 0.8V (assume ΔV 
and VT as 0.15V and 0.5v) from equation (6). When the 
scale of VDD is decreased, the output dc level is also 
decreased to pull down the source voltage of the latch pair. 
The decreased drain voltage of M14 or M16 would force the 
transitor into triode region to reduce the latch current. The 
transconductance gm of each latch would be also decreased 
and cause operation to be incorrect. Therefore, utilizing FBB 
technique  to decrease the threshold voltage VT could ensure 
the frequency divider that it could be at the low supply 
voltage. 
Although applying the FBB technique on the body of 
MOS can decrease the threshold voltage VT because of 
reducing the depth of depletion region, it may occur the 
danger of PN junction conduction and cause the large 
junction current. To avoid PN junction conduction and large 
junction current, the resistance R is used to limit current 
through body of MOS transiatior, as shown below in Fig. 
5(a) and Fig. 5(b) 
 
Fig. 5.  NMOS, PMOS transistior  with FBB technique to 
decrease the threshold voltage VT 
 Respectively, the value of resistance RP,body for PMOS 
transistior of clock input pair is 30KΩ and the vaule of 
RN,body for NMOS transistior of sense pair and latch pair are 
both 10K Ω . The limited maiximum juction current is 
around 8~12 µA  that goes through the resistance of NMOS 
and PMOS transistior. As a result, The threshold voltage VT  
of NMOS and PMOS is decreased approximatedly 80mv 
and 90mv, respectively. 
IV. SIMULATION RESULTS 
The proposed parallel constant current mirror switching 
divider is designed based on TSMC 0.18µm 1P6M CMOS 
technology. The parasitic inductors are estimated in all of the 
wires of the two latches and the precise operating frequency 
is evaluated in the simulation results. In fact, when the circuit 
is operated at several Giga hertz frequency, the metal of wire 
layout will suffer from parasitic inductance components. For 
example, according to the wire length of post-layout, we 
estimate one of the wires connected two latches as 0.45pH. 
Figure 6 shows the required minimum input power for 
each input against input clock frequency of the proposed 
frequency divider with various supply voltages from 0.7V to 
0.9V. As the input clock frequency is close to the two times 
self-resonance frequency, the required input power could be 
smaller. As operated at supply voltage of 0.9V, the proposed 
2:1 frequency divider can be operated up to maximum 
3850
職鄭國興於 5月 27 日至 5月 30 日至美國紐奧良出席
IEEE 2007 International Symposium on Circuits and 
Systems ( ISCAS 2007)年度學術會議。此項會議係 IEEE 
Circuits and Systems Society 之最重要年度學術會議,同
時也是最大型之會議。在此學術領域中,我國有極大之影響
力,每年不論是投稿或參與出席之人數均僅次於美國,為第
二大參與之國家。 
    往年出席這項會議, 我若是有機會,均會帶領至少一位
學生與會,除了可以增廣學生見聞之外,並可視為對傑出研
究之碩博士生的一種鼓勵,並促進其更進一步的學習動機。
然而本年度因為職個人身兼學校內研發處智權技轉組長職,
所以本次與會時間極為有限,在經日本及亞特蘭大兩次轉機
後,僅於會議前一日抵達會場,而會後次日凌晨 4時即又飛回
國內。因而決定本次與會之論文發表僅由我個人參與完成。 
    今年的會議舉行地點在美國本土,因而美國學界之投稿
論文數目特別的多,所以也形成本次論文之錄取率大為下降,
是該會議近年來最低之錄取率,同時因為會議地點位於美國
東南岸,由台灣飛航至此得經多次轉機,所以本次與會之國
內學者多屬教師。大概大部分都與我有相同考量吧!這次與
A Sub-1V Low-Power High-Speed Static Frequency Divider  
Kuo-Hsing Cheng, Cheng-Liang Hung and Chia-Wei Su 
Department of Electrical Engineering National Central University, Jung-Li, Taoyuan, Taiwan, R.O.C. 
Email: cheng@ee.ncu.edu.tw 
 
Abstract— In this paper, a low-power high-speed static 
frequency divider is proposed. By utilizing the forward body-
bias (FBB) technique and parallel switching topology which 
employ differential PMOS input pair, the proposed 2:1 static 
frequency divider can not only be operated at a supply voltage 
of 0.7V but also keep the structure of tail current source to 
provide constant current.  The frequency divider is designed 
based on TSMC 0.18µm 1p6m CMOS process. The 2:1 
frequency divider can be operated up to maximum operating 
frequency 10.18 GHz while consuming 1.68 mW from a supply 
voltage of 0.9V. As operating at supply voltage of 0.7V, the 
operating frequency is 4.07GHz and the power dissipation is 
0.96mW.  
I. INTRODUCTION 
In recent years, high-speed frequency dividers are critical 
in a variety of applications from phase-locked loop (PLL) in 
high-speed transmission or wireless system. As the 
requirements of high-speed circuits with low power 
consumption and low supply voltage in markets, the high-
speed frequency divider has also been considered as the main 
source of power consumption in high-speed circuit 
application. Therefore, the purpose of this paper focuses on 
reducing supply voltage below 1V and maintaining operating 
frequency up to 10GHz. 
Normally, the conventional static frequency dividers are 
built by master-slave D-flip-flops (DFF) utilizing current-
mode logic (CML) structure. In such high-speed circuit, 
CML are often adopted instead of CMOS static logic due to 
its higher speed. At high supply voltages, CML frequency 
divider can be easily operated at high frequencies [1][2][3]. 
However, when supply voltage is scaling down, it makes the 
voltage allotment of the conventional static frequency divider 
be critical because of its cascoded structure. Generally, it is 
difficult to implement at high-speed circuits below low 
supply voltage. In order to allow both high-speed and low 
supply voltage operating, improving the limitation of 
cascoded structure has been a main point, like the frequency 
divider with pseudo-differential topology [4]. 
A new divider topology which has both advantages of 
conventional and pseudo-differential frequency divider is 
proposed in this paper. Furthermore, by utilizing forward 
body-bias (FBB) technique, the proposed 2:1 frequency 
divider can be operated up to 10.18 GHz at supply voltage of 
0.9V. When operating at supply voltage of 0.7V, the 
operating frequency can be operated at 4.07GHz. As follows, 
the architectures of the other frequency dividers are discussed 
in SectionⅡ. In SectionⅢ, we present the proposed circuit 
and how it function. The simulation result is shown in 
SectionⅣ. Finally, a conclusion is presented in SectionⅤ. 
II. ARCHITECTURES WITH OTHER FREQUENCY DIVIDERS 
DESIGNS 
 
Fig. 1.  Block diagram of the 2:1 static frequency divider 
Figure 1 shows the block diagram of the 2:1 static 
frequency divider. It consists of two latches which connected 
in a master and slave configuration. Utilizing complimentary 
input clock signal, clk+ and clk-, trigger two latches to 
operate alternately between two modes. When input clk+ is 
high (clk- is low), the latch1 is operated in the sense mode 
sensing the input D to output Q, and the latch2 is operated the 
latch mode latching the previous output. In other words, 
when clk+ is low (clk+ is high), two latches switch their 
previous operation mode with each other. Therefore, the 2:1 
static frequency divider is enabled. In order to maintain both 
high-speed and low supply voltage operate appropriately, the 
pseudo-differential and parallel switching topologies are 
presented [4][5]. 
A. Pseudo-Differential Topology 
The schematic diagram of the pseudo-differential 
topology [4], shown in Fig. 2, is different from the 
conventional frequency divider that the tail current source is 
removed. The two bottom NMOS transistors (M5, M6) are 
utilized as current switch MOS transistors. M5 and M6 not 
only sense the clock signal but also decide the static bias 
current. Although the pseudo-differential topology can be 
operated at supply voltage below 1V by decreasing the 
cascoded number of MOS transistors, some problems have to 
be considered.  
Generally, the operating frequency of the divider is 
relative to the transconductance gm of the sense pair, and the 
transconductance gm depends on the drain current of M5 
(M6). If the process is variant or the input clock signal is 
affected by cross-talk, the dc level would be varied and result 
in the un-constant current of M5 (M6). Therefore, the 
maximum operating frequency would be varied with process 
variation. However, the common-mode rejection ratio 
(CMRR) of the pseudo-differential topology is not better due 
to the removal constant tail current. It can be easily induced 
the input common-mode noise to increase harmonic 
distortion. 
38481-4244-0921-7/07 $25.00 © 2007 IEEE.
Fig. 4.  The proposed parallel constant current mirror switching divider
According to the maximum operating frequency of the 
latch is based on equation (3) 
         
LoadLoaddelaynpropagatio
imumout CR
f 1
2
1
max, ∝≤ τ
              (3) 
where RL and CL are the load resistance and total capacitance 
at output node. In order to maximize the operating frequency, 
RL and CL need to be small. Besides, the amplitude of output 
signal swing is decided on equation (4). 
                    Lpairsenseswingoutput RgmV ×=                            (4) 
Therefore, it is a trade-off between the maximum operating 
frequency and the load resistance for the proposed frequency 
divider. From equation (4), the output swing is proportional 
to the transconductance gm of the sense pair. By parallel 
constant current mirror switching topology, the constant 
current of the frequency divider could guarantee the little 
variation of transconductance gm so that the output swing 
can be fixed. 
B. Forward Body-Biasing Technique 
The forward body-biasing (FBB) technique [5][6] has 
been applied for the low supply voltage circuit. The FBB 
technique can be employed effectively to improve 
performance, avoid using dual-VT process technology, 
improve circuit delay, and reduce active power. Generally, 
the supply voltage of conventional frequency divider is at 
least on equation (5). 
                                     TDD VVV +∆= 3                                            (5) 
By parallel constant current mirror switching topology. The 
VDD is modified as the equation (6). 
                                     TDD VVV +∆= 2                                           (6) 
For example, compared with (5), the supply voltage of the 
0.18um CMOS process could be down to 0.8V (assume ΔV 
and VT as 0.15V and 0.5v) from equation (6). When the 
scale of VDD is decreased, the output dc level is also 
decreased to pull down the source voltage of the latch pair. 
The decreased drain voltage of M14 or M16 would force the 
transitor into triode region to reduce the latch current. The 
transconductance gm of each latch would be also decreased 
and cause operation to be incorrect. Therefore, utilizing FBB 
technique  to decrease the threshold voltage VT could ensure 
the frequency divider that it could be at the low supply 
voltage. 
Although applying the FBB technique on the body of 
MOS can decrease the threshold voltage VT because of 
reducing the depth of depletion region, it may occur the 
danger of PN junction conduction and cause the large 
junction current. To avoid PN junction conduction and large 
junction current, the resistance R is used to limit current 
through body of MOS transiatior, as shown below in Fig. 
5(a) and Fig. 5(b) 
 
Fig. 5.  NMOS, PMOS transistior  with FBB technique to 
decrease the threshold voltage VT 
 Respectively, the value of resistance RP,body for PMOS 
transistior of clock input pair is 30KΩ and the vaule of 
RN,body for NMOS transistior of sense pair and latch pair are 
both 10K Ω . The limited maiximum juction current is 
around 8~12 µA  that goes through the resistance of NMOS 
and PMOS transistior. As a result, The threshold voltage VT  
of NMOS and PMOS is decreased approximatedly 80mv 
and 90mv, respectively. 
IV. SIMULATION RESULTS 
The proposed parallel constant current mirror switching 
divider is designed based on TSMC 0.18µm 1P6M CMOS 
technology. The parasitic inductors are estimated in all of the 
wires of the two latches and the precise operating frequency 
is evaluated in the simulation results. In fact, when the circuit 
is operated at several Giga hertz frequency, the metal of wire 
layout will suffer from parasitic inductance components. For 
example, according to the wire length of post-layout, we 
estimate one of the wires connected two latches as 0.45pH. 
Figure 6 shows the required minimum input power for 
each input against input clock frequency of the proposed 
frequency divider with various supply voltages from 0.7V to 
0.9V. As the input clock frequency is close to the two times 
self-resonance frequency, the required input power could be 
smaller. As operated at supply voltage of 0.9V, the proposed 
2:1 frequency divider can be operated up to maximum 
3850
