
AVRASM ver. 2.2.8  C:\Users\super\OneDrive\Micros\Proyecto-1\Proyecto 1\Proyecto 1\main.asm Mon Mar 17 14:10:51 2025

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
C:\Users\super\OneDrive\Micros\Proyecto-1\Proyecto 1\Proyecto 1\main.asm(7): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
C:\Users\super\OneDrive\Micros\Proyecto-1\Proyecto 1\Proyecto 1\main.asm(7): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
                                 
                                 ;
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #define _M328PDEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega328P
                                 #pragma AVRPART ADMIN PART_NAME ATmega328P
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x95
                                 .equ	SIGNATURE_002	= 0x0f
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1B	= 6	; 
                                 .equ	FOC1A	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 ;.equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register
                                 .equ	ISC00	= 0	; External Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; External Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; External Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; External Interrupt Sense Control 1 Bit 1
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - Clock Prescale Register
                                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                                 
                                 ; SPMCSR - Store Program Memory Control and Status Register
                                 .equ    SELFPRGEN = 0; Added for backwards compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read-While-Write section read enable
                                 .equ    SIGRD   = 5 ; Signature Row Read
                                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; 
                                 .equ	IVSEL	= 1	; 
                                 .equ	PUD	= 4	; 
                                 .equ	BODSE	= 5	; BOD Sleep Enable
                                 .equ	BODS	= 6	; BOD Sleep
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select Bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select Bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select Bit 2
                                 
                                 ; GPIOR2 - General Purpose I/O Register 2
                                 .equ	GPIOR20	= 0	; 
                                 .equ	GPIOR21	= 1	; 
                                 .equ	GPIOR22	= 2	; 
                                 .equ	GPIOR23	= 3	; 
                                 .equ	GPIOR24	= 4	; 
                                 .equ	GPIOR25	= 5	; 
                                 .equ	GPIOR26	= 6	; 
                                 .equ	GPIOR27	= 7	; 
                                 
                                 ; GPIOR1 - General Purpose I/O Register 1
                                 .equ	GPIOR10	= 0	; 
                                 .equ	GPIOR11	= 1	; 
                                 .equ	GPIOR12	= 2	; 
                                 .equ	GPIOR13	= 3	; 
                                 .equ	GPIOR14	= 4	; 
                                 .equ	GPIOR15	= 5	; 
                                 .equ	GPIOR16	= 6	; 
                                 .equ	GPIOR17	= 7	; 
                                 
                                 ; GPIOR0 - General Purpose I/O Register 0
                                 .equ	GPIOR00	= 0	; 
                                 .equ	GPIOR01	= 1	; 
                                 .equ	GPIOR02	= 2	; 
                                 .equ	GPIOR03	= 3	; 
                                 .equ	GPIOR04	= 4	; 
                                 .equ	GPIOR05	= 5	; 
                                 .equ	GPIOR06	= 6	; 
                                 .equ	GPIOR07	= 7	; 
                                 
                                 ; PRR - Power Reduction Register
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEARH - EEPROM Address Register High Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select reset vector
                                 .equ	BOOTSZ0	= 1	; Select boot size
                                 .equ	BOOTSZ1	= 2	; Select boot size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog Timer Always On
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	DWEN	= 6	; debugWIRE Enable
                                 .equ	RSTDISBL	= 7	; External reset disable
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x3fff	; Note: Word address
                                 .equ	IOEND	= 0x00ff
                                 .equ	SRAM_START	= 0x0100
                                 .equ	SRAM_SIZE	= 2048
                                 .equ	RAMEND	= 0x08ff
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x03ff
                                 .equ	EEPROMEND	= 0x03ff
                                 .equ	EEADRBITS	= 10
                                 #pragma AVRPART MEMORY PROG_FLASH 32768
                                 #pragma AVRPART MEMORY EEPROM 1024
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 2048
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x3800
                                 .equ	NRWW_STOP_ADDR	= 0x3fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x37ff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x3f00
                                 .equ	SECONDBOOTSTART	= 0x3e00
                                 .equ	THIRDBOOTSTART	= 0x3c00
                                 .equ	FOURTHBOOTSTART	= 0x3800
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	PCI0addr	= 0x0006	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0008	; Pin Change Interrupt Request 0
                                 .equ	PCI2addr	= 0x000a	; Pin Change Interrupt Request 1
                                 .equ	WDTaddr	= 0x000c	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x000e	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x0010	; Timer/Counter2 Compare Match A
                                 .equ	OVF2addr	= 0x0012	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0014	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0016	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0018	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x001a	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x001c	; TimerCounter0 Compare Match A
                                 .equ	OC0Baddr	= 0x001e	; TimerCounter0 Compare Match B
                                 .equ	OVF0addr	= 0x0020	; Timer/Couner0 Overflow
                                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0024	; USART Rx Complete
                                 .equ	UDREaddr	= 0x0026	; USART, Data Register Empty
                                 .equ	UTXCaddr	= 0x0028	; USART Tx Complete
                                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                                 .equ	TWIaddr	= 0x0030	; Two-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0032	; Store Program Memory Read
                                 
                                 .equ	INT_VECTORS_SIZE	= 52	; size in words
                                 
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 ; Proyecto 1.asm
                                 ;
                                 ; Created: 3/9/2025 3:30:11 PM
                                 ; Author : super
                                 ;
                                 .include "m328Pdef.inc"  
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 .cseg                   ; Comienza la seccin de cdigo
                                 .org 0x0000             
000000 940c 0022                     JMP     START       
                                 
                                 .org PCI1addr           ; Vector de interrupcin de PCINT
000008 940c 04ba                     JMP     PCINT_ISR   ; Saltar a la rutina de interrupcin de PCINT
                                 
                                 .org OVF2addr           ; Vector de interrupcin por overflow del Timer2
000012 940c 04b3                     JMP     TMR2_ISR    ; Saltar a la rutina de interrupcin del Timer2
                                 
                                 .org OVF0addr           ; Vector de interrupcin por overflow del Timer0
000020 940c 04ad                     JMP     TMR0_ISR    ; Saltar a la rutina de interrupcin del Timer0
                                 
                                 START:
                                     ; Configuracin de la pila
000022 ef0f                          LDI     R16, LOW(RAMEND)    ; Cargar el byte bajo de RAMEND en R16
000023 bf0d                          OUT     SPL, R16            ; Cargar R16 en SPL (Stack Pointer Low)
000024 e008                          LDI     R16, HIGH(RAMEND)   ; Cargar el byte alto de RAMEND en R16
000025 bf0e                          OUT     SPH, R16            ; Cargar R16 en SPH (Stack Pointer High)
                                 
                                 ; Tabla de valores para el display de 7 segmentos (0-9)
                                 DISPLAY: 
000026 063f
000027 4f5b
000028 6d66
000029 077d
00002a 6f7f                          .db 0x3F, 0x06, 0x5B, 0x4F, 0x66, 0x6D, 0x7D, 0x07, 0x7F, 0x6F
                                 .def	CALEDS = R10
                                 .def	COMPARAR2 = R11
                                 .def	STOPALAR = R12
                                 .def	ALAREN = R13
                                 .def	COMPARAR = R14
                                 .def	CLEDS = R15
                                 .def	MODO = R17
                                 .def	TIEMPO = R18
                                 .def	COUNTER = R19
                                 .def	SLIDER = R20
                                 .def	CAMBIADOR = R21
                                 .def	CTIMERS = R22
                                 .def	CTMES = R23
                                 .def	CVALARM = R24
                                 .def	HDALARM = R25
                                 .dseg    
                                              
                                 .org SRAM_START         
                                 
                                 ; Definir variables en RAM
000100                           U_SEG:  .byte 1         ; Guardado en RAM (0x100)
000101                           D_SEG:  .byte 1         ; Guardado en RAM (0x101)
000102                           U_MIN:  .byte 1         ; Guardado en RAM (0x102)
000103                           D_MIN:  .byte 1         ; Guardado en RAM (0x103)
000104                           U_HORA: .byte 1         ; Guardado en RAM (0x104)
000105                           D_HORA: .byte 1         ; Guardado en RAM (0x105)
000106                           U_DIA: .byte 1         ; Guardado en RAM (0x106)
000107                           D_DIA: .byte 1         ; Guardado en RAM (0x107)
000108                           U_MES: .byte 1         ; Guardado en RAM (0x108)
000109                           D_MES: .byte 1         ; Guardado en RAM (0x109)
00010a                           TIEMPOR: .byte 1         ; Guardado en RAM (0x110)
00010b                           MDISP: .byte 1         ; Guardado en RAM (0x111)
00010c                           ACTISUM: .byte 1         ; Guardado en RAM (0x112)
00010d                           ACTIRES: .byte 1         ; Guardado en RAM (0x113)
00010e                           MODOQ: .byte 1			; Guardado en RAM (0x114)
00010f                           U_AMIN:  .byte 1         ; Guardado en RAM (0x115)
000110                           D_AMIN:  .byte 1         ; Guardado en RAM (0x116)
000111                           U_AHORA: .byte 1         ; Guardado en RAM (0x117)
000112                           D_AHORA: .byte 1         ; Guardado en RAM (0x118)
                                 
                                 .cseg                   ; Volver a la seccin de cdigo
                                 
00002b 94f8                      CLI             // Quitar interrupciones para evitar problemas
                                 
                                 SETUP:
                                 	// Inicializando todas las variables de RAM
00002c e000                      	LDI     R16, 0 
00002d 9300 0100                 	STS     U_SEG, R16  ; Inicializar U_SEG en 0
00002f 9300 0101                     STS     D_SEG, R16  ; Inicializar D_SEG en 0
000031 9300 0102                     STS     U_MIN, R16  ; Inicializar U_MIN en 0
000033 9300 0103                     STS     D_MIN, R16  ; Inicializar D_MIN en 0
000035 9300 0104                     STS     U_HORA, R16 ; Inicializar U_HORA en 0
000037 9300 0105                     STS     D_HORA, R16 ; Inicializar D_HORA en 0
000039 9300 0107                 	STS     D_DIA, R16  ; Inicializar D_DIA en 0
00003b 9300 0109                     STS     D_MES, R16  ; Inicializar U_MES en 0
00003d 9300 010f                 	STS     U_AMIN, R16  ; Inicializar U_AMIN en 0
00003f 9300 0110                     STS     D_AMIN, R16  ; Inicializar D_AMIN en 0
000041 9300 0111                     STS     U_AHORA, R16 ; Inicializar U_AHORA en 0
000043 9300 0112                     STS     D_AHORA, R16 ; Inicializar D_AHORA en 0
000045 9300 010b                 	STS     MDISP, R16  ; Inicializar MDISP en 0
000047 9300 010c                 	STS     ACTISUM, R16  ; Inicializar ACTISUM en 0
000049 9300 010d                 	STS     ACTIRES, R16  ; Inicializar ACTIRES en 0
00004b 9300 010e                 	STS     MODOQ, R16  ; Inicializar MODOQ en 0
00004d e001                      	LDI     R16, 1
00004e 9300 0106                     STS     U_DIA, R16  ; Inicializar U_DIA en 1
000050 9300 0108                     STS     U_MES, R16  ; Inicializar U_MES en 1
                                     
                                 
                                 	//	Cargar valor inicial de la tabla
000052 e4ec                      	LDI     ZL, LOW(DISPLAY << 1)   ; Cargar el byte bajo de la direccin de la tabla
000053 e0f0                          LDI     ZH, HIGH(DISPLAY << 1)  ; Cargar el byte alto de la direccin de la tabla
                                 
                                 	// CARGAR VALORES A REGISTROS
000054 2700                      	CLR		R16
000055 2ec0                      	MOV		STOPALAR, R16 
000056 2ed0                      	MOV		ALAREN, R16 
000057 2ee0                      	MOV		COMPARAR, R16
000058 2eb0                      	MOV		COMPARAR2, R16  
000059 2ef0                      	MOV		CLEDS, R16 
00005a 2ea0                      	MOV		CALEDS, R16 
00005b e604                          LDI     R16, 100
00005c 9300 010a                 	STS		TIEMPOR, R16
                                 
00005e e010                      	LDI		MODO, 0				// INICIAR EL VALOR DEL MODO EN 0
00005f e020                      	LDI		TIEMPO, 0			// INICIAR EL VALOR DE TIEMPO EN 0
000060 e050                      	LDI		CAMBIADOR, 0		// INICIAR EL VALOR DE CAMBIADOR EN 0
000061 e070                      	LDI		CTMES, 0			// INICIAR EL VALOR DE CTMES EN 0
000062 e090                      	LDI		HDALARM, 0			// INICIAR EL VALOR DE HDALARM EN 0
                                 
                                 // Habilitar interrupciones
000063 e800                      	LDI     R16, (1 << CLKPCE)
000064 9300 0061                 	STS     CLKPR, R16
000066 e004                          LDI     R16, 0b00000100
000067 9300 0061                     STS     CLKPR, R16
                                 
000069 e003                          LDI     R16, (1<<CS00) | (1<<CS01)  
00006a bd05                          OUT     TCCR0B, R16
00006b 9100 010a                 	LDS		R16, TIEMPOR
00006d bd06                          OUT     TCNT0, R16
                                 
00006e e002                      	LDI     R16, (1<<CS21) 
00006f 9300 00b1                     STS     TCCR2B, R16
                                 
000071 e001                      	LDI     R16, (1<<TOIE0)
000072 9300 006e                     STS     TIMSK0, R16
                                 
000074 e001                          LDI     R16, (1<<TOIE2)
000075 9300 0070                     STS     TIMSK2, R16
                                 
000077 e002                      	LDI		R16, (1 << PCIE1)	// Habilita interrupciones en PC 
000078 9300 0068                 	STS		PCICR, R16
                                 
00007a e00f                      	LDI		R16, (1 << PCINT8) | (1 << PCINT9) | (1 << PCINT10) | (1 << PCINT11) // Habilita interrupciones en PC0 , PC1 , PC2 ,PC3
00007b 9300 006c                 	STS		PCMSK1, R16
                                 
                                 // DISPLAY
00007d ef0f                      	LDI		R16, 0xFF
00007e b90a                      	OUT		DDRD, R16
00007f e000                      	LDI		R16, 0x00
000080 b90b                      	OUT		PORTD, R16
                                 
                                 // LED RGB
000081 9a3c                      	SBI		DDRC, PC4
000082 9844                      	CBI		PORTC, PC4
000083 9a3d                      	SBI		DDRC, PC5
000084 9845                      	CBI		PORTC, PC5
                                 
                                 // BOTONES
000085 9838                      	CBI		DDRC, PC0 ; AUMENTAR VALOR
000086 9a40                      	SBI		PORTC, PC0 ; PULL-UP
000087 9839                      	CBI		DDRC, PC1 ; DISMINUIR VALOR
000088 9a41                      	SBI		PORTC, PC1 ; PULL-UP
000089 983a                      	CBI		DDRC, PC2 ; SELECCIONADOR DE DISPLAYS
00008a 9a42                      	SBI		PORTC, PC2 ; PULL-UP
00008b 983b                      	CBI		DDRC, PC3 ; CAMBIO DE MODO
00008c 9a43                      	SBI		PORTC, PC3 ; PULL-UP
                                 
                                 // TRANSISTORES
00008d 9a20                      	SBI		DDRB, PB0
00008e 9a28                      	SBI		PORTB, PB0
00008f 9a22                      	SBI		DDRB, PB2
000090 9a2a                      	SBI		PORTB, PB2
000091 9a23                      	SBI		DDRB, PB3
000092 9a2b                      	SBI		PORTB, PB3
000093 9a24                      	SBI		DDRB, PB4
000094 9a2c                      	SBI		PORTB, PB4
                                 
                                 // LEDS SEPARADORES DE DISPLAY
000095 9a21                      	SBI		DDRB, PB1
000096 9829                      	CBI		PORTB, PB1
                                 
                                 // BUZZER
000097 9a25                      	SBI		DDRB, PB5
000098 982d                      	CBI		PORTB, PB5
                                 
                                 // INICIALIZAR DISPLAY
000099 9104                      	LPM		R16, Z
00009a b90b                      	OUT		PORTD, R16
                                 
00009b 9478                      SEI				// Habilitar interrupciones
                                 
                                 // MAIN LOOP
                                 MAIN_LOOP:
00009c 940e 00ad                 	CALL	LEDC
00009e 3010                      	CPI		MODO, 0
00009f f111                      	BREQ	HORA_MIN
0000a0 3011                      	CPI		MODO, 1
0000a1 f039                      	BREQ	LSETHORA
0000a2 3012                      	CPI		MODO, 2
0000a3 f031                      	BREQ	LFECHA
0000a4 3013                      	CPI		MODO, 3
0000a5 f029                      	BREQ	LSETFECHA
0000a6 3014                      	CPI		MODO, 4
0000a7 f021                      	BREQ	LALARMA
0000a8 cff3                      	RJMP    MAIN_LOOP
                                 
                                 // LAUNCHERS A FUNCIONES DEMASIADO LEJOS PARA BREQ
                                 LSETHORA:
0000a9 c069                      	RJMP	SETHORA
                                 LFECHA:
0000aa c2c8                      	RJMP	FECHA
                                 
                                 LSETFECHA:
0000ab c2d2                      	RJMP	SETFECHA
                                 
                                 LALARMA:
0000ac c2d9                      	RJMP	ALARMA
                                 
                                 // CAMBIADORES DE LEDS DE DISPLAYS
                                 LEDC:
0000ad fd90                      	SBRC	HDALARM, 0
0000ae 940e 00b4                 	CALL	LE1
0000b0 ff90                      	SBRS	HDALARM, 0
0000b1 940e 00b9                 	CALL	LE2
0000b3 9508                      	RET
                                 
                                 LE1:
0000b4 fea7                      	SBRS	CALEDS, 7
0000b5 c008                      	RJMP	ON
0000b6 fca7                      	SBRC	CALEDS, 7
0000b7 c008                      	RJMP	OFF
0000b8 9508                      	RET
                                 
                                 LE2:
0000b9 fef6                      	SBRS	CLEDS, 6
0000ba c003                      	RJMP	ON
0000bb fcf6                      	SBRC	CLEDS, 6
0000bc c003                      	RJMP	OFF
0000bd 9508                      	RET
                                 
                                 ON:
0000be 9a29                      	SBI		PORTB, PB1
0000bf 9508                      	RET
                                 OFF:
0000c0 9829                      	CBI		PORTB, PB1
0000c1 9508                      	RET
                                 
                                 // PRIMER MODO, ENSEAR HORA/MIN
                                 HORA_MIN:
0000c2 9844                      	CBI		PORTC, PC4
0000c3 9a45                      	SBI		PORTC, PC5
0000c4 9100 010e                 	LDS		R16, MODOQ
0000c6 2700                      	CLR		R16
0000c7 9300 010e                 	STS		MODOQ, R16
0000c9 e040                      	LDI		SLIDER, 0
0000ca e080                      	LDI		CVALARM, 0 
                                 CER:								; Tiene separaciones para que cada revision se haga sin ningun problema y no se conflicte
0000cb 3050                      	CPI		CAMBIADOR, 0
0000cc f081                      	BREQ	LSU_MIN
                                 PRI:
0000cd 3051                      	CPI		CAMBIADOR, 1
0000ce f079                      	BREQ	LSD_MIN
                                 SEG:
0000cf 3052                      	CPI		CAMBIADOR, 2
0000d0 f071                      	BREQ	LSU_HORA
                                 TER:
0000d1 3053                      	CPI		CAMBIADOR, 3
0000d2 f069                      	BREQ	LSD_HORA
                                 CUAR:
0000d3 9100 010e                 	LDS		R16, MODOQ
0000d5 3001                      	CPI		R16, 1
0000d6 f051                      	BREQ	LMAIN_LOOP
0000d7 3091                      	CPI		HDALARM, 1
0000d8 f049                      	BREQ	RUALARM
                                 RTIEMP:
0000d9 3624                      	CPI		TIEMPO, 100
0000da f431                      	BRNE	LMAIN_LOOP
0000db 2722                      	CLR		TIEMPO
0000dc c30e                      	RJMP	AUMENTAR_VALOR
                                 
                                 // MAS LAUNCHERS PARA ENSEAR DISPLAY
                                 LSU_MIN:
0000dd c2b1                      	RJMP	SU_MIN
                                 LSD_MIN:
0000de c2c5                      	RJMP	SD_MIN
                                 LSU_HORA:
0000df c2d9                      	RJMP	SU_HORA
                                 LSD_HORA:
0000e0 c2ed                      	RJMP	SD_HORA
                                 LMAIN_LOOP:
0000e1 cfba                      	RJMP	MAIN_LOOP
                                 
                                 // COMPROBAR SI LA HORA DE LA ALARMA LLEGO
                                 RUALARM:
0000e2 90b0 0105                 	LDS		COMPARAR2, D_HORA				// COMPROBAR SI LA DECENA DE HORA ES LA CORRECTA
0000e4 90e0 0112                 	LDS		COMPARAR, D_AHORA
0000e6 14be                      	CP		COMPARAR2, COMPARAR
0000e7 f009                      	BREQ	PRICOI
0000e8 cff0                      	RJMP	RTIEMP
                                 PRICOI:
0000e9 90b0 0104                 	LDS		COMPARAR2, U_HORA				// COMPROBAR SI LA UNIDAD DE HORA ES LA CORRECTA
0000eb 90e0 0111                 	LDS		COMPARAR, U_AHORA
0000ed 14be                      	CP		COMPARAR2, COMPARAR
0000ee f009                      	BREQ	SEGCOI
0000ef cfe9                      	RJMP	RTIEMP
                                 SEGCOI:
0000f0 90b0 0103                 	LDS		COMPARAR2, D_MIN			// COMPROBAR SI LA DECENA DE MINUTO ES LA CORRECTA
0000f2 90e0 0110                 	LDS		COMPARAR, D_AMIN
0000f4 14be                      	CP		COMPARAR2, COMPARAR
0000f5 f009                      	BREQ	TERCOI
0000f6 cfe2                      	RJMP	RTIEMP
                                 TERCOI:
0000f7 90b0 0102                 	LDS		COMPARAR2, U_MIN			// COMPROBAR SI LA UNIDAD DE MINUTO ES LA CORRECTA
0000f9 90e0 010f                 	LDS		COMPARAR, U_AMIN
0000fb 14be                      	CP		COMPARAR2, COMPARAR
0000fc f009                      	BREQ	CUARCOI
0000fd cfdb                      	RJMP	RTIEMP
                                 CUARCOI:
0000fe 90b0 0102                 	LDS		COMPARAR2, U_MIN			// COMPROBAR SI LA UNIDAD DE MINUTO ES LA CORRECTA
000100 90e0 010f                 	LDS		COMPARAR, U_AMIN
000102 14be                      	CP		COMPARAR2, COMPARAR
000103 f009                      	BREQ	PARAR
000104 cfd4                      	RJMP	RTIEMP
                                 
                                 PARAR:
000105 9a2d                      	SBI		PORTB, PB5			// NOS QUEDAMOS AQUI HASTA QUE SE PRESIONE EL BOTON
000106 e001                      	LDI		R16, 1
000107 2ed0                      	MOV		ALAREN, R16
000108 2d0c                      	MOV		R16, STOPALAR
000109 3001                      	CPI		R16, 1
00010a f009                      	BREQ	SALIR
00010b cff9                      	RJMP	PARAR
                                 
                                 SALIR:
00010c 2700                      	CLR		R16					// SE PRESIONO EL BOTON Y REGRESAMOS A LA NORMALIDAD
00010d 2ec0                      	MOV		STOPALAR, R16
00010e 2799                      	CLR		HDALARM
00010f 982d                      	CBI		PORTB, PB5
000110 2700                      	CLR		R16
000111 2ed0                      	MOV		ALAREN, R16
000112 cfc6                      	RJMP	RTIEMP
                                 
                                 // SEGUNDO MODO DE FUNCIONAMIENTO, CAMBIAR HORA Y FECHA
                                 SETHORA:
000113 9844                      	CBI		PORTC, PC4		; ACTIVAR LEDS Y QUE EL RGB TITILE
000114 fca7                      	SBRC	CALEDS, 7
000115 9a45                      	SBI		PORTC, PC5
000116 fea7                      	SBRS	CALEDS, 7
000117 9845                      	CBI		PORTC, PC5
000118 e040                      	LDI		SLIDER, 0 
000119 e080                      	LDI		CVALARM, 0		; Desactivar guardar registros en alarma
00011a 2799                      	CLR		HDALARM     	; Apagara el modo encendido de la alarma
                                 
                                 COMUN:
00011b 9100 010e                 	LDS		R16, MODOQ		; Deshabilitar Suma
00011d e001                      	LDI		R16, 1			;
00011e 9300 010e                 	STS		MODOQ, R16		;
                                 
000120 9100 010c                 	LDS		R16, ACTISUM	; REVISAR SI BANDERA DE SUMA ESTA ACTIVA
000122 fd00                      	SBRC	R16, 0
000123 c005                      	RJMP	MAINSD1
                                 REGS:
000124 9100 010d                 	LDS		R16, ACTIRES	; REVISAR SI BANDERA DE RESTA ESTA ACTIVA
000126 fd00                      	SBRC	R16, 0
000127 c00d                      	RJMP	MAINRD1
000128 cfa2                      	RJMP	CER				; SALTO PARA ENSEAR VALOR A DISPLAYS
                                 
                                 MAINSD1:
000129 9100 010c                 	LDS		R16, ACTISUM	; REINICIAR ACTIVADOR DE SUMA	
00012b 2700                      	CLR		R16
00012c 9300 010c                 	STS		ACTISUM, R16
                                 
00012e 3040                      	CPI		SLIDER, 0		; REVISAR DE DONDE VENIMOS Y SI QUEREMOS ENCENCER MES O HORA
00012f f089                      	BREQ	COMSH
000130 3041                      	CPI		SLIDER, 1
000131 f0d9                      	BREQ	COMSM
000132 3042                      	CPI		SLIDER, 2		; REVISAR DE DONDE VENIMOS Y SI QUEREMOS ENCENCER MES O HORA
000133 f069                      	BREQ	COMSH
000134 cf67                      	RJMP    MAIN_LOOP
                                 
                                 MAINRD1:
000135 9100 010d                 	LDS		R16, ACTIRES	;REINICIAR ACTIVADOR DE RESTA
000137 2700                      	CLR		R16				
000138 9300 010d                 	STS		ACTIRES, R16
                                 
00013a 3040                      	CPI		SLIDER, 0
00013b f059                      	BREQ	COMRH
00013c 3041                      	CPI		SLIDER, 1
00013d f0a9                      	BREQ	COMRM
00013e 3042                      	CPI		SLIDER, 2
00013f f039                      	BREQ	COMRH
000140 cf5b                      	RJMP    MAIN_LOOP
                                 
                                 COMSH:
000141 9100 010b                 	LDS		R16, MDISP		; SUMA O RESTA DE HORA
000143 ff00                      	SBRS	R16, 0
000144 c014                      	RJMP	SUMMIN
000145 fd00                      	SBRC	R16, 0
000146 c041                      	RJMP	SUMHORA
                                 
                                 COMRH:
000147 9100 010b                 	LDS		R16, MDISP
000149 ff00                      	SBRS	R16, 0
00014a c088                      	RJMP	RESMIN
00014b fd00                      	SBRC	R16, 0
00014c c0b5                      	RJMP	RESHORA
                                 
                                 COMSM:
00014d 9100 010b                 	LDS		R16, MDISP		; SUMA O RESTA DE MES
00014f ff00                      	SBRS	R16, 0
000150 c0fd                      	RJMP	SUMMES
000151 fd00                      	SBRC	R16, 0
000152 c11f                      	RJMP	SUMDIA
                                 
                                 COMRM:
000153 9100 010b                 	LDS		R16, MDISP
000155 ff00                      	SBRS	R16, 0
000156 c1f6                      	RJMP	RESMES
000157 fd00                      	SBRC	R16, 0
000158 c218                      	RJMP	RESDIA
                                 
                                 // FUNCIONAMIENTO DE SUMA PARA MINUTOS
                                 SUMMIN:
000159 ff80                          SBRS    CVALARM, 0
00015a 9100 0102                     LDS     R16, U_MIN
00015c fd80                          SBRC    CVALARM, 0
00015d 9100 010f                     LDS     R16, U_AMIN
00015f 9503                          INC     R16
000160 300a                          CPI     R16, 10
000161 f039                          BREQ    CDMIN
000162 fd80                          SBRC    CVALARM, 0
000163 9300 010f                     STS     U_AMIN, R16
000165 ff80                          SBRS    CVALARM, 0
000166 9300 0102                     STS     U_MIN, R16
000168 cfbb                          RJMP    REGS
                                 
                                 CDMIN:
000169 2700                          CLR     R16
00016a fd80                          SBRC    CVALARM, 0
00016b 9300 010f                     STS     U_AMIN, R16
00016d ff80                          SBRS    CVALARM, 0
00016e 9300 0102                     STS     U_MIN, R16
000170 ff80                          SBRS    CVALARM, 0
000171 9100 0103                     LDS     R16, D_MIN
000173 fd80                          SBRC    CVALARM, 0
000174 9100 0110                     LDS     R16, D_AMIN
000176 9503                          INC     R16
000177 3006                          CPI     R16, 6
000178 f039                          BREQ    REMIN
000179 fd80                          SBRC    CVALARM, 0
00017a 9300 0110                     STS     D_AMIN, R16
00017c ff80                          SBRS    CVALARM, 0
00017d 9300 0103                     STS     D_MIN, R16
00017f cfa4                          RJMP    REGS
                                 
                                 REMIN:
000180 2700                          CLR     R16
000181 fd80                          SBRC    CVALARM, 0
000182 9300 0110                     STS     D_AMIN, R16
000184 ff80                          SBRS    CVALARM, 0
000185 9300 0103                     STS     D_MIN, R16
000187 cf9c                          RJMP    REGS
                                 
                                 // FUNCIONAMIENTO DE SUMA PARA HORA
                                 SUMHORA:
000188 ff80                          SBRS    CVALARM, 0
000189 9100 0105                     LDS     R16, D_HORA
00018b fd80                          SBRC    CVALARM, 0
00018c 9100 0112                     LDS     R16, D_AHORA
00018e 3002                          CPI     R16, 2
00018f f081                          BREQ    CONTCUA
000190 ff80                          SBRS    CVALARM, 0
000191 9100 0104                     LDS     R16, U_HORA
000193 fd80                          SBRC    CVALARM, 0
000194 9100 0111                     LDS     R16, U_AHORA
000196 9503                          INC     R16
000197 300a                          CPI     R16, 10
000198 f0b9                          BREQ    CDHORA
000199 fd80                          SBRC    CVALARM, 0
00019a 9300 0111                     STS     U_AHORA, R16
00019c ff80                          SBRS    CVALARM, 0
00019d 9300 0104                     STS     U_HORA, R16
00019f cf84                          RJMP    REGS
                                 
                                 CONTCUA:
0001a0 ff80                          SBRS    CVALARM, 0
0001a1 9100 0104                     LDS     R16, U_HORA
0001a3 fd80                          SBRC    CVALARM, 0
0001a4 9100 0111                     LDS     R16, U_AHORA
0001a6 9503                          INC     R16
0001a7 3004                          CPI     R16, 4
0001a8 f0e1                          BREQ    REHORA
0001a9 fd80                          SBRC    CVALARM, 0
0001aa 9300 0111                     STS     U_AHORA, R16
0001ac ff80                          SBRS    CVALARM, 0
0001ad 9300 0104                     STS     U_HORA, R16
0001af cf74                          RJMP    REGS
                                 
                                 CDHORA:
0001b0 2700                          CLR     R16
0001b1 fd80                          SBRC    CVALARM, 0
0001b2 9300 0111                     STS     U_AHORA, R16
0001b4 ff80                          SBRS    CVALARM, 0
0001b5 9300 0104                     STS     U_HORA, R16
0001b7 ff80                          SBRS    CVALARM, 0
0001b8 9100 0105                     LDS     R16, D_HORA
0001ba fd80                          SBRC    CVALARM, 0
0001bb 9100 0112                     LDS     R16, D_AHORA
0001bd 9503                          INC     R16
0001be ff80                      	SBRS    CVALARM, 0
0001bf 9300 0105                     STS     D_HORA, R16
0001c1 fd80                      	SBRC    CVALARM, 0
0001c2 9300 0112                     STS     D_AHORA, R16
0001c4 cf5f                          RJMP    REGS
                                 
                                 REHORA:
0001c5 2700                          CLR     R16
0001c6 fd80                          SBRC    CVALARM, 0
0001c7 9300 0112                     STS     D_AHORA, R16
0001c9 ff80                          SBRS    CVALARM, 0
0001ca 9300 0105                     STS     D_HORA, R16
0001cc fd80                          SBRC    CVALARM, 0
0001cd 9300 0111                     STS     U_AHORA, R16
0001cf ff80                          SBRS    CVALARM, 0
0001d0 9300 0104                     STS     U_HORA, R16
0001d2 cf51                          RJMP    REGS
                                 
                                 // FUNCIONAMIENTO DE RESTA PARA MINUTO
                                 RESMIN:
0001d3 ff80                          SBRS    CVALARM, 0
0001d4 9100 0102                     LDS     R16, U_MIN
0001d6 fd80                          SBRC    CVALARM, 0
0001d7 9100 010f                     LDS     R16, U_AMIN
0001d9 950a                          DEC     R16
0001da 3f0f                          CPI     R16, 0xFF
0001db f039                          BREQ    RCDMIN
0001dc fd80                          SBRC    CVALARM, 0
0001dd 9300 010f                     STS     U_AMIN, R16
0001df ff80                          SBRS    CVALARM, 0
0001e0 9300 0102                     STS     U_MIN, R16
0001e2 cee8                          RJMP    CER
                                 
                                 RCDMIN:
0001e3 e009                          LDI     R16, 9
0001e4 fd80                          SBRC    CVALARM, 0
0001e5 9300 010f                     STS     U_AMIN, R16
0001e7 ff80                          SBRS    CVALARM, 0
0001e8 9300 0102                     STS     U_MIN, R16
0001ea ff80                          SBRS    CVALARM, 0
0001eb 9100 0103                     LDS     R16, D_MIN
0001ed fd80                          SBRC    CVALARM, 0
0001ee 9100 0110                     LDS     R16, D_AMIN
0001f0 950a                          DEC     R16
0001f1 3f0f                          CPI     R16, 0xFF
0001f2 f039                          BREQ    RREMIN
0001f3 fd80                          SBRC    CVALARM, 0
0001f4 9300 0110                     STS     D_AMIN, R16
0001f6 ff80                          SBRS    CVALARM, 0
0001f7 9300 0103                     STS     D_MIN, R16
0001f9 ced1                          RJMP    CER
                                 
                                 RREMIN:
0001fa e005                          LDI     R16, 5
0001fb fd80                          SBRC    CVALARM, 0
0001fc 9300 0110                     STS     D_AMIN, R16
0001fe ff80                          SBRS    CVALARM, 0
0001ff 9300 0103                     STS     D_MIN, R16
000201 cec9                          RJMP    CER
                                 
                                 // FUNCIONAMIENTO DE RESTA PARA HORA
                                 RESHORA:
000202 ff80                          SBRS    CVALARM, 0
000203 9100 0105                     LDS     R16, D_HORA
000205 fd80                          SBRC    CVALARM, 0
000206 9100 0112                     LDS     R16, D_AHORA
000208 3000                          CPI     R16, 0
000209 f081                          BREQ    RCONTCUA
00020a ff80                          SBRS    CVALARM, 0
00020b 9100 0104                     LDS     R16, U_HORA
00020d fd80                          SBRC    CVALARM, 0
00020e 9100 0111                     LDS     R16, U_AHORA
000210 950a                          DEC     R16
000211 3f0f                          CPI     R16, 0xFF
000212 f0b9                          BREQ    RCDHORA
000213 fd80                          SBRC    CVALARM, 0
000214 9300 0111                     STS     U_AHORA, R16
000216 ff80                          SBRS    CVALARM, 0
000217 9300 0104                     STS     U_HORA, R16
000219 ceb1                          RJMP    CER
                                 
                                 RCONTCUA:
00021a ff80                          SBRS    CVALARM, 0
00021b 9100 0104                     LDS     R16, U_HORA
00021d fd80                          SBRC    CVALARM, 0
00021e 9100 0111                     LDS     R16, U_AHORA
000220 950a                          DEC     R16
000221 3f0f                          CPI     R16, 0xFF
000222 f0e1                          BREQ    RREHORA
000223 fd80                          SBRC    CVALARM, 0
000224 9300 0111                     STS     U_AHORA, R16
000226 ff80                          SBRS    CVALARM, 0
000227 9300 0104                     STS     U_HORA, R16
000229 cea1                          RJMP    CER
                                 
                                 RCDHORA:
00022a e009                          LDI     R16, 9
00022b fd80                          SBRC    CVALARM, 0
00022c 9300 0111                     STS     U_AHORA, R16
00022e ff80                          SBRS    CVALARM, 0
00022f 9300 0104                     STS     U_HORA, R16
000231 ff80                          SBRS    CVALARM, 0
000232 9100 0105                     LDS     R16, D_HORA
000234 fd80                          SBRC    CVALARM, 0
000235 9100 0112                     LDS     R16, D_AHORA
000237 950a                          DEC     R16
000238 ff80                      	SBRS    CVALARM, 0
000239 9300 0105                     STS     D_HORA, R16
00023b fd80                      	SBRC    CVALARM, 0
00023c 9300 0112                     STS     D_AHORA, R16
00023e ce8c                          RJMP    CER
                                 
                                 RREHORA:
00023f e002                          LDI     R16, 2
000240 fd80                          SBRC    CVALARM, 0
000241 9300 0112                     STS     D_AHORA, R16
000243 ff80                          SBRS    CVALARM, 0
000244 9300 0105                     STS     D_HORA, R16
000246 e003                          LDI     R16, 3
000247 fd80                          SBRC    CVALARM, 0
000248 9300 0111                     STS     U_AHORA, R16
00024a ff80                          SBRS    CVALARM, 0
00024b 9300 0104                     STS     U_HORA, R16
00024d ce7d                          RJMP    CER
                                 
                                 // FUNCIONAMIENTO DE SUMA PARA MES
                                 SUMMES:
00024e 9100 0109                 	LDS		R16, D_MES
000250 3001                      	CPI		R16, 1
000251 f041                      	BREQ	MESRR
000252 9100 0108                 	LDS		R16, U_MES
000254 9503                      	INC		R16
000255 300a                      	CPI		R16, 10
000256 f059                      	BREQ	CLRMES
000257 9300 0108                 	STS		U_MES, R16
000259 ceca                      	RJMP	REGS
                                 
                                 MESRR:
00025a 9100 0108                 	LDS		R16, U_MES
00025c 9503                      	INC		R16
00025d 3003                      	CPI		R16, 3
00025e f061                      	BREQ	CLRLMES
00025f 9300 0108                 	STS		U_MES, R16
000261 cec2                      	RJMP	REGS
                                 
                                 CLRMES:
000262 2700                      	CLR		R16
000263 9300 0108                 	STS		U_MES, R16
000265 9100 0109                 	LDS		R16, D_MES
000267 9503                      	INC		R16
000268 9300 0109                 	STS		D_MES, R16
00026a ceb9                      	RJMP	REGS
                                 
                                 CLRLMES:
00026b 2700                      	CLR		R16
00026c 9300 0109                 	STS		D_MES, R16
00026e e001                      	LDI		R16, 1
00026f 9300 0108                 	STS		U_MES, R16
000271 ceb2                      	RJMP	REGS
                                 
                                 // FUNCIONAMIENTO DE SUMA PARA DIA	
                                 SUMDIA:
000272 2777                      	CLR		CTMES
                                 SELMES:
000273 9100 0109                 	LDS		R16, D_MES
000275 3001                      	CPI		R16, 1
000276 f0a9                      	BREQ	FINA      
000277 9100 0108                 	LDS		R16, U_MES		; REVISAMOS EN QUE MES ESTAMOS Y ASI DECIDIMOS CUANTOS DIAS TENDRA
000279 3001                      	CPI		R16, 1
00027a f0d1                      	BREQ	TREUNO
00027b 3002                      	CPI		R16, 2
00027c f111                      	BREQ	VEINTE8
00027d 3003                      	CPI		R16, 3
00027e f0b1                      	BREQ	TREUNO
00027f 3004                      	CPI		R16, 4
000280 f0c9                      	BREQ	TRECERO
000281 3005                      	CPI		R16, 5
000282 f091                      	BREQ	TREUNO
000283 3006                      	CPI		R16, 6
000284 f0a9                      	BREQ	TRECERO
000285 3007                      	CPI		R16, 7
000286 f071                      	BREQ	TREUNO
000287 3008                      	CPI		R16, 8
000288 f061                      	BREQ	TREUNO
000289 3009                      	CPI		R16, 9
00028a f079                      	BREQ	TRECERO
00028b ce10                      	RJMP	MAIN_LOOP
                                 FINA:
00028c 9100 0108                 	LDS		R16, U_MES
00028e 3000                      	CPI		R16, 0
00028f f029                      	BREQ	TREUNO
000290 3001                      	CPI		R16, 1
000291 f041                      	BREQ	TRECERO
000292 3002                      	CPI		R16, 2
000293 f009                      	BREQ	TREUNO
000294 ce07                      	RJMP	MAIN_LOOP
                                 
                                 TREUNO:
000295 ff70                      	SBRS	CTMES, 0
000296 c00d                      	RJMP	SUMADIL
000297 fd70                      	SBRC	CTMES, 0
000298 c059                      	RJMP	RESTADIL
000299 ce02                      	RJMP	MAIN_LOOP
                                 
                                 TRECERO:
00029a ff70                      	SBRS	CTMES, 0
00029b c023                      	RJMP	SUMADIC
00029c fd70                      	SBRC	CTMES, 0
00029d c070                      	RJMP	RESTADIC
00029e cdfd                      	RJMP	MAIN_LOOP
                                 
                                 VEINTE8:
00029f ff70                      	SBRS	CTMES, 0
0002a0 c032                      	RJMP	SUMADIFEB
0002a1 fd70                      	SBRC	CTMES, 0
0002a2 c086                      	RJMP	RESTADIFEB
0002a3 cdf8                      	RJMP	MAIN_LOOP
                                 
                                 // FUNCIONAMIENTO DE SUMA PARA DIA (TANTO LARGOS, CORTOS Y DICIEMBRE)
                                 SUMADIL:
0002a4 9100 0107                 	LDS		R16, D_DIA
0002a6 3003                      	CPI		R16, 3
0002a7 f041                      	BREQ	FIDIAL
0002a8 9100 0106                 	LDS		R16, U_DIA
0002aa 9503                      	INC		R16
0002ab 300a                      	CPI		R16, 10
0002ac f1e1                      	BREQ	AUDDIA
0002ad 9300 0106                 	STS		U_DIA, R16
0002af ce74                      	RJMP	REGS
                                 
                                 FIDIAL:
0002b0 9100 0106                 	LDS		R16, U_DIA
0002b2 9503                      	INC		R16
0002b3 3002                      	CPI		R16, 2
0002b4 f019                      	BREQ	TDIA
0002b5 9300 0106                 	STS		U_DIA, R16
0002b7 ce6c                      	RJMP	REGS
                                 
                                 TDIA:
0002b8 2700                      	CLR		R16
0002b9 9300 0107                 	STS		D_DIA, R16
0002bb e001                      	LDI		R16, 1
0002bc 9300 0106                 	STS		U_DIA, R16
0002be ce65                      	RJMP	REGS
                                 
                                 SUMADIC:
0002bf 9100 0107                 	LDS		R16, D_DIA
0002c1 3003                      	CPI		R16, 3
0002c2 f041                      	BREQ	FIDIAC
0002c3 9100 0106                 	LDS		R16, U_DIA
0002c5 9503                      	INC		R16
0002c6 300a                      	CPI		R16, 10
0002c7 f109                      	BREQ	AUDDIA
0002c8 9300 0106                 	STS		U_DIA, R16
0002ca ce59                      	RJMP	REGS
                                 
                                 FIDIAC:
0002cb 9100 0106                 	LDS		R16, U_DIA
0002cd 9503                      	INC		R16
0002ce 3001                      	CPI		R16, 1
0002cf f740                      	BRSH	TDIA
0002d0 9300 0106                 	STS		U_DIA, R16
0002d2 ce51                      	RJMP	REGS
                                 
                                 SUMADIFEB:
0002d3 9100 0107                 	LDS		R16, D_DIA
0002d5 3002                      	CPI		R16, 2
0002d6 f051                      	BREQ	FIDIAFE
0002d7 3003                      	CPI		R16, 3
0002d8 f2b9                      	BREQ	FIDIAL
0002d9 9100 0106                 	LDS		R16, U_DIA
0002db 9503                      	INC		R16
0002dc 300a                      	CPI		R16, 10
0002dd f059                      	BREQ	AUDDIA
0002de 9300 0106                 	STS		U_DIA, R16
0002e0 ce43                      	RJMP	REGS
                                 
                                 FIDIAFE:
0002e1 9100 0106                 	LDS		R16, U_DIA
0002e3 9503                      	INC		R16
0002e4 3009                      	CPI		R16, 9
0002e5 f291                      	BREQ	TDIA
0002e6 9300 0106                 	STS		U_DIA, R16
0002e8 ce3b                      	RJMP	REGS
                                 
                                 AUDDIA:
0002e9 2700                      	CLR		R16
0002ea 9300 0106                 	STS		U_DIA, R16
0002ec 9100 0107                 	LDS		R16, D_DIA
0002ee 9503                      	INC		R16
0002ef 9300 0107                 	STS		D_DIA, R16
0002f1 ce32                      	RJMP	REGS
                                 
                                 // FUNCIONAMIENTO DE RESTA PARA DIA (TANTO LARGOS, CORTOS Y DICIEMBRE)	
                                 RESTADIL:
0002f2 9100 0107                 	LDS		R16, D_DIA
0002f4 3000                      	CPI		R16, 0
0002f5 f049                      	BREQ	INDIAL
0002f6 9100 0106                 	LDS		R16, U_DIA
0002f8 950a                      	DEC		R16
0002f9 3f0f                      	CPI		R16, 0xFF
0002fa f019                      	BREQ	LREDDIA
0002fb 9300 0106                 	STS		U_DIA, R16
0002fd cdcd                      	RJMP	CER
                                 
                                 LREDDIA:
0002fe c045                      	RJMP	REDDIA
                                 
                                 INDIAL:
0002ff 9100 0106                 	LDS		R16, U_DIA
000301 950a                      	DEC		R16
000302 3000                      	CPI		R16, 0
000303 f019                      	BREQ	EDIAL
000304 9300 0106                 	STS		U_DIA, R16
000306 cdc4                      	RJMP	CER
                                 
                                 EDIAL:
000307 e003                      	LDI		R16, 3
000308 9300 0107                 	STS		D_DIA, R16
00030a e001                      	LDI		R16, 1
00030b 9300 0106                 	STS		U_DIA, R16
00030d cdbd                      	RJMP	CER
                                 
                                 RESTADIC:
00030e 9100 0107                 	LDS		R16, D_DIA
000310 3000                      	CPI		R16, 0
000311 f041                      	BREQ	INDIAC
000312 9100 0106                 	LDS		R16, U_DIA
000314 950a                      	DEC		R16
000315 3000                      	CPI		R16, 0
000316 f169                      	BREQ	REDDIA
000317 9300 0106                 	STS		U_DIA, R16
000319 cdb1                      	RJMP	CER
                                 
                                 INDIAC:
00031a 9100 0106                 	LDS		R16, U_DIA
00031c 950a                      	DEC		R16
00031d 3000                      	CPI		R16, 0
00031e f019                      	BREQ	EDIAC
00031f 9300 0106                 	STS		U_DIA, R16
000321 cda9                      	RJMP	CER
                                 
                                 EDIAC:
000322 e003                      	LDI		R16, 3
000323 9300 0107                 	STS		D_DIA, R16
000325 e000                      	LDI		R16, 0
000326 9300 0106                 	STS		U_DIA, R16
000328 cda2                      	RJMP	CER
                                 
                                 RESTADIFEB:
000329 9100 0107                 	LDS		R16, D_DIA
00032b 3000                      	CPI		R16, 0
00032c f041                      	BREQ	INDIAFE
00032d 9100 0106                 	LDS		R16, U_DIA
00032f 950a                      	DEC		R16
000330 3000                      	CPI		R16, 0
000331 f091                      	BREQ	REDDIA
000332 9300 0106                 	STS		U_DIA, R16
000334 cd96                      	RJMP	CER
                                 
                                 INDIAFE:
000335 9100 0106                 	LDS		R16, U_DIA
000337 950a                      	DEC		R16
000338 3000                      	CPI		R16, 0
000339 f019                      	BREQ	EDIAFE
00033a 9300 0106                 	STS		U_DIA, R16
00033c cd8e                      	RJMP	CER
                                 
                                 EDIAFE:
00033d e002                      	LDI		R16, 2
00033e 9300 0107                 	STS		D_DIA, R16
000340 e008                      	LDI		R16, 8
000341 9300 0106                 	STS		U_DIA, R16
000343 cd87                      	RJMP	CER
                                 
                                 REDDIA:
000344 e009                      	LDI		R16, 9
000345 9300 0106                 	STS		U_DIA, R16
000347 9100 0107                 	LDS		R16, D_DIA
000349 950a                      	DEC		R16
00034a 9300 0107                 	STS		D_DIA, R16
00034c cd7e                      	RJMP	CER
                                 
                                 // FUNCIONAMIENTO DE RESTA PARA MES 
                                 RESMES:
00034d 9100 0109                 	LDS		R16, D_MES
00034f 3000                      	CPI		R16, 0
000350 f041                      	BREQ	RMESRR
000351 9100 0108                 	LDS		R16, U_MES
000353 950a                      	DEC		R16
000354 3000                      	CPI		R16, 0
000355 f059                      	BREQ	RCLRMES
000356 9300 0108                 	STS		U_MES, R16
000358 cd72                      	RJMP	CER
                                 
                                 RMESRR:
000359 9100 0108                 	LDS		R16, U_MES
00035b 950a                      	DEC		R16
00035c 3000                      	CPI		R16, 0
00035d f061                      	BREQ	RCLRLMES
00035e 9300 0108                 	STS		U_MES, R16
000360 cd6a                      	RJMP	CER
                                 
                                 RCLRMES:
000361 e009                      	LDI		R16, 9
000362 9300 0108                 	STS		U_MES, R16
000364 9100 0109                 	LDS		R16, D_MES
000366 950a                      	DEC		R16
000367 9300 0109                 	STS		D_MES, R16
000369 cd61                      	RJMP	CER
                                 
                                 RCLRLMES:
00036a e001                      	LDI		R16, 1
00036b 9300 0109                 	STS		D_MES, R16
00036d e002                      	LDI		R16, 2
00036e 9300 0108                 	STS		U_MES, R16
000370 cd5a                      	RJMP	CER
                                 
                                 RESDIA:
000371 e071                      	LDI		CTMES, 1
000372 cf00                      	RJMP	SELMES
                                 
                                 // ENSEAR MES EN DISPLAYS, AGREGADO CONTROLAR OVERFLOW DE MES Y QUE CONLLEVA
                                 FECHA:
000373 9a44                      	SBI		PORTC, PC4
000374 9845                      	CBI		PORTC, PC5
000375 e041                      	LDI		SLIDER, 1
000376 e080                      	LDI		CVALARM, 0		; Desactivar guardar registros en alarma
000377 9100 010e                 	LDS		R16, MODOQ
000379 2700                      	CLR		R16
00037a 9300 010e                 	STS		MODOQ, R16
00037c 2799                      	CLR		HDALARM     	; Apagara el modo encendido de la alarma
00037d cd4d                      	RJMP	CER
                                 
                                 
                                 SETFECHA:
00037e 9845                      	CBI		PORTC, PC5
00037f fca7                      	SBRC	CALEDS, 7
000380 9a44                      	SBI		PORTC, PC4
000381 fea7                      	SBRS	CALEDS, 7
000382 9844                      	CBI		PORTC, PC4
000383 e041                      	LDI		SLIDER, 1 
000384 2799                      	CLR		HDALARM     	; Apagara el modo encendido de la alarma
000385 cd95                      	RJMP	COMUN			; PARA AHORRAR LINEAS SE RECICLO EL CODIGO DE SET HORA PERO CON CAMBIO DE PARAMETROS PARA QUE EL CODIGO ENTIENDA QUE SE DEBER SUMINISTRAR MES
                                 
                                 // FUNCIONAMIENTO DE ALARMA
                                 ALARMA: 
000386 9a44                      	SBI		PORTC, PC4
000387 9a45                      	SBI		PORTC, PC5
000388 e081                      	LDI		CVALARM, 1
000389 e042                      	LDI		SLIDER, 2 
00038a 2799                      	CLR		HDALARM     	; Apagara el modo encendido de la alarma
00038b cd8f                      	RJMP	COMUN
                                 
                                 // ENSEAR VALORES EN DISPLAY (ULTIMAS LINEAS Y ES NECESARIO USAR LAUNCHERS
                                 RDISP:
00038c e4ec                      	LDI     ZL, LOW(DISPLAY << 1)   ; Cargar el byte bajo de la direccin de la tabla
00038d e0f0                          LDI     ZH, HIGH(DISPLAY << 1)  ; Cargar el byte alto de la direccin de la tabla
00038e 9508                      	RET
                                 
                                 // CAMBIAR DISPLAY DE MIN
                                 SU_MIN:
00038f 9828                      	CBI		PORTB, PB0
000390 982a                      	CBI		PORTB, PB2
000391 982b                      	CBI		PORTB, PB3
000392 982c                      	CBI		PORTB, PB4
000393 9a28                      	SBI		PORTB, PB0
000394 fd80                      	SBRC	CVALARM, 0
000395 9100 010f                 	LDS		R16, U_AMIN
000397 ff80                      	SBRS	CVALARM, 0
000398 940e 039d                 	CALL	MODNOR1
00039a 940e 03e3                 	CALL	CAR_DISP
00039c cd30                      	RJMP	PRI
                                 
                                 MODNOR1:
00039d ff40                      	SBRS	SLIDER, 0
00039e 9100 0102                 	LDS		R16, U_MIN		; AQUI SE DECIDE SI SE ENSEA FECHA, HORA o Alarma CON AYUDA DE "SLIDER" y CVALARM
0003a0 fd40                      	SBRC	SLIDER, 0
0003a1 9100 0108                 	LDS		R16, U_MES
0003a3 9508                      	RET
                                 
                                 
                                 // CAMBIAR DISPLAY DE MIN
                                 SD_MIN:
0003a4 9828                      	CBI		PORTB, PB0
0003a5 982a                      	CBI		PORTB, PB2
0003a6 982b                      	CBI		PORTB, PB3
0003a7 982c                      	CBI		PORTB, PB4
0003a8 9a2a                      	SBI		PORTB, PB2
0003a9 fd80                      	SBRC	CVALARM, 0
0003aa 9100 0110                 	LDS		R16, D_AMIN
0003ac ff80                      	SBRS	CVALARM, 0
0003ad 940e 03b2                 	CALL	MODNOR2
0003af 940e 03e3                 	CALL	CAR_DISP
0003b1 cd1d                      	RJMP	SEG
                                 
                                 MODNOR2:
0003b2 ff40                      	SBRS	SLIDER, 0
0003b3 9100 0103                 	LDS		R16, D_MIN		; AQUI SE DECIDE SI SE ENSEA FECHA O HORA CON AYUDA DE "SLIDER"
0003b5 fd40                      	SBRC	SLIDER, 0
0003b6 9100 0109                 	LDS		R16, D_MES
0003b8 9508                      	RET
                                 	
                                 // CAMBIAR DISPLAY DE HORA
                                 SU_HORA:
0003b9 9828                      	CBI		PORTB, PB0
0003ba 982a                      	CBI		PORTB, PB2
0003bb 982b                      	CBI		PORTB, PB3
0003bc 982c                      	CBI		PORTB, PB4
0003bd 9a2b                      	SBI		PORTB, PB3
0003be fd80                      	SBRC	CVALARM, 0
0003bf 9100 0111                 	LDS		R16, U_AHORA
0003c1 ff80                      	SBRS	CVALARM, 0
0003c2 940e 03c7                 	CALL	MODNOR3
0003c4 940e 03e3                 	CALL	CAR_DISP
0003c6 cd0a                      	RJMP	TER
                                 MODNOR3:
0003c7 ff40                      	SBRS	SLIDER, 0
0003c8 9100 0104                 	LDS		R16, U_HORA		; AQUI SE DECIDE SI SE ENSEA FECHA O HORA CON AYUDA DE "SLIDER"
0003ca fd40                      	SBRC	SLIDER, 0
0003cb 9100 0106                 	LDS		R16, U_DIA
0003cd 9508                      	RET
                                 
                                 // CAMBIAR DISPLAY DE HORA
                                 SD_HORA:
0003ce 9828                      	CBI		PORTB, PB0
0003cf 982a                      	CBI		PORTB, PB2
0003d0 982b                      	CBI		PORTB, PB3
0003d1 982c                      	CBI		PORTB, PB4
0003d2 9a2c                      	SBI		PORTB, PB4
0003d3 fd80                      	SBRC	CVALARM, 0
0003d4 9100 0112                 	LDS		R16, D_AHORA
0003d6 ff80                      	SBRS	CVALARM, 0
0003d7 940e 03dc                 	CALL	MODNOR4
0003d9 940e 03e3                 	CALL	CAR_DISP
0003db ccf7                      	RJMP	CUAR
                                 
                                 MODNOR4:
0003dc ff40                      	SBRS	SLIDER, 0
0003dd 9100 0105                 	LDS		R16, D_HORA		; AQUI SE DECIDE SI SE ENSEA FECHA O HORA CON AYUDA DE "SLIDER"
0003df fd40                      	SBRC	SLIDER, 0
0003e0 9100 0107                 	LDS		R16, D_DIA
0003e2 9508                      	RET
                                 
                                 
                                 // CARGAR EL VALOR DEL DISPLAY
                                 CAR_DISP:
                                 	// Sumar la posicin al registro Z
0003e3 0fe0                          ADD     ZL, R16      ; Sumar la posicin al byte bajo de Z
0003e4 e000                          LDI     R16, 0       ; Cargar 0 en R16
0003e5 1ff0                          ADC     ZH, R16      ; Sumar el acarreo al byte alto de Z (si hay desbordamiento)
                                     // Cargar el valor de la tabla en R16 usando LPM
0003e6 9104                          LPM     R16, Z       ; Cargar el valor de la tabla en R16
                                     // Enviar el valor al display (PORTD)
0003e7 b90b                          OUT     PORTD, R16   ; Mostrar el valor en el display
0003e8 940e 038c                 	CALL	RDISP
0003ea 9508                      	RET
                                 
                                 // AUMENTAR EL VALOR DE LA CUENTA
                                 AUMENTAR_VALOR:
0003eb 9100 0100                     LDS     R16, U_SEG      
0003ed 3009                          CPI     R16, 9         
0003ee f021                          BREQ    RUSEG           
0003ef 9503                          INC     R16             
0003f0 9300 0100                     STS     U_SEG, R16      
0003f2 cca9                          RJMP    MAIN_LOOP       
                                 
                                 // AUMENTAR VALOR DE UNIDAD DE SEGUNDO
                                 RUSEG:
0003f3 2700                          CLR     R16             
0003f4 9300 0100                     STS     U_SEG, R16      
0003f6 9100 0101                     LDS     R16, D_SEG      
0003f8 3005                          CPI     R16, 5          
0003f9 f021                          BREQ    RDSEG           
0003fa 9503                          INC     R16             
0003fb 9300 0101                     STS     D_SEG, R16      
0003fd cc9e                          RJMP    MAIN_LOOP       
                                 
                                 // AUMENTAR VALOR DE DECENA DE SEGUNDO
                                 RDSEG:
0003fe 2700                          CLR     R16             
0003ff 9300 0101                     STS     D_SEG, R16      
000401 9100 0102                     LDS     R16, U_MIN      
000403 3009                          CPI     R16, 9         
000404 f021                          BREQ    RUMIN           
000405 9503                          INC     R16             
000406 9300 0102                     STS     U_MIN, R16      
000408 cc93                          RJMP    MAIN_LOOP       
                                 
                                 // AUMENTAR VALOR DE UNIDAD DE MINUTO
                                 RUMIN:
000409 2700                          CLR     R16             
00040a 9300 0102                     STS     U_MIN, R16      
00040c 9100 0103                     LDS     R16, D_MIN      
00040e 3005                          CPI     R16, 5          
00040f f021                          BREQ    RDMIN           
000410 9503                          INC     R16             
000411 9300 0103                     STS     D_MIN, R16      
000413 cc88                          RJMP    MAIN_LOOP       
                                 
                                 // AUMENTAR VALOR DE DECENA DE MINUTO
                                 RDMIN:
000414 2700                          CLR     R16             
000415 9300 0103                     STS     D_MIN, R16      
000417 9100 0105                     LDS     R16, D_HORA     
000419 3002                          CPI     R16, 2          
00041a f041                          BREQ    RRAPIDO         
00041b 9100 0104                     LDS     R16, U_HORA     
00041d 3009                          CPI     R16, 9         
00041e f061                          BREQ    RUHORA          
00041f 9503                          INC     R16             
000420 9300 0104                     STS     U_HORA, R16     
000422 cc79                          RJMP    MAIN_LOOP       
                                 
                                 // Si estamos a final de mes se reinicia el contador en 2 osea 31
                                 RRAPIDO:
000423 9100 0104                     LDS     R16, U_HORA     
000425 3003                          CPI     R16, 3          
000426 f468                          BRSH    RDHORA          
000427 9503                          INC     R16             
000428 9300 0104                     STS     U_HORA, R16     
00042a cc71                          RJMP    MAIN_LOOP       
                                 
                                 // AUMENTAR VALOR DE UNIDAD DE HORA
                                 RUHORA:
00042b 2700                          CLR     R16             
00042c 9300 0104                     STS     U_HORA, R16     
00042e 9100 0105                     LDS     R16, D_HORA     
000430 9503                          INC     R16             
000431 9300 0105                     STS     D_HORA, R16     
000433 cc68                          RJMP    MAIN_LOOP       
                                 
                                 // AUMENTAR VALOR DE DECENA DE HORA
                                 RDHORA:
000434 2700                          CLR     R16             
000435 9300 0105                     STS     D_HORA, R16 
000437 9300 0104                 	STS     U_HORA, R16    
000439 9100 0109                 	LDS		R16, D_MES
00043b 3001                      	CPI		R16, 1				; REVISAMOS EN QUE MES ESTAMOS 
00043c f0a9                      	BREQ	FINALES       
00043d 9100 0108                 	LDS		R16, U_MES
00043f 3001                      	CPI		R16, 1
000440 f0d1                      	BREQ	LARGOS
000441 3002                      	CPI		R16, 2
000442 f111                      	BREQ	FEB
000443 3003                      	CPI		R16, 3
000444 f0b1                      	BREQ	LARGOS
000445 3004                      	CPI		R16, 4
000446 f0c9                      	BREQ	CORTOS
000447 3005                      	CPI		R16, 5
000448 f091                      	BREQ	LARGOS
000449 3006                      	CPI		R16, 6
00044a f0a9                      	BREQ	CORTOS
00044b 3007                      	CPI		R16, 7
00044c f071                      	BREQ	LARGOS
00044d 3008                      	CPI		R16, 8
00044e f061                      	BREQ	LARGOS
00044f 3009                      	CPI		R16, 9
000450 f079                      	BREQ	CORTOS
000451 cc4a                      	RJMP	MAIN_LOOP
                                 
                                 FINALES:
000452 9100 0108                 	LDS		R16, U_MES
000454 3000                      	CPI		R16, 0
000455 f029                      	BREQ	LARGOS
000456 3001                      	CPI		R16, 1
000457 f041                      	BREQ	CORTOS
000458 3002                      	CPI		R16, 2
000459 f081                      	BREQ	DICI
00045a cc41                      	RJMP	MAIN_LOOP
                                 
                                 	// FUNCIONAMIENTO PARA MESES LARGOS
                                 LARGOS:
00045b 9100 0107                 	LDS		R16, D_DIA
00045d 3003                      	CPI		R16, 3
00045e f0b9                      	BREQ	FMESL
00045f c00e                      	RJMP	COMUN1
                                 	// FUNCIONAMIENTO PARA MESES CORTOS
                                 CORTOS:
000460 9100 0107                 	LDS		R16, D_DIA
000462 3003                      	CPI		R16, 3
000463 f0b9                      	BREQ	FMESC
000464 c009                      	RJMP	COMUN1
                                 	// FUNCIONAMIENTO PARA FEBRERO
                                 FEB:
000465 9100 0107                 	LDS		R16, D_DIA
000467 3002                      	CPI		R16, 2
000468 f0b9                      	BREQ	FMESFEB
000469 c004                      	RJMP	COMUN1
                                 	// FUNCIONAMIENTO PARA DICIEMBRE (AL AUMENTAR SE TIENE QUE REINICIAR A 1/1)	
                                 DICI:
00046a 9100 0107                 	LDS		R16, D_DIA
00046c 3003                      	CPI		R16, 3
00046d f0b9                      	BREQ	FMESDIC
                                 COMUN1:
00046e 9100 0106                 	LDS		R16, U_DIA
000470 3009                      	CPI		R16, 9
000471 f0d9                      	BREQ	UDIA
000472 9503                      	INC		R16
000473 9300 0106                 	STS		U_DIA, R16
000475 cc26                      	RJMP	MAIN_LOOP
                                 
                                 FMESL:
000476 9100 0106                 	LDS		R16, U_DIA
000478 3001                      	CPI		R16, 1
000479 f0e1                      	BREQ	UMESF
00047a c00e                      	RJMP	COMUN2
                                 FMESC:
00047b 9100 0106                 	LDS		R16, U_DIA
00047d 3000                      	CPI		R16, 0
00047e f0b9                      	BREQ	UMESF
00047f c009                      	RJMP	COMUN2
                                 FMESFEB:
000480 9100 0106                 	LDS		R16, U_DIA
000482 3008                      	CPI		R16, 8
000483 f091                      	BREQ	UMESF
000484 c004                      	RJMP	COMUN2
                                 FMESDIC:
000485 9100 0106                 	LDS		R16, U_DIA
000487 3001                      	CPI		R16, 1
000488 f0c9                      	BREQ	UMESFD
                                 COMUN2:
000489 9503                      	INC		R16
00048a 9300 0106                 	STS		U_DIA, R16
00048c cc0f                      	RJMP	MAIN_LOOP
                                 
                                 UDIA:
00048d 2700                      	CLR		R16
00048e 9300 0106                 	STS		U_DIA, R16
000490 9100 0107                 	LDS		R16, D_DIA
000492 9503                      	INC		R16
000493 9300 0107                 	STS		D_DIA, R16
000495 cc06                      	RJMP	MAIN_LOOP
                                 
                                 UMESF:
000496 e001                      	LDI		R16, 1
000497 9300 0106                 	STS		U_DIA, R16
000499 2700                      	CLR		R16
00049a 9300 0107                 	STS		D_DIA, R16
00049c 9100 0108                 	LDS		R16, U_MES
00049e 9503                      	INC		R16
00049f 9300 0108                 	STS		U_MES, R16
0004a1 cbfa                      	RJMP	MAIN_LOOP
                                 
                                 UMESFD:
0004a2 2700                      	CLR		R16
0004a3 9300 0109                 	STS		D_MES, R16
0004a5 9300 0107                 	STS		D_DIA, R16
0004a7 e001                      	LDI		R16, 1
0004a8 9300 0108                 	STS		U_MES, R16
0004aa 9300 0106                 	STS		U_DIA, R16
0004ac cbef                      	RJMP	MAIN_LOOP
                                 
                                 // FUNCIONAMIENTO DE INTERRUPCIONES			
                                 // SE ACTIVA CON UN OVERFLOW
                                 TMR0_ISR:
0004ad 9160 010a                 	LDS		CTIMERS, TIEMPOR
0004af bd66                          OUT     TCNT0, CTIMERS
0004b0 9523                          INC     TIEMPO
0004b1 94f3                      	INC		CLEDS
0004b2 9518                          RETI
                                 
                                 TMR2_ISR:
0004b3 9553                      	INC		CAMBIADOR
0004b4 3054                      	CPI		CAMBIADOR, 4
0004b5 f011                      	BREQ	RCAMBIADOR
                                 SIGUE:
0004b6 94a3                      	INC		CALEDS
0004b7 9518                      	RETI
                                 
                                 RCAMBIADOR:
0004b8 e050                      	LDI		CAMBIADOR, 0
0004b9 cffc                      	RJMP	SIGUE
                                 
                                 // SE ACTIVA AL PRECIONAR UN BOTON
                                 PCINT_ISR:
0004ba 9b33                      	SBIS    PINC, PC3   
0004bb c007                          RJMP    CAMBIO      
0004bc 9b32                          SBIS    PINC, PC2   
0004bd c030                          RJMP    BOTON3
0004be 9b31                      	SBIS    PINC, PC1   
0004bf c021                          RJMP    BOTON2      
0004c0 9b30                          SBIS    PINC, PC0   
0004c1 c007                          RJMP    BOTON1   
0004c2 9518                          RETI                
                                 
                                 CAMBIO:
0004c3 9513                      	INC		MODO				;CAMBIO DE MODO
0004c4 3015                      	CPI		MODO, 5
0004c5 f009                      	BREQ	REINICIO
0004c6 9518                      	RETI
                                 
                                 REINICIO:
0004c7 2711                      	CLR		MODO				; Si modo llego a 5 se reincia a 5
0004c8 9518                      	RETI
                                 
                                 BOTON1:							;Funcionamiento para boton 1
0004c9 3010                      	CPI		MODO, 0				;Se activa para apagar la alarma
0004ca f049                      	BREQ	APALA
0004cb 3011                      	CPI		MODO, 1				;Se activa si estamos en modo config hora
0004cc f071                      	BREQ	SUMA
0004cd 3012                      	CPI		MODO, 2				;Se activa si estamos en modo config hora
0004ce f029                      	BREQ	APALA
0004cf 3013                      	CPI		MODO, 3				;Se activa si estamos en modo config fecha
0004d0 f051                      	BREQ	SUMA
0004d1 3014                      	CPI		MODO, 4
0004d2 f041                      	BREQ	SUMA			;Se activa si estamos en modo config alarma
0004d3 9518                      	RETI
                                 
                                 APALA:
0004d4 2d0d                      	MOV		R16, ALAREN
0004d5 3001                      	CPI		R16, 1
0004d6 f009                      	BREQ	APAGARALAR
0004d7 9518                      	RETI
                                 
                                 APAGARALAR:
0004d8 e001                      	LDI		R16, 1
0004d9 2ec0                      	MOV		STOPALAR, R16
0004da 9518                      	RETI
                                 
                                 SUMA:
0004db 9100 010c                 	LDS		R16, ACTISUM
0004dd 9503                      	INC		R16
0004de 9300 010c                 	STS		ACTISUM, R16
0004e0 9518                      	RETI
                                 	 
                                 
                                 BOTON2:
0004e1 3011                      	CPI		MODO, 1
0004e2 f029                      	BREQ	RESTA			;Se activa si estamos en modo config hora
0004e3 3013                      	CPI		MODO, 3
0004e4 f019                      	BREQ	RESTA			;Se activa si estamos en modo config fecha
0004e5 3014                      	CPI		MODO, 4
0004e6 f009                      	BREQ	RESTA			;Se activa si estamos en modo config alarma
0004e7 9518                      	RETI
                                 
                                 RESTA:
0004e8 9100 010d                 	LDS		R16, ACTIRES
0004ea 9503                      	INC		R16
0004eb 9300 010d                 	STS		ACTIRES, R16
0004ed 9518                      	RETI 
                                 
                                 BOTON3:
0004ee 3010                      	CPI		MODO, 0				;Se activa si estamos en modo hora
0004ef f049                      	BREQ	HABIALAR
0004f0 3011                      	CPI		MODO, 1
0004f1 f069                      	BREQ	CAMBIARDISPLAY		;Se activa si estamos en modo config hora
0004f2 3012                      	CPI		MODO, 2				;Se activa si estamos en modo mes
0004f3 f029                      	BREQ	HABIALAR
0004f4 3013                      	CPI		MODO, 3
0004f5 f049                      	BREQ	CAMBIARDISPLAY		;Se activa si estamos en modo config fecha
0004f6 3014                      	CPI		MODO, 4
0004f7 f039                      	BREQ	CAMBIARDISPLAY			;Se activa si estamos en modo config alarma
0004f8 9518                      	RETI
                                 
                                 HABIALAR:
0004f9 9593                      	INC		HDALARM
0004fa 3092                      	CPI		HDALARM, 2
0004fb f009                      	BREQ	REALR
0004fc 9518                      	RETI
                                 REALR:
0004fd 2799                      	CLR		HDALARM
0004fe 9518                      	RETI	
                                 
                                 CAMBIARDISPLAY:
0004ff 9100 010b                 	LDS		R16, MDISP
000501 9503                      	INC		R16
000502 9300 010b                 	STS		MDISP, R16
000504 9518                      	RETI
                                 
                                 
                                 


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega328P" register use summary:
x  :   0 y  :   0 z  :   2 r0 :   0 r1 :   0 r2 :   0 r3 :   0 r4 :   0 
r5 :   0 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:   8 r11:  11 r12:   4 
r13:   4 r14:  11 r15:   4 r16: 460 r17:  22 r18:   4 r19:   0 r20:  19 
r21:   8 r22:   2 r23:   9 r24:  76 r25:  12 r26:   0 r27:   0 r28:   0 
r29:   0 r30:   3 r31:   3 
Registers used: 18 out of 35 (51.4%)

"ATmega328P" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   1 add   :   1 adiw  :   0 and   :   0 
andi  :   0 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  : 115 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 brlt  :   0 brmi  :   0 
brne  :   1 brpl  :   0 brsh  :   2 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :  12 cbi   :  32 cbr   :   0 
clc   :   0 clh   :   0 cli   :   1 cln   :   0 clr   :  33 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   5 cpc   :   0 
cpi   : 113 cpse  :   0 dec   :  15 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :   0 inc   :  35 jmp   :   4 
ld    :   0 ldd   :   0 ldi   :  58 lds   : 116 lpm   :   4 lsl   :   0 
lsr   :   0 mov   :  12 movw  :   0 mul   :   0 muls  :   0 mulsu :   0 
neg   :   0 nop   :   0 or    :   0 ori   :   0 out   :   9 pop   :   0 
push  :   0 rcall :   0 ret   :  11 reti  :  15 rjmp  : 120 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :  28 sbic  :   0 sbis  :   4 
sbiw  :   0 sbr   :   0 sbrc  :  54 sbrs  :  52 sec   :   0 seh   :   0 
sei   :   1 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :   0 std   :   0 sts   : 135 
sub   :   0 subi  :   0 swap  :   0 tst   :   0 wdr   :   0 
Instructions used: 28 out of 113 (24.8%)

"ATmega328P" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000a0a   2508     10   2518   32768   7.7%
[.dseg] 0x000100 0x000113      0     19     19    2048   0.9%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 0 warnings
