Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date              : Fri Dec  4 10:59:51 2020
| Host              : DESKTOP-4A374NS running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file tpu_transmit_timing_summary_routed.rpt -pb tpu_transmit_timing_summary_routed.pb -rpx tpu_transmit_timing_summary_routed.rpx -warn_on_violation
| Design            : tpu_transmit
| Device            : xcku040-ffva1156
| Speed File        : -2  PRODUCTION 1.25 12-04-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (288)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (288)
---------------------------------
 There are 288 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.019        0.000                      0               120154        0.030        0.000                      0               119928        0.344        0.000                       0                 50597  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)           Period(ns)      Frequency(MHz)
-----                              ------------           ----------      --------------
CLK_125MHZ_P                       {0.000 4.000}          8.000           125.000         
  clk_out1_tpu_transmit_clock      {0.000 2.000}          4.000           250.000         
  clkfbout_tpu_transmit_clock      {0.000 4.000}          8.000           125.000         
refclk_p                           {0.000 3.200}          6.400           156.250         
  qpll0outclk_out                  {0.000 0.097}          0.194           5156.250        
    rxoutclk_out[0]                {0.000 1.600}          3.200           312.500         
      rxrecclk_out                 {0.000 3.200}          6.400           156.250         
    txoutclk_out[0]                {0.000 1.600}          3.200           312.500         
      ten_gig_eth_pcs_pma_ch0_n_6  {0.000 3.200}          6.400           156.250         
  qpll0outrefclk_out               {0.000 3.200}          6.400           156.250         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_125MHZ_P                                                                                                                                                                         1.600        0.000                       0                     1  
  clk_out1_tpu_transmit_clock            0.019        0.000                      0               108631        0.030        0.000                      0               108631        1.020        0.000                       0                 44522  
  clkfbout_tpu_transmit_clock                                                                                                                                                        6.621        0.000                       0                     3  
refclk_p                                 1.617        0.000                      0                 5750        0.035        0.000                      0                 5635        1.400        0.000                       0                  3145  
    rxoutclk_out[0]                                                                                                                                                                  0.366        0.000                       0                     3  
      rxrecclk_out                       2.614        0.000                      0                 2778        0.038        0.000                      0                 2778        0.755        0.000                       0                  1402  
    txoutclk_out[0]                                                                                                                                                                  0.344        0.000                       0                     3  
      ten_gig_eth_pcs_pma_ch0_n_6        2.011        0.000                      0                 2668        0.033        0.000                      0                 2668        0.420        0.000                       0                  1518  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
refclk_p                     clk_out1_tpu_transmit_clock        5.398        0.000                      0                   22                                                                        
clk_out1_tpu_transmit_clock  refclk_p                           3.077        0.000                      0                   11                                                                        
ten_gig_eth_pcs_pma_ch0_n_6  refclk_p                           0.977        0.000                      0                  188        0.074        0.000                      0                  162  
ten_gig_eth_pcs_pma_ch0_n_6  rxrecclk_out                       1.788        0.000                      0                   31                                                                        
refclk_p                     ten_gig_eth_pcs_pma_ch0_n_6        2.541        0.000                      0                  160        0.738        0.000                      0                  144  
rxrecclk_out                 ten_gig_eth_pcs_pma_ch0_n_6        2.463        0.000                      0                    5                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_125MHZ_P
  To Clock:  CLK_125MHZ_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_125MHZ_P
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK_125MHZ_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         8.000       6.929      MMCME3_ADV_X1Y2  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            2.400         4.000       1.600      MMCME3_ADV_X1Y2  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            2.400         4.000       1.600      MMCME3_ADV_X1Y2  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            2.400         4.000       1.600      MMCME3_ADV_X1Y2  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            2.400         4.000       1.600      MMCME3_ADV_X1Y2  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_tpu_transmit_clock
  To Clock:  clk_out1_tpu_transmit_clock

Setup :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (required time - arrival time)
  Source:                 tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_tpu_transmit_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_tpu_transmit_clock rise@4.000ns - clk_out1_tpu_transmit_clock rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 1.978ns (51.217%)  route 1.884ns (48.783%))
  Logic Levels:           12  (CARRY8=6 LUT2=3 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.910ns = ( 3.090 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.459ns (routing 0.752ns, distribution 1.707ns)
  Clock Net Delay (Destination): 2.202ns (routing 0.691ns, distribution 1.511ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     0.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.047    -3.570 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.133    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.050 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44520, routed)       2.459    -0.591    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/clk_out1
    SLICE_X18Y88         FDRE                                         r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y88         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.477 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_cnt_reg[3]/Q
                         net (fo=101, routed)         0.420    -0.057    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/ram_cos_reg_64_127_0_6/ADDRA3
    SLICE_X18Y87         RAMD64E (Prop_A6LUT_SLICEM_RADR3_O)
                                                      0.115     0.058 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/ram_cos_reg_64_127_0_6/RAMA/O
                         net (fo=1, routed)           0.298     0.356    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/ram_cos_reg_64_127_0_6_n_0
    SLICE_X19Y88         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.115     0.471 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_coscos_i_16__6/O
                         net (fo=1, routed)           0.069     0.540    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_coscos_i_16__6_n_0
    SLICE_X19Y88         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.132     0.672 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_coscos_i_8__6/O
                         net (fo=22, routed)          0.303     0.975    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X16Y86         LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.152     1.127 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.ma0/O
                         net (fo=1, routed)           0.000     1.127    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/ma_sig
    SLICE_X16Y86         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.346     1.473 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.027     1.500    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X16Y87         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.133     1.633 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4_CARRY8/O[1]
                         net (fo=1, routed)           0.343     1.976    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/O
    SLICE_X16Y90         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132     2.108 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     2.108    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2_n_0
    SLICE_X16Y90         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.176     2.284 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[7]
                         net (fo=1, routed)           0.027     2.311    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X16Y91         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.133     2.444 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=1, routed)           0.329     2.773    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[9]
    SLICE_X16Y96         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     2.889 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__55_carry_i_2/O
                         net (fo=1, routed)           0.000     2.889    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__55_carry_i_2_n_0
    SLICE_X16Y96         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.176     3.065 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__55_carry/CO[7]
                         net (fo=1, routed)           0.027     3.092    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__55_carry_n_0
    SLICE_X16Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.138     3.230 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__55_carry__0/O[3]
                         net (fo=1, routed)           0.041     3.271    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[11]
    SLICE_X16Y97         FDRE                                         r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      4.000     4.000 r  
    G10                                               0.000     4.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     4.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     4.325 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     4.376    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.376 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     5.154    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.713     0.441 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     0.813    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     0.888 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44520, routed)       2.202     3.090    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X16Y97         FDRE                                         r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][15]/C
                         clock pessimism              0.205     3.294    
                         clock uncertainty           -0.063     3.231    
    SLICE_X16Y97         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     3.290    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][15]
  -------------------------------------------------------------------
                         required time                          3.290    
                         arrival time                          -3.271    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.023ns  (required time - arrival time)
  Source:                 tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_tpu_transmit_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_tpu_transmit_clock rise@4.000ns - clk_out1_tpu_transmit_clock rise@0.000ns)
  Data Path Delay:        3.857ns  (logic 1.973ns (51.154%)  route 1.884ns (48.846%))
  Logic Levels:           12  (CARRY8=6 LUT2=3 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.910ns = ( 3.090 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.459ns (routing 0.752ns, distribution 1.707ns)
  Clock Net Delay (Destination): 2.202ns (routing 0.691ns, distribution 1.511ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     0.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.047    -3.570 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.133    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.050 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44520, routed)       2.459    -0.591    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/clk_out1
    SLICE_X18Y88         FDRE                                         r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y88         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.477 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_cnt_reg[3]/Q
                         net (fo=101, routed)         0.420    -0.057    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/ram_cos_reg_64_127_0_6/ADDRA3
    SLICE_X18Y87         RAMD64E (Prop_A6LUT_SLICEM_RADR3_O)
                                                      0.115     0.058 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/ram_cos_reg_64_127_0_6/RAMA/O
                         net (fo=1, routed)           0.298     0.356    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/ram_cos_reg_64_127_0_6_n_0
    SLICE_X19Y88         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.115     0.471 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_coscos_i_16__6/O
                         net (fo=1, routed)           0.069     0.540    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_coscos_i_16__6_n_0
    SLICE_X19Y88         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.132     0.672 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_coscos_i_8__6/O
                         net (fo=22, routed)          0.303     0.975    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X16Y86         LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.152     1.127 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.ma0/O
                         net (fo=1, routed)           0.000     1.127    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/ma_sig
    SLICE_X16Y86         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.346     1.473 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.027     1.500    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X16Y87         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.133     1.633 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4_CARRY8/O[1]
                         net (fo=1, routed)           0.343     1.976    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/O
    SLICE_X16Y90         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132     2.108 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     2.108    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2_n_0
    SLICE_X16Y90         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.176     2.284 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[7]
                         net (fo=1, routed)           0.027     2.311    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X16Y91         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.133     2.444 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=1, routed)           0.329     2.773    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[9]
    SLICE_X16Y96         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     2.889 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__55_carry_i_2/O
                         net (fo=1, routed)           0.000     2.889    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__55_carry_i_2_n_0
    SLICE_X16Y96         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.176     3.065 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__55_carry/CO[7]
                         net (fo=1, routed)           0.027     3.092    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__55_carry_n_0
    SLICE_X16Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.133     3.225 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__55_carry__0/O[1]
                         net (fo=1, routed)           0.041     3.266    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[9]
    SLICE_X16Y97         FDRE                                         r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      4.000     4.000 r  
    G10                                               0.000     4.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     4.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     4.325 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     4.376    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.376 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     5.154    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.713     0.441 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     0.813    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     0.888 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44520, routed)       2.202     3.090    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X16Y97         FDRE                                         r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][13]/C
                         clock pessimism              0.205     3.294    
                         clock uncertainty           -0.063     3.231    
    SLICE_X16Y97         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     3.289    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][13]
  -------------------------------------------------------------------
                         required time                          3.289    
                         arrival time                          -3.266    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.035ns  (required time - arrival time)
  Source:                 tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_tpu_transmit_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_tpu_transmit_clock rise@4.000ns - clk_out1_tpu_transmit_clock rise@0.000ns)
  Data Path Delay:        3.811ns  (logic 1.566ns (41.092%)  route 2.245ns (58.908%))
  Logic Levels:           7  (CARRY8=4 LUT2=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.705ns = ( 3.295 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.335ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.715ns (routing 0.752ns, distribution 1.963ns)
  Clock Net Delay (Destination): 2.407ns (routing 0.691ns, distribution 1.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     0.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.047    -3.570 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.133    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.050 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44520, routed)       2.715    -0.335    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/clk_out1
    SLICE_X62Y30         FDRE                                         r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115    -0.220 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_cnt_reg[1]/Q
                         net (fo=102, routed)         0.490     0.270    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/ram_sin_reg_320_383_0_6/ADDRB1
    SLICE_X64Y27         RAMD64E (Prop_B6LUT_SLICEM_RADR1_O)
                                                      0.177     0.447 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/ram_sin_reg_320_383_0_6/RAMB/O
                         net (fo=1, routed)           0.342     0.789    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/ram_sin_reg_320_383_0_6_n_1
    SLICE_X63Y31         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.071     0.860 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_sinsin_i_7/O
                         net (fo=34, routed)          0.343     1.203    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/B[1]
    SLICE_X61Y30         LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.165     1.368 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.ma0/O
                         net (fo=1, routed)           0.000     1.368    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.ma0_n_0
    SLICE_X61Y30         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[5])
                                                      0.284     1.652 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4_CARRY8/O[5]
                         net (fo=2, routed)           0.483     2.135    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[5]
    SLICE_X60Y28         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_O[5])
                                                      0.274     2.409 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/O[5]
                         net (fo=2, routed)           0.519     2.928    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[5]
    SLICE_X60Y30         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.342     3.270 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__55_carry/CO[7]
                         net (fo=1, routed)           0.027     3.297    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__55_carry_n_0
    SLICE_X60Y31         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.138     3.435 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__55_carry__0/O[3]
                         net (fo=1, routed)           0.041     3.476    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[11]
    SLICE_X60Y31         FDRE                                         r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      4.000     4.000 r  
    G10                                               0.000     4.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     4.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     4.325 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     4.376    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.376 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     5.154    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.713     0.441 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     0.813    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     0.888 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44520, routed)       2.407     3.295    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X60Y31         FDRE                                         r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][15]/C
                         clock pessimism              0.221     3.516    
                         clock uncertainty           -0.063     3.453    
    SLICE_X60Y31         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     3.512    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][15]
  -------------------------------------------------------------------
                         required time                          3.512    
                         arrival time                          -3.476    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.039ns  (required time - arrival time)
  Source:                 tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_tpu_transmit_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_tpu_transmit_clock rise@4.000ns - clk_out1_tpu_transmit_clock rise@0.000ns)
  Data Path Delay:        3.806ns  (logic 1.561ns (41.014%)  route 2.245ns (58.986%))
  Logic Levels:           7  (CARRY8=4 LUT2=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.705ns = ( 3.295 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.335ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.715ns (routing 0.752ns, distribution 1.963ns)
  Clock Net Delay (Destination): 2.407ns (routing 0.691ns, distribution 1.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     0.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.047    -3.570 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.133    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.050 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44520, routed)       2.715    -0.335    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/clk_out1
    SLICE_X62Y30         FDRE                                         r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115    -0.220 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_cnt_reg[1]/Q
                         net (fo=102, routed)         0.490     0.270    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/ram_sin_reg_320_383_0_6/ADDRB1
    SLICE_X64Y27         RAMD64E (Prop_B6LUT_SLICEM_RADR1_O)
                                                      0.177     0.447 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/ram_sin_reg_320_383_0_6/RAMB/O
                         net (fo=1, routed)           0.342     0.789    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/ram_sin_reg_320_383_0_6_n_1
    SLICE_X63Y31         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.071     0.860 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_sinsin_i_7/O
                         net (fo=34, routed)          0.343     1.203    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/B[1]
    SLICE_X61Y30         LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.165     1.368 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.ma0/O
                         net (fo=1, routed)           0.000     1.368    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.ma0_n_0
    SLICE_X61Y30         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[5])
                                                      0.284     1.652 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4_CARRY8/O[5]
                         net (fo=2, routed)           0.483     2.135    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[5]
    SLICE_X60Y28         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_O[5])
                                                      0.274     2.409 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/O[5]
                         net (fo=2, routed)           0.519     2.928    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[5]
    SLICE_X60Y30         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.342     3.270 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__55_carry/CO[7]
                         net (fo=1, routed)           0.027     3.297    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__55_carry_n_0
    SLICE_X60Y31         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.133     3.430 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__55_carry__0/O[1]
                         net (fo=1, routed)           0.041     3.471    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[9]
    SLICE_X60Y31         FDRE                                         r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      4.000     4.000 r  
    G10                                               0.000     4.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     4.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     4.325 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     4.376    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.376 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     5.154    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.713     0.441 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     0.813    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     0.888 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44520, routed)       2.407     3.295    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X60Y31         FDRE                                         r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][13]/C
                         clock pessimism              0.221     3.516    
                         clock uncertainty           -0.063     3.453    
    SLICE_X60Y31         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     3.511    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][13]
  -------------------------------------------------------------------
                         required time                          3.511    
                         arrival time                          -3.471    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.044ns  (required time - arrival time)
  Source:                 tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/mult_cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_tpu_transmit_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_tpu_transmit_clock rise@4.000ns - clk_out1_tpu_transmit_clock rise@0.000ns)
  Data Path Delay:        3.892ns  (logic 1.640ns (42.138%)  route 2.252ns (57.862%))
  Logic Levels:           9  (CARRY8=4 LUT2=2 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.903ns = ( 3.097 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.411ns (routing 0.752ns, distribution 1.659ns)
  Clock Net Delay (Destination): 2.209ns (routing 0.691ns, distribution 1.518ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     0.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.047    -3.570 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.133    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.050 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44520, routed)       2.411    -0.639    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/clk_out1
    SLICE_X26Y233        FDSE                                         r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/mult_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y233        FDSE (Prop_BFF_SLICEM_C_Q)
                                                      0.113    -0.526 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/mult_cnt_reg[0]/Q
                         net (fo=103, routed)         0.542     0.016    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/ram_cos_reg_64_127_0_6/ADDRF0
    SLICE_X24Y230        RAMD64E (Prop_F6LUT_SLICEM_RADR0_O)
                                                      0.192     0.208 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/ram_cos_reg_64_127_0_6/RAMF/O
                         net (fo=1, routed)           0.233     0.441    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/ram_cos_reg_64_127_0_6_n_5
    SLICE_X26Y230        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.190     0.631 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/mult_duc_coscos_i_11__2/O
                         net (fo=1, routed)           0.205     0.836    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/mult_duc_coscos_i_11__2_n_0
    SLICE_X27Y230        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.040     0.876 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/mult_duc_coscos_i_3__2/O
                         net (fo=34, routed)          0.484     1.360    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/B[5]
    SLICE_X23Y237        LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.165     1.525 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.ma0/O
                         net (fo=1, routed)           0.000     1.525    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.ma0_n_0
    SLICE_X23Y237        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[4])
                                                      0.248     1.773 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4_CARRY8/O[4]
                         net (fo=2, routed)           0.436     2.209    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[2]_2[4]
    SLICE_X23Y239        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.342     2.551 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__27_carry/CO[7]
                         net (fo=1, routed)           0.027     2.578    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__27_carry_n_0
    SLICE_X23Y240        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.099     2.677 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__27_carry__0/O[0]
                         net (fo=2, routed)           0.284     2.961    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp1[8]
    SLICE_X22Y238        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.115     3.076 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__55_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.076    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__55_carry__0_i_2_n_0
    SLICE_X22Y238        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[3])
                                                      0.136     3.212 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__55_carry__0/O[3]
                         net (fo=1, routed)           0.041     3.253    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[11]
    SLICE_X22Y238        FDRE                                         r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      4.000     4.000 r  
    G10                                               0.000     4.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     4.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     4.325 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     4.376    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.376 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     5.154    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.713     0.441 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     0.813    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     0.888 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44520, routed)       2.209     3.097    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X22Y238        FDRE                                         r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][15]/C
                         clock pessimism              0.205     3.302    
                         clock uncertainty           -0.063     3.239    
    SLICE_X22Y238        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     3.298    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][15]
  -------------------------------------------------------------------
                         required time                          3.298    
                         arrival time                          -3.253    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.062ns  (required time - arrival time)
  Source:                 tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_tpu_transmit_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_tpu_transmit_clock rise@4.000ns - clk_out1_tpu_transmit_clock rise@0.000ns)
  Data Path Delay:        3.819ns  (logic 1.939ns (50.772%)  route 1.880ns (49.228%))
  Logic Levels:           12  (CARRY8=6 LUT2=3 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.910ns = ( 3.090 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.459ns (routing 0.752ns, distribution 1.707ns)
  Clock Net Delay (Destination): 2.202ns (routing 0.691ns, distribution 1.511ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     0.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.047    -3.570 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.133    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.050 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44520, routed)       2.459    -0.591    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/clk_out1
    SLICE_X18Y88         FDRE                                         r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y88         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.477 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_cnt_reg[3]/Q
                         net (fo=101, routed)         0.420    -0.057    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/ram_cos_reg_64_127_0_6/ADDRA3
    SLICE_X18Y87         RAMD64E (Prop_A6LUT_SLICEM_RADR3_O)
                                                      0.115     0.058 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/ram_cos_reg_64_127_0_6/RAMA/O
                         net (fo=1, routed)           0.298     0.356    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/ram_cos_reg_64_127_0_6_n_0
    SLICE_X19Y88         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.115     0.471 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_coscos_i_16__6/O
                         net (fo=1, routed)           0.069     0.540    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_coscos_i_16__6_n_0
    SLICE_X19Y88         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.132     0.672 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_coscos_i_8__6/O
                         net (fo=22, routed)          0.303     0.975    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X16Y86         LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.152     1.127 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.ma0/O
                         net (fo=1, routed)           0.000     1.127    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/ma_sig
    SLICE_X16Y86         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.346     1.473 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.027     1.500    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X16Y87         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.133     1.633 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4_CARRY8/O[1]
                         net (fo=1, routed)           0.343     1.976    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/O
    SLICE_X16Y90         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132     2.108 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     2.108    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2_n_0
    SLICE_X16Y90         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.176     2.284 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[7]
                         net (fo=1, routed)           0.027     2.311    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X16Y91         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.133     2.444 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=1, routed)           0.329     2.773    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[9]
    SLICE_X16Y96         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     2.889 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__55_carry_i_2/O
                         net (fo=1, routed)           0.000     2.889    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__55_carry_i_2_n_0
    SLICE_X16Y96         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.176     3.065 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__55_carry/CO[7]
                         net (fo=1, routed)           0.027     3.092    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__55_carry_n_0
    SLICE_X16Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.099     3.191 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__55_carry__0/O[0]
                         net (fo=1, routed)           0.037     3.228    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[8]
    SLICE_X16Y97         FDRE                                         r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      4.000     4.000 r  
    G10                                               0.000     4.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     4.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     4.325 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     4.376    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.376 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     5.154    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.713     0.441 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     0.813    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     0.888 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44520, routed)       2.202     3.090    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X16Y97         FDRE                                         r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][12]/C
                         clock pessimism              0.205     3.294    
                         clock uncertainty           -0.063     3.231    
    SLICE_X16Y97         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059     3.290    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][12]
  -------------------------------------------------------------------
                         required time                          3.290    
                         arrival time                          -3.228    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.066ns  (required time - arrival time)
  Source:                 tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_tpu_transmit_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_tpu_transmit_clock rise@4.000ns - clk_out1_tpu_transmit_clock rise@0.000ns)
  Data Path Delay:        3.815ns  (logic 1.929ns (50.564%)  route 1.886ns (49.436%))
  Logic Levels:           12  (CARRY8=6 LUT2=3 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.910ns = ( 3.090 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.459ns (routing 0.752ns, distribution 1.707ns)
  Clock Net Delay (Destination): 2.202ns (routing 0.691ns, distribution 1.511ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     0.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.047    -3.570 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.133    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.050 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44520, routed)       2.459    -0.591    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/clk_out1
    SLICE_X18Y88         FDRE                                         r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y88         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.477 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_cnt_reg[3]/Q
                         net (fo=101, routed)         0.420    -0.057    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/ram_cos_reg_64_127_0_6/ADDRA3
    SLICE_X18Y87         RAMD64E (Prop_A6LUT_SLICEM_RADR3_O)
                                                      0.115     0.058 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/ram_cos_reg_64_127_0_6/RAMA/O
                         net (fo=1, routed)           0.298     0.356    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/ram_cos_reg_64_127_0_6_n_0
    SLICE_X19Y88         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.115     0.471 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_coscos_i_16__6/O
                         net (fo=1, routed)           0.069     0.540    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_coscos_i_16__6_n_0
    SLICE_X19Y88         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.132     0.672 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_coscos_i_8__6/O
                         net (fo=22, routed)          0.303     0.975    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X16Y86         LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.152     1.127 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.ma0/O
                         net (fo=1, routed)           0.000     1.127    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/ma_sig
    SLICE_X16Y86         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.346     1.473 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.027     1.500    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X16Y87         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.133     1.633 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4_CARRY8/O[1]
                         net (fo=1, routed)           0.343     1.976    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/O
    SLICE_X16Y90         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132     2.108 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     2.108    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2_n_0
    SLICE_X16Y90         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.176     2.284 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[7]
                         net (fo=1, routed)           0.027     2.311    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X16Y91         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.133     2.444 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=1, routed)           0.329     2.773    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[9]
    SLICE_X16Y96         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     2.889 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__55_carry_i_2/O
                         net (fo=1, routed)           0.000     2.889    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__55_carry_i_2_n_0
    SLICE_X16Y96         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.176     3.065 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__55_carry/CO[7]
                         net (fo=1, routed)           0.027     3.092    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__55_carry_n_0
    SLICE_X16Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.089     3.181 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__55_carry__0/O[2]
                         net (fo=1, routed)           0.043     3.224    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[10]
    SLICE_X16Y97         FDRE                                         r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      4.000     4.000 r  
    G10                                               0.000     4.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     4.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     4.325 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     4.376    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.376 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     5.154    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.713     0.441 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     0.813    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     0.888 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44520, routed)       2.202     3.090    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X16Y97         FDRE                                         r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][14]/C
                         clock pessimism              0.205     3.294    
                         clock uncertainty           -0.063     3.231    
    SLICE_X16Y97         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     3.290    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][14]
  -------------------------------------------------------------------
                         required time                          3.290    
                         arrival time                          -3.224    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (required time - arrival time)
  Source:                 tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_cossin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_tpu_transmit_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_tpu_transmit_clock rise@4.000ns - clk_out1_tpu_transmit_clock rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 1.973ns (52.099%)  route 1.814ns (47.901%))
  Logic Levels:           12  (CARRY8=6 LUT2=2 LUT4=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.696ns = ( 3.304 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.333ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.717ns (routing 0.752ns, distribution 1.965ns)
  Clock Net Delay (Destination): 2.416ns (routing 0.691ns, distribution 1.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     0.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.047    -3.570 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.133    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.050 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44520, routed)       2.717    -0.333    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/clk_out1
    SLICE_X62Y31         FDSE                                         r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDSE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.219 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_cnt_reg[0]/Q
                         net (fo=103, routed)         0.284     0.065    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/ram_sin_reg_192_255_0_6/ADDRA0
    SLICE_X62Y31         RAMD64E (Prop_A6LUT_SLICEM_RADR0_O)
                                                      0.190     0.255 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/ram_sin_reg_192_255_0_6/RAMA/O
                         net (fo=1, routed)           0.332     0.587    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/ram_sin_reg_192_255_0_6_n_0
    SLICE_X63Y30         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.115     0.702 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_sinsin_i_16/O
                         net (fo=1, routed)           0.134     0.836    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_sinsin_i_16_n_0
    SLICE_X63Y31         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.070     0.906 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_sinsin_i_8/O
                         net (fo=22, routed)          0.348     1.254    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_cossin/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X62Y36         LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.135     1.389 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_cossin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[3].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     1.389    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_cossin/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig86_out
    SLICE_X62Y36         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.324     1.713 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_cossin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.027     1.740    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_cossin/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X62Y37         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.133     1.873 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_cossin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4_CARRY8/O[1]
                         net (fo=1, routed)           0.341     2.214    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_cossin/U0/i_mult/gLUT.gLUT_speed.iLUT/O
    SLICE_X64Y34         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.137     2.351 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_cossin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     2.351    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_cossin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2_n_0
    SLICE_X64Y34         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.176     2.527 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_cossin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[7]
                         net (fo=1, routed)           0.027     2.554    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_cossin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X64Y35         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.133     2.687 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_cossin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=1, routed)           0.253     2.940    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_cossin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[9]
    SLICE_X65Y34         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132     3.072 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_cossin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__55_carry_i_2/O
                         net (fo=1, routed)           0.000     3.072    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_cossin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__55_carry_i_2_n_0
    SLICE_X65Y34         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.176     3.248 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_cossin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__55_carry/CO[7]
                         net (fo=1, routed)           0.027     3.275    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_cossin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__55_carry_n_0
    SLICE_X65Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.138     3.413 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_cossin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__55_carry__0/O[3]
                         net (fo=1, routed)           0.041     3.454    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_cossin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[11]
    SLICE_X65Y35         FDRE                                         r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_cossin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      4.000     4.000 r  
    G10                                               0.000     4.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     4.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     4.325 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     4.376    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.376 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     5.154    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.713     0.441 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     0.813    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     0.888 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44520, routed)       2.416     3.304    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_cossin/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X65Y35         FDRE                                         r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_cossin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][15]/C
                         clock pessimism              0.221     3.525    
                         clock uncertainty           -0.063     3.461    
    SLICE_X65Y35         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     3.520    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_cossin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][15]
  -------------------------------------------------------------------
                         required time                          3.520    
                         arrival time                          -3.454    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_cossin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_tpu_transmit_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_tpu_transmit_clock rise@4.000ns - clk_out1_tpu_transmit_clock rise@0.000ns)
  Data Path Delay:        3.782ns  (logic 1.968ns (52.036%)  route 1.814ns (47.964%))
  Logic Levels:           12  (CARRY8=6 LUT2=2 LUT4=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.696ns = ( 3.304 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.333ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.717ns (routing 0.752ns, distribution 1.965ns)
  Clock Net Delay (Destination): 2.416ns (routing 0.691ns, distribution 1.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     0.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.047    -3.570 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.133    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.050 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44520, routed)       2.717    -0.333    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/clk_out1
    SLICE_X62Y31         FDSE                                         r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDSE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.219 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_cnt_reg[0]/Q
                         net (fo=103, routed)         0.284     0.065    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/ram_sin_reg_192_255_0_6/ADDRA0
    SLICE_X62Y31         RAMD64E (Prop_A6LUT_SLICEM_RADR0_O)
                                                      0.190     0.255 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/ram_sin_reg_192_255_0_6/RAMA/O
                         net (fo=1, routed)           0.332     0.587    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/ram_sin_reg_192_255_0_6_n_0
    SLICE_X63Y30         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.115     0.702 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_sinsin_i_16/O
                         net (fo=1, routed)           0.134     0.836    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_sinsin_i_16_n_0
    SLICE_X63Y31         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.070     0.906 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_sinsin_i_8/O
                         net (fo=22, routed)          0.348     1.254    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_cossin/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X62Y36         LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.135     1.389 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_cossin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[3].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     1.389    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_cossin/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig86_out
    SLICE_X62Y36         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.324     1.713 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_cossin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.027     1.740    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_cossin/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X62Y37         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.133     1.873 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_cossin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4_CARRY8/O[1]
                         net (fo=1, routed)           0.341     2.214    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_cossin/U0/i_mult/gLUT.gLUT_speed.iLUT/O
    SLICE_X64Y34         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.137     2.351 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_cossin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     2.351    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_cossin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2_n_0
    SLICE_X64Y34         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.176     2.527 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_cossin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[7]
                         net (fo=1, routed)           0.027     2.554    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_cossin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X64Y35         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.133     2.687 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_cossin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=1, routed)           0.253     2.940    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_cossin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[9]
    SLICE_X65Y34         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132     3.072 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_cossin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__55_carry_i_2/O
                         net (fo=1, routed)           0.000     3.072    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_cossin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__55_carry_i_2_n_0
    SLICE_X65Y34         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.176     3.248 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_cossin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__55_carry/CO[7]
                         net (fo=1, routed)           0.027     3.275    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_cossin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__55_carry_n_0
    SLICE_X65Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.133     3.408 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_cossin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__55_carry__0/O[1]
                         net (fo=1, routed)           0.041     3.449    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_cossin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[9]
    SLICE_X65Y35         FDRE                                         r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_cossin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      4.000     4.000 r  
    G10                                               0.000     4.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     4.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     4.325 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     4.376    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.376 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     5.154    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.713     0.441 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     0.813    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     0.888 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44520, routed)       2.416     3.304    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_cossin/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X65Y35         FDRE                                         r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_cossin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][13]/C
                         clock pessimism              0.221     3.525    
                         clock uncertainty           -0.063     3.461    
    SLICE_X65Y35         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     3.519    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_cossin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][13]
  -------------------------------------------------------------------
                         required time                          3.519    
                         arrival time                          -3.449    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[5].rs_encoder/U0/e1/obsncgd/obsnhbizx5cdiboi5dsrgpke5ykictc/obsncsau20/obsncsau34opseig5riz15csa/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[5].interleaver/data_in_reg[717]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_tpu_transmit_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_tpu_transmit_clock rise@4.000ns - clk_out1_tpu_transmit_clock rise@0.000ns)
  Data Path Delay:        3.626ns  (logic 0.305ns (8.411%)  route 3.321ns (91.589%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.721ns = ( 3.279 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.300ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.750ns (routing 0.752ns, distribution 1.998ns)
  Clock Net Delay (Destination): 2.391ns (routing 0.691ns, distribution 1.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     0.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.047    -3.570 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.133    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.050 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44520, routed)       2.750    -0.300    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[5].rs_encoder/U0/e1/obsncgd/obsnhbizx5cdiboi5dsrgpke5ykictc/obsncsau20/obsaaarmk
    SLICE_X64Y121        FDRE                                         r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[5].rs_encoder/U0/e1/obsncgd/obsnhbizx5cdiboi5dsrgpke5ykictc/obsncsau20/obsncsau34opseig5riz15csa/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y121        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.186 r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[5].rs_encoder/U0/e1/obsncgd/obsnhbizx5cdiboi5dsrgpke5ykictc/obsncsau20/obsncsau34opseig5riz15csa/Q
                         net (fo=255, routed)         3.291     3.105    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[5].interleaver/m_axis_output_tdata[3]
    SLICE_X57Y90         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.191     3.296 r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[5].interleaver/data_in[717]_i_1__9/O
                         net (fo=1, routed)           0.030     3.326    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[5].interleaver/mux25_out[1323]
    SLICE_X57Y90         FDRE                                         r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[5].interleaver/data_in_reg[717]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      4.000     4.000 r  
    G10                                               0.000     4.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     4.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     4.325 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     4.376    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.376 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     5.154    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.713     0.441 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     0.813    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     0.888 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44520, routed)       2.391     3.279    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[5].interleaver/clk_out1
    SLICE_X57Y90         FDRE                                         r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[5].interleaver/data_in_reg[717]/C
                         clock pessimism              0.124     3.402    
                         clock uncertainty           -0.063     3.339    
    SLICE_X57Y90         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.059     3.398    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[5].interleaver/data_in_reg[717]
  -------------------------------------------------------------------
                         required time                          3.398    
                         arrival time                          -3.326    
  -------------------------------------------------------------------
                         slack                                  0.072    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 tpu_pushstream/buffer[5].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tpu_pushstream/buffer[5].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_tpu_transmit_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tpu_transmit_clock rise@0.000ns - clk_out1_tpu_transmit_clock rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.080ns (45.455%)  route 0.096ns (54.545%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.442ns
    Source Clock Delay      (SCD):    -0.383ns
    Clock Pessimism Removal (CPR):    -0.149ns
  Clock Net Delay (Source):      1.215ns (routing 0.364ns, distribution 0.851ns)
  Clock Net Delay (Destination): 1.429ns (routing 0.405ns, distribution 1.024ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     0.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.428    -1.792 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.625    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.598 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44520, routed)       1.215    -0.383    tpu_pushstream/buffer[5].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/wr_clk
    SLICE_X54Y76         FDRE                                         r  tpu_pushstream/buffer[5].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048    -0.335 r  tpu_pushstream/buffer[5].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/Q
                         net (fo=4, routed)           0.080    -0.255    tpu_pushstream/buffer[5].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/Q[7]
    SLICE_X55Y76         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.032    -0.223 r  tpu_pushstream/buffer[5].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_1__2/O
                         net (fo=1, routed)           0.016    -0.207    tpu_pushstream/buffer[5].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_1__2_n_0
    SLICE_X55Y76         FDRE                                         r  tpu_pushstream/buffer[5].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     0.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.074    -2.111 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.902    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.871 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44520, routed)       1.429    -0.442    tpu_pushstream/buffer[5].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/wr_clk
    SLICE_X55Y76         FDRE                                         r  tpu_pushstream/buffer[5].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/C
                         clock pessimism              0.149    -0.293    
    SLICE_X55Y76         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.056    -0.237    tpu_pushstream/buffer[5].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[6].scrambler/j_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[6].scrambler/rand_data_reg_0_127_0_0__5/DP.HIGH/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_tpu_transmit_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tpu_transmit_clock rise@0.000ns - clk_out1_tpu_transmit_clock rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.049ns (28.824%)  route 0.121ns (71.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.572ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.126ns
  Clock Net Delay (Source):      1.088ns (routing 0.364ns, distribution 0.724ns)
  Clock Net Delay (Destination): 1.299ns (routing 0.405ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     0.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.428    -1.792 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.625    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.598 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44520, routed)       1.088    -0.510    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[6].scrambler/clk_out1
    SLICE_X21Y203        FDRE                                         r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[6].scrambler/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y203        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049    -0.461 r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[6].scrambler/j_reg[4]/Q
                         net (fo=147, routed)         0.121    -0.340    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[6].scrambler/rand_data_reg_0_127_0_0__5/A4
    SLICE_X20Y201        RAMD64E                                      r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[6].scrambler/rand_data_reg_0_127_0_0__5/DP.HIGH/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     0.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.074    -2.111 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.902    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.871 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44520, routed)       1.299    -0.572    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[6].scrambler/rand_data_reg_0_127_0_0__5/WCLK
    SLICE_X20Y201        RAMD64E                                      r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[6].scrambler/rand_data_reg_0_127_0_0__5/DP.HIGH/CLK
                         clock pessimism              0.126    -0.446    
    SLICE_X20Y201        RAMD64E (Hold_E6LUT_SLICEM_CLK_WADR4)
                                                      0.075    -0.371    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[6].scrambler/rand_data_reg_0_127_0_0__5/DP.HIGH
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[6].scrambler/j_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[6].scrambler/rand_data_reg_0_127_0_0__5/DP.LOW/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_tpu_transmit_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tpu_transmit_clock rise@0.000ns - clk_out1_tpu_transmit_clock rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.049ns (28.824%)  route 0.121ns (71.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.572ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.126ns
  Clock Net Delay (Source):      1.088ns (routing 0.364ns, distribution 0.724ns)
  Clock Net Delay (Destination): 1.299ns (routing 0.405ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     0.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.428    -1.792 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.625    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.598 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44520, routed)       1.088    -0.510    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[6].scrambler/clk_out1
    SLICE_X21Y203        FDRE                                         r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[6].scrambler/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y203        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049    -0.461 r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[6].scrambler/j_reg[4]/Q
                         net (fo=147, routed)         0.121    -0.340    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[6].scrambler/rand_data_reg_0_127_0_0__5/A4
    SLICE_X20Y201        RAMD64E                                      r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[6].scrambler/rand_data_reg_0_127_0_0__5/DP.LOW/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     0.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.074    -2.111 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.902    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.871 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44520, routed)       1.299    -0.572    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[6].scrambler/rand_data_reg_0_127_0_0__5/WCLK
    SLICE_X20Y201        RAMD64E                                      r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[6].scrambler/rand_data_reg_0_127_0_0__5/DP.LOW/CLK
                         clock pessimism              0.126    -0.446    
    SLICE_X20Y201        RAMD64E (Hold_F6LUT_SLICEM_CLK_WADR4)
                                                      0.075    -0.371    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[6].scrambler/rand_data_reg_0_127_0_0__5/DP.LOW
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[6].scrambler/j_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[6].scrambler/rand_data_reg_0_127_0_0__5/SP.HIGH/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_tpu_transmit_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tpu_transmit_clock rise@0.000ns - clk_out1_tpu_transmit_clock rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.049ns (28.824%)  route 0.121ns (71.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.572ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.126ns
  Clock Net Delay (Source):      1.088ns (routing 0.364ns, distribution 0.724ns)
  Clock Net Delay (Destination): 1.299ns (routing 0.405ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     0.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.428    -1.792 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.625    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.598 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44520, routed)       1.088    -0.510    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[6].scrambler/clk_out1
    SLICE_X21Y203        FDRE                                         r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[6].scrambler/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y203        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049    -0.461 r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[6].scrambler/j_reg[4]/Q
                         net (fo=147, routed)         0.121    -0.340    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[6].scrambler/rand_data_reg_0_127_0_0__5/A4
    SLICE_X20Y201        RAMD64E                                      r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[6].scrambler/rand_data_reg_0_127_0_0__5/SP.HIGH/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     0.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.074    -2.111 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.902    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.871 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44520, routed)       1.299    -0.572    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[6].scrambler/rand_data_reg_0_127_0_0__5/WCLK
    SLICE_X20Y201        RAMD64E                                      r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[6].scrambler/rand_data_reg_0_127_0_0__5/SP.HIGH/CLK
                         clock pessimism              0.126    -0.446    
    SLICE_X20Y201        RAMD64E (Hold_G6LUT_SLICEM_CLK_WADR4)
                                                      0.075    -0.371    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[6].scrambler/rand_data_reg_0_127_0_0__5/SP.HIGH
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[6].scrambler/j_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[6].scrambler/rand_data_reg_0_127_0_0__5/SP.LOW/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_tpu_transmit_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tpu_transmit_clock rise@0.000ns - clk_out1_tpu_transmit_clock rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.049ns (28.824%)  route 0.121ns (71.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.572ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.126ns
  Clock Net Delay (Source):      1.088ns (routing 0.364ns, distribution 0.724ns)
  Clock Net Delay (Destination): 1.299ns (routing 0.405ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     0.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.428    -1.792 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.625    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.598 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44520, routed)       1.088    -0.510    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[6].scrambler/clk_out1
    SLICE_X21Y203        FDRE                                         r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[6].scrambler/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y203        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049    -0.461 r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[6].scrambler/j_reg[4]/Q
                         net (fo=147, routed)         0.121    -0.340    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[6].scrambler/rand_data_reg_0_127_0_0__5/A4
    SLICE_X20Y201        RAMD64E                                      r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[6].scrambler/rand_data_reg_0_127_0_0__5/SP.LOW/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     0.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.074    -2.111 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.902    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.871 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44520, routed)       1.299    -0.572    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[6].scrambler/rand_data_reg_0_127_0_0__5/WCLK
    SLICE_X20Y201        RAMD64E                                      r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[6].scrambler/rand_data_reg_0_127_0_0__5/SP.LOW/CLK
                         clock pessimism              0.126    -0.446    
    SLICE_X20Y201        RAMD64E (Hold_H6LUT_SLICEM_CLK_WADR4)
                                                      0.075    -0.371    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[6].scrambler/rand_data_reg_0_127_0_0__5/SP.LOW
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[5].rs_encoder/U0/e1/obsncgd/obsncdic/obsadbj54egusmagcpyum1p5yur5cdieqt5ri0d5csh2indesfl/obsaaqkb/obsaepru34aeta0c5ary0titrnf5cdjzithvcp2rcbx2kgn5yui/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[5].rs_encoder/U0/e1/obsncgd/obsncdic/obsadbj54egusmagcpyum35rjd4egqjbh5crtt4fepyq0gjeld/obsaaqkb/obsaepru34aeta0c5ary0titrnf5cdjzithvcp2rcbx2kgn5yui/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_tpu_transmit_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tpu_transmit_clock rise@0.000ns - clk_out1_tpu_transmit_clock rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.079ns (44.633%)  route 0.098ns (55.367%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.421ns
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    -0.146ns
  Clock Net Delay (Source):      1.233ns (routing 0.364ns, distribution 0.869ns)
  Clock Net Delay (Destination): 1.450ns (routing 0.405ns, distribution 1.045ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     0.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.428    -1.792 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.625    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.598 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44520, routed)       1.233    -0.365    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[5].rs_encoder/U0/e1/obsncgd/obsncdic/obsadbj54egusmagcpyum1p5yur5cdieqt5ri0d5csh2indesfl/obsaaqkb/obsaaarmk
    SLICE_X62Y130        FDRE                                         r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[5].rs_encoder/U0/e1/obsncgd/obsncdic/obsadbj54egusmagcpyum1p5yur5cdieqt5ri0d5csh2indesfl/obsaaqkb/obsaepru34aeta0c5ary0titrnf5cdjzithvcp2rcbx2kgn5yui/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y130        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049    -0.316 r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[5].rs_encoder/U0/e1/obsncgd/obsncdic/obsadbj54egusmagcpyum1p5yur5cdieqt5ri0d5csh2indesfl/obsaaqkb/obsaepru34aeta0c5ary0titrnf5cdjzithvcp2rcbx2kgn5yui/Q
                         net (fo=17, routed)          0.082    -0.234    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[5].rs_encoder/U0/e1/obsncgd/obsncdic/obsnbulqd/obsnde1l4egrcbx5cdiuk0/obsfiwy14fdg52ki5rbucbib/obsih5tl2igxmbz4edb
    SLICE_X64Y130        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.030    -0.204 r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[5].rs_encoder/U0/e1/obsncgd/obsncdic/obsnbulqd/obsnde1l4egrcbx5cdiuk0/obsfiwy14fdg52ki5rbucbib/obsfepru34aeta0c5ary0titrnf5cdjzithvcp4fdg52ki5chzx45h2a/O
                         net (fo=1, routed)           0.016    -0.188    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[5].rs_encoder/U0/e1/obsncgd/obsncdic/obsadbj54egusmagcpyum35rjd4egqjbh5crtt4fepyq0gjeld/obsaaqkb/obsndexzcedpqmqn5riz15cshzy0
    SLICE_X64Y130        FDRE                                         r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[5].rs_encoder/U0/e1/obsncgd/obsncdic/obsadbj54egusmagcpyum35rjd4egqjbh5crtt4fepyq0gjeld/obsaaqkb/obsaepru34aeta0c5ary0titrnf5cdjzithvcp2rcbx2kgn5yui/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     0.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.074    -2.111 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.902    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.871 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44520, routed)       1.450    -0.421    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[5].rs_encoder/U0/e1/obsncgd/obsncdic/obsadbj54egusmagcpyum35rjd4egqjbh5crtt4fepyq0gjeld/obsaaqkb/obsaaarmk
    SLICE_X64Y130        FDRE                                         r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[5].rs_encoder/U0/e1/obsncgd/obsncdic/obsadbj54egusmagcpyum35rjd4egqjbh5crtt4fepyq0gjeld/obsaaqkb/obsaepru34aeta0c5ary0titrnf5cdjzithvcp2rcbx2kgn5yui/C
                         clock pessimism              0.146    -0.275    
    SLICE_X64Y130        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056    -0.219    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[5].rs_encoder/U0/e1/obsncgd/obsncdic/obsadbj54egusmagcpyum35rjd4egqjbh5crtt4fepyq0gjeld/obsaaqkb/obsaepru34aeta0c5ary0titrnf5cdjzithvcp2rcbx2kgn5yui
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[4].rs_encoder/U0/e1/obsncgd/obsncdic/obsadbj54egusmagcpyum1p5yur5cdieqt5rizx5csh2indesfl/obsaaqkb/obsaepru34aeta0c5ary0titrnf5cdjzithvcp2rcbx2kgn5yui/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[4].rs_encoder/U0/e1/obsncgd/obsncdic/obsndbj54egusmagcpyum1ppyur5cdieqt5rizx5csh2indesfl/obsaaqkb/obsaepru34aeta0c5ary0titrnf5cdjzithvcp2rcbx2kgn5yui/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_tpu_transmit_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tpu_transmit_clock rise@0.000ns - clk_out1_tpu_transmit_clock rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.079ns (44.886%)  route 0.097ns (55.114%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.603ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.168ns
  Clock Net Delay (Source):      1.075ns (routing 0.364ns, distribution 0.711ns)
  Clock Net Delay (Destination): 1.268ns (routing 0.405ns, distribution 0.863ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     0.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.428    -1.792 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.625    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.598 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44520, routed)       1.075    -0.523    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[4].rs_encoder/U0/e1/obsncgd/obsncdic/obsadbj54egusmagcpyum1p5yur5cdieqt5rizx5csh2indesfl/obsaaqkb/obsaaarmk
    SLICE_X38Y72         FDRE                                         r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[4].rs_encoder/U0/e1/obsncgd/obsncdic/obsadbj54egusmagcpyum1p5yur5cdieqt5rizx5csh2indesfl/obsaaqkb/obsaepru34aeta0c5ary0titrnf5cdjzithvcp2rcbx2kgn5yui/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049    -0.474 r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[4].rs_encoder/U0/e1/obsncgd/obsncdic/obsadbj54egusmagcpyum1p5yur5cdieqt5rizx5csh2indesfl/obsaaqkb/obsaepru34aeta0c5ary0titrnf5cdjzithvcp2rcbx2kgn5yui/Q
                         net (fo=21, routed)          0.081    -0.393    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[4].rs_encoder/U0/e1/obsncgd/obsncdic/obsnbulqd/obsnde1l4egrcbx5cdiuk0/obsfiwy14fdg52ki5rbucbib/obsfh5tl2igb
    SLICE_X40Y72         LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.030    -0.363 r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[4].rs_encoder/U0/e1/obsncgd/obsncdic/obsnbulqd/obsnde1l4egrcbx5cdiuk0/obsfiwy14fdg52ki5rbucbib/obsiepru34aeta0c5ary0titrnf5cdjzithvcp4fdg52ki5chzx45g1vk/O
                         net (fo=1, routed)           0.016    -0.347    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[4].rs_encoder/U0/e1/obsncgd/obsncdic/obsndbj54egusmagcpyum1ppyur5cdieqt5rizx5csh2indesfl/obsaaqkb/obsadexzcedpqmqn5rizw45rjd21na
    SLICE_X40Y72         FDRE                                         r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[4].rs_encoder/U0/e1/obsncgd/obsncdic/obsndbj54egusmagcpyum1ppyur5cdieqt5rizx5csh2indesfl/obsaaqkb/obsaepru34aeta0c5ary0titrnf5cdjzithvcp2rcbx2kgn5yui/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     0.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.074    -2.111 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.902    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.871 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44520, routed)       1.268    -0.603    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[4].rs_encoder/U0/e1/obsncgd/obsncdic/obsndbj54egusmagcpyum1ppyur5cdieqt5rizx5csh2indesfl/obsaaqkb/obsaaarmk
    SLICE_X40Y72         FDRE                                         r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[4].rs_encoder/U0/e1/obsncgd/obsncdic/obsndbj54egusmagcpyum1ppyur5cdieqt5rizx5csh2indesfl/obsaaqkb/obsaepru34aeta0c5ary0titrnf5cdjzithvcp2rcbx2kgn5yui/C
                         clock pessimism              0.168    -0.434    
    SLICE_X40Y72         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056    -0.378    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[4].rs_encoder/U0/e1/obsncgd/obsncdic/obsndbj54egusmagcpyum1ppyur5cdieqt5rizx5csh2indesfl/obsaaqkb/obsaepru34aeta0c5ary0titrnf5cdjzithvcp2rcbx2kgn5yui
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_tpu_transmit_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tpu_transmit_clock rise@0.000ns - clk_out1_tpu_transmit_clock rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.064ns (41.290%)  route 0.091ns (58.710%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.605ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.170ns
  Clock Net Delay (Source):      1.096ns (routing 0.364ns, distribution 0.732ns)
  Clock Net Delay (Destination): 1.266ns (routing 0.405ns, distribution 0.861ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     0.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.428    -1.792 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.625    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.598 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44520, routed)       1.096    -0.502    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X40Y5          FDRE                                         r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049    -0.453 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[5]/Q
                         net (fo=6, routed)           0.075    -0.378    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/Q[5]
    SLICE_X39Y5          LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.015    -0.363 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_1/O
                         net (fo=1, routed)           0.016    -0.347    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_1_n_0
    SLICE_X39Y5          FDRE                                         r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     0.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.074    -2.111 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.902    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.871 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44520, routed)       1.266    -0.605    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X39Y5          FDRE                                         r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]/C
                         clock pessimism              0.170    -0.434    
    SLICE_X39Y5          FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056    -0.378    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[6].rs_encoder/U0/e1/obsncgd/obsncdic/obsadbj54egusmagcpyum15rjd4egqjbh5crud4fepyq0gjeld/obsaaqkb/obsaepru34aeta0c5ary0titrnf5cdjzithvcp2rcbx2kgn5yui/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[6].rs_encoder/U0/e1/obsncgd/obsncdic/obsndbj54egusmagcpyum25rjd4egqjbh5crud4fepyq0gjeld/obsaaqkb/obsaepru34aeta0c5ary0titrnf5cdjzithvcp2rcbx2kgn5yui/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_tpu_transmit_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tpu_transmit_clock rise@0.000ns - clk_out1_tpu_transmit_clock rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.063ns (40.909%)  route 0.091ns (59.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.630ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.156ns
  Clock Net Delay (Source):      1.058ns (routing 0.364ns, distribution 0.694ns)
  Clock Net Delay (Destination): 1.241ns (routing 0.405ns, distribution 0.836ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     0.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.428    -1.792 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.625    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.598 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44520, routed)       1.058    -0.540    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[6].rs_encoder/U0/e1/obsncgd/obsncdic/obsadbj54egusmagcpyum15rjd4egqjbh5crud4fepyq0gjeld/obsaaqkb/obsaaarmk
    SLICE_X23Y208        FDRE                                         r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[6].rs_encoder/U0/e1/obsncgd/obsncdic/obsadbj54egusmagcpyum15rjd4egqjbh5crud4fepyq0gjeld/obsaaqkb/obsaepru34aeta0c5ary0titrnf5cdjzithvcp2rcbx2kgn5yui/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y208        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048    -0.492 r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[6].rs_encoder/U0/e1/obsncgd/obsncdic/obsadbj54egusmagcpyum15rjd4egqjbh5crud4fepyq0gjeld/obsaaqkb/obsaepru34aeta0c5ary0titrnf5cdjzithvcp2rcbx2kgn5yui/Q
                         net (fo=1, routed)           0.076    -0.416    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[6].rs_encoder/U0/e1/obsncgd/obsncdic/obsnbulqd/obsnde1l4egrcbx5cdiuk0/obsfiwy14fdg52ki5rbucbib/obsffqza02qhhyqn
    SLICE_X22Y208        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015    -0.401 r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[6].rs_encoder/U0/e1/obsncgd/obsncdic/obsnbulqd/obsnde1l4egrcbx5cdiuk0/obsfiwy14fdg52ki5rbucbib/obsaepru34aeta0c5ary0titrnf5cdjzithvcp4fdg52ki5chzx45hua/O
                         net (fo=1, routed)           0.015    -0.386    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[6].rs_encoder/U0/e1/obsncgd/obsncdic/obsndbj54egusmagcpyum25rjd4egqjbh5crud4fepyq0gjeld/obsaaqkb/obsadexzcedpqmqn5rizz5csh0a0
    SLICE_X22Y208        FDRE                                         r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[6].rs_encoder/U0/e1/obsncgd/obsncdic/obsndbj54egusmagcpyum25rjd4egqjbh5crud4fepyq0gjeld/obsaaqkb/obsaepru34aeta0c5ary0titrnf5cdjzithvcp2rcbx2kgn5yui/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     0.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.074    -2.111 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.902    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.871 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44520, routed)       1.241    -0.630    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[6].rs_encoder/U0/e1/obsncgd/obsncdic/obsndbj54egusmagcpyum25rjd4egqjbh5crud4fepyq0gjeld/obsaaqkb/obsaaarmk
    SLICE_X22Y208        FDRE                                         r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[6].rs_encoder/U0/e1/obsncgd/obsncdic/obsndbj54egusmagcpyum25rjd4egqjbh5crud4fepyq0gjeld/obsaaqkb/obsaepru34aeta0c5ary0titrnf5cdjzithvcp2rcbx2kgn5yui/C
                         clock pessimism              0.156    -0.474    
    SLICE_X22Y208        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056    -0.418    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[6].rs_encoder/U0/e1/obsncgd/obsncdic/obsndbj54egusmagcpyum25rjd4egqjbh5crud4fepyq0gjeld/obsaaqkb/obsaepru34aeta0c5ary0titrnf5cdjzithvcp2rcbx2kgn5yui
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[6].scrambler/j_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[6].scrambler/rand_data_reg_0_127_0_0__5/DP.HIGH/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_tpu_transmit_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tpu_transmit_clock rise@0.000ns - clk_out1_tpu_transmit_clock rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.048ns (27.429%)  route 0.127ns (72.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.572ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.126ns
  Clock Net Delay (Source):      1.085ns (routing 0.364ns, distribution 0.721ns)
  Clock Net Delay (Destination): 1.299ns (routing 0.405ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     0.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.428    -1.792 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.625    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.598 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44520, routed)       1.085    -0.513    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[6].scrambler/clk_out1
    SLICE_X20Y204        FDRE                                         r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[6].scrambler/j_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y204        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048    -0.465 r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[6].scrambler/j_reg[2]/Q
                         net (fo=181, routed)         0.127    -0.338    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[6].scrambler/rand_data_reg_0_127_0_0__5/A2
    SLICE_X20Y201        RAMD64E                                      r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[6].scrambler/rand_data_reg_0_127_0_0__5/DP.HIGH/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     0.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.074    -2.111 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.902    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.871 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44520, routed)       1.299    -0.572    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[6].scrambler/rand_data_reg_0_127_0_0__5/WCLK
    SLICE_X20Y201        RAMD64E                                      r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[6].scrambler/rand_data_reg_0_127_0_0__5/DP.HIGH/CLK
                         clock pessimism              0.126    -0.446    
    SLICE_X20Y201        RAMD64E (Hold_E6LUT_SLICEM_CLK_WADR2)
                                                      0.075    -0.371    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[6].scrambler/rand_data_reg_0_127_0_0__5/DP.HIGH
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_tpu_transmit_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.961         4.000       2.039      RAMB18_X3Y94  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.961         4.000       2.039      RAMB18_X6Y12  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.961         4.000       2.039      RAMB18_X3Y96  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.961         4.000       2.039      RAMB18_X6Y11  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.961         4.000       2.039      RAMB18_X4Y80  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.961         4.000       2.039      RAMB18_X4Y65  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.961         4.000       2.039      RAMB18_X5Y12  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.961         4.000       2.039      RAMB18_X6Y79  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.961         4.000       2.039      RAMB18_X4Y12  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.961         4.000       2.039      RAMB18_X5Y86  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.980         2.000       1.020      RAMB18_X6Y11  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.980         2.000       1.020      RAMB18_X4Y65  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.980         2.000       1.020      RAMB18_X5Y12  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.980         2.000       1.020      RAMB18_X2Y34  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.980         2.000       1.020      RAMB18_X6Y85  tpu_pushstream/buffer[1].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.980         2.000       1.020      RAMB18_X3Y98  tpu_pushstream/buffer[3].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.980         2.000       1.020      RAMB18_X3Y94  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.980         2.000       1.020      RAMB18_X6Y12  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.980         2.000       1.020      RAMB18_X6Y12  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.980         2.000       1.020      RAMB18_X3Y96  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.980         2.000       1.020      RAMB18_X6Y12  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.980         2.000       1.020      RAMB18_X4Y80  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.980         2.000       1.020      RAMB18_X4Y65  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.980         2.000       1.020      RAMB18_X5Y12  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.980         2.000       1.020      RAMB18_X6Y79  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.980         2.000       1.020      RAMB18_X1Y36  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.980         2.000       1.020      RAMB18_X6Y16  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.980         2.000       1.020      RAMB18_X6Y85  tpu_pushstream/buffer[1].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.980         2.000       1.020      RAMB18_X3Y94  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.980         2.000       1.020      RAMB18_X3Y94  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_tpu_transmit_clock
  To Clock:  clkfbout_tpu_transmit_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_tpu_transmit_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { tpu_transmit_clock/inst/mmcme3_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCE/I             n/a            1.379         8.000       6.621      BUFGCE_X1Y49     tpu_transmit_clock/inst/clkf_buf/I
Min Period  n/a     MMCME3_ADV/CLKFBOUT  n/a            1.071         8.000       6.929      MMCME3_ADV_X1Y2  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKFBOUT
Min Period  n/a     MMCME3_ADV/CLKFBIN   n/a            1.071         8.000       6.929      MMCME3_ADV_X1Y2  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  refclk_p
  To Clock:  refclk_p

Setup :            0  Failing Endpoints,  Worst Slack        1.617ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.617ns  (required time - arrival time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_control_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_crc/q_reg[31]/D
                            (rising edge-triggered cell FDSE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (refclk_p rise@6.400ns - refclk_p rise@0.000ns)
  Data Path Delay:        4.664ns  (logic 1.014ns (21.741%)  route 3.650ns (78.259%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.575ns = ( 8.975 - 6.400 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.314ns (routing 0.861ns, distribution 1.453ns)
  Clock Net Delay (Destination): 2.037ns (routing 0.782ns, distribution 1.255ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=3144, routed)        2.314     3.074    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_clk
    SLICE_X93Y184        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_control_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y184        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     3.192 f  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_control_reg[7]/Q
                         net (fo=7, routed)           0.473     3.665    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_control[7]
    SLICE_X95Y187        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.193     3.858 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/q[20]_i_5__0/O
                         net (fo=1, routed)           0.182     4.040    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/q[20]_i_5__0_n_0
    SLICE_X95Y187        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.040     4.080 f  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/q[20]_i_2__0/O
                         net (fo=213, routed)         1.263     5.343    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/q[20]_i_2__0_n_0
    SLICE_X87Y193        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.173     5.516 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/q[22]_i_5__0/O
                         net (fo=9, routed)           0.634     6.150    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/q[22]_i_5__0_n_0
    SLICE_X90Y190        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.132     6.282 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/q[23]_i_4__0/O
                         net (fo=3, routed)           0.546     6.828    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/q[23]_i_4__0_n_0
    SLICE_X87Y190        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.185     7.013 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/q[31]_i_2__0/O
                         net (fo=1, routed)           0.529     7.542    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/q[31]_i_2__0_n_0
    SLICE_X90Y190        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.173     7.715 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/q[31]_i_1__0/O
                         net (fo=1, routed)           0.023     7.738    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_crc/D[31]
    SLICE_X90Y190        FDSE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_crc/q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      6.400     6.400 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.400 r  refclk_p (IN)
                         net (fo=0)                   0.000     6.400    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     6.609 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.046     6.655    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.938 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=3144, routed)        2.037     8.975    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_crc/rx_clk
    SLICE_X90Y190        FDSE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_crc/q_reg[31]/C
                         clock pessimism              0.357     9.332    
                         clock uncertainty           -0.035     9.296    
    SLICE_X90Y190        FDSE (Setup_AFF_SLICEL_C_D)
                                                      0.059     9.355    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_crc/q_reg[31]
  -------------------------------------------------------------------
                         required time                          9.355    
                         arrival time                          -7.738    
  -------------------------------------------------------------------
                         slack                                  1.617    

Slack (MET) :             1.997ns  (required time - arrival time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_sm/tx_axis_tready_int_reg/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (refclk_p rise@6.400ns - refclk_p rise@0.000ns)
  Data Path Delay:        3.637ns  (logic 0.842ns (23.151%)  route 2.795ns (76.849%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.419ns = ( 8.819 - 6.400 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.229ns (routing 0.861ns, distribution 1.368ns)
  Clock Net Delay (Destination): 1.881ns (routing 0.782ns, distribution 1.099ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=3144, routed)        2.229     2.989    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_sm/tx_clk
    SLICE_X76Y181        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_sm/tx_axis_tready_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y181        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     3.103 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_sm/tx_axis_tready_int_reg/Q
                         net (fo=10, routed)          0.597     3.700    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_sm/tx_axis_tready_int
    SLICE_X76Y178        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.136     3.836 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_sm/tx_axis_tready_INST_0/O
                         net (fo=3, routed)           0.498     4.334    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/m_axis_tready
    SLICE_X76Y166        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.194     4.528 r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst_i_1/O
                         net (fo=13, routed)          0.317     4.845    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X74Y166        LUT4 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.194     5.039 r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=27, routed)          0.532     5.571    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X74Y159        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.204     5.775 r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_2/O
                         net (fo=2, routed)           0.851     6.626    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_2_n_0
    RAMB36_X7Y33         RAMB36E2                                     r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      6.400     6.400 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.400 r  refclk_p (IN)
                         net (fo=0)                   0.000     6.400    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     6.609 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.046     6.655    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.938 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=3144, routed)        1.881     8.819    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X7Y33         RAMB36E2                                     r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKBWRCLK
                         clock pessimism              0.302     9.120    
                         clock uncertainty           -0.035     9.085    
    RAMB36_X7Y33         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.462     8.623    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3
  -------------------------------------------------------------------
                         required time                          8.623    
                         arrival time                          -6.626    
  -------------------------------------------------------------------
                         slack                                  1.997    

Slack (MET) :             2.187ns  (required time - arrival time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_control_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_crc/q_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (refclk_p rise@6.400ns - refclk_p rise@0.000ns)
  Data Path Delay:        4.090ns  (logic 0.898ns (21.956%)  route 3.192ns (78.044%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.571ns = ( 8.971 - 6.400 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.314ns (routing 0.861ns, distribution 1.453ns)
  Clock Net Delay (Destination): 2.033ns (routing 0.782ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=3144, routed)        2.314     3.074    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_clk
    SLICE_X93Y184        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_control_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y184        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     3.192 f  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_control_reg[7]/Q
                         net (fo=7, routed)           0.473     3.665    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_control[7]
    SLICE_X95Y187        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.193     3.858 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/q[20]_i_5__0/O
                         net (fo=1, routed)           0.182     4.040    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/q[20]_i_5__0_n_0
    SLICE_X95Y187        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.040     4.080 f  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/q[20]_i_2__0/O
                         net (fo=213, routed)         1.263     5.343    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/q[20]_i_2__0_n_0
    SLICE_X87Y193        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.173     5.516 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/q[22]_i_5__0/O
                         net (fo=9, routed)           0.827     6.343    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/q[22]_i_5__0_n_0
    SLICE_X89Y190        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.189     6.532 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/q[20]_i_6/O
                         net (fo=1, routed)           0.297     6.829    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/q[20]_i_6_n_0
    SLICE_X89Y190        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.070     6.899 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/q[20]_i_3__0/O
                         net (fo=1, routed)           0.121     7.020    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/q[20]_i_3__0_n_0
    SLICE_X89Y190        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.115     7.135 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/q[20]_i_1__0/O
                         net (fo=1, routed)           0.029     7.164    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_crc/D[20]
    SLICE_X89Y190        FDSE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_crc/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      6.400     6.400 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.400 r  refclk_p (IN)
                         net (fo=0)                   0.000     6.400    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     6.609 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.046     6.655    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.938 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=3144, routed)        2.033     8.971    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_crc/rx_clk
    SLICE_X89Y190        FDSE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_crc/q_reg[20]/C
                         clock pessimism              0.357     9.328    
                         clock uncertainty           -0.035     9.292    
    SLICE_X89Y190        FDSE (Setup_CFF_SLICEL_C_D)
                                                      0.059     9.351    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_crc/q_reg[20]
  -------------------------------------------------------------------
                         required time                          9.351    
                         arrival time                          -7.164    
  -------------------------------------------------------------------
                         slack                                  2.187    

Slack (MET) :             2.251ns  (required time - arrival time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_sm/tx_axis_tready_int_reg/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (refclk_p rise@6.400ns - refclk_p rise@0.000ns)
  Data Path Delay:        3.376ns  (logic 0.842ns (24.941%)  route 2.534ns (75.059%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.412ns = ( 8.812 - 6.400 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.229ns (routing 0.861ns, distribution 1.368ns)
  Clock Net Delay (Destination): 1.874ns (routing 0.782ns, distribution 1.092ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=3144, routed)        2.229     2.989    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_sm/tx_clk
    SLICE_X76Y181        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_sm/tx_axis_tready_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y181        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     3.103 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_sm/tx_axis_tready_int_reg/Q
                         net (fo=10, routed)          0.597     3.700    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_sm/tx_axis_tready_int
    SLICE_X76Y178        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.136     3.836 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_sm/tx_axis_tready_INST_0/O
                         net (fo=3, routed)           0.498     4.334    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/m_axis_tready
    SLICE_X76Y166        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.194     4.528 r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst_i_1/O
                         net (fo=13, routed)          0.317     4.845    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X74Y166        LUT4 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.194     5.039 r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=27, routed)          0.532     5.571    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X74Y159        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.204     5.775 r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_2/O
                         net (fo=2, routed)           0.590     6.365    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_2_n_0
    RAMB36_X7Y31         RAMB36E2                                     r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      6.400     6.400 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.400 r  refclk_p (IN)
                         net (fo=0)                   0.000     6.400    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     6.609 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.046     6.655    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.938 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=3144, routed)        1.874     8.812    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X7Y31         RAMB36E2                                     r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
                         clock pessimism              0.302     9.113    
                         clock uncertainty           -0.035     9.078    
    RAMB36_X7Y31         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.462     8.616    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1
  -------------------------------------------------------------------
                         required time                          8.616    
                         arrival time                          -6.365    
  -------------------------------------------------------------------
                         slack                                  2.251    

Slack (MET) :             2.273ns  (required time - arrival time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_control_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_crc/q_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (refclk_p rise@6.400ns - refclk_p rise@0.000ns)
  Data Path Delay:        3.974ns  (logic 0.844ns (21.238%)  route 3.130ns (78.762%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.541ns = ( 8.941 - 6.400 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.314ns (routing 0.861ns, distribution 1.453ns)
  Clock Net Delay (Destination): 2.003ns (routing 0.782ns, distribution 1.221ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=3144, routed)        2.314     3.074    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_clk
    SLICE_X93Y184        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_control_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y184        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     3.192 f  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_control_reg[7]/Q
                         net (fo=7, routed)           0.473     3.665    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_control[7]
    SLICE_X95Y187        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.193     3.858 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/q[20]_i_5__0/O
                         net (fo=1, routed)           0.182     4.040    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/q[20]_i_5__0_n_0
    SLICE_X95Y187        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.040     4.080 f  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/q[20]_i_2__0/O
                         net (fo=213, routed)         1.263     5.343    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/q[20]_i_2__0_n_0
    SLICE_X87Y193        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.173     5.516 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/q[22]_i_5__0/O
                         net (fo=9, routed)           0.634     6.150    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/q[22]_i_5__0_n_0
    SLICE_X90Y190        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.132     6.282 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/q[23]_i_4__0/O
                         net (fo=3, routed)           0.551     6.833    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/q[23]_i_4__0_n_0
    SLICE_X87Y190        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.188     7.021 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/q[23]_i_1__0/O
                         net (fo=1, routed)           0.027     7.048    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_crc/D[23]
    SLICE_X87Y190        FDSE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_crc/q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      6.400     6.400 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.400 r  refclk_p (IN)
                         net (fo=0)                   0.000     6.400    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     6.609 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.046     6.655    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.938 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=3144, routed)        2.003     8.941    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_crc/rx_clk
    SLICE_X87Y190        FDSE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_crc/q_reg[23]/C
                         clock pessimism              0.357     9.298    
                         clock uncertainty           -0.035     9.263    
    SLICE_X87Y190        FDSE (Setup_DFF_SLICEL_C_D)
                                                      0.059     9.322    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_crc/q_reg[23]
  -------------------------------------------------------------------
                         required time                          9.322    
                         arrival time                          -7.048    
  -------------------------------------------------------------------
                         slack                                  2.273    

Slack (MET) :             2.340ns  (required time - arrival time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_sm/tx_axis_tready_int_reg/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (refclk_p rise@6.400ns - refclk_p rise@0.000ns)
  Data Path Delay:        3.272ns  (logic 0.823ns (25.153%)  route 2.449ns (74.847%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.397ns = ( 8.797 - 6.400 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.229ns (routing 0.861ns, distribution 1.368ns)
  Clock Net Delay (Destination): 1.859ns (routing 0.782ns, distribution 1.077ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=3144, routed)        2.229     2.989    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_sm/tx_clk
    SLICE_X76Y181        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_sm/tx_axis_tready_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y181        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     3.103 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_sm/tx_axis_tready_int_reg/Q
                         net (fo=10, routed)          0.597     3.700    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_sm/tx_axis_tready_int
    SLICE_X76Y178        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.136     3.836 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_sm/tx_axis_tready_INST_0/O
                         net (fo=3, routed)           0.498     4.334    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/m_axis_tready
    SLICE_X76Y166        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.194     4.528 r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst_i_1/O
                         net (fo=13, routed)          0.317     4.845    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X74Y166        LUT4 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.194     5.039 r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=27, routed)          0.532     5.571    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X74Y159        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.185     5.756 r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_2/O
                         net (fo=2, routed)           0.505     6.261    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_2_n_0
    RAMB36_X7Y30         RAMB36E2                                     r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      6.400     6.400 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.400 r  refclk_p (IN)
                         net (fo=0)                   0.000     6.400    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     6.609 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.046     6.655    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.938 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=3144, routed)        1.859     8.797    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X7Y30         RAMB36E2                                     r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.302     9.098    
                         clock uncertainty           -0.035     9.063    
    RAMB36_X7Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.462     8.601    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          8.601    
                         arrival time                          -6.261    
  -------------------------------------------------------------------
                         slack                                  2.340    

Slack (MET) :             2.383ns  (required time - arrival time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_sm/tx_axis_tready_int_reg/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (refclk_p rise@6.400ns - refclk_p rise@0.000ns)
  Data Path Delay:        3.246ns  (logic 0.823ns (25.354%)  route 2.423ns (74.646%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.414ns = ( 8.814 - 6.400 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.229ns (routing 0.861ns, distribution 1.368ns)
  Clock Net Delay (Destination): 1.876ns (routing 0.782ns, distribution 1.094ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=3144, routed)        2.229     2.989    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_sm/tx_clk
    SLICE_X76Y181        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_sm/tx_axis_tready_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y181        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     3.103 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_sm/tx_axis_tready_int_reg/Q
                         net (fo=10, routed)          0.597     3.700    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_sm/tx_axis_tready_int
    SLICE_X76Y178        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.136     3.836 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_sm/tx_axis_tready_INST_0/O
                         net (fo=3, routed)           0.498     4.334    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/m_axis_tready
    SLICE_X76Y166        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.194     4.528 r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst_i_1/O
                         net (fo=13, routed)          0.317     4.845    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X74Y166        LUT4 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.194     5.039 r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=27, routed)          0.532     5.571    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X74Y159        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.185     5.756 r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_2/O
                         net (fo=2, routed)           0.479     6.235    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_2_n_0
    RAMB36_X7Y32         RAMB36E2                                     r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      6.400     6.400 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.400 r  refclk_p (IN)
                         net (fo=0)                   0.000     6.400    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     6.609 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.046     6.655    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.938 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=3144, routed)        1.876     8.814    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X7Y32         RAMB36E2                                     r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKBWRCLK
                         clock pessimism              0.302     9.115    
                         clock uncertainty           -0.035     9.080    
    RAMB36_X7Y32         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.462     8.618    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2
  -------------------------------------------------------------------
                         required time                          8.618    
                         arrival time                          -6.235    
  -------------------------------------------------------------------
                         slack                                  2.383    

Slack (MET) :             2.392ns  (required time - arrival time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_crc/q_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_user/rx_axis_tuser_reg/D
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (refclk_p rise@6.400ns - refclk_p rise@0.000ns)
  Data Path Delay:        3.927ns  (logic 0.779ns (19.837%)  route 3.148ns (80.163%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.577ns = ( 8.977 - 6.400 ) 
    Source Clock Delay      (SCD):    3.038ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.278ns (routing 0.861ns, distribution 1.417ns)
  Clock Net Delay (Destination): 2.039ns (routing 0.782ns, distribution 1.257ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=3144, routed)        2.278     3.038    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_crc/rx_clk
    SLICE_X88Y187        FDSE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_crc/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y187        FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.152 f  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_crc/q_reg[12]/Q
                         net (fo=15, routed)          1.446     4.598    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_crc/Q[12]
    SLICE_X85Y194        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.071     4.669 f  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_crc/rx_axis_tuser_i_30/O
                         net (fo=1, routed)           0.297     4.966    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_crc/rx_axis_tuser_i_30_n_0
    SLICE_X87Y194        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.173     5.139 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_crc/rx_axis_tuser_i_17/O
                         net (fo=1, routed)           0.587     5.726    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_crc/rx_axis_tuser_i_17_n_0
    SLICE_X90Y194        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.132     5.858 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_crc/rx_axis_tuser_i_13/O
                         net (fo=2, routed)           0.318     6.176    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_crc/rx_axis_tuser_i_13_n_0
    SLICE_X91Y193        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     6.292 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_crc/rx_axis_tuser_i_6/O
                         net (fo=1, routed)           0.477     6.769    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_user/rx_axis_tuser_reg_2
    SLICE_X95Y190        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.173     6.942 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_user/rx_axis_tuser_i_1/O
                         net (fo=1, routed)           0.023     6.965    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_user/rx_axis_tuser_i_1_n_0
    SLICE_X95Y190        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_user/rx_axis_tuser_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      6.400     6.400 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.400 r  refclk_p (IN)
                         net (fo=0)                   0.000     6.400    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     6.609 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.046     6.655    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.938 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=3144, routed)        2.039     8.977    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_user/rx_clk
    SLICE_X95Y190        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_user/rx_axis_tuser_reg/C
                         clock pessimism              0.357     9.334    
                         clock uncertainty           -0.035     9.299    
    SLICE_X95Y190        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059     9.358    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_user/rx_axis_tuser_reg
  -------------------------------------------------------------------
                         required time                          9.358    
                         arrival time                          -6.965    
  -------------------------------------------------------------------
                         slack                                  2.392    

Slack (MET) :             2.417ns  (required time - arrival time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_control_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_crc/q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (refclk_p rise@6.400ns - refclk_p rise@0.000ns)
  Data Path Delay:        3.851ns  (logic 0.841ns (21.838%)  route 3.010ns (78.162%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 8.962 - 6.400 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.314ns (routing 0.861ns, distribution 1.453ns)
  Clock Net Delay (Destination): 2.024ns (routing 0.782ns, distribution 1.242ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=3144, routed)        2.314     3.074    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_clk
    SLICE_X93Y184        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_control_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y184        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     3.192 f  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_control_reg[7]/Q
                         net (fo=7, routed)           0.473     3.665    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_control[7]
    SLICE_X95Y187        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.193     3.858 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/q[20]_i_5__0/O
                         net (fo=1, routed)           0.182     4.040    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/q[20]_i_5__0_n_0
    SLICE_X95Y187        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.040     4.080 f  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/q[20]_i_2__0/O
                         net (fo=213, routed)         1.263     5.343    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/q[20]_i_2__0_n_0
    SLICE_X87Y193        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.173     5.516 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/q[22]_i_5__0/O
                         net (fo=9, routed)           0.634     6.150    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/q[22]_i_5__0_n_0
    SLICE_X90Y190        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.132     6.282 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/q[29]_i_9__0/O
                         net (fo=2, routed)           0.151     6.433    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/q[29]_i_9__0_n_0
    SLICE_X90Y188        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.070     6.503 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/q[10]_i_3__0/O
                         net (fo=2, routed)           0.284     6.787    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/q[10]_i_3__0_n_0
    SLICE_X88Y187        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115     6.902 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/q[1]_i_1__0/O
                         net (fo=1, routed)           0.023     6.925    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_crc/D[1]
    SLICE_X88Y187        FDSE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_crc/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      6.400     6.400 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.400 r  refclk_p (IN)
                         net (fo=0)                   0.000     6.400    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     6.609 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.046     6.655    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.938 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=3144, routed)        2.024     8.962    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_crc/rx_clk
    SLICE_X88Y187        FDSE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_crc/q_reg[1]/C
                         clock pessimism              0.357     9.319    
                         clock uncertainty           -0.035     9.283    
    SLICE_X88Y187        FDSE (Setup_AFF_SLICEL_C_D)
                                                      0.059     9.342    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_crc/q_reg[1]
  -------------------------------------------------------------------
                         required time                          9.342    
                         arrival time                          -6.925    
  -------------------------------------------------------------------
                         slack                                  2.417    

Slack (MET) :             2.435ns  (required time - arrival time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_control_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_crc/q_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (refclk_p rise@6.400ns - refclk_p rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 0.949ns (24.733%)  route 2.888ns (75.267%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.566ns = ( 8.966 - 6.400 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.314ns (routing 0.861ns, distribution 1.453ns)
  Clock Net Delay (Destination): 2.028ns (routing 0.782ns, distribution 1.246ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=3144, routed)        2.314     3.074    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_clk
    SLICE_X93Y184        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_control_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y184        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     3.192 f  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_control_reg[7]/Q
                         net (fo=7, routed)           0.473     3.665    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_control[7]
    SLICE_X95Y187        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.193     3.858 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/q[20]_i_5__0/O
                         net (fo=1, routed)           0.182     4.040    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/q[20]_i_5__0_n_0
    SLICE_X95Y187        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.040     4.080 f  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/q[20]_i_2__0/O
                         net (fo=213, routed)         1.326     5.406    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/q[20]_i_2__0_n_0
    SLICE_X87Y191        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.175     5.581 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/q[11]_i_10/O
                         net (fo=3, routed)           0.219     5.800    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/q[11]_i_10_n_0
    SLICE_X86Y190        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.116     5.916 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/q[4]_i_2__0/O
                         net (fo=2, routed)           0.144     6.060    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/q[4]_i_2__0_n_0
    SLICE_X86Y189        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.132     6.192 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/q[7]_i_4__0/O
                         net (fo=1, routed)           0.517     6.709    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/q[7]_i_4__0_n_0
    SLICE_X88Y193        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.175     6.884 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/q[7]_i_1__0/O
                         net (fo=1, routed)           0.027     6.911    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_crc/D[7]
    SLICE_X88Y193        FDSE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_crc/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      6.400     6.400 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.400 r  refclk_p (IN)
                         net (fo=0)                   0.000     6.400    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     6.609 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.046     6.655    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.938 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=3144, routed)        2.028     8.966    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_crc/rx_clk
    SLICE_X88Y193        FDSE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_crc/q_reg[7]/C
                         clock pessimism              0.357     9.323    
                         clock uncertainty           -0.035     9.287    
    SLICE_X88Y193        FDSE (Setup_DFF_SLICEL_C_D)
                                                      0.059     9.346    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_crc/q_reg[7]
  -------------------------------------------------------------------
                         required time                          9.346    
                         arrival time                          -6.911    
  -------------------------------------------------------------------
                         slack                                  2.435    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 mainnet_down10g/axi_stream_gen_mon_0/axi_stream_gen_i/tx_axis_tdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/DINADIN[31]
                            (rising edge-triggered cell RAMB36E2 clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk_p rise@0.000ns - refclk_p rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.048ns (30.769%)  route 0.108ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.597ns
    Source Clock Delay      (SCD):    1.240ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Net Delay (Source):      0.956ns (routing 0.444ns, distribution 0.512ns)
  Clock Net Delay (Destination): 1.179ns (routing 0.502ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=3144, routed)        0.956     1.240    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_gen_i/CLK
    SLICE_X74Y162        FDRE                                         r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_gen_i/tx_axis_tdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y162        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     1.288 r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_gen_i/tx_axis_tdata_reg[31]/Q
                         net (fo=4, routed)           0.108     1.396    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[31]
    RAMB36_X7Y31         RAMB36E2                                     r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/DINADIN[31]
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=3144, routed)        1.179     1.597    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X7Y31         RAMB36E2                                     r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
                         clock pessimism             -0.265     1.332    
    RAMB36_X7Y31         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[31])
                                                      0.029     1.361    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 mainnet_down10g/axi_stream_gen_mon_0/axi_stream_gen_i/tx_axis_tdata_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/DINPADINP[1]
                            (rising edge-triggered cell RAMB36E2 clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk_p rise@0.000ns - refclk_p rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.049ns (27.072%)  route 0.132ns (72.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.597ns
    Source Clock Delay      (SCD):    1.245ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Net Delay (Source):      0.961ns (routing 0.444ns, distribution 0.517ns)
  Clock Net Delay (Destination): 1.179ns (routing 0.502ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=3144, routed)        0.961     1.245    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_gen_i/CLK
    SLICE_X73Y160        FDRE                                         r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_gen_i/tx_axis_tdata_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y160        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.294 r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_gen_i/tx_axis_tdata_reg[33]/Q
                         net (fo=2, routed)           0.132     1.426    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[33]
    RAMB36_X7Y31         RAMB36E2                                     r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/DINPADINP[1]
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=3144, routed)        1.179     1.597    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X7Y31         RAMB36E2                                     r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
                         clock pessimism             -0.236     1.362    
    RAMB36_X7Y31         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINPADINP[1])
                                                      0.029     1.391    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.426    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_crc/q_d1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_crc/crc88_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk_p rise@0.000ns - refclk_p rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.079ns (43.407%)  route 0.103ns (56.593%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.621ns
    Source Clock Delay      (SCD):    1.287ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Net Delay (Source):      1.003ns (routing 0.444ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.203ns (routing 0.502ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=3144, routed)        1.003     1.287    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_crc/tx_clk
    SLICE_X81Y173        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_crc/q_d1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y173        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     1.336 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_crc/q_d1_reg[28]/Q
                         net (fo=4, routed)           0.089     1.425    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_2/crc88_data_reg[11][14]
    SLICE_X82Y173        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.030     1.455 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_2/crc88_data[11]_i_1/O
                         net (fo=1, routed)           0.014     1.469    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_crc/crc88_data_reg[11]_0
    SLICE_X82Y173        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_crc/crc88_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=3144, routed)        1.203     1.621    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_crc/tx_clk
    SLICE_X82Y173        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_crc/crc88_data_reg[11]/C
                         clock pessimism             -0.246     1.376    
    SLICE_X82Y173        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.056     1.432    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_crc/crc88_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 mainnet_down10g/axi_stream_gen_mon_0/axi_stream_gen_i/tx_axis_tdata_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/DINADIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk_p rise@0.000ns - refclk_p rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.048ns (25.806%)  route 0.138ns (74.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.599ns
    Source Clock Delay      (SCD):    1.244ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Net Delay (Source):      0.960ns (routing 0.444ns, distribution 0.516ns)
  Clock Net Delay (Destination): 1.181ns (routing 0.502ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=3144, routed)        0.960     1.244    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_gen_i/CLK
    SLICE_X73Y159        FDRE                                         r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_gen_i/tx_axis_tdata_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y159        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     1.292 r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_gen_i/tx_axis_tdata_reg[36]/Q
                         net (fo=4, routed)           0.138     1.430    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[36]
    RAMB36_X7Y32         RAMB36E2                                     r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/DINADIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=3144, routed)        1.181     1.599    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X7Y32         RAMB36E2                                     r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKARDCLK
                         clock pessimism             -0.236     1.364    
    RAMB36_X7Y32         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[0])
                                                      0.029     1.393    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           1.430    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 mainnet_down10g/axi_stream_gen_mon_0/axi_stream_gen_i/tx_axis_tdata_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/DINADIN[5]
                            (rising edge-triggered cell RAMB36E2 clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk_p rise@0.000ns - refclk_p rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.048ns (26.229%)  route 0.135ns (73.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.597ns
    Source Clock Delay      (SCD):    1.245ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Net Delay (Source):      0.961ns (routing 0.444ns, distribution 0.517ns)
  Clock Net Delay (Destination): 1.179ns (routing 0.502ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=3144, routed)        0.961     1.245    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_gen_i/CLK
    SLICE_X73Y160        FDRE                                         r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_gen_i/tx_axis_tdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y160        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     1.293 r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_gen_i/tx_axis_tdata_reg[21]/Q
                         net (fo=4, routed)           0.135     1.428    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[5]
    RAMB36_X7Y31         RAMB36E2                                     r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/DINADIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=3144, routed)        1.179     1.597    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X7Y31         RAMB36E2                                     r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
                         clock pessimism             -0.236     1.362    
    RAMB36_X7Y31         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[5])
                                                      0.029     1.391    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_crc/q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_crc/q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk_p rise@0.000ns - refclk_p rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.080ns (44.944%)  route 0.098ns (55.056%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.605ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Net Delay (Source):      0.991ns (routing 0.444ns, distribution 0.547ns)
  Clock Net Delay (Destination): 1.187ns (routing 0.502ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=3144, routed)        0.991     1.275    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_crc/tx_clk
    SLICE_X78Y172        FDSE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_crc/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y172        FDSE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.324 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_crc/q_reg[5]/Q
                         net (fo=11, routed)          0.082     1.406    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_1/q_reg[0][5]
    SLICE_X79Y172        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.031     1.437 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_1/q[1]_i_1/O
                         net (fo=1, routed)           0.016     1.453    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_crc/q_reg[31]_1[1]
    SLICE_X79Y172        FDSE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_crc/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=3144, routed)        1.187     1.605    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_crc/tx_clk
    SLICE_X79Y172        FDSE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_crc/q_reg[1]/C
                         clock pessimism             -0.246     1.360    
    SLICE_X79Y172        FDSE (Hold_DFF_SLICEM_C_D)
                                                      0.056     1.416    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_crc/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.453    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 mainnet_down10g/axi_stream_gen_mon_0/axi_stream_gen_i/config_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/axi_stream_gen_mon_0/axi_stream_gen_i/config_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk_p rise@0.000ns - refclk_p rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.078ns (44.571%)  route 0.097ns (55.429%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.597ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Net Delay (Source):      0.987ns (routing 0.444ns, distribution 0.543ns)
  Clock Net Delay (Destination): 1.179ns (routing 0.502ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=3144, routed)        0.987     1.271    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_gen_i/CLK
    SLICE_X81Y154        FDRE                                         r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_gen_i/config_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y154        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048     1.319 f  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_gen_i/config_cnt_reg[12]/Q
                         net (fo=10, routed)          0.081     1.400    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_gen_i/config_cnt_reg[12]
    SLICE_X80Y154        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.030     1.430 r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_gen_i/config_cnt[7]_i_1/O
                         net (fo=1, routed)           0.016     1.446    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_gen_i/p_0_in__0[7]
    SLICE_X80Y154        FDRE                                         r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_gen_i/config_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=3144, routed)        1.179     1.597    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_gen_i/CLK
    SLICE_X80Y154        FDRE                                         r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_gen_i/config_cnt_reg[7]/C
                         clock pessimism             -0.246     1.351    
    SLICE_X80Y154        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.407    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_gen_i/config_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           1.446    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/D
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk_p rise@0.000ns - refclk_p rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.830%)  route 0.089ns (58.170%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.682ns
    Source Clock Delay      (SCD):    1.346ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Net Delay (Source):      1.062ns (routing 0.444ns, distribution 0.618ns)
  Clock Net Delay (Destination): 1.264ns (routing 0.502ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=3144, routed)        1.062     1.346    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X92Y198        FDRE                                         r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y198        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.395 f  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]/Q
                         net (fo=8, routed)           0.073     1.468    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]
    SLICE_X92Y197        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.015     1.483 r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_i_1/O
                         net (fo=1, routed)           0.016     1.499    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_i_1_n_0
    SLICE_X92Y197        FDRE                                         r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=3144, routed)        1.264     1.682    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X92Y197        FDRE                                         r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                         clock pessimism             -0.279     1.404    
    SLICE_X92Y197        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.460    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_ifg/local_ifg_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_ifg/local_ifg_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk_p rise@0.000ns - refclk_p rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.078ns (46.429%)  route 0.090ns (53.571%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.551ns
    Source Clock Delay      (SCD):    1.243ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Net Delay (Source):      0.959ns (routing 0.444ns, distribution 0.515ns)
  Clock Net Delay (Destination): 1.133ns (routing 0.502ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=3144, routed)        0.959     1.243    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_ifg/tx_clk
    SLICE_X75Y175        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_ifg/local_ifg_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y175        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     1.291 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_ifg/local_ifg_count_reg[7]/Q
                         net (fo=5, routed)           0.078     1.369    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_ifg/local_ifg_count_reg_n_0_[7]
    SLICE_X74Y175        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.030     1.399 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_ifg/local_ifg_count[8]_i_1/O
                         net (fo=1, routed)           0.012     1.411    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_ifg/local_ifg_count[8]_i_1_n_0
    SLICE_X74Y175        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_ifg/local_ifg_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=3144, routed)        1.133     1.551    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_ifg/tx_clk
    SLICE_X74Y175        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_ifg/local_ifg_count_reg[8]/C
                         clock pessimism             -0.236     1.316    
    SLICE_X74Y175        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     1.372    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_ifg/local_ifg_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_pause_control/control_shift_reg[2][9]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (refclk_p rise@0.000ns - refclk_p rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.103ns (22.737%)  route 0.350ns (77.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.108ns
    Source Clock Delay      (SCD):    2.583ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Net Delay (Source):      2.045ns (routing 0.782ns, distribution 1.263ns)
  Clock Net Delay (Destination): 2.348ns (routing 0.861ns, distribution 1.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     0.209 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.046     0.255    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.538 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=3144, routed)        2.045     2.583    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_clk
    SLICE_X90Y182        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y182        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.103     2.686 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_data_reg[1]/Q
                         net (fo=12, routed)          0.350     3.036    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_pause_control/rx_data[1]
    SLICE_X94Y182        SRL16E                                       r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_pause_control/control_shift_reg[2][9]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=3144, routed)        2.348     3.108    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_pause_control/rx_clk
    SLICE_X94Y182        SRL16E                                       r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_pause_control/control_shift_reg[2][9]_srl3/CLK
                         clock pessimism             -0.356     2.752    
    SLICE_X94Y182        SRL16E (Hold_B5LUT_SLICEM_CLK_D)
                                                      0.244     2.996    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_pause_control/control_shift_reg[2][9]_srl3
  -------------------------------------------------------------------
                         required time                         -2.996    
                         arrival time                           3.036    
  -------------------------------------------------------------------
                         slack                                  0.040    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         refclk_p
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { refclk_p }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         6.400       2.400      GTHE3_CHANNEL_X0Y10  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     RAMB36E2/CLKARDCLK    n/a            1.709         6.400       4.691      RAMB36_X8Y39         mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK    n/a            1.709         6.400       4.691      RAMB36_X8Y40         mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK    n/a            1.709         6.400       4.691      RAMB36_X8Y37         mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK    n/a            1.709         6.400       4.691      RAMB36_X8Y38         mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK    n/a            1.709         6.400       4.691      RAMB18_X9Y78         mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK    n/a            1.709         6.400       4.691      RAMB36_X7Y30         mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK    n/a            1.709         6.400       4.691      RAMB36_X7Y30         mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK    n/a            1.709         6.400       4.691      RAMB36_X7Y31         mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK    n/a            1.709         6.400       4.691      RAMB36_X7Y31         mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         3.200       1.400      GTHE3_CHANNEL_X0Y10  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         3.200       1.400      GTHE3_CHANNEL_X0Y10  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK    n/a            0.854         3.200       2.346      RAMB36_X7Y30         mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK    n/a            0.854         3.200       2.346      RAMB36_X8Y39         mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK    n/a            0.854         3.200       2.346      RAMB36_X8Y40         mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK    n/a            0.854         3.200       2.346      RAMB36_X7Y30         mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK    n/a            0.854         3.200       2.346      RAMB36_X7Y33         mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK    n/a            0.854         3.200       2.346      RAMB18_X7Y68         mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK    n/a            0.854         3.200       2.346      RAMB36_X8Y37         mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK    n/a            0.854         3.200       2.346      RAMB36_X8Y38         mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKARDCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         3.200       1.400      GTHE3_CHANNEL_X0Y10  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         3.200       1.400      GTHE3_CHANNEL_X0Y10  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK    n/a            0.854         3.200       2.346      RAMB36_X8Y39         mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK    n/a            0.854         3.200       2.346      RAMB36_X8Y37         mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK    n/a            0.854         3.200       2.346      RAMB36_X8Y38         mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK    n/a            0.854         3.200       2.346      RAMB36_X7Y31         mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK    n/a            0.854         3.200       2.346      RAMB36_X7Y31         mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK    n/a            0.854         3.200       2.346      RAMB36_X7Y32         mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK    n/a            0.854         3.200       2.346      RAMB36_X7Y33         mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK    n/a            0.854         3.200       2.346      RAMB36_X7Y33         mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[0]
  To Clock:  rxoutclk_out[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.366ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_out[0]
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type  Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y51        mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_bufg_gt_i/I
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y50        mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/I
Max Skew    Slow    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.516         0.150       0.366      GTHE3_CHANNEL_X0Y10  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew    Fast    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.519         0.098       0.421      GTHE3_CHANNEL_X0Y10  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  rxrecclk_out
  To Clock:  rxrecclk_out

Setup :            0  Failing Endpoints,  Worst Slack        2.614ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.755ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.614ns  (required time - arrival time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxrecclk_out rise@6.400ns - rxrecclk_out rise@0.000ns)
  Data Path Delay:        3.696ns  (logic 0.874ns (23.647%)  route 2.822ns (76.353%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.145ns = ( 7.545 - 6.400 ) 
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.956ns (routing 0.109ns, distribution 0.847ns)
  Clock Net Delay (Destination): 0.816ns (routing 0.093ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.956     1.353    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X92Y164        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y164        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.467 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[4]/Q
                         net (fo=26, routed)          0.410     1.877    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg[4]
    SLICE_X92Y165        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.150     2.027 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_8/O
                         net (fo=1, routed)           0.300     2.327    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_8_n_0
    SLICE_X92Y165        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.172     2.499 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_3/O
                         net (fo=76, routed)          0.834     3.333    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_3_n_0
    SLICE_X98Y161        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.131     3.464 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[26]_i_2/O
                         net (fo=38, routed)          0.745     4.209    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[26]_i_2_n_0
    SLICE_X90Y163        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.132     4.341 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[18]_i_2/O
                         net (fo=1, routed)           0.214     4.555    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[18]_i_2_n_0
    SLICE_X91Y163        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.175     4.730 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[18]_i_1/O
                         net (fo=1, routed)           0.319     5.049    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[18]_i_1_n_0
    SLICE_X91Y163        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     6.400 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.816     7.545    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X91Y163        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[18]/C
                         clock pessimism              0.094     7.639    
                         clock uncertainty           -0.035     7.604    
    SLICE_X91Y163        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059     7.663    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[18]
  -------------------------------------------------------------------
                         required time                          7.663    
                         arrival time                          -5.049    
  -------------------------------------------------------------------
                         slack                                  2.614    

Slack (MET) :             2.718ns  (required time - arrival time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxrecclk_out rise@6.400ns - rxrecclk_out rise@0.000ns)
  Data Path Delay:        3.594ns  (logic 0.852ns (23.706%)  route 2.742ns (76.294%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.146ns = ( 7.546 - 6.400 ) 
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.956ns (routing 0.109ns, distribution 0.847ns)
  Clock Net Delay (Destination): 0.817ns (routing 0.093ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.956     1.353    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X92Y164        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y164        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.467 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[4]/Q
                         net (fo=26, routed)          0.410     1.877    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg[4]
    SLICE_X92Y165        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.150     2.027 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_8/O
                         net (fo=1, routed)           0.300     2.327    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_8_n_0
    SLICE_X92Y165        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.172     2.499 f  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_3/O
                         net (fo=76, routed)          0.731     3.230    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_3_n_0
    SLICE_X95Y161        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.173     3.403 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[15]_i_2/O
                         net (fo=30, routed)          0.577     3.980    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[15]_i_2_n_0
    SLICE_X91Y160        LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.150     4.130 f  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[25]_i_3/O
                         net (fo=6, routed)           0.334     4.464    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[25]_i_3_n_0
    SLICE_X90Y161        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.093     4.557 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[23]_i_1/O
                         net (fo=1, routed)           0.390     4.947    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[23]_i_1_n_0
    SLICE_X90Y164        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     6.400 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.817     7.546    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X90Y164        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[23]/C
                         clock pessimism              0.094     7.640    
                         clock uncertainty           -0.035     7.605    
    SLICE_X90Y164        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     7.665    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[23]
  -------------------------------------------------------------------
                         required time                          7.665    
                         arrival time                          -4.947    
  -------------------------------------------------------------------
                         slack                                  2.718    

Slack (MET) :             2.743ns  (required time - arrival time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxrecclk_out rise@6.400ns - rxrecclk_out rise@0.000ns)
  Data Path Delay:        3.565ns  (logic 0.722ns (20.252%)  route 2.843ns (79.748%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.142ns = ( 7.542 - 6.400 ) 
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.956ns (routing 0.109ns, distribution 0.847ns)
  Clock Net Delay (Destination): 0.813ns (routing 0.093ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.956     1.353    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X92Y164        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y164        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.467 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[4]/Q
                         net (fo=26, routed)          0.410     1.877    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg[4]
    SLICE_X92Y165        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.150     2.027 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_8/O
                         net (fo=1, routed)           0.300     2.327    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_8_n_0
    SLICE_X92Y165        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.172     2.499 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_3/O
                         net (fo=76, routed)          0.834     3.333    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_3_n_0
    SLICE_X98Y161        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.131     3.464 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[26]_i_2/O
                         net (fo=38, routed)          0.870     4.334    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[26]_i_2_n_0
    SLICE_X90Y159        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     4.374 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[10]_i_2/O
                         net (fo=1, routed)           0.122     4.496    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[10]_i_2_n_0
    SLICE_X90Y159        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.115     4.611 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[10]_i_1/O
                         net (fo=1, routed)           0.307     4.918    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[10]_i_1_n_0
    SLICE_X90Y159        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     6.400 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.813     7.542    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X90Y159        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[10]/C
                         clock pessimism              0.094     7.636    
                         clock uncertainty           -0.035     7.601    
    SLICE_X90Y159        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     7.661    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[10]
  -------------------------------------------------------------------
                         required time                          7.661    
                         arrival time                          -4.918    
  -------------------------------------------------------------------
                         slack                                  2.743    

Slack (MET) :             2.807ns  (required time - arrival time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxrecclk_out rise@6.400ns - rxrecclk_out rise@0.000ns)
  Data Path Delay:        3.502ns  (logic 0.792ns (22.616%)  route 2.710ns (77.384%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.144ns = ( 7.544 - 6.400 ) 
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.956ns (routing 0.109ns, distribution 0.847ns)
  Clock Net Delay (Destination): 0.815ns (routing 0.093ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.956     1.353    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X92Y164        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y164        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.467 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[4]/Q
                         net (fo=26, routed)          0.410     1.877    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg[4]
    SLICE_X92Y165        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.150     2.027 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_8/O
                         net (fo=1, routed)           0.300     2.327    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_8_n_0
    SLICE_X92Y165        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.172     2.499 f  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_3/O
                         net (fo=76, routed)          0.834     3.333    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_3_n_0
    SLICE_X98Y161        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.131     3.464 f  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[26]_i_2/O
                         net (fo=38, routed)          0.869     4.333    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[26]_i_2_n_0
    SLICE_X90Y159        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.040     4.373 f  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[19]_i_2/O
                         net (fo=1, routed)           0.268     4.641    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[19]_i_2_n_0
    SLICE_X90Y159        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.185     4.826 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[19]_i_1/O
                         net (fo=1, routed)           0.029     4.855    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[19]_i_1_n_0
    SLICE_X90Y159        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     6.400 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.815     7.544    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X90Y159        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[19]/C
                         clock pessimism              0.094     7.638    
                         clock uncertainty           -0.035     7.603    
    SLICE_X90Y159        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     7.662    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[19]
  -------------------------------------------------------------------
                         required time                          7.662    
                         arrival time                          -4.855    
  -------------------------------------------------------------------
                         slack                                  2.807    

Slack (MET) :             2.833ns  (required time - arrival time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxrecclk_out rise@6.400ns - rxrecclk_out rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 0.852ns (24.497%)  route 2.626ns (75.503%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.145ns = ( 7.545 - 6.400 ) 
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.956ns (routing 0.109ns, distribution 0.847ns)
  Clock Net Delay (Destination): 0.816ns (routing 0.093ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.956     1.353    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X92Y164        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y164        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.467 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[4]/Q
                         net (fo=26, routed)          0.410     1.877    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg[4]
    SLICE_X92Y165        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.150     2.027 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_8/O
                         net (fo=1, routed)           0.300     2.327    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_8_n_0
    SLICE_X92Y165        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.172     2.499 f  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_3/O
                         net (fo=76, routed)          0.731     3.230    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_3_n_0
    SLICE_X95Y161        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.173     3.403 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[15]_i_2/O
                         net (fo=30, routed)          0.668     4.071    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[15]_i_2_n_0
    SLICE_X92Y160        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.173     4.244 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[11]_i_3/O
                         net (fo=3, routed)           0.490     4.734    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[11]_i_3_n_0
    SLICE_X90Y163        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.070     4.804 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[11]_i_1/O
                         net (fo=1, routed)           0.027     4.831    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[11]_i_1_n_0
    SLICE_X90Y163        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     6.400 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.816     7.545    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X90Y163        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[11]/C
                         clock pessimism              0.094     7.639    
                         clock uncertainty           -0.035     7.604    
    SLICE_X90Y163        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060     7.664    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[11]
  -------------------------------------------------------------------
                         required time                          7.664    
                         arrival time                          -4.831    
  -------------------------------------------------------------------
                         slack                                  2.833    

Slack (MET) :             2.874ns  (required time - arrival time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxrecclk_out rise@6.400ns - rxrecclk_out rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 0.914ns (26.601%)  route 2.522ns (73.399%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.145ns = ( 7.545 - 6.400 ) 
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.956ns (routing 0.109ns, distribution 0.847ns)
  Clock Net Delay (Destination): 0.816ns (routing 0.093ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.956     1.353    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X92Y164        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y164        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.467 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[4]/Q
                         net (fo=26, routed)          0.410     1.877    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg[4]
    SLICE_X92Y165        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.150     2.027 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_8/O
                         net (fo=1, routed)           0.300     2.327    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_8_n_0
    SLICE_X92Y165        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.172     2.499 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_3/O
                         net (fo=76, routed)          0.731     3.230    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_3_n_0
    SLICE_X95Y161        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.173     3.403 f  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[15]_i_2/O
                         net (fo=30, routed)          0.577     3.980    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[15]_i_2_n_0
    SLICE_X91Y160        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.130     4.110 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[22]_i_2/O
                         net (fo=1, routed)           0.477     4.587    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[22]_i_2_n_0
    SLICE_X91Y160        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.175     4.762 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[22]_i_1/O
                         net (fo=1, routed)           0.027     4.789    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[22]_i_1_n_0
    SLICE_X91Y160        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     6.400 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.816     7.545    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X91Y160        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[22]/C
                         clock pessimism              0.094     7.639    
                         clock uncertainty           -0.035     7.604    
    SLICE_X91Y160        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     7.663    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[22]
  -------------------------------------------------------------------
                         required time                          7.663    
                         arrival time                          -4.789    
  -------------------------------------------------------------------
                         slack                                  2.874    

Slack (MET) :             2.960ns  (required time - arrival time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxrecclk_out rise@6.400ns - rxrecclk_out rise@0.000ns)
  Data Path Delay:        3.403ns  (logic 0.931ns (27.358%)  route 2.472ns (72.642%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.153ns = ( 7.553 - 6.400 ) 
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.956ns (routing 0.109ns, distribution 0.847ns)
  Clock Net Delay (Destination): 0.824ns (routing 0.093ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.956     1.353    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X92Y164        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y164        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.467 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[4]/Q
                         net (fo=26, routed)          0.410     1.877    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg[4]
    SLICE_X92Y165        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.150     2.027 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_8/O
                         net (fo=1, routed)           0.300     2.327    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_8_n_0
    SLICE_X92Y165        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.172     2.499 f  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_3/O
                         net (fo=76, routed)          0.731     3.230    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_3_n_0
    SLICE_X95Y161        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.173     3.403 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[15]_i_2/O
                         net (fo=30, routed)          0.577     3.980    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[15]_i_2_n_0
    SLICE_X91Y160        LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.150     4.130 f  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[25]_i_3/O
                         net (fo=6, routed)           0.427     4.557    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[25]_i_3_n_0
    SLICE_X92Y163        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     4.729 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[20]_i_1/O
                         net (fo=1, routed)           0.027     4.756    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[20]_i_1_n_0
    SLICE_X92Y163        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     6.400 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.824     7.553    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X92Y163        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[20]/C
                         clock pessimism              0.139     7.692    
                         clock uncertainty           -0.035     7.656    
    SLICE_X92Y163        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060     7.716    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[20]
  -------------------------------------------------------------------
                         required time                          7.716    
                         arrival time                          -4.756    
  -------------------------------------------------------------------
                         slack                                  2.960    

Slack (MET) :             2.987ns  (required time - arrival time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxrecclk_out rise@6.400ns - rxrecclk_out rise@0.000ns)
  Data Path Delay:        3.322ns  (logic 0.792ns (23.841%)  route 2.530ns (76.159%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.144ns = ( 7.544 - 6.400 ) 
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.956ns (routing 0.109ns, distribution 0.847ns)
  Clock Net Delay (Destination): 0.815ns (routing 0.093ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.956     1.353    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X92Y164        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y164        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.467 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[4]/Q
                         net (fo=26, routed)          0.410     1.877    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg[4]
    SLICE_X92Y165        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.150     2.027 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_8/O
                         net (fo=1, routed)           0.300     2.327    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_8_n_0
    SLICE_X92Y165        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.172     2.499 f  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_3/O
                         net (fo=76, routed)          0.834     3.333    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_3_n_0
    SLICE_X98Y161        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.131     3.464 f  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[26]_i_2/O
                         net (fo=38, routed)          0.747     4.211    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[26]_i_2_n_0
    SLICE_X91Y159        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     4.251 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[27]_i_3/O
                         net (fo=1, routed)           0.210     4.461    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[27]_i_3_n_0
    SLICE_X91Y159        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.185     4.646 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[27]_i_1/O
                         net (fo=1, routed)           0.029     4.675    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[27]_i_1_n_0
    SLICE_X91Y159        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     6.400 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.815     7.544    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X91Y159        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[27]/C
                         clock pessimism              0.094     7.638    
                         clock uncertainty           -0.035     7.603    
    SLICE_X91Y159        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     7.662    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[27]
  -------------------------------------------------------------------
                         required time                          7.662    
                         arrival time                          -4.675    
  -------------------------------------------------------------------
                         slack                                  2.987    

Slack (MET) :             2.987ns  (required time - arrival time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxrecclk_out rise@6.400ns - rxrecclk_out rise@0.000ns)
  Data Path Delay:        3.324ns  (logic 0.855ns (25.722%)  route 2.469ns (74.278%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.145ns = ( 7.545 - 6.400 ) 
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.956ns (routing 0.109ns, distribution 0.847ns)
  Clock Net Delay (Destination): 0.816ns (routing 0.093ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.956     1.353    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X92Y164        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y164        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.467 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[4]/Q
                         net (fo=26, routed)          0.410     1.877    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg[4]
    SLICE_X92Y165        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.150     2.027 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_8/O
                         net (fo=1, routed)           0.300     2.327    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_8_n_0
    SLICE_X92Y165        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.172     2.499 f  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_3/O
                         net (fo=76, routed)          0.834     3.333    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_3_n_0
    SLICE_X98Y161        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.131     3.464 f  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[26]_i_2/O
                         net (fo=38, routed)          0.693     4.157    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[26]_i_2_n_0
    SLICE_X91Y163        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.116     4.273 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[7]_i_3/O
                         net (fo=1, routed)           0.205     4.478    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[7]_i_3_n_0
    SLICE_X91Y163        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.172     4.650 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[7]_i_1/O
                         net (fo=1, routed)           0.027     4.677    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[7]_i_1_n_0
    SLICE_X91Y163        FDSE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     6.400 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.816     7.545    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X91Y163        FDSE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[7]/C
                         clock pessimism              0.094     7.639    
                         clock uncertainty           -0.035     7.604    
    SLICE_X91Y163        FDSE (Setup_HFF_SLICEL_C_D)
                                                      0.060     7.664    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[7]
  -------------------------------------------------------------------
                         required time                          7.664    
                         arrival time                          -4.677    
  -------------------------------------------------------------------
                         slack                                  2.987    

Slack (MET) :             3.021ns  (required time - arrival time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxrecclk_out rise@6.400ns - rxrecclk_out rise@0.000ns)
  Data Path Delay:        3.292ns  (logic 0.853ns (25.911%)  route 2.439ns (74.089%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.148ns = ( 7.548 - 6.400 ) 
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.956ns (routing 0.109ns, distribution 0.847ns)
  Clock Net Delay (Destination): 0.819ns (routing 0.093ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.956     1.353    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X92Y164        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y164        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.467 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[4]/Q
                         net (fo=26, routed)          0.410     1.877    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg[4]
    SLICE_X92Y165        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.150     2.027 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_8/O
                         net (fo=1, routed)           0.300     2.327    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_8_n_0
    SLICE_X92Y165        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.172     2.499 f  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_3/O
                         net (fo=76, routed)          0.731     3.230    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_3_n_0
    SLICE_X95Y161        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.173     3.403 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[15]_i_2/O
                         net (fo=30, routed)          0.668     4.071    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[15]_i_2_n_0
    SLICE_X92Y160        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.173     4.244 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[11]_i_3/O
                         net (fo=3, routed)           0.303     4.547    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[11]_i_3_n_0
    SLICE_X91Y164        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.071     4.618 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[8]_i_1/O
                         net (fo=1, routed)           0.027     4.645    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[8]_i_1_n_0
    SLICE_X91Y164        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     6.400 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.819     7.548    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X91Y164        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[8]/C
                         clock pessimism              0.094     7.642    
                         clock uncertainty           -0.035     7.607    
    SLICE_X91Y164        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     7.666    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[8]
  -------------------------------------------------------------------
                         required time                          7.666    
                         arrival time                          -4.645    
  -------------------------------------------------------------------
                         slack                                  3.021    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_watchdog_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxrecclk_out rise@0.000ns - rxrecclk_out rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.064ns (42.105%)  route 0.088ns (57.895%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.657ns
    Source Clock Delay      (SCD):    0.529ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Net Delay (Source):      0.411ns (routing 0.059ns, distribution 0.352ns)
  Clock Net Delay (Destination): 0.492ns (routing 0.075ns, distribution 0.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.411     0.529    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/CLK
    SLICE_X83Y145        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_watchdog_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y145        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.578 f  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_watchdog_reg[3]/Q
                         net (fo=2, routed)           0.072     0.650    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_watchdog_reg[3]
    SLICE_X84Y145        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.015     0.665 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_i_2/O
                         net (fo=1, routed)           0.016     0.681    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_i_2_n_0
    SLICE_X84Y145        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.492     0.657    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/CLK
    SLICE_X84Y145        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_reg/C
                         clock pessimism             -0.070     0.587    
    SLICE_X84Y145        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.643    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_reg
  -------------------------------------------------------------------
                         required time                         -0.643    
                         arrival time                           0.681    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/mcp1_rx_66_raw_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxrecclk_out rise@0.000ns - rxrecclk_out rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.078ns (48.750%)  route 0.082ns (51.250%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.676ns
    Source Clock Delay      (SCD):    0.540ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Net Delay (Source):      0.422ns (routing 0.059ns, distribution 0.363ns)
  Clock Net Delay (Destination): 0.511ns (routing 0.075ns, distribution 0.436ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.422     0.540    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2
    SLICE_X97Y159        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/mcp1_rx_66_raw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y159        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     0.588 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/mcp1_rx_66_raw_reg[4]/Q
                         net (fo=3, routed)           0.070     0.658    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/mcp1_descr_reg_reg[0][4]
    SLICE_X98Y159        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.030     0.688 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg[62]_i_1/O
                         net (fo=1, routed)           0.012     0.700    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc[62]
    SLICE_X98Y159        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.511     0.676    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X98Y159        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[62]/C
                         clock pessimism             -0.070     0.606    
    SLICE_X98Y159        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     0.662    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[62]
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.700    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c6_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxrecclk_out rise@0.000ns - rxrecclk_out rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.078ns (46.429%)  route 0.090ns (53.571%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.681ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Net Delay (Source):      0.419ns (routing 0.059ns, distribution 0.360ns)
  Clock Net Delay (Destination): 0.516ns (routing 0.075ns, distribution 0.441ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.419     0.537    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X100Y162       FDSE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c6_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y162       FDSE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048     0.585 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c6_reg[7]/Q
                         net (fo=2, routed)           0.076     0.661    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/data0[55]
    SLICE_X99Y162        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.030     0.691 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[55]_i_1/O
                         net (fo=1, routed)           0.014     0.705    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[55]_i_1_n_0
    SLICE_X99Y162        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.516     0.681    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X99Y162        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[55]/C
                         clock pessimism             -0.070     0.611    
    SLICE_X99Y162        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     0.667    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[55]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.705    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/d5_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/outreg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxrecclk_out rise@0.000ns - rxrecclk_out rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.048ns (30.380%)  route 0.110ns (69.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.670ns
    Source Clock Delay      (SCD):    0.538ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Net Delay (Source):      0.420ns (routing 0.059ns, distribution 0.361ns)
  Clock Net Delay (Destination): 0.505ns (routing 0.075ns, distribution 0.430ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.420     0.538    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/rxusrclk2
    SLICE_X92Y131        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/d5_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y131        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     0.586 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/d5_reg[13]/Q
                         net (fo=2, routed)           0.110     0.696    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/d5[13]
    SLICE_X91Y131        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/outreg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.505     0.670    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/rxusrclk2
    SLICE_X91Y131        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/outreg_reg[13]/C
                         clock pessimism             -0.070     0.600    
    SLICE_X91Y131        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     0.656    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/outreg_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.656    
                         arrival time                           0.696    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/mcp1_rx_66_raw_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxrecclk_out rise@0.000ns - rxrecclk_out rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.063ns (41.722%)  route 0.088ns (58.278%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.676ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Net Delay (Source):      0.412ns (routing 0.059ns, distribution 0.353ns)
  Clock Net Delay (Destination): 0.511ns (routing 0.075ns, distribution 0.436ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.412     0.530    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2
    SLICE_X98Y157        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/mcp1_rx_66_raw_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y157        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     0.578 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/mcp1_rx_66_raw_reg[61]/Q
                         net (fo=2, routed)           0.074     0.652    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/mcp1_descr_reg_reg[0][61]
    SLICE_X98Y159        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.015     0.667 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg[61]_i_1/O
                         net (fo=1, routed)           0.014     0.681    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc[61]
    SLICE_X98Y159        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.511     0.676    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X98Y159        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[61]/C
                         clock pessimism             -0.092     0.584    
    SLICE_X98Y159        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     0.640    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[61]
  -------------------------------------------------------------------
                         required time                         -0.640    
                         arrival time                           0.681    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_66_enc_reg_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxrecclk_out rise@0.000ns - rxrecclk_out rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.064ns (42.384%)  route 0.087ns (57.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.684ns
    Source Clock Delay      (SCD):    0.542ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Net Delay (Source):      0.424ns (routing 0.059ns, distribution 0.365ns)
  Clock Net Delay (Destination): 0.519ns (routing 0.075ns, distribution 0.444ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.424     0.542    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X97Y161        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_66_enc_reg_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y161        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.591 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_66_enc_reg_reg[50]/Q
                         net (fo=5, routed)           0.071     0.662    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/data8[40]
    SLICE_X97Y162        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.015     0.677 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[48]_i_1/O
                         net (fo=1, routed)           0.016     0.693    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[48]_i_1_n_0
    SLICE_X97Y162        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.519     0.684    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X97Y162        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[48]/C
                         clock pessimism             -0.091     0.593    
    SLICE_X97Y162        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.649    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[48]
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           0.693    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/pcs_descramble_i/mcp1_descr_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxrecclk_out rise@0.000ns - rxrecclk_out rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.064ns (42.667%)  route 0.086ns (57.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.681ns
    Source Clock Delay      (SCD):    0.540ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Net Delay (Source):      0.422ns (routing 0.059ns, distribution 0.363ns)
  Clock Net Delay (Destination): 0.516ns (routing 0.075ns, distribution 0.441ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.422     0.540    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/pcs_descramble_i/rxusrclk2
    SLICE_X94Y157        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/pcs_descramble_i/mcp1_descr_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y157        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.589 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/pcs_descramble_i/mcp1_descr_reg_reg[18]/Q
                         net (fo=2, routed)           0.070     0.659    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/pcs_descramble_i/p_0_in75_in
    SLICE_X94Y158        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.015     0.674 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/pcs_descramble_i/rx_66_enc_reg[22]_i_1/O
                         net (fo=1, routed)           0.016     0.690    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc[22]
    SLICE_X94Y158        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.516     0.681    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X94Y158        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[22]/C
                         clock pessimism             -0.091     0.590    
    SLICE_X94Y158        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     0.646    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxrecclk_out rise@0.000ns - rxrecclk_out rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.064ns (40.506%)  route 0.094ns (59.494%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.676ns
    Source Clock Delay      (SCD):    0.528ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Net Delay (Source):      0.410ns (routing 0.059ns, distribution 0.351ns)
  Clock Net Delay (Destination): 0.511ns (routing 0.075ns, distribution 0.436ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.410     0.528    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/CLK
    SLICE_X84Y145        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.577 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_reg/Q
                         net (fo=4, routed)           0.078     0.655    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset
    SLICE_X84Y143        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.015     0.670 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_enable_i_1/O
                         net (fo=1, routed)           0.016     0.686    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_enable_i_1_n_0
    SLICE_X84Y143        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.511     0.676    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/CLK
    SLICE_X84Y143        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_enable_reg/C
                         clock pessimism             -0.092     0.584    
    SLICE_X84Y143        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.640    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_enable_reg
  -------------------------------------------------------------------
                         required time                         -0.640    
                         arrival time                           0.686    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_data_pipe_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxrecclk_out rise@0.000ns - rxrecclk_out rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.086ns (49.143%)  route 0.089ns (50.857%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.688ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Net Delay (Source):      0.427ns (routing 0.059ns, distribution 0.368ns)
  Clock Net Delay (Destination): 0.523ns (routing 0.075ns, distribution 0.448ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.427     0.545    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X95Y166        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_data_pipe_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y166        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     0.593 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_data_pipe_reg[47]/Q
                         net (fo=2, routed)           0.078     0.671    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_data_pipe[47]
    SLICE_X93Y167        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.038     0.709 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out[47]_i_1/O
                         net (fo=1, routed)           0.011     0.720    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out[47]_i_1_n_0
    SLICE_X93Y167        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.523     0.688    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X93Y167        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[47]/C
                         clock pessimism             -0.070     0.618    
    SLICE_X93Y167        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.056     0.674    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[47]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.720    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rx_gt_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/mcp1_rx_66_raw_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxrecclk_out rise@0.000ns - rxrecclk_out rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.049ns (27.374%)  route 0.130ns (72.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.680ns
    Source Clock Delay      (SCD):    0.533ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Net Delay (Source):      0.415ns (routing 0.059ns, distribution 0.356ns)
  Clock Net Delay (Destination): 0.515ns (routing 0.075ns, distribution 0.440ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.415     0.533    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2
    SLICE_X91Y158        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rx_gt_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y158        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.582 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rx_gt_reg[33]/Q
                         net (fo=1, routed)           0.130     0.712    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rx_gt[33]
    SLICE_X93Y158        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/mcp1_rx_66_raw_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.515     0.680    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2
    SLICE_X93Y158        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/mcp1_rx_66_raw_reg[33]/C
                         clock pessimism             -0.070     0.610    
    SLICE_X93Y158        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.056     0.666    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/mcp1_rx_66_raw_reg[33]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.712    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxrecclk_out
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     RAMD32/CLK               n/a                     1.336         6.400       5.064      SLICE_X94Y171        mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK               n/a                     1.336         6.400       5.064      SLICE_X94Y171        mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK               n/a                     1.336         6.400       5.064      SLICE_X94Y171        mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK               n/a                     1.336         6.400       5.064      SLICE_X94Y171        mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK               n/a                     1.336         6.400       5.064      SLICE_X94Y171        mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK               n/a                     1.336         6.400       5.064      SLICE_X94Y171        mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK               n/a                     1.336         6.400       5.064      SLICE_X94Y171        mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK               n/a                     1.336         6.400       5.064      SLICE_X94Y171        mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK               n/a                     1.336         6.400       5.064      SLICE_X94Y171        mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_13/RAME/CLK
Min Period        n/a     RAMD32/CLK               n/a                     1.336         6.400       5.064      SLICE_X94Y171        mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_13/RAME_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X94Y171        mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X94Y171        mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X94Y171        mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X94Y171        mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X94Y171        mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_13/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X94Y171        mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_13/RAMC_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X94Y171        mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_13/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X94Y171        mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_13/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X94Y171        mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X94Y171        mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_13/RAME_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X94Y171        mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X94Y171        mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X94Y171        mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X94Y171        mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X94Y171        mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X94Y171        mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_13/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X94Y171        mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_13/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X94Y171        mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_13/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X94Y171        mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_13/RAME/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X94Y171        mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_13/RAME_D1/CLK
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  0.882         0.127       0.755      GTHE3_CHANNEL_X0Y10  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  1.005         0.196       0.809      GTHE3_CHANNEL_X0Y10  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[0]
  To Clock:  txoutclk_out[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.344ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[0]
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y70        mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_gt_i/I
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y69        mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/I
Max Skew    Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.172       0.344      GTHE3_CHANNEL_X0Y10  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Fast    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.520         0.114       0.406      GTHE3_CHANNEL_X0Y10  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  ten_gig_eth_pcs_pma_ch0_n_6
  To Clock:  ten_gig_eth_pcs_pma_ch0_n_6

Setup :            0  Failing Endpoints,  Worst Slack        2.011ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.420ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.011ns  (required time - arrival time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/addr_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch0_n_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (ten_gig_eth_pcs_pma_ch0_n_6 rise@6.400ns - ten_gig_eth_pcs_pma_ch0_n_6 rise@0.000ns)
  Data Path Delay:        4.137ns  (logic 0.809ns (19.555%)  route 3.328ns (80.445%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.134ns = ( 7.534 - 6.400 ) 
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.963ns (routing 0.109ns, distribution 0.854ns)
  Clock Net Delay (Destination): 0.805ns (routing 0.093ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ten_gig_eth_pcs_pma_ch0_n_6 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1518, routed)        0.963     1.360    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/coreclk
    SLICE_X94Y136        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/addr_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y136        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     1.473 f  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/addr_reg_reg[13]/Q
                         net (fo=7, routed)           0.500     1.973    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_11/Q[7]
    SLICE_X93Y137        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.205     2.178 f  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_11/re_prev_i_5/O
                         net (fo=2, routed)           0.115     2.293    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_11/addr_reg_reg[12]
    SLICE_X93Y137        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.041     2.334 f  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_11/re_prev_i_2__2/O
                         net (fo=11, routed)          0.926     3.260    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_mdio_i/ipif_access_inst/q_reg[15]_0
    SLICE_X90Y140        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.185     3.445 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_mdio_i/ipif_access_inst/q[5]_i_3/O
                         net (fo=6, routed)           0.214     3.659    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/re_prev_reg_2
    SLICE_X91Y140        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.116     3.775 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/re_prev_i_2/O
                         net (fo=4, routed)           0.848     4.623    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/q_reg[15]
    SLICE_X89Y140        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.149     4.772 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/q[15]_i_1__0/O
                         net (fo=16, routed)          0.725     5.497    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/SR[0]
    SLICE_X93Y141        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock ten_gig_eth_pcs_pma_ch0_n_6 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     6.400 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1518, routed)        0.805     7.534    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/coreclk
    SLICE_X93Y141        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[13]/C
                         clock pessimism              0.092     7.626    
                         clock uncertainty           -0.035     7.591    
    SLICE_X93Y141        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     7.508    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[13]
  -------------------------------------------------------------------
                         required time                          7.508    
                         arrival time                          -5.497    
  -------------------------------------------------------------------
                         slack                                  2.011    

Slack (MET) :             2.011ns  (required time - arrival time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/addr_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch0_n_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (ten_gig_eth_pcs_pma_ch0_n_6 rise@6.400ns - ten_gig_eth_pcs_pma_ch0_n_6 rise@0.000ns)
  Data Path Delay:        4.137ns  (logic 0.809ns (19.555%)  route 3.328ns (80.445%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.134ns = ( 7.534 - 6.400 ) 
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.963ns (routing 0.109ns, distribution 0.854ns)
  Clock Net Delay (Destination): 0.805ns (routing 0.093ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ten_gig_eth_pcs_pma_ch0_n_6 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1518, routed)        0.963     1.360    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/coreclk
    SLICE_X94Y136        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/addr_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y136        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     1.473 f  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/addr_reg_reg[13]/Q
                         net (fo=7, routed)           0.500     1.973    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_11/Q[7]
    SLICE_X93Y137        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.205     2.178 f  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_11/re_prev_i_5/O
                         net (fo=2, routed)           0.115     2.293    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_11/addr_reg_reg[12]
    SLICE_X93Y137        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.041     2.334 f  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_11/re_prev_i_2__2/O
                         net (fo=11, routed)          0.926     3.260    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_mdio_i/ipif_access_inst/q_reg[15]_0
    SLICE_X90Y140        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.185     3.445 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_mdio_i/ipif_access_inst/q[5]_i_3/O
                         net (fo=6, routed)           0.214     3.659    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/re_prev_reg_2
    SLICE_X91Y140        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.116     3.775 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/re_prev_i_2/O
                         net (fo=4, routed)           0.848     4.623    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/q_reg[15]
    SLICE_X89Y140        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.149     4.772 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/q[15]_i_1__0/O
                         net (fo=16, routed)          0.725     5.497    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/SR[0]
    SLICE_X93Y141        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock ten_gig_eth_pcs_pma_ch0_n_6 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     6.400 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1518, routed)        0.805     7.534    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/coreclk
    SLICE_X93Y141        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[7]/C
                         clock pessimism              0.092     7.626    
                         clock uncertainty           -0.035     7.591    
    SLICE_X93Y141        FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.083     7.508    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[7]
  -------------------------------------------------------------------
                         required time                          7.508    
                         arrival time                          -5.497    
  -------------------------------------------------------------------
                         slack                                  2.011    

Slack (MET) :             2.011ns  (required time - arrival time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/addr_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch0_n_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (ten_gig_eth_pcs_pma_ch0_n_6 rise@6.400ns - ten_gig_eth_pcs_pma_ch0_n_6 rise@0.000ns)
  Data Path Delay:        4.137ns  (logic 0.809ns (19.555%)  route 3.328ns (80.445%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.134ns = ( 7.534 - 6.400 ) 
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.963ns (routing 0.109ns, distribution 0.854ns)
  Clock Net Delay (Destination): 0.805ns (routing 0.093ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ten_gig_eth_pcs_pma_ch0_n_6 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1518, routed)        0.963     1.360    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/coreclk
    SLICE_X94Y136        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/addr_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y136        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     1.473 f  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/addr_reg_reg[13]/Q
                         net (fo=7, routed)           0.500     1.973    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_11/Q[7]
    SLICE_X93Y137        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.205     2.178 f  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_11/re_prev_i_5/O
                         net (fo=2, routed)           0.115     2.293    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_11/addr_reg_reg[12]
    SLICE_X93Y137        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.041     2.334 f  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_11/re_prev_i_2__2/O
                         net (fo=11, routed)          0.926     3.260    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_mdio_i/ipif_access_inst/q_reg[15]_0
    SLICE_X90Y140        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.185     3.445 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_mdio_i/ipif_access_inst/q[5]_i_3/O
                         net (fo=6, routed)           0.214     3.659    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/re_prev_reg_2
    SLICE_X91Y140        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.116     3.775 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/re_prev_i_2/O
                         net (fo=4, routed)           0.848     4.623    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/q_reg[15]
    SLICE_X89Y140        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.149     4.772 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/q[15]_i_1__0/O
                         net (fo=16, routed)          0.725     5.497    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/SR[0]
    SLICE_X93Y141        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock ten_gig_eth_pcs_pma_ch0_n_6 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     6.400 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1518, routed)        0.805     7.534    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/coreclk
    SLICE_X93Y141        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[8]/C
                         clock pessimism              0.092     7.626    
                         clock uncertainty           -0.035     7.591    
    SLICE_X93Y141        FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.083     7.508    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[8]
  -------------------------------------------------------------------
                         required time                          7.508    
                         arrival time                          -5.497    
  -------------------------------------------------------------------
                         slack                                  2.011    

Slack (MET) :             2.028ns  (required time - arrival time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/addr_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch0_n_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (ten_gig_eth_pcs_pma_ch0_n_6 rise@6.400ns - ten_gig_eth_pcs_pma_ch0_n_6 rise@0.000ns)
  Data Path Delay:        4.171ns  (logic 0.809ns (19.396%)  route 3.362ns (80.604%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.141ns = ( 7.541 - 6.400 ) 
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.963ns (routing 0.109ns, distribution 0.854ns)
  Clock Net Delay (Destination): 0.812ns (routing 0.093ns, distribution 0.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ten_gig_eth_pcs_pma_ch0_n_6 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1518, routed)        0.963     1.360    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/coreclk
    SLICE_X94Y136        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/addr_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y136        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     1.473 f  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/addr_reg_reg[13]/Q
                         net (fo=7, routed)           0.500     1.973    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_11/Q[7]
    SLICE_X93Y137        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.205     2.178 f  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_11/re_prev_i_5/O
                         net (fo=2, routed)           0.115     2.293    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_11/addr_reg_reg[12]
    SLICE_X93Y137        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.041     2.334 f  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_11/re_prev_i_2__2/O
                         net (fo=11, routed)          0.926     3.260    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_mdio_i/ipif_access_inst/q_reg[15]_0
    SLICE_X90Y140        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.185     3.445 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_mdio_i/ipif_access_inst/q[5]_i_3/O
                         net (fo=6, routed)           0.214     3.659    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/re_prev_reg_2
    SLICE_X91Y140        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.116     3.775 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/re_prev_i_2/O
                         net (fo=4, routed)           0.848     4.623    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/q_reg[15]
    SLICE_X89Y140        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.149     4.772 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/q[15]_i_1__0/O
                         net (fo=16, routed)          0.759     5.531    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/SR[0]
    SLICE_X94Y140        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock ten_gig_eth_pcs_pma_ch0_n_6 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     6.400 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1518, routed)        0.812     7.541    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/coreclk
    SLICE_X94Y140        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[14]/C
                         clock pessimism              0.136     7.677    
                         clock uncertainty           -0.035     7.642    
    SLICE_X94Y140        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.083     7.559    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[14]
  -------------------------------------------------------------------
                         required time                          7.559    
                         arrival time                          -5.531    
  -------------------------------------------------------------------
                         slack                                  2.028    

Slack (MET) :             2.028ns  (required time - arrival time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/addr_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch0_n_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (ten_gig_eth_pcs_pma_ch0_n_6 rise@6.400ns - ten_gig_eth_pcs_pma_ch0_n_6 rise@0.000ns)
  Data Path Delay:        4.171ns  (logic 0.809ns (19.396%)  route 3.362ns (80.604%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.141ns = ( 7.541 - 6.400 ) 
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.963ns (routing 0.109ns, distribution 0.854ns)
  Clock Net Delay (Destination): 0.812ns (routing 0.093ns, distribution 0.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ten_gig_eth_pcs_pma_ch0_n_6 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1518, routed)        0.963     1.360    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/coreclk
    SLICE_X94Y136        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/addr_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y136        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     1.473 f  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/addr_reg_reg[13]/Q
                         net (fo=7, routed)           0.500     1.973    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_11/Q[7]
    SLICE_X93Y137        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.205     2.178 f  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_11/re_prev_i_5/O
                         net (fo=2, routed)           0.115     2.293    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_11/addr_reg_reg[12]
    SLICE_X93Y137        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.041     2.334 f  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_11/re_prev_i_2__2/O
                         net (fo=11, routed)          0.926     3.260    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_mdio_i/ipif_access_inst/q_reg[15]_0
    SLICE_X90Y140        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.185     3.445 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_mdio_i/ipif_access_inst/q[5]_i_3/O
                         net (fo=6, routed)           0.214     3.659    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/re_prev_reg_2
    SLICE_X91Y140        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.116     3.775 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/re_prev_i_2/O
                         net (fo=4, routed)           0.848     4.623    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/q_reg[15]
    SLICE_X89Y140        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.149     4.772 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/q[15]_i_1__0/O
                         net (fo=16, routed)          0.759     5.531    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/SR[0]
    SLICE_X94Y140        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ten_gig_eth_pcs_pma_ch0_n_6 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     6.400 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1518, routed)        0.812     7.541    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/coreclk
    SLICE_X94Y140        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[4]/C
                         clock pessimism              0.136     7.677    
                         clock uncertainty           -0.035     7.642    
    SLICE_X94Y140        FDRE (Setup_EFF2_SLICEM_C_R)
                                                     -0.083     7.559    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[4]
  -------------------------------------------------------------------
                         required time                          7.559    
                         arrival time                          -5.531    
  -------------------------------------------------------------------
                         slack                                  2.028    

Slack (MET) :             2.028ns  (required time - arrival time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/addr_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch0_n_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (ten_gig_eth_pcs_pma_ch0_n_6 rise@6.400ns - ten_gig_eth_pcs_pma_ch0_n_6 rise@0.000ns)
  Data Path Delay:        4.171ns  (logic 0.809ns (19.396%)  route 3.362ns (80.604%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.141ns = ( 7.541 - 6.400 ) 
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.963ns (routing 0.109ns, distribution 0.854ns)
  Clock Net Delay (Destination): 0.812ns (routing 0.093ns, distribution 0.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ten_gig_eth_pcs_pma_ch0_n_6 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1518, routed)        0.963     1.360    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/coreclk
    SLICE_X94Y136        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/addr_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y136        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     1.473 f  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/addr_reg_reg[13]/Q
                         net (fo=7, routed)           0.500     1.973    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_11/Q[7]
    SLICE_X93Y137        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.205     2.178 f  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_11/re_prev_i_5/O
                         net (fo=2, routed)           0.115     2.293    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_11/addr_reg_reg[12]
    SLICE_X93Y137        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.041     2.334 f  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_11/re_prev_i_2__2/O
                         net (fo=11, routed)          0.926     3.260    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_mdio_i/ipif_access_inst/q_reg[15]_0
    SLICE_X90Y140        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.185     3.445 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_mdio_i/ipif_access_inst/q[5]_i_3/O
                         net (fo=6, routed)           0.214     3.659    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/re_prev_reg_2
    SLICE_X91Y140        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.116     3.775 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/re_prev_i_2/O
                         net (fo=4, routed)           0.848     4.623    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/q_reg[15]
    SLICE_X89Y140        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.149     4.772 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/q[15]_i_1__0/O
                         net (fo=16, routed)          0.759     5.531    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/SR[0]
    SLICE_X94Y140        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ten_gig_eth_pcs_pma_ch0_n_6 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     6.400 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1518, routed)        0.812     7.541    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/coreclk
    SLICE_X94Y140        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[5]/C
                         clock pessimism              0.136     7.677    
                         clock uncertainty           -0.035     7.642    
    SLICE_X94Y140        FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.083     7.559    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[5]
  -------------------------------------------------------------------
                         required time                          7.559    
                         arrival time                          -5.531    
  -------------------------------------------------------------------
                         slack                                  2.028    

Slack (MET) :             2.031ns  (required time - arrival time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/addr_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch0_n_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (ten_gig_eth_pcs_pma_ch0_n_6 rise@6.400ns - ten_gig_eth_pcs_pma_ch0_n_6 rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 0.809ns (19.410%)  route 3.359ns (80.590%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.141ns = ( 7.541 - 6.400 ) 
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.963ns (routing 0.109ns, distribution 0.854ns)
  Clock Net Delay (Destination): 0.812ns (routing 0.093ns, distribution 0.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ten_gig_eth_pcs_pma_ch0_n_6 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1518, routed)        0.963     1.360    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/coreclk
    SLICE_X94Y136        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/addr_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y136        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     1.473 f  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/addr_reg_reg[13]/Q
                         net (fo=7, routed)           0.500     1.973    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_11/Q[7]
    SLICE_X93Y137        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.205     2.178 f  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_11/re_prev_i_5/O
                         net (fo=2, routed)           0.115     2.293    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_11/addr_reg_reg[12]
    SLICE_X93Y137        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.041     2.334 f  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_11/re_prev_i_2__2/O
                         net (fo=11, routed)          0.926     3.260    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_mdio_i/ipif_access_inst/q_reg[15]_0
    SLICE_X90Y140        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.185     3.445 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_mdio_i/ipif_access_inst/q[5]_i_3/O
                         net (fo=6, routed)           0.214     3.659    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/re_prev_reg_2
    SLICE_X91Y140        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.116     3.775 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/re_prev_i_2/O
                         net (fo=4, routed)           0.848     4.623    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/q_reg[15]
    SLICE_X89Y140        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.149     4.772 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/q[15]_i_1__0/O
                         net (fo=16, routed)          0.756     5.528    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/SR[0]
    SLICE_X95Y140        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock ten_gig_eth_pcs_pma_ch0_n_6 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     6.400 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1518, routed)        0.812     7.541    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/coreclk
    SLICE_X95Y140        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[10]/C
                         clock pessimism              0.136     7.677    
                         clock uncertainty           -0.035     7.642    
    SLICE_X95Y140        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     7.559    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[10]
  -------------------------------------------------------------------
                         required time                          7.559    
                         arrival time                          -5.528    
  -------------------------------------------------------------------
                         slack                                  2.031    

Slack (MET) :             2.031ns  (required time - arrival time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/addr_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch0_n_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (ten_gig_eth_pcs_pma_ch0_n_6 rise@6.400ns - ten_gig_eth_pcs_pma_ch0_n_6 rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 0.809ns (19.410%)  route 3.359ns (80.590%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.141ns = ( 7.541 - 6.400 ) 
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.963ns (routing 0.109ns, distribution 0.854ns)
  Clock Net Delay (Destination): 0.812ns (routing 0.093ns, distribution 0.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ten_gig_eth_pcs_pma_ch0_n_6 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1518, routed)        0.963     1.360    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/coreclk
    SLICE_X94Y136        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/addr_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y136        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     1.473 f  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/addr_reg_reg[13]/Q
                         net (fo=7, routed)           0.500     1.973    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_11/Q[7]
    SLICE_X93Y137        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.205     2.178 f  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_11/re_prev_i_5/O
                         net (fo=2, routed)           0.115     2.293    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_11/addr_reg_reg[12]
    SLICE_X93Y137        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.041     2.334 f  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_11/re_prev_i_2__2/O
                         net (fo=11, routed)          0.926     3.260    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_mdio_i/ipif_access_inst/q_reg[15]_0
    SLICE_X90Y140        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.185     3.445 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_mdio_i/ipif_access_inst/q[5]_i_3/O
                         net (fo=6, routed)           0.214     3.659    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/re_prev_reg_2
    SLICE_X91Y140        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.116     3.775 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/re_prev_i_2/O
                         net (fo=4, routed)           0.848     4.623    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/q_reg[15]
    SLICE_X89Y140        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.149     4.772 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/q[15]_i_1__0/O
                         net (fo=16, routed)          0.756     5.528    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/SR[0]
    SLICE_X95Y140        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock ten_gig_eth_pcs_pma_ch0_n_6 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     6.400 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1518, routed)        0.812     7.541    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/coreclk
    SLICE_X95Y140        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[15]/C
                         clock pessimism              0.136     7.677    
                         clock uncertainty           -0.035     7.642    
    SLICE_X95Y140        FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.083     7.559    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[15]
  -------------------------------------------------------------------
                         required time                          7.559    
                         arrival time                          -5.528    
  -------------------------------------------------------------------
                         slack                                  2.031    

Slack (MET) :             2.031ns  (required time - arrival time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/addr_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch0_n_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (ten_gig_eth_pcs_pma_ch0_n_6 rise@6.400ns - ten_gig_eth_pcs_pma_ch0_n_6 rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 0.809ns (19.410%)  route 3.359ns (80.590%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.141ns = ( 7.541 - 6.400 ) 
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.963ns (routing 0.109ns, distribution 0.854ns)
  Clock Net Delay (Destination): 0.812ns (routing 0.093ns, distribution 0.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ten_gig_eth_pcs_pma_ch0_n_6 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1518, routed)        0.963     1.360    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/coreclk
    SLICE_X94Y136        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/addr_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y136        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     1.473 f  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/addr_reg_reg[13]/Q
                         net (fo=7, routed)           0.500     1.973    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_11/Q[7]
    SLICE_X93Y137        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.205     2.178 f  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_11/re_prev_i_5/O
                         net (fo=2, routed)           0.115     2.293    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_11/addr_reg_reg[12]
    SLICE_X93Y137        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.041     2.334 f  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_11/re_prev_i_2__2/O
                         net (fo=11, routed)          0.926     3.260    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_mdio_i/ipif_access_inst/q_reg[15]_0
    SLICE_X90Y140        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.185     3.445 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_mdio_i/ipif_access_inst/q[5]_i_3/O
                         net (fo=6, routed)           0.214     3.659    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/re_prev_reg_2
    SLICE_X91Y140        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.116     3.775 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/re_prev_i_2/O
                         net (fo=4, routed)           0.848     4.623    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/q_reg[15]
    SLICE_X89Y140        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.149     4.772 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/q[15]_i_1__0/O
                         net (fo=16, routed)          0.756     5.528    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/SR[0]
    SLICE_X95Y140        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ten_gig_eth_pcs_pma_ch0_n_6 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     6.400 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1518, routed)        0.812     7.541    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/coreclk
    SLICE_X95Y140        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[1]/C
                         clock pessimism              0.136     7.677    
                         clock uncertainty           -0.035     7.642    
    SLICE_X95Y140        FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.083     7.559    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[1]
  -------------------------------------------------------------------
                         required time                          7.559    
                         arrival time                          -5.528    
  -------------------------------------------------------------------
                         slack                                  2.031    

Slack (MET) :             2.031ns  (required time - arrival time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/addr_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch0_n_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (ten_gig_eth_pcs_pma_ch0_n_6 rise@6.400ns - ten_gig_eth_pcs_pma_ch0_n_6 rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 0.809ns (19.410%)  route 3.359ns (80.590%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.141ns = ( 7.541 - 6.400 ) 
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.963ns (routing 0.109ns, distribution 0.854ns)
  Clock Net Delay (Destination): 0.812ns (routing 0.093ns, distribution 0.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ten_gig_eth_pcs_pma_ch0_n_6 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1518, routed)        0.963     1.360    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/coreclk
    SLICE_X94Y136        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/addr_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y136        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     1.473 f  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/addr_reg_reg[13]/Q
                         net (fo=7, routed)           0.500     1.973    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_11/Q[7]
    SLICE_X93Y137        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.205     2.178 f  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_11/re_prev_i_5/O
                         net (fo=2, routed)           0.115     2.293    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_11/addr_reg_reg[12]
    SLICE_X93Y137        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.041     2.334 f  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_11/re_prev_i_2__2/O
                         net (fo=11, routed)          0.926     3.260    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_mdio_i/ipif_access_inst/q_reg[15]_0
    SLICE_X90Y140        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.185     3.445 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_mdio_i/ipif_access_inst/q[5]_i_3/O
                         net (fo=6, routed)           0.214     3.659    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/re_prev_reg_2
    SLICE_X91Y140        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.116     3.775 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/re_prev_i_2/O
                         net (fo=4, routed)           0.848     4.623    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/q_reg[15]
    SLICE_X89Y140        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.149     4.772 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/q[15]_i_1__0/O
                         net (fo=16, routed)          0.756     5.528    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/SR[0]
    SLICE_X95Y140        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock ten_gig_eth_pcs_pma_ch0_n_6 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     6.400 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1518, routed)        0.812     7.541    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/coreclk
    SLICE_X95Y140        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[9]/C
                         clock pessimism              0.136     7.677    
                         clock uncertainty           -0.035     7.642    
    SLICE_X95Y140        FDRE (Setup_FFF2_SLICEL_C_R)
                                                     -0.083     7.559    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[9]
  -------------------------------------------------------------------
                         required time                          7.559    
                         arrival time                          -5.528    
  -------------------------------------------------------------------
                         slack                                  2.031    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXHEADER[1]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch0_n_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ten_gig_eth_pcs_pma_ch0_n_6 rise@0.000ns - ten_gig_eth_pcs_pma_ch0_n_6 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.048ns (25.806%)  route 0.138ns (74.194%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.570ns
    Source Clock Delay      (SCD):    0.522ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      0.404ns (routing 0.059ns, distribution 0.345ns)
  Clock Net Delay (Destination): 0.405ns (routing 0.075ns, distribution 0.330ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ten_gig_eth_pcs_pma_ch0_n_6 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1518, routed)        0.404     0.522    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk
    SLICE_X97Y152        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y152        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     0.570 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txc_reg[0]/Q
                         net (fo=1, routed)           0.138     0.708    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txheader_in[1]
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                                r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXHEADER[1]
  -------------------------------------------------------------------    -------------------

                         (clock ten_gig_eth_pcs_pma_ch0_n_6 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1518, routed)        0.405     0.570    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                                r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.069     0.501    
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXHEADER[1])
                                                      0.174     0.675    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           0.708    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_mdio_i/mdio_interface_i/pcs_addr_int_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/addr_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch0_n_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ten_gig_eth_pcs_pma_ch0_n_6 rise@0.000ns - ten_gig_eth_pcs_pma_ch0_n_6 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.065ns (39.877%)  route 0.098ns (60.123%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.675ns
    Source Clock Delay      (SCD):    0.533ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      0.415ns (routing 0.059ns, distribution 0.356ns)
  Clock Net Delay (Destination): 0.510ns (routing 0.075ns, distribution 0.435ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ten_gig_eth_pcs_pma_ch0_n_6 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1518, routed)        0.415     0.533    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_mdio_i/mdio_interface_i/coreclk
    SLICE_X96Y136        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_mdio_i/mdio_interface_i/pcs_addr_int_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y136        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     0.582 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_mdio_i/mdio_interface_i/pcs_addr_int_reg[13]/Q
                         net (fo=7, routed)           0.083     0.665    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_mdio_i/mdio_interface_i/pcs_addr[13]
    SLICE_X94Y136        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.016     0.681 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_mdio_i/mdio_interface_i/addr_reg[13]_i_1/O
                         net (fo=1, routed)           0.015     0.696    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/addr_reg_reg[20]_1[13]
    SLICE_X94Y136        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/addr_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ten_gig_eth_pcs_pma_ch0_n_6 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1518, routed)        0.510     0.675    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/coreclk
    SLICE_X94Y136        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/addr_reg_reg[13]/C
                         clock pessimism             -0.069     0.606    
    SLICE_X94Y136        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     0.662    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/addr_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.696    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/txsequencefixed_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch0_n_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ten_gig_eth_pcs_pma_ch0_n_6 rise@0.000ns - ten_gig_eth_pcs_pma_ch0_n_6 rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.064ns (38.788%)  route 0.101ns (61.212%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.655ns
    Source Clock Delay      (SCD):    0.514ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      0.396ns (routing 0.059ns, distribution 0.337ns)
  Clock Net Delay (Destination): 0.490ns (routing 0.075ns, distribution 0.415ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ten_gig_eth_pcs_pma_ch0_n_6 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1518, routed)        0.396     0.514    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk
    SLICE_X98Y153        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/txsequencefixed_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y153        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.563 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/txsequencefixed_reg[1]/Q
                         net (fo=36, routed)          0.087     0.650    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[1].synch_inst/Q[1]
    SLICE_X97Y152        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.015     0.665 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[1].synch_inst/gt_txd[48]_i_1/O
                         net (fo=1, routed)           0.014     0.679    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i_n_11
    SLICE_X97Y152        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock ten_gig_eth_pcs_pma_ch0_n_6 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1518, routed)        0.490     0.655    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk
    SLICE_X97Y152        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[48]/C
                         clock pessimism             -0.069     0.586    
    SLICE_X97Y152        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     0.642    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[48]
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.679    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[27]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch0_n_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ten_gig_eth_pcs_pma_ch0_n_6 rise@0.000ns - ten_gig_eth_pcs_pma_ch0_n_6 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.049ns (22.791%)  route 0.166ns (77.209%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.570ns
    Source Clock Delay      (SCD):    0.512ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      0.394ns (routing 0.059ns, distribution 0.335ns)
  Clock Net Delay (Destination): 0.405ns (routing 0.075ns, distribution 0.330ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ten_gig_eth_pcs_pma_ch0_n_6 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1518, routed)        0.394     0.512    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk
    SLICE_X98Y152        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y152        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.561 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[36]/Q
                         net (fo=1, routed)           0.166     0.727    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[27]
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                                r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[27]
  -------------------------------------------------------------------    -------------------

                         (clock ten_gig_eth_pcs_pma_ch0_n_6 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1518, routed)        0.405     0.570    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                                r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.069     0.501    
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[27])
                                                      0.187     0.688    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.727    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[14]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch0_n_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ten_gig_eth_pcs_pma_ch0_n_6 rise@0.000ns - ten_gig_eth_pcs_pma_ch0_n_6 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.049ns (27.528%)  route 0.129ns (72.472%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.570ns
    Source Clock Delay      (SCD):    0.513ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      0.395ns (routing 0.059ns, distribution 0.336ns)
  Clock Net Delay (Destination): 0.405ns (routing 0.075ns, distribution 0.330ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ten_gig_eth_pcs_pma_ch0_n_6 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1518, routed)        0.395     0.513    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk
    SLICE_X98Y153        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y153        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.562 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[49]/Q
                         net (fo=1, routed)           0.129     0.691    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[14]
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                                r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[14]
  -------------------------------------------------------------------    -------------------

                         (clock ten_gig_eth_pcs_pma_ch0_n_6 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1518, routed)        0.405     0.570    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                                r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.069     0.501    
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[14])
                                                      0.150     0.651    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.691    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/rd_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch0_n_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ten_gig_eth_pcs_pma_ch0_n_6 rise@0.000ns - ten_gig_eth_pcs_pma_ch0_n_6 rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.064ns (43.243%)  route 0.084ns (56.757%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.676ns
    Source Clock Delay      (SCD):    0.536ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Net Delay (Source):      0.418ns (routing 0.059ns, distribution 0.359ns)
  Clock Net Delay (Destination): 0.511ns (routing 0.075ns, distribution 0.436ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ten_gig_eth_pcs_pma_ch0_n_6 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1518, routed)        0.418     0.536    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/rd_clk
    SLICE_X90Y173        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/rd_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y173        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.585 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/rd_data_reg[30]/Q
                         net (fo=2, routed)           0.068     0.653    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/rd_data[30]
    SLICE_X90Y174        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.015     0.668 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out[30]_i_2/O
                         net (fo=1, routed)           0.016     0.684    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out[30]_i_2_n_0
    SLICE_X90Y174        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ten_gig_eth_pcs_pma_ch0_n_6 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1518, routed)        0.511     0.676    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/coreclk
    SLICE_X90Y174        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[30]/C
                         clock pessimism             -0.088     0.588    
    SLICE_X90Y174        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     0.644    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.644    
                         arrival time                           0.684    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/txsequencefixed_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch0_n_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ten_gig_eth_pcs_pma_ch0_n_6 rise@0.000ns - ten_gig_eth_pcs_pma_ch0_n_6 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.064ns (37.870%)  route 0.105ns (62.130%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.655ns
    Source Clock Delay      (SCD):    0.514ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      0.396ns (routing 0.059ns, distribution 0.337ns)
  Clock Net Delay (Destination): 0.490ns (routing 0.075ns, distribution 0.415ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ten_gig_eth_pcs_pma_ch0_n_6 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1518, routed)        0.396     0.514    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk
    SLICE_X98Y153        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/txsequencefixed_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y153        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.563 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/txsequencefixed_reg[1]/Q
                         net (fo=36, routed)          0.089     0.652    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[1].synch_inst/Q[1]
    SLICE_X97Y152        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     0.667 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[1].synch_inst/gt_txd[45]_i_1/O
                         net (fo=1, routed)           0.016     0.683    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i_n_12
    SLICE_X97Y152        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock ten_gig_eth_pcs_pma_ch0_n_6 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1518, routed)        0.490     0.655    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk
    SLICE_X97Y152        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[45]/C
                         clock pessimism             -0.069     0.586    
    SLICE_X97Y152        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     0.642    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[45]
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_mdio_i/mdio_interface_i/opcode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_mdio_i/mdio_interface_i/pma_addr_int_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch0_n_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ten_gig_eth_pcs_pma_ch0_n_6 rise@0.000ns - ten_gig_eth_pcs_pma_ch0_n_6 rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.063ns (39.623%)  route 0.096ns (60.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.652ns
    Source Clock Delay      (SCD):    0.523ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      0.405ns (routing 0.059ns, distribution 0.346ns)
  Clock Net Delay (Destination): 0.487ns (routing 0.075ns, distribution 0.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ten_gig_eth_pcs_pma_ch0_n_6 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1518, routed)        0.405     0.523    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_mdio_i/mdio_interface_i/coreclk
    SLICE_X95Y134        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_mdio_i/mdio_interface_i/opcode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y134        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     0.571 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_mdio_i/mdio_interface_i/opcode_reg[1]/Q
                         net (fo=74, routed)          0.081     0.652    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_mdio_i/mdio_interface_i/opcode[1]
    SLICE_X96Y135        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.015     0.667 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_mdio_i/mdio_interface_i/pma_addr_int[15]_i_2/O
                         net (fo=1, routed)           0.015     0.682    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_mdio_i/mdio_interface_i/pma_addr_int[15]_i_2_n_0
    SLICE_X96Y135        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_mdio_i/mdio_interface_i/pma_addr_int_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ten_gig_eth_pcs_pma_ch0_n_6 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1518, routed)        0.487     0.652    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_mdio_i/mdio_interface_i/coreclk
    SLICE_X96Y135        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_mdio_i/mdio_interface_i/pma_addr_int_reg[15]/C
                         clock pessimism             -0.069     0.583    
    SLICE_X96Y135        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.639    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_mdio_i/mdio_interface_i/pma_addr_int_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.682    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c7_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_encoded_data_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch0_n_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ten_gig_eth_pcs_pma_ch0_n_6 rise@0.000ns - ten_gig_eth_pcs_pma_ch0_n_6 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.063ns (44.056%)  route 0.080ns (55.944%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.656ns
    Source Clock Delay      (SCD):    0.518ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Net Delay (Source):      0.400ns (routing 0.059ns, distribution 0.341ns)
  Clock Net Delay (Destination): 0.491ns (routing 0.075ns, distribution 0.416ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ten_gig_eth_pcs_pma_ch0_n_6 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1518, routed)        0.400     0.518    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/coreclk
    SLICE_X83Y151        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c7_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y151        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     0.566 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c7_reg[4]/Q
                         net (fo=1, routed)           0.068     0.634    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/data7[63]
    SLICE_X83Y151        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.015     0.649 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_encoded_data[63]_i_1/O
                         net (fo=1, routed)           0.012     0.661    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_encoded_data[63]_i_1_n_0
    SLICE_X83Y151        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_encoded_data_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock ten_gig_eth_pcs_pma_ch0_n_6 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1518, routed)        0.491     0.656    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/coreclk
    SLICE_X83Y151        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_encoded_data_reg[63]/C
                         clock pessimism             -0.095     0.561    
    SLICE_X83Y151        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     0.617    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_encoded_data_reg[63]
  -------------------------------------------------------------------
                         required time                         -0.617    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/fifo_data_delay_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch0_n_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ten_gig_eth_pcs_pma_ch0_n_6 rise@0.000ns - ten_gig_eth_pcs_pma_ch0_n_6 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.094ns (65.278%)  route 0.050ns (34.722%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.676ns
    Source Clock Delay      (SCD):    0.536ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      0.418ns (routing 0.059ns, distribution 0.359ns)
  Clock Net Delay (Destination): 0.511ns (routing 0.075ns, distribution 0.436ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ten_gig_eth_pcs_pma_ch0_n_6 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1518, routed)        0.418     0.536    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/coreclk
    SLICE_X90Y172        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/fifo_data_delay_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y172        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.585 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/fifo_data_delay_reg[44]/Q
                         net (fo=1, routed)           0.034     0.619    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/fifo_data_delay[44]
    SLICE_X90Y172        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.045     0.664 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out[12]_i_1/O
                         net (fo=1, routed)           0.016     0.680    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out[12]_i_1_n_0
    SLICE_X90Y172        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ten_gig_eth_pcs_pma_ch0_n_6 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1518, routed)        0.511     0.676    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/coreclk
    SLICE_X90Y172        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[12]/C
                         clock pessimism             -0.097     0.579    
    SLICE_X90Y172        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.635    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.635    
                         arrival time                           0.680    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ten_gig_eth_pcs_pma_ch0_n_6
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X90Y172        mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[5]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X95Y173        mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[60]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X95Y173        mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[61]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X89Y174        mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[62]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X95Y174        mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[63]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X93Y173        mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[6]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X94Y174        mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[7]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X91Y174        mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[8]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X92Y174        mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[9]/C
Min Period        n/a     FDSE/C                   n/a                     0.550         6.400       5.850      SLICE_X94Y174        mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/fifo_ctrl_delay_reg[4]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X97Y152        mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txc_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X94Y153        mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[11]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X95Y151        mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[15]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X97Y152        mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[23]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X97Y151        mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[25]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X97Y152        mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[28]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X95Y151        mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[55]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X97Y151        mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[56]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X95Y152        mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[57]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X95Y152        mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[5]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X90Y172        mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[5]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X95Y173        mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[60]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X95Y173        mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[60]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X95Y173        mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[61]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X95Y173        mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[61]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X89Y174        mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[62]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X89Y174        mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[62]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X95Y174        mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[63]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X93Y173        mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[6]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X94Y174        mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[7]/C
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.155       0.420      GTHE3_CHANNEL_X0Y10  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.914         0.099       0.815      GTHE3_CHANNEL_X0Y10  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  refclk_p
  To Clock:  clk_out1_tpu_transmit_clock

Setup :            0  Failing Endpoints,  Worst Slack        5.398ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.398ns  (required time - arrival time)
  Source:                 mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_tpu_transmit_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        1.065ns  (logic 0.114ns (10.704%)  route 0.951ns (89.296%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y200                                     0.000     0.000 r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X86Y200        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.951     1.065    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X86Y200        FDRE                                         r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X86Y200        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     6.463    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.463    
                         arrival time                          -1.065    
  -------------------------------------------------------------------
                         slack                                  5.398    

Slack (MET) :             5.616ns  (required time - arrival time)
  Source:                 mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_tpu_transmit_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.844ns  (logic 0.113ns (13.389%)  route 0.731ns (86.611%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y200                                     0.000     0.000 r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X85Y200        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     0.113 r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.731     0.844    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[6]
    SLICE_X82Y199        FDRE                                         r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X82Y199        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     6.460    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.844    
  -------------------------------------------------------------------
                         slack                                  5.616    

Slack (MET) :             5.651ns  (required time - arrival time)
  Source:                 mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_tpu_transmit_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.811ns  (logic 0.117ns (14.427%)  route 0.694ns (85.573%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y194                                     0.000     0.000 r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X85Y194        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.694     0.811    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X83Y196        FDRE                                         r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X83Y196        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     6.462    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          6.462    
                         arrival time                          -0.811    
  -------------------------------------------------------------------
                         slack                                  5.651    

Slack (MET) :             5.654ns  (required time - arrival time)
  Source:                 mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_tpu_transmit_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.806ns  (logic 0.114ns (14.144%)  route 0.692ns (85.856%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y206                                     0.000     0.000 r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X92Y206        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.692     0.806    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/async_path[9]
    SLICE_X92Y206        FDRE                                         r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X92Y206        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     6.460    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.806    
  -------------------------------------------------------------------
                         slack                                  5.654    

Slack (MET) :             5.662ns  (required time - arrival time)
  Source:                 mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_tpu_transmit_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.798ns  (logic 0.114ns (14.286%)  route 0.684ns (85.714%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y194                                     0.000     0.000 r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X85Y194        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.684     0.798    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[8]
    SLICE_X84Y194        FDRE                                         r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X84Y194        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     6.460    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.798    
  -------------------------------------------------------------------
                         slack                                  5.662    

Slack (MET) :             5.689ns  (required time - arrival time)
  Source:                 mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_tpu_transmit_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.774ns  (logic 0.114ns (14.729%)  route 0.660ns (85.271%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y201                                     0.000     0.000 r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X92Y201        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.660     0.774    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/async_path[0]
    SLICE_X93Y201        FDRE                                         r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X93Y201        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     6.463    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.463    
                         arrival time                          -0.774    
  -------------------------------------------------------------------
                         slack                                  5.689    

Slack (MET) :             5.707ns  (required time - arrival time)
  Source:                 mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_tpu_transmit_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.754ns  (logic 0.114ns (15.119%)  route 0.640ns (84.881%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y201                                     0.000     0.000 r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X92Y201        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.114 r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.640     0.754    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/async_path[2]
    SLICE_X92Y202        FDRE                                         r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X92Y202        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     6.461    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.461    
                         arrival time                          -0.754    
  -------------------------------------------------------------------
                         slack                                  5.707    

Slack (MET) :             5.711ns  (required time - arrival time)
  Source:                 mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_tpu_transmit_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.752ns  (logic 0.114ns (15.160%)  route 0.638ns (84.840%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y203                                     0.000     0.000 r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X84Y203        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.638     0.752    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[10]
    SLICE_X84Y203        FDRE                                         r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X84Y203        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     6.463    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          6.463    
                         arrival time                          -0.752    
  -------------------------------------------------------------------
                         slack                                  5.711    

Slack (MET) :             5.716ns  (required time - arrival time)
  Source:                 mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_tpu_transmit_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.744ns  (logic 0.118ns (15.860%)  route 0.626ns (84.140%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y203                                     0.000     0.000 r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X92Y203        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     0.118 r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.626     0.744    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/async_path[4]
    SLICE_X92Y204        FDRE                                         r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X92Y204        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     6.460    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.744    
  -------------------------------------------------------------------
                         slack                                  5.716    

Slack (MET) :             5.718ns  (required time - arrival time)
  Source:                 mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_tpu_transmit_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.742ns  (logic 0.118ns (15.903%)  route 0.624ns (84.097%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y201                                     0.000     0.000 r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X92Y201        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     0.118 r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.624     0.742    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/async_path[3]
    SLICE_X93Y201        FDRE                                         r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X93Y201        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     6.460    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.742    
  -------------------------------------------------------------------
                         slack                                  5.718    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_tpu_transmit_clock
  To Clock:  refclk_p

Setup :            0  Failing Endpoints,  Worst Slack        3.077ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.077ns  (required time - arrival time)
  Source:                 mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.986ns  (logic 0.114ns (11.562%)  route 0.872ns (88.438%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y201                                     0.000     0.000 r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X87Y201        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.872     0.986    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[10]
    SLICE_X87Y201        FDRE                                         r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X87Y201        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     4.063    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          4.063    
                         arrival time                          -0.986    
  -------------------------------------------------------------------
                         slack                                  3.077    

Slack (MET) :             3.118ns  (required time - arrival time)
  Source:                 mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.942ns  (logic 0.114ns (12.102%)  route 0.828ns (87.898%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y200                                     0.000     0.000 r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X86Y200        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.828     0.942    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X86Y200        FDRE                                         r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X86Y200        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     4.060    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -0.942    
  -------------------------------------------------------------------
                         slack                                  3.118    

Slack (MET) :             3.265ns  (required time - arrival time)
  Source:                 mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.798ns  (logic 0.114ns (14.286%)  route 0.684ns (85.714%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y196                                     0.000     0.000 r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X84Y196        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.684     0.798    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X84Y197        FDRE                                         r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X84Y197        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     4.063    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.063    
                         arrival time                          -0.798    
  -------------------------------------------------------------------
                         slack                                  3.265    

Slack (MET) :             3.265ns  (required time - arrival time)
  Source:                 mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.798ns  (logic 0.114ns (14.286%)  route 0.684ns (85.714%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y200                                     0.000     0.000 r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X84Y200        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.684     0.798    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X84Y201        FDRE                                         r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X84Y201        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     4.063    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          4.063    
                         arrival time                          -0.798    
  -------------------------------------------------------------------
                         slack                                  3.265    

Slack (MET) :             3.294ns  (required time - arrival time)
  Source:                 mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.769ns  (logic 0.117ns (15.215%)  route 0.652ns (84.785%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y200                                     0.000     0.000 r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X84Y200        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.652     0.769    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X84Y200        FDRE                                         r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X84Y200        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     4.063    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          4.063    
                         arrival time                          -0.769    
  -------------------------------------------------------------------
                         slack                                  3.294    

Slack (MET) :             3.296ns  (required time - arrival time)
  Source:                 mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.764ns  (logic 0.114ns (14.921%)  route 0.650ns (85.079%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y196                                     0.000     0.000 r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X83Y196        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.650     0.764    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X85Y196        FDRE                                         r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X85Y196        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     4.060    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -0.764    
  -------------------------------------------------------------------
                         slack                                  3.296    

Slack (MET) :             3.357ns  (required time - arrival time)
  Source:                 mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.703ns  (logic 0.117ns (16.643%)  route 0.586ns (83.357%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y197                                     0.000     0.000 r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X85Y197        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.586     0.703    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X85Y197        FDRE                                         r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X85Y197        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     4.060    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -0.703    
  -------------------------------------------------------------------
                         slack                                  3.357    

Slack (MET) :             3.361ns  (required time - arrival time)
  Source:                 mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.699ns  (logic 0.117ns (16.738%)  route 0.582ns (83.262%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y196                                     0.000     0.000 r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X83Y196        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.582     0.699    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X83Y196        FDRE                                         r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X83Y196        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     4.060    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -0.699    
  -------------------------------------------------------------------
                         slack                                  3.361    

Slack (MET) :             3.402ns  (required time - arrival time)
  Source:                 mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.658ns  (logic 0.117ns (17.781%)  route 0.541ns (82.219%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y195                                     0.000     0.000 r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X84Y195        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.541     0.658    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X84Y195        FDRE                                         r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X84Y195        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     4.060    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -0.658    
  -------------------------------------------------------------------
                         slack                                  3.402    

Slack (MET) :             3.459ns  (required time - arrival time)
  Source:                 mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.601ns  (logic 0.114ns (18.968%)  route 0.487ns (81.032%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y197                                     0.000     0.000 r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X85Y197        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.487     0.601    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X86Y197        FDRE                                         r  mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X86Y197        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     4.060    mainnet_down10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -0.601    
  -------------------------------------------------------------------
                         slack                                  3.459    





---------------------------------------------------------------------------------------------------
From Clock:  ten_gig_eth_pcs_pma_ch0_n_6
  To Clock:  refclk_p

Setup :            0  Failing Endpoints,  Worst Slack        0.977ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.977ns  (required time - arrival time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/end_lane_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (refclk_p rise@6.400ns - ten_gig_eth_pcs_pma_ch0_n_6 rise@0.000ns)
  Data Path Delay:        6.690ns  (logic 0.559ns (8.356%)  route 6.131ns (91.644%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        1.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.569ns = ( 8.969 - 6.400 ) 
    Source Clock Delay      (SCD):    1.325ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.928ns (routing 0.109ns, distribution 0.819ns)
  Clock Net Delay (Destination): 2.031ns (routing 0.782ns, distribution 1.249ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ten_gig_eth_pcs_pma_ch0_n_6 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1518, routed)        0.928     1.325    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/coreclk
    SLICE_X93Y138        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y138        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.439 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/q_reg[0]/Q
                         net (fo=76, routed)          2.338     3.777    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/pcs_loopback_core_int
    SLICE_X89Y174        LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.201     3.978 f  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/xgmii_rxd[25]_INST_0/O
                         net (fo=7, routed)           1.353     5.331    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/xgmii_rxd[25]
    SLICE_X90Y183        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.132     5.463 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/control_lane[3]_i_2/O
                         net (fo=3, routed)           0.976     6.439    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/control_lane[3]_i_2_n_0
    SLICE_X91Y183        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.041     6.480 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/end_lane[3]_i_2/O
                         net (fo=1, routed)           0.549     7.029    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/end_lane[3]_i_2_n_0
    SLICE_X91Y182        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.071     7.100 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/end_lane[3]_i_1/O
                         net (fo=1, routed)           0.915     8.015    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/p_10_out[3]
    SLICE_X91Y182        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/end_lane_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      6.400     6.400 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.400 r  refclk_p (IN)
                         net (fo=0)                   0.000     6.400    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     6.609 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.046     6.655    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.938 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=3144, routed)        2.031     8.969    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_clk
    SLICE_X91Y182        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/end_lane_reg[3]/C
                         clock pessimism              0.000     8.969    
                         clock uncertainty           -0.035     8.933    
    SLICE_X91Y182        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059     8.992    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/end_lane_reg[3]
  -------------------------------------------------------------------
                         required time                          8.992    
                         arrival time                          -8.015    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             1.199ns  (required time - arrival time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/seq_type_lane03_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (refclk_p rise@6.400ns - ten_gig_eth_pcs_pma_ch0_n_6 rise@0.000ns)
  Data Path Delay:        6.335ns  (logic 0.702ns (11.081%)  route 5.633ns (88.919%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.545ns = ( 8.945 - 6.400 ) 
    Source Clock Delay      (SCD):    1.325ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.928ns (routing 0.109ns, distribution 0.819ns)
  Clock Net Delay (Destination): 2.007ns (routing 0.782ns, distribution 1.225ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ten_gig_eth_pcs_pma_ch0_n_6 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1518, routed)        0.928     1.325    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/coreclk
    SLICE_X93Y138        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y138        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.439 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/q_reg[0]/Q
                         net (fo=76, routed)          2.243     3.682    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/pcs_loopback_core_int
    SLICE_X89Y173        LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.160     3.842 f  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/xgmii_rxd[21]_INST_0/O
                         net (fo=5, routed)           0.848     4.690    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/xgmii_rxd[21]
    SLICE_X89Y176        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.041     4.731 f  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/seq_type_lane03[1]_i_10/O
                         net (fo=1, routed)           0.628     5.359    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/seq_type_lane03[1]_i_10_n_0
    SLICE_X89Y176        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.040     5.399 f  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/seq_type_lane03[1]_i_7/O
                         net (fo=1, routed)           0.561     5.960    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/seq_type_lane03[1]_i_7_n_0
    SLICE_X90Y176        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.172     6.132 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/seq_type_lane03[1]_i_3/O
                         net (fo=1, routed)           0.626     6.758    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/seq_type_lane03[1]_i_3_n_0
    SLICE_X90Y176        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.175     6.933 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/seq_type_lane03[1]_i_1/O
                         net (fo=3, routed)           0.727     7.660    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/fault_seq_lane031
    SLICE_X88Y176        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/seq_type_lane03_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      6.400     6.400 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.400 r  refclk_p (IN)
                         net (fo=0)                   0.000     6.400    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     6.609 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.046     6.655    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.938 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=3144, routed)        2.007     8.945    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/rx_clk
    SLICE_X88Y176        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/seq_type_lane03_reg[0]/C
                         clock pessimism              0.000     8.945    
                         clock uncertainty           -0.035     8.909    
    SLICE_X88Y176        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.050     8.859    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/seq_type_lane03_reg[0]
  -------------------------------------------------------------------
                         required time                          8.859    
                         arrival time                          -7.660    
  -------------------------------------------------------------------
                         slack                                  1.199    

Slack (MET) :             1.199ns  (required time - arrival time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/seq_type_lane03_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (refclk_p rise@6.400ns - ten_gig_eth_pcs_pma_ch0_n_6 rise@0.000ns)
  Data Path Delay:        6.335ns  (logic 0.702ns (11.081%)  route 5.633ns (88.919%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.545ns = ( 8.945 - 6.400 ) 
    Source Clock Delay      (SCD):    1.325ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.928ns (routing 0.109ns, distribution 0.819ns)
  Clock Net Delay (Destination): 2.007ns (routing 0.782ns, distribution 1.225ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ten_gig_eth_pcs_pma_ch0_n_6 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1518, routed)        0.928     1.325    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/coreclk
    SLICE_X93Y138        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y138        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.439 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/q_reg[0]/Q
                         net (fo=76, routed)          2.243     3.682    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/pcs_loopback_core_int
    SLICE_X89Y173        LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.160     3.842 f  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/xgmii_rxd[21]_INST_0/O
                         net (fo=5, routed)           0.848     4.690    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/xgmii_rxd[21]
    SLICE_X89Y176        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.041     4.731 f  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/seq_type_lane03[1]_i_10/O
                         net (fo=1, routed)           0.628     5.359    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/seq_type_lane03[1]_i_10_n_0
    SLICE_X89Y176        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.040     5.399 f  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/seq_type_lane03[1]_i_7/O
                         net (fo=1, routed)           0.561     5.960    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/seq_type_lane03[1]_i_7_n_0
    SLICE_X90Y176        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.172     6.132 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/seq_type_lane03[1]_i_3/O
                         net (fo=1, routed)           0.626     6.758    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/seq_type_lane03[1]_i_3_n_0
    SLICE_X90Y176        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.175     6.933 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/seq_type_lane03[1]_i_1/O
                         net (fo=3, routed)           0.727     7.660    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/fault_seq_lane031
    SLICE_X88Y176        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/seq_type_lane03_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      6.400     6.400 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.400 r  refclk_p (IN)
                         net (fo=0)                   0.000     6.400    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     6.609 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.046     6.655    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.938 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=3144, routed)        2.007     8.945    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/rx_clk
    SLICE_X88Y176        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/seq_type_lane03_reg[1]/C
                         clock pessimism              0.000     8.945    
                         clock uncertainty           -0.035     8.909    
    SLICE_X88Y176        FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.050     8.859    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/seq_type_lane03_reg[1]
  -------------------------------------------------------------------
                         required time                          8.859    
                         arrival time                          -7.660    
  -------------------------------------------------------------------
                         slack                                  1.199    

Slack (MET) :             1.252ns  (required time - arrival time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/end_lane_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (refclk_p rise@6.400ns - ten_gig_eth_pcs_pma_ch0_n_6 rise@0.000ns)
  Data Path Delay:        6.417ns  (logic 0.449ns (6.997%)  route 5.968ns (93.003%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        1.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.569ns = ( 8.969 - 6.400 ) 
    Source Clock Delay      (SCD):    1.325ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.928ns (routing 0.109ns, distribution 0.819ns)
  Clock Net Delay (Destination): 2.031ns (routing 0.782ns, distribution 1.249ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ten_gig_eth_pcs_pma_ch0_n_6 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1518, routed)        0.928     1.325    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/coreclk
    SLICE_X93Y138        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y138        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.439 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/q_reg[0]/Q
                         net (fo=76, routed)          2.243     3.682    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/pcs_loopback_core_int
    SLICE_X89Y173        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.132     3.814 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/xgmii_rxd[20]_INST_0/O
                         net (fo=5, routed)           1.712     5.526    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/xgmii_rxd[20]
    SLICE_X88Y181        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040     5.566 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/control_lane[2]_i_2/O
                         net (fo=3, routed)           0.481     6.047    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/control_lane[2]_i_2_n_0
    SLICE_X89Y181        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.093     6.140 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/end_lane[2]_i_2/O
                         net (fo=1, routed)           0.973     7.113    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/end_lane[2]_i_2_n_0
    SLICE_X93Y182        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.070     7.183 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/end_lane[2]_i_1/O
                         net (fo=1, routed)           0.559     7.742    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/p_10_out[2]
    SLICE_X91Y182        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/end_lane_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      6.400     6.400 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.400 r  refclk_p (IN)
                         net (fo=0)                   0.000     6.400    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     6.609 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.046     6.655    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.938 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=3144, routed)        2.031     8.969    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_clk
    SLICE_X91Y182        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/end_lane_reg[2]/C
                         clock pessimism              0.000     8.969    
                         clock uncertainty           -0.035     8.933    
    SLICE_X91Y182        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.061     8.994    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/end_lane_reg[2]
  -------------------------------------------------------------------
                         required time                          8.994    
                         arrival time                          -7.742    
  -------------------------------------------------------------------
                         slack                                  1.252    

Slack (MET) :             1.304ns  (required time - arrival time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/fault_seq_lane03_reg/D
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (refclk_p rise@6.400ns - ten_gig_eth_pcs_pma_ch0_n_6 rise@0.000ns)
  Data Path Delay:        6.341ns  (logic 0.832ns (13.121%)  route 5.509ns (86.879%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.547ns = ( 8.947 - 6.400 ) 
    Source Clock Delay      (SCD):    1.325ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.928ns (routing 0.109ns, distribution 0.819ns)
  Clock Net Delay (Destination): 2.009ns (routing 0.782ns, distribution 1.227ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ten_gig_eth_pcs_pma_ch0_n_6 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1518, routed)        0.928     1.325    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/coreclk
    SLICE_X93Y138        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y138        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.439 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/q_reg[0]/Q
                         net (fo=76, routed)          2.243     3.682    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/pcs_loopback_core_int
    SLICE_X89Y173        LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.160     3.842 f  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/xgmii_rxd[21]_INST_0/O
                         net (fo=5, routed)           0.848     4.690    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/xgmii_rxd[21]
    SLICE_X89Y176        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.041     4.731 f  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/seq_type_lane03[1]_i_10/O
                         net (fo=1, routed)           0.628     5.359    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/seq_type_lane03[1]_i_10_n_0
    SLICE_X89Y176        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.040     5.399 f  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/seq_type_lane03[1]_i_7/O
                         net (fo=1, routed)           0.561     5.960    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/seq_type_lane03[1]_i_7_n_0
    SLICE_X90Y176        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.172     6.132 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/seq_type_lane03[1]_i_3/O
                         net (fo=1, routed)           0.626     6.758    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/seq_type_lane03[1]_i_3_n_0
    SLICE_X90Y176        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.175     6.933 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/seq_type_lane03[1]_i_1/O
                         net (fo=3, routed)           0.574     7.507    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/fault_seq_lane031
    SLICE_X88Y176        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.130     7.637 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/fault_seq_lane03_i_1/O
                         net (fo=1, routed)           0.029     7.666    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/fault_seq_lane03_i_1_n_0
    SLICE_X88Y176        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/fault_seq_lane03_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      6.400     6.400 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.400 r  refclk_p (IN)
                         net (fo=0)                   0.000     6.400    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     6.609 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.046     6.655    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.938 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=3144, routed)        2.009     8.947    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/rx_clk
    SLICE_X88Y176        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/fault_seq_lane03_reg/C
                         clock pessimism              0.000     8.947    
                         clock uncertainty           -0.035     8.911    
    SLICE_X88Y176        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     8.970    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/fault_seq_lane03_reg
  -------------------------------------------------------------------
                         required time                          8.970    
                         arrival time                          -7.666    
  -------------------------------------------------------------------
                         slack                                  1.304    

Slack (MET) :             1.449ns  (required time - arrival time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/end_lane_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (refclk_p rise@6.400ns - ten_gig_eth_pcs_pma_ch0_n_6 rise@0.000ns)
  Data Path Delay:        6.225ns  (logic 0.680ns (10.924%)  route 5.545ns (89.076%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        1.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.575ns = ( 8.975 - 6.400 ) 
    Source Clock Delay      (SCD):    1.325ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.928ns (routing 0.109ns, distribution 0.819ns)
  Clock Net Delay (Destination): 2.037ns (routing 0.782ns, distribution 1.255ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ten_gig_eth_pcs_pma_ch0_n_6 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1518, routed)        0.928     1.325    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/coreclk
    SLICE_X93Y138        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y138        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.439 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/q_reg[0]/Q
                         net (fo=76, routed)          1.814     3.253    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/pcs_loopback_core_int
    SLICE_X93Y174        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115     3.368 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/xgmii_rxd[34]_INST_0/O
                         net (fo=7, routed)           1.894     5.262    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/xgmii_rxd[34]
    SLICE_X92Y181        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.070     5.332 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/control_lane[4]_i_2/O
                         net (fo=3, routed)           0.666     5.998    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/control_lane[4]_i_2_n_0
    SLICE_X91Y181        LUT3 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.191     6.189 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/end_lane[4]_i_2/O
                         net (fo=1, routed)           1.136     7.325    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/end_lane[4]_i_2_n_0
    SLICE_X91Y181        LUT5 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.190     7.515 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/end_lane[4]_i_1/O
                         net (fo=1, routed)           0.035     7.550    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/p_10_out[4]
    SLICE_X91Y181        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/end_lane_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      6.400     6.400 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.400 r  refclk_p (IN)
                         net (fo=0)                   0.000     6.400    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     6.609 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.046     6.655    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.938 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=3144, routed)        2.037     8.975    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_clk
    SLICE_X91Y181        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/end_lane_reg[4]/C
                         clock pessimism              0.000     8.975    
                         clock uncertainty           -0.035     8.939    
    SLICE_X91Y181        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     8.999    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/end_lane_reg[4]
  -------------------------------------------------------------------
                         required time                          8.999    
                         arrival time                          -7.550    
  -------------------------------------------------------------------
                         slack                                  1.449    

Slack (MET) :             1.564ns  (required time - arrival time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/seq_type_lane47_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (refclk_p rise@6.400ns - ten_gig_eth_pcs_pma_ch0_n_6 rise@0.000ns)
  Data Path Delay:        5.978ns  (logic 0.441ns (7.377%)  route 5.537ns (92.623%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        1.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.550ns = ( 8.950 - 6.400 ) 
    Source Clock Delay      (SCD):    1.325ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.928ns (routing 0.109ns, distribution 0.819ns)
  Clock Net Delay (Destination): 2.012ns (routing 0.782ns, distribution 1.230ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ten_gig_eth_pcs_pma_ch0_n_6 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1518, routed)        0.928     1.325    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/coreclk
    SLICE_X93Y138        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y138        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.439 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/q_reg[0]/Q
                         net (fo=76, routed)          2.414     3.853    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/pcs_loopback_core_int
    SLICE_X89Y174        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.071     3.924 f  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/xgmii_rxd[32]_INST_0/O
                         net (fo=12, routed)          1.387     5.311    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/xgmii_rxd[32]
    SLICE_X91Y181        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.116     5.427 f  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/seq_type_lane47[1]_i_9/O
                         net (fo=1, routed)           0.199     5.626    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/seq_type_lane47[1]_i_9_n_0
    SLICE_X91Y179        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.070     5.696 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/seq_type_lane47[1]_i_5/O
                         net (fo=1, routed)           0.719     6.415    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/seq_type_lane47[1]_i_5_n_0
    SLICE_X89Y176        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.070     6.485 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/seq_type_lane47[1]_i_1/O
                         net (fo=3, routed)           0.818     7.303    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/fault_seq_lane471
    SLICE_X89Y176        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/seq_type_lane47_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      6.400     6.400 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.400 r  refclk_p (IN)
                         net (fo=0)                   0.000     6.400    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     6.609 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.046     6.655    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.938 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=3144, routed)        2.012     8.950    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/rx_clk
    SLICE_X89Y176        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/seq_type_lane47_reg[0]/C
                         clock pessimism              0.000     8.950    
                         clock uncertainty           -0.035     8.914    
    SLICE_X89Y176        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047     8.867    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/seq_type_lane47_reg[0]
  -------------------------------------------------------------------
                         required time                          8.867    
                         arrival time                          -7.303    
  -------------------------------------------------------------------
                         slack                                  1.564    

Slack (MET) :             1.564ns  (required time - arrival time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/seq_type_lane47_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (refclk_p rise@6.400ns - ten_gig_eth_pcs_pma_ch0_n_6 rise@0.000ns)
  Data Path Delay:        5.978ns  (logic 0.441ns (7.377%)  route 5.537ns (92.623%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        1.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.550ns = ( 8.950 - 6.400 ) 
    Source Clock Delay      (SCD):    1.325ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.928ns (routing 0.109ns, distribution 0.819ns)
  Clock Net Delay (Destination): 2.012ns (routing 0.782ns, distribution 1.230ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ten_gig_eth_pcs_pma_ch0_n_6 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1518, routed)        0.928     1.325    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/coreclk
    SLICE_X93Y138        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y138        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.439 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/q_reg[0]/Q
                         net (fo=76, routed)          2.414     3.853    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/pcs_loopback_core_int
    SLICE_X89Y174        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.071     3.924 f  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/xgmii_rxd[32]_INST_0/O
                         net (fo=12, routed)          1.387     5.311    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/xgmii_rxd[32]
    SLICE_X91Y181        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.116     5.427 f  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/seq_type_lane47[1]_i_9/O
                         net (fo=1, routed)           0.199     5.626    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/seq_type_lane47[1]_i_9_n_0
    SLICE_X91Y179        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.070     5.696 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/seq_type_lane47[1]_i_5/O
                         net (fo=1, routed)           0.719     6.415    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/seq_type_lane47[1]_i_5_n_0
    SLICE_X89Y176        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.070     6.485 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/seq_type_lane47[1]_i_1/O
                         net (fo=3, routed)           0.818     7.303    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/fault_seq_lane471
    SLICE_X89Y176        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/seq_type_lane47_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      6.400     6.400 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.400 r  refclk_p (IN)
                         net (fo=0)                   0.000     6.400    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     6.609 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.046     6.655    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.938 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=3144, routed)        2.012     8.950    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/rx_clk
    SLICE_X89Y176        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/seq_type_lane47_reg[1]/C
                         clock pessimism              0.000     8.950    
                         clock uncertainty           -0.035     8.914    
    SLICE_X89Y176        FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.047     8.867    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/seq_type_lane47_reg[1]
  -------------------------------------------------------------------
                         required time                          8.867    
                         arrival time                          -7.303    
  -------------------------------------------------------------------
                         slack                                  1.564    

Slack (MET) :             1.576ns  (required time - arrival time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rxc_position_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (refclk_p rise@6.400ns - ten_gig_eth_pcs_pma_ch0_n_6 rise@0.000ns)
  Data Path Delay:        5.991ns  (logic 0.764ns (12.752%)  route 5.227ns (87.248%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.575ns = ( 8.975 - 6.400 ) 
    Source Clock Delay      (SCD):    1.325ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.928ns (routing 0.109ns, distribution 0.819ns)
  Clock Net Delay (Destination): 2.037ns (routing 0.782ns, distribution 1.255ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ten_gig_eth_pcs_pma_ch0_n_6 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1518, routed)        0.928     1.325    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/coreclk
    SLICE_X93Y138        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y138        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.439 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/q_reg[0]/Q
                         net (fo=76, routed)          1.836     3.275    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/pcs_loopback_core_int
    SLICE_X90Y173        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.204     3.479 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/xgmii_rxc[7]_INST_0/O
                         net (fo=12, routed)          1.778     5.257    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/xgmii_rxc[7]
    SLICE_X91Y181        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     5.445 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rxc_position[3]_i_6/O
                         net (fo=3, routed)           0.532     5.977    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rxc_position[3]_i_6_n_0
    SLICE_X91Y183        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.189     6.166 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rxc_position[3]_i_4/O
                         net (fo=2, routed)           0.062     6.228    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rxc_position[3]_i_4_n_0
    SLICE_X91Y183        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.069     6.297 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rxc_position[3]_i_2/O
                         net (fo=2, routed)           1.019     7.316    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rxc_position[3]_i_2_n_0
    SLICE_X91Y183        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rxc_position_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      6.400     6.400 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.400 r  refclk_p (IN)
                         net (fo=0)                   0.000     6.400    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     6.609 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.046     6.655    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.938 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=3144, routed)        2.037     8.975    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_clk
    SLICE_X91Y183        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rxc_position_reg[0]/C
                         clock pessimism              0.000     8.975    
                         clock uncertainty           -0.035     8.939    
    SLICE_X91Y183        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047     8.892    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rxc_position_reg[0]
  -------------------------------------------------------------------
                         required time                          8.892    
                         arrival time                          -7.316    
  -------------------------------------------------------------------
                         slack                                  1.576    

Slack (MET) :             1.576ns  (required time - arrival time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rxc_position_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (refclk_p rise@6.400ns - ten_gig_eth_pcs_pma_ch0_n_6 rise@0.000ns)
  Data Path Delay:        5.991ns  (logic 0.764ns (12.752%)  route 5.227ns (87.248%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.575ns = ( 8.975 - 6.400 ) 
    Source Clock Delay      (SCD):    1.325ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.928ns (routing 0.109ns, distribution 0.819ns)
  Clock Net Delay (Destination): 2.037ns (routing 0.782ns, distribution 1.255ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ten_gig_eth_pcs_pma_ch0_n_6 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1518, routed)        0.928     1.325    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/coreclk
    SLICE_X93Y138        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y138        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.439 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/q_reg[0]/Q
                         net (fo=76, routed)          1.836     3.275    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/pcs_loopback_core_int
    SLICE_X90Y173        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.204     3.479 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/xgmii_rxc[7]_INST_0/O
                         net (fo=12, routed)          1.778     5.257    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/xgmii_rxc[7]
    SLICE_X91Y181        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     5.445 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rxc_position[3]_i_6/O
                         net (fo=3, routed)           0.532     5.977    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rxc_position[3]_i_6_n_0
    SLICE_X91Y183        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.189     6.166 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rxc_position[3]_i_4/O
                         net (fo=2, routed)           0.062     6.228    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rxc_position[3]_i_4_n_0
    SLICE_X91Y183        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.069     6.297 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rxc_position[3]_i_2/O
                         net (fo=2, routed)           1.019     7.316    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rxc_position[3]_i_2_n_0
    SLICE_X91Y183        FDSE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rxc_position_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      6.400     6.400 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.400 r  refclk_p (IN)
                         net (fo=0)                   0.000     6.400    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     6.609 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.046     6.655    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.938 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=3144, routed)        2.037     8.975    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_clk
    SLICE_X91Y183        FDSE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rxc_position_reg[3]/C
                         clock pessimism              0.000     8.975    
                         clock uncertainty           -0.035     8.939    
    SLICE_X91Y183        FDSE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047     8.892    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rxc_position_reg[3]
  -------------------------------------------------------------------
                         required time                          8.892    
                         arrival time                          -7.316    
  -------------------------------------------------------------------
                         slack                                  1.576    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_control_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (refclk_p rise@0.000ns - ten_gig_eth_pcs_pma_ch0_n_6 rise@0.000ns)
  Data Path Delay:        2.121ns  (logic 0.277ns (13.060%)  route 1.844ns (86.940%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        1.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.074ns
    Source Clock Delay      (SCD):    1.134ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.805ns (routing 0.093ns, distribution 0.712ns)
  Clock Net Delay (Destination): 2.314ns (routing 0.861ns, distribution 1.453ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ten_gig_eth_pcs_pma_ch0_n_6 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1518, routed)        0.805     1.134    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/coreclk
    SLICE_X91Y176        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y176        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.103     1.237 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[3]/Q
                         net (fo=1, routed)           0.447     1.684    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/xgmii_rxc_ebuff[3]
    SLICE_X91Y176        LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.117     1.801 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/xgmii_rxc[3]_INST_0/O
                         net (fo=17, routed)          1.370     3.171    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/xgmii_rxc[3]
    SLICE_X93Y184        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.057     3.228 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_control[3]_i_1/O
                         net (fo=1, routed)           0.027     3.255    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_control[3]_i_1_n_0
    SLICE_X93Y184        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_control_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=3144, routed)        2.314     3.074    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_clk
    SLICE_X93Y184        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_control_reg[3]/C
                         clock pessimism              0.000     3.074    
    SLICE_X93Y184        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.107     3.181    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_control_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.181    
                         arrival time                           3.255    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg2_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/shift_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (refclk_p rise@0.000ns - ten_gig_eth_pcs_pma_ch0_n_6 rise@0.000ns)
  Data Path Delay:        2.100ns  (logic 0.161ns (7.667%)  route 1.939ns (92.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.915ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.040ns
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.796ns (routing 0.093ns, distribution 0.703ns)
  Clock Net Delay (Destination): 2.280ns (routing 0.861ns, distribution 1.419ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ten_gig_eth_pcs_pma_ch0_n_6 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1518, routed)        0.796     1.125    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk
    SLICE_X88Y171        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg2_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y171        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.104     1.229 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg2_reg[42]/Q
                         net (fo=1, routed)           0.792     2.021    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/xgmii_rxd[63][42]
    SLICE_X90Y172        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.057     2.078 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/xgmii_rxd[42]_INST_0/O
                         net (fo=5, routed)           1.147     3.225    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/xgmii_rxd[42]
    SLICE_X90Y179        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/shift_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=3144, routed)        2.280     3.040    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_clk
    SLICE_X90Y179        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/shift_data_reg[10]/C
                         clock pessimism              0.000     3.040    
    SLICE_X90Y179        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.106     3.146    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/shift_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.146    
                         arrival time                           3.225    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_control_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (refclk_p rise@0.000ns - ten_gig_eth_pcs_pma_ch0_n_6 rise@0.000ns)
  Data Path Delay:        2.131ns  (logic 0.290ns (13.609%)  route 1.841ns (86.391%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        1.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.074ns
    Source Clock Delay      (SCD):    1.134ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.805ns (routing 0.093ns, distribution 0.712ns)
  Clock Net Delay (Destination): 2.314ns (routing 0.861ns, distribution 1.453ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ten_gig_eth_pcs_pma_ch0_n_6 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1518, routed)        0.805     1.134    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/coreclk
    SLICE_X91Y176        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y176        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.103     1.237 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[3]/Q
                         net (fo=1, routed)           0.447     1.684    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/xgmii_rxc_ebuff[3]
    SLICE_X91Y176        LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.117     1.801 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/xgmii_rxc[3]_INST_0/O
                         net (fo=17, routed)          1.370     3.171    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/xgmii_rxc[3]
    SLICE_X93Y184        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.070     3.241 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_control[7]_i_1/O
                         net (fo=1, routed)           0.024     3.265    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_control[7]_i_1_n_0
    SLICE_X93Y184        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_control_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=3144, routed)        2.314     3.074    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_clk
    SLICE_X93Y184        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_control_reg[7]/C
                         clock pessimism              0.000     3.074    
    SLICE_X93Y184        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.108     3.182    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_control_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.182    
                         arrival time                           3.265    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/end_lane_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (refclk_p rise@0.000ns - ten_gig_eth_pcs_pma_ch0_n_6 rise@0.000ns)
  Data Path Delay:        2.118ns  (logic 0.277ns (13.078%)  route 1.841ns (86.922%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        1.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.056ns
    Source Clock Delay      (SCD):    1.134ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.805ns (routing 0.093ns, distribution 0.712ns)
  Clock Net Delay (Destination): 2.296ns (routing 0.861ns, distribution 1.435ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ten_gig_eth_pcs_pma_ch0_n_6 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1518, routed)        0.805     1.134    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/coreclk
    SLICE_X91Y175        FDSE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y175        FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.104     1.238 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[5]/Q
                         net (fo=1, routed)           0.474     1.712    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/xgmii_rxc_ebuff[5]
    SLICE_X91Y175        LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.102     1.814 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/xgmii_rxc[5]_INST_0/O
                         net (fo=13, routed)          1.345     3.159    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/xgmii_rxc[5]
    SLICE_X91Y181        LUT5 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.071     3.230 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/end_lane[4]_i_1/O
                         net (fo=1, routed)           0.022     3.252    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/p_10_out[4]
    SLICE_X91Y181        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/end_lane_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=3144, routed)        2.296     3.056    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_clk
    SLICE_X91Y181        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/end_lane_reg[4]/C
                         clock pessimism              0.000     3.056    
    SLICE_X91Y181        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.108     3.164    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/end_lane_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.164    
                         arrival time                           3.252    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/non_error_lane_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (refclk_p rise@0.000ns - ten_gig_eth_pcs_pma_ch0_n_6 rise@0.000ns)
  Data Path Delay:        2.118ns  (logic 0.234ns (11.048%)  route 1.884ns (88.952%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        1.913ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.060ns
    Source Clock Delay      (SCD):    1.147ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.818ns (routing 0.093ns, distribution 0.725ns)
  Clock Net Delay (Destination): 2.300ns (routing 0.861ns, distribution 1.439ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ten_gig_eth_pcs_pma_ch0_n_6 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1518, routed)        0.818     1.147    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/coreclk
    SLICE_X92Y175        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y175        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.107     1.254 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[1]/Q
                         net (fo=1, routed)           0.960     2.214    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/xgmii_rxc_ebuff[1]
    SLICE_X92Y175        LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.070     2.284 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/xgmii_rxc[1]_INST_0/O
                         net (fo=19, routed)          0.901     3.185    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/xgmii_rxc[1]
    SLICE_X92Y180        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.057     3.242 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/non_error_lane_int[1]_i_1/O
                         net (fo=1, routed)           0.023     3.265    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/non_error_lane_int[1]_i_1_n_0
    SLICE_X92Y180        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/non_error_lane_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=3144, routed)        2.300     3.060    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_clk
    SLICE_X92Y180        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/non_error_lane_int_reg[1]/C
                         clock pessimism              0.000     3.060    
    SLICE_X92Y180        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.108     3.168    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/non_error_lane_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.168    
                         arrival time                           3.265    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[40]/C
                            (rising edge-triggered cell FDSE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_data_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (refclk_p rise@0.000ns - ten_gig_eth_pcs_pma_ch0_n_6 rise@0.000ns)
  Data Path Delay:        2.154ns  (logic 0.189ns (8.774%)  route 1.965ns (91.226%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        1.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.079ns
    Source Clock Delay      (SCD):    1.134ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.805ns (routing 0.093ns, distribution 0.712ns)
  Clock Net Delay (Destination): 2.319ns (routing 0.861ns, distribution 1.458ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ten_gig_eth_pcs_pma_ch0_n_6 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1518, routed)        0.805     1.134    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/coreclk
    SLICE_X91Y175        FDSE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y175        FDSE (Prop_CFF_SLICEL_C_Q)
                                                      0.103     1.237 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[40]/Q
                         net (fo=1, routed)           1.001     2.238    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/xgmii_rxd_ebuff[40]
    SLICE_X90Y175        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.057     2.295 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/xgmii_rxd[40]_INST_0/O
                         net (fo=7, routed)           0.935     3.230    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/xgmii_rxd[40]
    SLICE_X89Y180        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.029     3.259 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_data[40]_i_1/O
                         net (fo=1, routed)           0.029     3.288    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/p_24_out[40]
    SLICE_X89Y180        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_data_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=3144, routed)        2.319     3.079    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_clk
    SLICE_X89Y180        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_data_reg[40]/C
                         clock pessimism              0.000     3.079    
    SLICE_X89Y180        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.107     3.186    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_data_reg[40]
  -------------------------------------------------------------------
                         required time                         -3.186    
                         arrival time                           3.288    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg2_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_data_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (refclk_p rise@0.000ns - ten_gig_eth_pcs_pma_ch0_n_6 rise@0.000ns)
  Data Path Delay:        2.158ns  (logic 0.346ns (16.033%)  route 1.812ns (83.967%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.079ns
    Source Clock Delay      (SCD):    1.132ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.803ns (routing 0.093ns, distribution 0.710ns)
  Clock Net Delay (Destination): 2.319ns (routing 0.861ns, distribution 1.458ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ten_gig_eth_pcs_pma_ch0_n_6 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1518, routed)        0.803     1.132    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk
    SLICE_X90Y175        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg2_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y175        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.107     1.239 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg2_reg[59]/Q
                         net (fo=1, routed)           0.916     2.155    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/xgmii_rxd[63][59]
    SLICE_X90Y175        LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.116     2.271 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/xgmii_rxd[59]_INST_0/O
                         net (fo=7, routed)           0.867     3.138    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/xgmii_rxd[59]
    SLICE_X89Y182        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     3.261 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_data[59]_i_1/O
                         net (fo=1, routed)           0.029     3.290    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/p_24_out[59]
    SLICE_X89Y182        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_data_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=3144, routed)        2.319     3.079    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_clk
    SLICE_X89Y182        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_data_reg[59]/C
                         clock pessimism              0.000     3.079    
    SLICE_X89Y182        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.107     3.186    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_data_reg[59]
  -------------------------------------------------------------------
                         required time                         -3.186    
                         arrival time                           3.290    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/idle_seen_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (refclk_p rise@0.000ns - ten_gig_eth_pcs_pma_ch0_n_6 rise@0.000ns)
  Data Path Delay:        2.140ns  (logic 0.282ns (13.178%)  route 1.858ns (86.822%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        1.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.060ns
    Source Clock Delay      (SCD):    1.138ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.809ns (routing 0.093ns, distribution 0.716ns)
  Clock Net Delay (Destination): 2.300ns (routing 0.861ns, distribution 1.439ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ten_gig_eth_pcs_pma_ch0_n_6 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1518, routed)        0.809     1.138    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/coreclk
    SLICE_X94Y175        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y175        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.103     1.241 f  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[36]/Q
                         net (fo=1, routed)           0.885     2.126    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/xgmii_rxd_ebuff[36]
    SLICE_X90Y175        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.122     2.248 f  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/xgmii_rxd[36]_INST_0/O
                         net (fo=7, routed)           0.946     3.194    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/xgmii_rxd[36]
    SLICE_X92Y180        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.057     3.251 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/idle_seen[4]_i_1/O
                         net (fo=1, routed)           0.027     3.278    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/idle_seen[4]_i_1_n_0
    SLICE_X92Y180        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/idle_seen_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=3144, routed)        2.300     3.060    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_clk
    SLICE_X92Y180        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/idle_seen_reg[4]/C
                         clock pessimism              0.000     3.060    
    SLICE_X92Y180        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.107     3.167    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/idle_seen_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.167    
                         arrival time                           3.278    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_data_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (refclk_p rise@0.000ns - ten_gig_eth_pcs_pma_ch0_n_6 rise@0.000ns)
  Data Path Delay:        2.179ns  (logic 0.237ns (10.877%)  route 1.942ns (89.123%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.081ns
    Source Clock Delay      (SCD):    1.132ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.803ns (routing 0.093ns, distribution 0.710ns)
  Clock Net Delay (Destination): 2.321ns (routing 0.861ns, distribution 1.460ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ten_gig_eth_pcs_pma_ch0_n_6 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1518, routed)        0.803     1.132    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/coreclk
    SLICE_X91Y170        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y170        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.104     1.236 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[46]/Q
                         net (fo=1, routed)           0.542     1.778    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/xgmii_rxd_ebuff[46]
    SLICE_X91Y170        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.103     1.881 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/xgmii_rxd[46]_INST_0/O
                         net (fo=5, routed)           1.373     3.254    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/xgmii_rxd[46]
    SLICE_X90Y181        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.030     3.284 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_data[46]_i_1/O
                         net (fo=1, routed)           0.027     3.311    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/p_24_out[46]
    SLICE_X90Y181        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_data_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=3144, routed)        2.321     3.081    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_clk
    SLICE_X90Y181        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_data_reg[46]/C
                         clock pessimism              0.000     3.081    
    SLICE_X90Y181        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.107     3.188    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_data_reg[46]
  -------------------------------------------------------------------
                         required time                         -3.188    
                         arrival time                           3.311    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/end_lane_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (refclk_p rise@0.000ns - ten_gig_eth_pcs_pma_ch0_n_6 rise@0.000ns)
  Data Path Delay:        2.157ns  (logic 0.265ns (12.286%)  route 1.892ns (87.714%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        1.913ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.060ns
    Source Clock Delay      (SCD):    1.147ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.818ns (routing 0.093ns, distribution 0.725ns)
  Clock Net Delay (Destination): 2.300ns (routing 0.861ns, distribution 1.439ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ten_gig_eth_pcs_pma_ch0_n_6 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1518, routed)        0.818     1.147    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/coreclk
    SLICE_X92Y175        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y175        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.107     1.254 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[1]/Q
                         net (fo=1, routed)           0.960     2.214    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/xgmii_rxc_ebuff[1]
    SLICE_X92Y175        LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.070     2.284 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/xgmii_rxc[1]_INST_0/O
                         net (fo=19, routed)          0.903     3.187    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/xgmii_rxc[1]
    SLICE_X92Y180        LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.088     3.275 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/end_lane[1]_i_1/O
                         net (fo=1, routed)           0.029     3.304    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/p_10_out[1]
    SLICE_X92Y180        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/end_lane_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=3144, routed)        2.300     3.060    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_clk
    SLICE_X92Y180        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/end_lane_reg[1]/C
                         clock pessimism              0.000     3.060    
    SLICE_X92Y180        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.107     3.167    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/end_lane_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.167    
                         arrival time                           3.304    
  -------------------------------------------------------------------
                         slack                                  0.137    





---------------------------------------------------------------------------------------------------
From Clock:  ten_gig_eth_pcs_pma_ch0_n_6
  To Clock:  rxrecclk_out

Setup :            0  Failing Endpoints,  Worst Slack        1.788ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.788ns  (required time - arrival time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_42_5_0/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs_i/resynch[1].synchc_inst/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        1.372ns  (logic 0.114ns (8.309%)  route 1.258ns (91.691%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y142                                     0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_42_5_0/q_reg[1]/C
    SLICE_X92Y142        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_42_5_0/q_reg[1]/Q
                         net (fo=95, routed)          1.258     1.372    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs_i/resynch[1].synchc_inst/d
    SLICE_X86Y141        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs_i/resynch[1].synchc_inst/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X86Y141        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     3.160    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs_i/resynch[1].synchc_inst/d1_reg
  -------------------------------------------------------------------
                         required time                          3.160    
                         arrival time                          -1.372    
  -------------------------------------------------------------------
                         slack                                  1.788    

Slack (MET) :             2.351ns  (required time - arrival time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_42_5_0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs_i/resynch[0].synchc_inst/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.809ns  (logic 0.114ns (14.091%)  route 0.695ns (85.909%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y142                                     0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_42_5_0/q_reg[0]/C
    SLICE_X92Y142        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_42_5_0/q_reg[0]/Q
                         net (fo=3, routed)           0.695     0.809    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs_i/resynch[0].synchc_inst/d
    SLICE_X87Y140        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs_i/resynch[0].synchc_inst/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X87Y140        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     3.160    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs_i/resynch[0].synchc_inst/d1_reg
  -------------------------------------------------------------------
                         required time                          3.160    
                         arrival time                          -0.809    
  -------------------------------------------------------------------
                         slack                                  2.351    

Slack (MET) :             2.414ns  (required time - arrival time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_42_5_0/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs_i/resynch[2].synchc_inst/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.746ns  (logic 0.117ns (15.684%)  route 0.629ns (84.316%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y139                                     0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_42_5_0/q_reg[2]/C
    SLICE_X91Y139        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_42_5_0/q_reg[2]/Q
                         net (fo=22, routed)          0.629     0.746    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs_i/resynch[2].synchc_inst/d
    SLICE_X87Y139        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs_i/resynch[2].synchc_inst/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X87Y139        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     3.160    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs_i/resynch[2].synchc_inst/d1_reg
  -------------------------------------------------------------------
                         required time                          3.160    
                         arrival time                          -0.746    
  -------------------------------------------------------------------
                         slack                                  2.414    

Slack (MET) :             2.463ns  (required time - arrival time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[8].synchc_inst/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.797ns  (logic 0.114ns (14.304%)  route 0.683ns (85.696%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y143                                     0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[8]/C
    SLICE_X92Y143        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[8]/Q
                         net (fo=2, routed)           0.683     0.797    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[8].synchc_inst/d
    SLICE_X88Y134        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[8].synchc_inst/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X88Y134        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     3.260    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[8].synchc_inst/d1_reg
  -------------------------------------------------------------------
                         required time                          3.260    
                         arrival time                          -0.797    
  -------------------------------------------------------------------
                         slack                                  2.463    

Slack (MET) :             2.528ns  (required time - arrival time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[15].synchc_inst/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.732ns  (logic 0.114ns (15.574%)  route 0.618ns (84.426%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y141                                     0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[15]/C
    SLICE_X92Y141        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.114 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[15]/Q
                         net (fo=2, routed)           0.618     0.732    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[15].synchc_inst/d
    SLICE_X88Y137        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[15].synchc_inst/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X88Y137        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     3.260    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[15].synchc_inst/d1_reg
  -------------------------------------------------------------------
                         required time                          3.260    
                         arrival time                          -0.732    
  -------------------------------------------------------------------
                         slack                                  2.528    

Slack (MET) :             2.558ns  (required time - arrival time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[6].synchc_inst/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.702ns  (logic 0.117ns (16.667%)  route 0.585ns (83.333%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y142                                     0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[6]/C
    SLICE_X93Y142        FDSE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[6]/Q
                         net (fo=2, routed)           0.585     0.702    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[6].synchc_inst/d
    SLICE_X90Y136        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[6].synchc_inst/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X90Y136        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     3.260    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[6].synchc_inst/d1_reg
  -------------------------------------------------------------------
                         required time                          3.260    
                         arrival time                          -0.702    
  -------------------------------------------------------------------
                         slack                                  2.558    

Slack (MET) :             2.583ns  (required time - arrival time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[10].synchc_inst/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.677ns  (logic 0.117ns (17.282%)  route 0.560ns (82.718%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y142                                     0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[10]/C
    SLICE_X94Y142        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[10]/Q
                         net (fo=2, routed)           0.560     0.677    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[10].synchc_inst/d
    SLICE_X92Y134        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[10].synchc_inst/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X92Y134        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     3.260    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[10].synchc_inst/d1_reg
  -------------------------------------------------------------------
                         required time                          3.260    
                         arrival time                          -0.677    
  -------------------------------------------------------------------
                         slack                                  2.583    

Slack (MET) :             2.595ns  (required time - arrival time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[5].synchc_inst/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.665ns  (logic 0.117ns (17.594%)  route 0.548ns (82.406%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y142                                     0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[5]/C
    SLICE_X94Y142        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[5]/Q
                         net (fo=2, routed)           0.548     0.665    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[5].synchc_inst/d
    SLICE_X91Y135        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[5].synchc_inst/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X91Y135        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     3.260    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[5].synchc_inst/d1_reg
  -------------------------------------------------------------------
                         required time                          3.260    
                         arrival time                          -0.665    
  -------------------------------------------------------------------
                         slack                                  2.595    

Slack (MET) :             2.610ns  (required time - arrival time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[1].synchc_inst/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.650ns  (logic 0.117ns (18.000%)  route 0.533ns (82.000%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y140                                     0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[1]/C
    SLICE_X92Y140        FDSE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[1]/Q
                         net (fo=2, routed)           0.533     0.650    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[1].synchc_inst/d
    SLICE_X88Y139        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[1].synchc_inst/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X88Y139        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     3.260    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[1].synchc_inst/d1_reg
  -------------------------------------------------------------------
                         required time                          3.260    
                         arrival time                          -0.650    
  -------------------------------------------------------------------
                         slack                                  2.610    

Slack (MET) :             2.621ns  (required time - arrival time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[12].synchc_inst/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.639ns  (logic 0.118ns (18.466%)  route 0.521ns (81.534%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y142                                     0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[12]/C
    SLICE_X94Y142        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     0.118 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[12]/Q
                         net (fo=2, routed)           0.521     0.639    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[12].synchc_inst/d
    SLICE_X93Y135        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[12].synchc_inst/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X93Y135        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     3.260    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[12].synchc_inst/d1_reg
  -------------------------------------------------------------------
                         required time                          3.260    
                         arrival time                          -0.639    
  -------------------------------------------------------------------
                         slack                                  2.621    





---------------------------------------------------------------------------------------------------
From Clock:  refclk_p
  To Clock:  ten_gig_eth_pcs_pma_ch0_n_6

Setup :            0  Failing Endpoints,  Worst Slack        2.541ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.738ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.541ns  (required time - arrival time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch0_n_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.617ns  (logic 0.117ns (18.963%)  route 0.500ns (81.037%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y144                                     0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[2]/C
    SLICE_X99Y144        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[2]/Q
                         net (fo=1, routed)           0.500     0.617    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg_n_0_[2]
    SLICE_X99Y144        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X99Y144        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     3.158    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[2]
  -------------------------------------------------------------------
                         required time                          3.158    
                         arrival time                          -0.617    
  -------------------------------------------------------------------
                         slack                                  2.541    

Slack (MET) :             2.582ns  (required time - arrival time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch0_n_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.578ns  (logic 0.118ns (20.415%)  route 0.460ns (79.585%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y143                                     0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[10]/C
    SLICE_X98Y143        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     0.118 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[10]/Q
                         net (fo=1, routed)           0.460     0.578    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg_n_0_[10]
    SLICE_X97Y143        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X97Y143        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     3.160    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[10]
  -------------------------------------------------------------------
                         required time                          3.160    
                         arrival time                          -0.578    
  -------------------------------------------------------------------
                         slack                                  2.582    

Slack (MET) :             2.622ns  (required time - arrival time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch0_n_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.538ns  (logic 0.117ns (21.747%)  route 0.421ns (78.253%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y143                                     0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[0]/C
    SLICE_X98Y143        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[0]/Q
                         net (fo=1, routed)           0.421     0.538    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg_n_0_[0]
    SLICE_X97Y141        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X97Y141        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     3.160    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[0]
  -------------------------------------------------------------------
                         required time                          3.160    
                         arrival time                          -0.538    
  -------------------------------------------------------------------
                         slack                                  2.622    

Slack (MET) :             2.626ns  (required time - arrival time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch0_n_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.533ns  (logic 0.117ns (21.951%)  route 0.416ns (78.049%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y144                                     0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[15]/C
    SLICE_X99Y144        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[15]/Q
                         net (fo=1, routed)           0.416     0.533    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg_n_0_[15]
    SLICE_X99Y144        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X99Y144        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059     3.159    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[15]
  -------------------------------------------------------------------
                         required time                          3.159    
                         arrival time                          -0.533    
  -------------------------------------------------------------------
                         slack                                  2.626    

Slack (MET) :             2.634ns  (required time - arrival time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch0_n_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.529ns  (logic 0.117ns (22.117%)  route 0.412ns (77.883%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y143                                     0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[14]/C
    SLICE_X98Y143        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[14]/Q
                         net (fo=1, routed)           0.412     0.529    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg_n_0_[14]
    SLICE_X96Y141        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X96Y141        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     3.163    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[14]
  -------------------------------------------------------------------
                         required time                          3.163    
                         arrival time                          -0.529    
  -------------------------------------------------------------------
                         slack                                  2.634    

Slack (MET) :             2.643ns  (required time - arrival time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch0_n_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.519ns  (logic 0.116ns (22.351%)  route 0.403ns (77.649%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y143                                     0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[6]/C
    SLICE_X98Y143        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     0.116 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[6]/Q
                         net (fo=1, routed)           0.403     0.519    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg_n_0_[6]
    SLICE_X96Y142        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X96Y142        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     3.162    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[6]
  -------------------------------------------------------------------
                         required time                          3.162    
                         arrival time                          -0.519    
  -------------------------------------------------------------------
                         slack                                  2.643    

Slack (MET) :             2.652ns  (required time - arrival time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch0_n_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.510ns  (logic 0.117ns (22.941%)  route 0.393ns (77.059%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y146                                     0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[7]/C
    SLICE_X99Y146        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[7]/Q
                         net (fo=1, routed)           0.393     0.510    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg_n_0_[7]
    SLICE_X96Y142        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X96Y142        FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.062     3.162    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[7]
  -------------------------------------------------------------------
                         required time                          3.162    
                         arrival time                          -0.510    
  -------------------------------------------------------------------
                         slack                                  2.652    

Slack (MET) :             2.667ns  (required time - arrival time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch0_n_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.495ns  (logic 0.116ns (23.434%)  route 0.379ns (76.566%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y144                                     0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[4]/C
    SLICE_X99Y144        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     0.116 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[4]/Q
                         net (fo=1, routed)           0.379     0.495    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg_n_0_[4]
    SLICE_X99Y144        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X99Y144        FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.062     3.162    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[4]
  -------------------------------------------------------------------
                         required time                          3.162    
                         arrival time                          -0.495    
  -------------------------------------------------------------------
                         slack                                  2.667    

Slack (MET) :             2.695ns  (required time - arrival time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch0_n_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.468ns  (logic 0.117ns (25.000%)  route 0.351ns (75.000%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y143                                     0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[5]/C
    SLICE_X98Y143        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[5]/Q
                         net (fo=1, routed)           0.351     0.468    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg_n_0_[5]
    SLICE_X97Y140        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X97Y140        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     3.163    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[5]
  -------------------------------------------------------------------
                         required time                          3.163    
                         arrival time                          -0.468    
  -------------------------------------------------------------------
                         slack                                  2.695    

Slack (MET) :             2.702ns  (required time - arrival time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch0_n_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.461ns  (logic 0.117ns (25.380%)  route 0.344ns (74.620%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y143                                     0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[13]/C
    SLICE_X98Y143        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[13]/Q
                         net (fo=1, routed)           0.344     0.461    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg_n_0_[13]
    SLICE_X96Y142        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X96Y142        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     3.163    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[13]
  -------------------------------------------------------------------
                         required time                          3.163    
                         arrival time                          -0.461    
  -------------------------------------------------------------------
                         slack                                  2.702    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/xgmii_data_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch0_n_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ten_gig_eth_pcs_pma_ch0_n_6 rise@0.000ns - refclk_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.049ns (31.613%)  route 0.106ns (68.387%))
  Logic Levels:           0  
  Clock Path Skew:        -0.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.658ns
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.012ns (routing 0.444ns, distribution 0.568ns)
  Clock Net Delay (Destination): 0.493ns (routing 0.075ns, distribution 0.418ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=3144, routed)        1.012     1.296    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/tx_clk
    SLICE_X82Y162        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/xgmii_data_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     1.345 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/xgmii_data_reg[51]/Q
                         net (fo=2, routed)           0.106     1.451    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd[51]
    SLICE_X82Y160        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock ten_gig_eth_pcs_pma_ch0_n_6 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1518, routed)        0.493     0.658    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk
    SLICE_X82Y160        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg_reg[51]/C
                         clock pessimism              0.000     0.658    
    SLICE_X82Y160        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.055     0.713    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg_reg[51]
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           1.451    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.754ns  (arrival time - required time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/xgmii_data_reg[48]/C
                            (rising edge-triggered cell FDSE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch0_n_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ten_gig_eth_pcs_pma_ch0_n_6 rise@0.000ns - refclk_p rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.048ns (32.877%)  route 0.098ns (67.123%))
  Logic Levels:           0  
  Clock Path Skew:        -0.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.644ns
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.023ns (routing 0.444ns, distribution 0.579ns)
  Clock Net Delay (Destination): 0.479ns (routing 0.075ns, distribution 0.404ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=3144, routed)        1.023     1.307    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/tx_clk
    SLICE_X87Y171        FDSE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/xgmii_data_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y171        FDSE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.355 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/xgmii_data_reg[48]/Q
                         net (fo=2, routed)           0.098     1.453    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd[48]
    SLICE_X87Y169        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock ten_gig_eth_pcs_pma_ch0_n_6 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1518, routed)        0.479     0.644    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk
    SLICE_X87Y169        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg_reg[48]/C
                         clock pessimism              0.000     0.644    
    SLICE_X87Y169        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     0.699    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg_reg[48]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           1.453    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.754ns  (arrival time - required time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/xgmii_data_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch0_n_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ten_gig_eth_pcs_pma_ch0_n_6 rise@0.000ns - refclk_p rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.048ns (28.070%)  route 0.123ns (71.930%))
  Logic Levels:           0  
  Clock Path Skew:        -0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.651ns
    Source Clock Delay      (SCD):    1.290ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.006ns (routing 0.444ns, distribution 0.562ns)
  Clock Net Delay (Destination): 0.486ns (routing 0.075ns, distribution 0.411ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=3144, routed)        1.006     1.290    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/tx_clk
    SLICE_X85Y162        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/xgmii_data_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y162        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.338 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/xgmii_data_reg[59]/Q
                         net (fo=2, routed)           0.123     1.461    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd[59]
    SLICE_X85Y162        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock ten_gig_eth_pcs_pma_ch0_n_6 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1518, routed)        0.486     0.651    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk
    SLICE_X85Y162        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg_reg[59]/C
                         clock pessimism              0.000     0.651    
    SLICE_X85Y162        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     0.707    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg_reg[59]
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           1.461    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/xgmii_data_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch0_n_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ten_gig_eth_pcs_pma_ch0_n_6 rise@0.000ns - refclk_p rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.048ns (29.630%)  route 0.114ns (70.370%))
  Logic Levels:           0  
  Clock Path Skew:        -0.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.644ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.018ns (routing 0.444ns, distribution 0.574ns)
  Clock Net Delay (Destination): 0.479ns (routing 0.075ns, distribution 0.404ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=3144, routed)        1.018     1.302    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/tx_clk
    SLICE_X86Y169        FDSE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/xgmii_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y169        FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.350 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/xgmii_data_reg[24]/Q
                         net (fo=2, routed)           0.114     1.464    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd[24]
    SLICE_X87Y169        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ten_gig_eth_pcs_pma_ch0_n_6 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1518, routed)        0.479     0.644    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk
    SLICE_X87Y169        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg_reg[24]/C
                         clock pessimism              0.000     0.644    
    SLICE_X87Y169        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     0.700    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.770ns  (arrival time - required time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/xgmii_data_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch0_n_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ten_gig_eth_pcs_pma_ch0_n_6 rise@0.000ns - refclk_p rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.048ns (28.743%)  route 0.119ns (71.257%))
  Logic Levels:           0  
  Clock Path Skew:        -0.659ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.643ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.018ns (routing 0.444ns, distribution 0.574ns)
  Clock Net Delay (Destination): 0.478ns (routing 0.075ns, distribution 0.403ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=3144, routed)        1.018     1.302    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/tx_clk
    SLICE_X87Y167        FDSE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/xgmii_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y167        FDSE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.350 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/xgmii_data_reg[9]/Q
                         net (fo=2, routed)           0.119     1.469    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd[9]
    SLICE_X87Y167        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ten_gig_eth_pcs_pma_ch0_n_6 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1518, routed)        0.478     0.643    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk
    SLICE_X87Y167        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg_reg[9]/C
                         clock pessimism              0.000     0.643    
    SLICE_X87Y167        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.056     0.699    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.787ns  (arrival time - required time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/xgmii_data_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch0_n_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ten_gig_eth_pcs_pma_ch0_n_6 rise@0.000ns - refclk_p rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.049ns (24.020%)  route 0.155ns (75.980%))
  Logic Levels:           0  
  Clock Path Skew:        -0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.651ns
    Source Clock Delay      (SCD):    1.290ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.006ns (routing 0.444ns, distribution 0.562ns)
  Clock Net Delay (Destination): 0.486ns (routing 0.075ns, distribution 0.411ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=3144, routed)        1.006     1.290    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/tx_clk
    SLICE_X85Y162        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/xgmii_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y162        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.339 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/xgmii_data_reg[27]/Q
                         net (fo=2, routed)           0.155     1.494    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd[27]
    SLICE_X85Y162        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ten_gig_eth_pcs_pma_ch0_n_6 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1518, routed)        0.486     0.651    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk
    SLICE_X85Y162        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg_reg[27]/C
                         clock pessimism              0.000     0.651    
    SLICE_X85Y162        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     0.707    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           1.494    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.797ns  (arrival time - required time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/xgmii_cntl_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txc_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch0_n_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ten_gig_eth_pcs_pma_ch0_n_6 rise@0.000ns - refclk_p rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.048ns (25.131%)  route 0.143ns (74.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.661ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.643ns
    Source Clock Delay      (SCD):    1.304ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.020ns (routing 0.444ns, distribution 0.576ns)
  Clock Net Delay (Destination): 0.478ns (routing 0.075ns, distribution 0.403ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=3144, routed)        1.020     1.304    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/tx_clk
    SLICE_X86Y168        FDSE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/xgmii_cntl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y168        FDSE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.352 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/xgmii_cntl_reg[6]/Q
                         net (fo=2, routed)           0.143     1.495    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txc[6]
    SLICE_X87Y167        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txc_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ten_gig_eth_pcs_pma_ch0_n_6 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1518, routed)        0.478     0.643    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk
    SLICE_X87Y167        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txc_reg_reg[6]/C
                         clock pessimism              0.000     0.643    
    SLICE_X87Y167        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     0.698    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txc_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           1.495    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.804ns  (arrival time - required time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/xgmii_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch0_n_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ten_gig_eth_pcs_pma_ch0_n_6 rise@0.000ns - refclk_p rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.048ns (23.077%)  route 0.160ns (76.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.647ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.015ns (routing 0.444ns, distribution 0.571ns)
  Clock Net Delay (Destination): 0.482ns (routing 0.075ns, distribution 0.407ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=3144, routed)        1.015     1.299    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/tx_clk
    SLICE_X84Y165        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/xgmii_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y165        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.347 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/xgmii_data_reg[1]/Q
                         net (fo=2, routed)           0.160     1.507    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd[1]
    SLICE_X84Y162        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ten_gig_eth_pcs_pma_ch0_n_6 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1518, routed)        0.482     0.647    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk
    SLICE_X84Y162        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg_reg[1]/C
                         clock pessimism              0.000     0.647    
    SLICE_X84Y162        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     0.703    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.806ns  (arrival time - required time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/xgmii_data_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch0_n_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ten_gig_eth_pcs_pma_ch0_n_6 rise@0.000ns - refclk_p rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.049ns (22.791%)  route 0.166ns (77.209%))
  Logic Levels:           0  
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.651ns
    Source Clock Delay      (SCD):    1.297ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.013ns (routing 0.444ns, distribution 0.569ns)
  Clock Net Delay (Destination): 0.486ns (routing 0.075ns, distribution 0.411ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=3144, routed)        1.013     1.297    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/tx_clk
    SLICE_X84Y163        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/xgmii_data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y163        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.346 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/xgmii_data_reg[31]/Q
                         net (fo=2, routed)           0.166     1.512    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd[31]
    SLICE_X85Y162        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ten_gig_eth_pcs_pma_ch0_n_6 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1518, routed)        0.486     0.651    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk
    SLICE_X85Y162        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg_reg[31]/C
                         clock pessimism              0.000     0.651    
    SLICE_X85Y162        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.055     0.706    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.706    
                         arrival time                           1.512    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.806ns  (arrival time - required time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/xgmii_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch0_n_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ten_gig_eth_pcs_pma_ch0_n_6 rise@0.000ns - refclk_p rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.048ns (21.918%)  route 0.171ns (78.082%))
  Logic Levels:           0  
  Clock Path Skew:        -0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.654ns
    Source Clock Delay      (SCD):    1.297ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.013ns (routing 0.444ns, distribution 0.569ns)
  Clock Net Delay (Destination): 0.489ns (routing 0.075ns, distribution 0.414ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=3144, routed)        1.013     1.297    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/tx_clk
    SLICE_X82Y166        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/xgmii_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y166        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     1.345 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/xgmii_data_reg[3]/Q
                         net (fo=2, routed)           0.171     1.516    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd[3]
    SLICE_X84Y161        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ten_gig_eth_pcs_pma_ch0_n_6 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1518, routed)        0.489     0.654    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk
    SLICE_X84Y161        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg_reg[3]/C
                         clock pessimism              0.000     0.654    
    SLICE_X84Y161        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     0.710    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.806    





---------------------------------------------------------------------------------------------------
From Clock:  rxrecclk_out
  To Clock:  ten_gig_eth_pcs_pma_ch0_n_6

Setup :            0  Failing Endpoints,  Worst Slack        2.463ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.463ns  (required time - arrival time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch0_n_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.697ns  (logic 0.114ns (16.356%)  route 0.583ns (83.644%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y168                                     0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[1]/C
    SLICE_X84Y168        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     0.114 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[1]/Q
                         net (fo=2, routed)           0.583     0.697    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray[1]
    SLICE_X81Y169        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X81Y169        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     3.160    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[1]
  -------------------------------------------------------------------
                         required time                          3.160    
                         arrival time                          -0.697    
  -------------------------------------------------------------------
                         slack                                  2.463    

Slack (MET) :             2.487ns  (required time - arrival time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch0_n_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.673ns  (logic 0.118ns (17.533%)  route 0.555ns (82.467%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y168                                     0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[4]/C
    SLICE_X84Y168        FDSE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     0.118 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[4]/Q
                         net (fo=2, routed)           0.555     0.673    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray[4]
    SLICE_X79Y168        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X79Y168        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     3.160    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[4]
  -------------------------------------------------------------------
                         required time                          3.160    
                         arrival time                          -0.673    
  -------------------------------------------------------------------
                         slack                                  2.487    

Slack (MET) :             2.579ns  (required time - arrival time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch0_n_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.584ns  (logic 0.116ns (19.863%)  route 0.468ns (80.137%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y168                                     0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[0]/C
    SLICE_X84Y168        FDSE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     0.116 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[0]/Q
                         net (fo=2, routed)           0.468     0.584    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray[0]
    SLICE_X80Y168        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X80Y168        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     3.163    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.163    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                  2.579    

Slack (MET) :             2.579ns  (required time - arrival time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch0_n_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.584ns  (logic 0.114ns (19.521%)  route 0.470ns (80.479%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y168                                     0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[3]/C
    SLICE_X84Y168        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.114 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[3]/Q
                         net (fo=2, routed)           0.470     0.584    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray[3]
    SLICE_X81Y170        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X81Y170        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     3.163    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[3]
  -------------------------------------------------------------------
                         required time                          3.163    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                  2.579    

Slack (MET) :             2.719ns  (required time - arrival time)
  Source:                 mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch0_n_6  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch0_n_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.441ns  (logic 0.117ns (26.531%)  route 0.324ns (73.469%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y168                                     0.000     0.000 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[2]/C
    SLICE_X84Y168        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[2]/Q
                         net (fo=2, routed)           0.324     0.441    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray[2]
    SLICE_X85Y168        FDRE                                         r  mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X85Y168        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     3.160    mainnet_down10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[2]
  -------------------------------------------------------------------
                         required time                          3.160    
                         arrival time                          -0.441    
  -------------------------------------------------------------------
                         slack                                  2.719    





