###################################################################################
#
#                      R E L E A S E   H I S T O R Y
#
# condition : PN546 --> eSE disabled 
# 20160129 : Hybrid Enabled.
# 20150924 : Sample version for FW 10.1.19
#          : Remove BLK1~6 because it is default value of FW
#          : make BLK1 for antenna tuning parameter 
#         
###################################################################################



## This file is used by NFC NXP NCI HAL(external/libnfc-nci/halimpl/pn547) 
## and NFC Service Java Native Interface Extensions (packages/apps/Nfc/nci/jni/extns/pn547) 
  
############################################################################### 
# Application options 
# Logging Levels 
# NXPLOG_DEFAULT_LOGLEVEL    0x01 
# ANDROID_LOG_DEBUG          0x03 
# ANDROID_LOG_WARN           0x02 
# ANDROID_LOG_ERROR          0x01 
# ANDROID_LOG_SILENT         0x00 
# 
NXPLOG_EXTNS_LOGLEVEL=0x03 
NXPLOG_NCIHAL_LOGLEVEL=0x03 
NXPLOG_NCIX_LOGLEVEL=0x03 
NXPLOG_NCIR_LOGLEVEL=0x03 
NXPLOG_FWDNLD_LOGLEVEL=0x03 
NXPLOG_TML_LOGLEVEL=0x03 
 
###############################################################################
# Nfc Device Node name
NXP_NFC_DEV_NODE="/dev/pn547"
 
############################################################################### 
# Extension for Mifare reader enable 
#    0x00 - Disabled 
#    0x01 - Enabled 
MIFARE_READER_ENABLE=0x01 
 
############################################################################### 
# File location for Firmware 
#FW_STORAGE="/vendor/firmware/libpn548ad_fw.so" 
 
############################################################################### 
# System clock source selection configuration
#    CLK_SRC_XTAL     - 0x01 
#    CLK_SRC_PLL      - 0x02 
NXP_SYS_CLK_SRC_SEL=0x02 

###############################################################################
# System clock frequency selection configuration for PLL 
#    CLK_FREQ_13MHZ   - 0x01 
#    CLK_FREQ_19_2MHZ - 0x02 
#    CLK_FREQ_24MHZ   - 0x03 
#    CLK_FREQ_26MHZ   - 0x04 
#    CLK_FREQ_38_4MHZ - 0x05 
#    CLK_FREQ_52MHZ   - 0x06 
NXP_SYS_CLK_FREQ_SEL=0x04

###############################################################################
# The timeout value to be used for clock request acknowledgment
# min value = 0x01 to max = 0x1A
NXP_SYS_CLOCK_TO_CFG=0x06

###############################################################################
# NXP proprietary settings 
NXP_ACT_PROP_EXTN={2F, 02, 00} 
 
############################################################################### 
# NFC forum profile settings 
NXP_NFC_PROFILE_EXTN={20, 02, 05, 01, A0, 44, 01, 00} 
 
############################################################################### 
# Standby enable settings 
#    0x00 - Disabled 
#    0x01 - Enabled 
NXP_CORE_STANDBY={2F, 00, 01, 01} 

############### RF Tuning ##############################
# A0, 0D, 03, 06, 37, 28	                RF_CLIF_CFG_TARGET			CLIF_TX_CONTROL_REG  28: Mode 1  08: Mode 2 48: Mode 3
# A0, 0D, 03, 00, 40, 02                	RF_CLIF_CFG_BOOT        	CLIF_ANA_NFCLD_REG   LD
# A0, 0D, 06, 06, 03, 00, 6E, 00, 20    	RF_CLIF_CFG_TARGET      	CLIF_TRANSCEIVE_CONTRO   FDT
# A0, 1D, 11, 54, ....                      CLK_MAN Phone ON
# A0, 1E, 11, 1A, ....                      CLK_MAN Phone OFF
# A0, 0D, 06, 06, 42, 00, 02, FF, FF    	RF_CLIF_CFG_TARGET          CLIF_ANA_TX_AMPLITUDE_REG  AB
# A0, 0D, 06, 24, 42, 00, 02, FF, FF    	RF_CLIF_CFG_TECHNO_T_TXA_P  CLIF_ANA_TX_AMPLITUDE_REG  A
# A0, 0D, 06, 98, 42, 00, 02, FF, FF    	RF_CLIF_CFG_GTM_B           CLIF_ANA_TX_AMPLITUDE_REG  B
# A0, 0D, 06, 9A, 42, 00, 02, FF, FF    	RF_CLIF_CFG_GTM_FELICA      CLIF_ANA_TX_AMPLITUDE_REG  F
# A0, 0D, 06, 32, 4A, 33, 07, 00, 08    RF_CLIF_CFG_BR_106_I_TXA    CLIF_ANA_TX_SHAPE_CONTROL_REG
# A0, 0D, 06, 44, 4A, 21, 07, 00, 07    	RF_CLIF_CFG_BR_106_I_TXB    CLIF_ANA_TX_SHAPE_CONTROL_REG
# A0, 0D, 06, 54, 4A, 33, 07, 01, 07    	RF_CLIF_CFG_BR_212_I_TXF    CLIF_ANA_TX_SHAPE_CONTROL_REG
# A0, 0D, 06, 5A, 4A, 31, 07, 01, 07    	RF_CLIF_CFG_BR_424_I_TXF    CLIF_ANA_TX_SHAPE_CONTROL_REG

# *** ALMSL(NO BOOSTER)  ***
NXP_RF_CONF_BLK_1={ 20, 02, 5E, 0B,
    A0, 0D, 03, 06, 37, 28,
    A0, 0D, 03, 00, 40, 03,
    A0, 0D, 06, 06, 03, 00, 71, 00, 20,
    A0, 0D, 06, 06, 42, 00, 02, F4, F4,
    A0, 0D, 06, 24, 42, 00, 02, FF, FF,
    A0, 0D, 06, 98, 42, 00, 02, FF, FF,
    A0, 0D, 06, 9A, 42, 00, 02, FF, FF,
    A0, 0D, 06, 32, 4A, 33, 07, 00, 08,
    A0, 0D, 06, 44, 4A, 21, 07, 00, 07,
    A0, 0D, 06, 54, 4A, 33, 07, 01, 07,
    A0, 0D, 06, 5A, 4A, 01, 07, 01, 07
}
NXP_RF_CONF_BLK_2={ 20, 02, 29, 02,
    A0, 1D, 11, 52, 33, 14, 17, 00, AA, 85, 00, 80, 55, 2A, 04, 00, 63, 00, 00, 00,
    A0, 1E, 11, 1A, 13, 14, 14, 00, 6F, 97, 00, 00, 00, 10, 04, 00, 63, 02, 00, 00
}

############################################################################### 
# Core configuration extensions 
# It includes 
# A002      - Clock Request
#             0x00 - Disabled
#             0x01 - Enabled
# A003      - Clock Selection
#             Please refer to User Manual
# A004      - Clock Time Out (same as NXP_SYS_CLOCK_TO_CFG)
#             Defined in ms
# A00E      - Load Modulation Mode   
#             0x00 - PLM
#             0x01 - ALM
# A011      - Clock specific configuration 
#             Please refer to User Manual
# A012      - NFCEE interface 2 configuration 
#             0x00 - SWP 2 interface is used 
#             0x02 - DWP interface is used 
# A013      - TVdd configuration 
#             0x00 - TVdd is set to 3.1V in Poll mode 
#             0x02 - TVdd is set to 2.7V in Poll mode 
# A040-A043 - Low Power Card Detector 
#             Please refer to Application Note of LPCD 
# A05E      - Jewel Reader
#             0x00 - RID is not sent during activation 
#             0x01 - RID is sent during activation 
# A061      - Retry after LPCD 
#             0b0000XXXX - Number of retry if activation failed 
#             0bXXXX0000 - Duration to wait before retry (10ms per step) 
#             Please refer to User Manual
# A0CD      - SWP interface 1: S1 line behavior                             
#             Defined S1 High time-out during Activation sequence 
# A0EC      - SWP1 interface
#             0x00 - Disabled
#             0x01 - Enabled
# A0ED      - SWP2 interface
#             0x00 - Disabled
#             0x01 - Enabled
#			  0x03 - Enable for PN66T and PN66U
# A0C0      - SWP2 BitRate
#             0x04 - 910kbit/s
#             0x06 - 1250kbit/s
#             Other- RFU
# A085      - Enable/disable TianJin IOT (since FW 10.1.10)
#             Disable : A0, 85, 04, 50, 08, 28, 00
# A0F2      - SVdd (SPI) enable disable 
# A0F3      - Add Delay before accessing Dynamic Pipe prior to access administration pipe //TechRouting eSE UICC activation.
# A062      - Slow AP issue 1 - enable 0 -disalbe	
# A066      - DCDC default 0
	
########### setting for NXP_CORE_EXTN ################################
#
#   ULTPD setting
#         A0, 40, 01, 00,
#         A0, 41, 01, 03, 
#         A0, 42, 01, 19,
#         A0, 43, 01, 00, 
#	Dynamic LMA setting (will be added)
#	eSE setting
#		A0, 12, 01, 02, 
#		A0, ED, 01, 03,
#		A0, F2, 01, 01,
#	TianJina Patch.
#		A0, 85, 04, 50, 08, 68, 00,
#	Slow AP        
#		A0, 62, 01, 01
#	LingnanTon CLA = 0xC4 Java Standard workaround
#		A0, ED, 01, 83
#	Add 10mDelay before accessing Dynamic Pipe prior to access administration pipe
#		A0, F3, 02, 10, 27
#	Sliding Window size set to 2 (just only for KOR solacia UICC
#	A0, C3, 01, 02,
#####################################################################		 

NXP_CORE_CONF_EXTN={20, 02, 48, 10,
        A0, 02, 01, 01,
        A0, 11, 04, CD, 67, 22, FF,
	A0, 12, 01, 00,
        A0, 40, 01, 01,
        A0, 41, 01, 03, 
        A0, 42, 01, 19,
        A0, 43, 01, 08, 
	A0, 5E, 01, 01,
	A0, 62, 01, 01,
	A0, 85, 04, 50, 08, 68, 00,
	A0, CD, 01, 7F,
	A0, EC, 01, 01, 
        A0, ED, 01, 00,
	A0, C0, 01, 04,
        A0, F2, 01, 00,
	A0, F3, 02, 10, 27
}
 
############################################################################### 
# Core configuration settings  
# It includes 
# 18        - Poll Mode NFC-F:   PF_BIT_RATE 
# 21        - Poll Mode ISO-DEP: PI_BIT_RATE 
# 28        - Poll Mode NFC-DEP: PN_NFC_DEP_SPEED 
# 30        - Lis. Mode NFC-A:   LA_BIT_FRAME_SDD 
# 31        - Lis. Mode NFC-A:   LA_PLATFORM_CONFIG 
# 33        - Lis. Mode NFC-A:   LA_SEL_INFO 
# 50        - Lis. Mode NFC-F:   LF_PROTOCOL_TYPE  
# 54        - Lis. Mode NFC-F:   LF_CON_BITR_F 
# 5B        - Lis. Mode ISO-DEP: LI_BIT_RATE # 106 KBPS : 00 default :02 
# 60        - Lis. Mode NFC-DEP: LN_WT 
# 80        - Other Param.:      RF_FIELD_INFO 
# 81        - Other Param.:      RF_NFCEE_ACTION 
# 82        - Other Param.:      NFCDEP_OP 
# ADD : 58, 01, 07 because FWI default value set as 7 as PICS

NXP_CORE_CONF={ 20, 02, 34, 10, 
        18, 01, 01,
        21, 01, 00,
        28, 01, 01, 
        30, 01, 08, 
        31, 01, 03, 
		32, 01, 20,
		38, 01, 01,	
        33, 04, 01, 02, 03, 04, 
        50, 01, 02,
        54, 01, 06, 
        5B, 01, 00, 
        60, 01, 0E, 
        80, 01, 01, 
        81, 01, 01, 
        82, 01, 0E,
        58, 01, 07
        } 
  
###############################################################################
# Mifare Classic Key settings 
#NXP_CORE_MFCKEY_SETTING={20, 02, 25,04, A0, 51, 06, A0, A1, A2, A3, A4, A5, 
#                                     A0, 52, 06, D3, F7, D3, F7, D3, F7, 
#                                     A0, 53, 06, FF, FF, FF, FF, FF, FF, 
#                                     A0, 54, 06, 00, 00, 00, 00, 00, 00} 
  
############################################################################### 
# Default SE Options 
# No secure element 0x00 
# eSE               0x01 
# UICC              0x02 
# MULTI_SE          0x03 
NXP_DEFAULT_SE=0x02
 
############################################################################### 
NXP_DEFAULT_NFCEE_TIMEOUT=0x06 
 
############################################################################### 
#Enable SWP full power mode when phone is power off 
NXP_SWP_FULL_PWR_ON=0x00 
 
###############################################################################
#Chip type
#PN547C2            0x01
#PN65T              0x02
#PN548AD            0x03
#PN66T              0x04

NXP_NFC_CHIP=0x03

#Timeout in secs
#NXP_SWP_RD_START_TIMEOUT=0x0A

#Timeout in secs
#NXP_SWP_RD_TAG_OP_TIMEOUT=0x01

###############################################################################
#Set the default AID route Location :
#This settings will be used when application does not set this parameter
# host 0x00
# eSE  0x01
# UICC 0x02
# DEFAULT_AID_ROUTE=0x02

###############################################################################
#Set the Mifare Desfire route Location :
#This settings will be used when application does not set this parameter
# host 0x00
# eSE  0x01
# UICC 0x02
#DEFAULT_DESFIRE_ROUTE=0x02

###############################################################################
#Set the Mifare CLT route Location :
#This settings will be used when application does not set this parameter
# host 0x00
# eSE  0x01
# UICC 0x02
#DEFAULT_MIFARE_CLT_ROUTE=0x02

###############################################################################
# AID Matching platform options
# AID_MATCHING_L 0x01
# AID_MATCHING_K 0x02
AID_MATCHING_PLATFORM=0x01
