# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../TIME_DISPLAY_Using_7_Segment_Display_MIDSEM.srcs/sources_1/ip/clk_wiz_0" \
"../../../../TIME_DISPLAY_Using_7_Segment_Display_MIDSEM.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../TIME_DISPLAY_Using_7_Segment_Display_MIDSEM.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \
"../../../../TIME_DISPLAY_Using_7_Segment_Display_MIDSEM.srcs/sources_1/imports/new/clk_divider.v" \
"../../../../TIME_DISPLAY_Using_7_Segment_Display_MIDSEM.srcs/sources_1/new/top_clock.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
