aag 212 2 31 1 179
2
4
6 1
8 191
10 199
12 207
14 215
16 223
18 231
20 239
22 247
24 255
26 263
28 271
30 279
32 287
34 295
36 303
38 311
40 319
42 327
44 335
46 343
48 351
50 359
52 367
54 375
56 383
58 391
60 399
62 407
64 415
66 424
184
68 66 6
70 64 6
72 62 6
74 60 6
76 58 6
78 56 6
80 54 6
82 52 6
84 50 6
86 48 6
88 46 6
90 44 6
92 42 6
94 40 6
96 38 6
98 36 6
100 34 6
102 32 6
104 30 6
106 28 6
108 26 6
110 24 6
112 22 6
114 20 6
116 18 6
118 16 6
120 14 6
122 12 6
124 8 6
126 10 6
128 126 124
130 128 122
132 130 120
134 132 118
136 134 116
138 136 114
140 138 112
142 140 110
144 142 108
146 144 106
148 146 104
150 148 102
152 150 100
154 152 98
156 154 96
158 156 94
160 158 92
162 160 90
164 162 88
166 164 86
168 166 84
170 168 82
172 170 80
174 172 78
176 174 76
178 176 74
180 178 72
182 180 70
184 182 68
186 124 2
188 125 3
190 189 187
192 124 3
194 193 126
196 192 127
198 197 195
200 128 3
202 201 122
204 200 123
206 205 203
208 130 3
210 209 120
212 208 121
214 213 211
216 132 3
218 217 118
220 216 119
222 221 219
224 134 3
226 225 116
228 224 117
230 229 227
232 136 3
234 233 114
236 232 115
238 237 235
240 138 3
242 241 112
244 240 113
246 245 243
248 140 3
250 249 110
252 248 111
254 253 251
256 142 3
258 257 108
260 256 109
262 261 259
264 144 3
266 265 106
268 264 107
270 269 267
272 146 3
274 273 104
276 272 105
278 277 275
280 148 3
282 281 102
284 280 103
286 285 283
288 150 3
290 289 100
292 288 101
294 293 291
296 152 3
298 297 98
300 296 99
302 301 299
304 154 3
306 305 96
308 304 97
310 309 307
312 156 3
314 313 94
316 312 95
318 317 315
320 158 3
322 321 92
324 320 93
326 325 323
328 160 3
330 329 90
332 328 91
334 333 331
336 162 3
338 337 88
340 336 89
342 341 339
344 164 3
346 345 86
348 344 87
350 349 347
352 166 3
354 353 84
356 352 85
358 357 355
360 168 3
362 361 82
364 360 83
366 365 363
368 170 3
370 369 80
372 368 81
374 373 371
376 172 3
378 377 78
380 376 79
382 381 379
384 174 3
386 385 76
388 384 77
390 389 387
392 176 3
394 393 74
396 392 75
398 397 395
400 178 3
402 401 72
404 400 73
406 405 403
408 180 3
410 409 70
412 408 71
414 413 411
416 69 5
418 182 3
420 418 417
422 419 69
424 423 421
i0 stay
i1 controllable_reset
l0 n7
l1 counter<0>_out
l2 counter<1>_out
l3 counter<2>_out
l4 counter<3>_out
l5 counter<4>_out
l6 counter<5>_out
l7 counter<6>_out
l8 counter<7>_out
l9 counter<8>_out
l10 counter<9>_out
l11 counter<10>_out
l12 counter<11>_out
l13 counter<12>_out
l14 counter<13>_out
l15 counter<14>_out
l16 counter<15>_out
l17 counter<16>_out
l18 counter<17>_out
l19 counter<18>_out
l20 counter<19>_out
l21 counter<20>_out
l22 counter<21>_out
l23 counter<22>_out
l24 counter<23>_out
l25 counter<24>_out
l26 counter<25>_out
l27 counter<26>_out
l28 counter<27>_out
l29 counter<28>_out
l30 counter<29>_out
o0 err
c
bench
This file was written by ABC on Sat Aug 31 20:24:41 2013
For information about AIGER format, refer to http://fmv.jku.at/aiger
-------------------------------
This AIGER file has been created by the following sequence of commands:
> vl2mv cnt30.v   ---gives--> cnt30.mv
> abc -c "read_blif_mv cnt30.mv; strash; refactor; rewrite; dfraig; rewrite; dfraig; write_aiger -s cnt30y.aig"   ---gives--> cnt30y.aig
> aigtoaig cnt30y.aig cnt30y.aag   ---gives--> cnt30y.aag (this file)
Content of cnt30.v:
// realizable
module bench(clk, stay, controllable_reset, err);
  input clk;
  input stay;
  input controllable_reset;
  output err;
  reg [29:0] counter;

  assign err = (counter == 30'b111111111111111111111111111111) ? 1 : 0;

  initial
  begin
    counter = 30'b0;
  end
  always @ (posedge clk)
  begin
    if(stay)
      counter = counter;
    else if(counter == 30'b011111111111111111111111111111 && controllable_reset)
      counter = 0;
    else
      counter = counter + 1;
   end
endmodule
-------------------------------
#!SYNTCOMP
SOLVED_BY : 0/8 [SYNTCOMP2014-RealSeq], 0/4 [SYNTCOMP2015-SyntSeq], 0/3 [SYNTCOMP2015-SyntPar], 0/7 [SYNTCOMP2015-RealSeq], 1/4 [SYNTCOMP2015-RealPar]
SOLVED_IN : 0.0 [SYNTCOMP2014-RealSeq], 0.0 [SYNTCOMP2015-RealSeq], 2.7413 [SYNTCOMP2015-RealPar]
REF_SIZE : 0
STATUS : realizable
#.
