// Seed: 536294603
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  assign module_1.id_6 = 0;
  input wire id_2;
  output wire id_1;
  wire [1 : -1] id_4;
  wire \id_5 ;
endmodule
module module_1 #(
    parameter id_2 = 32'd61,
    parameter id_3 = 32'd42
) (
    output tri1 id_0,
    output supply1 id_1,
    input wire _id_2,
    input wire _id_3,
    output tri1 id_4
);
  tri1 [id_3  >  (  id_2  ) : id_2] id_6 = -1'b0;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6
  );
endmodule
module module_2 #(
    parameter id_1 = 32'd5,
    parameter id_3 = 32'd34
) (
    input tri1 id_0,
    input uwire _id_1,
    output wire id_2,
    input wand _id_3,
    output tri id_4,
    output tri0 id_5,
    input tri id_6,
    input supply0 id_7,
    input wire id_8
    , id_13,
    output tri0 id_9,
    input wor id_10,
    input wand id_11
);
  wire [id_3 : id_1  ==  id_3] id_14;
  xnor primCall (id_9, id_14, id_6, id_11, id_0, id_13, id_7, id_10);
  module_0 modCall_1 (
      id_14,
      id_13,
      id_14
  );
endmodule
