// Seed: 1569197015
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    output logic id_1,
    input id_2,
    input id_3,
    output logic id_4,
    input id_5
    , id_8,
    output logic id_6,
    output id_7
);
  logic id_9, id_10;
  type_16(
      1, id_7
  );
  rnmos (1, 1);
endmodule
