{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733660510300 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733660510301 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  8 19:21:50 2024 " "Processing started: Sun Dec  8 19:21:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733660510301 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733660510301 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU_Synthesis -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_Synthesis -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733660510301 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733660510654 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733660510654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/fetcher.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/fetcher.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fetcher-rtl " "Found design unit 1: Fetcher-rtl" {  } { { "VHDL files/Fetcher.vhd" "" { Text "C:/Users/maxwe/OneDrive/Desktop/Storage/Semester 3/Perancangan Sistem Digital/Praktikum/Github Repo/Proyak-PSD-2024-PA07/Sintesis/VHDL files/Fetcher.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733660519321 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fetcher " "Found entity 1: Fetcher" {  } { { "VHDL files/Fetcher.vhd" "" { Text "C:/Users/maxwe/OneDrive/Desktop/Storage/Semester 3/Perancangan Sistem Digital/Praktikum/Github Repo/Proyak-PSD-2024-PA07/Sintesis/VHDL files/Fetcher.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733660519321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733660519321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder-rtl " "Found design unit 1: Decoder-rtl" {  } { { "VHDL files/Decoder.vhd" "" { Text "C:/Users/maxwe/OneDrive/Desktop/Storage/Semester 3/Perancangan Sistem Digital/Praktikum/Github Repo/Proyak-PSD-2024-PA07/Sintesis/VHDL files/Decoder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733660519337 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "VHDL files/Decoder.vhd" "" { Text "C:/Users/maxwe/OneDrive/Desktop/Storage/Semester 3/Perancangan Sistem Digital/Praktikum/Github Repo/Proyak-PSD-2024-PA07/Sintesis/VHDL files/Decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733660519337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733660519337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-rtl " "Found design unit 1: CPU-rtl" {  } { { "VHDL files/CPU.vhd" "" { Text "C:/Users/maxwe/OneDrive/Desktop/Storage/Semester 3/Perancangan Sistem Digital/Praktikum/Github Repo/Proyak-PSD-2024-PA07/Sintesis/VHDL files/CPU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733660519340 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "VHDL files/CPU.vhd" "" { Text "C:/Users/maxwe/OneDrive/Desktop/Storage/Semester 3/Perancangan Sistem Digital/Praktikum/Github Repo/Proyak-PSD-2024-PA07/Sintesis/VHDL files/CPU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733660519340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733660519340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-rtl " "Found design unit 1: ALU-rtl" {  } { { "VHDL files/ALU.vhd" "" { Text "C:/Users/maxwe/OneDrive/Desktop/Storage/Semester 3/Perancangan Sistem Digital/Praktikum/Github Repo/Proyak-PSD-2024-PA07/Sintesis/VHDL files/ALU.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733660519342 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "VHDL files/ALU.vhd" "" { Text "C:/Users/maxwe/OneDrive/Desktop/Storage/Semester 3/Perancangan Sistem Digital/Praktikum/Github Repo/Proyak-PSD-2024-PA07/Sintesis/VHDL files/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733660519342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733660519342 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733660519376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU_COMP " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU_COMP\"" {  } { { "VHDL files/CPU.vhd" "ALU_COMP" { Text "C:/Users/maxwe/OneDrive/Desktop/Storage/Semester 3/Perancangan Sistem Digital/Praktikum/Github Repo/Proyak-PSD-2024-PA07/Sintesis/VHDL files/CPU.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733660519405 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ena ALU.vhd(36) " "VHDL Process Statement warning at ALU.vhd(36): signal \"ena\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL files/ALU.vhd" "" { Text "C:/Users/maxwe/OneDrive/Desktop/Storage/Semester 3/Perancangan Sistem Digital/Praktikum/Github Repo/Proyak-PSD-2024-PA07/Sintesis/VHDL files/ALU.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733660519407 "|CPU|ALU:ALU_COMP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:DECODER_COMP " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:DECODER_COMP\"" {  } { { "VHDL files/CPU.vhd" "DECODER_COMP" { Text "C:/Users/maxwe/OneDrive/Desktop/Storage/Semester 3/Perancangan Sistem Digital/Praktikum/Github Repo/Proyak-PSD-2024-PA07/Sintesis/VHDL files/CPU.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733660519441 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ena Decoder.vhd(22) " "VHDL Process Statement warning at Decoder.vhd(22): signal \"ena\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL files/Decoder.vhd" "" { Text "C:/Users/maxwe/OneDrive/Desktop/Storage/Semester 3/Perancangan Sistem Digital/Praktikum/Github Repo/Proyak-PSD-2024-PA07/Sintesis/VHDL files/Decoder.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733660519442 "|CPU|Decoder:DECODER_COMP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fetcher Fetcher:FETCHER_COMP " "Elaborating entity \"Fetcher\" for hierarchy \"Fetcher:FETCHER_COMP\"" {  } { { "VHDL files/CPU.vhd" "FETCHER_COMP" { Text "C:/Users/maxwe/OneDrive/Desktop/Storage/Semester 3/Perancangan Sistem Digital/Praktikum/Github Repo/Proyak-PSD-2024-PA07/Sintesis/VHDL files/CPU.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733660519450 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ena Fetcher.vhd(24) " "VHDL Process Statement warning at Fetcher.vhd(24): signal \"ena\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL files/Fetcher.vhd" "" { Text "C:/Users/maxwe/OneDrive/Desktop/Storage/Semester 3/Perancangan Sistem Digital/Praktikum/Github Repo/Proyak-PSD-2024-PA07/Sintesis/VHDL files/Fetcher.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733660519451 "|CPU|Fetcher:FETCHER_COMP"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "INSTR_BUFF Fetcher.vhd(12) " "Using initial value X (don't care) for net \"INSTR_BUFF\" at Fetcher.vhd(12)" {  } { { "VHDL files/Fetcher.vhd" "" { Text "C:/Users/maxwe/OneDrive/Desktop/Storage/Semester 3/Perancangan Sistem Digital/Praktikum/Github Repo/Proyak-PSD-2024-PA07/Sintesis/VHDL files/Fetcher.vhd" 12 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733660519451 "|CPU|Fetcher:FETCHER_COMP"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "active Fetcher.vhd(11) " "Using initial value X (don't care) for net \"active\" at Fetcher.vhd(11)" {  } { { "VHDL files/Fetcher.vhd" "" { Text "C:/Users/maxwe/OneDrive/Desktop/Storage/Semester 3/Perancangan Sistem Digital/Praktikum/Github Repo/Proyak-PSD-2024-PA07/Sintesis/VHDL files/Fetcher.vhd" 11 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733660519451 "|CPU|Fetcher:FETCHER_COMP"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1733660519825 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733660519910 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1733660520058 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733660520058 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enable " "No output dependent on input pin \"enable\"" {  } { { "VHDL files/CPU.vhd" "" { Text "C:/Users/maxwe/OneDrive/Desktop/Storage/Semester 3/Perancangan Sistem Digital/Praktikum/Github Repo/Proyak-PSD-2024-PA07/Sintesis/VHDL files/CPU.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733660520096 "|CPU|enable"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "VHDL files/CPU.vhd" "" { Text "C:/Users/maxwe/OneDrive/Desktop/Storage/Semester 3/Perancangan Sistem Digital/Praktikum/Github Repo/Proyak-PSD-2024-PA07/Sintesis/VHDL files/CPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733660520096 "|CPU|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "VHDL files/CPU.vhd" "" { Text "C:/Users/maxwe/OneDrive/Desktop/Storage/Semester 3/Perancangan Sistem Digital/Praktikum/Github Repo/Proyak-PSD-2024-PA07/Sintesis/VHDL files/CPU.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733660520096 "|CPU|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1733660520096 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3 " "Implemented 3 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733660520096 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733660520096 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733660520096 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4827 " "Peak virtual memory: 4827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733660520123 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec  8 19:22:00 2024 " "Processing ended: Sun Dec  8 19:22:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733660520123 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733660520123 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733660520123 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733660520123 ""}
