#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Sep 26 13:03:00 2017
# Process ID: 4648
# Current directory: C:/Users/Conor/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4836
# Log file: C:/Users/Conor/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/Conor/AppData/Roaming/Xilinx/Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation -noclean_dir
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ePWM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ePWM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.srcs/sources_1/new/Action_Qualifier.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Action_Qualifier
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.srcs/sources_1/new/Clock_Prescale.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Clock_Prescale
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.srcs/sources_1/new/Counter_Compare.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Counter_Compare
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.srcs/sources_1/new/Dead_Band.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Dead_Band
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.srcs/sources_1/new/Event_Trigger.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Event_Trigger
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.srcs/sources_1/new/Time_Base.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Time_Base
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.srcs/sources_1/imports/New folder/Trip_Zone.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Trip_Zone
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.srcs/sources_1/new/ePWM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ePWM
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 05039404085e4bb1ae84b4bdb3dd3b22 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ePWM_behav xil_defaultlib.ePWM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal tbprd [C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.srcs/sources_1/new/Time_Base.vhd:72]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Clock_Prescale [clock_prescale_default]
Compiling architecture behavioral of entity xil_defaultlib.Time_Base [time_base_default]
Compiling architecture behavioral of entity xil_defaultlib.Counter_Compare [counter_compare_default]
Compiling architecture behavioral of entity xil_defaultlib.Action_Qualifier [action_qualifier_default]
Compiling architecture behavioral of entity xil_defaultlib.Dead_Band [dead_band_default]
Compiling architecture behavioral of entity xil_defaultlib.Trip_Zone [trip_zone_default]
Compiling architecture behavioral of entity xil_defaultlib.Event_Trigger [event_trigger_default]
Compiling architecture behavioral of entity xil_defaultlib.epwm
Built simulation snapshot ePWM_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ePWM_behav -key {Behavioral:sim_1:Functional:ePWM} -tclbatch {ePWM.tcl} -view {C:/Users/Conor/Documents/ePWM_Project/Dead_band_Test_Config.wcfg} -view {C:/Users/Conor/Documents/ePWM_Project/counter_compare_Test_Config.wcfg} -view {C:/Users/Conor/Documents/ePWM_Project/trip_zone_Test_Config.wcfg} -view {C:/Users/Conor/Documents/ePWM_Project/time_base_Test_Config.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config C:/Users/Conor/Documents/ePWM_Project/Dead_band_Test_Config.wcfg
WARNING: Simulation object /ePWM/U5/EPWMA_in was not found in the design.
WARNING: Simulation object /ePWM/U5/EPWMA_output was not found in the design.
WARNING: Simulation object /ePWM/U5/EPWMB_in was not found in the design.
WARNING: Simulation object /ePWM/U5/EPWMB_output was not found in the design.
open_wave_config C:/Users/Conor/Documents/ePWM_Project/counter_compare_Test_Config.wcfg
open_wave_config C:/Users/Conor/Documents/ePWM_Project/trip_zone_Test_Config.wcfg
WARNING: Simulation object /ePWM/U6/EPWMA_in was not found in the design.
WARNING: Simulation object /ePWM/U6/EPWMA was not found in the design.
WARNING: Simulation object /ePWM/U6/EPWMB_in was not found in the design.
WARNING: Simulation object /ePWM/U6/EPWMB was not found in the design.
open_wave_config C:/Users/Conor/Documents/ePWM_Project/time_base_Test_Config.wcfg
source ePWM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ePWM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 941.359 ; gain = 44.664
add_wave {{/ePWM/U6/ePWMA_DB_Output}} 
add_wave {{/ePWM/U6/ePWMB_DB_Output}} 
add_wave {{/ePWM/U6/ePWMA_DB_Output}} 
open_wave_config {C:/Users/Conor/Documents/ePWM_Project/time_base_Test_Config.wcfg}
open_wave_config {C:/Users/Conor/Documents/ePWM_Project/trip_zone_Test_Config.wcfg}
WARNING: Simulation object /ePWM/U6/EPWMA_in was not found in the design.
WARNING: Simulation object /ePWM/U6/EPWMA was not found in the design.
WARNING: Simulation object /ePWM/U6/EPWMB_in was not found in the design.
WARNING: Simulation object /ePWM/U6/EPWMB was not found in the design.
add_wave {{/ePWM/U6/ePWMA_DB_Output}} 
add_wave {{/ePWM/U6/ePWMB_DB_Output}} 
add_wave {{/ePWM/U6/ePWMA_TZ_Output}} 
add_wave {{/ePWM/U6/ePWMB_TZ_Output}} 
add_force {/ePWM/clk} -radix bin {0 0ns} {1 5000000ps} -repeat_every 10000000ps
run 200 us
run 200 us
run 200 us
run 200 us
open_wave_config {C:/Users/Conor/Documents/ePWM_Project/time_base_Test_Config.wcfg}
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ePWM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ePWM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.srcs/sources_1/new/Action_Qualifier.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Action_Qualifier
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.srcs/sources_1/new/Clock_Prescale.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Clock_Prescale
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.srcs/sources_1/new/Counter_Compare.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Counter_Compare
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.srcs/sources_1/new/Dead_Band.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Dead_Band
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.srcs/sources_1/new/Event_Trigger.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Event_Trigger
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.srcs/sources_1/new/Time_Base.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Time_Base
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.srcs/sources_1/imports/New folder/Trip_Zone.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Trip_Zone
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.srcs/sources_1/new/ePWM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ePWM
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 05039404085e4bb1ae84b4bdb3dd3b22 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ePWM_behav xil_defaultlib.ePWM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal tbprd [C:/Users/Conor/Documents/ePWM_Project/ePWM_Project.srcs/sources_1/new/Time_Base.vhd:72]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Clock_Prescale [clock_prescale_default]
Compiling architecture behavioral of entity xil_defaultlib.Time_Base [time_base_default]
Compiling architecture behavioral of entity xil_defaultlib.Counter_Compare [counter_compare_default]
Compiling architecture behavioral of entity xil_defaultlib.Action_Qualifier [action_qualifier_default]
Compiling architecture behavioral of entity xil_defaultlib.Dead_Band [dead_band_default]
Compiling architecture behavioral of entity xil_defaultlib.Trip_Zone [trip_zone_default]
Compiling architecture behavioral of entity xil_defaultlib.Event_Trigger [event_trigger_default]
Compiling architecture behavioral of entity xil_defaultlib.epwm
Built simulation snapshot ePWM_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 943.063 ; gain = 0.000
add_force {/ePWM/clk} -radix bin {0 0ns} {1 5000000ps} -repeat_every 10000000ps
run 200 us
archive_project C:/Users/Conor/ePWM_Project_dbl_backup.xpr.zip -temp_dir C:/Users/Conor/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-4648-DESKTOP-SSD56BU -force
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/Conor/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-4648-DESKTOP-SSD56BU' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/Conor/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-4648-DESKTOP-SSD56BU/PrjAr/_X_'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
