#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Jan 23 11:59:40 2024
# Process ID: 446345
# Current directory: /home/afely/Desktop/finn-notebook/notebooks/end2end_example/cybersecurity/output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.runs/impl_1
# Command line: vivado -log finn_design_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source finn_design_wrapper.tcl -notrace
# Log file: /home/afely/Desktop/finn-notebook/notebooks/end2end_example/cybersecurity/output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.runs/impl_1/finn_design_wrapper.vdi
# Journal file: /home/afely/Desktop/finn-notebook/notebooks/end2end_example/cybersecurity/output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.runs/impl_1/vivado.jou
# Running On: pclab211, OS: Linux, CPU Frequency: 3227.660 MHz, CPU Physical cores: 4, Host memory: 16626 MB
#-----------------------------------------------------------
source finn_design_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1335.969 ; gain = 0.027 ; free physical = 1286 ; free virtual = 8111
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/afely/Desktop/finn-notebook/finn-rtllib/memstream'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_afely/code_gen_ipgen_StreamingFIFO_0_8t3x334l/project_StreamingFIFO_0/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_afely/code_gen_ipgen_MatrixVectorActivation_0_f0j6xz0m/project_MatrixVectorActivation_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_afely/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_je30yj1r'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_afely/code_gen_ipgen_MatrixVectorActivation_1_jg5_oz9e/project_MatrixVectorActivation_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_afely/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_9juxsk5g'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_afely/code_gen_ipgen_MatrixVectorActivation_2_uc9yndjr/project_MatrixVectorActivation_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_afely/code_gen_ipgen_MatrixVectorActivation_3_s3xbtu86/project_MatrixVectorActivation_3/sol1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2023.2/data/ip'.
Command: link_design -top finn_design_wrapper -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint '/home/afely/Desktop/finn-notebook/notebooks/end2end_example/cybersecurity/output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/finn_design_StreamingDataWidthConverter_rtl_0_0.dcp' for cell 'finn_design_i/StreamingDataWidthConverter_rtl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/afely/Desktop/finn-notebook/notebooks/end2end_example/cybersecurity/output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/finn_design_StreamingDataWidthConverter_rtl_1_0.dcp' for cell 'finn_design_i/StreamingDataWidthConverter_rtl_1'
INFO: [Project 1-454] Reading design checkpoint '/home/afely/Desktop/finn-notebook/notebooks/end2end_example/cybersecurity/output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_0_0/finn_design_StreamingFIFO_0_0.dcp' for cell 'finn_design_i/StreamingFIFO_0'
INFO: [Project 1-454] Reading design checkpoint '/home/afely/Desktop/finn-notebook/notebooks/end2end_example/cybersecurity/output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MatrixVectorActivation_0_0/finn_design_MatrixVectorActivation_0_0.dcp' for cell 'finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0'
INFO: [Project 1-454] Reading design checkpoint '/home/afely/Desktop/finn-notebook/notebooks/end2end_example/cybersecurity/output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MatrixVectorActivation_0_wstrm_0/finn_design_MatrixVectorActivation_0_wstrm_0.dcp' for cell 'finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0_wstrm'
INFO: [Project 1-454] Reading design checkpoint '/home/afely/Desktop/finn-notebook/notebooks/end2end_example/cybersecurity/output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MatrixVectorActivation_1_0/finn_design_MatrixVectorActivation_1_0.dcp' for cell 'finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1'
INFO: [Project 1-454] Reading design checkpoint '/home/afely/Desktop/finn-notebook/notebooks/end2end_example/cybersecurity/output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MatrixVectorActivation_1_wstrm_0/finn_design_MatrixVectorActivation_1_wstrm_0.dcp' for cell 'finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm'
INFO: [Project 1-454] Reading design checkpoint '/home/afely/Desktop/finn-notebook/notebooks/end2end_example/cybersecurity/output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MatrixVectorActivation_2_0/finn_design_MatrixVectorActivation_2_0.dcp' for cell 'finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2'
INFO: [Project 1-454] Reading design checkpoint '/home/afely/Desktop/finn-notebook/notebooks/end2end_example/cybersecurity/output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MatrixVectorActivation_2_wstrm_0/finn_design_MatrixVectorActivation_2_wstrm_0.dcp' for cell 'finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2_wstrm'
INFO: [Project 1-454] Reading design checkpoint '/home/afely/Desktop/finn-notebook/notebooks/end2end_example/cybersecurity/output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MatrixVectorActivation_3_0/finn_design_MatrixVectorActivation_3_0.dcp' for cell 'finn_design_i/MatrixVectorActivation_3/MatrixVectorActivation_3'
INFO: [Project 1-454] Reading design checkpoint '/home/afely/Desktop/finn-notebook/notebooks/end2end_example/cybersecurity/output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MatrixVectorActivation_3_wstrm_0/finn_design_MatrixVectorActivation_3_wstrm_0.dcp' for cell 'finn_design_i/MatrixVectorActivation_3/MatrixVectorActivation_3_wstrm'
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1715.703 ; gain = 0.000 ; free physical = 927 ; free virtual = 7752
INFO: [Netlist 29-17] Analyzing 630 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1840.246 ; gain = 0.000 ; free physical = 823 ; free virtual = 7649
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  RAM64X1S => RAM64X1S (RAMS64E): 8 instances

28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1840.281 ; gain = 504.312 ; free physical = 823 ; free virtual = 7649
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 1919.824 ; gain = 79.543 ; free physical = 788 ; free virtual = 7614

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 8def5272

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2405.645 ; gain = 485.820 ; free physical = 278 ; free virtual = 7177

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 8def5272

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2711.363 ; gain = 0.000 ; free physical = 187 ; free virtual = 6876

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 8def5272

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2711.363 ; gain = 0.000 ; free physical = 187 ; free virtual = 6876
Phase 1 Initialization | Checksum: 8def5272

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2711.363 ; gain = 0.000 ; free physical = 187 ; free virtual = 6876

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 8def5272

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2711.363 ; gain = 0.000 ; free physical = 186 ; free virtual = 6875

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 8def5272

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2711.363 ; gain = 0.000 ; free physical = 186 ; free virtual = 6875
Phase 2 Timer Update And Timing Data Collection | Checksum: 8def5272

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2711.363 ; gain = 0.000 ; free physical = 186 ; free virtual = 6875

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1222ebcda

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2711.363 ; gain = 0.000 ; free physical = 170 ; free virtual = 6859
Retarget | Checksum: 1222ebcda
INFO: [Opt 31-389] Phase Retarget created 16 cells and removed 22 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: e63cdfdd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2711.363 ; gain = 0.000 ; free physical = 170 ; free virtual = 6859
Constant propagation | Checksum: e63cdfdd
INFO: [Opt 31-389] Phase Constant propagation created 42 cells and removed 4149 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 122f30eb9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2711.363 ; gain = 0.000 ; free physical = 170 ; free virtual = 6859
Sweep | Checksum: 122f30eb9
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 331 cells

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG ap_clk_IBUF_BUFG_inst to drive 7402 load(s) on clock net ap_clk_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 99890f3c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2743.379 ; gain = 32.016 ; free physical = 170 ; free virtual = 6859
BUFG optimization | Checksum: 99890f3c
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][0]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][10]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][11]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][12]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][13]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][14]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][15]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][16]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][17]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][18]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][19]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][1]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][20]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][21]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][22]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][23]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][24]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][25]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][26]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][27]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][28]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][29]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][2]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][30]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][31]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][32]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][33]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][34]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][35]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][36]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][37]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][38]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][39]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][3]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][4]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][5]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][6]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][7]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][8]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][9]_srl31 due to none static srl address bits
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 99890f3c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2743.379 ; gain = 32.016 ; free physical = 170 ; free virtual = 6859
Shift Register Optimization | Checksum: 99890f3c
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 99890f3c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2743.379 ; gain = 32.016 ; free physical = 170 ; free virtual = 6859
Post Processing Netlist | Checksum: 99890f3c
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: c58c881e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2743.379 ; gain = 32.016 ; free physical = 169 ; free virtual = 6859

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2743.379 ; gain = 0.000 ; free physical = 169 ; free virtual = 6859
Phase 9.2 Verifying Netlist Connectivity | Checksum: c58c881e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2743.379 ; gain = 32.016 ; free physical = 169 ; free virtual = 6859
Phase 9 Finalization | Checksum: c58c881e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2743.379 ; gain = 32.016 ; free physical = 169 ; free virtual = 6859
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              16  |              22  |                                              0  |
|  Constant propagation         |              42  |            4149  |                                              0  |
|  Sweep                        |               0  |             331  |                                              0  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: c58c881e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2743.379 ; gain = 32.016 ; free physical = 169 ; free virtual = 6859
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2743.379 ; gain = 0.000 ; free physical = 169 ; free virtual = 6859

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 22 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 44
Ending PowerOpt Patch Enables Task | Checksum: c58c881e

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2888.246 ; gain = 0.000 ; free physical = 207 ; free virtual = 6798
Ending Power Optimization Task | Checksum: c58c881e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2888.246 ; gain = 144.867 ; free physical = 207 ; free virtual = 6798

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: c58c881e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2888.246 ; gain = 0.000 ; free physical = 207 ; free virtual = 6798

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2888.246 ; gain = 0.000 ; free physical = 207 ; free virtual = 6798
Ending Netlist Obfuscation Task | Checksum: c58c881e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2888.246 ; gain = 0.000 ; free physical = 207 ; free virtual = 6798
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 41 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2888.246 ; gain = 1047.965 ; free physical = 207 ; free virtual = 6798
INFO: [runtcl-4] Executing : report_drc -file finn_design_wrapper_drc_opted.rpt -pb finn_design_wrapper_drc_opted.pb -rpx finn_design_wrapper_drc_opted.rpx
Command: report_drc -file finn_design_wrapper_drc_opted.rpt -pb finn_design_wrapper_drc_opted.pb -rpx finn_design_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/afely/Desktop/finn-notebook/notebooks/end2end_example/cybersecurity/output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.runs/impl_1/finn_design_wrapper_drc_opted.rpt.
report_drc completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2888.246 ; gain = 0.000 ; free physical = 196 ; free virtual = 6789
INFO: [Common 17-1381] The checkpoint '/home/afely/Desktop/finn-notebook/notebooks/end2end_example/cybersecurity/output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.runs/impl_1/finn_design_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2888.246 ; gain = 0.000 ; free physical = 187 ; free virtual = 6781
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: bb8c7339

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2888.246 ; gain = 0.000 ; free physical = 187 ; free virtual = 6781
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2888.246 ; gain = 0.000 ; free physical = 187 ; free virtual = 6781

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1412ff2d3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2888.246 ; gain = 0.000 ; free physical = 179 ; free virtual = 6777

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18c232541

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2888.246 ; gain = 0.000 ; free physical = 178 ; free virtual = 6776

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18c232541

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2888.246 ; gain = 0.000 ; free physical = 178 ; free virtual = 6776
Phase 1 Placer Initialization | Checksum: 18c232541

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2888.246 ; gain = 0.000 ; free physical = 178 ; free virtual = 6776

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 18c232541

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2888.246 ; gain = 0.000 ; free physical = 178 ; free virtual = 6776

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 18c232541

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2888.246 ; gain = 0.000 ; free physical = 178 ; free virtual = 6776

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 18c232541

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2888.246 ; gain = 0.000 ; free physical = 178 ; free virtual = 6776

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 214bf0973

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2888.246 ; gain = 0.000 ; free physical = 251 ; free virtual = 6751
Phase 2 Global Placement | Checksum: 214bf0973

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2888.246 ; gain = 0.000 ; free physical = 251 ; free virtual = 6751

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 214bf0973

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2888.246 ; gain = 0.000 ; free physical = 251 ; free virtual = 6751

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b88755cc

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2888.246 ; gain = 0.000 ; free physical = 251 ; free virtual = 6750

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1401d547d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2888.246 ; gain = 0.000 ; free physical = 251 ; free virtual = 6750

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 16408add1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2888.246 ; gain = 0.000 ; free physical = 251 ; free virtual = 6750

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 112bb5ac1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2888.246 ; gain = 0.000 ; free physical = 250 ; free virtual = 6750

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 112bb5ac1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2888.246 ; gain = 0.000 ; free physical = 249 ; free virtual = 6748

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1bdacff24

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2888.246 ; gain = 0.000 ; free physical = 249 ; free virtual = 6748
Phase 3 Detail Placement | Checksum: 1bdacff24

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2888.246 ; gain = 0.000 ; free physical = 249 ; free virtual = 6748

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1bdacff24

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2888.246 ; gain = 0.000 ; free physical = 249 ; free virtual = 6748

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1bdacff24

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2888.246 ; gain = 0.000 ; free physical = 249 ; free virtual = 6748

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1bdacff24

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2888.246 ; gain = 0.000 ; free physical = 249 ; free virtual = 6748
Phase 4.3 Placer Reporting | Checksum: 1bdacff24

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2888.246 ; gain = 0.000 ; free physical = 249 ; free virtual = 6748

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2888.246 ; gain = 0.000 ; free physical = 249 ; free virtual = 6748

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2888.246 ; gain = 0.000 ; free physical = 249 ; free virtual = 6748
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 23c851373

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2888.246 ; gain = 0.000 ; free physical = 249 ; free virtual = 6748
Ending Placer Task | Checksum: 1ad3dda72

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2888.246 ; gain = 0.000 ; free physical = 249 ; free virtual = 6748
69 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2888.246 ; gain = 0.000 ; free physical = 249 ; free virtual = 6748
INFO: [runtcl-4] Executing : report_io -file finn_design_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2888.246 ; gain = 0.000 ; free physical = 244 ; free virtual = 6744
INFO: [runtcl-4] Executing : report_utilization -file finn_design_wrapper_utilization_placed.rpt -pb finn_design_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file finn_design_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2888.246 ; gain = 0.000 ; free physical = 258 ; free virtual = 6758
Write ShapeDB Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2888.246 ; gain = 0.000 ; free physical = 257 ; free virtual = 6758
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2888.246 ; gain = 0.000 ; free physical = 246 ; free virtual = 6760
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2888.246 ; gain = 0.000 ; free physical = 246 ; free virtual = 6760
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2888.246 ; gain = 0.000 ; free physical = 246 ; free virtual = 6760
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2888.246 ; gain = 0.000 ; free physical = 244 ; free virtual = 6760
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2888.246 ; gain = 0.000 ; free physical = 244 ; free virtual = 6760
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2888.246 ; gain = 0.000 ; free physical = 244 ; free virtual = 6760
INFO: [Common 17-1381] The checkpoint '/home/afely/Desktop/finn-notebook/notebooks/end2end_example/cybersecurity/output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.runs/impl_1/finn_design_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2907.266 ; gain = 0.000 ; free physical = 235 ; free virtual = 6739
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2907.266 ; gain = 0.000 ; free physical = 235 ; free virtual = 6741
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2907.266 ; gain = 0.000 ; free physical = 222 ; free virtual = 6741
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2907.266 ; gain = 0.000 ; free physical = 222 ; free virtual = 6741
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2907.266 ; gain = 0.000 ; free physical = 222 ; free virtual = 6742
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2907.266 ; gain = 0.000 ; free physical = 220 ; free virtual = 6741
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2907.266 ; gain = 0.000 ; free physical = 220 ; free virtual = 6741
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2907.266 ; gain = 0.000 ; free physical = 220 ; free virtual = 6741
INFO: [Common 17-1381] The checkpoint '/home/afely/Desktop/finn-notebook/notebooks/end2end_example/cybersecurity/output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.runs/impl_1/finn_design_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: b1276d74 ConstDB: 0 ShapeSum: fc166cfe RouteDB: 0
Post Restoration Checksum: NetGraph: 8b4f4e17 | NumContArr: 14d33b06 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 225747e57

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 2954.211 ; gain = 46.945 ; free physical = 226 ; free virtual = 6637

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 225747e57

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 2970.211 ; gain = 62.945 ; free physical = 211 ; free virtual = 6622

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 225747e57

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 2970.211 ; gain = 62.945 ; free physical = 211 ; free virtual = 6622
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 15498
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 15498
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 24a7f89c5

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 3010.445 ; gain = 103.180 ; free physical = 180 ; free virtual = 6589

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 24a7f89c5

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 3010.445 ; gain = 103.180 ; free physical = 180 ; free virtual = 6589

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 2acf56add

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 3010.445 ; gain = 103.180 ; free physical = 173 ; free virtual = 6588
Phase 3 Initial Routing | Checksum: 2acf56add

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 3010.445 ; gain = 103.180 ; free physical = 187 ; free virtual = 6587

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1242
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 2cf108cf2

Time (s): cpu = 00:00:36 ; elapsed = 00:00:29 . Memory (MB): peak = 3010.445 ; gain = 103.180 ; free physical = 179 ; free virtual = 6578
Phase 4 Rip-up And Reroute | Checksum: 2cf108cf2

Time (s): cpu = 00:00:36 ; elapsed = 00:00:29 . Memory (MB): peak = 3010.445 ; gain = 103.180 ; free physical = 179 ; free virtual = 6578

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 2cf108cf2

Time (s): cpu = 00:00:36 ; elapsed = 00:00:29 . Memory (MB): peak = 3010.445 ; gain = 103.180 ; free physical = 179 ; free virtual = 6578

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 2cf108cf2

Time (s): cpu = 00:00:36 ; elapsed = 00:00:29 . Memory (MB): peak = 3010.445 ; gain = 103.180 ; free physical = 179 ; free virtual = 6578
Phase 6 Post Hold Fix | Checksum: 2cf108cf2

Time (s): cpu = 00:00:36 ; elapsed = 00:00:29 . Memory (MB): peak = 3010.445 ; gain = 103.180 ; free physical = 178 ; free virtual = 6578

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.91861 %
  Global Horizontal Routing Utilization  = 2.59669 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 48.6486%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 50.4505%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 80.8824%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 60.2941%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 2cf108cf2

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 3010.445 ; gain = 103.180 ; free physical = 178 ; free virtual = 6577

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2cf108cf2

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 3010.445 ; gain = 103.180 ; free physical = 178 ; free virtual = 6576

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2abf5e940

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 3010.445 ; gain = 103.180 ; free physical = 178 ; free virtual = 6576
INFO: [Route 35-16] Router Completed Successfully

Phase 10 Post-Route Event Processing
Phase 10 Post-Route Event Processing | Checksum: 123fee5e5

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 3010.445 ; gain = 103.180 ; free physical = 176 ; free virtual = 6574
Ending Routing Task | Checksum: 123fee5e5

Time (s): cpu = 00:00:39 ; elapsed = 00:00:30 . Memory (MB): peak = 3010.445 ; gain = 103.180 ; free physical = 174 ; free virtual = 6572

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:31 . Memory (MB): peak = 3010.445 ; gain = 103.180 ; free physical = 173 ; free virtual = 6571
INFO: [runtcl-4] Executing : report_drc -file finn_design_wrapper_drc_routed.rpt -pb finn_design_wrapper_drc_routed.pb -rpx finn_design_wrapper_drc_routed.rpx
Command: report_drc -file finn_design_wrapper_drc_routed.rpt -pb finn_design_wrapper_drc_routed.pb -rpx finn_design_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/afely/Desktop/finn-notebook/notebooks/end2end_example/cybersecurity/output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.runs/impl_1/finn_design_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file finn_design_wrapper_methodology_drc_routed.rpt -pb finn_design_wrapper_methodology_drc_routed.pb -rpx finn_design_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file finn_design_wrapper_methodology_drc_routed.rpt -pb finn_design_wrapper_methodology_drc_routed.pb -rpx finn_design_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/afely/Desktop/finn-notebook/notebooks/end2end_example/cybersecurity/output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.runs/impl_1/finn_design_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file finn_design_wrapper_power_routed.rpt -pb finn_design_wrapper_power_summary_routed.pb -rpx finn_design_wrapper_power_routed.rpx
Command: report_power -file finn_design_wrapper_power_routed.rpt -pb finn_design_wrapper_power_summary_routed.pb -rpx finn_design_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
95 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file finn_design_wrapper_route_status.rpt -pb finn_design_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file finn_design_wrapper_timing_summary_routed.rpt -pb finn_design_wrapper_timing_summary_routed.pb -rpx finn_design_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file finn_design_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file finn_design_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file finn_design_wrapper_bus_skew_routed.rpt -pb finn_design_wrapper_bus_skew_routed.pb -rpx finn_design_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Write ShapeDB Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3072.355 ; gain = 0.000 ; free physical = 196 ; free virtual = 6511
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 3072.355 ; gain = 0.000 ; free physical = 178 ; free virtual = 6505
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3072.355 ; gain = 0.000 ; free physical = 178 ; free virtual = 6505
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3072.355 ; gain = 0.000 ; free physical = 174 ; free virtual = 6504
Wrote Netlist Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3072.355 ; gain = 0.000 ; free physical = 172 ; free virtual = 6503
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3072.355 ; gain = 0.000 ; free physical = 172 ; free virtual = 6503
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.97 . Memory (MB): peak = 3072.355 ; gain = 0.000 ; free physical = 172 ; free virtual = 6503
INFO: [Common 17-1381] The checkpoint '/home/afely/Desktop/finn-notebook/notebooks/end2end_example/cybersecurity/output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.runs/impl_1/finn_design_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Tue Jan 23 12:01:13 2024...
