// Seed: 2651549733
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input id_6;
  input id_5;
  output id_4;
  output id_3;
  output id_2;
  output id_1;
  reg   id_6;
  logic id_7;
  initial begin
    id_3 <= id_5;
    id_4 <= 1;
    id_2 <= id_6;
  end
  type_11(
      1, id_3
  );
  type_0 id_8 (
      .id_0(id_1),
      .id_1(1)
  );
endmodule
