#ifndef __ASM_ARCH_IRQS_H15_H__
#define __ASM_ARCH_IRQS_H15_H__
/*
 *  linux/include/asm-arm/arch-lg115x/irqs.h
 *
 *  Copyright (C) 2011 LGE Ltd.
 */

/* ------------------------------------------------------------------------
 *  Interrupts - bit assignment (primary)
 * ------------------------------------------------------------------------
 */
//#define MPCORE_GTIMER_IRQ	27
#define H15_IRQ_LOCALTIMER		29
#define H15_IRQ_LOCALWDOG		30

#define H15_IRQ_GIC_START		32

#define H15_IRQ_UART0			(H15_IRQ_GIC_START +  0)
#define H15_IRQ_UART1			(H15_IRQ_GIC_START +  1)
#define H15_IRQ_UART2			(H15_IRQ_GIC_START +  2)
#define H15_IRQ_SPI0			(H15_IRQ_GIC_START +  3)
#define H15_IRQ_SPI1			(H15_IRQ_GIC_START +  4)
#define H15_IRQ_SCI				(H15_IRQ_GIC_START +  5)
#define H15_IRQ_TIMER			(H15_IRQ_GIC_START +  6)
#define H15_IRQ_WDOG0			(H15_IRQ_GIC_START +  7)
#define H15_IRQ_GPIO0_2			(H15_IRQ_GIC_START +  8)
#define H15_IRQ_GPIO3_5			(H15_IRQ_GIC_START +  9)
#define H15_IRQ_GPIO6_8			(H15_IRQ_GIC_START + 10)
#define H15_IRQ_GPIO9_11		(H15_IRQ_GIC_START + 11)
#define H15_IRQ_GPIO12_14		(H15_IRQ_GIC_START + 12)
#define H15_IRQ_GPIO15_17		(H15_IRQ_GIC_START + 13)
#define H15_IRQ_I2C0			(H15_IRQ_GIC_START + 14)
#define H15_IRQ_I2C1			(H15_IRQ_GIC_START + 15)
#define H15_IRQ_I2C2			(H15_IRQ_GIC_START + 16)
#define H15_IRQ_I2C3			(H15_IRQ_GIC_START + 17)
#define H15_IRQ_I2C4			(H15_IRQ_GIC_START + 18)
#define H15_IRQ_I2C5			(H15_IRQ_GIC_START + 19)
#define H15_IRQ_I2C6			(H15_IRQ_GIC_START + 20)
#define H15_IRQ_I2C7			(H15_IRQ_GIC_START + 21)
#define H15_IRQ_I2C8			(H15_IRQ_GIC_START + 22)
#define H15_IRQ_I2C9			(H15_IRQ_GIC_START + 23)
#define H15_IRQ_DMAC0			(H15_IRQ_GIC_START + 24)
#define H15_IRQ_DVBCI			(H15_IRQ_GIC_START + 25)
/* reserved 26 */
#define H15_IRQ_64TIMER			(H15_IRQ_GIC_START + 27)
#define H15_IRQ_SC				(H15_IRQ_GIC_START + 28)
#define H15_IRQ_APB_TOUT_GPU	(H15_IRQ_GIC_START + 29)
#define H15_IRQ_IRBLASTER		(H15_IRQ_GIC_START + 30)
#define H15_IRQ_GEM				(H15_IRQ_GIC_START + 31)
#define H15_IRQ_TZ_UART			(H15_IRQ_GIC_START + 32)
#define H15_IRQ_TZ_TIMER		(H15_IRQ_GIC_START + 33)
#define H15_IRQ_SDHC			(H15_IRQ_GIC_START + 34)
#define H15_IRQ_APB_TOUT_LEFT	(H15_IRQ_GIC_START + 35)
#define H15_IRQ_APB_TOUT_RIGHT	(H15_IRQ_GIC_START + 36)
/* reserved 37~38 */
#define H15_IRQ_TE0				(H15_IRQ_GIC_START + 39)
#define H15_IRQ_TE1				(H15_IRQ_GIC_START + 40)
#define H15_IRQ_TE2				(H15_IRQ_GIC_START + 41)
#define H15_IRQ_TE3				(H15_IRQ_GIC_START + 42)
/* reserved 43 */
#define H15_IRQ_VDEC0_0			(H15_IRQ_GIC_START + 44)
#define H15_IRQ_VDEC0_1			(H15_IRQ_GIC_START + 45)
#define H15_IRQ_VDEC1_HEVC		(H15_IRQ_GIC_START + 46)
#define H15_IRQ_VDEC1_G1		(H15_IRQ_GIC_START + 47)
#define H15_IRQ_VDEC2_HEVC		(H15_IRQ_GIC_START + 48)
#define H15_IRQ_VDEC2_G1		(H15_IRQ_GIC_START + 49)
#define H15_IRQ_VENC0			(H15_IRQ_GIC_START + 50)
#define H15_IRQ_VENC1			(H15_IRQ_GIC_START + 51)
#define H15_IRQ_ICOD0			(H15_IRQ_GIC_START + 52)
#define H15_IRQ_ICOD1			(H15_IRQ_GIC_START + 53)
#define H15_IRQ_GFX				(H15_IRQ_GIC_START + 54)
#define H15_IRQ_AUD0			(H15_IRQ_GIC_START + 55)
#define H15_IRQ_AUD1			(H15_IRQ_GIC_START + 56)
#define H15_IRQ_AAD				(H15_IRQ_GIC_START + 57)
#define H15_IRQ_IDS0_BCPU		(H15_IRQ_GIC_START + 58)
#define H15_IRQ_IDS1_BCPU		(H15_IRQ_GIC_START + 59)
#define H15_IRQ_CVD_BCPU		(H15_IRQ_GIC_START + 60)
#define H15_IRQ_OSD_BCPU		(H15_IRQ_GIC_START + 61)
#define H15_IRQ_HDMI_LINK		(H15_IRQ_GIC_START + 62)
#define H15_IRQ_LBUS			(H15_IRQ_GIC_START + 63)
#define H15_IRQ_GBUS			(H15_IRQ_GIC_START + 64)
#define H15_IRQ_EBUS			(H15_IRQ_GIC_START + 65)
#define H15_IRQ_SLT0			(H15_IRQ_GIC_START + 66)
#define H15_IRQ_SLT1			(H15_IRQ_GIC_START + 67)
#define H15_IRQ_VIP				(H15_IRQ_GIC_START + 68)
#define H15_IRQ_GPU 			(H15_IRQ_GIC_START + 69)
#define H15_IRQ_GPU_JOB			(H15_IRQ_GIC_START + 70)
#define H15_IRQ_GPU_MMU			(H15_IRQ_GIC_START + 71)
#define H15_IRQ_SSUSB0_HC0		(H15_IRQ_GIC_START + 72)
#define H15_IRQ_SSUSB0_HC1		(H15_IRQ_GIC_START + 73)
#define H15_IRQ_HSUSB0_OHCI		(H15_IRQ_GIC_START + 74)
#define H15_IRQ_HSUSB0_EHCI		(H15_IRQ_GIC_START + 75)
#define H15_IRQ_HSUSB1_OHCI		(H15_IRQ_GIC_START + 76)
#define H15_IRQ_HSUSB1_EHCI		(H15_IRQ_GIC_START + 77)
#define H15_IRQ_HSUSB2_OHCI		(H15_IRQ_GIC_START + 78)
#define H15_IRQ_HSUSB2_EHCI		(H15_IRQ_GIC_START + 79)
#define H15_IRQ_HDMI2_RX_1_0	(H15_IRQ_GIC_START + 80)
#define H15_IRQ_HDMI2_RX_1_1	(H15_IRQ_GIC_START + 81)
#define H15_IRQ_HDMI2_RX_2_0	(H15_IRQ_GIC_START + 82)
#define H15_IRQ_HDMI2_RX_2_1	(H15_IRQ_GIC_START + 83)
#define H15_IRQ_HDMI2_TX_0  	(H15_IRQ_GIC_START + 84)
#define H15_IRQ_HDMI2_TX_1  	(H15_IRQ_GIC_START + 85)
#define H15_IRQ_HDMI2_TX_2  	(H15_IRQ_GIC_START + 86)
#define H15_IRQ_EMMC			(H15_IRQ_GIC_START + 87)
#define H15_IRQ_CCI400_QOS		(H15_IRQ_GIC_START + 88)
#define H15_IRQ_CCI400_TIMER	(H15_IRQ_GIC_START + 89)
#define H15_IRQ_LBUS_TIMER		(H15_IRQ_GIC_START + 90)
#define H15_IRQ_GBUS_TIMER		(H15_IRQ_GIC_START + 91)
#define H15_IRQ_EBUS_TIMER		(H15_IRQ_GIC_START + 92)
#define H15_IRQ_GFX_MMU401_QOS		(H15_IRQ_GIC_START + 93)
#define H15_IRQ_CCO_MMU401_QOS		(H15_IRQ_GIC_START + 94)
#define H15_IRQ_GPU_MMU401_QOS		(H15_IRQ_GIC_START + 95)
#define H15_IRQ_SMMU_PERI		(H15_IRQ_GIC_START + 96)
#define H15_IRQ_SMMU_GPU0		(H15_IRQ_GIC_START + 97)
#define H15_IRQ_SMMU_GFX0		(H15_IRQ_GIC_START + 98)
#define H15_IRQ_SMMU_GFX1		(H15_IRQ_GIC_START + 99)
#define H15_IRQ_SMMU_VENC		(H15_IRQ_GIC_START + 100)
#define H15_IRQ_SMMU_AUD		(H15_IRQ_GIC_START + 101)
#define H15_IRQ_SMMU_VDEC0_A	(H15_IRQ_GIC_START + 102)
#define H15_IRQ_SMMU_VDEC0_B	(H15_IRQ_GIC_START + 103)
#define H15_IRQ_SMMU_OSD0		(H15_IRQ_GIC_START + 104)
#define H15_IRQ_SMMU_OSD1		(H15_IRQ_GIC_START + 105)
/* reserved 106 ~ 111 */
#define H15_IRQ_CCI400_ERROR	(H15_IRQ_GIC_START + 112)
/* reserved 113 */
#define H15_IRQ_TZASC1			(H15_IRQ_GIC_START + 114)
#define H15_IRQ_TZASC2			(H15_IRQ_GIC_START + 115)
#define H15_IRQ_TZASC3			(H15_IRQ_GIC_START + 116)
#define H15_IRQ_TZASC4			(H15_IRQ_GIC_START + 117)
#define H15_IRQ_TZASC5			(H15_IRQ_GIC_START + 118)
#define H15_IRQ_TZASC6			(H15_IRQ_GIC_START + 119)
#define H15_IRQ_TZASC7			(H15_IRQ_GIC_START + 120)
#define H15_IRQ_TZASC8			(H15_IRQ_GIC_START + 121)
#define H15_IRQ_TZASC9			(H15_IRQ_GIC_START + 122)
#define H15_IRQ_TZASC10			(H15_IRQ_GIC_START + 123)
#define H15_IRQ_TZASC11			(H15_IRQ_GIC_START + 124)
#define H15_IRQ_TZASC12			(H15_IRQ_GIC_START + 125)
#define H15_IRQ_TZASC_PMS		(H15_IRQ_GIC_START + 126)
/* reserved 127 */
#define H15_IRQ_AFE3CH			(H15_IRQ_GIC_START + 128)
#define H15_IRQ_GBB				(H15_IRQ_GIC_START + 129)
#define H15_IRQ_H15A_GPIO		(H15_IRQ_GIC_START + 130)
#define H15_IRQ_H15A    		(H15_IRQ_GIC_START + 131)
#define H15_IRQ_EXT0    		(H15_IRQ_GIC_START + 132)
#define H15_IRQ_EXT1    		(H15_IRQ_GIC_START + 133)
#define H15_IRQ_EXT2    		(H15_IRQ_GIC_START + 134)
#define H15_IRQ_EXT3    		(H15_IRQ_GIC_START + 135)
#define H15_IRQ_DBGRSTREQ0		(H15_IRQ_GIC_START + 136)
#define H15_IRQ_DBGRSTREQ1		(H15_IRQ_GIC_START + 137)
#define H15_IRQ_DBGRSTREQ2		(H15_IRQ_GIC_START + 138)
#define H15_IRQ_DBGRSTREQ3		(H15_IRQ_GIC_START + 139)
#define H15_IRQ_WARMRSTREQ0		(H15_IRQ_GIC_START + 140)
#define H15_IRQ_WARMRSTREQ1		(H15_IRQ_GIC_START + 141)
#define H15_IRQ_WARMRSTREQ2		(H15_IRQ_GIC_START + 142)
#define H15_IRQ_WARMRSTREQ3		(H15_IRQ_GIC_START + 143)
#define H15_IRQ_CDBGRST 		(H15_IRQ_GIC_START + 144)
#define H15_IRQ_COMMIRQ0 		(H15_IRQ_GIC_START + 145)
#define H15_IRQ_COMMIRQ1 		(H15_IRQ_GIC_START + 146)
#define H15_IRQ_COMMIRQ2 		(H15_IRQ_GIC_START + 147)
#define H15_IRQ_COMMIRQ3 		(H15_IRQ_GIC_START + 148)
#define H15_IRQ_PMUIRQ0			(H15_IRQ_GIC_START + 149)
#define H15_IRQ_PMUIRQ1			(H15_IRQ_GIC_START + 150)
#define H15_IRQ_PMUIRQ2			(H15_IRQ_GIC_START + 151)
#define H15_IRQ_PMUIRQ3			(H15_IRQ_GIC_START + 152)
#define H15_IRQ_CTIIRQ0			(H15_IRQ_GIC_START + 153)
#define H15_IRQ_CTIIRQ1			(H15_IRQ_GIC_START + 154)
#define H15_IRQ_CTIIRQ2			(H15_IRQ_GIC_START + 155)
#define H15_IRQ_CTIIRQ3			(H15_IRQ_GIC_START + 156)
#define H15_IRQ_NINTERRIRQ		(H15_IRQ_GIC_START + 157)
#define H15_IRQ_NEXTERRIRQ		(H15_IRQ_GIC_START + 158)

#define MAX_GIC_NR			1

#endif /* __ASM_ARCH_IRQS_H15_H__ */

