// Seed: 1207550394
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output logic [7:0] id_1;
  reg id_3;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
  logic [-1 'h0 : 1 'b0] id_4, id_5, id_6, id_7, id_8;
  assign id_1[-1] = id_8;
  always id_3 <= id_7;
  supply0 id_9 = (-1 ==? 1);
endmodule
