Analysis & Synthesis report for CPU
Fri May 05 16:50:35 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Fri May 05 16:50:35 2023           ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; CPU                                         ;
; Top-level Entity Name              ; DataPath                                    ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
; UFM blocks                         ; N/A until Partition Merge                   ;
; ADC blocks                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M40SAE144C8G     ;                    ;
; Top-level entity name                                            ; DataPath           ; CPU                ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Fri May 05 16:50:28 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file cpu_tb.vhd
    Info (12022): Found design unit 1: CPU_tb-bhv File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/CPU_tb.vhd Line: 7
    Info (12023): Found entity 1: CPU_tb File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/CPU_tb.vhd Line: 4
Info (12021): Found 65 design units, including 32 entities, in source file components.vhdl
    Info (12022): Found design unit 1: Components File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl Line: 9
    Info (12022): Found design unit 2: reverse_decoder_3to8-dec File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl Line: 418
    Info (12022): Found design unit 3: custom_encoder-enc File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl Line: 439
    Info (12022): Found design unit 4: subtractor-sub File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl Line: 470
    Info (12022): Found design unit 5: T_reg-bhv File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl Line: 505
    Info (12022): Found design unit 6: extender_nine-major_extending File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl Line: 530
    Info (12022): Found design unit 7: Lshifter6-multiply_by_two File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl Line: 555
    Info (12022): Found design unit 8: Lshifter9-multiply_by_two File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl Line: 579
    Info (12022): Found design unit 9: bbD1-blackboxed File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl Line: 605
    Info (12022): Found design unit 10: bbD2-blackboxed2 File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl Line: 647
    Info (12022): Found design unit 11: bb_cwr_zwr-blackboxed3 File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl Line: 688
    Info (12022): Found design unit 12: bb_branching-blackboxed4 File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl Line: 748
    Info (12022): Found design unit 13: pc_mux-blackboxed5 File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl Line: 784
    Info (12022): Found design unit 14: ALU_unit_cell-unit File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl Line: 819
    Info (12022): Found design unit 15: ALU-addnand File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl Line: 854
    Info (12022): Found design unit 16: ADDER_unit_cell-unit File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl Line: 890
    Info (12022): Found design unit 17: ADDER-add File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl Line: 931
    Info (12022): Found design unit 18: alpha-update File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl Line: 973
    Info (12022): Found design unit 19: CZreg-bhv File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl Line: 1003
    Info (12022): Found design unit 20: mux_2_1-Structer File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl Line: 1042
    Info (12022): Found design unit 21: mux_4_1-Structer4 File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl Line: 1073
    Info (12022): Found design unit 22: mux51-Structer5 File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl Line: 1106
    Info (12022): Found design unit 23: Memory_Code-memorykakaam File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl Line: 1141
    Info (12022): Found design unit 24: Memory_Data-memorykakaam File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl Line: 1170
    Info (12022): Found design unit 25: IF2IDreg-bhv1 File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl Line: 1206
    Info (12022): Found design unit 26: branch_predictor-predict File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl Line: 1258
    Info (12022): Found design unit 27: controller-dictator File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl Line: 1371
    Info (12022): Found design unit 28: prog_reg-pr File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl Line: 1471
    Info (12022): Found design unit 29: signed_extender-ext File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl Line: 1566
    Info (12022): Found design unit 30: EX2MAreg-bhv4 File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl Line: 1616
    Info (12022): Found design unit 31: ID2ORreg-bhv2 File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl Line: 1715
    Info (12022): Found design unit 32: MA2WBreg-bhv5 File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl Line: 1820
    Info (12022): Found design unit 33: OR2EXreg-bhv3 File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl Line: 1913
    Info (12023): Found entity 1: reverse_decoder_3to8 File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl Line: 413
    Info (12023): Found entity 2: custom_encoder File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl Line: 433
    Info (12023): Found entity 3: subtractor File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl Line: 464
    Info (12023): Found entity 4: T_reg File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl Line: 499
    Info (12023): Found entity 5: extender_nine File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl Line: 525
    Info (12023): Found entity 6: Lshifter6 File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl Line: 550
    Info (12023): Found entity 7: Lshifter9 File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl Line: 574
    Info (12023): Found entity 8: bbD1 File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl Line: 597
    Info (12023): Found entity 9: bbD2 File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl Line: 639
    Info (12023): Found entity 10: bb_cwr_zwr File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl Line: 681
    Info (12023): Found entity 11: bb_branching File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl Line: 742
    Info (12023): Found entity 12: pc_mux File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl Line: 775
    Info (12023): Found entity 13: ALU_unit_cell File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl Line: 812
    Info (12023): Found entity 14: ALU File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl Line: 845
    Info (12023): Found entity 15: ADDER_unit_cell File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl Line: 884
    Info (12023): Found entity 16: ADDER File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl Line: 922
    Info (12023): Found entity 17: alpha File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl Line: 967
    Info (12023): Found entity 18: CZreg File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl Line: 997
    Info (12023): Found entity 19: mux_2_1 File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl Line: 1036
    Info (12023): Found entity 20: mux_4_1 File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl Line: 1067
    Info (12023): Found entity 21: mux51 File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl Line: 1100
    Info (12023): Found entity 22: Memory_Code File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl Line: 1133
    Info (12023): Found entity 23: Memory_Data File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl Line: 1162
    Info (12023): Found entity 24: IF2IDreg File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl Line: 1199
    Info (12023): Found entity 25: branch_predictor File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl Line: 1245
    Info (12023): Found entity 26: controller File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl Line: 1352
    Info (12023): Found entity 27: prog_reg File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl Line: 1459
    Info (12023): Found entity 28: signed_extender File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl Line: 1561
    Info (12023): Found entity 29: EX2MAreg File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl Line: 1585
    Info (12023): Found entity 30: ID2ORreg File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl Line: 1670
    Info (12023): Found entity 31: MA2WBreg File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl Line: 1793
    Info (12023): Found entity 32: OR2EXreg File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Components.vhdl Line: 1872
Info (12021): Found 17 design units, including 8 entities, in source file gates.vhdl
    Info (12022): Found design unit 1: Gates File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Gates.vhdl Line: 7
    Info (12022): Found design unit 2: INVERTER-Equations File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Gates.vhdl Line: 50
    Info (12022): Found design unit 3: AND_2-Equations File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Gates.vhdl Line: 62
    Info (12022): Found design unit 4: NAND_2-Equations File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Gates.vhdl Line: 73
    Info (12022): Found design unit 5: OR_2-Equations File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Gates.vhdl Line: 84
    Info (12022): Found design unit 6: NOR_2-Equations File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Gates.vhdl Line: 95
    Info (12022): Found design unit 7: XOR_2-Equations File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Gates.vhdl Line: 107
    Info (12022): Found design unit 8: XNOR_2-Equations File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Gates.vhdl Line: 118
    Info (12022): Found design unit 9: HALF_ADDER-Equations File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Gates.vhdl Line: 129
    Info (12023): Found entity 1: INVERTER File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Gates.vhdl Line: 46
    Info (12023): Found entity 2: AND_2 File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Gates.vhdl Line: 58
    Info (12023): Found entity 3: NAND_2 File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Gates.vhdl Line: 69
    Info (12023): Found entity 4: OR_2 File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Gates.vhdl Line: 80
    Info (12023): Found entity 5: NOR_2 File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Gates.vhdl Line: 91
    Info (12023): Found entity 6: XOR_2 File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Gates.vhdl Line: 103
    Info (12023): Found entity 7: XNOR_2 File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Gates.vhdl Line: 114
    Info (12023): Found entity 8: HALF_ADDER File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/Gates.vhdl Line: 125
Info (12021): Found 2 design units, including 1 entities, in source file datapath.vhd
    Info (12022): Found design unit 1: DataPath-trivial File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/DataPath.vhd Line: 13
    Info (12023): Found entity 1: DataPath File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/DataPath.vhd Line: 9
Error (10476): VHDL error at DataPath.vhd(149): type of identifier "PC_MUX" does not agree with its usage as "component" type File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/DataPath.vhd Line: 149
Error (10467): VHDL Component Configuration or Component Instantiation Statement error at DataPath.vhd(149): component "PC_MUX" is used but not declared File: E:/Acads/EE309_uP/Project_git/IITB-RISC/CPU/DataPath.vhd Line: 149
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning
    Error: Peak virtual memory: 4779 megabytes
    Error: Processing ended: Fri May 05 16:50:35 2023
    Error: Elapsed time: 00:00:07
    Error: Total CPU time (on all processors): 00:00:07


