{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1581788712674 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581788712681 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 15 11:45:12 2020 " "Processing started: Sat Feb 15 11:45:12 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581788712681 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581788712681 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Multiplier -c Multiplier " "Command: quartus_map --read_settings_files=on --write_settings_files=off Multiplier -c Multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581788712682 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1581788713362 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1581788713363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_9_adder.sv 3 3 " "Found 3 design units, including 3 entities, in source file bit_9_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bit_9 " "Found entity 1: bit_9" {  } { { "bit_9_adder.sv" "" { Text "C:/Users/megge/Documents/GitHub/Multiplier/bit_9_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581788729961 ""} { "Info" "ISGN_ENTITY_NAME" "2 full_adder " "Found entity 2: full_adder" {  } { { "bit_9_adder.sv" "" { Text "C:/Users/megge/Documents/GitHub/Multiplier/bit_9_adder.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581788729961 ""} { "Info" "ISGN_ENTITY_NAME" "3 ripple_adder " "Found entity 3: ripple_adder" {  } { { "bit_9_adder.sv" "" { Text "C:/Users/megge/Documents/GitHub/Multiplier/bit_9_adder.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581788729961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581788729961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.sv" "" { Text "C:/Users/megge/Documents/GitHub/Multiplier/Processor.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581788729965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581788729965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 1 1 " "Found 1 design units, including 1 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "Control.sv" "" { Text "C:/Users/megge/Documents/GitHub/Multiplier/Control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581788729970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581788729970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synchronizers.sv 1 1 " "Found 1 design units, including 1 entities, in source file synchronizers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "Synchronizers.sv" "" { Text "C:/Users/megge/Documents/GitHub/Multiplier/Synchronizers.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581788729975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581788729975 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/megge/Documents/GitHub/Multiplier/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1581788729979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/megge/Documents/GitHub/Multiplier/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581788729980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581788729980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_8 " "Found entity 1: reg_8" {  } { { "reg_8.sv" "" { Text "C:/Users/megge/Documents/GitHub/Multiplier/reg_8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581788729984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581788729984 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_in bit_9_adder.sv(55) " "Verilog HDL Implicit Net warning at bit_9_adder.sv(55): created implicit net for \"c_in\"" {  } { { "bit_9_adder.sv" "" { Text "C:/Users/megge/Documents/GitHub/Multiplier/bit_9_adder.sv" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581788729985 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c1 bit_9_adder.sv(55) " "Verilog HDL Implicit Net warning at bit_9_adder.sv(55): created implicit net for \"c1\"" {  } { { "bit_9_adder.sv" "" { Text "C:/Users/megge/Documents/GitHub/Multiplier/bit_9_adder.sv" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581788729985 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c2 bit_9_adder.sv(56) " "Verilog HDL Implicit Net warning at bit_9_adder.sv(56): created implicit net for \"c2\"" {  } { { "bit_9_adder.sv" "" { Text "C:/Users/megge/Documents/GitHub/Multiplier/bit_9_adder.sv" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581788729985 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c3 bit_9_adder.sv(57) " "Verilog HDL Implicit Net warning at bit_9_adder.sv(57): created implicit net for \"c3\"" {  } { { "bit_9_adder.sv" "" { Text "C:/Users/megge/Documents/GitHub/Multiplier/bit_9_adder.sv" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581788729985 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c4 bit_9_adder.sv(58) " "Verilog HDL Implicit Net warning at bit_9_adder.sv(58): created implicit net for \"c4\"" {  } { { "bit_9_adder.sv" "" { Text "C:/Users/megge/Documents/GitHub/Multiplier/bit_9_adder.sv" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581788729985 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c5 bit_9_adder.sv(59) " "Verilog HDL Implicit Net warning at bit_9_adder.sv(59): created implicit net for \"c5\"" {  } { { "bit_9_adder.sv" "" { Text "C:/Users/megge/Documents/GitHub/Multiplier/bit_9_adder.sv" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581788729985 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c6 bit_9_adder.sv(60) " "Verilog HDL Implicit Net warning at bit_9_adder.sv(60): created implicit net for \"c6\"" {  } { { "bit_9_adder.sv" "" { Text "C:/Users/megge/Documents/GitHub/Multiplier/bit_9_adder.sv" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581788729985 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c7 bit_9_adder.sv(61) " "Verilog HDL Implicit Net warning at bit_9_adder.sv(61): created implicit net for \"c7\"" {  } { { "bit_9_adder.sv" "" { Text "C:/Users/megge/Documents/GitHub/Multiplier/bit_9_adder.sv" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581788729985 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c8 bit_9_adder.sv(62) " "Verilog HDL Implicit Net warning at bit_9_adder.sv(62): created implicit net for \"c8\"" {  } { { "bit_9_adder.sv" "" { Text "C:/Users/megge/Documents/GitHub/Multiplier/bit_9_adder.sv" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581788729986 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CO bit_9_adder.sv(63) " "Verilog HDL Implicit Net warning at bit_9_adder.sv(63): created implicit net for \"CO\"" {  } { { "bit_9_adder.sv" "" { Text "C:/Users/megge/Documents/GitHub/Multiplier/bit_9_adder.sv" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581788729986 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_s Processor.sv(22) " "Verilog HDL Implicit Net warning at Processor.sv(22): created implicit net for \"reset_s\"" {  } { { "Processor.sv" "" { Text "C:/Users/megge/Documents/GitHub/Multiplier/Processor.sv" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581788729986 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processor " "Elaborating entity \"Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1581788730035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8 reg_8:reg_a " "Elaborating entity \"reg_8\" for hierarchy \"reg_8:reg_a\"" {  } { { "Processor.sv" "reg_a" { Text "C:/Users/megge/Documents/GitHub/Multiplier/Processor.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581788730039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_9 bit_9:my_favorite_adder " "Elaborating entity \"bit_9\" for hierarchy \"bit_9:my_favorite_adder\"" {  } { { "Processor.sv" "my_favorite_adder" { Text "C:/Users/megge/Documents/GitHub/Multiplier/Processor.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581788730042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_adder bit_9:my_favorite_adder\|ripple_adder:negativeadder " "Elaborating entity \"ripple_adder\" for hierarchy \"bit_9:my_favorite_adder\|ripple_adder:negativeadder\"" {  } { { "bit_9_adder.sv" "negativeadder" { Text "C:/Users/megge/Documents/GitHub/Multiplier/bit_9_adder.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581788730047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder bit_9:my_favorite_adder\|ripple_adder:negativeadder\|full_adder:FA0 " "Elaborating entity \"full_adder\" for hierarchy \"bit_9:my_favorite_adder\|ripple_adder:negativeadder\|full_adder:FA0\"" {  } { { "bit_9_adder.sv" "FA0" { Text "C:/Users/megge/Documents/GitHub/Multiplier/bit_9_adder.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581788730050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:control_unit " "Elaborating entity \"control\" for hierarchy \"control:control_unit\"" {  } { { "Processor.sv" "control_unit" { Text "C:/Users/megge/Documents/GitHub/Multiplier/Processor.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581788730074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:HexAL " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:HexAL\"" {  } { { "Processor.sv" "HexAL" { Text "C:/Users/megge/Documents/GitHub/Multiplier/Processor.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581788730113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync sync:buttons_sync\[0\] " "Elaborating entity \"sync\" for hierarchy \"sync:buttons_sync\[0\]\"" {  } { { "Processor.sv" "buttons_sync\[0\]" { Text "C:/Users/megge/Documents/GitHub/Multiplier/Processor.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581788730121 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1581788731154 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1581788731701 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/megge/Documents/GitHub/Multiplier/output_files/Multiplier.map.smsg " "Generated suppressed messages file C:/Users/megge/Documents/GitHub/Multiplier/output_files/Multiplier.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581788731750 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1581788731942 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581788731942 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "165 " "Implemented 165 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1581788732061 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1581788732061 ""} { "Info" "ICUT_CUT_TM_LCELLS" "124 " "Implemented 124 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1581788732061 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1581788732061 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581788732113 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 15 11:45:32 2020 " "Processing ended: Sat Feb 15 11:45:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581788732113 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581788732113 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581788732113 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1581788732113 ""}
