// Seed: 1408260727
module module_0 (
    output uwire id_0,
    input supply0 id_1,
    input wand id_2,
    input supply0 id_3,
    input uwire id_4,
    output wor id_5,
    input uwire id_6
);
  generate
    wire id_8;
    reg  id_9;
  endgenerate
  assign module_1.id_7 = 0;
  initial if (1'b0) id_9 <= 1;
endmodule
module module_1 (
    input uwire id_0,
    output uwire id_1,
    output supply0 id_2,
    output wire id_3,
    input wand id_4,
    output tri0 id_5,
    input wor id_6,
    input wand id_7,
    output wire id_8,
    input tri0 id_9,
    output wand id_10,
    input wand id_11,
    input tri0 id_12,
    input tri0 id_13,
    output supply1 id_14,
    output tri0 id_15,
    input tri0 id_16,
    input tri1 id_17
);
  assign id_10 = 1'b0;
  module_0 modCall_1 (
      id_15,
      id_16,
      id_17,
      id_4,
      id_13,
      id_3,
      id_4
  );
  uwire id_19 = id_17;
  wire  id_20;
endmodule
