# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
# Date created = 17:42:55  May 13, 2021
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		sc_computer_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone V"
set_global_assignment -name DEVICE 5CSEMA5F31C6
set_global_assignment -name TOP_LEVEL_ENTITY sc_computer
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 13.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "17:42:55  MAY 13, 2021"
set_global_assignment -name LAST_QUARTUS_VERSION 13.1
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name MIF_FILE source/sc_instmem.mif
set_global_assignment -name BSF_FILE source/lpm_rom_irom.bsf
set_global_assignment -name BSF_FILE source/lpm_ram_dq_dram.bsf
set_global_assignment -name VECTOR_WAVEFORM_FILE source/sc_computer_test_wave_01.vwf
set_global_assignment -name VERILOG_FILE source/sc_instmen.v
set_global_assignment -name VERILOG_FILE source/sc_datamem.v
set_global_assignment -name VERILOG_FILE source/sc_cu.v
set_global_assignment -name VERILOG_FILE source/sc_cpu.v
set_global_assignment -name VERILOG_FILE source/sc_computer.v
set_global_assignment -name VERILOG_FILE source/regfile.v
set_global_assignment -name VERILOG_FILE source/mux4x32.v
set_global_assignment -name VERILOG_FILE source/mux2x32.v
set_global_assignment -name VERILOG_FILE source/mux2x5.v
set_global_assignment -name VERILOG_FILE source/lpm_rom_irom.v
set_global_assignment -name VERILOG_FILE source/lpm_ram_dq_dram.v
set_global_assignment -name VERILOG_FILE source/dffe32.v
set_global_assignment -name VERILOG_FILE source/dff32.v
set_global_assignment -name VERILOG_FILE source/alu.v
set_global_assignment -name VERILOG_FILE source/io_menm.v
set_global_assignment -name VERILOG_FILE source/sevenseg.v
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name SDC_FILE source/sc_computer.sdc
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_location_assignment PIN_AF14 -to clock
set_global_assignment -name VERILOG_FILE source/twodigits.v
set_location_assignment PIN_AB12 -to io_in_sw[0]
set_location_assignment PIN_AC12 -to io_in_sw[1]
set_location_assignment PIN_AF9 -to io_in_sw[2]
set_location_assignment PIN_AF10 -to io_in_sw[3]
set_location_assignment PIN_AD11 -to io_in_sw[4]
set_location_assignment PIN_AD12 -to io_in_sw[5]
set_location_assignment PIN_AE11 -to io_in_sw[6]
set_location_assignment PIN_AC9 -to io_in_sw[7]
set_location_assignment PIN_AD10 -to io_in_sw[8]
set_location_assignment PIN_AE12 -to io_in_sw[9]
set_location_assignment PIN_AE26 -to io_out_hex[0]
set_location_assignment PIN_AE27 -to io_out_hex[1]
set_location_assignment PIN_AE28 -to io_out_hex[2]
set_location_assignment PIN_AG27 -to io_out_hex[3]
set_location_assignment PIN_AF28 -to io_out_hex[4]
set_location_assignment PIN_AG28 -to io_out_hex[5]
set_location_assignment PIN_AH28 -to io_out_hex[6]
set_location_assignment PIN_AJ29 -to io_out_hex[7]
set_location_assignment PIN_AH29 -to io_out_hex[8]
set_location_assignment PIN_AH30 -to io_out_hex[9]
set_location_assignment PIN_AG30 -to io_out_hex[10]
set_location_assignment PIN_AF29 -to io_out_hex[11]
set_location_assignment PIN_AF30 -to io_out_hex[12]
set_location_assignment PIN_AD27 -to io_out_hex[13]
set_location_assignment PIN_AB23 -to io_out_hex[14]
set_location_assignment PIN_AE29 -to io_out_hex[15]
set_location_assignment PIN_AD29 -to io_out_hex[16]
set_location_assignment PIN_AC28 -to io_out_hex[17]
set_location_assignment PIN_AD30 -to io_out_hex[18]
set_location_assignment PIN_AC29 -to io_out_hex[19]
set_location_assignment PIN_AC30 -to io_out_hex[20]
set_location_assignment PIN_AD26 -to io_out_hex[21]
set_location_assignment PIN_AC27 -to io_out_hex[22]
set_location_assignment PIN_AD25 -to io_out_hex[23]
set_location_assignment PIN_AC25 -to io_out_hex[24]
set_location_assignment PIN_AB28 -to io_out_hex[25]
set_location_assignment PIN_AB25 -to io_out_hex[26]
set_location_assignment PIN_AB22 -to io_out_hex[27]
set_location_assignment PIN_AA24 -to io_out_hex[28]
set_location_assignment PIN_Y23 -to io_out_hex[29]
set_location_assignment PIN_Y24 -to io_out_hex[30]
set_location_assignment PIN_W22 -to io_out_hex[31]
set_location_assignment PIN_W24 -to io_out_hex[32]
set_location_assignment PIN_V23 -to io_out_hex[33]
set_location_assignment PIN_W25 -to io_out_hex[34]
set_location_assignment PIN_V25 -to io_out_hex[35]
set_location_assignment PIN_AA28 -to io_out_hex[36]
set_location_assignment PIN_Y27 -to io_out_hex[37]
set_location_assignment PIN_AB27 -to io_out_hex[38]
set_location_assignment PIN_AB26 -to io_out_hex[39]
set_location_assignment PIN_AA26 -to io_out_hex[40]
set_location_assignment PIN_AA25 -to io_out_hex[41]
set_location_assignment PIN_V16 -to io_out_led[0]
set_location_assignment PIN_W16 -to io_out_led[1]
set_location_assignment PIN_V17 -to io_out_led[2]
set_location_assignment PIN_V18 -to io_out_led[3]
set_location_assignment PIN_W17 -to io_out_led[4]
set_location_assignment PIN_W19 -to io_out_led[5]
set_location_assignment PIN_Y19 -to io_out_led[6]
set_location_assignment PIN_W20 -to io_out_led[7]
set_location_assignment PIN_W21 -to io_out_led[8]
set_location_assignment PIN_Y21 -to io_out_led[9]
set_global_assignment -name VERILOG_FILE source/clock_and_mem_clock.v
set_location_assignment PIN_Y16 -to resetn
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top