// Seed: 2635615054
`define pp_4 0
module module_0 (
    output id_0,
    input supply1 id_1,
    output id_2,
    output id_3
);
  assign id_2 = id_1[1] ? 1 : 1;
  logic id_4 = 1;
endmodule
