[
  {
    "type": "sram",
    "name": "sky130_sram_1kbyte_1rw1r_8x1024_8",
    "depth": "1024",
    "width": 8,
    "family": "1rw1r",
    "mask": "true",
    "vt": "svt",
    "mux" : 1,
    "ports": [
      {
        "address port name": "addr0",
        "address port polarity": "active high",
        "clock port name": "clk0",
        "clock port polarity": "positive edge",
        "write enable port name": "web0",
        "write enable port polarity": "active low",
        "output port name": "dout0",
        "output port polarity": "active high",
        "input port name": "din0",
        "input port polarity": "active high",
        "chip enable port name": "csb0",
        "chip enable port polarity": "active low",
        "mask port name": "wmask0",
        "mask port polarity": "active high",
        "mask granularity": 8
      }
    ],
    "extra ports": [
      {
        "name": "clk1",
        "width": 1,
        "type": "constant",
        "value": 0
      },
      {
        "name": "csb1",
        "width": 1,
        "type": "constant",
        "value": 0
      },
      {
        "name": "addr1",
        "width": 10,
        "type": "constant",
        "value": 0
      }
    ]
  },
  {
    "type": "sram",
    "name": "sky130_sram_1kbyte_1rw1r_32x256_8",
    "depth": "256",
    "width": 32,
    "family": "1rw1r",
    "mask": "true",
    "vt": "svt",
    "mux" : 1,
    "ports": [
      {
        "address port name": "addr0",
        "address port polarity": "active high",
        "clock port name": "clk0",
        "clock port polarity": "positive edge",
        "write enable port name": "web0",
        "write enable port polarity": "active low",
        "output port name": "dout0",
        "output port polarity": "active high",
        "input port name": "din0",
        "input port polarity": "active high",
        "chip enable port name": "csb0",
        "chip enable port polarity": "active low",
        "mask port name": "wmask0",
        "mask port polarity": "active high",
        "mask granularity": 8
      }
    ],
    "extra ports": [
      {
        "name": "clk1",
        "width": 1,
        "type": "constant",
        "value": 0
      },
      {
        "name": "csb1",
        "width": 1,
        "type": "constant",
        "value": 0
      },
      {
        "name": "addr1",
        "width": 8,
        "type": "constant",
        "value": 0
      }
    ]
  },
  {
    "type": "sram",
    "name": "sky130_sram_2kbyte_1rw1r_32x512_8",
    "depth": "512",
    "width": 32,
    "family": "1rw1r",
    "mask": "true",
    "vt": "svt",
    "mux" : 1,
    "ports": [
      {
        "address port name": "addr0",
        "address port polarity": "active high",
        "clock port name": "clk0",
        "clock port polarity": "positive edge",
        "write enable port name": "web0",
        "write enable port polarity": "active low",
        "output port name": "dout0",
        "output port polarity": "active high",
        "input port name": "din0",
        "input port polarity": "active high",
        "chip enable port name": "csb0",
        "chip enable port polarity": "active low",
        "mask port name": "wmask0",
        "mask port polarity": "active high",
        "mask granularity": 8
      }
    ],
    "extra ports": [
      {
        "name": "clk1",
        "width": 1,
        "type": "constant",
        "value": 0
      },
      {
        "name": "csb1",
        "width": 1,
        "type": "constant",
        "value": 0
      },
      {
        "name": "addr1",
        "width": 9,
        "type": "constant",
        "value": 0
      }
    ]
  }
]