// Seed: 2934425597
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    output reg id_1,
    input id_2,
    output id_3,
    input id_4
);
  logic id_5;
  reg   id_6;
  always @(posedge id_0 & 1) begin
    id_1 <= id_6;
  end
  logic id_7 = 1;
endmodule
