{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1643063721564 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1643063721566 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 24 23:35:21 2022 " "Processing started: Mon Jan 24 23:35:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1643063721566 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643063721566 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LED_Sequencer_TEI0026 -c LED_Sequencer_TEI0026 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LED_Sequencer_TEI0026 -c LED_Sequencer_TEI0026" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643063721566 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1643063721763 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1643063721763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-rtl " "Found design unit 1: top-rtl" {  } { { "top.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/top.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643063734374 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/top.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643063734374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643063734374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "S4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file S4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 S4-rtl " "Found design unit 1: S4-rtl" {  } { { "S4.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/S4.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643063734374 ""} { "Info" "ISGN_ENTITY_NAME" "1 S4 " "Found entity 1: S4" {  } { { "S4.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/S4.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643063734374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643063734374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "S3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file S3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 S3-rtl " "Found design unit 1: S3-rtl" {  } { { "S3.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/S3.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643063734375 ""} { "Info" "ISGN_ENTITY_NAME" "1 S3 " "Found entity 1: S3" {  } { { "S3.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/S3.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643063734375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643063734375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "S2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file S2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 S2-rtl " "Found design unit 1: S2-rtl" {  } { { "S2.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/S2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643063734376 ""} { "Info" "ISGN_ENTITY_NAME" "1 S2 " "Found entity 1: S2" {  } { { "S2.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/S2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643063734376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643063734376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "S1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file S1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 S1-rtl " "Found design unit 1: S1-rtl" {  } { { "S1.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/S1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643063734376 ""} { "Info" "ISGN_ENTITY_NAME" "1 S1 " "Found entity 1: S1" {  } { { "S1.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/S1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643063734376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643063734376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm_gen-rtl " "Found design unit 1: pwm_gen-rtl" {  } { { "pwm_gen.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/pwm_gen.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643063734377 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm_gen " "Found entity 1: pwm_gen" {  } { { "pwm_gen.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/pwm_gen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643063734377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643063734377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "differentiator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file differentiator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 differentiator-rtl " "Found design unit 1: differentiator-rtl" {  } { { "differentiator.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/differentiator.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643063734378 ""} { "Info" "ISGN_ENTITY_NAME" "1 differentiator " "Found entity 1: differentiator" {  } { { "differentiator.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/differentiator.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643063734378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643063734378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-rtl " "Found design unit 1: control-rtl" {  } { { "control.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/control.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643063734379 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/control.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643063734379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643063734379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_div-behavior " "Found design unit 1: clock_div-behavior" {  } { { "clock_div.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/clock_div.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643063734379 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_div " "Found entity 1: clock_div" {  } { { "clock_div.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/clock_div.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643063734379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643063734379 ""}
{ "Error" "EVRFX_VHDL_NAME_ALREADY_USED" "CLK top.vhd(104) " "VHDL error at top.vhd(104): name \"CLK\" cannot be used because it is already used for a previously declared item" {  } { { "top.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/TEI0026_17/2.0.Led_sequencer/top.vhd" 104 0 0 } }  } 0 10465 "VHDL error at %2!s!: name \"%1!s!\" cannot be used because it is already used for a previously declared item" 0 0 "Analysis & Synthesis" 0 -1 1643063734380 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "927 " "Peak virtual memory: 927 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1643063734468 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jan 24 23:35:34 2022 " "Processing ended: Mon Jan 24 23:35:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1643063734468 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1643063734468 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1643063734468 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1643063734468 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1643063734590 ""}
