LIBRARY ieee ;
USE ieee.std logic 1164.all ;
ENTITY dec4to16 IS
PORT ( w : IN STD LOGIC VECTOR(3 DOWNTO 0) ;
En : IN STD LOGIC ;
y : OUT STD LOGIC VECTOR(0 TO 15) ) ;
END dec4to16 ;
ARCHITECTURE Structure OF dec4to16 IS
COMPONENT dec2to4
PORT ( w : IN STD LOGIC VECTOR(1 DOWNTO 0) ;
En : IN STD LOGIC ;
y : OUT STD LOGIC VECTOR(0 TO 3) ) ;
END COMPONENT ;
SIGNAL m : STD LOGIC VECTOR(0 TO 3) ;
BEGIN
G1: FOR i IN 0 TO 3 GENERATE
Dec ri: dec2to4 PORT MAP ( w(1 DOWNTO 0), m(i), y(4*i TO 4*i+3) );
G2: IF i=3 GENERATE
Dec left: dec2to4 PORT MAP ( w(i DOWNTO i-1), En, m ) ;
END GENERATE ;
END GENERATE ;
END Structure ;