#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x18902e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1890470 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x189c810 .functor NOT 1, L_0x18c7f90, C4<0>, C4<0>, C4<0>;
L_0x18c7cf0 .functor XOR 1, L_0x18c7b90, L_0x18c7c50, C4<0>, C4<0>;
L_0x18c7e80 .functor XOR 1, L_0x18c7cf0, L_0x18c7db0, C4<0>, C4<0>;
v0x18c3a90_0 .net *"_ivl_10", 0 0, L_0x18c7db0;  1 drivers
v0x18c3b90_0 .net *"_ivl_12", 0 0, L_0x18c7e80;  1 drivers
v0x18c3c70_0 .net *"_ivl_2", 0 0, L_0x18c6650;  1 drivers
v0x18c3d30_0 .net *"_ivl_4", 0 0, L_0x18c7b90;  1 drivers
v0x18c3e10_0 .net *"_ivl_6", 0 0, L_0x18c7c50;  1 drivers
v0x18c3f40_0 .net *"_ivl_8", 0 0, L_0x18c7cf0;  1 drivers
v0x18c4020_0 .var "clk", 0 0;
v0x18c40c0_0 .net "f_dut", 0 0, L_0x18c7a30;  1 drivers
v0x18c4160_0 .net "f_ref", 0 0, L_0x18c5130;  1 drivers
v0x18c4200_0 .var/2u "stats1", 159 0;
v0x18c42a0_0 .var/2u "strobe", 0 0;
v0x18c4340_0 .net "tb_match", 0 0, L_0x18c7f90;  1 drivers
v0x18c4400_0 .net "tb_mismatch", 0 0, L_0x189c810;  1 drivers
v0x18c44c0_0 .net "wavedrom_enable", 0 0, v0x18c0cc0_0;  1 drivers
v0x18c4560_0 .net "wavedrom_title", 511 0, v0x18c0d80_0;  1 drivers
v0x18c4630_0 .net "x1", 0 0, v0x18c0e40_0;  1 drivers
v0x18c46d0_0 .net "x2", 0 0, v0x18c0ee0_0;  1 drivers
v0x18c4770_0 .net "x3", 0 0, v0x18c0fd0_0;  1 drivers
L_0x18c6650 .concat [ 1 0 0 0], L_0x18c5130;
L_0x18c7b90 .concat [ 1 0 0 0], L_0x18c5130;
L_0x18c7c50 .concat [ 1 0 0 0], L_0x18c7a30;
L_0x18c7db0 .concat [ 1 0 0 0], L_0x18c5130;
L_0x18c7f90 .cmp/eeq 1, L_0x18c6650, L_0x18c7e80;
S_0x1890600 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x1890470;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x187be70 .functor NOT 1, v0x18c0fd0_0, C4<0>, C4<0>, C4<0>;
L_0x1890d20 .functor AND 1, L_0x187be70, v0x18c0ee0_0, C4<1>, C4<1>;
L_0x189c880 .functor NOT 1, v0x18c0e40_0, C4<0>, C4<0>, C4<0>;
L_0x18c4a10 .functor AND 1, L_0x1890d20, L_0x189c880, C4<1>, C4<1>;
L_0x18c4ae0 .functor NOT 1, v0x18c0fd0_0, C4<0>, C4<0>, C4<0>;
L_0x18c4b50 .functor AND 1, L_0x18c4ae0, v0x18c0ee0_0, C4<1>, C4<1>;
L_0x18c4c00 .functor AND 1, L_0x18c4b50, v0x18c0e40_0, C4<1>, C4<1>;
L_0x18c4cc0 .functor OR 1, L_0x18c4a10, L_0x18c4c00, C4<0>, C4<0>;
L_0x18c4e20 .functor NOT 1, v0x18c0ee0_0, C4<0>, C4<0>, C4<0>;
L_0x18c4e90 .functor AND 1, v0x18c0fd0_0, L_0x18c4e20, C4<1>, C4<1>;
L_0x18c4fb0 .functor AND 1, L_0x18c4e90, v0x18c0e40_0, C4<1>, C4<1>;
L_0x18c5020 .functor OR 1, L_0x18c4cc0, L_0x18c4fb0, C4<0>, C4<0>;
L_0x18c51a0 .functor AND 1, v0x18c0fd0_0, v0x18c0ee0_0, C4<1>, C4<1>;
L_0x18c5210 .functor AND 1, L_0x18c51a0, v0x18c0e40_0, C4<1>, C4<1>;
L_0x18c5130 .functor OR 1, L_0x18c5020, L_0x18c5210, C4<0>, C4<0>;
v0x189ca80_0 .net *"_ivl_0", 0 0, L_0x187be70;  1 drivers
v0x189cb20_0 .net *"_ivl_10", 0 0, L_0x18c4b50;  1 drivers
v0x187bee0_0 .net *"_ivl_12", 0 0, L_0x18c4c00;  1 drivers
v0x18bf620_0 .net *"_ivl_14", 0 0, L_0x18c4cc0;  1 drivers
v0x18bf700_0 .net *"_ivl_16", 0 0, L_0x18c4e20;  1 drivers
v0x18bf830_0 .net *"_ivl_18", 0 0, L_0x18c4e90;  1 drivers
v0x18bf910_0 .net *"_ivl_2", 0 0, L_0x1890d20;  1 drivers
v0x18bf9f0_0 .net *"_ivl_20", 0 0, L_0x18c4fb0;  1 drivers
v0x18bfad0_0 .net *"_ivl_22", 0 0, L_0x18c5020;  1 drivers
v0x18bfc40_0 .net *"_ivl_24", 0 0, L_0x18c51a0;  1 drivers
v0x18bfd20_0 .net *"_ivl_26", 0 0, L_0x18c5210;  1 drivers
v0x18bfe00_0 .net *"_ivl_4", 0 0, L_0x189c880;  1 drivers
v0x18bfee0_0 .net *"_ivl_6", 0 0, L_0x18c4a10;  1 drivers
v0x18bffc0_0 .net *"_ivl_8", 0 0, L_0x18c4ae0;  1 drivers
v0x18c00a0_0 .net "f", 0 0, L_0x18c5130;  alias, 1 drivers
v0x18c0160_0 .net "x1", 0 0, v0x18c0e40_0;  alias, 1 drivers
v0x18c0220_0 .net "x2", 0 0, v0x18c0ee0_0;  alias, 1 drivers
v0x18c02e0_0 .net "x3", 0 0, v0x18c0fd0_0;  alias, 1 drivers
S_0x18c0420 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x1890470;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x18c0c00_0 .net "clk", 0 0, v0x18c4020_0;  1 drivers
v0x18c0cc0_0 .var "wavedrom_enable", 0 0;
v0x18c0d80_0 .var "wavedrom_title", 511 0;
v0x18c0e40_0 .var "x1", 0 0;
v0x18c0ee0_0 .var "x2", 0 0;
v0x18c0fd0_0 .var "x3", 0 0;
E_0x188b180/0 .event negedge, v0x18c0c00_0;
E_0x188b180/1 .event posedge, v0x18c0c00_0;
E_0x188b180 .event/or E_0x188b180/0, E_0x188b180/1;
E_0x188af10 .event negedge, v0x18c0c00_0;
E_0x18759f0 .event posedge, v0x18c0c00_0;
S_0x18c0700 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x18c0420;
 .timescale -12 -12;
v0x18c0900_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x18c0a00 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x18c0420;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x18c10d0 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x1890470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x18c5440 .functor NOT 1, v0x18c0ee0_0, C4<0>, C4<0>, C4<0>;
L_0x18c55c0 .functor NOT 1, v0x18c0e40_0, C4<0>, C4<0>, C4<0>;
L_0x18c5760 .functor AND 1, L_0x18c5440, L_0x18c55c0, C4<1>, C4<1>;
L_0x18c5870 .functor NOT 1, v0x18c0fd0_0, C4<0>, C4<0>, C4<0>;
L_0x18c5a20 .functor AND 1, L_0x18c5760, L_0x18c5870, C4<1>, C4<1>;
L_0x18c5b30 .functor NOT 1, v0x18c0ee0_0, C4<0>, C4<0>, C4<0>;
L_0x18c5be0 .functor NOT 1, v0x18c0e40_0, C4<0>, C4<0>, C4<0>;
L_0x18c5c50 .functor AND 1, L_0x18c5b30, L_0x18c5be0, C4<1>, C4<1>;
L_0x18c5db0 .functor AND 1, L_0x18c5c50, v0x18c0fd0_0, C4<1>, C4<1>;
L_0x18c5e70 .functor OR 1, L_0x18c5a20, L_0x18c5db0, C4<0>, C4<0>;
L_0x18c5fe0 .functor NOT 1, v0x18c0ee0_0, C4<0>, C4<0>, C4<0>;
L_0x18c6050 .functor AND 1, L_0x18c5fe0, v0x18c0e40_0, C4<1>, C4<1>;
L_0x18c6130 .functor NOT 1, v0x18c0fd0_0, C4<0>, C4<0>, C4<0>;
L_0x18c61a0 .functor AND 1, L_0x18c6050, L_0x18c6130, C4<1>, C4<1>;
L_0x18c60c0 .functor OR 1, L_0x18c5e70, L_0x18c61a0, C4<0>, C4<0>;
L_0x18c63d0 .functor NOT 1, v0x18c0ee0_0, C4<0>, C4<0>, C4<0>;
L_0x18c64d0 .functor AND 1, L_0x18c63d0, v0x18c0e40_0, C4<1>, C4<1>;
L_0x18c6590 .functor AND 1, L_0x18c64d0, v0x18c0fd0_0, C4<1>, C4<1>;
L_0x18c66f0 .functor OR 1, L_0x18c60c0, L_0x18c6590, C4<0>, C4<0>;
L_0x18c6800 .functor NOT 1, v0x18c0e40_0, C4<0>, C4<0>, C4<0>;
L_0x18c6920 .functor AND 1, v0x18c0ee0_0, L_0x18c6800, C4<1>, C4<1>;
L_0x18c69e0 .functor NOT 1, v0x18c0fd0_0, C4<0>, C4<0>, C4<0>;
L_0x18c6b10 .functor AND 1, L_0x18c6920, L_0x18c69e0, C4<1>, C4<1>;
L_0x18c6c20 .functor OR 1, L_0x18c66f0, L_0x18c6b10, C4<0>, C4<0>;
L_0x18c6e00 .functor NOT 1, v0x18c0e40_0, C4<0>, C4<0>, C4<0>;
L_0x18c6e70 .functor AND 1, v0x18c0ee0_0, L_0x18c6e00, C4<1>, C4<1>;
L_0x18c7010 .functor AND 1, L_0x18c6e70, v0x18c0fd0_0, C4<1>, C4<1>;
L_0x18c70d0 .functor OR 1, L_0x18c6c20, L_0x18c7010, C4<0>, C4<0>;
L_0x18c72d0 .functor AND 1, v0x18c0ee0_0, v0x18c0e40_0, C4<1>, C4<1>;
L_0x18c7340 .functor NOT 1, v0x18c0fd0_0, C4<0>, C4<0>, C4<0>;
L_0x18c74b0 .functor AND 1, L_0x18c72d0, L_0x18c7340, C4<1>, C4<1>;
L_0x18c75c0 .functor OR 1, L_0x18c70d0, L_0x18c74b0, C4<0>, C4<0>;
L_0x18c77e0 .functor AND 1, v0x18c0ee0_0, v0x18c0e40_0, C4<1>, C4<1>;
L_0x18c7850 .functor AND 1, L_0x18c77e0, v0x18c0fd0_0, C4<1>, C4<1>;
L_0x18c7a30 .functor OR 1, L_0x18c75c0, L_0x18c7850, C4<0>, C4<0>;
v0x18c12e0_0 .net *"_ivl_0", 0 0, L_0x18c5440;  1 drivers
v0x18c13c0_0 .net *"_ivl_10", 0 0, L_0x18c5b30;  1 drivers
v0x18c14a0_0 .net *"_ivl_12", 0 0, L_0x18c5be0;  1 drivers
v0x18c1590_0 .net *"_ivl_14", 0 0, L_0x18c5c50;  1 drivers
v0x18c1670_0 .net *"_ivl_16", 0 0, L_0x18c5db0;  1 drivers
v0x18c17a0_0 .net *"_ivl_18", 0 0, L_0x18c5e70;  1 drivers
v0x18c1880_0 .net *"_ivl_2", 0 0, L_0x18c55c0;  1 drivers
v0x18c1960_0 .net *"_ivl_20", 0 0, L_0x18c5fe0;  1 drivers
v0x18c1a40_0 .net *"_ivl_22", 0 0, L_0x18c6050;  1 drivers
v0x18c1bb0_0 .net *"_ivl_24", 0 0, L_0x18c6130;  1 drivers
v0x18c1c90_0 .net *"_ivl_26", 0 0, L_0x18c61a0;  1 drivers
v0x18c1d70_0 .net *"_ivl_28", 0 0, L_0x18c60c0;  1 drivers
v0x18c1e50_0 .net *"_ivl_30", 0 0, L_0x18c63d0;  1 drivers
v0x18c1f30_0 .net *"_ivl_32", 0 0, L_0x18c64d0;  1 drivers
v0x18c2010_0 .net *"_ivl_34", 0 0, L_0x18c6590;  1 drivers
v0x18c20f0_0 .net *"_ivl_36", 0 0, L_0x18c66f0;  1 drivers
v0x18c21d0_0 .net *"_ivl_38", 0 0, L_0x18c6800;  1 drivers
v0x18c23c0_0 .net *"_ivl_4", 0 0, L_0x18c5760;  1 drivers
v0x18c24a0_0 .net *"_ivl_40", 0 0, L_0x18c6920;  1 drivers
v0x18c2580_0 .net *"_ivl_42", 0 0, L_0x18c69e0;  1 drivers
v0x18c2660_0 .net *"_ivl_44", 0 0, L_0x18c6b10;  1 drivers
v0x18c2740_0 .net *"_ivl_46", 0 0, L_0x18c6c20;  1 drivers
v0x18c2820_0 .net *"_ivl_48", 0 0, L_0x18c6e00;  1 drivers
v0x18c2900_0 .net *"_ivl_50", 0 0, L_0x18c6e70;  1 drivers
v0x18c29e0_0 .net *"_ivl_52", 0 0, L_0x18c7010;  1 drivers
v0x18c2ac0_0 .net *"_ivl_54", 0 0, L_0x18c70d0;  1 drivers
v0x18c2ba0_0 .net *"_ivl_56", 0 0, L_0x18c72d0;  1 drivers
v0x18c2c80_0 .net *"_ivl_58", 0 0, L_0x18c7340;  1 drivers
v0x18c2d60_0 .net *"_ivl_6", 0 0, L_0x18c5870;  1 drivers
v0x18c2e40_0 .net *"_ivl_60", 0 0, L_0x18c74b0;  1 drivers
v0x18c2f20_0 .net *"_ivl_62", 0 0, L_0x18c75c0;  1 drivers
v0x18c3000_0 .net *"_ivl_64", 0 0, L_0x18c77e0;  1 drivers
v0x18c30e0_0 .net *"_ivl_66", 0 0, L_0x18c7850;  1 drivers
v0x18c33d0_0 .net *"_ivl_8", 0 0, L_0x18c5a20;  1 drivers
v0x18c34b0_0 .net "f", 0 0, L_0x18c7a30;  alias, 1 drivers
v0x18c3570_0 .net "x1", 0 0, v0x18c0e40_0;  alias, 1 drivers
v0x18c3610_0 .net "x2", 0 0, v0x18c0ee0_0;  alias, 1 drivers
v0x18c3700_0 .net "x3", 0 0, v0x18c0fd0_0;  alias, 1 drivers
S_0x18c3870 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x1890470;
 .timescale -12 -12;
E_0x188b3d0 .event anyedge, v0x18c42a0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18c42a0_0;
    %nor/r;
    %assign/vec4 v0x18c42a0_0, 0;
    %wait E_0x188b3d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18c0420;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x18c0e40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18c0ee0_0, 0;
    %assign/vec4 v0x18c0fd0_0, 0;
    %wait E_0x188af10;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18759f0;
    %load/vec4 v0x18c0fd0_0;
    %load/vec4 v0x18c0ee0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x18c0e40_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x18c0e40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18c0ee0_0, 0;
    %assign/vec4 v0x18c0fd0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x188af10;
    %fork TD_tb.stim1.wavedrom_stop, S_0x18c0a00;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x188b180;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x18c0e40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18c0ee0_0, 0;
    %assign/vec4 v0x18c0fd0_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1890470;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18c4020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18c42a0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1890470;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x18c4020_0;
    %inv;
    %store/vec4 v0x18c4020_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1890470;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x18c0c00_0, v0x18c4400_0, v0x18c4770_0, v0x18c46d0_0, v0x18c4630_0, v0x18c4160_0, v0x18c40c0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1890470;
T_7 ;
    %load/vec4 v0x18c4200_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x18c4200_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18c4200_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x18c4200_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18c4200_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18c4200_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18c4200_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1890470;
T_8 ;
    %wait E_0x188b180;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18c4200_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18c4200_0, 4, 32;
    %load/vec4 v0x18c4340_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x18c4200_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18c4200_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18c4200_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18c4200_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x18c4160_0;
    %load/vec4 v0x18c4160_0;
    %load/vec4 v0x18c40c0_0;
    %xor;
    %load/vec4 v0x18c4160_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x18c4200_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18c4200_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x18c4200_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18c4200_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can1_depth10/human/truthtable1/iter9/response0/top_module.sv";
