Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx2022/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_2_sensors_id_from_file_behav xil_defaultlib.testbench_2_sensors_id_from_file xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-923] index value <0> is out of range [1:2147483647] of array <string> [C:/IVA/Research/int_cusum_multi_stream/int_cusum_multi_stream.srcs/sources_1/new/multi_stream_int_cumulative_sums_detector.vhd:193]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn(RESET_VALUE=1)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=2)
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=16,TDAT...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.fifo16x64
Compiling architecture behavioral of entity xil_defaultlib.multi_stream_int_adder_subtractor [multi_stream_int_adder_subtracto...]
Compiling architecture behavioral of entity xil_defaultlib.multi_stream_int_max [multi_stream_int_max_default]
Compiling architecture behavioral of entity xil_defaultlib.multi_stream_int_threshold_exceeding_detector [multi_stream_int_threshold_excee...]
Compiling architecture structural of entity xil_defaultlib.multi_stream_int_cumulative_sums_detector [multi_stream_int_cumulative_sums...]
Compiling architecture tb of entity xil_defaultlib.testbench_2_sensors_id_from_file
Built simulation snapshot testbench_2_sensors_id_from_file_behav
