<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE gowin-synthesis-project>
<Project>
    <Version>beta</Version>
    <Device id="GW5AST-138B" package="PBGA484A" speed="2" partNumber="GW5AST-LV138PG484AC2/I1"/>
    <FileList>
        <File path="C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\src\ddr3_memory_interface\ddr3_memory_interface.v" type="verilog"/>
        <File path="C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\src\ddr3_test.v" type="verilog"/>
        <File path="C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\src\gowin_pll\gowin_pll.v" type="verilog"/>
        <File path="C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\src\top.v" type="verilog"/>
        <File path="C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v" type="gao"/>
        <File path="C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v" type="gao"/>
        <File path="C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v" type="gao"/>
        <File path="C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v" type="gao"/>
        <File path="C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v" type="gao"/>
        <File path="C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\gw_jtag.v" type="gao"/>
        <File path="C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\impl\gwsynthesis\RTL_GAO\gw_gao_top.v" type="gao"/>
    </FileList>
    <OptionList>
        <Option type="disable_insert_pad" value="0"/>
        <Option type="include_path" value="C:/Gowin/Gowin_V1.9.9_x64/IDE/data/ipcores/GAO"/>
        <Option type="include_path" value="C:/Gowin/Gowin_V1.9.9_x64/IDE/bin/Documents/ddr_memory/impl/gwsynthesis/RTL_GAO"/>
        <Option type="looplimit" value="2000"/>
        <Option type="output_file" value="C:\Gowin\Gowin_V1.9.9_x64\IDE\bin\Documents\ddr_memory\impl\gwsynthesis\gw138.vg"/>
        <Option type="print_all_synthesis_warning" value="0"/>
        <Option type="ram_rw_check" value="0"/>
        <Option type="verilog_language" value="verilog-2001"/>
        <Option type="vhdl_language" value="vhdl-1993"/>
    </OptionList>
</Project>
