<html>
<head>
<meta charset="UTF-8">
<title>One-byte-opcodes-map</title>
<link rel="stylesheet" type="text/css" href="../style.css"/>
</head>
<body>

<h3><a href="../index.html?topic=X86ISA____ONE-BYTE-OPCODES-MAP">Click for One-byte-opcodes-map in the Full Manual</a></h3>

<p>List of <b>implemented</b> instructions whose opcode is one byte long</p><table class="xtable"> <tr> <th> Opcode </th>
<th> Mnemonic </th>
<th> Other Information </th>
<th> Semantic Function </th> </tr>
<tr>  <td> 00 </td>  <td> ADD </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP_F2TEST-E-G.html">x86-add/adc/sub/sbb/or/and/xor/cmp/test-e-g</a></span> -- <br><span class="tt">((operation . #x0))</span> </td> </tr>
<tr>  <td> 01 </td>  <td> ADD </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP_F2TEST-E-G.html">x86-add/adc/sub/sbb/or/and/xor/cmp/test-e-g</a></span> -- <br><span class="tt">((operation . #x0))</span> </td> </tr>
<tr>  <td> 02 </td>  <td> ADD </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP-G-E.html">x86-add/adc/sub/sbb/or/and/xor/cmp-g-e</a></span> -- <br><span class="tt">((operation . #x0))</span> </td> </tr>
<tr>  <td> 03 </td>  <td> ADD </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP-G-E.html">x86-add/adc/sub/sbb/or/and/xor/cmp-g-e</a></span> -- <br><span class="tt">((operation . #x0))</span> </td> </tr>
<tr>  <td> 04 </td>  <td> ADD </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP-TEST-RAX-I.html">x86-add/adc/sub/sbb/or/and/xor/cmp-test-rax-i</a></span> -- <br><span class="tt">((operation . #x0))</span> </td> </tr>
<tr>  <td> 05 </td>  <td> ADD </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP-TEST-RAX-I.html">x86-add/adc/sub/sbb/or/and/xor/cmp-test-rax-i</a></span> -- <br><span class="tt">((operation . #x0))</span> </td> </tr>
<tr>  <td> 06 </td>  <td> PUSH ES </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:MODE </span> </td>
<td> <span class="v">:I64</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-PUSH-SEGMENT-REGISTER.html">x86-push-segment-register</a></span>  </td> </tr>
<tr>  <td> 06 </td>  <td> #UD </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:MODE </span> </td>
<td> <span class="v">:O64</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ILLEGAL-INSTRUCTION.html">x86-illegal-instruction</a></span> -- <br><span class="tt">((message . 
          "PUSH ES is illegal in the 64-bit mode!"))</span> </td> </tr>
<tr>  <td> 07 </td>  <td> #UD </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:MODE </span> </td>
<td> <span class="v">:O64</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ILLEGAL-INSTRUCTION.html">x86-illegal-instruction</a></span> -- <br><span class="tt">((message . 
          "POP ES is illegal in the 64-bit mode!"))</span> </td> </tr>
<tr>  <td> 08 </td>  <td> OR </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP_F2TEST-E-G.html">x86-add/adc/sub/sbb/or/and/xor/cmp/test-e-g</a></span> -- <br><span class="tt">((operation . #x1))</span> </td> </tr>
<tr>  <td> 09 </td>  <td> OR </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP_F2TEST-E-G.html">x86-add/adc/sub/sbb/or/and/xor/cmp/test-e-g</a></span> -- <br><span class="tt">((operation . #x1))</span> </td> </tr>
<tr>  <td> 0A </td>  <td> OR </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP-G-E.html">x86-add/adc/sub/sbb/or/and/xor/cmp-g-e</a></span> -- <br><span class="tt">((operation . #x1))</span> </td> </tr>
<tr>  <td> 0B </td>  <td> OR </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP-G-E.html">x86-add/adc/sub/sbb/or/and/xor/cmp-g-e</a></span> -- <br><span class="tt">((operation . #x1))</span> </td> </tr>
<tr>  <td> 0C </td>  <td> OR </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP-TEST-RAX-I.html">x86-add/adc/sub/sbb/or/and/xor/cmp-test-rax-i</a></span> -- <br><span class="tt">((operation . #x1))</span> </td> </tr>
<tr>  <td> 0D </td>  <td> OR </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP-TEST-RAX-I.html">x86-add/adc/sub/sbb/or/and/xor/cmp-test-rax-i</a></span> -- <br><span class="tt">((operation . #x1))</span> </td> </tr>
<tr>  <td> 0E </td>  <td> PUSH CS </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:MODE </span> </td>
<td> <span class="v">:I64</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-PUSH-SEGMENT-REGISTER.html">x86-push-segment-register</a></span>  </td> </tr>
<tr>  <td> 0E </td>  <td> #UD </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:MODE </span> </td>
<td> <span class="v">:O64</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ILLEGAL-INSTRUCTION.html">x86-illegal-instruction</a></span> -- <br><span class="tt">((message . 
          "PUSH CS is illegal in the 64-bit mode!"))</span> </td> </tr>
<tr>  <td> 0F </td>  <td> 2-BYTE-ESCAPE </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____TWO-BYTE-OPCODE-DECODE-AND-EXECUTE.html">two-byte-opcode-decode-and-execute</a></span> -- <br><span class="tt">((escape-byte . opcode))</span> </td> </tr>
<tr>  <td> 10 </td>  <td> ADC </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP_F2TEST-E-G.html">x86-add/adc/sub/sbb/or/and/xor/cmp/test-e-g</a></span> -- <br><span class="tt">((operation . #x2))</span> </td> </tr>
<tr>  <td> 11 </td>  <td> ADC </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP_F2TEST-E-G.html">x86-add/adc/sub/sbb/or/and/xor/cmp/test-e-g</a></span> -- <br><span class="tt">((operation . #x2))</span> </td> </tr>
<tr>  <td> 12 </td>  <td> ADC </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP-G-E.html">x86-add/adc/sub/sbb/or/and/xor/cmp-g-e</a></span> -- <br><span class="tt">((operation . #x2))</span> </td> </tr>
<tr>  <td> 13 </td>  <td> ADC </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP-G-E.html">x86-add/adc/sub/sbb/or/and/xor/cmp-g-e</a></span> -- <br><span class="tt">((operation . #x2))</span> </td> </tr>
<tr>  <td> 14 </td>  <td> ADC </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP-TEST-RAX-I.html">x86-add/adc/sub/sbb/or/and/xor/cmp-test-rax-i</a></span> -- <br><span class="tt">((operation . #x2))</span> </td> </tr>
<tr>  <td> 15 </td>  <td> ADC </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP-TEST-RAX-I.html">x86-add/adc/sub/sbb/or/and/xor/cmp-test-rax-i</a></span> -- <br><span class="tt">((operation . #x2))</span> </td> </tr>
<tr>  <td> 16 </td>  <td> PUSH SS </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:MODE </span> </td>
<td> <span class="v">:I64</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-PUSH-SEGMENT-REGISTER.html">x86-push-segment-register</a></span>  </td> </tr>
<tr>  <td> 16 </td>  <td> #UD </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:MODE </span> </td>
<td> <span class="v">:O64</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ILLEGAL-INSTRUCTION.html">x86-illegal-instruction</a></span> -- <br><span class="tt">((message . 
          "PUSH SS is illegal in the 64-bit mode!"))</span> </td> </tr>
<tr>  <td> 17 </td>  <td> #UD </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:MODE </span> </td>
<td> <span class="v">:O64</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ILLEGAL-INSTRUCTION.html">x86-illegal-instruction</a></span> -- <br><span class="tt">((message . 
          "POP SS is illegal in the 64-bit mode!"))</span> </td> </tr>
<tr>  <td> 18 </td>  <td> SBB </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP_F2TEST-E-G.html">x86-add/adc/sub/sbb/or/and/xor/cmp/test-e-g</a></span> -- <br><span class="tt">((operation . #x6))</span> </td> </tr>
<tr>  <td> 19 </td>  <td> SBB </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP_F2TEST-E-G.html">x86-add/adc/sub/sbb/or/and/xor/cmp/test-e-g</a></span> -- <br><span class="tt">((operation . #x6))</span> </td> </tr>
<tr>  <td> 1A </td>  <td> SBB </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP-G-E.html">x86-add/adc/sub/sbb/or/and/xor/cmp-g-e</a></span> -- <br><span class="tt">((operation . #x6))</span> </td> </tr>
<tr>  <td> 1B </td>  <td> SBB </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP-G-E.html">x86-add/adc/sub/sbb/or/and/xor/cmp-g-e</a></span> -- <br><span class="tt">((operation . #x6))</span> </td> </tr>
<tr>  <td> 1C </td>  <td> SBB </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP-TEST-RAX-I.html">x86-add/adc/sub/sbb/or/and/xor/cmp-test-rax-i</a></span> -- <br><span class="tt">((operation . #x6))</span> </td> </tr>
<tr>  <td> 1D </td>  <td> SBB </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP-TEST-RAX-I.html">x86-add/adc/sub/sbb/or/and/xor/cmp-test-rax-i</a></span> -- <br><span class="tt">((operation . #x6))</span> </td> </tr>
<tr>  <td> 1E </td>  <td> PUSH DS </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:MODE </span> </td>
<td> <span class="v">:I64</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-PUSH-SEGMENT-REGISTER.html">x86-push-segment-register</a></span>  </td> </tr>
<tr>  <td> 1E </td>  <td> #UD </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:MODE </span> </td>
<td> <span class="v">:O64</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ILLEGAL-INSTRUCTION.html">x86-illegal-instruction</a></span> -- <br><span class="tt">((message . 
          "PUSH DS is illegal in the 64-bit mode!"))</span> </td> </tr>
<tr>  <td> 1F </td>  <td> #UD </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:MODE </span> </td>
<td> <span class="v">:O64</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ILLEGAL-INSTRUCTION.html">x86-illegal-instruction</a></span> -- <br><span class="tt">((message . 
          "POP DS is illegal in the 64-bit mode!"))</span> </td> </tr>
<tr>  <td> 20 </td>  <td> AND </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP_F2TEST-E-G.html">x86-add/adc/sub/sbb/or/and/xor/cmp/test-e-g</a></span> -- <br><span class="tt">((operation . #x3))</span> </td> </tr>
<tr>  <td> 21 </td>  <td> AND </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP_F2TEST-E-G.html">x86-add/adc/sub/sbb/or/and/xor/cmp/test-e-g</a></span> -- <br><span class="tt">((operation . #x3))</span> </td> </tr>
<tr>  <td> 22 </td>  <td> AND </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP-G-E.html">x86-add/adc/sub/sbb/or/and/xor/cmp-g-e</a></span> -- <br><span class="tt">((operation . #x3))</span> </td> </tr>
<tr>  <td> 23 </td>  <td> AND </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP-G-E.html">x86-add/adc/sub/sbb/or/and/xor/cmp-g-e</a></span> -- <br><span class="tt">((operation . #x3))</span> </td> </tr>
<tr>  <td> 24 </td>  <td> AND </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP-TEST-RAX-I.html">x86-add/adc/sub/sbb/or/and/xor/cmp-test-rax-i</a></span> -- <br><span class="tt">((operation . #x3))</span> </td> </tr>
<tr>  <td> 25 </td>  <td> AND </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP-TEST-RAX-I.html">x86-add/adc/sub/sbb/or/and/xor/cmp-test-rax-i</a></span> -- <br><span class="tt">((operation . #x3))</span> </td> </tr>
<tr>  <td> 26 </td>  <td> PREFIX-ES </td>  <td> <table class="xtable"></table> </td>  <td> <span class="v">NO INSTRUCTION</span> </td> </tr>
<tr>  <td> 27 </td>  <td> #UD </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:MODE </span> </td>
<td> <span class="v">:O64</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ILLEGAL-INSTRUCTION.html">x86-illegal-instruction</a></span> -- <br><span class="tt">((message . "DAA is illegal in the 64-bit mode!"))</span> </td> </tr>
<tr>  <td> 28 </td>  <td> SUB </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP_F2TEST-E-G.html">x86-add/adc/sub/sbb/or/and/xor/cmp/test-e-g</a></span> -- <br><span class="tt">((operation . #x4))</span> </td> </tr>
<tr>  <td> 29 </td>  <td> SUB </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP_F2TEST-E-G.html">x86-add/adc/sub/sbb/or/and/xor/cmp/test-e-g</a></span> -- <br><span class="tt">((operation . #x4))</span> </td> </tr>
<tr>  <td> 2A </td>  <td> SUB </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP-G-E.html">x86-add/adc/sub/sbb/or/and/xor/cmp-g-e</a></span> -- <br><span class="tt">((operation . #x4))</span> </td> </tr>
<tr>  <td> 2B </td>  <td> SUB </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP-G-E.html">x86-add/adc/sub/sbb/or/and/xor/cmp-g-e</a></span> -- <br><span class="tt">((operation . #x4))</span> </td> </tr>
<tr>  <td> 2C </td>  <td> SUB </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP-TEST-RAX-I.html">x86-add/adc/sub/sbb/or/and/xor/cmp-test-rax-i</a></span> -- <br><span class="tt">((operation . #x4))</span> </td> </tr>
<tr>  <td> 2D </td>  <td> SUB </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP-TEST-RAX-I.html">x86-add/adc/sub/sbb/or/and/xor/cmp-test-rax-i</a></span> -- <br><span class="tt">((operation . #x4))</span> </td> </tr>
<tr>  <td> 2E </td>  <td> PREFIX-CS </td>  <td> <table class="xtable"></table> </td>  <td> <span class="v">NO INSTRUCTION</span> </td> </tr>
<tr>  <td> 2F </td>  <td> #UD </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:MODE </span> </td>
<td> <span class="v">:O64</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ILLEGAL-INSTRUCTION.html">x86-illegal-instruction</a></span> -- <br><span class="tt">((message . "DAS is illegal in the 64-bit mode!"))</span> </td> </tr>
<tr>  <td> 30 </td>  <td> XOR </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP_F2TEST-E-G.html">x86-add/adc/sub/sbb/or/and/xor/cmp/test-e-g</a></span> -- <br><span class="tt">((operation . #x5))</span> </td> </tr>
<tr>  <td> 31 </td>  <td> XOR </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP_F2TEST-E-G.html">x86-add/adc/sub/sbb/or/and/xor/cmp/test-e-g</a></span> -- <br><span class="tt">((operation . #x5))</span> </td> </tr>
<tr>  <td> 32 </td>  <td> XOR </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP-G-E.html">x86-add/adc/sub/sbb/or/and/xor/cmp-g-e</a></span> -- <br><span class="tt">((operation . #x5))</span> </td> </tr>
<tr>  <td> 33 </td>  <td> XOR </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP-G-E.html">x86-add/adc/sub/sbb/or/and/xor/cmp-g-e</a></span> -- <br><span class="tt">((operation . #x5))</span> </td> </tr>
<tr>  <td> 34 </td>  <td> XOR </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP-TEST-RAX-I.html">x86-add/adc/sub/sbb/or/and/xor/cmp-test-rax-i</a></span> -- <br><span class="tt">((operation . #x5))</span> </td> </tr>
<tr>  <td> 35 </td>  <td> XOR </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP-TEST-RAX-I.html">x86-add/adc/sub/sbb/or/and/xor/cmp-test-rax-i</a></span> -- <br><span class="tt">((operation . #x5))</span> </td> </tr>
<tr>  <td> 36 </td>  <td> PREFIX-SS </td>  <td> <table class="xtable"></table> </td>  <td> <span class="v">NO INSTRUCTION</span> </td> </tr>
<tr>  <td> 37 </td>  <td> #UD </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:MODE </span> </td>
<td> <span class="v">:O64</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ILLEGAL-INSTRUCTION.html">x86-illegal-instruction</a></span> -- <br><span class="tt">((message . "AAA is illegal in the 64-bit mode!"))</span> </td> </tr>
<tr>  <td> 38 </td>  <td> CMP </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP_F2TEST-E-G.html">x86-add/adc/sub/sbb/or/and/xor/cmp/test-e-g</a></span> -- <br><span class="tt">((operation . #x8))</span> </td> </tr>
<tr>  <td> 39 </td>  <td> CMP </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP_F2TEST-E-G.html">x86-add/adc/sub/sbb/or/and/xor/cmp/test-e-g</a></span> -- <br><span class="tt">((operation . #x8))</span> </td> </tr>
<tr>  <td> 3A </td>  <td> CMP </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP-G-E.html">x86-add/adc/sub/sbb/or/and/xor/cmp-g-e</a></span> -- <br><span class="tt">((operation . #x8))</span> </td> </tr>
<tr>  <td> 3B </td>  <td> CMP </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP-G-E.html">x86-add/adc/sub/sbb/or/and/xor/cmp-g-e</a></span> -- <br><span class="tt">((operation . #x8))</span> </td> </tr>
<tr>  <td> 3C </td>  <td> CMP </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP-TEST-RAX-I.html">x86-add/adc/sub/sbb/or/and/xor/cmp-test-rax-i</a></span> -- <br><span class="tt">((operation . #x8))</span> </td> </tr>
<tr>  <td> 3D </td>  <td> CMP </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP-TEST-RAX-I.html">x86-add/adc/sub/sbb/or/and/xor/cmp-test-rax-i</a></span> -- <br><span class="tt">((operation . #x8))</span> </td> </tr>
<tr>  <td> 3E </td>  <td> PREFIX-DS </td>  <td> <table class="xtable"></table> </td>  <td> <span class="v">NO INSTRUCTION</span> </td> </tr>
<tr>  <td> 3F </td>  <td> #UD </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:MODE </span> </td>
<td> <span class="v">:O64</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ILLEGAL-INSTRUCTION.html">x86-illegal-instruction</a></span> -- <br><span class="tt">((message . "AAS is illegal in the 64-bit mode!"))</span> </td> </tr>
<tr>  <td> 40 </td>  <td> REX </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:MODE </span> </td>
<td> <span class="v">:O64</span> </td> </tr></table> </td>  <td> <span class="v">NO INSTRUCTION</span> </td> </tr>
<tr>  <td> 40 </td>  <td> INC </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:MODE </span> </td>
<td> <span class="v">:I64</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-INC_F2DEC-4X.html">x86-inc/dec-4x</a></span>  </td> </tr>
<tr>  <td> 41 </td>  <td> REX-B </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:MODE </span> </td>
<td> <span class="v">:O64</span> </td> </tr></table> </td>  <td> <span class="v">NO INSTRUCTION</span> </td> </tr>
<tr>  <td> 41 </td>  <td> INC </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:MODE </span> </td>
<td> <span class="v">:I64</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-INC_F2DEC-4X.html">x86-inc/dec-4x</a></span>  </td> </tr>
<tr>  <td> 42 </td>  <td> REX-X </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:MODE </span> </td>
<td> <span class="v">:O64</span> </td> </tr></table> </td>  <td> <span class="v">NO INSTRUCTION</span> </td> </tr>
<tr>  <td> 42 </td>  <td> INC </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:MODE </span> </td>
<td> <span class="v">:I64</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-INC_F2DEC-4X.html">x86-inc/dec-4x</a></span>  </td> </tr>
<tr>  <td> 43 </td>  <td> REX-XB </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:MODE </span> </td>
<td> <span class="v">:O64</span> </td> </tr></table> </td>  <td> <span class="v">NO INSTRUCTION</span> </td> </tr>
<tr>  <td> 43 </td>  <td> INC </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:MODE </span> </td>
<td> <span class="v">:I64</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-INC_F2DEC-4X.html">x86-inc/dec-4x</a></span>  </td> </tr>
<tr>  <td> 44 </td>  <td> REX-R </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:MODE </span> </td>
<td> <span class="v">:O64</span> </td> </tr></table> </td>  <td> <span class="v">NO INSTRUCTION</span> </td> </tr>
<tr>  <td> 44 </td>  <td> INC </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:MODE </span> </td>
<td> <span class="v">:I64</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-INC_F2DEC-4X.html">x86-inc/dec-4x</a></span>  </td> </tr>
<tr>  <td> 45 </td>  <td> REX-RB </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:MODE </span> </td>
<td> <span class="v">:O64</span> </td> </tr></table> </td>  <td> <span class="v">NO INSTRUCTION</span> </td> </tr>
<tr>  <td> 45 </td>  <td> INC </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:MODE </span> </td>
<td> <span class="v">:I64</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-INC_F2DEC-4X.html">x86-inc/dec-4x</a></span>  </td> </tr>
<tr>  <td> 46 </td>  <td> REX-RX </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:MODE </span> </td>
<td> <span class="v">:O64</span> </td> </tr></table> </td>  <td> <span class="v">NO INSTRUCTION</span> </td> </tr>
<tr>  <td> 46 </td>  <td> INC </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:MODE </span> </td>
<td> <span class="v">:I64</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-INC_F2DEC-4X.html">x86-inc/dec-4x</a></span>  </td> </tr>
<tr>  <td> 47 </td>  <td> REX-RXB </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:MODE </span> </td>
<td> <span class="v">:O64</span> </td> </tr></table> </td>  <td> <span class="v">NO INSTRUCTION</span> </td> </tr>
<tr>  <td> 47 </td>  <td> INC </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:MODE </span> </td>
<td> <span class="v">:I64</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-INC_F2DEC-4X.html">x86-inc/dec-4x</a></span>  </td> </tr>
<tr>  <td> 48 </td>  <td> REX-W </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:MODE </span> </td>
<td> <span class="v">:O64</span> </td> </tr></table> </td>  <td> <span class="v">NO INSTRUCTION</span> </td> </tr>
<tr>  <td> 48 </td>  <td> DEC </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:MODE </span> </td>
<td> <span class="v">:I64</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-INC_F2DEC-4X.html">x86-inc/dec-4x</a></span>  </td> </tr>
<tr>  <td> 49 </td>  <td> REX-WB </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:MODE </span> </td>
<td> <span class="v">:O64</span> </td> </tr></table> </td>  <td> <span class="v">NO INSTRUCTION</span> </td> </tr>
<tr>  <td> 49 </td>  <td> DEC </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:MODE </span> </td>
<td> <span class="v">:I64</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-INC_F2DEC-4X.html">x86-inc/dec-4x</a></span>  </td> </tr>
<tr>  <td> 4A </td>  <td> REX-WX </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:MODE </span> </td>
<td> <span class="v">:O64</span> </td> </tr></table> </td>  <td> <span class="v">NO INSTRUCTION</span> </td> </tr>
<tr>  <td> 4A </td>  <td> DEC </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:MODE </span> </td>
<td> <span class="v">:I64</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-INC_F2DEC-4X.html">x86-inc/dec-4x</a></span>  </td> </tr>
<tr>  <td> 4B </td>  <td> REX-WXB </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:MODE </span> </td>
<td> <span class="v">:O64</span> </td> </tr></table> </td>  <td> <span class="v">NO INSTRUCTION</span> </td> </tr>
<tr>  <td> 4B </td>  <td> DEC </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:MODE </span> </td>
<td> <span class="v">:I64</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-INC_F2DEC-4X.html">x86-inc/dec-4x</a></span>  </td> </tr>
<tr>  <td> 4C </td>  <td> REX-WR </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:MODE </span> </td>
<td> <span class="v">:O64</span> </td> </tr></table> </td>  <td> <span class="v">NO INSTRUCTION</span> </td> </tr>
<tr>  <td> 4C </td>  <td> DEC </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:MODE </span> </td>
<td> <span class="v">:I64</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-INC_F2DEC-4X.html">x86-inc/dec-4x</a></span>  </td> </tr>
<tr>  <td> 4D </td>  <td> REX-WRB </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:MODE </span> </td>
<td> <span class="v">:O64</span> </td> </tr></table> </td>  <td> <span class="v">NO INSTRUCTION</span> </td> </tr>
<tr>  <td> 4D </td>  <td> DEC </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:MODE </span> </td>
<td> <span class="v">:I64</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-INC_F2DEC-4X.html">x86-inc/dec-4x</a></span>  </td> </tr>
<tr>  <td> 4E </td>  <td> REX-WRX </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:MODE </span> </td>
<td> <span class="v">:O64</span> </td> </tr></table> </td>  <td> <span class="v">NO INSTRUCTION</span> </td> </tr>
<tr>  <td> 4E </td>  <td> DEC </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:MODE </span> </td>
<td> <span class="v">:I64</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-INC_F2DEC-4X.html">x86-inc/dec-4x</a></span>  </td> </tr>
<tr>  <td> 4F </td>  <td> REX-WRXB </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:MODE </span> </td>
<td> <span class="v">:O64</span> </td> </tr></table> </td>  <td> <span class="v">NO INSTRUCTION</span> </td> </tr>
<tr>  <td> 4F </td>  <td> DEC </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:MODE </span> </td>
<td> <span class="v">:I64</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-INC_F2DEC-4X.html">x86-inc/dec-4x</a></span>  </td> </tr>
<tr>  <td> 50 </td>  <td> PUSH </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-PUSH-GENERAL-REGISTER.html">x86-push-general-register</a></span>  </td> </tr>
<tr>  <td> 51 </td>  <td> PUSH </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-PUSH-GENERAL-REGISTER.html">x86-push-general-register</a></span>  </td> </tr>
<tr>  <td> 52 </td>  <td> PUSH </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-PUSH-GENERAL-REGISTER.html">x86-push-general-register</a></span>  </td> </tr>
<tr>  <td> 53 </td>  <td> PUSH </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-PUSH-GENERAL-REGISTER.html">x86-push-general-register</a></span>  </td> </tr>
<tr>  <td> 54 </td>  <td> PUSH </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-PUSH-GENERAL-REGISTER.html">x86-push-general-register</a></span>  </td> </tr>
<tr>  <td> 55 </td>  <td> PUSH </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-PUSH-GENERAL-REGISTER.html">x86-push-general-register</a></span>  </td> </tr>
<tr>  <td> 56 </td>  <td> PUSH </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-PUSH-GENERAL-REGISTER.html">x86-push-general-register</a></span>  </td> </tr>
<tr>  <td> 57 </td>  <td> PUSH </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-PUSH-GENERAL-REGISTER.html">x86-push-general-register</a></span>  </td> </tr>
<tr>  <td> 58 </td>  <td> POP </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-POP-GENERAL-REGISTER.html">x86-pop-general-register</a></span>  </td> </tr>
<tr>  <td> 59 </td>  <td> POP </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-POP-GENERAL-REGISTER.html">x86-pop-general-register</a></span>  </td> </tr>
<tr>  <td> 5A </td>  <td> POP </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-POP-GENERAL-REGISTER.html">x86-pop-general-register</a></span>  </td> </tr>
<tr>  <td> 5B </td>  <td> POP </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-POP-GENERAL-REGISTER.html">x86-pop-general-register</a></span>  </td> </tr>
<tr>  <td> 5C </td>  <td> POP </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-POP-GENERAL-REGISTER.html">x86-pop-general-register</a></span>  </td> </tr>
<tr>  <td> 5D </td>  <td> POP </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-POP-GENERAL-REGISTER.html">x86-pop-general-register</a></span>  </td> </tr>
<tr>  <td> 5E </td>  <td> POP </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-POP-GENERAL-REGISTER.html">x86-pop-general-register</a></span>  </td> </tr>
<tr>  <td> 5F </td>  <td> POP </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-POP-GENERAL-REGISTER.html">x86-pop-general-register</a></span>  </td> </tr>
<tr>  <td> 60 </td>  <td> PUSHA/PUSHAD </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:MODE </span> </td>
<td> <span class="v">:I64</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-PUSHA.html">x86-pusha</a></span>  </td> </tr>
<tr>  <td> 60 </td>  <td> #UD </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:MODE </span> </td>
<td> <span class="v">:O64</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ILLEGAL-INSTRUCTION.html">x86-illegal-instruction</a></span> -- <br><span class="tt">((message . 
          "PUSHA is illegal in the 64-bit mode!"))</span> </td> </tr>
<tr>  <td> 61 </td>  <td> POPA/POPAD </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:MODE </span> </td>
<td> <span class="v">:I64</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-POPA.html">x86-popa</a></span>  </td> </tr>
<tr>  <td> 61 </td>  <td> #UD </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:MODE </span> </td>
<td> <span class="v">:O64</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ILLEGAL-INSTRUCTION.html">x86-illegal-instruction</a></span> -- <br><span class="tt">((message . 
          "POPA is illegal in the 64-bit mode!"))</span> </td> </tr>
<tr>  <td> 62 </td>  <td> EVEX-BYTE0 </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:MODE </span> </td>
<td> <span class="v">:O64</span> </td> </tr></table> </td>  <td> <span class="v">NO INSTRUCTION</span> </td> </tr>
<tr>  <td> 63 </td>  <td> MOVSXD </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:MODE </span> </td>
<td> <span class="v">:O64</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-MOVSX.html">x86-movsx</a></span>  </td> </tr>
<tr>  <td> 64 </td>  <td> PREFIX-FS </td>  <td> <table class="xtable"></table> </td>  <td> <span class="v">NO INSTRUCTION</span> </td> </tr>
<tr>  <td> 65 </td>  <td> PREFIX-GS </td>  <td> <table class="xtable"></table> </td>  <td> <span class="v">NO INSTRUCTION</span> </td> </tr>
<tr>  <td> 66 </td>  <td> PREFIX-OPSIZE </td>  <td> <table class="xtable"></table> </td>  <td> <span class="v">NO INSTRUCTION</span> </td> </tr>
<tr>  <td> 67 </td>  <td> PREFIX-ADDRSIZE </td>  <td> <table class="xtable"></table> </td>  <td> <span class="v">NO INSTRUCTION</span> </td> </tr>
<tr>  <td> 68 </td>  <td> PUSH </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-PUSH-I.html">x86-push-i</a></span>  </td> </tr>
<tr>  <td> 69 </td>  <td> IMUL </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-IMUL-OP_F2EN-RMI.html">x86-imul-op/en-rmi</a></span>  </td> </tr>
<tr>  <td> 6A </td>  <td> PUSH </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-PUSH-I.html">x86-push-i</a></span>  </td> </tr>
<tr>  <td> 6B </td>  <td> IMUL </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-IMUL-OP_F2EN-RMI.html">x86-imul-op/en-rmi</a></span>  </td> </tr>
<tr>  <td> 70 </td>  <td> JO </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ONE-BYTE-JCC.html">x86-one-byte-jcc</a></span>  </td> </tr>
<tr>  <td> 71 </td>  <td> JNO </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ONE-BYTE-JCC.html">x86-one-byte-jcc</a></span>  </td> </tr>
<tr>  <td> 72 </td>  <td> JB/NAE/C </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ONE-BYTE-JCC.html">x86-one-byte-jcc</a></span>  </td> </tr>
<tr>  <td> 73 </td>  <td> JNB/AE/NC </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ONE-BYTE-JCC.html">x86-one-byte-jcc</a></span>  </td> </tr>
<tr>  <td> 74 </td>  <td> JZ/E </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ONE-BYTE-JCC.html">x86-one-byte-jcc</a></span>  </td> </tr>
<tr>  <td> 75 </td>  <td> JNZ/NE </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ONE-BYTE-JCC.html">x86-one-byte-jcc</a></span>  </td> </tr>
<tr>  <td> 76 </td>  <td> JBE/NA </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ONE-BYTE-JCC.html">x86-one-byte-jcc</a></span>  </td> </tr>
<tr>  <td> 77 </td>  <td> JNBE/A </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ONE-BYTE-JCC.html">x86-one-byte-jcc</a></span>  </td> </tr>
<tr>  <td> 78 </td>  <td> JS </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ONE-BYTE-JCC.html">x86-one-byte-jcc</a></span>  </td> </tr>
<tr>  <td> 79 </td>  <td> JNS </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ONE-BYTE-JCC.html">x86-one-byte-jcc</a></span>  </td> </tr>
<tr>  <td> 7A </td>  <td> JP/PE </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ONE-BYTE-JCC.html">x86-one-byte-jcc</a></span>  </td> </tr>
<tr>  <td> 7B </td>  <td> JNP/PO </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ONE-BYTE-JCC.html">x86-one-byte-jcc</a></span>  </td> </tr>
<tr>  <td> 7C </td>  <td> JL/NGE </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ONE-BYTE-JCC.html">x86-one-byte-jcc</a></span>  </td> </tr>
<tr>  <td> 7D </td>  <td> JNL/GE </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ONE-BYTE-JCC.html">x86-one-byte-jcc</a></span>  </td> </tr>
<tr>  <td> 7E </td>  <td> JLE/NG </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ONE-BYTE-JCC.html">x86-one-byte-jcc</a></span>  </td> </tr>
<tr>  <td> 7F </td>  <td> JNLE/G </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ONE-BYTE-JCC.html">x86-one-byte-jcc</a></span>  </td> </tr>
<tr>  <td> 80 </td>  <td> ADD </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">0</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP-TEST-E-I.html">x86-add/adc/sub/sbb/or/and/xor/cmp-test-e-i</a></span> -- <br><span class="tt">((operation . #x0))</span> </td> </tr>
<tr>  <td> 80 </td>  <td> OR </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">1</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP-TEST-E-I.html">x86-add/adc/sub/sbb/or/and/xor/cmp-test-e-i</a></span> -- <br><span class="tt">((operation . #x1))</span> </td> </tr>
<tr>  <td> 80 </td>  <td> ADC </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">2</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP-TEST-E-I.html">x86-add/adc/sub/sbb/or/and/xor/cmp-test-e-i</a></span> -- <br><span class="tt">((operation . #x2))</span> </td> </tr>
<tr>  <td> 80 </td>  <td> SBB </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">3</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP-TEST-E-I.html">x86-add/adc/sub/sbb/or/and/xor/cmp-test-e-i</a></span> -- <br><span class="tt">((operation . #x6))</span> </td> </tr>
<tr>  <td> 80 </td>  <td> AND </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">4</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP-TEST-E-I.html">x86-add/adc/sub/sbb/or/and/xor/cmp-test-e-i</a></span> -- <br><span class="tt">((operation . #x3))</span> </td> </tr>
<tr>  <td> 80 </td>  <td> SUB </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">5</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP-TEST-E-I.html">x86-add/adc/sub/sbb/or/and/xor/cmp-test-e-i</a></span> -- <br><span class="tt">((operation . #x4))</span> </td> </tr>
<tr>  <td> 80 </td>  <td> XOR </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">6</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP-TEST-E-I.html">x86-add/adc/sub/sbb/or/and/xor/cmp-test-e-i</a></span> -- <br><span class="tt">((operation . #x5))</span> </td> </tr>
<tr>  <td> 80 </td>  <td> CMP </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">7</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP-TEST-E-I.html">x86-add/adc/sub/sbb/or/and/xor/cmp-test-e-i</a></span> -- <br><span class="tt">((operation . #x8))</span> </td> </tr>
<tr>  <td> 81 </td>  <td> ADD </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">0</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP-TEST-E-I.html">x86-add/adc/sub/sbb/or/and/xor/cmp-test-e-i</a></span> -- <br><span class="tt">((operation . #x0))</span> </td> </tr>
<tr>  <td> 81 </td>  <td> OR </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">1</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP-TEST-E-I.html">x86-add/adc/sub/sbb/or/and/xor/cmp-test-e-i</a></span> -- <br><span class="tt">((operation . #x1))</span> </td> </tr>
<tr>  <td> 81 </td>  <td> ADC </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">2</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP-TEST-E-I.html">x86-add/adc/sub/sbb/or/and/xor/cmp-test-e-i</a></span> -- <br><span class="tt">((operation . #x2))</span> </td> </tr>
<tr>  <td> 81 </td>  <td> SBB </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">3</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP-TEST-E-I.html">x86-add/adc/sub/sbb/or/and/xor/cmp-test-e-i</a></span> -- <br><span class="tt">((operation . #x6))</span> </td> </tr>
<tr>  <td> 81 </td>  <td> AND </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">4</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP-TEST-E-I.html">x86-add/adc/sub/sbb/or/and/xor/cmp-test-e-i</a></span> -- <br><span class="tt">((operation . #x3))</span> </td> </tr>
<tr>  <td> 81 </td>  <td> SUB </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">5</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP-TEST-E-I.html">x86-add/adc/sub/sbb/or/and/xor/cmp-test-e-i</a></span> -- <br><span class="tt">((operation . #x4))</span> </td> </tr>
<tr>  <td> 81 </td>  <td> XOR </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">6</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP-TEST-E-I.html">x86-add/adc/sub/sbb/or/and/xor/cmp-test-e-i</a></span> -- <br><span class="tt">((operation . #x5))</span> </td> </tr>
<tr>  <td> 81 </td>  <td> CMP </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">7</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP-TEST-E-I.html">x86-add/adc/sub/sbb/or/and/xor/cmp-test-e-i</a></span> -- <br><span class="tt">((operation . #x8))</span> </td> </tr>
<tr>  <td> 82 </td>  <td> ADD </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:MODE </span> </td>
<td> <span class="v">:I64</span> </td> </tr>
<tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">0</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP-TEST-E-I.html">x86-add/adc/sub/sbb/or/and/xor/cmp-test-e-i</a></span> -- <br><span class="tt">((operation . #x0))</span> </td> </tr>
<tr>  <td> 82 </td>  <td> OR </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:MODE </span> </td>
<td> <span class="v">:I64</span> </td> </tr>
<tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">1</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP-TEST-E-I.html">x86-add/adc/sub/sbb/or/and/xor/cmp-test-e-i</a></span> -- <br><span class="tt">((operation . #x1))</span> </td> </tr>
<tr>  <td> 82 </td>  <td> ADC </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:MODE </span> </td>
<td> <span class="v">:I64</span> </td> </tr>
<tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">2</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP-TEST-E-I.html">x86-add/adc/sub/sbb/or/and/xor/cmp-test-e-i</a></span> -- <br><span class="tt">((operation . #x2))</span> </td> </tr>
<tr>  <td> 82 </td>  <td> SBB </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:MODE </span> </td>
<td> <span class="v">:I64</span> </td> </tr>
<tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">3</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP-TEST-E-I.html">x86-add/adc/sub/sbb/or/and/xor/cmp-test-e-i</a></span> -- <br><span class="tt">((operation . #x6))</span> </td> </tr>
<tr>  <td> 82 </td>  <td> AND </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:MODE </span> </td>
<td> <span class="v">:I64</span> </td> </tr>
<tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">4</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP-TEST-E-I.html">x86-add/adc/sub/sbb/or/and/xor/cmp-test-e-i</a></span> -- <br><span class="tt">((operation . #x3))</span> </td> </tr>
<tr>  <td> 82 </td>  <td> SUB </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:MODE </span> </td>
<td> <span class="v">:I64</span> </td> </tr>
<tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">5</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP-TEST-E-I.html">x86-add/adc/sub/sbb/or/and/xor/cmp-test-e-i</a></span> -- <br><span class="tt">((operation . #x4))</span> </td> </tr>
<tr>  <td> 82 </td>  <td> XOR </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:MODE </span> </td>
<td> <span class="v">:I64</span> </td> </tr>
<tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">6</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP-TEST-E-I.html">x86-add/adc/sub/sbb/or/and/xor/cmp-test-e-i</a></span> -- <br><span class="tt">((operation . #x5))</span> </td> </tr>
<tr>  <td> 82 </td>  <td> CMP </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:MODE </span> </td>
<td> <span class="v">:I64</span> </td> </tr>
<tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">7</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP-TEST-E-I.html">x86-add/adc/sub/sbb/or/and/xor/cmp-test-e-i</a></span> -- <br><span class="tt">((operation . #x8))</span> </td> </tr>
<tr>  <td> 82 </td>  <td> #UD </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:MODE </span> </td>
<td> <span class="v">:O64</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ILLEGAL-INSTRUCTION.html">x86-illegal-instruction</a></span> -- <br><span class="tt">((message . 
          "Opcode 0x82 is illegal in the 64-bit mode!"))</span> </td> </tr>
<tr>  <td> 83 </td>  <td> ADD </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">0</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP-TEST-E-I.html">x86-add/adc/sub/sbb/or/and/xor/cmp-test-e-i</a></span> -- <br><span class="tt">((operation . #x0))</span> </td> </tr>
<tr>  <td> 83 </td>  <td> OR </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">1</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP-TEST-E-I.html">x86-add/adc/sub/sbb/or/and/xor/cmp-test-e-i</a></span> -- <br><span class="tt">((operation . #x1))</span> </td> </tr>
<tr>  <td> 83 </td>  <td> ADC </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">2</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP-TEST-E-I.html">x86-add/adc/sub/sbb/or/and/xor/cmp-test-e-i</a></span> -- <br><span class="tt">((operation . #x2))</span> </td> </tr>
<tr>  <td> 83 </td>  <td> SBB </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">3</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP-TEST-E-I.html">x86-add/adc/sub/sbb/or/and/xor/cmp-test-e-i</a></span> -- <br><span class="tt">((operation . #x6))</span> </td> </tr>
<tr>  <td> 83 </td>  <td> AND </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">4</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP-TEST-E-I.html">x86-add/adc/sub/sbb/or/and/xor/cmp-test-e-i</a></span> -- <br><span class="tt">((operation . #x3))</span> </td> </tr>
<tr>  <td> 83 </td>  <td> SUB </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">5</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP-TEST-E-I.html">x86-add/adc/sub/sbb/or/and/xor/cmp-test-e-i</a></span> -- <br><span class="tt">((operation . #x4))</span> </td> </tr>
<tr>  <td> 83 </td>  <td> XOR </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">6</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP-TEST-E-I.html">x86-add/adc/sub/sbb/or/and/xor/cmp-test-e-i</a></span> -- <br><span class="tt">((operation . #x5))</span> </td> </tr>
<tr>  <td> 83 </td>  <td> CMP </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">7</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP-TEST-E-I.html">x86-add/adc/sub/sbb/or/and/xor/cmp-test-e-i</a></span> -- <br><span class="tt">((operation . #x8))</span> </td> </tr>
<tr>  <td> 84 </td>  <td> TEST </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP_F2TEST-E-G.html">x86-add/adc/sub/sbb/or/and/xor/cmp/test-e-g</a></span> -- <br><span class="tt">((operation . #x7))</span> </td> </tr>
<tr>  <td> 85 </td>  <td> TEST </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP_F2TEST-E-G.html">x86-add/adc/sub/sbb/or/and/xor/cmp/test-e-g</a></span> -- <br><span class="tt">((operation . #x7))</span> </td> </tr>
<tr>  <td> 86 </td>  <td> XCHG </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-XCHG.html">x86-xchg</a></span>  </td> </tr>
<tr>  <td> 87 </td>  <td> XCHG </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-XCHG.html">x86-xchg</a></span>  </td> </tr>
<tr>  <td> 88 </td>  <td> MOV </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-MOV-OP_F2EN-MR.html">x86-mov-op/en-mr</a></span>  </td> </tr>
<tr>  <td> 89 </td>  <td> MOV </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-MOV-OP_F2EN-MR.html">x86-mov-op/en-mr</a></span>  </td> </tr>
<tr>  <td> 8A </td>  <td> MOV </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-MOV-OP_F2EN-RM.html">x86-mov-op/en-rm</a></span>  </td> </tr>
<tr>  <td> 8B </td>  <td> MOV </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-MOV-OP_F2EN-RM.html">x86-mov-op/en-rm</a></span>  </td> </tr>
<tr>  <td> 8D </td>  <td> LEA </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-LEA.html">x86-lea</a></span>  </td> </tr>
<tr>  <td> 8F </td>  <td> POP </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">0</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-POP-EV.html">x86-pop-ev</a></span>  </td> </tr>
<tr>  <td> 90 </td>  <td> XCHG </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-XCHG.html">x86-xchg</a></span>  </td> </tr>
<tr>  <td> 91 </td>  <td> XCHG </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-XCHG.html">x86-xchg</a></span>  </td> </tr>
<tr>  <td> 92 </td>  <td> XCHG </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-XCHG.html">x86-xchg</a></span>  </td> </tr>
<tr>  <td> 93 </td>  <td> XCHG </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-XCHG.html">x86-xchg</a></span>  </td> </tr>
<tr>  <td> 94 </td>  <td> XCHG </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-XCHG.html">x86-xchg</a></span>  </td> </tr>
<tr>  <td> 95 </td>  <td> XCHG </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-XCHG.html">x86-xchg</a></span>  </td> </tr>
<tr>  <td> 96 </td>  <td> XCHG </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-XCHG.html">x86-xchg</a></span>  </td> </tr>
<tr>  <td> 97 </td>  <td> XCHG </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-XCHG.html">x86-xchg</a></span>  </td> </tr>
<tr>  <td> 98 </td>  <td> CBW/CWDE/CDQE </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-CBW_F2CWD_F2CDQE.html">x86-cbw/cwd/cdqe</a></span>  </td> </tr>
<tr>  <td> 99 </td>  <td> CWD/CDQ/CQO </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-CWD_F2CDQ_F2CQO.html">x86-cwd/cdq/cqo</a></span>  </td> </tr>
<tr>  <td> 9A </td>  <td> #UD </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:MODE </span> </td>
<td> <span class="v">:O64</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ILLEGAL-INSTRUCTION.html">x86-illegal-instruction</a></span> -- <br><span class="tt">((message . 
          "far CALL is illegal in the 64-bit mode!"))</span> </td> </tr>
<tr>  <td> 9C </td>  <td> PUSHF/D/Q </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-PUSHF.html">x86-pushf</a></span>  </td> </tr>
<tr>  <td> 9D </td>  <td> POPF/D/Q </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-POPF.html">x86-popf</a></span>  </td> </tr>
<tr>  <td> 9E </td>  <td> SAHF </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-SAHF.html">x86-sahf</a></span>  </td> </tr>
<tr>  <td> 9F </td>  <td> LAHF </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-LAHF.html">x86-lahf</a></span>  </td> </tr>
<tr>  <td> A0 </td>  <td> MOV </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-MOV-OP_F2EN-FD.html">x86-mov-op/en-fd</a></span>  </td> </tr>
<tr>  <td> A1 </td>  <td> MOV </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-MOV-OP_F2EN-FD.html">x86-mov-op/en-fd</a></span>  </td> </tr>
<tr>  <td> A2 </td>  <td> MOV </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-MOV-OP_F2EN-TD.html">x86-mov-op/en-td</a></span>  </td> </tr>
<tr>  <td> A3 </td>  <td> MOV </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-MOV-OP_F2EN-TD.html">x86-mov-op/en-td</a></span>  </td> </tr>
<tr>  <td> A4 </td>  <td> MOVS/B </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-MOVS.html">x86-movs</a></span>  </td> </tr>
<tr>  <td> A5 </td>  <td> MOVS/W/D/Q </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-MOVS.html">x86-movs</a></span>  </td> </tr>
<tr>  <td> A6 </td>  <td> CMPS/B </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-CMPS.html">x86-cmps</a></span>  </td> </tr>
<tr>  <td> A7 </td>  <td> CMPS/W/D </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-CMPS.html">x86-cmps</a></span>  </td> </tr>
<tr>  <td> A8 </td>  <td> TEST </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP-TEST-RAX-I.html">x86-add/adc/sub/sbb/or/and/xor/cmp-test-rax-i</a></span> -- <br><span class="tt">((operation . #x7))</span> </td> </tr>
<tr>  <td> A9 </td>  <td> TEST </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP-TEST-RAX-I.html">x86-add/adc/sub/sbb/or/and/xor/cmp-test-rax-i</a></span> -- <br><span class="tt">((operation . #x7))</span> </td> </tr>
<tr>  <td> AA </td>  <td> STOS/B </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-STOS.html">x86-stos</a></span>  </td> </tr>
<tr>  <td> AB </td>  <td> STOS/W/D/Q </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-STOS.html">x86-stos</a></span>  </td> </tr>
<tr>  <td> B0 </td>  <td> MOV </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-MOV-OP_F2EN-OI.html">x86-mov-op/en-oi</a></span>  </td> </tr>
<tr>  <td> B1 </td>  <td> MOV </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-MOV-OP_F2EN-OI.html">x86-mov-op/en-oi</a></span>  </td> </tr>
<tr>  <td> B2 </td>  <td> MOV </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-MOV-OP_F2EN-OI.html">x86-mov-op/en-oi</a></span>  </td> </tr>
<tr>  <td> B3 </td>  <td> MOV </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-MOV-OP_F2EN-OI.html">x86-mov-op/en-oi</a></span>  </td> </tr>
<tr>  <td> B4 </td>  <td> MOV </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-MOV-OP_F2EN-OI.html">x86-mov-op/en-oi</a></span>  </td> </tr>
<tr>  <td> B5 </td>  <td> MOV </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-MOV-OP_F2EN-OI.html">x86-mov-op/en-oi</a></span>  </td> </tr>
<tr>  <td> B6 </td>  <td> MOV </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-MOV-OP_F2EN-OI.html">x86-mov-op/en-oi</a></span>  </td> </tr>
<tr>  <td> B7 </td>  <td> MOV </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-MOV-OP_F2EN-OI.html">x86-mov-op/en-oi</a></span>  </td> </tr>
<tr>  <td> B8 </td>  <td> MOV </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-MOV-OP_F2EN-OI.html">x86-mov-op/en-oi</a></span>  </td> </tr>
<tr>  <td> B9 </td>  <td> MOV </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-MOV-OP_F2EN-OI.html">x86-mov-op/en-oi</a></span>  </td> </tr>
<tr>  <td> BA </td>  <td> MOV </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-MOV-OP_F2EN-OI.html">x86-mov-op/en-oi</a></span>  </td> </tr>
<tr>  <td> BB </td>  <td> MOV </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-MOV-OP_F2EN-OI.html">x86-mov-op/en-oi</a></span>  </td> </tr>
<tr>  <td> BC </td>  <td> MOV </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-MOV-OP_F2EN-OI.html">x86-mov-op/en-oi</a></span>  </td> </tr>
<tr>  <td> BD </td>  <td> MOV </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-MOV-OP_F2EN-OI.html">x86-mov-op/en-oi</a></span>  </td> </tr>
<tr>  <td> BE </td>  <td> MOV </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-MOV-OP_F2EN-OI.html">x86-mov-op/en-oi</a></span>  </td> </tr>
<tr>  <td> BF </td>  <td> MOV </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-MOV-OP_F2EN-OI.html">x86-mov-op/en-oi</a></span>  </td> </tr>
<tr>  <td> C0 </td>  <td> ROL </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">0</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-SAL_F2SAR_F2SHL_F2SHR_F2RCL_F2RCR_F2ROL_F2ROR.html">x86-sal/sar/shl/shr/rcl/rcr/rol/ror</a></span>  </td> </tr>
<tr>  <td> C0 </td>  <td> ROR </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">1</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-SAL_F2SAR_F2SHL_F2SHR_F2RCL_F2RCR_F2ROL_F2ROR.html">x86-sal/sar/shl/shr/rcl/rcr/rol/ror</a></span>  </td> </tr>
<tr>  <td> C0 </td>  <td> RCL </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">2</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-SAL_F2SAR_F2SHL_F2SHR_F2RCL_F2RCR_F2ROL_F2ROR.html">x86-sal/sar/shl/shr/rcl/rcr/rol/ror</a></span>  </td> </tr>
<tr>  <td> C0 </td>  <td> RCR </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">3</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-SAL_F2SAR_F2SHL_F2SHR_F2RCL_F2RCR_F2ROL_F2ROR.html">x86-sal/sar/shl/shr/rcl/rcr/rol/ror</a></span>  </td> </tr>
<tr>  <td> C0 </td>  <td> SHL/SAL </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">4</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-SAL_F2SAR_F2SHL_F2SHR_F2RCL_F2RCR_F2ROL_F2ROR.html">x86-sal/sar/shl/shr/rcl/rcr/rol/ror</a></span>  </td> </tr>
<tr>  <td> C0 </td>  <td> SHR </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">5</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-SAL_F2SAR_F2SHL_F2SHR_F2RCL_F2RCR_F2ROL_F2ROR.html">x86-sal/sar/shl/shr/rcl/rcr/rol/ror</a></span>  </td> </tr>
<tr>  <td> C0 </td>  <td> SAR </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">7</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-SAL_F2SAR_F2SHL_F2SHR_F2RCL_F2RCR_F2ROL_F2ROR.html">x86-sal/sar/shl/shr/rcl/rcr/rol/ror</a></span>  </td> </tr>
<tr>  <td> C1 </td>  <td> ROL </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">0</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-SAL_F2SAR_F2SHL_F2SHR_F2RCL_F2RCR_F2ROL_F2ROR.html">x86-sal/sar/shl/shr/rcl/rcr/rol/ror</a></span>  </td> </tr>
<tr>  <td> C1 </td>  <td> ROR </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">1</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-SAL_F2SAR_F2SHL_F2SHR_F2RCL_F2RCR_F2ROL_F2ROR.html">x86-sal/sar/shl/shr/rcl/rcr/rol/ror</a></span>  </td> </tr>
<tr>  <td> C1 </td>  <td> RCL </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">2</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-SAL_F2SAR_F2SHL_F2SHR_F2RCL_F2RCR_F2ROL_F2ROR.html">x86-sal/sar/shl/shr/rcl/rcr/rol/ror</a></span>  </td> </tr>
<tr>  <td> C1 </td>  <td> RCR </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">3</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-SAL_F2SAR_F2SHL_F2SHR_F2RCL_F2RCR_F2ROL_F2ROR.html">x86-sal/sar/shl/shr/rcl/rcr/rol/ror</a></span>  </td> </tr>
<tr>  <td> C1 </td>  <td> SHL/SAL </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">4</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-SAL_F2SAR_F2SHL_F2SHR_F2RCL_F2RCR_F2ROL_F2ROR.html">x86-sal/sar/shl/shr/rcl/rcr/rol/ror</a></span>  </td> </tr>
<tr>  <td> C1 </td>  <td> SHR </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">5</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-SAL_F2SAR_F2SHL_F2SHR_F2RCL_F2RCR_F2ROL_F2ROR.html">x86-sal/sar/shl/shr/rcl/rcr/rol/ror</a></span>  </td> </tr>
<tr>  <td> C1 </td>  <td> SAR </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">7</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-SAL_F2SAR_F2SHL_F2SHR_F2RCL_F2RCR_F2ROL_F2ROR.html">x86-sal/sar/shl/shr/rcl/rcr/rol/ror</a></span>  </td> </tr>
<tr>  <td> C2 </td>  <td> RET </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-RET.html">x86-ret</a></span>  </td> </tr>
<tr>  <td> C3 </td>  <td> RET </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-RET.html">x86-ret</a></span>  </td> </tr>
<tr>  <td> C4 </td>  <td> VEX3-BYTE0 </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:MODE </span> </td>
<td> <span class="v">:O64</span> </td> </tr></table> </td>  <td> <span class="v">NO INSTRUCTION</span> </td> </tr>
<tr>  <td> C5 </td>  <td> VEX2-BYTE0 </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:MODE </span> </td>
<td> <span class="v">:O64</span> </td> </tr></table> </td>  <td> <span class="v">NO INSTRUCTION</span> </td> </tr>
<tr>  <td> C6 </td>  <td> MOV </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">0</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-MOV-OP_F2EN-MI.html">x86-mov-op/en-mi</a></span>  </td> </tr>
<tr>  <td> C7 </td>  <td> MOV </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">0</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-MOV-OP_F2EN-MI.html">x86-mov-op/en-mi</a></span>  </td> </tr>
<tr>  <td> C9 </td>  <td> LEAVE </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-LEAVE.html">x86-leave</a></span>  </td> </tr>
<tr>  <td> CE </td>  <td> #UD </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:MODE </span> </td>
<td> <span class="v">:O64</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ILLEGAL-INSTRUCTION.html">x86-illegal-instruction</a></span> -- <br><span class="tt">((message . 
          "INTO is illegal in the 64-bit mode!"))</span> </td> </tr>
<tr>  <td> D0 </td>  <td> ROL </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">0</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-SAL_F2SAR_F2SHL_F2SHR_F2RCL_F2RCR_F2ROL_F2ROR.html">x86-sal/sar/shl/shr/rcl/rcr/rol/ror</a></span>  </td> </tr>
<tr>  <td> D0 </td>  <td> ROR </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">1</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-SAL_F2SAR_F2SHL_F2SHR_F2RCL_F2RCR_F2ROL_F2ROR.html">x86-sal/sar/shl/shr/rcl/rcr/rol/ror</a></span>  </td> </tr>
<tr>  <td> D0 </td>  <td> RCL </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">2</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-SAL_F2SAR_F2SHL_F2SHR_F2RCL_F2RCR_F2ROL_F2ROR.html">x86-sal/sar/shl/shr/rcl/rcr/rol/ror</a></span>  </td> </tr>
<tr>  <td> D0 </td>  <td> RCR </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">3</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-SAL_F2SAR_F2SHL_F2SHR_F2RCL_F2RCR_F2ROL_F2ROR.html">x86-sal/sar/shl/shr/rcl/rcr/rol/ror</a></span>  </td> </tr>
<tr>  <td> D0 </td>  <td> SHL/SAL </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">4</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-SAL_F2SAR_F2SHL_F2SHR_F2RCL_F2RCR_F2ROL_F2ROR.html">x86-sal/sar/shl/shr/rcl/rcr/rol/ror</a></span>  </td> </tr>
<tr>  <td> D0 </td>  <td> SHR </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">5</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-SAL_F2SAR_F2SHL_F2SHR_F2RCL_F2RCR_F2ROL_F2ROR.html">x86-sal/sar/shl/shr/rcl/rcr/rol/ror</a></span>  </td> </tr>
<tr>  <td> D0 </td>  <td> SAR </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">7</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-SAL_F2SAR_F2SHL_F2SHR_F2RCL_F2RCR_F2ROL_F2ROR.html">x86-sal/sar/shl/shr/rcl/rcr/rol/ror</a></span>  </td> </tr>
<tr>  <td> D1 </td>  <td> ROL </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">0</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-SAL_F2SAR_F2SHL_F2SHR_F2RCL_F2RCR_F2ROL_F2ROR.html">x86-sal/sar/shl/shr/rcl/rcr/rol/ror</a></span>  </td> </tr>
<tr>  <td> D1 </td>  <td> ROR </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">1</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-SAL_F2SAR_F2SHL_F2SHR_F2RCL_F2RCR_F2ROL_F2ROR.html">x86-sal/sar/shl/shr/rcl/rcr/rol/ror</a></span>  </td> </tr>
<tr>  <td> D1 </td>  <td> RCL </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">2</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-SAL_F2SAR_F2SHL_F2SHR_F2RCL_F2RCR_F2ROL_F2ROR.html">x86-sal/sar/shl/shr/rcl/rcr/rol/ror</a></span>  </td> </tr>
<tr>  <td> D1 </td>  <td> RCR </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">3</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-SAL_F2SAR_F2SHL_F2SHR_F2RCL_F2RCR_F2ROL_F2ROR.html">x86-sal/sar/shl/shr/rcl/rcr/rol/ror</a></span>  </td> </tr>
<tr>  <td> D1 </td>  <td> SHL/SAL </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">4</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-SAL_F2SAR_F2SHL_F2SHR_F2RCL_F2RCR_F2ROL_F2ROR.html">x86-sal/sar/shl/shr/rcl/rcr/rol/ror</a></span>  </td> </tr>
<tr>  <td> D1 </td>  <td> SHR </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">5</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-SAL_F2SAR_F2SHL_F2SHR_F2RCL_F2RCR_F2ROL_F2ROR.html">x86-sal/sar/shl/shr/rcl/rcr/rol/ror</a></span>  </td> </tr>
<tr>  <td> D1 </td>  <td> SAR </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">7</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-SAL_F2SAR_F2SHL_F2SHR_F2RCL_F2RCR_F2ROL_F2ROR.html">x86-sal/sar/shl/shr/rcl/rcr/rol/ror</a></span>  </td> </tr>
<tr>  <td> D2 </td>  <td> ROL </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">0</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-SAL_F2SAR_F2SHL_F2SHR_F2RCL_F2RCR_F2ROL_F2ROR.html">x86-sal/sar/shl/shr/rcl/rcr/rol/ror</a></span>  </td> </tr>
<tr>  <td> D2 </td>  <td> ROR </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">1</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-SAL_F2SAR_F2SHL_F2SHR_F2RCL_F2RCR_F2ROL_F2ROR.html">x86-sal/sar/shl/shr/rcl/rcr/rol/ror</a></span>  </td> </tr>
<tr>  <td> D2 </td>  <td> RCL </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">2</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-SAL_F2SAR_F2SHL_F2SHR_F2RCL_F2RCR_F2ROL_F2ROR.html">x86-sal/sar/shl/shr/rcl/rcr/rol/ror</a></span>  </td> </tr>
<tr>  <td> D2 </td>  <td> RCR </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">3</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-SAL_F2SAR_F2SHL_F2SHR_F2RCL_F2RCR_F2ROL_F2ROR.html">x86-sal/sar/shl/shr/rcl/rcr/rol/ror</a></span>  </td> </tr>
<tr>  <td> D2 </td>  <td> SHL/SAL </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">4</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-SAL_F2SAR_F2SHL_F2SHR_F2RCL_F2RCR_F2ROL_F2ROR.html">x86-sal/sar/shl/shr/rcl/rcr/rol/ror</a></span>  </td> </tr>
<tr>  <td> D2 </td>  <td> SHR </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">5</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-SAL_F2SAR_F2SHL_F2SHR_F2RCL_F2RCR_F2ROL_F2ROR.html">x86-sal/sar/shl/shr/rcl/rcr/rol/ror</a></span>  </td> </tr>
<tr>  <td> D2 </td>  <td> SAR </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">7</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-SAL_F2SAR_F2SHL_F2SHR_F2RCL_F2RCR_F2ROL_F2ROR.html">x86-sal/sar/shl/shr/rcl/rcr/rol/ror</a></span>  </td> </tr>
<tr>  <td> D3 </td>  <td> ROL </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">0</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-SAL_F2SAR_F2SHL_F2SHR_F2RCL_F2RCR_F2ROL_F2ROR.html">x86-sal/sar/shl/shr/rcl/rcr/rol/ror</a></span>  </td> </tr>
<tr>  <td> D3 </td>  <td> ROR </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">1</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-SAL_F2SAR_F2SHL_F2SHR_F2RCL_F2RCR_F2ROL_F2ROR.html">x86-sal/sar/shl/shr/rcl/rcr/rol/ror</a></span>  </td> </tr>
<tr>  <td> D3 </td>  <td> RCL </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">2</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-SAL_F2SAR_F2SHL_F2SHR_F2RCL_F2RCR_F2ROL_F2ROR.html">x86-sal/sar/shl/shr/rcl/rcr/rol/ror</a></span>  </td> </tr>
<tr>  <td> D3 </td>  <td> RCR </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">3</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-SAL_F2SAR_F2SHL_F2SHR_F2RCL_F2RCR_F2ROL_F2ROR.html">x86-sal/sar/shl/shr/rcl/rcr/rol/ror</a></span>  </td> </tr>
<tr>  <td> D3 </td>  <td> SHL/SAL </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">4</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-SAL_F2SAR_F2SHL_F2SHR_F2RCL_F2RCR_F2ROL_F2ROR.html">x86-sal/sar/shl/shr/rcl/rcr/rol/ror</a></span>  </td> </tr>
<tr>  <td> D3 </td>  <td> SHR </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">5</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-SAL_F2SAR_F2SHL_F2SHR_F2RCL_F2RCR_F2ROL_F2ROR.html">x86-sal/sar/shl/shr/rcl/rcr/rol/ror</a></span>  </td> </tr>
<tr>  <td> D3 </td>  <td> SAR </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">7</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-SAL_F2SAR_F2SHL_F2SHR_F2RCL_F2RCR_F2ROL_F2ROR.html">x86-sal/sar/shl/shr/rcl/rcr/rol/ror</a></span>  </td> </tr>
<tr>  <td> D4 </td>  <td> #UD </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:MODE </span> </td>
<td> <span class="v">:O64</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ILLEGAL-INSTRUCTION.html">x86-illegal-instruction</a></span> -- <br><span class="tt">((message . "AAM is illegal in the 64-bit mode!"))</span> </td> </tr>
<tr>  <td> D5 </td>  <td> #UD </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:MODE </span> </td>
<td> <span class="v">:O64</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ILLEGAL-INSTRUCTION.html">x86-illegal-instruction</a></span> -- <br><span class="tt">((message . "AAD is illegal in the 64-bit mode!"))</span> </td> </tr>
<tr>  <td> E0 </td>  <td> LOOPNE/LOOPNZ </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-LOOP.html">x86-loop</a></span>  </td> </tr>
<tr>  <td> E1 </td>  <td> LOOPE/LOOPZ </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-LOOP.html">x86-loop</a></span>  </td> </tr>
<tr>  <td> E2 </td>  <td> LOOP </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-LOOP.html">x86-loop</a></span>  </td> </tr>
<tr>  <td> E3 </td>  <td> JrCXZ </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-JRCXZ.html">x86-jrcxz</a></span>  </td> </tr>
<tr>  <td> E8 </td>  <td> CALL </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-CALL-E8-OP_F2EN-M.html">x86-call-e8-op/en-m</a></span>  </td> </tr>
<tr>  <td> E9 </td>  <td> JMP </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-NEAR-JMP-OP_F2EN-D.html">x86-near-jmp-op/en-d</a></span>  </td> </tr>
<tr>  <td> EA </td>  <td> #UD </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:MODE </span> </td>
<td> <span class="v">:O64</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ILLEGAL-INSTRUCTION.html">x86-illegal-instruction</a></span> -- <br><span class="tt">((message . "JMP is illegal in the 64-bit mode!"))</span> </td> </tr>
<tr>  <td> EB </td>  <td> JMP </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-NEAR-JMP-OP_F2EN-D.html">x86-near-jmp-op/en-d</a></span>  </td> </tr>
<tr>  <td> F0 </td>  <td> PREFIX-LOCK </td>  <td> <table class="xtable"></table> </td>  <td> <span class="v">NO INSTRUCTION</span> </td> </tr>
<tr>  <td> F2 </td>  <td> PREFIX-REPNE </td>  <td> <table class="xtable"></table> </td>  <td> <span class="v">NO INSTRUCTION</span> </td> </tr>
<tr>  <td> F3 </td>  <td> PREFIX-REP/REPE </td>  <td> <table class="xtable"></table> </td>  <td> <span class="v">NO INSTRUCTION</span> </td> </tr>
<tr>  <td> F4 </td>  <td> HLT </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-HLT.html">x86-hlt</a></span>  </td> </tr>
<tr>  <td> F5 </td>  <td> CMC </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-CMC_F2CLC_F2STC_F2CLD_F2STD.html">x86-cmc/clc/stc/cld/std</a></span>  </td> </tr>
<tr>  <td> F6 </td>  <td> TEST </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">0</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP-TEST-E-I.html">x86-add/adc/sub/sbb/or/and/xor/cmp-test-e-i</a></span> -- <br><span class="tt">((operation . #x7))</span> </td> </tr>
<tr>  <td> F6 </td>  <td> NOT </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">2</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-NOT_F2NEG-F6-F7.html">x86-not/neg-f6-f7</a></span>  </td> </tr>
<tr>  <td> F6 </td>  <td> NEG </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">3</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-NOT_F2NEG-F6-F7.html">x86-not/neg-f6-f7</a></span>  </td> </tr>
<tr>  <td> F6 </td>  <td> MUL </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">4</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-MUL.html">x86-mul</a></span>  </td> </tr>
<tr>  <td> F6 </td>  <td> IMUL </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">5</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-IMUL-OP_F2EN-M.html">x86-imul-op/en-m</a></span>  </td> </tr>
<tr>  <td> F6 </td>  <td> DIV </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">6</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-DIV.html">x86-div</a></span>  </td> </tr>
<tr>  <td> F6 </td>  <td> IDIV </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">7</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-IDIV.html">x86-idiv</a></span>  </td> </tr>
<tr>  <td> F7 </td>  <td> TEST </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">0</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADD_F2ADC_F2SUB_F2SBB_F2OR_F2AND_F2XOR_F2CMP-TEST-E-I.html">x86-add/adc/sub/sbb/or/and/xor/cmp-test-e-i</a></span> -- <br><span class="tt">((operation . #x7))</span> </td> </tr>
<tr>  <td> F7 </td>  <td> NOT </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">2</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-NOT_F2NEG-F6-F7.html">x86-not/neg-f6-f7</a></span>  </td> </tr>
<tr>  <td> F7 </td>  <td> NEG </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">3</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-NOT_F2NEG-F6-F7.html">x86-not/neg-f6-f7</a></span>  </td> </tr>
<tr>  <td> F7 </td>  <td> MUL </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">4</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-MUL.html">x86-mul</a></span>  </td> </tr>
<tr>  <td> F7 </td>  <td> IMUL </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">5</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-IMUL-OP_F2EN-M.html">x86-imul-op/en-m</a></span>  </td> </tr>
<tr>  <td> F7 </td>  <td> DIV </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">6</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-DIV.html">x86-div</a></span>  </td> </tr>
<tr>  <td> F7 </td>  <td> IDIV </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">7</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-IDIV.html">x86-idiv</a></span>  </td> </tr>
<tr>  <td> F8 </td>  <td> CLC </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-CMC_F2CLC_F2STC_F2CLD_F2STD.html">x86-cmc/clc/stc/cld/std</a></span>  </td> </tr>
<tr>  <td> F9 </td>  <td> STC </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-CMC_F2CLC_F2STC_F2CLD_F2STD.html">x86-cmc/clc/stc/cld/std</a></span>  </td> </tr>
<tr>  <td> FC </td>  <td> CLD </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-CMC_F2CLC_F2STC_F2CLD_F2STD.html">x86-cmc/clc/stc/cld/std</a></span>  </td> </tr>
<tr>  <td> FD </td>  <td> STD </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-CMC_F2CLC_F2STC_F2CLD_F2STD.html">x86-cmc/clc/stc/cld/std</a></span>  </td> </tr>
<tr>  <td> FE </td>  <td> INC </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">0</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-INC_F2DEC-FE-FF.html">x86-inc/dec-fe-ff</a></span>  </td> </tr>
<tr>  <td> FE </td>  <td> DEC </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">1</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-INC_F2DEC-FE-FF.html">x86-inc/dec-fe-ff</a></span>  </td> </tr>
<tr>  <td> FF </td>  <td> INC </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">0</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-INC_F2DEC-FE-FF.html">x86-inc/dec-fe-ff</a></span>  </td> </tr>
<tr>  <td> FF </td>  <td> DEC </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">1</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-INC_F2DEC-FE-FF.html">x86-inc/dec-fe-ff</a></span>  </td> </tr>
<tr>  <td> FF </td>  <td> near CALL </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">2</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-CALL-FF_F22-OP_F2EN-M.html">x86-call-ff/2-op/en-m</a></span>  </td> </tr>
<tr>  <td> FF </td>  <td> near JMP </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">4</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-NEAR-JMP-OP_F2EN-M.html">x86-near-jmp-op/en-m</a></span>  </td> </tr>
<tr>  <td> FF </td>  <td> far JMP </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">5</span> </td> </tr>
<tr>
<td> <span class="v">:MOD </span> </td>
<td> <span class="v">:MEM</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-FAR-JMP-OP_F2EN-D.html">x86-far-jmp-op/en-d</a></span>  </td> </tr>
<tr>  <td> FF </td>  <td> PUSH </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">6</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-PUSH-EV.html">x86-push-ev</a></span>  </td> </tr> </table> 
 

</body>
</html>
