--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

F:\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n 3
-fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf TOP_MODULE.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc3s250e,tq144,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock fpga_clk1 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
CCout       |   10.009(R)|clk               |   0.000|
DCout       |   10.218(R)|clk               |   0.000|
an0         |    7.355(R)|clk               |   0.000|
an1         |    6.737(R)|clk               |   0.000|
an2         |    6.392(R)|clk               |   0.000|
an3         |    6.220(R)|clk               |   0.000|
seg0        |    9.648(R)|clk               |   0.000|
seg1        |   10.522(R)|clk               |   0.000|
seg2        |   10.168(R)|clk               |   0.000|
seg3        |    9.936(R)|clk               |   0.000|
seg4        |    9.913(R)|clk               |   0.000|
seg5        |   10.099(R)|clk               |   0.000|
seg6        |    9.916(R)|clk               |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock Mode
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Mode           |    3.456|         |         |         |
Stress         |    3.456|         |         |         |
fpga_clk1      |    4.920|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Stress
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Mode           |    3.456|         |         |         |
Stress         |    3.456|         |         |         |
fpga_clk1      |    4.920|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_clk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Mode           |   41.707|   34.876|         |         |
Stress         |   41.707|   35.216|         |         |
fpga_clk1      |    5.544|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
Mode           |ring_out       |   37.757|
Stress         |ring_out       |   38.097|
---------------+---------------+---------+


Analysis completed Thu Jun 29 16:57:27 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 183 MB



