#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x6385d46ddc00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x6385d46dfcb0 .scope module, "test_KaratMul" "test_KaratMul" 3 114;
 .timescale 0 0;
v0x6385d4702460_0 .var "a", 127 0;
v0x6385d4702570_0 .var "b", 127 0;
v0x6385d4702640_0 .var "clk", 0 0;
v0x6385d4702710_0 .net "done", 0 0, L_0x6385d4703d10;  1 drivers
v0x6385d47027b0_0 .var/2s "i", 31 0;
v0x6385d4702850_0 .var/2s "j", 31 0;
v0x6385d4702930_0 .net/s "res", 255 0, L_0x6385d4715dc0;  1 drivers
v0x6385d47029f0_0 .var "rst", 0 0;
v0x6385d4702a90_0 .var "strt", 0 0;
S_0x6385d46decf0 .scope module, "_mul" "KaratMul" 3 119, 4 1 0, S_0x6385d46dfcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "strt";
    .port_info 3 /INPUT 128 "a";
    .port_info 4 /INPUT 128 "b";
    .port_info 5 /OUTPUT 256 "res";
    .port_info 6 /OUTPUT 1 "done";
P_0x6385d46e0460 .param/l "N" 1 4 2, +C4<00000000000000000000000010000000>;
P_0x6385d46e04a0 .param/l "R" 1 4 3, +C4<00000000000000000000000100000000>;
v0x6385d47014a0_0 .net *"_ivl_1", 0 0, L_0x6385d47154c0;  1 drivers
L_0x7a1bcbcb0378 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6385d47015a0_0 .net *"_ivl_10", 127 0, L_0x7a1bcbcb0378;  1 drivers
v0x6385d4701680_0 .net *"_ivl_13", 127 0, L_0x6385d4715910;  1 drivers
L_0x7a1bcbcb03c0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6385d4701770_0 .net *"_ivl_16", 255 0, L_0x7a1bcbcb03c0;  1 drivers
v0x6385d4701850_0 .net *"_ivl_19", 255 0, L_0x6385d4715cd0;  1 drivers
L_0x7a1bcbcb0330 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6385d4701930_0 .net *"_ivl_2", 127 0, L_0x7a1bcbcb0330;  1 drivers
v0x6385d4701a10_0 .net *"_ivl_5", 127 0, L_0x6385d47155b0;  1 drivers
v0x6385d4701af0_0 .net *"_ivl_9", 0 0, L_0x6385d4715820;  1 drivers
v0x6385d4701bd0_0 .net "a", 127 0, v0x6385d4702460_0;  1 drivers
v0x6385d4701cb0_0 .net "b", 127 0, v0x6385d4702570_0;  1 drivers
v0x6385d4701d90_0 .net "clk", 0 0, v0x6385d4702640_0;  1 drivers
v0x6385d4701ec0_0 .net "done", 0 0, L_0x6385d4703d10;  alias, 1 drivers
v0x6385d4701f60_0 .var "output_inv", 0 0;
v0x6385d4702000_0 .net "res", 255 0, L_0x6385d4715dc0;  alias, 1 drivers
v0x6385d47020e0_0 .net "res_mod", 255 0, L_0x6385d4715240;  1 drivers
v0x6385d47021d0_0 .net "rst", 0 0, v0x6385d47029f0_0;  1 drivers
v0x6385d4702300_0 .net "strt", 0 0, v0x6385d4702a90_0;  1 drivers
L_0x6385d47154c0 .part v0x6385d4702460_0, 127, 1;
L_0x6385d47155b0 .arith/sub 128, L_0x7a1bcbcb0330, v0x6385d4702460_0;
L_0x6385d47156a0 .functor MUXZ 128, v0x6385d4702460_0, L_0x6385d47155b0, L_0x6385d47154c0, C4<>;
L_0x6385d4715820 .part v0x6385d4702570_0, 127, 1;
L_0x6385d4715910 .arith/sub 128, L_0x7a1bcbcb0378, v0x6385d4702570_0;
L_0x6385d4715a00 .functor MUXZ 128, v0x6385d4702570_0, L_0x6385d4715910, L_0x6385d4715820, C4<>;
L_0x6385d4715cd0 .arith/sub 256, L_0x7a1bcbcb03c0, L_0x6385d4715240;
L_0x6385d4715dc0 .functor MUXZ 256, L_0x6385d4715240, L_0x6385d4715cd0, v0x6385d4701f60_0, C4<>;
S_0x6385d46dc560 .scope module, "_mul" "UKarat" 4 16, 5 41 0, S_0x6385d46decf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "strt";
    .port_info 3 /INPUT 128 "a";
    .port_info 4 /INPUT 128 "b";
    .port_info 5 /OUTPUT 256 "res";
    .port_info 6 /OUTPUT 1 "done";
P_0x6385d4679ca0 .param/l "K" 1 5 43, +C4<00000000000000000000000001000000>;
P_0x6385d4679ce0 .param/l "N" 0 5 42, +C4<00000000000000000000000010000000>;
P_0x6385d4679d20 .param/l "R" 1 5 44, +C4<00000000000000000000000100000000>;
v0x6385d46fed00_0 .net *"_ivl_11", 63 0, L_0x6385d4702f30;  1 drivers
v0x6385d46fee00_0 .net *"_ivl_12", 64 0, L_0x6385d4703000;  1 drivers
v0x6385d46feee0_0 .net *"_ivl_15", 63 0, L_0x6385d4703160;  1 drivers
v0x6385d46fefa0_0 .net *"_ivl_16", 64 0, L_0x6385d4703290;  1 drivers
L_0x7a1bcbcb0060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6385d46ff080_0 .net *"_ivl_19", 0 0, L_0x7a1bcbcb0060;  1 drivers
L_0x7a1bcbcb00a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6385d46ff1b0_0 .net/2u *"_ivl_22", 0 0, L_0x7a1bcbcb00a8;  1 drivers
v0x6385d46ff290_0 .net *"_ivl_25", 63 0, L_0x6385d4703510;  1 drivers
v0x6385d46ff370_0 .net *"_ivl_26", 64 0, L_0x6385d4703610;  1 drivers
v0x6385d46ff450_0 .net *"_ivl_29", 63 0, L_0x6385d4703730;  1 drivers
v0x6385d46ff5c0_0 .net *"_ivl_30", 64 0, L_0x6385d47038d0;  1 drivers
L_0x7a1bcbcb00f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6385d46ff6a0_0 .net *"_ivl_33", 0 0, L_0x7a1bcbcb00f0;  1 drivers
v0x6385d46ff780_0 .net *"_ivl_36", 2 0, L_0x6385d4703b80;  1 drivers
v0x6385d46ff860_0 .net *"_ivl_40", 255 0, L_0x6385d4703e90;  1 drivers
L_0x7a1bcbcb0138 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6385d46ff940_0 .net *"_ivl_43", 127 0, L_0x7a1bcbcb0138;  1 drivers
v0x6385d46ffa20_0 .net *"_ivl_44", 255 0, L_0x6385d4714250;  1 drivers
v0x6385d46ffb00_0 .net *"_ivl_46", 127 0, L_0x6385d47140c0;  1 drivers
L_0x7a1bcbcb0180 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6385d46ffbe0_0 .net *"_ivl_48", 127 0, L_0x7a1bcbcb0180;  1 drivers
v0x6385d46ffcc0_0 .net *"_ivl_50", 255 0, L_0x6385d4714390;  1 drivers
L_0x7a1bcbcb01c8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6385d46ffda0_0 .net *"_ivl_53", 125 0, L_0x7a1bcbcb01c8;  1 drivers
v0x6385d46ffe80_0 .net *"_ivl_54", 255 0, L_0x6385d47141b0;  1 drivers
L_0x7a1bcbcb0210 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6385d46fff60_0 .net *"_ivl_57", 127 0, L_0x7a1bcbcb0210;  1 drivers
v0x6385d4700040_0 .net *"_ivl_58", 255 0, L_0x6385d4714620;  1 drivers
v0x6385d4700120_0 .net *"_ivl_60", 255 0, L_0x6385d4714820;  1 drivers
L_0x7a1bcbcb0258 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6385d4700200_0 .net *"_ivl_63", 127 0, L_0x7a1bcbcb0258;  1 drivers
v0x6385d47002e0_0 .net *"_ivl_64", 255 0, L_0x6385d4714910;  1 drivers
v0x6385d47003c0_0 .net *"_ivl_66", 255 0, L_0x6385d4714bc0;  1 drivers
v0x6385d47004a0_0 .net *"_ivl_68", 191 0, L_0x6385d4714ad0;  1 drivers
L_0x7a1bcbcb02a0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6385d4700580_0 .net *"_ivl_70", 63 0, L_0x7a1bcbcb02a0;  1 drivers
v0x6385d4700660_0 .net *"_ivl_72", 255 0, L_0x6385d4714de0;  1 drivers
v0x6385d4700740_0 .net *"_ivl_74", 255 0, L_0x6385d4714f20;  1 drivers
L_0x7a1bcbcb02e8 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6385d4700820_0 .net *"_ivl_77", 127 0, L_0x7a1bcbcb02e8;  1 drivers
v0x6385d4700900_0 .net *"_ivl_78", 255 0, L_0x6385d4715100;  1 drivers
L_0x7a1bcbcb0018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6385d47009e0_0 .net/2u *"_ivl_8", 0 0, L_0x7a1bcbcb0018;  1 drivers
v0x6385d4700ac0_0 .net "a", 127 0, L_0x6385d47156a0;  1 drivers
v0x6385d4700ba0_0 .net "b", 127 0, L_0x6385d4715a00;  1 drivers
v0x6385d4700c80_0 .net "clk", 0 0, v0x6385d4702640_0;  alias, 1 drivers
v0x6385d4700d20_0 .net "dhigh", 0 0, v0x6385d46fca60_0;  1 drivers
v0x6385d4700dc0_0 .net "dlow", 0 0, v0x6385d46fd8f0_0;  1 drivers
v0x6385d4700e60_0 .net "done", 0 0, L_0x6385d4703d10;  alias, 1 drivers
v0x6385d4700f00_0 .net "dsum", 0 0, v0x6385d46fe7d0_0;  1 drivers
v0x6385d4700fa0_0 .net "res", 255 0, L_0x6385d4715240;  alias, 1 drivers
v0x6385d4701040_0 .net "rhigh", 127 0, v0x6385d46fcc00_0;  1 drivers
v0x6385d4701100_0 .net "rlow", 127 0, v0x6385d46fda70_0;  1 drivers
v0x6385d47011d0_0 .net "rst", 0 0, v0x6385d47029f0_0;  alias, 1 drivers
v0x6385d4701270_0 .net "rsum", 129 0, v0x6385d46fe970_0;  1 drivers
v0x6385d4701340_0 .net "strt", 0 0, v0x6385d4702a90_0;  alias, 1 drivers
L_0x6385d4702bc0 .part L_0x6385d47156a0, 0, 64;
L_0x6385d4702c90 .part L_0x6385d4715a00, 0, 64;
L_0x6385d4702d90 .part L_0x6385d47156a0, 64, 64;
L_0x6385d4702e60 .part L_0x6385d4715a00, 64, 64;
L_0x6385d4702f30 .part L_0x6385d47156a0, 64, 64;
L_0x6385d4703000 .concat [ 64 1 0 0], L_0x6385d4702f30, L_0x7a1bcbcb0018;
L_0x6385d4703160 .part L_0x6385d47156a0, 0, 64;
L_0x6385d4703290 .concat [ 64 1 0 0], L_0x6385d4703160, L_0x7a1bcbcb0060;
L_0x6385d47033d0 .arith/sum 65, L_0x6385d4703000, L_0x6385d4703290;
L_0x6385d4703510 .part L_0x6385d4715a00, 64, 64;
L_0x6385d4703610 .concat [ 64 1 0 0], L_0x6385d4703510, L_0x7a1bcbcb00a8;
L_0x6385d4703730 .part L_0x6385d4715a00, 0, 64;
L_0x6385d47038d0 .concat [ 64 1 0 0], L_0x6385d4703730, L_0x7a1bcbcb00f0;
L_0x6385d47039c0 .arith/sum 65, L_0x6385d4703610, L_0x6385d47038d0;
L_0x6385d4703b80 .concat [ 1 1 1 0], v0x6385d46fe7d0_0, v0x6385d46fca60_0, v0x6385d46fd8f0_0;
L_0x6385d4703d10 .reduce/and L_0x6385d4703b80;
L_0x6385d4703e90 .concat [ 128 128 0 0], v0x6385d46fcc00_0, L_0x7a1bcbcb0138;
L_0x6385d47140c0 .part L_0x6385d4703e90, 0, 128;
L_0x6385d4714250 .concat [ 128 128 0 0], L_0x7a1bcbcb0180, L_0x6385d47140c0;
L_0x6385d4714390 .concat [ 130 126 0 0], v0x6385d46fe970_0, L_0x7a1bcbcb01c8;
L_0x6385d47141b0 .concat [ 128 128 0 0], v0x6385d46fda70_0, L_0x7a1bcbcb0210;
L_0x6385d4714620 .arith/sub 256, L_0x6385d4714390, L_0x6385d47141b0;
L_0x6385d4714820 .concat [ 128 128 0 0], v0x6385d46fcc00_0, L_0x7a1bcbcb0258;
L_0x6385d4714910 .arith/sub 256, L_0x6385d4714620, L_0x6385d4714820;
L_0x6385d4714ad0 .part L_0x6385d4714910, 0, 192;
L_0x6385d4714bc0 .concat [ 64 192 0 0], L_0x7a1bcbcb02a0, L_0x6385d4714ad0;
L_0x6385d4714de0 .arith/sum 256, L_0x6385d4714250, L_0x6385d4714bc0;
L_0x6385d4714f20 .concat [ 128 128 0 0], v0x6385d46fda70_0, L_0x7a1bcbcb02e8;
L_0x6385d4715100 .arith/sum 256, L_0x6385d4714de0, L_0x6385d4714f20;
L_0x6385d4715240 .functor MUXZ 256, L_0x6385d4715240, L_0x6385d4715100, L_0x6385d4703d10, C4<>;
S_0x6385d4668540 .scope module, "_high" "UMull" 5 72, 5 1 0, S_0x6385d46dc560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "strt";
    .port_info 3 /INPUT 64 "a";
    .port_info 4 /INPUT 64 "b";
    .port_info 5 /OUTPUT 128 "res";
    .port_info 6 /OUTPUT 1 "done";
P_0x6385d46e2530 .param/l "N" 0 5 2, +C4<00000000000000000000000001000000>;
P_0x6385d46e2570 .param/l "R" 1 5 3, +C4<00000000000000000000000010000000>;
v0x6385d46e0cb0_0 .net "a", 63 0, L_0x6385d4702d90;  1 drivers
v0x6385d469eb90_0 .var "aa", 127 0;
v0x6385d4699320_0 .var "accum", 127 0;
v0x6385d46fc790_0 .net "b", 63 0, L_0x6385d4702e60;  1 drivers
v0x6385d46fc870_0 .var "bb", 63 0;
v0x6385d46fc9a0_0 .net "clk", 0 0, v0x6385d4702640_0;  alias, 1 drivers
v0x6385d46fca60_0 .var "done", 0 0;
v0x6385d46fcb20_0 .var "new_accum", 127 0;
v0x6385d46fcc00_0 .var "res", 127 0;
v0x6385d46fcce0_0 .net "rst", 0 0, v0x6385d47029f0_0;  alias, 1 drivers
v0x6385d46fcda0_0 .net "strt", 0 0, v0x6385d4702a90_0;  alias, 1 drivers
E_0x6385d46a8e60 .event posedge, v0x6385d46fc9a0_0;
S_0x6385d46fcf40 .scope module, "_low" "UMull" 5 60, 5 1 0, S_0x6385d46dc560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "strt";
    .port_info 3 /INPUT 64 "a";
    .port_info 4 /INPUT 64 "b";
    .port_info 5 /OUTPUT 128 "res";
    .port_info 6 /OUTPUT 1 "done";
P_0x6385d46fd0f0 .param/l "N" 0 5 2, +C4<00000000000000000000000001000000>;
P_0x6385d46fd130 .param/l "R" 1 5 3, +C4<00000000000000000000000010000000>;
v0x6385d46fd390_0 .net "a", 63 0, L_0x6385d4702bc0;  1 drivers
v0x6385d46fd470_0 .var "aa", 127 0;
v0x6385d46fd550_0 .var "accum", 127 0;
v0x6385d46fd640_0 .net "b", 63 0, L_0x6385d4702c90;  1 drivers
v0x6385d46fd720_0 .var "bb", 63 0;
v0x6385d46fd850_0 .net "clk", 0 0, v0x6385d4702640_0;  alias, 1 drivers
v0x6385d46fd8f0_0 .var "done", 0 0;
v0x6385d46fd990_0 .var "new_accum", 127 0;
v0x6385d46fda70_0 .var "res", 127 0;
v0x6385d46fdb50_0 .net "rst", 0 0, v0x6385d47029f0_0;  alias, 1 drivers
v0x6385d46fdc20_0 .net "strt", 0 0, v0x6385d4702a90_0;  alias, 1 drivers
S_0x6385d46fdd90 .scope module, "_sum" "UMull" 5 84, 5 1 0, S_0x6385d46dc560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "strt";
    .port_info 3 /INPUT 65 "a";
    .port_info 4 /INPUT 65 "b";
    .port_info 5 /OUTPUT 130 "res";
    .port_info 6 /OUTPUT 1 "done";
P_0x6385d46fdf50 .param/l "N" 0 5 2, +C4<00000000000000000000000001000001>;
P_0x6385d46fdf90 .param/l "R" 1 5 3, +C4<00000000000000000000000010000010>;
v0x6385d46fe220_0 .net "a", 64 0, L_0x6385d47033d0;  1 drivers
v0x6385d46fe300_0 .var "aa", 129 0;
v0x6385d46fe3e0_0 .var "accum", 129 0;
v0x6385d46fe4d0_0 .net "b", 64 0, L_0x6385d47039c0;  1 drivers
v0x6385d46fe5b0_0 .var "bb", 64 0;
v0x6385d46fe6e0_0 .net "clk", 0 0, v0x6385d4702640_0;  alias, 1 drivers
v0x6385d46fe7d0_0 .var "done", 0 0;
v0x6385d46fe890_0 .var "new_accum", 129 0;
v0x6385d46fe970_0 .var "res", 129 0;
v0x6385d46fea50_0 .net "rst", 0 0, v0x6385d47029f0_0;  alias, 1 drivers
v0x6385d46feaf0_0 .net "strt", 0 0, v0x6385d4702a90_0;  alias, 1 drivers
    .scope S_0x6385d46fcf40;
T_0 ;
    %wait E_0x6385d46a8e60;
    %load/vec4 v0x6385d46fdb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6385d46fd8f0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6385d46fda70_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x6385d46fdc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x6385d46fd390_0;
    %pad/u 128;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x6385d46fd470_0, 0;
    %load/vec4 v0x6385d46fd640_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x6385d46fd720_0, 0;
    %load/vec4 v0x6385d46fd640_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_0.4, 8;
    %load/vec4 v0x6385d46fd390_0;
    %pad/u 128;
    %jmp/1 T_0.5, 8;
T_0.4 ; End of true expr.
    %pushi/vec4 0, 0, 128;
    %jmp/0 T_0.5, 8;
 ; End of false expr.
    %blend;
T_0.5;
    %assign/vec4 v0x6385d46fd550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6385d46fd8f0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x6385d46fd470_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x6385d46fd470_0, 0;
    %load/vec4 v0x6385d46fd720_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x6385d46fd720_0, 0;
    %load/vec4 v0x6385d46fd720_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_0.6, 8;
    %load/vec4 v0x6385d46fd550_0;
    %load/vec4 v0x6385d46fd470_0;
    %add;
    %jmp/1 T_0.7, 8;
T_0.6 ; End of true expr.
    %load/vec4 v0x6385d46fd550_0;
    %jmp/0 T_0.7, 8;
 ; End of false expr.
    %blend;
T_0.7;
    %store/vec4 v0x6385d46fd990_0, 0, 128;
    %load/vec4 v0x6385d46fd990_0;
    %assign/vec4 v0x6385d46fd550_0, 0;
    %load/vec4 v0x6385d46fd720_0;
    %cmpi/u 1, 0, 64;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0x6385d46fd8f0_0, 0;
    %load/vec4 v0x6385d46fd720_0;
    %cmpi/u 1, 0, 64;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_0.8, 8;
    %load/vec4 v0x6385d46fd990_0;
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %load/vec4 v0x6385d46fda70_0;
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %assign/vec4 v0x6385d46fda70_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x6385d4668540;
T_1 ;
    %wait E_0x6385d46a8e60;
    %load/vec4 v0x6385d46fcce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6385d46fca60_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6385d46fcc00_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x6385d46fcda0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x6385d46e0cb0_0;
    %pad/u 128;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x6385d469eb90_0, 0;
    %load/vec4 v0x6385d46fc790_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x6385d46fc870_0, 0;
    %load/vec4 v0x6385d46fc790_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_1.4, 8;
    %load/vec4 v0x6385d46e0cb0_0;
    %pad/u 128;
    %jmp/1 T_1.5, 8;
T_1.4 ; End of true expr.
    %pushi/vec4 0, 0, 128;
    %jmp/0 T_1.5, 8;
 ; End of false expr.
    %blend;
T_1.5;
    %assign/vec4 v0x6385d4699320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6385d46fca60_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x6385d469eb90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x6385d469eb90_0, 0;
    %load/vec4 v0x6385d46fc870_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x6385d46fc870_0, 0;
    %load/vec4 v0x6385d46fc870_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_1.6, 8;
    %load/vec4 v0x6385d4699320_0;
    %load/vec4 v0x6385d469eb90_0;
    %add;
    %jmp/1 T_1.7, 8;
T_1.6 ; End of true expr.
    %load/vec4 v0x6385d4699320_0;
    %jmp/0 T_1.7, 8;
 ; End of false expr.
    %blend;
T_1.7;
    %store/vec4 v0x6385d46fcb20_0, 0, 128;
    %load/vec4 v0x6385d46fcb20_0;
    %assign/vec4 v0x6385d4699320_0, 0;
    %load/vec4 v0x6385d46fc870_0;
    %cmpi/u 1, 0, 64;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0x6385d46fca60_0, 0;
    %load/vec4 v0x6385d46fc870_0;
    %cmpi/u 1, 0, 64;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_1.8, 8;
    %load/vec4 v0x6385d46fcb20_0;
    %jmp/1 T_1.9, 8;
T_1.8 ; End of true expr.
    %load/vec4 v0x6385d46fcc00_0;
    %jmp/0 T_1.9, 8;
 ; End of false expr.
    %blend;
T_1.9;
    %assign/vec4 v0x6385d46fcc00_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x6385d46fdd90;
T_2 ;
    %wait E_0x6385d46a8e60;
    %load/vec4 v0x6385d46fea50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6385d46fe7d0_0, 0;
    %pushi/vec4 0, 0, 130;
    %assign/vec4 v0x6385d46fe970_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x6385d46feaf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x6385d46fe220_0;
    %pad/u 130;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x6385d46fe300_0, 0;
    %load/vec4 v0x6385d46fe4d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x6385d46fe5b0_0, 0;
    %load/vec4 v0x6385d46fe4d0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.4, 8;
    %load/vec4 v0x6385d46fe220_0;
    %pad/u 130;
    %jmp/1 T_2.5, 8;
T_2.4 ; End of true expr.
    %pushi/vec4 0, 0, 130;
    %jmp/0 T_2.5, 8;
 ; End of false expr.
    %blend;
T_2.5;
    %assign/vec4 v0x6385d46fe3e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6385d46fe7d0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x6385d46fe300_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x6385d46fe300_0, 0;
    %load/vec4 v0x6385d46fe5b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x6385d46fe5b0_0, 0;
    %load/vec4 v0x6385d46fe5b0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.6, 8;
    %load/vec4 v0x6385d46fe3e0_0;
    %load/vec4 v0x6385d46fe300_0;
    %add;
    %jmp/1 T_2.7, 8;
T_2.6 ; End of true expr.
    %load/vec4 v0x6385d46fe3e0_0;
    %jmp/0 T_2.7, 8;
 ; End of false expr.
    %blend;
T_2.7;
    %store/vec4 v0x6385d46fe890_0, 0, 130;
    %load/vec4 v0x6385d46fe890_0;
    %assign/vec4 v0x6385d46fe3e0_0, 0;
    %load/vec4 v0x6385d46fe5b0_0;
    %cmpi/u 1, 0, 65;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0x6385d46fe7d0_0, 0;
    %load/vec4 v0x6385d46fe5b0_0;
    %cmpi/u 1, 0, 65;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_2.8, 8;
    %load/vec4 v0x6385d46fe890_0;
    %jmp/1 T_2.9, 8;
T_2.8 ; End of true expr.
    %load/vec4 v0x6385d46fe970_0;
    %jmp/0 T_2.9, 8;
 ; End of false expr.
    %blend;
T_2.9;
    %assign/vec4 v0x6385d46fe970_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x6385d46decf0;
T_3 ;
    %wait E_0x6385d46a8e60;
    %load/vec4 v0x6385d47021d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6385d4701f60_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x6385d4702300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x6385d4701bd0_0;
    %parti/s 1, 127, 8;
    %load/vec4 v0x6385d4701cb0_0;
    %parti/s 1, 127, 8;
    %xor;
    %assign/vec4 v0x6385d4701f60_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x6385d46dfcb0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6385d4702640_0, 0, 1;
T_4.0 ;
    %delay 1, 0;
    %load/vec4 v0x6385d4702640_0;
    %inv;
    %store/vec4 v0x6385d4702640_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0x6385d46dfcb0;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6385d47029f0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6385d47029f0_0, 0, 1;
    %pushi/vec4 4294967168, 0, 32;
    %store/vec4 v0x6385d47027b0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x6385d47027b0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 4294967168, 0, 32;
    %store/vec4 v0x6385d4702850_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x6385d4702850_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %load/vec4 v0x6385d47027b0_0;
    %pad/s 128;
    %store/vec4 v0x6385d4702460_0, 0, 128;
    %load/vec4 v0x6385d4702850_0;
    %pad/s 128;
    %store/vec4 v0x6385d4702570_0, 0, 128;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6385d4702a90_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6385d4702a90_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v0x6385d4702710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %jmp T_5.5;
T_5.4 ;
    %vpi_call/w 3 142 "$error" {0 0 0};
T_5.5 ;
    %load/vec4 v0x6385d4702930_0;
    %load/vec4 v0x6385d47027b0_0;
    %pad/s 256;
    %load/vec4 v0x6385d4702850_0;
    %pad/s 256;
    %mul;
    %cmp/e;
    %jmp/0xz  T_5.6, 4;
    %jmp T_5.7;
T_5.6 ;
    %vpi_call/w 3 143 "$error" {0 0 0};
T_5.7 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x6385d4702850_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x6385d4702850_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x6385d47027b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x6385d47027b0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %vpi_call/w 3 145 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "digital/test.v";
    "digital/KaratMul.v";
    "digital/UMull.v";
