git clone --depth 1 --no-tags https://github.com/deepkanhai/12_hour_clock.git f:/verilog_sva_gh_scraper/data/full_repos/677359307
git clone --depth 1 --no-tags https://github.com/AbdelrahmanKhaled826/clocks_generator.git f:/verilog_sva_gh_scraper/data/full_repos/675157196
git clone --depth 1 --no-tags https://github.com/SolankiPratikkumar/IIITB_PRATIKKUMAR_ASIC.git f:/verilog_sva_gh_scraper/data/full_repos/672747425
git clone --depth 1 --no-tags https://github.com/trong420/CPU-structural.git f:/verilog_sva_gh_scraper/data/full_repos/677382322
git clone --depth 1 --no-tags https://github.com/gunavant-s/Mod-N_Counter-Day-022.git f:/verilog_sva_gh_scraper/data/full_repos/676761177
git clone --depth 1 --no-tags https://github.com/Foxlisic/Z80CORE.git f:/verilog_sva_gh_scraper/data/full_repos/675985849
git clone --depth 1 --no-tags https://github.com/AfifehGhaemnia/Frac_VSDVersion.git f:/verilog_sva_gh_scraper/data/full_repos/671923955
git clone --depth 1 --no-tags https://github.com/Shreyash420024/Computer_Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/671808647
git clone --depth 1 --no-tags https://github.com/gunavant-s/JK_Flip_Flop.git f:/verilog_sva_gh_scraper/data/full_repos/672413720
git clone --depth 1 --no-tags https://github.com/Mendandukka/efabless_mpw7h.git f:/verilog_sva_gh_scraper/data/full_repos/672628994
git clone --depth 1 --no-tags https://github.com/ege-turan/dpsk_v0.git f:/verilog_sva_gh_scraper/data/full_repos/674395066
git clone --depth 1 --no-tags https://github.com/Sln-19/Arbiter_Implimentation.git f:/verilog_sva_gh_scraper/data/full_repos/673291411
git clone --depth 1 --no-tags https://github.com/FreitasFPGASolutions/PYNQ.git f:/verilog_sva_gh_scraper/data/full_repos/671579236
git clone --depth 1 --no-tags https://github.com/YunJoongChul/Verilog-FC84to10.git f:/verilog_sva_gh_scraper/data/full_repos/671395146
git clone --depth 1 --no-tags https://github.com/saiprasanna12345/MIPS32-RSIC-processor-implementation-in-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/672818293
git clone --depth 1 --no-tags https://github.com/ayaahmed20018414/Pipelined-RISCV-processor-with-full-hazard-handling.git f:/verilog_sva_gh_scraper/data/full_repos/675323042
git clone --depth 1 --no-tags https://github.com/Kulsoomgit/verilog_practice.git f:/verilog_sva_gh_scraper/data/full_repos/675624404
git clone --depth 1 --no-tags https://github.com/wjh888666/wjh.git f:/verilog_sva_gh_scraper/data/full_repos/675379788
git clone --depth 1 --no-tags https://github.com/h-kaushik/single-precision-complex-arithmetic.git f:/verilog_sva_gh_scraper/data/full_repos/676188233
git clone --depth 1 --no-tags https://github.com/gunavant-s/Ring_Counter-Day021.git f:/verilog_sva_gh_scraper/data/full_repos/676332864
git clone --depth 1 --no-tags https://github.com/ErenYagar/RCA_clk.git f:/verilog_sva_gh_scraper/data/full_repos/677327040
git clone --depth 1 --no-tags https://github.com/IITG-SRC/AES.git f:/verilog_sva_gh_scraper/data/full_repos/674860437
git clone --depth 1 --no-tags https://github.com/bratin03/5TH-SEMESTER-CSE.git f:/verilog_sva_gh_scraper/data/full_repos/673620435
git clone --depth 1 --no-tags https://github.com/Steffi-Roy/Verilog-Code.git f:/verilog_sva_gh_scraper/data/full_repos/675156271
git clone --depth 1 --no-tags https://github.com/Pizbo1/SideChannelDisassemblyIP.git f:/verilog_sva_gh_scraper/data/full_repos/675101360
git clone --depth 1 --no-tags https://github.com/Af-Oaks/Processador8bits.git f:/verilog_sva_gh_scraper/data/full_repos/676284550
git clone --depth 1 --no-tags https://github.com/MoamenSAlkady/UART.git f:/verilog_sva_gh_scraper/data/full_repos/677632099
git clone --depth 1 --no-tags https://github.com/yuvi15158/Digital-Clock.git f:/verilog_sva_gh_scraper/data/full_repos/677626479
git clone --depth 1 --no-tags https://github.com/Tawfeeq2507/pes_asic_class.git f:/verilog_sva_gh_scraper/data/full_repos/677735483
git clone --depth 1 --no-tags https://github.com/AITT000/CPU-design.git f:/verilog_sva_gh_scraper/data/full_repos/677767487
git clone --depth 1 --no-tags https://github.com/YunJoongChul/Verilog-LeNet5-6Mult-END-08.09.git f:/verilog_sva_gh_scraper/data/full_repos/677288486
git clone --depth 1 --no-tags https://github.com/framazzaa/HDMI-Controller-ES.git f:/verilog_sva_gh_scraper/data/full_repos/672200444
git clone --depth 1 --no-tags https://github.com/zeroleaked/hdlLPC.git f:/verilog_sva_gh_scraper/data/full_repos/674648002
git clone --depth 1 --no-tags https://github.com/m7md5303/Single-cycle-Risk-v.git f:/verilog_sva_gh_scraper/data/full_repos/672095886
git clone --depth 1 --no-tags https://github.com/MapleDSP/VBuilder.git f:/verilog_sva_gh_scraper/data/full_repos/672327459
git clone --depth 1 --no-tags https://github.com/siliconised/single_cycle_processor.git f:/verilog_sva_gh_scraper/data/full_repos/672429752
git clone --depth 1 --no-tags https://github.com/richardhkbrown/BldcDriver.git f:/verilog_sva_gh_scraper/data/full_repos/674848378
git clone --depth 1 --no-tags https://github.com/arishsatheesan/Xoodoo-NC.git f:/verilog_sva_gh_scraper/data/full_repos/675308825
git clone --depth 1 --no-tags https://github.com/Mendandukka/efabless_mpw8c.git f:/verilog_sva_gh_scraper/data/full_repos/672566398
git clone --depth 1 --no-tags https://github.com/zxtres/testplaca.git f:/verilog_sva_gh_scraper/data/full_repos/672554777
git clone --depth 1 --no-tags https://github.com/Vinayaka2k/DDCO_Proj.git f:/verilog_sva_gh_scraper/data/full_repos/672419994
git clone --depth 1 --no-tags https://github.com/AfifehGhaemnia/Test_Design.git f:/verilog_sva_gh_scraper/data/full_repos/672460540
git clone --depth 1 --no-tags https://github.com/Aryanarc232/CORDIC-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/674341249
git clone --depth 1 --no-tags https://github.com/Rabiyabasari/AHB_TO_APB_BRIDGE.git f:/verilog_sva_gh_scraper/data/full_repos/675005652
git clone --depth 1 --no-tags https://github.com/Amineul/testam.git f:/verilog_sva_gh_scraper/data/full_repos/675378491
git clone --depth 1 --no-tags https://github.com/Trevlabz/efabless_demo.git f:/verilog_sva_gh_scraper/data/full_repos/675378573
git clone --depth 1 --no-tags https://github.com/nekocharm/lichee_tang_nano_demo.git f:/verilog_sva_gh_scraper/data/full_repos/675589840
git clone --depth 1 --no-tags https://github.com/lucasdinnouti/MC851.git f:/verilog_sva_gh_scraper/data/full_repos/674755533
git clone --depth 1 --no-tags https://github.com/rajitha0119/100-DAYS-OF-RTL--DAY-24.git f:/verilog_sva_gh_scraper/data/full_repos/675686161
git clone --depth 1 --no-tags https://github.com/stevenli518/CuBoulder_ECEN2350_DigitalLogic.git f:/verilog_sva_gh_scraper/data/full_repos/677058048
git clone --depth 1 --no-tags https://github.com/vishwasbhansali/vishwasbhansali.git f:/verilog_sva_gh_scraper/data/full_repos/676778200
git clone --depth 1 --no-tags https://github.com/manglamayank/Design-and-Verification-of-Sequential-Logic-Block---D-Flip-Flop.git f:/verilog_sva_gh_scraper/data/full_repos/677438788
git clone --depth 1 --no-tags https://github.com/KeerthiBhushanM/caravel_user_project.git f:/verilog_sva_gh_scraper/data/full_repos/677513096
git clone --depth 1 --no-tags https://github.com/HarshPatel1503/JK_ff.git f:/verilog_sva_gh_scraper/data/full_repos/677355574
git clone --depth 1 --no-tags https://github.com/OverflowCat/hdlbits.git f:/verilog_sva_gh_scraper/data/full_repos/671692408
git clone --depth 1 --no-tags https://github.com/HarineeRathod/Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/672441510
git clone --depth 1 --no-tags https://github.com/luiscarlos63/AES_testing.git f:/verilog_sva_gh_scraper/data/full_repos/673852106
git clone --depth 1 --no-tags https://github.com/mlg556/femtoriscv.git f:/verilog_sva_gh_scraper/data/full_repos/673486142
git clone --depth 1 --no-tags https://github.com/2jyun/stopwatch_project.git f:/verilog_sva_gh_scraper/data/full_repos/673147872
git clone --depth 1 --no-tags https://github.com/Jimmoty-Proton/tang-nano-9k-vga-test.git f:/verilog_sva_gh_scraper/data/full_repos/671755535
git clone --depth 1 --no-tags https://github.com/ahmetserdar/sfp0_zcu102.git f:/verilog_sva_gh_scraper/data/full_repos/674107874
git clone --depth 1 --no-tags https://github.com/darphee1025/jwq40260.git f:/verilog_sva_gh_scraper/data/full_repos/672714636
git clone --depth 1 --no-tags https://github.com/unoyan/efables.git f:/verilog_sva_gh_scraper/data/full_repos/675378929
git clone --depth 1 --no-tags https://github.com/YousefArnaaut/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/676350748
git clone --depth 1 --no-tags https://github.com/JorisPellereau/RTL_Testbench.git f:/verilog_sva_gh_scraper/data/full_repos/671958275
git clone --depth 1 --no-tags https://github.com/Abhinav412/DDCO.git f:/verilog_sva_gh_scraper/data/full_repos/675776618
git clone --depth 1 --no-tags https://github.com/dxlnr/fromthetransistor.git f:/verilog_sva_gh_scraper/data/full_repos/672620567
git clone --depth 1 --no-tags https://github.com/efabless/openlane2-ci-designs.git f:/verilog_sva_gh_scraper/data/full_repos/672630932
git clone --depth 1 --no-tags https://github.com/BlueTuna42/Eclipse_spectrometer.git f:/verilog_sva_gh_scraper/data/full_repos/676052928
git clone --depth 1 --no-tags https://github.com/HarshPatel1503/Array_mult.git f:/verilog_sva_gh_scraper/data/full_repos/677355206
git clone --depth 1 --no-tags https://github.com/FatmaAli99/UP_DOWN_COUNTER.git f:/verilog_sva_gh_scraper/data/full_repos/676232489
git clone --depth 1 --no-tags https://github.com/animeshmaiti/verilog_HDL.git f:/verilog_sva_gh_scraper/data/full_repos/676604496
git clone --depth 1 --no-tags https://github.com/sasi-kiran123/cordic_architecture.git f:/verilog_sva_gh_scraper/data/full_repos/672456990
git clone --depth 1 --no-tags https://github.com/gunavant-s/Down_counter_Day19.git f:/verilog_sva_gh_scraper/data/full_repos/675459245
git clone --depth 1 --no-tags https://github.com/huifuhao/OV5640_MIPI.git f:/verilog_sva_gh_scraper/data/full_repos/675277510
git clone --depth 1 --no-tags https://github.com/snehith-namgiri/Semi-Custom-Design-of-a-CLA-with-90nm-Using-Cadence-main.git f:/verilog_sva_gh_scraper/data/full_repos/673495084
git clone --depth 1 --no-tags https://github.com/MohamedKhaleeed/Greatest_common_Divisor.git f:/verilog_sva_gh_scraper/data/full_repos/672067528
git clone --depth 1 --no-tags https://github.com/MohamedKhaleeed/RSA.git f:/verilog_sva_gh_scraper/data/full_repos/672072136
git clone --depth 1 --no-tags https://github.com/MohamedKhaleeed/Traffic_light_controller.git f:/verilog_sva_gh_scraper/data/full_repos/672069222
git clone --depth 1 --no-tags https://github.com/duyhieubui/caravel_uniccass_example.git f:/verilog_sva_gh_scraper/data/full_repos/672869179
git clone --depth 1 --no-tags https://github.com/NamrathaCTR/8-bit-Wallace-Multipier.git f:/verilog_sva_gh_scraper/data/full_repos/676568241
git clone --depth 1 --no-tags https://github.com/YunJoongChul/Verilog-LeNet5-UART-END-08.09.git f:/verilog_sva_gh_scraper/data/full_repos/676369673
git clone --depth 1 --no-tags https://github.com/avaj4/processor.git f:/verilog_sva_gh_scraper/data/full_repos/676707586
git clone --depth 1 --no-tags https://github.com/Anshul380/Design-Comparison-of-8x8-bit-Dadda-Wallace-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/677836488
git clone --depth 1 --no-tags https://github.com/Rueicinglin/Verilog-Project.git f:/verilog_sva_gh_scraper/data/full_repos/673651291
git clone --depth 1 --no-tags https://github.com/vishnu-05-03/digital-lottery-system.git f:/verilog_sva_gh_scraper/data/full_repos/673926214
git clone --depth 1 --no-tags https://github.com/k20057/LBP.git f:/verilog_sva_gh_scraper/data/full_repos/673831721
git clone --depth 1 --no-tags https://github.com/HASAN-49/Digital-System-Design-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/674711112
git clone --depth 1 --no-tags https://github.com/Saidul-1/CSE2112-Digital_System_Design_Lab.git f:/verilog_sva_gh_scraper/data/full_repos/674779527
git clone --depth 1 --no-tags https://github.com/BhaweshMishra/SPI-Master-Core-Module.git f:/verilog_sva_gh_scraper/data/full_repos/674766191
git clone --depth 1 --no-tags https://github.com/HiteshKumarTyro/Asynchrounous_FIFO_Hitesh.git f:/verilog_sva_gh_scraper/data/full_repos/673816388
git clone --depth 1 --no-tags https://github.com/DuBirdFly/ASIC_PRJ.git f:/verilog_sva_gh_scraper/data/full_repos/673868995
git clone --depth 1 --no-tags https://github.com/ChrysovalantisPsilos/Arithmetic-Circuits.git f:/verilog_sva_gh_scraper/data/full_repos/674308564
git clone --depth 1 --no-tags https://github.com/radic2682/radix-8_Booth_Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/674280168
git clone --depth 1 --no-tags https://github.com/Shahiraosama/Automatic_Garage_Door_Controller.git f:/verilog_sva_gh_scraper/data/full_repos/674357238
git clone --depth 1 --no-tags https://github.com/Mohamed-Nasser620/Cyclic-Redundancy-Check.git f:/verilog_sva_gh_scraper/data/full_repos/674294645
git clone --depth 1 --no-tags https://github.com/minrhmn/tetlog.git f:/verilog_sva_gh_scraper/data/full_repos/674364453
git clone --depth 1 --no-tags https://github.com/Ian-M-M/MIPS_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/674186230
git clone --depth 1 --no-tags https://github.com/gunavant-s/T_Flip_Flop_Day-010.git f:/verilog_sva_gh_scraper/data/full_repos/672122583
git clone --depth 1 --no-tags https://github.com/00853029/IC_Contest_104.git f:/verilog_sva_gh_scraper/data/full_repos/672195233
