

================================================================
== Vitis HLS Report for 'pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1'
================================================================
* Date:           Fri Mar 10 17:22:26 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        crypto_sign
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  7.554 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     2307|     2307|  0.115 ms|  0.115 ms|  2307|  2307|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_167_2_VITIS_LOOP_804_1  |     2305|     2305|        10|          9|          1|   256|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 9, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 9, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.03>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_52 = alloca i32 1"   --->   Operation 13 'alloca' 'i_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 14 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %sm, void @empty_11, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.32ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 18 [1/1] (1.32ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 19 [1/1] (1.32ns)   --->   "%store_ln0 = store i7 0, i7 %i_52"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i_53 = load i3 %i" [dilithium2/packing.c:168]   --->   Operation 21 'load' 'i_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i9 %indvar_flatten" [dilithium2/packing.c:167]   --->   Operation 22 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln168 = trunc i3 %i_53" [dilithium2/packing.c:168]   --->   Operation 23 'trunc' 'trunc_ln168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.34ns)   --->   "%icmp_ln167 = icmp_eq  i9 %indvar_flatten_load, i9 256" [dilithium2/packing.c:167]   --->   Operation 24 'icmp' 'icmp_ln167' <Predicate = true> <Delay = 1.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.73ns)   --->   "%add_ln167_1 = add i9 %indvar_flatten_load, i9 1" [dilithium2/packing.c:167]   --->   Operation 25 'add' 'add_ln167_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln167 = br i1 %icmp_ln167, void %pqcrystals_dilithium2_ref_polyz_pack.exit, void %for.inc18.preheader.exitStub" [dilithium2/packing.c:167]   --->   Operation 26 'br' 'br_ln167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i_52_load = load i7 %i_52" [dilithium2/poly.c:804]   --->   Operation 27 'load' 'i_52_load' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.34ns)   --->   "%add_ln167 = add i3 %i_53, i3 1" [dilithium2/packing.c:167]   --->   Operation 28 'add' 'add_ln167' <Predicate = (!icmp_ln167)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.23ns)   --->   "%icmp_ln804 = icmp_eq  i7 %i_52_load, i7 64" [dilithium2/poly.c:804]   --->   Operation 29 'icmp' 'icmp_ln804' <Predicate = (!icmp_ln167)> <Delay = 1.23> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.80ns)   --->   "%select_ln167 = select i1 %icmp_ln804, i7 0, i7 %i_52_load" [dilithium2/packing.c:167]   --->   Operation 30 'select' 'select_ln167' <Predicate = (!icmp_ln167)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.79ns)   --->   "%select_ln167_1 = select i1 %icmp_ln804, i3 %add_ln167, i3 %i_53" [dilithium2/packing.c:167]   --->   Operation 31 'select' 'select_ln167_1' <Predicate = (!icmp_ln167)> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln168_1 = trunc i3 %select_ln167_1" [dilithium2/packing.c:168]   --->   Operation 32 'trunc' 'trunc_ln168_1' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln168_2 = trunc i3 %add_ln167" [dilithium2/packing.c:168]   --->   Operation 33 'trunc' 'trunc_ln168_2' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%i_76_cast3 = zext i7 %select_ln167" [dilithium2/packing.c:167]   --->   Operation 34 'zext' 'i_76_cast3' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln805 = trunc i7 %select_ln167" [dilithium2/poly.c:805]   --->   Operation 35 'trunc' 'trunc_ln805' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln805, i2 0" [dilithium2/poly.c:805]   --->   Operation 36 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i6.i2, i2 %trunc_ln168_1, i6 %trunc_ln805, i2 0" [dilithium2/poly.c:805]   --->   Operation 37 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln805 = zext i10 %tmp_s" [dilithium2/poly.c:805]   --->   Operation 38 'zext' 'zext_ln805' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%z_addr = getelementptr i32 %z, i64 0, i64 %zext_ln805" [dilithium2/poly.c:805]   --->   Operation 39 'getelementptr' 'z_addr' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (2.77ns)   --->   "%z_load = load i10 %z_addr" [dilithium2/poly.c:805]   --->   Operation 40 'load' 'z_load' <Predicate = (!icmp_ln167)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%or_ln806 = or i8 %shl_ln, i8 1" [dilithium2/poly.c:806]   --->   Operation 41 'or' 'or_ln806' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_395 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %trunc_ln168_1, i8 %or_ln806" [dilithium2/poly.c:806]   --->   Operation 42 'bitconcatenate' 'tmp_395' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln806 = zext i10 %tmp_395" [dilithium2/poly.c:806]   --->   Operation 43 'zext' 'zext_ln806' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%z_addr_1 = getelementptr i32 %z, i64 0, i64 %zext_ln806" [dilithium2/poly.c:806]   --->   Operation 44 'getelementptr' 'z_addr_1' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (2.77ns)   --->   "%z_load_1 = load i10 %z_addr_1" [dilithium2/poly.c:806]   --->   Operation 45 'load' 'z_load_1' <Predicate = (!icmp_ln167)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln805, i3 0" [dilithium2/poly.c:810]   --->   Operation 46 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln810 = zext i9 %shl_ln2" [dilithium2/poly.c:810]   --->   Operation 47 'zext' 'zext_ln810' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.73ns)   --->   "%add_ln810_1 = add i10 %zext_ln810, i10 %i_76_cast3" [dilithium2/poly.c:810]   --->   Operation 48 'add' 'add_ln810_1' <Predicate = (!icmp_ln167)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (1.66ns)   --->   "%add_ln804 = add i7 %select_ln167, i7 1" [dilithium2/poly.c:804]   --->   Operation 49 'add' 'add_ln804' <Predicate = (!icmp_ln167)> <Delay = 1.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (1.32ns)   --->   "%store_ln804 = store i9 %add_ln167_1, i9 %indvar_flatten" [dilithium2/poly.c:804]   --->   Operation 50 'store' 'store_ln804' <Predicate = (!icmp_ln167)> <Delay = 1.32>
ST_1 : Operation 51 [1/1] (1.32ns)   --->   "%store_ln804 = store i3 %select_ln167_1, i3 %i" [dilithium2/poly.c:804]   --->   Operation 51 'store' 'store_ln804' <Predicate = (!icmp_ln167)> <Delay = 1.32>
ST_1 : Operation 52 [1/1] (1.32ns)   --->   "%store_ln804 = store i7 %add_ln804, i7 %i_52" [dilithium2/poly.c:804]   --->   Operation 52 'store' 'store_ln804' <Predicate = (!icmp_ln167)> <Delay = 1.32>

State 2 <SV = 1> <Delay = 7.55>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i2.i1.i2.i6, i2 %trunc_ln168, i1 0, i2 %trunc_ln168, i6 0" [dilithium2/packing.c:168]   --->   Operation 53 'bitconcatenate' 'add_ln' <Predicate = (!icmp_ln804)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 54 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%add_ln_mid1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i2.i1.i2.i6, i2 %trunc_ln168_2, i1 0, i2 %trunc_ln168_2, i6 0" [dilithium2/packing.c:168]   --->   Operation 55 'bitconcatenate' 'add_ln_mid1' <Predicate = (!icmp_ln167 & icmp_ln804)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.83ns)   --->   "%select_ln167_2 = select i1 %icmp_ln804, i11 %add_ln_mid1, i11 %add_ln" [dilithium2/packing.c:167]   --->   Operation 56 'select' 'select_ln167_2' <Predicate = (!icmp_ln167)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node add_ln810)   --->   "%or_ln167 = or i11 %select_ln167_2, i11 32" [dilithium2/packing.c:167]   --->   Operation 57 'or' 'or_ln167' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node add_ln810)   --->   "%zext_ln167 = zext i11 %or_ln167" [dilithium2/packing.c:167]   --->   Operation 58 'zext' 'zext_ln167' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 59 [1/2] (2.77ns)   --->   "%z_load = load i10 %z_addr" [dilithium2/poly.c:805]   --->   Operation 59 'load' 'z_load' <Predicate = (!icmp_ln167)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln805_1 = trunc i32 %z_load" [dilithium2/poly.c:805]   --->   Operation 60 'trunc' 'trunc_ln805_1' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (2.01ns)   --->   "%t = sub i24 131072, i24 %trunc_ln805_1" [dilithium2/poly.c:805]   --->   Operation 61 'sub' 't' <Predicate = (!icmp_ln167)> <Delay = 2.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/2] (2.77ns)   --->   "%z_load_1 = load i10 %z_addr_1" [dilithium2/poly.c:806]   --->   Operation 62 'load' 'z_load_1' <Predicate = (!icmp_ln167)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln806 = trunc i32 %z_load_1" [dilithium2/poly.c:806]   --->   Operation 63 'trunc' 'trunc_ln806' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.96ns)   --->   "%t_23 = sub i22 131072, i22 %trunc_ln806" [dilithium2/poly.c:806]   --->   Operation 64 'sub' 't_23' <Predicate = (!icmp_ln167)> <Delay = 1.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%or_ln807 = or i8 %shl_ln, i8 2" [dilithium2/poly.c:807]   --->   Operation 65 'or' 'or_ln807' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_396 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %trunc_ln168_1, i8 %or_ln807" [dilithium2/poly.c:807]   --->   Operation 66 'bitconcatenate' 'tmp_396' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln807 = zext i10 %tmp_396" [dilithium2/poly.c:807]   --->   Operation 67 'zext' 'zext_ln807' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%z_addr_2 = getelementptr i32 %z, i64 0, i64 %zext_ln807" [dilithium2/poly.c:807]   --->   Operation 68 'getelementptr' 'z_addr_2' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 69 [2/2] (2.77ns)   --->   "%z_load_2 = load i10 %z_addr_2" [dilithium2/poly.c:807]   --->   Operation 69 'load' 'z_load_2' <Predicate = (!icmp_ln167)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%or_ln808 = or i8 %shl_ln, i8 3" [dilithium2/poly.c:808]   --->   Operation 70 'or' 'or_ln808' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_397 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %trunc_ln168_1, i8 %or_ln808" [dilithium2/poly.c:808]   --->   Operation 71 'bitconcatenate' 'tmp_397' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln808 = zext i10 %tmp_397" [dilithium2/poly.c:808]   --->   Operation 72 'zext' 'zext_ln808' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%z_addr_3 = getelementptr i32 %z, i64 0, i64 %zext_ln808" [dilithium2/poly.c:808]   --->   Operation 73 'getelementptr' 'z_addr_3' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 74 [2/2] (2.77ns)   --->   "%z_load_3 = load i10 %z_addr_3" [dilithium2/poly.c:808]   --->   Operation 74 'load' 'z_load_3' <Predicate = (!icmp_ln167)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln810 = trunc i24 %t" [dilithium2/poly.c:810]   --->   Operation 75 'trunc' 'trunc_ln810' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln810_1 = zext i10 %add_ln810_1" [dilithium2/poly.c:810]   --->   Operation 76 'zext' 'zext_ln810_1' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (1.76ns) (out node of the LUT)   --->   "%add_ln810 = add i12 %zext_ln810_1, i12 %zext_ln167" [dilithium2/poly.c:810]   --->   Operation 77 'add' 'add_ln810' <Predicate = (!icmp_ln167)> <Delay = 1.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln810_2 = zext i12 %add_ln810" [dilithium2/poly.c:810]   --->   Operation 78 'zext' 'zext_ln810_2' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%sm_addr_3 = getelementptr i8 %sm, i64 0, i64 %zext_ln810_2" [dilithium2/poly.c:810]   --->   Operation 79 'getelementptr' 'sm_addr_3' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (2.77ns)   --->   "%store_ln810 = store i8 %trunc_ln810, i13 %sm_addr_3" [dilithium2/poly.c:810]   --->   Operation 80 'store' 'store_ln810' <Predicate = (!icmp_ln167)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %t, i32 8, i32 15" [dilithium2/poly.c:811]   --->   Operation 81 'partselect' 'trunc_ln' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %t, i32 16, i32 23" [dilithium2/poly.c:812]   --->   Operation 82 'partselect' 'trunc_ln6' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln813 = trunc i22 %t_23" [dilithium2/poly.c:813]   --->   Operation 83 'trunc' 'trunc_ln813' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln813, i2 0" [dilithium2/poly.c:813]   --->   Operation 84 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.80ns)   --->   "%or_ln813 = or i8 %shl_ln3, i8 %trunc_ln6" [dilithium2/poly.c:813]   --->   Operation 85 'or' 'or_ln813' <Predicate = (!icmp_ln167)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i8 @_ssdm_op_PartSelect.i8.i22.i32.i32, i22 %t_23, i32 6, i32 13" [dilithium2/poly.c:814]   --->   Operation 86 'partselect' 'trunc_ln7' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i8 @_ssdm_op_PartSelect.i8.i22.i32.i32, i22 %t_23, i32 14, i32 21" [dilithium2/poly.c:815]   --->   Operation 87 'partselect' 'trunc_ln8' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 157 'ret' 'ret_ln0' <Predicate = (icmp_ln167)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.49>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node add_ln811)   --->   "%or_ln167_1 = or i11 %select_ln167_2, i11 33" [dilithium2/packing.c:167]   --->   Operation 88 'or' 'or_ln167_1' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node add_ln811)   --->   "%zext_ln167_1 = zext i11 %or_ln167_1" [dilithium2/packing.c:167]   --->   Operation 89 'zext' 'zext_ln167_1' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_3 : Operation 90 [1/2] (2.77ns)   --->   "%z_load_2 = load i10 %z_addr_2" [dilithium2/poly.c:807]   --->   Operation 90 'load' 'z_load_2' <Predicate = (!icmp_ln167)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln807 = trunc i32 %z_load_2" [dilithium2/poly.c:807]   --->   Operation 91 'trunc' 'trunc_ln807' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (1.92ns)   --->   "%t_24 = sub i20 131072, i20 %trunc_ln807" [dilithium2/poly.c:807]   --->   Operation 92 'sub' 't_24' <Predicate = (!icmp_ln167)> <Delay = 1.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/2] (2.77ns)   --->   "%z_load_3 = load i10 %z_addr_3" [dilithium2/poly.c:808]   --->   Operation 93 'load' 'z_load_3' <Predicate = (!icmp_ln167)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln808 = trunc i32 %z_load_3" [dilithium2/poly.c:808]   --->   Operation 94 'trunc' 'trunc_ln808' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (1.88ns)   --->   "%t_25 = sub i18 131072, i18 %trunc_ln808" [dilithium2/poly.c:808]   --->   Operation 95 'sub' 't_25' <Predicate = (!icmp_ln167)> <Delay = 1.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (1.76ns) (out node of the LUT)   --->   "%add_ln811 = add i12 %zext_ln810_1, i12 %zext_ln167_1" [dilithium2/poly.c:811]   --->   Operation 96 'add' 'add_ln811' <Predicate = (!icmp_ln167)> <Delay = 1.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln811 = zext i12 %add_ln811" [dilithium2/poly.c:811]   --->   Operation 97 'zext' 'zext_ln811' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%sm_addr = getelementptr i8 %sm, i64 0, i64 %zext_ln811" [dilithium2/poly.c:811]   --->   Operation 98 'getelementptr' 'sm_addr' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (2.77ns)   --->   "%store_ln811 = store i8 %trunc_ln, i13 %sm_addr" [dilithium2/poly.c:811]   --->   Operation 99 'store' 'store_ln811' <Predicate = (!icmp_ln167)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln816 = trunc i20 %t_24" [dilithium2/poly.c:816]   --->   Operation 100 'trunc' 'trunc_ln816' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln816, i4 0" [dilithium2/poly.c:816]   --->   Operation 101 'bitconcatenate' 'shl_ln4' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.80ns)   --->   "%or_ln816 = or i8 %shl_ln4, i8 %trunc_ln8" [dilithium2/poly.c:816]   --->   Operation 102 'or' 'or_ln816' <Predicate = (!icmp_ln167)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %t_24, i32 4, i32 11" [dilithium2/poly.c:817]   --->   Operation 103 'partselect' 'trunc_ln9' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln10 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %t_24, i32 12, i32 19" [dilithium2/poly.c:818]   --->   Operation 104 'partselect' 'trunc_ln10' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln819 = trunc i18 %t_25" [dilithium2/poly.c:819]   --->   Operation 105 'trunc' 'trunc_ln819' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln819, i6 0" [dilithium2/poly.c:819]   --->   Operation 106 'bitconcatenate' 'shl_ln5' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.80ns)   --->   "%or_ln819 = or i8 %shl_ln5, i8 %trunc_ln10" [dilithium2/poly.c:819]   --->   Operation 107 'or' 'or_ln819' <Predicate = (!icmp_ln167)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln11 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %t_25, i32 2, i32 9" [dilithium2/poly.c:820]   --->   Operation 108 'partselect' 'trunc_ln11' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln12 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %t_25, i32 10, i32 17" [dilithium2/poly.c:821]   --->   Operation 109 'partselect' 'trunc_ln12' <Predicate = (!icmp_ln167)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.53>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node add_ln812)   --->   "%or_ln167_2 = or i11 %select_ln167_2, i11 34" [dilithium2/packing.c:167]   --->   Operation 110 'or' 'or_ln167_2' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node add_ln812)   --->   "%zext_ln167_2 = zext i11 %or_ln167_2" [dilithium2/packing.c:167]   --->   Operation 111 'zext' 'zext_ln167_2' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (1.76ns) (out node of the LUT)   --->   "%add_ln812 = add i12 %zext_ln810_1, i12 %zext_ln167_2" [dilithium2/poly.c:812]   --->   Operation 112 'add' 'add_ln812' <Predicate = (!icmp_ln167)> <Delay = 1.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln813 = zext i12 %add_ln812" [dilithium2/poly.c:813]   --->   Operation 113 'zext' 'zext_ln813' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%sm_addr_4 = getelementptr i8 %sm, i64 0, i64 %zext_ln813" [dilithium2/poly.c:813]   --->   Operation 114 'getelementptr' 'sm_addr_4' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (2.77ns)   --->   "%store_ln813 = store i8 %or_ln813, i13 %sm_addr_4" [dilithium2/poly.c:813]   --->   Operation 115 'store' 'store_ln813' <Predicate = (!icmp_ln167)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>

State 5 <SV = 4> <Delay = 4.53>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node add_ln814)   --->   "%or_ln167_3 = or i11 %select_ln167_2, i11 35" [dilithium2/packing.c:167]   --->   Operation 116 'or' 'or_ln167_3' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node add_ln814)   --->   "%zext_ln167_3 = zext i11 %or_ln167_3" [dilithium2/packing.c:167]   --->   Operation 117 'zext' 'zext_ln167_3' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (1.76ns) (out node of the LUT)   --->   "%add_ln814 = add i12 %zext_ln810_1, i12 %zext_ln167_3" [dilithium2/poly.c:814]   --->   Operation 118 'add' 'add_ln814' <Predicate = (!icmp_ln167)> <Delay = 1.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln814 = zext i12 %add_ln814" [dilithium2/poly.c:814]   --->   Operation 119 'zext' 'zext_ln814' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%sm_addr_5 = getelementptr i8 %sm, i64 0, i64 %zext_ln814" [dilithium2/poly.c:814]   --->   Operation 120 'getelementptr' 'sm_addr_5' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (2.77ns)   --->   "%store_ln814 = store i8 %trunc_ln7, i13 %sm_addr_5" [dilithium2/poly.c:814]   --->   Operation 121 'store' 'store_ln814' <Predicate = (!icmp_ln167)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>

State 6 <SV = 5> <Delay = 4.53>
ST_6 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node add_ln815)   --->   "%or_ln167_4 = or i11 %select_ln167_2, i11 36" [dilithium2/packing.c:167]   --->   Operation 122 'or' 'or_ln167_4' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node add_ln815)   --->   "%zext_ln167_4 = zext i11 %or_ln167_4" [dilithium2/packing.c:167]   --->   Operation 123 'zext' 'zext_ln167_4' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (1.76ns) (out node of the LUT)   --->   "%add_ln815 = add i12 %zext_ln810_1, i12 %zext_ln167_4" [dilithium2/poly.c:815]   --->   Operation 124 'add' 'add_ln815' <Predicate = (!icmp_ln167)> <Delay = 1.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln816 = zext i12 %add_ln815" [dilithium2/poly.c:816]   --->   Operation 125 'zext' 'zext_ln816' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%sm_addr_6 = getelementptr i8 %sm, i64 0, i64 %zext_ln816" [dilithium2/poly.c:816]   --->   Operation 126 'getelementptr' 'sm_addr_6' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (2.77ns)   --->   "%store_ln816 = store i8 %or_ln816, i13 %sm_addr_6" [dilithium2/poly.c:816]   --->   Operation 127 'store' 'store_ln816' <Predicate = (!icmp_ln167)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>

State 7 <SV = 6> <Delay = 4.53>
ST_7 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node add_ln817)   --->   "%or_ln167_5 = or i11 %select_ln167_2, i11 37" [dilithium2/packing.c:167]   --->   Operation 128 'or' 'or_ln167_5' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node add_ln817)   --->   "%zext_ln167_5 = zext i11 %or_ln167_5" [dilithium2/packing.c:167]   --->   Operation 129 'zext' 'zext_ln167_5' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (1.76ns) (out node of the LUT)   --->   "%add_ln817 = add i12 %zext_ln810_1, i12 %zext_ln167_5" [dilithium2/poly.c:817]   --->   Operation 130 'add' 'add_ln817' <Predicate = (!icmp_ln167)> <Delay = 1.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln817 = zext i12 %add_ln817" [dilithium2/poly.c:817]   --->   Operation 131 'zext' 'zext_ln817' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%sm_addr_7 = getelementptr i8 %sm, i64 0, i64 %zext_ln817" [dilithium2/poly.c:817]   --->   Operation 132 'getelementptr' 'sm_addr_7' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (2.77ns)   --->   "%store_ln817 = store i8 %trunc_ln9, i13 %sm_addr_7" [dilithium2/poly.c:817]   --->   Operation 133 'store' 'store_ln817' <Predicate = (!icmp_ln167)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>

State 8 <SV = 7> <Delay = 4.53>
ST_8 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node add_ln818)   --->   "%or_ln167_6 = or i11 %select_ln167_2, i11 38" [dilithium2/packing.c:167]   --->   Operation 134 'or' 'or_ln167_6' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node add_ln818)   --->   "%zext_ln167_6 = zext i11 %or_ln167_6" [dilithium2/packing.c:167]   --->   Operation 135 'zext' 'zext_ln167_6' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (1.76ns) (out node of the LUT)   --->   "%add_ln818 = add i12 %zext_ln810_1, i12 %zext_ln167_6" [dilithium2/poly.c:818]   --->   Operation 136 'add' 'add_ln818' <Predicate = (!icmp_ln167)> <Delay = 1.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln819 = zext i12 %add_ln818" [dilithium2/poly.c:819]   --->   Operation 137 'zext' 'zext_ln819' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%sm_addr_8 = getelementptr i8 %sm, i64 0, i64 %zext_ln819" [dilithium2/poly.c:819]   --->   Operation 138 'getelementptr' 'sm_addr_8' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (2.77ns)   --->   "%store_ln819 = store i8 %or_ln819, i13 %sm_addr_8" [dilithium2/poly.c:819]   --->   Operation 139 'store' 'store_ln819' <Predicate = (!icmp_ln167)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>

State 9 <SV = 8> <Delay = 4.53>
ST_9 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node add_ln820)   --->   "%or_ln167_7 = or i11 %select_ln167_2, i11 39" [dilithium2/packing.c:167]   --->   Operation 140 'or' 'or_ln167_7' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node add_ln820)   --->   "%zext_ln167_7 = zext i11 %or_ln167_7" [dilithium2/packing.c:167]   --->   Operation 141 'zext' 'zext_ln167_7' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node add_ln821)   --->   "%or_ln167_8 = or i11 %select_ln167_2, i11 40" [dilithium2/packing.c:167]   --->   Operation 142 'or' 'or_ln167_8' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node add_ln821)   --->   "%zext_ln167_8 = zext i11 %or_ln167_8" [dilithium2/packing.c:167]   --->   Operation 143 'zext' 'zext_ln167_8' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_9 : Operation 144 [1/1] (1.76ns) (out node of the LUT)   --->   "%add_ln820 = add i12 %zext_ln810_1, i12 %zext_ln167_7" [dilithium2/poly.c:820]   --->   Operation 144 'add' 'add_ln820' <Predicate = (!icmp_ln167)> <Delay = 1.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln820 = zext i12 %add_ln820" [dilithium2/poly.c:820]   --->   Operation 145 'zext' 'zext_ln820' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%sm_addr_9 = getelementptr i8 %sm, i64 0, i64 %zext_ln820" [dilithium2/poly.c:820]   --->   Operation 146 'getelementptr' 'sm_addr_9' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_9 : Operation 147 [1/1] (2.77ns)   --->   "%store_ln820 = store i8 %trunc_ln11, i13 %sm_addr_9" [dilithium2/poly.c:820]   --->   Operation 147 'store' 'store_ln820' <Predicate = (!icmp_ln167)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_9 : Operation 148 [1/1] (1.76ns) (out node of the LUT)   --->   "%add_ln821 = add i12 %zext_ln810_1, i12 %zext_ln167_8" [dilithium2/poly.c:821]   --->   Operation 148 'add' 'add_ln821' <Predicate = (!icmp_ln167)> <Delay = 1.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.77>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_167_2_VITIS_LOOP_804_1_str"   --->   Operation 149 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 150 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 151 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 151 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%specloopname_ln799 = specloopname void @_ssdm_op_SpecLoopName, void @empty_39" [dilithium2/poly.c:799]   --->   Operation 152 'specloopname' 'specloopname_ln799' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln821 = zext i12 %add_ln821" [dilithium2/poly.c:821]   --->   Operation 153 'zext' 'zext_ln821' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "%sm_addr_10 = getelementptr i8 %sm, i64 0, i64 %zext_ln821" [dilithium2/poly.c:821]   --->   Operation 154 'getelementptr' 'sm_addr_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (2.77ns)   --->   "%store_ln821 = store i8 %trunc_ln12, i13 %sm_addr_10" [dilithium2/poly.c:821]   --->   Operation 155 'store' 'store_ln821' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln804 = br void %for.inc.i" [dilithium2/poly.c:804]   --->   Operation 156 'br' 'br_ln804' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 13.5ns.

 <State 1>: 5.03ns
The critical path consists of the following:
	'alloca' operation ('i') [3]  (0 ns)
	'load' operation ('i_52_load', dilithium2/poly.c:804) on local variable 'i' [21]  (0 ns)
	'icmp' operation ('icmp_ln804', dilithium2/poly.c:804) [25]  (1.24 ns)
	'select' operation ('select_ln167', dilithium2/packing.c:167) [26]  (0.806 ns)
	'add' operation ('add_ln804', dilithium2/poly.c:804) [140]  (1.66 ns)
	'store' operation ('store_ln804', dilithium2/poly.c:804) of variable 'add_ln804', dilithium2/poly.c:804 on local variable 'i' [143]  (1.32 ns)

 <State 2>: 7.55ns
The critical path consists of the following:
	'load' operation ('z_load', dilithium2/poly.c:805) on array 'z' [58]  (2.77 ns)
	'sub' operation ('t', dilithium2/poly.c:805) [60]  (2.01 ns)
	'store' operation ('store_ln810', dilithium2/poly.c:810) of variable 'trunc_ln810', dilithium2/poly.c:810 on array 'sm' [90]  (2.77 ns)

 <State 3>: 5.5ns
The critical path consists of the following:
	'load' operation ('z_load_2', dilithium2/poly.c:807) on array 'z' [72]  (2.77 ns)
	'sub' operation ('t', dilithium2/poly.c:807) [74]  (1.93 ns)
	'or' operation ('or_ln816', dilithium2/poly.c:816) [114]  (0.8 ns)

 <State 4>: 4.54ns
The critical path consists of the following:
	'or' operation ('or_ln167_2', dilithium2/packing.c:167) [36]  (0 ns)
	'add' operation ('add_ln812', dilithium2/poly.c:812) [97]  (1.76 ns)
	'getelementptr' operation ('sm_addr_4', dilithium2/poly.c:813) [102]  (0 ns)
	'store' operation ('store_ln813', dilithium2/poly.c:813) of variable 'or_ln813', dilithium2/poly.c:813 on array 'sm' [103]  (2.77 ns)

 <State 5>: 4.54ns
The critical path consists of the following:
	'or' operation ('or_ln167_3', dilithium2/packing.c:167) [38]  (0 ns)
	'add' operation ('add_ln814', dilithium2/poly.c:814) [105]  (1.76 ns)
	'getelementptr' operation ('sm_addr_5', dilithium2/poly.c:814) [107]  (0 ns)
	'store' operation ('store_ln814', dilithium2/poly.c:814) of variable 'trunc_ln7', dilithium2/poly.c:814 on array 'sm' [108]  (2.77 ns)

 <State 6>: 4.54ns
The critical path consists of the following:
	'or' operation ('or_ln167_4', dilithium2/packing.c:167) [40]  (0 ns)
	'add' operation ('add_ln815', dilithium2/poly.c:815) [110]  (1.76 ns)
	'getelementptr' operation ('sm_addr_6', dilithium2/poly.c:816) [115]  (0 ns)
	'store' operation ('store_ln816', dilithium2/poly.c:816) of variable 'or_ln816', dilithium2/poly.c:816 on array 'sm' [116]  (2.77 ns)

 <State 7>: 4.54ns
The critical path consists of the following:
	'or' operation ('or_ln167_5', dilithium2/packing.c:167) [42]  (0 ns)
	'add' operation ('add_ln817', dilithium2/poly.c:817) [118]  (1.76 ns)
	'getelementptr' operation ('sm_addr_7', dilithium2/poly.c:817) [120]  (0 ns)
	'store' operation ('store_ln817', dilithium2/poly.c:817) of variable 'trunc_ln9', dilithium2/poly.c:817 on array 'sm' [121]  (2.77 ns)

 <State 8>: 4.54ns
The critical path consists of the following:
	'or' operation ('or_ln167_6', dilithium2/packing.c:167) [44]  (0 ns)
	'add' operation ('add_ln818', dilithium2/poly.c:818) [123]  (1.76 ns)
	'getelementptr' operation ('sm_addr_8', dilithium2/poly.c:819) [128]  (0 ns)
	'store' operation ('store_ln819', dilithium2/poly.c:819) of variable 'or_ln819', dilithium2/poly.c:819 on array 'sm' [129]  (2.77 ns)

 <State 9>: 4.54ns
The critical path consists of the following:
	'or' operation ('or_ln167_7', dilithium2/packing.c:167) [46]  (0 ns)
	'add' operation ('add_ln820', dilithium2/poly.c:820) [131]  (1.76 ns)
	'getelementptr' operation ('sm_addr_9', dilithium2/poly.c:820) [133]  (0 ns)
	'store' operation ('store_ln820', dilithium2/poly.c:820) of variable 'trunc_ln11', dilithium2/poly.c:820 on array 'sm' [134]  (2.77 ns)

 <State 10>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('sm_addr_10', dilithium2/poly.c:821) [138]  (0 ns)
	'store' operation ('store_ln821', dilithium2/poly.c:821) of variable 'trunc_ln12', dilithium2/poly.c:821 on array 'sm' [139]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
