"D"	,	L_11
of_l2c310_coherent_data	,	V_190
of_match_node	,	F_109
local_irq_save	,	F_11
l2c_set_debug	,	F_6
L310_PREFETCH_CTRL_DBL_LINEFILL_WRAP	,	V_155
l2c_wait_mask	,	F_1
L2X0_AUX_CTRL_DATA_WR_LATENCY_MASK	,	V_139
l2c220_enable	,	F_39
L2C_AUX_CTRL_PARITY_ENABLE	,	V_144
"L2C: DT/platform modifies aux control register: 0x%08x -&gt; 0x%08x\n"	,	L_27
ARRAY_SIZE	,	F_74
"L2C-310 OF arm,prefetch-offset property value is missing\n"	,	L_67
unlikely	,	F_98
bcm_l2_phys_addr	,	F_96
tauros3_configure	,	F_103
l2x0_init	,	F_68
l2x0_cache_size_of_parse	,	F_69
L310_PREFETCH_CTRL_DBL_LINEFILL_INCR	,	V_154
aurora_save	,	F_90
L310_DYNAMIC_CLK_GATING_EN	,	V_77
L2X0_AUX_CTRL_DATA_RD_LATENCY_SHIFT	,	V_140
AURORA_ACR_REPLACEMENT_MASK	,	V_172
"L2C-310 enabling early BRESP for Cortex-A9\n"	,	L_1
pr_err	,	F_56
aux_mask	,	V_98
""	,	L_10
l2c310_disable	,	F_61
"L2C-310 full line of zeros enabled for Cortex-A9\n"	,	L_6
of_property_read_u32	,	F_70
"arm,data-latency"	,	L_47
l2c_enable	,	F_10
l2x0_lock	,	V_37
l2x0_saved_regs	,	V_14
data_latency	,	V_46
aux2_ctrl	,	V_183
sets	,	V_126
pr_info	,	F_53
cpuhp_setup_state	,	F_57
i	,	V_10
n	,	V_84
pr_alert	,	F_66
L2X0_AUX_CTRL_DIRTY_LATENCY_SHIFT	,	V_143
u	,	V_169
l2c310_save	,	F_44
of_property_read_bool	,	F_75
flush_all	,	V_27
isb	,	F_92
TAUROS3_AUX2_CTRL	,	V_184
l2c220_clean_range	,	F_35
l2c310_init_fns	,	V_120
L2X0_CLEAN_INV_LINE_PA	,	V_32
aurora_enable_no_outer	,	F_91
aurora_of_parse	,	F_94
L310_ADDR_FILTER_END	,	V_49
"L2C: platform modifies aux control register: 0x%08x -&gt; 0x%08x\n"	,	L_80
acr	,	V_69
reg	,	V_1
"arm/l2x0:starting"	,	L_15
of_parse	,	V_191
"I"	,	L_9
"arm,dynamic-clock-gating"	,	L_72
ret	,	V_135
AURORA_ACR_FORCE_WRITE_POLICY_MASK	,	V_175
res	,	V_186
l2c210_inv_range	,	F_21
rev	,	V_61
"arm,prefetch-drop"	,	L_64
"L2C OF: cache way size illegal: %dKB is not mapped\n"	,	L_45
fns	,	V_82
ilog2	,	F_71
l2c310_flush_all_erratum	,	F_43
l2c220_flush_all	,	F_37
readl_relaxed	,	F_2
aux_ctrl	,	V_15
fixup	,	V_114
L310_PREFETCH_CTRL_DATA_PREFETCH	,	V_157
cache_id	,	V_80
"wt-override"	,	L_77
read_cpuid_part	,	F_52
end	,	V_30
MAX_RANGE_SIZE	,	V_159
block_size	,	V_128
"769419"	,	L_20
L2X0_AUX_CTRL_ASSOC_MASK	,	V_147
l2c_resume	,	F_17
L310_TAG_LATENCY_CTRL	,	V_45
filter_end	,	V_48
l2c310_dying_cpu	,	F_50
"%s: CACHE_ID 0x%08x, AUX_CTRL 0x%08x\n"	,	L_31
L2X0_AUX_CTRL_ASSOC_SHIFT	,	V_148
BIT	,	F_49
sync_reg_offset	,	V_23
l2c210_clean_range	,	F_22
aurora_inv_range	,	F_84
l2c220_data	,	V_119
L310_AUX_CTRL_NS_LOCKDOWN	,	V_71
l2x0_bresp_disable	,	V_65
"L2C-310 OF prefetch-data property value is missing\n"	,	L_69
pr_debug	,	F_55
tauros3_save	,	F_102
ENOMEM	,	V_104
"arm,standby-mode"	,	L_74
"L2C-310 errat%s"	,	L_21
__l2c220_cache_sync	,	F_28
"L2C: platform provided aux values match the hardware, so have no effect.  Please remove them.\n"	,	L_81
raw_spin_unlock_irqrestore	,	F_31
"arm,io-coherent"	,	L_79
of_device_is_compatible	,	F_110
lock	,	V_38
"prefetch-instr"	,	L_70
likely	,	F_99
phy_base	,	V_189
"en"	,	L_13
"cache-size"	,	L_32
AURORA_ACR_FORCE_WRITE_THRO_POLICY	,	V_174
num_lock	,	V_17
"L2C: device tree specifies invalid cache level\n"	,	L_86
"cache-line-size"	,	L_35
raw_spinlock_t	,	T_2
L2X0_CACHE_ID_PART_MASK	,	V_105
L310_CACHE_ID_RTL_R3P2	,	V_90
"um"	,	L_23
L310_CACHE_ID_RTL_R3P1	,	V_89
L310_CACHE_ID_RTL_R3P0	,	V_57
SZ_512K	,	V_153
L220_AUX_CTRL_NS_LOCKDOWN	,	V_42
"L2C OF: no cache block/line size given: "	,	L_36
save	,	V_117
ALIGN	,	F_80
local_irq_restore	,	F_12
L2X0_CACHE_ID	,	V_52
"L2C-310 %s%s prefetch enabled, offset %u lines\n"	,	L_8
aurora_cache_sync	,	F_88
old_aux	,	V_102
l2x0_flz_disable	,	V_67
prefetch_ctrl	,	V_55
"752271"	,	L_18
aurora_fixup	,	F_93
L310_CACHE_ID_RTL_R2P0	,	V_54
CACHE_LINE_SIZE	,	V_31
"L2C-310 OF cache associativity %d invalid, only 8 or 16 permitted\n"	,	L_55
L2X0_AUX_CTRL_DATA_RD_LATENCY_MASK	,	V_138
l2c210_sync	,	F_27
of_find_matching_node	,	F_105
L310_AUX_CTRL_EARLY_BRESP	,	V_66
CONFIG_PL310_ERRATA_753970	,	V_92
u32	,	T_4
assoc	,	V_134
l2c310_flush_range_erratum	,	F_42
line_size	,	V_129
tag_latency	,	V_44
l2c220_unlock	,	F_40
" enabled\n"	,	L_25
cpu	,	V_60
"L2C: DT/platform tries to modify or specify cache size\n"	,	L_28
dsb	,	F_15
raw_spin_lock_irqsave	,	F_30
l2c210_flush_all	,	F_24
"not match hardware line size of %d bytes\n"	,	L_39
"arm,double-linefill-incr"	,	L_60
"L2C-310 OF prefetch-instr property value is missing\n"	,	L_71
np	,	V_122
"arm,parity-disable"	,	L_50
L2X0_AUX_CTRL_DATA_WR_LATENCY_SHIFT	,	V_141
l2c310_configure	,	F_45
"prefetch-data"	,	L_68
"arm,prefetch-offset"	,	L_66
"arm,double-linefill-wrap"	,	L_62
cache_level	,	V_187
l2c_write_sec	,	F_4
bcm_flush_range	,	F_101
nosync	,	V_99
"arm,double-linefill"	,	L_58
errata	,	V_83
L2C_AUX_CTRL_SHARED_OVERRIDE	,	V_145
range_end	,	V_161
bcm_clean_range	,	F_100
flush_range	,	V_87
BCM_SYS_EMI_START_ADDR	,	V_177
l2x0_base	,	V_26
new_start	,	V_181
L310_LATENCY_CTRL_WR	,	F_78
l2c220_sync	,	F_38
AURORA_CLEAN_RANGE_REG	,	V_166
l2x0_way_mask	,	V_8
L310_AUX_CTRL_DATA_PREFETCH	,	V_72
l2c_disable	,	F_13
"arm,tag-latency"	,	L_46
l2c310_of_parse	,	F_76
"L2C-310 OF standby-mode property value is missing or invalid\n"	,	L_75
aurora_flush_all	,	F_87
L2X0_AUX_CTRL	,	V_16
writel_relaxed	,	F_5
"L2C: platform provided aux values permit register corruption.\n"	,	L_26
BCM_VC_EMI_SEC3_START_ADDR	,	V_178
l2c220_op_pa_range	,	F_32
l2c310_enable	,	F_51
L2X0_CACHE_ID_PART_L310	,	V_106
"L2C-310 OF arm,double-linefill-wrap property value is missing\n"	,	L_63
L310_LATENCY_CTRL_RD	,	F_77
pr_warn	,	F_54
" %s"	,	L_24
L310_PREFETCH_CTRL	,	V_56
"L2C: device tree omits to specify cache-level\n"	,	L_85
l2c_unlock	,	F_8
"L2C OF: set size %dKB is too large\n"	,	L_40
"727915"	,	L_17
BCM_SYS_EMI_OFFSET	,	V_179
L2X0_AUX_CTRL_TAG_LATENCY_MASK	,	V_136
L2X0_CTRL_EN	,	V_24
l2c220_inv_range	,	F_34
GFP_KERNEL	,	V_103
max_way_size	,	V_124
CPUHP_AP_ARM_L2X0_STARTING	,	V_79
ctrl	,	V_168
"L2C-310 OF arm,prefetch-drop property value is missing\n"	,	L_65
l2x0_pmu_suspend	,	F_14
device_node	,	V_121
L310_ADDR_FILTER_START	,	V_51
"falling back to default size %d bytes\n"	,	L_37
min	,	F_33
ARM_CPU_PART_CORTEX_A9	,	V_63
AURORA_CACHE_ID	,	V_111
"cache-block-size"	,	L_34
AURORA_INVAL_RANGE_REG	,	V_164
dirty	,	V_133
st	,	V_28
L310_STNDBY_MODE_EN	,	V_78
"arm,full-line-zero-disable"	,	L_57
L2X0_CACHE_ID_RTL_MASK	,	V_53
"dis"	,	L_14
"arm,pl310-cache"	,	L_78
"cache-id-part"	,	L_76
AURORA_ACR_REPLACEMENT_TYPE_SEMIPLRU	,	V_171
l2c310_starting_cpu	,	F_46
"l2x0 of: %d calculated, max 8\n"	,	L_53
blk_end	,	V_39
BCM_VC_EMI_OFFSET	,	V_180
__iomem	,	T_1
set_auxcr	,	F_47
aux_val	,	V_97
"L2C-310 OF arm,double-linefill property value is missing\n"	,	L_59
L310_PREFETCH_CTRL_PREFETCH_DROP	,	V_156
"L2C-310 OF arm,double-linefill-incr property value is missing\n"	,	L_61
associativity	,	V_123
l2c210_data	,	V_118
"L2C OF: override way size: %d bytes (%dKB)\n"	,	L_43
PAGE_ALIGN	,	F_82
unlock	,	V_21
"arm,parity-enable"	,	L_49
sync	,	V_115
ioremap	,	F_107
outer_cache_fns	,	V_81
SZ_256K	,	V_146
l2c_configure	,	F_9
"cache-level"	,	L_84
L310_LATENCY_CTRL_SETUP	,	F_79
"L2C OF: override line size: %d bytes\n"	,	L_42
bcm_inv_range	,	F_97
BUG_ON	,	F_25
aux	,	V_64
prefetch	,	V_74
L2X0_CACHE_ID_PART_L210	,	V_109
l2c_save	,	F_16
"L2C OF: DT supplied line size %d bytes does "	,	L_38
L310_PREFETCH_CTRL_INSTR_PREFETCH	,	V_158
of_property_read_u32_array	,	F_73
L310_ADDR_FILTER_EN	,	V_152
l2c210_flush_range	,	F_23
L2X0_LOCKDOWN_WAY_D_BASE	,	V_11
l2x0_data	,	V_20
mask	,	V_2
L2X0_AUX_CTRL_TAG_LATENCY_SHIFT	,	V_137
start	,	V_29
"%s cache controller enabled, %d ways, %d kB\n"	,	L_30
L2X0_CACHE_ID_PART_L220	,	V_110
__l2c_init	,	F_64
configure	,	V_19
inv_range	,	V_86
L310_AUX_CTRL_INSTR_PREFETCH	,	V_73
l2x0_pmu_resume	,	F_18
"arm,filter-ranges"	,	L_54
L2X0_LOCKDOWN_STRIDE	,	V_12
l2x0_ids	,	V_188
aurora_clean_range	,	F_85
L2X0_CLEAN_INV_WAY	,	V_35
base	,	V_4
L310_AUX_CTRL_ASSOCIATIVITY_16	,	V_108
L2X0_AUX_CTRL_DIRTY_LATENCY_MASK	,	V_142
aurora_disable	,	F_89
l2x0_of_init	,	F_104
l2c310_resume	,	F_62
__l2c210_cache_sync	,	F_19
way_size_bits	,	V_100
enable	,	V_116
aurora_flush_range	,	F_86
L310_POWER_CTRL	,	V_59
val	,	V_3
"L2C-310 dynamic clock gating %sabled, standby mode %sabled\n"	,	L_12
power_ctrl	,	V_76
cache_size	,	V_125
"Cortex-A9 ACR=0x%08x\n"	,	L_3
L310_PREFETCH_CTRL_DBL_LINEFILL	,	V_91
l2x0_pmu_register	,	F_67
aurora_pa_range	,	F_83
CONFIG_PL310_ERRATA_588369	,	V_85
__l2c210_op_pa_range	,	F_20
l2x0_size	,	V_40
L2C_AUX_CTRL_WAY_SIZE_SHIFT	,	V_112
ENODEV	,	V_130
of_address_to_resource	,	F_106
"arm,outer-sync-disable"	,	L_87
AURORA_CTRL_FW	,	V_170
flags	,	V_18
filter_start	,	V_50
cortex_a9	,	V_62
ways	,	V_101
L2X0_INV_WAY	,	V_22
get_auxcr	,	F_48
"arm,dirty-latency"	,	L_48
power	,	V_150
L2X0_CLEAN_LINE_PA	,	V_34
irqs_disabled	,	F_26
outer_cache	,	V_5
L2X0_CACHE_SYNC	,	V_36
EINVAL	,	V_131
filter	,	V_149
"cache-sets"	,	L_33
L2X0_LOCKDOWN_WAY_I_BASE	,	V_13
"L2C: device tree omits to specify unified cache\n"	,	L_83
__init	,	T_3
__l2c_op_way	,	F_7
"753970"	,	L_19
cache_id_part_number_from_dt	,	V_173
way_size	,	V_127
"a"	,	L_22
data	,	V_96
num	,	V_9
IS_ENABLED	,	F_59
bcm_addr_is_sys_emi	,	F_95
"L2C-310: enabling full line of zeros but not enabled in Cortex-A9\n"	,	L_5
"L2C-310 early BRESP only supported with Cortex-A9\n"	,	L_2
l2c310_fixup	,	F_58
l2c220_flush_range	,	F_36
l2c310_unlock	,	F_63
tag	,	V_132
"arm,shared-override"	,	L_51
AURORA_RANGE_BASE_ADDR_REG	,	V_162
"cache-unified"	,	L_82
pwr_ctrl	,	V_58
offset	,	V_160
resource	,	V_185
"L2C OF: override associativity: %d\n"	,	L_44
L310_AUX_CTRL_FULL_LINE_ZERO	,	V_70
L310_DATA_LATENCY_CTRL	,	V_47
L2X0_CLEAN_WAY	,	V_41
revision	,	V_43
SZ_1M	,	V_151
"L2C-310: full line of zeros enabled in Cortex-A9 but not L2C-310 - invalid\n"	,	L_4
L2X0_DUMMY_REG	,	V_93
L2X0_DEBUG_CTRL	,	V_7
CONFIG_PL310_ERRATA_769419	,	V_94
new_end	,	V_182
AURORA_SYNC_REG	,	V_163
"L2C OF: override cache size: %d bytes (%dKB)\n"	,	L_41
write_sec	,	V_6
l2x0_of_parse	,	F_72
kmemdup	,	F_65
l2c310_inv_range_erratum	,	F_41
L2C_AUX_CTRL_WAY_SIZE_MASK	,	V_107
AURORA_FLUSH_RANGE_REG	,	V_167
"arm,early-bresp-disable"	,	L_56
"L2C-310 OF dynamic-clock-gating property value is missing or invalid\n"	,	L_73
l2_wt_override	,	V_165
l2c220_op_way	,	F_29
"L2C-310: disabling Cortex-A9 specific feature bits\n"	,	L_7
addr	,	V_176
l2c_init_data	,	V_95
"l2x0 of: cache setting yield too high associativity\n"	,	L_52
CONFIG_PL310_ERRATA_727915	,	V_88
pr_cont	,	F_60
aurora_range_end	,	F_81
L310_PREFETCH_CTRL_OFFSET_MASK	,	V_75
aux_cur	,	V_68
way_size_0	,	V_113
"588369"	,	L_16
resource_size	,	F_108
L2X0_INV_LINE_PA	,	V_33
"L2C: disabling outer sync\n"	,	L_29
cpu_relax	,	F_3
L2X0_CTRL	,	V_25
