PV Subarray Voltage Mismatch
886
216
4
Label

1
12
Name
5
8
Label211
X
3
15
Y
3
33
Width
3
854
Height
3
60
Caption
5
411
When subarrays have different orientations, modules in each subarray are exposed to different levels of solar radiation and wind speed, which results in different subarray cell temperatures and maximum power point voltages (Vmp). The voltage mismatch causes electrical losses and an inverter input voltage less than Vmp. By default, SAM estimates the inverter input voltage by averaging the subarray Vmp values.
TextColour
4
0
0
0
255
Bold
2
0
FontSize
3
4294967295
WordWrap
2
1
AlignRight
2
0
AlignTop
2
1
Label

1
12
Name
5
9
Label2111
X
3
15
Y
3
93
Width
3
854
Height
3
57
Caption
5
301
If you are using the CEC or IEC 61853 module model, SAM can more accurately estimate the inverter input voltage. This option requires longer simulation times to calculate mismatch losses. This more accurate method generally results in lower system output than the default method. See Help for details.
TextColour
4
0
0
0
255
Bold
2
0
FontSize
3
4294967295
WordWrap
2
1
AlignRight
2
0
AlignTop
2
1
CheckBox

1
8
Name
5
25
enable_mismatch_vmax_calc
X
3
15
Y
3
150
Width
3
854
Height
3
42
Caption
5
120
Calculate maximum power voltage for array and associated losses due to subarray mismatch (CEC and IEC 61853 models only)
State
2
1
TabOrder
3
50
GroupBox

1
7
Name
5
8
object 4
X
3
9
Y
3
12
Width
3
861
Height
3
189
Caption
5
37
Subarray Voltage Mismatch Calculation
Bold
2
1

1
enable_mismatch_vmax_calc
3
1
Enable subarray voltage mismatch calculation
 
PV System Design
0
3
1
1
1
1
0.000000
Default

0
0