
STM32U575ZIT6Q-gpio-dac-dma.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000238  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000aa34  08000238  08000238  00001238  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000014b  0800ac6c  0800ac6c  0000bc6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800adb8  0800adb8  0000bdb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800adc0  0800adc0  0000bdc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800adc4  0800adc4  0000bdc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000104  20000000  0800adc8  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000464  20000104  0800aecc  0000c104  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000568  0800aecc  0000c568  2**0
                  ALLOC
  9 .ARM.attributes 00000036  00000000  00000000  0000c104  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001d29c  00000000  00000000  0000c13a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000036b3  00000000  00000000  000293d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000017e8  00000000  00000000  0002ca90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00001298  00000000  00000000  0002e278  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00034b6c  00000000  00000000  0002f510  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001e9a1  00000000  00000000  0006407c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00148acf  00000000  00000000  00082a1d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001cb4ec  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00006d5c  00000000  00000000  001cb530  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000078  00000000  00000000  001d228c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000238 <__do_global_dtors_aux>:
 8000238:	b510      	push	{r4, lr}
 800023a:	4c05      	ldr	r4, [pc, #20]	@ (8000250 <__do_global_dtors_aux+0x18>)
 800023c:	7823      	ldrb	r3, [r4, #0]
 800023e:	b933      	cbnz	r3, 800024e <__do_global_dtors_aux+0x16>
 8000240:	4b04      	ldr	r3, [pc, #16]	@ (8000254 <__do_global_dtors_aux+0x1c>)
 8000242:	b113      	cbz	r3, 800024a <__do_global_dtors_aux+0x12>
 8000244:	4804      	ldr	r0, [pc, #16]	@ (8000258 <__do_global_dtors_aux+0x20>)
 8000246:	f3af 8000 	nop.w
 800024a:	2301      	movs	r3, #1
 800024c:	7023      	strb	r3, [r4, #0]
 800024e:	bd10      	pop	{r4, pc}
 8000250:	20000104 	.word	0x20000104
 8000254:	00000000 	.word	0x00000000
 8000258:	0800ac54 	.word	0x0800ac54

0800025c <frame_dummy>:
 800025c:	b508      	push	{r3, lr}
 800025e:	4b03      	ldr	r3, [pc, #12]	@ (800026c <frame_dummy+0x10>)
 8000260:	b11b      	cbz	r3, 800026a <frame_dummy+0xe>
 8000262:	4903      	ldr	r1, [pc, #12]	@ (8000270 <frame_dummy+0x14>)
 8000264:	4803      	ldr	r0, [pc, #12]	@ (8000274 <frame_dummy+0x18>)
 8000266:	f3af 8000 	nop.w
 800026a:	bd08      	pop	{r3, pc}
 800026c:	00000000 	.word	0x00000000
 8000270:	20000108 	.word	0x20000108
 8000274:	0800ac54 	.word	0x0800ac54

08000278 <__aeabi_uldivmod>:
 8000278:	b953      	cbnz	r3, 8000290 <__aeabi_uldivmod+0x18>
 800027a:	b94a      	cbnz	r2, 8000290 <__aeabi_uldivmod+0x18>
 800027c:	2900      	cmp	r1, #0
 800027e:	bf08      	it	eq
 8000280:	2800      	cmpeq	r0, #0
 8000282:	bf1c      	itt	ne
 8000284:	f04f 31ff 	movne.w	r1, #4294967295
 8000288:	f04f 30ff 	movne.w	r0, #4294967295
 800028c:	f000 b97e 	b.w	800058c <__aeabi_idiv0>
 8000290:	f1ad 0c08 	sub.w	ip, sp, #8
 8000294:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000298:	f000 f806 	bl	80002a8 <__udivmoddi4>
 800029c:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002a4:	b004      	add	sp, #16
 80002a6:	4770      	bx	lr

080002a8 <__udivmoddi4>:
 80002a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80002ac:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80002ae:	460c      	mov	r4, r1
 80002b0:	2b00      	cmp	r3, #0
 80002b2:	d14d      	bne.n	8000350 <__udivmoddi4+0xa8>
 80002b4:	428a      	cmp	r2, r1
 80002b6:	460f      	mov	r7, r1
 80002b8:	4684      	mov	ip, r0
 80002ba:	4696      	mov	lr, r2
 80002bc:	fab2 f382 	clz	r3, r2
 80002c0:	d960      	bls.n	8000384 <__udivmoddi4+0xdc>
 80002c2:	b14b      	cbz	r3, 80002d8 <__udivmoddi4+0x30>
 80002c4:	fa02 fe03 	lsl.w	lr, r2, r3
 80002c8:	f1c3 0220 	rsb	r2, r3, #32
 80002cc:	409f      	lsls	r7, r3
 80002ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80002d2:	fa20 f202 	lsr.w	r2, r0, r2
 80002d6:	4317      	orrs	r7, r2
 80002d8:	ea4f 461e 	mov.w	r6, lr, lsr #16
 80002dc:	fa1f f48e 	uxth.w	r4, lr
 80002e0:	ea4f 421c 	mov.w	r2, ip, lsr #16
 80002e4:	fbb7 f1f6 	udiv	r1, r7, r6
 80002e8:	fb06 7711 	mls	r7, r6, r1, r7
 80002ec:	fb01 f004 	mul.w	r0, r1, r4
 80002f0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002f4:	4290      	cmp	r0, r2
 80002f6:	d908      	bls.n	800030a <__udivmoddi4+0x62>
 80002f8:	eb1e 0202 	adds.w	r2, lr, r2
 80002fc:	f101 37ff 	add.w	r7, r1, #4294967295
 8000300:	d202      	bcs.n	8000308 <__udivmoddi4+0x60>
 8000302:	4290      	cmp	r0, r2
 8000304:	f200 812d 	bhi.w	8000562 <__udivmoddi4+0x2ba>
 8000308:	4639      	mov	r1, r7
 800030a:	1a12      	subs	r2, r2, r0
 800030c:	fa1f fc8c 	uxth.w	ip, ip
 8000310:	fbb2 f0f6 	udiv	r0, r2, r6
 8000314:	fb06 2210 	mls	r2, r6, r0, r2
 8000318:	fb00 f404 	mul.w	r4, r0, r4
 800031c:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 8000320:	4564      	cmp	r4, ip
 8000322:	d908      	bls.n	8000336 <__udivmoddi4+0x8e>
 8000324:	eb1e 0c0c 	adds.w	ip, lr, ip
 8000328:	f100 32ff 	add.w	r2, r0, #4294967295
 800032c:	d202      	bcs.n	8000334 <__udivmoddi4+0x8c>
 800032e:	4564      	cmp	r4, ip
 8000330:	f200 811a 	bhi.w	8000568 <__udivmoddi4+0x2c0>
 8000334:	4610      	mov	r0, r2
 8000336:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800033a:	ebac 0c04 	sub.w	ip, ip, r4
 800033e:	2100      	movs	r1, #0
 8000340:	b125      	cbz	r5, 800034c <__udivmoddi4+0xa4>
 8000342:	fa2c f303 	lsr.w	r3, ip, r3
 8000346:	2200      	movs	r2, #0
 8000348:	e9c5 3200 	strd	r3, r2, [r5]
 800034c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000350:	428b      	cmp	r3, r1
 8000352:	d905      	bls.n	8000360 <__udivmoddi4+0xb8>
 8000354:	b10d      	cbz	r5, 800035a <__udivmoddi4+0xb2>
 8000356:	e9c5 0100 	strd	r0, r1, [r5]
 800035a:	2100      	movs	r1, #0
 800035c:	4608      	mov	r0, r1
 800035e:	e7f5      	b.n	800034c <__udivmoddi4+0xa4>
 8000360:	fab3 f183 	clz	r1, r3
 8000364:	2900      	cmp	r1, #0
 8000366:	d14d      	bne.n	8000404 <__udivmoddi4+0x15c>
 8000368:	42a3      	cmp	r3, r4
 800036a:	f0c0 80f2 	bcc.w	8000552 <__udivmoddi4+0x2aa>
 800036e:	4290      	cmp	r0, r2
 8000370:	f080 80ef 	bcs.w	8000552 <__udivmoddi4+0x2aa>
 8000374:	4606      	mov	r6, r0
 8000376:	4623      	mov	r3, r4
 8000378:	4608      	mov	r0, r1
 800037a:	2d00      	cmp	r5, #0
 800037c:	d0e6      	beq.n	800034c <__udivmoddi4+0xa4>
 800037e:	e9c5 6300 	strd	r6, r3, [r5]
 8000382:	e7e3      	b.n	800034c <__udivmoddi4+0xa4>
 8000384:	2b00      	cmp	r3, #0
 8000386:	f040 80a2 	bne.w	80004ce <__udivmoddi4+0x226>
 800038a:	1a8a      	subs	r2, r1, r2
 800038c:	ea4f 471e 	mov.w	r7, lr, lsr #16
 8000390:	fa1f f68e 	uxth.w	r6, lr
 8000394:	2101      	movs	r1, #1
 8000396:	fbb2 f4f7 	udiv	r4, r2, r7
 800039a:	fb07 2014 	mls	r0, r7, r4, r2
 800039e:	ea4f 421c 	mov.w	r2, ip, lsr #16
 80003a2:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003a6:	fb06 f004 	mul.w	r0, r6, r4
 80003aa:	4290      	cmp	r0, r2
 80003ac:	d90f      	bls.n	80003ce <__udivmoddi4+0x126>
 80003ae:	eb1e 0202 	adds.w	r2, lr, r2
 80003b2:	f104 38ff 	add.w	r8, r4, #4294967295
 80003b6:	bf2c      	ite	cs
 80003b8:	f04f 0901 	movcs.w	r9, #1
 80003bc:	f04f 0900 	movcc.w	r9, #0
 80003c0:	4290      	cmp	r0, r2
 80003c2:	d903      	bls.n	80003cc <__udivmoddi4+0x124>
 80003c4:	f1b9 0f00 	cmp.w	r9, #0
 80003c8:	f000 80c8 	beq.w	800055c <__udivmoddi4+0x2b4>
 80003cc:	4644      	mov	r4, r8
 80003ce:	1a12      	subs	r2, r2, r0
 80003d0:	fa1f fc8c 	uxth.w	ip, ip
 80003d4:	fbb2 f0f7 	udiv	r0, r2, r7
 80003d8:	fb07 2210 	mls	r2, r7, r0, r2
 80003dc:	fb00 f606 	mul.w	r6, r0, r6
 80003e0:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 80003e4:	4566      	cmp	r6, ip
 80003e6:	d908      	bls.n	80003fa <__udivmoddi4+0x152>
 80003e8:	eb1e 0c0c 	adds.w	ip, lr, ip
 80003ec:	f100 32ff 	add.w	r2, r0, #4294967295
 80003f0:	d202      	bcs.n	80003f8 <__udivmoddi4+0x150>
 80003f2:	4566      	cmp	r6, ip
 80003f4:	f200 80bb 	bhi.w	800056e <__udivmoddi4+0x2c6>
 80003f8:	4610      	mov	r0, r2
 80003fa:	ebac 0c06 	sub.w	ip, ip, r6
 80003fe:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000402:	e79d      	b.n	8000340 <__udivmoddi4+0x98>
 8000404:	f1c1 0620 	rsb	r6, r1, #32
 8000408:	408b      	lsls	r3, r1
 800040a:	fa04 fe01 	lsl.w	lr, r4, r1
 800040e:	fa22 f706 	lsr.w	r7, r2, r6
 8000412:	fa20 fc06 	lsr.w	ip, r0, r6
 8000416:	40f4      	lsrs	r4, r6
 8000418:	408a      	lsls	r2, r1
 800041a:	431f      	orrs	r7, r3
 800041c:	ea4e 030c 	orr.w	r3, lr, ip
 8000420:	fa00 fe01 	lsl.w	lr, r0, r1
 8000424:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000428:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800042c:	fa1f fc87 	uxth.w	ip, r7
 8000430:	fbb4 f0f8 	udiv	r0, r4, r8
 8000434:	fb08 4410 	mls	r4, r8, r0, r4
 8000438:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800043c:	fb00 f90c 	mul.w	r9, r0, ip
 8000440:	45a1      	cmp	r9, r4
 8000442:	d90e      	bls.n	8000462 <__udivmoddi4+0x1ba>
 8000444:	193c      	adds	r4, r7, r4
 8000446:	f100 3aff 	add.w	sl, r0, #4294967295
 800044a:	bf2c      	ite	cs
 800044c:	f04f 0b01 	movcs.w	fp, #1
 8000450:	f04f 0b00 	movcc.w	fp, #0
 8000454:	45a1      	cmp	r9, r4
 8000456:	d903      	bls.n	8000460 <__udivmoddi4+0x1b8>
 8000458:	f1bb 0f00 	cmp.w	fp, #0
 800045c:	f000 8093 	beq.w	8000586 <__udivmoddi4+0x2de>
 8000460:	4650      	mov	r0, sl
 8000462:	eba4 0409 	sub.w	r4, r4, r9
 8000466:	fa1f f983 	uxth.w	r9, r3
 800046a:	fbb4 f3f8 	udiv	r3, r4, r8
 800046e:	fb08 4413 	mls	r4, r8, r3, r4
 8000472:	fb03 fc0c 	mul.w	ip, r3, ip
 8000476:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800047a:	45a4      	cmp	ip, r4
 800047c:	d906      	bls.n	800048c <__udivmoddi4+0x1e4>
 800047e:	193c      	adds	r4, r7, r4
 8000480:	f103 38ff 	add.w	r8, r3, #4294967295
 8000484:	d201      	bcs.n	800048a <__udivmoddi4+0x1e2>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d87a      	bhi.n	8000580 <__udivmoddi4+0x2d8>
 800048a:	4643      	mov	r3, r8
 800048c:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000490:	eba4 040c 	sub.w	r4, r4, ip
 8000494:	fba0 9802 	umull	r9, r8, r0, r2
 8000498:	4544      	cmp	r4, r8
 800049a:	46cc      	mov	ip, r9
 800049c:	4643      	mov	r3, r8
 800049e:	d302      	bcc.n	80004a6 <__udivmoddi4+0x1fe>
 80004a0:	d106      	bne.n	80004b0 <__udivmoddi4+0x208>
 80004a2:	45ce      	cmp	lr, r9
 80004a4:	d204      	bcs.n	80004b0 <__udivmoddi4+0x208>
 80004a6:	3801      	subs	r0, #1
 80004a8:	ebb9 0c02 	subs.w	ip, r9, r2
 80004ac:	eb68 0307 	sbc.w	r3, r8, r7
 80004b0:	b15d      	cbz	r5, 80004ca <__udivmoddi4+0x222>
 80004b2:	ebbe 020c 	subs.w	r2, lr, ip
 80004b6:	eb64 0403 	sbc.w	r4, r4, r3
 80004ba:	fa04 f606 	lsl.w	r6, r4, r6
 80004be:	fa22 f301 	lsr.w	r3, r2, r1
 80004c2:	40cc      	lsrs	r4, r1
 80004c4:	431e      	orrs	r6, r3
 80004c6:	e9c5 6400 	strd	r6, r4, [r5]
 80004ca:	2100      	movs	r1, #0
 80004cc:	e73e      	b.n	800034c <__udivmoddi4+0xa4>
 80004ce:	fa02 fe03 	lsl.w	lr, r2, r3
 80004d2:	f1c3 0120 	rsb	r1, r3, #32
 80004d6:	fa04 f203 	lsl.w	r2, r4, r3
 80004da:	fa00 fc03 	lsl.w	ip, r0, r3
 80004de:	40cc      	lsrs	r4, r1
 80004e0:	ea4f 471e 	mov.w	r7, lr, lsr #16
 80004e4:	fa20 f101 	lsr.w	r1, r0, r1
 80004e8:	fa1f f68e 	uxth.w	r6, lr
 80004ec:	fbb4 f0f7 	udiv	r0, r4, r7
 80004f0:	430a      	orrs	r2, r1
 80004f2:	fb07 4410 	mls	r4, r7, r0, r4
 80004f6:	0c11      	lsrs	r1, r2, #16
 80004f8:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80004fc:	fb00 f406 	mul.w	r4, r0, r6
 8000500:	428c      	cmp	r4, r1
 8000502:	d90e      	bls.n	8000522 <__udivmoddi4+0x27a>
 8000504:	eb1e 0101 	adds.w	r1, lr, r1
 8000508:	f100 38ff 	add.w	r8, r0, #4294967295
 800050c:	bf2c      	ite	cs
 800050e:	f04f 0901 	movcs.w	r9, #1
 8000512:	f04f 0900 	movcc.w	r9, #0
 8000516:	428c      	cmp	r4, r1
 8000518:	d902      	bls.n	8000520 <__udivmoddi4+0x278>
 800051a:	f1b9 0f00 	cmp.w	r9, #0
 800051e:	d02c      	beq.n	800057a <__udivmoddi4+0x2d2>
 8000520:	4640      	mov	r0, r8
 8000522:	1b09      	subs	r1, r1, r4
 8000524:	b292      	uxth	r2, r2
 8000526:	fbb1 f4f7 	udiv	r4, r1, r7
 800052a:	fb07 1114 	mls	r1, r7, r4, r1
 800052e:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000532:	fb04 f106 	mul.w	r1, r4, r6
 8000536:	4291      	cmp	r1, r2
 8000538:	d907      	bls.n	800054a <__udivmoddi4+0x2a2>
 800053a:	eb1e 0202 	adds.w	r2, lr, r2
 800053e:	f104 38ff 	add.w	r8, r4, #4294967295
 8000542:	d201      	bcs.n	8000548 <__udivmoddi4+0x2a0>
 8000544:	4291      	cmp	r1, r2
 8000546:	d815      	bhi.n	8000574 <__udivmoddi4+0x2cc>
 8000548:	4644      	mov	r4, r8
 800054a:	1a52      	subs	r2, r2, r1
 800054c:	ea44 4100 	orr.w	r1, r4, r0, lsl #16
 8000550:	e721      	b.n	8000396 <__udivmoddi4+0xee>
 8000552:	1a86      	subs	r6, r0, r2
 8000554:	eb64 0303 	sbc.w	r3, r4, r3
 8000558:	2001      	movs	r0, #1
 800055a:	e70e      	b.n	800037a <__udivmoddi4+0xd2>
 800055c:	3c02      	subs	r4, #2
 800055e:	4472      	add	r2, lr
 8000560:	e735      	b.n	80003ce <__udivmoddi4+0x126>
 8000562:	3902      	subs	r1, #2
 8000564:	4472      	add	r2, lr
 8000566:	e6d0      	b.n	800030a <__udivmoddi4+0x62>
 8000568:	44f4      	add	ip, lr
 800056a:	3802      	subs	r0, #2
 800056c:	e6e3      	b.n	8000336 <__udivmoddi4+0x8e>
 800056e:	44f4      	add	ip, lr
 8000570:	3802      	subs	r0, #2
 8000572:	e742      	b.n	80003fa <__udivmoddi4+0x152>
 8000574:	3c02      	subs	r4, #2
 8000576:	4472      	add	r2, lr
 8000578:	e7e7      	b.n	800054a <__udivmoddi4+0x2a2>
 800057a:	3802      	subs	r0, #2
 800057c:	4471      	add	r1, lr
 800057e:	e7d0      	b.n	8000522 <__udivmoddi4+0x27a>
 8000580:	3b02      	subs	r3, #2
 8000582:	443c      	add	r4, r7
 8000584:	e782      	b.n	800048c <__udivmoddi4+0x1e4>
 8000586:	3802      	subs	r0, #2
 8000588:	443c      	add	r4, r7
 800058a:	e76a      	b.n	8000462 <__udivmoddi4+0x1ba>

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <MX_GPIOQueue_Config>:
  * @brief  DMA Linked-list GPIOQueue configuration
  * @param  None
  * @retval None
  */
HAL_StatusTypeDef MX_GPIOQueue_Config(void)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b09c      	sub	sp, #112	@ 0x70
 8000594:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef ret = HAL_OK;
 8000596:	2300      	movs	r3, #0
 8000598:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  /* DMA node configuration declaration */
  DMA_NodeConfTypeDef pNodeConfig;

  /* Set node configuration ################################################*/
  pNodeConfig.NodeType = DMA_GPDMA_LINEAR_NODE;
 800059c:	2321      	movs	r3, #33	@ 0x21
 800059e:	603b      	str	r3, [r7, #0]
  pNodeConfig.Init.Request = GPDMA1_REQUEST_TIM2_UP;
 80005a0:	233c      	movs	r3, #60	@ 0x3c
 80005a2:	607b      	str	r3, [r7, #4]
  pNodeConfig.Init.BlkHWRequest = DMA_BREQ_SINGLE_BURST;
 80005a4:	2300      	movs	r3, #0
 80005a6:	60bb      	str	r3, [r7, #8]
  pNodeConfig.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80005a8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80005ac:	60fb      	str	r3, [r7, #12]
  pNodeConfig.Init.SrcInc = DMA_SINC_INCREMENTED;
 80005ae:	2308      	movs	r3, #8
 80005b0:	613b      	str	r3, [r7, #16]
  pNodeConfig.Init.DestInc = DMA_DINC_FIXED;
 80005b2:	2300      	movs	r3, #0
 80005b4:	617b      	str	r3, [r7, #20]
  pNodeConfig.Init.SrcDataWidth = DMA_SRC_DATAWIDTH_WORD;
 80005b6:	2302      	movs	r3, #2
 80005b8:	61bb      	str	r3, [r7, #24]
  pNodeConfig.Init.DestDataWidth = DMA_DEST_DATAWIDTH_WORD;
 80005ba:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80005be:	61fb      	str	r3, [r7, #28]
  pNodeConfig.Init.SrcBurstLength = 1;
 80005c0:	2301      	movs	r3, #1
 80005c2:	627b      	str	r3, [r7, #36]	@ 0x24
  pNodeConfig.Init.DestBurstLength = 1;
 80005c4:	2301      	movs	r3, #1
 80005c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  pNodeConfig.Init.TransferAllocatedPort = DMA_SRC_ALLOCATED_PORT0|DMA_DEST_ALLOCATED_PORT0;
 80005c8:	2300      	movs	r3, #0
 80005ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pNodeConfig.Init.TransferEventMode = DMA_TCEM_EACH_LL_ITEM_TRANSFER;
 80005cc:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80005d0:	633b      	str	r3, [r7, #48]	@ 0x30
  pNodeConfig.TriggerConfig.TriggerMode = DMA_TRIGM_BLOCK_TRANSFER;
 80005d2:	2300      	movs	r3, #0
 80005d4:	643b      	str	r3, [r7, #64]	@ 0x40
  pNodeConfig.TriggerConfig.TriggerPolarity = DMA_TRIG_POLARITY_RISING;
 80005d6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80005da:	647b      	str	r3, [r7, #68]	@ 0x44
  pNodeConfig.TriggerConfig.TriggerSelection = GPDMA1_TRIGGER_TIM2_TRGO;
 80005dc:	232a      	movs	r3, #42	@ 0x2a
 80005de:	64bb      	str	r3, [r7, #72]	@ 0x48
  pNodeConfig.DataHandlingConfig.DataExchange = DMA_EXCHANGE_NONE;
 80005e0:	2300      	movs	r3, #0
 80005e2:	63bb      	str	r3, [r7, #56]	@ 0x38
  pNodeConfig.DataHandlingConfig.DataAlignment = DMA_DATA_RIGHTALIGN_ZEROPADDED;
 80005e4:	2300      	movs	r3, #0
 80005e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  pNodeConfig.SrcAddress = GPIOEVals;
 80005e8:	4b16      	ldr	r3, [pc, #88]	@ (8000644 <MX_GPIOQueue_Config+0xb4>)
 80005ea:	663b      	str	r3, [r7, #96]	@ 0x60
  pNodeConfig.DstAddress = (uint32_t)&(GPIOE->ODR);
 80005ec:	4b16      	ldr	r3, [pc, #88]	@ (8000648 <MX_GPIOQueue_Config+0xb8>)
 80005ee:	667b      	str	r3, [r7, #100]	@ 0x64
  pNodeConfig.DataSize = 16*4;
 80005f0:	2340      	movs	r3, #64	@ 0x40
 80005f2:	66bb      	str	r3, [r7, #104]	@ 0x68

  /* Build GPIOENode Node */
  ret |= HAL_DMAEx_List_BuildNode(&pNodeConfig, &GPIOENode);
 80005f4:	463b      	mov	r3, r7
 80005f6:	4915      	ldr	r1, [pc, #84]	@ (800064c <MX_GPIOQueue_Config+0xbc>)
 80005f8:	4618      	mov	r0, r3
 80005fa:	f002 fdf9 	bl	80031f0 <HAL_DMAEx_List_BuildNode>
 80005fe:	4603      	mov	r3, r0
 8000600:	461a      	mov	r2, r3
 8000602:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8000606:	4313      	orrs	r3, r2
 8000608:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f

  /* Insert GPIOENode to Queue */
  ret |= HAL_DMAEx_List_InsertNode_Tail(&GPIOQueue, &GPIOENode);
 800060c:	490f      	ldr	r1, [pc, #60]	@ (800064c <MX_GPIOQueue_Config+0xbc>)
 800060e:	4810      	ldr	r0, [pc, #64]	@ (8000650 <MX_GPIOQueue_Config+0xc0>)
 8000610:	f002 fe1a 	bl	8003248 <HAL_DMAEx_List_InsertNode_Tail>
 8000614:	4603      	mov	r3, r0
 8000616:	461a      	mov	r2, r3
 8000618:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800061c:	4313      	orrs	r3, r2
 800061e:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f

  ret |= HAL_DMAEx_List_SetCircularMode(&GPIOQueue);
 8000622:	480b      	ldr	r0, [pc, #44]	@ (8000650 <MX_GPIOQueue_Config+0xc0>)
 8000624:	f002 fe88 	bl	8003338 <HAL_DMAEx_List_SetCircularMode>
 8000628:	4603      	mov	r3, r0
 800062a:	461a      	mov	r2, r3
 800062c:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8000630:	4313      	orrs	r3, r2
 8000632:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f

   return ret;
 8000636:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
}
 800063a:	4618      	mov	r0, r3
 800063c:	3770      	adds	r7, #112	@ 0x70
 800063e:	46bd      	mov	sp, r7
 8000640:	bd80      	pop	{r7, pc}
 8000642:	bf00      	nop
 8000644:	20000040 	.word	0x20000040
 8000648:	42021014 	.word	0x42021014
 800064c:	20000120 	.word	0x20000120
 8000650:	20000144 	.word	0x20000144

08000654 <MX_DACQueue_Config>:
  * @brief  DMA Linked-list DACQueue configuration
  * @param  None
  * @retval None
  */
HAL_StatusTypeDef MX_DACQueue_Config(void)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	b09c      	sub	sp, #112	@ 0x70
 8000658:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef ret = HAL_OK;
 800065a:	2300      	movs	r3, #0
 800065c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  /* DMA node configuration declaration */
  DMA_NodeConfTypeDef pNodeConfig;

  /* Set node configuration ################################################*/
  pNodeConfig.NodeType = DMA_GPDMA_LINEAR_NODE;
 8000660:	2321      	movs	r3, #33	@ 0x21
 8000662:	603b      	str	r3, [r7, #0]
  pNodeConfig.Init.Request = GPDMA1_REQUEST_DAC1_CH1;
 8000664:	2302      	movs	r3, #2
 8000666:	607b      	str	r3, [r7, #4]
  pNodeConfig.Init.BlkHWRequest = DMA_BREQ_SINGLE_BURST;
 8000668:	2300      	movs	r3, #0
 800066a:	60bb      	str	r3, [r7, #8]
  pNodeConfig.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800066c:	2300      	movs	r3, #0
 800066e:	60fb      	str	r3, [r7, #12]
  pNodeConfig.Init.SrcInc = DMA_SINC_INCREMENTED;
 8000670:	2308      	movs	r3, #8
 8000672:	613b      	str	r3, [r7, #16]
  pNodeConfig.Init.DestInc = DMA_DINC_FIXED;
 8000674:	2300      	movs	r3, #0
 8000676:	617b      	str	r3, [r7, #20]
  pNodeConfig.Init.SrcDataWidth = DMA_SRC_DATAWIDTH_WORD;
 8000678:	2302      	movs	r3, #2
 800067a:	61bb      	str	r3, [r7, #24]
  pNodeConfig.Init.DestDataWidth = DMA_DEST_DATAWIDTH_WORD;
 800067c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000680:	61fb      	str	r3, [r7, #28]
  pNodeConfig.Init.SrcBurstLength = 1;
 8000682:	2301      	movs	r3, #1
 8000684:	627b      	str	r3, [r7, #36]	@ 0x24
  pNodeConfig.Init.DestBurstLength = 1;
 8000686:	2301      	movs	r3, #1
 8000688:	62bb      	str	r3, [r7, #40]	@ 0x28
  pNodeConfig.Init.TransferAllocatedPort = DMA_SRC_ALLOCATED_PORT0|DMA_DEST_ALLOCATED_PORT0;
 800068a:	2300      	movs	r3, #0
 800068c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pNodeConfig.Init.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 800068e:	2300      	movs	r3, #0
 8000690:	633b      	str	r3, [r7, #48]	@ 0x30
  pNodeConfig.TriggerConfig.TriggerPolarity = DMA_TRIG_POLARITY_MASKED;
 8000692:	2300      	movs	r3, #0
 8000694:	647b      	str	r3, [r7, #68]	@ 0x44
  pNodeConfig.DataHandlingConfig.DataExchange = DMA_EXCHANGE_NONE;
 8000696:	2300      	movs	r3, #0
 8000698:	63bb      	str	r3, [r7, #56]	@ 0x38
  pNodeConfig.DataHandlingConfig.DataAlignment = DMA_DATA_RIGHTALIGN_ZEROPADDED;
 800069a:	2300      	movs	r3, #0
 800069c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  pNodeConfig.SrcAddress = DACVals;
 800069e:	4b16      	ldr	r3, [pc, #88]	@ (80006f8 <MX_DACQueue_Config+0xa4>)
 80006a0:	663b      	str	r3, [r7, #96]	@ 0x60
  pNodeConfig.DstAddress = (uint32_t)&(DAC1->DOR1);
 80006a2:	4b16      	ldr	r3, [pc, #88]	@ (80006fc <MX_DACQueue_Config+0xa8>)
 80006a4:	667b      	str	r3, [r7, #100]	@ 0x64
  pNodeConfig.DataSize = 16*4;
 80006a6:	2340      	movs	r3, #64	@ 0x40
 80006a8:	66bb      	str	r3, [r7, #104]	@ 0x68

  /* Build DACNode Node */
  ret |= HAL_DMAEx_List_BuildNode(&pNodeConfig, &DACNode);
 80006aa:	463b      	mov	r3, r7
 80006ac:	4914      	ldr	r1, [pc, #80]	@ (8000700 <MX_DACQueue_Config+0xac>)
 80006ae:	4618      	mov	r0, r3
 80006b0:	f002 fd9e 	bl	80031f0 <HAL_DMAEx_List_BuildNode>
 80006b4:	4603      	mov	r3, r0
 80006b6:	461a      	mov	r2, r3
 80006b8:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80006bc:	4313      	orrs	r3, r2
 80006be:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f

  /* Insert DACNode to Queue */
  ret |= HAL_DMAEx_List_InsertNode_Tail(&DACQueue, &DACNode);
 80006c2:	490f      	ldr	r1, [pc, #60]	@ (8000700 <MX_DACQueue_Config+0xac>)
 80006c4:	480f      	ldr	r0, [pc, #60]	@ (8000704 <MX_DACQueue_Config+0xb0>)
 80006c6:	f002 fdbf 	bl	8003248 <HAL_DMAEx_List_InsertNode_Tail>
 80006ca:	4603      	mov	r3, r0
 80006cc:	461a      	mov	r2, r3
 80006ce:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80006d2:	4313      	orrs	r3, r2
 80006d4:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f

  ret |= HAL_DMAEx_List_SetCircularMode(&DACQueue);
 80006d8:	480a      	ldr	r0, [pc, #40]	@ (8000704 <MX_DACQueue_Config+0xb0>)
 80006da:	f002 fe2d 	bl	8003338 <HAL_DMAEx_List_SetCircularMode>
 80006de:	4603      	mov	r3, r0
 80006e0:	461a      	mov	r2, r3
 80006e2:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80006e6:	4313      	orrs	r3, r2
 80006e8:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f

   return ret;
 80006ec:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
}
 80006f0:	4618      	mov	r0, r3
 80006f2:	3770      	adds	r7, #112	@ 0x70
 80006f4:	46bd      	mov	sp, r7
 80006f6:	bd80      	pop	{r7, pc}
 80006f8:	20000000 	.word	0x20000000
 80006fc:	4602182c 	.word	0x4602182c
 8000700:	2000015c 	.word	0x2000015c
 8000704:	20000180 	.word	0x20000180

08000708 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b082      	sub	sp, #8
 800070c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800070e:	f001 f817 	bl	8001740 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the System Power */
  SystemPower_Config();
 8000712:	f000 f8ea 	bl	80008ea <SystemPower_Config>

  /* Configure the system clock */
  SystemClock_Config();
 8000716:	f000 f895 	bl	8000844 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  __HAL_RCC_PWR_CLK_ENABLE();
 800071a:	4b40      	ldr	r3, [pc, #256]	@ (800081c <main+0x114>)
 800071c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000720:	4a3e      	ldr	r2, [pc, #248]	@ (800081c <main+0x114>)
 8000722:	f043 0304 	orr.w	r3, r3, #4
 8000726:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800072a:	4b3c      	ldr	r3, [pc, #240]	@ (800081c <main+0x114>)
 800072c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000730:	f003 0304 	and.w	r3, r3, #4
 8000734:	607b      	str	r3, [r7, #4]
 8000736:	687b      	ldr	r3, [r7, #4]
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000738:	f000 fa0c 	bl	8000b54 <MX_GPIO_Init>
  MX_GPDMA1_Init();
 800073c:	f000 f932 	bl	80009a4 <MX_GPDMA1_Init>
  MX_ICACHE_Init();
 8000740:	f000 f9aa 	bl	8000a98 <MX_ICACHE_Init>
  MX_DAC1_Init();
 8000744:	f000 f8e0 	bl	8000908 <MX_DAC1_Init>
  MX_TIM2_Init();
 8000748:	f000 f9b2 	bl	8000ab0 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  //DACDMAConfig();
  MX_GPIOQueue_Config();
 800074c:	f7ff ff20 	bl	8000590 <MX_GPIOQueue_Config>
  HAL_DMAEx_List_LinkQ(&handle_GPDMA1_Channel11, &GPIOQueue);
 8000750:	4933      	ldr	r1, [pc, #204]	@ (8000820 <main+0x118>)
 8000752:	4834      	ldr	r0, [pc, #208]	@ (8000824 <main+0x11c>)
 8000754:	f002 fe50 	bl	80033f8 <HAL_DMAEx_List_LinkQ>
  HAL_DMAEx_List_Start(&handle_GPDMA1_Channel11);
 8000758:	4832      	ldr	r0, [pc, #200]	@ (8000824 <main+0x11c>)
 800075a:	f002 fc41 	bl	8002fe0 <HAL_DMAEx_List_Start>

  MX_DACQueue_Config();
 800075e:	f7ff ff79 	bl	8000654 <MX_DACQueue_Config>
  HAL_DMAEx_List_LinkQ(&handle_GPDMA1_Channel10, &DACQueue);
 8000762:	4931      	ldr	r1, [pc, #196]	@ (8000828 <main+0x120>)
 8000764:	4831      	ldr	r0, [pc, #196]	@ (800082c <main+0x124>)
 8000766:	f002 fe47 	bl	80033f8 <HAL_DMAEx_List_LinkQ>
  __HAL_LINKDMA(&hdac1, DMA_Handle1, handle_GPDMA1_Channel10);
 800076a:	4b31      	ldr	r3, [pc, #196]	@ (8000830 <main+0x128>)
 800076c:	4a2f      	ldr	r2, [pc, #188]	@ (800082c <main+0x124>)
 800076e:	609a      	str	r2, [r3, #8]
 8000770:	4b2e      	ldr	r3, [pc, #184]	@ (800082c <main+0x124>)
 8000772:	4a2f      	ldr	r2, [pc, #188]	@ (8000830 <main+0x128>)
 8000774:	65da      	str	r2, [r3, #92]	@ 0x5c

 // HAL_TIM_Base_Start(&htim1);
  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 8000776:	2000      	movs	r0, #0
 8000778:	f000 fd90 	bl	800129c <BSP_LED_Init>
  BSP_LED_Init(LED_BLUE);
 800077c:	2001      	movs	r0, #1
 800077e:	f000 fd8d 	bl	800129c <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 8000782:	2002      	movs	r0, #2
 8000784:	f000 fd8a 	bl	800129c <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 8000788:	2101      	movs	r1, #1
 800078a:	2000      	movs	r0, #0
 800078c:	f000 fe6a 	bl	8001464 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 8000790:	4b28      	ldr	r3, [pc, #160]	@ (8000834 <main+0x12c>)
 8000792:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000796:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 8000798:	4b26      	ldr	r3, [pc, #152]	@ (8000834 <main+0x12c>)
 800079a:	2200      	movs	r2, #0
 800079c:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 800079e:	4b25      	ldr	r3, [pc, #148]	@ (8000834 <main+0x12c>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 80007a4:	4b23      	ldr	r3, [pc, #140]	@ (8000834 <main+0x12c>)
 80007a6:	2200      	movs	r2, #0
 80007a8:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 80007aa:	4b22      	ldr	r3, [pc, #136]	@ (8000834 <main+0x12c>)
 80007ac:	2200      	movs	r2, #0
 80007ae:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 80007b0:	4920      	ldr	r1, [pc, #128]	@ (8000834 <main+0x12c>)
 80007b2:	2000      	movs	r0, #0
 80007b4:	f000 fee4 	bl	8001580 <BSP_COM_Init>
 80007b8:	4603      	mov	r3, r0
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	d001      	beq.n	80007c2 <main+0xba>
  {
    Error_Handler();
 80007be:	f000 fac3 	bl	8000d48 <Error_Handler>
  }

  /* USER CODE BEGIN BSP */

  /* -- Sample board code to send message over COM1 port ---- */
  printf("Welcome to STM32 world !\n\r");
 80007c2:	481d      	ldr	r0, [pc, #116]	@ (8000838 <main+0x130>)
 80007c4:	f009 fbc6 	bl	8009f54 <iprintf>

  /* -- Sample board code to switch on leds ---- */
  BSP_LED_On(LED_GREEN);
 80007c8:	2000      	movs	r0, #0
 80007ca:	f000 fdf7 	bl	80013bc <BSP_LED_On>
  BSP_LED_On(LED_BLUE);
 80007ce:	2001      	movs	r0, #1
 80007d0:	f000 fdf4 	bl	80013bc <BSP_LED_On>
  BSP_LED_On(LED_RED);
 80007d4:	2002      	movs	r0, #2
 80007d6:	f000 fdf1 	bl	80013bc <BSP_LED_On>

  HAL_TIM_Base_Start(&htim2);
 80007da:	4818      	ldr	r0, [pc, #96]	@ (800083c <main+0x134>)
 80007dc:	f007 ffe8 	bl	80087b0 <HAL_TIM_Base_Start>
/*  HAL_DMAEx_List_LinkQ(&handle_GPDMA1_Channel11, &GPIOQueue);
  HAL_DMAEx_List_Start(&handle_GPDMA1_Channel11);*/
  // GPIOS and DAC output
  TIM2->DIER |= (TIM_DIER_UDE) |  TIM_DIER_CC1DE;;//(1 << 8);   // set UDE bit (update dma request enable)
 80007e0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80007e4:	68db      	ldr	r3, [r3, #12]
 80007e6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80007ea:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 80007ee:	60d3      	str	r3, [r2, #12]
 // HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t *)DACVals, NVALS, DAC_ALIGN_12B_R);
/*  HAL_DMAEx_List_LinkQ(&handle_GPDMA1_Channel10, &DACQueue);
    HAL_DMAEx_List_Start(&handle_GPDMA1_Channel10);*/


  DACDMAConfig();
 80007f0:	f000 fa22 	bl	8000c38 <DACDMAConfig>
  HAL_TIM_Base_Start_IT(&htim2);//(&htim1, TIM_CHANNEL_1);
 80007f4:	4811      	ldr	r0, [pc, #68]	@ (800083c <main+0x134>)
 80007f6:	f008 f873 	bl	80088e0 <HAL_TIM_Base_Start_IT>
  /* USER CODE BEGIN WHILE */
  while (1)
  {

    /* -- Sample board code for User push-button in interrupt mode ---- */
    if (BspButtonState == BUTTON_PRESSED)
 80007fa:	4b11      	ldr	r3, [pc, #68]	@ (8000840 <main+0x138>)
 80007fc:	681b      	ldr	r3, [r3, #0]
 80007fe:	2b01      	cmp	r3, #1
 8000800:	d1fb      	bne.n	80007fa <main+0xf2>
    {
      /* Update button state */
      BspButtonState = BUTTON_RELEASED;
 8000802:	4b0f      	ldr	r3, [pc, #60]	@ (8000840 <main+0x138>)
 8000804:	2200      	movs	r2, #0
 8000806:	601a      	str	r2, [r3, #0]
      /* -- Sample board code to toggle leds ---- */
      BSP_LED_Toggle(LED_GREEN);
 8000808:	2000      	movs	r0, #0
 800080a:	f000 fe01 	bl	8001410 <BSP_LED_Toggle>
      BSP_LED_Toggle(LED_BLUE);
 800080e:	2001      	movs	r0, #1
 8000810:	f000 fdfe 	bl	8001410 <BSP_LED_Toggle>
      BSP_LED_Toggle(LED_RED);
 8000814:	2002      	movs	r0, #2
 8000816:	f000 fdfb 	bl	8001410 <BSP_LED_Toggle>
    if (BspButtonState == BUTTON_PRESSED)
 800081a:	e7ee      	b.n	80007fa <main+0xf2>
 800081c:	46020c00 	.word	0x46020c00
 8000820:	20000144 	.word	0x20000144
 8000824:	200001e8 	.word	0x200001e8
 8000828:	20000180 	.word	0x20000180
 800082c:	20000260 	.word	0x20000260
 8000830:	200001ac 	.word	0x200001ac
 8000834:	20000198 	.word	0x20000198
 8000838:	0800ac6c 	.word	0x0800ac6c
 800083c:	200002d8 	.word	0x200002d8
 8000840:	200001a8 	.word	0x200001a8

08000844 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	b09e      	sub	sp, #120	@ 0x78
 8000848:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800084a:	f107 0318 	add.w	r3, r7, #24
 800084e:	2260      	movs	r2, #96	@ 0x60
 8000850:	2100      	movs	r1, #0
 8000852:	4618      	mov	r0, r3
 8000854:	f009 fbd3 	bl	8009ffe <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000858:	463b      	mov	r3, r7
 800085a:	2200      	movs	r2, #0
 800085c:	601a      	str	r2, [r3, #0]
 800085e:	605a      	str	r2, [r3, #4]
 8000860:	609a      	str	r2, [r3, #8]
 8000862:	60da      	str	r2, [r3, #12]
 8000864:	611a      	str	r2, [r3, #16]
 8000866:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE4) != HAL_OK)
 8000868:	2000      	movs	r0, #0
 800086a:	f003 fed1 	bl	8004610 <HAL_PWREx_ControlVoltageScaling>
 800086e:	4603      	mov	r3, r0
 8000870:	2b00      	cmp	r3, #0
 8000872:	d001      	beq.n	8000878 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000874:	f000 fa68 	bl	8000d48 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI
 8000878:	231a      	movs	r3, #26
 800087a:	61bb      	str	r3, [r7, #24]
                              |RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800087c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000880:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000882:	2310      	movs	r3, #16
 8000884:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000886:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800088a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800088c:	2301      	movs	r3, #1
 800088e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8000890:	2310      	movs	r3, #16
 8000892:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_4;
 8000894:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000898:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.LSIDiv = RCC_LSI_DIV1;
 800089a:	2300      	movs	r3, #0
 800089c:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800089e:	2300      	movs	r3, #0
 80008a0:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008a2:	f107 0318 	add.w	r3, r7, #24
 80008a6:	4618      	mov	r0, r3
 80008a8:	f003 ffae 	bl	8004808 <HAL_RCC_OscConfig>
 80008ac:	4603      	mov	r3, r0
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	d001      	beq.n	80008b6 <SystemClock_Config+0x72>
  {
    Error_Handler();
 80008b2:	f000 fa49 	bl	8000d48 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008b6:	231f      	movs	r3, #31
 80008b8:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80008ba:	2300      	movs	r3, #0
 80008bc:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008be:	2300      	movs	r3, #0
 80008c0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80008c2:	2300      	movs	r3, #0
 80008c4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008c6:	2300      	movs	r3, #0
 80008c8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 80008ca:	2300      	movs	r3, #0
 80008cc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80008ce:	463b      	mov	r3, r7
 80008d0:	2100      	movs	r1, #0
 80008d2:	4618      	mov	r0, r3
 80008d4:	f004 fe74 	bl	80055c0 <HAL_RCC_ClockConfig>
 80008d8:	4603      	mov	r3, r0
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d001      	beq.n	80008e2 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80008de:	f000 fa33 	bl	8000d48 <Error_Handler>
  }
}
 80008e2:	bf00      	nop
 80008e4:	3778      	adds	r7, #120	@ 0x78
 80008e6:	46bd      	mov	sp, r7
 80008e8:	bd80      	pop	{r7, pc}

080008ea <SystemPower_Config>:
/**
  * @brief Power Configuration
  * @retval None
  */
static void SystemPower_Config(void)
{
 80008ea:	b580      	push	{r7, lr}
 80008ec:	af00      	add	r7, sp, #0

  /*
   * Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
   */
  HAL_PWREx_DisableUCPDDeadBattery();
 80008ee:	f003 ff7b 	bl	80047e8 <HAL_PWREx_DisableUCPDDeadBattery>

  /*
   * Switch to SMPS regulator instead of LDO
   */
  if (HAL_PWREx_ConfigSupply(PWR_SMPS_SUPPLY) != HAL_OK)
 80008f2:	2002      	movs	r0, #2
 80008f4:	f003 ff18 	bl	8004728 <HAL_PWREx_ConfigSupply>
 80008f8:	4603      	mov	r3, r0
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d001      	beq.n	8000902 <SystemPower_Config+0x18>
  {
    Error_Handler();
 80008fe:	f000 fa23 	bl	8000d48 <Error_Handler>
  }
/* USER CODE BEGIN PWR */
/* USER CODE END PWR */
}
 8000902:	bf00      	nop
 8000904:	bd80      	pop	{r7, pc}
	...

08000908 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	b08e      	sub	sp, #56	@ 0x38
 800090c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800090e:	f107 0308 	add.w	r3, r7, #8
 8000912:	2230      	movs	r2, #48	@ 0x30
 8000914:	2100      	movs	r1, #0
 8000916:	4618      	mov	r0, r3
 8000918:	f009 fb71 	bl	8009ffe <memset>
  DAC_AutonomousModeConfTypeDef sAutonomousMode = {0};
 800091c:	2300      	movs	r3, #0
 800091e:	607b      	str	r3, [r7, #4]

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8000920:	4b1e      	ldr	r3, [pc, #120]	@ (800099c <MX_DAC1_Init+0x94>)
 8000922:	4a1f      	ldr	r2, [pc, #124]	@ (80009a0 <MX_DAC1_Init+0x98>)
 8000924:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000926:	481d      	ldr	r0, [pc, #116]	@ (800099c <MX_DAC1_Init+0x94>)
 8000928:	f001 f8e8 	bl	8001afc <HAL_DAC_Init>
 800092c:	4603      	mov	r3, r0
 800092e:	2b00      	cmp	r3, #0
 8000930:	d001      	beq.n	8000936 <MX_DAC1_Init+0x2e>
  {
    Error_Handler();
 8000932:	f000 fa09 	bl	8000d48 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8000936:	2300      	movs	r3, #0
 8000938:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 800093a:	2300      	movs	r3, #0
 800093c:	743b      	strb	r3, [r7, #16]
  sConfig.DAC_SignedFormat = DISABLE;
 800093e:	2300      	movs	r3, #0
 8000940:	747b      	strb	r3, [r7, #17]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000942:	2300      	movs	r3, #0
 8000944:	617b      	str	r3, [r7, #20]
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8000946:	230a      	movs	r3, #10
 8000948:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800094a:	2300      	movs	r3, #0
 800094c:	61fb      	str	r3, [r7, #28]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 800094e:	2301      	movs	r3, #1
 8000950:	623b      	str	r3, [r7, #32]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000952:	2300      	movs	r3, #0
 8000954:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000956:	f107 0308 	add.w	r3, r7, #8
 800095a:	2200      	movs	r2, #0
 800095c:	4619      	mov	r1, r3
 800095e:	480f      	ldr	r0, [pc, #60]	@ (800099c <MX_DAC1_Init+0x94>)
 8000960:	f001 fbd0 	bl	8002104 <HAL_DAC_ConfigChannel>
 8000964:	4603      	mov	r3, r0
 8000966:	2b00      	cmp	r3, #0
 8000968:	d001      	beq.n	800096e <MX_DAC1_Init+0x66>
  {
    Error_Handler();
 800096a:	f000 f9ed 	bl	8000d48 <Error_Handler>
  }

  /** Configure Autonomous Mode
  */
  sAutonomousMode.AutonomousModeState = DAC_AUTONOMOUS_MODE_DISABLE;
 800096e:	2300      	movs	r3, #0
 8000970:	607b      	str	r3, [r7, #4]
  if (HAL_DACEx_SetConfigAutonomousMode(&hdac1, &sAutonomousMode) != HAL_OK)
 8000972:	1d3b      	adds	r3, r7, #4
 8000974:	4619      	mov	r1, r3
 8000976:	4809      	ldr	r0, [pc, #36]	@ (800099c <MX_DAC1_Init+0x94>)
 8000978:	f001 fef6 	bl	8002768 <HAL_DACEx_SetConfigAutonomousMode>
 800097c:	4603      	mov	r3, r0
 800097e:	2b00      	cmp	r3, #0
 8000980:	d001      	beq.n	8000986 <MX_DAC1_Init+0x7e>
  {
    Error_Handler();
 8000982:	f000 f9e1 	bl	8000d48 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  HAL_DACEx_SelfCalibrate(&hdac1, &sConfig, DAC_CHANNEL_1);
 8000986:	f107 0308 	add.w	r3, r7, #8
 800098a:	2200      	movs	r2, #0
 800098c:	4619      	mov	r1, r3
 800098e:	4803      	ldr	r0, [pc, #12]	@ (800099c <MX_DAC1_Init+0x94>)
 8000990:	f001 fdba 	bl	8002508 <HAL_DACEx_SelfCalibrate>
  /* USER CODE END DAC1_Init 2 */

}
 8000994:	bf00      	nop
 8000996:	3738      	adds	r7, #56	@ 0x38
 8000998:	46bd      	mov	sp, r7
 800099a:	bd80      	pop	{r7, pc}
 800099c:	200001ac 	.word	0x200001ac
 80009a0:	46021800 	.word	0x46021800

080009a4 <MX_GPDMA1_Init>:
  * @brief GPDMA1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPDMA1_Init(void)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b082      	sub	sp, #8
 80009a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Init 0 */

  /* USER CODE END GPDMA1_Init 0 */

  /* Peripheral clock enable */
  __HAL_RCC_GPDMA1_CLK_ENABLE();
 80009aa:	4b36      	ldr	r3, [pc, #216]	@ (8000a84 <MX_GPDMA1_Init+0xe0>)
 80009ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80009b0:	4a34      	ldr	r2, [pc, #208]	@ (8000a84 <MX_GPDMA1_Init+0xe0>)
 80009b2:	f043 0301 	orr.w	r3, r3, #1
 80009b6:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
 80009ba:	4b32      	ldr	r3, [pc, #200]	@ (8000a84 <MX_GPDMA1_Init+0xe0>)
 80009bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80009c0:	f003 0301 	and.w	r3, r3, #1
 80009c4:	607b      	str	r3, [r7, #4]
 80009c6:	687b      	ldr	r3, [r7, #4]

  /* GPDMA1 interrupt Init */
    HAL_NVIC_SetPriority(GPDMA1_Channel10_IRQn, 0, 0);
 80009c8:	2200      	movs	r2, #0
 80009ca:	2100      	movs	r1, #0
 80009cc:	2052      	movs	r0, #82	@ 0x52
 80009ce:	f001 f807 	bl	80019e0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(GPDMA1_Channel10_IRQn);
 80009d2:	2052      	movs	r0, #82	@ 0x52
 80009d4:	f001 f81e 	bl	8001a14 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(GPDMA1_Channel11_IRQn, 0, 0);
 80009d8:	2200      	movs	r2, #0
 80009da:	2100      	movs	r1, #0
 80009dc:	2053      	movs	r0, #83	@ 0x53
 80009de:	f000 ffff 	bl	80019e0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(GPDMA1_Channel11_IRQn);
 80009e2:	2053      	movs	r0, #83	@ 0x53
 80009e4:	f001 f816 	bl	8001a14 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN GPDMA1_Init 1 */

  /* USER CODE END GPDMA1_Init 1 */
  handle_GPDMA1_Channel11.Instance = GPDMA1_Channel11;
 80009e8:	4b27      	ldr	r3, [pc, #156]	@ (8000a88 <MX_GPDMA1_Init+0xe4>)
 80009ea:	4a28      	ldr	r2, [pc, #160]	@ (8000a8c <MX_GPDMA1_Init+0xe8>)
 80009ec:	601a      	str	r2, [r3, #0]
  handle_GPDMA1_Channel11.InitLinkedList.Priority = DMA_HIGH_PRIORITY;
 80009ee:	4b26      	ldr	r3, [pc, #152]	@ (8000a88 <MX_GPDMA1_Init+0xe4>)
 80009f0:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 80009f4:	639a      	str	r2, [r3, #56]	@ 0x38
  handle_GPDMA1_Channel11.InitLinkedList.LinkStepMode = DMA_LSM_FULL_EXECUTION;
 80009f6:	4b24      	ldr	r3, [pc, #144]	@ (8000a88 <MX_GPDMA1_Init+0xe4>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	63da      	str	r2, [r3, #60]	@ 0x3c
  handle_GPDMA1_Channel11.InitLinkedList.LinkAllocatedPort = DMA_LINK_ALLOCATED_PORT0;
 80009fc:	4b22      	ldr	r3, [pc, #136]	@ (8000a88 <MX_GPDMA1_Init+0xe4>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	641a      	str	r2, [r3, #64]	@ 0x40
  handle_GPDMA1_Channel11.InitLinkedList.TransferEventMode = DMA_TCEM_LAST_LL_ITEM_TRANSFER;
 8000a02:	4b21      	ldr	r3, [pc, #132]	@ (8000a88 <MX_GPDMA1_Init+0xe4>)
 8000a04:	f04f 4240 	mov.w	r2, #3221225472	@ 0xc0000000
 8000a08:	645a      	str	r2, [r3, #68]	@ 0x44
  handle_GPDMA1_Channel11.InitLinkedList.LinkedListMode = DMA_LINKEDLIST_CIRCULAR;
 8000a0a:	4b1f      	ldr	r3, [pc, #124]	@ (8000a88 <MX_GPDMA1_Init+0xe4>)
 8000a0c:	2281      	movs	r2, #129	@ 0x81
 8000a0e:	649a      	str	r2, [r3, #72]	@ 0x48
  if (HAL_DMAEx_List_Init(&handle_GPDMA1_Channel11) != HAL_OK)
 8000a10:	481d      	ldr	r0, [pc, #116]	@ (8000a88 <MX_GPDMA1_Init+0xe4>)
 8000a12:	f002 f9b9 	bl	8002d88 <HAL_DMAEx_List_Init>
 8000a16:	4603      	mov	r3, r0
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	d001      	beq.n	8000a20 <MX_GPDMA1_Init+0x7c>
  {
    Error_Handler();
 8000a1c:	f000 f994 	bl	8000d48 <Error_Handler>
  }
  if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel11, DMA_CHANNEL_NPRIV) != HAL_OK)
 8000a20:	2110      	movs	r1, #16
 8000a22:	4819      	ldr	r0, [pc, #100]	@ (8000a88 <MX_GPDMA1_Init+0xe4>)
 8000a24:	f002 f94e 	bl	8002cc4 <HAL_DMA_ConfigChannelAttributes>
 8000a28:	4603      	mov	r3, r0
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d001      	beq.n	8000a32 <MX_GPDMA1_Init+0x8e>
  {
    Error_Handler();
 8000a2e:	f000 f98b 	bl	8000d48 <Error_Handler>
  }
  handle_GPDMA1_Channel10.Instance = GPDMA1_Channel10;
 8000a32:	4b17      	ldr	r3, [pc, #92]	@ (8000a90 <MX_GPDMA1_Init+0xec>)
 8000a34:	4a17      	ldr	r2, [pc, #92]	@ (8000a94 <MX_GPDMA1_Init+0xf0>)
 8000a36:	601a      	str	r2, [r3, #0]
  handle_GPDMA1_Channel10.InitLinkedList.Priority = DMA_HIGH_PRIORITY;
 8000a38:	4b15      	ldr	r3, [pc, #84]	@ (8000a90 <MX_GPDMA1_Init+0xec>)
 8000a3a:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8000a3e:	639a      	str	r2, [r3, #56]	@ 0x38
  handle_GPDMA1_Channel10.InitLinkedList.LinkStepMode = DMA_LSM_FULL_EXECUTION;
 8000a40:	4b13      	ldr	r3, [pc, #76]	@ (8000a90 <MX_GPDMA1_Init+0xec>)
 8000a42:	2200      	movs	r2, #0
 8000a44:	63da      	str	r2, [r3, #60]	@ 0x3c
  handle_GPDMA1_Channel10.InitLinkedList.LinkAllocatedPort = DMA_LINK_ALLOCATED_PORT0;
 8000a46:	4b12      	ldr	r3, [pc, #72]	@ (8000a90 <MX_GPDMA1_Init+0xec>)
 8000a48:	2200      	movs	r2, #0
 8000a4a:	641a      	str	r2, [r3, #64]	@ 0x40
  handle_GPDMA1_Channel10.InitLinkedList.TransferEventMode = DMA_TCEM_LAST_LL_ITEM_TRANSFER;
 8000a4c:	4b10      	ldr	r3, [pc, #64]	@ (8000a90 <MX_GPDMA1_Init+0xec>)
 8000a4e:	f04f 4240 	mov.w	r2, #3221225472	@ 0xc0000000
 8000a52:	645a      	str	r2, [r3, #68]	@ 0x44
  handle_GPDMA1_Channel10.InitLinkedList.LinkedListMode = DMA_LINKEDLIST_CIRCULAR;
 8000a54:	4b0e      	ldr	r3, [pc, #56]	@ (8000a90 <MX_GPDMA1_Init+0xec>)
 8000a56:	2281      	movs	r2, #129	@ 0x81
 8000a58:	649a      	str	r2, [r3, #72]	@ 0x48
  if (HAL_DMAEx_List_Init(&handle_GPDMA1_Channel10) != HAL_OK)
 8000a5a:	480d      	ldr	r0, [pc, #52]	@ (8000a90 <MX_GPDMA1_Init+0xec>)
 8000a5c:	f002 f994 	bl	8002d88 <HAL_DMAEx_List_Init>
 8000a60:	4603      	mov	r3, r0
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d001      	beq.n	8000a6a <MX_GPDMA1_Init+0xc6>
  {
    Error_Handler();
 8000a66:	f000 f96f 	bl	8000d48 <Error_Handler>
  }
  if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel10, DMA_CHANNEL_NPRIV) != HAL_OK)
 8000a6a:	2110      	movs	r1, #16
 8000a6c:	4808      	ldr	r0, [pc, #32]	@ (8000a90 <MX_GPDMA1_Init+0xec>)
 8000a6e:	f002 f929 	bl	8002cc4 <HAL_DMA_ConfigChannelAttributes>
 8000a72:	4603      	mov	r3, r0
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d001      	beq.n	8000a7c <MX_GPDMA1_Init+0xd8>
  {
    Error_Handler();
 8000a78:	f000 f966 	bl	8000d48 <Error_Handler>
  }
  /* USER CODE BEGIN GPDMA1_Init 2 */

  /* USER CODE END GPDMA1_Init 2 */

}
 8000a7c:	bf00      	nop
 8000a7e:	3708      	adds	r7, #8
 8000a80:	46bd      	mov	sp, r7
 8000a82:	bd80      	pop	{r7, pc}
 8000a84:	46020c00 	.word	0x46020c00
 8000a88:	200001e8 	.word	0x200001e8
 8000a8c:	400205d0 	.word	0x400205d0
 8000a90:	20000260 	.word	0x20000260
 8000a94:	40020550 	.word	0x40020550

08000a98 <MX_ICACHE_Init>:
  * @brief ICACHE Initialization Function
  * @param None
  * @retval None
  */
static void MX_ICACHE_Init(void)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache (default 2-ways set associative cache)
  */
  if (HAL_ICACHE_Enable() != HAL_OK)
 8000a9c:	f003 fda8 	bl	80045f0 <HAL_ICACHE_Enable>
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d001      	beq.n	8000aaa <MX_ICACHE_Init+0x12>
  {
    Error_Handler();
 8000aa6:	f000 f94f 	bl	8000d48 <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 8000aaa:	bf00      	nop
 8000aac:	bd80      	pop	{r7, pc}
	...

08000ab0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b08a      	sub	sp, #40	@ 0x28
 8000ab4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ab6:	f107 0310 	add.w	r3, r7, #16
 8000aba:	2200      	movs	r2, #0
 8000abc:	601a      	str	r2, [r3, #0]
 8000abe:	605a      	str	r2, [r3, #4]
 8000ac0:	609a      	str	r2, [r3, #8]
 8000ac2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ac4:	1d3b      	adds	r3, r7, #4
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	601a      	str	r2, [r3, #0]
 8000aca:	605a      	str	r2, [r3, #4]
 8000acc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */
  uint32_t clkfreq1 = HAL_RCC_GetPCLK1Freq();
 8000ace:	f005 f885 	bl	8005bdc <HAL_RCC_GetPCLK1Freq>
 8000ad2:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t clkfreq2 = HAL_RCC_GetPCLK2Freq();
 8000ad4:	f005 f896 	bl	8005c04 <HAL_RCC_GetPCLK2Freq>
 8000ad8:	6238      	str	r0, [r7, #32]

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000ada:	4b1d      	ldr	r3, [pc, #116]	@ (8000b50 <MX_TIM2_Init+0xa0>)
 8000adc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000ae0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 20-1;
 8000ae2:	4b1b      	ldr	r3, [pc, #108]	@ (8000b50 <MX_TIM2_Init+0xa0>)
 8000ae4:	2213      	movs	r2, #19
 8000ae6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ae8:	4b19      	ldr	r3, [pc, #100]	@ (8000b50 <MX_TIM2_Init+0xa0>)
 8000aea:	2200      	movs	r2, #0
 8000aec:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1;
 8000aee:	4b18      	ldr	r3, [pc, #96]	@ (8000b50 <MX_TIM2_Init+0xa0>)
 8000af0:	2201      	movs	r2, #1
 8000af2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000af4:	4b16      	ldr	r3, [pc, #88]	@ (8000b50 <MX_TIM2_Init+0xa0>)
 8000af6:	2200      	movs	r2, #0
 8000af8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000afa:	4b15      	ldr	r3, [pc, #84]	@ (8000b50 <MX_TIM2_Init+0xa0>)
 8000afc:	2200      	movs	r2, #0
 8000afe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000b00:	4813      	ldr	r0, [pc, #76]	@ (8000b50 <MX_TIM2_Init+0xa0>)
 8000b02:	f007 fdfd 	bl	8008700 <HAL_TIM_Base_Init>
 8000b06:	4603      	mov	r3, r0
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	d001      	beq.n	8000b10 <MX_TIM2_Init+0x60>
  {
    Error_Handler();
 8000b0c:	f000 f91c 	bl	8000d48 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b10:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b14:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000b16:	f107 0310 	add.w	r3, r7, #16
 8000b1a:	4619      	mov	r1, r3
 8000b1c:	480c      	ldr	r0, [pc, #48]	@ (8000b50 <MX_TIM2_Init+0xa0>)
 8000b1e:	f008 f8cf 	bl	8008cc0 <HAL_TIM_ConfigClockSource>
 8000b22:	4603      	mov	r3, r0
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d001      	beq.n	8000b2c <MX_TIM2_Init+0x7c>
  {
    Error_Handler();
 8000b28:	f000 f90e 	bl	8000d48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000b2c:	2320      	movs	r3, #32
 8000b2e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b30:	2300      	movs	r3, #0
 8000b32:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000b34:	1d3b      	adds	r3, r7, #4
 8000b36:	4619      	mov	r1, r3
 8000b38:	4805      	ldr	r0, [pc, #20]	@ (8000b50 <MX_TIM2_Init+0xa0>)
 8000b3a:	f008 fb87 	bl	800924c <HAL_TIMEx_MasterConfigSynchronization>
 8000b3e:	4603      	mov	r3, r0
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d001      	beq.n	8000b48 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8000b44:	f000 f900 	bl	8000d48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000b48:	bf00      	nop
 8000b4a:	3728      	adds	r7, #40	@ 0x28
 8000b4c:	46bd      	mov	sp, r7
 8000b4e:	bd80      	pop	{r7, pc}
 8000b50:	200002d8 	.word	0x200002d8

08000b54 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	b08a      	sub	sp, #40	@ 0x28
 8000b58:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b5a:	f107 0314 	add.w	r3, r7, #20
 8000b5e:	2200      	movs	r2, #0
 8000b60:	601a      	str	r2, [r3, #0]
 8000b62:	605a      	str	r2, [r3, #4]
 8000b64:	609a      	str	r2, [r3, #8]
 8000b66:	60da      	str	r2, [r3, #12]
 8000b68:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000b6a:	4b31      	ldr	r3, [pc, #196]	@ (8000c30 <MX_GPIO_Init+0xdc>)
 8000b6c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000b70:	4a2f      	ldr	r2, [pc, #188]	@ (8000c30 <MX_GPIO_Init+0xdc>)
 8000b72:	f043 0310 	orr.w	r3, r3, #16
 8000b76:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000b7a:	4b2d      	ldr	r3, [pc, #180]	@ (8000c30 <MX_GPIO_Init+0xdc>)
 8000b7c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000b80:	f003 0310 	and.w	r3, r3, #16
 8000b84:	613b      	str	r3, [r7, #16]
 8000b86:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b88:	4b29      	ldr	r3, [pc, #164]	@ (8000c30 <MX_GPIO_Init+0xdc>)
 8000b8a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000b8e:	4a28      	ldr	r2, [pc, #160]	@ (8000c30 <MX_GPIO_Init+0xdc>)
 8000b90:	f043 0304 	orr.w	r3, r3, #4
 8000b94:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000b98:	4b25      	ldr	r3, [pc, #148]	@ (8000c30 <MX_GPIO_Init+0xdc>)
 8000b9a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000b9e:	f003 0304 	and.w	r3, r3, #4
 8000ba2:	60fb      	str	r3, [r7, #12]
 8000ba4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000ba6:	4b22      	ldr	r3, [pc, #136]	@ (8000c30 <MX_GPIO_Init+0xdc>)
 8000ba8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000bac:	4a20      	ldr	r2, [pc, #128]	@ (8000c30 <MX_GPIO_Init+0xdc>)
 8000bae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000bb2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000bb6:	4b1e      	ldr	r3, [pc, #120]	@ (8000c30 <MX_GPIO_Init+0xdc>)
 8000bb8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000bbc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000bc0:	60bb      	str	r3, [r7, #8]
 8000bc2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bc4:	4b1a      	ldr	r3, [pc, #104]	@ (8000c30 <MX_GPIO_Init+0xdc>)
 8000bc6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000bca:	4a19      	ldr	r2, [pc, #100]	@ (8000c30 <MX_GPIO_Init+0xdc>)
 8000bcc:	f043 0301 	orr.w	r3, r3, #1
 8000bd0:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000bd4:	4b16      	ldr	r3, [pc, #88]	@ (8000c30 <MX_GPIO_Init+0xdc>)
 8000bd6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000bda:	f003 0301 	and.w	r3, r3, #1
 8000bde:	607b      	str	r3, [r7, #4]
 8000be0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000be2:	4b13      	ldr	r3, [pc, #76]	@ (8000c30 <MX_GPIO_Init+0xdc>)
 8000be4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000be8:	4a11      	ldr	r2, [pc, #68]	@ (8000c30 <MX_GPIO_Init+0xdc>)
 8000bea:	f043 0302 	orr.w	r3, r3, #2
 8000bee:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000bf2:	4b0f      	ldr	r3, [pc, #60]	@ (8000c30 <MX_GPIO_Init+0xdc>)
 8000bf4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000bf8:	f003 0302 	and.w	r3, r3, #2
 8000bfc:	603b      	str	r3, [r7, #0]
 8000bfe:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, PE2_Pin|PE3_Pin|PE4_Pin|PE5_Pin
 8000c00:	2200      	movs	r2, #0
 8000c02:	217d      	movs	r1, #125	@ 0x7d
 8000c04:	480b      	ldr	r0, [pc, #44]	@ (8000c34 <MX_GPIO_Init+0xe0>)
 8000c06:	f003 fcc1 	bl	800458c <HAL_GPIO_WritePin>
                          |PE6_Pin|PE0_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PE2_Pin PE3_Pin PE4_Pin PE5_Pin
                           PE6_Pin PE0_Pin */
  GPIO_InitStruct.Pin = PE2_Pin|PE3_Pin|PE4_Pin|PE5_Pin
 8000c0a:	237d      	movs	r3, #125	@ 0x7d
 8000c0c:	617b      	str	r3, [r7, #20]
                          |PE6_Pin|PE0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c0e:	2301      	movs	r3, #1
 8000c10:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c12:	2300      	movs	r3, #0
 8000c14:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c16:	2300      	movs	r3, #0
 8000c18:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000c1a:	f107 0314 	add.w	r3, r7, #20
 8000c1e:	4619      	mov	r1, r3
 8000c20:	4804      	ldr	r0, [pc, #16]	@ (8000c34 <MX_GPIO_Init+0xe0>)
 8000c22:	f003 f9fd 	bl	8004020 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000c26:	bf00      	nop
 8000c28:	3728      	adds	r7, #40	@ 0x28
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	bd80      	pop	{r7, pc}
 8000c2e:	bf00      	nop
 8000c30:	46020c00 	.word	0x46020c00
 8000c34:	42021000 	.word	0x42021000

08000c38 <DACDMAConfig>:

/* USER CODE BEGIN 4 */
void DACDMAConfig(){
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b08e      	sub	sp, #56	@ 0x38
 8000c3c:	af02      	add	r7, sp, #8
	 /* Stop DMA transfer */
	  if(HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1) != HAL_OK)
 8000c3e:	2100      	movs	r1, #0
 8000c40:	4827      	ldr	r0, [pc, #156]	@ (8000ce0 <DACDMAConfig+0xa8>)
 8000c42:	f001 f991 	bl	8001f68 <HAL_DAC_Stop_DMA>
 8000c46:	4603      	mov	r3, r0
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d001      	beq.n	8000c50 <DACDMAConfig+0x18>
	  {
		Error_Handler();
 8000c4c:	f000 f87c 	bl	8000d48 <Error_Handler>
	  }

	  /* Deinitialize the DAC peripheral */
	  if(HAL_DAC_DeInit(&hdac1) != HAL_OK)
 8000c50:	4823      	ldr	r0, [pc, #140]	@ (8000ce0 <DACDMAConfig+0xa8>)
 8000c52:	f000 ffa7 	bl	8001ba4 <HAL_DAC_DeInit>
 8000c56:	4603      	mov	r3, r0
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d001      	beq.n	8000c60 <DACDMAConfig+0x28>
	  {
		Error_Handler();
 8000c5c:	f000 f874 	bl	8000d48 <Error_Handler>
	  }
	DAC_ChannelConfTypeDef sConfig = {0};
 8000c60:	463b      	mov	r3, r7
 8000c62:	2230      	movs	r2, #48	@ 0x30
 8000c64:	2100      	movs	r1, #0
 8000c66:	4618      	mov	r0, r3
 8000c68:	f009 f9c9 	bl	8009ffe <memset>

	/* Set DAC instance */
	hdac1.Instance = DAC1;
 8000c6c:	4b1c      	ldr	r3, [pc, #112]	@ (8000ce0 <DACDMAConfig+0xa8>)
 8000c6e:	4a1d      	ldr	r2, [pc, #116]	@ (8000ce4 <DACDMAConfig+0xac>)
 8000c70:	601a      	str	r2, [r3, #0]

	/* Initialize DAC */
	if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000c72:	481b      	ldr	r0, [pc, #108]	@ (8000ce0 <DACDMAConfig+0xa8>)
 8000c74:	f000 ff42 	bl	8001afc <HAL_DAC_Init>
 8000c78:	4603      	mov	r3, r0
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d001      	beq.n	8000c82 <DACDMAConfig+0x4a>
	{
	/* Initialization Error */
	Error_Handler();
 8000c7e:	f000 f863 	bl	8000d48 <Error_Handler>
	}

	/* Config Channel */
	sConfig.DAC_Trigger                 = DAC_TRIGGER_T2_TRGO;
 8000c82:	230a      	movs	r3, #10
 8000c84:	613b      	str	r3, [r7, #16]
	sConfig.DAC_OutputBuffer            = DAC_OUTPUTBUFFER_ENABLE;
 8000c86:	2300      	movs	r3, #0
 8000c88:	617b      	str	r3, [r7, #20]
	sConfig.DAC_SampleAndHold           = DAC_SAMPLEANDHOLD_DISABLE;
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	60fb      	str	r3, [r7, #12]
	sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8000c8e:	2301      	movs	r3, #1
 8000c90:	61bb      	str	r3, [r7, #24]

	/* DAC Channel configuration */
	if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000c92:	463b      	mov	r3, r7
 8000c94:	2200      	movs	r2, #0
 8000c96:	4619      	mov	r1, r3
 8000c98:	4811      	ldr	r0, [pc, #68]	@ (8000ce0 <DACDMAConfig+0xa8>)
 8000c9a:	f001 fa33 	bl	8002104 <HAL_DAC_ConfigChannel>
 8000c9e:	4603      	mov	r3, r0
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d001      	beq.n	8000ca8 <DACDMAConfig+0x70>
	{
	/* Channel configuration Error */
	Error_Handler();
 8000ca4:	f000 f850 	bl	8000d48 <Error_Handler>
	}

	/* DAC calibration */
	if (HAL_DACEx_SelfCalibrate(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000ca8:	463b      	mov	r3, r7
 8000caa:	2200      	movs	r2, #0
 8000cac:	4619      	mov	r1, r3
 8000cae:	480c      	ldr	r0, [pc, #48]	@ (8000ce0 <DACDMAConfig+0xa8>)
 8000cb0:	f001 fc2a 	bl	8002508 <HAL_DACEx_SelfCalibrate>
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d001      	beq.n	8000cbe <DACDMAConfig+0x86>
	{
	Error_Handler();
 8000cba:	f000 f845 	bl	8000d48 <Error_Handler>
	}

	/* Enable DAC selected channel and associated DMA */
	if (HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, &DACVals[0], NVALS, DAC_ALIGN_12B_R) != HAL_OK)
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	9300      	str	r3, [sp, #0]
 8000cc2:	2310      	movs	r3, #16
 8000cc4:	4a08      	ldr	r2, [pc, #32]	@ (8000ce8 <DACDMAConfig+0xb0>)
 8000cc6:	2100      	movs	r1, #0
 8000cc8:	4805      	ldr	r0, [pc, #20]	@ (8000ce0 <DACDMAConfig+0xa8>)
 8000cca:	f000 ff93 	bl	8001bf4 <HAL_DAC_Start_DMA>
 8000cce:	4603      	mov	r3, r0
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d001      	beq.n	8000cd8 <DACDMAConfig+0xa0>
	{
	/* Start DMA Error */
	Error_Handler();
 8000cd4:	f000 f838 	bl	8000d48 <Error_Handler>
	}
}
 8000cd8:	bf00      	nop
 8000cda:	3730      	adds	r7, #48	@ 0x30
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	bd80      	pop	{r7, pc}
 8000ce0:	200001ac 	.word	0x200001ac
 8000ce4:	46021800 	.word	0x46021800
 8000ce8:	20000000 	.word	0x20000000

08000cec <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b082      	sub	sp, #8
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM17) {
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	4a08      	ldr	r2, [pc, #32]	@ (8000d1c <HAL_TIM_PeriodElapsedCallback+0x30>)
 8000cfa:	4293      	cmp	r3, r2
 8000cfc:	d101      	bne.n	8000d02 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000cfe:	f000 fd4f 	bl	80017a0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  if (htim->Instance == TIM2) {
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000d0a:	d102      	bne.n	8000d12 <HAL_TIM_PeriodElapsedCallback+0x26>
	  BSP_LED_Toggle(LED_BLUE);
 8000d0c:	2001      	movs	r0, #1
 8000d0e:	f000 fb7f 	bl	8001410 <BSP_LED_Toggle>
  }
  /* USER CODE END Callback 1 */
}
 8000d12:	bf00      	nop
 8000d14:	3708      	adds	r7, #8
 8000d16:	46bd      	mov	sp, r7
 8000d18:	bd80      	pop	{r7, pc}
 8000d1a:	bf00      	nop
 8000d1c:	40014800 	.word	0x40014800

08000d20 <BSP_PB_Callback>:
  * @brief BSP Push Button callback
  * @param Button Specifies the pressed button
  * @retval None
  */
void BSP_PB_Callback(Button_TypeDef Button)
{
 8000d20:	b480      	push	{r7}
 8000d22:	b083      	sub	sp, #12
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	4603      	mov	r3, r0
 8000d28:	71fb      	strb	r3, [r7, #7]
  if (Button == BUTTON_USER)
 8000d2a:	79fb      	ldrb	r3, [r7, #7]
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d102      	bne.n	8000d36 <BSP_PB_Callback+0x16>
  {
    BspButtonState = BUTTON_PRESSED;
 8000d30:	4b04      	ldr	r3, [pc, #16]	@ (8000d44 <BSP_PB_Callback+0x24>)
 8000d32:	2201      	movs	r2, #1
 8000d34:	601a      	str	r2, [r3, #0]
  }
}
 8000d36:	bf00      	nop
 8000d38:	370c      	adds	r7, #12
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d40:	4770      	bx	lr
 8000d42:	bf00      	nop
 8000d44:	200001a8 	.word	0x200001a8

08000d48 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d4c:	b672      	cpsid	i
}
 8000d4e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d50:	bf00      	nop
 8000d52:	e7fd      	b.n	8000d50 <Error_Handler+0x8>

08000d54 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b082      	sub	sp, #8
 8000d58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000d5a:	4b0b      	ldr	r3, [pc, #44]	@ (8000d88 <HAL_MspInit+0x34>)
 8000d5c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000d60:	4a09      	ldr	r2, [pc, #36]	@ (8000d88 <HAL_MspInit+0x34>)
 8000d62:	f043 0304 	orr.w	r3, r3, #4
 8000d66:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8000d6a:	4b07      	ldr	r3, [pc, #28]	@ (8000d88 <HAL_MspInit+0x34>)
 8000d6c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000d70:	f003 0304 	and.w	r3, r3, #4
 8000d74:	607b      	str	r3, [r7, #4]
 8000d76:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 8000d78:	2004      	movs	r0, #4
 8000d7a:	f000 fe26 	bl	80019ca <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d7e:	bf00      	nop
 8000d80:	3708      	adds	r7, #8
 8000d82:	46bd      	mov	sp, r7
 8000d84:	bd80      	pop	{r7, pc}
 8000d86:	bf00      	nop
 8000d88:	46020c00 	.word	0x46020c00

08000d8c <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b0ba      	sub	sp, #232	@ 0xe8
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d94:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000d98:	2200      	movs	r2, #0
 8000d9a:	601a      	str	r2, [r3, #0]
 8000d9c:	605a      	str	r2, [r3, #4]
 8000d9e:	609a      	str	r2, [r3, #8]
 8000da0:	60da      	str	r2, [r3, #12]
 8000da2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000da4:	f107 0310 	add.w	r3, r7, #16
 8000da8:	22c0      	movs	r2, #192	@ 0xc0
 8000daa:	2100      	movs	r1, #0
 8000dac:	4618      	mov	r0, r3
 8000dae:	f009 f926 	bl	8009ffe <memset>
  if(hdac->Instance==DAC1)
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	4a29      	ldr	r2, [pc, #164]	@ (8000e5c <HAL_DAC_MspInit+0xd0>)
 8000db8:	4293      	cmp	r3, r2
 8000dba:	d14b      	bne.n	8000e54 <HAL_DAC_MspInit+0xc8>

  /* USER CODE END DAC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADCDAC|RCC_PERIPHCLK_DAC1;
 8000dbc:	4a28      	ldr	r2, [pc, #160]	@ (8000e60 <HAL_DAC_MspInit+0xd4>)
 8000dbe:	f04f 0300 	mov.w	r3, #0
 8000dc2:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.AdcDacClockSelection = RCC_ADCDACCLKSOURCE_HSI;
 8000dc6:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000dca:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    PeriphClkInit.Dac1ClockSelection = RCC_DAC1CLKSOURCE_LSI;
 8000dce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000dd2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000dd6:	f107 0310 	add.w	r3, r7, #16
 8000dda:	4618      	mov	r0, r3
 8000ddc:	f004 fff8 	bl	8005dd0 <HAL_RCCEx_PeriphCLKConfig>
 8000de0:	4603      	mov	r3, r0
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d001      	beq.n	8000dea <HAL_DAC_MspInit+0x5e>
    {
      Error_Handler();
 8000de6:	f7ff ffaf 	bl	8000d48 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8000dea:	4b1e      	ldr	r3, [pc, #120]	@ (8000e64 <HAL_DAC_MspInit+0xd8>)
 8000dec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000df0:	4a1c      	ldr	r2, [pc, #112]	@ (8000e64 <HAL_DAC_MspInit+0xd8>)
 8000df2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000df6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8000dfa:	4b1a      	ldr	r3, [pc, #104]	@ (8000e64 <HAL_DAC_MspInit+0xd8>)
 8000dfc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000e00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000e04:	60fb      	str	r3, [r7, #12]
 8000e06:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e08:	4b16      	ldr	r3, [pc, #88]	@ (8000e64 <HAL_DAC_MspInit+0xd8>)
 8000e0a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000e0e:	4a15      	ldr	r2, [pc, #84]	@ (8000e64 <HAL_DAC_MspInit+0xd8>)
 8000e10:	f043 0301 	orr.w	r3, r3, #1
 8000e14:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000e18:	4b12      	ldr	r3, [pc, #72]	@ (8000e64 <HAL_DAC_MspInit+0xd8>)
 8000e1a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000e1e:	f003 0301 	and.w	r3, r3, #1
 8000e22:	60bb      	str	r3, [r7, #8]
 8000e24:	68bb      	ldr	r3, [r7, #8]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000e26:	2310      	movs	r3, #16
 8000e28:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e2c:	2303      	movs	r3, #3
 8000e2e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e32:	2300      	movs	r3, #0
 8000e34:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e38:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000e3c:	4619      	mov	r1, r3
 8000e3e:	480a      	ldr	r0, [pc, #40]	@ (8000e68 <HAL_DAC_MspInit+0xdc>)
 8000e40:	f003 f8ee 	bl	8004020 <HAL_GPIO_Init>

    /* DAC1 interrupt Init */
    HAL_NVIC_SetPriority(DAC1_IRQn, 0, 0);
 8000e44:	2200      	movs	r2, #0
 8000e46:	2100      	movs	r1, #0
 8000e48:	2026      	movs	r0, #38	@ 0x26
 8000e4a:	f000 fdc9 	bl	80019e0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DAC1_IRQn);
 8000e4e:	2026      	movs	r0, #38	@ 0x26
 8000e50:	f000 fde0 	bl	8001a14 <HAL_NVIC_EnableIRQ>

  /* USER CODE END DAC1_MspInit 1 */

  }

}
 8000e54:	bf00      	nop
 8000e56:	37e8      	adds	r7, #232	@ 0xe8
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	bd80      	pop	{r7, pc}
 8000e5c:	46021800 	.word	0x46021800
 8000e60:	10008000 	.word	0x10008000
 8000e64:	46020c00 	.word	0x46020c00
 8000e68:	42020000 	.word	0x42020000

08000e6c <HAL_DAC_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspDeInit(DAC_HandleTypeDef* hdac)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b082      	sub	sp, #8
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	6078      	str	r0, [r7, #4]
  if(hdac->Instance==DAC1)
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	4a0a      	ldr	r2, [pc, #40]	@ (8000ea4 <HAL_DAC_MspDeInit+0x38>)
 8000e7a:	4293      	cmp	r3, r2
 8000e7c:	d10e      	bne.n	8000e9c <HAL_DAC_MspDeInit+0x30>
  {
  /* USER CODE BEGIN DAC1_MspDeInit 0 */

  /* USER CODE END DAC1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_DAC1_CLK_DISABLE();
 8000e7e:	4b0a      	ldr	r3, [pc, #40]	@ (8000ea8 <HAL_DAC_MspDeInit+0x3c>)
 8000e80:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000e84:	4a08      	ldr	r2, [pc, #32]	@ (8000ea8 <HAL_DAC_MspDeInit+0x3c>)
 8000e86:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000e8a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_4);
 8000e8e:	2110      	movs	r1, #16
 8000e90:	4806      	ldr	r0, [pc, #24]	@ (8000eac <HAL_DAC_MspDeInit+0x40>)
 8000e92:	f003 fa9d 	bl	80043d0 <HAL_GPIO_DeInit>

    /* DAC1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(DAC1_IRQn);
 8000e96:	2026      	movs	r0, #38	@ 0x26
 8000e98:	f000 fdca 	bl	8001a30 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN DAC1_MspDeInit 1 */

  /* USER CODE END DAC1_MspDeInit 1 */
  }

}
 8000e9c:	bf00      	nop
 8000e9e:	3708      	adds	r7, #8
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	bd80      	pop	{r7, pc}
 8000ea4:	46021800 	.word	0x46021800
 8000ea8:	46020c00 	.word	0x46020c00
 8000eac:	42020000 	.word	0x42020000

08000eb0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	b085      	sub	sp, #20
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000ec0:	d10e      	bne.n	8000ee0 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000ec2:	4b0a      	ldr	r3, [pc, #40]	@ (8000eec <HAL_TIM_Base_MspInit+0x3c>)
 8000ec4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8000ec8:	4a08      	ldr	r2, [pc, #32]	@ (8000eec <HAL_TIM_Base_MspInit+0x3c>)
 8000eca:	f043 0301 	orr.w	r3, r3, #1
 8000ece:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8000ed2:	4b06      	ldr	r3, [pc, #24]	@ (8000eec <HAL_TIM_Base_MspInit+0x3c>)
 8000ed4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8000ed8:	f003 0301 	and.w	r3, r3, #1
 8000edc:	60fb      	str	r3, [r7, #12]
 8000ede:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 8000ee0:	bf00      	nop
 8000ee2:	3714      	adds	r7, #20
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eea:	4770      	bx	lr
 8000eec:	46020c00 	.word	0x46020c00

08000ef0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b08e      	sub	sp, #56	@ 0x38
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000ef8:	2300      	movs	r3, #0
 8000efa:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t              uwPrescalerValue = 0;
 8000efc:	2300      	movs	r3, #0
 8000efe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM17 clock */
  __HAL_RCC_TIM17_CLK_ENABLE();
 8000f00:	4b2e      	ldr	r3, [pc, #184]	@ (8000fbc <HAL_InitTick+0xcc>)
 8000f02:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8000f06:	4a2d      	ldr	r2, [pc, #180]	@ (8000fbc <HAL_InitTick+0xcc>)
 8000f08:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000f0c:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8000f10:	4b2a      	ldr	r3, [pc, #168]	@ (8000fbc <HAL_InitTick+0xcc>)
 8000f12:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8000f16:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000f1a:	60fb      	str	r3, [r7, #12]
 8000f1c:	68fb      	ldr	r3, [r7, #12]

/* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000f1e:	f107 0210 	add.w	r2, r7, #16
 8000f22:	f107 0314 	add.w	r3, r7, #20
 8000f26:	4611      	mov	r1, r2
 8000f28:	4618      	mov	r0, r3
 8000f2a:	f004 fe93 	bl	8005c54 <HAL_RCC_GetClockConfig>

  /* Compute TIM17 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000f2e:	f004 fe69 	bl	8005c04 <HAL_RCC_GetPCLK2Freq>
 8000f32:	6338      	str	r0, [r7, #48]	@ 0x30

  /* Compute the prescaler value to have TIM17 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000f34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000f36:	4a22      	ldr	r2, [pc, #136]	@ (8000fc0 <HAL_InitTick+0xd0>)
 8000f38:	fba2 2303 	umull	r2, r3, r2, r3
 8000f3c:	0c9b      	lsrs	r3, r3, #18
 8000f3e:	3b01      	subs	r3, #1
 8000f40:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Initialize TIM17 */
  htim17.Instance = TIM17;
 8000f42:	4b20      	ldr	r3, [pc, #128]	@ (8000fc4 <HAL_InitTick+0xd4>)
 8000f44:	4a20      	ldr	r2, [pc, #128]	@ (8000fc8 <HAL_InitTick+0xd8>)
 8000f46:	601a      	str	r2, [r3, #0]
  + Period = [(TIM17CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim17.Init.Period = (1000000U / 1000U) - 1U;
 8000f48:	4b1e      	ldr	r3, [pc, #120]	@ (8000fc4 <HAL_InitTick+0xd4>)
 8000f4a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000f4e:	60da      	str	r2, [r3, #12]
  htim17.Init.Prescaler = uwPrescalerValue;
 8000f50:	4a1c      	ldr	r2, [pc, #112]	@ (8000fc4 <HAL_InitTick+0xd4>)
 8000f52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f54:	6053      	str	r3, [r2, #4]
  htim17.Init.ClockDivision = 0;
 8000f56:	4b1b      	ldr	r3, [pc, #108]	@ (8000fc4 <HAL_InitTick+0xd4>)
 8000f58:	2200      	movs	r2, #0
 8000f5a:	611a      	str	r2, [r3, #16]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f5c:	4b19      	ldr	r3, [pc, #100]	@ (8000fc4 <HAL_InitTick+0xd4>)
 8000f5e:	2200      	movs	r2, #0
 8000f60:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim17);
 8000f62:	4818      	ldr	r0, [pc, #96]	@ (8000fc4 <HAL_InitTick+0xd4>)
 8000f64:	f007 fbcc 	bl	8008700 <HAL_TIM_Base_Init>
 8000f68:	4603      	mov	r3, r0
 8000f6a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  if (status == HAL_OK)
 8000f6e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d118      	bne.n	8000fa8 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim17);
 8000f76:	4813      	ldr	r0, [pc, #76]	@ (8000fc4 <HAL_InitTick+0xd4>)
 8000f78:	f007 fcb2 	bl	80088e0 <HAL_TIM_Base_Start_IT>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if (status == HAL_OK)
 8000f82:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d10e      	bne.n	8000fa8 <HAL_InitTick+0xb8>
    {
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	2b0f      	cmp	r3, #15
 8000f8e:	d808      	bhi.n	8000fa2 <HAL_InitTick+0xb2>
      {
        /* Enable the TIM17 global Interrupt */
        HAL_NVIC_SetPriority(TIM17_IRQn, TickPriority, 0U);
 8000f90:	2200      	movs	r2, #0
 8000f92:	6879      	ldr	r1, [r7, #4]
 8000f94:	2047      	movs	r0, #71	@ 0x47
 8000f96:	f000 fd23 	bl	80019e0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000f9a:	4a0c      	ldr	r2, [pc, #48]	@ (8000fcc <HAL_InitTick+0xdc>)
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	6013      	str	r3, [r2, #0]
 8000fa0:	e002      	b.n	8000fa8 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 8000fa2:	2301      	movs	r3, #1
 8000fa4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
      }
    }
  }

  /* Enable the TIM17 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM17_IRQn);
 8000fa8:	2047      	movs	r0, #71	@ 0x47
 8000faa:	f000 fd33 	bl	8001a14 <HAL_NVIC_EnableIRQ>

 /* Return function status */
  return status;
 8000fae:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
}
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	3738      	adds	r7, #56	@ 0x38
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	bd80      	pop	{r7, pc}
 8000fba:	bf00      	nop
 8000fbc:	46020c00 	.word	0x46020c00
 8000fc0:	431bde83 	.word	0x431bde83
 8000fc4:	20000324 	.word	0x20000324
 8000fc8:	40014800 	.word	0x40014800
 8000fcc:	200000a0 	.word	0x200000a0

08000fd0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000fd4:	bf00      	nop
 8000fd6:	e7fd      	b.n	8000fd4 <NMI_Handler+0x4>

08000fd8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000fd8:	b480      	push	{r7}
 8000fda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000fdc:	bf00      	nop
 8000fde:	e7fd      	b.n	8000fdc <HardFault_Handler+0x4>

08000fe0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000fe4:	bf00      	nop
 8000fe6:	e7fd      	b.n	8000fe4 <MemManage_Handler+0x4>

08000fe8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000fec:	bf00      	nop
 8000fee:	e7fd      	b.n	8000fec <BusFault_Handler+0x4>

08000ff0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ff4:	bf00      	nop
 8000ff6:	e7fd      	b.n	8000ff4 <UsageFault_Handler+0x4>

08000ff8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ff8:	b480      	push	{r7}
 8000ffa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ffc:	bf00      	nop
 8000ffe:	46bd      	mov	sp, r7
 8001000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001004:	4770      	bx	lr

08001006 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001006:	b480      	push	{r7}
 8001008:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800100a:	bf00      	nop
 800100c:	46bd      	mov	sp, r7
 800100e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001012:	4770      	bx	lr

08001014 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001014:	b480      	push	{r7}
 8001016:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001018:	bf00      	nop
 800101a:	46bd      	mov	sp, r7
 800101c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001020:	4770      	bx	lr

08001022 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001022:	b480      	push	{r7}
 8001024:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001026:	bf00      	nop
 8001028:	46bd      	mov	sp, r7
 800102a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102e:	4770      	bx	lr

08001030 <EXTI13_IRQHandler>:

/**
  * @brief This function handles EXTI Line13 interrupt.
  */
void EXTI13_IRQHandler(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI13_IRQn 0 */

  /* USER CODE END EXTI13_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 8001034:	2000      	movs	r0, #0
 8001036:	f000 fa8d 	bl	8001554 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI13_IRQn 1 */

  /* USER CODE END EXTI13_IRQn 1 */
}
 800103a:	bf00      	nop
 800103c:	bd80      	pop	{r7, pc}
	...

08001040 <DAC1_IRQHandler>:

/**
  * @brief This function handles DAC1 interrupt.
  */
void DAC1_IRQHandler(void)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DAC1_IRQn 0 */

  /* USER CODE END DAC1_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac1);
 8001044:	4802      	ldr	r0, [pc, #8]	@ (8001050 <DAC1_IRQHandler+0x10>)
 8001046:	f000 ffdc 	bl	8002002 <HAL_DAC_IRQHandler>
  /* USER CODE BEGIN DAC1_IRQn 1 */

  /* USER CODE END DAC1_IRQn 1 */
}
 800104a:	bf00      	nop
 800104c:	bd80      	pop	{r7, pc}
 800104e:	bf00      	nop
 8001050:	200001ac 	.word	0x200001ac

08001054 <TIM17_IRQHandler>:

/**
  * @brief This function handles TIM17 global interrupt.
  */
void TIM17_IRQHandler(void)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM17_IRQn 0 */

  /* USER CODE END TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8001058:	4802      	ldr	r0, [pc, #8]	@ (8001064 <TIM17_IRQHandler+0x10>)
 800105a:	f007 fce1 	bl	8008a20 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM17_IRQn 1 */

  /* USER CODE END TIM17_IRQn 1 */
}
 800105e:	bf00      	nop
 8001060:	bd80      	pop	{r7, pc}
 8001062:	bf00      	nop
 8001064:	20000324 	.word	0x20000324

08001068 <GPDMA1_Channel10_IRQHandler>:

/**
  * @brief This function handles GPDMA1 Channel 10 global interrupt.
  */
void GPDMA1_Channel10_IRQHandler(void)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Channel10_IRQn 0 */

  /* USER CODE END GPDMA1_Channel10_IRQn 0 */
  HAL_DMA_IRQHandler(&handle_GPDMA1_Channel10);
 800106c:	4802      	ldr	r0, [pc, #8]	@ (8001078 <GPDMA1_Channel10_IRQHandler+0x10>)
 800106e:	f001 fcc8 	bl	8002a02 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN GPDMA1_Channel10_IRQn 1 */

  /* USER CODE END GPDMA1_Channel10_IRQn 1 */
}
 8001072:	bf00      	nop
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	20000260 	.word	0x20000260

0800107c <GPDMA1_Channel11_IRQHandler>:

/**
  * @brief This function handles GPDMA1 Channel 11 global interrupt.
  */
void GPDMA1_Channel11_IRQHandler(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Channel11_IRQn 0 */

  /* USER CODE END GPDMA1_Channel11_IRQn 0 */
  HAL_DMA_IRQHandler(&handle_GPDMA1_Channel11);
 8001080:	4802      	ldr	r0, [pc, #8]	@ (800108c <GPDMA1_Channel11_IRQHandler+0x10>)
 8001082:	f001 fcbe 	bl	8002a02 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN GPDMA1_Channel11_IRQn 1 */

  /* USER CODE END GPDMA1_Channel11_IRQn 1 */
}
 8001086:	bf00      	nop
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	200001e8 	.word	0x200001e8

08001090 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b086      	sub	sp, #24
 8001094:	af00      	add	r7, sp, #0
 8001096:	60f8      	str	r0, [r7, #12]
 8001098:	60b9      	str	r1, [r7, #8]
 800109a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800109c:	2300      	movs	r3, #0
 800109e:	617b      	str	r3, [r7, #20]
 80010a0:	e00a      	b.n	80010b8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80010a2:	f3af 8000 	nop.w
 80010a6:	4601      	mov	r1, r0
 80010a8:	68bb      	ldr	r3, [r7, #8]
 80010aa:	1c5a      	adds	r2, r3, #1
 80010ac:	60ba      	str	r2, [r7, #8]
 80010ae:	b2ca      	uxtb	r2, r1
 80010b0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010b2:	697b      	ldr	r3, [r7, #20]
 80010b4:	3301      	adds	r3, #1
 80010b6:	617b      	str	r3, [r7, #20]
 80010b8:	697a      	ldr	r2, [r7, #20]
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	429a      	cmp	r2, r3
 80010be:	dbf0      	blt.n	80010a2 <_read+0x12>
  }

  return len;
 80010c0:	687b      	ldr	r3, [r7, #4]
}
 80010c2:	4618      	mov	r0, r3
 80010c4:	3718      	adds	r7, #24
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}

080010ca <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80010ca:	b580      	push	{r7, lr}
 80010cc:	b086      	sub	sp, #24
 80010ce:	af00      	add	r7, sp, #0
 80010d0:	60f8      	str	r0, [r7, #12]
 80010d2:	60b9      	str	r1, [r7, #8]
 80010d4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010d6:	2300      	movs	r3, #0
 80010d8:	617b      	str	r3, [r7, #20]
 80010da:	e009      	b.n	80010f0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80010dc:	68bb      	ldr	r3, [r7, #8]
 80010de:	1c5a      	adds	r2, r3, #1
 80010e0:	60ba      	str	r2, [r7, #8]
 80010e2:	781b      	ldrb	r3, [r3, #0]
 80010e4:	4618      	mov	r0, r3
 80010e6:	f000 faaf 	bl	8001648 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010ea:	697b      	ldr	r3, [r7, #20]
 80010ec:	3301      	adds	r3, #1
 80010ee:	617b      	str	r3, [r7, #20]
 80010f0:	697a      	ldr	r2, [r7, #20]
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	429a      	cmp	r2, r3
 80010f6:	dbf1      	blt.n	80010dc <_write+0x12>
  }
  return len;
 80010f8:	687b      	ldr	r3, [r7, #4]
}
 80010fa:	4618      	mov	r0, r3
 80010fc:	3718      	adds	r7, #24
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}

08001102 <_close>:

int _close(int file)
{
 8001102:	b480      	push	{r7}
 8001104:	b083      	sub	sp, #12
 8001106:	af00      	add	r7, sp, #0
 8001108:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800110a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800110e:	4618      	mov	r0, r3
 8001110:	370c      	adds	r7, #12
 8001112:	46bd      	mov	sp, r7
 8001114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001118:	4770      	bx	lr

0800111a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800111a:	b480      	push	{r7}
 800111c:	b083      	sub	sp, #12
 800111e:	af00      	add	r7, sp, #0
 8001120:	6078      	str	r0, [r7, #4]
 8001122:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001124:	683b      	ldr	r3, [r7, #0]
 8001126:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800112a:	605a      	str	r2, [r3, #4]
  return 0;
 800112c:	2300      	movs	r3, #0
}
 800112e:	4618      	mov	r0, r3
 8001130:	370c      	adds	r7, #12
 8001132:	46bd      	mov	sp, r7
 8001134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001138:	4770      	bx	lr

0800113a <_isatty>:

int _isatty(int file)
{
 800113a:	b480      	push	{r7}
 800113c:	b083      	sub	sp, #12
 800113e:	af00      	add	r7, sp, #0
 8001140:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001142:	2301      	movs	r3, #1
}
 8001144:	4618      	mov	r0, r3
 8001146:	370c      	adds	r7, #12
 8001148:	46bd      	mov	sp, r7
 800114a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114e:	4770      	bx	lr

08001150 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001150:	b480      	push	{r7}
 8001152:	b085      	sub	sp, #20
 8001154:	af00      	add	r7, sp, #0
 8001156:	60f8      	str	r0, [r7, #12]
 8001158:	60b9      	str	r1, [r7, #8]
 800115a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800115c:	2300      	movs	r3, #0
}
 800115e:	4618      	mov	r0, r3
 8001160:	3714      	adds	r7, #20
 8001162:	46bd      	mov	sp, r7
 8001164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001168:	4770      	bx	lr
	...

0800116c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b086      	sub	sp, #24
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001174:	4a14      	ldr	r2, [pc, #80]	@ (80011c8 <_sbrk+0x5c>)
 8001176:	4b15      	ldr	r3, [pc, #84]	@ (80011cc <_sbrk+0x60>)
 8001178:	1ad3      	subs	r3, r2, r3
 800117a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800117c:	697b      	ldr	r3, [r7, #20]
 800117e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001180:	4b13      	ldr	r3, [pc, #76]	@ (80011d0 <_sbrk+0x64>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	2b00      	cmp	r3, #0
 8001186:	d102      	bne.n	800118e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001188:	4b11      	ldr	r3, [pc, #68]	@ (80011d0 <_sbrk+0x64>)
 800118a:	4a12      	ldr	r2, [pc, #72]	@ (80011d4 <_sbrk+0x68>)
 800118c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800118e:	4b10      	ldr	r3, [pc, #64]	@ (80011d0 <_sbrk+0x64>)
 8001190:	681a      	ldr	r2, [r3, #0]
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	4413      	add	r3, r2
 8001196:	693a      	ldr	r2, [r7, #16]
 8001198:	429a      	cmp	r2, r3
 800119a:	d207      	bcs.n	80011ac <_sbrk+0x40>
  {
    errno = ENOMEM;
 800119c:	f008 ff7e 	bl	800a09c <__errno>
 80011a0:	4603      	mov	r3, r0
 80011a2:	220c      	movs	r2, #12
 80011a4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80011a6:	f04f 33ff 	mov.w	r3, #4294967295
 80011aa:	e009      	b.n	80011c0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80011ac:	4b08      	ldr	r3, [pc, #32]	@ (80011d0 <_sbrk+0x64>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80011b2:	4b07      	ldr	r3, [pc, #28]	@ (80011d0 <_sbrk+0x64>)
 80011b4:	681a      	ldr	r2, [r3, #0]
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	4413      	add	r3, r2
 80011ba:	4a05      	ldr	r2, [pc, #20]	@ (80011d0 <_sbrk+0x64>)
 80011bc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80011be:	68fb      	ldr	r3, [r7, #12]
}
 80011c0:	4618      	mov	r0, r3
 80011c2:	3718      	adds	r7, #24
 80011c4:	46bd      	mov	sp, r7
 80011c6:	bd80      	pop	{r7, pc}
 80011c8:	200c0000 	.word	0x200c0000
 80011cc:	00000400 	.word	0x00000400
 80011d0:	20000370 	.word	0x20000370
 80011d4:	20000568 	.word	0x20000568

080011d8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80011d8:	b480      	push	{r7}
 80011da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80011dc:	4b18      	ldr	r3, [pc, #96]	@ (8001240 <SystemInit+0x68>)
 80011de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80011e2:	4a17      	ldr	r2, [pc, #92]	@ (8001240 <SystemInit+0x68>)
 80011e4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80011e8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 80011ec:	4b15      	ldr	r3, [pc, #84]	@ (8001244 <SystemInit+0x6c>)
 80011ee:	2201      	movs	r2, #1
 80011f0:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 80011f2:	4b14      	ldr	r3, [pc, #80]	@ (8001244 <SystemInit+0x6c>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 80011f8:	4b12      	ldr	r3, [pc, #72]	@ (8001244 <SystemInit+0x6c>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 80011fe:	4b11      	ldr	r3, [pc, #68]	@ (8001244 <SystemInit+0x6c>)
 8001200:	2200      	movs	r2, #0
 8001202:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 8001204:	4b0f      	ldr	r3, [pc, #60]	@ (8001244 <SystemInit+0x6c>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	4a0e      	ldr	r2, [pc, #56]	@ (8001244 <SystemInit+0x6c>)
 800120a:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 800120e:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 8001212:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 8001214:	4b0b      	ldr	r3, [pc, #44]	@ (8001244 <SystemInit+0x6c>)
 8001216:	2200      	movs	r2, #0
 8001218:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 800121a:	4b0a      	ldr	r3, [pc, #40]	@ (8001244 <SystemInit+0x6c>)
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	4a09      	ldr	r2, [pc, #36]	@ (8001244 <SystemInit+0x6c>)
 8001220:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001224:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8001226:	4b07      	ldr	r3, [pc, #28]	@ (8001244 <SystemInit+0x6c>)
 8001228:	2200      	movs	r2, #0
 800122a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800122c:	4b04      	ldr	r3, [pc, #16]	@ (8001240 <SystemInit+0x68>)
 800122e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001232:	609a      	str	r2, [r3, #8]
  #endif
}
 8001234:	bf00      	nop
 8001236:	46bd      	mov	sp, r7
 8001238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123c:	4770      	bx	lr
 800123e:	bf00      	nop
 8001240:	e000ed00 	.word	0xe000ed00
 8001244:	46020c00 	.word	0x46020c00

08001248 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8001248:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001280 <LoopForever+0x2>
/* Call the clock system initialization function.*/
  bl  SystemInit
 800124c:	f7ff ffc4 	bl	80011d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001250:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001252:	e003      	b.n	800125c <LoopCopyDataInit>

08001254 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001254:	4b0b      	ldr	r3, [pc, #44]	@ (8001284 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001256:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001258:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800125a:	3104      	adds	r1, #4

0800125c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 800125c:	480a      	ldr	r0, [pc, #40]	@ (8001288 <LoopForever+0xa>)
	ldr	r3, =_edata
 800125e:	4b0b      	ldr	r3, [pc, #44]	@ (800128c <LoopForever+0xe>)
	adds	r2, r0, r1
 8001260:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001262:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001264:	d3f6      	bcc.n	8001254 <CopyDataInit>
	ldr	r2, =_sbss
 8001266:	4a0a      	ldr	r2, [pc, #40]	@ (8001290 <LoopForever+0x12>)
	b	LoopFillZerobss
 8001268:	e002      	b.n	8001270 <LoopFillZerobss>

0800126a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800126a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800126c:	f842 3b04 	str.w	r3, [r2], #4

08001270 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001270:	4b08      	ldr	r3, [pc, #32]	@ (8001294 <LoopForever+0x16>)
	cmp	r2, r3
 8001272:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001274:	d3f9      	bcc.n	800126a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001276:	f008 ff17 	bl	800a0a8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800127a:	f7ff fa45 	bl	8000708 <main>

0800127e <LoopForever>:

LoopForever:
    b LoopForever
 800127e:	e7fe      	b.n	800127e <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8001280:	200c0000 	.word	0x200c0000
	ldr	r3, =_sidata
 8001284:	0800adc8 	.word	0x0800adc8
	ldr	r0, =_sdata
 8001288:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800128c:	20000104 	.word	0x20000104
	ldr	r2, =_sbss
 8001290:	20000104 	.word	0x20000104
	ldr	r3, = _ebss
 8001294:	20000568 	.word	0x20000568

08001298 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001298:	e7fe      	b.n	8001298 <ADC1_IRQHandler>
	...

0800129c <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b08e      	sub	sp, #56	@ 0x38
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	4603      	mov	r3, r0
 80012a4:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 80012a6:	2300      	movs	r3, #0
 80012a8:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitTypeDef  gpio_init_structure;
#if defined (USE_NUCLEO_144)
  uint32_t pwrenabled = 0U;
 80012aa:	2300      	movs	r3, #0
 80012ac:	633b      	str	r3, [r7, #48]	@ 0x30
#endif /* USE_NUCLEO_144 */

  if ((Led != LED2)
 80012ae:	79fb      	ldrb	r3, [r7, #7]
 80012b0:	2b01      	cmp	r3, #1
 80012b2:	d009      	beq.n	80012c8 <BSP_LED_Init+0x2c>
#if defined (USE_NUCLEO_144)
      && (Led != LED1) && (Led != LED3)
 80012b4:	79fb      	ldrb	r3, [r7, #7]
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d006      	beq.n	80012c8 <BSP_LED_Init+0x2c>
 80012ba:	79fb      	ldrb	r3, [r7, #7]
 80012bc:	2b02      	cmp	r3, #2
 80012be:	d003      	beq.n	80012c8 <BSP_LED_Init+0x2c>
#endif /* defined (USE_NUCLEO_144) */
     )
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80012c0:	f06f 0301 	mvn.w	r3, #1
 80012c4:	637b      	str	r3, [r7, #52]	@ 0x34
 80012c6:	e06e      	b.n	80013a6 <BSP_LED_Init+0x10a>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if (Led == LED2)
 80012c8:	79fb      	ldrb	r3, [r7, #7]
 80012ca:	2b01      	cmp	r3, #1
 80012cc:	d10f      	bne.n	80012ee <BSP_LED_Init+0x52>
    {
      LED2_GPIO_CLK_ENABLE();
 80012ce:	4b38      	ldr	r3, [pc, #224]	@ (80013b0 <BSP_LED_Init+0x114>)
 80012d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80012d4:	4a36      	ldr	r2, [pc, #216]	@ (80013b0 <BSP_LED_Init+0x114>)
 80012d6:	f043 0302 	orr.w	r3, r3, #2
 80012da:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80012de:	4b34      	ldr	r3, [pc, #208]	@ (80013b0 <BSP_LED_Init+0x114>)
 80012e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80012e4:	f003 0302 	and.w	r3, r3, #2
 80012e8:	61bb      	str	r3, [r7, #24]
 80012ea:	69bb      	ldr	r3, [r7, #24]
 80012ec:	e046      	b.n	800137c <BSP_LED_Init+0xe0>
    }
#if defined (USE_NUCLEO_144)
    else if (Led == LED1)
 80012ee:	79fb      	ldrb	r3, [r7, #7]
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d10f      	bne.n	8001314 <BSP_LED_Init+0x78>
    {
      LED1_GPIO_CLK_ENABLE();
 80012f4:	4b2e      	ldr	r3, [pc, #184]	@ (80013b0 <BSP_LED_Init+0x114>)
 80012f6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80012fa:	4a2d      	ldr	r2, [pc, #180]	@ (80013b0 <BSP_LED_Init+0x114>)
 80012fc:	f043 0304 	orr.w	r3, r3, #4
 8001300:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001304:	4b2a      	ldr	r3, [pc, #168]	@ (80013b0 <BSP_LED_Init+0x114>)
 8001306:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800130a:	f003 0304 	and.w	r3, r3, #4
 800130e:	617b      	str	r3, [r7, #20]
 8001310:	697b      	ldr	r3, [r7, #20]
 8001312:	e033      	b.n	800137c <BSP_LED_Init+0xe0>
    }
    else /* Led == Led3 */
    {
      /* Enable VddIO2 for Led3 */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001314:	4b26      	ldr	r3, [pc, #152]	@ (80013b0 <BSP_LED_Init+0x114>)
 8001316:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800131a:	f003 0304 	and.w	r3, r3, #4
 800131e:	2b00      	cmp	r3, #0
 8001320:	d110      	bne.n	8001344 <BSP_LED_Init+0xa8>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8001322:	4b23      	ldr	r3, [pc, #140]	@ (80013b0 <BSP_LED_Init+0x114>)
 8001324:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001328:	4a21      	ldr	r2, [pc, #132]	@ (80013b0 <BSP_LED_Init+0x114>)
 800132a:	f043 0304 	orr.w	r3, r3, #4
 800132e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8001332:	4b1f      	ldr	r3, [pc, #124]	@ (80013b0 <BSP_LED_Init+0x114>)
 8001334:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001338:	f003 0304 	and.w	r3, r3, #4
 800133c:	613b      	str	r3, [r7, #16]
 800133e:	693b      	ldr	r3, [r7, #16]
        pwrenabled = 1U;
 8001340:	2301      	movs	r3, #1
 8001342:	633b      	str	r3, [r7, #48]	@ 0x30
      }

      HAL_PWREx_EnableVddIO2();
 8001344:	f003 fa40 	bl	80047c8 <HAL_PWREx_EnableVddIO2>

      if (pwrenabled == 1U)
 8001348:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800134a:	2b01      	cmp	r3, #1
 800134c:	d107      	bne.n	800135e <BSP_LED_Init+0xc2>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800134e:	4b18      	ldr	r3, [pc, #96]	@ (80013b0 <BSP_LED_Init+0x114>)
 8001350:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001354:	4a16      	ldr	r2, [pc, #88]	@ (80013b0 <BSP_LED_Init+0x114>)
 8001356:	f023 0304 	bic.w	r3, r3, #4
 800135a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      LED3_GPIO_CLK_ENABLE();
 800135e:	4b14      	ldr	r3, [pc, #80]	@ (80013b0 <BSP_LED_Init+0x114>)
 8001360:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001364:	4a12      	ldr	r2, [pc, #72]	@ (80013b0 <BSP_LED_Init+0x114>)
 8001366:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800136a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800136e:	4b10      	ldr	r3, [pc, #64]	@ (80013b0 <BSP_LED_Init+0x114>)
 8001370:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001374:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001378:	60fb      	str	r3, [r7, #12]
 800137a:	68fb      	ldr	r3, [r7, #12]
    }
#endif /* defined (USE_NUCLEO_144) */
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 800137c:	79fb      	ldrb	r3, [r7, #7]
 800137e:	4a0d      	ldr	r2, [pc, #52]	@ (80013b4 <BSP_LED_Init+0x118>)
 8001380:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001384:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8001386:	2301      	movs	r3, #1
 8001388:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 800138a:	2300      	movs	r3, #0
 800138c:	627b      	str	r3, [r7, #36]	@ 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800138e:	2303      	movs	r3, #3
 8001390:	62bb      	str	r3, [r7, #40]	@ 0x28

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8001392:	79fb      	ldrb	r3, [r7, #7]
 8001394:	4a08      	ldr	r2, [pc, #32]	@ (80013b8 <BSP_LED_Init+0x11c>)
 8001396:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800139a:	f107 021c 	add.w	r2, r7, #28
 800139e:	4611      	mov	r1, r2
 80013a0:	4618      	mov	r0, r3
 80013a2:	f002 fe3d 	bl	8004020 <HAL_GPIO_Init>
  }

  return ret;
 80013a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80013a8:	4618      	mov	r0, r3
 80013aa:	3738      	adds	r7, #56	@ 0x38
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bd80      	pop	{r7, pc}
 80013b0:	46020c00 	.word	0x46020c00
 80013b4:	0800ace0 	.word	0x0800ace0
 80013b8:	20000088 	.word	0x20000088

080013bc <BSP_LED_On>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_On(Led_TypeDef Led)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b084      	sub	sp, #16
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	4603      	mov	r3, r0
 80013c4:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 80013c6:	2300      	movs	r3, #0
 80013c8:	60fb      	str	r3, [r7, #12]

  if ((Led != LED2)
 80013ca:	79fb      	ldrb	r3, [r7, #7]
 80013cc:	2b01      	cmp	r3, #1
 80013ce:	d009      	beq.n	80013e4 <BSP_LED_On+0x28>
#if defined (USE_NUCLEO_144)
      && (Led != LED1) && (Led != LED3)
 80013d0:	79fb      	ldrb	r3, [r7, #7]
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d006      	beq.n	80013e4 <BSP_LED_On+0x28>
 80013d6:	79fb      	ldrb	r3, [r7, #7]
 80013d8:	2b02      	cmp	r3, #2
 80013da:	d003      	beq.n	80013e4 <BSP_LED_On+0x28>
#endif /* defined (USE_NUCLEO_144) */
     )
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80013dc:	f06f 0301 	mvn.w	r3, #1
 80013e0:	60fb      	str	r3, [r7, #12]
 80013e2:	e00b      	b.n	80013fc <BSP_LED_On+0x40>
  }
  else
  {
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET);
 80013e4:	79fb      	ldrb	r3, [r7, #7]
 80013e6:	4a08      	ldr	r2, [pc, #32]	@ (8001408 <BSP_LED_On+0x4c>)
 80013e8:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80013ec:	79fb      	ldrb	r3, [r7, #7]
 80013ee:	4a07      	ldr	r2, [pc, #28]	@ (800140c <BSP_LED_On+0x50>)
 80013f0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80013f4:	2201      	movs	r2, #1
 80013f6:	4619      	mov	r1, r3
 80013f8:	f003 f8c8 	bl	800458c <HAL_GPIO_WritePin>
  }

  return ret;
 80013fc:	68fb      	ldr	r3, [r7, #12]
}
 80013fe:	4618      	mov	r0, r3
 8001400:	3710      	adds	r7, #16
 8001402:	46bd      	mov	sp, r7
 8001404:	bd80      	pop	{r7, pc}
 8001406:	bf00      	nop
 8001408:	20000088 	.word	0x20000088
 800140c:	0800ace0 	.word	0x0800ace0

08001410 <BSP_LED_Toggle>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Toggle(Led_TypeDef Led)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b084      	sub	sp, #16
 8001414:	af00      	add	r7, sp, #0
 8001416:	4603      	mov	r3, r0
 8001418:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 800141a:	2300      	movs	r3, #0
 800141c:	60fb      	str	r3, [r7, #12]

  if ((Led != LED2)
 800141e:	79fb      	ldrb	r3, [r7, #7]
 8001420:	2b01      	cmp	r3, #1
 8001422:	d009      	beq.n	8001438 <BSP_LED_Toggle+0x28>
#if defined (USE_NUCLEO_144)
      && (Led != LED1) && (Led != LED3)
 8001424:	79fb      	ldrb	r3, [r7, #7]
 8001426:	2b00      	cmp	r3, #0
 8001428:	d006      	beq.n	8001438 <BSP_LED_Toggle+0x28>
 800142a:	79fb      	ldrb	r3, [r7, #7]
 800142c:	2b02      	cmp	r3, #2
 800142e:	d003      	beq.n	8001438 <BSP_LED_Toggle+0x28>
#endif /* defined (USE_NUCLEO_144) */
     )
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8001430:	f06f 0301 	mvn.w	r3, #1
 8001434:	60fb      	str	r3, [r7, #12]
 8001436:	e00b      	b.n	8001450 <BSP_LED_Toggle+0x40>
  }
  else
  {
    HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 8001438:	79fb      	ldrb	r3, [r7, #7]
 800143a:	4a08      	ldr	r2, [pc, #32]	@ (800145c <BSP_LED_Toggle+0x4c>)
 800143c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001440:	79fb      	ldrb	r3, [r7, #7]
 8001442:	4907      	ldr	r1, [pc, #28]	@ (8001460 <BSP_LED_Toggle+0x50>)
 8001444:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001448:	4619      	mov	r1, r3
 800144a:	4610      	mov	r0, r2
 800144c:	f003 f8b6 	bl	80045bc <HAL_GPIO_TogglePin>
  }

  return ret;
 8001450:	68fb      	ldr	r3, [r7, #12]
}
 8001452:	4618      	mov	r0, r3
 8001454:	3710      	adds	r7, #16
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	20000088 	.word	0x20000088
 8001460:	0800ace0 	.word	0x0800ace0

08001464 <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b088      	sub	sp, #32
 8001468:	af00      	add	r7, sp, #0
 800146a:	4603      	mov	r3, r0
 800146c:	460a      	mov	r2, r1
 800146e:	71fb      	strb	r3, [r7, #7]
 8001470:	4613      	mov	r3, r2
 8001472:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 8001474:	4b30      	ldr	r3, [pc, #192]	@ (8001538 <BSP_PB_Init+0xd4>)
 8001476:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800147a:	4a2f      	ldr	r2, [pc, #188]	@ (8001538 <BSP_PB_Init+0xd4>)
 800147c:	f043 0304 	orr.w	r3, r3, #4
 8001480:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001484:	4b2c      	ldr	r3, [pc, #176]	@ (8001538 <BSP_PB_Init+0xd4>)
 8001486:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800148a:	f003 0304 	and.w	r3, r3, #4
 800148e:	60bb      	str	r3, [r7, #8]
 8001490:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 8001492:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001496:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 8001498:	2302      	movs	r3, #2
 800149a:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 800149c:	2302      	movs	r3, #2
 800149e:	61bb      	str	r3, [r7, #24]

  if (ButtonMode == BUTTON_MODE_GPIO)
 80014a0:	79bb      	ldrb	r3, [r7, #6]
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d10c      	bne.n	80014c0 <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 80014a6:	2300      	movs	r3, #0
 80014a8:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 80014aa:	79fb      	ldrb	r3, [r7, #7]
 80014ac:	4a23      	ldr	r2, [pc, #140]	@ (800153c <BSP_PB_Init+0xd8>)
 80014ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014b2:	f107 020c 	add.w	r2, r7, #12
 80014b6:	4611      	mov	r1, r2
 80014b8:	4618      	mov	r0, r3
 80014ba:	f002 fdb1 	bl	8004020 <HAL_GPIO_Init>
 80014be:	e036      	b.n	800152e <BSP_PB_Init+0xca>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 80014c0:	4b1f      	ldr	r3, [pc, #124]	@ (8001540 <BSP_PB_Init+0xdc>)
 80014c2:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 80014c4:	79fb      	ldrb	r3, [r7, #7]
 80014c6:	4a1d      	ldr	r2, [pc, #116]	@ (800153c <BSP_PB_Init+0xd8>)
 80014c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014cc:	f107 020c 	add.w	r2, r7, #12
 80014d0:	4611      	mov	r1, r2
 80014d2:	4618      	mov	r0, r3
 80014d4:	f002 fda4 	bl	8004020 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 80014d8:	79fa      	ldrb	r2, [r7, #7]
 80014da:	4613      	mov	r3, r2
 80014dc:	005b      	lsls	r3, r3, #1
 80014de:	4413      	add	r3, r2
 80014e0:	009b      	lsls	r3, r3, #2
 80014e2:	4a18      	ldr	r2, [pc, #96]	@ (8001544 <BSP_PB_Init+0xe0>)
 80014e4:	441a      	add	r2, r3
 80014e6:	79fb      	ldrb	r3, [r7, #7]
 80014e8:	4917      	ldr	r1, [pc, #92]	@ (8001548 <BSP_PB_Init+0xe4>)
 80014ea:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80014ee:	4619      	mov	r1, r3
 80014f0:	4610      	mov	r0, r2
 80014f2:	f002 fd38 	bl	8003f66 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 80014f6:	79fa      	ldrb	r2, [r7, #7]
 80014f8:	4613      	mov	r3, r2
 80014fa:	005b      	lsls	r3, r3, #1
 80014fc:	4413      	add	r3, r2
 80014fe:	009b      	lsls	r3, r3, #2
 8001500:	4a10      	ldr	r2, [pc, #64]	@ (8001544 <BSP_PB_Init+0xe0>)
 8001502:	1898      	adds	r0, r3, r2
 8001504:	79fb      	ldrb	r3, [r7, #7]
 8001506:	4a11      	ldr	r2, [pc, #68]	@ (800154c <BSP_PB_Init+0xe8>)
 8001508:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800150c:	461a      	mov	r2, r3
 800150e:	2100      	movs	r1, #0
 8001510:	f002 fcfd 	bl	8003f0e <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8001514:	2018      	movs	r0, #24
 8001516:	79fb      	ldrb	r3, [r7, #7]
 8001518:	4a0d      	ldr	r2, [pc, #52]	@ (8001550 <BSP_PB_Init+0xec>)
 800151a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800151e:	2200      	movs	r2, #0
 8001520:	4619      	mov	r1, r3
 8001522:	f000 fa5d 	bl	80019e0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8001526:	2318      	movs	r3, #24
 8001528:	4618      	mov	r0, r3
 800152a:	f000 fa73 	bl	8001a14 <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 800152e:	2300      	movs	r3, #0
}
 8001530:	4618      	mov	r0, r3
 8001532:	3720      	adds	r7, #32
 8001534:	46bd      	mov	sp, r7
 8001536:	bd80      	pop	{r7, pc}
 8001538:	46020c00 	.word	0x46020c00
 800153c:	20000094 	.word	0x20000094
 8001540:	10110000 	.word	0x10110000
 8001544:	20000374 	.word	0x20000374
 8001548:	0800ace8 	.word	0x0800ace8
 800154c:	20000098 	.word	0x20000098
 8001550:	2000009c 	.word	0x2000009c

08001554 <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b082      	sub	sp, #8
 8001558:	af00      	add	r7, sp, #0
 800155a:	4603      	mov	r3, r0
 800155c:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 800155e:	79fa      	ldrb	r2, [r7, #7]
 8001560:	4613      	mov	r3, r2
 8001562:	005b      	lsls	r3, r3, #1
 8001564:	4413      	add	r3, r2
 8001566:	009b      	lsls	r3, r3, #2
 8001568:	4a04      	ldr	r2, [pc, #16]	@ (800157c <BSP_PB_IRQHandler+0x28>)
 800156a:	4413      	add	r3, r2
 800156c:	4618      	mov	r0, r3
 800156e:	f002 fd0f 	bl	8003f90 <HAL_EXTI_IRQHandler>
}
 8001572:	bf00      	nop
 8001574:	3708      	adds	r7, #8
 8001576:	46bd      	mov	sp, r7
 8001578:	bd80      	pop	{r7, pc}
 800157a:	bf00      	nop
 800157c:	20000374 	.word	0x20000374

08001580 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b084      	sub	sp, #16
 8001584:	af00      	add	r7, sp, #0
 8001586:	4603      	mov	r3, r0
 8001588:	6039      	str	r1, [r7, #0]
 800158a:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 800158c:	2300      	movs	r3, #0
 800158e:	60fb      	str	r3, [r7, #12]

  if (COM >= COMn)
 8001590:	79fb      	ldrb	r3, [r7, #7]
 8001592:	2b00      	cmp	r3, #0
 8001594:	d003      	beq.n	800159e <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8001596:	f06f 0301 	mvn.w	r3, #1
 800159a:	60fb      	str	r3, [r7, #12]
 800159c:	e018      	b.n	80015d0 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 800159e:	79fb      	ldrb	r3, [r7, #7]
 80015a0:	2294      	movs	r2, #148	@ 0x94
 80015a2:	fb02 f303 	mul.w	r3, r2, r3
 80015a6:	4a0d      	ldr	r2, [pc, #52]	@ (80015dc <BSP_COM_Init+0x5c>)
 80015a8:	4413      	add	r3, r2
 80015aa:	4618      	mov	r0, r3
 80015ac:	f000 f870 	bl	8001690 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS == 0) */

    if (MX_USART1_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 80015b0:	79fb      	ldrb	r3, [r7, #7]
 80015b2:	2294      	movs	r2, #148	@ 0x94
 80015b4:	fb02 f303 	mul.w	r3, r2, r3
 80015b8:	4a08      	ldr	r2, [pc, #32]	@ (80015dc <BSP_COM_Init+0x5c>)
 80015ba:	4413      	add	r3, r2
 80015bc:	6839      	ldr	r1, [r7, #0]
 80015be:	4618      	mov	r0, r3
 80015c0:	f000 f80e 	bl	80015e0 <MX_USART1_Init>
 80015c4:	4603      	mov	r3, r0
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d002      	beq.n	80015d0 <BSP_COM_Init+0x50>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 80015ca:	f06f 0303 	mvn.w	r3, #3
 80015ce:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 80015d0:	68fb      	ldr	r3, [r7, #12]
}
 80015d2:	4618      	mov	r0, r3
 80015d4:	3710      	adds	r7, #16
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bd80      	pop	{r7, pc}
 80015da:	bf00      	nop
 80015dc:	20000380 	.word	0x20000380

080015e0 <MX_USART1_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART1_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b082      	sub	sp, #8
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
 80015e8:	6039      	str	r1, [r7, #0]
  /* USART configuration */
  huart->Instance                = COM_USART[COM1];
 80015ea:	4b16      	ldr	r3, [pc, #88]	@ (8001644 <MX_USART1_Init+0x64>)
 80015ec:	681a      	ldr	r2, [r3, #0]
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	601a      	str	r2, [r3, #0]
  huart->Init.BaudRate           = COM_Init->BaudRate;
 80015f2:	683b      	ldr	r3, [r7, #0]
 80015f4:	681a      	ldr	r2, [r3, #0]
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	605a      	str	r2, [r3, #4]
  huart->Init.Mode               = UART_MODE_TX_RX;
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	220c      	movs	r2, #12
 80015fe:	615a      	str	r2, [r3, #20]
  huart->Init.Parity             = (uint32_t)COM_Init->Parity;
 8001600:	683b      	ldr	r3, [r7, #0]
 8001602:	895b      	ldrh	r3, [r3, #10]
 8001604:	461a      	mov	r2, r3
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	611a      	str	r2, [r3, #16]
  huart->Init.WordLength         = (uint32_t)COM_Init->WordLength;
 800160a:	683b      	ldr	r3, [r7, #0]
 800160c:	685a      	ldr	r2, [r3, #4]
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	609a      	str	r2, [r3, #8]
  huart->Init.StopBits           = (uint32_t)COM_Init->StopBits;
 8001612:	683b      	ldr	r3, [r7, #0]
 8001614:	891b      	ldrh	r3, [r3, #8]
 8001616:	461a      	mov	r2, r3
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	60da      	str	r2, [r3, #12]
  huart->Init.HwFlowCtl          = (uint32_t)COM_Init->HwFlowCtl;
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	899b      	ldrh	r3, [r3, #12]
 8001620:	461a      	mov	r2, r3
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	619a      	str	r2, [r3, #24]
  huart->Init.OverSampling       = UART_OVERSAMPLING_8;
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800162c:	61da      	str	r2, [r3, #28]
  huart->Init.ClockPrescaler     = UART_PRESCALER_DIV1;
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	2200      	movs	r2, #0
 8001632:	625a      	str	r2, [r3, #36]	@ 0x24
  return HAL_UART_Init(huart);
 8001634:	6878      	ldr	r0, [r7, #4]
 8001636:	f007 ff11 	bl	800945c <HAL_UART_Init>
 800163a:	4603      	mov	r3, r0
}
 800163c:	4618      	mov	r0, r3
 800163e:	3708      	adds	r7, #8
 8001640:	46bd      	mov	sp, r7
 8001642:	bd80      	pop	{r7, pc}
 8001644:	20000084 	.word	0x20000084

08001648 <__io_putchar>:

/**
  * @brief  Redirect console output to COM
  */
PUTCHAR_PROTOTYPE
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b082      	sub	sp, #8
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&hcom_uart [COM_ActiveLogPort], (uint8_t *) &ch, 1, COM_POLL_TIMEOUT);
 8001650:	4b09      	ldr	r3, [pc, #36]	@ (8001678 <__io_putchar+0x30>)
 8001652:	781b      	ldrb	r3, [r3, #0]
 8001654:	461a      	mov	r2, r3
 8001656:	2394      	movs	r3, #148	@ 0x94
 8001658:	fb02 f303 	mul.w	r3, r2, r3
 800165c:	4a07      	ldr	r2, [pc, #28]	@ (800167c <__io_putchar+0x34>)
 800165e:	1898      	adds	r0, r3, r2
 8001660:	1d39      	adds	r1, r7, #4
 8001662:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001666:	2201      	movs	r2, #1
 8001668:	f007 ff52 	bl	8009510 <HAL_UART_Transmit>
  return ch;
 800166c:	687b      	ldr	r3, [r7, #4]
}
 800166e:	4618      	mov	r0, r3
 8001670:	3708      	adds	r7, #8
 8001672:	46bd      	mov	sp, r7
 8001674:	bd80      	pop	{r7, pc}
 8001676:	bf00      	nop
 8001678:	20000414 	.word	0x20000414
 800167c:	20000380 	.word	0x20000380

08001680 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8001684:	2000      	movs	r0, #0
 8001686:	f7ff fb4b 	bl	8000d20 <BSP_PB_Callback>
}
 800168a:	bf00      	nop
 800168c:	bd80      	pop	{r7, pc}
	...

08001690 <COM1_MspInit>:
  * @brief  Initializes UART MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b08a      	sub	sp, #40	@ 0x28
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 8001698:	4b27      	ldr	r3, [pc, #156]	@ (8001738 <COM1_MspInit+0xa8>)
 800169a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800169e:	4a26      	ldr	r2, [pc, #152]	@ (8001738 <COM1_MspInit+0xa8>)
 80016a0:	f043 0301 	orr.w	r3, r3, #1
 80016a4:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80016a8:	4b23      	ldr	r3, [pc, #140]	@ (8001738 <COM1_MspInit+0xa8>)
 80016aa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80016ae:	f003 0301 	and.w	r3, r3, #1
 80016b2:	613b      	str	r3, [r7, #16]
 80016b4:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 80016b6:	4b20      	ldr	r3, [pc, #128]	@ (8001738 <COM1_MspInit+0xa8>)
 80016b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80016bc:	4a1e      	ldr	r2, [pc, #120]	@ (8001738 <COM1_MspInit+0xa8>)
 80016be:	f043 0301 	orr.w	r3, r3, #1
 80016c2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80016c6:	4b1c      	ldr	r3, [pc, #112]	@ (8001738 <COM1_MspInit+0xa8>)
 80016c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80016cc:	f003 0301 	and.w	r3, r3, #1
 80016d0:	60fb      	str	r3, [r7, #12]
 80016d2:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 80016d4:	4b18      	ldr	r3, [pc, #96]	@ (8001738 <COM1_MspInit+0xa8>)
 80016d6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80016da:	4a17      	ldr	r2, [pc, #92]	@ (8001738 <COM1_MspInit+0xa8>)
 80016dc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80016e0:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 80016e4:	4b14      	ldr	r3, [pc, #80]	@ (8001738 <COM1_MspInit+0xa8>)
 80016e6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80016ea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80016ee:	60bb      	str	r3, [r7, #8]
 80016f0:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin       = COM1_TX_PIN;
 80016f2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80016f6:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80016f8:	2302      	movs	r3, #2
 80016fa:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 80016fc:	2302      	movs	r3, #2
 80016fe:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8001700:	2301      	movs	r3, #1
 8001702:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 8001704:	2307      	movs	r3, #7
 8001706:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 8001708:	f107 0314 	add.w	r3, r7, #20
 800170c:	4619      	mov	r1, r3
 800170e:	480b      	ldr	r0, [pc, #44]	@ (800173c <COM1_MspInit+0xac>)
 8001710:	f002 fc86 	bl	8004020 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin       = COM1_RX_PIN;
 8001714:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001718:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 800171a:	2302      	movs	r3, #2
 800171c:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 800171e:	2307      	movs	r3, #7
 8001720:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 8001722:	f107 0314 	add.w	r3, r7, #20
 8001726:	4619      	mov	r1, r3
 8001728:	4804      	ldr	r0, [pc, #16]	@ (800173c <COM1_MspInit+0xac>)
 800172a:	f002 fc79 	bl	8004020 <HAL_GPIO_Init>
}
 800172e:	bf00      	nop
 8001730:	3728      	adds	r7, #40	@ 0x28
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	46020c00 	.word	0x46020c00
 800173c:	42020000 	.word	0x42020000

08001740 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001744:	4b12      	ldr	r3, [pc, #72]	@ (8001790 <HAL_Init+0x50>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	4a11      	ldr	r2, [pc, #68]	@ (8001790 <HAL_Init+0x50>)
 800174a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800174e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001750:	2003      	movs	r0, #3
 8001752:	f000 f93a 	bl	80019ca <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8001756:	f004 f925 	bl	80059a4 <HAL_RCC_GetSysClockFreq>
 800175a:	4602      	mov	r2, r0
 800175c:	4b0d      	ldr	r3, [pc, #52]	@ (8001794 <HAL_Init+0x54>)
 800175e:	6a1b      	ldr	r3, [r3, #32]
 8001760:	f003 030f 	and.w	r3, r3, #15
 8001764:	490c      	ldr	r1, [pc, #48]	@ (8001798 <HAL_Init+0x58>)
 8001766:	5ccb      	ldrb	r3, [r1, r3]
 8001768:	fa22 f303 	lsr.w	r3, r2, r3
 800176c:	4a0b      	ldr	r2, [pc, #44]	@ (800179c <HAL_Init+0x5c>)
 800176e:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8001770:	2004      	movs	r0, #4
 8001772:	f000 f96b 	bl	8001a4c <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001776:	2007      	movs	r0, #7
 8001778:	f7ff fbba 	bl	8000ef0 <HAL_InitTick>
 800177c:	4603      	mov	r3, r0
 800177e:	2b00      	cmp	r3, #0
 8001780:	d001      	beq.n	8001786 <HAL_Init+0x46>
  {
    return HAL_ERROR;
 8001782:	2301      	movs	r3, #1
 8001784:	e002      	b.n	800178c <HAL_Init+0x4c>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001786:	f7ff fae5 	bl	8000d54 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800178a:	2300      	movs	r3, #0
}
 800178c:	4618      	mov	r0, r3
 800178e:	bd80      	pop	{r7, pc}
 8001790:	40022000 	.word	0x40022000
 8001794:	46020c00 	.word	0x46020c00
 8001798:	0800ac88 	.word	0x0800ac88
 800179c:	20000080 	.word	0x20000080

080017a0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80017a0:	b480      	push	{r7}
 80017a2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80017a4:	4b06      	ldr	r3, [pc, #24]	@ (80017c0 <HAL_IncTick+0x20>)
 80017a6:	781b      	ldrb	r3, [r3, #0]
 80017a8:	461a      	mov	r2, r3
 80017aa:	4b06      	ldr	r3, [pc, #24]	@ (80017c4 <HAL_IncTick+0x24>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	4413      	add	r3, r2
 80017b0:	4a04      	ldr	r2, [pc, #16]	@ (80017c4 <HAL_IncTick+0x24>)
 80017b2:	6013      	str	r3, [r2, #0]
}
 80017b4:	bf00      	nop
 80017b6:	46bd      	mov	sp, r7
 80017b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017bc:	4770      	bx	lr
 80017be:	bf00      	nop
 80017c0:	200000a4 	.word	0x200000a4
 80017c4:	20000418 	.word	0x20000418

080017c8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017c8:	b480      	push	{r7}
 80017ca:	af00      	add	r7, sp, #0
  return uwTick;
 80017cc:	4b03      	ldr	r3, [pc, #12]	@ (80017dc <HAL_GetTick+0x14>)
 80017ce:	681b      	ldr	r3, [r3, #0]
}
 80017d0:	4618      	mov	r0, r3
 80017d2:	46bd      	mov	sp, r7
 80017d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d8:	4770      	bx	lr
 80017da:	bf00      	nop
 80017dc:	20000418 	.word	0x20000418

080017e0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b084      	sub	sp, #16
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80017e8:	f7ff ffee 	bl	80017c8 <HAL_GetTick>
 80017ec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017f8:	d005      	beq.n	8001806 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80017fa:	4b0a      	ldr	r3, [pc, #40]	@ (8001824 <HAL_Delay+0x44>)
 80017fc:	781b      	ldrb	r3, [r3, #0]
 80017fe:	461a      	mov	r2, r3
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	4413      	add	r3, r2
 8001804:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001806:	bf00      	nop
 8001808:	f7ff ffde 	bl	80017c8 <HAL_GetTick>
 800180c:	4602      	mov	r2, r0
 800180e:	68bb      	ldr	r3, [r7, #8]
 8001810:	1ad3      	subs	r3, r2, r3
 8001812:	68fa      	ldr	r2, [r7, #12]
 8001814:	429a      	cmp	r2, r3
 8001816:	d8f7      	bhi.n	8001808 <HAL_Delay+0x28>
  {
  }
}
 8001818:	bf00      	nop
 800181a:	bf00      	nop
 800181c:	3710      	adds	r7, #16
 800181e:	46bd      	mov	sp, r7
 8001820:	bd80      	pop	{r7, pc}
 8001822:	bf00      	nop
 8001824:	200000a4 	.word	0x200000a4

08001828 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001828:	b480      	push	{r7}
 800182a:	b085      	sub	sp, #20
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	f003 0307 	and.w	r3, r3, #7
 8001836:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001838:	4b0c      	ldr	r3, [pc, #48]	@ (800186c <__NVIC_SetPriorityGrouping+0x44>)
 800183a:	68db      	ldr	r3, [r3, #12]
 800183c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800183e:	68ba      	ldr	r2, [r7, #8]
 8001840:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001844:	4013      	ands	r3, r2
 8001846:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800184c:	68bb      	ldr	r3, [r7, #8]
 800184e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001850:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001854:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001858:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800185a:	4a04      	ldr	r2, [pc, #16]	@ (800186c <__NVIC_SetPriorityGrouping+0x44>)
 800185c:	68bb      	ldr	r3, [r7, #8]
 800185e:	60d3      	str	r3, [r2, #12]
}
 8001860:	bf00      	nop
 8001862:	3714      	adds	r7, #20
 8001864:	46bd      	mov	sp, r7
 8001866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186a:	4770      	bx	lr
 800186c:	e000ed00 	.word	0xe000ed00

08001870 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001870:	b480      	push	{r7}
 8001872:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001874:	4b04      	ldr	r3, [pc, #16]	@ (8001888 <__NVIC_GetPriorityGrouping+0x18>)
 8001876:	68db      	ldr	r3, [r3, #12]
 8001878:	0a1b      	lsrs	r3, r3, #8
 800187a:	f003 0307 	and.w	r3, r3, #7
}
 800187e:	4618      	mov	r0, r3
 8001880:	46bd      	mov	sp, r7
 8001882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001886:	4770      	bx	lr
 8001888:	e000ed00 	.word	0xe000ed00

0800188c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800188c:	b480      	push	{r7}
 800188e:	b083      	sub	sp, #12
 8001890:	af00      	add	r7, sp, #0
 8001892:	4603      	mov	r3, r0
 8001894:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001896:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800189a:	2b00      	cmp	r3, #0
 800189c:	db0b      	blt.n	80018b6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800189e:	79fb      	ldrb	r3, [r7, #7]
 80018a0:	f003 021f 	and.w	r2, r3, #31
 80018a4:	4907      	ldr	r1, [pc, #28]	@ (80018c4 <__NVIC_EnableIRQ+0x38>)
 80018a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018aa:	095b      	lsrs	r3, r3, #5
 80018ac:	2001      	movs	r0, #1
 80018ae:	fa00 f202 	lsl.w	r2, r0, r2
 80018b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80018b6:	bf00      	nop
 80018b8:	370c      	adds	r7, #12
 80018ba:	46bd      	mov	sp, r7
 80018bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c0:	4770      	bx	lr
 80018c2:	bf00      	nop
 80018c4:	e000e100 	.word	0xe000e100

080018c8 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80018c8:	b480      	push	{r7}
 80018ca:	b083      	sub	sp, #12
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	4603      	mov	r3, r0
 80018d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	db12      	blt.n	8001900 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018da:	79fb      	ldrb	r3, [r7, #7]
 80018dc:	f003 021f 	and.w	r2, r3, #31
 80018e0:	490a      	ldr	r1, [pc, #40]	@ (800190c <__NVIC_DisableIRQ+0x44>)
 80018e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018e6:	095b      	lsrs	r3, r3, #5
 80018e8:	2001      	movs	r0, #1
 80018ea:	fa00 f202 	lsl.w	r2, r0, r2
 80018ee:	3320      	adds	r3, #32
 80018f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80018f4:	f3bf 8f4f 	dsb	sy
}
 80018f8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80018fa:	f3bf 8f6f 	isb	sy
}
 80018fe:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8001900:	bf00      	nop
 8001902:	370c      	adds	r7, #12
 8001904:	46bd      	mov	sp, r7
 8001906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190a:	4770      	bx	lr
 800190c:	e000e100 	.word	0xe000e100

08001910 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001910:	b480      	push	{r7}
 8001912:	b083      	sub	sp, #12
 8001914:	af00      	add	r7, sp, #0
 8001916:	4603      	mov	r3, r0
 8001918:	6039      	str	r1, [r7, #0]
 800191a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800191c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001920:	2b00      	cmp	r3, #0
 8001922:	db0a      	blt.n	800193a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	b2da      	uxtb	r2, r3
 8001928:	490c      	ldr	r1, [pc, #48]	@ (800195c <__NVIC_SetPriority+0x4c>)
 800192a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800192e:	0112      	lsls	r2, r2, #4
 8001930:	b2d2      	uxtb	r2, r2
 8001932:	440b      	add	r3, r1
 8001934:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001938:	e00a      	b.n	8001950 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800193a:	683b      	ldr	r3, [r7, #0]
 800193c:	b2da      	uxtb	r2, r3
 800193e:	4908      	ldr	r1, [pc, #32]	@ (8001960 <__NVIC_SetPriority+0x50>)
 8001940:	79fb      	ldrb	r3, [r7, #7]
 8001942:	f003 030f 	and.w	r3, r3, #15
 8001946:	3b04      	subs	r3, #4
 8001948:	0112      	lsls	r2, r2, #4
 800194a:	b2d2      	uxtb	r2, r2
 800194c:	440b      	add	r3, r1
 800194e:	761a      	strb	r2, [r3, #24]
}
 8001950:	bf00      	nop
 8001952:	370c      	adds	r7, #12
 8001954:	46bd      	mov	sp, r7
 8001956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195a:	4770      	bx	lr
 800195c:	e000e100 	.word	0xe000e100
 8001960:	e000ed00 	.word	0xe000ed00

08001964 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001964:	b480      	push	{r7}
 8001966:	b089      	sub	sp, #36	@ 0x24
 8001968:	af00      	add	r7, sp, #0
 800196a:	60f8      	str	r0, [r7, #12]
 800196c:	60b9      	str	r1, [r7, #8]
 800196e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	f003 0307 	and.w	r3, r3, #7
 8001976:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001978:	69fb      	ldr	r3, [r7, #28]
 800197a:	f1c3 0307 	rsb	r3, r3, #7
 800197e:	2b04      	cmp	r3, #4
 8001980:	bf28      	it	cs
 8001982:	2304      	movcs	r3, #4
 8001984:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001986:	69fb      	ldr	r3, [r7, #28]
 8001988:	3304      	adds	r3, #4
 800198a:	2b06      	cmp	r3, #6
 800198c:	d902      	bls.n	8001994 <NVIC_EncodePriority+0x30>
 800198e:	69fb      	ldr	r3, [r7, #28]
 8001990:	3b03      	subs	r3, #3
 8001992:	e000      	b.n	8001996 <NVIC_EncodePriority+0x32>
 8001994:	2300      	movs	r3, #0
 8001996:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001998:	f04f 32ff 	mov.w	r2, #4294967295
 800199c:	69bb      	ldr	r3, [r7, #24]
 800199e:	fa02 f303 	lsl.w	r3, r2, r3
 80019a2:	43da      	mvns	r2, r3
 80019a4:	68bb      	ldr	r3, [r7, #8]
 80019a6:	401a      	ands	r2, r3
 80019a8:	697b      	ldr	r3, [r7, #20]
 80019aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019ac:	f04f 31ff 	mov.w	r1, #4294967295
 80019b0:	697b      	ldr	r3, [r7, #20]
 80019b2:	fa01 f303 	lsl.w	r3, r1, r3
 80019b6:	43d9      	mvns	r1, r3
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019bc:	4313      	orrs	r3, r2
         );
}
 80019be:	4618      	mov	r0, r3
 80019c0:	3724      	adds	r7, #36	@ 0x24
 80019c2:	46bd      	mov	sp, r7
 80019c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c8:	4770      	bx	lr

080019ca <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019ca:	b580      	push	{r7, lr}
 80019cc:	b082      	sub	sp, #8
 80019ce:	af00      	add	r7, sp, #0
 80019d0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80019d2:	6878      	ldr	r0, [r7, #4]
 80019d4:	f7ff ff28 	bl	8001828 <__NVIC_SetPriorityGrouping>
}
 80019d8:	bf00      	nop
 80019da:	3708      	adds	r7, #8
 80019dc:	46bd      	mov	sp, r7
 80019de:	bd80      	pop	{r7, pc}

080019e0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b086      	sub	sp, #24
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	4603      	mov	r3, r0
 80019e8:	60b9      	str	r1, [r7, #8]
 80019ea:	607a      	str	r2, [r7, #4]
 80019ec:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80019ee:	f7ff ff3f 	bl	8001870 <__NVIC_GetPriorityGrouping>
 80019f2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80019f4:	687a      	ldr	r2, [r7, #4]
 80019f6:	68b9      	ldr	r1, [r7, #8]
 80019f8:	6978      	ldr	r0, [r7, #20]
 80019fa:	f7ff ffb3 	bl	8001964 <NVIC_EncodePriority>
 80019fe:	4602      	mov	r2, r0
 8001a00:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a04:	4611      	mov	r1, r2
 8001a06:	4618      	mov	r0, r3
 8001a08:	f7ff ff82 	bl	8001910 <__NVIC_SetPriority>
}
 8001a0c:	bf00      	nop
 8001a0e:	3718      	adds	r7, #24
 8001a10:	46bd      	mov	sp, r7
 8001a12:	bd80      	pop	{r7, pc}

08001a14 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b082      	sub	sp, #8
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a22:	4618      	mov	r0, r3
 8001a24:	f7ff ff32 	bl	800188c <__NVIC_EnableIRQ>
}
 8001a28:	bf00      	nop
 8001a2a:	3708      	adds	r7, #8
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bd80      	pop	{r7, pc}

08001a30 <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b082      	sub	sp, #8
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	4603      	mov	r3, r0
 8001a38:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8001a3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a3e:	4618      	mov	r0, r3
 8001a40:	f7ff ff42 	bl	80018c8 <__NVIC_DisableIRQ>
}
 8001a44:	bf00      	nop
 8001a46:	3708      	adds	r7, #8
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	bd80      	pop	{r7, pc}

08001a4c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	b083      	sub	sp, #12
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	2b04      	cmp	r3, #4
 8001a58:	d844      	bhi.n	8001ae4 <HAL_SYSTICK_CLKSourceConfig+0x98>
 8001a5a:	a201      	add	r2, pc, #4	@ (adr r2, 8001a60 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8001a5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a60:	08001a83 	.word	0x08001a83
 8001a64:	08001aa1 	.word	0x08001aa1
 8001a68:	08001ac3 	.word	0x08001ac3
 8001a6c:	08001ae5 	.word	0x08001ae5
 8001a70:	08001a75 	.word	0x08001a75
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8001a74:	4b1f      	ldr	r3, [pc, #124]	@ (8001af4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	4a1e      	ldr	r2, [pc, #120]	@ (8001af4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001a7a:	f043 0304 	orr.w	r3, r3, #4
 8001a7e:	6013      	str	r3, [r2, #0]
      break;
 8001a80:	e031      	b.n	8001ae6 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8001a82:	4b1c      	ldr	r3, [pc, #112]	@ (8001af4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	4a1b      	ldr	r2, [pc, #108]	@ (8001af4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001a88:	f023 0304 	bic.w	r3, r3, #4
 8001a8c:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 8001a8e:	4b1a      	ldr	r3, [pc, #104]	@ (8001af8 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001a90:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a94:	4a18      	ldr	r2, [pc, #96]	@ (8001af8 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001a96:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8001a9a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8001a9e:	e022      	b.n	8001ae6 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8001aa0:	4b14      	ldr	r3, [pc, #80]	@ (8001af4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	4a13      	ldr	r2, [pc, #76]	@ (8001af4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001aa6:	f023 0304 	bic.w	r3, r3, #4
 8001aaa:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 8001aac:	4b12      	ldr	r3, [pc, #72]	@ (8001af8 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001aae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ab2:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8001ab6:	4a10      	ldr	r2, [pc, #64]	@ (8001af8 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001ab8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001abc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8001ac0:	e011      	b.n	8001ae6 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8001ac2:	4b0c      	ldr	r3, [pc, #48]	@ (8001af4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	4a0b      	ldr	r2, [pc, #44]	@ (8001af4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001ac8:	f023 0304 	bic.w	r3, r3, #4
 8001acc:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 8001ace:	4b0a      	ldr	r3, [pc, #40]	@ (8001af8 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001ad0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ad4:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8001ad8:	4a07      	ldr	r2, [pc, #28]	@ (8001af8 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001ada:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001ade:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8001ae2:	e000      	b.n	8001ae6 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8001ae4:	bf00      	nop
  }
}
 8001ae6:	bf00      	nop
 8001ae8:	370c      	adds	r7, #12
 8001aea:	46bd      	mov	sp, r7
 8001aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af0:	4770      	bx	lr
 8001af2:	bf00      	nop
 8001af4:	e000e010 	.word	0xe000e010
 8001af8:	46020c00 	.word	0x46020c00

08001afc <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b082      	sub	sp, #8
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d101      	bne.n	8001b0e <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8001b0a:	2301      	movs	r3, #1
 8001b0c:	e034      	b.n	8001b78 <HAL_DAC_Init+0x7c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	791b      	ldrb	r3, [r3, #4]
 8001b12:	b2db      	uxtb	r3, r3
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d125      	bne.n	8001b64 <HAL_DAC_Init+0x68>
  {
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the DAC Callback settings */
    hdac->ConvCpltCallbackCh1           = HAL_DAC_ConvCpltCallbackCh1;
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	4a19      	ldr	r2, [pc, #100]	@ (8001b80 <HAL_DAC_Init+0x84>)
 8001b1c:	615a      	str	r2, [r3, #20]
    hdac->ConvHalfCpltCallbackCh1       = HAL_DAC_ConvHalfCpltCallbackCh1;
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	4a18      	ldr	r2, [pc, #96]	@ (8001b84 <HAL_DAC_Init+0x88>)
 8001b22:	619a      	str	r2, [r3, #24]
    hdac->ErrorCallbackCh1              = HAL_DAC_ErrorCallbackCh1;
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	4a18      	ldr	r2, [pc, #96]	@ (8001b88 <HAL_DAC_Init+0x8c>)
 8001b28:	61da      	str	r2, [r3, #28]
    hdac->DMAUnderrunCallbackCh1        = HAL_DAC_DMAUnderrunCallbackCh1;
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	4a17      	ldr	r2, [pc, #92]	@ (8001b8c <HAL_DAC_Init+0x90>)
 8001b2e:	621a      	str	r2, [r3, #32]

    hdac->ConvCpltCallbackCh2           = HAL_DACEx_ConvCpltCallbackCh2;
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	4a17      	ldr	r2, [pc, #92]	@ (8001b90 <HAL_DAC_Init+0x94>)
 8001b34:	625a      	str	r2, [r3, #36]	@ 0x24
    hdac->ConvHalfCpltCallbackCh2       = HAL_DACEx_ConvHalfCpltCallbackCh2;
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	4a16      	ldr	r2, [pc, #88]	@ (8001b94 <HAL_DAC_Init+0x98>)
 8001b3a:	629a      	str	r2, [r3, #40]	@ 0x28
    hdac->ErrorCallbackCh2              = HAL_DACEx_ErrorCallbackCh2;
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	4a16      	ldr	r2, [pc, #88]	@ (8001b98 <HAL_DAC_Init+0x9c>)
 8001b40:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdac->DMAUnderrunCallbackCh2        = HAL_DACEx_DMAUnderrunCallbackCh2;
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	4a15      	ldr	r2, [pc, #84]	@ (8001b9c <HAL_DAC_Init+0xa0>)
 8001b46:	631a      	str	r2, [r3, #48]	@ 0x30

    if (hdac->MspInitCallback == NULL)
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d102      	bne.n	8001b56 <HAL_DAC_Init+0x5a>
    {
      hdac->MspInitCallback             = HAL_DAC_MspInit;
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	4a13      	ldr	r2, [pc, #76]	@ (8001ba0 <HAL_DAC_Init+0xa4>)
 8001b54:	635a      	str	r2, [r3, #52]	@ 0x34
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	2200      	movs	r2, #0
 8001b5a:	715a      	strb	r2, [r3, #5]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001b60:	6878      	ldr	r0, [r7, #4]
 8001b62:	4798      	blx	r3
    HAL_DAC_MspInit(hdac);
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	2202      	movs	r2, #2
 8001b68:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	2201      	movs	r2, #1
 8001b74:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8001b76:	2300      	movs	r3, #0
}
 8001b78:	4618      	mov	r0, r3
 8001b7a:	3708      	adds	r7, #8
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	bd80      	pop	{r7, pc}
 8001b80:	080020b3 	.word	0x080020b3
 8001b84:	080020c7 	.word	0x080020c7
 8001b88:	080020db 	.word	0x080020db
 8001b8c:	080020ef 	.word	0x080020ef
 8001b90:	080024b7 	.word	0x080024b7
 8001b94:	080024cb 	.word	0x080024cb
 8001b98:	080024df 	.word	0x080024df
 8001b9c:	080024f3 	.word	0x080024f3
 8001ba0:	08000d8d 	.word	0x08000d8d

08001ba4 <HAL_DAC_DeInit>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_DeInit(DAC_HandleTypeDef *hdac)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b082      	sub	sp, #8
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d101      	bne.n	8001bb6 <HAL_DAC_DeInit+0x12>
  {
    return HAL_ERROR;
 8001bb2:	2301      	movs	r3, #1
 8001bb4:	e017      	b.n	8001be6 <HAL_DAC_DeInit+0x42>

  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	2202      	movs	r2, #2
 8001bba:	711a      	strb	r2, [r3, #4]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  if (hdac->MspDeInitCallback == NULL)
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d102      	bne.n	8001bca <HAL_DAC_DeInit+0x26>
  {
    hdac->MspDeInitCallback = HAL_DAC_MspDeInit;
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	4a0a      	ldr	r2, [pc, #40]	@ (8001bf0 <HAL_DAC_DeInit+0x4c>)
 8001bc8:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* DeInit the low level hardware */
  hdac->MspDeInitCallback(hdac);
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001bce:	6878      	ldr	r0, [r7, #4]
 8001bd0:	4798      	blx	r3
  /* DeInit the low level hardware */
  HAL_DAC_MspDeInit(hdac);
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	611a      	str	r2, [r3, #16]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_RESET;
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	2200      	movs	r2, #0
 8001bdc:	711a      	strb	r2, [r3, #4]

  /* Release Lock */
  __HAL_UNLOCK(hdac);
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	2200      	movs	r2, #0
 8001be2:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001be4:	2300      	movs	r3, #0
}
 8001be6:	4618      	mov	r0, r3
 8001be8:	3708      	adds	r7, #8
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bd80      	pop	{r7, pc}
 8001bee:	bf00      	nop
 8001bf0:	08000e6d 	.word	0x08000e6d

08001bf4 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, const uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b0a4      	sub	sp, #144	@ 0x90
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	60f8      	str	r0, [r7, #12]
 8001bfc:	60b9      	str	r1, [r7, #8]
 8001bfe:	607a      	str	r2, [r7, #4]
 8001c00:	603b      	str	r3, [r7, #0]
  uint32_t LengthInBytes;
  DMA_NodeConfTypeDef node_conf;
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d101      	bne.n	8001c0c <HAL_DAC_Start_DMA+0x18>
  {
    return HAL_ERROR;
 8001c08:	2301      	movs	r3, #1
 8001c0a:	e1a4      	b.n	8001f56 <HAL_DAC_Start_DMA+0x362>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	795b      	ldrb	r3, [r3, #5]
 8001c10:	2b01      	cmp	r3, #1
 8001c12:	d101      	bne.n	8001c18 <HAL_DAC_Start_DMA+0x24>
 8001c14:	2302      	movs	r3, #2
 8001c16:	e19e      	b.n	8001f56 <HAL_DAC_Start_DMA+0x362>
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	2201      	movs	r2, #1
 8001c1c:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	2202      	movs	r2, #2
 8001c22:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8001c24:	68bb      	ldr	r3, [r7, #8]
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d12e      	bne.n	8001c88 <HAL_DAC_Start_DMA+0x94>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	689b      	ldr	r3, [r3, #8]
 8001c2e:	4a8b      	ldr	r2, [pc, #556]	@ (8001e5c <HAL_DAC_Start_DMA+0x268>)
 8001c30:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	689b      	ldr	r3, [r3, #8]
 8001c36:	4a8a      	ldr	r2, [pc, #552]	@ (8001e60 <HAL_DAC_Start_DMA+0x26c>)
 8001c38:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	689b      	ldr	r3, [r3, #8]
 8001c3e:	4a89      	ldr	r2, [pc, #548]	@ (8001e64 <HAL_DAC_Start_DMA+0x270>)
 8001c40:	669a      	str	r2, [r3, #104]	@ 0x68

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	681a      	ldr	r2, [r3, #0]
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8001c50:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8001c52:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d004      	beq.n	8001c64 <HAL_DAC_Start_DMA+0x70>
 8001c5a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001c5e:	2b04      	cmp	r3, #4
 8001c60:	d006      	beq.n	8001c70 <HAL_DAC_Start_DMA+0x7c>
 8001c62:	e00b      	b.n	8001c7c <HAL_DAC_Start_DMA+0x88>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	3308      	adds	r3, #8
 8001c6a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
        break;
 8001c6e:	e03a      	b.n	8001ce6 <HAL_DAC_Start_DMA+0xf2>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	330c      	adds	r3, #12
 8001c76:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
        break;
 8001c7a:	e034      	b.n	8001ce6 <HAL_DAC_Start_DMA+0xf2>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	3310      	adds	r3, #16
 8001c82:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
        break;
 8001c86:	e02e      	b.n	8001ce6 <HAL_DAC_Start_DMA+0xf2>
  }

  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	68db      	ldr	r3, [r3, #12]
 8001c8c:	4a76      	ldr	r2, [pc, #472]	@ (8001e68 <HAL_DAC_Start_DMA+0x274>)
 8001c8e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	68db      	ldr	r3, [r3, #12]
 8001c94:	4a75      	ldr	r2, [pc, #468]	@ (8001e6c <HAL_DAC_Start_DMA+0x278>)
 8001c96:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	68db      	ldr	r3, [r3, #12]
 8001c9c:	4a74      	ldr	r2, [pc, #464]	@ (8001e70 <HAL_DAC_Start_DMA+0x27c>)
 8001c9e:	669a      	str	r2, [r3, #104]	@ 0x68

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	681a      	ldr	r2, [r3, #0]
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8001cae:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8001cb0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d004      	beq.n	8001cc2 <HAL_DAC_Start_DMA+0xce>
 8001cb8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001cbc:	2b04      	cmp	r3, #4
 8001cbe:	d006      	beq.n	8001cce <HAL_DAC_Start_DMA+0xda>
 8001cc0:	e00b      	b.n	8001cda <HAL_DAC_Start_DMA+0xe6>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	3314      	adds	r3, #20
 8001cc8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
        break;
 8001ccc:	e00b      	b.n	8001ce6 <HAL_DAC_Start_DMA+0xf2>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	3318      	adds	r3, #24
 8001cd4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
        break;
 8001cd8:	e005      	b.n	8001ce6 <HAL_DAC_Start_DMA+0xf2>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	331c      	adds	r3, #28
 8001ce0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
        break;
 8001ce4:	bf00      	nop
    }
  }

  if (Channel == DAC_CHANNEL_1)
 8001ce6:	68bb      	ldr	r3, [r7, #8]
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d17e      	bne.n	8001dea <HAL_DAC_Start_DMA+0x1f6>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	681a      	ldr	r2, [r3, #0]
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001cfa:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    /* Check linkedlist mode */
    if ((hdac->DMA_Handle1->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	689b      	ldr	r3, [r3, #8]
 8001d00:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001d02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d04b      	beq.n	8001da2 <HAL_DAC_Start_DMA+0x1ae>
    {
      if ((hdac->DMA_Handle1->LinkedListQueue != NULL) && (hdac->DMA_Handle1->LinkedListQueue->Head != NULL))
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	689b      	ldr	r3, [r3, #8]
 8001d0e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d044      	beq.n	8001d9e <HAL_DAC_Start_DMA+0x1aa>
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	689b      	ldr	r3, [r3, #8]
 8001d18:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d03e      	beq.n	8001d9e <HAL_DAC_Start_DMA+0x1aa>
      {
        /* Length should be converted to number of bytes */
        if (HAL_DMAEx_List_GetNodeConfig(&node_conf, hdac->DMA_Handle1->LinkedListQueue->Head) != HAL_OK)
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	689b      	ldr	r3, [r3, #8]
 8001d24:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001d26:	681a      	ldr	r2, [r3, #0]
 8001d28:	f107 0318 	add.w	r3, r7, #24
 8001d2c:	4611      	mov	r1, r2
 8001d2e:	4618      	mov	r0, r3
 8001d30:	f001 fa74 	bl	800321c <HAL_DMAEx_List_GetNodeConfig>
 8001d34:	4603      	mov	r3, r0
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d001      	beq.n	8001d3e <HAL_DAC_Start_DMA+0x14a>
        {
          return HAL_ERROR;
 8001d3a:	2301      	movs	r3, #1
 8001d3c:	e10b      	b.n	8001f56 <HAL_DAC_Start_DMA+0x362>
        }

        /* Length should be converted to number of bytes */
        if (node_conf.Init.SrcDataWidth == DMA_SRC_DATAWIDTH_WORD)
 8001d3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d40:	2b02      	cmp	r3, #2
 8001d42:	d104      	bne.n	8001d4e <HAL_DAC_Start_DMA+0x15a>
        {
          /* Word -> Bytes */
          LengthInBytes = Length * 4U;
 8001d44:	683b      	ldr	r3, [r7, #0]
 8001d46:	009b      	lsls	r3, r3, #2
 8001d48:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8001d4c:	e00a      	b.n	8001d64 <HAL_DAC_Start_DMA+0x170>
        }
        else if (node_conf.Init.SrcDataWidth == DMA_SRC_DATAWIDTH_HALFWORD)
 8001d4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d50:	2b01      	cmp	r3, #1
 8001d52:	d104      	bne.n	8001d5e <HAL_DAC_Start_DMA+0x16a>
        {
          /* Halfword -> Bytes */
          LengthInBytes = Length * 2U;
 8001d54:	683b      	ldr	r3, [r7, #0]
 8001d56:	005b      	lsls	r3, r3, #1
 8001d58:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8001d5c:	e002      	b.n	8001d64 <HAL_DAC_Start_DMA+0x170>
        }
        else /* Bytes */
        {
          /* Same size already expressed in Bytes */
          LengthInBytes = Length;
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
        }

        /* Set DMA data size */
        hdac->DMA_Handle1->LinkedListQueue->Head->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] = LengthInBytes;
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	689b      	ldr	r3, [r3, #8]
 8001d68:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8001d70:	609a      	str	r2, [r3, #8]

        /* Set DMA source address */
        hdac->DMA_Handle1->LinkedListQueue->Head->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] = (uint32_t)pData;
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	689b      	ldr	r3, [r3, #8]
 8001d76:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	687a      	ldr	r2, [r7, #4]
 8001d7c:	60da      	str	r2, [r3, #12]

        /* Set DMA destination address */
        hdac->DMA_Handle1->LinkedListQueue->Head->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = tmpreg;
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	689b      	ldr	r3, [r3, #8]
 8001d82:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8001d8a:	611a      	str	r2, [r3, #16]

        /* Enable the DMA channel */
        status = HAL_DMAEx_List_Start_IT(hdac->DMA_Handle1);
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	689b      	ldr	r3, [r3, #8]
 8001d90:	4618      	mov	r0, r3
 8001d92:	f001 f999 	bl	80030c8 <HAL_DMAEx_List_Start_IT>
 8001d96:	4603      	mov	r3, r0
 8001d98:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
 8001d9c:	e0af      	b.n	8001efe <HAL_DAC_Start_DMA+0x30a>
      }
      else
      {
        /* Return error status */
        return HAL_ERROR;
 8001d9e:	2301      	movs	r3, #1
 8001da0:	e0d9      	b.n	8001f56 <HAL_DAC_Start_DMA+0x362>
      }
    }
    else
    {
      /* Length should be converted to number of bytes */
      if (hdac->DMA_Handle1->Init.SrcDataWidth == DMA_SRC_DATAWIDTH_WORD)
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	689b      	ldr	r3, [r3, #8]
 8001da6:	699b      	ldr	r3, [r3, #24]
 8001da8:	2b02      	cmp	r3, #2
 8001daa:	d104      	bne.n	8001db6 <HAL_DAC_Start_DMA+0x1c2>
      {
        /* Word -> Bytes */
        LengthInBytes = Length * 4U;
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	009b      	lsls	r3, r3, #2
 8001db0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8001db4:	e00c      	b.n	8001dd0 <HAL_DAC_Start_DMA+0x1dc>
      }
      else if (hdac->DMA_Handle1->Init.SrcDataWidth == DMA_SRC_DATAWIDTH_HALFWORD)
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	689b      	ldr	r3, [r3, #8]
 8001dba:	699b      	ldr	r3, [r3, #24]
 8001dbc:	2b01      	cmp	r3, #1
 8001dbe:	d104      	bne.n	8001dca <HAL_DAC_Start_DMA+0x1d6>
      {
        /* Halfword -> Bytes */
        LengthInBytes = Length * 2U;
 8001dc0:	683b      	ldr	r3, [r7, #0]
 8001dc2:	005b      	lsls	r3, r3, #1
 8001dc4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8001dc8:	e002      	b.n	8001dd0 <HAL_DAC_Start_DMA+0x1dc>
      }
      else /* Bytes */
      {
        /* Same size already expressed in Bytes */
        LengthInBytes = Length;
 8001dca:	683b      	ldr	r3, [r7, #0]
 8001dcc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
      }

      /* Enable the DMA channel */
      status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, LengthInBytes);
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	6898      	ldr	r0, [r3, #8]
 8001dd4:	6879      	ldr	r1, [r7, #4]
 8001dd6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001dda:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8001dde:	f000 fd34 	bl	800284a <HAL_DMA_Start_IT>
 8001de2:	4603      	mov	r3, r0
 8001de4:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
 8001de8:	e089      	b.n	8001efe <HAL_DAC_Start_DMA+0x30a>
  }

  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	681a      	ldr	r2, [r3, #0]
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8001df8:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    /* Check linkedlist mode */
    if ((hdac->DMA_Handle2->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	68db      	ldr	r3, [r3, #12]
 8001dfe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001e00:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d057      	beq.n	8001eb8 <HAL_DAC_Start_DMA+0x2c4>
    {
      if ((hdac->DMA_Handle2->LinkedListQueue != NULL) && (hdac->DMA_Handle2->LinkedListQueue->Head != NULL))
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	68db      	ldr	r3, [r3, #12]
 8001e0c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d050      	beq.n	8001eb4 <HAL_DAC_Start_DMA+0x2c0>
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	68db      	ldr	r3, [r3, #12]
 8001e16:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d04a      	beq.n	8001eb4 <HAL_DAC_Start_DMA+0x2c0>
      {
        /* Length should be converted to number of bytes */
        if (HAL_DMAEx_List_GetNodeConfig(&node_conf, hdac->DMA_Handle2->LinkedListQueue->Head) != HAL_OK)
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	68db      	ldr	r3, [r3, #12]
 8001e22:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001e24:	681a      	ldr	r2, [r3, #0]
 8001e26:	f107 0318 	add.w	r3, r7, #24
 8001e2a:	4611      	mov	r1, r2
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	f001 f9f5 	bl	800321c <HAL_DMAEx_List_GetNodeConfig>
 8001e32:	4603      	mov	r3, r0
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d001      	beq.n	8001e3c <HAL_DAC_Start_DMA+0x248>
        {
          return HAL_ERROR;
 8001e38:	2301      	movs	r3, #1
 8001e3a:	e08c      	b.n	8001f56 <HAL_DAC_Start_DMA+0x362>
        }

        /* Length should be converted to number of bytes */
        if (node_conf.Init.SrcDataWidth == DMA_SRC_DATAWIDTH_WORD)
 8001e3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001e3e:	2b02      	cmp	r3, #2
 8001e40:	d104      	bne.n	8001e4c <HAL_DAC_Start_DMA+0x258>
        {
          /* Word -> Bytes */
          LengthInBytes = Length * 4U;
 8001e42:	683b      	ldr	r3, [r7, #0]
 8001e44:	009b      	lsls	r3, r3, #2
 8001e46:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8001e4a:	e016      	b.n	8001e7a <HAL_DAC_Start_DMA+0x286>
        }
        else if (node_conf.Init.SrcDataWidth == DMA_SRC_DATAWIDTH_HALFWORD)
 8001e4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001e4e:	2b01      	cmp	r3, #1
 8001e50:	d110      	bne.n	8001e74 <HAL_DAC_Start_DMA+0x280>
        {
          /* Halfword -> Bytes */
          LengthInBytes = Length * 2U;
 8001e52:	683b      	ldr	r3, [r7, #0]
 8001e54:	005b      	lsls	r3, r3, #1
 8001e56:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8001e5a:	e00e      	b.n	8001e7a <HAL_DAC_Start_DMA+0x286>
 8001e5c:	08002445 	.word	0x08002445
 8001e60:	08002469 	.word	0x08002469
 8001e64:	08002487 	.word	0x08002487
 8001e68:	080027d9 	.word	0x080027d9
 8001e6c:	080027fd 	.word	0x080027fd
 8001e70:	0800281b 	.word	0x0800281b
        }
        else /* Bytes */
        {
          /* Same size already expressed in Bytes */
          LengthInBytes = Length;
 8001e74:	683b      	ldr	r3, [r7, #0]
 8001e76:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
        }

        /* Set DMA data size */
        hdac->DMA_Handle2->LinkedListQueue->Head->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] = LengthInBytes;
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	68db      	ldr	r3, [r3, #12]
 8001e7e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8001e86:	609a      	str	r2, [r3, #8]

        /* Set DMA source address */
        hdac->DMA_Handle2->LinkedListQueue->Head->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] = (uint32_t)pData;
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	68db      	ldr	r3, [r3, #12]
 8001e8c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	687a      	ldr	r2, [r7, #4]
 8001e92:	60da      	str	r2, [r3, #12]

        /* Set DMA destination address */
        hdac->DMA_Handle2->LinkedListQueue->Head->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = tmpreg;
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	68db      	ldr	r3, [r3, #12]
 8001e98:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8001ea0:	611a      	str	r2, [r3, #16]

        /* Enable the DMA channel */
        status = HAL_DMAEx_List_Start_IT(hdac->DMA_Handle2);
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	68db      	ldr	r3, [r3, #12]
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	f001 f90e 	bl	80030c8 <HAL_DMAEx_List_Start_IT>
 8001eac:	4603      	mov	r3, r0
 8001eae:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
 8001eb2:	e024      	b.n	8001efe <HAL_DAC_Start_DMA+0x30a>
      }
      else
      {
        /* Return error status */
        return HAL_ERROR;
 8001eb4:	2301      	movs	r3, #1
 8001eb6:	e04e      	b.n	8001f56 <HAL_DAC_Start_DMA+0x362>
      }
    }
    else
    {
      /* Length should be converted to number of bytes */
      if (hdac->DMA_Handle2->Init.SrcDataWidth == DMA_SRC_DATAWIDTH_WORD)
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	68db      	ldr	r3, [r3, #12]
 8001ebc:	699b      	ldr	r3, [r3, #24]
 8001ebe:	2b02      	cmp	r3, #2
 8001ec0:	d104      	bne.n	8001ecc <HAL_DAC_Start_DMA+0x2d8>
      {
        /* Word -> Bytes */
        LengthInBytes = Length * 4U;
 8001ec2:	683b      	ldr	r3, [r7, #0]
 8001ec4:	009b      	lsls	r3, r3, #2
 8001ec6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8001eca:	e00c      	b.n	8001ee6 <HAL_DAC_Start_DMA+0x2f2>
      }
      else if (hdac->DMA_Handle2->Init.SrcDataWidth == DMA_SRC_DATAWIDTH_HALFWORD)
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	68db      	ldr	r3, [r3, #12]
 8001ed0:	699b      	ldr	r3, [r3, #24]
 8001ed2:	2b01      	cmp	r3, #1
 8001ed4:	d104      	bne.n	8001ee0 <HAL_DAC_Start_DMA+0x2ec>
      {
        /* Halfword -> Bytes */
        LengthInBytes = Length * 2U;
 8001ed6:	683b      	ldr	r3, [r7, #0]
 8001ed8:	005b      	lsls	r3, r3, #1
 8001eda:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8001ede:	e002      	b.n	8001ee6 <HAL_DAC_Start_DMA+0x2f2>
      }
      else /* Bytes */
      {
        /* Same size already expressed in Bytes */
        LengthInBytes = Length;
 8001ee0:	683b      	ldr	r3, [r7, #0]
 8001ee2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
      }

      /* Enable the DMA channel */
      status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, LengthInBytes);
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	68d8      	ldr	r0, [r3, #12]
 8001eea:	6879      	ldr	r1, [r7, #4]
 8001eec:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001ef0:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8001ef4:	f000 fca9 	bl	800284a <HAL_DMA_Start_IT>
 8001ef8:	4603      	mov	r3, r0
 8001efa:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
    }
  }


  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	2200      	movs	r2, #0
 8001f02:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8001f04:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d11c      	bne.n	8001f46 <HAL_DAC_Start_DMA+0x352>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	6819      	ldr	r1, [r3, #0]
 8001f12:	68bb      	ldr	r3, [r7, #8]
 8001f14:	f003 0310 	and.w	r3, r3, #16
 8001f18:	2201      	movs	r2, #1
 8001f1a:	409a      	lsls	r2, r3
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	430a      	orrs	r2, r1
 8001f22:	601a      	str	r2, [r3, #0]
    /* Ensure minimum wait before using peripheral after enabling it */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001f24:	4b0e      	ldr	r3, [pc, #56]	@ (8001f60 <HAL_DAC_Start_DMA+0x36c>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	099b      	lsrs	r3, r3, #6
 8001f2a:	4a0e      	ldr	r2, [pc, #56]	@ (8001f64 <HAL_DAC_Start_DMA+0x370>)
 8001f2c:	fba2 2303 	umull	r2, r3, r2, r3
 8001f30:	099b      	lsrs	r3, r3, #6
 8001f32:	3301      	adds	r3, #1
 8001f34:	617b      	str	r3, [r7, #20]
    while (wait_loop_index != 0UL)
 8001f36:	e002      	b.n	8001f3e <HAL_DAC_Start_DMA+0x34a>
    {
      wait_loop_index--;
 8001f38:	697b      	ldr	r3, [r7, #20]
 8001f3a:	3b01      	subs	r3, #1
 8001f3c:	617b      	str	r3, [r7, #20]
    while (wait_loop_index != 0UL)
 8001f3e:	697b      	ldr	r3, [r7, #20]
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d1f9      	bne.n	8001f38 <HAL_DAC_Start_DMA+0x344>
 8001f44:	e005      	b.n	8001f52 <HAL_DAC_Start_DMA+0x35e>
    }
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	691b      	ldr	r3, [r3, #16]
 8001f4a:	f043 0204 	orr.w	r2, r3, #4
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8001f52:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
}
 8001f56:	4618      	mov	r0, r3
 8001f58:	3790      	adds	r7, #144	@ 0x90
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bd80      	pop	{r7, pc}
 8001f5e:	bf00      	nop
 8001f60:	20000080 	.word	0x20000080
 8001f64:	053e2d63 	.word	0x053e2d63

08001f68 <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b082      	sub	sp, #8
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
 8001f70:	6039      	str	r1, [r7, #0]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d101      	bne.n	8001f7c <HAL_DAC_Stop_DMA+0x14>
  {
    return HAL_ERROR;
 8001f78:	2301      	movs	r3, #1
 8001f7a:	e03e      	b.n	8001ffa <HAL_DAC_Stop_DMA+0x92>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	6819      	ldr	r1, [r3, #0]
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	f003 0310 	and.w	r3, r3, #16
 8001f88:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001f8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f90:	43da      	mvns	r2, r3
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	400a      	ands	r2, r1
 8001f98:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	6819      	ldr	r1, [r3, #0]
 8001fa0:	683b      	ldr	r3, [r7, #0]
 8001fa2:	f003 0310 	and.w	r3, r3, #16
 8001fa6:	2201      	movs	r2, #1
 8001fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fac:	43da      	mvns	r2, r3
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	400a      	ands	r2, r1
 8001fb4:	601a      	str	r2, [r3, #0]

  /* Disable the DMA channel */

  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 8001fb6:	683b      	ldr	r3, [r7, #0]
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d10d      	bne.n	8001fd8 <HAL_DAC_Stop_DMA+0x70>
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	689b      	ldr	r3, [r3, #8]
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	f000 fca2 	bl	800290a <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	681a      	ldr	r2, [r3, #0]
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001fd4:	601a      	str	r2, [r3, #0]
 8001fd6:	e00c      	b.n	8001ff2 <HAL_DAC_Stop_DMA+0x8a>
  }

  else /* Channel2 is used for */
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle2);
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	68db      	ldr	r3, [r3, #12]
 8001fdc:	4618      	mov	r0, r3
 8001fde:	f000 fc94 	bl	800290a <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	681a      	ldr	r2, [r3, #0]
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
 8001ff0:	601a      	str	r2, [r3, #0]
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	2201      	movs	r2, #1
 8001ff6:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8001ff8:	2300      	movs	r3, #0
}
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	3708      	adds	r7, #8
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bd80      	pop	{r7, pc}

08002002 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 8002002:	b580      	push	{r7, lr}
 8002004:	b084      	sub	sp, #16
 8002006:	af00      	add	r7, sp, #0
 8002008:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hdac->Instance->CR;
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = hdac->Instance->SR;
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002018:	60bb      	str	r3, [r7, #8]

  if ((itsource & DAC_IT_DMAUDR1) == DAC_IT_DMAUDR1)
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002020:	2b00      	cmp	r3, #0
 8002022:	d01e      	beq.n	8002062 <HAL_DAC_IRQHandler+0x60>
  {
    /* Check underrun flag of DAC channel 1 */
    if ((itflag & DAC_FLAG_DMAUDR1) == DAC_FLAG_DMAUDR1)
 8002024:	68bb      	ldr	r3, [r7, #8]
 8002026:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800202a:	2b00      	cmp	r3, #0
 800202c:	d019      	beq.n	8002062 <HAL_DAC_IRQHandler+0x60>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	2204      	movs	r2, #4
 8002032:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	691b      	ldr	r3, [r3, #16]
 8002038:	f043 0201 	orr.w	r2, r3, #1
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002048:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel1 DMA request */
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN1);
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	681a      	ldr	r2, [r3, #0]
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002058:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	6a1b      	ldr	r3, [r3, #32]
 800205e:	6878      	ldr	r0, [r7, #4]
 8002060:	4798      	blx	r3
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }


  if ((itsource & DAC_IT_DMAUDR2) == DAC_IT_DMAUDR2)
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002068:	2b00      	cmp	r3, #0
 800206a:	d01e      	beq.n	80020aa <HAL_DAC_IRQHandler+0xa8>
  {
    /* Check underrun flag of DAC channel 2 */
    if ((itflag & DAC_FLAG_DMAUDR2) == DAC_FLAG_DMAUDR2)
 800206c:	68bb      	ldr	r3, [r7, #8]
 800206e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002072:	2b00      	cmp	r3, #0
 8002074:	d019      	beq.n	80020aa <HAL_DAC_IRQHandler+0xa8>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	2204      	movs	r2, #4
 800207a:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	691b      	ldr	r3, [r3, #16]
 8002080:	f043 0202 	orr.w	r2, r3, #2
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8002090:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel2 DMA request */
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN2);
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	681a      	ldr	r2, [r3, #0]
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 80020a0:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020a6:	6878      	ldr	r0, [r7, #4]
 80020a8:	4798      	blx	r3
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }

}
 80020aa:	bf00      	nop
 80020ac:	3710      	adds	r7, #16
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bd80      	pop	{r7, pc}

080020b2 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80020b2:	b480      	push	{r7}
 80020b4:	b083      	sub	sp, #12
 80020b6:	af00      	add	r7, sp, #0
 80020b8:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 80020ba:	bf00      	nop
 80020bc:	370c      	adds	r7, #12
 80020be:	46bd      	mov	sp, r7
 80020c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c4:	4770      	bx	lr

080020c6 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80020c6:	b480      	push	{r7}
 80020c8:	b083      	sub	sp, #12
 80020ca:	af00      	add	r7, sp, #0
 80020cc:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 80020ce:	bf00      	nop
 80020d0:	370c      	adds	r7, #12
 80020d2:	46bd      	mov	sp, r7
 80020d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d8:	4770      	bx	lr

080020da <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80020da:	b480      	push	{r7}
 80020dc:	b083      	sub	sp, #12
 80020de:	af00      	add	r7, sp, #0
 80020e0:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 80020e2:	bf00      	nop
 80020e4:	370c      	adds	r7, #12
 80020e6:	46bd      	mov	sp, r7
 80020e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ec:	4770      	bx	lr

080020ee <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80020ee:	b480      	push	{r7}
 80020f0:	b083      	sub	sp, #12
 80020f2:	af00      	add	r7, sp, #0
 80020f4:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 80020f6:	bf00      	nop
 80020f8:	370c      	adds	r7, #12
 80020fa:	46bd      	mov	sp, r7
 80020fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002100:	4770      	bx	lr
	...

08002104 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b08a      	sub	sp, #40	@ 0x28
 8002108:	af00      	add	r7, sp, #0
 800210a:	60f8      	str	r0, [r7, #12]
 800210c:	60b9      	str	r1, [r7, #8]
 800210e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002110:	2300      	movs	r3, #0
 8002112:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	2b00      	cmp	r3, #0
 8002118:	d002      	beq.n	8002120 <HAL_DAC_ConfigChannel+0x1c>
 800211a:	68bb      	ldr	r3, [r7, #8]
 800211c:	2b00      	cmp	r3, #0
 800211e:	d101      	bne.n	8002124 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8002120:	2301      	movs	r3, #1
 8002122:	e187      	b.n	8002434 <HAL_DAC_ConfigChannel+0x330>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8002124:	68bb      	ldr	r3, [r7, #8]
 8002126:	68db      	ldr	r3, [r3, #12]
 8002128:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	795b      	ldrb	r3, [r3, #5]
 800212e:	2b01      	cmp	r3, #1
 8002130:	d101      	bne.n	8002136 <HAL_DAC_ConfigChannel+0x32>
 8002132:	2302      	movs	r3, #2
 8002134:	e17e      	b.n	8002434 <HAL_DAC_ConfigChannel+0x330>
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	2201      	movs	r2, #1
 800213a:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	2202      	movs	r2, #2
 8002140:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8002142:	68bb      	ldr	r3, [r7, #8]
 8002144:	68db      	ldr	r3, [r3, #12]
 8002146:	2b04      	cmp	r3, #4
 8002148:	d17a      	bne.n	8002240 <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 800214a:	f7ff fb3d 	bl	80017c8 <HAL_GetTick>
 800214e:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	2b00      	cmp	r3, #0
 8002154:	d13d      	bne.n	80021d2 <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002156:	e018      	b.n	800218a <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8002158:	f7ff fb36 	bl	80017c8 <HAL_GetTick>
 800215c:	4602      	mov	r2, r0
 800215e:	69bb      	ldr	r3, [r7, #24]
 8002160:	1ad3      	subs	r3, r2, r3
 8002162:	2b01      	cmp	r3, #1
 8002164:	d911      	bls.n	800218a <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800216c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002170:	2b00      	cmp	r3, #0
 8002172:	d00a      	beq.n	800218a <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	691b      	ldr	r3, [r3, #16]
 8002178:	f043 0208 	orr.w	r2, r3, #8
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	2203      	movs	r2, #3
 8002184:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8002186:	2303      	movs	r3, #3
 8002188:	e154      	b.n	8002434 <HAL_DAC_ConfigChannel+0x330>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002190:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002194:	2b00      	cmp	r3, #0
 8002196:	d1df      	bne.n	8002158 <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	68ba      	ldr	r2, [r7, #8]
 800219e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80021a0:	641a      	str	r2, [r3, #64]	@ 0x40
 80021a2:	e020      	b.n	80021e6 <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80021a4:	f7ff fb10 	bl	80017c8 <HAL_GetTick>
 80021a8:	4602      	mov	r2, r0
 80021aa:	69bb      	ldr	r3, [r7, #24]
 80021ac:	1ad3      	subs	r3, r2, r3
 80021ae:	2b01      	cmp	r3, #1
 80021b0:	d90f      	bls.n	80021d2 <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	da0a      	bge.n	80021d2 <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	691b      	ldr	r3, [r3, #16]
 80021c0:	f043 0208 	orr.w	r2, r3, #8
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	2203      	movs	r2, #3
 80021cc:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80021ce:	2303      	movs	r3, #3
 80021d0:	e130      	b.n	8002434 <HAL_DAC_ConfigChannel+0x330>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80021d8:	2b00      	cmp	r3, #0
 80021da:	dbe3      	blt.n	80021a4 <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	68ba      	ldr	r2, [r7, #8]
 80021e2:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80021e4:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	f003 0310 	and.w	r3, r3, #16
 80021f2:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 80021f6:	fa01 f303 	lsl.w	r3, r1, r3
 80021fa:	43db      	mvns	r3, r3
 80021fc:	ea02 0103 	and.w	r1, r2, r3
 8002200:	68bb      	ldr	r3, [r7, #8]
 8002202:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	f003 0310 	and.w	r3, r3, #16
 800220a:	409a      	lsls	r2, r3
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	430a      	orrs	r2, r1
 8002212:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	f003 0310 	and.w	r3, r3, #16
 8002220:	21ff      	movs	r1, #255	@ 0xff
 8002222:	fa01 f303 	lsl.w	r3, r1, r3
 8002226:	43db      	mvns	r3, r3
 8002228:	ea02 0103 	and.w	r1, r2, r3
 800222c:	68bb      	ldr	r3, [r7, #8]
 800222e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	f003 0310 	and.w	r3, r3, #16
 8002236:	409a      	lsls	r2, r3
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	430a      	orrs	r2, r1
 800223e:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  /* Autonomous mode configuration */
  MODIFY_REG(hdac->Instance->AUTOCR, DAC_AUTOCR_AUTOMODE, sConfig->DAC_AutonomousMode);
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002246:	f423 0180 	bic.w	r1, r3, #4194304	@ 0x400000
 800224a:	68bb      	ldr	r3, [r7, #8]
 800224c:	685a      	ldr	r2, [r3, #4]
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	430a      	orrs	r2, r1
 8002254:	655a      	str	r2, [r3, #84]	@ 0x54

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8002256:	68bb      	ldr	r3, [r7, #8]
 8002258:	69db      	ldr	r3, [r3, #28]
 800225a:	2b01      	cmp	r3, #1
 800225c:	d11d      	bne.n	800229a <HAL_DAC_ConfigChannel+0x196>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002264:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	f003 0310 	and.w	r3, r3, #16
 800226c:	221f      	movs	r2, #31
 800226e:	fa02 f303 	lsl.w	r3, r2, r3
 8002272:	43db      	mvns	r3, r3
 8002274:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002276:	4013      	ands	r3, r2
 8002278:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 800227a:	68bb      	ldr	r3, [r7, #8]
 800227c:	6a1b      	ldr	r3, [r3, #32]
 800227e:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	f003 0310 	and.w	r3, r3, #16
 8002286:	697a      	ldr	r2, [r7, #20]
 8002288:	fa02 f303 	lsl.w	r3, r2, r3
 800228c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800228e:	4313      	orrs	r3, r2
 8002290:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002298:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80022a0:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	f003 0310 	and.w	r3, r3, #16
 80022a8:	2207      	movs	r2, #7
 80022aa:	fa02 f303 	lsl.w	r3, r2, r3
 80022ae:	43db      	mvns	r3, r3
 80022b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80022b2:	4013      	ands	r3, r2
 80022b4:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 80022b6:	68bb      	ldr	r3, [r7, #8]
 80022b8:	699b      	ldr	r3, [r3, #24]
 80022ba:	2b01      	cmp	r3, #1
 80022bc:	d102      	bne.n	80022c4 <HAL_DAC_ConfigChannel+0x1c0>
  {
    connectOnChip = 0x00000000UL;
 80022be:	2300      	movs	r3, #0
 80022c0:	623b      	str	r3, [r7, #32]
 80022c2:	e00f      	b.n	80022e4 <HAL_DAC_ConfigChannel+0x1e0>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 80022c4:	68bb      	ldr	r3, [r7, #8]
 80022c6:	699b      	ldr	r3, [r3, #24]
 80022c8:	2b02      	cmp	r3, #2
 80022ca:	d102      	bne.n	80022d2 <HAL_DAC_ConfigChannel+0x1ce>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 80022cc:	2301      	movs	r3, #1
 80022ce:	623b      	str	r3, [r7, #32]
 80022d0:	e008      	b.n	80022e4 <HAL_DAC_ConfigChannel+0x1e0>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 80022d2:	68bb      	ldr	r3, [r7, #8]
 80022d4:	695b      	ldr	r3, [r3, #20]
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d102      	bne.n	80022e0 <HAL_DAC_ConfigChannel+0x1dc>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 80022da:	2301      	movs	r3, #1
 80022dc:	623b      	str	r3, [r7, #32]
 80022de:	e001      	b.n	80022e4 <HAL_DAC_ConfigChannel+0x1e0>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 80022e0:	2300      	movs	r3, #0
 80022e2:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 80022e4:	68bb      	ldr	r3, [r7, #8]
 80022e6:	68da      	ldr	r2, [r3, #12]
 80022e8:	68bb      	ldr	r3, [r7, #8]
 80022ea:	695b      	ldr	r3, [r3, #20]
 80022ec:	4313      	orrs	r3, r2
 80022ee:	6a3a      	ldr	r2, [r7, #32]
 80022f0:	4313      	orrs	r3, r2
 80022f2:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	f003 0310 	and.w	r3, r3, #16
 80022fa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80022fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002302:	43db      	mvns	r3, r3
 8002304:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002306:	4013      	ands	r3, r2
 8002308:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 800230a:	68bb      	ldr	r3, [r7, #8]
 800230c:	7a1b      	ldrb	r3, [r3, #8]
 800230e:	2b01      	cmp	r3, #1
 8002310:	d102      	bne.n	8002318 <HAL_DAC_ConfigChannel+0x214>
 8002312:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002316:	e000      	b.n	800231a <HAL_DAC_ConfigChannel+0x216>
 8002318:	2300      	movs	r3, #0
 800231a:	697a      	ldr	r2, [r7, #20]
 800231c:	4313      	orrs	r3, r2
 800231e:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	f003 0310 	and.w	r3, r3, #16
 8002326:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800232a:	fa02 f303 	lsl.w	r3, r2, r3
 800232e:	43db      	mvns	r3, r3
 8002330:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002332:	4013      	ands	r3, r2
 8002334:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8002336:	68bb      	ldr	r3, [r7, #8]
 8002338:	7a5b      	ldrb	r3, [r3, #9]
 800233a:	2b01      	cmp	r3, #1
 800233c:	d102      	bne.n	8002344 <HAL_DAC_ConfigChannel+0x240>
 800233e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002342:	e000      	b.n	8002346 <HAL_DAC_ConfigChannel+0x242>
 8002344:	2300      	movs	r3, #0
 8002346:	697a      	ldr	r2, [r7, #20]
 8002348:	4313      	orrs	r3, r2
 800234a:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 800234c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800234e:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8002352:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8002354:	68bb      	ldr	r3, [r7, #8]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	2b02      	cmp	r3, #2
 800235a:	d114      	bne.n	8002386 <HAL_DAC_ConfigChannel+0x282>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 800235c:	f003 fc24 	bl	8005ba8 <HAL_RCC_GetHCLKFreq>
 8002360:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8002362:	693b      	ldr	r3, [r7, #16]
 8002364:	4a35      	ldr	r2, [pc, #212]	@ (800243c <HAL_DAC_ConfigChannel+0x338>)
 8002366:	4293      	cmp	r3, r2
 8002368:	d904      	bls.n	8002374 <HAL_DAC_ConfigChannel+0x270>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 800236a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800236c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002370:	627b      	str	r3, [r7, #36]	@ 0x24
 8002372:	e00f      	b.n	8002394 <HAL_DAC_ConfigChannel+0x290>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8002374:	693b      	ldr	r3, [r7, #16]
 8002376:	4a32      	ldr	r2, [pc, #200]	@ (8002440 <HAL_DAC_ConfigChannel+0x33c>)
 8002378:	4293      	cmp	r3, r2
 800237a:	d90a      	bls.n	8002392 <HAL_DAC_ConfigChannel+0x28e>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 800237c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800237e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002382:	627b      	str	r3, [r7, #36]	@ 0x24
 8002384:	e006      	b.n	8002394 <HAL_DAC_ConfigChannel+0x290>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8002386:	68bb      	ldr	r3, [r7, #8]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800238c:	4313      	orrs	r3, r2
 800238e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002390:	e000      	b.n	8002394 <HAL_DAC_ConfigChannel+0x290>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8002392:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	f003 0310 	and.w	r3, r3, #16
 800239a:	697a      	ldr	r2, [r7, #20]
 800239c:	fa02 f303 	lsl.w	r3, r2, r3
 80023a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80023a2:	4313      	orrs	r3, r2
 80023a4:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80023ac:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	6819      	ldr	r1, [r3, #0]
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	f003 0310 	and.w	r3, r3, #16
 80023ba:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80023be:	fa02 f303 	lsl.w	r3, r2, r3
 80023c2:	43da      	mvns	r2, r3
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	400a      	ands	r2, r1
 80023ca:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	f003 0310 	and.w	r3, r3, #16
 80023da:	f640 72fe 	movw	r2, #4094	@ 0xffe
 80023de:	fa02 f303 	lsl.w	r3, r2, r3
 80023e2:	43db      	mvns	r3, r3
 80023e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80023e6:	4013      	ands	r3, r2
 80023e8:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 80023ea:	68bb      	ldr	r3, [r7, #8]
 80023ec:	691b      	ldr	r3, [r3, #16]
 80023ee:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	f003 0310 	and.w	r3, r3, #16
 80023f6:	697a      	ldr	r2, [r7, #20]
 80023f8:	fa02 f303 	lsl.w	r3, r2, r3
 80023fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80023fe:	4313      	orrs	r3, r2
 8002400:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002408:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	6819      	ldr	r1, [r3, #0]
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	f003 0310 	and.w	r3, r3, #16
 8002416:	22c0      	movs	r2, #192	@ 0xc0
 8002418:	fa02 f303 	lsl.w	r3, r2, r3
 800241c:	43da      	mvns	r2, r3
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	400a      	ands	r2, r1
 8002424:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	2201      	movs	r2, #1
 800242a:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	2200      	movs	r2, #0
 8002430:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8002432:	7ffb      	ldrb	r3, [r7, #31]
}
 8002434:	4618      	mov	r0, r3
 8002436:	3728      	adds	r7, #40	@ 0x28
 8002438:	46bd      	mov	sp, r7
 800243a:	bd80      	pop	{r7, pc}
 800243c:	09896800 	.word	0x09896800
 8002440:	04c4b400 	.word	0x04c4b400

08002444 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b084      	sub	sp, #16
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002450:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	695b      	ldr	r3, [r3, #20]
 8002456:	68f8      	ldr	r0, [r7, #12]
 8002458:	4798      	blx	r3
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	2201      	movs	r2, #1
 800245e:	711a      	strb	r2, [r3, #4]
}
 8002460:	bf00      	nop
 8002462:	3710      	adds	r7, #16
 8002464:	46bd      	mov	sp, r7
 8002466:	bd80      	pop	{r7, pc}

08002468 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	b084      	sub	sp, #16
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002474:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	699b      	ldr	r3, [r3, #24]
 800247a:	68f8      	ldr	r0, [r7, #12]
 800247c:	4798      	blx	r3
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 800247e:	bf00      	nop
 8002480:	3710      	adds	r7, #16
 8002482:	46bd      	mov	sp, r7
 8002484:	bd80      	pop	{r7, pc}

08002486 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8002486:	b580      	push	{r7, lr}
 8002488:	b084      	sub	sp, #16
 800248a:	af00      	add	r7, sp, #0
 800248c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002492:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	691b      	ldr	r3, [r3, #16]
 8002498:	f043 0204 	orr.w	r2, r3, #4
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	69db      	ldr	r3, [r3, #28]
 80024a4:	68f8      	ldr	r0, [r7, #12]
 80024a6:	4798      	blx	r3
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	2201      	movs	r2, #1
 80024ac:	711a      	strb	r2, [r3, #4]
}
 80024ae:	bf00      	nop
 80024b0:	3710      	adds	r7, #16
 80024b2:	46bd      	mov	sp, r7
 80024b4:	bd80      	pop	{r7, pc}

080024b6 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80024b6:	b480      	push	{r7}
 80024b8:	b083      	sub	sp, #12
 80024ba:	af00      	add	r7, sp, #0
 80024bc:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 80024be:	bf00      	nop
 80024c0:	370c      	adds	r7, #12
 80024c2:	46bd      	mov	sp, r7
 80024c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c8:	4770      	bx	lr

080024ca <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80024ca:	b480      	push	{r7}
 80024cc:	b083      	sub	sp, #12
 80024ce:	af00      	add	r7, sp, #0
 80024d0:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 80024d2:	bf00      	nop
 80024d4:	370c      	adds	r7, #12
 80024d6:	46bd      	mov	sp, r7
 80024d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024dc:	4770      	bx	lr

080024de <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80024de:	b480      	push	{r7}
 80024e0:	b083      	sub	sp, #12
 80024e2:	af00      	add	r7, sp, #0
 80024e4:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 80024e6:	bf00      	nop
 80024e8:	370c      	adds	r7, #12
 80024ea:	46bd      	mov	sp, r7
 80024ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f0:	4770      	bx	lr

080024f2 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80024f2:	b480      	push	{r7}
 80024f4:	b083      	sub	sp, #12
 80024f6:	af00      	add	r7, sp, #0
 80024f8:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 80024fa:	bf00      	nop
 80024fc:	370c      	adds	r7, #12
 80024fe:	46bd      	mov	sp, r7
 8002500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002504:	4770      	bx	lr
	...

08002508 <HAL_DACEx_SelfCalibrate>:
  * @retval Updates DAC_TrimmingValue. , DAC_UserTrimming set to DAC_UserTrimming
  * @retval HAL status
  * @note   Calibration runs about 7 ms.
  */
HAL_StatusTypeDef HAL_DACEx_SelfCalibrate(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b08a      	sub	sp, #40	@ 0x28
 800250c:	af00      	add	r7, sp, #0
 800250e:	60f8      	str	r0, [r7, #12]
 8002510:	60b9      	str	r1, [r7, #8]
 8002512:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002514:	2300      	movs	r3, #0
 8002516:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Check the DAC handle allocation */
  /* Check if DAC running */
  if ((hdac == NULL) || (sConfig == NULL))
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	2b00      	cmp	r3, #0
 800251e:	d002      	beq.n	8002526 <HAL_DACEx_SelfCalibrate+0x1e>
 8002520:	68bb      	ldr	r3, [r7, #8]
 8002522:	2b00      	cmp	r3, #0
 8002524:	d103      	bne.n	800252e <HAL_DACEx_SelfCalibrate+0x26>
  {
    status = HAL_ERROR;
 8002526:	2301      	movs	r3, #1
 8002528:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800252c:	e111      	b.n	8002752 <HAL_DACEx_SelfCalibrate+0x24a>
  }
  else if (hdac->State == HAL_DAC_STATE_BUSY)
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	791b      	ldrb	r3, [r3, #4]
 8002532:	b2db      	uxtb	r3, r3
 8002534:	2b02      	cmp	r3, #2
 8002536:	d103      	bne.n	8002540 <HAL_DACEx_SelfCalibrate+0x38>
  {
    status = HAL_ERROR;
 8002538:	2301      	movs	r3, #1
 800253a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800253e:	e108      	b.n	8002752 <HAL_DACEx_SelfCalibrate+0x24a>
  }
  else
  {
    /* Process locked */
    __HAL_LOCK(hdac);
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	795b      	ldrb	r3, [r3, #5]
 8002544:	2b01      	cmp	r3, #1
 8002546:	d101      	bne.n	800254c <HAL_DACEx_SelfCalibrate+0x44>
 8002548:	2302      	movs	r3, #2
 800254a:	e104      	b.n	8002756 <HAL_DACEx_SelfCalibrate+0x24e>
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	2201      	movs	r2, #1
 8002550:	715a      	strb	r2, [r3, #5]

    /* Store configuration */
    oldmodeconfiguration = (hdac->Instance->MCR & (DAC_MCR_MODE1 << (Channel & 0x10UL)));
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	f003 0310 	and.w	r3, r3, #16
 800255e:	2107      	movs	r1, #7
 8002560:	fa01 f303 	lsl.w	r3, r1, r3
 8002564:	4013      	ands	r3, r2
 8002566:	61bb      	str	r3, [r7, #24]

    /* Disable the selected DAC channel */
    CLEAR_BIT((hdac->Instance->CR), (DAC_CR_EN1 << (Channel & 0x10UL)));
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	6819      	ldr	r1, [r3, #0]
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	f003 0310 	and.w	r3, r3, #16
 8002574:	2201      	movs	r2, #1
 8002576:	fa02 f303 	lsl.w	r3, r2, r3
 800257a:	43da      	mvns	r2, r3
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	400a      	ands	r2, r1
 8002582:	601a      	str	r2, [r3, #0]
    /* Wait for ready bit to be de-asserted */
    HAL_Delay(1);
 8002584:	2001      	movs	r0, #1
 8002586:	f7ff f92b 	bl	80017e0 <HAL_Delay>

    /* Set mode in MCR  for calibration */
    MODIFY_REG(hdac->Instance->MCR, (DAC_MCR_MODE1 << (Channel & 0x10UL)), 0U);
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	f003 0310 	and.w	r3, r3, #16
 8002596:	2207      	movs	r2, #7
 8002598:	fa02 f303 	lsl.w	r3, r2, r3
 800259c:	43da      	mvns	r2, r3
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	400a      	ands	r2, r1
 80025a4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Enable the selected DAC channel calibration */
    /* i.e. set DAC_CR_CENx bit */
    SET_BIT((hdac->Instance->CR), (DAC_CR_CEN1 << (Channel & 0x10UL)));
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	6819      	ldr	r1, [r3, #0]
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	f003 0310 	and.w	r3, r3, #16
 80025b2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80025b6:	409a      	lsls	r2, r3
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	430a      	orrs	r2, r1
 80025be:	601a      	str	r2, [r3, #0]

    /* Init trimming counter */
    /* Medium value */
    trimmingvalue = 0x10UL;
 80025c0:	2310      	movs	r3, #16
 80025c2:	623b      	str	r3, [r7, #32]
    delta = 0x08UL;
 80025c4:	2308      	movs	r3, #8
 80025c6:	61fb      	str	r3, [r7, #28]
    while (delta != 0UL)
 80025c8:	e047      	b.n	800265a <HAL_DACEx_SelfCalibrate+0x152>
    {
      /* Set candidate trimming */
      MODIFY_REG(hdac->Instance->CCR, (DAC_CCR_OTRIM1 << (Channel & 0x10UL)), (trimmingvalue << (Channel & 0x10UL)));
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	f003 0310 	and.w	r3, r3, #16
 80025d6:	211f      	movs	r1, #31
 80025d8:	fa01 f303 	lsl.w	r3, r1, r3
 80025dc:	43db      	mvns	r3, r3
 80025de:	ea02 0103 	and.w	r1, r2, r3
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	f003 0310 	and.w	r3, r3, #16
 80025e8:	6a3a      	ldr	r2, [r7, #32]
 80025ea:	409a      	lsls	r2, r3
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	430a      	orrs	r2, r1
 80025f2:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Wait minimum time needed between two calibration steps (OTRIM) */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed */
      /*       32 bits register capacity and handle low frequency. */
      wait_loop_index = ((DAC_DELAY_TRIM_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80025f4:	4b5a      	ldr	r3, [pc, #360]	@ (8002760 <HAL_DACEx_SelfCalibrate+0x258>)
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	099b      	lsrs	r3, r3, #6
 80025fa:	4a5a      	ldr	r2, [pc, #360]	@ (8002764 <HAL_DACEx_SelfCalibrate+0x25c>)
 80025fc:	fba2 2303 	umull	r2, r3, r2, r3
 8002600:	099b      	lsrs	r3, r3, #6
 8002602:	1c5a      	adds	r2, r3, #1
 8002604:	4613      	mov	r3, r2
 8002606:	009b      	lsls	r3, r3, #2
 8002608:	4413      	add	r3, r2
 800260a:	617b      	str	r3, [r7, #20]
      while (wait_loop_index != 0UL)
 800260c:	e002      	b.n	8002614 <HAL_DACEx_SelfCalibrate+0x10c>
      {
        wait_loop_index--;
 800260e:	697b      	ldr	r3, [r7, #20]
 8002610:	3b01      	subs	r3, #1
 8002612:	617b      	str	r3, [r7, #20]
      while (wait_loop_index != 0UL)
 8002614:	697b      	ldr	r3, [r7, #20]
 8002616:	2b00      	cmp	r3, #0
 8002618:	d1f9      	bne.n	800260e <HAL_DACEx_SelfCalibrate+0x106>
      }

      if ((hdac->Instance->SR & (DAC_SR_CAL_FLAG1 << (Channel & 0x10UL))) == (DAC_SR_CAL_FLAG1 << (Channel & 0x10UL)))
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	f003 0310 	and.w	r3, r3, #16
 8002626:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800262a:	fa01 f303 	lsl.w	r3, r1, r3
 800262e:	401a      	ands	r2, r3
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	f003 0310 	and.w	r3, r3, #16
 8002636:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800263a:	fa01 f303 	lsl.w	r3, r1, r3
 800263e:	429a      	cmp	r2, r3
 8002640:	d104      	bne.n	800264c <HAL_DACEx_SelfCalibrate+0x144>
      {
        /* DAC_SR_CAL_FLAGx is HIGH try higher trimming */
        trimmingvalue -= delta;
 8002642:	6a3a      	ldr	r2, [r7, #32]
 8002644:	69fb      	ldr	r3, [r7, #28]
 8002646:	1ad3      	subs	r3, r2, r3
 8002648:	623b      	str	r3, [r7, #32]
 800264a:	e003      	b.n	8002654 <HAL_DACEx_SelfCalibrate+0x14c>
      }
      else
      {
        /* DAC_SR_CAL_FLAGx is LOW try lower trimming */
        trimmingvalue += delta;
 800264c:	6a3a      	ldr	r2, [r7, #32]
 800264e:	69fb      	ldr	r3, [r7, #28]
 8002650:	4413      	add	r3, r2
 8002652:	623b      	str	r3, [r7, #32]
      }
      delta >>= 1UL;
 8002654:	69fb      	ldr	r3, [r7, #28]
 8002656:	085b      	lsrs	r3, r3, #1
 8002658:	61fb      	str	r3, [r7, #28]
    while (delta != 0UL)
 800265a:	69fb      	ldr	r3, [r7, #28]
 800265c:	2b00      	cmp	r3, #0
 800265e:	d1b4      	bne.n	80025ca <HAL_DACEx_SelfCalibrate+0xc2>
    }

    /* Still need to check if right calibration is current value or one step below */
    /* Indeed the first value that causes the DAC_SR_CAL_FLAGx bit to change from 0 to 1  */
    /* Set candidate trimming */
    MODIFY_REG(hdac->Instance->CCR, (DAC_CCR_OTRIM1 << (Channel & 0x10UL)), (trimmingvalue << (Channel & 0x10UL)));
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	f003 0310 	and.w	r3, r3, #16
 800266c:	211f      	movs	r1, #31
 800266e:	fa01 f303 	lsl.w	r3, r1, r3
 8002672:	43db      	mvns	r3, r3
 8002674:	ea02 0103 	and.w	r1, r2, r3
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	f003 0310 	and.w	r3, r3, #16
 800267e:	6a3a      	ldr	r2, [r7, #32]
 8002680:	409a      	lsls	r2, r3
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	430a      	orrs	r2, r1
 8002688:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Wait minimum time needed between two calibration steps (OTRIM) */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed */
    /*       32 bits register capacity and handle low frequency. */
    wait_loop_index = ((DAC_DELAY_TRIM_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800268a:	4b35      	ldr	r3, [pc, #212]	@ (8002760 <HAL_DACEx_SelfCalibrate+0x258>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	099b      	lsrs	r3, r3, #6
 8002690:	4a34      	ldr	r2, [pc, #208]	@ (8002764 <HAL_DACEx_SelfCalibrate+0x25c>)
 8002692:	fba2 2303 	umull	r2, r3, r2, r3
 8002696:	099b      	lsrs	r3, r3, #6
 8002698:	1c5a      	adds	r2, r3, #1
 800269a:	4613      	mov	r3, r2
 800269c:	009b      	lsls	r3, r3, #2
 800269e:	4413      	add	r3, r2
 80026a0:	617b      	str	r3, [r7, #20]
    while (wait_loop_index != 0UL)
 80026a2:	e002      	b.n	80026aa <HAL_DACEx_SelfCalibrate+0x1a2>
    {
      wait_loop_index--;
 80026a4:	697b      	ldr	r3, [r7, #20]
 80026a6:	3b01      	subs	r3, #1
 80026a8:	617b      	str	r3, [r7, #20]
    while (wait_loop_index != 0UL)
 80026aa:	697b      	ldr	r3, [r7, #20]
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d1f9      	bne.n	80026a4 <HAL_DACEx_SelfCalibrate+0x19c>
    }

    if ((hdac->Instance->SR & (DAC_SR_CAL_FLAG1 << (Channel & 0x10UL))) == 0UL)
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	f003 0310 	and.w	r3, r3, #16
 80026bc:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80026c0:	fa01 f303 	lsl.w	r3, r1, r3
 80026c4:	4013      	ands	r3, r2
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d11a      	bne.n	8002700 <HAL_DACEx_SelfCalibrate+0x1f8>
    {
      /* Check trimming value below maximum */
      if (trimmingvalue < 0x1FU)
 80026ca:	6a3b      	ldr	r3, [r7, #32]
 80026cc:	2b1e      	cmp	r3, #30
 80026ce:	d802      	bhi.n	80026d6 <HAL_DACEx_SelfCalibrate+0x1ce>
      {
        /* Trimming is actually one value more */
        trimmingvalue++;
 80026d0:	6a3b      	ldr	r3, [r7, #32]
 80026d2:	3301      	adds	r3, #1
 80026d4:	623b      	str	r3, [r7, #32]
      }
      /* Set right trimming */
      MODIFY_REG(hdac->Instance->CCR, (DAC_CCR_OTRIM1 << (Channel & 0x10UL)), (trimmingvalue << (Channel & 0x10UL)));
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	f003 0310 	and.w	r3, r3, #16
 80026e2:	211f      	movs	r1, #31
 80026e4:	fa01 f303 	lsl.w	r3, r1, r3
 80026e8:	43db      	mvns	r3, r3
 80026ea:	ea02 0103 	and.w	r1, r2, r3
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	f003 0310 	and.w	r3, r3, #16
 80026f4:	6a3a      	ldr	r2, [r7, #32]
 80026f6:	409a      	lsls	r2, r3
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	430a      	orrs	r2, r1
 80026fe:	639a      	str	r2, [r3, #56]	@ 0x38
    }

    /* Disable the selected DAC channel calibration */
    /* i.e. clear DAC_CR_CENx bit */
    CLEAR_BIT((hdac->Instance->CR), (DAC_CR_CEN1 << (Channel & 0x10UL)));
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	6819      	ldr	r1, [r3, #0]
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	f003 0310 	and.w	r3, r3, #16
 800270c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002710:	fa02 f303 	lsl.w	r3, r2, r3
 8002714:	43da      	mvns	r2, r3
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	400a      	ands	r2, r1
 800271c:	601a      	str	r2, [r3, #0]

    sConfig->DAC_TrimmingValue = trimmingvalue;
 800271e:	68bb      	ldr	r3, [r7, #8]
 8002720:	6a3a      	ldr	r2, [r7, #32]
 8002722:	621a      	str	r2, [r3, #32]
    sConfig->DAC_UserTrimming = DAC_TRIMMING_USER;
 8002724:	68bb      	ldr	r3, [r7, #8]
 8002726:	2201      	movs	r2, #1
 8002728:	61da      	str	r2, [r3, #28]

    /* Restore configuration */
    MODIFY_REG(hdac->Instance->MCR, (DAC_MCR_MODE1 << (Channel & 0x10UL)), oldmodeconfiguration);
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	f003 0310 	and.w	r3, r3, #16
 8002736:	2107      	movs	r1, #7
 8002738:	fa01 f303 	lsl.w	r3, r1, r3
 800273c:	43db      	mvns	r3, r3
 800273e:	ea02 0103 	and.w	r1, r2, r3
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	69ba      	ldr	r2, [r7, #24]
 8002748:	430a      	orrs	r2, r1
 800274a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process unlocked */
    __HAL_UNLOCK(hdac);
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	2200      	movs	r2, #0
 8002750:	715a      	strb	r2, [r3, #5]
  }

  return status;
 8002752:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8002756:	4618      	mov	r0, r3
 8002758:	3728      	adds	r7, #40	@ 0x28
 800275a:	46bd      	mov	sp, r7
 800275c:	bd80      	pop	{r7, pc}
 800275e:	bf00      	nop
 8002760:	20000080 	.word	0x20000080
 8002764:	053e2d63 	.word	0x053e2d63

08002768 <HAL_DACEx_SetConfigAutonomousMode>:
  * @param sConfig pointer to Autonomous mode structure parameters.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DACEx_SetConfigAutonomousMode(DAC_HandleTypeDef *hdac,
                                                    const DAC_AutonomousModeConfTypeDef *sConfig)
{
 8002768:	b480      	push	{r7}
 800276a:	b083      	sub	sp, #12
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
 8002770:	6039      	str	r1, [r7, #0]
  /* Check the DAC peripheral handle and autonomous mode configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	2b00      	cmp	r3, #0
 8002776:	d002      	beq.n	800277e <HAL_DACEx_SetConfigAutonomousMode+0x16>
 8002778:	683b      	ldr	r3, [r7, #0]
 800277a:	2b00      	cmp	r3, #0
 800277c:	d101      	bne.n	8002782 <HAL_DACEx_SetConfigAutonomousMode+0x1a>
  {
    return HAL_ERROR;
 800277e:	2301      	movs	r3, #1
 8002780:	e024      	b.n	80027cc <HAL_DACEx_SetConfigAutonomousMode+0x64>
  }

  assert_param(IS_DAC_AUTONOMOUS(sConfig->AutonomousModeState));

  if (hdac->State == HAL_DAC_STATE_READY)
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	791b      	ldrb	r3, [r3, #4]
 8002786:	b2db      	uxtb	r3, r3
 8002788:	2b01      	cmp	r3, #1
 800278a:	d11e      	bne.n	80027ca <HAL_DACEx_SetConfigAutonomousMode+0x62>
  {
    /* Process Locked */
    __HAL_LOCK(hdac);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	795b      	ldrb	r3, [r3, #5]
 8002790:	2b01      	cmp	r3, #1
 8002792:	d101      	bne.n	8002798 <HAL_DACEx_SetConfigAutonomousMode+0x30>
 8002794:	2302      	movs	r3, #2
 8002796:	e019      	b.n	80027cc <HAL_DACEx_SetConfigAutonomousMode+0x64>
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	2201      	movs	r2, #1
 800279c:	715a      	strb	r2, [r3, #5]

    hdac->State = HAL_DAC_STATE_BUSY;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	2202      	movs	r2, #2
 80027a2:	711a      	strb	r2, [r3, #4]

    /* NOTE: The set/reset of the bit automode in the AUTOCR
             register is for both dac_channel1 and dac_channel2 */

    /* Update the AUTOCR register */
    MODIFY_REG(hdac->Instance->AUTOCR, DAC_AUTOCR_AUTOMODE, sConfig->AutonomousModeState);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027aa:	f423 0180 	bic.w	r1, r3, #4194304	@ 0x400000
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	681a      	ldr	r2, [r3, #0]
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	430a      	orrs	r2, r1
 80027b8:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Update the DAC state */
    hdac->State = HAL_DAC_STATE_READY;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2201      	movs	r2, #1
 80027be:	711a      	strb	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdac);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	2200      	movs	r2, #0
 80027c4:	715a      	strb	r2, [r3, #5]

    return HAL_OK;
 80027c6:	2300      	movs	r3, #0
 80027c8:	e000      	b.n	80027cc <HAL_DACEx_SetConfigAutonomousMode+0x64>
  }
  else
  {
    return HAL_BUSY;
 80027ca:	2302      	movs	r3, #2
  }
}
 80027cc:	4618      	mov	r0, r3
 80027ce:	370c      	adds	r7, #12
 80027d0:	46bd      	mov	sp, r7
 80027d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d6:	4770      	bx	lr

080027d8 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b084      	sub	sp, #16
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027e4:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027ea:	68f8      	ldr	r0, [r7, #12]
 80027ec:	4798      	blx	r3
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	2201      	movs	r2, #1
 80027f2:	711a      	strb	r2, [r3, #4]
}
 80027f4:	bf00      	nop
 80027f6:	3710      	adds	r7, #16
 80027f8:	46bd      	mov	sp, r7
 80027fa:	bd80      	pop	{r7, pc}

080027fc <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b084      	sub	sp, #16
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002808:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800280e:	68f8      	ldr	r0, [r7, #12]
 8002810:	4798      	blx	r3
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8002812:	bf00      	nop
 8002814:	3710      	adds	r7, #16
 8002816:	46bd      	mov	sp, r7
 8002818:	bd80      	pop	{r7, pc}

0800281a <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 800281a:	b580      	push	{r7, lr}
 800281c:	b084      	sub	sp, #16
 800281e:	af00      	add	r7, sp, #0
 8002820:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002826:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	691b      	ldr	r3, [r3, #16]
 800282c:	f043 0204 	orr.w	r2, r3, #4
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002838:	68f8      	ldr	r0, [r7, #12]
 800283a:	4798      	blx	r3
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	2201      	movs	r2, #1
 8002840:	711a      	strb	r2, [r3, #4]
}
 8002842:	bf00      	nop
 8002844:	3710      	adds	r7, #16
 8002846:	46bd      	mov	sp, r7
 8002848:	bd80      	pop	{r7, pc}

0800284a <HAL_DMA_Start_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *const hdma,
                                   uint32_t SrcAddress,
                                   uint32_t DstAddress,
                                   uint32_t SrcDataSize)
{
 800284a:	b580      	push	{r7, lr}
 800284c:	b084      	sub	sp, #16
 800284e:	af00      	add	r7, sp, #0
 8002850:	60f8      	str	r0, [r7, #12]
 8002852:	60b9      	str	r1, [r7, #8]
 8002854:	607a      	str	r2, [r7, #4]
 8002856:	603b      	str	r3, [r7, #0]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	2b00      	cmp	r3, #0
 800285c:	d101      	bne.n	8002862 <HAL_DMA_Start_IT+0x18>
  {
    return HAL_ERROR;
 800285e:	2301      	movs	r3, #1
 8002860:	e04f      	b.n	8002902 <HAL_DMA_Start_IT+0xb8>

  /* Check the parameters */
  assert_param(IS_DMA_BLOCK_SIZE(SrcDataSize));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8002868:	2b01      	cmp	r3, #1
 800286a:	d101      	bne.n	8002870 <HAL_DMA_Start_IT+0x26>
 800286c:	2302      	movs	r3, #2
 800286e:	e048      	b.n	8002902 <HAL_DMA_Start_IT+0xb8>
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	2201      	movs	r2, #1
 8002874:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Check DMA channel state */
  if (hdma->State == HAL_DMA_STATE_READY)
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800287e:	b2db      	uxtb	r3, r3
 8002880:	2b01      	cmp	r3, #1
 8002882:	d136      	bne.n	80028f2 <HAL_DMA_Start_IT+0xa8>
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	2202      	movs	r2, #2
 8002888:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	2200      	movs	r2, #0
 8002890:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Configure the source address, destination address, the data size and clear flags */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, SrcDataSize);
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	687a      	ldr	r2, [r7, #4]
 8002896:	68b9      	ldr	r1, [r7, #8]
 8002898:	68f8      	ldr	r0, [r7, #12]
 800289a:	f000 fa4f 	bl	8002d3c <DMA_SetConfig>

    /* Enable common interrupts: Transfer Complete and Transfer Errors ITs */
    __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	695a      	ldr	r2, [r3, #20]
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f442 42ba 	orr.w	r2, r2, #23808	@ 0x5d00
 80028ac:	615a      	str	r2, [r3, #20]

    /* Check half transfer complete callback */
    if (hdma->XferHalfCpltCallback != NULL)
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d007      	beq.n	80028c6 <HAL_DMA_Start_IT+0x7c>
    {
      /* If Half Transfer complete callback is set, enable the corresponding IT */
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	695a      	ldr	r2, [r3, #20]
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80028c4:	615a      	str	r2, [r3, #20]
    }

    /* Check Half suspend callback */
    if (hdma->XferSuspendCallback != NULL)
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d007      	beq.n	80028de <HAL_DMA_Start_IT+0x94>
    {
      /* If Transfer suspend callback is set, enable the corresponding IT */
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	695a      	ldr	r2, [r3, #20]
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80028dc:	615a      	str	r2, [r3, #20]
    }

    /* Enable DMA channel */
    __HAL_DMA_ENABLE(hdma);
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	695a      	ldr	r2, [r3, #20]
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f042 0201 	orr.w	r2, r2, #1
 80028ec:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
 80028ee:	2300      	movs	r3, #0
 80028f0:	e007      	b.n	8002902 <HAL_DMA_Start_IT+0xb8>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	2240      	movs	r2, #64	@ 0x40
 80028f6:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	2200      	movs	r2, #0
 80028fc:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
 8002900:	2301      	movs	r3, #1
}
 8002902:	4618      	mov	r0, r3
 8002904:	3710      	adds	r7, #16
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}

0800290a <HAL_DMA_Abort>:
  *         is suspended while a data transfer is on-going, the current data will be transferred and the channel will be
  *         effectively suspended only after the transfer of any on-going data is finished.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *const hdma)
{
 800290a:	b580      	push	{r7, lr}
 800290c:	b084      	sub	sp, #16
 800290e:	af00      	add	r7, sp, #0
 8002910:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart =  HAL_GetTick();
 8002912:	f7fe ff59 	bl	80017c8 <HAL_GetTick>
 8002916:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	2b00      	cmp	r3, #0
 800291c:	d101      	bne.n	8002922 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 800291e:	2301      	movs	r3, #1
 8002920:	e06b      	b.n	80029fa <HAL_DMA_Abort+0xf0>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002928:	b2db      	uxtb	r3, r3
 800292a:	2b02      	cmp	r3, #2
 800292c:	d008      	beq.n	8002940 <HAL_DMA_Abort+0x36>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	2220      	movs	r2, #32
 8002932:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2200      	movs	r2, #0
 8002938:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
 800293c:	2301      	movs	r3, #1
 800293e:	e05c      	b.n	80029fa <HAL_DMA_Abort+0xf0>
  }
  else
  {
    /* Suspend the channel */
    hdma->Instance->CCR |= DMA_CCR_SUSP;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	695a      	ldr	r2, [r3, #20]
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f042 0204 	orr.w	r2, r2, #4
 800294e:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_SUSPEND;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	2205      	movs	r2, #5
 8002954:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check if the DMA Channel is suspended */
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 8002958:	e020      	b.n	800299c <HAL_DMA_Abort+0x92>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 800295a:	f7fe ff35 	bl	80017c8 <HAL_GetTick>
 800295e:	4602      	mov	r2, r0
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	1ad3      	subs	r3, r2, r3
 8002964:	2b05      	cmp	r3, #5
 8002966:	d919      	bls.n	800299c <HAL_DMA_Abort+0x92>
      {
        /* Update the DMA channel error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800296c:	f043 0210 	orr.w	r2, r3, #16
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	2203      	movs	r2, #3
 8002978:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002980:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002984:	2b00      	cmp	r3, #0
 8002986:	d003      	beq.n	8002990 <HAL_DMA_Abort+0x86>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800298c:	2201      	movs	r2, #1
 800298e:	731a      	strb	r2, [r3, #12]
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	2200      	movs	r2, #0
 8002994:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        return HAL_ERROR;
 8002998:	2301      	movs	r3, #1
 800299a:	e02e      	b.n	80029fa <HAL_DMA_Abort+0xf0>
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	691b      	ldr	r3, [r3, #16]
 80029a2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d0d7      	beq.n	800295a <HAL_DMA_Abort+0x50>
      }
    }

    /* Reset the channel */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	695a      	ldr	r2, [r3, #20]
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f042 0202 	orr.w	r2, r2, #2
 80029b8:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	2204      	movs	r2, #4
 80029be:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Clear all status flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 80029ca:	60da      	str	r2, [r3, #12]
                                DMA_FLAG_TO));

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	2201      	movs	r2, #1
 80029d0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80029d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d007      	beq.n	80029f0 <HAL_DMA_Abort+0xe6>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80029e4:	2201      	movs	r2, #1
 80029e6:	731a      	strb	r2, [r3, #12]

      /* Clear remaining data size to ensure loading linked-list from memory next start */
      hdma->Instance->CBR1 = 0U;
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	2200      	movs	r2, #0
 80029ee:	649a      	str	r2, [r3, #72]	@ 0x48
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	2200      	movs	r2, #0
 80029f4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 80029f8:	2300      	movs	r3, #0
}
 80029fa:	4618      	mov	r0, r3
 80029fc:	3710      	adds	r7, #16
 80029fe:	46bd      	mov	sp, r7
 8002a00:	bd80      	pop	{r7, pc}

08002a02 <HAL_DMA_IRQHandler>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *const hdma)
{
 8002a02:	b580      	push	{r7, lr}
 8002a04:	b086      	sub	sp, #24
 8002a06:	af00      	add	r7, sp, #0
 8002a08:	6078      	str	r0, [r7, #4]
  const DMA_TypeDef *p_dma_instance = GET_DMA_INSTANCE(hdma);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8002a12:	f023 030f 	bic.w	r3, r3, #15
 8002a16:	617b      	str	r3, [r7, #20]
  uint32_t global_it_flag =  1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a20:	3b50      	subs	r3, #80	@ 0x50
 8002a22:	09db      	lsrs	r3, r3, #7
 8002a24:	f003 031f 	and.w	r3, r3, #31
 8002a28:	2201      	movs	r2, #1
 8002a2a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a2e:	613b      	str	r3, [r7, #16]
  uint32_t global_active_flag_ns = IS_DMA_GLOBAL_ACTIVE_FLAG_NS(p_dma_instance, global_it_flag);
 8002a30:	697b      	ldr	r3, [r7, #20]
 8002a32:	68db      	ldr	r3, [r3, #12]
 8002a34:	693a      	ldr	r2, [r7, #16]
 8002a36:	4013      	ands	r3, r2
 8002a38:	60fb      	str	r3, [r7, #12]

  /* Global Interrupt Flag management *********************************************************************************/
#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  if ((global_active_flag_s == 0U) && (global_active_flag_ns == 0U))
#else
  if (global_active_flag_ns == 0U)
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	f000 813b 	beq.w	8002cb8 <HAL_DMA_IRQHandler+0x2b6>
  {
    return; /* the global interrupt flag for the current channel is down , nothing to do */
  }

  /* Data Transfer Error Interrupt management *************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_DTE) != 0U))
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	691b      	ldr	r3, [r3, #16]
 8002a48:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d011      	beq.n	8002a74 <HAL_DMA_IRQHandler+0x72>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DTE) != 0U)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	695b      	ldr	r3, [r3, #20]
 8002a56:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d00a      	beq.n	8002a74 <HAL_DMA_IRQHandler+0x72>
    {
      /* Clear the transfer error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_DTE);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002a66:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DTE;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a6c:	f043 0201 	orr.w	r2, r3, #1
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Update Linked-list Error Interrupt management ********************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_ULE) != 0U))
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	691b      	ldr	r3, [r3, #16]
 8002a7a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d011      	beq.n	8002aa6 <HAL_DMA_IRQHandler+0xa4>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_ULE) != 0U)
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	695b      	ldr	r3, [r3, #20]
 8002a88:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d00a      	beq.n	8002aa6 <HAL_DMA_IRQHandler+0xa4>
    {
      /* Clear the update linked-list error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_ULE);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002a98:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_ULE;
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a9e:	f043 0202 	orr.w	r2, r3, #2
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* User Setting Error Interrupt management **************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_USE) != 0U))
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	691b      	ldr	r3, [r3, #16]
 8002aac:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d011      	beq.n	8002ad8 <HAL_DMA_IRQHandler+0xd6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_USE) != 0U)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	695b      	ldr	r3, [r3, #20]
 8002aba:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d00a      	beq.n	8002ad8 <HAL_DMA_IRQHandler+0xd6>
    {
      /* Clear the user setting error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_USE);
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002aca:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_USE;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ad0:	f043 0204 	orr.w	r2, r3, #4
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Trigger Overrun Interrupt management *****************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TO) != 0U))
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	691b      	ldr	r3, [r3, #16]
 8002ade:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d011      	beq.n	8002b0a <HAL_DMA_IRQHandler+0x108>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TO) != 0U)
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	695b      	ldr	r3, [r3, #20]
 8002aec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d00a      	beq.n	8002b0a <HAL_DMA_IRQHandler+0x108>
    {
      /* Clear the trigger overrun flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TO);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002afc:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TO;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b02:	f043 0208 	orr.w	r2, r3, #8
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Half Transfer Complete Interrupt management **********************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_HT) != 0U))
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	691b      	ldr	r3, [r3, #16]
 8002b10:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d013      	beq.n	8002b40 <HAL_DMA_IRQHandler+0x13e>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	695b      	ldr	r3, [r3, #20]
 8002b1e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d00c      	beq.n	8002b40 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Clear the half transfer flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_HT);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002b2e:	60da      	str	r2, [r3, #12]

      /* Check half transfer complete callback */
      if (hdma->XferHalfCpltCallback != NULL)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d003      	beq.n	8002b40 <HAL_DMA_IRQHandler+0x13e>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002b3c:	6878      	ldr	r0, [r7, #4]
 8002b3e:	4798      	blx	r3
      }
    }
  }

  /* Suspend Transfer Interrupt management ****************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_SUSP) != 0U))
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	691b      	ldr	r3, [r3, #16]
 8002b46:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d04c      	beq.n	8002be8 <HAL_DMA_IRQHandler+0x1e6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_SUSP) != 0U)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	695b      	ldr	r3, [r3, #20]
 8002b54:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d045      	beq.n	8002be8 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Clear the block transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_SUSP);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002b64:	60da      	str	r2, [r3, #12]

      /* Check DMA channel state */
      if (hdma->State == HAL_DMA_STATE_ABORT)
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002b6c:	b2db      	uxtb	r3, r3
 8002b6e:	2b04      	cmp	r3, #4
 8002b70:	d12e      	bne.n	8002bd0 <HAL_DMA_IRQHandler+0x1ce>
      {
        /* Disable the suspend transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_SUSP);
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	695a      	ldr	r2, [r3, #20]
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002b80:	615a      	str	r2, [r3, #20]

        /* Reset the channel internal state and reset the FIFO */
        hdma->Instance->CCR |= DMA_CCR_RESET;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	695a      	ldr	r2, [r3, #20]
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f042 0202 	orr.w	r2, r2, #2
 8002b90:	615a      	str	r2, [r3, #20]

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_READY;
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	2201      	movs	r2, #1
 8002b96:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002b9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d007      	beq.n	8002bb6 <HAL_DMA_IRQHandler+0x1b4>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002baa:	2201      	movs	r2, #1
 8002bac:	731a      	strb	r2, [r3, #12]

          /* Clear remaining data size to ensure loading linked-list from memory next start */
          hdma->Instance->CBR1 = 0U;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	649a      	str	r2, [r3, #72]	@ 0x48
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	2200      	movs	r2, #0
 8002bba:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        /* Check transfer abort callback */
        if (hdma->XferAbortCallback != NULL)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d07a      	beq.n	8002cbc <HAL_DMA_IRQHandler+0x2ba>
        {
          /* Transfer abort callback */
          hdma->XferAbortCallback(hdma);
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002bca:	6878      	ldr	r0, [r7, #4]
 8002bcc:	4798      	blx	r3
        }

        return;
 8002bce:	e075      	b.n	8002cbc <HAL_DMA_IRQHandler+0x2ba>
      }
      else
      {
        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_SUSPEND;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	2205      	movs	r2, #5
 8002bd4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check transfer suspend callback */
        if (hdma->XferSuspendCallback != NULL)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d003      	beq.n	8002be8 <HAL_DMA_IRQHandler+0x1e6>
        {
          /* Transfer suspend callback */
          hdma->XferSuspendCallback(hdma);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002be4:	6878      	ldr	r0, [r7, #4]
 8002be6:	4798      	blx	r3
      }
    }
  }

  /* Transfer Complete Interrupt management ***************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TC) != 0U))
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	691b      	ldr	r3, [r3, #16]
 8002bee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d039      	beq.n	8002c6a <HAL_DMA_IRQHandler+0x268>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	695b      	ldr	r3, [r3, #20]
 8002bfc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d032      	beq.n	8002c6a <HAL_DMA_IRQHandler+0x268>
    {
      /* Check DMA channel transfer mode */
      if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002c08:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d012      	beq.n	8002c36 <HAL_DMA_IRQHandler+0x234>
      {
        /* If linked-list transfer */
        if (hdma->Instance->CLLR == 0U)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d116      	bne.n	8002c48 <HAL_DMA_IRQHandler+0x246>
        {
          if (hdma->Instance->CBR1 == 0U)
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d111      	bne.n	8002c48 <HAL_DMA_IRQHandler+0x246>
          {
            /* Update the DMA channel state */
            hdma->State = HAL_DMA_STATE_READY;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	2201      	movs	r2, #1
 8002c28:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

            /* Update the linked-list queue state */
            hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c30:	2201      	movs	r2, #1
 8002c32:	731a      	strb	r2, [r3, #12]
 8002c34:	e008      	b.n	8002c48 <HAL_DMA_IRQHandler+0x246>
        }
      }
      else
      {
        /* If normal transfer */
        if (hdma->Instance->CBR1 == 0U)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d103      	bne.n	8002c48 <HAL_DMA_IRQHandler+0x246>
        {
          /* Update the DMA channel state */
          hdma->State = HAL_DMA_STATE_READY;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	2201      	movs	r2, #1
 8002c44:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
        }
      }

      /* Clear TC and HT transfer flags */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT));
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8002c50:	60da      	str	r2, [r3, #12]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	2200      	movs	r2, #0
 8002c56:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Check transfer complete callback */
      if (hdma->XferCpltCallback != NULL)
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d003      	beq.n	8002c6a <HAL_DMA_IRQHandler+0x268>
      {
        /* Channel Transfer Complete callback */
        hdma->XferCpltCallback(hdma);
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c66:	6878      	ldr	r0, [r7, #4]
 8002c68:	4798      	blx	r3
      }
    }
  }

  /* Manage error case ************************************************************************************************/
  if (hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d025      	beq.n	8002cbe <HAL_DMA_IRQHandler+0x2bc>
  {
    /* Reset the channel internal state and reset the FIFO */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	695a      	ldr	r2, [r3, #20]
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f042 0202 	orr.w	r2, r2, #2
 8002c80:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	2201      	movs	r2, #1
 8002c86:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002c8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d003      	beq.n	8002c9e <HAL_DMA_IRQHandler+0x29c>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c9a:	2201      	movs	r2, #1
 8002c9c:	731a      	strb	r2, [r3, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    /* Check transfer error callback */
    if (hdma->XferErrorCallback != NULL)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d007      	beq.n	8002cbe <HAL_DMA_IRQHandler+0x2bc>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002cb2:	6878      	ldr	r0, [r7, #4]
 8002cb4:	4798      	blx	r3
 8002cb6:	e002      	b.n	8002cbe <HAL_DMA_IRQHandler+0x2bc>
    return; /* the global interrupt flag for the current channel is down , nothing to do */
 8002cb8:	bf00      	nop
 8002cba:	e000      	b.n	8002cbe <HAL_DMA_IRQHandler+0x2bc>
        return;
 8002cbc:	bf00      	nop
    }
  }
}
 8002cbe:	3718      	adds	r7, #24
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	bd80      	pop	{r7, pc}

08002cc4 <HAL_DMA_ConfigChannelAttributes>:
  * @param  ChannelAttributes : Specifies the DMA channel secure/privilege attributes.
  *                             This parameter can be a one or a combination of @ref DMA_Channel_Attributes.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_DMA_ConfigChannelAttributes(DMA_HandleTypeDef *const hdma, uint32_t ChannelAttributes)
{
 8002cc4:	b480      	push	{r7}
 8002cc6:	b085      	sub	sp, #20
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
 8002ccc:	6039      	str	r1, [r7, #0]
  DMA_TypeDef *p_dma_instance;
  uint32_t channel_idx;

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d101      	bne.n	8002cd8 <HAL_DMA_ConfigChannelAttributes+0x14>
  {
    return HAL_ERROR;
 8002cd4:	2301      	movs	r3, #1
 8002cd6:	e02b      	b.n	8002d30 <HAL_DMA_ConfigChannelAttributes+0x6c>

  /* Check the parameters */
  assert_param(IS_DMA_ATTRIBUTES(ChannelAttributes));

  /* Get DMA instance */
  p_dma_instance = GET_DMA_INSTANCE(hdma);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8002ce0:	f023 030f 	bic.w	r3, r3, #15
 8002ce4:	60fb      	str	r3, [r7, #12]

  /* Get channel index */
  channel_idx = 1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002cee:	3b50      	subs	r3, #80	@ 0x50
 8002cf0:	09db      	lsrs	r3, r3, #7
 8002cf2:	f003 031f 	and.w	r3, r3, #31
 8002cf6:	2201      	movs	r2, #1
 8002cf8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cfc:	60bb      	str	r3, [r7, #8]

  /* Check DMA channel privilege attribute management */
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) == DMA_CHANNEL_ATTR_PRIV_MASK)
 8002cfe:	683b      	ldr	r3, [r7, #0]
 8002d00:	f003 0310 	and.w	r3, r3, #16
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d012      	beq.n	8002d2e <HAL_DMA_ConfigChannelAttributes+0x6a>
  {
    /* Configure DMA channel privilege attribute */
    if ((ChannelAttributes & DMA_CHANNEL_PRIV) == DMA_CHANNEL_PRIV)
 8002d08:	683b      	ldr	r3, [r7, #0]
 8002d0a:	f003 0311 	and.w	r3, r3, #17
 8002d0e:	2b11      	cmp	r3, #17
 8002d10:	d106      	bne.n	8002d20 <HAL_DMA_ConfigChannelAttributes+0x5c>
    {
      p_dma_instance->PRIVCFGR |= channel_idx;
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	685a      	ldr	r2, [r3, #4]
 8002d16:	68bb      	ldr	r3, [r7, #8]
 8002d18:	431a      	orrs	r2, r3
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	605a      	str	r2, [r3, #4]
 8002d1e:	e006      	b.n	8002d2e <HAL_DMA_ConfigChannelAttributes+0x6a>
    }
    else
    {
      p_dma_instance->PRIVCFGR &= (~channel_idx);
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	685a      	ldr	r2, [r3, #4]
 8002d24:	68bb      	ldr	r3, [r7, #8]
 8002d26:	43db      	mvns	r3, r3
 8002d28:	401a      	ands	r2, r3
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	605a      	str	r2, [r3, #4]
      hdma->Instance->CTR1 &= (~DMA_CTR1_DSEC);
    }
  }
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  return HAL_OK;
 8002d2e:	2300      	movs	r3, #0
}
 8002d30:	4618      	mov	r0, r3
 8002d32:	3714      	adds	r7, #20
 8002d34:	46bd      	mov	sp, r7
 8002d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3a:	4770      	bx	lr

08002d3c <DMA_SetConfig>:
  */
static void DMA_SetConfig(DMA_HandleTypeDef const *const hdma,
                          uint32_t SrcAddress,
                          uint32_t DstAddress,
                          uint32_t SrcDataSize)
{
 8002d3c:	b480      	push	{r7}
 8002d3e:	b085      	sub	sp, #20
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	60f8      	str	r0, [r7, #12]
 8002d44:	60b9      	str	r1, [r7, #8]
 8002d46:	607a      	str	r2, [r7, #4]
 8002d48:	603b      	str	r3, [r7, #0]
  /* Configure the DMA channel data size */
  MODIFY_REG(hdma->Instance->CBR1, DMA_CBR1_BNDT, (SrcDataSize & DMA_CBR1_BNDT));
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d50:	0c1b      	lsrs	r3, r3, #16
 8002d52:	041b      	lsls	r3, r3, #16
 8002d54:	683a      	ldr	r2, [r7, #0]
 8002d56:	b291      	uxth	r1, r2
 8002d58:	68fa      	ldr	r2, [r7, #12]
 8002d5a:	6812      	ldr	r2, [r2, #0]
 8002d5c:	430b      	orrs	r3, r1
 8002d5e:	6493      	str	r3, [r2, #72]	@ 0x48

  /* Clear all interrupt flags */
  __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 8002d68:	60da      	str	r2, [r3, #12]
                       DMA_FLAG_TO);

  /* Configure DMA channel source address */
  hdma->Instance->CSAR = SrcAddress;
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	68ba      	ldr	r2, [r7, #8]
 8002d70:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure DMA channel destination address */
  hdma->Instance->CDAR = DstAddress;
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	687a      	ldr	r2, [r7, #4]
 8002d78:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8002d7a:	bf00      	nop
 8002d7c:	3714      	adds	r7, #20
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d84:	4770      	bx	lr
	...

08002d88 <HAL_DMAEx_List_Init>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_Init(DMA_HandleTypeDef *const hdma)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b084      	sub	sp, #16
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart = HAL_GetTick();
 8002d90:	f7fe fd1a 	bl	80017c8 <HAL_GetTick>
 8002d94:	60f8      	str	r0, [r7, #12]

  /* Check the DMA channel handle parameter */
  if (hdma == NULL)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d101      	bne.n	8002da0 <HAL_DMAEx_List_Init+0x18>
  {
    return HAL_ERROR;
 8002d9c:	2301      	movs	r3, #1
 8002d9e:	e0db      	b.n	8002f58 <HAL_DMAEx_List_Init+0x1d0>
  assert_param(IS_DMA_PRIORITY(hdma->InitLinkedList.Priority));
  assert_param(IS_DMA_LINK_STEP_MODE(hdma->InitLinkedList.LinkStepMode));
  assert_param(IS_DMA_TCEM_LINKEDLIST_EVENT_MODE(hdma->InitLinkedList.TransferEventMode));
  assert_param(IS_DMA_LINKEDLIST_MODE(hdma->InitLinkedList.LinkedListMode));
  /* Check DMA channel instance */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4a6e      	ldr	r2, [pc, #440]	@ (8002f60 <HAL_DMAEx_List_Init+0x1d8>)
 8002da6:	4293      	cmp	r3, r2
 8002da8:	f000 809f 	beq.w	8002eea <HAL_DMAEx_List_Init+0x162>
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	4a6c      	ldr	r2, [pc, #432]	@ (8002f64 <HAL_DMAEx_List_Init+0x1dc>)
 8002db2:	4293      	cmp	r3, r2
 8002db4:	f000 8099 	beq.w	8002eea <HAL_DMAEx_List_Init+0x162>
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	4a6a      	ldr	r2, [pc, #424]	@ (8002f68 <HAL_DMAEx_List_Init+0x1e0>)
 8002dbe:	4293      	cmp	r3, r2
 8002dc0:	f000 8093 	beq.w	8002eea <HAL_DMAEx_List_Init+0x162>
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	4a68      	ldr	r2, [pc, #416]	@ (8002f6c <HAL_DMAEx_List_Init+0x1e4>)
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	f000 808d 	beq.w	8002eea <HAL_DMAEx_List_Init+0x162>
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	4a66      	ldr	r2, [pc, #408]	@ (8002f70 <HAL_DMAEx_List_Init+0x1e8>)
 8002dd6:	4293      	cmp	r3, r2
 8002dd8:	f000 8087 	beq.w	8002eea <HAL_DMAEx_List_Init+0x162>
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	4a64      	ldr	r2, [pc, #400]	@ (8002f74 <HAL_DMAEx_List_Init+0x1ec>)
 8002de2:	4293      	cmp	r3, r2
 8002de4:	f000 8081 	beq.w	8002eea <HAL_DMAEx_List_Init+0x162>
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	4a62      	ldr	r2, [pc, #392]	@ (8002f78 <HAL_DMAEx_List_Init+0x1f0>)
 8002dee:	4293      	cmp	r3, r2
 8002df0:	d07b      	beq.n	8002eea <HAL_DMAEx_List_Init+0x162>
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	4a61      	ldr	r2, [pc, #388]	@ (8002f7c <HAL_DMAEx_List_Init+0x1f4>)
 8002df8:	4293      	cmp	r3, r2
 8002dfa:	d076      	beq.n	8002eea <HAL_DMAEx_List_Init+0x162>
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	4a5f      	ldr	r2, [pc, #380]	@ (8002f80 <HAL_DMAEx_List_Init+0x1f8>)
 8002e02:	4293      	cmp	r3, r2
 8002e04:	d071      	beq.n	8002eea <HAL_DMAEx_List_Init+0x162>
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	4a5e      	ldr	r2, [pc, #376]	@ (8002f84 <HAL_DMAEx_List_Init+0x1fc>)
 8002e0c:	4293      	cmp	r3, r2
 8002e0e:	d06c      	beq.n	8002eea <HAL_DMAEx_List_Init+0x162>
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	4a5c      	ldr	r2, [pc, #368]	@ (8002f88 <HAL_DMAEx_List_Init+0x200>)
 8002e16:	4293      	cmp	r3, r2
 8002e18:	d067      	beq.n	8002eea <HAL_DMAEx_List_Init+0x162>
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	4a5b      	ldr	r2, [pc, #364]	@ (8002f8c <HAL_DMAEx_List_Init+0x204>)
 8002e20:	4293      	cmp	r3, r2
 8002e22:	d062      	beq.n	8002eea <HAL_DMAEx_List_Init+0x162>
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	4a59      	ldr	r2, [pc, #356]	@ (8002f90 <HAL_DMAEx_List_Init+0x208>)
 8002e2a:	4293      	cmp	r3, r2
 8002e2c:	d05d      	beq.n	8002eea <HAL_DMAEx_List_Init+0x162>
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	4a58      	ldr	r2, [pc, #352]	@ (8002f94 <HAL_DMAEx_List_Init+0x20c>)
 8002e34:	4293      	cmp	r3, r2
 8002e36:	d058      	beq.n	8002eea <HAL_DMAEx_List_Init+0x162>
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	4a56      	ldr	r2, [pc, #344]	@ (8002f98 <HAL_DMAEx_List_Init+0x210>)
 8002e3e:	4293      	cmp	r3, r2
 8002e40:	d053      	beq.n	8002eea <HAL_DMAEx_List_Init+0x162>
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	4a55      	ldr	r2, [pc, #340]	@ (8002f9c <HAL_DMAEx_List_Init+0x214>)
 8002e48:	4293      	cmp	r3, r2
 8002e4a:	d04e      	beq.n	8002eea <HAL_DMAEx_List_Init+0x162>
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	4a53      	ldr	r2, [pc, #332]	@ (8002fa0 <HAL_DMAEx_List_Init+0x218>)
 8002e52:	4293      	cmp	r3, r2
 8002e54:	d049      	beq.n	8002eea <HAL_DMAEx_List_Init+0x162>
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	4a52      	ldr	r2, [pc, #328]	@ (8002fa4 <HAL_DMAEx_List_Init+0x21c>)
 8002e5c:	4293      	cmp	r3, r2
 8002e5e:	d044      	beq.n	8002eea <HAL_DMAEx_List_Init+0x162>
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	4a50      	ldr	r2, [pc, #320]	@ (8002fa8 <HAL_DMAEx_List_Init+0x220>)
 8002e66:	4293      	cmp	r3, r2
 8002e68:	d03f      	beq.n	8002eea <HAL_DMAEx_List_Init+0x162>
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	4a4f      	ldr	r2, [pc, #316]	@ (8002fac <HAL_DMAEx_List_Init+0x224>)
 8002e70:	4293      	cmp	r3, r2
 8002e72:	d03a      	beq.n	8002eea <HAL_DMAEx_List_Init+0x162>
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	4a4d      	ldr	r2, [pc, #308]	@ (8002fb0 <HAL_DMAEx_List_Init+0x228>)
 8002e7a:	4293      	cmp	r3, r2
 8002e7c:	d035      	beq.n	8002eea <HAL_DMAEx_List_Init+0x162>
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	4a4c      	ldr	r2, [pc, #304]	@ (8002fb4 <HAL_DMAEx_List_Init+0x22c>)
 8002e84:	4293      	cmp	r3, r2
 8002e86:	d030      	beq.n	8002eea <HAL_DMAEx_List_Init+0x162>
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	4a4a      	ldr	r2, [pc, #296]	@ (8002fb8 <HAL_DMAEx_List_Init+0x230>)
 8002e8e:	4293      	cmp	r3, r2
 8002e90:	d02b      	beq.n	8002eea <HAL_DMAEx_List_Init+0x162>
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	4a49      	ldr	r2, [pc, #292]	@ (8002fbc <HAL_DMAEx_List_Init+0x234>)
 8002e98:	4293      	cmp	r3, r2
 8002e9a:	d026      	beq.n	8002eea <HAL_DMAEx_List_Init+0x162>
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	4a47      	ldr	r2, [pc, #284]	@ (8002fc0 <HAL_DMAEx_List_Init+0x238>)
 8002ea2:	4293      	cmp	r3, r2
 8002ea4:	d021      	beq.n	8002eea <HAL_DMAEx_List_Init+0x162>
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	4a46      	ldr	r2, [pc, #280]	@ (8002fc4 <HAL_DMAEx_List_Init+0x23c>)
 8002eac:	4293      	cmp	r3, r2
 8002eae:	d01c      	beq.n	8002eea <HAL_DMAEx_List_Init+0x162>
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	4a44      	ldr	r2, [pc, #272]	@ (8002fc8 <HAL_DMAEx_List_Init+0x240>)
 8002eb6:	4293      	cmp	r3, r2
 8002eb8:	d017      	beq.n	8002eea <HAL_DMAEx_List_Init+0x162>
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	4a43      	ldr	r2, [pc, #268]	@ (8002fcc <HAL_DMAEx_List_Init+0x244>)
 8002ec0:	4293      	cmp	r3, r2
 8002ec2:	d012      	beq.n	8002eea <HAL_DMAEx_List_Init+0x162>
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	4a41      	ldr	r2, [pc, #260]	@ (8002fd0 <HAL_DMAEx_List_Init+0x248>)
 8002eca:	4293      	cmp	r3, r2
 8002ecc:	d00d      	beq.n	8002eea <HAL_DMAEx_List_Init+0x162>
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	4a40      	ldr	r2, [pc, #256]	@ (8002fd4 <HAL_DMAEx_List_Init+0x24c>)
 8002ed4:	4293      	cmp	r3, r2
 8002ed6:	d008      	beq.n	8002eea <HAL_DMAEx_List_Init+0x162>
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	4a3e      	ldr	r2, [pc, #248]	@ (8002fd8 <HAL_DMAEx_List_Init+0x250>)
 8002ede:	4293      	cmp	r3, r2
 8002ee0:	d003      	beq.n	8002eea <HAL_DMAEx_List_Init+0x162>
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	4a3d      	ldr	r2, [pc, #244]	@ (8002fdc <HAL_DMAEx_List_Init+0x254>)
 8002ee8:	4293      	cmp	r3, r2
  {
    assert_param(IS_DMA_LINK_ALLOCATED_PORT(hdma->InitLinkedList.LinkAllocatedPort));
  }

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	2200      	movs	r2, #0
 8002eee:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	2202      	movs	r2, #2
 8002ef6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Disable the DMA channel */
  __HAL_DMA_DISABLE(hdma);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	695a      	ldr	r2, [r3, #20]
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f042 0206 	orr.w	r2, r2, #6
 8002f08:	615a      	str	r2, [r3, #20]

  /* Check if the DMA channel is effectively disabled */
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 8002f0a:	e00f      	b.n	8002f2c <HAL_DMAEx_List_Init+0x1a4>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 8002f0c:	f7fe fc5c 	bl	80017c8 <HAL_GetTick>
 8002f10:	4602      	mov	r2, r0
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	1ad3      	subs	r3, r2, r3
 8002f16:	2b05      	cmp	r3, #5
 8002f18:	d908      	bls.n	8002f2c <HAL_DMAEx_List_Init+0x1a4>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	2210      	movs	r2, #16
 8002f1e:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_ERROR;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	2203      	movs	r2, #3
 8002f24:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

      return HAL_ERROR;
 8002f28:	2301      	movs	r3, #1
 8002f2a:	e015      	b.n	8002f58 <HAL_DMAEx_List_Init+0x1d0>
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	695b      	ldr	r3, [r3, #20]
 8002f32:	f003 0301 	and.w	r3, r3, #1
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d1e8      	bne.n	8002f0c <HAL_DMAEx_List_Init+0x184>
    }
  }

  /* Initialize the DMA channel registers */
  DMA_List_Init(hdma);
 8002f3a:	6878      	ldr	r0, [r7, #4]
 8002f3c:	f000 faf2 	bl	8003524 <DMA_List_Init>

  /* Update DMA channel operation mode */
  hdma->Mode = hdma->InitLinkedList.LinkedListMode;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Update the DMA channel error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_READY;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	2201      	movs	r2, #1
 8002f52:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 8002f56:	2300      	movs	r3, #0
}
 8002f58:	4618      	mov	r0, r3
 8002f5a:	3710      	adds	r7, #16
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	bd80      	pop	{r7, pc}
 8002f60:	40020050 	.word	0x40020050
 8002f64:	50020050 	.word	0x50020050
 8002f68:	400200d0 	.word	0x400200d0
 8002f6c:	500200d0 	.word	0x500200d0
 8002f70:	40020150 	.word	0x40020150
 8002f74:	50020150 	.word	0x50020150
 8002f78:	400201d0 	.word	0x400201d0
 8002f7c:	500201d0 	.word	0x500201d0
 8002f80:	40020250 	.word	0x40020250
 8002f84:	50020250 	.word	0x50020250
 8002f88:	400202d0 	.word	0x400202d0
 8002f8c:	500202d0 	.word	0x500202d0
 8002f90:	40020350 	.word	0x40020350
 8002f94:	50020350 	.word	0x50020350
 8002f98:	400203d0 	.word	0x400203d0
 8002f9c:	500203d0 	.word	0x500203d0
 8002fa0:	40020450 	.word	0x40020450
 8002fa4:	50020450 	.word	0x50020450
 8002fa8:	400204d0 	.word	0x400204d0
 8002fac:	500204d0 	.word	0x500204d0
 8002fb0:	40020550 	.word	0x40020550
 8002fb4:	50020550 	.word	0x50020550
 8002fb8:	400205d0 	.word	0x400205d0
 8002fbc:	500205d0 	.word	0x500205d0
 8002fc0:	40020650 	.word	0x40020650
 8002fc4:	50020650 	.word	0x50020650
 8002fc8:	400206d0 	.word	0x400206d0
 8002fcc:	500206d0 	.word	0x500206d0
 8002fd0:	40020750 	.word	0x40020750
 8002fd4:	50020750 	.word	0x50020750
 8002fd8:	400207d0 	.word	0x400207d0
 8002fdc:	500207d0 	.word	0x500207d0

08002fe0 <HAL_DMAEx_List_Start>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_Start(DMA_HandleTypeDef *const hdma)
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	b086      	sub	sp, #24
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
  HAL_DMA_StateTypeDef dma_state;
  uint32_t ccr_value;
  uint32_t cllr_mask;

  /* Check the DMA peripheral handle and the linked-list queue parameters */
  if ((hdma == NULL) || (hdma->LinkedListQueue == NULL))
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d003      	beq.n	8002ff6 <HAL_DMAEx_List_Start+0x16>
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d101      	bne.n	8002ffa <HAL_DMAEx_List_Start+0x1a>
  {
    return HAL_ERROR;
 8002ff6:	2301      	movs	r3, #1
 8002ff8:	e062      	b.n	80030c0 <HAL_DMAEx_List_Start+0xe0>
  }

  /* Check DMA channel state */
  dma_state = hdma->State;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003000:	75fb      	strb	r3, [r7, #23]
  ccr_value = hdma->Instance->CCR & DMA_CCR_LSM;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	695b      	ldr	r3, [r3, #20]
 8003008:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800300c:	613b      	str	r3, [r7, #16]
  if ((dma_state == HAL_DMA_STATE_READY) || ((dma_state == HAL_DMA_STATE_BUSY) && (ccr_value != 0U)))
 800300e:	7dfb      	ldrb	r3, [r7, #23]
 8003010:	2b01      	cmp	r3, #1
 8003012:	d005      	beq.n	8003020 <HAL_DMAEx_List_Start+0x40>
 8003014:	7dfb      	ldrb	r3, [r7, #23]
 8003016:	2b02      	cmp	r3, #2
 8003018:	d14a      	bne.n	80030b0 <HAL_DMAEx_List_Start+0xd0>
 800301a:	693b      	ldr	r3, [r7, #16]
 800301c:	2b00      	cmp	r3, #0
 800301e:	d047      	beq.n	80030b0 <HAL_DMAEx_List_Start+0xd0>
  {
    /* Check DMA channel state is ready */
    if (hdma->State == HAL_DMA_STATE_READY)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003026:	b2db      	uxtb	r3, r3
 8003028:	2b01      	cmp	r3, #1
 800302a:	d137      	bne.n	800309c <HAL_DMAEx_List_Start+0xbc>
    {
      /* Process locked */
      __HAL_LOCK(hdma);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8003032:	2b01      	cmp	r3, #1
 8003034:	d101      	bne.n	800303a <HAL_DMAEx_List_Start+0x5a>
 8003036:	2302      	movs	r3, #2
 8003038:	e042      	b.n	80030c0 <HAL_DMAEx_List_Start+0xe0>
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	2201      	movs	r2, #1
 800303e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Update the DMA channel and the queue states */
      hdma->State                  = HAL_DMA_STATE_BUSY;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	2202      	movs	r2, #2
 8003046:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_BUSY;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800304e:	2202      	movs	r2, #2
 8003050:	731a      	strb	r2, [r3, #12]

      /* Update the DMA channel and the queue error codes */
      hdma->ErrorCode                  = HAL_DMA_ERROR_NONE;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	2200      	movs	r2, #0
 8003056:	659a      	str	r2, [r3, #88]	@ 0x58
      hdma->LinkedListQueue->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800305c:	2200      	movs	r2, #0
 800305e:	611a      	str	r2, [r3, #16]

      /* Get CLLR register mask and offset */
      DMA_List_GetCLLRNodeInfo(hdma->LinkedListQueue->Head, &cllr_mask, NULL);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f107 010c 	add.w	r1, r7, #12
 800306a:	2200      	movs	r2, #0
 800306c:	4618      	mov	r0, r3
 800306e:	f000 fe7f 	bl	8003d70 <DMA_List_GetCLLRNodeInfo>

      /* Update DMA registers for linked-list transfer */
      hdma->Instance->CLBAR = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLBAR_LBA);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	4619      	mov	r1, r3
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681a      	ldr	r2, [r3, #0]
 800307e:	0c0b      	lsrs	r3, r1, #16
 8003080:	041b      	lsls	r3, r3, #16
 8003082:	6013      	str	r3, [r2, #0]
      hdma->Instance->CLLR  = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLLR_LA) | cllr_mask;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	461a      	mov	r2, r3
 800308c:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8003090:	4013      	ands	r3, r2
 8003092:	68f9      	ldr	r1, [r7, #12]
 8003094:	687a      	ldr	r2, [r7, #4]
 8003096:	6812      	ldr	r2, [r2, #0]
 8003098:	430b      	orrs	r3, r1
 800309a:	67d3      	str	r3, [r2, #124]	@ 0x7c
    }

    /* Enable DMA channel */
    __HAL_DMA_ENABLE(hdma);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	695a      	ldr	r2, [r3, #20]
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f042 0201 	orr.w	r2, r2, #1
 80030aa:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
 80030ac:	2300      	movs	r3, #0
 80030ae:	e007      	b.n	80030c0 <HAL_DMAEx_List_Start+0xe0>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	2240      	movs	r2, #64	@ 0x40
 80030b4:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	2200      	movs	r2, #0
 80030ba:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
 80030be:	2301      	movs	r3, #1
}
 80030c0:	4618      	mov	r0, r3
 80030c2:	3718      	adds	r7, #24
 80030c4:	46bd      	mov	sp, r7
 80030c6:	bd80      	pop	{r7, pc}

080030c8 <HAL_DMAEx_List_Start_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_Start_IT(DMA_HandleTypeDef *const hdma)
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	b086      	sub	sp, #24
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	6078      	str	r0, [r7, #4]
  HAL_DMA_StateTypeDef dma_state;
  uint32_t ccr_value;
  uint32_t cllr_mask;

  /* Check the DMA peripheral handle and the linked-list queue parameters */
  if ((hdma == NULL) || (hdma->LinkedListQueue == NULL))
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d003      	beq.n	80030de <HAL_DMAEx_List_Start_IT+0x16>
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d101      	bne.n	80030e2 <HAL_DMAEx_List_Start_IT+0x1a>
  {
    return HAL_ERROR;
 80030de:	2301      	movs	r3, #1
 80030e0:	e082      	b.n	80031e8 <HAL_DMAEx_List_Start_IT+0x120>
  }

  /* Check DMA channel state */
  dma_state = hdma->State;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80030e8:	75fb      	strb	r3, [r7, #23]
  ccr_value = hdma->Instance->CCR & DMA_CCR_LSM;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	695b      	ldr	r3, [r3, #20]
 80030f0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80030f4:	613b      	str	r3, [r7, #16]
  if ((dma_state == HAL_DMA_STATE_READY) || ((dma_state == HAL_DMA_STATE_BUSY) && (ccr_value != 0U)))
 80030f6:	7dfb      	ldrb	r3, [r7, #23]
 80030f8:	2b01      	cmp	r3, #1
 80030fa:	d005      	beq.n	8003108 <HAL_DMAEx_List_Start_IT+0x40>
 80030fc:	7dfb      	ldrb	r3, [r7, #23]
 80030fe:	2b02      	cmp	r3, #2
 8003100:	d16a      	bne.n	80031d8 <HAL_DMAEx_List_Start_IT+0x110>
 8003102:	693b      	ldr	r3, [r7, #16]
 8003104:	2b00      	cmp	r3, #0
 8003106:	d067      	beq.n	80031d8 <HAL_DMAEx_List_Start_IT+0x110>
  {
    /* Check DMA channel state is ready */
    if (hdma->State == HAL_DMA_STATE_READY)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800310e:	b2db      	uxtb	r3, r3
 8003110:	2b01      	cmp	r3, #1
 8003112:	d157      	bne.n	80031c4 <HAL_DMAEx_List_Start_IT+0xfc>
    {
      /* Process locked */
      __HAL_LOCK(hdma);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 800311a:	2b01      	cmp	r3, #1
 800311c:	d101      	bne.n	8003122 <HAL_DMAEx_List_Start_IT+0x5a>
 800311e:	2302      	movs	r3, #2
 8003120:	e062      	b.n	80031e8 <HAL_DMAEx_List_Start_IT+0x120>
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	2201      	movs	r2, #1
 8003126:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Update the DMA channel and the queue states */
      hdma->State                  = HAL_DMA_STATE_BUSY;
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	2202      	movs	r2, #2
 800312e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_BUSY;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003136:	2202      	movs	r2, #2
 8003138:	731a      	strb	r2, [r3, #12]

      /* Update the DMA channel and the queue error codes */
      hdma->ErrorCode                  = HAL_DMA_ERROR_NONE;
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	2200      	movs	r2, #0
 800313e:	659a      	str	r2, [r3, #88]	@ 0x58
      hdma->LinkedListQueue->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003144:	2200      	movs	r2, #0
 8003146:	611a      	str	r2, [r3, #16]

      /* Enable common interrupts: Transfer Complete and Transfer Errors ITs */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	695a      	ldr	r2, [r3, #20]
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f442 42ba 	orr.w	r2, r2, #23808	@ 0x5d00
 8003156:	615a      	str	r2, [r3, #20]

      /* Check half transfer complete callback */
      if (hdma->XferHalfCpltCallback != NULL)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800315c:	2b00      	cmp	r3, #0
 800315e:	d007      	beq.n	8003170 <HAL_DMAEx_List_Start_IT+0xa8>
      {
        /* If half transfer complete callback is set, enable the corresponding IT */
        __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	695a      	ldr	r2, [r3, #20]
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800316e:	615a      	str	r2, [r3, #20]
      }

      /* Check suspend callback */
      if (hdma->XferSuspendCallback != NULL)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003174:	2b00      	cmp	r3, #0
 8003176:	d007      	beq.n	8003188 <HAL_DMAEx_List_Start_IT+0xc0>
      {
        /* If transfer suspend callback is set, enable the corresponding IT */
        __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	695a      	ldr	r2, [r3, #20]
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003186:	615a      	str	r2, [r3, #20]
      }

      /* Get CLLR register mask and offset */
      DMA_List_GetCLLRNodeInfo(hdma->LinkedListQueue->Head, &cllr_mask, NULL);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f107 010c 	add.w	r1, r7, #12
 8003192:	2200      	movs	r2, #0
 8003194:	4618      	mov	r0, r3
 8003196:	f000 fdeb 	bl	8003d70 <DMA_List_GetCLLRNodeInfo>

      /* Update DMA registers for linked-list transfer */
      hdma->Instance->CLBAR = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLBAR_LBA);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	4619      	mov	r1, r3
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681a      	ldr	r2, [r3, #0]
 80031a6:	0c0b      	lsrs	r3, r1, #16
 80031a8:	041b      	lsls	r3, r3, #16
 80031aa:	6013      	str	r3, [r2, #0]
      hdma->Instance->CLLR  = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLLR_LA) | cllr_mask;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	461a      	mov	r2, r3
 80031b4:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 80031b8:	4013      	ands	r3, r2
 80031ba:	68f9      	ldr	r1, [r7, #12]
 80031bc:	687a      	ldr	r2, [r7, #4]
 80031be:	6812      	ldr	r2, [r2, #0]
 80031c0:	430b      	orrs	r3, r1
 80031c2:	67d3      	str	r3, [r2, #124]	@ 0x7c
    }

    /* Enable DMA channel */
    __HAL_DMA_ENABLE(hdma);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	695a      	ldr	r2, [r3, #20]
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f042 0201 	orr.w	r2, r2, #1
 80031d2:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
 80031d4:	2300      	movs	r3, #0
 80031d6:	e007      	b.n	80031e8 <HAL_DMAEx_List_Start_IT+0x120>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	2240      	movs	r2, #64	@ 0x40
 80031dc:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	2200      	movs	r2, #0
 80031e2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
 80031e6:	2301      	movs	r3, #1
}
 80031e8:	4618      	mov	r0, r3
 80031ea:	3718      	adds	r7, #24
 80031ec:	46bd      	mov	sp, r7
 80031ee:	bd80      	pop	{r7, pc}

080031f0 <HAL_DMAEx_List_BuildNode>:
  *         addressable space.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_BuildNode(DMA_NodeConfTypeDef const *const pNodeConfig,
                                           DMA_NodeTypeDef *const pNode)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b082      	sub	sp, #8
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
 80031f8:	6039      	str	r1, [r7, #0]
  /* Check the node configuration and physical node parameters */
  if ((pNodeConfig == NULL) || (pNode == NULL))
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d002      	beq.n	8003206 <HAL_DMAEx_List_BuildNode+0x16>
 8003200:	683b      	ldr	r3, [r7, #0]
 8003202:	2b00      	cmp	r3, #0
 8003204:	d101      	bne.n	800320a <HAL_DMAEx_List_BuildNode+0x1a>
  {
    return HAL_ERROR;
 8003206:	2301      	movs	r3, #1
 8003208:	e004      	b.n	8003214 <HAL_DMAEx_List_BuildNode+0x24>
  assert_param(IS_DMA_ATTRIBUTES(pNodeConfig->SrcSecure));
  assert_param(IS_DMA_ATTRIBUTES(pNodeConfig->DestSecure));
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  /* Build the DMA channel node */
  DMA_List_BuildNode(pNodeConfig, pNode);
 800320a:	6839      	ldr	r1, [r7, #0]
 800320c:	6878      	ldr	r0, [r7, #4]
 800320e:	f000 fae1 	bl	80037d4 <DMA_List_BuildNode>

  return HAL_OK;
 8003212:	2300      	movs	r3, #0
}
 8003214:	4618      	mov	r0, r3
 8003216:	3708      	adds	r7, #8
 8003218:	46bd      	mov	sp, r7
 800321a:	bd80      	pop	{r7, pc}

0800321c <HAL_DMAEx_List_GetNodeConfig>:
  *                       configurations.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_GetNodeConfig(DMA_NodeConfTypeDef *const pNodeConfig,
                                               DMA_NodeTypeDef const *const pNode)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	b082      	sub	sp, #8
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
 8003224:	6039      	str	r1, [r7, #0]
  /* Check the node configuration and physical node parameters */
  if ((pNodeConfig == NULL) || (pNode == NULL))
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	2b00      	cmp	r3, #0
 800322a:	d002      	beq.n	8003232 <HAL_DMAEx_List_GetNodeConfig+0x16>
 800322c:	683b      	ldr	r3, [r7, #0]
 800322e:	2b00      	cmp	r3, #0
 8003230:	d101      	bne.n	8003236 <HAL_DMAEx_List_GetNodeConfig+0x1a>
  {
    return HAL_ERROR;
 8003232:	2301      	movs	r3, #1
 8003234:	e004      	b.n	8003240 <HAL_DMAEx_List_GetNodeConfig+0x24>
  }

  /* Get the DMA channel node configuration */
  DMA_List_GetNodeConfig(pNodeConfig, pNode);
 8003236:	6839      	ldr	r1, [r7, #0]
 8003238:	6878      	ldr	r0, [r7, #4]
 800323a:	f000 fc23 	bl	8003a84 <DMA_List_GetNodeConfig>

  return HAL_OK;
 800323e:	2300      	movs	r3, #0
}
 8003240:	4618      	mov	r0, r3
 8003242:	3708      	adds	r7, #8
 8003244:	46bd      	mov	sp, r7
 8003246:	bd80      	pop	{r7, pc}

08003248 <HAL_DMAEx_List_InsertNode_Tail>:
  *                     configurations.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_InsertNode_Tail(DMA_QListTypeDef *const pQList,
                                                 DMA_NodeTypeDef *const pNewNode)
{
 8003248:	b580      	push	{r7, lr}
 800324a:	b08a      	sub	sp, #40	@ 0x28
 800324c:	af00      	add	r7, sp, #0
 800324e:	6078      	str	r0, [r7, #4]
 8003250:	6039      	str	r1, [r7, #0]
  uint32_t cllr_mask;
  uint32_t cllr_offset;
  DMA_NodeInQInfoTypeDef node_info;

  /* Check the queue and the new node parameters */
  if ((pQList == NULL) || (pNewNode == NULL))
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	2b00      	cmp	r3, #0
 8003256:	d002      	beq.n	800325e <HAL_DMAEx_List_InsertNode_Tail+0x16>
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	2b00      	cmp	r3, #0
 800325c:	d101      	bne.n	8003262 <HAL_DMAEx_List_InsertNode_Tail+0x1a>
  {
    return HAL_ERROR;
 800325e:	2301      	movs	r3, #1
 8003260:	e066      	b.n	8003330 <HAL_DMAEx_List_InsertNode_Tail+0xe8>
  }

  /* Check queue type */
  if (pQList->Type == QUEUE_TYPE_DYNAMIC)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	695b      	ldr	r3, [r3, #20]
 8003266:	2b01      	cmp	r3, #1
 8003268:	d104      	bne.n	8003274 <HAL_DMAEx_List_InsertNode_Tail+0x2c>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	2204      	movs	r2, #4
 800326e:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 8003270:	2301      	movs	r3, #1
 8003272:	e05d      	b.n	8003330 <HAL_DMAEx_List_InsertNode_Tail+0xe8>
  }

  /* Check nodes base addresses */
  if (DMA_List_CheckNodesBaseAddresses(pQList->Head, pNewNode, NULL) != 0U)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	2200      	movs	r2, #0
 800327a:	6839      	ldr	r1, [r7, #0]
 800327c:	4618      	mov	r0, r3
 800327e:	f000 fd0b 	bl	8003c98 <DMA_List_CheckNodesBaseAddresses>
 8003282:	4603      	mov	r3, r0
 8003284:	2b00      	cmp	r3, #0
 8003286:	d004      	beq.n	8003292 <HAL_DMAEx_List_InsertNode_Tail+0x4a>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_OUTOFRANGE;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	2205      	movs	r2, #5
 800328c:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 800328e:	2301      	movs	r3, #1
 8003290:	e04e      	b.n	8003330 <HAL_DMAEx_List_InsertNode_Tail+0xe8>
  }

  /* Check nodes types compatibility */
  if (DMA_List_CheckNodesTypes(pQList->Head, pNewNode, NULL) != 0U)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	2200      	movs	r2, #0
 8003298:	6839      	ldr	r1, [r7, #0]
 800329a:	4618      	mov	r0, r3
 800329c:	f000 fd2c 	bl	8003cf8 <DMA_List_CheckNodesTypes>
 80032a0:	4603      	mov	r3, r0
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d004      	beq.n	80032b0 <HAL_DMAEx_List_InsertNode_Tail+0x68>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	2204      	movs	r2, #4
 80032aa:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 80032ac:	2301      	movs	r3, #1
 80032ae:	e03f      	b.n	8003330 <HAL_DMAEx_List_InsertNode_Tail+0xe8>
  }

  /* Empty queue */
  if (pQList->Head == NULL)
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d103      	bne.n	80032c0 <HAL_DMAEx_List_InsertNode_Tail+0x78>
  {
    pQList->Head = pNewNode;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	683a      	ldr	r2, [r7, #0]
 80032bc:	601a      	str	r2, [r3, #0]
 80032be:	e02b      	b.n	8003318 <HAL_DMAEx_List_InsertNode_Tail+0xd0>
  }
  /* Not empty queue */
  else
  {
    /* Get CLLR register mask and offset */
    DMA_List_GetCLLRNodeInfo(pNewNode, &cllr_mask, &cllr_offset);
 80032c0:	f107 0220 	add.w	r2, r7, #32
 80032c4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80032c8:	4619      	mov	r1, r3
 80032ca:	6838      	ldr	r0, [r7, #0]
 80032cc:	f000 fd50 	bl	8003d70 <DMA_List_GetCLLRNodeInfo>

    /* Find node and get its position in selected queue */
    node_info.cllr_offset = cllr_offset;
 80032d0:	6a3b      	ldr	r3, [r7, #32]
 80032d2:	60fb      	str	r3, [r7, #12]
    (void)DMA_List_FindNode(pQList, NULL, &node_info);
 80032d4:	f107 030c 	add.w	r3, r7, #12
 80032d8:	461a      	mov	r2, r3
 80032da:	2100      	movs	r1, #0
 80032dc:	6878      	ldr	r0, [r7, #4]
 80032de:	f000 fd77 	bl	8003dd0 <DMA_List_FindNode>

    /* Check if queue is circular */
    if (pQList->FirstCircularNode != NULL)
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	685b      	ldr	r3, [r3, #4]
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d00b      	beq.n	8003302 <HAL_DMAEx_List_InsertNode_Tail+0xba>
    {
      pNewNode->LinkRegisters[cllr_offset] = ((uint32_t)pQList->FirstCircularNode & DMA_CLLR_LA) | cllr_mask;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	685b      	ldr	r3, [r3, #4]
 80032ee:	461a      	mov	r2, r3
 80032f0:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 80032f4:	4013      	ands	r3, r2
 80032f6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80032f8:	6a3a      	ldr	r2, [r7, #32]
 80032fa:	4319      	orrs	r1, r3
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }

    ((DMA_NodeTypeDef *)node_info.currentnode_addr)->LinkRegisters[cllr_offset] =
      ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
 8003302:	683a      	ldr	r2, [r7, #0]
 8003304:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8003308:	4013      	ands	r3, r2
 800330a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
    ((DMA_NodeTypeDef *)node_info.currentnode_addr)->LinkRegisters[cllr_offset] =
 800330c:	69ba      	ldr	r2, [r7, #24]
 800330e:	4610      	mov	r0, r2
 8003310:	6a3a      	ldr	r2, [r7, #32]
      ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
 8003312:	430b      	orrs	r3, r1
    ((DMA_NodeTypeDef *)node_info.currentnode_addr)->LinkRegisters[cllr_offset] =
 8003314:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
  }

  /* Increment queue node number */
  pQList->NodeNumber++;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	689b      	ldr	r3, [r3, #8]
 800331c:	1c5a      	adds	r2, r3, #1
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	609a      	str	r2, [r3, #8]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	2200      	movs	r2, #0
 8003326:	611a      	str	r2, [r3, #16]

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_READY;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	2201      	movs	r2, #1
 800332c:	731a      	strb	r2, [r3, #12]

  /* Prevent MISRA-C2012-Rule-2.2_b */
  UNUSED(node_info);

  return HAL_OK;
 800332e:	2300      	movs	r3, #0
}
 8003330:	4618      	mov	r0, r3
 8003332:	3728      	adds	r7, #40	@ 0x28
 8003334:	46bd      	mov	sp, r7
 8003336:	bd80      	pop	{r7, pc}

08003338 <HAL_DMAEx_List_SetCircularMode>:
  * @brief  Set circular mode for linked-list queue.
  * @param  pQList : Pointer to a DMA_QListTypeDef structure that contains queue information.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_SetCircularMode(DMA_QListTypeDef *const pQList)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	b08a      	sub	sp, #40	@ 0x28
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
  uint32_t cllr_mask;
  uint32_t cllr_offset;
  DMA_NodeInQInfoTypeDef node_info;

  /* Check the queue parameter */
  if (pQList == NULL)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2b00      	cmp	r3, #0
 8003344:	d101      	bne.n	800334a <HAL_DMAEx_List_SetCircularMode+0x12>
  {
    return HAL_ERROR;
 8003346:	2301      	movs	r3, #1
 8003348:	e052      	b.n	80033f0 <HAL_DMAEx_List_SetCircularMode+0xb8>
  }

  /* Check the queue */
  if (pQList->Head == NULL)
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	2b00      	cmp	r3, #0
 8003350:	d104      	bne.n	800335c <HAL_DMAEx_List_SetCircularMode+0x24>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_EMPTY;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	2202      	movs	r2, #2
 8003356:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 8003358:	2301      	movs	r3, #1
 800335a:	e049      	b.n	80033f0 <HAL_DMAEx_List_SetCircularMode+0xb8>
  }

  /* Check queue circular mode */
  if (pQList->FirstCircularNode != NULL)
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	685b      	ldr	r3, [r3, #4]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d00c      	beq.n	800337e <HAL_DMAEx_List_SetCircularMode+0x46>
  {
    if (pQList->FirstCircularNode == pQList->Head)
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	685a      	ldr	r2, [r3, #4]
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	429a      	cmp	r2, r3
 800336e:	d101      	bne.n	8003374 <HAL_DMAEx_List_SetCircularMode+0x3c>
    {
      return HAL_OK;
 8003370:	2300      	movs	r3, #0
 8003372:	e03d      	b.n	80033f0 <HAL_DMAEx_List_SetCircularMode+0xb8>
    }
    else
    {
      /* Update the queue error code */
      pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	2204      	movs	r2, #4
 8003378:	611a      	str	r2, [r3, #16]

      return HAL_ERROR;
 800337a:	2301      	movs	r3, #1
 800337c:	e038      	b.n	80033f0 <HAL_DMAEx_List_SetCircularMode+0xb8>
    }
  }

  /* Check queue type */
  if (pQList->Type == QUEUE_TYPE_DYNAMIC)
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	695b      	ldr	r3, [r3, #20]
 8003382:	2b01      	cmp	r3, #1
 8003384:	d104      	bne.n	8003390 <HAL_DMAEx_List_SetCircularMode+0x58>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	2204      	movs	r2, #4
 800338a:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 800338c:	2301      	movs	r3, #1
 800338e:	e02f      	b.n	80033f0 <HAL_DMAEx_List_SetCircularMode+0xb8>
  }

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_BUSY;
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	2202      	movs	r2, #2
 8003394:	731a      	strb	r2, [r3, #12]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	2200      	movs	r2, #0
 800339a:	611a      	str	r2, [r3, #16]

  /* Get CLLR register mask and offset */
  DMA_List_GetCLLRNodeInfo(pQList->Head, &cllr_mask, &cllr_offset);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f107 0220 	add.w	r2, r7, #32
 80033a4:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 80033a8:	4618      	mov	r0, r3
 80033aa:	f000 fce1 	bl	8003d70 <DMA_List_GetCLLRNodeInfo>

  /* Find the last queue node and get its position in selected queue */
  node_info.cllr_offset = cllr_offset;
 80033ae:	6a3b      	ldr	r3, [r7, #32]
 80033b0:	60fb      	str	r3, [r7, #12]
  (void)DMA_List_FindNode(pQList, NULL, &node_info);
 80033b2:	f107 030c 	add.w	r3, r7, #12
 80033b6:	461a      	mov	r2, r3
 80033b8:	2100      	movs	r1, #0
 80033ba:	6878      	ldr	r0, [r7, #4]
 80033bc:	f000 fd08 	bl	8003dd0 <DMA_List_FindNode>

  /* Set circular mode */
  ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
    ((uint32_t)pQList->Head & DMA_CLLR_LA) | cllr_mask;
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	461a      	mov	r2, r3
 80033c6:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 80033ca:	4013      	ands	r3, r2
 80033cc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
  ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
 80033ce:	69ba      	ldr	r2, [r7, #24]
 80033d0:	4610      	mov	r0, r2
 80033d2:	6a3a      	ldr	r2, [r7, #32]
    ((uint32_t)pQList->Head & DMA_CLLR_LA) | cllr_mask;
 80033d4:	430b      	orrs	r3, r1
  ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
 80033d6:	f840 3022 	str.w	r3, [r0, r2, lsl #2]

  /* Update linked-list circular state */
  pQList->FirstCircularNode = pQList->Head;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681a      	ldr	r2, [r3, #0]
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	605a      	str	r2, [r3, #4]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	2200      	movs	r2, #0
 80033e6:	611a      	str	r2, [r3, #16]

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_READY;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	2201      	movs	r2, #1
 80033ec:	731a      	strb	r2, [r3, #12]

  /* Prevent MISRA-C2012-Rule-2.2_b */
  UNUSED(node_info);

  return HAL_OK;
 80033ee:	2300      	movs	r3, #0
}
 80033f0:	4618      	mov	r0, r3
 80033f2:	3728      	adds	r7, #40	@ 0x28
 80033f4:	46bd      	mov	sp, r7
 80033f6:	bd80      	pop	{r7, pc}

080033f8 <HAL_DMAEx_List_LinkQ>:
  * @param  pQList : Pointer to a DMA_QListTypeDef structure that contains queue information.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_LinkQ(DMA_HandleTypeDef *const hdma,
                                       DMA_QListTypeDef *const pQList)
{
 80033f8:	b480      	push	{r7}
 80033fa:	b085      	sub	sp, #20
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]
 8003400:	6039      	str	r1, [r7, #0]
  HAL_DMA_StateTypeDef state;

  /* Check the DMA channel handle and the queue parameters */
  if ((hdma == NULL) || (pQList == NULL))
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	2b00      	cmp	r3, #0
 8003406:	d002      	beq.n	800340e <HAL_DMAEx_List_LinkQ+0x16>
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	2b00      	cmp	r3, #0
 800340c:	d101      	bne.n	8003412 <HAL_DMAEx_List_LinkQ+0x1a>
  {
    return HAL_ERROR;
 800340e:	2301      	movs	r3, #1
 8003410:	e072      	b.n	80034f8 <HAL_DMAEx_List_LinkQ+0x100>
  }

  /* Get DMA state */
  state = hdma->State;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003418:	73fb      	strb	r3, [r7, #15]

  /* Check DMA channel state */
  if ((hdma->State == HAL_DMA_STATE_BUSY) || (state == HAL_DMA_STATE_SUSPEND))
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003420:	b2db      	uxtb	r3, r3
 8003422:	2b02      	cmp	r3, #2
 8003424:	d002      	beq.n	800342c <HAL_DMAEx_List_LinkQ+0x34>
 8003426:	7bfb      	ldrb	r3, [r7, #15]
 8003428:	2b05      	cmp	r3, #5
 800342a:	d108      	bne.n	800343e <HAL_DMAEx_List_LinkQ+0x46>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2240      	movs	r2, #64	@ 0x40
 8003430:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	2200      	movs	r2, #0
 8003436:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
 800343a:	2301      	movs	r3, #1
 800343c:	e05c      	b.n	80034f8 <HAL_DMAEx_List_LinkQ+0x100>
  }

  /* Check queue state */
  if (pQList->State == HAL_DMA_QUEUE_STATE_BUSY)
 800343e:	683b      	ldr	r3, [r7, #0]
 8003440:	7b1b      	ldrb	r3, [r3, #12]
 8003442:	b2db      	uxtb	r3, r3
 8003444:	2b02      	cmp	r3, #2
 8003446:	d104      	bne.n	8003452 <HAL_DMAEx_List_LinkQ+0x5a>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_BUSY;
 8003448:	683b      	ldr	r3, [r7, #0]
 800344a:	2201      	movs	r2, #1
 800344c:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 800344e:	2301      	movs	r3, #1
 8003450:	e052      	b.n	80034f8 <HAL_DMAEx_List_LinkQ+0x100>
  }

  /* Check linearity compatibility */
  if ((IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) == 0U) &&
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	4a2b      	ldr	r2, [pc, #172]	@ (8003504 <HAL_DMAEx_List_LinkQ+0x10c>)
 8003458:	4293      	cmp	r3, r2
 800345a:	d022      	beq.n	80034a2 <HAL_DMAEx_List_LinkQ+0xaa>
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	4a29      	ldr	r2, [pc, #164]	@ (8003508 <HAL_DMAEx_List_LinkQ+0x110>)
 8003462:	4293      	cmp	r3, r2
 8003464:	d01d      	beq.n	80034a2 <HAL_DMAEx_List_LinkQ+0xaa>
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	4a28      	ldr	r2, [pc, #160]	@ (800350c <HAL_DMAEx_List_LinkQ+0x114>)
 800346c:	4293      	cmp	r3, r2
 800346e:	d018      	beq.n	80034a2 <HAL_DMAEx_List_LinkQ+0xaa>
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	4a26      	ldr	r2, [pc, #152]	@ (8003510 <HAL_DMAEx_List_LinkQ+0x118>)
 8003476:	4293      	cmp	r3, r2
 8003478:	d013      	beq.n	80034a2 <HAL_DMAEx_List_LinkQ+0xaa>
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4a25      	ldr	r2, [pc, #148]	@ (8003514 <HAL_DMAEx_List_LinkQ+0x11c>)
 8003480:	4293      	cmp	r3, r2
 8003482:	d00e      	beq.n	80034a2 <HAL_DMAEx_List_LinkQ+0xaa>
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	4a23      	ldr	r2, [pc, #140]	@ (8003518 <HAL_DMAEx_List_LinkQ+0x120>)
 800348a:	4293      	cmp	r3, r2
 800348c:	d009      	beq.n	80034a2 <HAL_DMAEx_List_LinkQ+0xaa>
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	4a22      	ldr	r2, [pc, #136]	@ (800351c <HAL_DMAEx_List_LinkQ+0x124>)
 8003494:	4293      	cmp	r3, r2
 8003496:	d004      	beq.n	80034a2 <HAL_DMAEx_List_LinkQ+0xaa>
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	4a20      	ldr	r2, [pc, #128]	@ (8003520 <HAL_DMAEx_List_LinkQ+0x128>)
 800349e:	4293      	cmp	r3, r2
 80034a0:	d101      	bne.n	80034a6 <HAL_DMAEx_List_LinkQ+0xae>
 80034a2:	2301      	movs	r3, #1
 80034a4:	e000      	b.n	80034a8 <HAL_DMAEx_List_LinkQ+0xb0>
 80034a6:	2300      	movs	r3, #0
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d10b      	bne.n	80034c4 <HAL_DMAEx_List_LinkQ+0xcc>
      ((pQList->Head->NodeInfo & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR))
 80034ac:	683b      	ldr	r3, [r7, #0]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	6a1b      	ldr	r3, [r3, #32]
 80034b2:	f003 0302 	and.w	r3, r3, #2
  if ((IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) == 0U) &&
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d004      	beq.n	80034c4 <HAL_DMAEx_List_LinkQ+0xcc>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_UNSUPPORTED;
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	2203      	movs	r2, #3
 80034be:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 80034c0:	2301      	movs	r3, #1
 80034c2:	e019      	b.n	80034f8 <HAL_DMAEx_List_LinkQ+0x100>
  }

  /* Check circularity compatibility */
  if (hdma->Mode == DMA_LINKEDLIST_CIRCULAR)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80034c8:	2b81      	cmp	r3, #129	@ 0x81
 80034ca:	d108      	bne.n	80034de <HAL_DMAEx_List_LinkQ+0xe6>
  {
    /* Check first circular node */
    if (pQList->FirstCircularNode == NULL)
 80034cc:	683b      	ldr	r3, [r7, #0]
 80034ce:	685b      	ldr	r3, [r3, #4]
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d10d      	bne.n	80034f0 <HAL_DMAEx_List_LinkQ+0xf8>
    {
      /* Update the queue error code */
      pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	2204      	movs	r2, #4
 80034d8:	611a      	str	r2, [r3, #16]

      return HAL_ERROR;
 80034da:	2301      	movs	r3, #1
 80034dc:	e00c      	b.n	80034f8 <HAL_DMAEx_List_LinkQ+0x100>
    }
  }
  else
  {
    /* Check first circular node */
    if (pQList->FirstCircularNode != NULL)
 80034de:	683b      	ldr	r3, [r7, #0]
 80034e0:	685b      	ldr	r3, [r3, #4]
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d004      	beq.n	80034f0 <HAL_DMAEx_List_LinkQ+0xf8>
    {
      /* Update the queue error code */
      pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
 80034e6:	683b      	ldr	r3, [r7, #0]
 80034e8:	2204      	movs	r2, #4
 80034ea:	611a      	str	r2, [r3, #16]

      return HAL_ERROR;
 80034ec:	2301      	movs	r3, #1
 80034ee:	e003      	b.n	80034f8 <HAL_DMAEx_List_LinkQ+0x100>
    }
  }

  /* Register queue to DMA handle */
  hdma->LinkedListQueue = pQList;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	683a      	ldr	r2, [r7, #0]
 80034f4:	675a      	str	r2, [r3, #116]	@ 0x74

  return HAL_OK;
 80034f6:	2300      	movs	r3, #0
}
 80034f8:	4618      	mov	r0, r3
 80034fa:	3714      	adds	r7, #20
 80034fc:	46bd      	mov	sp, r7
 80034fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003502:	4770      	bx	lr
 8003504:	40020650 	.word	0x40020650
 8003508:	50020650 	.word	0x50020650
 800350c:	400206d0 	.word	0x400206d0
 8003510:	500206d0 	.word	0x500206d0
 8003514:	40020750 	.word	0x40020750
 8003518:	50020750 	.word	0x50020750
 800351c:	400207d0 	.word	0x400207d0
 8003520:	500207d0 	.word	0x500207d0

08003524 <DMA_List_Init>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
static void DMA_List_Init(DMA_HandleTypeDef const *const hdma)
{
 8003524:	b480      	push	{r7}
 8003526:	b085      	sub	sp, #20
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  /* Prepare DMA Channel Control Register (CCR) value */
  tmpreg = hdma->InitLinkedList.Priority | hdma->InitLinkedList.LinkStepMode;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003534:	4313      	orrs	r3, r2
 8003536:	60fb      	str	r3, [r7, #12]

  /* Check DMA channel instance */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	4a85      	ldr	r2, [pc, #532]	@ (8003754 <DMA_List_Init+0x230>)
 800353e:	4293      	cmp	r3, r2
 8003540:	f000 80a0 	beq.w	8003684 <DMA_List_Init+0x160>
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	4a83      	ldr	r2, [pc, #524]	@ (8003758 <DMA_List_Init+0x234>)
 800354a:	4293      	cmp	r3, r2
 800354c:	f000 809a 	beq.w	8003684 <DMA_List_Init+0x160>
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	4a81      	ldr	r2, [pc, #516]	@ (800375c <DMA_List_Init+0x238>)
 8003556:	4293      	cmp	r3, r2
 8003558:	f000 8094 	beq.w	8003684 <DMA_List_Init+0x160>
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	4a7f      	ldr	r2, [pc, #508]	@ (8003760 <DMA_List_Init+0x23c>)
 8003562:	4293      	cmp	r3, r2
 8003564:	f000 808e 	beq.w	8003684 <DMA_List_Init+0x160>
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	4a7d      	ldr	r2, [pc, #500]	@ (8003764 <DMA_List_Init+0x240>)
 800356e:	4293      	cmp	r3, r2
 8003570:	f000 8088 	beq.w	8003684 <DMA_List_Init+0x160>
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	4a7b      	ldr	r2, [pc, #492]	@ (8003768 <DMA_List_Init+0x244>)
 800357a:	4293      	cmp	r3, r2
 800357c:	f000 8082 	beq.w	8003684 <DMA_List_Init+0x160>
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	4a79      	ldr	r2, [pc, #484]	@ (800376c <DMA_List_Init+0x248>)
 8003586:	4293      	cmp	r3, r2
 8003588:	d07c      	beq.n	8003684 <DMA_List_Init+0x160>
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	4a78      	ldr	r2, [pc, #480]	@ (8003770 <DMA_List_Init+0x24c>)
 8003590:	4293      	cmp	r3, r2
 8003592:	d077      	beq.n	8003684 <DMA_List_Init+0x160>
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	4a76      	ldr	r2, [pc, #472]	@ (8003774 <DMA_List_Init+0x250>)
 800359a:	4293      	cmp	r3, r2
 800359c:	d072      	beq.n	8003684 <DMA_List_Init+0x160>
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	4a75      	ldr	r2, [pc, #468]	@ (8003778 <DMA_List_Init+0x254>)
 80035a4:	4293      	cmp	r3, r2
 80035a6:	d06d      	beq.n	8003684 <DMA_List_Init+0x160>
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	4a73      	ldr	r2, [pc, #460]	@ (800377c <DMA_List_Init+0x258>)
 80035ae:	4293      	cmp	r3, r2
 80035b0:	d068      	beq.n	8003684 <DMA_List_Init+0x160>
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	4a72      	ldr	r2, [pc, #456]	@ (8003780 <DMA_List_Init+0x25c>)
 80035b8:	4293      	cmp	r3, r2
 80035ba:	d063      	beq.n	8003684 <DMA_List_Init+0x160>
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	4a70      	ldr	r2, [pc, #448]	@ (8003784 <DMA_List_Init+0x260>)
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d05e      	beq.n	8003684 <DMA_List_Init+0x160>
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	4a6f      	ldr	r2, [pc, #444]	@ (8003788 <DMA_List_Init+0x264>)
 80035cc:	4293      	cmp	r3, r2
 80035ce:	d059      	beq.n	8003684 <DMA_List_Init+0x160>
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	4a6d      	ldr	r2, [pc, #436]	@ (800378c <DMA_List_Init+0x268>)
 80035d6:	4293      	cmp	r3, r2
 80035d8:	d054      	beq.n	8003684 <DMA_List_Init+0x160>
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	4a6c      	ldr	r2, [pc, #432]	@ (8003790 <DMA_List_Init+0x26c>)
 80035e0:	4293      	cmp	r3, r2
 80035e2:	d04f      	beq.n	8003684 <DMA_List_Init+0x160>
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	4a6a      	ldr	r2, [pc, #424]	@ (8003794 <DMA_List_Init+0x270>)
 80035ea:	4293      	cmp	r3, r2
 80035ec:	d04a      	beq.n	8003684 <DMA_List_Init+0x160>
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	4a69      	ldr	r2, [pc, #420]	@ (8003798 <DMA_List_Init+0x274>)
 80035f4:	4293      	cmp	r3, r2
 80035f6:	d045      	beq.n	8003684 <DMA_List_Init+0x160>
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	4a67      	ldr	r2, [pc, #412]	@ (800379c <DMA_List_Init+0x278>)
 80035fe:	4293      	cmp	r3, r2
 8003600:	d040      	beq.n	8003684 <DMA_List_Init+0x160>
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	4a66      	ldr	r2, [pc, #408]	@ (80037a0 <DMA_List_Init+0x27c>)
 8003608:	4293      	cmp	r3, r2
 800360a:	d03b      	beq.n	8003684 <DMA_List_Init+0x160>
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	4a64      	ldr	r2, [pc, #400]	@ (80037a4 <DMA_List_Init+0x280>)
 8003612:	4293      	cmp	r3, r2
 8003614:	d036      	beq.n	8003684 <DMA_List_Init+0x160>
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	4a63      	ldr	r2, [pc, #396]	@ (80037a8 <DMA_List_Init+0x284>)
 800361c:	4293      	cmp	r3, r2
 800361e:	d031      	beq.n	8003684 <DMA_List_Init+0x160>
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	4a61      	ldr	r2, [pc, #388]	@ (80037ac <DMA_List_Init+0x288>)
 8003626:	4293      	cmp	r3, r2
 8003628:	d02c      	beq.n	8003684 <DMA_List_Init+0x160>
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	4a60      	ldr	r2, [pc, #384]	@ (80037b0 <DMA_List_Init+0x28c>)
 8003630:	4293      	cmp	r3, r2
 8003632:	d027      	beq.n	8003684 <DMA_List_Init+0x160>
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	4a5e      	ldr	r2, [pc, #376]	@ (80037b4 <DMA_List_Init+0x290>)
 800363a:	4293      	cmp	r3, r2
 800363c:	d022      	beq.n	8003684 <DMA_List_Init+0x160>
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	4a5d      	ldr	r2, [pc, #372]	@ (80037b8 <DMA_List_Init+0x294>)
 8003644:	4293      	cmp	r3, r2
 8003646:	d01d      	beq.n	8003684 <DMA_List_Init+0x160>
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	4a5b      	ldr	r2, [pc, #364]	@ (80037bc <DMA_List_Init+0x298>)
 800364e:	4293      	cmp	r3, r2
 8003650:	d018      	beq.n	8003684 <DMA_List_Init+0x160>
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	4a5a      	ldr	r2, [pc, #360]	@ (80037c0 <DMA_List_Init+0x29c>)
 8003658:	4293      	cmp	r3, r2
 800365a:	d013      	beq.n	8003684 <DMA_List_Init+0x160>
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	4a58      	ldr	r2, [pc, #352]	@ (80037c4 <DMA_List_Init+0x2a0>)
 8003662:	4293      	cmp	r3, r2
 8003664:	d00e      	beq.n	8003684 <DMA_List_Init+0x160>
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	4a57      	ldr	r2, [pc, #348]	@ (80037c8 <DMA_List_Init+0x2a4>)
 800366c:	4293      	cmp	r3, r2
 800366e:	d009      	beq.n	8003684 <DMA_List_Init+0x160>
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	4a55      	ldr	r2, [pc, #340]	@ (80037cc <DMA_List_Init+0x2a8>)
 8003676:	4293      	cmp	r3, r2
 8003678:	d004      	beq.n	8003684 <DMA_List_Init+0x160>
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	4a54      	ldr	r2, [pc, #336]	@ (80037d0 <DMA_List_Init+0x2ac>)
 8003680:	4293      	cmp	r3, r2
 8003682:	d101      	bne.n	8003688 <DMA_List_Init+0x164>
 8003684:	2301      	movs	r3, #1
 8003686:	e000      	b.n	800368a <DMA_List_Init+0x166>
 8003688:	2300      	movs	r3, #0
 800368a:	2b00      	cmp	r3, #0
 800368c:	d004      	beq.n	8003698 <DMA_List_Init+0x174>
  {
    tmpreg |= hdma->InitLinkedList.LinkAllocatedPort;
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003692:	68fa      	ldr	r2, [r7, #12]
 8003694:	4313      	orrs	r3, r2
 8003696:	60fb      	str	r3, [r7, #12]
  }

  /* Write DMA Channel Control Register (CCR) */
  MODIFY_REG(hdma->Instance->CCR, DMA_CCR_PRIO | DMA_CCR_LAP | DMA_CCR_LSM, tmpreg);
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	695b      	ldr	r3, [r3, #20]
 800369e:	f423 0143 	bic.w	r1, r3, #12779520	@ 0xc30000
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	68fa      	ldr	r2, [r7, #12]
 80036a8:	430a      	orrs	r2, r1
 80036aa:	615a      	str	r2, [r3, #20]

  /* Write DMA Channel Control Register (CTR1) */
  WRITE_REG(hdma->Instance->CTR1, 0U);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	2200      	movs	r2, #0
 80036b2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write DMA Channel Control Register (CTR2) */
  WRITE_REG(hdma->Instance->CTR2, hdma->InitLinkedList.TransferEventMode);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	687a      	ldr	r2, [r7, #4]
 80036ba:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80036bc:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Write DMA Channel Control Register (CBR1) */
  WRITE_REG(hdma->Instance->CBR1, 0U);
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	2200      	movs	r2, #0
 80036c4:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write DMA Channel Control Register (CSAR) */
  WRITE_REG(hdma->Instance->CSAR, 0U);
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	2200      	movs	r2, #0
 80036cc:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write DMA Channel Control Register (CDAR) */
  WRITE_REG(hdma->Instance->CDAR, 0U);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	2200      	movs	r2, #0
 80036d4:	651a      	str	r2, [r3, #80]	@ 0x50

  /* If 2D Addressing is supported by current channel */
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	4a36      	ldr	r2, [pc, #216]	@ (80037b4 <DMA_List_Init+0x290>)
 80036dc:	4293      	cmp	r3, r2
 80036de:	d022      	beq.n	8003726 <DMA_List_Init+0x202>
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	4a34      	ldr	r2, [pc, #208]	@ (80037b8 <DMA_List_Init+0x294>)
 80036e6:	4293      	cmp	r3, r2
 80036e8:	d01d      	beq.n	8003726 <DMA_List_Init+0x202>
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	4a33      	ldr	r2, [pc, #204]	@ (80037bc <DMA_List_Init+0x298>)
 80036f0:	4293      	cmp	r3, r2
 80036f2:	d018      	beq.n	8003726 <DMA_List_Init+0x202>
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	4a31      	ldr	r2, [pc, #196]	@ (80037c0 <DMA_List_Init+0x29c>)
 80036fa:	4293      	cmp	r3, r2
 80036fc:	d013      	beq.n	8003726 <DMA_List_Init+0x202>
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	4a30      	ldr	r2, [pc, #192]	@ (80037c4 <DMA_List_Init+0x2a0>)
 8003704:	4293      	cmp	r3, r2
 8003706:	d00e      	beq.n	8003726 <DMA_List_Init+0x202>
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	4a2e      	ldr	r2, [pc, #184]	@ (80037c8 <DMA_List_Init+0x2a4>)
 800370e:	4293      	cmp	r3, r2
 8003710:	d009      	beq.n	8003726 <DMA_List_Init+0x202>
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	4a2d      	ldr	r2, [pc, #180]	@ (80037cc <DMA_List_Init+0x2a8>)
 8003718:	4293      	cmp	r3, r2
 800371a:	d004      	beq.n	8003726 <DMA_List_Init+0x202>
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	4a2b      	ldr	r2, [pc, #172]	@ (80037d0 <DMA_List_Init+0x2ac>)
 8003722:	4293      	cmp	r3, r2
 8003724:	d101      	bne.n	800372a <DMA_List_Init+0x206>
 8003726:	2301      	movs	r3, #1
 8003728:	e000      	b.n	800372c <DMA_List_Init+0x208>
 800372a:	2300      	movs	r3, #0
 800372c:	2b00      	cmp	r3, #0
 800372e:	d007      	beq.n	8003740 <DMA_List_Init+0x21c>
  {
    /* Write DMA Channel Control Register (CTR3) */
    WRITE_REG(hdma->Instance->CTR3, 0U);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	2200      	movs	r2, #0
 8003736:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Write DMA Channel Control Register (CBR2) */
    WRITE_REG(hdma->Instance->CBR2, 0U);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	2200      	movs	r2, #0
 800373e:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Write DMA Channel linked-list address register (CLLR) */
  WRITE_REG(hdma->Instance->CLLR, 0U);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	2200      	movs	r2, #0
 8003746:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 8003748:	bf00      	nop
 800374a:	3714      	adds	r7, #20
 800374c:	46bd      	mov	sp, r7
 800374e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003752:	4770      	bx	lr
 8003754:	40020050 	.word	0x40020050
 8003758:	50020050 	.word	0x50020050
 800375c:	400200d0 	.word	0x400200d0
 8003760:	500200d0 	.word	0x500200d0
 8003764:	40020150 	.word	0x40020150
 8003768:	50020150 	.word	0x50020150
 800376c:	400201d0 	.word	0x400201d0
 8003770:	500201d0 	.word	0x500201d0
 8003774:	40020250 	.word	0x40020250
 8003778:	50020250 	.word	0x50020250
 800377c:	400202d0 	.word	0x400202d0
 8003780:	500202d0 	.word	0x500202d0
 8003784:	40020350 	.word	0x40020350
 8003788:	50020350 	.word	0x50020350
 800378c:	400203d0 	.word	0x400203d0
 8003790:	500203d0 	.word	0x500203d0
 8003794:	40020450 	.word	0x40020450
 8003798:	50020450 	.word	0x50020450
 800379c:	400204d0 	.word	0x400204d0
 80037a0:	500204d0 	.word	0x500204d0
 80037a4:	40020550 	.word	0x40020550
 80037a8:	50020550 	.word	0x50020550
 80037ac:	400205d0 	.word	0x400205d0
 80037b0:	500205d0 	.word	0x500205d0
 80037b4:	40020650 	.word	0x40020650
 80037b8:	50020650 	.word	0x50020650
 80037bc:	400206d0 	.word	0x400206d0
 80037c0:	500206d0 	.word	0x500206d0
 80037c4:	40020750 	.word	0x40020750
 80037c8:	50020750 	.word	0x50020750
 80037cc:	400207d0 	.word	0x400207d0
 80037d0:	500207d0 	.word	0x500207d0

080037d4 <DMA_List_BuildNode>:
  *                       configurations.
  * @retval None.
  */
static void DMA_List_BuildNode(DMA_NodeConfTypeDef const *const pNodeConfig,
                               DMA_NodeTypeDef *const pNode)
{
 80037d4:	b480      	push	{r7}
 80037d6:	b085      	sub	sp, #20
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
 80037dc:	6039      	str	r1, [r7, #0]
  int32_t blockoffset;

  /* Update CTR1 register value ***************************************************************************************/
  /* Prepare DMA channel transfer register (CTR1) value */
  pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] = pNodeConfig->Init.DestInc                     |
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	695a      	ldr	r2, [r3, #20]
                                                   pNodeConfig->Init.DestDataWidth               |
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	69db      	ldr	r3, [r3, #28]
  pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] = pNodeConfig->Init.DestInc                     |
 80037e6:	431a      	orrs	r2, r3
                                                   pNodeConfig->DataHandlingConfig.DataAlignment |
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
                                                   pNodeConfig->Init.DestDataWidth               |
 80037ec:	431a      	orrs	r2, r3
                                                   pNodeConfig->Init.SrcInc                      |
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	691b      	ldr	r3, [r3, #16]
                                                   pNodeConfig->DataHandlingConfig.DataAlignment |
 80037f2:	431a      	orrs	r2, r3
                                                   pNodeConfig->Init.SrcDataWidth;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	699b      	ldr	r3, [r3, #24]
                                                   pNodeConfig->Init.SrcInc                      |
 80037f8:	431a      	orrs	r2, r3
  pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] = pNodeConfig->Init.DestInc                     |
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	601a      	str	r2, [r3, #0]
    pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] |= DMA_CTR1_DSEC;
  }
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  /* Add parameters related to DMA configuration */
  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_GPDMA) == DMA_CHANNEL_TYPE_GPDMA)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f003 0320 	and.w	r3, r3, #32
 8003806:	2b00      	cmp	r3, #0
 8003808:	d017      	beq.n	800383a <DMA_List_BuildNode+0x66>
  {
    /* Prepare DMA channel transfer register (CTR1) value */
    pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] |=
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	681a      	ldr	r2, [r3, #0]
      (pNodeConfig->Init.TransferAllocatedPort | pNodeConfig->DataHandlingConfig.DataExchange |
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003816:	4319      	orrs	r1, r3
       (((pNodeConfig->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1)    |
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800381c:	3b01      	subs	r3, #1
 800381e:	051b      	lsls	r3, r3, #20
 8003820:	f003 737c 	and.w	r3, r3, #66060288	@ 0x3f00000
      (pNodeConfig->Init.TransferAllocatedPort | pNodeConfig->DataHandlingConfig.DataExchange |
 8003824:	4319      	orrs	r1, r3
       (((pNodeConfig->Init.SrcBurstLength - 1U) << DMA_CTR1_SBL_1_Pos) & DMA_CTR1_SBL_1));
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800382a:	3b01      	subs	r3, #1
 800382c:	011b      	lsls	r3, r3, #4
 800382e:	f403 737c 	and.w	r3, r3, #1008	@ 0x3f0
       (((pNodeConfig->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1)    |
 8003832:	430b      	orrs	r3, r1
    pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] |=
 8003834:	431a      	orrs	r2, r3
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	601a      	str	r2, [r3, #0]
  /*********************************************************************************** CTR1 register value is updated */


  /* Update CTR2 register value ***************************************************************************************/
  /* Prepare DMA channel transfer register 2 (CTR2) value */
  pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] = pNodeConfig->Init.TransferEventMode |
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
                                                   (pNodeConfig->Init.Request & (DMA_CTR2_REQSEL | DMA_CTR2_SWREQ));
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6859      	ldr	r1, [r3, #4]
 8003842:	f240 237f 	movw	r3, #639	@ 0x27f
 8003846:	400b      	ands	r3, r1
  pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] = pNodeConfig->Init.TransferEventMode |
 8003848:	431a      	orrs	r2, r3
 800384a:	683b      	ldr	r3, [r7, #0]
 800384c:	605a      	str	r2, [r3, #4]

  /* Check for memory to peripheral transfer */
  if ((pNodeConfig->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	68db      	ldr	r3, [r3, #12]
 8003852:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003856:	d10c      	bne.n	8003872 <DMA_List_BuildNode+0x9e>
  {
    /* Check for GPDMA */
    if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_GPDMA) == DMA_CHANNEL_TYPE_GPDMA)
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f003 0320 	and.w	r3, r3, #32
 8003860:	2b00      	cmp	r3, #0
 8003862:	d011      	beq.n	8003888 <DMA_List_BuildNode+0xb4>
    {
      pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] |= DMA_CTR2_DREQ;
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	685b      	ldr	r3, [r3, #4]
 8003868:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 800386c:	683b      	ldr	r3, [r7, #0]
 800386e:	605a      	str	r2, [r3, #4]
 8003870:	e00a      	b.n	8003888 <DMA_List_BuildNode+0xb4>
    }
  }
  /* Memory to memory transfer */
  else if ((pNodeConfig->Init.Direction) == DMA_MEMORY_TO_MEMORY)
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	68db      	ldr	r3, [r3, #12]
 8003876:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800387a:	d105      	bne.n	8003888 <DMA_List_BuildNode+0xb4>
  {
    pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] |= DMA_CTR2_SWREQ;
 800387c:	683b      	ldr	r3, [r7, #0]
 800387e:	685b      	ldr	r3, [r3, #4]
 8003880:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003884:	683b      	ldr	r3, [r7, #0]
 8003886:	605a      	str	r2, [r3, #4]
  {
    /* Prevent MISRA-C2012-Rule-15.7 */
  }

  /* Check if trigger feature is active */
  if (pNodeConfig->TriggerConfig.TriggerPolarity != DMA_TRIG_POLARITY_MASKED)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800388c:	2b00      	cmp	r3, #0
 800388e:	d00f      	beq.n	80038b0 <DMA_List_BuildNode+0xdc>
  {
    /* Prepare DMA channel transfer register 2 (CTR2) value */
    pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] |=
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	685a      	ldr	r2, [r3, #4]
      pNodeConfig->TriggerConfig.TriggerMode | pNodeConfig->TriggerConfig.TriggerPolarity |
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800389c:	4319      	orrs	r1, r3
      ((pNodeConfig->TriggerConfig.TriggerSelection << DMA_CTR2_TRIGSEL_Pos) & DMA_CTR2_TRIGSEL);
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80038a2:	041b      	lsls	r3, r3, #16
 80038a4:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
      pNodeConfig->TriggerConfig.TriggerMode | pNodeConfig->TriggerConfig.TriggerPolarity |
 80038a8:	430b      	orrs	r3, r1
    pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] |=
 80038aa:	431a      	orrs	r2, r3
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	605a      	str	r2, [r3, #4]
  /*********************************************************************************** CTR2 register value is updated */


  /* Update CBR1 register value ***************************************************************************************/
  /* Prepare DMA channel block register 1 (CBR1) value */
  pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] = (pNodeConfig->DataSize & DMA_CBR1_BNDT);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80038b4:	b29a      	uxth	r2, r3
 80038b6:	683b      	ldr	r3, [r7, #0]
 80038b8:	609a      	str	r2, [r3, #8]

  /* If 2D addressing is supported by the selected DMA channel */
  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f003 0302 	and.w	r3, r3, #2
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d04e      	beq.n	8003964 <DMA_List_BuildNode+0x190>
  {
    /* Set the new CBR1 Register value */
    pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |=
 80038c6:	683b      	ldr	r3, [r7, #0]
 80038c8:	689a      	ldr	r2, [r3, #8]
      (((pNodeConfig->RepeatBlockConfig.RepeatCount - 1U) << DMA_CBR1_BRC_Pos) & DMA_CBR1_BRC);
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80038ce:	3b01      	subs	r3, #1
 80038d0:	0419      	lsls	r1, r3, #16
 80038d2:	4b6a      	ldr	r3, [pc, #424]	@ (8003a7c <DMA_List_BuildNode+0x2a8>)
 80038d4:	400b      	ands	r3, r1
    pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |=
 80038d6:	431a      	orrs	r2, r3
 80038d8:	683b      	ldr	r3, [r7, #0]
 80038da:	609a      	str	r2, [r3, #8]

    /* If the source address offset is negative, set SDEC bit */
    if (pNodeConfig->RepeatBlockConfig.SrcAddrOffset < 0)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	da06      	bge.n	80038f2 <DMA_List_BuildNode+0x11e>
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |= DMA_CBR1_SDEC;
 80038e4:	683b      	ldr	r3, [r7, #0]
 80038e6:	689b      	ldr	r3, [r3, #8]
 80038e8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80038ec:	683b      	ldr	r3, [r7, #0]
 80038ee:	609a      	str	r2, [r3, #8]
 80038f0:	e005      	b.n	80038fe <DMA_List_BuildNode+0x12a>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] &= (~DMA_CBR1_SDEC);
 80038f2:	683b      	ldr	r3, [r7, #0]
 80038f4:	689b      	ldr	r3, [r3, #8]
 80038f6:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80038fa:	683b      	ldr	r3, [r7, #0]
 80038fc:	609a      	str	r2, [r3, #8]
    }

    /* If the destination address offset is negative, set DDEC bit */
    if (pNodeConfig->RepeatBlockConfig.DestAddrOffset < 0)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003902:	2b00      	cmp	r3, #0
 8003904:	da06      	bge.n	8003914 <DMA_List_BuildNode+0x140>
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |= DMA_CBR1_DDEC;
 8003906:	683b      	ldr	r3, [r7, #0]
 8003908:	689b      	ldr	r3, [r3, #8]
 800390a:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800390e:	683b      	ldr	r3, [r7, #0]
 8003910:	609a      	str	r2, [r3, #8]
 8003912:	e005      	b.n	8003920 <DMA_List_BuildNode+0x14c>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] &= (~DMA_CBR1_DDEC);
 8003914:	683b      	ldr	r3, [r7, #0]
 8003916:	689b      	ldr	r3, [r3, #8]
 8003918:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800391c:	683b      	ldr	r3, [r7, #0]
 800391e:	609a      	str	r2, [r3, #8]
    }

    /* If the repeated block source address offset is negative, set BRSEC bit */
    if (pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset < 0)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003924:	2b00      	cmp	r3, #0
 8003926:	da06      	bge.n	8003936 <DMA_List_BuildNode+0x162>
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |= DMA_CBR1_BRSDEC;
 8003928:	683b      	ldr	r3, [r7, #0]
 800392a:	689b      	ldr	r3, [r3, #8]
 800392c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8003930:	683b      	ldr	r3, [r7, #0]
 8003932:	609a      	str	r2, [r3, #8]
 8003934:	e005      	b.n	8003942 <DMA_List_BuildNode+0x16e>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] &= (~DMA_CBR1_BRSDEC);
 8003936:	683b      	ldr	r3, [r7, #0]
 8003938:	689b      	ldr	r3, [r3, #8]
 800393a:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800393e:	683b      	ldr	r3, [r7, #0]
 8003940:	609a      	str	r2, [r3, #8]
    }

    /* if the repeated block destination address offset is negative, set BRDEC bit */
    if (pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset < 0)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003946:	2b00      	cmp	r3, #0
 8003948:	da06      	bge.n	8003958 <DMA_List_BuildNode+0x184>
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |= DMA_CBR1_BRDDEC;
 800394a:	683b      	ldr	r3, [r7, #0]
 800394c:	689b      	ldr	r3, [r3, #8]
 800394e:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003952:	683b      	ldr	r3, [r7, #0]
 8003954:	609a      	str	r2, [r3, #8]
 8003956:	e005      	b.n	8003964 <DMA_List_BuildNode+0x190>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] &= (~DMA_CBR1_BRDDEC);
 8003958:	683b      	ldr	r3, [r7, #0]
 800395a:	689b      	ldr	r3, [r3, #8]
 800395c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003960:	683b      	ldr	r3, [r7, #0]
 8003962:	609a      	str	r2, [r3, #8]
  }
  /*********************************************************************************** CBR1 register value is updated */


  /* Update CSAR register value ***************************************************************************************/
  pNode->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] = pNodeConfig->SrcAddress;
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003968:	683b      	ldr	r3, [r7, #0]
 800396a:	60da      	str	r2, [r3, #12]
  /*********************************************************************************** CSAR register value is updated */


  /* Update CDAR register value ***************************************************************************************/
  pNode->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = pNodeConfig->DstAddress;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8003970:	683b      	ldr	r3, [r7, #0]
 8003972:	611a      	str	r2, [r3, #16]
  /*********************************************************************************** CDAR register value is updated */

  /* Check if the selected channel is 2D addressing */
  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f003 0302 	and.w	r3, r3, #2
 800397c:	2b00      	cmp	r3, #0
 800397e:	d05d      	beq.n	8003a3c <DMA_List_BuildNode+0x268>
  {
    /* Update CTR3 register value *************************************************************************************/
    /* Write new CTR3 Register value : source address offset */
    if (pNodeConfig->RepeatBlockConfig.SrcAddrOffset < 0)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003984:	2b00      	cmp	r3, #0
 8003986:	da09      	bge.n	800399c <DMA_List_BuildNode+0x1c8>
    {
      blockoffset = (- pNodeConfig->RepeatBlockConfig.SrcAddrOffset);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800398c:	425b      	negs	r3, r3
 800398e:	60fb      	str	r3, [r7, #12]
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] = ((uint32_t)blockoffset & DMA_CTR3_SAO);
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	f3c3 020c 	ubfx	r2, r3, #0, #13
 8003996:	683b      	ldr	r3, [r7, #0]
 8003998:	615a      	str	r2, [r3, #20]
 800399a:	e005      	b.n	80039a8 <DMA_List_BuildNode+0x1d4>
    }
    else
    {
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] =
        ((uint32_t)pNodeConfig->RepeatBlockConfig.SrcAddrOffset & DMA_CTR3_SAO);
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80039a0:	f3c3 020c 	ubfx	r2, r3, #0, #13
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] =
 80039a4:	683b      	ldr	r3, [r7, #0]
 80039a6:	615a      	str	r2, [r3, #20]
    }

    /* Write new CTR3 Register value : destination address offset */
    if (pNodeConfig->RepeatBlockConfig.DestAddrOffset < 0)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	da0d      	bge.n	80039cc <DMA_List_BuildNode+0x1f8>
    {
      blockoffset = (- pNodeConfig->RepeatBlockConfig.DestAddrOffset);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039b4:	425b      	negs	r3, r3
 80039b6:	60fb      	str	r3, [r7, #12]
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] |= (((uint32_t)blockoffset << DMA_CTR3_DAO_Pos) & DMA_CTR3_DAO);
 80039b8:	683b      	ldr	r3, [r7, #0]
 80039ba:	695a      	ldr	r2, [r3, #20]
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	0419      	lsls	r1, r3, #16
 80039c0:	4b2f      	ldr	r3, [pc, #188]	@ (8003a80 <DMA_List_BuildNode+0x2ac>)
 80039c2:	400b      	ands	r3, r1
 80039c4:	431a      	orrs	r2, r3
 80039c6:	683b      	ldr	r3, [r7, #0]
 80039c8:	615a      	str	r2, [r3, #20]
 80039ca:	e009      	b.n	80039e0 <DMA_List_BuildNode+0x20c>
    }
    else
    {
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] |=
 80039cc:	683b      	ldr	r3, [r7, #0]
 80039ce:	695a      	ldr	r2, [r3, #20]
        (((uint32_t)pNodeConfig->RepeatBlockConfig.DestAddrOffset << DMA_CTR3_DAO_Pos) & DMA_CTR3_DAO);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039d4:	0419      	lsls	r1, r3, #16
 80039d6:	4b2a      	ldr	r3, [pc, #168]	@ (8003a80 <DMA_List_BuildNode+0x2ac>)
 80039d8:	400b      	ands	r3, r1
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] |=
 80039da:	431a      	orrs	r2, r3
 80039dc:	683b      	ldr	r3, [r7, #0]
 80039de:	615a      	str	r2, [r3, #20]
    /********************************************************************************* CTR3 register value is updated */


    /* Update CBR2 register value *************************************************************************************/
    /* Write new CBR2 Register value : repeated block source address offset */
    if (pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset < 0)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	da08      	bge.n	80039fa <DMA_List_BuildNode+0x226>
    {
      blockoffset = (- pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039ec:	425b      	negs	r3, r3
 80039ee:	60fb      	str	r3, [r7, #12]
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] = ((uint32_t)blockoffset & DMA_CBR2_BRSAO);
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	b29a      	uxth	r2, r3
 80039f4:	683b      	ldr	r3, [r7, #0]
 80039f6:	619a      	str	r2, [r3, #24]
 80039f8:	e004      	b.n	8003a04 <DMA_List_BuildNode+0x230>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] =
        ((uint32_t)pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset & DMA_CBR2_BRSAO);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039fe:	b29a      	uxth	r2, r3
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] =
 8003a00:	683b      	ldr	r3, [r7, #0]
 8003a02:	619a      	str	r2, [r3, #24]
    }

    /* Write new CBR2 Register value : repeated block destination address offset */
    if (pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset < 0)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	da0b      	bge.n	8003a24 <DMA_List_BuildNode+0x250>
    {
      blockoffset = (- pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a10:	425b      	negs	r3, r3
 8003a12:	60fb      	str	r3, [r7, #12]
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] |=
 8003a14:	683b      	ldr	r3, [r7, #0]
 8003a16:	699a      	ldr	r2, [r3, #24]
        (((uint32_t)blockoffset & DMA_CBR2_BRSAO) << DMA_CBR2_BRDAO_Pos);
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	041b      	lsls	r3, r3, #16
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] |=
 8003a1c:	431a      	orrs	r2, r3
 8003a1e:	683b      	ldr	r3, [r7, #0]
 8003a20:	619a      	str	r2, [r3, #24]
 8003a22:	e007      	b.n	8003a34 <DMA_List_BuildNode+0x260>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] |=
 8003a24:	683b      	ldr	r3, [r7, #0]
 8003a26:	699a      	ldr	r2, [r3, #24]
        (((uint32_t)pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset << DMA_CBR2_BRDAO_Pos) & DMA_CBR2_BRDAO);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a2c:	041b      	lsls	r3, r3, #16
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] |=
 8003a2e:	431a      	orrs	r2, r3
 8003a30:	683b      	ldr	r3, [r7, #0]
 8003a32:	619a      	str	r2, [r3, #24]
    /********************************************************************************* CBR2 register value is updated */


    /* Update CLLR register value *************************************************************************************/
    /* Reset CLLR Register value : channel linked-list address register offset */
    pNode->LinkRegisters[NODE_CLLR_2D_DEFAULT_OFFSET] = 0U;
 8003a34:	683b      	ldr	r3, [r7, #0]
 8003a36:	2200      	movs	r2, #0
 8003a38:	61da      	str	r2, [r3, #28]
 8003a3a:	e002      	b.n	8003a42 <DMA_List_BuildNode+0x26e>
  }
  else
  {
    /* Update CLLR register value *************************************************************************************/
    /* Reset CLLR Register value : channel linked-list address register offset */
    pNode->LinkRegisters[NODE_CLLR_LINEAR_DEFAULT_OFFSET] = 0U;
 8003a3c:	683b      	ldr	r3, [r7, #0]
 8003a3e:	2200      	movs	r2, #0
 8003a40:	615a      	str	r2, [r3, #20]
    /********************************************************************************* CLLR register value is cleared */
  }

  /* Update node information value ************************************************************************************/
  /* Set node information */
  pNode->NodeInfo = pNodeConfig->NodeType;
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681a      	ldr	r2, [r3, #0]
 8003a46:	683b      	ldr	r3, [r7, #0]
 8003a48:	621a      	str	r2, [r3, #32]
  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f003 0302 	and.w	r3, r3, #2
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d006      	beq.n	8003a64 <DMA_List_BuildNode+0x290>
  {
    pNode->NodeInfo |= (NODE_CLLR_2D_DEFAULT_OFFSET << NODE_CLLR_IDX_POS);
 8003a56:	683b      	ldr	r3, [r7, #0]
 8003a58:	6a1b      	ldr	r3, [r3, #32]
 8003a5a:	f443 62e0 	orr.w	r2, r3, #1792	@ 0x700
 8003a5e:	683b      	ldr	r3, [r7, #0]
 8003a60:	621a      	str	r2, [r3, #32]
  else
  {
    pNode->NodeInfo |= (NODE_CLLR_LINEAR_DEFAULT_OFFSET << NODE_CLLR_IDX_POS);
  }
  /******************************************************************************** Node information value is updated */
}
 8003a62:	e005      	b.n	8003a70 <DMA_List_BuildNode+0x29c>
    pNode->NodeInfo |= (NODE_CLLR_LINEAR_DEFAULT_OFFSET << NODE_CLLR_IDX_POS);
 8003a64:	683b      	ldr	r3, [r7, #0]
 8003a66:	6a1b      	ldr	r3, [r3, #32]
 8003a68:	f443 62a0 	orr.w	r2, r3, #1280	@ 0x500
 8003a6c:	683b      	ldr	r3, [r7, #0]
 8003a6e:	621a      	str	r2, [r3, #32]
}
 8003a70:	bf00      	nop
 8003a72:	3714      	adds	r7, #20
 8003a74:	46bd      	mov	sp, r7
 8003a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7a:	4770      	bx	lr
 8003a7c:	07ff0000 	.word	0x07ff0000
 8003a80:	1fff0000 	.word	0x1fff0000

08003a84 <DMA_List_GetNodeConfig>:
  *                       configurations.
  * @retval None.
  */
static void DMA_List_GetNodeConfig(DMA_NodeConfTypeDef *const pNodeConfig,
                                   DMA_NodeTypeDef const *const pNode)
{
 8003a84:	b480      	push	{r7}
 8003a86:	b085      	sub	sp, #20
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	6078      	str	r0, [r7, #4]
 8003a8c:	6039      	str	r1, [r7, #0]
  uint16_t offset;

  /* Get node information *********************************************************************************************/
  pNodeConfig->NodeType = (pNode->NodeInfo & NODE_TYPE_MASK);
 8003a8e:	683b      	ldr	r3, [r7, #0]
 8003a90:	6a1b      	ldr	r3, [r3, #32]
 8003a92:	b2da      	uxtb	r2, r3
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	601a      	str	r2, [r3, #0]
  /*************************************************************************************** Node type value is updated */


  /* Get CTR1 fields values *******************************************************************************************/
  pNodeConfig->Init.SrcInc                      = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   & DMA_CTR1_SINC;
 8003a98:	683b      	ldr	r3, [r7, #0]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f003 0208 	and.w	r2, r3, #8
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	611a      	str	r2, [r3, #16]
  pNodeConfig->Init.DestInc                     = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   & DMA_CTR1_DINC;
 8003aa4:	683b      	ldr	r3, [r7, #0]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f403 2200 	and.w	r2, r3, #524288	@ 0x80000
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	615a      	str	r2, [r3, #20]
  pNodeConfig->Init.SrcDataWidth                = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   & DMA_CTR1_SDW_LOG2;
 8003ab0:	683b      	ldr	r3, [r7, #0]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f003 0203 	and.w	r2, r3, #3
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	619a      	str	r2, [r3, #24]
  pNodeConfig->Init.DestDataWidth               = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   & DMA_CTR1_DDW_LOG2;
 8003abc:	683b      	ldr	r3, [r7, #0]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	61da      	str	r2, [r3, #28]
  pNodeConfig->Init.SrcBurstLength              = ((pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] &
 8003ac8:	683b      	ldr	r3, [r7, #0]
 8003aca:	681b      	ldr	r3, [r3, #0]
                                                    DMA_CTR1_SBL_1) >> DMA_CTR1_SBL_1_Pos) + 1U;
 8003acc:	091b      	lsrs	r3, r3, #4
 8003ace:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003ad2:	1c5a      	adds	r2, r3, #1
  pNodeConfig->Init.SrcBurstLength              = ((pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] &
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	625a      	str	r2, [r3, #36]	@ 0x24
  pNodeConfig->Init.DestBurstLength             = ((pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] &
 8003ad8:	683b      	ldr	r3, [r7, #0]
 8003ada:	681b      	ldr	r3, [r3, #0]
                                                    DMA_CTR1_DBL_1) >> DMA_CTR1_DBL_1_Pos) + 1U;
 8003adc:	0d1b      	lsrs	r3, r3, #20
 8003ade:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003ae2:	1c5a      	adds	r2, r3, #1
  pNodeConfig->Init.DestBurstLength             = ((pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] &
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	629a      	str	r2, [r3, #40]	@ 0x28
  pNodeConfig->Init.TransferAllocatedPort       = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   &
 8003ae8:	683b      	ldr	r3, [r7, #0]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f003 2240 	and.w	r2, r3, #1073758208	@ 0x40004000
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	62da      	str	r2, [r3, #44]	@ 0x2c
                                                  (DMA_CTR1_SAP | DMA_CTR1_DAP);
  pNodeConfig->DataHandlingConfig.DataExchange  = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   &
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	681a      	ldr	r2, [r3, #0]
 8003af8:	4b66      	ldr	r3, [pc, #408]	@ (8003c94 <DMA_List_GetNodeConfig+0x210>)
 8003afa:	4013      	ands	r3, r2
 8003afc:	687a      	ldr	r2, [r7, #4]
 8003afe:	6393      	str	r3, [r2, #56]	@ 0x38
                                                  (DMA_CTR1_SBX | DMA_CTR1_DBX | DMA_CTR1_DHX);
  pNodeConfig->DataHandlingConfig.DataAlignment = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   & DMA_CTR1_PAM;
 8003b00:	683b      	ldr	r3, [r7, #0]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f403 52c0 	and.w	r2, r3, #6144	@ 0x1800
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
  /*********************************************************************************** CTR1 fields values are updated */


  /* Get CTR2 fields values *******************************************************************************************/
  if ((pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] & DMA_CTR2_SWREQ) != 0U)
 8003b0c:	683b      	ldr	r3, [r7, #0]
 8003b0e:	685b      	ldr	r3, [r3, #4]
 8003b10:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d008      	beq.n	8003b2a <DMA_List_GetNodeConfig+0xa6>
  {
    pNodeConfig->Init.Request   = DMA_REQUEST_SW;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003b1e:	605a      	str	r2, [r3, #4]
    pNodeConfig->Init.Direction = DMA_MEMORY_TO_MEMORY;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003b26:	60da      	str	r2, [r3, #12]
 8003b28:	e013      	b.n	8003b52 <DMA_List_GetNodeConfig+0xce>
  }
  else
  {
    pNodeConfig->Init.Request   = pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] & DMA_CTR2_REQSEL;
 8003b2a:	683b      	ldr	r3, [r7, #0]
 8003b2c:	685b      	ldr	r3, [r3, #4]
 8003b2e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	605a      	str	r2, [r3, #4]

    if ((pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] & DMA_CTR2_DREQ) != 0U)
 8003b36:	683b      	ldr	r3, [r7, #0]
 8003b38:	685b      	ldr	r3, [r3, #4]
 8003b3a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d004      	beq.n	8003b4c <DMA_List_GetNodeConfig+0xc8>
    {
      pNodeConfig->Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003b48:	60da      	str	r2, [r3, #12]
 8003b4a:	e002      	b.n	8003b52 <DMA_List_GetNodeConfig+0xce>
    }
    else
    {
      pNodeConfig->Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2200      	movs	r2, #0
 8003b50:	60da      	str	r2, [r3, #12]
    }
  }

  pNodeConfig->Init.BlkHWRequest              = (pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] & DMA_CTR2_BREQ);
 8003b52:	683b      	ldr	r3, [r7, #0]
 8003b54:	685b      	ldr	r3, [r3, #4]
 8003b56:	f403 6200 	and.w	r2, r3, #2048	@ 0x800
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	609a      	str	r2, [r3, #8]
  pNodeConfig->TriggerConfig.TriggerMode      = pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET]  & DMA_CTR2_TRIGM;
 8003b5e:	683b      	ldr	r3, [r7, #0]
 8003b60:	685b      	ldr	r3, [r3, #4]
 8003b62:	f403 4240 	and.w	r2, r3, #49152	@ 0xc000
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	641a      	str	r2, [r3, #64]	@ 0x40
  pNodeConfig->TriggerConfig.TriggerPolarity  = pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET]  & DMA_CTR2_TRIGPOL;
 8003b6a:	683b      	ldr	r3, [r7, #0]
 8003b6c:	685b      	ldr	r3, [r3, #4]
 8003b6e:	f003 7240 	and.w	r2, r3, #50331648	@ 0x3000000
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	645a      	str	r2, [r3, #68]	@ 0x44
  pNodeConfig->TriggerConfig.TriggerSelection = (pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] &
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	685b      	ldr	r3, [r3, #4]
                                                 DMA_CTR2_TRIGSEL) >> DMA_CTR2_TRIGSEL_Pos;
 8003b7a:	0c1b      	lsrs	r3, r3, #16
 8003b7c:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
  pNodeConfig->TriggerConfig.TriggerSelection = (pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] &
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	649a      	str	r2, [r3, #72]	@ 0x48
  pNodeConfig->Init.TransferEventMode         = pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET]  & DMA_CTR2_TCEM;
 8003b84:	683b      	ldr	r3, [r7, #0]
 8003b86:	685b      	ldr	r3, [r3, #4]
 8003b88:	f003 4240 	and.w	r2, r3, #3221225472	@ 0xc0000000
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	631a      	str	r2, [r3, #48]	@ 0x30
  /*********************************************************************************** CTR2 fields values are updated */


  /* Get CBR1 fields **************************************************************************************************/
  pNodeConfig->DataSize = pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_BNDT;
 8003b90:	683b      	ldr	r3, [r7, #0]
 8003b92:	689b      	ldr	r3, [r3, #8]
 8003b94:	b29a      	uxth	r2, r3
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	669a      	str	r2, [r3, #104]	@ 0x68

  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f003 0302 	and.w	r3, r3, #2
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d008      	beq.n	8003bb8 <DMA_List_GetNodeConfig+0x134>
  {
    pNodeConfig->RepeatBlockConfig.RepeatCount =
      ((pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_BRC) >> DMA_CBR1_BRC_Pos) + 1U;
 8003ba6:	683b      	ldr	r3, [r7, #0]
 8003ba8:	689b      	ldr	r3, [r3, #8]
 8003baa:	0c1b      	lsrs	r3, r3, #16
 8003bac:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003bb0:	1c5a      	adds	r2, r3, #1
    pNodeConfig->RepeatBlockConfig.RepeatCount =
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	64da      	str	r2, [r3, #76]	@ 0x4c
 8003bb6:	e002      	b.n	8003bbe <DMA_List_GetNodeConfig+0x13a>
  }
  else
  {
    pNodeConfig->RepeatBlockConfig.RepeatCount = 1U;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	2201      	movs	r2, #1
 8003bbc:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
  /*********************************************************************************** CBR1 fields values are updated */


  /* Get CSAR field ***************************************************************************************************/
  pNodeConfig->SrcAddress = pNode->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET];
 8003bbe:	683b      	ldr	r3, [r7, #0]
 8003bc0:	68da      	ldr	r2, [r3, #12]
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	661a      	str	r2, [r3, #96]	@ 0x60
  /************************************************************************************** CSAR field value is updated */


  /* Get CDAR field ***************************************************************************************************/
  pNodeConfig->DstAddress = pNode->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET];
 8003bc6:	683b      	ldr	r3, [r7, #0]
 8003bc8:	691a      	ldr	r2, [r3, #16]
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	665a      	str	r2, [r3, #100]	@ 0x64
  /************************************************************************************** CDAR field value is updated */

  /* Check if the selected channel is 2D addressing */
  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f003 0302 	and.w	r3, r3, #2
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d04a      	beq.n	8003c70 <DMA_List_GetNodeConfig+0x1ec>
  {
    /* Get CTR3 field *************************************************************************************************/
    offset = (uint16_t)(pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] & DMA_CTR3_SAO);
 8003bda:	683b      	ldr	r3, [r7, #0]
 8003bdc:	695b      	ldr	r3, [r3, #20]
 8003bde:	b29b      	uxth	r3, r3
 8003be0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003be4:	81fb      	strh	r3, [r7, #14]
    pNodeConfig->RepeatBlockConfig.SrcAddrOffset  = (int32_t)offset;
 8003be6:	89fa      	ldrh	r2, [r7, #14]
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	651a      	str	r2, [r3, #80]	@ 0x50

    offset = (uint16_t)((pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] & DMA_CTR3_DAO) >> DMA_CTR3_DAO_Pos);
 8003bec:	683b      	ldr	r3, [r7, #0]
 8003bee:	695b      	ldr	r3, [r3, #20]
 8003bf0:	0c1b      	lsrs	r3, r3, #16
 8003bf2:	b29b      	uxth	r3, r3
 8003bf4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003bf8:	81fb      	strh	r3, [r7, #14]
    pNodeConfig->RepeatBlockConfig.DestAddrOffset = (int32_t)offset;
 8003bfa:	89fa      	ldrh	r2, [r7, #14]
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	655a      	str	r2, [r3, #84]	@ 0x54

    if ((pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_SDEC) != 0U)
 8003c00:	683b      	ldr	r3, [r7, #0]
 8003c02:	689b      	ldr	r3, [r3, #8]
 8003c04:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d004      	beq.n	8003c16 <DMA_List_GetNodeConfig+0x192>
    {
      pNodeConfig->RepeatBlockConfig.SrcAddrOffset *= (-1);
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c10:	425a      	negs	r2, r3
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    if ((pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_DDEC) != 0U)
 8003c16:	683b      	ldr	r3, [r7, #0]
 8003c18:	689b      	ldr	r3, [r3, #8]
 8003c1a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d004      	beq.n	8003c2c <DMA_List_GetNodeConfig+0x1a8>
    {
      pNodeConfig->RepeatBlockConfig.DestAddrOffset *= (-1);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c26:	425a      	negs	r2, r3
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
    /************************************************************************************ CTR3 field value is updated */


    /* Get CBR2 fields ************************************************************************************************/
    offset = (uint16_t)(pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] & DMA_CBR2_BRSAO);
 8003c2c:	683b      	ldr	r3, [r7, #0]
 8003c2e:	699b      	ldr	r3, [r3, #24]
 8003c30:	81fb      	strh	r3, [r7, #14]
    pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset = (int32_t)offset;
 8003c32:	89fa      	ldrh	r2, [r7, #14]
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	659a      	str	r2, [r3, #88]	@ 0x58

    offset = (uint16_t)((pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] & DMA_CBR2_BRDAO) >> DMA_CBR2_BRDAO_Pos);
 8003c38:	683b      	ldr	r3, [r7, #0]
 8003c3a:	699b      	ldr	r3, [r3, #24]
 8003c3c:	0c1b      	lsrs	r3, r3, #16
 8003c3e:	81fb      	strh	r3, [r7, #14]
    pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset = (int32_t)offset;
 8003c40:	89fa      	ldrh	r2, [r7, #14]
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	65da      	str	r2, [r3, #92]	@ 0x5c

    if ((pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_BRSDEC) != 0U)
 8003c46:	683b      	ldr	r3, [r7, #0]
 8003c48:	689b      	ldr	r3, [r3, #8]
 8003c4a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d004      	beq.n	8003c5c <DMA_List_GetNodeConfig+0x1d8>
    {
      pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset *= (-1);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c56:	425a      	negs	r2, r3
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    if ((pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_BRDDEC) != 0U)
 8003c5c:	683b      	ldr	r3, [r7, #0]
 8003c5e:	689b      	ldr	r3, [r3, #8]
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	da11      	bge.n	8003c88 <DMA_List_GetNodeConfig+0x204>
    {
      pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset *= (-1);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c68:	425a      	negs	r2, r3
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Get CBR2 fields ************************************************************************************************/
    pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset  = 0;
    pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset = 0;
    /************************************************************************************ CBR2 field value is updated */
  }
}
 8003c6e:	e00b      	b.n	8003c88 <DMA_List_GetNodeConfig+0x204>
    pNodeConfig->RepeatBlockConfig.SrcAddrOffset     = 0;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	2200      	movs	r2, #0
 8003c74:	651a      	str	r2, [r3, #80]	@ 0x50
    pNodeConfig->RepeatBlockConfig.DestAddrOffset    = 0;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	2200      	movs	r2, #0
 8003c7a:	655a      	str	r2, [r3, #84]	@ 0x54
    pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset  = 0;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	2200      	movs	r2, #0
 8003c80:	659a      	str	r2, [r3, #88]	@ 0x58
    pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset = 0;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	2200      	movs	r2, #0
 8003c86:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8003c88:	bf00      	nop
 8003c8a:	3714      	adds	r7, #20
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c92:	4770      	bx	lr
 8003c94:	0c002000 	.word	0x0c002000

08003c98 <DMA_List_CheckNodesBaseAddresses>:
  * @retval Return 0 when nodes addresses are compatible, 1 otherwise.
  */
static uint32_t DMA_List_CheckNodesBaseAddresses(DMA_NodeTypeDef const *const pNode1,
                                                 DMA_NodeTypeDef const *const pNode2,
                                                 DMA_NodeTypeDef const *const pNode3)
{
 8003c98:	b480      	push	{r7}
 8003c9a:	b087      	sub	sp, #28
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	60f8      	str	r0, [r7, #12]
 8003ca0:	60b9      	str	r1, [r7, #8]
 8003ca2:	607a      	str	r2, [r7, #4]
  uint32_t temp = (((uint32_t)pNode1 | (uint32_t)pNode2 | (uint32_t)pNode3) & DMA_CLBAR_LBA);
 8003ca4:	68fa      	ldr	r2, [r7, #12]
 8003ca6:	68bb      	ldr	r3, [r7, #8]
 8003ca8:	431a      	orrs	r2, r3
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	4313      	orrs	r3, r2
 8003cae:	0c1b      	lsrs	r3, r3, #16
 8003cb0:	041b      	lsls	r3, r3, #16
 8003cb2:	613b      	str	r3, [r7, #16]
  uint32_t ref  = 0U;
 8003cb4:	2300      	movs	r3, #0
 8003cb6:	617b      	str	r3, [r7, #20]

  /* Check node 1 address */
  if ((uint32_t)pNode1 != 0U)
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d002      	beq.n	8003cc4 <DMA_List_CheckNodesBaseAddresses+0x2c>
  {
    ref = (uint32_t)pNode1;
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	617b      	str	r3, [r7, #20]
 8003cc2:	e00a      	b.n	8003cda <DMA_List_CheckNodesBaseAddresses+0x42>
  }
  /* Check node 2 address */
  else if ((uint32_t)pNode2 != 0U)
 8003cc4:	68bb      	ldr	r3, [r7, #8]
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d002      	beq.n	8003cd0 <DMA_List_CheckNodesBaseAddresses+0x38>
  {
    ref = (uint32_t)pNode2;
 8003cca:	68bb      	ldr	r3, [r7, #8]
 8003ccc:	617b      	str	r3, [r7, #20]
 8003cce:	e004      	b.n	8003cda <DMA_List_CheckNodesBaseAddresses+0x42>
  }
  /* Check node 3 address */
  else if ((uint32_t)pNode3 != 0U)
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d001      	beq.n	8003cda <DMA_List_CheckNodesBaseAddresses+0x42>
  {
    ref = (uint32_t)pNode3;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	617b      	str	r3, [r7, #20]
  {
    /* Prevent MISRA-C2012-Rule-15.7 */
  }

  /* Check addresses compatibility */
  if (temp != ((uint32_t)ref & DMA_CLBAR_LBA))
 8003cda:	697b      	ldr	r3, [r7, #20]
 8003cdc:	0c1b      	lsrs	r3, r3, #16
 8003cde:	041b      	lsls	r3, r3, #16
 8003ce0:	693a      	ldr	r2, [r7, #16]
 8003ce2:	429a      	cmp	r2, r3
 8003ce4:	d001      	beq.n	8003cea <DMA_List_CheckNodesBaseAddresses+0x52>
  {
    return 1U;
 8003ce6:	2301      	movs	r3, #1
 8003ce8:	e000      	b.n	8003cec <DMA_List_CheckNodesBaseAddresses+0x54>
  }

  return 0U;
 8003cea:	2300      	movs	r3, #0
}
 8003cec:	4618      	mov	r0, r3
 8003cee:	371c      	adds	r7, #28
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf6:	4770      	bx	lr

08003cf8 <DMA_List_CheckNodesTypes>:
  * @retval Return 0 when nodes types are compatible, otherwise nodes types are not compatible.
  */
static uint32_t DMA_List_CheckNodesTypes(DMA_NodeTypeDef const *const pNode1,
                                         DMA_NodeTypeDef const *const pNode2,
                                         DMA_NodeTypeDef const *const pNode3)
{
 8003cf8:	b480      	push	{r7}
 8003cfa:	b087      	sub	sp, #28
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	60f8      	str	r0, [r7, #12]
 8003d00:	60b9      	str	r1, [r7, #8]
 8003d02:	607a      	str	r2, [r7, #4]
  uint32_t ref = 0U;
 8003d04:	2300      	movs	r3, #0
 8003d06:	617b      	str	r3, [r7, #20]

  /* Check node 1 parameter */
  if (pNode1 != NULL)
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d004      	beq.n	8003d18 <DMA_List_CheckNodesTypes+0x20>
  {
    ref = pNode1->NodeInfo & NODE_TYPE_MASK;
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	6a1b      	ldr	r3, [r3, #32]
 8003d12:	b2db      	uxtb	r3, r3
 8003d14:	617b      	str	r3, [r7, #20]
 8003d16:	e00e      	b.n	8003d36 <DMA_List_CheckNodesTypes+0x3e>
  }
  /* Check node 2 parameter */
  else if (pNode2 != NULL)
 8003d18:	68bb      	ldr	r3, [r7, #8]
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d004      	beq.n	8003d28 <DMA_List_CheckNodesTypes+0x30>
  {
    ref = pNode2->NodeInfo & NODE_TYPE_MASK;
 8003d1e:	68bb      	ldr	r3, [r7, #8]
 8003d20:	6a1b      	ldr	r3, [r3, #32]
 8003d22:	b2db      	uxtb	r3, r3
 8003d24:	617b      	str	r3, [r7, #20]
 8003d26:	e006      	b.n	8003d36 <DMA_List_CheckNodesTypes+0x3e>
  }
  /* Check node 3 parameter */
  else if (pNode3 != NULL)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d003      	beq.n	8003d36 <DMA_List_CheckNodesTypes+0x3e>
  {
    ref = pNode3->NodeInfo & NODE_TYPE_MASK;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	6a1b      	ldr	r3, [r3, #32]
 8003d32:	b2db      	uxtb	r3, r3
 8003d34:	617b      	str	r3, [r7, #20]
  {
    /* Prevent MISRA-C2012-Rule-15.7 */
  }

  /* Check node 2 parameter */
  if (pNode2 != NULL)
 8003d36:	68bb      	ldr	r3, [r7, #8]
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d007      	beq.n	8003d4c <DMA_List_CheckNodesTypes+0x54>
  {
    /* Check node type compatibility */
    if (ref != (pNode2->NodeInfo & NODE_TYPE_MASK))
 8003d3c:	68bb      	ldr	r3, [r7, #8]
 8003d3e:	6a1b      	ldr	r3, [r3, #32]
 8003d40:	b2db      	uxtb	r3, r3
 8003d42:	697a      	ldr	r2, [r7, #20]
 8003d44:	429a      	cmp	r2, r3
 8003d46:	d001      	beq.n	8003d4c <DMA_List_CheckNodesTypes+0x54>
    {
      return 2U;
 8003d48:	2302      	movs	r3, #2
 8003d4a:	e00b      	b.n	8003d64 <DMA_List_CheckNodesTypes+0x6c>
    }
  }

  /* Check node 3 parameter */
  if (pNode3 != NULL)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d007      	beq.n	8003d62 <DMA_List_CheckNodesTypes+0x6a>
  {
    /* Check node type compatibility */
    if (ref != (pNode3->NodeInfo & NODE_TYPE_MASK))
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	6a1b      	ldr	r3, [r3, #32]
 8003d56:	b2db      	uxtb	r3, r3
 8003d58:	697a      	ldr	r2, [r7, #20]
 8003d5a:	429a      	cmp	r2, r3
 8003d5c:	d001      	beq.n	8003d62 <DMA_List_CheckNodesTypes+0x6a>
    {
      return 3U;
 8003d5e:	2303      	movs	r3, #3
 8003d60:	e000      	b.n	8003d64 <DMA_List_CheckNodesTypes+0x6c>
    }
  }

  return 0U;
 8003d62:	2300      	movs	r3, #0
}
 8003d64:	4618      	mov	r0, r3
 8003d66:	371c      	adds	r7, #28
 8003d68:	46bd      	mov	sp, r7
 8003d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d6e:	4770      	bx	lr

08003d70 <DMA_List_GetCLLRNodeInfo>:
  * @retval None.
  */
static void DMA_List_GetCLLRNodeInfo(DMA_NodeTypeDef const *const pNode,
                                     uint32_t *const cllr_mask,
                                     uint32_t *const cllr_offset)
{
 8003d70:	b480      	push	{r7}
 8003d72:	b085      	sub	sp, #20
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	60f8      	str	r0, [r7, #12]
 8003d78:	60b9      	str	r1, [r7, #8]
 8003d7a:	607a      	str	r2, [r7, #4]
  /* Check node type */
  if ((pNode->NodeInfo & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	6a1b      	ldr	r3, [r3, #32]
 8003d80:	f003 0302 	and.w	r3, r3, #2
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d00c      	beq.n	8003da2 <DMA_List_GetCLLRNodeInfo+0x32>
  {
    /* Update CLLR register mask value */
    if (cllr_mask != NULL)
 8003d88:	68bb      	ldr	r3, [r7, #8]
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d002      	beq.n	8003d94 <DMA_List_GetCLLRNodeInfo+0x24>
    {
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_UT3 |
 8003d8e:	68bb      	ldr	r3, [r7, #8]
 8003d90:	4a0d      	ldr	r2, [pc, #52]	@ (8003dc8 <DMA_List_GetCLLRNodeInfo+0x58>)
 8003d92:	601a      	str	r2, [r3, #0]
                   DMA_CLLR_UB2 | DMA_CLLR_ULL;
    }

    /* Update CLLR register offset */
    if (cllr_offset != NULL)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d00f      	beq.n	8003dba <DMA_List_GetCLLRNodeInfo+0x4a>
    {
      *cllr_offset = NODE_CLLR_2D_DEFAULT_OFFSET;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	2207      	movs	r2, #7
 8003d9e:	601a      	str	r2, [r3, #0]
    if (cllr_offset != NULL)
    {
      *cllr_offset = NODE_CLLR_LINEAR_DEFAULT_OFFSET;
    }
  }
}
 8003da0:	e00b      	b.n	8003dba <DMA_List_GetCLLRNodeInfo+0x4a>
    if (cllr_mask != NULL)
 8003da2:	68bb      	ldr	r3, [r7, #8]
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d002      	beq.n	8003dae <DMA_List_GetCLLRNodeInfo+0x3e>
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_ULL;
 8003da8:	68bb      	ldr	r3, [r7, #8]
 8003daa:	4a08      	ldr	r2, [pc, #32]	@ (8003dcc <DMA_List_GetCLLRNodeInfo+0x5c>)
 8003dac:	601a      	str	r2, [r3, #0]
    if (cllr_offset != NULL)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d002      	beq.n	8003dba <DMA_List_GetCLLRNodeInfo+0x4a>
      *cllr_offset = NODE_CLLR_LINEAR_DEFAULT_OFFSET;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2205      	movs	r2, #5
 8003db8:	601a      	str	r2, [r3, #0]
}
 8003dba:	bf00      	nop
 8003dbc:	3714      	adds	r7, #20
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc4:	4770      	bx	lr
 8003dc6:	bf00      	nop
 8003dc8:	fe010000 	.word	0xfe010000
 8003dcc:	f8010000 	.word	0xf8010000

08003dd0 <DMA_List_FindNode>:
  * @retval Return 0 when node is found in selected queue, otherwise node is not found.
  */
static uint32_t DMA_List_FindNode(DMA_QListTypeDef const *const pQList,
                                  DMA_NodeTypeDef const *const pNode,
                                  DMA_NodeInQInfoTypeDef *const NodeInfo)
{
 8003dd0:	b480      	push	{r7}
 8003dd2:	b089      	sub	sp, #36	@ 0x24
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	60f8      	str	r0, [r7, #12]
 8003dd8:	60b9      	str	r1, [r7, #8]
 8003dda:	607a      	str	r2, [r7, #4]
  uint32_t node_idx = 0U;
 8003ddc:	2300      	movs	r3, #0
 8003dde:	61fb      	str	r3, [r7, #28]
  uint32_t currentnode_address  = 0U;
 8003de0:	2300      	movs	r3, #0
 8003de2:	61bb      	str	r3, [r7, #24]
  uint32_t previousnode_address  = 0U;
 8003de4:	2300      	movs	r3, #0
 8003de6:	617b      	str	r3, [r7, #20]
  uint32_t cllr_offset = NodeInfo->cllr_offset;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	613b      	str	r3, [r7, #16]

  /* Find last node in queue */
  if (pNode ==  NULL)
 8003dee:	68bb      	ldr	r3, [r7, #8]
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d142      	bne.n	8003e7a <DMA_List_FindNode+0xaa>
  {
    /* Check that previous node is linked to the selected queue */
    while (node_idx < pQList->NodeNumber)
 8003df4:	e01d      	b.n	8003e32 <DMA_List_FindNode+0x62>
    {
      /* Get head node address */
      if (node_idx == 0U)
 8003df6:	69fb      	ldr	r3, [r7, #28]
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d107      	bne.n	8003e0c <DMA_List_FindNode+0x3c>
      {
        currentnode_address = (uint32_t)pQList->Head & DMA_CLLR_LA;
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	461a      	mov	r2, r3
 8003e02:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8003e06:	4013      	ands	r3, r2
 8003e08:	61bb      	str	r3, [r7, #24]
 8003e0a:	e00f      	b.n	8003e2c <DMA_List_FindNode+0x5c>
      }
      /* Calculate nodes addresses */
      else
      {
        previousnode_address = currentnode_address;
 8003e0c:	69bb      	ldr	r3, [r7, #24]
 8003e0e:	617b      	str	r3, [r7, #20]
        currentnode_address =
          ((DMA_NodeTypeDef *)(currentnode_address +
                               ((uint32_t)pQList->Head & DMA_CLBAR_LBA)))->LinkRegisters[cllr_offset] & DMA_CLLR_LA;
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	0c1b      	lsrs	r3, r3, #16
 8003e16:	041b      	lsls	r3, r3, #16
          ((DMA_NodeTypeDef *)(currentnode_address +
 8003e18:	69ba      	ldr	r2, [r7, #24]
 8003e1a:	4413      	add	r3, r2
 8003e1c:	461a      	mov	r2, r3
                               ((uint32_t)pQList->Head & DMA_CLBAR_LBA)))->LinkRegisters[cllr_offset] & DMA_CLLR_LA;
 8003e1e:	693b      	ldr	r3, [r7, #16]
 8003e20:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
        currentnode_address =
 8003e24:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8003e28:	4013      	ands	r3, r2
 8003e2a:	61bb      	str	r3, [r7, #24]
      }

      /* Increment node index */
      node_idx++;
 8003e2c:	69fb      	ldr	r3, [r7, #28]
 8003e2e:	3301      	adds	r3, #1
 8003e30:	61fb      	str	r3, [r7, #28]
    while (node_idx < pQList->NodeNumber)
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	689b      	ldr	r3, [r3, #8]
 8003e36:	69fa      	ldr	r2, [r7, #28]
 8003e38:	429a      	cmp	r2, r3
 8003e3a:	d3dc      	bcc.n	8003df6 <DMA_List_FindNode+0x26>
 8003e3c:	e029      	b.n	8003e92 <DMA_List_FindNode+0xc2>
  {
    /* Check that previous node is linked to the selected queue */
    while ((node_idx < pQList->NodeNumber) && (currentnode_address != ((uint32_t)pNode & DMA_CLLR_LA)))
    {
      /* Get head node address */
      if (node_idx == 0U)
 8003e3e:	69fb      	ldr	r3, [r7, #28]
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d107      	bne.n	8003e54 <DMA_List_FindNode+0x84>
      {
        currentnode_address = (uint32_t)pQList->Head & DMA_CLLR_LA;
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	461a      	mov	r2, r3
 8003e4a:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8003e4e:	4013      	ands	r3, r2
 8003e50:	61bb      	str	r3, [r7, #24]
 8003e52:	e00f      	b.n	8003e74 <DMA_List_FindNode+0xa4>
      }
      /* Calculate nodes addresses */
      else
      {
        previousnode_address = currentnode_address;
 8003e54:	69bb      	ldr	r3, [r7, #24]
 8003e56:	617b      	str	r3, [r7, #20]
        currentnode_address =
          ((DMA_NodeTypeDef *)(currentnode_address +
                               ((uint32_t)pQList->Head & DMA_CLBAR_LBA)))->LinkRegisters[cllr_offset] & DMA_CLLR_LA;
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	0c1b      	lsrs	r3, r3, #16
 8003e5e:	041b      	lsls	r3, r3, #16
          ((DMA_NodeTypeDef *)(currentnode_address +
 8003e60:	69ba      	ldr	r2, [r7, #24]
 8003e62:	4413      	add	r3, r2
 8003e64:	461a      	mov	r2, r3
                               ((uint32_t)pQList->Head & DMA_CLBAR_LBA)))->LinkRegisters[cllr_offset] & DMA_CLLR_LA;
 8003e66:	693b      	ldr	r3, [r7, #16]
 8003e68:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
        currentnode_address =
 8003e6c:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8003e70:	4013      	ands	r3, r2
 8003e72:	61bb      	str	r3, [r7, #24]
      }

      /* Increment node index */
      node_idx++;
 8003e74:	69fb      	ldr	r3, [r7, #28]
 8003e76:	3301      	adds	r3, #1
 8003e78:	61fb      	str	r3, [r7, #28]
    while ((node_idx < pQList->NodeNumber) && (currentnode_address != ((uint32_t)pNode & DMA_CLLR_LA)))
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	689b      	ldr	r3, [r3, #8]
 8003e7e:	69fa      	ldr	r2, [r7, #28]
 8003e80:	429a      	cmp	r2, r3
 8003e82:	d206      	bcs.n	8003e92 <DMA_List_FindNode+0xc2>
 8003e84:	68ba      	ldr	r2, [r7, #8]
 8003e86:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8003e8a:	4013      	ands	r3, r2
 8003e8c:	69ba      	ldr	r2, [r7, #24]
 8003e8e:	429a      	cmp	r2, r3
 8003e90:	d1d5      	bne.n	8003e3e <DMA_List_FindNode+0x6e>
    }
  }

  /* Check stored address */
  if (pNode != NULL)
 8003e92:	68bb      	ldr	r3, [r7, #8]
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d008      	beq.n	8003eaa <DMA_List_FindNode+0xda>
  {
    if (currentnode_address != ((uint32_t)pNode & DMA_CLLR_LA))
 8003e98:	68ba      	ldr	r2, [r7, #8]
 8003e9a:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8003e9e:	4013      	ands	r3, r2
 8003ea0:	69ba      	ldr	r2, [r7, #24]
 8003ea2:	429a      	cmp	r2, r3
 8003ea4:	d001      	beq.n	8003eaa <DMA_List_FindNode+0xda>
    {
      return 1U;
 8003ea6:	2301      	movs	r3, #1
 8003ea8:	e02b      	b.n	8003f02 <DMA_List_FindNode+0x132>
    }
  }

  /* Update current node position */
  NodeInfo->currentnode_pos = node_idx;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	69fa      	ldr	r2, [r7, #28]
 8003eae:	609a      	str	r2, [r3, #8]

  /* Update previous node address */
  NodeInfo->previousnode_addr = previousnode_address | ((uint32_t)pQList->Head & DMA_CLBAR_LBA);
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	0c1b      	lsrs	r3, r3, #16
 8003eb6:	041b      	lsls	r3, r3, #16
 8003eb8:	697a      	ldr	r2, [r7, #20]
 8003eba:	431a      	orrs	r2, r3
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	605a      	str	r2, [r3, #4]

  /* Update current node address */
  NodeInfo->currentnode_addr = currentnode_address | ((uint32_t)pQList->Head & DMA_CLBAR_LBA);
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	0c1b      	lsrs	r3, r3, #16
 8003ec6:	041b      	lsls	r3, r3, #16
 8003ec8:	69ba      	ldr	r2, [r7, #24]
 8003eca:	431a      	orrs	r2, r3
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	60da      	str	r2, [r3, #12]

  /* Update next node address */
  if (((DMA_NodeTypeDef *)NodeInfo->currentnode_addr)->LinkRegisters[cllr_offset] != 0U)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	68db      	ldr	r3, [r3, #12]
 8003ed4:	461a      	mov	r2, r3
 8003ed6:	693b      	ldr	r3, [r7, #16]
 8003ed8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d00f      	beq.n	8003f00 <DMA_List_FindNode+0x130>
  {
    NodeInfo->nextnode_addr = (((DMA_NodeTypeDef *)NodeInfo->currentnode_addr)->LinkRegisters[cllr_offset] &
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	68db      	ldr	r3, [r3, #12]
 8003ee4:	461a      	mov	r2, r3
 8003ee6:	693b      	ldr	r3, [r7, #16]
 8003ee8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003eec:	f64f 72fc 	movw	r2, #65532	@ 0xfffc
 8003ef0:	401a      	ands	r2, r3
                               DMA_CLLR_LA) | ((uint32_t)pQList->Head & DMA_CLBAR_LBA);
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	0c1b      	lsrs	r3, r3, #16
 8003ef8:	041b      	lsls	r3, r3, #16
 8003efa:	431a      	orrs	r2, r3
    NodeInfo->nextnode_addr = (((DMA_NodeTypeDef *)NodeInfo->currentnode_addr)->LinkRegisters[cllr_offset] &
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	611a      	str	r2, [r3, #16]
  }

  return 0U;
 8003f00:	2300      	movs	r3, #0
}
 8003f02:	4618      	mov	r0, r3
 8003f04:	3724      	adds	r7, #36	@ 0x24
 8003f06:	46bd      	mov	sp, r7
 8003f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0c:	4770      	bx	lr

08003f0e <HAL_EXTI_RegisterCallback>:
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID,
                                            void (*pPendingCbfn)(void))
{
 8003f0e:	b480      	push	{r7}
 8003f10:	b087      	sub	sp, #28
 8003f12:	af00      	add	r7, sp, #0
 8003f14:	60f8      	str	r0, [r7, #12]
 8003f16:	460b      	mov	r3, r1
 8003f18:	607a      	str	r2, [r7, #4]
 8003f1a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8003f1c:	2300      	movs	r3, #0
 8003f1e:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 8003f20:	7afb      	ldrb	r3, [r7, #11]
 8003f22:	2b02      	cmp	r3, #2
 8003f24:	d011      	beq.n	8003f4a <HAL_EXTI_RegisterCallback+0x3c>
 8003f26:	2b02      	cmp	r3, #2
 8003f28:	dc13      	bgt.n	8003f52 <HAL_EXTI_RegisterCallback+0x44>
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d002      	beq.n	8003f34 <HAL_EXTI_RegisterCallback+0x26>
 8003f2e:	2b01      	cmp	r3, #1
 8003f30:	d007      	beq.n	8003f42 <HAL_EXTI_RegisterCallback+0x34>
 8003f32:	e00e      	b.n	8003f52 <HAL_EXTI_RegisterCallback+0x44>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->RisingCallback = pPendingCbfn;
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	687a      	ldr	r2, [r7, #4]
 8003f38:	605a      	str	r2, [r3, #4]
      hexti->FallingCallback = pPendingCbfn;
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	687a      	ldr	r2, [r7, #4]
 8003f3e:	609a      	str	r2, [r3, #8]
      break;
 8003f40:	e00a      	b.n	8003f58 <HAL_EXTI_RegisterCallback+0x4a>

    case  HAL_EXTI_RISING_CB_ID:
      hexti->RisingCallback = pPendingCbfn;
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	687a      	ldr	r2, [r7, #4]
 8003f46:	605a      	str	r2, [r3, #4]
      break;
 8003f48:	e006      	b.n	8003f58 <HAL_EXTI_RegisterCallback+0x4a>

    case  HAL_EXTI_FALLING_CB_ID:
      hexti->FallingCallback = pPendingCbfn;
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	687a      	ldr	r2, [r7, #4]
 8003f4e:	609a      	str	r2, [r3, #8]
      break;
 8003f50:	e002      	b.n	8003f58 <HAL_EXTI_RegisterCallback+0x4a>

    default:
      status = HAL_ERROR;
 8003f52:	2301      	movs	r3, #1
 8003f54:	75fb      	strb	r3, [r7, #23]
      break;
 8003f56:	bf00      	nop
  }

  return status;
 8003f58:	7dfb      	ldrb	r3, [r7, #23]
}
 8003f5a:	4618      	mov	r0, r3
 8003f5c:	371c      	adds	r7, #28
 8003f5e:	46bd      	mov	sp, r7
 8003f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f64:	4770      	bx	lr

08003f66 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8003f66:	b480      	push	{r7}
 8003f68:	b083      	sub	sp, #12
 8003f6a:	af00      	add	r7, sp, #0
 8003f6c:	6078      	str	r0, [r7, #4]
 8003f6e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d101      	bne.n	8003f7a <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8003f76:	2301      	movs	r3, #1
 8003f78:	e003      	b.n	8003f82 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	683a      	ldr	r2, [r7, #0]
 8003f7e:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8003f80:	2300      	movs	r3, #0
  }
}
 8003f82:	4618      	mov	r0, r3
 8003f84:	370c      	adds	r7, #12
 8003f86:	46bd      	mov	sp, r7
 8003f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8c:	4770      	bx	lr
	...

08003f90 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	b086      	sub	sp, #24
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	0c1b      	lsrs	r3, r3, #16
 8003f9e:	f003 0301 	and.w	r3, r3, #1
 8003fa2:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f003 031f 	and.w	r3, r3, #31
 8003fac:	2201      	movs	r2, #1
 8003fae:	fa02 f303 	lsl.w	r3, r2, r3
 8003fb2:	613b      	str	r3, [r7, #16]

  /* Get rising edge pending bit  */
  regaddr = (__IO uint32_t *)(&EXTI->RPR1 + (EXTI_CONFIG_OFFSET * offset));
 8003fb4:	697b      	ldr	r3, [r7, #20]
 8003fb6:	015a      	lsls	r2, r3, #5
 8003fb8:	4b17      	ldr	r3, [pc, #92]	@ (8004018 <HAL_EXTI_IRQHandler+0x88>)
 8003fba:	4413      	add	r3, r2
 8003fbc:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	693a      	ldr	r2, [r7, #16]
 8003fc4:	4013      	ands	r3, r2
 8003fc6:	60bb      	str	r3, [r7, #8]

  if (regval != 0U)
 8003fc8:	68bb      	ldr	r3, [r7, #8]
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d009      	beq.n	8003fe2 <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	693a      	ldr	r2, [r7, #16]
 8003fd2:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if (hexti->RisingCallback != NULL)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	685b      	ldr	r3, [r3, #4]
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d002      	beq.n	8003fe2 <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->RisingCallback();
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	685b      	ldr	r3, [r3, #4]
 8003fe0:	4798      	blx	r3
    }
  }

  /* Get falling edge pending bit  */
  regaddr = (__IO uint32_t *)(&EXTI->FPR1 + (EXTI_CONFIG_OFFSET * offset));
 8003fe2:	697b      	ldr	r3, [r7, #20]
 8003fe4:	015a      	lsls	r2, r3, #5
 8003fe6:	4b0d      	ldr	r3, [pc, #52]	@ (800401c <HAL_EXTI_IRQHandler+0x8c>)
 8003fe8:	4413      	add	r3, r2
 8003fea:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	693a      	ldr	r2, [r7, #16]
 8003ff2:	4013      	ands	r3, r2
 8003ff4:	60bb      	str	r3, [r7, #8]

  if (regval != 0U)
 8003ff6:	68bb      	ldr	r3, [r7, #8]
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d009      	beq.n	8004010 <HAL_EXTI_IRQHandler+0x80>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	693a      	ldr	r2, [r7, #16]
 8004000:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if (hexti->FallingCallback != NULL)
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	689b      	ldr	r3, [r3, #8]
 8004006:	2b00      	cmp	r3, #0
 8004008:	d002      	beq.n	8004010 <HAL_EXTI_IRQHandler+0x80>
    {
      hexti->FallingCallback();
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	689b      	ldr	r3, [r3, #8]
 800400e:	4798      	blx	r3
    }
  }
}
 8004010:	bf00      	nop
 8004012:	3718      	adds	r7, #24
 8004014:	46bd      	mov	sp, r7
 8004016:	bd80      	pop	{r7, pc}
 8004018:	4602200c 	.word	0x4602200c
 800401c:	46022010 	.word	0x46022010

08004020 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8004020:	b480      	push	{r7}
 8004022:	b089      	sub	sp, #36	@ 0x24
 8004024:	af00      	add	r7, sp, #0
 8004026:	6078      	str	r0, [r7, #4]
 8004028:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 800402a:	2300      	movs	r3, #0
 800402c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	613b      	str	r3, [r7, #16]

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8004032:	e1ba      	b.n	80043aa <HAL_GPIO_Init+0x38a>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8004034:	683b      	ldr	r3, [r7, #0]
 8004036:	681a      	ldr	r2, [r3, #0]
 8004038:	2101      	movs	r1, #1
 800403a:	697b      	ldr	r3, [r7, #20]
 800403c:	fa01 f303 	lsl.w	r3, r1, r3
 8004040:	4013      	ands	r3, r2
 8004042:	60fb      	str	r3, [r7, #12]

    /* Save Pin Position */
    pin_position = position;
 8004044:	697b      	ldr	r3, [r7, #20]
 8004046:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	2b00      	cmp	r3, #0
 800404c:	f000 81aa 	beq.w	80043a4 <HAL_GPIO_Init+0x384>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if (GPIOx == LPGPIO1)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	4a55      	ldr	r2, [pc, #340]	@ (80041a8 <HAL_GPIO_Init+0x188>)
 8004054:	4293      	cmp	r3, r2
 8004056:	d15d      	bne.n	8004114 <HAL_GPIO_Init+0xf4>
      {
        /* MODER configuration */
        tmp = GPIOx->MODER;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
 800405e:	2201      	movs	r2, #1
 8004060:	697b      	ldr	r3, [r7, #20]
 8004062:	fa02 f303 	lsl.w	r3, r2, r3
 8004066:	43db      	mvns	r3, r3
 8004068:	69fa      	ldr	r2, [r7, #28]
 800406a:	4013      	ands	r3, r2
 800406c:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 800406e:	683b      	ldr	r3, [r7, #0]
 8004070:	685b      	ldr	r3, [r3, #4]
 8004072:	f003 0201 	and.w	r2, r3, #1
 8004076:	697b      	ldr	r3, [r7, #20]
 8004078:	fa02 f303 	lsl.w	r3, r2, r3
 800407c:	69fa      	ldr	r2, [r7, #28]
 800407e:	4313      	orrs	r3, r2
 8004080:	61fb      	str	r3, [r7, #28]
        GPIOx->MODER = tmp;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	69fa      	ldr	r2, [r7, #28]
 8004086:	601a      	str	r2, [r3, #0]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 8004088:	4a48      	ldr	r2, [pc, #288]	@ (80041ac <HAL_GPIO_Init+0x18c>)
 800408a:	697b      	ldr	r3, [r7, #20]
 800408c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004090:	613b      	str	r3, [r7, #16]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 8004092:	4a46      	ldr	r2, [pc, #280]	@ (80041ac <HAL_GPIO_Init+0x18c>)
 8004094:	697b      	ldr	r3, [r7, #20]
 8004096:	00db      	lsls	r3, r3, #3
 8004098:	4413      	add	r3, r2
 800409a:	685b      	ldr	r3, [r3, #4]
 800409c:	61bb      	str	r3, [r7, #24]

        /* Configure Alternate function mapped with the current IO */
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 800409e:	69bb      	ldr	r3, [r7, #24]
 80040a0:	08da      	lsrs	r2, r3, #3
 80040a2:	693b      	ldr	r3, [r7, #16]
 80040a4:	3208      	adds	r2, #8
 80040a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80040aa:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 80040ac:	69bb      	ldr	r3, [r7, #24]
 80040ae:	f003 0307 	and.w	r3, r3, #7
 80040b2:	009b      	lsls	r3, r3, #2
 80040b4:	220f      	movs	r2, #15
 80040b6:	fa02 f303 	lsl.w	r3, r2, r3
 80040ba:	43db      	mvns	r3, r3
 80040bc:	69fa      	ldr	r2, [r7, #28]
 80040be:	4013      	ands	r3, r2
 80040c0:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_AF11_LPGPIO1 & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 80040c2:	69bb      	ldr	r3, [r7, #24]
 80040c4:	f003 0307 	and.w	r3, r3, #7
 80040c8:	009b      	lsls	r3, r3, #2
 80040ca:	220b      	movs	r2, #11
 80040cc:	fa02 f303 	lsl.w	r3, r2, r3
 80040d0:	69fa      	ldr	r2, [r7, #28]
 80040d2:	4313      	orrs	r3, r2
 80040d4:	61fb      	str	r3, [r7, #28]
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
 80040d6:	69bb      	ldr	r3, [r7, #24]
 80040d8:	08da      	lsrs	r2, r3, #3
 80040da:	693b      	ldr	r3, [r7, #16]
 80040dc:	3208      	adds	r2, #8
 80040de:	69f9      	ldr	r1, [r7, #28]
 80040e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 80040e4:	693b      	ldr	r3, [r7, #16]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 80040ea:	69bb      	ldr	r3, [r7, #24]
 80040ec:	005b      	lsls	r3, r3, #1
 80040ee:	2203      	movs	r2, #3
 80040f0:	fa02 f303 	lsl.w	r3, r2, r3
 80040f4:	43db      	mvns	r3, r3
 80040f6:	69fa      	ldr	r2, [r7, #28]
 80040f8:	4013      	ands	r3, r2
 80040fa:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * GPIO_MODER_MODE1_Pos));
 80040fc:	69bb      	ldr	r3, [r7, #24]
 80040fe:	005b      	lsls	r3, r3, #1
 8004100:	2202      	movs	r2, #2
 8004102:	fa02 f303 	lsl.w	r3, r2, r3
 8004106:	69fa      	ldr	r2, [r7, #28]
 8004108:	4313      	orrs	r3, r2
 800410a:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 800410c:	693b      	ldr	r3, [r7, #16]
 800410e:	69fa      	ldr	r2, [r7, #28]
 8004110:	601a      	str	r2, [r3, #0]
 8004112:	e067      	b.n	80041e4 <HAL_GPIO_Init+0x1c4>
      }
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004114:	683b      	ldr	r3, [r7, #0]
 8004116:	685b      	ldr	r3, [r3, #4]
 8004118:	2b02      	cmp	r3, #2
 800411a:	d003      	beq.n	8004124 <HAL_GPIO_Init+0x104>
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	685b      	ldr	r3, [r3, #4]
 8004120:	2b12      	cmp	r3, #18
 8004122:	d145      	bne.n	80041b0 <HAL_GPIO_Init+0x190>
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8004124:	697b      	ldr	r3, [r7, #20]
 8004126:	08da      	lsrs	r2, r3, #3
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	3208      	adds	r2, #8
 800412c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004130:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8004132:	697b      	ldr	r3, [r7, #20]
 8004134:	f003 0307 	and.w	r3, r3, #7
 8004138:	009b      	lsls	r3, r3, #2
 800413a:	220f      	movs	r2, #15
 800413c:	fa02 f303 	lsl.w	r3, r2, r3
 8004140:	43db      	mvns	r3, r3
 8004142:	69fa      	ldr	r2, [r7, #28]
 8004144:	4013      	ands	r3, r2
 8004146:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8004148:	683b      	ldr	r3, [r7, #0]
 800414a:	691b      	ldr	r3, [r3, #16]
 800414c:	f003 020f 	and.w	r2, r3, #15
 8004150:	697b      	ldr	r3, [r7, #20]
 8004152:	f003 0307 	and.w	r3, r3, #7
 8004156:	009b      	lsls	r3, r3, #2
 8004158:	fa02 f303 	lsl.w	r3, r2, r3
 800415c:	69fa      	ldr	r2, [r7, #28]
 800415e:	4313      	orrs	r3, r2
 8004160:	61fb      	str	r3, [r7, #28]
        GPIOx->AFR[position >> 3U] = tmp;
 8004162:	697b      	ldr	r3, [r7, #20]
 8004164:	08da      	lsrs	r2, r3, #3
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	3208      	adds	r2, #8
 800416a:	69f9      	ldr	r1, [r7, #28]
 800416c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8004170:	693b      	ldr	r3, [r7, #16]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8004176:	69bb      	ldr	r3, [r7, #24]
 8004178:	005b      	lsls	r3, r3, #1
 800417a:	2203      	movs	r2, #3
 800417c:	fa02 f303 	lsl.w	r3, r2, r3
 8004180:	43db      	mvns	r3, r3
 8004182:	69fa      	ldr	r2, [r7, #28]
 8004184:	4013      	ands	r3, r2
 8004186:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8004188:	683b      	ldr	r3, [r7, #0]
 800418a:	685b      	ldr	r3, [r3, #4]
 800418c:	f003 0203 	and.w	r2, r3, #3
 8004190:	69bb      	ldr	r3, [r7, #24]
 8004192:	005b      	lsls	r3, r3, #1
 8004194:	fa02 f303 	lsl.w	r3, r2, r3
 8004198:	69fa      	ldr	r2, [r7, #28]
 800419a:	4313      	orrs	r3, r2
 800419c:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 800419e:	693b      	ldr	r3, [r7, #16]
 80041a0:	69fa      	ldr	r2, [r7, #28]
 80041a2:	601a      	str	r2, [r3, #0]
 80041a4:	e01e      	b.n	80041e4 <HAL_GPIO_Init+0x1c4>
 80041a6:	bf00      	nop
 80041a8:	46020000 	.word	0x46020000
 80041ac:	0800acec 	.word	0x0800acec
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
        tmp = p_gpio->MODER;
 80041b0:	693b      	ldr	r3, [r7, #16]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 80041b6:	69bb      	ldr	r3, [r7, #24]
 80041b8:	005b      	lsls	r3, r3, #1
 80041ba:	2203      	movs	r2, #3
 80041bc:	fa02 f303 	lsl.w	r3, r2, r3
 80041c0:	43db      	mvns	r3, r3
 80041c2:	69fa      	ldr	r2, [r7, #28]
 80041c4:	4013      	ands	r3, r2
 80041c6:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 80041c8:	683b      	ldr	r3, [r7, #0]
 80041ca:	685b      	ldr	r3, [r3, #4]
 80041cc:	f003 0203 	and.w	r2, r3, #3
 80041d0:	69bb      	ldr	r3, [r7, #24]
 80041d2:	005b      	lsls	r3, r3, #1
 80041d4:	fa02 f303 	lsl.w	r3, r2, r3
 80041d8:	69fa      	ldr	r2, [r7, #28]
 80041da:	4313      	orrs	r3, r2
 80041dc:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 80041de:	693b      	ldr	r3, [r7, #16]
 80041e0:	69fa      	ldr	r2, [r7, #28]
 80041e2:	601a      	str	r2, [r3, #0]
      }

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80041e4:	683b      	ldr	r3, [r7, #0]
 80041e6:	685b      	ldr	r3, [r3, #4]
 80041e8:	2b01      	cmp	r3, #1
 80041ea:	d00b      	beq.n	8004204 <HAL_GPIO_Init+0x1e4>
 80041ec:	683b      	ldr	r3, [r7, #0]
 80041ee:	685b      	ldr	r3, [r3, #4]
 80041f0:	2b02      	cmp	r3, #2
 80041f2:	d007      	beq.n	8004204 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80041f8:	2b11      	cmp	r3, #17
 80041fa:	d003      	beq.n	8004204 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80041fc:	683b      	ldr	r3, [r7, #0]
 80041fe:	685b      	ldr	r3, [r3, #4]
 8004200:	2b12      	cmp	r3, #18
 8004202:	d130      	bne.n	8004266 <HAL_GPIO_Init+0x246>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = p_gpio->OSPEEDR;
 8004204:	693b      	ldr	r3, [r7, #16]
 8004206:	689b      	ldr	r3, [r3, #8]
 8004208:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 800420a:	69bb      	ldr	r3, [r7, #24]
 800420c:	005b      	lsls	r3, r3, #1
 800420e:	2203      	movs	r2, #3
 8004210:	fa02 f303 	lsl.w	r3, r2, r3
 8004214:	43db      	mvns	r3, r3
 8004216:	69fa      	ldr	r2, [r7, #28]
 8004218:	4013      	ands	r3, r2
 800421a:	61fb      	str	r3, [r7, #28]
        tmp |= (pGPIO_Init->Speed << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 800421c:	683b      	ldr	r3, [r7, #0]
 800421e:	68da      	ldr	r2, [r3, #12]
 8004220:	69bb      	ldr	r3, [r7, #24]
 8004222:	005b      	lsls	r3, r3, #1
 8004224:	fa02 f303 	lsl.w	r3, r2, r3
 8004228:	69fa      	ldr	r2, [r7, #28]
 800422a:	4313      	orrs	r3, r2
 800422c:	61fb      	str	r3, [r7, #28]
        p_gpio->OSPEEDR = tmp;
 800422e:	693b      	ldr	r3, [r7, #16]
 8004230:	69fa      	ldr	r2, [r7, #28]
 8004232:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = p_gpio->OTYPER;
 8004234:	693b      	ldr	r3, [r7, #16]
 8004236:	685b      	ldr	r3, [r3, #4]
 8004238:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 800423a:	2201      	movs	r2, #1
 800423c:	69bb      	ldr	r3, [r7, #24]
 800423e:	fa02 f303 	lsl.w	r3, r2, r3
 8004242:	43db      	mvns	r3, r3
 8004244:	69fa      	ldr	r2, [r7, #28]
 8004246:	4013      	ands	r3, r2
 8004248:	61fb      	str	r3, [r7, #28]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 800424a:	683b      	ldr	r3, [r7, #0]
 800424c:	685b      	ldr	r3, [r3, #4]
 800424e:	091b      	lsrs	r3, r3, #4
 8004250:	f003 0201 	and.w	r2, r3, #1
 8004254:	69bb      	ldr	r3, [r7, #24]
 8004256:	fa02 f303 	lsl.w	r3, r2, r3
 800425a:	69fa      	ldr	r2, [r7, #28]
 800425c:	4313      	orrs	r3, r2
 800425e:	61fb      	str	r3, [r7, #28]
        p_gpio->OTYPER = tmp;
 8004260:	693b      	ldr	r3, [r7, #16]
 8004262:	69fa      	ldr	r2, [r7, #28]
 8004264:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8004266:	683b      	ldr	r3, [r7, #0]
 8004268:	685b      	ldr	r3, [r3, #4]
 800426a:	2b03      	cmp	r3, #3
 800426c:	d017      	beq.n	800429e <HAL_GPIO_Init+0x27e>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = p_gpio->PUPDR;
 800426e:	693b      	ldr	r3, [r7, #16]
 8004270:	68db      	ldr	r3, [r3, #12]
 8004272:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8004274:	69bb      	ldr	r3, [r7, #24]
 8004276:	005b      	lsls	r3, r3, #1
 8004278:	2203      	movs	r2, #3
 800427a:	fa02 f303 	lsl.w	r3, r2, r3
 800427e:	43db      	mvns	r3, r3
 8004280:	69fa      	ldr	r2, [r7, #28]
 8004282:	4013      	ands	r3, r2
 8004284:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8004286:	683b      	ldr	r3, [r7, #0]
 8004288:	689a      	ldr	r2, [r3, #8]
 800428a:	69bb      	ldr	r3, [r7, #24]
 800428c:	005b      	lsls	r3, r3, #1
 800428e:	fa02 f303 	lsl.w	r3, r2, r3
 8004292:	69fa      	ldr	r2, [r7, #28]
 8004294:	4313      	orrs	r3, r2
 8004296:	61fb      	str	r3, [r7, #28]
        p_gpio->PUPDR = tmp;
 8004298:	693b      	ldr	r3, [r7, #16]
 800429a:	69fa      	ldr	r2, [r7, #28]
 800429c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	685b      	ldr	r3, [r3, #4]
 80042a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d07c      	beq.n	80043a4 <HAL_GPIO_Init+0x384>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 80042aa:	4a47      	ldr	r2, [pc, #284]	@ (80043c8 <HAL_GPIO_Init+0x3a8>)
 80042ac:	697b      	ldr	r3, [r7, #20]
 80042ae:	089b      	lsrs	r3, r3, #2
 80042b0:	3318      	adds	r3, #24
 80042b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80042b6:	61fb      	str	r3, [r7, #28]
        tmp &= ~((0x0FUL) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 80042b8:	697b      	ldr	r3, [r7, #20]
 80042ba:	f003 0303 	and.w	r3, r3, #3
 80042be:	00db      	lsls	r3, r3, #3
 80042c0:	220f      	movs	r2, #15
 80042c2:	fa02 f303 	lsl.w	r3, r2, r3
 80042c6:	43db      	mvns	r3, r3
 80042c8:	69fa      	ldr	r2, [r7, #28]
 80042ca:	4013      	ands	r3, r2
 80042cc:	61fb      	str	r3, [r7, #28]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	0a9a      	lsrs	r2, r3, #10
 80042d2:	4b3e      	ldr	r3, [pc, #248]	@ (80043cc <HAL_GPIO_Init+0x3ac>)
 80042d4:	4013      	ands	r3, r2
 80042d6:	697a      	ldr	r2, [r7, #20]
 80042d8:	f002 0203 	and.w	r2, r2, #3
 80042dc:	00d2      	lsls	r2, r2, #3
 80042de:	4093      	lsls	r3, r2
 80042e0:	69fa      	ldr	r2, [r7, #28]
 80042e2:	4313      	orrs	r3, r2
 80042e4:	61fb      	str	r3, [r7, #28]
        EXTI->EXTICR[position >> 2U] = tmp;
 80042e6:	4938      	ldr	r1, [pc, #224]	@ (80043c8 <HAL_GPIO_Init+0x3a8>)
 80042e8:	697b      	ldr	r3, [r7, #20]
 80042ea:	089b      	lsrs	r3, r3, #2
 80042ec:	3318      	adds	r3, #24
 80042ee:	69fa      	ldr	r2, [r7, #28]
 80042f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 80042f4:	4b34      	ldr	r3, [pc, #208]	@ (80043c8 <HAL_GPIO_Init+0x3a8>)
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	43db      	mvns	r3, r3
 80042fe:	69fa      	ldr	r2, [r7, #28]
 8004300:	4013      	ands	r3, r2
 8004302:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004304:	683b      	ldr	r3, [r7, #0]
 8004306:	685b      	ldr	r3, [r3, #4]
 8004308:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800430c:	2b00      	cmp	r3, #0
 800430e:	d003      	beq.n	8004318 <HAL_GPIO_Init+0x2f8>
        {
          tmp |= iocurrent;
 8004310:	69fa      	ldr	r2, [r7, #28]
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	4313      	orrs	r3, r2
 8004316:	61fb      	str	r3, [r7, #28]
        }
        EXTI->RTSR1 = tmp;
 8004318:	4a2b      	ldr	r2, [pc, #172]	@ (80043c8 <HAL_GPIO_Init+0x3a8>)
 800431a:	69fb      	ldr	r3, [r7, #28]
 800431c:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 800431e:	4b2a      	ldr	r3, [pc, #168]	@ (80043c8 <HAL_GPIO_Init+0x3a8>)
 8004320:	685b      	ldr	r3, [r3, #4]
 8004322:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	43db      	mvns	r3, r3
 8004328:	69fa      	ldr	r2, [r7, #28]
 800432a:	4013      	ands	r3, r2
 800432c:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800432e:	683b      	ldr	r3, [r7, #0]
 8004330:	685b      	ldr	r3, [r3, #4]
 8004332:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004336:	2b00      	cmp	r3, #0
 8004338:	d003      	beq.n	8004342 <HAL_GPIO_Init+0x322>
        {
          tmp |= iocurrent;
 800433a:	69fa      	ldr	r2, [r7, #28]
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	4313      	orrs	r3, r2
 8004340:	61fb      	str	r3, [r7, #28]
        }
        EXTI->FTSR1 = tmp;
 8004342:	4a21      	ldr	r2, [pc, #132]	@ (80043c8 <HAL_GPIO_Init+0x3a8>)
 8004344:	69fb      	ldr	r3, [r7, #28]
 8004346:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8004348:	4b1f      	ldr	r3, [pc, #124]	@ (80043c8 <HAL_GPIO_Init+0x3a8>)
 800434a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800434e:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	43db      	mvns	r3, r3
 8004354:	69fa      	ldr	r2, [r7, #28]
 8004356:	4013      	ands	r3, r2
 8004358:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800435a:	683b      	ldr	r3, [r7, #0]
 800435c:	685b      	ldr	r3, [r3, #4]
 800435e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004362:	2b00      	cmp	r3, #0
 8004364:	d003      	beq.n	800436e <HAL_GPIO_Init+0x34e>
        {
          tmp |= iocurrent;
 8004366:	69fa      	ldr	r2, [r7, #28]
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	4313      	orrs	r3, r2
 800436c:	61fb      	str	r3, [r7, #28]
        }
        EXTI->EMR1 = tmp;
 800436e:	4a16      	ldr	r2, [pc, #88]	@ (80043c8 <HAL_GPIO_Init+0x3a8>)
 8004370:	69fb      	ldr	r3, [r7, #28]
 8004372:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8004376:	4b14      	ldr	r3, [pc, #80]	@ (80043c8 <HAL_GPIO_Init+0x3a8>)
 8004378:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800437c:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	43db      	mvns	r3, r3
 8004382:	69fa      	ldr	r2, [r7, #28]
 8004384:	4013      	ands	r3, r2
 8004386:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004388:	683b      	ldr	r3, [r7, #0]
 800438a:	685b      	ldr	r3, [r3, #4]
 800438c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004390:	2b00      	cmp	r3, #0
 8004392:	d003      	beq.n	800439c <HAL_GPIO_Init+0x37c>
        {
          tmp |= iocurrent;
 8004394:	69fa      	ldr	r2, [r7, #28]
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	4313      	orrs	r3, r2
 800439a:	61fb      	str	r3, [r7, #28]
        }
        EXTI->IMR1 = tmp;
 800439c:	4a0a      	ldr	r2, [pc, #40]	@ (80043c8 <HAL_GPIO_Init+0x3a8>)
 800439e:	69fb      	ldr	r3, [r7, #28]
 80043a0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }
    position++;
 80043a4:	697b      	ldr	r3, [r7, #20]
 80043a6:	3301      	adds	r3, #1
 80043a8:	617b      	str	r3, [r7, #20]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80043aa:	683b      	ldr	r3, [r7, #0]
 80043ac:	681a      	ldr	r2, [r3, #0]
 80043ae:	697b      	ldr	r3, [r7, #20]
 80043b0:	fa22 f303 	lsr.w	r3, r2, r3
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	f47f ae3d 	bne.w	8004034 <HAL_GPIO_Init+0x14>
  }
}
 80043ba:	bf00      	nop
 80043bc:	bf00      	nop
 80043be:	3724      	adds	r7, #36	@ 0x24
 80043c0:	46bd      	mov	sp, r7
 80043c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c6:	4770      	bx	lr
 80043c8:	46022000 	.word	0x46022000
 80043cc:	002f7f7f 	.word	0x002f7f7f

080043d0 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80043d0:	b480      	push	{r7}
 80043d2:	b089      	sub	sp, #36	@ 0x24
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	6078      	str	r0, [r7, #4]
 80043d8:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 80043da:	2300      	movs	r3, #0
 80043dc:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	617b      	str	r3, [r7, #20]

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 80043e2:	e0bc      	b.n	800455e <HAL_GPIO_DeInit+0x18e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1UL << position);
 80043e4:	2201      	movs	r2, #1
 80043e6:	69bb      	ldr	r3, [r7, #24]
 80043e8:	fa02 f303 	lsl.w	r3, r2, r3
 80043ec:	683a      	ldr	r2, [r7, #0]
 80043ee:	4013      	ands	r3, r2
 80043f0:	613b      	str	r3, [r7, #16]

    /*Save Pin Position */
    pin_position = position;
 80043f2:	69bb      	ldr	r3, [r7, #24]
 80043f4:	61fb      	str	r3, [r7, #28]

    if (iocurrent != 0U)
 80043f6:	693b      	ldr	r3, [r7, #16]
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	f000 80ad 	beq.w	8004558 <HAL_GPIO_DeInit+0x188>
    {
      /* In case of LPGPIO port selected */
      if (GPIOx == LPGPIO1)
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	4a5e      	ldr	r2, [pc, #376]	@ (800457c <HAL_GPIO_DeInit+0x1ac>)
 8004402:	4293      	cmp	r3, r2
 8004404:	d115      	bne.n	8004432 <HAL_GPIO_DeInit+0x62>
      {
        /* Configure LP/IO in Input Mode */
        p_gpio  = LPGPIO_Map[pin_position].GPIO_PORT;
 8004406:	4a5e      	ldr	r2, [pc, #376]	@ (8004580 <HAL_GPIO_DeInit+0x1b0>)
 8004408:	69fb      	ldr	r3, [r7, #28]
 800440a:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800440e:	617b      	str	r3, [r7, #20]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 8004410:	4a5b      	ldr	r2, [pc, #364]	@ (8004580 <HAL_GPIO_DeInit+0x1b0>)
 8004412:	69bb      	ldr	r3, [r7, #24]
 8004414:	00db      	lsls	r3, r3, #3
 8004416:	4413      	add	r3, r2
 8004418:	685b      	ldr	r3, [r3, #4]
 800441a:	61fb      	str	r3, [r7, #28]
        LPGPIO1->MODER &= ~(1U << pin_position);
 800441c:	4b57      	ldr	r3, [pc, #348]	@ (800457c <HAL_GPIO_DeInit+0x1ac>)
 800441e:	681a      	ldr	r2, [r3, #0]
 8004420:	2101      	movs	r1, #1
 8004422:	69fb      	ldr	r3, [r7, #28]
 8004424:	fa01 f303 	lsl.w	r3, r1, r3
 8004428:	43db      	mvns	r3, r3
 800442a:	4954      	ldr	r1, [pc, #336]	@ (800457c <HAL_GPIO_DeInit+0x1ac>)
 800442c:	4013      	ands	r3, r2
 800442e:	600b      	str	r3, [r1, #0]
 8004430:	e053      	b.n	80044da <HAL_GPIO_DeInit+0x10a>
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /*------------------------- EXTI Mode Configuration --------------------*/
        /* Clear the External Interrupt or Event for the current IO */
        tmp = EXTI->EXTICR[position >> 2U];
 8004432:	4a54      	ldr	r2, [pc, #336]	@ (8004584 <HAL_GPIO_DeInit+0x1b4>)
 8004434:	69bb      	ldr	r3, [r7, #24]
 8004436:	089b      	lsrs	r3, r3, #2
 8004438:	3318      	adds	r3, #24
 800443a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800443e:	60fb      	str	r3, [r7, #12]
        tmp &= ((0x0FUL) << (8U * (position & 0x03U)));
 8004440:	69bb      	ldr	r3, [r7, #24]
 8004442:	f003 0303 	and.w	r3, r3, #3
 8004446:	00db      	lsls	r3, r3, #3
 8004448:	220f      	movs	r2, #15
 800444a:	fa02 f303 	lsl.w	r3, r2, r3
 800444e:	68fa      	ldr	r2, [r7, #12]
 8004450:	4013      	ands	r3, r2
 8004452:	60fb      	str	r3, [r7, #12]
        if (tmp == (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U))))
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	0a9a      	lsrs	r2, r3, #10
 8004458:	4b4b      	ldr	r3, [pc, #300]	@ (8004588 <HAL_GPIO_DeInit+0x1b8>)
 800445a:	4013      	ands	r3, r2
 800445c:	69ba      	ldr	r2, [r7, #24]
 800445e:	f002 0203 	and.w	r2, r2, #3
 8004462:	00d2      	lsls	r2, r2, #3
 8004464:	4093      	lsls	r3, r2
 8004466:	68fa      	ldr	r2, [r7, #12]
 8004468:	429a      	cmp	r2, r3
 800446a:	d136      	bne.n	80044da <HAL_GPIO_DeInit+0x10a>
        {
          /* Clear EXTI line configuration */
          EXTI->IMR1 &= ~(iocurrent);
 800446c:	4b45      	ldr	r3, [pc, #276]	@ (8004584 <HAL_GPIO_DeInit+0x1b4>)
 800446e:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8004472:	693b      	ldr	r3, [r7, #16]
 8004474:	43db      	mvns	r3, r3
 8004476:	4943      	ldr	r1, [pc, #268]	@ (8004584 <HAL_GPIO_DeInit+0x1b4>)
 8004478:	4013      	ands	r3, r2
 800447a:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
          EXTI->EMR1 &= ~(iocurrent);
 800447e:	4b41      	ldr	r3, [pc, #260]	@ (8004584 <HAL_GPIO_DeInit+0x1b4>)
 8004480:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8004484:	693b      	ldr	r3, [r7, #16]
 8004486:	43db      	mvns	r3, r3
 8004488:	493e      	ldr	r1, [pc, #248]	@ (8004584 <HAL_GPIO_DeInit+0x1b4>)
 800448a:	4013      	ands	r3, r2
 800448c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

          /* Clear Rising Falling edge configuration */
          EXTI->RTSR1 &= ~(iocurrent);
 8004490:	4b3c      	ldr	r3, [pc, #240]	@ (8004584 <HAL_GPIO_DeInit+0x1b4>)
 8004492:	681a      	ldr	r2, [r3, #0]
 8004494:	693b      	ldr	r3, [r7, #16]
 8004496:	43db      	mvns	r3, r3
 8004498:	493a      	ldr	r1, [pc, #232]	@ (8004584 <HAL_GPIO_DeInit+0x1b4>)
 800449a:	4013      	ands	r3, r2
 800449c:	600b      	str	r3, [r1, #0]
          EXTI->FTSR1 &= ~(iocurrent);
 800449e:	4b39      	ldr	r3, [pc, #228]	@ (8004584 <HAL_GPIO_DeInit+0x1b4>)
 80044a0:	685a      	ldr	r2, [r3, #4]
 80044a2:	693b      	ldr	r3, [r7, #16]
 80044a4:	43db      	mvns	r3, r3
 80044a6:	4937      	ldr	r1, [pc, #220]	@ (8004584 <HAL_GPIO_DeInit+0x1b4>)
 80044a8:	4013      	ands	r3, r2
 80044aa:	604b      	str	r3, [r1, #4]

          tmp = (0x0FUL) << (8U * (position & 0x03U));
 80044ac:	69bb      	ldr	r3, [r7, #24]
 80044ae:	f003 0303 	and.w	r3, r3, #3
 80044b2:	00db      	lsls	r3, r3, #3
 80044b4:	220f      	movs	r2, #15
 80044b6:	fa02 f303 	lsl.w	r3, r2, r3
 80044ba:	60fb      	str	r3, [r7, #12]
          EXTI->EXTICR[position >> 2U] &= ~tmp;
 80044bc:	4a31      	ldr	r2, [pc, #196]	@ (8004584 <HAL_GPIO_DeInit+0x1b4>)
 80044be:	69bb      	ldr	r3, [r7, #24]
 80044c0:	089b      	lsrs	r3, r3, #2
 80044c2:	3318      	adds	r3, #24
 80044c4:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	43da      	mvns	r2, r3
 80044cc:	482d      	ldr	r0, [pc, #180]	@ (8004584 <HAL_GPIO_DeInit+0x1b4>)
 80044ce:	69bb      	ldr	r3, [r7, #24]
 80044d0:	089b      	lsrs	r3, r3, #2
 80044d2:	400a      	ands	r2, r1
 80044d4:	3318      	adds	r3, #24
 80044d6:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
        }
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      p_gpio->MODER |= (GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 80044da:	697b      	ldr	r3, [r7, #20]
 80044dc:	681a      	ldr	r2, [r3, #0]
 80044de:	69fb      	ldr	r3, [r7, #28]
 80044e0:	005b      	lsls	r3, r3, #1
 80044e2:	2103      	movs	r1, #3
 80044e4:	fa01 f303 	lsl.w	r3, r1, r3
 80044e8:	431a      	orrs	r2, r3
 80044ea:	697b      	ldr	r3, [r7, #20]
 80044ec:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      p_gpio->AFR[pin_position >> 3U] &= ~(0x0FUL << ((pin_position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80044ee:	69fb      	ldr	r3, [r7, #28]
 80044f0:	08da      	lsrs	r2, r3, #3
 80044f2:	697b      	ldr	r3, [r7, #20]
 80044f4:	3208      	adds	r2, #8
 80044f6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80044fa:	69fb      	ldr	r3, [r7, #28]
 80044fc:	f003 0307 	and.w	r3, r3, #7
 8004500:	009b      	lsls	r3, r3, #2
 8004502:	220f      	movs	r2, #15
 8004504:	fa02 f303 	lsl.w	r3, r2, r3
 8004508:	43db      	mvns	r3, r3
 800450a:	69fa      	ldr	r2, [r7, #28]
 800450c:	08d2      	lsrs	r2, r2, #3
 800450e:	4019      	ands	r1, r3
 8004510:	697b      	ldr	r3, [r7, #20]
 8004512:	3208      	adds	r2, #8
 8004514:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      p_gpio->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8004518:	697b      	ldr	r3, [r7, #20]
 800451a:	689a      	ldr	r2, [r3, #8]
 800451c:	69fb      	ldr	r3, [r7, #28]
 800451e:	005b      	lsls	r3, r3, #1
 8004520:	2103      	movs	r1, #3
 8004522:	fa01 f303 	lsl.w	r3, r1, r3
 8004526:	43db      	mvns	r3, r3
 8004528:	401a      	ands	r2, r3
 800452a:	697b      	ldr	r3, [r7, #20]
 800452c:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      p_gpio->OTYPER  &= ~(GPIO_OTYPER_OT0 << pin_position);
 800452e:	697b      	ldr	r3, [r7, #20]
 8004530:	685a      	ldr	r2, [r3, #4]
 8004532:	2101      	movs	r1, #1
 8004534:	69fb      	ldr	r3, [r7, #28]
 8004536:	fa01 f303 	lsl.w	r3, r1, r3
 800453a:	43db      	mvns	r3, r3
 800453c:	401a      	ands	r2, r3
 800453e:	697b      	ldr	r3, [r7, #20]
 8004540:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      p_gpio->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8004542:	697b      	ldr	r3, [r7, #20]
 8004544:	68da      	ldr	r2, [r3, #12]
 8004546:	69fb      	ldr	r3, [r7, #28]
 8004548:	005b      	lsls	r3, r3, #1
 800454a:	2103      	movs	r1, #3
 800454c:	fa01 f303 	lsl.w	r3, r1, r3
 8004550:	43db      	mvns	r3, r3
 8004552:	401a      	ands	r2, r3
 8004554:	697b      	ldr	r3, [r7, #20]
 8004556:	60da      	str	r2, [r3, #12]
    }

    position++;
 8004558:	69bb      	ldr	r3, [r7, #24]
 800455a:	3301      	adds	r3, #1
 800455c:	61bb      	str	r3, [r7, #24]
  while ((GPIO_Pin >> position) != 0U)
 800455e:	683a      	ldr	r2, [r7, #0]
 8004560:	69bb      	ldr	r3, [r7, #24]
 8004562:	fa22 f303 	lsr.w	r3, r2, r3
 8004566:	2b00      	cmp	r3, #0
 8004568:	f47f af3c 	bne.w	80043e4 <HAL_GPIO_DeInit+0x14>
  }
}
 800456c:	bf00      	nop
 800456e:	bf00      	nop
 8004570:	3724      	adds	r7, #36	@ 0x24
 8004572:	46bd      	mov	sp, r7
 8004574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004578:	4770      	bx	lr
 800457a:	bf00      	nop
 800457c:	46020000 	.word	0x46020000
 8004580:	0800acec 	.word	0x0800acec
 8004584:	46022000 	.word	0x46022000
 8004588:	002f7f7f 	.word	0x002f7f7f

0800458c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800458c:	b480      	push	{r7}
 800458e:	b083      	sub	sp, #12
 8004590:	af00      	add	r7, sp, #0
 8004592:	6078      	str	r0, [r7, #4]
 8004594:	460b      	mov	r3, r1
 8004596:	807b      	strh	r3, [r7, #2]
 8004598:	4613      	mov	r3, r2
 800459a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800459c:	787b      	ldrb	r3, [r7, #1]
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d003      	beq.n	80045aa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80045a2:	887a      	ldrh	r2, [r7, #2]
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
  }
}
 80045a8:	e002      	b.n	80045b0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
 80045aa:	887a      	ldrh	r2, [r7, #2]
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80045b0:	bf00      	nop
 80045b2:	370c      	adds	r7, #12
 80045b4:	46bd      	mov	sp, r7
 80045b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ba:	4770      	bx	lr

080045bc <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80045bc:	b480      	push	{r7}
 80045be:	b085      	sub	sp, #20
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	6078      	str	r0, [r7, #4]
 80045c4:	460b      	mov	r3, r1
 80045c6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	695b      	ldr	r3, [r3, #20]
 80045cc:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80045ce:	887a      	ldrh	r2, [r7, #2]
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	4013      	ands	r3, r2
 80045d4:	041a      	lsls	r2, r3, #16
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	43d9      	mvns	r1, r3
 80045da:	887b      	ldrh	r3, [r7, #2]
 80045dc:	400b      	ands	r3, r1
 80045de:	431a      	orrs	r2, r3
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	619a      	str	r2, [r3, #24]
}
 80045e4:	bf00      	nop
 80045e6:	3714      	adds	r7, #20
 80045e8:	46bd      	mov	sp, r7
 80045ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ee:	4770      	bx	lr

080045f0 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 80045f0:	b480      	push	{r7}
 80045f2:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 80045f4:	4b05      	ldr	r3, [pc, #20]	@ (800460c <HAL_ICACHE_Enable+0x1c>)
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	4a04      	ldr	r2, [pc, #16]	@ (800460c <HAL_ICACHE_Enable+0x1c>)
 80045fa:	f043 0301 	orr.w	r3, r3, #1
 80045fe:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8004600:	2300      	movs	r3, #0
}
 8004602:	4618      	mov	r0, r3
 8004604:	46bd      	mov	sp, r7
 8004606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800460a:	4770      	bx	lr
 800460c:	40030400 	.word	0x40030400

08004610 <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004610:	b480      	push	{r7}
 8004612:	b085      	sub	sp, #20
 8004614:	af00      	add	r7, sp, #0
 8004616:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 8004618:	4b39      	ldr	r3, [pc, #228]	@ (8004700 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800461a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800461c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004620:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 8004622:	68ba      	ldr	r2, [r7, #8]
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	429a      	cmp	r2, r3
 8004628:	d10b      	bne.n	8004642 <HAL_PWREx_ControlVoltageScaling+0x32>
  {
    /* Enable USB BOOST after wake up from Stop mode */
    if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004630:	d905      	bls.n	800463e <HAL_PWREx_ControlVoltageScaling+0x2e>
    {
      /* Enable USB BOOST */
      SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8004632:	4b33      	ldr	r3, [pc, #204]	@ (8004700 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8004634:	68db      	ldr	r3, [r3, #12]
 8004636:	4a32      	ldr	r2, [pc, #200]	@ (8004700 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8004638:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800463c:	60d3      	str	r3, [r2, #12]
    }

    return HAL_OK;
 800463e:	2300      	movs	r3, #0
 8004640:	e057      	b.n	80046f2 <HAL_PWREx_ControlVoltageScaling+0xe2>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004648:	d90a      	bls.n	8004660 <HAL_PWREx_ControlVoltageScaling+0x50>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 800464a:	4b2d      	ldr	r3, [pc, #180]	@ (8004700 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800464c:	68db      	ldr	r3, [r3, #12]
 800464e:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	4313      	orrs	r3, r2
 8004656:	4a2a      	ldr	r2, [pc, #168]	@ (8004700 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8004658:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800465c:	60d3      	str	r3, [r2, #12]
 800465e:	e007      	b.n	8004670 <HAL_PWREx_ControlVoltageScaling+0x60>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 8004660:	4b27      	ldr	r3, [pc, #156]	@ (8004700 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8004662:	68db      	ldr	r3, [r3, #12]
 8004664:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8004668:	4925      	ldr	r1, [pc, #148]	@ (8004700 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	4313      	orrs	r3, r2
 800466e:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8004670:	4b24      	ldr	r3, [pc, #144]	@ (8004704 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	4a24      	ldr	r2, [pc, #144]	@ (8004708 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8004676:	fba2 2303 	umull	r2, r3, r2, r3
 800467a:	099b      	lsrs	r3, r3, #6
 800467c:	2232      	movs	r2, #50	@ 0x32
 800467e:	fb02 f303 	mul.w	r3, r2, r3
 8004682:	4a21      	ldr	r2, [pc, #132]	@ (8004708 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8004684:	fba2 2303 	umull	r2, r3, r2, r3
 8004688:	099b      	lsrs	r3, r3, #6
 800468a:	3301      	adds	r3, #1
 800468c:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 800468e:	e002      	b.n	8004696 <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	3b01      	subs	r3, #1
 8004694:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8004696:	4b1a      	ldr	r3, [pc, #104]	@ (8004700 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8004698:	68db      	ldr	r3, [r3, #12]
 800469a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d102      	bne.n	80046a8 <HAL_PWREx_ControlVoltageScaling+0x98>
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d1f3      	bne.n	8004690 <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out */
  if (timeout != 0U)
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d01b      	beq.n	80046e6 <HAL_PWREx_ControlVoltageScaling+0xd6>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 80046ae:	4b15      	ldr	r3, [pc, #84]	@ (8004704 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	4a15      	ldr	r2, [pc, #84]	@ (8004708 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 80046b4:	fba2 2303 	umull	r2, r3, r2, r3
 80046b8:	099b      	lsrs	r3, r3, #6
 80046ba:	2232      	movs	r2, #50	@ 0x32
 80046bc:	fb02 f303 	mul.w	r3, r2, r3
 80046c0:	4a11      	ldr	r2, [pc, #68]	@ (8004708 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 80046c2:	fba2 2303 	umull	r2, r3, r2, r3
 80046c6:	099b      	lsrs	r3, r3, #6
 80046c8:	3301      	adds	r3, #1
 80046ca:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 80046cc:	e002      	b.n	80046d4 <HAL_PWREx_ControlVoltageScaling+0xc4>
    {
      timeout--;
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	3b01      	subs	r3, #1
 80046d2:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 80046d4:	4b0a      	ldr	r3, [pc, #40]	@ (8004700 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80046d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046d8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d102      	bne.n	80046e6 <HAL_PWREx_ControlVoltageScaling+0xd6>
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d1f3      	bne.n	80046ce <HAL_PWREx_ControlVoltageScaling+0xbe>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d101      	bne.n	80046f0 <HAL_PWREx_ControlVoltageScaling+0xe0>
  {
    return HAL_TIMEOUT;
 80046ec:	2303      	movs	r3, #3
 80046ee:	e000      	b.n	80046f2 <HAL_PWREx_ControlVoltageScaling+0xe2>
  }

  return HAL_OK;
 80046f0:	2300      	movs	r3, #0
}
 80046f2:	4618      	mov	r0, r3
 80046f4:	3714      	adds	r7, #20
 80046f6:	46bd      	mov	sp, r7
 80046f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fc:	4770      	bx	lr
 80046fe:	bf00      	nop
 8004700:	46020800 	.word	0x46020800
 8004704:	20000080 	.word	0x20000080
 8004708:	10624dd3 	.word	0x10624dd3

0800470c <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800470c:	b480      	push	{r7}
 800470e:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 8004710:	4b04      	ldr	r3, [pc, #16]	@ (8004724 <HAL_PWREx_GetVoltageRange+0x18>)
 8004712:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004714:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 8004718:	4618      	mov	r0, r3
 800471a:	46bd      	mov	sp, r7
 800471c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004720:	4770      	bx	lr
 8004722:	bf00      	nop
 8004724:	46020800 	.word	0x46020800

08004728 <HAL_PWREx_ConfigSupply>:
  *                        @arg PWR_LDO_SUPPLY  : The LDO regulator supplies the Vcore Power Domains.
  *                        @arg PWR_SMPS_SUPPLY : The SMPS regulator supplies the Vcore Power Domains.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply(uint32_t SupplySource)
{
 8004728:	b480      	push	{r7}
 800472a:	b085      	sub	sp, #20
 800472c:	af00      	add	r7, sp, #0
 800472e:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_SUPPLY(SupplySource));

  /* Set maximum time out */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8004730:	4b22      	ldr	r3, [pc, #136]	@ (80047bc <HAL_PWREx_ConfigSupply+0x94>)
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	4a22      	ldr	r2, [pc, #136]	@ (80047c0 <HAL_PWREx_ConfigSupply+0x98>)
 8004736:	fba2 2303 	umull	r2, r3, r2, r3
 800473a:	099b      	lsrs	r3, r3, #6
 800473c:	2232      	movs	r2, #50	@ 0x32
 800473e:	fb02 f303 	mul.w	r3, r2, r3
 8004742:	4a1f      	ldr	r2, [pc, #124]	@ (80047c0 <HAL_PWREx_ConfigSupply+0x98>)
 8004744:	fba2 2303 	umull	r2, r3, r2, r3
 8004748:	099b      	lsrs	r3, r3, #6
 800474a:	3301      	adds	r3, #1
 800474c:	60fb      	str	r3, [r7, #12]

  /* Configure the LDO as system regulator supply */
  if (SupplySource == PWR_LDO_SUPPLY)
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	2b00      	cmp	r3, #0
 8004752:	d113      	bne.n	800477c <HAL_PWREx_ConfigSupply+0x54>
  {
    /* Set the power supply configuration */
    CLEAR_BIT(PWR->CR3, PWR_CR3_REGSEL);
 8004754:	4b1b      	ldr	r3, [pc, #108]	@ (80047c4 <HAL_PWREx_ConfigSupply+0x9c>)
 8004756:	689b      	ldr	r3, [r3, #8]
 8004758:	4a1a      	ldr	r2, [pc, #104]	@ (80047c4 <HAL_PWREx_ConfigSupply+0x9c>)
 800475a:	f023 0302 	bic.w	r3, r3, #2
 800475e:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8004760:	e002      	b.n	8004768 <HAL_PWREx_ConfigSupply+0x40>
    {
      timeout--;
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	3b01      	subs	r3, #1
 8004766:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8004768:	4b16      	ldr	r3, [pc, #88]	@ (80047c4 <HAL_PWREx_ConfigSupply+0x9c>)
 800476a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800476c:	f003 0302 	and.w	r3, r3, #2
 8004770:	2b02      	cmp	r3, #2
 8004772:	d116      	bne.n	80047a2 <HAL_PWREx_ConfigSupply+0x7a>
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	2b00      	cmp	r3, #0
 8004778:	d1f3      	bne.n	8004762 <HAL_PWREx_ConfigSupply+0x3a>
 800477a:	e012      	b.n	80047a2 <HAL_PWREx_ConfigSupply+0x7a>
  }
  /* Configure the SMPS as system regulator supply */
  else
  {
    /* Set the power supply configuration */
    SET_BIT(PWR->CR3, PWR_CR3_REGSEL);
 800477c:	4b11      	ldr	r3, [pc, #68]	@ (80047c4 <HAL_PWREx_ConfigSupply+0x9c>)
 800477e:	689b      	ldr	r3, [r3, #8]
 8004780:	4a10      	ldr	r2, [pc, #64]	@ (80047c4 <HAL_PWREx_ConfigSupply+0x9c>)
 8004782:	f043 0302 	orr.w	r3, r3, #2
 8004786:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8004788:	e002      	b.n	8004790 <HAL_PWREx_ConfigSupply+0x68>
    {
      timeout--;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	3b01      	subs	r3, #1
 800478e:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8004790:	4b0c      	ldr	r3, [pc, #48]	@ (80047c4 <HAL_PWREx_ConfigSupply+0x9c>)
 8004792:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004794:	f003 0302 	and.w	r3, r3, #2
 8004798:	2b00      	cmp	r3, #0
 800479a:	d102      	bne.n	80047a2 <HAL_PWREx_ConfigSupply+0x7a>
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d1f3      	bne.n	800478a <HAL_PWREx_ConfigSupply+0x62>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d101      	bne.n	80047ac <HAL_PWREx_ConfigSupply+0x84>
  {
    return HAL_TIMEOUT;
 80047a8:	2303      	movs	r3, #3
 80047aa:	e000      	b.n	80047ae <HAL_PWREx_ConfigSupply+0x86>
  }

  return HAL_OK;
 80047ac:	2300      	movs	r3, #0
}
 80047ae:	4618      	mov	r0, r3
 80047b0:	3714      	adds	r7, #20
 80047b2:	46bd      	mov	sp, r7
 80047b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b8:	4770      	bx	lr
 80047ba:	bf00      	nop
 80047bc:	20000080 	.word	0x20000080
 80047c0:	10624dd3 	.word	0x10624dd3
 80047c4:	46020800 	.word	0x46020800

080047c8 <HAL_PWREx_EnableVddIO2>:
  * @note   Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply
  *         is present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddIO2(void)
{
 80047c8:	b480      	push	{r7}
 80047ca:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_IO2SV);
 80047cc:	4b05      	ldr	r3, [pc, #20]	@ (80047e4 <HAL_PWREx_EnableVddIO2+0x1c>)
 80047ce:	691b      	ldr	r3, [r3, #16]
 80047d0:	4a04      	ldr	r2, [pc, #16]	@ (80047e4 <HAL_PWREx_EnableVddIO2+0x1c>)
 80047d2:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80047d6:	6113      	str	r3, [r2, #16]
}
 80047d8:	bf00      	nop
 80047da:	46bd      	mov	sp, r7
 80047dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e0:	4770      	bx	lr
 80047e2:	bf00      	nop
 80047e4:	46020800 	.word	0x46020800

080047e8 <HAL_PWREx_DisableUCPDDeadBattery>:
  *         pull-down or to handover control to the UCPD (the UCPD must be
  *         initialized before doing the disable).
  * @retval None.
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80047e8:	b480      	push	{r7}
 80047ea:	af00      	add	r7, sp, #0
  SET_BIT(PWR->UCPDR, PWR_UCPDR_UCPD_DBDIS);
 80047ec:	4b05      	ldr	r3, [pc, #20]	@ (8004804 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80047ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047f0:	4a04      	ldr	r2, [pc, #16]	@ (8004804 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80047f2:	f043 0301 	orr.w	r3, r3, #1
 80047f6:	62d3      	str	r3, [r2, #44]	@ 0x2c
}
 80047f8:	bf00      	nop
 80047fa:	46bd      	mov	sp, r7
 80047fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004800:	4770      	bx	lr
 8004802:	bf00      	nop
 8004804:	46020800 	.word	0x46020800

08004808 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 8004808:	b580      	push	{r7, lr}
 800480a:	b08e      	sub	sp, #56	@ 0x38
 800480c:	af00      	add	r7, sp, #0
 800480e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 8004810:	2300      	movs	r3, #0
 8004812:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	2b00      	cmp	r3, #0
 800481a:	d102      	bne.n	8004822 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 800481c:	2301      	movs	r3, #1
 800481e:	f000 bec8 	b.w	80055b2 <HAL_RCC_OscConfig+0xdaa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004822:	4b99      	ldr	r3, [pc, #612]	@ (8004a88 <HAL_RCC_OscConfig+0x280>)
 8004824:	69db      	ldr	r3, [r3, #28]
 8004826:	f003 030c 	and.w	r3, r3, #12
 800482a:	633b      	str	r3, [r7, #48]	@ 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800482c:	4b96      	ldr	r3, [pc, #600]	@ (8004a88 <HAL_RCC_OscConfig+0x280>)
 800482e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004830:	f003 0303 	and.w	r3, r3, #3
 8004834:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f003 0310 	and.w	r3, r3, #16
 800483e:	2b00      	cmp	r3, #0
 8004840:	f000 816c 	beq.w	8004b1c <HAL_RCC_OscConfig+0x314>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8004844:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004846:	2b00      	cmp	r3, #0
 8004848:	d007      	beq.n	800485a <HAL_RCC_OscConfig+0x52>
 800484a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800484c:	2b0c      	cmp	r3, #12
 800484e:	f040 80de 	bne.w	8004a0e <HAL_RCC_OscConfig+0x206>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004852:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004854:	2b01      	cmp	r3, #1
 8004856:	f040 80da 	bne.w	8004a0e <HAL_RCC_OscConfig+0x206>
    {
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	69db      	ldr	r3, [r3, #28]
 800485e:	2b00      	cmp	r3, #0
 8004860:	d102      	bne.n	8004868 <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 8004862:	2301      	movs	r3, #1
 8004864:	f000 bea5 	b.w	80055b2 <HAL_RCC_OscConfig+0xdaa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800486c:	4b86      	ldr	r3, [pc, #536]	@ (8004a88 <HAL_RCC_OscConfig+0x280>)
 800486e:	689b      	ldr	r3, [r3, #8]
 8004870:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004874:	2b00      	cmp	r3, #0
 8004876:	d004      	beq.n	8004882 <HAL_RCC_OscConfig+0x7a>
 8004878:	4b83      	ldr	r3, [pc, #524]	@ (8004a88 <HAL_RCC_OscConfig+0x280>)
 800487a:	689b      	ldr	r3, [r3, #8]
 800487c:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8004880:	e005      	b.n	800488e <HAL_RCC_OscConfig+0x86>
 8004882:	4b81      	ldr	r3, [pc, #516]	@ (8004a88 <HAL_RCC_OscConfig+0x280>)
 8004884:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004888:	041b      	lsls	r3, r3, #16
 800488a:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800488e:	4293      	cmp	r3, r2
 8004890:	d255      	bcs.n	800493e <HAL_RCC_OscConfig+0x136>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8004892:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004894:	2b00      	cmp	r3, #0
 8004896:	d10a      	bne.n	80048ae <HAL_RCC_OscConfig+0xa6>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800489c:	4618      	mov	r0, r3
 800489e:	f001 fa11 	bl	8005cc4 <RCC_SetFlashLatencyFromMSIRange>
 80048a2:	4603      	mov	r3, r0
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d002      	beq.n	80048ae <HAL_RCC_OscConfig+0xa6>
            {
              return HAL_ERROR;
 80048a8:	2301      	movs	r3, #1
 80048aa:	f000 be82 	b.w	80055b2 <HAL_RCC_OscConfig+0xdaa>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 80048ae:	4b76      	ldr	r3, [pc, #472]	@ (8004a88 <HAL_RCC_OscConfig+0x280>)
 80048b0:	689b      	ldr	r3, [r3, #8]
 80048b2:	4a75      	ldr	r2, [pc, #468]	@ (8004a88 <HAL_RCC_OscConfig+0x280>)
 80048b4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80048b8:	6093      	str	r3, [r2, #8]
 80048ba:	4b73      	ldr	r3, [pc, #460]	@ (8004a88 <HAL_RCC_OscConfig+0x280>)
 80048bc:	689b      	ldr	r3, [r3, #8]
 80048be:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048c6:	4970      	ldr	r1, [pc, #448]	@ (8004a88 <HAL_RCC_OscConfig+0x280>)
 80048c8:	4313      	orrs	r3, r2
 80048ca:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048d0:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80048d4:	d309      	bcc.n	80048ea <HAL_RCC_OscConfig+0xe2>
 80048d6:	4b6c      	ldr	r3, [pc, #432]	@ (8004a88 <HAL_RCC_OscConfig+0x280>)
 80048d8:	68db      	ldr	r3, [r3, #12]
 80048da:	f023 021f 	bic.w	r2, r3, #31
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	6a1b      	ldr	r3, [r3, #32]
 80048e2:	4969      	ldr	r1, [pc, #420]	@ (8004a88 <HAL_RCC_OscConfig+0x280>)
 80048e4:	4313      	orrs	r3, r2
 80048e6:	60cb      	str	r3, [r1, #12]
 80048e8:	e07e      	b.n	80049e8 <HAL_RCC_OscConfig+0x1e0>
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	da0a      	bge.n	8004908 <HAL_RCC_OscConfig+0x100>
 80048f2:	4b65      	ldr	r3, [pc, #404]	@ (8004a88 <HAL_RCC_OscConfig+0x280>)
 80048f4:	68db      	ldr	r3, [r3, #12]
 80048f6:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	6a1b      	ldr	r3, [r3, #32]
 80048fe:	015b      	lsls	r3, r3, #5
 8004900:	4961      	ldr	r1, [pc, #388]	@ (8004a88 <HAL_RCC_OscConfig+0x280>)
 8004902:	4313      	orrs	r3, r2
 8004904:	60cb      	str	r3, [r1, #12]
 8004906:	e06f      	b.n	80049e8 <HAL_RCC_OscConfig+0x1e0>
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800490c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004910:	d30a      	bcc.n	8004928 <HAL_RCC_OscConfig+0x120>
 8004912:	4b5d      	ldr	r3, [pc, #372]	@ (8004a88 <HAL_RCC_OscConfig+0x280>)
 8004914:	68db      	ldr	r3, [r3, #12]
 8004916:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6a1b      	ldr	r3, [r3, #32]
 800491e:	029b      	lsls	r3, r3, #10
 8004920:	4959      	ldr	r1, [pc, #356]	@ (8004a88 <HAL_RCC_OscConfig+0x280>)
 8004922:	4313      	orrs	r3, r2
 8004924:	60cb      	str	r3, [r1, #12]
 8004926:	e05f      	b.n	80049e8 <HAL_RCC_OscConfig+0x1e0>
 8004928:	4b57      	ldr	r3, [pc, #348]	@ (8004a88 <HAL_RCC_OscConfig+0x280>)
 800492a:	68db      	ldr	r3, [r3, #12]
 800492c:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	6a1b      	ldr	r3, [r3, #32]
 8004934:	03db      	lsls	r3, r3, #15
 8004936:	4954      	ldr	r1, [pc, #336]	@ (8004a88 <HAL_RCC_OscConfig+0x280>)
 8004938:	4313      	orrs	r3, r2
 800493a:	60cb      	str	r3, [r1, #12]
 800493c:	e054      	b.n	80049e8 <HAL_RCC_OscConfig+0x1e0>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 800493e:	4b52      	ldr	r3, [pc, #328]	@ (8004a88 <HAL_RCC_OscConfig+0x280>)
 8004940:	689b      	ldr	r3, [r3, #8]
 8004942:	4a51      	ldr	r2, [pc, #324]	@ (8004a88 <HAL_RCC_OscConfig+0x280>)
 8004944:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004948:	6093      	str	r3, [r2, #8]
 800494a:	4b4f      	ldr	r3, [pc, #316]	@ (8004a88 <HAL_RCC_OscConfig+0x280>)
 800494c:	689b      	ldr	r3, [r3, #8]
 800494e:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004956:	494c      	ldr	r1, [pc, #304]	@ (8004a88 <HAL_RCC_OscConfig+0x280>)
 8004958:	4313      	orrs	r3, r2
 800495a:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004960:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8004964:	d309      	bcc.n	800497a <HAL_RCC_OscConfig+0x172>
 8004966:	4b48      	ldr	r3, [pc, #288]	@ (8004a88 <HAL_RCC_OscConfig+0x280>)
 8004968:	68db      	ldr	r3, [r3, #12]
 800496a:	f023 021f 	bic.w	r2, r3, #31
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6a1b      	ldr	r3, [r3, #32]
 8004972:	4945      	ldr	r1, [pc, #276]	@ (8004a88 <HAL_RCC_OscConfig+0x280>)
 8004974:	4313      	orrs	r3, r2
 8004976:	60cb      	str	r3, [r1, #12]
 8004978:	e028      	b.n	80049cc <HAL_RCC_OscConfig+0x1c4>
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800497e:	2b00      	cmp	r3, #0
 8004980:	da0a      	bge.n	8004998 <HAL_RCC_OscConfig+0x190>
 8004982:	4b41      	ldr	r3, [pc, #260]	@ (8004a88 <HAL_RCC_OscConfig+0x280>)
 8004984:	68db      	ldr	r3, [r3, #12]
 8004986:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6a1b      	ldr	r3, [r3, #32]
 800498e:	015b      	lsls	r3, r3, #5
 8004990:	493d      	ldr	r1, [pc, #244]	@ (8004a88 <HAL_RCC_OscConfig+0x280>)
 8004992:	4313      	orrs	r3, r2
 8004994:	60cb      	str	r3, [r1, #12]
 8004996:	e019      	b.n	80049cc <HAL_RCC_OscConfig+0x1c4>
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800499c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049a0:	d30a      	bcc.n	80049b8 <HAL_RCC_OscConfig+0x1b0>
 80049a2:	4b39      	ldr	r3, [pc, #228]	@ (8004a88 <HAL_RCC_OscConfig+0x280>)
 80049a4:	68db      	ldr	r3, [r3, #12]
 80049a6:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6a1b      	ldr	r3, [r3, #32]
 80049ae:	029b      	lsls	r3, r3, #10
 80049b0:	4935      	ldr	r1, [pc, #212]	@ (8004a88 <HAL_RCC_OscConfig+0x280>)
 80049b2:	4313      	orrs	r3, r2
 80049b4:	60cb      	str	r3, [r1, #12]
 80049b6:	e009      	b.n	80049cc <HAL_RCC_OscConfig+0x1c4>
 80049b8:	4b33      	ldr	r3, [pc, #204]	@ (8004a88 <HAL_RCC_OscConfig+0x280>)
 80049ba:	68db      	ldr	r3, [r3, #12]
 80049bc:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	6a1b      	ldr	r3, [r3, #32]
 80049c4:	03db      	lsls	r3, r3, #15
 80049c6:	4930      	ldr	r1, [pc, #192]	@ (8004a88 <HAL_RCC_OscConfig+0x280>)
 80049c8:	4313      	orrs	r3, r2
 80049ca:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80049cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d10a      	bne.n	80049e8 <HAL_RCC_OscConfig+0x1e0>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049d6:	4618      	mov	r0, r3
 80049d8:	f001 f974 	bl	8005cc4 <RCC_SetFlashLatencyFromMSIRange>
 80049dc:	4603      	mov	r3, r0
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d002      	beq.n	80049e8 <HAL_RCC_OscConfig+0x1e0>
            {
              return HAL_ERROR;
 80049e2:	2301      	movs	r3, #1
 80049e4:	f000 bde5 	b.w	80055b2 <HAL_RCC_OscConfig+0xdaa>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 80049e8:	f001 f8de 	bl	8005ba8 <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80049ec:	4b27      	ldr	r3, [pc, #156]	@ (8004a8c <HAL_RCC_OscConfig+0x284>)
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	4618      	mov	r0, r3
 80049f2:	f7fc fa7d 	bl	8000ef0 <HAL_InitTick>
 80049f6:	4603      	mov	r3, r0
 80049f8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (status != HAL_OK)
 80049fc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	f000 808a 	beq.w	8004b1a <HAL_RCC_OscConfig+0x312>
        {
          return status;
 8004a06:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004a0a:	f000 bdd2 	b.w	80055b2 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	69db      	ldr	r3, [r3, #28]
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d066      	beq.n	8004ae4 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 8004a16:	4b1c      	ldr	r3, [pc, #112]	@ (8004a88 <HAL_RCC_OscConfig+0x280>)
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	4a1b      	ldr	r2, [pc, #108]	@ (8004a88 <HAL_RCC_OscConfig+0x280>)
 8004a1c:	f043 0301 	orr.w	r3, r3, #1
 8004a20:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8004a22:	f7fc fed1 	bl	80017c8 <HAL_GetTick>
 8004a26:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8004a28:	e009      	b.n	8004a3e <HAL_RCC_OscConfig+0x236>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004a2a:	f7fc fecd 	bl	80017c8 <HAL_GetTick>
 8004a2e:	4602      	mov	r2, r0
 8004a30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a32:	1ad3      	subs	r3, r2, r3
 8004a34:	2b02      	cmp	r3, #2
 8004a36:	d902      	bls.n	8004a3e <HAL_RCC_OscConfig+0x236>
          {
            return HAL_TIMEOUT;
 8004a38:	2303      	movs	r3, #3
 8004a3a:	f000 bdba 	b.w	80055b2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8004a3e:	4b12      	ldr	r3, [pc, #72]	@ (8004a88 <HAL_RCC_OscConfig+0x280>)
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f003 0304 	and.w	r3, r3, #4
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d0ef      	beq.n	8004a2a <HAL_RCC_OscConfig+0x222>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8004a4a:	4b0f      	ldr	r3, [pc, #60]	@ (8004a88 <HAL_RCC_OscConfig+0x280>)
 8004a4c:	689b      	ldr	r3, [r3, #8]
 8004a4e:	4a0e      	ldr	r2, [pc, #56]	@ (8004a88 <HAL_RCC_OscConfig+0x280>)
 8004a50:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004a54:	6093      	str	r3, [r2, #8]
 8004a56:	4b0c      	ldr	r3, [pc, #48]	@ (8004a88 <HAL_RCC_OscConfig+0x280>)
 8004a58:	689b      	ldr	r3, [r3, #8]
 8004a5a:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a62:	4909      	ldr	r1, [pc, #36]	@ (8004a88 <HAL_RCC_OscConfig+0x280>)
 8004a64:	4313      	orrs	r3, r2
 8004a66:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a6c:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8004a70:	d30e      	bcc.n	8004a90 <HAL_RCC_OscConfig+0x288>
 8004a72:	4b05      	ldr	r3, [pc, #20]	@ (8004a88 <HAL_RCC_OscConfig+0x280>)
 8004a74:	68db      	ldr	r3, [r3, #12]
 8004a76:	f023 021f 	bic.w	r2, r3, #31
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	6a1b      	ldr	r3, [r3, #32]
 8004a7e:	4902      	ldr	r1, [pc, #8]	@ (8004a88 <HAL_RCC_OscConfig+0x280>)
 8004a80:	4313      	orrs	r3, r2
 8004a82:	60cb      	str	r3, [r1, #12]
 8004a84:	e04a      	b.n	8004b1c <HAL_RCC_OscConfig+0x314>
 8004a86:	bf00      	nop
 8004a88:	46020c00 	.word	0x46020c00
 8004a8c:	200000a0 	.word	0x200000a0
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	da0a      	bge.n	8004aae <HAL_RCC_OscConfig+0x2a6>
 8004a98:	4b98      	ldr	r3, [pc, #608]	@ (8004cfc <HAL_RCC_OscConfig+0x4f4>)
 8004a9a:	68db      	ldr	r3, [r3, #12]
 8004a9c:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	6a1b      	ldr	r3, [r3, #32]
 8004aa4:	015b      	lsls	r3, r3, #5
 8004aa6:	4995      	ldr	r1, [pc, #596]	@ (8004cfc <HAL_RCC_OscConfig+0x4f4>)
 8004aa8:	4313      	orrs	r3, r2
 8004aaa:	60cb      	str	r3, [r1, #12]
 8004aac:	e036      	b.n	8004b1c <HAL_RCC_OscConfig+0x314>
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ab2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ab6:	d30a      	bcc.n	8004ace <HAL_RCC_OscConfig+0x2c6>
 8004ab8:	4b90      	ldr	r3, [pc, #576]	@ (8004cfc <HAL_RCC_OscConfig+0x4f4>)
 8004aba:	68db      	ldr	r3, [r3, #12]
 8004abc:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	6a1b      	ldr	r3, [r3, #32]
 8004ac4:	029b      	lsls	r3, r3, #10
 8004ac6:	498d      	ldr	r1, [pc, #564]	@ (8004cfc <HAL_RCC_OscConfig+0x4f4>)
 8004ac8:	4313      	orrs	r3, r2
 8004aca:	60cb      	str	r3, [r1, #12]
 8004acc:	e026      	b.n	8004b1c <HAL_RCC_OscConfig+0x314>
 8004ace:	4b8b      	ldr	r3, [pc, #556]	@ (8004cfc <HAL_RCC_OscConfig+0x4f4>)
 8004ad0:	68db      	ldr	r3, [r3, #12]
 8004ad2:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	6a1b      	ldr	r3, [r3, #32]
 8004ada:	03db      	lsls	r3, r3, #15
 8004adc:	4987      	ldr	r1, [pc, #540]	@ (8004cfc <HAL_RCC_OscConfig+0x4f4>)
 8004ade:	4313      	orrs	r3, r2
 8004ae0:	60cb      	str	r3, [r1, #12]
 8004ae2:	e01b      	b.n	8004b1c <HAL_RCC_OscConfig+0x314>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 8004ae4:	4b85      	ldr	r3, [pc, #532]	@ (8004cfc <HAL_RCC_OscConfig+0x4f4>)
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	4a84      	ldr	r2, [pc, #528]	@ (8004cfc <HAL_RCC_OscConfig+0x4f4>)
 8004aea:	f023 0301 	bic.w	r3, r3, #1
 8004aee:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8004af0:	f7fc fe6a 	bl	80017c8 <HAL_GetTick>
 8004af4:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8004af6:	e009      	b.n	8004b0c <HAL_RCC_OscConfig+0x304>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004af8:	f7fc fe66 	bl	80017c8 <HAL_GetTick>
 8004afc:	4602      	mov	r2, r0
 8004afe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b00:	1ad3      	subs	r3, r2, r3
 8004b02:	2b02      	cmp	r3, #2
 8004b04:	d902      	bls.n	8004b0c <HAL_RCC_OscConfig+0x304>
          {
            return HAL_TIMEOUT;
 8004b06:	2303      	movs	r3, #3
 8004b08:	f000 bd53 	b.w	80055b2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8004b0c:	4b7b      	ldr	r3, [pc, #492]	@ (8004cfc <HAL_RCC_OscConfig+0x4f4>)
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f003 0304 	and.w	r3, r3, #4
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d1ef      	bne.n	8004af8 <HAL_RCC_OscConfig+0x2f0>
 8004b18:	e000      	b.n	8004b1c <HAL_RCC_OscConfig+0x314>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8004b1a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	f003 0301 	and.w	r3, r3, #1
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	f000 808b 	beq.w	8004c40 <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8004b2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b2c:	2b08      	cmp	r3, #8
 8004b2e:	d005      	beq.n	8004b3c <HAL_RCC_OscConfig+0x334>
 8004b30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b32:	2b0c      	cmp	r3, #12
 8004b34:	d109      	bne.n	8004b4a <HAL_RCC_OscConfig+0x342>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004b36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b38:	2b03      	cmp	r3, #3
 8004b3a:	d106      	bne.n	8004b4a <HAL_RCC_OscConfig+0x342>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	685b      	ldr	r3, [r3, #4]
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d17d      	bne.n	8004c40 <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 8004b44:	2301      	movs	r3, #1
 8004b46:	f000 bd34 	b.w	80055b2 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	685b      	ldr	r3, [r3, #4]
 8004b4e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004b52:	d106      	bne.n	8004b62 <HAL_RCC_OscConfig+0x35a>
 8004b54:	4b69      	ldr	r3, [pc, #420]	@ (8004cfc <HAL_RCC_OscConfig+0x4f4>)
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	4a68      	ldr	r2, [pc, #416]	@ (8004cfc <HAL_RCC_OscConfig+0x4f4>)
 8004b5a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004b5e:	6013      	str	r3, [r2, #0]
 8004b60:	e041      	b.n	8004be6 <HAL_RCC_OscConfig+0x3de>
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	685b      	ldr	r3, [r3, #4]
 8004b66:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004b6a:	d112      	bne.n	8004b92 <HAL_RCC_OscConfig+0x38a>
 8004b6c:	4b63      	ldr	r3, [pc, #396]	@ (8004cfc <HAL_RCC_OscConfig+0x4f4>)
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	4a62      	ldr	r2, [pc, #392]	@ (8004cfc <HAL_RCC_OscConfig+0x4f4>)
 8004b72:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004b76:	6013      	str	r3, [r2, #0]
 8004b78:	4b60      	ldr	r3, [pc, #384]	@ (8004cfc <HAL_RCC_OscConfig+0x4f4>)
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	4a5f      	ldr	r2, [pc, #380]	@ (8004cfc <HAL_RCC_OscConfig+0x4f4>)
 8004b7e:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8004b82:	6013      	str	r3, [r2, #0]
 8004b84:	4b5d      	ldr	r3, [pc, #372]	@ (8004cfc <HAL_RCC_OscConfig+0x4f4>)
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	4a5c      	ldr	r2, [pc, #368]	@ (8004cfc <HAL_RCC_OscConfig+0x4f4>)
 8004b8a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004b8e:	6013      	str	r3, [r2, #0]
 8004b90:	e029      	b.n	8004be6 <HAL_RCC_OscConfig+0x3de>
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	685b      	ldr	r3, [r3, #4]
 8004b96:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8004b9a:	d112      	bne.n	8004bc2 <HAL_RCC_OscConfig+0x3ba>
 8004b9c:	4b57      	ldr	r3, [pc, #348]	@ (8004cfc <HAL_RCC_OscConfig+0x4f4>)
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	4a56      	ldr	r2, [pc, #344]	@ (8004cfc <HAL_RCC_OscConfig+0x4f4>)
 8004ba2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004ba6:	6013      	str	r3, [r2, #0]
 8004ba8:	4b54      	ldr	r3, [pc, #336]	@ (8004cfc <HAL_RCC_OscConfig+0x4f4>)
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	4a53      	ldr	r2, [pc, #332]	@ (8004cfc <HAL_RCC_OscConfig+0x4f4>)
 8004bae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004bb2:	6013      	str	r3, [r2, #0]
 8004bb4:	4b51      	ldr	r3, [pc, #324]	@ (8004cfc <HAL_RCC_OscConfig+0x4f4>)
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	4a50      	ldr	r2, [pc, #320]	@ (8004cfc <HAL_RCC_OscConfig+0x4f4>)
 8004bba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004bbe:	6013      	str	r3, [r2, #0]
 8004bc0:	e011      	b.n	8004be6 <HAL_RCC_OscConfig+0x3de>
 8004bc2:	4b4e      	ldr	r3, [pc, #312]	@ (8004cfc <HAL_RCC_OscConfig+0x4f4>)
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	4a4d      	ldr	r2, [pc, #308]	@ (8004cfc <HAL_RCC_OscConfig+0x4f4>)
 8004bc8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004bcc:	6013      	str	r3, [r2, #0]
 8004bce:	4b4b      	ldr	r3, [pc, #300]	@ (8004cfc <HAL_RCC_OscConfig+0x4f4>)
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	4a4a      	ldr	r2, [pc, #296]	@ (8004cfc <HAL_RCC_OscConfig+0x4f4>)
 8004bd4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004bd8:	6013      	str	r3, [r2, #0]
 8004bda:	4b48      	ldr	r3, [pc, #288]	@ (8004cfc <HAL_RCC_OscConfig+0x4f4>)
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	4a47      	ldr	r2, [pc, #284]	@ (8004cfc <HAL_RCC_OscConfig+0x4f4>)
 8004be0:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8004be4:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	685b      	ldr	r3, [r3, #4]
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d014      	beq.n	8004c18 <HAL_RCC_OscConfig+0x410>
      {
        tickstart = HAL_GetTick();
 8004bee:	f7fc fdeb 	bl	80017c8 <HAL_GetTick>
 8004bf2:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004bf4:	e009      	b.n	8004c0a <HAL_RCC_OscConfig+0x402>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004bf6:	f7fc fde7 	bl	80017c8 <HAL_GetTick>
 8004bfa:	4602      	mov	r2, r0
 8004bfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bfe:	1ad3      	subs	r3, r2, r3
 8004c00:	2b64      	cmp	r3, #100	@ 0x64
 8004c02:	d902      	bls.n	8004c0a <HAL_RCC_OscConfig+0x402>
          {
            return HAL_TIMEOUT;
 8004c04:	2303      	movs	r3, #3
 8004c06:	f000 bcd4 	b.w	80055b2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004c0a:	4b3c      	ldr	r3, [pc, #240]	@ (8004cfc <HAL_RCC_OscConfig+0x4f4>)
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d0ef      	beq.n	8004bf6 <HAL_RCC_OscConfig+0x3ee>
 8004c16:	e013      	b.n	8004c40 <HAL_RCC_OscConfig+0x438>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 8004c18:	f7fc fdd6 	bl	80017c8 <HAL_GetTick>
 8004c1c:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004c1e:	e009      	b.n	8004c34 <HAL_RCC_OscConfig+0x42c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004c20:	f7fc fdd2 	bl	80017c8 <HAL_GetTick>
 8004c24:	4602      	mov	r2, r0
 8004c26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c28:	1ad3      	subs	r3, r2, r3
 8004c2a:	2b64      	cmp	r3, #100	@ 0x64
 8004c2c:	d902      	bls.n	8004c34 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8004c2e:	2303      	movs	r3, #3
 8004c30:	f000 bcbf 	b.w	80055b2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004c34:	4b31      	ldr	r3, [pc, #196]	@ (8004cfc <HAL_RCC_OscConfig+0x4f4>)
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d1ef      	bne.n	8004c20 <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f003 0302 	and.w	r3, r3, #2
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d05f      	beq.n	8004d0c <HAL_RCC_OscConfig+0x504>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8004c4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c4e:	2b04      	cmp	r3, #4
 8004c50:	d005      	beq.n	8004c5e <HAL_RCC_OscConfig+0x456>
 8004c52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c54:	2b0c      	cmp	r3, #12
 8004c56:	d114      	bne.n	8004c82 <HAL_RCC_OscConfig+0x47a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004c58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c5a:	2b02      	cmp	r3, #2
 8004c5c:	d111      	bne.n	8004c82 <HAL_RCC_OscConfig+0x47a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	68db      	ldr	r3, [r3, #12]
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d102      	bne.n	8004c6c <HAL_RCC_OscConfig+0x464>
      {
        return HAL_ERROR;
 8004c66:	2301      	movs	r3, #1
 8004c68:	f000 bca3 	b.w	80055b2 <HAL_RCC_OscConfig+0xdaa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 8004c6c:	4b23      	ldr	r3, [pc, #140]	@ (8004cfc <HAL_RCC_OscConfig+0x4f4>)
 8004c6e:	691b      	ldr	r3, [r3, #16]
 8004c70:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	691b      	ldr	r3, [r3, #16]
 8004c78:	041b      	lsls	r3, r3, #16
 8004c7a:	4920      	ldr	r1, [pc, #128]	@ (8004cfc <HAL_RCC_OscConfig+0x4f4>)
 8004c7c:	4313      	orrs	r3, r2
 8004c7e:	610b      	str	r3, [r1, #16]
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8004c80:	e044      	b.n	8004d0c <HAL_RCC_OscConfig+0x504>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	68db      	ldr	r3, [r3, #12]
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d024      	beq.n	8004cd4 <HAL_RCC_OscConfig+0x4cc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 8004c8a:	4b1c      	ldr	r3, [pc, #112]	@ (8004cfc <HAL_RCC_OscConfig+0x4f4>)
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	4a1b      	ldr	r2, [pc, #108]	@ (8004cfc <HAL_RCC_OscConfig+0x4f4>)
 8004c90:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004c94:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8004c96:	f7fc fd97 	bl	80017c8 <HAL_GetTick>
 8004c9a:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004c9c:	e009      	b.n	8004cb2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c9e:	f7fc fd93 	bl	80017c8 <HAL_GetTick>
 8004ca2:	4602      	mov	r2, r0
 8004ca4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ca6:	1ad3      	subs	r3, r2, r3
 8004ca8:	2b02      	cmp	r3, #2
 8004caa:	d902      	bls.n	8004cb2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004cac:	2303      	movs	r3, #3
 8004cae:	f000 bc80 	b.w	80055b2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004cb2:	4b12      	ldr	r3, [pc, #72]	@ (8004cfc <HAL_RCC_OscConfig+0x4f4>)
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d0ef      	beq.n	8004c9e <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 8004cbe:	4b0f      	ldr	r3, [pc, #60]	@ (8004cfc <HAL_RCC_OscConfig+0x4f4>)
 8004cc0:	691b      	ldr	r3, [r3, #16]
 8004cc2:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	691b      	ldr	r3, [r3, #16]
 8004cca:	041b      	lsls	r3, r3, #16
 8004ccc:	490b      	ldr	r1, [pc, #44]	@ (8004cfc <HAL_RCC_OscConfig+0x4f4>)
 8004cce:	4313      	orrs	r3, r2
 8004cd0:	610b      	str	r3, [r1, #16]
 8004cd2:	e01b      	b.n	8004d0c <HAL_RCC_OscConfig+0x504>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 8004cd4:	4b09      	ldr	r3, [pc, #36]	@ (8004cfc <HAL_RCC_OscConfig+0x4f4>)
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	4a08      	ldr	r2, [pc, #32]	@ (8004cfc <HAL_RCC_OscConfig+0x4f4>)
 8004cda:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004cde:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8004ce0:	f7fc fd72 	bl	80017c8 <HAL_GetTick>
 8004ce4:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004ce6:	e00b      	b.n	8004d00 <HAL_RCC_OscConfig+0x4f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004ce8:	f7fc fd6e 	bl	80017c8 <HAL_GetTick>
 8004cec:	4602      	mov	r2, r0
 8004cee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cf0:	1ad3      	subs	r3, r2, r3
 8004cf2:	2b02      	cmp	r3, #2
 8004cf4:	d904      	bls.n	8004d00 <HAL_RCC_OscConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 8004cf6:	2303      	movs	r3, #3
 8004cf8:	f000 bc5b 	b.w	80055b2 <HAL_RCC_OscConfig+0xdaa>
 8004cfc:	46020c00 	.word	0x46020c00
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004d00:	4baf      	ldr	r3, [pc, #700]	@ (8004fc0 <HAL_RCC_OscConfig+0x7b8>)
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d1ed      	bne.n	8004ce8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f003 0308 	and.w	r3, r3, #8
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	f000 80c8 	beq.w	8004eaa <HAL_RCC_OscConfig+0x6a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 8004d1a:	2300      	movs	r3, #0
 8004d1c:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004d20:	4ba7      	ldr	r3, [pc, #668]	@ (8004fc0 <HAL_RCC_OscConfig+0x7b8>)
 8004d22:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004d26:	f003 0304 	and.w	r3, r3, #4
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d111      	bne.n	8004d52 <HAL_RCC_OscConfig+0x54a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d2e:	4ba4      	ldr	r3, [pc, #656]	@ (8004fc0 <HAL_RCC_OscConfig+0x7b8>)
 8004d30:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004d34:	4aa2      	ldr	r2, [pc, #648]	@ (8004fc0 <HAL_RCC_OscConfig+0x7b8>)
 8004d36:	f043 0304 	orr.w	r3, r3, #4
 8004d3a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8004d3e:	4ba0      	ldr	r3, [pc, #640]	@ (8004fc0 <HAL_RCC_OscConfig+0x7b8>)
 8004d40:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004d44:	f003 0304 	and.w	r3, r3, #4
 8004d48:	617b      	str	r3, [r7, #20]
 8004d4a:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 8004d4c:	2301      	movs	r3, #1
 8004d4e:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8004d52:	4b9c      	ldr	r3, [pc, #624]	@ (8004fc4 <HAL_RCC_OscConfig+0x7bc>)
 8004d54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d56:	f003 0301 	and.w	r3, r3, #1
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d119      	bne.n	8004d92 <HAL_RCC_OscConfig+0x58a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8004d5e:	4b99      	ldr	r3, [pc, #612]	@ (8004fc4 <HAL_RCC_OscConfig+0x7bc>)
 8004d60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d62:	4a98      	ldr	r2, [pc, #608]	@ (8004fc4 <HAL_RCC_OscConfig+0x7bc>)
 8004d64:	f043 0301 	orr.w	r3, r3, #1
 8004d68:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004d6a:	f7fc fd2d 	bl	80017c8 <HAL_GetTick>
 8004d6e:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8004d70:	e009      	b.n	8004d86 <HAL_RCC_OscConfig+0x57e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d72:	f7fc fd29 	bl	80017c8 <HAL_GetTick>
 8004d76:	4602      	mov	r2, r0
 8004d78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d7a:	1ad3      	subs	r3, r2, r3
 8004d7c:	2b02      	cmp	r3, #2
 8004d7e:	d902      	bls.n	8004d86 <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
 8004d80:	2303      	movs	r3, #3
 8004d82:	f000 bc16 	b.w	80055b2 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8004d86:	4b8f      	ldr	r3, [pc, #572]	@ (8004fc4 <HAL_RCC_OscConfig+0x7bc>)
 8004d88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d8a:	f003 0301 	and.w	r3, r3, #1
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d0ef      	beq.n	8004d72 <HAL_RCC_OscConfig+0x56a>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	695b      	ldr	r3, [r3, #20]
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d05f      	beq.n	8004e5a <HAL_RCC_OscConfig+0x652>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 8004d9a:	4b89      	ldr	r3, [pc, #548]	@ (8004fc0 <HAL_RCC_OscConfig+0x7b8>)
 8004d9c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004da0:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	699a      	ldr	r2, [r3, #24]
 8004da6:	6a3b      	ldr	r3, [r7, #32]
 8004da8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004dac:	429a      	cmp	r2, r3
 8004dae:	d037      	beq.n	8004e20 <HAL_RCC_OscConfig+0x618>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8004db0:	6a3b      	ldr	r3, [r7, #32]
 8004db2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d006      	beq.n	8004dc8 <HAL_RCC_OscConfig+0x5c0>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 8004dba:	6a3b      	ldr	r3, [r7, #32]
 8004dbc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d101      	bne.n	8004dc8 <HAL_RCC_OscConfig+0x5c0>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 8004dc4:	2301      	movs	r3, #1
 8004dc6:	e3f4      	b.n	80055b2 <HAL_RCC_OscConfig+0xdaa>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 8004dc8:	6a3b      	ldr	r3, [r7, #32]
 8004dca:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d01b      	beq.n	8004e0a <HAL_RCC_OscConfig+0x602>
        {
          __HAL_RCC_LSI_DISABLE();
 8004dd2:	4b7b      	ldr	r3, [pc, #492]	@ (8004fc0 <HAL_RCC_OscConfig+0x7b8>)
 8004dd4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004dd8:	4a79      	ldr	r2, [pc, #484]	@ (8004fc0 <HAL_RCC_OscConfig+0x7b8>)
 8004dda:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 8004dde:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

          tickstart = HAL_GetTick();
 8004de2:	f7fc fcf1 	bl	80017c8 <HAL_GetTick>
 8004de6:	62b8      	str	r0, [r7, #40]	@ 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8004de8:	e008      	b.n	8004dfc <HAL_RCC_OscConfig+0x5f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004dea:	f7fc fced 	bl	80017c8 <HAL_GetTick>
 8004dee:	4602      	mov	r2, r0
 8004df0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004df2:	1ad3      	subs	r3, r2, r3
 8004df4:	2b05      	cmp	r3, #5
 8004df6:	d901      	bls.n	8004dfc <HAL_RCC_OscConfig+0x5f4>
            {
              return HAL_TIMEOUT;
 8004df8:	2303      	movs	r3, #3
 8004dfa:	e3da      	b.n	80055b2 <HAL_RCC_OscConfig+0xdaa>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8004dfc:	4b70      	ldr	r3, [pc, #448]	@ (8004fc0 <HAL_RCC_OscConfig+0x7b8>)
 8004dfe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004e02:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d1ef      	bne.n	8004dea <HAL_RCC_OscConfig+0x5e2>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 8004e0a:	4b6d      	ldr	r3, [pc, #436]	@ (8004fc0 <HAL_RCC_OscConfig+0x7b8>)
 8004e0c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004e10:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	699b      	ldr	r3, [r3, #24]
 8004e18:	4969      	ldr	r1, [pc, #420]	@ (8004fc0 <HAL_RCC_OscConfig+0x7b8>)
 8004e1a:	4313      	orrs	r3, r2
 8004e1c:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 8004e20:	4b67      	ldr	r3, [pc, #412]	@ (8004fc0 <HAL_RCC_OscConfig+0x7b8>)
 8004e22:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004e26:	4a66      	ldr	r2, [pc, #408]	@ (8004fc0 <HAL_RCC_OscConfig+0x7b8>)
 8004e28:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004e2c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 8004e30:	f7fc fcca 	bl	80017c8 <HAL_GetTick>
 8004e34:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8004e36:	e008      	b.n	8004e4a <HAL_RCC_OscConfig+0x642>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004e38:	f7fc fcc6 	bl	80017c8 <HAL_GetTick>
 8004e3c:	4602      	mov	r2, r0
 8004e3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e40:	1ad3      	subs	r3, r2, r3
 8004e42:	2b05      	cmp	r3, #5
 8004e44:	d901      	bls.n	8004e4a <HAL_RCC_OscConfig+0x642>
        {
          return HAL_TIMEOUT;
 8004e46:	2303      	movs	r3, #3
 8004e48:	e3b3      	b.n	80055b2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8004e4a:	4b5d      	ldr	r3, [pc, #372]	@ (8004fc0 <HAL_RCC_OscConfig+0x7b8>)
 8004e4c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004e50:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d0ef      	beq.n	8004e38 <HAL_RCC_OscConfig+0x630>
 8004e58:	e01b      	b.n	8004e92 <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 8004e5a:	4b59      	ldr	r3, [pc, #356]	@ (8004fc0 <HAL_RCC_OscConfig+0x7b8>)
 8004e5c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004e60:	4a57      	ldr	r2, [pc, #348]	@ (8004fc0 <HAL_RCC_OscConfig+0x7b8>)
 8004e62:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 8004e66:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 8004e6a:	f7fc fcad 	bl	80017c8 <HAL_GetTick>
 8004e6e:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8004e70:	e008      	b.n	8004e84 <HAL_RCC_OscConfig+0x67c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004e72:	f7fc fca9 	bl	80017c8 <HAL_GetTick>
 8004e76:	4602      	mov	r2, r0
 8004e78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e7a:	1ad3      	subs	r3, r2, r3
 8004e7c:	2b05      	cmp	r3, #5
 8004e7e:	d901      	bls.n	8004e84 <HAL_RCC_OscConfig+0x67c>
        {
          return HAL_TIMEOUT;
 8004e80:	2303      	movs	r3, #3
 8004e82:	e396      	b.n	80055b2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8004e84:	4b4e      	ldr	r3, [pc, #312]	@ (8004fc0 <HAL_RCC_OscConfig+0x7b8>)
 8004e86:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004e8a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d1ef      	bne.n	8004e72 <HAL_RCC_OscConfig+0x66a>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004e92:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8004e96:	2b01      	cmp	r3, #1
 8004e98:	d107      	bne.n	8004eaa <HAL_RCC_OscConfig+0x6a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004e9a:	4b49      	ldr	r3, [pc, #292]	@ (8004fc0 <HAL_RCC_OscConfig+0x7b8>)
 8004e9c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004ea0:	4a47      	ldr	r2, [pc, #284]	@ (8004fc0 <HAL_RCC_OscConfig+0x7b8>)
 8004ea2:	f023 0304 	bic.w	r3, r3, #4
 8004ea6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f003 0304 	and.w	r3, r3, #4
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	f000 8111 	beq.w	80050da <HAL_RCC_OscConfig+0x8d2>
  {
    FlagStatus pwrclkchanged = RESET;
 8004eb8:	2300      	movs	r3, #0
 8004eba:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004ebe:	4b40      	ldr	r3, [pc, #256]	@ (8004fc0 <HAL_RCC_OscConfig+0x7b8>)
 8004ec0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004ec4:	f003 0304 	and.w	r3, r3, #4
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d111      	bne.n	8004ef0 <HAL_RCC_OscConfig+0x6e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004ecc:	4b3c      	ldr	r3, [pc, #240]	@ (8004fc0 <HAL_RCC_OscConfig+0x7b8>)
 8004ece:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004ed2:	4a3b      	ldr	r2, [pc, #236]	@ (8004fc0 <HAL_RCC_OscConfig+0x7b8>)
 8004ed4:	f043 0304 	orr.w	r3, r3, #4
 8004ed8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8004edc:	4b38      	ldr	r3, [pc, #224]	@ (8004fc0 <HAL_RCC_OscConfig+0x7b8>)
 8004ede:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004ee2:	f003 0304 	and.w	r3, r3, #4
 8004ee6:	613b      	str	r3, [r7, #16]
 8004ee8:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 8004eea:	2301      	movs	r3, #1
 8004eec:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8004ef0:	4b34      	ldr	r3, [pc, #208]	@ (8004fc4 <HAL_RCC_OscConfig+0x7bc>)
 8004ef2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ef4:	f003 0301 	and.w	r3, r3, #1
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d118      	bne.n	8004f2e <HAL_RCC_OscConfig+0x726>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8004efc:	4b31      	ldr	r3, [pc, #196]	@ (8004fc4 <HAL_RCC_OscConfig+0x7bc>)
 8004efe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f00:	4a30      	ldr	r2, [pc, #192]	@ (8004fc4 <HAL_RCC_OscConfig+0x7bc>)
 8004f02:	f043 0301 	orr.w	r3, r3, #1
 8004f06:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004f08:	f7fc fc5e 	bl	80017c8 <HAL_GetTick>
 8004f0c:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8004f0e:	e008      	b.n	8004f22 <HAL_RCC_OscConfig+0x71a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f10:	f7fc fc5a 	bl	80017c8 <HAL_GetTick>
 8004f14:	4602      	mov	r2, r0
 8004f16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f18:	1ad3      	subs	r3, r2, r3
 8004f1a:	2b02      	cmp	r3, #2
 8004f1c:	d901      	bls.n	8004f22 <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
 8004f1e:	2303      	movs	r3, #3
 8004f20:	e347      	b.n	80055b2 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8004f22:	4b28      	ldr	r3, [pc, #160]	@ (8004fc4 <HAL_RCC_OscConfig+0x7bc>)
 8004f24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f26:	f003 0301 	and.w	r3, r3, #1
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d0f0      	beq.n	8004f10 <HAL_RCC_OscConfig+0x708>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	689b      	ldr	r3, [r3, #8]
 8004f32:	f003 0301 	and.w	r3, r3, #1
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d01f      	beq.n	8004f7a <HAL_RCC_OscConfig+0x772>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	689b      	ldr	r3, [r3, #8]
 8004f3e:	f003 0304 	and.w	r3, r3, #4
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d010      	beq.n	8004f68 <HAL_RCC_OscConfig+0x760>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8004f46:	4b1e      	ldr	r3, [pc, #120]	@ (8004fc0 <HAL_RCC_OscConfig+0x7b8>)
 8004f48:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004f4c:	4a1c      	ldr	r2, [pc, #112]	@ (8004fc0 <HAL_RCC_OscConfig+0x7b8>)
 8004f4e:	f043 0304 	orr.w	r3, r3, #4
 8004f52:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8004f56:	4b1a      	ldr	r3, [pc, #104]	@ (8004fc0 <HAL_RCC_OscConfig+0x7b8>)
 8004f58:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004f5c:	4a18      	ldr	r2, [pc, #96]	@ (8004fc0 <HAL_RCC_OscConfig+0x7b8>)
 8004f5e:	f043 0301 	orr.w	r3, r3, #1
 8004f62:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004f66:	e018      	b.n	8004f9a <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8004f68:	4b15      	ldr	r3, [pc, #84]	@ (8004fc0 <HAL_RCC_OscConfig+0x7b8>)
 8004f6a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004f6e:	4a14      	ldr	r2, [pc, #80]	@ (8004fc0 <HAL_RCC_OscConfig+0x7b8>)
 8004f70:	f043 0301 	orr.w	r3, r3, #1
 8004f74:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004f78:	e00f      	b.n	8004f9a <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8004f7a:	4b11      	ldr	r3, [pc, #68]	@ (8004fc0 <HAL_RCC_OscConfig+0x7b8>)
 8004f7c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004f80:	4a0f      	ldr	r2, [pc, #60]	@ (8004fc0 <HAL_RCC_OscConfig+0x7b8>)
 8004f82:	f023 0301 	bic.w	r3, r3, #1
 8004f86:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8004f8a:	4b0d      	ldr	r3, [pc, #52]	@ (8004fc0 <HAL_RCC_OscConfig+0x7b8>)
 8004f8c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004f90:	4a0b      	ldr	r2, [pc, #44]	@ (8004fc0 <HAL_RCC_OscConfig+0x7b8>)
 8004f92:	f023 0304 	bic.w	r3, r3, #4
 8004f96:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	689b      	ldr	r3, [r3, #8]
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d057      	beq.n	8005052 <HAL_RCC_OscConfig+0x84a>
    {
      tickstart = HAL_GetTick();
 8004fa2:	f7fc fc11 	bl	80017c8 <HAL_GetTick>
 8004fa6:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004fa8:	e00e      	b.n	8004fc8 <HAL_RCC_OscConfig+0x7c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004faa:	f7fc fc0d 	bl	80017c8 <HAL_GetTick>
 8004fae:	4602      	mov	r2, r0
 8004fb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fb2:	1ad3      	subs	r3, r2, r3
 8004fb4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004fb8:	4293      	cmp	r3, r2
 8004fba:	d905      	bls.n	8004fc8 <HAL_RCC_OscConfig+0x7c0>
        {
          return HAL_TIMEOUT;
 8004fbc:	2303      	movs	r3, #3
 8004fbe:	e2f8      	b.n	80055b2 <HAL_RCC_OscConfig+0xdaa>
 8004fc0:	46020c00 	.word	0x46020c00
 8004fc4:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004fc8:	4b9c      	ldr	r3, [pc, #624]	@ (800523c <HAL_RCC_OscConfig+0xa34>)
 8004fca:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004fce:	f003 0302 	and.w	r3, r3, #2
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d0e9      	beq.n	8004faa <HAL_RCC_OscConfig+0x7a2>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	689b      	ldr	r3, [r3, #8]
 8004fda:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d01b      	beq.n	800501a <HAL_RCC_OscConfig+0x812>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8004fe2:	4b96      	ldr	r3, [pc, #600]	@ (800523c <HAL_RCC_OscConfig+0xa34>)
 8004fe4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004fe8:	4a94      	ldr	r2, [pc, #592]	@ (800523c <HAL_RCC_OscConfig+0xa34>)
 8004fea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004fee:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8004ff2:	e00a      	b.n	800500a <HAL_RCC_OscConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ff4:	f7fc fbe8 	bl	80017c8 <HAL_GetTick>
 8004ff8:	4602      	mov	r2, r0
 8004ffa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ffc:	1ad3      	subs	r3, r2, r3
 8004ffe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005002:	4293      	cmp	r3, r2
 8005004:	d901      	bls.n	800500a <HAL_RCC_OscConfig+0x802>
          {
            return HAL_TIMEOUT;
 8005006:	2303      	movs	r3, #3
 8005008:	e2d3      	b.n	80055b2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800500a:	4b8c      	ldr	r3, [pc, #560]	@ (800523c <HAL_RCC_OscConfig+0xa34>)
 800500c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005010:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005014:	2b00      	cmp	r3, #0
 8005016:	d0ed      	beq.n	8004ff4 <HAL_RCC_OscConfig+0x7ec>
 8005018:	e053      	b.n	80050c2 <HAL_RCC_OscConfig+0x8ba>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800501a:	4b88      	ldr	r3, [pc, #544]	@ (800523c <HAL_RCC_OscConfig+0xa34>)
 800501c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005020:	4a86      	ldr	r2, [pc, #536]	@ (800523c <HAL_RCC_OscConfig+0xa34>)
 8005022:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005026:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800502a:	e00a      	b.n	8005042 <HAL_RCC_OscConfig+0x83a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800502c:	f7fc fbcc 	bl	80017c8 <HAL_GetTick>
 8005030:	4602      	mov	r2, r0
 8005032:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005034:	1ad3      	subs	r3, r2, r3
 8005036:	f241 3288 	movw	r2, #5000	@ 0x1388
 800503a:	4293      	cmp	r3, r2
 800503c:	d901      	bls.n	8005042 <HAL_RCC_OscConfig+0x83a>
          {
            return HAL_TIMEOUT;
 800503e:	2303      	movs	r3, #3
 8005040:	e2b7      	b.n	80055b2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8005042:	4b7e      	ldr	r3, [pc, #504]	@ (800523c <HAL_RCC_OscConfig+0xa34>)
 8005044:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005048:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800504c:	2b00      	cmp	r3, #0
 800504e:	d1ed      	bne.n	800502c <HAL_RCC_OscConfig+0x824>
 8005050:	e037      	b.n	80050c2 <HAL_RCC_OscConfig+0x8ba>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 8005052:	f7fc fbb9 	bl	80017c8 <HAL_GetTick>
 8005056:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005058:	e00a      	b.n	8005070 <HAL_RCC_OscConfig+0x868>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800505a:	f7fc fbb5 	bl	80017c8 <HAL_GetTick>
 800505e:	4602      	mov	r2, r0
 8005060:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005062:	1ad3      	subs	r3, r2, r3
 8005064:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005068:	4293      	cmp	r3, r2
 800506a:	d901      	bls.n	8005070 <HAL_RCC_OscConfig+0x868>
        {
          return HAL_TIMEOUT;
 800506c:	2303      	movs	r3, #3
 800506e:	e2a0      	b.n	80055b2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005070:	4b72      	ldr	r3, [pc, #456]	@ (800523c <HAL_RCC_OscConfig+0xa34>)
 8005072:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005076:	f003 0302 	and.w	r3, r3, #2
 800507a:	2b00      	cmp	r3, #0
 800507c:	d1ed      	bne.n	800505a <HAL_RCC_OscConfig+0x852>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 800507e:	4b6f      	ldr	r3, [pc, #444]	@ (800523c <HAL_RCC_OscConfig+0xa34>)
 8005080:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005084:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005088:	2b00      	cmp	r3, #0
 800508a:	d01a      	beq.n	80050c2 <HAL_RCC_OscConfig+0x8ba>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800508c:	4b6b      	ldr	r3, [pc, #428]	@ (800523c <HAL_RCC_OscConfig+0xa34>)
 800508e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005092:	4a6a      	ldr	r2, [pc, #424]	@ (800523c <HAL_RCC_OscConfig+0xa34>)
 8005094:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005098:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800509c:	e00a      	b.n	80050b4 <HAL_RCC_OscConfig+0x8ac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800509e:	f7fc fb93 	bl	80017c8 <HAL_GetTick>
 80050a2:	4602      	mov	r2, r0
 80050a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050a6:	1ad3      	subs	r3, r2, r3
 80050a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80050ac:	4293      	cmp	r3, r2
 80050ae:	d901      	bls.n	80050b4 <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 80050b0:	2303      	movs	r3, #3
 80050b2:	e27e      	b.n	80055b2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80050b4:	4b61      	ldr	r3, [pc, #388]	@ (800523c <HAL_RCC_OscConfig+0xa34>)
 80050b6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80050ba:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d1ed      	bne.n	800509e <HAL_RCC_OscConfig+0x896>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80050c2:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80050c6:	2b01      	cmp	r3, #1
 80050c8:	d107      	bne.n	80050da <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80050ca:	4b5c      	ldr	r3, [pc, #368]	@ (800523c <HAL_RCC_OscConfig+0xa34>)
 80050cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80050d0:	4a5a      	ldr	r2, [pc, #360]	@ (800523c <HAL_RCC_OscConfig+0xa34>)
 80050d2:	f023 0304 	bic.w	r3, r3, #4
 80050d6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f003 0320 	and.w	r3, r3, #32
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d036      	beq.n	8005154 <HAL_RCC_OscConfig+0x94c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d019      	beq.n	8005122 <HAL_RCC_OscConfig+0x91a>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 80050ee:	4b53      	ldr	r3, [pc, #332]	@ (800523c <HAL_RCC_OscConfig+0xa34>)
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	4a52      	ldr	r2, [pc, #328]	@ (800523c <HAL_RCC_OscConfig+0xa34>)
 80050f4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80050f8:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80050fa:	f7fc fb65 	bl	80017c8 <HAL_GetTick>
 80050fe:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8005100:	e008      	b.n	8005114 <HAL_RCC_OscConfig+0x90c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005102:	f7fc fb61 	bl	80017c8 <HAL_GetTick>
 8005106:	4602      	mov	r2, r0
 8005108:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800510a:	1ad3      	subs	r3, r2, r3
 800510c:	2b02      	cmp	r3, #2
 800510e:	d901      	bls.n	8005114 <HAL_RCC_OscConfig+0x90c>
        {
          return HAL_TIMEOUT;
 8005110:	2303      	movs	r3, #3
 8005112:	e24e      	b.n	80055b2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8005114:	4b49      	ldr	r3, [pc, #292]	@ (800523c <HAL_RCC_OscConfig+0xa34>)
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800511c:	2b00      	cmp	r3, #0
 800511e:	d0f0      	beq.n	8005102 <HAL_RCC_OscConfig+0x8fa>
 8005120:	e018      	b.n	8005154 <HAL_RCC_OscConfig+0x94c>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 8005122:	4b46      	ldr	r3, [pc, #280]	@ (800523c <HAL_RCC_OscConfig+0xa34>)
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	4a45      	ldr	r2, [pc, #276]	@ (800523c <HAL_RCC_OscConfig+0xa34>)
 8005128:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800512c:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 800512e:	f7fc fb4b 	bl	80017c8 <HAL_GetTick>
 8005132:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8005134:	e008      	b.n	8005148 <HAL_RCC_OscConfig+0x940>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005136:	f7fc fb47 	bl	80017c8 <HAL_GetTick>
 800513a:	4602      	mov	r2, r0
 800513c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800513e:	1ad3      	subs	r3, r2, r3
 8005140:	2b02      	cmp	r3, #2
 8005142:	d901      	bls.n	8005148 <HAL_RCC_OscConfig+0x940>
        {
          return HAL_TIMEOUT;
 8005144:	2303      	movs	r3, #3
 8005146:	e234      	b.n	80055b2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8005148:	4b3c      	ldr	r3, [pc, #240]	@ (800523c <HAL_RCC_OscConfig+0xa34>)
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005150:	2b00      	cmp	r3, #0
 8005152:	d1f0      	bne.n	8005136 <HAL_RCC_OscConfig+0x92e>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800515c:	2b00      	cmp	r3, #0
 800515e:	d036      	beq.n	80051ce <HAL_RCC_OscConfig+0x9c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005164:	2b00      	cmp	r3, #0
 8005166:	d019      	beq.n	800519c <HAL_RCC_OscConfig+0x994>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 8005168:	4b34      	ldr	r3, [pc, #208]	@ (800523c <HAL_RCC_OscConfig+0xa34>)
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	4a33      	ldr	r2, [pc, #204]	@ (800523c <HAL_RCC_OscConfig+0xa34>)
 800516e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005172:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8005174:	f7fc fb28 	bl	80017c8 <HAL_GetTick>
 8005178:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 800517a:	e008      	b.n	800518e <HAL_RCC_OscConfig+0x986>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 800517c:	f7fc fb24 	bl	80017c8 <HAL_GetTick>
 8005180:	4602      	mov	r2, r0
 8005182:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005184:	1ad3      	subs	r3, r2, r3
 8005186:	2b02      	cmp	r3, #2
 8005188:	d901      	bls.n	800518e <HAL_RCC_OscConfig+0x986>
        {
          return HAL_TIMEOUT;
 800518a:	2303      	movs	r3, #3
 800518c:	e211      	b.n	80055b2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 800518e:	4b2b      	ldr	r3, [pc, #172]	@ (800523c <HAL_RCC_OscConfig+0xa34>)
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005196:	2b00      	cmp	r3, #0
 8005198:	d0f0      	beq.n	800517c <HAL_RCC_OscConfig+0x974>
 800519a:	e018      	b.n	80051ce <HAL_RCC_OscConfig+0x9c6>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 800519c:	4b27      	ldr	r3, [pc, #156]	@ (800523c <HAL_RCC_OscConfig+0xa34>)
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	4a26      	ldr	r2, [pc, #152]	@ (800523c <HAL_RCC_OscConfig+0xa34>)
 80051a2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80051a6:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80051a8:	f7fc fb0e 	bl	80017c8 <HAL_GetTick>
 80051ac:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 80051ae:	e008      	b.n	80051c2 <HAL_RCC_OscConfig+0x9ba>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 80051b0:	f7fc fb0a 	bl	80017c8 <HAL_GetTick>
 80051b4:	4602      	mov	r2, r0
 80051b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051b8:	1ad3      	subs	r3, r2, r3
 80051ba:	2b02      	cmp	r3, #2
 80051bc:	d901      	bls.n	80051c2 <HAL_RCC_OscConfig+0x9ba>
        {
          return HAL_TIMEOUT;
 80051be:	2303      	movs	r3, #3
 80051c0:	e1f7      	b.n	80055b2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 80051c2:	4b1e      	ldr	r3, [pc, #120]	@ (800523c <HAL_RCC_OscConfig+0xa34>)
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d1f0      	bne.n	80051b0 <HAL_RCC_OscConfig+0x9a8>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d07f      	beq.n	80052da <HAL_RCC_OscConfig+0xad2>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d062      	beq.n	80052a8 <HAL_RCC_OscConfig+0xaa0>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 80051e2:	4b16      	ldr	r3, [pc, #88]	@ (800523c <HAL_RCC_OscConfig+0xa34>)
 80051e4:	689b      	ldr	r3, [r3, #8]
 80051e6:	4a15      	ldr	r2, [pc, #84]	@ (800523c <HAL_RCC_OscConfig+0xa34>)
 80051e8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80051ec:	6093      	str	r3, [r2, #8]
 80051ee:	4b13      	ldr	r3, [pc, #76]	@ (800523c <HAL_RCC_OscConfig+0xa34>)
 80051f0:	689b      	ldr	r3, [r3, #8]
 80051f2:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051fa:	4910      	ldr	r1, [pc, #64]	@ (800523c <HAL_RCC_OscConfig+0xa34>)
 80051fc:	4313      	orrs	r3, r2
 80051fe:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005204:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8005208:	d309      	bcc.n	800521e <HAL_RCC_OscConfig+0xa16>
 800520a:	4b0c      	ldr	r3, [pc, #48]	@ (800523c <HAL_RCC_OscConfig+0xa34>)
 800520c:	68db      	ldr	r3, [r3, #12]
 800520e:	f023 021f 	bic.w	r2, r3, #31
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	6a1b      	ldr	r3, [r3, #32]
 8005216:	4909      	ldr	r1, [pc, #36]	@ (800523c <HAL_RCC_OscConfig+0xa34>)
 8005218:	4313      	orrs	r3, r2
 800521a:	60cb      	str	r3, [r1, #12]
 800521c:	e02a      	b.n	8005274 <HAL_RCC_OscConfig+0xa6c>
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005222:	2b00      	cmp	r3, #0
 8005224:	da0c      	bge.n	8005240 <HAL_RCC_OscConfig+0xa38>
 8005226:	4b05      	ldr	r3, [pc, #20]	@ (800523c <HAL_RCC_OscConfig+0xa34>)
 8005228:	68db      	ldr	r3, [r3, #12]
 800522a:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	6a1b      	ldr	r3, [r3, #32]
 8005232:	015b      	lsls	r3, r3, #5
 8005234:	4901      	ldr	r1, [pc, #4]	@ (800523c <HAL_RCC_OscConfig+0xa34>)
 8005236:	4313      	orrs	r3, r2
 8005238:	60cb      	str	r3, [r1, #12]
 800523a:	e01b      	b.n	8005274 <HAL_RCC_OscConfig+0xa6c>
 800523c:	46020c00 	.word	0x46020c00
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005244:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005248:	d30a      	bcc.n	8005260 <HAL_RCC_OscConfig+0xa58>
 800524a:	4ba1      	ldr	r3, [pc, #644]	@ (80054d0 <HAL_RCC_OscConfig+0xcc8>)
 800524c:	68db      	ldr	r3, [r3, #12]
 800524e:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	6a1b      	ldr	r3, [r3, #32]
 8005256:	029b      	lsls	r3, r3, #10
 8005258:	499d      	ldr	r1, [pc, #628]	@ (80054d0 <HAL_RCC_OscConfig+0xcc8>)
 800525a:	4313      	orrs	r3, r2
 800525c:	60cb      	str	r3, [r1, #12]
 800525e:	e009      	b.n	8005274 <HAL_RCC_OscConfig+0xa6c>
 8005260:	4b9b      	ldr	r3, [pc, #620]	@ (80054d0 <HAL_RCC_OscConfig+0xcc8>)
 8005262:	68db      	ldr	r3, [r3, #12]
 8005264:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	6a1b      	ldr	r3, [r3, #32]
 800526c:	03db      	lsls	r3, r3, #15
 800526e:	4998      	ldr	r1, [pc, #608]	@ (80054d0 <HAL_RCC_OscConfig+0xcc8>)
 8005270:	4313      	orrs	r3, r2
 8005272:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 8005274:	4b96      	ldr	r3, [pc, #600]	@ (80054d0 <HAL_RCC_OscConfig+0xcc8>)
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	4a95      	ldr	r2, [pc, #596]	@ (80054d0 <HAL_RCC_OscConfig+0xcc8>)
 800527a:	f043 0310 	orr.w	r3, r3, #16
 800527e:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8005280:	f7fc faa2 	bl	80017c8 <HAL_GetTick>
 8005284:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8005286:	e008      	b.n	800529a <HAL_RCC_OscConfig+0xa92>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8005288:	f7fc fa9e 	bl	80017c8 <HAL_GetTick>
 800528c:	4602      	mov	r2, r0
 800528e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005290:	1ad3      	subs	r3, r2, r3
 8005292:	2b02      	cmp	r3, #2
 8005294:	d901      	bls.n	800529a <HAL_RCC_OscConfig+0xa92>
        {
          return HAL_TIMEOUT;
 8005296:	2303      	movs	r3, #3
 8005298:	e18b      	b.n	80055b2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 800529a:	4b8d      	ldr	r3, [pc, #564]	@ (80054d0 <HAL_RCC_OscConfig+0xcc8>)
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f003 0320 	and.w	r3, r3, #32
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d0f0      	beq.n	8005288 <HAL_RCC_OscConfig+0xa80>
 80052a6:	e018      	b.n	80052da <HAL_RCC_OscConfig+0xad2>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 80052a8:	4b89      	ldr	r3, [pc, #548]	@ (80054d0 <HAL_RCC_OscConfig+0xcc8>)
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	4a88      	ldr	r2, [pc, #544]	@ (80054d0 <HAL_RCC_OscConfig+0xcc8>)
 80052ae:	f023 0310 	bic.w	r3, r3, #16
 80052b2:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80052b4:	f7fc fa88 	bl	80017c8 <HAL_GetTick>
 80052b8:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 80052ba:	e008      	b.n	80052ce <HAL_RCC_OscConfig+0xac6>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 80052bc:	f7fc fa84 	bl	80017c8 <HAL_GetTick>
 80052c0:	4602      	mov	r2, r0
 80052c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052c4:	1ad3      	subs	r3, r2, r3
 80052c6:	2b02      	cmp	r3, #2
 80052c8:	d901      	bls.n	80052ce <HAL_RCC_OscConfig+0xac6>
        {
          return HAL_TIMEOUT;
 80052ca:	2303      	movs	r3, #3
 80052cc:	e171      	b.n	80055b2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 80052ce:	4b80      	ldr	r3, [pc, #512]	@ (80054d0 <HAL_RCC_OscConfig+0xcc8>)
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	f003 0320 	and.w	r3, r3, #32
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d1f0      	bne.n	80052bc <HAL_RCC_OscConfig+0xab4>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052de:	2b00      	cmp	r3, #0
 80052e0:	f000 8166 	beq.w	80055b0 <HAL_RCC_OscConfig+0xda8>
  {
    FlagStatus  pwrclkchanged = RESET;
 80052e4:	2300      	movs	r3, #0
 80052e6:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80052ea:	4b79      	ldr	r3, [pc, #484]	@ (80054d0 <HAL_RCC_OscConfig+0xcc8>)
 80052ec:	69db      	ldr	r3, [r3, #28]
 80052ee:	f003 030c 	and.w	r3, r3, #12
 80052f2:	2b0c      	cmp	r3, #12
 80052f4:	f000 80f2 	beq.w	80054dc <HAL_RCC_OscConfig+0xcd4>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052fc:	2b02      	cmp	r3, #2
 80052fe:	f040 80c5 	bne.w	800548c <HAL_RCC_OscConfig+0xc84>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8005302:	4b73      	ldr	r3, [pc, #460]	@ (80054d0 <HAL_RCC_OscConfig+0xcc8>)
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	4a72      	ldr	r2, [pc, #456]	@ (80054d0 <HAL_RCC_OscConfig+0xcc8>)
 8005308:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800530c:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800530e:	f7fc fa5b 	bl	80017c8 <HAL_GetTick>
 8005312:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8005314:	e008      	b.n	8005328 <HAL_RCC_OscConfig+0xb20>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005316:	f7fc fa57 	bl	80017c8 <HAL_GetTick>
 800531a:	4602      	mov	r2, r0
 800531c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800531e:	1ad3      	subs	r3, r2, r3
 8005320:	2b02      	cmp	r3, #2
 8005322:	d901      	bls.n	8005328 <HAL_RCC_OscConfig+0xb20>
          {
            return HAL_TIMEOUT;
 8005324:	2303      	movs	r3, #3
 8005326:	e144      	b.n	80055b2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8005328:	4b69      	ldr	r3, [pc, #420]	@ (80054d0 <HAL_RCC_OscConfig+0xcc8>)
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005330:	2b00      	cmp	r3, #0
 8005332:	d1f0      	bne.n	8005316 <HAL_RCC_OscConfig+0xb0e>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005334:	4b66      	ldr	r3, [pc, #408]	@ (80054d0 <HAL_RCC_OscConfig+0xcc8>)
 8005336:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800533a:	f003 0304 	and.w	r3, r3, #4
 800533e:	2b00      	cmp	r3, #0
 8005340:	d111      	bne.n	8005366 <HAL_RCC_OscConfig+0xb5e>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 8005342:	4b63      	ldr	r3, [pc, #396]	@ (80054d0 <HAL_RCC_OscConfig+0xcc8>)
 8005344:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005348:	4a61      	ldr	r2, [pc, #388]	@ (80054d0 <HAL_RCC_OscConfig+0xcc8>)
 800534a:	f043 0304 	orr.w	r3, r3, #4
 800534e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8005352:	4b5f      	ldr	r3, [pc, #380]	@ (80054d0 <HAL_RCC_OscConfig+0xcc8>)
 8005354:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005358:	f003 0304 	and.w	r3, r3, #4
 800535c:	60fb      	str	r3, [r7, #12]
 800535e:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 8005360:	2301      	movs	r3, #1
 8005362:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 8005366:	4b5b      	ldr	r3, [pc, #364]	@ (80054d4 <HAL_RCC_OscConfig+0xccc>)
 8005368:	68db      	ldr	r3, [r3, #12]
 800536a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800536e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005372:	d102      	bne.n	800537a <HAL_RCC_OscConfig+0xb72>
        {
          pwrboosten = SET;
 8005374:	2301      	movs	r3, #1
 8005376:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 800537a:	4b56      	ldr	r3, [pc, #344]	@ (80054d4 <HAL_RCC_OscConfig+0xccc>)
 800537c:	68db      	ldr	r3, [r3, #12]
 800537e:	4a55      	ldr	r2, [pc, #340]	@ (80054d4 <HAL_RCC_OscConfig+0xccc>)
 8005380:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005384:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 8005386:	4b52      	ldr	r3, [pc, #328]	@ (80054d0 <HAL_RCC_OscConfig+0xcc8>)
 8005388:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800538a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800538e:	f023 0303 	bic.w	r3, r3, #3
 8005392:	687a      	ldr	r2, [r7, #4]
 8005394:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8005396:	687a      	ldr	r2, [r7, #4]
 8005398:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800539a:	3a01      	subs	r2, #1
 800539c:	0212      	lsls	r2, r2, #8
 800539e:	4311      	orrs	r1, r2
 80053a0:	687a      	ldr	r2, [r7, #4]
 80053a2:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80053a4:	430a      	orrs	r2, r1
 80053a6:	494a      	ldr	r1, [pc, #296]	@ (80054d0 <HAL_RCC_OscConfig+0xcc8>)
 80053a8:	4313      	orrs	r3, r2
 80053aa:	628b      	str	r3, [r1, #40]	@ 0x28
 80053ac:	4b48      	ldr	r3, [pc, #288]	@ (80054d0 <HAL_RCC_OscConfig+0xcc8>)
 80053ae:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80053b0:	4b49      	ldr	r3, [pc, #292]	@ (80054d8 <HAL_RCC_OscConfig+0xcd0>)
 80053b2:	4013      	ands	r3, r2
 80053b4:	687a      	ldr	r2, [r7, #4]
 80053b6:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80053b8:	3a01      	subs	r2, #1
 80053ba:	f3c2 0108 	ubfx	r1, r2, #0, #9
 80053be:	687a      	ldr	r2, [r7, #4]
 80053c0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80053c2:	3a01      	subs	r2, #1
 80053c4:	0252      	lsls	r2, r2, #9
 80053c6:	b292      	uxth	r2, r2
 80053c8:	4311      	orrs	r1, r2
 80053ca:	687a      	ldr	r2, [r7, #4]
 80053cc:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80053ce:	3a01      	subs	r2, #1
 80053d0:	0412      	lsls	r2, r2, #16
 80053d2:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 80053d6:	4311      	orrs	r1, r2
 80053d8:	687a      	ldr	r2, [r7, #4]
 80053da:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80053dc:	3a01      	subs	r2, #1
 80053de:	0612      	lsls	r2, r2, #24
 80053e0:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 80053e4:	430a      	orrs	r2, r1
 80053e6:	493a      	ldr	r1, [pc, #232]	@ (80054d0 <HAL_RCC_OscConfig+0xcc8>)
 80053e8:	4313      	orrs	r3, r2
 80053ea:	634b      	str	r3, [r1, #52]	@ 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_DISABLE();
 80053ec:	4b38      	ldr	r3, [pc, #224]	@ (80054d0 <HAL_RCC_OscConfig+0xcc8>)
 80053ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053f0:	4a37      	ldr	r2, [pc, #220]	@ (80054d0 <HAL_RCC_OscConfig+0xcc8>)
 80053f2:	f023 0310 	bic.w	r3, r3, #16
 80053f6:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80053fc:	4a34      	ldr	r2, [pc, #208]	@ (80054d0 <HAL_RCC_OscConfig+0xcc8>)
 80053fe:	00db      	lsls	r3, r3, #3
 8005400:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8005402:	4b33      	ldr	r3, [pc, #204]	@ (80054d0 <HAL_RCC_OscConfig+0xcc8>)
 8005404:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005406:	4a32      	ldr	r2, [pc, #200]	@ (80054d0 <HAL_RCC_OscConfig+0xcc8>)
 8005408:	f043 0310 	orr.w	r3, r3, #16
 800540c:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 800540e:	4b30      	ldr	r3, [pc, #192]	@ (80054d0 <HAL_RCC_OscConfig+0xcc8>)
 8005410:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005412:	f023 020c 	bic.w	r2, r3, #12
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800541a:	492d      	ldr	r1, [pc, #180]	@ (80054d0 <HAL_RCC_OscConfig+0xcc8>)
 800541c:	4313      	orrs	r3, r2
 800541e:	628b      	str	r3, [r1, #40]	@ 0x28

        if (pwrboosten == SET)
 8005420:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005424:	2b01      	cmp	r3, #1
 8005426:	d105      	bne.n	8005434 <HAL_RCC_OscConfig+0xc2c>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8005428:	4b2a      	ldr	r3, [pc, #168]	@ (80054d4 <HAL_RCC_OscConfig+0xccc>)
 800542a:	68db      	ldr	r3, [r3, #12]
 800542c:	4a29      	ldr	r2, [pc, #164]	@ (80054d4 <HAL_RCC_OscConfig+0xccc>)
 800542e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005432:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 8005434:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8005438:	2b01      	cmp	r3, #1
 800543a:	d107      	bne.n	800544c <HAL_RCC_OscConfig+0xc44>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 800543c:	4b24      	ldr	r3, [pc, #144]	@ (80054d0 <HAL_RCC_OscConfig+0xcc8>)
 800543e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005442:	4a23      	ldr	r2, [pc, #140]	@ (80054d0 <HAL_RCC_OscConfig+0xcc8>)
 8005444:	f023 0304 	bic.w	r3, r3, #4
 8005448:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        }

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 800544c:	4b20      	ldr	r3, [pc, #128]	@ (80054d0 <HAL_RCC_OscConfig+0xcc8>)
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	4a1f      	ldr	r2, [pc, #124]	@ (80054d0 <HAL_RCC_OscConfig+0xcc8>)
 8005452:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005456:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8005458:	f7fc f9b6 	bl	80017c8 <HAL_GetTick>
 800545c:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800545e:	e008      	b.n	8005472 <HAL_RCC_OscConfig+0xc6a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005460:	f7fc f9b2 	bl	80017c8 <HAL_GetTick>
 8005464:	4602      	mov	r2, r0
 8005466:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005468:	1ad3      	subs	r3, r2, r3
 800546a:	2b02      	cmp	r3, #2
 800546c:	d901      	bls.n	8005472 <HAL_RCC_OscConfig+0xc6a>
          {
            return HAL_TIMEOUT;
 800546e:	2303      	movs	r3, #3
 8005470:	e09f      	b.n	80055b2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8005472:	4b17      	ldr	r3, [pc, #92]	@ (80054d0 <HAL_RCC_OscConfig+0xcc8>)
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800547a:	2b00      	cmp	r3, #0
 800547c:	d0f0      	beq.n	8005460 <HAL_RCC_OscConfig+0xc58>
          }
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800547e:	4b14      	ldr	r3, [pc, #80]	@ (80054d0 <HAL_RCC_OscConfig+0xcc8>)
 8005480:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005482:	4a13      	ldr	r2, [pc, #76]	@ (80054d0 <HAL_RCC_OscConfig+0xcc8>)
 8005484:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005488:	6293      	str	r3, [r2, #40]	@ 0x28
 800548a:	e091      	b.n	80055b0 <HAL_RCC_OscConfig+0xda8>

      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 800548c:	4b10      	ldr	r3, [pc, #64]	@ (80054d0 <HAL_RCC_OscConfig+0xcc8>)
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	4a0f      	ldr	r2, [pc, #60]	@ (80054d0 <HAL_RCC_OscConfig+0xcc8>)
 8005492:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005496:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8005498:	f7fc f996 	bl	80017c8 <HAL_GetTick>
 800549c:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 800549e:	e008      	b.n	80054b2 <HAL_RCC_OscConfig+0xcaa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80054a0:	f7fc f992 	bl	80017c8 <HAL_GetTick>
 80054a4:	4602      	mov	r2, r0
 80054a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054a8:	1ad3      	subs	r3, r2, r3
 80054aa:	2b02      	cmp	r3, #2
 80054ac:	d901      	bls.n	80054b2 <HAL_RCC_OscConfig+0xcaa>
          {
            return HAL_TIMEOUT;
 80054ae:	2303      	movs	r3, #3
 80054b0:	e07f      	b.n	80055b2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80054b2:	4b07      	ldr	r3, [pc, #28]	@ (80054d0 <HAL_RCC_OscConfig+0xcc8>)
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d1f0      	bne.n	80054a0 <HAL_RCC_OscConfig+0xc98>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 80054be:	4b04      	ldr	r3, [pc, #16]	@ (80054d0 <HAL_RCC_OscConfig+0xcc8>)
 80054c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054c2:	4a03      	ldr	r2, [pc, #12]	@ (80054d0 <HAL_RCC_OscConfig+0xcc8>)
 80054c4:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 80054c8:	f023 0303 	bic.w	r3, r3, #3
 80054cc:	6293      	str	r3, [r2, #40]	@ 0x28
 80054ce:	e06f      	b.n	80055b0 <HAL_RCC_OscConfig+0xda8>
 80054d0:	46020c00 	.word	0x46020c00
 80054d4:	46020800 	.word	0x46020800
 80054d8:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 80054dc:	4b37      	ldr	r3, [pc, #220]	@ (80055bc <HAL_RCC_OscConfig+0xdb4>)
 80054de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054e0:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80054e2:	4b36      	ldr	r3, [pc, #216]	@ (80055bc <HAL_RCC_OscConfig+0xdb4>)
 80054e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80054e6:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054ec:	2b01      	cmp	r3, #1
 80054ee:	d039      	beq.n	8005564 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 80054f0:	69fb      	ldr	r3, [r7, #28]
 80054f2:	f003 0203 	and.w	r2, r3, #3
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80054fa:	429a      	cmp	r2, r3
 80054fc:	d132      	bne.n	8005564 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 80054fe:	69fb      	ldr	r3, [r7, #28]
 8005500:	0a1b      	lsrs	r3, r3, #8
 8005502:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800550a:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 800550c:	429a      	cmp	r2, r3
 800550e:	d129      	bne.n	8005564 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8005510:	69fb      	ldr	r3, [r7, #28]
 8005512:	f403 4270 	and.w	r2, r3, #61440	@ 0xf000
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 800551a:	429a      	cmp	r2, r3
 800551c:	d122      	bne.n	8005564 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800551e:	69bb      	ldr	r3, [r7, #24]
 8005520:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005528:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 800552a:	429a      	cmp	r2, r3
 800552c:	d11a      	bne.n	8005564 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 800552e:	69bb      	ldr	r3, [r7, #24]
 8005530:	0a5b      	lsrs	r3, r3, #9
 8005532:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800553a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800553c:	429a      	cmp	r2, r3
 800553e:	d111      	bne.n	8005564 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8005540:	69bb      	ldr	r3, [r7, #24]
 8005542:	0c1b      	lsrs	r3, r3, #16
 8005544:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800554c:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800554e:	429a      	cmp	r2, r3
 8005550:	d108      	bne.n	8005564 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8005552:	69bb      	ldr	r3, [r7, #24]
 8005554:	0e1b      	lsrs	r3, r3, #24
 8005556:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800555e:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005560:	429a      	cmp	r2, r3
 8005562:	d001      	beq.n	8005568 <HAL_RCC_OscConfig+0xd60>
      {
        return HAL_ERROR;
 8005564:	2301      	movs	r3, #1
 8005566:	e024      	b.n	80055b2 <HAL_RCC_OscConfig+0xdaa>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8005568:	4b14      	ldr	r3, [pc, #80]	@ (80055bc <HAL_RCC_OscConfig+0xdb4>)
 800556a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800556c:	08db      	lsrs	r3, r3, #3
 800556e:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pRCC_OscInitStruct->PLL.PLLFRACN))
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8005576:	429a      	cmp	r2, r3
 8005578:	d01a      	beq.n	80055b0 <HAL_RCC_OscConfig+0xda8>
      {
        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN. */
        __HAL_RCC_PLL_FRACN_DISABLE();
 800557a:	4b10      	ldr	r3, [pc, #64]	@ (80055bc <HAL_RCC_OscConfig+0xdb4>)
 800557c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800557e:	4a0f      	ldr	r2, [pc, #60]	@ (80055bc <HAL_RCC_OscConfig+0xdb4>)
 8005580:	f023 0310 	bic.w	r3, r3, #16
 8005584:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005586:	f7fc f91f 	bl	80017c8 <HAL_GetTick>
 800558a:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait at least 2 CK_REF (PLL1 input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
 800558c:	bf00      	nop
 800558e:	f7fc f91b 	bl	80017c8 <HAL_GetTick>
 8005592:	4602      	mov	r2, r0
 8005594:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005596:	4293      	cmp	r3, r2
 8005598:	d0f9      	beq.n	800558e <HAL_RCC_OscConfig+0xd86>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800559e:	4a07      	ldr	r2, [pc, #28]	@ (80055bc <HAL_RCC_OscConfig+0xdb4>)
 80055a0:	00db      	lsls	r3, r3, #3
 80055a2:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL_FRACN_ENABLE();
 80055a4:	4b05      	ldr	r3, [pc, #20]	@ (80055bc <HAL_RCC_OscConfig+0xdb4>)
 80055a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055a8:	4a04      	ldr	r2, [pc, #16]	@ (80055bc <HAL_RCC_OscConfig+0xdb4>)
 80055aa:	f043 0310 	orr.w	r3, r3, #16
 80055ae:	6293      	str	r3, [r2, #40]	@ 0x28
      }
    }
  }
  return HAL_OK;
 80055b0:	2300      	movs	r3, #0
}
 80055b2:	4618      	mov	r0, r3
 80055b4:	3738      	adds	r7, #56	@ 0x38
 80055b6:	46bd      	mov	sp, r7
 80055b8:	bd80      	pop	{r7, pc}
 80055ba:	bf00      	nop
 80055bc:	46020c00 	.word	0x46020c00

080055c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 80055c0:	b580      	push	{r7, lr}
 80055c2:	b086      	sub	sp, #24
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	6078      	str	r0, [r7, #4]
 80055c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d101      	bne.n	80055d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80055d0:	2301      	movs	r3, #1
 80055d2:	e1d9      	b.n	8005988 <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80055d4:	4b9b      	ldr	r3, [pc, #620]	@ (8005844 <HAL_RCC_ClockConfig+0x284>)
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	f003 030f 	and.w	r3, r3, #15
 80055dc:	683a      	ldr	r2, [r7, #0]
 80055de:	429a      	cmp	r2, r3
 80055e0:	d910      	bls.n	8005604 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80055e2:	4b98      	ldr	r3, [pc, #608]	@ (8005844 <HAL_RCC_ClockConfig+0x284>)
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	f023 020f 	bic.w	r2, r3, #15
 80055ea:	4996      	ldr	r1, [pc, #600]	@ (8005844 <HAL_RCC_ClockConfig+0x284>)
 80055ec:	683b      	ldr	r3, [r7, #0]
 80055ee:	4313      	orrs	r3, r2
 80055f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80055f2:	4b94      	ldr	r3, [pc, #592]	@ (8005844 <HAL_RCC_ClockConfig+0x284>)
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	f003 030f 	and.w	r3, r3, #15
 80055fa:	683a      	ldr	r2, [r7, #0]
 80055fc:	429a      	cmp	r2, r3
 80055fe:	d001      	beq.n	8005604 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005600:	2301      	movs	r3, #1
 8005602:	e1c1      	b.n	8005988 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f003 0310 	and.w	r3, r3, #16
 800560c:	2b00      	cmp	r3, #0
 800560e:	d010      	beq.n	8005632 <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	695a      	ldr	r2, [r3, #20]
 8005614:	4b8c      	ldr	r3, [pc, #560]	@ (8005848 <HAL_RCC_ClockConfig+0x288>)
 8005616:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005618:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800561c:	429a      	cmp	r2, r3
 800561e:	d908      	bls.n	8005632 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 8005620:	4b89      	ldr	r3, [pc, #548]	@ (8005848 <HAL_RCC_ClockConfig+0x288>)
 8005622:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005624:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	695b      	ldr	r3, [r3, #20]
 800562c:	4986      	ldr	r1, [pc, #536]	@ (8005848 <HAL_RCC_ClockConfig+0x288>)
 800562e:	4313      	orrs	r3, r2
 8005630:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	f003 0308 	and.w	r3, r3, #8
 800563a:	2b00      	cmp	r3, #0
 800563c:	d012      	beq.n	8005664 <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	691a      	ldr	r2, [r3, #16]
 8005642:	4b81      	ldr	r3, [pc, #516]	@ (8005848 <HAL_RCC_ClockConfig+0x288>)
 8005644:	6a1b      	ldr	r3, [r3, #32]
 8005646:	091b      	lsrs	r3, r3, #4
 8005648:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800564c:	429a      	cmp	r2, r3
 800564e:	d909      	bls.n	8005664 <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8005650:	4b7d      	ldr	r3, [pc, #500]	@ (8005848 <HAL_RCC_ClockConfig+0x288>)
 8005652:	6a1b      	ldr	r3, [r3, #32]
 8005654:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	691b      	ldr	r3, [r3, #16]
 800565c:	011b      	lsls	r3, r3, #4
 800565e:	497a      	ldr	r1, [pc, #488]	@ (8005848 <HAL_RCC_ClockConfig+0x288>)
 8005660:	4313      	orrs	r3, r2
 8005662:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f003 0304 	and.w	r3, r3, #4
 800566c:	2b00      	cmp	r3, #0
 800566e:	d010      	beq.n	8005692 <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	68da      	ldr	r2, [r3, #12]
 8005674:	4b74      	ldr	r3, [pc, #464]	@ (8005848 <HAL_RCC_ClockConfig+0x288>)
 8005676:	6a1b      	ldr	r3, [r3, #32]
 8005678:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800567c:	429a      	cmp	r2, r3
 800567e:	d908      	bls.n	8005692 <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8005680:	4b71      	ldr	r3, [pc, #452]	@ (8005848 <HAL_RCC_ClockConfig+0x288>)
 8005682:	6a1b      	ldr	r3, [r3, #32]
 8005684:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	68db      	ldr	r3, [r3, #12]
 800568c:	496e      	ldr	r1, [pc, #440]	@ (8005848 <HAL_RCC_ClockConfig+0x288>)
 800568e:	4313      	orrs	r3, r2
 8005690:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	f003 0302 	and.w	r3, r3, #2
 800569a:	2b00      	cmp	r3, #0
 800569c:	d010      	beq.n	80056c0 <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	689a      	ldr	r2, [r3, #8]
 80056a2:	4b69      	ldr	r3, [pc, #420]	@ (8005848 <HAL_RCC_ClockConfig+0x288>)
 80056a4:	6a1b      	ldr	r3, [r3, #32]
 80056a6:	f003 030f 	and.w	r3, r3, #15
 80056aa:	429a      	cmp	r2, r3
 80056ac:	d908      	bls.n	80056c0 <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 80056ae:	4b66      	ldr	r3, [pc, #408]	@ (8005848 <HAL_RCC_ClockConfig+0x288>)
 80056b0:	6a1b      	ldr	r3, [r3, #32]
 80056b2:	f023 020f 	bic.w	r2, r3, #15
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	689b      	ldr	r3, [r3, #8]
 80056ba:	4963      	ldr	r1, [pc, #396]	@ (8005848 <HAL_RCC_ClockConfig+0x288>)
 80056bc:	4313      	orrs	r3, r2
 80056be:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	f003 0301 	and.w	r3, r3, #1
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	f000 80d2 	beq.w	8005872 <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 80056ce:	2300      	movs	r3, #0
 80056d0:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	685b      	ldr	r3, [r3, #4]
 80056d6:	2b03      	cmp	r3, #3
 80056d8:	d143      	bne.n	8005762 <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80056da:	4b5b      	ldr	r3, [pc, #364]	@ (8005848 <HAL_RCC_ClockConfig+0x288>)
 80056dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80056e0:	f003 0304 	and.w	r3, r3, #4
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d110      	bne.n	800570a <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80056e8:	4b57      	ldr	r3, [pc, #348]	@ (8005848 <HAL_RCC_ClockConfig+0x288>)
 80056ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80056ee:	4a56      	ldr	r2, [pc, #344]	@ (8005848 <HAL_RCC_ClockConfig+0x288>)
 80056f0:	f043 0304 	orr.w	r3, r3, #4
 80056f4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80056f8:	4b53      	ldr	r3, [pc, #332]	@ (8005848 <HAL_RCC_ClockConfig+0x288>)
 80056fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80056fe:	f003 0304 	and.w	r3, r3, #4
 8005702:	60bb      	str	r3, [r7, #8]
 8005704:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 8005706:	2301      	movs	r3, #1
 8005708:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 800570a:	f7fc f85d 	bl	80017c8 <HAL_GetTick>
 800570e:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 8005710:	4b4e      	ldr	r3, [pc, #312]	@ (800584c <HAL_RCC_ClockConfig+0x28c>)
 8005712:	68db      	ldr	r3, [r3, #12]
 8005714:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005718:	2b00      	cmp	r3, #0
 800571a:	d00f      	beq.n	800573c <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 800571c:	e008      	b.n	8005730 <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 800571e:	f7fc f853 	bl	80017c8 <HAL_GetTick>
 8005722:	4602      	mov	r2, r0
 8005724:	693b      	ldr	r3, [r7, #16]
 8005726:	1ad3      	subs	r3, r2, r3
 8005728:	2b02      	cmp	r3, #2
 800572a:	d901      	bls.n	8005730 <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 800572c:	2303      	movs	r3, #3
 800572e:	e12b      	b.n	8005988 <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8005730:	4b46      	ldr	r3, [pc, #280]	@ (800584c <HAL_RCC_ClockConfig+0x28c>)
 8005732:	68db      	ldr	r3, [r3, #12]
 8005734:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005738:	2b00      	cmp	r3, #0
 800573a:	d0f0      	beq.n	800571e <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800573c:	7dfb      	ldrb	r3, [r7, #23]
 800573e:	2b01      	cmp	r3, #1
 8005740:	d107      	bne.n	8005752 <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8005742:	4b41      	ldr	r3, [pc, #260]	@ (8005848 <HAL_RCC_ClockConfig+0x288>)
 8005744:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005748:	4a3f      	ldr	r2, [pc, #252]	@ (8005848 <HAL_RCC_ClockConfig+0x288>)
 800574a:	f023 0304 	bic.w	r3, r3, #4
 800574e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8005752:	4b3d      	ldr	r3, [pc, #244]	@ (8005848 <HAL_RCC_ClockConfig+0x288>)
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800575a:	2b00      	cmp	r3, #0
 800575c:	d121      	bne.n	80057a2 <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 800575e:	2301      	movs	r3, #1
 8005760:	e112      	b.n	8005988 <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	685b      	ldr	r3, [r3, #4]
 8005766:	2b02      	cmp	r3, #2
 8005768:	d107      	bne.n	800577a <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800576a:	4b37      	ldr	r3, [pc, #220]	@ (8005848 <HAL_RCC_ClockConfig+0x288>)
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005772:	2b00      	cmp	r3, #0
 8005774:	d115      	bne.n	80057a2 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8005776:	2301      	movs	r3, #1
 8005778:	e106      	b.n	8005988 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	685b      	ldr	r3, [r3, #4]
 800577e:	2b00      	cmp	r3, #0
 8005780:	d107      	bne.n	8005792 <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8005782:	4b31      	ldr	r3, [pc, #196]	@ (8005848 <HAL_RCC_ClockConfig+0x288>)
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f003 0304 	and.w	r3, r3, #4
 800578a:	2b00      	cmp	r3, #0
 800578c:	d109      	bne.n	80057a2 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 800578e:	2301      	movs	r3, #1
 8005790:	e0fa      	b.n	8005988 <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005792:	4b2d      	ldr	r3, [pc, #180]	@ (8005848 <HAL_RCC_ClockConfig+0x288>)
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800579a:	2b00      	cmp	r3, #0
 800579c:	d101      	bne.n	80057a2 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 800579e:	2301      	movs	r3, #1
 80057a0:	e0f2      	b.n	8005988 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 80057a2:	4b29      	ldr	r3, [pc, #164]	@ (8005848 <HAL_RCC_ClockConfig+0x288>)
 80057a4:	69db      	ldr	r3, [r3, #28]
 80057a6:	f023 0203 	bic.w	r2, r3, #3
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	685b      	ldr	r3, [r3, #4]
 80057ae:	4926      	ldr	r1, [pc, #152]	@ (8005848 <HAL_RCC_ClockConfig+0x288>)
 80057b0:	4313      	orrs	r3, r2
 80057b2:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 80057b4:	f7fc f808 	bl	80017c8 <HAL_GetTick>
 80057b8:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	685b      	ldr	r3, [r3, #4]
 80057be:	2b03      	cmp	r3, #3
 80057c0:	d112      	bne.n	80057e8 <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80057c2:	e00a      	b.n	80057da <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80057c4:	f7fc f800 	bl	80017c8 <HAL_GetTick>
 80057c8:	4602      	mov	r2, r0
 80057ca:	693b      	ldr	r3, [r7, #16]
 80057cc:	1ad3      	subs	r3, r2, r3
 80057ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80057d2:	4293      	cmp	r3, r2
 80057d4:	d901      	bls.n	80057da <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 80057d6:	2303      	movs	r3, #3
 80057d8:	e0d6      	b.n	8005988 <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80057da:	4b1b      	ldr	r3, [pc, #108]	@ (8005848 <HAL_RCC_ClockConfig+0x288>)
 80057dc:	69db      	ldr	r3, [r3, #28]
 80057de:	f003 030c 	and.w	r3, r3, #12
 80057e2:	2b0c      	cmp	r3, #12
 80057e4:	d1ee      	bne.n	80057c4 <HAL_RCC_ClockConfig+0x204>
 80057e6:	e044      	b.n	8005872 <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	685b      	ldr	r3, [r3, #4]
 80057ec:	2b02      	cmp	r3, #2
 80057ee:	d112      	bne.n	8005816 <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80057f0:	e00a      	b.n	8005808 <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80057f2:	f7fb ffe9 	bl	80017c8 <HAL_GetTick>
 80057f6:	4602      	mov	r2, r0
 80057f8:	693b      	ldr	r3, [r7, #16]
 80057fa:	1ad3      	subs	r3, r2, r3
 80057fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005800:	4293      	cmp	r3, r2
 8005802:	d901      	bls.n	8005808 <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 8005804:	2303      	movs	r3, #3
 8005806:	e0bf      	b.n	8005988 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8005808:	4b0f      	ldr	r3, [pc, #60]	@ (8005848 <HAL_RCC_ClockConfig+0x288>)
 800580a:	69db      	ldr	r3, [r3, #28]
 800580c:	f003 030c 	and.w	r3, r3, #12
 8005810:	2b08      	cmp	r3, #8
 8005812:	d1ee      	bne.n	80057f2 <HAL_RCC_ClockConfig+0x232>
 8005814:	e02d      	b.n	8005872 <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	685b      	ldr	r3, [r3, #4]
 800581a:	2b00      	cmp	r3, #0
 800581c:	d123      	bne.n	8005866 <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800581e:	e00a      	b.n	8005836 <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005820:	f7fb ffd2 	bl	80017c8 <HAL_GetTick>
 8005824:	4602      	mov	r2, r0
 8005826:	693b      	ldr	r3, [r7, #16]
 8005828:	1ad3      	subs	r3, r2, r3
 800582a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800582e:	4293      	cmp	r3, r2
 8005830:	d901      	bls.n	8005836 <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 8005832:	2303      	movs	r3, #3
 8005834:	e0a8      	b.n	8005988 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8005836:	4b04      	ldr	r3, [pc, #16]	@ (8005848 <HAL_RCC_ClockConfig+0x288>)
 8005838:	69db      	ldr	r3, [r3, #28]
 800583a:	f003 030c 	and.w	r3, r3, #12
 800583e:	2b00      	cmp	r3, #0
 8005840:	d1ee      	bne.n	8005820 <HAL_RCC_ClockConfig+0x260>
 8005842:	e016      	b.n	8005872 <HAL_RCC_ClockConfig+0x2b2>
 8005844:	40022000 	.word	0x40022000
 8005848:	46020c00 	.word	0x46020c00
 800584c:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005850:	f7fb ffba 	bl	80017c8 <HAL_GetTick>
 8005854:	4602      	mov	r2, r0
 8005856:	693b      	ldr	r3, [r7, #16]
 8005858:	1ad3      	subs	r3, r2, r3
 800585a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800585e:	4293      	cmp	r3, r2
 8005860:	d901      	bls.n	8005866 <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 8005862:	2303      	movs	r3, #3
 8005864:	e090      	b.n	8005988 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8005866:	4b4a      	ldr	r3, [pc, #296]	@ (8005990 <HAL_RCC_ClockConfig+0x3d0>)
 8005868:	69db      	ldr	r3, [r3, #28]
 800586a:	f003 030c 	and.w	r3, r3, #12
 800586e:	2b04      	cmp	r3, #4
 8005870:	d1ee      	bne.n	8005850 <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	f003 0302 	and.w	r3, r3, #2
 800587a:	2b00      	cmp	r3, #0
 800587c:	d010      	beq.n	80058a0 <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	689a      	ldr	r2, [r3, #8]
 8005882:	4b43      	ldr	r3, [pc, #268]	@ (8005990 <HAL_RCC_ClockConfig+0x3d0>)
 8005884:	6a1b      	ldr	r3, [r3, #32]
 8005886:	f003 030f 	and.w	r3, r3, #15
 800588a:	429a      	cmp	r2, r3
 800588c:	d208      	bcs.n	80058a0 <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 800588e:	4b40      	ldr	r3, [pc, #256]	@ (8005990 <HAL_RCC_ClockConfig+0x3d0>)
 8005890:	6a1b      	ldr	r3, [r3, #32]
 8005892:	f023 020f 	bic.w	r2, r3, #15
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	689b      	ldr	r3, [r3, #8]
 800589a:	493d      	ldr	r1, [pc, #244]	@ (8005990 <HAL_RCC_ClockConfig+0x3d0>)
 800589c:	4313      	orrs	r3, r2
 800589e:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80058a0:	4b3c      	ldr	r3, [pc, #240]	@ (8005994 <HAL_RCC_ClockConfig+0x3d4>)
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	f003 030f 	and.w	r3, r3, #15
 80058a8:	683a      	ldr	r2, [r7, #0]
 80058aa:	429a      	cmp	r2, r3
 80058ac:	d210      	bcs.n	80058d0 <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80058ae:	4b39      	ldr	r3, [pc, #228]	@ (8005994 <HAL_RCC_ClockConfig+0x3d4>)
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	f023 020f 	bic.w	r2, r3, #15
 80058b6:	4937      	ldr	r1, [pc, #220]	@ (8005994 <HAL_RCC_ClockConfig+0x3d4>)
 80058b8:	683b      	ldr	r3, [r7, #0]
 80058ba:	4313      	orrs	r3, r2
 80058bc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80058be:	4b35      	ldr	r3, [pc, #212]	@ (8005994 <HAL_RCC_ClockConfig+0x3d4>)
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	f003 030f 	and.w	r3, r3, #15
 80058c6:	683a      	ldr	r2, [r7, #0]
 80058c8:	429a      	cmp	r2, r3
 80058ca:	d001      	beq.n	80058d0 <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 80058cc:	2301      	movs	r3, #1
 80058ce:	e05b      	b.n	8005988 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	f003 0304 	and.w	r3, r3, #4
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d010      	beq.n	80058fe <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	68da      	ldr	r2, [r3, #12]
 80058e0:	4b2b      	ldr	r3, [pc, #172]	@ (8005990 <HAL_RCC_ClockConfig+0x3d0>)
 80058e2:	6a1b      	ldr	r3, [r3, #32]
 80058e4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80058e8:	429a      	cmp	r2, r3
 80058ea:	d208      	bcs.n	80058fe <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 80058ec:	4b28      	ldr	r3, [pc, #160]	@ (8005990 <HAL_RCC_ClockConfig+0x3d0>)
 80058ee:	6a1b      	ldr	r3, [r3, #32]
 80058f0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	68db      	ldr	r3, [r3, #12]
 80058f8:	4925      	ldr	r1, [pc, #148]	@ (8005990 <HAL_RCC_ClockConfig+0x3d0>)
 80058fa:	4313      	orrs	r3, r2
 80058fc:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	f003 0308 	and.w	r3, r3, #8
 8005906:	2b00      	cmp	r3, #0
 8005908:	d012      	beq.n	8005930 <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	691a      	ldr	r2, [r3, #16]
 800590e:	4b20      	ldr	r3, [pc, #128]	@ (8005990 <HAL_RCC_ClockConfig+0x3d0>)
 8005910:	6a1b      	ldr	r3, [r3, #32]
 8005912:	091b      	lsrs	r3, r3, #4
 8005914:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005918:	429a      	cmp	r2, r3
 800591a:	d209      	bcs.n	8005930 <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 800591c:	4b1c      	ldr	r3, [pc, #112]	@ (8005990 <HAL_RCC_ClockConfig+0x3d0>)
 800591e:	6a1b      	ldr	r3, [r3, #32]
 8005920:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	691b      	ldr	r3, [r3, #16]
 8005928:	011b      	lsls	r3, r3, #4
 800592a:	4919      	ldr	r1, [pc, #100]	@ (8005990 <HAL_RCC_ClockConfig+0x3d0>)
 800592c:	4313      	orrs	r3, r2
 800592e:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f003 0310 	and.w	r3, r3, #16
 8005938:	2b00      	cmp	r3, #0
 800593a:	d010      	beq.n	800595e <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	695a      	ldr	r2, [r3, #20]
 8005940:	4b13      	ldr	r3, [pc, #76]	@ (8005990 <HAL_RCC_ClockConfig+0x3d0>)
 8005942:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005944:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005948:	429a      	cmp	r2, r3
 800594a:	d208      	bcs.n	800595e <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 800594c:	4b10      	ldr	r3, [pc, #64]	@ (8005990 <HAL_RCC_ClockConfig+0x3d0>)
 800594e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005950:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	695b      	ldr	r3, [r3, #20]
 8005958:	490d      	ldr	r1, [pc, #52]	@ (8005990 <HAL_RCC_ClockConfig+0x3d0>)
 800595a:	4313      	orrs	r3, r2
 800595c:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800595e:	f000 f821 	bl	80059a4 <HAL_RCC_GetSysClockFreq>
 8005962:	4602      	mov	r2, r0
 8005964:	4b0a      	ldr	r3, [pc, #40]	@ (8005990 <HAL_RCC_ClockConfig+0x3d0>)
 8005966:	6a1b      	ldr	r3, [r3, #32]
 8005968:	f003 030f 	and.w	r3, r3, #15
 800596c:	490a      	ldr	r1, [pc, #40]	@ (8005998 <HAL_RCC_ClockConfig+0x3d8>)
 800596e:	5ccb      	ldrb	r3, [r1, r3]
 8005970:	fa22 f303 	lsr.w	r3, r2, r3
 8005974:	4a09      	ldr	r2, [pc, #36]	@ (800599c <HAL_RCC_ClockConfig+0x3dc>)
 8005976:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005978:	4b09      	ldr	r3, [pc, #36]	@ (80059a0 <HAL_RCC_ClockConfig+0x3e0>)
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	4618      	mov	r0, r3
 800597e:	f7fb fab7 	bl	8000ef0 <HAL_InitTick>
 8005982:	4603      	mov	r3, r0
 8005984:	73fb      	strb	r3, [r7, #15]

  return status;
 8005986:	7bfb      	ldrb	r3, [r7, #15]
}
 8005988:	4618      	mov	r0, r3
 800598a:	3718      	adds	r7, #24
 800598c:	46bd      	mov	sp, r7
 800598e:	bd80      	pop	{r7, pc}
 8005990:	46020c00 	.word	0x46020c00
 8005994:	40022000 	.word	0x40022000
 8005998:	0800ac88 	.word	0x0800ac88
 800599c:	20000080 	.word	0x20000080
 80059a0:	200000a0 	.word	0x200000a0

080059a4 <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80059a4:	b480      	push	{r7}
 80059a6:	b08b      	sub	sp, #44	@ 0x2c
 80059a8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 80059aa:	2300      	movs	r3, #0
 80059ac:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 80059ae:	2300      	movs	r3, #0
 80059b0:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80059b2:	4b78      	ldr	r3, [pc, #480]	@ (8005b94 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80059b4:	69db      	ldr	r3, [r3, #28]
 80059b6:	f003 030c 	and.w	r3, r3, #12
 80059ba:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80059bc:	4b75      	ldr	r3, [pc, #468]	@ (8005b94 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80059be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059c0:	f003 0303 	and.w	r3, r3, #3
 80059c4:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80059c6:	69bb      	ldr	r3, [r7, #24]
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d005      	beq.n	80059d8 <HAL_RCC_GetSysClockFreq+0x34>
 80059cc:	69bb      	ldr	r3, [r7, #24]
 80059ce:	2b0c      	cmp	r3, #12
 80059d0:	d121      	bne.n	8005a16 <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80059d2:	697b      	ldr	r3, [r7, #20]
 80059d4:	2b01      	cmp	r3, #1
 80059d6:	d11e      	bne.n	8005a16 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 80059d8:	4b6e      	ldr	r3, [pc, #440]	@ (8005b94 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80059da:	689b      	ldr	r3, [r3, #8]
 80059dc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d107      	bne.n	80059f4 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 80059e4:	4b6b      	ldr	r3, [pc, #428]	@ (8005b94 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80059e6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80059ea:	0b1b      	lsrs	r3, r3, #12
 80059ec:	f003 030f 	and.w	r3, r3, #15
 80059f0:	627b      	str	r3, [r7, #36]	@ 0x24
 80059f2:	e005      	b.n	8005a00 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 80059f4:	4b67      	ldr	r3, [pc, #412]	@ (8005b94 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80059f6:	689b      	ldr	r3, [r3, #8]
 80059f8:	0f1b      	lsrs	r3, r3, #28
 80059fa:	f003 030f 	and.w	r3, r3, #15
 80059fe:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005a00:	4a65      	ldr	r2, [pc, #404]	@ (8005b98 <HAL_RCC_GetSysClockFreq+0x1f4>)
 8005a02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005a08:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8005a0a:	69bb      	ldr	r3, [r7, #24]
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d110      	bne.n	8005a32 <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005a10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a12:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8005a14:	e00d      	b.n	8005a32 <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005a16:	4b5f      	ldr	r3, [pc, #380]	@ (8005b94 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005a18:	69db      	ldr	r3, [r3, #28]
 8005a1a:	f003 030c 	and.w	r3, r3, #12
 8005a1e:	2b04      	cmp	r3, #4
 8005a20:	d102      	bne.n	8005a28 <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005a22:	4b5e      	ldr	r3, [pc, #376]	@ (8005b9c <HAL_RCC_GetSysClockFreq+0x1f8>)
 8005a24:	623b      	str	r3, [r7, #32]
 8005a26:	e004      	b.n	8005a32 <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005a28:	69bb      	ldr	r3, [r7, #24]
 8005a2a:	2b08      	cmp	r3, #8
 8005a2c:	d101      	bne.n	8005a32 <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005a2e:	4b5b      	ldr	r3, [pc, #364]	@ (8005b9c <HAL_RCC_GetSysClockFreq+0x1f8>)
 8005a30:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005a32:	69bb      	ldr	r3, [r7, #24]
 8005a34:	2b0c      	cmp	r3, #12
 8005a36:	f040 80a5 	bne.w	8005b84 <HAL_RCC_GetSysClockFreq+0x1e0>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8005a3a:	4b56      	ldr	r3, [pc, #344]	@ (8005b94 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005a3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a3e:	f003 0303 	and.w	r3, r3, #3
 8005a42:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8005a44:	4b53      	ldr	r3, [pc, #332]	@ (8005b94 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005a46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a48:	0a1b      	lsrs	r3, r3, #8
 8005a4a:	f003 030f 	and.w	r3, r3, #15
 8005a4e:	3301      	adds	r3, #1
 8005a50:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8005a52:	4b50      	ldr	r3, [pc, #320]	@ (8005b94 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005a54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a56:	091b      	lsrs	r3, r3, #4
 8005a58:	f003 0301 	and.w	r3, r3, #1
 8005a5c:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8005a5e:	4b4d      	ldr	r3, [pc, #308]	@ (8005b94 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005a60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a62:	08db      	lsrs	r3, r3, #3
 8005a64:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005a68:	68ba      	ldr	r2, [r7, #8]
 8005a6a:	fb02 f303 	mul.w	r3, r2, r3
 8005a6e:	ee07 3a90 	vmov	s15, r3
 8005a72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005a76:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    switch (pllsource)
 8005a7a:	693b      	ldr	r3, [r7, #16]
 8005a7c:	2b02      	cmp	r3, #2
 8005a7e:	d003      	beq.n	8005a88 <HAL_RCC_GetSysClockFreq+0xe4>
 8005a80:	693b      	ldr	r3, [r7, #16]
 8005a82:	2b03      	cmp	r3, #3
 8005a84:	d022      	beq.n	8005acc <HAL_RCC_GetSysClockFreq+0x128>
 8005a86:	e043      	b.n	8005b10 <HAL_RCC_GetSysClockFreq+0x16c>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	ee07 3a90 	vmov	s15, r3
 8005a8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005a92:	eddf 6a43 	vldr	s13, [pc, #268]	@ 8005ba0 <HAL_RCC_GetSysClockFreq+0x1fc>
 8005a96:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005a9a:	4b3e      	ldr	r3, [pc, #248]	@ (8005b94 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005a9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005a9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005aa2:	ee07 3a90 	vmov	s15, r3
 8005aa6:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8005aaa:	ed97 6a01 	vldr	s12, [r7, #4]
 8005aae:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 8005ba4 <HAL_RCC_GetSysClockFreq+0x200>
 8005ab2:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005ab6:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8005aba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005abe:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005ac2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005ac6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005aca:	e046      	b.n	8005b5a <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	ee07 3a90 	vmov	s15, r3
 8005ad2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005ad6:	eddf 6a32 	vldr	s13, [pc, #200]	@ 8005ba0 <HAL_RCC_GetSysClockFreq+0x1fc>
 8005ada:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005ade:	4b2d      	ldr	r3, [pc, #180]	@ (8005b94 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005ae0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ae2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ae6:	ee07 3a90 	vmov	s15, r3
 8005aea:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8005aee:	ed97 6a01 	vldr	s12, [r7, #4]
 8005af2:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 8005ba4 <HAL_RCC_GetSysClockFreq+0x200>
 8005af6:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005afa:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8005afe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005b02:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005b06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005b0a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005b0e:	e024      	b.n	8005b5a <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005b10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b12:	ee07 3a90 	vmov	s15, r3
 8005b16:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	ee07 3a90 	vmov	s15, r3
 8005b20:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b24:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005b28:	4b1a      	ldr	r3, [pc, #104]	@ (8005b94 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005b2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b2c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005b30:	ee07 3a90 	vmov	s15, r3
 8005b34:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8005b38:	ed97 6a01 	vldr	s12, [r7, #4]
 8005b3c:	eddf 5a19 	vldr	s11, [pc, #100]	@ 8005ba4 <HAL_RCC_GetSysClockFreq+0x200>
 8005b40:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005b44:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8005b48:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005b4c:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005b50:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005b54:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005b58:	bf00      	nop
    }

    pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 8005b5a:	4b0e      	ldr	r3, [pc, #56]	@ (8005b94 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005b5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b5e:	0e1b      	lsrs	r3, r3, #24
 8005b60:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005b64:	3301      	adds	r3, #1
 8005b66:	603b      	str	r3, [r7, #0]
    sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 8005b68:	683b      	ldr	r3, [r7, #0]
 8005b6a:	ee07 3a90 	vmov	s15, r3
 8005b6e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005b72:	edd7 6a07 	vldr	s13, [r7, #28]
 8005b76:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005b7a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005b7e:	ee17 3a90 	vmov	r3, s15
 8005b82:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 8005b84:	6a3b      	ldr	r3, [r7, #32]
}
 8005b86:	4618      	mov	r0, r3
 8005b88:	372c      	adds	r7, #44	@ 0x2c
 8005b8a:	46bd      	mov	sp, r7
 8005b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b90:	4770      	bx	lr
 8005b92:	bf00      	nop
 8005b94:	46020c00 	.word	0x46020c00
 8005b98:	0800aca0 	.word	0x0800aca0
 8005b9c:	00f42400 	.word	0x00f42400
 8005ba0:	4b742400 	.word	0x4b742400
 8005ba4:	46000000 	.word	0x46000000

08005ba8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005ba8:	b580      	push	{r7, lr}
 8005baa:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8005bac:	f7ff fefa 	bl	80059a4 <HAL_RCC_GetSysClockFreq>
 8005bb0:	4602      	mov	r2, r0
 8005bb2:	4b07      	ldr	r3, [pc, #28]	@ (8005bd0 <HAL_RCC_GetHCLKFreq+0x28>)
 8005bb4:	6a1b      	ldr	r3, [r3, #32]
 8005bb6:	f003 030f 	and.w	r3, r3, #15
 8005bba:	4906      	ldr	r1, [pc, #24]	@ (8005bd4 <HAL_RCC_GetHCLKFreq+0x2c>)
 8005bbc:	5ccb      	ldrb	r3, [r1, r3]
 8005bbe:	fa22 f303 	lsr.w	r3, r2, r3
 8005bc2:	4a05      	ldr	r2, [pc, #20]	@ (8005bd8 <HAL_RCC_GetHCLKFreq+0x30>)
 8005bc4:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 8005bc6:	4b04      	ldr	r3, [pc, #16]	@ (8005bd8 <HAL_RCC_GetHCLKFreq+0x30>)
 8005bc8:	681b      	ldr	r3, [r3, #0]
}
 8005bca:	4618      	mov	r0, r3
 8005bcc:	bd80      	pop	{r7, pc}
 8005bce:	bf00      	nop
 8005bd0:	46020c00 	.word	0x46020c00
 8005bd4:	0800ac88 	.word	0x0800ac88
 8005bd8:	20000080 	.word	0x20000080

08005bdc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005bdc:	b580      	push	{r7, lr}
 8005bde:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]);
 8005be0:	f7ff ffe2 	bl	8005ba8 <HAL_RCC_GetHCLKFreq>
 8005be4:	4602      	mov	r2, r0
 8005be6:	4b05      	ldr	r3, [pc, #20]	@ (8005bfc <HAL_RCC_GetPCLK1Freq+0x20>)
 8005be8:	6a1b      	ldr	r3, [r3, #32]
 8005bea:	091b      	lsrs	r3, r3, #4
 8005bec:	f003 0307 	and.w	r3, r3, #7
 8005bf0:	4903      	ldr	r1, [pc, #12]	@ (8005c00 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005bf2:	5ccb      	ldrb	r3, [r1, r3]
 8005bf4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005bf8:	4618      	mov	r0, r3
 8005bfa:	bd80      	pop	{r7, pc}
 8005bfc:	46020c00 	.word	0x46020c00
 8005c00:	0800ac98 	.word	0x0800ac98

08005c04 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005c04:	b580      	push	{r7, lr}
 8005c06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]);
 8005c08:	f7ff ffce 	bl	8005ba8 <HAL_RCC_GetHCLKFreq>
 8005c0c:	4602      	mov	r2, r0
 8005c0e:	4b05      	ldr	r3, [pc, #20]	@ (8005c24 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005c10:	6a1b      	ldr	r3, [r3, #32]
 8005c12:	0a1b      	lsrs	r3, r3, #8
 8005c14:	f003 0307 	and.w	r3, r3, #7
 8005c18:	4903      	ldr	r1, [pc, #12]	@ (8005c28 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005c1a:	5ccb      	ldrb	r3, [r1, r3]
 8005c1c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005c20:	4618      	mov	r0, r3
 8005c22:	bd80      	pop	{r7, pc}
 8005c24:	46020c00 	.word	0x46020c00
 8005c28:	0800ac98 	.word	0x0800ac98

08005c2c <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 8005c2c:	b580      	push	{r7, lr}
 8005c2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR3 & RCC_CFGR3_PPRE3) >> RCC_CFGR3_PPRE3_Pos]);
 8005c30:	f7ff ffba 	bl	8005ba8 <HAL_RCC_GetHCLKFreq>
 8005c34:	4602      	mov	r2, r0
 8005c36:	4b05      	ldr	r3, [pc, #20]	@ (8005c4c <HAL_RCC_GetPCLK3Freq+0x20>)
 8005c38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c3a:	091b      	lsrs	r3, r3, #4
 8005c3c:	f003 0307 	and.w	r3, r3, #7
 8005c40:	4903      	ldr	r1, [pc, #12]	@ (8005c50 <HAL_RCC_GetPCLK3Freq+0x24>)
 8005c42:	5ccb      	ldrb	r3, [r1, r3]
 8005c44:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005c48:	4618      	mov	r0, r3
 8005c4a:	bd80      	pop	{r7, pc}
 8005c4c:	46020c00 	.word	0x46020c00
 8005c50:	0800ac98 	.word	0x0800ac98

08005c54 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *pRCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005c54:	b480      	push	{r7}
 8005c56:	b083      	sub	sp, #12
 8005c58:	af00      	add	r7, sp, #0
 8005c5a:	6078      	str	r0, [r7, #4]
 8005c5c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(pRCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  pRCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | \
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	221f      	movs	r2, #31
 8005c62:	601a      	str	r2, [r3, #0]
                                  RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_PCLK3;

  /* Get the SYSCLK configuration --------------------------------------------*/
  pRCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR1 & RCC_CFGR1_SW);
 8005c64:	4b15      	ldr	r3, [pc, #84]	@ (8005cbc <HAL_RCC_GetClockConfig+0x68>)
 8005c66:	69db      	ldr	r3, [r3, #28]
 8005c68:	f003 0203 	and.w	r2, r3, #3
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR2 & RCC_CFGR2_HPRE);
 8005c70:	4b12      	ldr	r3, [pc, #72]	@ (8005cbc <HAL_RCC_GetClockConfig+0x68>)
 8005c72:	6a1b      	ldr	r3, [r3, #32]
 8005c74:	f003 020f 	and.w	r2, r3, #15
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR2 & RCC_CFGR2_PPRE1);
 8005c7c:	4b0f      	ldr	r3, [pc, #60]	@ (8005cbc <HAL_RCC_GetClockConfig+0x68>)
 8005c7e:	6a1b      	ldr	r3, [r3, #32]
 8005c80:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4);
 8005c88:	4b0c      	ldr	r3, [pc, #48]	@ (8005cbc <HAL_RCC_GetClockConfig+0x68>)
 8005c8a:	6a1b      	ldr	r3, [r3, #32]
 8005c8c:	091b      	lsrs	r3, r3, #4
 8005c8e:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	611a      	str	r2, [r3, #16]

  /* Get the APB3 configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->CFGR3 & RCC_CFGR3_PPRE3);
 8005c96:	4b09      	ldr	r3, [pc, #36]	@ (8005cbc <HAL_RCC_GetClockConfig+0x68>)
 8005c98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c9a:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	615a      	str	r2, [r3, #20]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005ca2:	4b07      	ldr	r3, [pc, #28]	@ (8005cc0 <HAL_RCC_GetClockConfig+0x6c>)
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	f003 020f 	and.w	r2, r3, #15
 8005caa:	683b      	ldr	r3, [r7, #0]
 8005cac:	601a      	str	r2, [r3, #0]
}
 8005cae:	bf00      	nop
 8005cb0:	370c      	adds	r7, #12
 8005cb2:	46bd      	mov	sp, r7
 8005cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb8:	4770      	bx	lr
 8005cba:	bf00      	nop
 8005cbc:	46020c00 	.word	0x46020c00
 8005cc0:	40022000 	.word	0x40022000

08005cc4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005cc4:	b580      	push	{r7, lr}
 8005cc6:	b086      	sub	sp, #24
 8005cc8:	af00      	add	r7, sp, #0
 8005cca:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005ccc:	4b3e      	ldr	r3, [pc, #248]	@ (8005dc8 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8005cce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005cd2:	f003 0304 	and.w	r3, r3, #4
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d003      	beq.n	8005ce2 <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005cda:	f7fe fd17 	bl	800470c <HAL_PWREx_GetVoltageRange>
 8005cde:	6178      	str	r0, [r7, #20]
 8005ce0:	e019      	b.n	8005d16 <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005ce2:	4b39      	ldr	r3, [pc, #228]	@ (8005dc8 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8005ce4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005ce8:	4a37      	ldr	r2, [pc, #220]	@ (8005dc8 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8005cea:	f043 0304 	orr.w	r3, r3, #4
 8005cee:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8005cf2:	4b35      	ldr	r3, [pc, #212]	@ (8005dc8 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8005cf4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005cf8:	f003 0304 	and.w	r3, r3, #4
 8005cfc:	60fb      	str	r3, [r7, #12]
 8005cfe:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005d00:	f7fe fd04 	bl	800470c <HAL_PWREx_GetVoltageRange>
 8005d04:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005d06:	4b30      	ldr	r3, [pc, #192]	@ (8005dc8 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8005d08:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005d0c:	4a2e      	ldr	r2, [pc, #184]	@ (8005dc8 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8005d0e:	f023 0304 	bic.w	r3, r3, #4
 8005d12:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 8005d16:	697b      	ldr	r3, [r7, #20]
 8005d18:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005d1c:	d003      	beq.n	8005d26 <RCC_SetFlashLatencyFromMSIRange+0x62>
 8005d1e:	697b      	ldr	r3, [r7, #20]
 8005d20:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005d24:	d109      	bne.n	8005d3a <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005d2c:	d202      	bcs.n	8005d34 <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 8005d2e:	2301      	movs	r3, #1
 8005d30:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8005d32:	e033      	b.n	8005d9c <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 8005d34:	2300      	movs	r3, #0
 8005d36:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8005d38:	e030      	b.n	8005d9c <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005d40:	d208      	bcs.n	8005d54 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8005d42:	697b      	ldr	r3, [r7, #20]
 8005d44:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005d48:	d102      	bne.n	8005d50 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 8005d4a:	2303      	movs	r3, #3
 8005d4c:	613b      	str	r3, [r7, #16]
 8005d4e:	e025      	b.n	8005d9c <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 8005d50:	2301      	movs	r3, #1
 8005d52:	e035      	b.n	8005dc0 <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005d5a:	d90f      	bls.n	8005d7c <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 8005d5c:	697b      	ldr	r3, [r7, #20]
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d109      	bne.n	8005d76 <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005d68:	d902      	bls.n	8005d70 <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 8005d6a:	2300      	movs	r3, #0
 8005d6c:	613b      	str	r3, [r7, #16]
 8005d6e:	e015      	b.n	8005d9c <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 8005d70:	2301      	movs	r3, #1
 8005d72:	613b      	str	r3, [r7, #16]
 8005d74:	e012      	b.n	8005d9c <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 8005d76:	2300      	movs	r3, #0
 8005d78:	613b      	str	r3, [r7, #16]
 8005d7a:	e00f      	b.n	8005d9c <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005d82:	d109      	bne.n	8005d98 <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8005d84:	697b      	ldr	r3, [r7, #20]
 8005d86:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005d8a:	d102      	bne.n	8005d92 <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 8005d8c:	2301      	movs	r3, #1
 8005d8e:	613b      	str	r3, [r7, #16]
 8005d90:	e004      	b.n	8005d9c <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 8005d92:	2302      	movs	r3, #2
 8005d94:	613b      	str	r3, [r7, #16]
 8005d96:	e001      	b.n	8005d9c <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 8005d98:	2301      	movs	r3, #1
 8005d9a:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005d9c:	4b0b      	ldr	r3, [pc, #44]	@ (8005dcc <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	f023 020f 	bic.w	r2, r3, #15
 8005da4:	4909      	ldr	r1, [pc, #36]	@ (8005dcc <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8005da6:	693b      	ldr	r3, [r7, #16]
 8005da8:	4313      	orrs	r3, r2
 8005daa:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8005dac:	4b07      	ldr	r3, [pc, #28]	@ (8005dcc <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	f003 030f 	and.w	r3, r3, #15
 8005db4:	693a      	ldr	r2, [r7, #16]
 8005db6:	429a      	cmp	r2, r3
 8005db8:	d001      	beq.n	8005dbe <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 8005dba:	2301      	movs	r3, #1
 8005dbc:	e000      	b.n	8005dc0 <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 8005dbe:	2300      	movs	r3, #0
}
 8005dc0:	4618      	mov	r0, r3
 8005dc2:	3718      	adds	r7, #24
 8005dc4:	46bd      	mov	sp, r7
 8005dc6:	bd80      	pop	{r7, pc}
 8005dc8:	46020c00 	.word	0x46020c00
 8005dcc:	40022000 	.word	0x40022000

08005dd0 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  *
  *         (*) value not defined in all devices.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8005dd0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005dd4:	b0b8      	sub	sp, #224	@ 0xe0
 8005dd6:	af00      	add	r7, sp, #0
 8005dd8:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005ddc:	2300      	movs	r3, #0
 8005dde:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005de2:	2300      	movs	r3, #0
 8005de4:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005de8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005dec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005df0:	f002 0401 	and.w	r4, r2, #1
 8005df4:	2500      	movs	r5, #0
 8005df6:	ea54 0305 	orrs.w	r3, r4, r5
 8005dfa:	d00b      	beq.n	8005e14 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8005dfc:	4bca      	ldr	r3, [pc, #808]	@ (8006128 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005dfe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005e02:	f023 0103 	bic.w	r1, r3, #3
 8005e06:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005e0a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005e0c:	4ac6      	ldr	r2, [pc, #792]	@ (8006128 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005e0e:	430b      	orrs	r3, r1
 8005e10:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

#if defined(USART2)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005e14:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005e18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e1c:	f002 0802 	and.w	r8, r2, #2
 8005e20:	f04f 0900 	mov.w	r9, #0
 8005e24:	ea58 0309 	orrs.w	r3, r8, r9
 8005e28:	d00b      	beq.n	8005e42 <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 8005e2a:	4bbf      	ldr	r3, [pc, #764]	@ (8006128 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005e2c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005e30:	f023 010c 	bic.w	r1, r3, #12
 8005e34:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005e38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e3a:	4abb      	ldr	r2, [pc, #748]	@ (8006128 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005e3c:	430b      	orrs	r3, r1
 8005e3e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }
#endif /* USART2 */

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005e42:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005e46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e4a:	f002 0a04 	and.w	sl, r2, #4
 8005e4e:	f04f 0b00 	mov.w	fp, #0
 8005e52:	ea5a 030b 	orrs.w	r3, sl, fp
 8005e56:	d00b      	beq.n	8005e70 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8005e58:	4bb3      	ldr	r3, [pc, #716]	@ (8006128 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005e5a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005e5e:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8005e62:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005e66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e68:	4aaf      	ldr	r2, [pc, #700]	@ (8006128 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005e6a:	430b      	orrs	r3, r1
 8005e6c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005e70:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005e74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e78:	f002 0308 	and.w	r3, r2, #8
 8005e7c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005e80:	2300      	movs	r3, #0
 8005e82:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005e86:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005e8a:	460b      	mov	r3, r1
 8005e8c:	4313      	orrs	r3, r2
 8005e8e:	d00b      	beq.n	8005ea8 <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 8005e90:	4ba5      	ldr	r3, [pc, #660]	@ (8006128 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005e92:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005e96:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8005e9a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005e9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ea0:	4aa1      	ldr	r2, [pc, #644]	@ (8006128 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005ea2:	430b      	orrs	r3, r1
 8005ea4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005ea8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005eac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005eb0:	f002 0310 	and.w	r3, r2, #16
 8005eb4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005eb8:	2300      	movs	r3, #0
 8005eba:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8005ebe:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8005ec2:	460b      	mov	r3, r1
 8005ec4:	4313      	orrs	r3, r2
 8005ec6:	d00b      	beq.n	8005ee0 <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 8005ec8:	4b97      	ldr	r3, [pc, #604]	@ (8006128 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005eca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005ece:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005ed2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005ed6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ed8:	4a93      	ldr	r2, [pc, #588]	@ (8006128 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005eda:	430b      	orrs	r3, r1
 8005edc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
  }
#endif /* USART6 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005ee0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005ee4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ee8:	f002 0320 	and.w	r3, r2, #32
 8005eec:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005ef0:	2300      	movs	r3, #0
 8005ef2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005ef6:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8005efa:	460b      	mov	r3, r1
 8005efc:	4313      	orrs	r3, r2
 8005efe:	d00b      	beq.n	8005f18 <HAL_RCCEx_PeriphCLKConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8005f00:	4b89      	ldr	r3, [pc, #548]	@ (8006128 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005f02:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005f06:	f023 0107 	bic.w	r1, r3, #7
 8005f0a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005f0e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005f10:	4a85      	ldr	r2, [pc, #532]	@ (8006128 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005f12:	430b      	orrs	r3, r1
 8005f14:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005f18:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005f1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f20:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8005f24:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005f28:	2300      	movs	r3, #0
 8005f2a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005f2e:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005f32:	460b      	mov	r3, r1
 8005f34:	4313      	orrs	r3, r2
 8005f36:	d00b      	beq.n	8005f50 <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8005f38:	4b7b      	ldr	r3, [pc, #492]	@ (8006128 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005f3a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005f3e:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 8005f42:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005f46:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005f48:	4a77      	ldr	r2, [pc, #476]	@ (8006128 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005f4a:	430b      	orrs	r3, r1
 8005f4c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005f50:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005f54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f58:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8005f5c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005f60:	2300      	movs	r3, #0
 8005f62:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005f66:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8005f6a:	460b      	mov	r3, r1
 8005f6c:	4313      	orrs	r3, r2
 8005f6e:	d00b      	beq.n	8005f88 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8005f70:	4b6d      	ldr	r3, [pc, #436]	@ (8006128 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005f72:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005f76:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005f7a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005f7e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005f80:	4a69      	ldr	r2, [pc, #420]	@ (8006128 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005f82:	430b      	orrs	r3, r1
 8005f84:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005f88:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005f8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f90:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 8005f94:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005f98:	2300      	movs	r3, #0
 8005f9a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005f9e:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8005fa2:	460b      	mov	r3, r1
 8005fa4:	4313      	orrs	r3, r2
 8005fa6:	d00b      	beq.n	8005fc0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 8005fa8:	4b5f      	ldr	r3, [pc, #380]	@ (8006128 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005faa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005fae:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8005fb2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005fb6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005fb8:	4a5b      	ldr	r2, [pc, #364]	@ (8006128 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005fba:	430b      	orrs	r3, r1
 8005fbc:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005fc0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005fc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fc8:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8005fcc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005fd0:	2300      	movs	r3, #0
 8005fd2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005fd6:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8005fda:	460b      	mov	r3, r1
 8005fdc:	4313      	orrs	r3, r2
 8005fde:	d00b      	beq.n	8005ff8 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 8005fe0:	4b51      	ldr	r3, [pc, #324]	@ (8006128 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005fe2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005fe6:	f423 4140 	bic.w	r1, r3, #49152	@ 0xc000
 8005fea:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005fee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005ff0:	4a4d      	ldr	r2, [pc, #308]	@ (8006128 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005ff2:	430b      	orrs	r3, r1
 8005ff4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_I2C6_CONFIG(pPeriphClkInit->I2c6ClockSelection);
  }
#endif /* I2C6 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005ff8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005ffc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006000:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 8006004:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006008:	2300      	movs	r3, #0
 800600a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800600e:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8006012:	460b      	mov	r3, r1
 8006014:	4313      	orrs	r3, r2
 8006016:	d00b      	beq.n	8006030 <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8006018:	4b43      	ldr	r3, [pc, #268]	@ (8006128 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800601a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800601e:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 8006022:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006026:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006028:	4a3f      	ldr	r2, [pc, #252]	@ (8006128 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800602a:	430b      	orrs	r3, r1
 800602c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006030:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006034:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006038:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800603c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006040:	2300      	movs	r3, #0
 8006042:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006046:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800604a:	460b      	mov	r3, r1
 800604c:	4313      	orrs	r3, r2
 800604e:	d00b      	beq.n	8006068 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8006050:	4b35      	ldr	r3, [pc, #212]	@ (8006128 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8006052:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006056:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 800605a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800605e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006060:	4a31      	ldr	r2, [pc, #196]	@ (8006128 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8006062:	430b      	orrs	r3, r1
 8006064:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- LPTIM34 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM34) == (RCC_PERIPHCLK_LPTIM34))
 8006068:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800606c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006070:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8006074:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006076:	2300      	movs	r3, #0
 8006078:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800607a:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800607e:	460b      	mov	r3, r1
 8006080:	4313      	orrs	r3, r2
 8006082:	d00c      	beq.n	800609e <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    assert_param(IS_RCC_LPTIM34CLK(pPeriphClkInit->Lptim34ClockSelection));
    __HAL_RCC_LPTIM34_CONFIG(pPeriphClkInit->Lptim34ClockSelection);
 8006084:	4b28      	ldr	r3, [pc, #160]	@ (8006128 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8006086:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800608a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800608e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006092:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006096:	4a24      	ldr	r2, [pc, #144]	@ (8006128 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8006098:	430b      	orrs	r3, r1
 800609a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800609e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80060a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060a6:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80060aa:	673b      	str	r3, [r7, #112]	@ 0x70
 80060ac:	2300      	movs	r3, #0
 80060ae:	677b      	str	r3, [r7, #116]	@ 0x74
 80060b0:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80060b4:	460b      	mov	r3, r1
 80060b6:	4313      	orrs	r3, r2
 80060b8:	d04f      	beq.n	800615a <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 80060ba:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80060be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80060c2:	2b80      	cmp	r3, #128	@ 0x80
 80060c4:	d02d      	beq.n	8006122 <HAL_RCCEx_PeriphCLKConfig+0x352>
 80060c6:	2b80      	cmp	r3, #128	@ 0x80
 80060c8:	d827      	bhi.n	800611a <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80060ca:	2b60      	cmp	r3, #96	@ 0x60
 80060cc:	d02e      	beq.n	800612c <HAL_RCCEx_PeriphCLKConfig+0x35c>
 80060ce:	2b60      	cmp	r3, #96	@ 0x60
 80060d0:	d823      	bhi.n	800611a <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80060d2:	2b40      	cmp	r3, #64	@ 0x40
 80060d4:	d006      	beq.n	80060e4 <HAL_RCCEx_PeriphCLKConfig+0x314>
 80060d6:	2b40      	cmp	r3, #64	@ 0x40
 80060d8:	d81f      	bhi.n	800611a <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d009      	beq.n	80060f2 <HAL_RCCEx_PeriphCLKConfig+0x322>
 80060de:	2b20      	cmp	r3, #32
 80060e0:	d011      	beq.n	8006106 <HAL_RCCEx_PeriphCLKConfig+0x336>
 80060e2:	e01a      	b.n	800611a <HAL_RCCEx_PeriphCLKConfig+0x34a>
    {
      case RCC_SAI1CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80060e4:	4b10      	ldr	r3, [pc, #64]	@ (8006128 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80060e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060e8:	4a0f      	ldr	r2, [pc, #60]	@ (8006128 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80060ea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80060ee:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 80060f0:	e01d      	b.n	800612e <HAL_RCCEx_PeriphCLKConfig+0x35e>

      case RCC_SAI1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80060f2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80060f6:	3308      	adds	r3, #8
 80060f8:	4618      	mov	r0, r3
 80060fa:	f002 f9d1 	bl	80084a0 <RCCEx_PLL2_Config>
 80060fe:	4603      	mov	r3, r0
 8006100:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI1 clock source config set later after clock selection check */
        break;
 8006104:	e013      	b.n	800612e <HAL_RCCEx_PeriphCLKConfig+0x35e>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006106:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800610a:	332c      	adds	r3, #44	@ 0x2c
 800610c:	4618      	mov	r0, r3
 800610e:	f002 fa5f 	bl	80085d0 <RCCEx_PLL3_Config>
 8006112:	4603      	mov	r3, r0
 8006114:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI1 clock source config set later after clock selection check */
        break;
 8006118:	e009      	b.n	800612e <HAL_RCCEx_PeriphCLKConfig+0x35e>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800611a:	2301      	movs	r3, #1
 800611c:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8006120:	e005      	b.n	800612e <HAL_RCCEx_PeriphCLKConfig+0x35e>
        break;
 8006122:	bf00      	nop
 8006124:	e003      	b.n	800612e <HAL_RCCEx_PeriphCLKConfig+0x35e>
 8006126:	bf00      	nop
 8006128:	46020c00 	.word	0x46020c00
        break;
 800612c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800612e:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8006132:	2b00      	cmp	r3, #0
 8006134:	d10d      	bne.n	8006152 <HAL_RCCEx_PeriphCLKConfig+0x382>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 8006136:	4bb6      	ldr	r3, [pc, #728]	@ (8006410 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8006138:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800613c:	f023 01e0 	bic.w	r1, r3, #224	@ 0xe0
 8006140:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006144:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006148:	4ab1      	ldr	r2, [pc, #708]	@ (8006410 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 800614a:	430b      	orrs	r3, r1
 800614c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8006150:	e003      	b.n	800615a <HAL_RCCEx_PeriphCLKConfig+0x38a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006152:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8006156:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800615a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800615e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006162:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8006166:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006168:	2300      	movs	r3, #0
 800616a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800616c:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8006170:	460b      	mov	r3, r1
 8006172:	4313      	orrs	r3, r2
 8006174:	d053      	beq.n	800621e <HAL_RCCEx_PeriphCLKConfig+0x44e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 8006176:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800617a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800617e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006182:	d033      	beq.n	80061ec <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8006184:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006188:	d82c      	bhi.n	80061e4 <HAL_RCCEx_PeriphCLKConfig+0x414>
 800618a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800618e:	d02f      	beq.n	80061f0 <HAL_RCCEx_PeriphCLKConfig+0x420>
 8006190:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006194:	d826      	bhi.n	80061e4 <HAL_RCCEx_PeriphCLKConfig+0x414>
 8006196:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800619a:	d008      	beq.n	80061ae <HAL_RCCEx_PeriphCLKConfig+0x3de>
 800619c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80061a0:	d820      	bhi.n	80061e4 <HAL_RCCEx_PeriphCLKConfig+0x414>
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d00a      	beq.n	80061bc <HAL_RCCEx_PeriphCLKConfig+0x3ec>
 80061a6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80061aa:	d011      	beq.n	80061d0 <HAL_RCCEx_PeriphCLKConfig+0x400>
 80061ac:	e01a      	b.n	80061e4 <HAL_RCCEx_PeriphCLKConfig+0x414>
    {
      case RCC_SAI2CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80061ae:	4b98      	ldr	r3, [pc, #608]	@ (8006410 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 80061b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061b2:	4a97      	ldr	r2, [pc, #604]	@ (8006410 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 80061b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80061b8:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 80061ba:	e01a      	b.n	80061f2 <HAL_RCCEx_PeriphCLKConfig+0x422>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80061bc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80061c0:	3308      	adds	r3, #8
 80061c2:	4618      	mov	r0, r3
 80061c4:	f002 f96c 	bl	80084a0 <RCCEx_PLL2_Config>
 80061c8:	4603      	mov	r3, r0
 80061ca:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI2 clock source config set later after clock selection check */
        break;
 80061ce:	e010      	b.n	80061f2 <HAL_RCCEx_PeriphCLKConfig+0x422>

      case RCC_SAI2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80061d0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80061d4:	332c      	adds	r3, #44	@ 0x2c
 80061d6:	4618      	mov	r0, r3
 80061d8:	f002 f9fa 	bl	80085d0 <RCCEx_PLL3_Config>
 80061dc:	4603      	mov	r3, r0
 80061de:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI2 clock source config set later after clock selection check */
        break;
 80061e2:	e006      	b.n	80061f2 <HAL_RCCEx_PeriphCLKConfig+0x422>
      case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80061e4:	2301      	movs	r3, #1
 80061e6:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 80061ea:	e002      	b.n	80061f2 <HAL_RCCEx_PeriphCLKConfig+0x422>
        break;
 80061ec:	bf00      	nop
 80061ee:	e000      	b.n	80061f2 <HAL_RCCEx_PeriphCLKConfig+0x422>
        break;
 80061f0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80061f2:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d10d      	bne.n	8006216 <HAL_RCCEx_PeriphCLKConfig+0x446>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 80061fa:	4b85      	ldr	r3, [pc, #532]	@ (8006410 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 80061fc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006200:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8006204:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006208:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800620c:	4a80      	ldr	r2, [pc, #512]	@ (8006410 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 800620e:	430b      	orrs	r3, r1
 8006210:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8006214:	e003      	b.n	800621e <HAL_RCCEx_PeriphCLKConfig+0x44e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006216:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 800621a:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }
#endif /* SAI2 */

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 800621e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006222:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006226:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800622a:	663b      	str	r3, [r7, #96]	@ 0x60
 800622c:	2300      	movs	r3, #0
 800622e:	667b      	str	r3, [r7, #100]	@ 0x64
 8006230:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8006234:	460b      	mov	r3, r1
 8006236:	4313      	orrs	r3, r2
 8006238:	d046      	beq.n	80062c8 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 800623a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800623e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006242:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8006246:	d028      	beq.n	800629a <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8006248:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800624c:	d821      	bhi.n	8006292 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 800624e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006252:	d022      	beq.n	800629a <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8006254:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006258:	d81b      	bhi.n	8006292 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 800625a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800625e:	d01c      	beq.n	800629a <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8006260:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006264:	d815      	bhi.n	8006292 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 8006266:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800626a:	d008      	beq.n	800627e <HAL_RCCEx_PeriphCLKConfig+0x4ae>
 800626c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006270:	d80f      	bhi.n	8006292 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 8006272:	2b00      	cmp	r3, #0
 8006274:	d011      	beq.n	800629a <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8006276:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800627a:	d00e      	beq.n	800629a <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 800627c:	e009      	b.n	8006292 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
    {
      case RCC_ADCDACCLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P, & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800627e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006282:	3308      	adds	r3, #8
 8006284:	4618      	mov	r0, r3
 8006286:	f002 f90b 	bl	80084a0 <RCCEx_PLL2_Config>
 800628a:	4603      	mov	r3, r0
 800628c:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8006290:	e004      	b.n	800629c <HAL_RCCEx_PeriphCLKConfig+0x4cc>
      case RCC_ADCDACCLKSOURCE_HSE:
      case RCC_ADCDACCLKSOURCE_HSI:
      case RCC_ADCDACCLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8006292:	2301      	movs	r3, #1
 8006294:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8006298:	e000      	b.n	800629c <HAL_RCCEx_PeriphCLKConfig+0x4cc>
        break;
 800629a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800629c:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d10d      	bne.n	80062c0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Configure the ADC1 interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 80062a4:	4b5a      	ldr	r3, [pc, #360]	@ (8006410 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 80062a6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80062aa:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80062ae:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80062b2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80062b6:	4a56      	ldr	r2, [pc, #344]	@ (8006410 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 80062b8:	430b      	orrs	r3, r1
 80062ba:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80062be:	e003      	b.n	80062c8 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80062c0:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80062c4:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- MDF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
 80062c8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80062cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062d0:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80062d4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80062d6:	2300      	movs	r3, #0
 80062d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80062da:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80062de:	460b      	mov	r3, r1
 80062e0:	4313      	orrs	r3, r2
 80062e2:	d03f      	beq.n	8006364 <HAL_RCCEx_PeriphCLKConfig+0x594>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(pPeriphClkInit->Mdf1ClockSelection));

    switch (pPeriphClkInit->Mdf1ClockSelection)
 80062e4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80062e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80062ec:	2b04      	cmp	r3, #4
 80062ee:	d81e      	bhi.n	800632e <HAL_RCCEx_PeriphCLKConfig+0x55e>
 80062f0:	a201      	add	r2, pc, #4	@ (adr r2, 80062f8 <HAL_RCCEx_PeriphCLKConfig+0x528>)
 80062f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062f6:	bf00      	nop
 80062f8:	08006337 	.word	0x08006337
 80062fc:	0800630d 	.word	0x0800630d
 8006300:	0800631b 	.word	0x0800631b
 8006304:	08006337 	.word	0x08006337
 8006308:	08006337 	.word	0x08006337
    {
      case RCC_MDF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800630c:	4b40      	ldr	r3, [pc, #256]	@ (8006410 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 800630e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006310:	4a3f      	ldr	r2, [pc, #252]	@ (8006410 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8006312:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006316:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8006318:	e00e      	b.n	8006338 <HAL_RCCEx_PeriphCLKConfig+0x568>
      case RCC_MDF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800631a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800631e:	332c      	adds	r3, #44	@ 0x2c
 8006320:	4618      	mov	r0, r3
 8006322:	f002 f955 	bl	80085d0 <RCCEx_PLL3_Config>
 8006326:	4603      	mov	r3, r0
 8006328:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 800632c:	e004      	b.n	8006338 <HAL_RCCEx_PeriphCLKConfig+0x568>
      case RCC_MDF1CLKSOURCE_PIN:
        break;
      case RCC_MDF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 800632e:	2301      	movs	r3, #1
 8006330:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8006334:	e000      	b.n	8006338 <HAL_RCCEx_PeriphCLKConfig+0x568>
        break;
 8006336:	bf00      	nop
    }
    if (ret == HAL_OK)
 8006338:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 800633c:	2b00      	cmp	r3, #0
 800633e:	d10d      	bne.n	800635c <HAL_RCCEx_PeriphCLKConfig+0x58c>
    {
      /* Configure the MDF1 interface clock source */
      __HAL_RCC_MDF1_CONFIG(pPeriphClkInit->Mdf1ClockSelection);
 8006340:	4b33      	ldr	r3, [pc, #204]	@ (8006410 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8006342:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006346:	f023 0107 	bic.w	r1, r3, #7
 800634a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800634e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006352:	4a2f      	ldr	r2, [pc, #188]	@ (8006410 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8006354:	430b      	orrs	r3, r1
 8006356:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800635a:	e003      	b.n	8006364 <HAL_RCCEx_PeriphCLKConfig+0x594>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800635c:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8006360:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- ADF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 8006364:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006368:	e9d3 2300 	ldrd	r2, r3, [r3]
 800636c:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8006370:	653b      	str	r3, [r7, #80]	@ 0x50
 8006372:	2300      	movs	r3, #0
 8006374:	657b      	str	r3, [r7, #84]	@ 0x54
 8006376:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800637a:	460b      	mov	r3, r1
 800637c:	4313      	orrs	r3, r2
 800637e:	d04d      	beq.n	800641c <HAL_RCCEx_PeriphCLKConfig+0x64c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(pPeriphClkInit->Adf1ClockSelection));
    switch (pPeriphClkInit->Adf1ClockSelection)
 8006380:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006384:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006388:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800638c:	d028      	beq.n	80063e0 <HAL_RCCEx_PeriphCLKConfig+0x610>
 800638e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006392:	d821      	bhi.n	80063d8 <HAL_RCCEx_PeriphCLKConfig+0x608>
 8006394:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006398:	d024      	beq.n	80063e4 <HAL_RCCEx_PeriphCLKConfig+0x614>
 800639a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800639e:	d81b      	bhi.n	80063d8 <HAL_RCCEx_PeriphCLKConfig+0x608>
 80063a0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80063a4:	d00e      	beq.n	80063c4 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
 80063a6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80063aa:	d815      	bhi.n	80063d8 <HAL_RCCEx_PeriphCLKConfig+0x608>
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d01b      	beq.n	80063e8 <HAL_RCCEx_PeriphCLKConfig+0x618>
 80063b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80063b4:	d110      	bne.n	80063d8 <HAL_RCCEx_PeriphCLKConfig+0x608>
    {
      case RCC_ADF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80063b6:	4b16      	ldr	r3, [pc, #88]	@ (8006410 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 80063b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063ba:	4a15      	ldr	r2, [pc, #84]	@ (8006410 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 80063bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80063c0:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 80063c2:	e012      	b.n	80063ea <HAL_RCCEx_PeriphCLKConfig+0x61a>
      case RCC_ADF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80063c4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80063c8:	332c      	adds	r3, #44	@ 0x2c
 80063ca:	4618      	mov	r0, r3
 80063cc:	f002 f900 	bl	80085d0 <RCCEx_PLL3_Config>
 80063d0:	4603      	mov	r3, r0
 80063d2:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 80063d6:	e008      	b.n	80063ea <HAL_RCCEx_PeriphCLKConfig+0x61a>
      case RCC_ADF1CLKSOURCE_PIN:
        break;
      case RCC_ADF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 80063d8:	2301      	movs	r3, #1
 80063da:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 80063de:	e004      	b.n	80063ea <HAL_RCCEx_PeriphCLKConfig+0x61a>
        break;
 80063e0:	bf00      	nop
 80063e2:	e002      	b.n	80063ea <HAL_RCCEx_PeriphCLKConfig+0x61a>
        break;
 80063e4:	bf00      	nop
 80063e6:	e000      	b.n	80063ea <HAL_RCCEx_PeriphCLKConfig+0x61a>
        break;
 80063e8:	bf00      	nop
    }
    if (ret == HAL_OK)
 80063ea:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d110      	bne.n	8006414 <HAL_RCCEx_PeriphCLKConfig+0x644>
    {
      /* Configure the ADF1 interface clock source */
      __HAL_RCC_ADF1_CONFIG(pPeriphClkInit->Adf1ClockSelection);
 80063f2:	4b07      	ldr	r3, [pc, #28]	@ (8006410 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 80063f4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80063f8:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80063fc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006400:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006404:	4a02      	ldr	r2, [pc, #8]	@ (8006410 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8006406:	430b      	orrs	r3, r1
 8006408:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800640c:	e006      	b.n	800641c <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800640e:	bf00      	nop
 8006410:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006414:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8006418:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((pPeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800641c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006420:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006424:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8006428:	64bb      	str	r3, [r7, #72]	@ 0x48
 800642a:	2300      	movs	r3, #0
 800642c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800642e:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8006432:	460b      	mov	r3, r1
 8006434:	4313      	orrs	r3, r2
 8006436:	f000 80b5 	beq.w	80065a4 <HAL_RCCEx_PeriphCLKConfig+0x7d4>
  {
    FlagStatus       pwrclkchanged = RESET;
 800643a:	2300      	movs	r3, #0
 800643c:	f887 30d9 	strb.w	r3, [r7, #217]	@ 0xd9
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));
    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006440:	4b9d      	ldr	r3, [pc, #628]	@ (80066b8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8006442:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006446:	f003 0304 	and.w	r3, r3, #4
 800644a:	2b00      	cmp	r3, #0
 800644c:	d113      	bne.n	8006476 <HAL_RCCEx_PeriphCLKConfig+0x6a6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800644e:	4b9a      	ldr	r3, [pc, #616]	@ (80066b8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8006450:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006454:	4a98      	ldr	r2, [pc, #608]	@ (80066b8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8006456:	f043 0304 	orr.w	r3, r3, #4
 800645a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800645e:	4b96      	ldr	r3, [pc, #600]	@ (80066b8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8006460:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006464:	f003 0304 	and.w	r3, r3, #4
 8006468:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800646c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
      pwrclkchanged = SET;
 8006470:	2301      	movs	r3, #1
 8006472:	f887 30d9 	strb.w	r3, [r7, #217]	@ 0xd9
    }
    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8006476:	4b91      	ldr	r3, [pc, #580]	@ (80066bc <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006478:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800647a:	4a90      	ldr	r2, [pc, #576]	@ (80066bc <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800647c:	f043 0301 	orr.w	r3, r3, #1
 8006480:	6293      	str	r3, [r2, #40]	@ 0x28

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006482:	f7fb f9a1 	bl	80017c8 <HAL_GetTick>
 8006486:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4

    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800648a:	e00b      	b.n	80064a4 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800648c:	f7fb f99c 	bl	80017c8 <HAL_GetTick>
 8006490:	4602      	mov	r2, r0
 8006492:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006496:	1ad3      	subs	r3, r2, r3
 8006498:	2b02      	cmp	r3, #2
 800649a:	d903      	bls.n	80064a4 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
      {
        ret = HAL_TIMEOUT;
 800649c:	2303      	movs	r3, #3
 800649e:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 80064a2:	e005      	b.n	80064b0 <HAL_RCCEx_PeriphCLKConfig+0x6e0>
    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80064a4:	4b85      	ldr	r3, [pc, #532]	@ (80066bc <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80064a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064a8:	f003 0301 	and.w	r3, r3, #1
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d0ed      	beq.n	800648c <HAL_RCCEx_PeriphCLKConfig+0x6bc>
      }
    }

    if (ret == HAL_OK)
 80064b0:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d165      	bne.n	8006584 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80064b8:	4b7f      	ldr	r3, [pc, #508]	@ (80066b8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80064ba:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80064be:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80064c2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 80064c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d023      	beq.n	8006516 <HAL_RCCEx_PeriphCLKConfig+0x746>
 80064ce:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80064d2:	f8d3 20bc 	ldr.w	r2, [r3, #188]	@ 0xbc
 80064d6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80064da:	4293      	cmp	r3, r2
 80064dc:	d01b      	beq.n	8006516 <HAL_RCCEx_PeriphCLKConfig+0x746>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80064de:	4b76      	ldr	r3, [pc, #472]	@ (80066b8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80064e0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80064e4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80064e8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80064ec:	4b72      	ldr	r3, [pc, #456]	@ (80066b8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80064ee:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80064f2:	4a71      	ldr	r2, [pc, #452]	@ (80066b8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80064f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80064f8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 80064fc:	4b6e      	ldr	r3, [pc, #440]	@ (80066b8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80064fe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006502:	4a6d      	ldr	r2, [pc, #436]	@ (80066b8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8006504:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006508:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800650c:	4a6a      	ldr	r2, [pc, #424]	@ (80066b8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 800650e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006512:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006516:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800651a:	f003 0301 	and.w	r3, r3, #1
 800651e:	2b00      	cmp	r3, #0
 8006520:	d019      	beq.n	8006556 <HAL_RCCEx_PeriphCLKConfig+0x786>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006522:	f7fb f951 	bl	80017c8 <HAL_GetTick>
 8006526:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800652a:	e00d      	b.n	8006548 <HAL_RCCEx_PeriphCLKConfig+0x778>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800652c:	f7fb f94c 	bl	80017c8 <HAL_GetTick>
 8006530:	4602      	mov	r2, r0
 8006532:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006536:	1ad2      	subs	r2, r2, r3
 8006538:	f241 3388 	movw	r3, #5000	@ 0x1388
 800653c:	429a      	cmp	r2, r3
 800653e:	d903      	bls.n	8006548 <HAL_RCCEx_PeriphCLKConfig+0x778>
          {
            ret = HAL_TIMEOUT;
 8006540:	2303      	movs	r3, #3
 8006542:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
            break;
 8006546:	e006      	b.n	8006556 <HAL_RCCEx_PeriphCLKConfig+0x786>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006548:	4b5b      	ldr	r3, [pc, #364]	@ (80066b8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 800654a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800654e:	f003 0302 	and.w	r3, r3, #2
 8006552:	2b00      	cmp	r3, #0
 8006554:	d0ea      	beq.n	800652c <HAL_RCCEx_PeriphCLKConfig+0x75c>
          }
        }
      }

      if (ret == HAL_OK)
 8006556:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 800655a:	2b00      	cmp	r3, #0
 800655c:	d10d      	bne.n	800657a <HAL_RCCEx_PeriphCLKConfig+0x7aa>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 800655e:	4b56      	ldr	r3, [pc, #344]	@ (80066b8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8006560:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006564:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006568:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800656c:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8006570:	4a51      	ldr	r2, [pc, #324]	@ (80066b8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8006572:	430b      	orrs	r3, r1
 8006574:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8006578:	e008      	b.n	800658c <HAL_RCCEx_PeriphCLKConfig+0x7bc>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800657a:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 800657e:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
 8006582:	e003      	b.n	800658c <HAL_RCCEx_PeriphCLKConfig+0x7bc>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006584:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8006588:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800658c:	f897 30d9 	ldrb.w	r3, [r7, #217]	@ 0xd9
 8006590:	2b01      	cmp	r3, #1
 8006592:	d107      	bne.n	80065a4 <HAL_RCCEx_PeriphCLKConfig+0x7d4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006594:	4b48      	ldr	r3, [pc, #288]	@ (80066b8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8006596:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800659a:	4a47      	ldr	r2, [pc, #284]	@ (80066b8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 800659c:	f023 0304 	bic.w	r3, r3, #4
 80065a0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }

  /*-------------------------------------- ICLK Configuration -----------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
 80065a4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80065a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065ac:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80065b0:	643b      	str	r3, [r7, #64]	@ 0x40
 80065b2:	2300      	movs	r3, #0
 80065b4:	647b      	str	r3, [r7, #68]	@ 0x44
 80065b6:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80065ba:	460b      	mov	r3, r1
 80065bc:	4313      	orrs	r3, r2
 80065be:	d042      	beq.n	8006646 <HAL_RCCEx_PeriphCLKConfig+0x876>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ICLKCLKSOURCE(pPeriphClkInit->IclkClockSelection));

    switch (pPeriphClkInit->IclkClockSelection)
 80065c0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80065c4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80065c8:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80065cc:	d022      	beq.n	8006614 <HAL_RCCEx_PeriphCLKConfig+0x844>
 80065ce:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80065d2:	d81b      	bhi.n	800660c <HAL_RCCEx_PeriphCLKConfig+0x83c>
 80065d4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80065d8:	d011      	beq.n	80065fe <HAL_RCCEx_PeriphCLKConfig+0x82e>
 80065da:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80065de:	d815      	bhi.n	800660c <HAL_RCCEx_PeriphCLKConfig+0x83c>
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d019      	beq.n	8006618 <HAL_RCCEx_PeriphCLKConfig+0x848>
 80065e4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80065e8:	d110      	bne.n	800660c <HAL_RCCEx_PeriphCLKConfig+0x83c>
    {
      case RCC_ICLK_CLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P,Q & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80065ea:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80065ee:	3308      	adds	r3, #8
 80065f0:	4618      	mov	r0, r3
 80065f2:	f001 ff55 	bl	80084a0 <RCCEx_PLL2_Config>
 80065f6:	4603      	mov	r3, r0
 80065f8:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 80065fc:	e00d      	b.n	800661a <HAL_RCCEx_PeriphCLKConfig+0x84a>
      case RCC_ICLK_CLKSOURCE_PLL1:
        /* Enable ICLK Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80065fe:	4b2e      	ldr	r3, [pc, #184]	@ (80066b8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8006600:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006602:	4a2d      	ldr	r2, [pc, #180]	@ (80066b8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8006604:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006608:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 800660a:	e006      	b.n	800661a <HAL_RCCEx_PeriphCLKConfig+0x84a>
      case RCC_ICLK_CLKSOURCE_HSI48:
        break;
      case RCC_ICLK_CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 800660c:	2301      	movs	r3, #1
 800660e:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8006612:	e002      	b.n	800661a <HAL_RCCEx_PeriphCLKConfig+0x84a>
        break;
 8006614:	bf00      	nop
 8006616:	e000      	b.n	800661a <HAL_RCCEx_PeriphCLKConfig+0x84a>
        break;
 8006618:	bf00      	nop
    }
    if (ret == HAL_OK)
 800661a:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 800661e:	2b00      	cmp	r3, #0
 8006620:	d10d      	bne.n	800663e <HAL_RCCEx_PeriphCLKConfig+0x86e>
    {
      /* Configure the CLK48 source */
      __HAL_RCC_CLK48_CONFIG(pPeriphClkInit->IclkClockSelection);
 8006622:	4b25      	ldr	r3, [pc, #148]	@ (80066b8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8006624:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006628:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800662c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006630:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006634:	4a20      	ldr	r2, [pc, #128]	@ (80066b8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8006636:	430b      	orrs	r3, r1
 8006638:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800663c:	e003      	b.n	8006646 <HAL_RCCEx_PeriphCLKConfig+0x876>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800663e:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8006642:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8006646:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800664a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800664e:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8006652:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006654:	2300      	movs	r3, #0
 8006656:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006658:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800665c:	460b      	mov	r3, r1
 800665e:	4313      	orrs	r3, r2
 8006660:	d032      	beq.n	80066c8 <HAL_RCCEx_PeriphCLKConfig+0x8f8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8006662:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006666:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800666a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800666e:	d00b      	beq.n	8006688 <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 8006670:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006674:	d804      	bhi.n	8006680 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
 8006676:	2b00      	cmp	r3, #0
 8006678:	d008      	beq.n	800668c <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 800667a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800667e:	d007      	beq.n	8006690 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      case RCC_RNGCLKSOURCE_HSI48:
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;
      default:
        ret = HAL_ERROR;
 8006680:	2301      	movs	r3, #1
 8006682:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8006686:	e004      	b.n	8006692 <HAL_RCCEx_PeriphCLKConfig+0x8c2>
        break;
 8006688:	bf00      	nop
 800668a:	e002      	b.n	8006692 <HAL_RCCEx_PeriphCLKConfig+0x8c2>
        break;
 800668c:	bf00      	nop
 800668e:	e000      	b.n	8006692 <HAL_RCCEx_PeriphCLKConfig+0x8c2>
        break;
 8006690:	bf00      	nop
    }
    if (ret == HAL_OK)
 8006692:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8006696:	2b00      	cmp	r3, #0
 8006698:	d112      	bne.n	80066c0 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 800669a:	4b07      	ldr	r3, [pc, #28]	@ (80066b8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 800669c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80066a0:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80066a4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80066a8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80066ac:	4a02      	ldr	r2, [pc, #8]	@ (80066b8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80066ae:	430b      	orrs	r3, r1
 80066b0:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80066b4:	e008      	b.n	80066c8 <HAL_RCCEx_PeriphCLKConfig+0x8f8>
 80066b6:	bf00      	nop
 80066b8:	46020c00 	.word	0x46020c00
 80066bc:	46020800 	.word	0x46020800
    }
    else
    {
      /* set overall return value */
      status = ret;
 80066c0:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80066c4:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    __HAL_RCC_SAES_CONFIG(pPeriphClkInit->SaesClockSelection);
  }
#endif /* SAES */

  /*-------------------------- SDMMC1/2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == (RCC_PERIPHCLK_SDMMC))
 80066c8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80066cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066d0:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80066d4:	633b      	str	r3, [r7, #48]	@ 0x30
 80066d6:	2300      	movs	r3, #0
 80066d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80066da:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80066de:	460b      	mov	r3, r1
 80066e0:	4313      	orrs	r3, r2
 80066e2:	d019      	beq.n	8006718 <HAL_RCCEx_PeriphCLKConfig+0x948>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMCCLKSOURCE(pPeriphClkInit->SdmmcClockSelection));

    if (pPeriphClkInit->SdmmcClockSelection == RCC_SDMMCCLKSOURCE_PLL1)
 80066e4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80066e8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80066ec:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80066f0:	d105      	bne.n	80066fe <HAL_RCCEx_PeriphCLKConfig+0x92e>
    {
      /* Enable PLL1 P CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80066f2:	4b88      	ldr	r3, [pc, #544]	@ (8006914 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80066f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066f6:	4a87      	ldr	r2, [pc, #540]	@ (8006914 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80066f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80066fc:	6293      	str	r3, [r2, #40]	@ 0x28
    }

    /* Configure the SDMMC1/2 clock source */
    __HAL_RCC_SDMMC_CONFIG(pPeriphClkInit->SdmmcClockSelection);
 80066fe:	4b85      	ldr	r3, [pc, #532]	@ (8006914 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8006700:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006704:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8006708:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800670c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006710:	4a80      	ldr	r2, [pc, #512]	@ (8006914 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8006712:	430b      	orrs	r3, r1
 8006714:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8006718:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800671c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006720:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8006724:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006726:	2300      	movs	r3, #0
 8006728:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800672a:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800672e:	460b      	mov	r3, r1
 8006730:	4313      	orrs	r3, r2
 8006732:	d00c      	beq.n	800674e <HAL_RCCEx_PeriphCLKConfig+0x97e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    /* Configure the SPI1 clock source */
    __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8006734:	4b77      	ldr	r3, [pc, #476]	@ (8006914 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8006736:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800673a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800673e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006742:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006746:	4973      	ldr	r1, [pc, #460]	@ (8006914 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8006748:	4313      	orrs	r3, r2
 800674a:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 800674e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006752:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006756:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800675a:	623b      	str	r3, [r7, #32]
 800675c:	2300      	movs	r3, #0
 800675e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006760:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8006764:	460b      	mov	r3, r1
 8006766:	4313      	orrs	r3, r2
 8006768:	d00c      	beq.n	8006784 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    /* Configure the SPI2 clock source */
    __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 800676a:	4b6a      	ldr	r3, [pc, #424]	@ (8006914 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 800676c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006770:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006774:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006778:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800677c:	4965      	ldr	r1, [pc, #404]	@ (8006914 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 800677e:	4313      	orrs	r3, r2
 8006780:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8006784:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006788:	e9d3 2300 	ldrd	r2, r3, [r3]
 800678c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8006790:	61bb      	str	r3, [r7, #24]
 8006792:	2300      	movs	r3, #0
 8006794:	61fb      	str	r3, [r7, #28]
 8006796:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800679a:	460b      	mov	r3, r1
 800679c:	4313      	orrs	r3, r2
 800679e:	d00c      	beq.n	80067ba <HAL_RCCEx_PeriphCLKConfig+0x9ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    /* Configure the SPI3 clock source */
    __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 80067a0:	4b5c      	ldr	r3, [pc, #368]	@ (8006914 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80067a2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80067a6:	f023 0218 	bic.w	r2, r3, #24
 80067aa:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80067ae:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80067b2:	4958      	ldr	r1, [pc, #352]	@ (8006914 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80067b4:	4313      	orrs	r3, r2
 80067b6:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80067ba:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80067be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067c2:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 80067c6:	613b      	str	r3, [r7, #16]
 80067c8:	2300      	movs	r3, #0
 80067ca:	617b      	str	r3, [r7, #20]
 80067cc:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80067d0:	460b      	mov	r3, r1
 80067d2:	4313      	orrs	r3, r2
 80067d4:	d032      	beq.n	800683c <HAL_RCCEx_PeriphCLKConfig+0xa6c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL1)
 80067d6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80067da:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80067de:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80067e2:	d105      	bne.n	80067f0 <HAL_RCCEx_PeriphCLKConfig+0xa20>
    {
      /* Enable PLL1 Q CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80067e4:	4b4b      	ldr	r3, [pc, #300]	@ (8006914 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80067e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067e8:	4a4a      	ldr	r2, [pc, #296]	@ (8006914 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80067ea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80067ee:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL2)
 80067f0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80067f4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80067f8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80067fc:	d108      	bne.n	8006810 <HAL_RCCEx_PeriphCLKConfig+0xa40>
    {
      /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
      ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80067fe:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006802:	3308      	adds	r3, #8
 8006804:	4618      	mov	r0, r3
 8006806:	f001 fe4b 	bl	80084a0 <RCCEx_PLL2_Config>
 800680a:	4603      	mov	r3, r0
 800680c:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
    }
    if (ret == HAL_OK)
 8006810:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8006814:	2b00      	cmp	r3, #0
 8006816:	d10d      	bne.n	8006834 <HAL_RCCEx_PeriphCLKConfig+0xa64>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8006818:	4b3e      	ldr	r3, [pc, #248]	@ (8006914 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 800681a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800681e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006822:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006826:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800682a:	493a      	ldr	r1, [pc, #232]	@ (8006914 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 800682c:	4313      	orrs	r3, r2
 800682e:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8006832:	e003      	b.n	800683c <HAL_RCCEx_PeriphCLKConfig+0xa6c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006834:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8006838:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }
#endif /* defined(HSPI1) */

  /*-------------------------- FDCAN1 kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == (RCC_PERIPHCLK_FDCAN1))
 800683c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006840:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006844:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8006848:	60bb      	str	r3, [r7, #8]
 800684a:	2300      	movs	r3, #0
 800684c:	60fb      	str	r3, [r7, #12]
 800684e:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8006852:	460b      	mov	r3, r1
 8006854:	4313      	orrs	r3, r2
 8006856:	d03a      	beq.n	80068ce <HAL_RCCEx_PeriphCLKConfig+0xafe>
  {
    assert_param(IS_RCC_FDCAN1CLK(pPeriphClkInit->Fdcan1ClockSelection));

    switch (pPeriphClkInit->Fdcan1ClockSelection)
 8006858:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800685c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006860:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006864:	d00e      	beq.n	8006884 <HAL_RCCEx_PeriphCLKConfig+0xab4>
 8006866:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800686a:	d815      	bhi.n	8006898 <HAL_RCCEx_PeriphCLKConfig+0xac8>
 800686c:	2b00      	cmp	r3, #0
 800686e:	d017      	beq.n	80068a0 <HAL_RCCEx_PeriphCLKConfig+0xad0>
 8006870:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006874:	d110      	bne.n	8006898 <HAL_RCCEx_PeriphCLKConfig+0xac8>
      case RCC_FDCAN1CLKSOURCE_HSE:      /* HSE is used as source of FDCAN1 kernel clock*/
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
      case RCC_FDCAN1CLKSOURCE_PLL1:      /* PLL1 is used as clock source for FDCAN1 kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006876:	4b27      	ldr	r3, [pc, #156]	@ (8006914 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8006878:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800687a:	4a26      	ldr	r2, [pc, #152]	@ (8006914 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 800687c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006880:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8006882:	e00e      	b.n	80068a2 <HAL_RCCEx_PeriphCLKConfig+0xad2>
      case RCC_FDCAN1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for FDCAN1 kernel clock*/
        /* PLL2 input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006884:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006888:	3308      	adds	r3, #8
 800688a:	4618      	mov	r0, r3
 800688c:	f001 fe08 	bl	80084a0 <RCCEx_PLL2_Config>
 8006890:	4603      	mov	r3, r0
 8006892:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8006896:	e004      	b.n	80068a2 <HAL_RCCEx_PeriphCLKConfig+0xad2>
      default:
        ret = HAL_ERROR;
 8006898:	2301      	movs	r3, #1
 800689a:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 800689e:	e000      	b.n	80068a2 <HAL_RCCEx_PeriphCLKConfig+0xad2>
        break;
 80068a0:	bf00      	nop
    }
    if (ret == HAL_OK)
 80068a2:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d10d      	bne.n	80068c6 <HAL_RCCEx_PeriphCLKConfig+0xaf6>
    {
      /* Set the source of FDCAN1 kernel clock*/
      __HAL_RCC_FDCAN1_CONFIG(pPeriphClkInit->Fdcan1ClockSelection);
 80068aa:	4b1a      	ldr	r3, [pc, #104]	@ (8006914 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80068ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80068b0:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80068b4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80068b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80068bc:	4915      	ldr	r1, [pc, #84]	@ (8006914 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80068be:	4313      	orrs	r3, r2
 80068c0:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 80068c4:	e003      	b.n	80068ce <HAL_RCCEx_PeriphCLKConfig+0xafe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80068c6:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80068ca:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- DAC1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1) == RCC_PERIPHCLK_DAC1)
 80068ce:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80068d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068d6:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80068da:	603b      	str	r3, [r7, #0]
 80068dc:	2300      	movs	r3, #0
 80068de:	607b      	str	r3, [r7, #4]
 80068e0:	e9d7 1200 	ldrd	r1, r2, [r7]
 80068e4:	460b      	mov	r3, r1
 80068e6:	4313      	orrs	r3, r2
 80068e8:	d00c      	beq.n	8006904 <HAL_RCCEx_PeriphCLKConfig+0xb34>

    /* Check the parameters */
    assert_param(IS_RCC_DAC1CLKSOURCE(pPeriphClkInit->Dac1ClockSelection));

    /* Configure the DAC1 clock source */
    __HAL_RCC_DAC1_CONFIG(pPeriphClkInit->Dac1ClockSelection);
 80068ea:	4b0a      	ldr	r3, [pc, #40]	@ (8006914 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80068ec:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80068f0:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 80068f4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80068f8:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80068fc:	4905      	ldr	r1, [pc, #20]	@ (8006914 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80068fe:	4313      	orrs	r3, r2
 8006900:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
    }
  }

#endif /* defined(USB_OTG_HS) */

  return status;
 8006904:	f897 30da 	ldrb.w	r3, [r7, #218]	@ 0xda
}
 8006908:	4618      	mov	r0, r3
 800690a:	37e0      	adds	r7, #224	@ 0xe0
 800690c:	46bd      	mov	sp, r7
 800690e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006912:	bf00      	nop
 8006914:	46020c00 	.word	0x46020c00

08006918 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8006918:	b480      	push	{r7}
 800691a:	b089      	sub	sp, #36	@ 0x24
 800691c:	af00      	add	r7, sp, #0
 800691e:	6078      	str	r0, [r7, #4]
  uint32_t pll1n;
  uint32_t pll1fracen;
  float_t fracn1;
  float_t pll1vco;

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8006920:	4ba6      	ldr	r3, [pc, #664]	@ (8006bbc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006922:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006924:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006928:	61bb      	str	r3, [r7, #24]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 800692a:	4ba4      	ldr	r3, [pc, #656]	@ (8006bbc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800692c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800692e:	f003 0303 	and.w	r3, r3, #3
 8006932:	617b      	str	r3, [r7, #20]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8006934:	4ba1      	ldr	r3, [pc, #644]	@ (8006bbc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006936:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006938:	0a1b      	lsrs	r3, r3, #8
 800693a:	f003 030f 	and.w	r3, r3, #15
 800693e:	3301      	adds	r3, #1
 8006940:	613b      	str	r3, [r7, #16]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8006942:	4b9e      	ldr	r3, [pc, #632]	@ (8006bbc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006944:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006946:	091b      	lsrs	r3, r3, #4
 8006948:	f003 0301 	and.w	r3, r3, #1
 800694c:	60fb      	str	r3, [r7, #12]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 800694e:	4b9b      	ldr	r3, [pc, #620]	@ (8006bbc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006950:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006952:	08db      	lsrs	r3, r3, #3
 8006954:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006958:	68fa      	ldr	r2, [r7, #12]
 800695a:	fb02 f303 	mul.w	r3, r2, r3
 800695e:	ee07 3a90 	vmov	s15, r3
 8006962:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006966:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  switch (pll1source)
 800696a:	697b      	ldr	r3, [r7, #20]
 800696c:	2b03      	cmp	r3, #3
 800696e:	d062      	beq.n	8006a36 <HAL_RCCEx_GetPLL1ClockFreq+0x11e>
 8006970:	697b      	ldr	r3, [r7, #20]
 8006972:	2b03      	cmp	r3, #3
 8006974:	f200 8081 	bhi.w	8006a7a <HAL_RCCEx_GetPLL1ClockFreq+0x162>
 8006978:	697b      	ldr	r3, [r7, #20]
 800697a:	2b01      	cmp	r3, #1
 800697c:	d024      	beq.n	80069c8 <HAL_RCCEx_GetPLL1ClockFreq+0xb0>
 800697e:	697b      	ldr	r3, [r7, #20]
 8006980:	2b02      	cmp	r3, #2
 8006982:	d17a      	bne.n	8006a7a <HAL_RCCEx_GetPLL1ClockFreq+0x162>
  {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006984:	693b      	ldr	r3, [r7, #16]
 8006986:	ee07 3a90 	vmov	s15, r3
 800698a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800698e:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8006bc0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 8006992:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006996:	4b89      	ldr	r3, [pc, #548]	@ (8006bbc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006998:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800699a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800699e:	ee07 3a90 	vmov	s15, r3
 80069a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 80069a6:	ed97 6a02 	vldr	s12, [r7, #8]
 80069aa:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8006bc4 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 80069ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80069b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 80069b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80069ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80069be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80069c2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80069c6:	e08f      	b.n	8006ae8 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 80069c8:	4b7c      	ldr	r3, [pc, #496]	@ (8006bbc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80069ca:	689b      	ldr	r3, [r3, #8]
 80069cc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d005      	beq.n	80069e0 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 80069d4:	4b79      	ldr	r3, [pc, #484]	@ (8006bbc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80069d6:	689b      	ldr	r3, [r3, #8]
 80069d8:	0f1b      	lsrs	r3, r3, #28
 80069da:	f003 030f 	and.w	r3, r3, #15
 80069de:	e006      	b.n	80069ee <HAL_RCCEx_GetPLL1ClockFreq+0xd6>
 80069e0:	4b76      	ldr	r3, [pc, #472]	@ (8006bbc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80069e2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80069e6:	041b      	lsls	r3, r3, #16
 80069e8:	0f1b      	lsrs	r3, r3, #28
 80069ea:	f003 030f 	and.w	r3, r3, #15
 80069ee:	4a76      	ldr	r2, [pc, #472]	@ (8006bc8 <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 80069f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80069f4:	ee07 3a90 	vmov	s15, r3
 80069f8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80069fc:	693b      	ldr	r3, [r7, #16]
 80069fe:	ee07 3a90 	vmov	s15, r3
 8006a02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a06:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006a0a:	69bb      	ldr	r3, [r7, #24]
 8006a0c:	ee07 3a90 	vmov	s15, r3
 8006a10:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006a14:	ed97 6a02 	vldr	s12, [r7, #8]
 8006a18:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 8006bc4 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8006a1c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006a20:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006a24:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006a28:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8006a2c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a30:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006a34:	e058      	b.n	8006ae8 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006a36:	693b      	ldr	r3, [r7, #16]
 8006a38:	ee07 3a90 	vmov	s15, r3
 8006a3c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a40:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006bc0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 8006a44:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006a48:	4b5c      	ldr	r3, [pc, #368]	@ (8006bbc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006a4a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006a4c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a50:	ee07 3a90 	vmov	s15, r3
 8006a54:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8006a58:	ed97 6a02 	vldr	s12, [r7, #8]
 8006a5c:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8006bc4 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8006a60:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006a64:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8006a68:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006a6c:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006a70:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a74:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006a78:	e036      	b.n	8006ae8 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    default:
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8006a7a:	4b50      	ldr	r3, [pc, #320]	@ (8006bbc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006a7c:	689b      	ldr	r3, [r3, #8]
 8006a7e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d005      	beq.n	8006a92 <HAL_RCCEx_GetPLL1ClockFreq+0x17a>
 8006a86:	4b4d      	ldr	r3, [pc, #308]	@ (8006bbc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006a88:	689b      	ldr	r3, [r3, #8]
 8006a8a:	0f1b      	lsrs	r3, r3, #28
 8006a8c:	f003 030f 	and.w	r3, r3, #15
 8006a90:	e006      	b.n	8006aa0 <HAL_RCCEx_GetPLL1ClockFreq+0x188>
 8006a92:	4b4a      	ldr	r3, [pc, #296]	@ (8006bbc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006a94:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006a98:	041b      	lsls	r3, r3, #16
 8006a9a:	0f1b      	lsrs	r3, r3, #28
 8006a9c:	f003 030f 	and.w	r3, r3, #15
 8006aa0:	4a49      	ldr	r2, [pc, #292]	@ (8006bc8 <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 8006aa2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006aa6:	ee07 3a90 	vmov	s15, r3
 8006aaa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006aae:	693b      	ldr	r3, [r7, #16]
 8006ab0:	ee07 3a90 	vmov	s15, r3
 8006ab4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ab8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006abc:	69bb      	ldr	r3, [r7, #24]
 8006abe:	ee07 3a90 	vmov	s15, r3
 8006ac2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006ac6:	ed97 6a02 	vldr	s12, [r7, #8]
 8006aca:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8006bc4 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8006ace:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006ad2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006ad6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006ada:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8006ade:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006ae2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006ae6:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 8006ae8:	4b34      	ldr	r3, [pc, #208]	@ (8006bbc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006aea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006aec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d017      	beq.n	8006b24 <HAL_RCCEx_GetPLL1ClockFreq+0x20c>
  {
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8006af4:	4b31      	ldr	r3, [pc, #196]	@ (8006bbc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006af6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006af8:	0a5b      	lsrs	r3, r3, #9
 8006afa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006afe:	ee07 3a90 	vmov	s15, r3
 8006b02:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + \
 8006b06:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006b0a:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8006b0e:	edd7 6a07 	vldr	s13, [r7, #28]
 8006b12:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006b16:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006b1a:	ee17 2a90 	vmov	r2, s15
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	601a      	str	r2, [r3, #0]
 8006b22:	e002      	b.n	8006b2a <HAL_RCCEx_GetPLL1ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	2200      	movs	r2, #0
 8006b28:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 8006b2a:	4b24      	ldr	r3, [pc, #144]	@ (8006bbc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006b2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d017      	beq.n	8006b66 <HAL_RCCEx_GetPLL1ClockFreq+0x24e>
  {
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8006b36:	4b21      	ldr	r3, [pc, #132]	@ (8006bbc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006b38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b3a:	0c1b      	lsrs	r3, r3, #16
 8006b3c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006b40:	ee07 3a90 	vmov	s15, r3
 8006b44:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1Q) >> RCC_PLL1DIVR_PLL1Q_Pos) + \
 8006b48:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006b4c:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8006b50:	edd7 6a07 	vldr	s13, [r7, #28]
 8006b54:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006b58:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006b5c:	ee17 2a90 	vmov	r2, s15
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	605a      	str	r2, [r3, #4]
 8006b64:	e002      	b.n	8006b6c <HAL_RCCEx_GetPLL1ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	2200      	movs	r2, #0
 8006b6a:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 8006b6c:	4b13      	ldr	r3, [pc, #76]	@ (8006bbc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006b6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b70:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d017      	beq.n	8006ba8 <HAL_RCCEx_GetPLL1ClockFreq+0x290>
  {
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8006b78:	4b10      	ldr	r3, [pc, #64]	@ (8006bbc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006b7a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b7c:	0e1b      	lsrs	r3, r3, #24
 8006b7e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006b82:	ee07 3a90 	vmov	s15, r3
 8006b86:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + \
 8006b8a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006b8e:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8006b92:	edd7 6a07 	vldr	s13, [r7, #28]
 8006b96:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006b9a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006b9e:	ee17 2a90 	vmov	r2, s15
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	609a      	str	r2, [r3, #8]
  else
  {
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8006ba6:	e002      	b.n	8006bae <HAL_RCCEx_GetPLL1ClockFreq+0x296>
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	2200      	movs	r2, #0
 8006bac:	609a      	str	r2, [r3, #8]
}
 8006bae:	bf00      	nop
 8006bb0:	3724      	adds	r7, #36	@ 0x24
 8006bb2:	46bd      	mov	sp, r7
 8006bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb8:	4770      	bx	lr
 8006bba:	bf00      	nop
 8006bbc:	46020c00 	.word	0x46020c00
 8006bc0:	4b742400 	.word	0x4b742400
 8006bc4:	46000000 	.word	0x46000000
 8006bc8:	0800aca0 	.word	0x0800aca0

08006bcc <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8006bcc:	b480      	push	{r7}
 8006bce:	b089      	sub	sp, #36	@ 0x24
 8006bd0:	af00      	add	r7, sp, #0
 8006bd2:	6078      	str	r0, [r7, #4]
  float_t fracn2;
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 8006bd4:	4ba6      	ldr	r3, [pc, #664]	@ (8006e70 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006bd6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006bd8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006bdc:	61bb      	str	r3, [r7, #24]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 8006bde:	4ba4      	ldr	r3, [pc, #656]	@ (8006e70 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006be0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006be2:	f003 0303 	and.w	r3, r3, #3
 8006be6:	617b      	str	r3, [r7, #20]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos) + 1U;
 8006be8:	4ba1      	ldr	r3, [pc, #644]	@ (8006e70 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006bea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bec:	0a1b      	lsrs	r3, r3, #8
 8006bee:	f003 030f 	and.w	r3, r3, #15
 8006bf2:	3301      	adds	r3, #1
 8006bf4:	613b      	str	r3, [r7, #16]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 8006bf6:	4b9e      	ldr	r3, [pc, #632]	@ (8006e70 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006bf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bfa:	091b      	lsrs	r3, r3, #4
 8006bfc:	f003 0301 	and.w	r3, r3, #1
 8006c00:	60fb      	str	r3, [r7, #12]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8006c02:	4b9b      	ldr	r3, [pc, #620]	@ (8006e70 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006c04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c06:	08db      	lsrs	r3, r3, #3
 8006c08:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006c0c:	68fa      	ldr	r2, [r7, #12]
 8006c0e:	fb02 f303 	mul.w	r3, r2, r3
 8006c12:	ee07 3a90 	vmov	s15, r3
 8006c16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c1a:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  switch (pll2source)
 8006c1e:	697b      	ldr	r3, [r7, #20]
 8006c20:	2b03      	cmp	r3, #3
 8006c22:	d062      	beq.n	8006cea <HAL_RCCEx_GetPLL2ClockFreq+0x11e>
 8006c24:	697b      	ldr	r3, [r7, #20]
 8006c26:	2b03      	cmp	r3, #3
 8006c28:	f200 8081 	bhi.w	8006d2e <HAL_RCCEx_GetPLL2ClockFreq+0x162>
 8006c2c:	697b      	ldr	r3, [r7, #20]
 8006c2e:	2b01      	cmp	r3, #1
 8006c30:	d024      	beq.n	8006c7c <HAL_RCCEx_GetPLL2ClockFreq+0xb0>
 8006c32:	697b      	ldr	r3, [r7, #20]
 8006c34:	2b02      	cmp	r3, #2
 8006c36:	d17a      	bne.n	8006d2e <HAL_RCCEx_GetPLL2ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8006c38:	693b      	ldr	r3, [r7, #16]
 8006c3a:	ee07 3a90 	vmov	s15, r3
 8006c3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c42:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8006e74 <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 8006c46:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006c4a:	4b89      	ldr	r3, [pc, #548]	@ (8006e70 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006c4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006c52:	ee07 3a90 	vmov	s15, r3
 8006c56:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8006c5a:	ed97 6a02 	vldr	s12, [r7, #8]
 8006c5e:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8006e78 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8006c62:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8006c66:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8006c6a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006c6e:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8006c72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006c76:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006c7a:	e08f      	b.n	8006d9c <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 8006c7c:	4b7c      	ldr	r3, [pc, #496]	@ (8006e70 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006c7e:	689b      	ldr	r3, [r3, #8]
 8006c80:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d005      	beq.n	8006c94 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 8006c88:	4b79      	ldr	r3, [pc, #484]	@ (8006e70 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006c8a:	689b      	ldr	r3, [r3, #8]
 8006c8c:	0f1b      	lsrs	r3, r3, #28
 8006c8e:	f003 030f 	and.w	r3, r3, #15
 8006c92:	e006      	b.n	8006ca2 <HAL_RCCEx_GetPLL2ClockFreq+0xd6>
 8006c94:	4b76      	ldr	r3, [pc, #472]	@ (8006e70 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006c96:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006c9a:	041b      	lsls	r3, r3, #16
 8006c9c:	0f1b      	lsrs	r3, r3, #28
 8006c9e:	f003 030f 	and.w	r3, r3, #15
 8006ca2:	4a76      	ldr	r2, [pc, #472]	@ (8006e7c <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 8006ca4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006ca8:	ee07 3a90 	vmov	s15, r3
 8006cac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006cb0:	693b      	ldr	r3, [r7, #16]
 8006cb2:	ee07 3a90 	vmov	s15, r3
 8006cb6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006cba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006cbe:	69bb      	ldr	r3, [r7, #24]
 8006cc0:	ee07 3a90 	vmov	s15, r3
 8006cc4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006cc8:	ed97 6a02 	vldr	s12, [r7, #8]
 8006ccc:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 8006e78 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8006cd0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006cd4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006cd8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006cdc:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 8006ce0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006ce4:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006ce8:	e058      	b.n	8006d9c <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8006cea:	693b      	ldr	r3, [r7, #16]
 8006cec:	ee07 3a90 	vmov	s15, r3
 8006cf0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006cf4:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006e74 <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 8006cf8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006cfc:	4b5c      	ldr	r3, [pc, #368]	@ (8006e70 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006cfe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d00:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d04:	ee07 3a90 	vmov	s15, r3
 8006d08:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8006d0c:	ed97 6a02 	vldr	s12, [r7, #8]
 8006d10:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8006e78 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8006d14:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8006d18:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8006d1c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006d20:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8006d24:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006d28:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006d2c:	e036      	b.n	8006d9c <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    default:
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 8006d2e:	4b50      	ldr	r3, [pc, #320]	@ (8006e70 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006d30:	689b      	ldr	r3, [r3, #8]
 8006d32:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d005      	beq.n	8006d46 <HAL_RCCEx_GetPLL2ClockFreq+0x17a>
 8006d3a:	4b4d      	ldr	r3, [pc, #308]	@ (8006e70 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006d3c:	689b      	ldr	r3, [r3, #8]
 8006d3e:	0f1b      	lsrs	r3, r3, #28
 8006d40:	f003 030f 	and.w	r3, r3, #15
 8006d44:	e006      	b.n	8006d54 <HAL_RCCEx_GetPLL2ClockFreq+0x188>
 8006d46:	4b4a      	ldr	r3, [pc, #296]	@ (8006e70 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006d48:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006d4c:	041b      	lsls	r3, r3, #16
 8006d4e:	0f1b      	lsrs	r3, r3, #28
 8006d50:	f003 030f 	and.w	r3, r3, #15
 8006d54:	4a49      	ldr	r2, [pc, #292]	@ (8006e7c <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 8006d56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006d5a:	ee07 3a90 	vmov	s15, r3
 8006d5e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006d62:	693b      	ldr	r3, [r7, #16]
 8006d64:	ee07 3a90 	vmov	s15, r3
 8006d68:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006d6c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                * ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006d70:	69bb      	ldr	r3, [r7, #24]
 8006d72:	ee07 3a90 	vmov	s15, r3
 8006d76:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006d7a:	ed97 6a02 	vldr	s12, [r7, #8]
 8006d7e:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8006e78 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8006d82:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006d86:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006d8a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006d8e:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 8006d92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006d96:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006d9a:	bf00      	nop
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 8006d9c:	4b34      	ldr	r3, [pc, #208]	@ (8006e70 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006d9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006da0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d017      	beq.n	8006dd8 <HAL_RCCEx_GetPLL2ClockFreq+0x20c>
  {
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8006da8:	4b31      	ldr	r3, [pc, #196]	@ (8006e70 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006daa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006dac:	0a5b      	lsrs	r3, r3, #9
 8006dae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006db2:	ee07 3a90 	vmov	s15, r3
 8006db6:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2P) >> RCC_PLL2DIVR_PLL2P_Pos) + \
 8006dba:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006dbe:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8006dc2:	edd7 6a07 	vldr	s13, [r7, #28]
 8006dc6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006dca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006dce:	ee17 2a90 	vmov	r2, s15
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	601a      	str	r2, [r3, #0]
 8006dd6:	e002      	b.n	8006dde <HAL_RCCEx_GetPLL2ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	2200      	movs	r2, #0
 8006ddc:	601a      	str	r2, [r3, #0]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 8006dde:	4b24      	ldr	r3, [pc, #144]	@ (8006e70 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006de0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006de2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d017      	beq.n	8006e1a <HAL_RCCEx_GetPLL2ClockFreq+0x24e>
  {
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8006dea:	4b21      	ldr	r3, [pc, #132]	@ (8006e70 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006dec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006dee:	0c1b      	lsrs	r3, r3, #16
 8006df0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006df4:	ee07 3a90 	vmov	s15, r3
 8006df8:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2Q) >> RCC_PLL2DIVR_PLL2Q_Pos) + \
 8006dfc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006e00:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8006e04:	edd7 6a07 	vldr	s13, [r7, #28]
 8006e08:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006e0c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006e10:	ee17 2a90 	vmov	r2, s15
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	605a      	str	r2, [r3, #4]
 8006e18:	e002      	b.n	8006e20 <HAL_RCCEx_GetPLL2ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	2200      	movs	r2, #0
 8006e1e:	605a      	str	r2, [r3, #4]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 8006e20:	4b13      	ldr	r3, [pc, #76]	@ (8006e70 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006e22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e24:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d017      	beq.n	8006e5c <HAL_RCCEx_GetPLL2ClockFreq+0x290>
  {
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8006e2c:	4b10      	ldr	r3, [pc, #64]	@ (8006e70 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006e2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e30:	0e1b      	lsrs	r3, r3, #24
 8006e32:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006e36:	ee07 3a90 	vmov	s15, r3
 8006e3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2R) >> RCC_PLL2DIVR_PLL2R_Pos) + \
 8006e3e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006e42:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8006e46:	edd7 6a07 	vldr	s13, [r7, #28]
 8006e4a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006e4e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006e52:	ee17 2a90 	vmov	r2, s15
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	609a      	str	r2, [r3, #8]
  }
  else
  {
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8006e5a:	e002      	b.n	8006e62 <HAL_RCCEx_GetPLL2ClockFreq+0x296>
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	2200      	movs	r2, #0
 8006e60:	609a      	str	r2, [r3, #8]
}
 8006e62:	bf00      	nop
 8006e64:	3724      	adds	r7, #36	@ 0x24
 8006e66:	46bd      	mov	sp, r7
 8006e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e6c:	4770      	bx	lr
 8006e6e:	bf00      	nop
 8006e70:	46020c00 	.word	0x46020c00
 8006e74:	4b742400 	.word	0x4b742400
 8006e78:	46000000 	.word	0x46000000
 8006e7c:	0800aca0 	.word	0x0800aca0

08006e80 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8006e80:	b480      	push	{r7}
 8006e82:	b089      	sub	sp, #36	@ 0x24
 8006e84:	af00      	add	r7, sp, #0
 8006e86:	6078      	str	r0, [r7, #4]

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLLxR
  */

  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 8006e88:	4ba6      	ldr	r3, [pc, #664]	@ (8007124 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006e8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e8c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e90:	61bb      	str	r3, [r7, #24]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 8006e92:	4ba4      	ldr	r3, [pc, #656]	@ (8007124 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006e94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e96:	f003 0303 	and.w	r3, r3, #3
 8006e9a:	617b      	str	r3, [r7, #20]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos) + 1U;
 8006e9c:	4ba1      	ldr	r3, [pc, #644]	@ (8007124 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006e9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ea0:	0a1b      	lsrs	r3, r3, #8
 8006ea2:	f003 030f 	and.w	r3, r3, #15
 8006ea6:	3301      	adds	r3, #1
 8006ea8:	613b      	str	r3, [r7, #16]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 8006eaa:	4b9e      	ldr	r3, [pc, #632]	@ (8007124 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006eac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006eae:	091b      	lsrs	r3, r3, #4
 8006eb0:	f003 0301 	and.w	r3, r3, #1
 8006eb4:	60fb      	str	r3, [r7, #12]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 8006eb6:	4b9b      	ldr	r3, [pc, #620]	@ (8007124 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006eb8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006eba:	08db      	lsrs	r3, r3, #3
 8006ebc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006ec0:	68fa      	ldr	r2, [r7, #12]
 8006ec2:	fb02 f303 	mul.w	r3, r2, r3
 8006ec6:	ee07 3a90 	vmov	s15, r3
 8006eca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ece:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  switch (pll3source)
 8006ed2:	697b      	ldr	r3, [r7, #20]
 8006ed4:	2b03      	cmp	r3, #3
 8006ed6:	d062      	beq.n	8006f9e <HAL_RCCEx_GetPLL3ClockFreq+0x11e>
 8006ed8:	697b      	ldr	r3, [r7, #20]
 8006eda:	2b03      	cmp	r3, #3
 8006edc:	f200 8081 	bhi.w	8006fe2 <HAL_RCCEx_GetPLL3ClockFreq+0x162>
 8006ee0:	697b      	ldr	r3, [r7, #20]
 8006ee2:	2b01      	cmp	r3, #1
 8006ee4:	d024      	beq.n	8006f30 <HAL_RCCEx_GetPLL3ClockFreq+0xb0>
 8006ee6:	697b      	ldr	r3, [r7, #20]
 8006ee8:	2b02      	cmp	r3, #2
 8006eea:	d17a      	bne.n	8006fe2 <HAL_RCCEx_GetPLL3ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8006eec:	693b      	ldr	r3, [r7, #16]
 8006eee:	ee07 3a90 	vmov	s15, r3
 8006ef2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ef6:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8007128 <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 8006efa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006efe:	4b89      	ldr	r3, [pc, #548]	@ (8007124 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006f00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f02:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f06:	ee07 3a90 	vmov	s15, r3
 8006f0a:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8006f0e:	ed97 6a02 	vldr	s12, [r7, #8]
 8006f12:	eddf 5a86 	vldr	s11, [pc, #536]	@ 800712c <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8006f16:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8006f1a:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8006f1e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006f22:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8006f26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f2a:	edc7 7a07 	vstr	s15, [r7, #28]

      break;
 8006f2e:	e08f      	b.n	8007050 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8006f30:	4b7c      	ldr	r3, [pc, #496]	@ (8007124 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006f32:	689b      	ldr	r3, [r3, #8]
 8006f34:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d005      	beq.n	8006f48 <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 8006f3c:	4b79      	ldr	r3, [pc, #484]	@ (8007124 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006f3e:	689b      	ldr	r3, [r3, #8]
 8006f40:	0f1b      	lsrs	r3, r3, #28
 8006f42:	f003 030f 	and.w	r3, r3, #15
 8006f46:	e006      	b.n	8006f56 <HAL_RCCEx_GetPLL3ClockFreq+0xd6>
 8006f48:	4b76      	ldr	r3, [pc, #472]	@ (8007124 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006f4a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006f4e:	041b      	lsls	r3, r3, #16
 8006f50:	0f1b      	lsrs	r3, r3, #28
 8006f52:	f003 030f 	and.w	r3, r3, #15
 8006f56:	4a76      	ldr	r2, [pc, #472]	@ (8007130 <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 8006f58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006f5c:	ee07 3a90 	vmov	s15, r3
 8006f60:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f64:	693b      	ldr	r3, [r7, #16]
 8006f66:	ee07 3a90 	vmov	s15, r3
 8006f6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f6e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006f72:	69bb      	ldr	r3, [r7, #24]
 8006f74:	ee07 3a90 	vmov	s15, r3
 8006f78:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f7c:	ed97 6a02 	vldr	s12, [r7, #8]
 8006f80:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 800712c <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8006f84:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006f88:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006f8c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006f90:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8006f94:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f98:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006f9c:	e058      	b.n	8007050 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8006f9e:	693b      	ldr	r3, [r7, #16]
 8006fa0:	ee07 3a90 	vmov	s15, r3
 8006fa4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006fa8:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8007128 <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 8006fac:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006fb0:	4b5c      	ldr	r3, [pc, #368]	@ (8007124 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006fb2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006fb4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006fb8:	ee07 3a90 	vmov	s15, r3
 8006fbc:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8006fc0:	ed97 6a02 	vldr	s12, [r7, #8]
 8006fc4:	eddf 5a59 	vldr	s11, [pc, #356]	@ 800712c <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8006fc8:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8006fcc:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8006fd0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006fd4:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8006fd8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006fdc:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006fe0:	e036      	b.n	8007050 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    default:
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8006fe2:	4b50      	ldr	r3, [pc, #320]	@ (8007124 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006fe4:	689b      	ldr	r3, [r3, #8]
 8006fe6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d005      	beq.n	8006ffa <HAL_RCCEx_GetPLL3ClockFreq+0x17a>
 8006fee:	4b4d      	ldr	r3, [pc, #308]	@ (8007124 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006ff0:	689b      	ldr	r3, [r3, #8]
 8006ff2:	0f1b      	lsrs	r3, r3, #28
 8006ff4:	f003 030f 	and.w	r3, r3, #15
 8006ff8:	e006      	b.n	8007008 <HAL_RCCEx_GetPLL3ClockFreq+0x188>
 8006ffa:	4b4a      	ldr	r3, [pc, #296]	@ (8007124 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006ffc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007000:	041b      	lsls	r3, r3, #16
 8007002:	0f1b      	lsrs	r3, r3, #28
 8007004:	f003 030f 	and.w	r3, r3, #15
 8007008:	4a49      	ldr	r2, [pc, #292]	@ (8007130 <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 800700a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800700e:	ee07 3a90 	vmov	s15, r3
 8007012:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007016:	693b      	ldr	r3, [r7, #16]
 8007018:	ee07 3a90 	vmov	s15, r3
 800701c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007020:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007024:	69bb      	ldr	r3, [r7, #24]
 8007026:	ee07 3a90 	vmov	s15, r3
 800702a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800702e:	ed97 6a02 	vldr	s12, [r7, #8]
 8007032:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 800712c <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8007036:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800703a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800703e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007042:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8007046:	ee67 7a27 	vmul.f32	s15, s14, s15
 800704a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800704e:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 8007050:	4b34      	ldr	r3, [pc, #208]	@ (8007124 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8007052:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007054:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007058:	2b00      	cmp	r3, #0
 800705a:	d017      	beq.n	800708c <HAL_RCCEx_GetPLL3ClockFreq+0x20c>
  {
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800705c:	4b31      	ldr	r3, [pc, #196]	@ (8007124 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800705e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007060:	0a5b      	lsrs	r3, r3, #9
 8007062:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007066:	ee07 3a90 	vmov	s15, r3
 800706a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3P) >> RCC_PLL3DIVR_PLL3P_Pos) + \
 800706e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007072:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8007076:	edd7 6a07 	vldr	s13, [r7, #28]
 800707a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800707e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007082:	ee17 2a90 	vmov	r2, s15
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	601a      	str	r2, [r3, #0]
 800708a:	e002      	b.n	8007092 <HAL_RCCEx_GetPLL3ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	2200      	movs	r2, #0
 8007090:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 8007092:	4b24      	ldr	r3, [pc, #144]	@ (8007124 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8007094:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007096:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800709a:	2b00      	cmp	r3, #0
 800709c:	d017      	beq.n	80070ce <HAL_RCCEx_GetPLL3ClockFreq+0x24e>
  {
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800709e:	4b21      	ldr	r3, [pc, #132]	@ (8007124 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80070a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80070a2:	0c1b      	lsrs	r3, r3, #16
 80070a4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80070a8:	ee07 3a90 	vmov	s15, r3
 80070ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3Q) >> RCC_PLL3DIVR_PLL3Q_Pos) + \
 80070b0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80070b4:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80070b8:	edd7 6a07 	vldr	s13, [r7, #28]
 80070bc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80070c0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80070c4:	ee17 2a90 	vmov	r2, s15
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	605a      	str	r2, [r3, #4]
 80070cc:	e002      	b.n	80070d4 <HAL_RCCEx_GetPLL3ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	2200      	movs	r2, #0
 80070d2:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 80070d4:	4b13      	ldr	r3, [pc, #76]	@ (8007124 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80070d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070d8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d017      	beq.n	8007110 <HAL_RCCEx_GetPLL3ClockFreq+0x290>
  {
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80070e0:	4b10      	ldr	r3, [pc, #64]	@ (8007124 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80070e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80070e4:	0e1b      	lsrs	r3, r3, #24
 80070e6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80070ea:	ee07 3a90 	vmov	s15, r3
 80070ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3R) >> RCC_PLL3DIVR_PLL3R_Pos) + \
 80070f2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80070f6:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80070fa:	edd7 6a07 	vldr	s13, [r7, #28]
 80070fe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007102:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007106:	ee17 2a90 	vmov	r2, s15
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	609a      	str	r2, [r3, #8]
  else
  {
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800710e:	e002      	b.n	8007116 <HAL_RCCEx_GetPLL3ClockFreq+0x296>
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	2200      	movs	r2, #0
 8007114:	609a      	str	r2, [r3, #8]
}
 8007116:	bf00      	nop
 8007118:	3724      	adds	r7, #36	@ 0x24
 800711a:	46bd      	mov	sp, r7
 800711c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007120:	4770      	bx	lr
 8007122:	bf00      	nop
 8007124:	46020c00 	.word	0x46020c00
 8007128:	4b742400 	.word	0x4b742400
 800712c:	46000000 	.word	0x46000000
 8007130:	0800aca0 	.word	0x0800aca0

08007134 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in Hz
  *
  *        (*) value not defined in all devices.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8007134:	b580      	push	{r7, lr}
 8007136:	b08e      	sub	sp, #56	@ 0x38
 8007138:	af00      	add	r7, sp, #0
 800713a:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 800713e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007142:	f5a2 2180 	sub.w	r1, r2, #262144	@ 0x40000
 8007146:	430b      	orrs	r3, r1
 8007148:	d145      	bne.n	80071d6 <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 800714a:	4baa      	ldr	r3, [pc, #680]	@ (80073f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 800714c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007150:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007154:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8007156:	4ba7      	ldr	r3, [pc, #668]	@ (80073f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8007158:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800715c:	f003 0302 	and.w	r3, r3, #2
 8007160:	2b02      	cmp	r3, #2
 8007162:	d108      	bne.n	8007176 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8007164:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007166:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800716a:	d104      	bne.n	8007176 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 800716c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007170:	637b      	str	r3, [r7, #52]	@ 0x34
 8007172:	f001 b987 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 8007176:	4b9f      	ldr	r3, [pc, #636]	@ (80073f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8007178:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800717c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007180:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007184:	d114      	bne.n	80071b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
 8007186:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007188:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800718c:	d110      	bne.n	80071b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800718e:	4b99      	ldr	r3, [pc, #612]	@ (80073f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8007190:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007194:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007198:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800719c:	d103      	bne.n	80071a6 <HAL_RCCEx_GetPeriphCLKFreq+0x72>
      {
        frequency = LSI_VALUE / 128U;
 800719e:	23fa      	movs	r3, #250	@ 0xfa
 80071a0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80071a2:	f001 b96f 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = LSI_VALUE;
 80071a6:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80071aa:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80071ac:	f001 b96a 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
 80071b0:	4b90      	ldr	r3, [pc, #576]	@ (80073f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80071b8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80071bc:	d107      	bne.n	80071ce <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
 80071be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071c0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80071c4:	d103      	bne.n	80071ce <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
    {
      frequency = HSE_VALUE / 32U;
 80071c6:	4b8c      	ldr	r3, [pc, #560]	@ (80073f8 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
 80071c8:	637b      	str	r3, [r7, #52]	@ 0x34
 80071ca:	f001 b95b 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 80071ce:	2300      	movs	r3, #0
 80071d0:	637b      	str	r3, [r7, #52]	@ 0x34
 80071d2:	f001 b957 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SAI1)
 80071d6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80071da:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 80071de:	430b      	orrs	r3, r1
 80071e0:	d151      	bne.n	8007286 <HAL_RCCEx_GetPeriphCLKFreq+0x152>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 80071e2:	4b84      	ldr	r3, [pc, #528]	@ (80073f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 80071e4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80071e8:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 80071ec:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 80071ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071f0:	2b80      	cmp	r3, #128	@ 0x80
 80071f2:	d035      	beq.n	8007260 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
 80071f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071f6:	2b80      	cmp	r3, #128	@ 0x80
 80071f8:	d841      	bhi.n	800727e <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 80071fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071fc:	2b60      	cmp	r3, #96	@ 0x60
 80071fe:	d02a      	beq.n	8007256 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
 8007200:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007202:	2b60      	cmp	r3, #96	@ 0x60
 8007204:	d83b      	bhi.n	800727e <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 8007206:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007208:	2b40      	cmp	r3, #64	@ 0x40
 800720a:	d009      	beq.n	8007220 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800720c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800720e:	2b40      	cmp	r3, #64	@ 0x40
 8007210:	d835      	bhi.n	800727e <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 8007212:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007214:	2b00      	cmp	r3, #0
 8007216:	d00c      	beq.n	8007232 <HAL_RCCEx_GetPeriphCLKFreq+0xfe>
 8007218:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800721a:	2b20      	cmp	r3, #32
 800721c:	d012      	beq.n	8007244 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 800721e:	e02e      	b.n	800727e <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
    {
      case RCC_SAI1CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007220:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007224:	4618      	mov	r0, r3
 8007226:	f7ff fb77 	bl	8006918 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 800722a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800722c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800722e:	f001 b929 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007232:	f107 0318 	add.w	r3, r7, #24
 8007236:	4618      	mov	r0, r3
 8007238:	f7ff fcc8 	bl	8006bcc <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 800723c:	69bb      	ldr	r3, [r7, #24]
 800723e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007240:	f001 b920 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI1CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007244:	f107 030c 	add.w	r3, r7, #12
 8007248:	4618      	mov	r0, r3
 800724a:	f7ff fe19 	bl	8006e80 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007252:	f001 b917 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8007256:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 800725a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800725c:	f001 b912 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI1CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007260:	4b64      	ldr	r3, [pc, #400]	@ (80073f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007268:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800726c:	d103      	bne.n	8007276 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        {
          frequency = HSI_VALUE;
 800726e:	4b63      	ldr	r3, [pc, #396]	@ (80073fc <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>)
 8007270:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007272:	f001 b907 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8007276:	2300      	movs	r3, #0
 8007278:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800727a:	f001 b903 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default :
      {
        frequency = 0U;
 800727e:	2300      	movs	r3, #0
 8007280:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007282:	f001 b8ff 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
  }
#if defined(SAI2)
  else if (PeriphClk == RCC_PERIPHCLK_SAI2)
 8007286:	e9d7 2300 	ldrd	r2, r3, [r7]
 800728a:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800728e:	430b      	orrs	r3, r1
 8007290:	d158      	bne.n	8007344 <HAL_RCCEx_GetPeriphCLKFreq+0x210>
  {
    srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8007292:	4b58      	ldr	r3, [pc, #352]	@ (80073f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8007294:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007298:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800729c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 800729e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80072a4:	d03b      	beq.n	800731e <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
 80072a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072a8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80072ac:	d846      	bhi.n	800733c <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 80072ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072b0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80072b4:	d02e      	beq.n	8007314 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
 80072b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072b8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80072bc:	d83e      	bhi.n	800733c <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 80072be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80072c4:	d00b      	beq.n	80072de <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
 80072c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80072cc:	d836      	bhi.n	800733c <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 80072ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d00d      	beq.n	80072f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 80072d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80072da:	d012      	beq.n	8007302 <HAL_RCCEx_GetPeriphCLKFreq+0x1ce>
 80072dc:	e02e      	b.n	800733c <HAL_RCCEx_GetPeriphCLKFreq+0x208>
    {
      case RCC_SAI2CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80072de:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80072e2:	4618      	mov	r0, r3
 80072e4:	f7ff fb18 	bl	8006918 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 80072e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072ea:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80072ec:	f001 b8ca 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80072f0:	f107 0318 	add.w	r3, r7, #24
 80072f4:	4618      	mov	r0, r3
 80072f6:	f7ff fc69 	bl	8006bcc <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 80072fa:	69bb      	ldr	r3, [r7, #24]
 80072fc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80072fe:	f001 b8c1 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI2CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007302:	f107 030c 	add.w	r3, r7, #12
 8007306:	4618      	mov	r0, r3
 8007308:	f7ff fdba 	bl	8006e80 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007310:	f001 b8b8 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI2CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8007314:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8007318:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800731a:	f001 b8b3 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI2CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800731e:	4b35      	ldr	r3, [pc, #212]	@ (80073f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007326:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800732a:	d103      	bne.n	8007334 <HAL_RCCEx_GetPeriphCLKFreq+0x200>
        {
          frequency = HSI_VALUE;
 800732c:	4b33      	ldr	r3, [pc, #204]	@ (80073fc <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>)
 800732e:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007330:	f001 b8a8 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8007334:	2300      	movs	r3, #0
 8007336:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007338:	f001 b8a4 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default :

        frequency = 0U;
 800733c:	2300      	movs	r3, #0
 800733e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007340:	f001 b8a0 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    {
      frequency = 0U;
    }
  }
#endif /* SAES */
  else if (PeriphClk == RCC_PERIPHCLK_ICLK)
 8007344:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007348:	f5a2 1180 	sub.w	r1, r2, #1048576	@ 0x100000
 800734c:	430b      	orrs	r3, r1
 800734e:	d16e      	bne.n	800742e <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
  {
    srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 8007350:	4b28      	ldr	r3, [pc, #160]	@ (80073f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8007352:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007356:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 800735a:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 800735c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800735e:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8007362:	d034      	beq.n	80073ce <HAL_RCCEx_GetPeriphCLKFreq+0x29a>
 8007364:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007366:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800736a:	d85c      	bhi.n	8007426 <HAL_RCCEx_GetPeriphCLKFreq+0x2f2>
 800736c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800736e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007372:	d00b      	beq.n	800738c <HAL_RCCEx_GetPeriphCLKFreq+0x258>
 8007374:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007376:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800737a:	d854      	bhi.n	8007426 <HAL_RCCEx_GetPeriphCLKFreq+0x2f2>
 800737c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800737e:	2b00      	cmp	r3, #0
 8007380:	d016      	beq.n	80073b0 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
 8007382:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007384:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007388:	d009      	beq.n	800739e <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 800738a:	e04c      	b.n	8007426 <HAL_RCCEx_GetPeriphCLKFreq+0x2f2>
    {
      case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800738c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007390:	4618      	mov	r0, r3
 8007392:	f7ff fac1 	bl	8006918 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 8007396:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007398:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800739a:	f001 b873 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800739e:	f107 0318 	add.w	r3, r7, #24
 80073a2:	4618      	mov	r0, r3
 80073a4:	f7ff fc12 	bl	8006bcc <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 80073a8:	69fb      	ldr	r3, [r7, #28]
 80073aa:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80073ac:	f001 b86a 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 80073b0:	4b10      	ldr	r3, [pc, #64]	@ (80073f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80073b8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80073bc:	d103      	bne.n	80073c6 <HAL_RCCEx_GetPeriphCLKFreq+0x292>
        {
          frequency = HSI48_VALUE;
 80073be:	4b10      	ldr	r3, [pc, #64]	@ (8007400 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 80073c0:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80073c2:	f001 b85f 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 80073c6:	2300      	movs	r3, #0
 80073c8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80073ca:	f001 b85b 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80073ce:	4b09      	ldr	r3, [pc, #36]	@ (80073f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	f003 0320 	and.w	r3, r3, #32
 80073d6:	2b20      	cmp	r3, #32
 80073d8:	d121      	bne.n	800741e <HAL_RCCEx_GetPeriphCLKFreq+0x2ea>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80073da:	4b06      	ldr	r3, [pc, #24]	@ (80073f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 80073dc:	689b      	ldr	r3, [r3, #8]
 80073de:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d00e      	beq.n	8007404 <HAL_RCCEx_GetPeriphCLKFreq+0x2d0>
 80073e6:	4b03      	ldr	r3, [pc, #12]	@ (80073f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 80073e8:	689b      	ldr	r3, [r3, #8]
 80073ea:	0e1b      	lsrs	r3, r3, #24
 80073ec:	f003 030f 	and.w	r3, r3, #15
 80073f0:	e00f      	b.n	8007412 <HAL_RCCEx_GetPeriphCLKFreq+0x2de>
 80073f2:	bf00      	nop
 80073f4:	46020c00 	.word	0x46020c00
 80073f8:	0007a120 	.word	0x0007a120
 80073fc:	00f42400 	.word	0x00f42400
 8007400:	02dc6c00 	.word	0x02dc6c00
 8007404:	4ba7      	ldr	r3, [pc, #668]	@ (80076a4 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8007406:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800740a:	041b      	lsls	r3, r3, #16
 800740c:	0e1b      	lsrs	r3, r3, #24
 800740e:	f003 030f 	and.w	r3, r3, #15
 8007412:	4aa5      	ldr	r2, [pc, #660]	@ (80076a8 <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
 8007414:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007418:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800741a:	f001 b833 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 800741e:	2300      	movs	r3, #0
 8007420:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007422:	f001 b82f 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default :

        frequency = 0U;
 8007426:	2300      	movs	r3, #0
 8007428:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800742a:	f001 b82b 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800742e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007432:	f5a2 1100 	sub.w	r1, r2, #2097152	@ 0x200000
 8007436:	430b      	orrs	r3, r1
 8007438:	d17f      	bne.n	800753a <HAL_RCCEx_GetPeriphCLKFreq+0x406>
  {
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800743a:	4b9a      	ldr	r3, [pc, #616]	@ (80076a4 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 800743c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007440:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007444:	633b      	str	r3, [r7, #48]	@ 0x30
    if (srcclk == RCC_SDMMCCLKSOURCE_CLK48)
 8007446:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007448:	2b00      	cmp	r3, #0
 800744a:	d165      	bne.n	8007518 <HAL_RCCEx_GetPeriphCLKFreq+0x3e4>
    {
      srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 800744c:	4b95      	ldr	r3, [pc, #596]	@ (80076a4 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 800744e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007452:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8007456:	633b      	str	r3, [r7, #48]	@ 0x30

      switch (srcclk)
 8007458:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800745a:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800745e:	d034      	beq.n	80074ca <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 8007460:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007462:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8007466:	d853      	bhi.n	8007510 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 8007468:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800746a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800746e:	d00b      	beq.n	8007488 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
 8007470:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007472:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007476:	d84b      	bhi.n	8007510 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 8007478:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800747a:	2b00      	cmp	r3, #0
 800747c:	d016      	beq.n	80074ac <HAL_RCCEx_GetPeriphCLKFreq+0x378>
 800747e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007480:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007484:	d009      	beq.n	800749a <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 8007486:	e043      	b.n	8007510 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
      {
        case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007488:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800748c:	4618      	mov	r0, r3
 800748e:	f7ff fa43 	bl	8006918 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007492:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007494:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8007496:	f000 bff5 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
        }
        case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800749a:	f107 0318 	add.w	r3, r7, #24
 800749e:	4618      	mov	r0, r3
 80074a0:	f7ff fb94 	bl	8006bcc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80074a4:	69fb      	ldr	r3, [r7, #28]
 80074a6:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 80074a8:	f000 bfec 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
        }
        case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 80074ac:	4b7d      	ldr	r3, [pc, #500]	@ (80076a4 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80074b4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80074b8:	d103      	bne.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x38e>
          {
            frequency = HSI48_VALUE;
 80074ba:	4b7c      	ldr	r3, [pc, #496]	@ (80076ac <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 80074bc:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 80074be:	f000 bfe1 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
            frequency = 0U;
 80074c2:	2300      	movs	r3, #0
 80074c4:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 80074c6:	f000 bfdd 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
        }
        case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80074ca:	4b76      	ldr	r3, [pc, #472]	@ (80076a4 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	f003 0320 	and.w	r3, r3, #32
 80074d2:	2b20      	cmp	r3, #32
 80074d4:	d118      	bne.n	8007508 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
          {
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80074d6:	4b73      	ldr	r3, [pc, #460]	@ (80076a4 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 80074d8:	689b      	ldr	r3, [r3, #8]
 80074da:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d005      	beq.n	80074ee <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
 80074e2:	4b70      	ldr	r3, [pc, #448]	@ (80076a4 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 80074e4:	689b      	ldr	r3, [r3, #8]
 80074e6:	0e1b      	lsrs	r3, r3, #24
 80074e8:	f003 030f 	and.w	r3, r3, #15
 80074ec:	e006      	b.n	80074fc <HAL_RCCEx_GetPeriphCLKFreq+0x3c8>
 80074ee:	4b6d      	ldr	r3, [pc, #436]	@ (80076a4 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 80074f0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80074f4:	041b      	lsls	r3, r3, #16
 80074f6:	0e1b      	lsrs	r3, r3, #24
 80074f8:	f003 030f 	and.w	r3, r3, #15
 80074fc:	4a6a      	ldr	r2, [pc, #424]	@ (80076a8 <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
 80074fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007502:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 8007504:	f000 bfbe 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
            frequency = 0U;
 8007508:	2300      	movs	r3, #0
 800750a:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 800750c:	f000 bfba 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
        }
        default :
        {
          frequency = 0U;
 8007510:	2300      	movs	r3, #0
 8007512:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8007514:	f000 bfb6 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
        }
      }
    }
    else if (srcclk == RCC_SDMMCCLKSOURCE_PLL1)
 8007518:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800751a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800751e:	d108      	bne.n	8007532 <HAL_RCCEx_GetPeriphCLKFreq+0x3fe>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007520:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007524:	4618      	mov	r0, r3
 8007526:	f7ff f9f7 	bl	8006918 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_P_Frequency;
 800752a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800752c:	637b      	str	r3, [r7, #52]	@ 0x34
 800752e:	f000 bfa9 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else
    {
      frequency = 0U;
 8007532:	2300      	movs	r3, #0
 8007534:	637b      	str	r3, [r7, #52]	@ 0x34
 8007536:	f000 bfa5 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_USART1)
 800753a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800753e:	1e51      	subs	r1, r2, #1
 8007540:	430b      	orrs	r3, r1
 8007542:	d136      	bne.n	80075b2 <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
  {
    /* Get the current USART1 source */
    srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8007544:	4b57      	ldr	r3, [pc, #348]	@ (80076a4 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8007546:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800754a:	f003 0303 	and.w	r3, r3, #3
 800754e:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8007550:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007552:	2b00      	cmp	r3, #0
 8007554:	d104      	bne.n	8007560 <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
    {
      frequency = HAL_RCC_GetPCLK2Freq();
 8007556:	f7fe fb55 	bl	8005c04 <HAL_RCC_GetPCLK2Freq>
 800755a:	6378      	str	r0, [r7, #52]	@ 0x34
 800755c:	f000 bf92 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 8007560:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007562:	2b01      	cmp	r3, #1
 8007564:	d104      	bne.n	8007570 <HAL_RCCEx_GetPeriphCLKFreq+0x43c>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8007566:	f7fe fa1d 	bl	80059a4 <HAL_RCC_GetSysClockFreq>
 800756a:	6378      	str	r0, [r7, #52]	@ 0x34
 800756c:	f000 bf8a 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8007570:	4b4c      	ldr	r3, [pc, #304]	@ (80076a4 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007578:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800757c:	d106      	bne.n	800758c <HAL_RCCEx_GetPeriphCLKFreq+0x458>
 800757e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007580:	2b02      	cmp	r3, #2
 8007582:	d103      	bne.n	800758c <HAL_RCCEx_GetPeriphCLKFreq+0x458>
    {
      frequency = HSI_VALUE;
 8007584:	4b4a      	ldr	r3, [pc, #296]	@ (80076b0 <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 8007586:	637b      	str	r3, [r7, #52]	@ 0x34
 8007588:	f000 bf7c 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 800758c:	4b45      	ldr	r3, [pc, #276]	@ (80076a4 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 800758e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007592:	f003 0302 	and.w	r3, r3, #2
 8007596:	2b02      	cmp	r3, #2
 8007598:	d107      	bne.n	80075aa <HAL_RCCEx_GetPeriphCLKFreq+0x476>
 800759a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800759c:	2b03      	cmp	r3, #3
 800759e:	d104      	bne.n	80075aa <HAL_RCCEx_GetPeriphCLKFreq+0x476>
    {
      frequency = LSE_VALUE;
 80075a0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80075a4:	637b      	str	r3, [r7, #52]	@ 0x34
 80075a6:	f000 bf6d 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for USART1 */
    else
    {
      frequency = 0U;
 80075aa:	2300      	movs	r3, #0
 80075ac:	637b      	str	r3, [r7, #52]	@ 0x34
 80075ae:	f000 bf69 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
#if defined(USART2)
  else if (PeriphClk == RCC_PERIPHCLK_USART2)
 80075b2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80075b6:	1e91      	subs	r1, r2, #2
 80075b8:	430b      	orrs	r3, r1
 80075ba:	d136      	bne.n	800762a <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
  {
    /* Get the current USART2 source */
    srcclk = __HAL_RCC_GET_USART2_SOURCE();
 80075bc:	4b39      	ldr	r3, [pc, #228]	@ (80076a4 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 80075be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80075c2:	f003 030c 	and.w	r3, r3, #12
 80075c6:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 80075c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d104      	bne.n	80075d8 <HAL_RCCEx_GetPeriphCLKFreq+0x4a4>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 80075ce:	f7fe fb05 	bl	8005bdc <HAL_RCC_GetPCLK1Freq>
 80075d2:	6378      	str	r0, [r7, #52]	@ 0x34
 80075d4:	f000 bf56 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 80075d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075da:	2b04      	cmp	r3, #4
 80075dc:	d104      	bne.n	80075e8 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80075de:	f7fe f9e1 	bl	80059a4 <HAL_RCC_GetSysClockFreq>
 80075e2:	6378      	str	r0, [r7, #52]	@ 0x34
 80075e4:	f000 bf4e 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 80075e8:	4b2e      	ldr	r3, [pc, #184]	@ (80076a4 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80075f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80075f4:	d106      	bne.n	8007604 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
 80075f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075f8:	2b08      	cmp	r3, #8
 80075fa:	d103      	bne.n	8007604 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
    {
      frequency = HSI_VALUE;
 80075fc:	4b2c      	ldr	r3, [pc, #176]	@ (80076b0 <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 80075fe:	637b      	str	r3, [r7, #52]	@ 0x34
 8007600:	f000 bf40 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 8007604:	4b27      	ldr	r3, [pc, #156]	@ (80076a4 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8007606:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800760a:	f003 0302 	and.w	r3, r3, #2
 800760e:	2b02      	cmp	r3, #2
 8007610:	d107      	bne.n	8007622 <HAL_RCCEx_GetPeriphCLKFreq+0x4ee>
 8007612:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007614:	2b0c      	cmp	r3, #12
 8007616:	d104      	bne.n	8007622 <HAL_RCCEx_GetPeriphCLKFreq+0x4ee>
    {
      frequency = LSE_VALUE;
 8007618:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800761c:	637b      	str	r3, [r7, #52]	@ 0x34
 800761e:	f000 bf31 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for USART2 */
    else
    {
      frequency = 0U;
 8007622:	2300      	movs	r3, #0
 8007624:	637b      	str	r3, [r7, #52]	@ 0x34
 8007626:	f000 bf2d 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
#endif /* USART2 */
  else if (PeriphClk == RCC_PERIPHCLK_USART3)
 800762a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800762e:	1f11      	subs	r1, r2, #4
 8007630:	430b      	orrs	r3, r1
 8007632:	d13f      	bne.n	80076b4 <HAL_RCCEx_GetPeriphCLKFreq+0x580>
  {
    /* Get the current USART3 source */
    srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8007634:	4b1b      	ldr	r3, [pc, #108]	@ (80076a4 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8007636:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800763a:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800763e:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8007640:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007642:	2b00      	cmp	r3, #0
 8007644:	d104      	bne.n	8007650 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8007646:	f7fe fac9 	bl	8005bdc <HAL_RCC_GetPCLK1Freq>
 800764a:	6378      	str	r0, [r7, #52]	@ 0x34
 800764c:	f000 bf1a 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_USART3CLKSOURCE_SYSCLK)
 8007650:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007652:	2b10      	cmp	r3, #16
 8007654:	d104      	bne.n	8007660 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8007656:	f7fe f9a5 	bl	80059a4 <HAL_RCC_GetSysClockFreq>
 800765a:	6378      	str	r0, [r7, #52]	@ 0x34
 800765c:	f000 bf12 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 8007660:	4b10      	ldr	r3, [pc, #64]	@ (80076a4 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007668:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800766c:	d106      	bne.n	800767c <HAL_RCCEx_GetPeriphCLKFreq+0x548>
 800766e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007670:	2b20      	cmp	r3, #32
 8007672:	d103      	bne.n	800767c <HAL_RCCEx_GetPeriphCLKFreq+0x548>
    {
      frequency = HSI_VALUE;
 8007674:	4b0e      	ldr	r3, [pc, #56]	@ (80076b0 <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 8007676:	637b      	str	r3, [r7, #52]	@ 0x34
 8007678:	f000 bf04 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 800767c:	4b09      	ldr	r3, [pc, #36]	@ (80076a4 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 800767e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007682:	f003 0302 	and.w	r3, r3, #2
 8007686:	2b02      	cmp	r3, #2
 8007688:	d107      	bne.n	800769a <HAL_RCCEx_GetPeriphCLKFreq+0x566>
 800768a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800768c:	2b30      	cmp	r3, #48	@ 0x30
 800768e:	d104      	bne.n	800769a <HAL_RCCEx_GetPeriphCLKFreq+0x566>
    {
      frequency = LSE_VALUE;
 8007690:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007694:	637b      	str	r3, [r7, #52]	@ 0x34
 8007696:	f000 bef5 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for USART3 */
    else
    {
      frequency = 0U;
 800769a:	2300      	movs	r3, #0
 800769c:	637b      	str	r3, [r7, #52]	@ 0x34
 800769e:	f000 bef1 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
 80076a2:	bf00      	nop
 80076a4:	46020c00 	.word	0x46020c00
 80076a8:	0800aca0 	.word	0x0800aca0
 80076ac:	02dc6c00 	.word	0x02dc6c00
 80076b0:	00f42400 	.word	0x00f42400
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART4)
 80076b4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80076b8:	f1a2 0108 	sub.w	r1, r2, #8
 80076bc:	430b      	orrs	r3, r1
 80076be:	d136      	bne.n	800772e <HAL_RCCEx_GetPeriphCLKFreq+0x5fa>
  {
    /* Get the current UART4 source */
    srcclk = __HAL_RCC_GET_UART4_SOURCE();
 80076c0:	4ba4      	ldr	r3, [pc, #656]	@ (8007954 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 80076c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80076c6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80076ca:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 80076cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d104      	bne.n	80076dc <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 80076d2:	f7fe fa83 	bl	8005bdc <HAL_RCC_GetPCLK1Freq>
 80076d6:	6378      	str	r0, [r7, #52]	@ 0x34
 80076d8:	f000 bed4 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_UART4CLKSOURCE_SYSCLK)
 80076dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076de:	2b40      	cmp	r3, #64	@ 0x40
 80076e0:	d104      	bne.n	80076ec <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80076e2:	f7fe f95f 	bl	80059a4 <HAL_RCC_GetSysClockFreq>
 80076e6:	6378      	str	r0, [r7, #52]	@ 0x34
 80076e8:	f000 becc 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 80076ec:	4b99      	ldr	r3, [pc, #612]	@ (8007954 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80076f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80076f8:	d106      	bne.n	8007708 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>
 80076fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076fc:	2b80      	cmp	r3, #128	@ 0x80
 80076fe:	d103      	bne.n	8007708 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>
    {
      frequency = HSI_VALUE;
 8007700:	4b95      	ldr	r3, [pc, #596]	@ (8007958 <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
 8007702:	637b      	str	r3, [r7, #52]	@ 0x34
 8007704:	f000 bebe 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 8007708:	4b92      	ldr	r3, [pc, #584]	@ (8007954 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 800770a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800770e:	f003 0302 	and.w	r3, r3, #2
 8007712:	2b02      	cmp	r3, #2
 8007714:	d107      	bne.n	8007726 <HAL_RCCEx_GetPeriphCLKFreq+0x5f2>
 8007716:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007718:	2bc0      	cmp	r3, #192	@ 0xc0
 800771a:	d104      	bne.n	8007726 <HAL_RCCEx_GetPeriphCLKFreq+0x5f2>
    {
      frequency = LSE_VALUE;
 800771c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007720:	637b      	str	r3, [r7, #52]	@ 0x34
 8007722:	f000 beaf 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for UART4 */
    else
    {
      frequency = 0U;
 8007726:	2300      	movs	r3, #0
 8007728:	637b      	str	r3, [r7, #52]	@ 0x34
 800772a:	f000 beab 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART5)
 800772e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007732:	f1a2 0110 	sub.w	r1, r2, #16
 8007736:	430b      	orrs	r3, r1
 8007738:	d139      	bne.n	80077ae <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
  {
    /* Get the current UART5 source */
    srcclk = __HAL_RCC_GET_UART5_SOURCE();
 800773a:	4b86      	ldr	r3, [pc, #536]	@ (8007954 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 800773c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007740:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007744:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 8007746:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007748:	2b00      	cmp	r3, #0
 800774a:	d104      	bne.n	8007756 <HAL_RCCEx_GetPeriphCLKFreq+0x622>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800774c:	f7fe fa46 	bl	8005bdc <HAL_RCC_GetPCLK1Freq>
 8007750:	6378      	str	r0, [r7, #52]	@ 0x34
 8007752:	f000 be97 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_UART5CLKSOURCE_SYSCLK)
 8007756:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007758:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800775c:	d104      	bne.n	8007768 <HAL_RCCEx_GetPeriphCLKFreq+0x634>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800775e:	f7fe f921 	bl	80059a4 <HAL_RCC_GetSysClockFreq>
 8007762:	6378      	str	r0, [r7, #52]	@ 0x34
 8007764:	f000 be8e 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 8007768:	4b7a      	ldr	r3, [pc, #488]	@ (8007954 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007770:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007774:	d107      	bne.n	8007786 <HAL_RCCEx_GetPeriphCLKFreq+0x652>
 8007776:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007778:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800777c:	d103      	bne.n	8007786 <HAL_RCCEx_GetPeriphCLKFreq+0x652>
    {
      frequency = HSI_VALUE;
 800777e:	4b76      	ldr	r3, [pc, #472]	@ (8007958 <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
 8007780:	637b      	str	r3, [r7, #52]	@ 0x34
 8007782:	f000 be7f 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 8007786:	4b73      	ldr	r3, [pc, #460]	@ (8007954 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8007788:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800778c:	f003 0302 	and.w	r3, r3, #2
 8007790:	2b02      	cmp	r3, #2
 8007792:	d108      	bne.n	80077a6 <HAL_RCCEx_GetPeriphCLKFreq+0x672>
 8007794:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007796:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800779a:	d104      	bne.n	80077a6 <HAL_RCCEx_GetPeriphCLKFreq+0x672>
    {
      frequency = LSE_VALUE;
 800779c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80077a0:	637b      	str	r3, [r7, #52]	@ 0x34
 80077a2:	f000 be6f 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for UART5 */
    else
    {
      frequency = 0U;
 80077a6:	2300      	movs	r3, #0
 80077a8:	637b      	str	r3, [r7, #52]	@ 0x34
 80077aa:	f000 be6b 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    {
      frequency = 0U;
    }
  }
#endif /* USART6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPUART1)
 80077ae:	e9d7 2300 	ldrd	r2, r3, [r7]
 80077b2:	f1a2 0120 	sub.w	r1, r2, #32
 80077b6:	430b      	orrs	r3, r1
 80077b8:	d158      	bne.n	800786c <HAL_RCCEx_GetPeriphCLKFreq+0x738>
  {
    /* Get the current LPUART1 source */
    srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 80077ba:	4b66      	ldr	r3, [pc, #408]	@ (8007954 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 80077bc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80077c0:	f003 0307 	and.w	r3, r3, #7
 80077c4:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 80077c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d104      	bne.n	80077d6 <HAL_RCCEx_GetPeriphCLKFreq+0x6a2>
    {
      frequency = HAL_RCC_GetPCLK3Freq();
 80077cc:	f7fe fa2e 	bl	8005c2c <HAL_RCC_GetPCLK3Freq>
 80077d0:	6378      	str	r0, [r7, #52]	@ 0x34
 80077d2:	f000 be57 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 80077d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077d8:	2b01      	cmp	r3, #1
 80077da:	d104      	bne.n	80077e6 <HAL_RCCEx_GetPeriphCLKFreq+0x6b2>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80077dc:	f7fe f8e2 	bl	80059a4 <HAL_RCC_GetSysClockFreq>
 80077e0:	6378      	str	r0, [r7, #52]	@ 0x34
 80077e2:	f000 be4f 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 80077e6:	4b5b      	ldr	r3, [pc, #364]	@ (8007954 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80077ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80077f2:	d106      	bne.n	8007802 <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
 80077f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077f6:	2b02      	cmp	r3, #2
 80077f8:	d103      	bne.n	8007802 <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
    {
      frequency = HSI_VALUE;
 80077fa:	4b57      	ldr	r3, [pc, #348]	@ (8007958 <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
 80077fc:	637b      	str	r3, [r7, #52]	@ 0x34
 80077fe:	f000 be41 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8007802:	4b54      	ldr	r3, [pc, #336]	@ (8007954 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8007804:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007808:	f003 0302 	and.w	r3, r3, #2
 800780c:	2b02      	cmp	r3, #2
 800780e:	d107      	bne.n	8007820 <HAL_RCCEx_GetPeriphCLKFreq+0x6ec>
 8007810:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007812:	2b03      	cmp	r3, #3
 8007814:	d104      	bne.n	8007820 <HAL_RCCEx_GetPeriphCLKFreq+0x6ec>
    {
      frequency = LSE_VALUE;
 8007816:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800781a:	637b      	str	r3, [r7, #52]	@ 0x34
 800781c:	f000 be32 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_MSIK))
 8007820:	4b4c      	ldr	r3, [pc, #304]	@ (8007954 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	f003 0320 	and.w	r3, r3, #32
 8007828:	2b20      	cmp	r3, #32
 800782a:	d11b      	bne.n	8007864 <HAL_RCCEx_GetPeriphCLKFreq+0x730>
 800782c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800782e:	2b04      	cmp	r3, #4
 8007830:	d118      	bne.n	8007864 <HAL_RCCEx_GetPeriphCLKFreq+0x730>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007832:	4b48      	ldr	r3, [pc, #288]	@ (8007954 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8007834:	689b      	ldr	r3, [r3, #8]
 8007836:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800783a:	2b00      	cmp	r3, #0
 800783c:	d005      	beq.n	800784a <HAL_RCCEx_GetPeriphCLKFreq+0x716>
 800783e:	4b45      	ldr	r3, [pc, #276]	@ (8007954 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8007840:	689b      	ldr	r3, [r3, #8]
 8007842:	0e1b      	lsrs	r3, r3, #24
 8007844:	f003 030f 	and.w	r3, r3, #15
 8007848:	e006      	b.n	8007858 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 800784a:	4b42      	ldr	r3, [pc, #264]	@ (8007954 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 800784c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007850:	041b      	lsls	r3, r3, #16
 8007852:	0e1b      	lsrs	r3, r3, #24
 8007854:	f003 030f 	and.w	r3, r3, #15
 8007858:	4a40      	ldr	r2, [pc, #256]	@ (800795c <HAL_RCCEx_GetPeriphCLKFreq+0x828>)
 800785a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800785e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007860:	f000 be10 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for LPUART1 */
    else
    {
      frequency = 0U;
 8007864:	2300      	movs	r3, #0
 8007866:	637b      	str	r3, [r7, #52]	@ 0x34
 8007868:	f000 be0c 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADCDAC)
 800786c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007870:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8007874:	430b      	orrs	r3, r1
 8007876:	d173      	bne.n	8007960 <HAL_RCCEx_GetPeriphCLKFreq+0x82c>
  {
    srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 8007878:	4b36      	ldr	r3, [pc, #216]	@ (8007954 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 800787a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800787e:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8007882:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 8007884:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007886:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800788a:	d104      	bne.n	8007896 <HAL_RCCEx_GetPeriphCLKFreq+0x762>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800788c:	f7fe f88a 	bl	80059a4 <HAL_RCC_GetSysClockFreq>
 8007890:	6378      	str	r0, [r7, #52]	@ 0x34
 8007892:	f000 bdf7 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2)
 8007896:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007898:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800789c:	d108      	bne.n	80078b0 <HAL_RCCEx_GetPeriphCLKFreq+0x77c>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800789e:	f107 0318 	add.w	r3, r7, #24
 80078a2:	4618      	mov	r0, r3
 80078a4:	f7ff f992 	bl	8006bcc <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_R_Frequency;
 80078a8:	6a3b      	ldr	r3, [r7, #32]
 80078aa:	637b      	str	r3, [r7, #52]	@ 0x34
 80078ac:	f000 bdea 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 80078b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d104      	bne.n	80078c0 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
    {
      frequency = HAL_RCC_GetHCLKFreq();
 80078b6:	f7fe f977 	bl	8005ba8 <HAL_RCC_GetHCLKFreq>
 80078ba:	6378      	str	r0, [r7, #52]	@ 0x34
 80078bc:	f000 bde2 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_MSIK)
 80078c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078c2:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80078c6:	d122      	bne.n	800790e <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80078c8:	4b22      	ldr	r3, [pc, #136]	@ (8007954 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	f003 0320 	and.w	r3, r3, #32
 80078d0:	2b20      	cmp	r3, #32
 80078d2:	d118      	bne.n	8007906 <HAL_RCCEx_GetPeriphCLKFreq+0x7d2>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80078d4:	4b1f      	ldr	r3, [pc, #124]	@ (8007954 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 80078d6:	689b      	ldr	r3, [r3, #8]
 80078d8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d005      	beq.n	80078ec <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
 80078e0:	4b1c      	ldr	r3, [pc, #112]	@ (8007954 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 80078e2:	689b      	ldr	r3, [r3, #8]
 80078e4:	0e1b      	lsrs	r3, r3, #24
 80078e6:	f003 030f 	and.w	r3, r3, #15
 80078ea:	e006      	b.n	80078fa <HAL_RCCEx_GetPeriphCLKFreq+0x7c6>
 80078ec:	4b19      	ldr	r3, [pc, #100]	@ (8007954 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 80078ee:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80078f2:	041b      	lsls	r3, r3, #16
 80078f4:	0e1b      	lsrs	r3, r3, #24
 80078f6:	f003 030f 	and.w	r3, r3, #15
 80078fa:	4a18      	ldr	r2, [pc, #96]	@ (800795c <HAL_RCCEx_GetPeriphCLKFreq+0x828>)
 80078fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007900:	637b      	str	r3, [r7, #52]	@ 0x34
 8007902:	f000 bdbf 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = 0U;
 8007906:	2300      	movs	r3, #0
 8007908:	637b      	str	r3, [r7, #52]	@ 0x34
 800790a:	f000 bdbb 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 800790e:	4b11      	ldr	r3, [pc, #68]	@ (8007954 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007916:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800791a:	d107      	bne.n	800792c <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>
 800791c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800791e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007922:	d103      	bne.n	800792c <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>
    {
      frequency = HSE_VALUE;
 8007924:	4b0c      	ldr	r3, [pc, #48]	@ (8007958 <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
 8007926:	637b      	str	r3, [r7, #52]	@ 0x34
 8007928:	f000 bdac 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 800792c:	4b09      	ldr	r3, [pc, #36]	@ (8007954 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007934:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007938:	d107      	bne.n	800794a <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 800793a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800793c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007940:	d103      	bne.n	800794a <HAL_RCCEx_GetPeriphCLKFreq+0x816>
    {
      frequency = HSI_VALUE;
 8007942:	4b05      	ldr	r3, [pc, #20]	@ (8007958 <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
 8007944:	637b      	str	r3, [r7, #52]	@ 0x34
 8007946:	f000 bd9d 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for ADC */
    else
    {
      frequency = 0U;
 800794a:	2300      	movs	r3, #0
 800794c:	637b      	str	r3, [r7, #52]	@ 0x34
 800794e:	f000 bd99 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
 8007952:	bf00      	nop
 8007954:	46020c00 	.word	0x46020c00
 8007958:	00f42400 	.word	0x00f42400
 800795c:	0800aca0 	.word	0x0800aca0
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_MDF1)
 8007960:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007964:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8007968:	430b      	orrs	r3, r1
 800796a:	d158      	bne.n	8007a1e <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
  {
    /* Get the current MDF1 source */
    srcclk = __HAL_RCC_GET_MDF1_SOURCE();
 800796c:	4bad      	ldr	r3, [pc, #692]	@ (8007c24 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 800796e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007972:	f003 0307 	and.w	r3, r3, #7
 8007976:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8007978:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800797a:	2b04      	cmp	r3, #4
 800797c:	d84b      	bhi.n	8007a16 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800797e:	a201      	add	r2, pc, #4	@ (adr r2, 8007984 <HAL_RCCEx_GetPeriphCLKFreq+0x850>)
 8007980:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007984:	080079bd 	.word	0x080079bd
 8007988:	08007999 	.word	0x08007999
 800798c:	080079ab 	.word	0x080079ab
 8007990:	080079c7 	.word	0x080079c7
 8007994:	080079d1 	.word	0x080079d1
    {
      case RCC_MDF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007998:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800799c:	4618      	mov	r0, r3
 800799e:	f7fe ffbb 	bl	8006918 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 80079a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079a4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80079a6:	f000 bd6d 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_MDF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80079aa:	f107 030c 	add.w	r3, r7, #12
 80079ae:	4618      	mov	r0, r3
 80079b0:	f7ff fa66 	bl	8006e80 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 80079b4:	693b      	ldr	r3, [r7, #16]
 80079b6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80079b8:	f000 bd64 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_MDF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 80079bc:	f7fe f8f4 	bl	8005ba8 <HAL_RCC_GetHCLKFreq>
 80079c0:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80079c2:	f000 bd5f 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_MDF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 80079c6:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 80079ca:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80079cc:	f000 bd5a 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_MDF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80079d0:	4b94      	ldr	r3, [pc, #592]	@ (8007c24 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	f003 0320 	and.w	r3, r3, #32
 80079d8:	2b20      	cmp	r3, #32
 80079da:	d118      	bne.n	8007a0e <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80079dc:	4b91      	ldr	r3, [pc, #580]	@ (8007c24 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 80079de:	689b      	ldr	r3, [r3, #8]
 80079e0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d005      	beq.n	80079f4 <HAL_RCCEx_GetPeriphCLKFreq+0x8c0>
 80079e8:	4b8e      	ldr	r3, [pc, #568]	@ (8007c24 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 80079ea:	689b      	ldr	r3, [r3, #8]
 80079ec:	0e1b      	lsrs	r3, r3, #24
 80079ee:	f003 030f 	and.w	r3, r3, #15
 80079f2:	e006      	b.n	8007a02 <HAL_RCCEx_GetPeriphCLKFreq+0x8ce>
 80079f4:	4b8b      	ldr	r3, [pc, #556]	@ (8007c24 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 80079f6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80079fa:	041b      	lsls	r3, r3, #16
 80079fc:	0e1b      	lsrs	r3, r3, #24
 80079fe:	f003 030f 	and.w	r3, r3, #15
 8007a02:	4a89      	ldr	r2, [pc, #548]	@ (8007c28 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
 8007a04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007a08:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007a0a:	f000 bd3b 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8007a0e:	2300      	movs	r3, #0
 8007a10:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007a12:	f000 bd37 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default:

        frequency = 0U;
 8007a16:	2300      	movs	r3, #0
 8007a18:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007a1a:	f000 bd33 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADF1)
 8007a1e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007a22:	f5a2 3100 	sub.w	r1, r2, #131072	@ 0x20000
 8007a26:	430b      	orrs	r3, r1
 8007a28:	d167      	bne.n	8007afa <HAL_RCCEx_GetPeriphCLKFreq+0x9c6>
  {
    /* Get the current ADF1 source */
    srcclk = __HAL_RCC_GET_ADF1_SOURCE();
 8007a2a:	4b7e      	ldr	r3, [pc, #504]	@ (8007c24 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8007a2c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007a30:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8007a34:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8007a36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a38:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007a3c:	d036      	beq.n	8007aac <HAL_RCCEx_GetPeriphCLKFreq+0x978>
 8007a3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a40:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007a44:	d855      	bhi.n	8007af2 <HAL_RCCEx_GetPeriphCLKFreq+0x9be>
 8007a46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a48:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007a4c:	d029      	beq.n	8007aa2 <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
 8007a4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a50:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007a54:	d84d      	bhi.n	8007af2 <HAL_RCCEx_GetPeriphCLKFreq+0x9be>
 8007a56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a58:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007a5c:	d013      	beq.n	8007a86 <HAL_RCCEx_GetPeriphCLKFreq+0x952>
 8007a5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a60:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007a64:	d845      	bhi.n	8007af2 <HAL_RCCEx_GetPeriphCLKFreq+0x9be>
 8007a66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d015      	beq.n	8007a98 <HAL_RCCEx_GetPeriphCLKFreq+0x964>
 8007a6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a6e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007a72:	d13e      	bne.n	8007af2 <HAL_RCCEx_GetPeriphCLKFreq+0x9be>
    {
      case RCC_ADF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007a74:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007a78:	4618      	mov	r0, r3
 8007a7a:	f7fe ff4d 	bl	8006918 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8007a7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a80:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007a82:	f000 bcff 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ADF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007a86:	f107 030c 	add.w	r3, r7, #12
 8007a8a:	4618      	mov	r0, r3
 8007a8c:	f7ff f9f8 	bl	8006e80 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 8007a90:	693b      	ldr	r3, [r7, #16]
 8007a92:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007a94:	f000 bcf6 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ADF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 8007a98:	f7fe f886 	bl	8005ba8 <HAL_RCC_GetHCLKFreq>
 8007a9c:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8007a9e:	f000 bcf1 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ADF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8007aa2:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8007aa6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007aa8:	f000 bcec 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ADF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8007aac:	4b5d      	ldr	r3, [pc, #372]	@ (8007c24 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	f003 0320 	and.w	r3, r3, #32
 8007ab4:	2b20      	cmp	r3, #32
 8007ab6:	d118      	bne.n	8007aea <HAL_RCCEx_GetPeriphCLKFreq+0x9b6>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007ab8:	4b5a      	ldr	r3, [pc, #360]	@ (8007c24 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8007aba:	689b      	ldr	r3, [r3, #8]
 8007abc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d005      	beq.n	8007ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>
 8007ac4:	4b57      	ldr	r3, [pc, #348]	@ (8007c24 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8007ac6:	689b      	ldr	r3, [r3, #8]
 8007ac8:	0e1b      	lsrs	r3, r3, #24
 8007aca:	f003 030f 	and.w	r3, r3, #15
 8007ace:	e006      	b.n	8007ade <HAL_RCCEx_GetPeriphCLKFreq+0x9aa>
 8007ad0:	4b54      	ldr	r3, [pc, #336]	@ (8007c24 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8007ad2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007ad6:	041b      	lsls	r3, r3, #16
 8007ad8:	0e1b      	lsrs	r3, r3, #24
 8007ada:	f003 030f 	and.w	r3, r3, #15
 8007ade:	4a52      	ldr	r2, [pc, #328]	@ (8007c28 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
 8007ae0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007ae4:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007ae6:	f000 bccd 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8007aea:	2300      	movs	r3, #0
 8007aec:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007aee:	f000 bcc9 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default:

        frequency = 0U;
 8007af2:	2300      	movs	r3, #0
 8007af4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007af6:	f000 bcc5 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C1)
 8007afa:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007afe:	f1a2 0140 	sub.w	r1, r2, #64	@ 0x40
 8007b02:	430b      	orrs	r3, r1
 8007b04:	d14c      	bne.n	8007ba0 <HAL_RCCEx_GetPeriphCLKFreq+0xa6c>
  {
    /* Get the current I2C1 source */
    srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8007b06:	4b47      	ldr	r3, [pc, #284]	@ (8007c24 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8007b08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007b0c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007b10:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8007b12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d104      	bne.n	8007b22 <HAL_RCCEx_GetPeriphCLKFreq+0x9ee>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8007b18:	f7fe f860 	bl	8005bdc <HAL_RCC_GetPCLK1Freq>
 8007b1c:	6378      	str	r0, [r7, #52]	@ 0x34
 8007b1e:	f000 bcb1 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 8007b22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b24:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007b28:	d104      	bne.n	8007b34 <HAL_RCCEx_GetPeriphCLKFreq+0xa00>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8007b2a:	f7fd ff3b 	bl	80059a4 <HAL_RCC_GetSysClockFreq>
 8007b2e:	6378      	str	r0, [r7, #52]	@ 0x34
 8007b30:	f000 bca8 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8007b34:	4b3b      	ldr	r3, [pc, #236]	@ (8007c24 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007b3c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007b40:	d107      	bne.n	8007b52 <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
 8007b42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b44:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007b48:	d103      	bne.n	8007b52 <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
    {
      frequency = HSI_VALUE;
 8007b4a:	4b38      	ldr	r3, [pc, #224]	@ (8007c2c <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8007b4c:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b4e:	f000 bc99 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C1CLKSOURCE_MSIK))
 8007b52:	4b34      	ldr	r3, [pc, #208]	@ (8007c24 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	f003 0320 	and.w	r3, r3, #32
 8007b5a:	2b20      	cmp	r3, #32
 8007b5c:	d11c      	bne.n	8007b98 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
 8007b5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b60:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007b64:	d118      	bne.n	8007b98 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007b66:	4b2f      	ldr	r3, [pc, #188]	@ (8007c24 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8007b68:	689b      	ldr	r3, [r3, #8]
 8007b6a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d005      	beq.n	8007b7e <HAL_RCCEx_GetPeriphCLKFreq+0xa4a>
 8007b72:	4b2c      	ldr	r3, [pc, #176]	@ (8007c24 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8007b74:	689b      	ldr	r3, [r3, #8]
 8007b76:	0e1b      	lsrs	r3, r3, #24
 8007b78:	f003 030f 	and.w	r3, r3, #15
 8007b7c:	e006      	b.n	8007b8c <HAL_RCCEx_GetPeriphCLKFreq+0xa58>
 8007b7e:	4b29      	ldr	r3, [pc, #164]	@ (8007c24 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8007b80:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007b84:	041b      	lsls	r3, r3, #16
 8007b86:	0e1b      	lsrs	r3, r3, #24
 8007b88:	f003 030f 	and.w	r3, r3, #15
 8007b8c:	4a26      	ldr	r2, [pc, #152]	@ (8007c28 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
 8007b8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007b92:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b94:	f000 bc76 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for I2C1 */
    else
    {
      frequency = 0U;
 8007b98:	2300      	movs	r3, #0
 8007b9a:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b9c:	f000 bc72 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C2)
 8007ba0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007ba4:	f1a2 0180 	sub.w	r1, r2, #128	@ 0x80
 8007ba8:	430b      	orrs	r3, r1
 8007baa:	d152      	bne.n	8007c52 <HAL_RCCEx_GetPeriphCLKFreq+0xb1e>
  {
    /* Get the current I2C2 source */
    srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8007bac:	4b1d      	ldr	r3, [pc, #116]	@ (8007c24 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8007bae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007bb2:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8007bb6:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 8007bb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d104      	bne.n	8007bc8 <HAL_RCCEx_GetPeriphCLKFreq+0xa94>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8007bbe:	f7fe f80d 	bl	8005bdc <HAL_RCC_GetPCLK1Freq>
 8007bc2:	6378      	str	r0, [r7, #52]	@ 0x34
 8007bc4:	f000 bc5e 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_I2C2CLKSOURCE_SYSCLK)
 8007bc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007bce:	d104      	bne.n	8007bda <HAL_RCCEx_GetPeriphCLKFreq+0xaa6>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8007bd0:	f7fd fee8 	bl	80059a4 <HAL_RCC_GetSysClockFreq>
 8007bd4:	6378      	str	r0, [r7, #52]	@ 0x34
 8007bd6:	f000 bc55 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 8007bda:	4b12      	ldr	r3, [pc, #72]	@ (8007c24 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007be2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007be6:	d107      	bne.n	8007bf8 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>
 8007be8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007bee:	d103      	bne.n	8007bf8 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>
    {
      frequency = HSI_VALUE;
 8007bf0:	4b0e      	ldr	r3, [pc, #56]	@ (8007c2c <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8007bf2:	637b      	str	r3, [r7, #52]	@ 0x34
 8007bf4:	f000 bc46 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C2CLKSOURCE_MSIK))
 8007bf8:	4b0a      	ldr	r3, [pc, #40]	@ (8007c24 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	f003 0320 	and.w	r3, r3, #32
 8007c00:	2b20      	cmp	r3, #32
 8007c02:	d122      	bne.n	8007c4a <HAL_RCCEx_GetPeriphCLKFreq+0xb16>
 8007c04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c06:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007c0a:	d11e      	bne.n	8007c4a <HAL_RCCEx_GetPeriphCLKFreq+0xb16>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007c0c:	4b05      	ldr	r3, [pc, #20]	@ (8007c24 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8007c0e:	689b      	ldr	r3, [r3, #8]
 8007c10:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d00b      	beq.n	8007c30 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>
 8007c18:	4b02      	ldr	r3, [pc, #8]	@ (8007c24 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8007c1a:	689b      	ldr	r3, [r3, #8]
 8007c1c:	0e1b      	lsrs	r3, r3, #24
 8007c1e:	f003 030f 	and.w	r3, r3, #15
 8007c22:	e00c      	b.n	8007c3e <HAL_RCCEx_GetPeriphCLKFreq+0xb0a>
 8007c24:	46020c00 	.word	0x46020c00
 8007c28:	0800aca0 	.word	0x0800aca0
 8007c2c:	00f42400 	.word	0x00f42400
 8007c30:	4ba1      	ldr	r3, [pc, #644]	@ (8007eb8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8007c32:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007c36:	041b      	lsls	r3, r3, #16
 8007c38:	0e1b      	lsrs	r3, r3, #24
 8007c3a:	f003 030f 	and.w	r3, r3, #15
 8007c3e:	4a9f      	ldr	r2, [pc, #636]	@ (8007ebc <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 8007c40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007c44:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c46:	f000 bc1d 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for I2C2 */
    else
    {
      frequency = 0U;
 8007c4a:	2300      	movs	r3, #0
 8007c4c:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c4e:	f000 bc19 	b.w	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C3)
 8007c52:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007c56:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8007c5a:	430b      	orrs	r3, r1
 8007c5c:	d151      	bne.n	8007d02 <HAL_RCCEx_GetPeriphCLKFreq+0xbce>
  {
    /* Get the current I2C3 source */
    srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8007c5e:	4b96      	ldr	r3, [pc, #600]	@ (8007eb8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8007c60:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007c64:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007c68:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8007c6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c6c:	2bc0      	cmp	r3, #192	@ 0xc0
 8007c6e:	d024      	beq.n	8007cba <HAL_RCCEx_GetPeriphCLKFreq+0xb86>
 8007c70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c72:	2bc0      	cmp	r3, #192	@ 0xc0
 8007c74:	d842      	bhi.n	8007cfc <HAL_RCCEx_GetPeriphCLKFreq+0xbc8>
 8007c76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c78:	2b80      	cmp	r3, #128	@ 0x80
 8007c7a:	d00d      	beq.n	8007c98 <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
 8007c7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c7e:	2b80      	cmp	r3, #128	@ 0x80
 8007c80:	d83c      	bhi.n	8007cfc <HAL_RCCEx_GetPeriphCLKFreq+0xbc8>
 8007c82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d003      	beq.n	8007c90 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
 8007c88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c8a:	2b40      	cmp	r3, #64	@ 0x40
 8007c8c:	d011      	beq.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xb7e>
 8007c8e:	e035      	b.n	8007cfc <HAL_RCCEx_GetPeriphCLKFreq+0xbc8>
    {
      case RCC_I2C3CLKSOURCE_PCLK3:
      {
        frequency = HAL_RCC_GetPCLK3Freq();
 8007c90:	f7fd ffcc 	bl	8005c2c <HAL_RCC_GetPCLK3Freq>
 8007c94:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8007c96:	e3f5      	b.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      case RCC_I2C3CLKSOURCE_HSI:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007c98:	4b87      	ldr	r3, [pc, #540]	@ (8007eb8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007ca0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007ca4:	d102      	bne.n	8007cac <HAL_RCCEx_GetPeriphCLKFreq+0xb78>
        {
          frequency = HSI_VALUE;
 8007ca6:	4b86      	ldr	r3, [pc, #536]	@ (8007ec0 <HAL_RCCEx_GetPeriphCLKFreq+0xd8c>)
 8007ca8:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007caa:	e3eb      	b.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8007cac:	2300      	movs	r3, #0
 8007cae:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007cb0:	e3e8      	b.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      case RCC_I2C3CLKSOURCE_SYSCLK:
      {
        frequency = HAL_RCC_GetSysClockFreq();
 8007cb2:	f7fd fe77 	bl	80059a4 <HAL_RCC_GetSysClockFreq>
 8007cb6:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8007cb8:	e3e4      	b.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      case RCC_I2C3CLKSOURCE_MSIK:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8007cba:	4b7f      	ldr	r3, [pc, #508]	@ (8007eb8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	f003 0320 	and.w	r3, r3, #32
 8007cc2:	2b20      	cmp	r3, #32
 8007cc4:	d117      	bne.n	8007cf6 <HAL_RCCEx_GetPeriphCLKFreq+0xbc2>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007cc6:	4b7c      	ldr	r3, [pc, #496]	@ (8007eb8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8007cc8:	689b      	ldr	r3, [r3, #8]
 8007cca:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d005      	beq.n	8007cde <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
 8007cd2:	4b79      	ldr	r3, [pc, #484]	@ (8007eb8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8007cd4:	689b      	ldr	r3, [r3, #8]
 8007cd6:	0e1b      	lsrs	r3, r3, #24
 8007cd8:	f003 030f 	and.w	r3, r3, #15
 8007cdc:	e006      	b.n	8007cec <HAL_RCCEx_GetPeriphCLKFreq+0xbb8>
 8007cde:	4b76      	ldr	r3, [pc, #472]	@ (8007eb8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8007ce0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007ce4:	041b      	lsls	r3, r3, #16
 8007ce6:	0e1b      	lsrs	r3, r3, #24
 8007ce8:	f003 030f 	and.w	r3, r3, #15
 8007cec:	4a73      	ldr	r2, [pc, #460]	@ (8007ebc <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 8007cee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007cf2:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007cf4:	e3c6      	b.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8007cf6:	2300      	movs	r3, #0
 8007cf8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007cfa:	e3c3      	b.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      default:
      {
        frequency = 0U;
 8007cfc:	2300      	movs	r3, #0
 8007cfe:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007d00:	e3c0      	b.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C4)
 8007d02:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007d06:	f5a2 0180 	sub.w	r1, r2, #4194304	@ 0x400000
 8007d0a:	430b      	orrs	r3, r1
 8007d0c:	d147      	bne.n	8007d9e <HAL_RCCEx_GetPeriphCLKFreq+0xc6a>
  {
    /* Get the current I2C4 source */
    srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 8007d0e:	4b6a      	ldr	r3, [pc, #424]	@ (8007eb8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8007d10:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007d14:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8007d18:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C4CLKSOURCE_PCLK1)
 8007d1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d103      	bne.n	8007d28 <HAL_RCCEx_GetPeriphCLKFreq+0xbf4>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8007d20:	f7fd ff5c 	bl	8005bdc <HAL_RCC_GetPCLK1Freq>
 8007d24:	6378      	str	r0, [r7, #52]	@ 0x34
 8007d26:	e3ad      	b.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_I2C4CLKSOURCE_SYSCLK)
 8007d28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d2a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007d2e:	d103      	bne.n	8007d38 <HAL_RCCEx_GetPeriphCLKFreq+0xc04>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8007d30:	f7fd fe38 	bl	80059a4 <HAL_RCC_GetSysClockFreq>
 8007d34:	6378      	str	r0, [r7, #52]	@ 0x34
 8007d36:	e3a5      	b.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 8007d38:	4b5f      	ldr	r3, [pc, #380]	@ (8007eb8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007d40:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007d44:	d106      	bne.n	8007d54 <HAL_RCCEx_GetPeriphCLKFreq+0xc20>
 8007d46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d48:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007d4c:	d102      	bne.n	8007d54 <HAL_RCCEx_GetPeriphCLKFreq+0xc20>
    {
      frequency = HSI_VALUE;
 8007d4e:	4b5c      	ldr	r3, [pc, #368]	@ (8007ec0 <HAL_RCCEx_GetPeriphCLKFreq+0xd8c>)
 8007d50:	637b      	str	r3, [r7, #52]	@ 0x34
 8007d52:	e397      	b.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C4CLKSOURCE_MSIK))
 8007d54:	4b58      	ldr	r3, [pc, #352]	@ (8007eb8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	f003 0320 	and.w	r3, r3, #32
 8007d5c:	2b20      	cmp	r3, #32
 8007d5e:	d11b      	bne.n	8007d98 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
 8007d60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d62:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8007d66:	d117      	bne.n	8007d98 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007d68:	4b53      	ldr	r3, [pc, #332]	@ (8007eb8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8007d6a:	689b      	ldr	r3, [r3, #8]
 8007d6c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d005      	beq.n	8007d80 <HAL_RCCEx_GetPeriphCLKFreq+0xc4c>
 8007d74:	4b50      	ldr	r3, [pc, #320]	@ (8007eb8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8007d76:	689b      	ldr	r3, [r3, #8]
 8007d78:	0e1b      	lsrs	r3, r3, #24
 8007d7a:	f003 030f 	and.w	r3, r3, #15
 8007d7e:	e006      	b.n	8007d8e <HAL_RCCEx_GetPeriphCLKFreq+0xc5a>
 8007d80:	4b4d      	ldr	r3, [pc, #308]	@ (8007eb8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8007d82:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007d86:	041b      	lsls	r3, r3, #16
 8007d88:	0e1b      	lsrs	r3, r3, #24
 8007d8a:	f003 030f 	and.w	r3, r3, #15
 8007d8e:	4a4b      	ldr	r2, [pc, #300]	@ (8007ebc <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 8007d90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007d94:	637b      	str	r3, [r7, #52]	@ 0x34
 8007d96:	e375      	b.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for I2C4 */
    else
    {
      frequency = 0U;
 8007d98:	2300      	movs	r3, #0
 8007d9a:	637b      	str	r3, [r7, #52]	@ 0x34
 8007d9c:	e372      	b.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    {
      frequency = 0U;
    }
  }
#endif /* I2C6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM34)
 8007d9e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007da2:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8007da6:	430b      	orrs	r3, r1
 8007da8:	d164      	bne.n	8007e74 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>
  {
    /* Get the current LPTIM34 source */
    srcclk = __HAL_RCC_GET_LPTIM34_SOURCE();
 8007daa:	4b43      	ldr	r3, [pc, #268]	@ (8007eb8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8007dac:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007db0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007db4:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM34CLKSOURCE_MSIK)
 8007db6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d120      	bne.n	8007dfe <HAL_RCCEx_GetPeriphCLKFreq+0xcca>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8007dbc:	4b3e      	ldr	r3, [pc, #248]	@ (8007eb8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	f003 0320 	and.w	r3, r3, #32
 8007dc4:	2b20      	cmp	r3, #32
 8007dc6:	d117      	bne.n	8007df8 <HAL_RCCEx_GetPeriphCLKFreq+0xcc4>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007dc8:	4b3b      	ldr	r3, [pc, #236]	@ (8007eb8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8007dca:	689b      	ldr	r3, [r3, #8]
 8007dcc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d005      	beq.n	8007de0 <HAL_RCCEx_GetPeriphCLKFreq+0xcac>
 8007dd4:	4b38      	ldr	r3, [pc, #224]	@ (8007eb8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8007dd6:	689b      	ldr	r3, [r3, #8]
 8007dd8:	0e1b      	lsrs	r3, r3, #24
 8007dda:	f003 030f 	and.w	r3, r3, #15
 8007dde:	e006      	b.n	8007dee <HAL_RCCEx_GetPeriphCLKFreq+0xcba>
 8007de0:	4b35      	ldr	r3, [pc, #212]	@ (8007eb8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8007de2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007de6:	041b      	lsls	r3, r3, #16
 8007de8:	0e1b      	lsrs	r3, r3, #24
 8007dea:	f003 030f 	and.w	r3, r3, #15
 8007dee:	4a33      	ldr	r2, [pc, #204]	@ (8007ebc <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 8007df0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007df4:	637b      	str	r3, [r7, #52]	@ 0x34
 8007df6:	e345      	b.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = 0U;
 8007df8:	2300      	movs	r3, #0
 8007dfa:	637b      	str	r3, [r7, #52]	@ 0x34
 8007dfc:	e342      	b.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSI))
 8007dfe:	4b2e      	ldr	r3, [pc, #184]	@ (8007eb8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8007e00:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007e04:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007e08:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007e0c:	d112      	bne.n	8007e34 <HAL_RCCEx_GetPeriphCLKFreq+0xd00>
 8007e0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e10:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007e14:	d10e      	bne.n	8007e34 <HAL_RCCEx_GetPeriphCLKFreq+0xd00>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007e16:	4b28      	ldr	r3, [pc, #160]	@ (8007eb8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8007e18:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007e1c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007e20:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007e24:	d102      	bne.n	8007e2c <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
      {
        frequency = LSI_VALUE / 128U;
 8007e26:	23fa      	movs	r3, #250	@ 0xfa
 8007e28:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007e2a:	e32b      	b.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = LSI_VALUE;
 8007e2c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8007e30:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007e32:	e327      	b.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_HSI))
 8007e34:	4b20      	ldr	r3, [pc, #128]	@ (8007eb8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007e3c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007e40:	d106      	bne.n	8007e50 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>
 8007e42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e44:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007e48:	d102      	bne.n	8007e50 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>
    {
      frequency = HSI_VALUE;
 8007e4a:	4b1d      	ldr	r3, [pc, #116]	@ (8007ec0 <HAL_RCCEx_GetPeriphCLKFreq+0xd8c>)
 8007e4c:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e4e:	e319      	b.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSE))
 8007e50:	4b19      	ldr	r3, [pc, #100]	@ (8007eb8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8007e52:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007e56:	f003 0302 	and.w	r3, r3, #2
 8007e5a:	2b02      	cmp	r3, #2
 8007e5c:	d107      	bne.n	8007e6e <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
 8007e5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e60:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007e64:	d103      	bne.n	8007e6e <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
    {
      frequency = LSE_VALUE;
 8007e66:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007e6a:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e6c:	e30a      	b.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for LPTIM34 */
    else
    {
      frequency = 0U;
 8007e6e:	2300      	movs	r3, #0
 8007e70:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e72:	e307      	b.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM1)
 8007e74:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007e78:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 8007e7c:	430b      	orrs	r3, r1
 8007e7e:	d16b      	bne.n	8007f58 <HAL_RCCEx_GetPeriphCLKFreq+0xe24>
  {
    /* Get the current LPTIM1 source */
    srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8007e80:	4b0d      	ldr	r3, [pc, #52]	@ (8007eb8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8007e82:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007e86:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007e8a:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM1CLKSOURCE_MSIK)
 8007e8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d127      	bne.n	8007ee2 <HAL_RCCEx_GetPeriphCLKFreq+0xdae>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8007e92:	4b09      	ldr	r3, [pc, #36]	@ (8007eb8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	f003 0320 	and.w	r3, r3, #32
 8007e9a:	2b20      	cmp	r3, #32
 8007e9c:	d11e      	bne.n	8007edc <HAL_RCCEx_GetPeriphCLKFreq+0xda8>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007e9e:	4b06      	ldr	r3, [pc, #24]	@ (8007eb8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8007ea0:	689b      	ldr	r3, [r3, #8]
 8007ea2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d00c      	beq.n	8007ec4 <HAL_RCCEx_GetPeriphCLKFreq+0xd90>
 8007eaa:	4b03      	ldr	r3, [pc, #12]	@ (8007eb8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8007eac:	689b      	ldr	r3, [r3, #8]
 8007eae:	0e1b      	lsrs	r3, r3, #24
 8007eb0:	f003 030f 	and.w	r3, r3, #15
 8007eb4:	e00d      	b.n	8007ed2 <HAL_RCCEx_GetPeriphCLKFreq+0xd9e>
 8007eb6:	bf00      	nop
 8007eb8:	46020c00 	.word	0x46020c00
 8007ebc:	0800aca0 	.word	0x0800aca0
 8007ec0:	00f42400 	.word	0x00f42400
 8007ec4:	4b94      	ldr	r3, [pc, #592]	@ (8008118 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8007ec6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007eca:	041b      	lsls	r3, r3, #16
 8007ecc:	0e1b      	lsrs	r3, r3, #24
 8007ece:	f003 030f 	and.w	r3, r3, #15
 8007ed2:	4a92      	ldr	r2, [pc, #584]	@ (800811c <HAL_RCCEx_GetPeriphCLKFreq+0xfe8>)
 8007ed4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007ed8:	637b      	str	r3, [r7, #52]	@ 0x34
 8007eda:	e2d3      	b.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = 0U;
 8007edc:	2300      	movs	r3, #0
 8007ede:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ee0:	e2d0      	b.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
 8007ee2:	4b8d      	ldr	r3, [pc, #564]	@ (8008118 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8007ee4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007ee8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007eec:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007ef0:	d112      	bne.n	8007f18 <HAL_RCCEx_GetPeriphCLKFreq+0xde4>
 8007ef2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ef4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007ef8:	d10e      	bne.n	8007f18 <HAL_RCCEx_GetPeriphCLKFreq+0xde4>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007efa:	4b87      	ldr	r3, [pc, #540]	@ (8008118 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8007efc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007f00:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007f04:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007f08:	d102      	bne.n	8007f10 <HAL_RCCEx_GetPeriphCLKFreq+0xddc>
      {
        frequency = LSI_VALUE / 128U;
 8007f0a:	23fa      	movs	r3, #250	@ 0xfa
 8007f0c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007f0e:	e2b9      	b.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = LSI_VALUE;
 8007f10:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8007f14:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007f16:	e2b5      	b.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
 8007f18:	4b7f      	ldr	r3, [pc, #508]	@ (8008118 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007f20:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007f24:	d106      	bne.n	8007f34 <HAL_RCCEx_GetPeriphCLKFreq+0xe00>
 8007f26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f28:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007f2c:	d102      	bne.n	8007f34 <HAL_RCCEx_GetPeriphCLKFreq+0xe00>
    {
      frequency = HSI_VALUE;
 8007f2e:	4b7c      	ldr	r3, [pc, #496]	@ (8008120 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007f30:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f32:	e2a7      	b.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE))
 8007f34:	4b78      	ldr	r3, [pc, #480]	@ (8008118 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8007f36:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007f3a:	f003 0302 	and.w	r3, r3, #2
 8007f3e:	2b02      	cmp	r3, #2
 8007f40:	d107      	bne.n	8007f52 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
 8007f42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f44:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007f48:	d103      	bne.n	8007f52 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
    {
      frequency = LSE_VALUE;
 8007f4a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007f4e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f50:	e298      	b.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for LPTIM1 */
    else
    {
      frequency = 0U;
 8007f52:	2300      	movs	r3, #0
 8007f54:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f56:	e295      	b.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM2)
 8007f58:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007f5c:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8007f60:	430b      	orrs	r3, r1
 8007f62:	d147      	bne.n	8007ff4 <HAL_RCCEx_GetPeriphCLKFreq+0xec0>
  {
    /* Get the current LPTIM2 source */
    srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8007f64:	4b6c      	ldr	r3, [pc, #432]	@ (8008118 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8007f66:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007f6a:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8007f6e:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 8007f70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d103      	bne.n	8007f7e <HAL_RCCEx_GetPeriphCLKFreq+0xe4a>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8007f76:	f7fd fe31 	bl	8005bdc <HAL_RCC_GetPCLK1Freq>
 8007f7a:	6378      	str	r0, [r7, #52]	@ 0x34
 8007f7c:	e282      	b.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSI))
 8007f7e:	4b66      	ldr	r3, [pc, #408]	@ (8008118 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8007f80:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007f84:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007f88:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007f8c:	d112      	bne.n	8007fb4 <HAL_RCCEx_GetPeriphCLKFreq+0xe80>
 8007f8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f90:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007f94:	d10e      	bne.n	8007fb4 <HAL_RCCEx_GetPeriphCLKFreq+0xe80>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007f96:	4b60      	ldr	r3, [pc, #384]	@ (8008118 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8007f98:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007f9c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007fa0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007fa4:	d102      	bne.n	8007fac <HAL_RCCEx_GetPeriphCLKFreq+0xe78>
      {
        frequency = LSI_VALUE / 128U;
 8007fa6:	23fa      	movs	r3, #250	@ 0xfa
 8007fa8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007faa:	e26b      	b.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = LSI_VALUE;
 8007fac:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8007fb0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007fb2:	e267      	b.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_HSI))
 8007fb4:	4b58      	ldr	r3, [pc, #352]	@ (8008118 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007fbc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007fc0:	d106      	bne.n	8007fd0 <HAL_RCCEx_GetPeriphCLKFreq+0xe9c>
 8007fc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fc4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8007fc8:	d102      	bne.n	8007fd0 <HAL_RCCEx_GetPeriphCLKFreq+0xe9c>
    {
      frequency = HSI_VALUE;
 8007fca:	4b55      	ldr	r3, [pc, #340]	@ (8008120 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007fcc:	637b      	str	r3, [r7, #52]	@ 0x34
 8007fce:	e259      	b.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSE))
 8007fd0:	4b51      	ldr	r3, [pc, #324]	@ (8008118 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8007fd2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007fd6:	f003 0302 	and.w	r3, r3, #2
 8007fda:	2b02      	cmp	r3, #2
 8007fdc:	d107      	bne.n	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0xeba>
 8007fde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fe0:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8007fe4:	d103      	bne.n	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0xeba>
    {
      frequency = LSE_VALUE;
 8007fe6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007fea:	637b      	str	r3, [r7, #52]	@ 0x34
 8007fec:	e24a      	b.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for LPTIM2 */
    else
    {
      frequency = 0U;
 8007fee:	2300      	movs	r3, #0
 8007ff0:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ff2:	e247      	b.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN1)
 8007ff4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007ff8:	f102 4178 	add.w	r1, r2, #4160749568	@ 0xf8000000
 8007ffc:	430b      	orrs	r3, r1
 8007ffe:	d12d      	bne.n	800805c <HAL_RCCEx_GetPeriphCLKFreq+0xf28>
  {
    /* Get the current FDCAN1 kernel source */
    srcclk = __HAL_RCC_GET_FDCAN1_SOURCE();
 8008000:	4b45      	ldr	r3, [pc, #276]	@ (8008118 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8008002:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008006:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 800800a:	633b      	str	r3, [r7, #48]	@ 0x30

    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCAN1CLKSOURCE_HSE))
 800800c:	4b42      	ldr	r3, [pc, #264]	@ (8008118 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008014:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008018:	d105      	bne.n	8008026 <HAL_RCCEx_GetPeriphCLKFreq+0xef2>
 800801a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800801c:	2b00      	cmp	r3, #0
 800801e:	d102      	bne.n	8008026 <HAL_RCCEx_GetPeriphCLKFreq+0xef2>
    {
      frequency = HSE_VALUE;
 8008020:	4b3f      	ldr	r3, [pc, #252]	@ (8008120 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008022:	637b      	str	r3, [r7, #52]	@ 0x34
 8008024:	e22e      	b.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL1) /* PLL1 ? */
 8008026:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008028:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800802c:	d107      	bne.n	800803e <HAL_RCCEx_GetPeriphCLKFreq+0xf0a>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800802e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008032:	4618      	mov	r0, r3
 8008034:	f7fe fc70 	bl	8006918 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_Q_Frequency;
 8008038:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800803a:	637b      	str	r3, [r7, #52]	@ 0x34
 800803c:	e222      	b.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL2) /* PLL2 ? */
 800803e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008040:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008044:	d107      	bne.n	8008056 <HAL_RCCEx_GetPeriphCLKFreq+0xf22>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008046:	f107 0318 	add.w	r3, r7, #24
 800804a:	4618      	mov	r0, r3
 800804c:	f7fe fdbe 	bl	8006bcc <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_P_Frequency;
 8008050:	69bb      	ldr	r3, [r7, #24]
 8008052:	637b      	str	r3, [r7, #52]	@ 0x34
 8008054:	e216      	b.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for FDCAN1 */
    else
    {
      frequency = 0U;
 8008056:	2300      	movs	r3, #0
 8008058:	637b      	str	r3, [r7, #52]	@ 0x34
 800805a:	e213      	b.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI1)
 800805c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008060:	f5a2 0100 	sub.w	r1, r2, #8388608	@ 0x800000
 8008064:	430b      	orrs	r3, r1
 8008066:	d15d      	bne.n	8008124 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>
  {
    /* Get the current SPI1 kernel source */
    srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 8008068:	4b2b      	ldr	r3, [pc, #172]	@ (8008118 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 800806a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800806e:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8008072:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 8008074:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008076:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800807a:	d028      	beq.n	80080ce <HAL_RCCEx_GetPeriphCLKFreq+0xf9a>
 800807c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800807e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008082:	d845      	bhi.n	8008110 <HAL_RCCEx_GetPeriphCLKFreq+0xfdc>
 8008084:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008086:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800808a:	d013      	beq.n	80080b4 <HAL_RCCEx_GetPeriphCLKFreq+0xf80>
 800808c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800808e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008092:	d83d      	bhi.n	8008110 <HAL_RCCEx_GetPeriphCLKFreq+0xfdc>
 8008094:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008096:	2b00      	cmp	r3, #0
 8008098:	d004      	beq.n	80080a4 <HAL_RCCEx_GetPeriphCLKFreq+0xf70>
 800809a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800809c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80080a0:	d004      	beq.n	80080ac <HAL_RCCEx_GetPeriphCLKFreq+0xf78>
 80080a2:	e035      	b.n	8008110 <HAL_RCCEx_GetPeriphCLKFreq+0xfdc>
    {
      case RCC_SPI1CLKSOURCE_PCLK2:

        frequency = HAL_RCC_GetPCLK2Freq();
 80080a4:	f7fd fdae 	bl	8005c04 <HAL_RCC_GetPCLK2Freq>
 80080a8:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80080aa:	e1eb      	b.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI1CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 80080ac:	f7fd fc7a 	bl	80059a4 <HAL_RCC_GetSysClockFreq>
 80080b0:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80080b2:	e1e7      	b.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI1CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80080b4:	4b18      	ldr	r3, [pc, #96]	@ (8008118 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80080bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80080c0:	d102      	bne.n	80080c8 <HAL_RCCEx_GetPeriphCLKFreq+0xf94>
        {
          frequency = HSI_VALUE;
 80080c2:	4b17      	ldr	r3, [pc, #92]	@ (8008120 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80080c4:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80080c6:	e1dd      	b.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 80080c8:	2300      	movs	r3, #0
 80080ca:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80080cc:	e1da      	b.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80080ce:	4b12      	ldr	r3, [pc, #72]	@ (8008118 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	f003 0320 	and.w	r3, r3, #32
 80080d6:	2b20      	cmp	r3, #32
 80080d8:	d117      	bne.n	800810a <HAL_RCCEx_GetPeriphCLKFreq+0xfd6>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80080da:	4b0f      	ldr	r3, [pc, #60]	@ (8008118 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 80080dc:	689b      	ldr	r3, [r3, #8]
 80080de:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d005      	beq.n	80080f2 <HAL_RCCEx_GetPeriphCLKFreq+0xfbe>
 80080e6:	4b0c      	ldr	r3, [pc, #48]	@ (8008118 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 80080e8:	689b      	ldr	r3, [r3, #8]
 80080ea:	0e1b      	lsrs	r3, r3, #24
 80080ec:	f003 030f 	and.w	r3, r3, #15
 80080f0:	e006      	b.n	8008100 <HAL_RCCEx_GetPeriphCLKFreq+0xfcc>
 80080f2:	4b09      	ldr	r3, [pc, #36]	@ (8008118 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 80080f4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80080f8:	041b      	lsls	r3, r3, #16
 80080fa:	0e1b      	lsrs	r3, r3, #24
 80080fc:	f003 030f 	and.w	r3, r3, #15
 8008100:	4a06      	ldr	r2, [pc, #24]	@ (800811c <HAL_RCCEx_GetPeriphCLKFreq+0xfe8>)
 8008102:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008106:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8008108:	e1bc      	b.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 800810a:	2300      	movs	r3, #0
 800810c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800810e:	e1b9      	b.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default:

        frequency = 0U;
 8008110:	2300      	movs	r3, #0
 8008112:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008114:	e1b6      	b.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
 8008116:	bf00      	nop
 8008118:	46020c00 	.word	0x46020c00
 800811c:	0800aca0 	.word	0x0800aca0
 8008120:	00f42400 	.word	0x00f42400
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI2)
 8008124:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008128:	f102 417f 	add.w	r1, r2, #4278190080	@ 0xff000000
 800812c:	430b      	orrs	r3, r1
 800812e:	d156      	bne.n	80081de <HAL_RCCEx_GetPeriphCLKFreq+0x10aa>
  {
    /* Get the current SPI2 kernel source */
    srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 8008130:	4ba5      	ldr	r3, [pc, #660]	@ (80083c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8008132:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008136:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800813a:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 800813c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800813e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008142:	d028      	beq.n	8008196 <HAL_RCCEx_GetPeriphCLKFreq+0x1062>
 8008144:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008146:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800814a:	d845      	bhi.n	80081d8 <HAL_RCCEx_GetPeriphCLKFreq+0x10a4>
 800814c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800814e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008152:	d013      	beq.n	800817c <HAL_RCCEx_GetPeriphCLKFreq+0x1048>
 8008154:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008156:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800815a:	d83d      	bhi.n	80081d8 <HAL_RCCEx_GetPeriphCLKFreq+0x10a4>
 800815c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800815e:	2b00      	cmp	r3, #0
 8008160:	d004      	beq.n	800816c <HAL_RCCEx_GetPeriphCLKFreq+0x1038>
 8008162:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008164:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008168:	d004      	beq.n	8008174 <HAL_RCCEx_GetPeriphCLKFreq+0x1040>
 800816a:	e035      	b.n	80081d8 <HAL_RCCEx_GetPeriphCLKFreq+0x10a4>
    {
      case RCC_SPI2CLKSOURCE_PCLK1:

        frequency = HAL_RCC_GetPCLK1Freq();
 800816c:	f7fd fd36 	bl	8005bdc <HAL_RCC_GetPCLK1Freq>
 8008170:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8008172:	e187      	b.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI2CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8008174:	f7fd fc16 	bl	80059a4 <HAL_RCC_GetSysClockFreq>
 8008178:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800817a:	e183      	b.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI2CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800817c:	4b92      	ldr	r3, [pc, #584]	@ (80083c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008184:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008188:	d102      	bne.n	8008190 <HAL_RCCEx_GetPeriphCLKFreq+0x105c>
        {
          frequency = HSI_VALUE;
 800818a:	4b90      	ldr	r3, [pc, #576]	@ (80083cc <HAL_RCCEx_GetPeriphCLKFreq+0x1298>)
 800818c:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800818e:	e179      	b.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8008190:	2300      	movs	r3, #0
 8008192:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008194:	e176      	b.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI2CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8008196:	4b8c      	ldr	r3, [pc, #560]	@ (80083c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	f003 0320 	and.w	r3, r3, #32
 800819e:	2b20      	cmp	r3, #32
 80081a0:	d117      	bne.n	80081d2 <HAL_RCCEx_GetPeriphCLKFreq+0x109e>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80081a2:	4b89      	ldr	r3, [pc, #548]	@ (80083c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 80081a4:	689b      	ldr	r3, [r3, #8]
 80081a6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d005      	beq.n	80081ba <HAL_RCCEx_GetPeriphCLKFreq+0x1086>
 80081ae:	4b86      	ldr	r3, [pc, #536]	@ (80083c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 80081b0:	689b      	ldr	r3, [r3, #8]
 80081b2:	0e1b      	lsrs	r3, r3, #24
 80081b4:	f003 030f 	and.w	r3, r3, #15
 80081b8:	e006      	b.n	80081c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1094>
 80081ba:	4b83      	ldr	r3, [pc, #524]	@ (80083c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 80081bc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80081c0:	041b      	lsls	r3, r3, #16
 80081c2:	0e1b      	lsrs	r3, r3, #24
 80081c4:	f003 030f 	and.w	r3, r3, #15
 80081c8:	4a81      	ldr	r2, [pc, #516]	@ (80083d0 <HAL_RCCEx_GetPeriphCLKFreq+0x129c>)
 80081ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80081ce:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80081d0:	e158      	b.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 80081d2:	2300      	movs	r3, #0
 80081d4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80081d6:	e155      	b.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default:

        frequency = 0U;
 80081d8:	2300      	movs	r3, #0
 80081da:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80081dc:	e152      	b.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI3)
 80081de:	e9d7 2300 	ldrd	r2, r3, [r7]
 80081e2:	f102 417e 	add.w	r1, r2, #4261412864	@ 0xfe000000
 80081e6:	430b      	orrs	r3, r1
 80081e8:	d177      	bne.n	80082da <HAL_RCCEx_GetPeriphCLKFreq+0x11a6>
  {
    /* Get the current SPI3 kernel source */
    srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 80081ea:	4b77      	ldr	r3, [pc, #476]	@ (80083c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 80081ec:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80081f0:	f003 0318 	and.w	r3, r3, #24
 80081f4:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 80081f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081f8:	2b18      	cmp	r3, #24
 80081fa:	d86b      	bhi.n	80082d4 <HAL_RCCEx_GetPeriphCLKFreq+0x11a0>
 80081fc:	a201      	add	r2, pc, #4	@ (adr r2, 8008204 <HAL_RCCEx_GetPeriphCLKFreq+0x10d0>)
 80081fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008202:	bf00      	nop
 8008204:	08008269 	.word	0x08008269
 8008208:	080082d5 	.word	0x080082d5
 800820c:	080082d5 	.word	0x080082d5
 8008210:	080082d5 	.word	0x080082d5
 8008214:	080082d5 	.word	0x080082d5
 8008218:	080082d5 	.word	0x080082d5
 800821c:	080082d5 	.word	0x080082d5
 8008220:	080082d5 	.word	0x080082d5
 8008224:	08008271 	.word	0x08008271
 8008228:	080082d5 	.word	0x080082d5
 800822c:	080082d5 	.word	0x080082d5
 8008230:	080082d5 	.word	0x080082d5
 8008234:	080082d5 	.word	0x080082d5
 8008238:	080082d5 	.word	0x080082d5
 800823c:	080082d5 	.word	0x080082d5
 8008240:	080082d5 	.word	0x080082d5
 8008244:	08008279 	.word	0x08008279
 8008248:	080082d5 	.word	0x080082d5
 800824c:	080082d5 	.word	0x080082d5
 8008250:	080082d5 	.word	0x080082d5
 8008254:	080082d5 	.word	0x080082d5
 8008258:	080082d5 	.word	0x080082d5
 800825c:	080082d5 	.word	0x080082d5
 8008260:	080082d5 	.word	0x080082d5
 8008264:	08008293 	.word	0x08008293
    {
      case RCC_SPI3CLKSOURCE_PCLK3:

        frequency = HAL_RCC_GetPCLK3Freq();
 8008268:	f7fd fce0 	bl	8005c2c <HAL_RCC_GetPCLK3Freq>
 800826c:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800826e:	e109      	b.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI3CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8008270:	f7fd fb98 	bl	80059a4 <HAL_RCC_GetSysClockFreq>
 8008274:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8008276:	e105      	b.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI3CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008278:	4b53      	ldr	r3, [pc, #332]	@ (80083c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008280:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008284:	d102      	bne.n	800828c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>
        {
          frequency = HSI_VALUE;
 8008286:	4b51      	ldr	r3, [pc, #324]	@ (80083cc <HAL_RCCEx_GetPeriphCLKFreq+0x1298>)
 8008288:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800828a:	e0fb      	b.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 800828c:	2300      	movs	r3, #0
 800828e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008290:	e0f8      	b.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI3CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8008292:	4b4d      	ldr	r3, [pc, #308]	@ (80083c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	f003 0320 	and.w	r3, r3, #32
 800829a:	2b20      	cmp	r3, #32
 800829c:	d117      	bne.n	80082ce <HAL_RCCEx_GetPeriphCLKFreq+0x119a>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800829e:	4b4a      	ldr	r3, [pc, #296]	@ (80083c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 80082a0:	689b      	ldr	r3, [r3, #8]
 80082a2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d005      	beq.n	80082b6 <HAL_RCCEx_GetPeriphCLKFreq+0x1182>
 80082aa:	4b47      	ldr	r3, [pc, #284]	@ (80083c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 80082ac:	689b      	ldr	r3, [r3, #8]
 80082ae:	0e1b      	lsrs	r3, r3, #24
 80082b0:	f003 030f 	and.w	r3, r3, #15
 80082b4:	e006      	b.n	80082c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1190>
 80082b6:	4b44      	ldr	r3, [pc, #272]	@ (80083c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 80082b8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80082bc:	041b      	lsls	r3, r3, #16
 80082be:	0e1b      	lsrs	r3, r3, #24
 80082c0:	f003 030f 	and.w	r3, r3, #15
 80082c4:	4a42      	ldr	r2, [pc, #264]	@ (80083d0 <HAL_RCCEx_GetPeriphCLKFreq+0x129c>)
 80082c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80082ca:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80082cc:	e0da      	b.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 80082ce:	2300      	movs	r3, #0
 80082d0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80082d2:	e0d7      	b.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default:

        frequency = 0U;
 80082d4:	2300      	movs	r3, #0
 80082d6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80082d8:	e0d4      	b.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_OSPI)
 80082da:	e9d7 2300 	ldrd	r2, r3, [r7]
 80082de:	f102 417c 	add.w	r1, r2, #4227858432	@ 0xfc000000
 80082e2:	430b      	orrs	r3, r1
 80082e4:	d155      	bne.n	8008392 <HAL_RCCEx_GetPeriphCLKFreq+0x125e>
  {
    /* Get the current OSPI kernel source */
    srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 80082e6:	4b38      	ldr	r3, [pc, #224]	@ (80083c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 80082e8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80082ec:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80082f0:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 80082f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082f4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80082f8:	d013      	beq.n	8008322 <HAL_RCCEx_GetPeriphCLKFreq+0x11ee>
 80082fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082fc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008300:	d844      	bhi.n	800838c <HAL_RCCEx_GetPeriphCLKFreq+0x1258>
 8008302:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008304:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008308:	d013      	beq.n	8008332 <HAL_RCCEx_GetPeriphCLKFreq+0x11fe>
 800830a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800830c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008310:	d83c      	bhi.n	800838c <HAL_RCCEx_GetPeriphCLKFreq+0x1258>
 8008312:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008314:	2b00      	cmp	r3, #0
 8008316:	d014      	beq.n	8008342 <HAL_RCCEx_GetPeriphCLKFreq+0x120e>
 8008318:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800831a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800831e:	d014      	beq.n	800834a <HAL_RCCEx_GetPeriphCLKFreq+0x1216>
 8008320:	e034      	b.n	800838c <HAL_RCCEx_GetPeriphCLKFreq+0x1258>
    {
      case RCC_OSPICLKSOURCE_PLL2:

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008322:	f107 0318 	add.w	r3, r7, #24
 8008326:	4618      	mov	r0, r3
 8008328:	f7fe fc50 	bl	8006bcc <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 800832c:	69fb      	ldr	r3, [r7, #28]
 800832e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008330:	e0a8      	b.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_OSPICLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008332:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008336:	4618      	mov	r0, r3
 8008338:	f7fe faee 	bl	8006918 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 800833c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800833e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008340:	e0a0      	b.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_OSPICLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8008342:	f7fd fb2f 	bl	80059a4 <HAL_RCC_GetSysClockFreq>
 8008346:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8008348:	e09c      	b.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_OSPICLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800834a:	4b1f      	ldr	r3, [pc, #124]	@ (80083c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	f003 0320 	and.w	r3, r3, #32
 8008352:	2b20      	cmp	r3, #32
 8008354:	d117      	bne.n	8008386 <HAL_RCCEx_GetPeriphCLKFreq+0x1252>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8008356:	4b1c      	ldr	r3, [pc, #112]	@ (80083c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8008358:	689b      	ldr	r3, [r3, #8]
 800835a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800835e:	2b00      	cmp	r3, #0
 8008360:	d005      	beq.n	800836e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
 8008362:	4b19      	ldr	r3, [pc, #100]	@ (80083c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8008364:	689b      	ldr	r3, [r3, #8]
 8008366:	0e1b      	lsrs	r3, r3, #24
 8008368:	f003 030f 	and.w	r3, r3, #15
 800836c:	e006      	b.n	800837c <HAL_RCCEx_GetPeriphCLKFreq+0x1248>
 800836e:	4b16      	ldr	r3, [pc, #88]	@ (80083c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8008370:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008374:	041b      	lsls	r3, r3, #16
 8008376:	0e1b      	lsrs	r3, r3, #24
 8008378:	f003 030f 	and.w	r3, r3, #15
 800837c:	4a14      	ldr	r2, [pc, #80]	@ (80083d0 <HAL_RCCEx_GetPeriphCLKFreq+0x129c>)
 800837e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008382:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8008384:	e07e      	b.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8008386:	2300      	movs	r3, #0
 8008388:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800838a:	e07b      	b.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default:

        frequency = 0U;
 800838c:	2300      	movs	r3, #0
 800838e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008390:	e078      	b.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
        frequency = 0U;
        break;
    }
  }
#endif /* defined(HSPI1) */
  else if (PeriphClk == RCC_PERIPHCLK_DAC1)
 8008392:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008396:	f102 4170 	add.w	r1, r2, #4026531840	@ 0xf0000000
 800839a:	430b      	orrs	r3, r1
 800839c:	d138      	bne.n	8008410 <HAL_RCCEx_GetPeriphCLKFreq+0x12dc>
  {
    /* Get the current DAC1 kernel source */
    srcclk = __HAL_RCC_GET_DAC1_SOURCE();
 800839e:	4b0a      	ldr	r3, [pc, #40]	@ (80083c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 80083a0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80083a4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80083a8:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if DAC1 clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSE))
 80083aa:	4b07      	ldr	r3, [pc, #28]	@ (80083c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 80083ac:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80083b0:	f003 0302 	and.w	r3, r3, #2
 80083b4:	2b02      	cmp	r3, #2
 80083b6:	d10d      	bne.n	80083d4 <HAL_RCCEx_GetPeriphCLKFreq+0x12a0>
 80083b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d10a      	bne.n	80083d4 <HAL_RCCEx_GetPeriphCLKFreq+0x12a0>
    {
      frequency = LSE_VALUE;
 80083be:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80083c2:	637b      	str	r3, [r7, #52]	@ 0x34
 80083c4:	e05e      	b.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
 80083c6:	bf00      	nop
 80083c8:	46020c00 	.word	0x46020c00
 80083cc:	00f42400 	.word	0x00f42400
 80083d0:	0800aca0 	.word	0x0800aca0
    }
    /* Check if LSI is ready and if DAC1 clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSI))
 80083d4:	4b2e      	ldr	r3, [pc, #184]	@ (8008490 <HAL_RCCEx_GetPeriphCLKFreq+0x135c>)
 80083d6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80083da:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80083de:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80083e2:	d112      	bne.n	800840a <HAL_RCCEx_GetPeriphCLKFreq+0x12d6>
 80083e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083e6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80083ea:	d10e      	bne.n	800840a <HAL_RCCEx_GetPeriphCLKFreq+0x12d6>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80083ec:	4b28      	ldr	r3, [pc, #160]	@ (8008490 <HAL_RCCEx_GetPeriphCLKFreq+0x135c>)
 80083ee:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80083f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80083f6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80083fa:	d102      	bne.n	8008402 <HAL_RCCEx_GetPeriphCLKFreq+0x12ce>
      {
        frequency = LSI_VALUE / 128U;
 80083fc:	23fa      	movs	r3, #250	@ 0xfa
 80083fe:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8008400:	e040      	b.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = LSI_VALUE;
 8008402:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008406:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8008408:	e03c      	b.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    /* Clock not enabled for DAC1*/
    else
    {
      frequency = 0U;
 800840a:	2300      	movs	r3, #0
 800840c:	637b      	str	r3, [r7, #52]	@ 0x34
 800840e:	e039      	b.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }

  }
  else if (PeriphClk == RCC_PERIPHCLK_RNG)
 8008410:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008414:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8008418:	430b      	orrs	r3, r1
 800841a:	d131      	bne.n	8008480 <HAL_RCCEx_GetPeriphCLKFreq+0x134c>
  {
    /* Get the current RNG kernel source */
    srcclk = __HAL_RCC_GET_RNG_SOURCE();
 800841c:	4b1c      	ldr	r3, [pc, #112]	@ (8008490 <HAL_RCCEx_GetPeriphCLKFreq+0x135c>)
 800841e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008422:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8008426:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if HSI48 is ready and if RNG clock selection is HSI48 */
    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 8008428:	4b19      	ldr	r3, [pc, #100]	@ (8008490 <HAL_RCCEx_GetPeriphCLKFreq+0x135c>)
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008430:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008434:	d105      	bne.n	8008442 <HAL_RCCEx_GetPeriphCLKFreq+0x130e>
 8008436:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008438:	2b00      	cmp	r3, #0
 800843a:	d102      	bne.n	8008442 <HAL_RCCEx_GetPeriphCLKFreq+0x130e>
    {
      frequency = HSI48_VALUE;
 800843c:	4b15      	ldr	r3, [pc, #84]	@ (8008494 <HAL_RCCEx_GetPeriphCLKFreq+0x1360>)
 800843e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008440:	e020      	b.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }

    /* Check if HSI48 is ready and if RNG clock selection is HSI48_DIV2 */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48_DIV2))
 8008442:	4b13      	ldr	r3, [pc, #76]	@ (8008490 <HAL_RCCEx_GetPeriphCLKFreq+0x135c>)
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800844a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800844e:	d106      	bne.n	800845e <HAL_RCCEx_GetPeriphCLKFreq+0x132a>
 8008450:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008452:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008456:	d102      	bne.n	800845e <HAL_RCCEx_GetPeriphCLKFreq+0x132a>
    {
      frequency = HSI48_VALUE >> 1U ;
 8008458:	4b0f      	ldr	r3, [pc, #60]	@ (8008498 <HAL_RCCEx_GetPeriphCLKFreq+0x1364>)
 800845a:	637b      	str	r3, [r7, #52]	@ 0x34
 800845c:	e012      	b.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }

    /* Check if HSI is ready and if RNG clock selection is HSI */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI))
 800845e:	4b0c      	ldr	r3, [pc, #48]	@ (8008490 <HAL_RCCEx_GetPeriphCLKFreq+0x135c>)
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008466:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800846a:	d106      	bne.n	800847a <HAL_RCCEx_GetPeriphCLKFreq+0x1346>
 800846c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800846e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008472:	d102      	bne.n	800847a <HAL_RCCEx_GetPeriphCLKFreq+0x1346>
    {
      frequency = HSI_VALUE;
 8008474:	4b09      	ldr	r3, [pc, #36]	@ (800849c <HAL_RCCEx_GetPeriphCLKFreq+0x1368>)
 8008476:	637b      	str	r3, [r7, #52]	@ 0x34
 8008478:	e004      	b.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for RNG */
    else
    {
      frequency = 0U;
 800847a:	2300      	movs	r3, #0
 800847c:	637b      	str	r3, [r7, #52]	@ 0x34
 800847e:	e001      	b.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
  }
#endif /* defined(USB_OTG_HS) */

  else
  {
    frequency = 0;
 8008480:	2300      	movs	r3, #0
 8008482:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  return (frequency);
 8008484:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8008486:	4618      	mov	r0, r3
 8008488:	3738      	adds	r7, #56	@ 0x38
 800848a:	46bd      	mov	sp, r7
 800848c:	bd80      	pop	{r7, pc}
 800848e:	bf00      	nop
 8008490:	46020c00 	.word	0x46020c00
 8008494:	02dc6c00 	.word	0x02dc6c00
 8008498:	016e3600 	.word	0x016e3600
 800849c:	00f42400 	.word	0x00f42400

080084a0 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 80084a0:	b580      	push	{r7, lr}
 80084a2:	b084      	sub	sp, #16
 80084a4:	af00      	add	r7, sp, #0
 80084a6:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLLQ_VALUE(pll2->PLL2Q));
  assert_param(IS_RCC_PLLR_VALUE(pll2->PLL2R));

  /* Disable  PLL2 */
  __HAL_RCC_PLL2_DISABLE();
 80084a8:	4b47      	ldr	r3, [pc, #284]	@ (80085c8 <RCCEx_PLL2_Config+0x128>)
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	4a46      	ldr	r2, [pc, #280]	@ (80085c8 <RCCEx_PLL2_Config+0x128>)
 80084ae:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80084b2:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80084b4:	f7f9 f988 	bl	80017c8 <HAL_GetTick>
 80084b8:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80084ba:	e008      	b.n	80084ce <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80084bc:	f7f9 f984 	bl	80017c8 <HAL_GetTick>
 80084c0:	4602      	mov	r2, r0
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	1ad3      	subs	r3, r2, r3
 80084c6:	2b02      	cmp	r3, #2
 80084c8:	d901      	bls.n	80084ce <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 80084ca:	2303      	movs	r3, #3
 80084cc:	e077      	b.n	80085be <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80084ce:	4b3e      	ldr	r3, [pc, #248]	@ (80085c8 <RCCEx_PLL2_Config+0x128>)
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d1f0      	bne.n	80084bc <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 80084da:	4b3b      	ldr	r3, [pc, #236]	@ (80085c8 <RCCEx_PLL2_Config+0x128>)
 80084dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084de:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80084e2:	f023 0303 	bic.w	r3, r3, #3
 80084e6:	687a      	ldr	r2, [r7, #4]
 80084e8:	6811      	ldr	r1, [r2, #0]
 80084ea:	687a      	ldr	r2, [r7, #4]
 80084ec:	6852      	ldr	r2, [r2, #4]
 80084ee:	3a01      	subs	r2, #1
 80084f0:	0212      	lsls	r2, r2, #8
 80084f2:	430a      	orrs	r2, r1
 80084f4:	4934      	ldr	r1, [pc, #208]	@ (80085c8 <RCCEx_PLL2_Config+0x128>)
 80084f6:	4313      	orrs	r3, r2
 80084f8:	62cb      	str	r3, [r1, #44]	@ 0x2c
 80084fa:	4b33      	ldr	r3, [pc, #204]	@ (80085c8 <RCCEx_PLL2_Config+0x128>)
 80084fc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80084fe:	4b33      	ldr	r3, [pc, #204]	@ (80085cc <RCCEx_PLL2_Config+0x12c>)
 8008500:	4013      	ands	r3, r2
 8008502:	687a      	ldr	r2, [r7, #4]
 8008504:	6892      	ldr	r2, [r2, #8]
 8008506:	3a01      	subs	r2, #1
 8008508:	f3c2 0108 	ubfx	r1, r2, #0, #9
 800850c:	687a      	ldr	r2, [r7, #4]
 800850e:	68d2      	ldr	r2, [r2, #12]
 8008510:	3a01      	subs	r2, #1
 8008512:	0252      	lsls	r2, r2, #9
 8008514:	b292      	uxth	r2, r2
 8008516:	4311      	orrs	r1, r2
 8008518:	687a      	ldr	r2, [r7, #4]
 800851a:	6912      	ldr	r2, [r2, #16]
 800851c:	3a01      	subs	r2, #1
 800851e:	0412      	lsls	r2, r2, #16
 8008520:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8008524:	4311      	orrs	r1, r2
 8008526:	687a      	ldr	r2, [r7, #4]
 8008528:	6952      	ldr	r2, [r2, #20]
 800852a:	3a01      	subs	r2, #1
 800852c:	0612      	lsls	r2, r2, #24
 800852e:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8008532:	430a      	orrs	r2, r1
 8008534:	4924      	ldr	r1, [pc, #144]	@ (80085c8 <RCCEx_PLL2_Config+0x128>)
 8008536:	4313      	orrs	r3, r2
 8008538:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 800853a:	4b23      	ldr	r3, [pc, #140]	@ (80085c8 <RCCEx_PLL2_Config+0x128>)
 800853c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800853e:	f023 020c 	bic.w	r2, r3, #12
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	699b      	ldr	r3, [r3, #24]
 8008546:	4920      	ldr	r1, [pc, #128]	@ (80085c8 <RCCEx_PLL2_Config+0x128>)
 8008548:	4313      	orrs	r3, r2
 800854a:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2CLKOUT_ENABLE(pll2->PLL2ClockOut);
 800854c:	4b1e      	ldr	r3, [pc, #120]	@ (80085c8 <RCCEx_PLL2_Config+0x128>)
 800854e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	6a1b      	ldr	r3, [r3, #32]
 8008554:	491c      	ldr	r1, [pc, #112]	@ (80085c8 <RCCEx_PLL2_Config+0x128>)
 8008556:	4313      	orrs	r3, r2
 8008558:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_DISABLE();
 800855a:	4b1b      	ldr	r3, [pc, #108]	@ (80085c8 <RCCEx_PLL2_Config+0x128>)
 800855c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800855e:	4a1a      	ldr	r2, [pc, #104]	@ (80085c8 <RCCEx_PLL2_Config+0x128>)
 8008560:	f023 0310 	bic.w	r3, r3, #16
 8008564:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8008566:	4b18      	ldr	r3, [pc, #96]	@ (80085c8 <RCCEx_PLL2_Config+0x128>)
 8008568:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800856a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800856e:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8008572:	687a      	ldr	r2, [r7, #4]
 8008574:	69d2      	ldr	r2, [r2, #28]
 8008576:	00d2      	lsls	r2, r2, #3
 8008578:	4913      	ldr	r1, [pc, #76]	@ (80085c8 <RCCEx_PLL2_Config+0x128>)
 800857a:	4313      	orrs	r3, r2
 800857c:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_ENABLE();
 800857e:	4b12      	ldr	r3, [pc, #72]	@ (80085c8 <RCCEx_PLL2_Config+0x128>)
 8008580:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008582:	4a11      	ldr	r2, [pc, #68]	@ (80085c8 <RCCEx_PLL2_Config+0x128>)
 8008584:	f043 0310 	orr.w	r3, r3, #16
 8008588:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2 */
  __HAL_RCC_PLL2_ENABLE();
 800858a:	4b0f      	ldr	r3, [pc, #60]	@ (80085c8 <RCCEx_PLL2_Config+0x128>)
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	4a0e      	ldr	r2, [pc, #56]	@ (80085c8 <RCCEx_PLL2_Config+0x128>)
 8008590:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008594:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8008596:	f7f9 f917 	bl	80017c8 <HAL_GetTick>
 800859a:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800859c:	e008      	b.n	80085b0 <RCCEx_PLL2_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800859e:	f7f9 f913 	bl	80017c8 <HAL_GetTick>
 80085a2:	4602      	mov	r2, r0
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	1ad3      	subs	r3, r2, r3
 80085a8:	2b02      	cmp	r3, #2
 80085aa:	d901      	bls.n	80085b0 <RCCEx_PLL2_Config+0x110>
    {
      return HAL_TIMEOUT;
 80085ac:	2303      	movs	r3, #3
 80085ae:	e006      	b.n	80085be <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80085b0:	4b05      	ldr	r3, [pc, #20]	@ (80085c8 <RCCEx_PLL2_Config+0x128>)
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d0f0      	beq.n	800859e <RCCEx_PLL2_Config+0xfe>
    }
  }
  return HAL_OK;
 80085bc:	2300      	movs	r3, #0

}
 80085be:	4618      	mov	r0, r3
 80085c0:	3710      	adds	r7, #16
 80085c2:	46bd      	mov	sp, r7
 80085c4:	bd80      	pop	{r7, pc}
 80085c6:	bf00      	nop
 80085c8:	46020c00 	.word	0x46020c00
 80085cc:	80800000 	.word	0x80800000

080085d0 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters as well as VCI clock ranges.
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 80085d0:	b580      	push	{r7, lr}
 80085d2:	b084      	sub	sp, #16
 80085d4:	af00      	add	r7, sp, #0
 80085d6:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLLQ_VALUE(pll3->PLL3Q));
  assert_param(IS_RCC_PLLR_VALUE(pll3->PLL3R));

  /* Disable  PLL3 */
  __HAL_RCC_PLL3_DISABLE();
 80085d8:	4b47      	ldr	r3, [pc, #284]	@ (80086f8 <RCCEx_PLL3_Config+0x128>)
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	4a46      	ldr	r2, [pc, #280]	@ (80086f8 <RCCEx_PLL3_Config+0x128>)
 80085de:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80085e2:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80085e4:	f7f9 f8f0 	bl	80017c8 <HAL_GetTick>
 80085e8:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80085ea:	e008      	b.n	80085fe <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80085ec:	f7f9 f8ec 	bl	80017c8 <HAL_GetTick>
 80085f0:	4602      	mov	r2, r0
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	1ad3      	subs	r3, r2, r3
 80085f6:	2b02      	cmp	r3, #2
 80085f8:	d901      	bls.n	80085fe <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 80085fa:	2303      	movs	r3, #3
 80085fc:	e077      	b.n	80086ee <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80085fe:	4b3e      	ldr	r3, [pc, #248]	@ (80086f8 <RCCEx_PLL3_Config+0x128>)
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008606:	2b00      	cmp	r3, #0
 8008608:	d1f0      	bne.n	80085ec <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 800860a:	4b3b      	ldr	r3, [pc, #236]	@ (80086f8 <RCCEx_PLL3_Config+0x128>)
 800860c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800860e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8008612:	f023 0303 	bic.w	r3, r3, #3
 8008616:	687a      	ldr	r2, [r7, #4]
 8008618:	6811      	ldr	r1, [r2, #0]
 800861a:	687a      	ldr	r2, [r7, #4]
 800861c:	6852      	ldr	r2, [r2, #4]
 800861e:	3a01      	subs	r2, #1
 8008620:	0212      	lsls	r2, r2, #8
 8008622:	430a      	orrs	r2, r1
 8008624:	4934      	ldr	r1, [pc, #208]	@ (80086f8 <RCCEx_PLL3_Config+0x128>)
 8008626:	4313      	orrs	r3, r2
 8008628:	630b      	str	r3, [r1, #48]	@ 0x30
 800862a:	4b33      	ldr	r3, [pc, #204]	@ (80086f8 <RCCEx_PLL3_Config+0x128>)
 800862c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800862e:	4b33      	ldr	r3, [pc, #204]	@ (80086fc <RCCEx_PLL3_Config+0x12c>)
 8008630:	4013      	ands	r3, r2
 8008632:	687a      	ldr	r2, [r7, #4]
 8008634:	6892      	ldr	r2, [r2, #8]
 8008636:	3a01      	subs	r2, #1
 8008638:	f3c2 0108 	ubfx	r1, r2, #0, #9
 800863c:	687a      	ldr	r2, [r7, #4]
 800863e:	68d2      	ldr	r2, [r2, #12]
 8008640:	3a01      	subs	r2, #1
 8008642:	0252      	lsls	r2, r2, #9
 8008644:	b292      	uxth	r2, r2
 8008646:	4311      	orrs	r1, r2
 8008648:	687a      	ldr	r2, [r7, #4]
 800864a:	6912      	ldr	r2, [r2, #16]
 800864c:	3a01      	subs	r2, #1
 800864e:	0412      	lsls	r2, r2, #16
 8008650:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8008654:	4311      	orrs	r1, r2
 8008656:	687a      	ldr	r2, [r7, #4]
 8008658:	6952      	ldr	r2, [r2, #20]
 800865a:	3a01      	subs	r2, #1
 800865c:	0612      	lsls	r2, r2, #24
 800865e:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8008662:	430a      	orrs	r2, r1
 8008664:	4924      	ldr	r1, [pc, #144]	@ (80086f8 <RCCEx_PLL3_Config+0x128>)
 8008666:	4313      	orrs	r3, r2
 8008668:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE);
 800866a:	4b23      	ldr	r3, [pc, #140]	@ (80086f8 <RCCEx_PLL3_Config+0x128>)
 800866c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800866e:	f023 020c 	bic.w	r2, r3, #12
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	699b      	ldr	r3, [r3, #24]
 8008676:	4920      	ldr	r1, [pc, #128]	@ (80086f8 <RCCEx_PLL3_Config+0x128>)
 8008678:	4313      	orrs	r3, r2
 800867a:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3CLKOUT_ENABLE(pll3->PLL3ClockOut);
 800867c:	4b1e      	ldr	r3, [pc, #120]	@ (80086f8 <RCCEx_PLL3_Config+0x128>)
 800867e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	6a1b      	ldr	r3, [r3, #32]
 8008684:	491c      	ldr	r1, [pc, #112]	@ (80086f8 <RCCEx_PLL3_Config+0x128>)
 8008686:	4313      	orrs	r3, r2
 8008688:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_DISABLE();
 800868a:	4b1b      	ldr	r3, [pc, #108]	@ (80086f8 <RCCEx_PLL3_Config+0x128>)
 800868c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800868e:	4a1a      	ldr	r2, [pc, #104]	@ (80086f8 <RCCEx_PLL3_Config+0x128>)
 8008690:	f023 0310 	bic.w	r3, r3, #16
 8008694:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8008696:	4b18      	ldr	r3, [pc, #96]	@ (80086f8 <RCCEx_PLL3_Config+0x128>)
 8008698:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800869a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800869e:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80086a2:	687a      	ldr	r2, [r7, #4]
 80086a4:	69d2      	ldr	r2, [r2, #28]
 80086a6:	00d2      	lsls	r2, r2, #3
 80086a8:	4913      	ldr	r1, [pc, #76]	@ (80086f8 <RCCEx_PLL3_Config+0x128>)
 80086aa:	4313      	orrs	r3, r2
 80086ac:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_ENABLE();
 80086ae:	4b12      	ldr	r3, [pc, #72]	@ (80086f8 <RCCEx_PLL3_Config+0x128>)
 80086b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80086b2:	4a11      	ldr	r2, [pc, #68]	@ (80086f8 <RCCEx_PLL3_Config+0x128>)
 80086b4:	f043 0310 	orr.w	r3, r3, #16
 80086b8:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3 */
  __HAL_RCC_PLL3_ENABLE();
 80086ba:	4b0f      	ldr	r3, [pc, #60]	@ (80086f8 <RCCEx_PLL3_Config+0x128>)
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	4a0e      	ldr	r2, [pc, #56]	@ (80086f8 <RCCEx_PLL3_Config+0x128>)
 80086c0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80086c4:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80086c6:	f7f9 f87f 	bl	80017c8 <HAL_GetTick>
 80086ca:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80086cc:	e008      	b.n	80086e0 <RCCEx_PLL3_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80086ce:	f7f9 f87b 	bl	80017c8 <HAL_GetTick>
 80086d2:	4602      	mov	r2, r0
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	1ad3      	subs	r3, r2, r3
 80086d8:	2b02      	cmp	r3, #2
 80086da:	d901      	bls.n	80086e0 <RCCEx_PLL3_Config+0x110>
    {
      return HAL_TIMEOUT;
 80086dc:	2303      	movs	r3, #3
 80086de:	e006      	b.n	80086ee <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80086e0:	4b05      	ldr	r3, [pc, #20]	@ (80086f8 <RCCEx_PLL3_Config+0x128>)
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d0f0      	beq.n	80086ce <RCCEx_PLL3_Config+0xfe>
    }
  }
  return HAL_OK;
 80086ec:	2300      	movs	r3, #0
}
 80086ee:	4618      	mov	r0, r3
 80086f0:	3710      	adds	r7, #16
 80086f2:	46bd      	mov	sp, r7
 80086f4:	bd80      	pop	{r7, pc}
 80086f6:	bf00      	nop
 80086f8:	46020c00 	.word	0x46020c00
 80086fc:	80800000 	.word	0x80800000

08008700 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008700:	b580      	push	{r7, lr}
 8008702:	b082      	sub	sp, #8
 8008704:	af00      	add	r7, sp, #0
 8008706:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	2b00      	cmp	r3, #0
 800870c:	d101      	bne.n	8008712 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800870e:	2301      	movs	r3, #1
 8008710:	e049      	b.n	80087a6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008718:	b2db      	uxtb	r3, r3
 800871a:	2b00      	cmp	r3, #0
 800871c:	d106      	bne.n	800872c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	2200      	movs	r2, #0
 8008722:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008726:	6878      	ldr	r0, [r7, #4]
 8008728:	f7f8 fbc2 	bl	8000eb0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	2202      	movs	r2, #2
 8008730:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	681a      	ldr	r2, [r3, #0]
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	3304      	adds	r3, #4
 800873c:	4619      	mov	r1, r3
 800873e:	4610      	mov	r0, r2
 8008740:	f000 fbe8 	bl	8008f14 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	2201      	movs	r2, #1
 8008748:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	2201      	movs	r2, #1
 8008750:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	2201      	movs	r2, #1
 8008758:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	2201      	movs	r2, #1
 8008760:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	2201      	movs	r2, #1
 8008768:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	2201      	movs	r2, #1
 8008770:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	2201      	movs	r2, #1
 8008778:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	2201      	movs	r2, #1
 8008780:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	2201      	movs	r2, #1
 8008788:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	2201      	movs	r2, #1
 8008790:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	2201      	movs	r2, #1
 8008798:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	2201      	movs	r2, #1
 80087a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80087a4:	2300      	movs	r3, #0
}
 80087a6:	4618      	mov	r0, r3
 80087a8:	3708      	adds	r7, #8
 80087aa:	46bd      	mov	sp, r7
 80087ac:	bd80      	pop	{r7, pc}
	...

080087b0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80087b0:	b480      	push	{r7}
 80087b2:	b085      	sub	sp, #20
 80087b4:	af00      	add	r7, sp, #0
 80087b6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80087be:	b2db      	uxtb	r3, r3
 80087c0:	2b01      	cmp	r3, #1
 80087c2:	d001      	beq.n	80087c8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80087c4:	2301      	movs	r3, #1
 80087c6:	e06a      	b.n	800889e <HAL_TIM_Base_Start+0xee>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	2202      	movs	r2, #2
 80087cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	4a35      	ldr	r2, [pc, #212]	@ (80088ac <HAL_TIM_Base_Start+0xfc>)
 80087d6:	4293      	cmp	r3, r2
 80087d8:	d040      	beq.n	800885c <HAL_TIM_Base_Start+0xac>
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	4a34      	ldr	r2, [pc, #208]	@ (80088b0 <HAL_TIM_Base_Start+0x100>)
 80087e0:	4293      	cmp	r3, r2
 80087e2:	d03b      	beq.n	800885c <HAL_TIM_Base_Start+0xac>
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80087ec:	d036      	beq.n	800885c <HAL_TIM_Base_Start+0xac>
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80087f6:	d031      	beq.n	800885c <HAL_TIM_Base_Start+0xac>
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	4a2d      	ldr	r2, [pc, #180]	@ (80088b4 <HAL_TIM_Base_Start+0x104>)
 80087fe:	4293      	cmp	r3, r2
 8008800:	d02c      	beq.n	800885c <HAL_TIM_Base_Start+0xac>
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	4a2c      	ldr	r2, [pc, #176]	@ (80088b8 <HAL_TIM_Base_Start+0x108>)
 8008808:	4293      	cmp	r3, r2
 800880a:	d027      	beq.n	800885c <HAL_TIM_Base_Start+0xac>
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	4a2a      	ldr	r2, [pc, #168]	@ (80088bc <HAL_TIM_Base_Start+0x10c>)
 8008812:	4293      	cmp	r3, r2
 8008814:	d022      	beq.n	800885c <HAL_TIM_Base_Start+0xac>
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	4a29      	ldr	r2, [pc, #164]	@ (80088c0 <HAL_TIM_Base_Start+0x110>)
 800881c:	4293      	cmp	r3, r2
 800881e:	d01d      	beq.n	800885c <HAL_TIM_Base_Start+0xac>
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	4a27      	ldr	r2, [pc, #156]	@ (80088c4 <HAL_TIM_Base_Start+0x114>)
 8008826:	4293      	cmp	r3, r2
 8008828:	d018      	beq.n	800885c <HAL_TIM_Base_Start+0xac>
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	4a26      	ldr	r2, [pc, #152]	@ (80088c8 <HAL_TIM_Base_Start+0x118>)
 8008830:	4293      	cmp	r3, r2
 8008832:	d013      	beq.n	800885c <HAL_TIM_Base_Start+0xac>
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	4a24      	ldr	r2, [pc, #144]	@ (80088cc <HAL_TIM_Base_Start+0x11c>)
 800883a:	4293      	cmp	r3, r2
 800883c:	d00e      	beq.n	800885c <HAL_TIM_Base_Start+0xac>
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	4a23      	ldr	r2, [pc, #140]	@ (80088d0 <HAL_TIM_Base_Start+0x120>)
 8008844:	4293      	cmp	r3, r2
 8008846:	d009      	beq.n	800885c <HAL_TIM_Base_Start+0xac>
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	4a21      	ldr	r2, [pc, #132]	@ (80088d4 <HAL_TIM_Base_Start+0x124>)
 800884e:	4293      	cmp	r3, r2
 8008850:	d004      	beq.n	800885c <HAL_TIM_Base_Start+0xac>
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	4a20      	ldr	r2, [pc, #128]	@ (80088d8 <HAL_TIM_Base_Start+0x128>)
 8008858:	4293      	cmp	r3, r2
 800885a:	d115      	bne.n	8008888 <HAL_TIM_Base_Start+0xd8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	689a      	ldr	r2, [r3, #8]
 8008862:	4b1e      	ldr	r3, [pc, #120]	@ (80088dc <HAL_TIM_Base_Start+0x12c>)
 8008864:	4013      	ands	r3, r2
 8008866:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	2b06      	cmp	r3, #6
 800886c:	d015      	beq.n	800889a <HAL_TIM_Base_Start+0xea>
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008874:	d011      	beq.n	800889a <HAL_TIM_Base_Start+0xea>
    {
      __HAL_TIM_ENABLE(htim);
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	681a      	ldr	r2, [r3, #0]
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	f042 0201 	orr.w	r2, r2, #1
 8008884:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008886:	e008      	b.n	800889a <HAL_TIM_Base_Start+0xea>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	681a      	ldr	r2, [r3, #0]
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	f042 0201 	orr.w	r2, r2, #1
 8008896:	601a      	str	r2, [r3, #0]
 8008898:	e000      	b.n	800889c <HAL_TIM_Base_Start+0xec>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800889a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800889c:	2300      	movs	r3, #0
}
 800889e:	4618      	mov	r0, r3
 80088a0:	3714      	adds	r7, #20
 80088a2:	46bd      	mov	sp, r7
 80088a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088a8:	4770      	bx	lr
 80088aa:	bf00      	nop
 80088ac:	40012c00 	.word	0x40012c00
 80088b0:	50012c00 	.word	0x50012c00
 80088b4:	40000400 	.word	0x40000400
 80088b8:	50000400 	.word	0x50000400
 80088bc:	40000800 	.word	0x40000800
 80088c0:	50000800 	.word	0x50000800
 80088c4:	40000c00 	.word	0x40000c00
 80088c8:	50000c00 	.word	0x50000c00
 80088cc:	40013400 	.word	0x40013400
 80088d0:	50013400 	.word	0x50013400
 80088d4:	40014000 	.word	0x40014000
 80088d8:	50014000 	.word	0x50014000
 80088dc:	00010007 	.word	0x00010007

080088e0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80088e0:	b480      	push	{r7}
 80088e2:	b085      	sub	sp, #20
 80088e4:	af00      	add	r7, sp, #0
 80088e6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80088ee:	b2db      	uxtb	r3, r3
 80088f0:	2b01      	cmp	r3, #1
 80088f2:	d001      	beq.n	80088f8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80088f4:	2301      	movs	r3, #1
 80088f6:	e072      	b.n	80089de <HAL_TIM_Base_Start_IT+0xfe>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	2202      	movs	r2, #2
 80088fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	68da      	ldr	r2, [r3, #12]
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	f042 0201 	orr.w	r2, r2, #1
 800890e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	4a35      	ldr	r2, [pc, #212]	@ (80089ec <HAL_TIM_Base_Start_IT+0x10c>)
 8008916:	4293      	cmp	r3, r2
 8008918:	d040      	beq.n	800899c <HAL_TIM_Base_Start_IT+0xbc>
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	4a34      	ldr	r2, [pc, #208]	@ (80089f0 <HAL_TIM_Base_Start_IT+0x110>)
 8008920:	4293      	cmp	r3, r2
 8008922:	d03b      	beq.n	800899c <HAL_TIM_Base_Start_IT+0xbc>
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800892c:	d036      	beq.n	800899c <HAL_TIM_Base_Start_IT+0xbc>
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008936:	d031      	beq.n	800899c <HAL_TIM_Base_Start_IT+0xbc>
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	4a2d      	ldr	r2, [pc, #180]	@ (80089f4 <HAL_TIM_Base_Start_IT+0x114>)
 800893e:	4293      	cmp	r3, r2
 8008940:	d02c      	beq.n	800899c <HAL_TIM_Base_Start_IT+0xbc>
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	4a2c      	ldr	r2, [pc, #176]	@ (80089f8 <HAL_TIM_Base_Start_IT+0x118>)
 8008948:	4293      	cmp	r3, r2
 800894a:	d027      	beq.n	800899c <HAL_TIM_Base_Start_IT+0xbc>
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	4a2a      	ldr	r2, [pc, #168]	@ (80089fc <HAL_TIM_Base_Start_IT+0x11c>)
 8008952:	4293      	cmp	r3, r2
 8008954:	d022      	beq.n	800899c <HAL_TIM_Base_Start_IT+0xbc>
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	4a29      	ldr	r2, [pc, #164]	@ (8008a00 <HAL_TIM_Base_Start_IT+0x120>)
 800895c:	4293      	cmp	r3, r2
 800895e:	d01d      	beq.n	800899c <HAL_TIM_Base_Start_IT+0xbc>
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	4a27      	ldr	r2, [pc, #156]	@ (8008a04 <HAL_TIM_Base_Start_IT+0x124>)
 8008966:	4293      	cmp	r3, r2
 8008968:	d018      	beq.n	800899c <HAL_TIM_Base_Start_IT+0xbc>
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	4a26      	ldr	r2, [pc, #152]	@ (8008a08 <HAL_TIM_Base_Start_IT+0x128>)
 8008970:	4293      	cmp	r3, r2
 8008972:	d013      	beq.n	800899c <HAL_TIM_Base_Start_IT+0xbc>
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	4a24      	ldr	r2, [pc, #144]	@ (8008a0c <HAL_TIM_Base_Start_IT+0x12c>)
 800897a:	4293      	cmp	r3, r2
 800897c:	d00e      	beq.n	800899c <HAL_TIM_Base_Start_IT+0xbc>
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	4a23      	ldr	r2, [pc, #140]	@ (8008a10 <HAL_TIM_Base_Start_IT+0x130>)
 8008984:	4293      	cmp	r3, r2
 8008986:	d009      	beq.n	800899c <HAL_TIM_Base_Start_IT+0xbc>
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	4a21      	ldr	r2, [pc, #132]	@ (8008a14 <HAL_TIM_Base_Start_IT+0x134>)
 800898e:	4293      	cmp	r3, r2
 8008990:	d004      	beq.n	800899c <HAL_TIM_Base_Start_IT+0xbc>
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	4a20      	ldr	r2, [pc, #128]	@ (8008a18 <HAL_TIM_Base_Start_IT+0x138>)
 8008998:	4293      	cmp	r3, r2
 800899a:	d115      	bne.n	80089c8 <HAL_TIM_Base_Start_IT+0xe8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	689a      	ldr	r2, [r3, #8]
 80089a2:	4b1e      	ldr	r3, [pc, #120]	@ (8008a1c <HAL_TIM_Base_Start_IT+0x13c>)
 80089a4:	4013      	ands	r3, r2
 80089a6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	2b06      	cmp	r3, #6
 80089ac:	d015      	beq.n	80089da <HAL_TIM_Base_Start_IT+0xfa>
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80089b4:	d011      	beq.n	80089da <HAL_TIM_Base_Start_IT+0xfa>
    {
      __HAL_TIM_ENABLE(htim);
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	681a      	ldr	r2, [r3, #0]
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	f042 0201 	orr.w	r2, r2, #1
 80089c4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80089c6:	e008      	b.n	80089da <HAL_TIM_Base_Start_IT+0xfa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	681a      	ldr	r2, [r3, #0]
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	f042 0201 	orr.w	r2, r2, #1
 80089d6:	601a      	str	r2, [r3, #0]
 80089d8:	e000      	b.n	80089dc <HAL_TIM_Base_Start_IT+0xfc>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80089da:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80089dc:	2300      	movs	r3, #0
}
 80089de:	4618      	mov	r0, r3
 80089e0:	3714      	adds	r7, #20
 80089e2:	46bd      	mov	sp, r7
 80089e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089e8:	4770      	bx	lr
 80089ea:	bf00      	nop
 80089ec:	40012c00 	.word	0x40012c00
 80089f0:	50012c00 	.word	0x50012c00
 80089f4:	40000400 	.word	0x40000400
 80089f8:	50000400 	.word	0x50000400
 80089fc:	40000800 	.word	0x40000800
 8008a00:	50000800 	.word	0x50000800
 8008a04:	40000c00 	.word	0x40000c00
 8008a08:	50000c00 	.word	0x50000c00
 8008a0c:	40013400 	.word	0x40013400
 8008a10:	50013400 	.word	0x50013400
 8008a14:	40014000 	.word	0x40014000
 8008a18:	50014000 	.word	0x50014000
 8008a1c:	00010007 	.word	0x00010007

08008a20 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008a20:	b580      	push	{r7, lr}
 8008a22:	b084      	sub	sp, #16
 8008a24:	af00      	add	r7, sp, #0
 8008a26:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	68db      	ldr	r3, [r3, #12]
 8008a2e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	691b      	ldr	r3, [r3, #16]
 8008a36:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008a38:	68bb      	ldr	r3, [r7, #8]
 8008a3a:	f003 0302 	and.w	r3, r3, #2
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d020      	beq.n	8008a84 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	f003 0302 	and.w	r3, r3, #2
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d01b      	beq.n	8008a84 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	f06f 0202 	mvn.w	r2, #2
 8008a54:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	2201      	movs	r2, #1
 8008a5a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	699b      	ldr	r3, [r3, #24]
 8008a62:	f003 0303 	and.w	r3, r3, #3
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	d003      	beq.n	8008a72 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008a6a:	6878      	ldr	r0, [r7, #4]
 8008a6c:	f000 fa34 	bl	8008ed8 <HAL_TIM_IC_CaptureCallback>
 8008a70:	e005      	b.n	8008a7e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008a72:	6878      	ldr	r0, [r7, #4]
 8008a74:	f000 fa26 	bl	8008ec4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008a78:	6878      	ldr	r0, [r7, #4]
 8008a7a:	f000 fa37 	bl	8008eec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	2200      	movs	r2, #0
 8008a82:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008a84:	68bb      	ldr	r3, [r7, #8]
 8008a86:	f003 0304 	and.w	r3, r3, #4
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d020      	beq.n	8008ad0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	f003 0304 	and.w	r3, r3, #4
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	d01b      	beq.n	8008ad0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	f06f 0204 	mvn.w	r2, #4
 8008aa0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	2202      	movs	r2, #2
 8008aa6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	699b      	ldr	r3, [r3, #24]
 8008aae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d003      	beq.n	8008abe <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008ab6:	6878      	ldr	r0, [r7, #4]
 8008ab8:	f000 fa0e 	bl	8008ed8 <HAL_TIM_IC_CaptureCallback>
 8008abc:	e005      	b.n	8008aca <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008abe:	6878      	ldr	r0, [r7, #4]
 8008ac0:	f000 fa00 	bl	8008ec4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008ac4:	6878      	ldr	r0, [r7, #4]
 8008ac6:	f000 fa11 	bl	8008eec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	2200      	movs	r2, #0
 8008ace:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008ad0:	68bb      	ldr	r3, [r7, #8]
 8008ad2:	f003 0308 	and.w	r3, r3, #8
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d020      	beq.n	8008b1c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	f003 0308 	and.w	r3, r3, #8
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d01b      	beq.n	8008b1c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	f06f 0208 	mvn.w	r2, #8
 8008aec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	2204      	movs	r2, #4
 8008af2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	69db      	ldr	r3, [r3, #28]
 8008afa:	f003 0303 	and.w	r3, r3, #3
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d003      	beq.n	8008b0a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008b02:	6878      	ldr	r0, [r7, #4]
 8008b04:	f000 f9e8 	bl	8008ed8 <HAL_TIM_IC_CaptureCallback>
 8008b08:	e005      	b.n	8008b16 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008b0a:	6878      	ldr	r0, [r7, #4]
 8008b0c:	f000 f9da 	bl	8008ec4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008b10:	6878      	ldr	r0, [r7, #4]
 8008b12:	f000 f9eb 	bl	8008eec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	2200      	movs	r2, #0
 8008b1a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008b1c:	68bb      	ldr	r3, [r7, #8]
 8008b1e:	f003 0310 	and.w	r3, r3, #16
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	d020      	beq.n	8008b68 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	f003 0310 	and.w	r3, r3, #16
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d01b      	beq.n	8008b68 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	f06f 0210 	mvn.w	r2, #16
 8008b38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	2208      	movs	r2, #8
 8008b3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	69db      	ldr	r3, [r3, #28]
 8008b46:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d003      	beq.n	8008b56 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008b4e:	6878      	ldr	r0, [r7, #4]
 8008b50:	f000 f9c2 	bl	8008ed8 <HAL_TIM_IC_CaptureCallback>
 8008b54:	e005      	b.n	8008b62 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008b56:	6878      	ldr	r0, [r7, #4]
 8008b58:	f000 f9b4 	bl	8008ec4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008b5c:	6878      	ldr	r0, [r7, #4]
 8008b5e:	f000 f9c5 	bl	8008eec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	2200      	movs	r2, #0
 8008b66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008b68:	68bb      	ldr	r3, [r7, #8]
 8008b6a:	f003 0301 	and.w	r3, r3, #1
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	d00c      	beq.n	8008b8c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	f003 0301 	and.w	r3, r3, #1
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d007      	beq.n	8008b8c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	f06f 0201 	mvn.w	r2, #1
 8008b84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008b86:	6878      	ldr	r0, [r7, #4]
 8008b88:	f7f8 f8b0 	bl	8000cec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008b8c:	68bb      	ldr	r3, [r7, #8]
 8008b8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d104      	bne.n	8008ba0 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8008b96:	68bb      	ldr	r3, [r7, #8]
 8008b98:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d00c      	beq.n	8008bba <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d007      	beq.n	8008bba <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8008bb2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008bb4:	6878      	ldr	r0, [r7, #4]
 8008bb6:	f000 fc15 	bl	80093e4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8008bba:	68bb      	ldr	r3, [r7, #8]
 8008bbc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	d00c      	beq.n	8008bde <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d007      	beq.n	8008bde <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8008bd6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008bd8:	6878      	ldr	r0, [r7, #4]
 8008bda:	f000 fc0d 	bl	80093f8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008bde:	68bb      	ldr	r3, [r7, #8]
 8008be0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	d00c      	beq.n	8008c02 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d007      	beq.n	8008c02 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008bfa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008bfc:	6878      	ldr	r0, [r7, #4]
 8008bfe:	f000 f97f 	bl	8008f00 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008c02:	68bb      	ldr	r3, [r7, #8]
 8008c04:	f003 0320 	and.w	r3, r3, #32
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	d00c      	beq.n	8008c26 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	f003 0320 	and.w	r3, r3, #32
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d007      	beq.n	8008c26 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	f06f 0220 	mvn.w	r2, #32
 8008c1e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008c20:	6878      	ldr	r0, [r7, #4]
 8008c22:	f000 fbd5 	bl	80093d0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8008c26:	68bb      	ldr	r3, [r7, #8]
 8008c28:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d00c      	beq.n	8008c4a <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d007      	beq.n	8008c4a <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8008c42:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8008c44:	6878      	ldr	r0, [r7, #4]
 8008c46:	f000 fbe1 	bl	800940c <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8008c4a:	68bb      	ldr	r3, [r7, #8]
 8008c4c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	d00c      	beq.n	8008c6e <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	d007      	beq.n	8008c6e <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8008c66:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8008c68:	6878      	ldr	r0, [r7, #4]
 8008c6a:	f000 fbd9 	bl	8009420 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8008c6e:	68bb      	ldr	r3, [r7, #8]
 8008c70:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	d00c      	beq.n	8008c92 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d007      	beq.n	8008c92 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8008c8a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8008c8c:	6878      	ldr	r0, [r7, #4]
 8008c8e:	f000 fbd1 	bl	8009434 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8008c92:	68bb      	ldr	r3, [r7, #8]
 8008c94:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d00c      	beq.n	8008cb6 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	d007      	beq.n	8008cb6 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8008cae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8008cb0:	6878      	ldr	r0, [r7, #4]
 8008cb2:	f000 fbc9 	bl	8009448 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008cb6:	bf00      	nop
 8008cb8:	3710      	adds	r7, #16
 8008cba:	46bd      	mov	sp, r7
 8008cbc:	bd80      	pop	{r7, pc}
	...

08008cc0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008cc0:	b580      	push	{r7, lr}
 8008cc2:	b084      	sub	sp, #16
 8008cc4:	af00      	add	r7, sp, #0
 8008cc6:	6078      	str	r0, [r7, #4]
 8008cc8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008cca:	2300      	movs	r3, #0
 8008ccc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008cd4:	2b01      	cmp	r3, #1
 8008cd6:	d101      	bne.n	8008cdc <HAL_TIM_ConfigClockSource+0x1c>
 8008cd8:	2302      	movs	r3, #2
 8008cda:	e0e6      	b.n	8008eaa <HAL_TIM_ConfigClockSource+0x1ea>
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	2201      	movs	r2, #1
 8008ce0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	2202      	movs	r2, #2
 8008ce8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	689b      	ldr	r3, [r3, #8]
 8008cf2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008cf4:	68bb      	ldr	r3, [r7, #8]
 8008cf6:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8008cfa:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8008cfe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008d00:	68bb      	ldr	r3, [r7, #8]
 8008d02:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008d06:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	68ba      	ldr	r2, [r7, #8]
 8008d0e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008d10:	683b      	ldr	r3, [r7, #0]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	4a67      	ldr	r2, [pc, #412]	@ (8008eb4 <HAL_TIM_ConfigClockSource+0x1f4>)
 8008d16:	4293      	cmp	r3, r2
 8008d18:	f000 80b1 	beq.w	8008e7e <HAL_TIM_ConfigClockSource+0x1be>
 8008d1c:	4a65      	ldr	r2, [pc, #404]	@ (8008eb4 <HAL_TIM_ConfigClockSource+0x1f4>)
 8008d1e:	4293      	cmp	r3, r2
 8008d20:	f200 80b6 	bhi.w	8008e90 <HAL_TIM_ConfigClockSource+0x1d0>
 8008d24:	4a64      	ldr	r2, [pc, #400]	@ (8008eb8 <HAL_TIM_ConfigClockSource+0x1f8>)
 8008d26:	4293      	cmp	r3, r2
 8008d28:	f000 80a9 	beq.w	8008e7e <HAL_TIM_ConfigClockSource+0x1be>
 8008d2c:	4a62      	ldr	r2, [pc, #392]	@ (8008eb8 <HAL_TIM_ConfigClockSource+0x1f8>)
 8008d2e:	4293      	cmp	r3, r2
 8008d30:	f200 80ae 	bhi.w	8008e90 <HAL_TIM_ConfigClockSource+0x1d0>
 8008d34:	4a61      	ldr	r2, [pc, #388]	@ (8008ebc <HAL_TIM_ConfigClockSource+0x1fc>)
 8008d36:	4293      	cmp	r3, r2
 8008d38:	f000 80a1 	beq.w	8008e7e <HAL_TIM_ConfigClockSource+0x1be>
 8008d3c:	4a5f      	ldr	r2, [pc, #380]	@ (8008ebc <HAL_TIM_ConfigClockSource+0x1fc>)
 8008d3e:	4293      	cmp	r3, r2
 8008d40:	f200 80a6 	bhi.w	8008e90 <HAL_TIM_ConfigClockSource+0x1d0>
 8008d44:	4a5e      	ldr	r2, [pc, #376]	@ (8008ec0 <HAL_TIM_ConfigClockSource+0x200>)
 8008d46:	4293      	cmp	r3, r2
 8008d48:	f000 8099 	beq.w	8008e7e <HAL_TIM_ConfigClockSource+0x1be>
 8008d4c:	4a5c      	ldr	r2, [pc, #368]	@ (8008ec0 <HAL_TIM_ConfigClockSource+0x200>)
 8008d4e:	4293      	cmp	r3, r2
 8008d50:	f200 809e 	bhi.w	8008e90 <HAL_TIM_ConfigClockSource+0x1d0>
 8008d54:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8008d58:	f000 8091 	beq.w	8008e7e <HAL_TIM_ConfigClockSource+0x1be>
 8008d5c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8008d60:	f200 8096 	bhi.w	8008e90 <HAL_TIM_ConfigClockSource+0x1d0>
 8008d64:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008d68:	f000 8089 	beq.w	8008e7e <HAL_TIM_ConfigClockSource+0x1be>
 8008d6c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008d70:	f200 808e 	bhi.w	8008e90 <HAL_TIM_ConfigClockSource+0x1d0>
 8008d74:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008d78:	d03e      	beq.n	8008df8 <HAL_TIM_ConfigClockSource+0x138>
 8008d7a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008d7e:	f200 8087 	bhi.w	8008e90 <HAL_TIM_ConfigClockSource+0x1d0>
 8008d82:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008d86:	f000 8086 	beq.w	8008e96 <HAL_TIM_ConfigClockSource+0x1d6>
 8008d8a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008d8e:	d87f      	bhi.n	8008e90 <HAL_TIM_ConfigClockSource+0x1d0>
 8008d90:	2b70      	cmp	r3, #112	@ 0x70
 8008d92:	d01a      	beq.n	8008dca <HAL_TIM_ConfigClockSource+0x10a>
 8008d94:	2b70      	cmp	r3, #112	@ 0x70
 8008d96:	d87b      	bhi.n	8008e90 <HAL_TIM_ConfigClockSource+0x1d0>
 8008d98:	2b60      	cmp	r3, #96	@ 0x60
 8008d9a:	d050      	beq.n	8008e3e <HAL_TIM_ConfigClockSource+0x17e>
 8008d9c:	2b60      	cmp	r3, #96	@ 0x60
 8008d9e:	d877      	bhi.n	8008e90 <HAL_TIM_ConfigClockSource+0x1d0>
 8008da0:	2b50      	cmp	r3, #80	@ 0x50
 8008da2:	d03c      	beq.n	8008e1e <HAL_TIM_ConfigClockSource+0x15e>
 8008da4:	2b50      	cmp	r3, #80	@ 0x50
 8008da6:	d873      	bhi.n	8008e90 <HAL_TIM_ConfigClockSource+0x1d0>
 8008da8:	2b40      	cmp	r3, #64	@ 0x40
 8008daa:	d058      	beq.n	8008e5e <HAL_TIM_ConfigClockSource+0x19e>
 8008dac:	2b40      	cmp	r3, #64	@ 0x40
 8008dae:	d86f      	bhi.n	8008e90 <HAL_TIM_ConfigClockSource+0x1d0>
 8008db0:	2b30      	cmp	r3, #48	@ 0x30
 8008db2:	d064      	beq.n	8008e7e <HAL_TIM_ConfigClockSource+0x1be>
 8008db4:	2b30      	cmp	r3, #48	@ 0x30
 8008db6:	d86b      	bhi.n	8008e90 <HAL_TIM_ConfigClockSource+0x1d0>
 8008db8:	2b20      	cmp	r3, #32
 8008dba:	d060      	beq.n	8008e7e <HAL_TIM_ConfigClockSource+0x1be>
 8008dbc:	2b20      	cmp	r3, #32
 8008dbe:	d867      	bhi.n	8008e90 <HAL_TIM_ConfigClockSource+0x1d0>
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	d05c      	beq.n	8008e7e <HAL_TIM_ConfigClockSource+0x1be>
 8008dc4:	2b10      	cmp	r3, #16
 8008dc6:	d05a      	beq.n	8008e7e <HAL_TIM_ConfigClockSource+0x1be>
 8008dc8:	e062      	b.n	8008e90 <HAL_TIM_ConfigClockSource+0x1d0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008dce:	683b      	ldr	r3, [r7, #0]
 8008dd0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008dd2:	683b      	ldr	r3, [r7, #0]
 8008dd4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008dd6:	683b      	ldr	r3, [r7, #0]
 8008dd8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008dda:	f000 fa17 	bl	800920c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	689b      	ldr	r3, [r3, #8]
 8008de4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008de6:	68bb      	ldr	r3, [r7, #8]
 8008de8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008dec:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	68ba      	ldr	r2, [r7, #8]
 8008df4:	609a      	str	r2, [r3, #8]
      break;
 8008df6:	e04f      	b.n	8008e98 <HAL_TIM_ConfigClockSource+0x1d8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008dfc:	683b      	ldr	r3, [r7, #0]
 8008dfe:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008e00:	683b      	ldr	r3, [r7, #0]
 8008e02:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008e04:	683b      	ldr	r3, [r7, #0]
 8008e06:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008e08:	f000 fa00 	bl	800920c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	689a      	ldr	r2, [r3, #8]
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008e1a:	609a      	str	r2, [r3, #8]
      break;
 8008e1c:	e03c      	b.n	8008e98 <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008e22:	683b      	ldr	r3, [r7, #0]
 8008e24:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008e26:	683b      	ldr	r3, [r7, #0]
 8008e28:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008e2a:	461a      	mov	r2, r3
 8008e2c:	f000 f972 	bl	8009114 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	2150      	movs	r1, #80	@ 0x50
 8008e36:	4618      	mov	r0, r3
 8008e38:	f000 f9cb 	bl	80091d2 <TIM_ITRx_SetConfig>
      break;
 8008e3c:	e02c      	b.n	8008e98 <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008e42:	683b      	ldr	r3, [r7, #0]
 8008e44:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008e46:	683b      	ldr	r3, [r7, #0]
 8008e48:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008e4a:	461a      	mov	r2, r3
 8008e4c:	f000 f991 	bl	8009172 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	2160      	movs	r1, #96	@ 0x60
 8008e56:	4618      	mov	r0, r3
 8008e58:	f000 f9bb 	bl	80091d2 <TIM_ITRx_SetConfig>
      break;
 8008e5c:	e01c      	b.n	8008e98 <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008e62:	683b      	ldr	r3, [r7, #0]
 8008e64:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008e66:	683b      	ldr	r3, [r7, #0]
 8008e68:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008e6a:	461a      	mov	r2, r3
 8008e6c:	f000 f952 	bl	8009114 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	2140      	movs	r1, #64	@ 0x40
 8008e76:	4618      	mov	r0, r3
 8008e78:	f000 f9ab 	bl	80091d2 <TIM_ITRx_SetConfig>
      break;
 8008e7c:	e00c      	b.n	8008e98 <HAL_TIM_ConfigClockSource+0x1d8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	681a      	ldr	r2, [r3, #0]
 8008e82:	683b      	ldr	r3, [r7, #0]
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	4619      	mov	r1, r3
 8008e88:	4610      	mov	r0, r2
 8008e8a:	f000 f9a2 	bl	80091d2 <TIM_ITRx_SetConfig>
      break;
 8008e8e:	e003      	b.n	8008e98 <HAL_TIM_ConfigClockSource+0x1d8>
    }

    default:
      status = HAL_ERROR;
 8008e90:	2301      	movs	r3, #1
 8008e92:	73fb      	strb	r3, [r7, #15]
      break;
 8008e94:	e000      	b.n	8008e98 <HAL_TIM_ConfigClockSource+0x1d8>
      break;
 8008e96:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	2201      	movs	r2, #1
 8008e9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	2200      	movs	r2, #0
 8008ea4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008ea8:	7bfb      	ldrb	r3, [r7, #15]
}
 8008eaa:	4618      	mov	r0, r3
 8008eac:	3710      	adds	r7, #16
 8008eae:	46bd      	mov	sp, r7
 8008eb0:	bd80      	pop	{r7, pc}
 8008eb2:	bf00      	nop
 8008eb4:	00100070 	.word	0x00100070
 8008eb8:	00100040 	.word	0x00100040
 8008ebc:	00100030 	.word	0x00100030
 8008ec0:	00100020 	.word	0x00100020

08008ec4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008ec4:	b480      	push	{r7}
 8008ec6:	b083      	sub	sp, #12
 8008ec8:	af00      	add	r7, sp, #0
 8008eca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008ecc:	bf00      	nop
 8008ece:	370c      	adds	r7, #12
 8008ed0:	46bd      	mov	sp, r7
 8008ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed6:	4770      	bx	lr

08008ed8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008ed8:	b480      	push	{r7}
 8008eda:	b083      	sub	sp, #12
 8008edc:	af00      	add	r7, sp, #0
 8008ede:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008ee0:	bf00      	nop
 8008ee2:	370c      	adds	r7, #12
 8008ee4:	46bd      	mov	sp, r7
 8008ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eea:	4770      	bx	lr

08008eec <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008eec:	b480      	push	{r7}
 8008eee:	b083      	sub	sp, #12
 8008ef0:	af00      	add	r7, sp, #0
 8008ef2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008ef4:	bf00      	nop
 8008ef6:	370c      	adds	r7, #12
 8008ef8:	46bd      	mov	sp, r7
 8008efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008efe:	4770      	bx	lr

08008f00 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008f00:	b480      	push	{r7}
 8008f02:	b083      	sub	sp, #12
 8008f04:	af00      	add	r7, sp, #0
 8008f06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008f08:	bf00      	nop
 8008f0a:	370c      	adds	r7, #12
 8008f0c:	46bd      	mov	sp, r7
 8008f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f12:	4770      	bx	lr

08008f14 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008f14:	b480      	push	{r7}
 8008f16:	b085      	sub	sp, #20
 8008f18:	af00      	add	r7, sp, #0
 8008f1a:	6078      	str	r0, [r7, #4]
 8008f1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	4a6b      	ldr	r2, [pc, #428]	@ (80090d4 <TIM_Base_SetConfig+0x1c0>)
 8008f28:	4293      	cmp	r3, r2
 8008f2a:	d02b      	beq.n	8008f84 <TIM_Base_SetConfig+0x70>
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	4a6a      	ldr	r2, [pc, #424]	@ (80090d8 <TIM_Base_SetConfig+0x1c4>)
 8008f30:	4293      	cmp	r3, r2
 8008f32:	d027      	beq.n	8008f84 <TIM_Base_SetConfig+0x70>
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008f3a:	d023      	beq.n	8008f84 <TIM_Base_SetConfig+0x70>
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008f42:	d01f      	beq.n	8008f84 <TIM_Base_SetConfig+0x70>
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	4a65      	ldr	r2, [pc, #404]	@ (80090dc <TIM_Base_SetConfig+0x1c8>)
 8008f48:	4293      	cmp	r3, r2
 8008f4a:	d01b      	beq.n	8008f84 <TIM_Base_SetConfig+0x70>
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	4a64      	ldr	r2, [pc, #400]	@ (80090e0 <TIM_Base_SetConfig+0x1cc>)
 8008f50:	4293      	cmp	r3, r2
 8008f52:	d017      	beq.n	8008f84 <TIM_Base_SetConfig+0x70>
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	4a63      	ldr	r2, [pc, #396]	@ (80090e4 <TIM_Base_SetConfig+0x1d0>)
 8008f58:	4293      	cmp	r3, r2
 8008f5a:	d013      	beq.n	8008f84 <TIM_Base_SetConfig+0x70>
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	4a62      	ldr	r2, [pc, #392]	@ (80090e8 <TIM_Base_SetConfig+0x1d4>)
 8008f60:	4293      	cmp	r3, r2
 8008f62:	d00f      	beq.n	8008f84 <TIM_Base_SetConfig+0x70>
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	4a61      	ldr	r2, [pc, #388]	@ (80090ec <TIM_Base_SetConfig+0x1d8>)
 8008f68:	4293      	cmp	r3, r2
 8008f6a:	d00b      	beq.n	8008f84 <TIM_Base_SetConfig+0x70>
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	4a60      	ldr	r2, [pc, #384]	@ (80090f0 <TIM_Base_SetConfig+0x1dc>)
 8008f70:	4293      	cmp	r3, r2
 8008f72:	d007      	beq.n	8008f84 <TIM_Base_SetConfig+0x70>
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	4a5f      	ldr	r2, [pc, #380]	@ (80090f4 <TIM_Base_SetConfig+0x1e0>)
 8008f78:	4293      	cmp	r3, r2
 8008f7a:	d003      	beq.n	8008f84 <TIM_Base_SetConfig+0x70>
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	4a5e      	ldr	r2, [pc, #376]	@ (80090f8 <TIM_Base_SetConfig+0x1e4>)
 8008f80:	4293      	cmp	r3, r2
 8008f82:	d108      	bne.n	8008f96 <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008f8a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008f8c:	683b      	ldr	r3, [r7, #0]
 8008f8e:	685b      	ldr	r3, [r3, #4]
 8008f90:	68fa      	ldr	r2, [r7, #12]
 8008f92:	4313      	orrs	r3, r2
 8008f94:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	4a4e      	ldr	r2, [pc, #312]	@ (80090d4 <TIM_Base_SetConfig+0x1c0>)
 8008f9a:	4293      	cmp	r3, r2
 8008f9c:	d043      	beq.n	8009026 <TIM_Base_SetConfig+0x112>
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	4a4d      	ldr	r2, [pc, #308]	@ (80090d8 <TIM_Base_SetConfig+0x1c4>)
 8008fa2:	4293      	cmp	r3, r2
 8008fa4:	d03f      	beq.n	8009026 <TIM_Base_SetConfig+0x112>
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008fac:	d03b      	beq.n	8009026 <TIM_Base_SetConfig+0x112>
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008fb4:	d037      	beq.n	8009026 <TIM_Base_SetConfig+0x112>
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	4a48      	ldr	r2, [pc, #288]	@ (80090dc <TIM_Base_SetConfig+0x1c8>)
 8008fba:	4293      	cmp	r3, r2
 8008fbc:	d033      	beq.n	8009026 <TIM_Base_SetConfig+0x112>
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	4a47      	ldr	r2, [pc, #284]	@ (80090e0 <TIM_Base_SetConfig+0x1cc>)
 8008fc2:	4293      	cmp	r3, r2
 8008fc4:	d02f      	beq.n	8009026 <TIM_Base_SetConfig+0x112>
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	4a46      	ldr	r2, [pc, #280]	@ (80090e4 <TIM_Base_SetConfig+0x1d0>)
 8008fca:	4293      	cmp	r3, r2
 8008fcc:	d02b      	beq.n	8009026 <TIM_Base_SetConfig+0x112>
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	4a45      	ldr	r2, [pc, #276]	@ (80090e8 <TIM_Base_SetConfig+0x1d4>)
 8008fd2:	4293      	cmp	r3, r2
 8008fd4:	d027      	beq.n	8009026 <TIM_Base_SetConfig+0x112>
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	4a44      	ldr	r2, [pc, #272]	@ (80090ec <TIM_Base_SetConfig+0x1d8>)
 8008fda:	4293      	cmp	r3, r2
 8008fdc:	d023      	beq.n	8009026 <TIM_Base_SetConfig+0x112>
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	4a43      	ldr	r2, [pc, #268]	@ (80090f0 <TIM_Base_SetConfig+0x1dc>)
 8008fe2:	4293      	cmp	r3, r2
 8008fe4:	d01f      	beq.n	8009026 <TIM_Base_SetConfig+0x112>
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	4a42      	ldr	r2, [pc, #264]	@ (80090f4 <TIM_Base_SetConfig+0x1e0>)
 8008fea:	4293      	cmp	r3, r2
 8008fec:	d01b      	beq.n	8009026 <TIM_Base_SetConfig+0x112>
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	4a41      	ldr	r2, [pc, #260]	@ (80090f8 <TIM_Base_SetConfig+0x1e4>)
 8008ff2:	4293      	cmp	r3, r2
 8008ff4:	d017      	beq.n	8009026 <TIM_Base_SetConfig+0x112>
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	4a40      	ldr	r2, [pc, #256]	@ (80090fc <TIM_Base_SetConfig+0x1e8>)
 8008ffa:	4293      	cmp	r3, r2
 8008ffc:	d013      	beq.n	8009026 <TIM_Base_SetConfig+0x112>
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	4a3f      	ldr	r2, [pc, #252]	@ (8009100 <TIM_Base_SetConfig+0x1ec>)
 8009002:	4293      	cmp	r3, r2
 8009004:	d00f      	beq.n	8009026 <TIM_Base_SetConfig+0x112>
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	4a3e      	ldr	r2, [pc, #248]	@ (8009104 <TIM_Base_SetConfig+0x1f0>)
 800900a:	4293      	cmp	r3, r2
 800900c:	d00b      	beq.n	8009026 <TIM_Base_SetConfig+0x112>
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	4a3d      	ldr	r2, [pc, #244]	@ (8009108 <TIM_Base_SetConfig+0x1f4>)
 8009012:	4293      	cmp	r3, r2
 8009014:	d007      	beq.n	8009026 <TIM_Base_SetConfig+0x112>
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	4a3c      	ldr	r2, [pc, #240]	@ (800910c <TIM_Base_SetConfig+0x1f8>)
 800901a:	4293      	cmp	r3, r2
 800901c:	d003      	beq.n	8009026 <TIM_Base_SetConfig+0x112>
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	4a3b      	ldr	r2, [pc, #236]	@ (8009110 <TIM_Base_SetConfig+0x1fc>)
 8009022:	4293      	cmp	r3, r2
 8009024:	d108      	bne.n	8009038 <TIM_Base_SetConfig+0x124>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800902c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800902e:	683b      	ldr	r3, [r7, #0]
 8009030:	68db      	ldr	r3, [r3, #12]
 8009032:	68fa      	ldr	r2, [r7, #12]
 8009034:	4313      	orrs	r3, r2
 8009036:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800903e:	683b      	ldr	r3, [r7, #0]
 8009040:	695b      	ldr	r3, [r3, #20]
 8009042:	4313      	orrs	r3, r2
 8009044:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009046:	683b      	ldr	r3, [r7, #0]
 8009048:	689a      	ldr	r2, [r3, #8]
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800904e:	683b      	ldr	r3, [r7, #0]
 8009050:	681a      	ldr	r2, [r3, #0]
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	4a1e      	ldr	r2, [pc, #120]	@ (80090d4 <TIM_Base_SetConfig+0x1c0>)
 800905a:	4293      	cmp	r3, r2
 800905c:	d023      	beq.n	80090a6 <TIM_Base_SetConfig+0x192>
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	4a1d      	ldr	r2, [pc, #116]	@ (80090d8 <TIM_Base_SetConfig+0x1c4>)
 8009062:	4293      	cmp	r3, r2
 8009064:	d01f      	beq.n	80090a6 <TIM_Base_SetConfig+0x192>
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	4a22      	ldr	r2, [pc, #136]	@ (80090f4 <TIM_Base_SetConfig+0x1e0>)
 800906a:	4293      	cmp	r3, r2
 800906c:	d01b      	beq.n	80090a6 <TIM_Base_SetConfig+0x192>
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	4a21      	ldr	r2, [pc, #132]	@ (80090f8 <TIM_Base_SetConfig+0x1e4>)
 8009072:	4293      	cmp	r3, r2
 8009074:	d017      	beq.n	80090a6 <TIM_Base_SetConfig+0x192>
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	4a20      	ldr	r2, [pc, #128]	@ (80090fc <TIM_Base_SetConfig+0x1e8>)
 800907a:	4293      	cmp	r3, r2
 800907c:	d013      	beq.n	80090a6 <TIM_Base_SetConfig+0x192>
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	4a1f      	ldr	r2, [pc, #124]	@ (8009100 <TIM_Base_SetConfig+0x1ec>)
 8009082:	4293      	cmp	r3, r2
 8009084:	d00f      	beq.n	80090a6 <TIM_Base_SetConfig+0x192>
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	4a1e      	ldr	r2, [pc, #120]	@ (8009104 <TIM_Base_SetConfig+0x1f0>)
 800908a:	4293      	cmp	r3, r2
 800908c:	d00b      	beq.n	80090a6 <TIM_Base_SetConfig+0x192>
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	4a1d      	ldr	r2, [pc, #116]	@ (8009108 <TIM_Base_SetConfig+0x1f4>)
 8009092:	4293      	cmp	r3, r2
 8009094:	d007      	beq.n	80090a6 <TIM_Base_SetConfig+0x192>
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	4a1c      	ldr	r2, [pc, #112]	@ (800910c <TIM_Base_SetConfig+0x1f8>)
 800909a:	4293      	cmp	r3, r2
 800909c:	d003      	beq.n	80090a6 <TIM_Base_SetConfig+0x192>
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	4a1b      	ldr	r2, [pc, #108]	@ (8009110 <TIM_Base_SetConfig+0x1fc>)
 80090a2:	4293      	cmp	r3, r2
 80090a4:	d103      	bne.n	80090ae <TIM_Base_SetConfig+0x19a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80090a6:	683b      	ldr	r3, [r7, #0]
 80090a8:	691a      	ldr	r2, [r3, #16]
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	f043 0204 	orr.w	r2, r3, #4
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	2201      	movs	r2, #1
 80090be:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	68fa      	ldr	r2, [r7, #12]
 80090c4:	601a      	str	r2, [r3, #0]
}
 80090c6:	bf00      	nop
 80090c8:	3714      	adds	r7, #20
 80090ca:	46bd      	mov	sp, r7
 80090cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090d0:	4770      	bx	lr
 80090d2:	bf00      	nop
 80090d4:	40012c00 	.word	0x40012c00
 80090d8:	50012c00 	.word	0x50012c00
 80090dc:	40000400 	.word	0x40000400
 80090e0:	50000400 	.word	0x50000400
 80090e4:	40000800 	.word	0x40000800
 80090e8:	50000800 	.word	0x50000800
 80090ec:	40000c00 	.word	0x40000c00
 80090f0:	50000c00 	.word	0x50000c00
 80090f4:	40013400 	.word	0x40013400
 80090f8:	50013400 	.word	0x50013400
 80090fc:	40014000 	.word	0x40014000
 8009100:	50014000 	.word	0x50014000
 8009104:	40014400 	.word	0x40014400
 8009108:	50014400 	.word	0x50014400
 800910c:	40014800 	.word	0x40014800
 8009110:	50014800 	.word	0x50014800

08009114 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009114:	b480      	push	{r7}
 8009116:	b087      	sub	sp, #28
 8009118:	af00      	add	r7, sp, #0
 800911a:	60f8      	str	r0, [r7, #12]
 800911c:	60b9      	str	r1, [r7, #8]
 800911e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	6a1b      	ldr	r3, [r3, #32]
 8009124:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	6a1b      	ldr	r3, [r3, #32]
 800912a:	f023 0201 	bic.w	r2, r3, #1
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	699b      	ldr	r3, [r3, #24]
 8009136:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009138:	693b      	ldr	r3, [r7, #16]
 800913a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800913e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	011b      	lsls	r3, r3, #4
 8009144:	693a      	ldr	r2, [r7, #16]
 8009146:	4313      	orrs	r3, r2
 8009148:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800914a:	697b      	ldr	r3, [r7, #20]
 800914c:	f023 030a 	bic.w	r3, r3, #10
 8009150:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009152:	697a      	ldr	r2, [r7, #20]
 8009154:	68bb      	ldr	r3, [r7, #8]
 8009156:	4313      	orrs	r3, r2
 8009158:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	693a      	ldr	r2, [r7, #16]
 800915e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009160:	68fb      	ldr	r3, [r7, #12]
 8009162:	697a      	ldr	r2, [r7, #20]
 8009164:	621a      	str	r2, [r3, #32]
}
 8009166:	bf00      	nop
 8009168:	371c      	adds	r7, #28
 800916a:	46bd      	mov	sp, r7
 800916c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009170:	4770      	bx	lr

08009172 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009172:	b480      	push	{r7}
 8009174:	b087      	sub	sp, #28
 8009176:	af00      	add	r7, sp, #0
 8009178:	60f8      	str	r0, [r7, #12]
 800917a:	60b9      	str	r1, [r7, #8]
 800917c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	6a1b      	ldr	r3, [r3, #32]
 8009182:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	6a1b      	ldr	r3, [r3, #32]
 8009188:	f023 0210 	bic.w	r2, r3, #16
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	699b      	ldr	r3, [r3, #24]
 8009194:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009196:	693b      	ldr	r3, [r7, #16]
 8009198:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800919c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	031b      	lsls	r3, r3, #12
 80091a2:	693a      	ldr	r2, [r7, #16]
 80091a4:	4313      	orrs	r3, r2
 80091a6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80091a8:	697b      	ldr	r3, [r7, #20]
 80091aa:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80091ae:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80091b0:	68bb      	ldr	r3, [r7, #8]
 80091b2:	011b      	lsls	r3, r3, #4
 80091b4:	697a      	ldr	r2, [r7, #20]
 80091b6:	4313      	orrs	r3, r2
 80091b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	693a      	ldr	r2, [r7, #16]
 80091be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	697a      	ldr	r2, [r7, #20]
 80091c4:	621a      	str	r2, [r3, #32]
}
 80091c6:	bf00      	nop
 80091c8:	371c      	adds	r7, #28
 80091ca:	46bd      	mov	sp, r7
 80091cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091d0:	4770      	bx	lr

080091d2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80091d2:	b480      	push	{r7}
 80091d4:	b085      	sub	sp, #20
 80091d6:	af00      	add	r7, sp, #0
 80091d8:	6078      	str	r0, [r7, #4]
 80091da:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	689b      	ldr	r3, [r3, #8]
 80091e0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80091e2:	68fb      	ldr	r3, [r7, #12]
 80091e4:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 80091e8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80091ec:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80091ee:	683a      	ldr	r2, [r7, #0]
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	4313      	orrs	r3, r2
 80091f4:	f043 0307 	orr.w	r3, r3, #7
 80091f8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	68fa      	ldr	r2, [r7, #12]
 80091fe:	609a      	str	r2, [r3, #8]
}
 8009200:	bf00      	nop
 8009202:	3714      	adds	r7, #20
 8009204:	46bd      	mov	sp, r7
 8009206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800920a:	4770      	bx	lr

0800920c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800920c:	b480      	push	{r7}
 800920e:	b087      	sub	sp, #28
 8009210:	af00      	add	r7, sp, #0
 8009212:	60f8      	str	r0, [r7, #12]
 8009214:	60b9      	str	r1, [r7, #8]
 8009216:	607a      	str	r2, [r7, #4]
 8009218:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	689b      	ldr	r3, [r3, #8]
 800921e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009220:	697b      	ldr	r3, [r7, #20]
 8009222:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009226:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009228:	683b      	ldr	r3, [r7, #0]
 800922a:	021a      	lsls	r2, r3, #8
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	431a      	orrs	r2, r3
 8009230:	68bb      	ldr	r3, [r7, #8]
 8009232:	4313      	orrs	r3, r2
 8009234:	697a      	ldr	r2, [r7, #20]
 8009236:	4313      	orrs	r3, r2
 8009238:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	697a      	ldr	r2, [r7, #20]
 800923e:	609a      	str	r2, [r3, #8]
}
 8009240:	bf00      	nop
 8009242:	371c      	adds	r7, #28
 8009244:	46bd      	mov	sp, r7
 8009246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800924a:	4770      	bx	lr

0800924c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800924c:	b480      	push	{r7}
 800924e:	b085      	sub	sp, #20
 8009250:	af00      	add	r7, sp, #0
 8009252:	6078      	str	r0, [r7, #4]
 8009254:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800925c:	2b01      	cmp	r3, #1
 800925e:	d101      	bne.n	8009264 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009260:	2302      	movs	r3, #2
 8009262:	e097      	b.n	8009394 <HAL_TIMEx_MasterConfigSynchronization+0x148>
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	2201      	movs	r2, #1
 8009268:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	2202      	movs	r2, #2
 8009270:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	685b      	ldr	r3, [r3, #4]
 800927a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	689b      	ldr	r3, [r3, #8]
 8009282:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	4a45      	ldr	r2, [pc, #276]	@ (80093a0 <HAL_TIMEx_MasterConfigSynchronization+0x154>)
 800928a:	4293      	cmp	r3, r2
 800928c:	d00e      	beq.n	80092ac <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	4a44      	ldr	r2, [pc, #272]	@ (80093a4 <HAL_TIMEx_MasterConfigSynchronization+0x158>)
 8009294:	4293      	cmp	r3, r2
 8009296:	d009      	beq.n	80092ac <HAL_TIMEx_MasterConfigSynchronization+0x60>
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	4a42      	ldr	r2, [pc, #264]	@ (80093a8 <HAL_TIMEx_MasterConfigSynchronization+0x15c>)
 800929e:	4293      	cmp	r3, r2
 80092a0:	d004      	beq.n	80092ac <HAL_TIMEx_MasterConfigSynchronization+0x60>
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	4a41      	ldr	r2, [pc, #260]	@ (80093ac <HAL_TIMEx_MasterConfigSynchronization+0x160>)
 80092a8:	4293      	cmp	r3, r2
 80092aa:	d108      	bne.n	80092be <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80092b2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80092b4:	683b      	ldr	r3, [r7, #0]
 80092b6:	685b      	ldr	r3, [r3, #4]
 80092b8:	68fa      	ldr	r2, [r7, #12]
 80092ba:	4313      	orrs	r3, r2
 80092bc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80092c4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80092c8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80092ca:	683b      	ldr	r3, [r7, #0]
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	68fa      	ldr	r2, [r7, #12]
 80092d0:	4313      	orrs	r3, r2
 80092d2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	68fa      	ldr	r2, [r7, #12]
 80092da:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	4a2f      	ldr	r2, [pc, #188]	@ (80093a0 <HAL_TIMEx_MasterConfigSynchronization+0x154>)
 80092e2:	4293      	cmp	r3, r2
 80092e4:	d040      	beq.n	8009368 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	4a2e      	ldr	r2, [pc, #184]	@ (80093a4 <HAL_TIMEx_MasterConfigSynchronization+0x158>)
 80092ec:	4293      	cmp	r3, r2
 80092ee:	d03b      	beq.n	8009368 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80092f8:	d036      	beq.n	8009368 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009302:	d031      	beq.n	8009368 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	4a29      	ldr	r2, [pc, #164]	@ (80093b0 <HAL_TIMEx_MasterConfigSynchronization+0x164>)
 800930a:	4293      	cmp	r3, r2
 800930c:	d02c      	beq.n	8009368 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	4a28      	ldr	r2, [pc, #160]	@ (80093b4 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 8009314:	4293      	cmp	r3, r2
 8009316:	d027      	beq.n	8009368 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	4a26      	ldr	r2, [pc, #152]	@ (80093b8 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 800931e:	4293      	cmp	r3, r2
 8009320:	d022      	beq.n	8009368 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	4a25      	ldr	r2, [pc, #148]	@ (80093bc <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 8009328:	4293      	cmp	r3, r2
 800932a:	d01d      	beq.n	8009368 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	4a23      	ldr	r2, [pc, #140]	@ (80093c0 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 8009332:	4293      	cmp	r3, r2
 8009334:	d018      	beq.n	8009368 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	4a22      	ldr	r2, [pc, #136]	@ (80093c4 <HAL_TIMEx_MasterConfigSynchronization+0x178>)
 800933c:	4293      	cmp	r3, r2
 800933e:	d013      	beq.n	8009368 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	4a18      	ldr	r2, [pc, #96]	@ (80093a8 <HAL_TIMEx_MasterConfigSynchronization+0x15c>)
 8009346:	4293      	cmp	r3, r2
 8009348:	d00e      	beq.n	8009368 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	4a17      	ldr	r2, [pc, #92]	@ (80093ac <HAL_TIMEx_MasterConfigSynchronization+0x160>)
 8009350:	4293      	cmp	r3, r2
 8009352:	d009      	beq.n	8009368 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	4a1b      	ldr	r2, [pc, #108]	@ (80093c8 <HAL_TIMEx_MasterConfigSynchronization+0x17c>)
 800935a:	4293      	cmp	r3, r2
 800935c:	d004      	beq.n	8009368 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	4a1a      	ldr	r2, [pc, #104]	@ (80093cc <HAL_TIMEx_MasterConfigSynchronization+0x180>)
 8009364:	4293      	cmp	r3, r2
 8009366:	d10c      	bne.n	8009382 <HAL_TIMEx_MasterConfigSynchronization+0x136>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009368:	68bb      	ldr	r3, [r7, #8]
 800936a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800936e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009370:	683b      	ldr	r3, [r7, #0]
 8009372:	689b      	ldr	r3, [r3, #8]
 8009374:	68ba      	ldr	r2, [r7, #8]
 8009376:	4313      	orrs	r3, r2
 8009378:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	68ba      	ldr	r2, [r7, #8]
 8009380:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	2201      	movs	r2, #1
 8009386:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	2200      	movs	r2, #0
 800938e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009392:	2300      	movs	r3, #0
}
 8009394:	4618      	mov	r0, r3
 8009396:	3714      	adds	r7, #20
 8009398:	46bd      	mov	sp, r7
 800939a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800939e:	4770      	bx	lr
 80093a0:	40012c00 	.word	0x40012c00
 80093a4:	50012c00 	.word	0x50012c00
 80093a8:	40013400 	.word	0x40013400
 80093ac:	50013400 	.word	0x50013400
 80093b0:	40000400 	.word	0x40000400
 80093b4:	50000400 	.word	0x50000400
 80093b8:	40000800 	.word	0x40000800
 80093bc:	50000800 	.word	0x50000800
 80093c0:	40000c00 	.word	0x40000c00
 80093c4:	50000c00 	.word	0x50000c00
 80093c8:	40014000 	.word	0x40014000
 80093cc:	50014000 	.word	0x50014000

080093d0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80093d0:	b480      	push	{r7}
 80093d2:	b083      	sub	sp, #12
 80093d4:	af00      	add	r7, sp, #0
 80093d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80093d8:	bf00      	nop
 80093da:	370c      	adds	r7, #12
 80093dc:	46bd      	mov	sp, r7
 80093de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093e2:	4770      	bx	lr

080093e4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80093e4:	b480      	push	{r7}
 80093e6:	b083      	sub	sp, #12
 80093e8:	af00      	add	r7, sp, #0
 80093ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80093ec:	bf00      	nop
 80093ee:	370c      	adds	r7, #12
 80093f0:	46bd      	mov	sp, r7
 80093f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093f6:	4770      	bx	lr

080093f8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80093f8:	b480      	push	{r7}
 80093fa:	b083      	sub	sp, #12
 80093fc:	af00      	add	r7, sp, #0
 80093fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009400:	bf00      	nop
 8009402:	370c      	adds	r7, #12
 8009404:	46bd      	mov	sp, r7
 8009406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800940a:	4770      	bx	lr

0800940c <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800940c:	b480      	push	{r7}
 800940e:	b083      	sub	sp, #12
 8009410:	af00      	add	r7, sp, #0
 8009412:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8009414:	bf00      	nop
 8009416:	370c      	adds	r7, #12
 8009418:	46bd      	mov	sp, r7
 800941a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800941e:	4770      	bx	lr

08009420 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8009420:	b480      	push	{r7}
 8009422:	b083      	sub	sp, #12
 8009424:	af00      	add	r7, sp, #0
 8009426:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8009428:	bf00      	nop
 800942a:	370c      	adds	r7, #12
 800942c:	46bd      	mov	sp, r7
 800942e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009432:	4770      	bx	lr

08009434 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8009434:	b480      	push	{r7}
 8009436:	b083      	sub	sp, #12
 8009438:	af00      	add	r7, sp, #0
 800943a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800943c:	bf00      	nop
 800943e:	370c      	adds	r7, #12
 8009440:	46bd      	mov	sp, r7
 8009442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009446:	4770      	bx	lr

08009448 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8009448:	b480      	push	{r7}
 800944a:	b083      	sub	sp, #12
 800944c:	af00      	add	r7, sp, #0
 800944e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8009450:	bf00      	nop
 8009452:	370c      	adds	r7, #12
 8009454:	46bd      	mov	sp, r7
 8009456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800945a:	4770      	bx	lr

0800945c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800945c:	b580      	push	{r7, lr}
 800945e:	b082      	sub	sp, #8
 8009460:	af00      	add	r7, sp, #0
 8009462:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	2b00      	cmp	r3, #0
 8009468:	d101      	bne.n	800946e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800946a:	2301      	movs	r3, #1
 800946c:	e042      	b.n	80094f4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009474:	2b00      	cmp	r3, #0
 8009476:	d106      	bne.n	8009486 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	2200      	movs	r2, #0
 800947c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009480:	6878      	ldr	r0, [r7, #4]
 8009482:	f000 f83b 	bl	80094fc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	2224      	movs	r2, #36	@ 0x24
 800948a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	681a      	ldr	r2, [r3, #0]
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	f022 0201 	bic.w	r2, r2, #1
 800949c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094a2:	2b00      	cmp	r3, #0
 80094a4:	d002      	beq.n	80094ac <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80094a6:	6878      	ldr	r0, [r7, #4]
 80094a8:	f000 fa72 	bl	8009990 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80094ac:	6878      	ldr	r0, [r7, #4]
 80094ae:	f000 f8cd 	bl	800964c <UART_SetConfig>
 80094b2:	4603      	mov	r3, r0
 80094b4:	2b01      	cmp	r3, #1
 80094b6:	d101      	bne.n	80094bc <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80094b8:	2301      	movs	r3, #1
 80094ba:	e01b      	b.n	80094f4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	685a      	ldr	r2, [r3, #4]
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80094ca:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	689a      	ldr	r2, [r3, #8]
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80094da:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	681a      	ldr	r2, [r3, #0]
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	f042 0201 	orr.w	r2, r2, #1
 80094ea:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80094ec:	6878      	ldr	r0, [r7, #4]
 80094ee:	f000 faf1 	bl	8009ad4 <UART_CheckIdleState>
 80094f2:	4603      	mov	r3, r0
}
 80094f4:	4618      	mov	r0, r3
 80094f6:	3708      	adds	r7, #8
 80094f8:	46bd      	mov	sp, r7
 80094fa:	bd80      	pop	{r7, pc}

080094fc <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 80094fc:	b480      	push	{r7}
 80094fe:	b083      	sub	sp, #12
 8009500:	af00      	add	r7, sp, #0
 8009502:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 8009504:	bf00      	nop
 8009506:	370c      	adds	r7, #12
 8009508:	46bd      	mov	sp, r7
 800950a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800950e:	4770      	bx	lr

08009510 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009510:	b580      	push	{r7, lr}
 8009512:	b08a      	sub	sp, #40	@ 0x28
 8009514:	af02      	add	r7, sp, #8
 8009516:	60f8      	str	r0, [r7, #12]
 8009518:	60b9      	str	r1, [r7, #8]
 800951a:	603b      	str	r3, [r7, #0]
 800951c:	4613      	mov	r3, r2
 800951e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009526:	2b20      	cmp	r3, #32
 8009528:	f040 808b 	bne.w	8009642 <HAL_UART_Transmit+0x132>
  {
    if ((pData == NULL) || (Size == 0U))
 800952c:	68bb      	ldr	r3, [r7, #8]
 800952e:	2b00      	cmp	r3, #0
 8009530:	d002      	beq.n	8009538 <HAL_UART_Transmit+0x28>
 8009532:	88fb      	ldrh	r3, [r7, #6]
 8009534:	2b00      	cmp	r3, #0
 8009536:	d101      	bne.n	800953c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8009538:	2301      	movs	r3, #1
 800953a:	e083      	b.n	8009644 <HAL_UART_Transmit+0x134>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	689b      	ldr	r3, [r3, #8]
 8009542:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009546:	2b80      	cmp	r3, #128	@ 0x80
 8009548:	d107      	bne.n	800955a <HAL_UART_Transmit+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	689a      	ldr	r2, [r3, #8]
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009558:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800955a:	68fb      	ldr	r3, [r7, #12]
 800955c:	2200      	movs	r2, #0
 800955e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	2221      	movs	r2, #33	@ 0x21
 8009566:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800956a:	f7f8 f92d 	bl	80017c8 <HAL_GetTick>
 800956e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	88fa      	ldrh	r2, [r7, #6]
 8009574:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	88fa      	ldrh	r2, [r7, #6]
 800957c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	689b      	ldr	r3, [r3, #8]
 8009584:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009588:	d108      	bne.n	800959c <HAL_UART_Transmit+0x8c>
 800958a:	68fb      	ldr	r3, [r7, #12]
 800958c:	691b      	ldr	r3, [r3, #16]
 800958e:	2b00      	cmp	r3, #0
 8009590:	d104      	bne.n	800959c <HAL_UART_Transmit+0x8c>
    {
      pdata8bits  = NULL;
 8009592:	2300      	movs	r3, #0
 8009594:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009596:	68bb      	ldr	r3, [r7, #8]
 8009598:	61bb      	str	r3, [r7, #24]
 800959a:	e003      	b.n	80095a4 <HAL_UART_Transmit+0x94>
    }
    else
    {
      pdata8bits  = pData;
 800959c:	68bb      	ldr	r3, [r7, #8]
 800959e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80095a0:	2300      	movs	r3, #0
 80095a2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80095a4:	e030      	b.n	8009608 <HAL_UART_Transmit+0xf8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80095a6:	683b      	ldr	r3, [r7, #0]
 80095a8:	9300      	str	r3, [sp, #0]
 80095aa:	697b      	ldr	r3, [r7, #20]
 80095ac:	2200      	movs	r2, #0
 80095ae:	2180      	movs	r1, #128	@ 0x80
 80095b0:	68f8      	ldr	r0, [r7, #12]
 80095b2:	f000 fb39 	bl	8009c28 <UART_WaitOnFlagUntilTimeout>
 80095b6:	4603      	mov	r3, r0
 80095b8:	2b00      	cmp	r3, #0
 80095ba:	d005      	beq.n	80095c8 <HAL_UART_Transmit+0xb8>
      {

        huart->gState = HAL_UART_STATE_READY;
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	2220      	movs	r2, #32
 80095c0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80095c4:	2303      	movs	r3, #3
 80095c6:	e03d      	b.n	8009644 <HAL_UART_Transmit+0x134>
      }
      if (pdata8bits == NULL)
 80095c8:	69fb      	ldr	r3, [r7, #28]
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d10b      	bne.n	80095e6 <HAL_UART_Transmit+0xd6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80095ce:	69bb      	ldr	r3, [r7, #24]
 80095d0:	881b      	ldrh	r3, [r3, #0]
 80095d2:	461a      	mov	r2, r3
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80095dc:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80095de:	69bb      	ldr	r3, [r7, #24]
 80095e0:	3302      	adds	r3, #2
 80095e2:	61bb      	str	r3, [r7, #24]
 80095e4:	e007      	b.n	80095f6 <HAL_UART_Transmit+0xe6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80095e6:	69fb      	ldr	r3, [r7, #28]
 80095e8:	781a      	ldrb	r2, [r3, #0]
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80095f0:	69fb      	ldr	r3, [r7, #28]
 80095f2:	3301      	adds	r3, #1
 80095f4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80095fc:	b29b      	uxth	r3, r3
 80095fe:	3b01      	subs	r3, #1
 8009600:	b29a      	uxth	r2, r3
 8009602:	68fb      	ldr	r3, [r7, #12]
 8009604:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8009608:	68fb      	ldr	r3, [r7, #12]
 800960a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800960e:	b29b      	uxth	r3, r3
 8009610:	2b00      	cmp	r3, #0
 8009612:	d1c8      	bne.n	80095a6 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009614:	683b      	ldr	r3, [r7, #0]
 8009616:	9300      	str	r3, [sp, #0]
 8009618:	697b      	ldr	r3, [r7, #20]
 800961a:	2200      	movs	r2, #0
 800961c:	2140      	movs	r1, #64	@ 0x40
 800961e:	68f8      	ldr	r0, [r7, #12]
 8009620:	f000 fb02 	bl	8009c28 <UART_WaitOnFlagUntilTimeout>
 8009624:	4603      	mov	r3, r0
 8009626:	2b00      	cmp	r3, #0
 8009628:	d005      	beq.n	8009636 <HAL_UART_Transmit+0x126>
    {
      huart->gState = HAL_UART_STATE_READY;
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	2220      	movs	r2, #32
 800962e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8009632:	2303      	movs	r3, #3
 8009634:	e006      	b.n	8009644 <HAL_UART_Transmit+0x134>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009636:	68fb      	ldr	r3, [r7, #12]
 8009638:	2220      	movs	r2, #32
 800963a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800963e:	2300      	movs	r3, #0
 8009640:	e000      	b.n	8009644 <HAL_UART_Transmit+0x134>
  }
  else
  {
    return HAL_BUSY;
 8009642:	2302      	movs	r3, #2
  }
}
 8009644:	4618      	mov	r0, r3
 8009646:	3720      	adds	r7, #32
 8009648:	46bd      	mov	sp, r7
 800964a:	bd80      	pop	{r7, pc}

0800964c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800964c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009650:	b094      	sub	sp, #80	@ 0x50
 8009652:	af00      	add	r7, sp, #0
 8009654:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009656:	2300      	movs	r3, #0
 8009658:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 800965c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800965e:	681a      	ldr	r2, [r3, #0]
 8009660:	4b7e      	ldr	r3, [pc, #504]	@ (800985c <UART_SetConfig+0x210>)
 8009662:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009664:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009666:	689a      	ldr	r2, [r3, #8]
 8009668:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800966a:	691b      	ldr	r3, [r3, #16]
 800966c:	431a      	orrs	r2, r3
 800966e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009670:	695b      	ldr	r3, [r3, #20]
 8009672:	431a      	orrs	r2, r3
 8009674:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009676:	69db      	ldr	r3, [r3, #28]
 8009678:	4313      	orrs	r3, r2
 800967a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800967c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	4977      	ldr	r1, [pc, #476]	@ (8009860 <UART_SetConfig+0x214>)
 8009684:	4019      	ands	r1, r3
 8009686:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009688:	681a      	ldr	r2, [r3, #0]
 800968a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800968c:	430b      	orrs	r3, r1
 800968e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009690:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	685b      	ldr	r3, [r3, #4]
 8009696:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800969a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800969c:	68d9      	ldr	r1, [r3, #12]
 800969e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096a0:	681a      	ldr	r2, [r3, #0]
 80096a2:	ea40 0301 	orr.w	r3, r0, r1
 80096a6:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80096a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096aa:	699b      	ldr	r3, [r3, #24]
 80096ac:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80096ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096b0:	681a      	ldr	r2, [r3, #0]
 80096b2:	4b6a      	ldr	r3, [pc, #424]	@ (800985c <UART_SetConfig+0x210>)
 80096b4:	429a      	cmp	r2, r3
 80096b6:	d009      	beq.n	80096cc <UART_SetConfig+0x80>
 80096b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096ba:	681a      	ldr	r2, [r3, #0]
 80096bc:	4b69      	ldr	r3, [pc, #420]	@ (8009864 <UART_SetConfig+0x218>)
 80096be:	429a      	cmp	r2, r3
 80096c0:	d004      	beq.n	80096cc <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80096c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096c4:	6a1a      	ldr	r2, [r3, #32]
 80096c6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80096c8:	4313      	orrs	r3, r2
 80096ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80096cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	689b      	ldr	r3, [r3, #8]
 80096d2:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 80096d6:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 80096da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096dc:	681a      	ldr	r2, [r3, #0]
 80096de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80096e0:	430b      	orrs	r3, r1
 80096e2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80096e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096ea:	f023 000f 	bic.w	r0, r3, #15
 80096ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096f0:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80096f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096f4:	681a      	ldr	r2, [r3, #0]
 80096f6:	ea40 0301 	orr.w	r3, r0, r1
 80096fa:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80096fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096fe:	681a      	ldr	r2, [r3, #0]
 8009700:	4b59      	ldr	r3, [pc, #356]	@ (8009868 <UART_SetConfig+0x21c>)
 8009702:	429a      	cmp	r2, r3
 8009704:	d102      	bne.n	800970c <UART_SetConfig+0xc0>
 8009706:	2301      	movs	r3, #1
 8009708:	64bb      	str	r3, [r7, #72]	@ 0x48
 800970a:	e029      	b.n	8009760 <UART_SetConfig+0x114>
 800970c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800970e:	681a      	ldr	r2, [r3, #0]
 8009710:	4b56      	ldr	r3, [pc, #344]	@ (800986c <UART_SetConfig+0x220>)
 8009712:	429a      	cmp	r2, r3
 8009714:	d102      	bne.n	800971c <UART_SetConfig+0xd0>
 8009716:	2302      	movs	r3, #2
 8009718:	64bb      	str	r3, [r7, #72]	@ 0x48
 800971a:	e021      	b.n	8009760 <UART_SetConfig+0x114>
 800971c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800971e:	681a      	ldr	r2, [r3, #0]
 8009720:	4b53      	ldr	r3, [pc, #332]	@ (8009870 <UART_SetConfig+0x224>)
 8009722:	429a      	cmp	r2, r3
 8009724:	d102      	bne.n	800972c <UART_SetConfig+0xe0>
 8009726:	2304      	movs	r3, #4
 8009728:	64bb      	str	r3, [r7, #72]	@ 0x48
 800972a:	e019      	b.n	8009760 <UART_SetConfig+0x114>
 800972c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800972e:	681a      	ldr	r2, [r3, #0]
 8009730:	4b50      	ldr	r3, [pc, #320]	@ (8009874 <UART_SetConfig+0x228>)
 8009732:	429a      	cmp	r2, r3
 8009734:	d102      	bne.n	800973c <UART_SetConfig+0xf0>
 8009736:	2308      	movs	r3, #8
 8009738:	64bb      	str	r3, [r7, #72]	@ 0x48
 800973a:	e011      	b.n	8009760 <UART_SetConfig+0x114>
 800973c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800973e:	681a      	ldr	r2, [r3, #0]
 8009740:	4b4d      	ldr	r3, [pc, #308]	@ (8009878 <UART_SetConfig+0x22c>)
 8009742:	429a      	cmp	r2, r3
 8009744:	d102      	bne.n	800974c <UART_SetConfig+0x100>
 8009746:	2310      	movs	r3, #16
 8009748:	64bb      	str	r3, [r7, #72]	@ 0x48
 800974a:	e009      	b.n	8009760 <UART_SetConfig+0x114>
 800974c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800974e:	681a      	ldr	r2, [r3, #0]
 8009750:	4b42      	ldr	r3, [pc, #264]	@ (800985c <UART_SetConfig+0x210>)
 8009752:	429a      	cmp	r2, r3
 8009754:	d102      	bne.n	800975c <UART_SetConfig+0x110>
 8009756:	2320      	movs	r3, #32
 8009758:	64bb      	str	r3, [r7, #72]	@ 0x48
 800975a:	e001      	b.n	8009760 <UART_SetConfig+0x114>
 800975c:	2300      	movs	r3, #0
 800975e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009760:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009762:	681a      	ldr	r2, [r3, #0]
 8009764:	4b3d      	ldr	r3, [pc, #244]	@ (800985c <UART_SetConfig+0x210>)
 8009766:	429a      	cmp	r2, r3
 8009768:	d005      	beq.n	8009776 <UART_SetConfig+0x12a>
 800976a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800976c:	681a      	ldr	r2, [r3, #0]
 800976e:	4b3d      	ldr	r3, [pc, #244]	@ (8009864 <UART_SetConfig+0x218>)
 8009770:	429a      	cmp	r2, r3
 8009772:	f040 8085 	bne.w	8009880 <UART_SetConfig+0x234>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8009776:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009778:	2200      	movs	r2, #0
 800977a:	623b      	str	r3, [r7, #32]
 800977c:	627a      	str	r2, [r7, #36]	@ 0x24
 800977e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8009782:	f7fd fcd7 	bl	8007134 <HAL_RCCEx_GetPeriphCLKFreq>
 8009786:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 8009788:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800978a:	2b00      	cmp	r3, #0
 800978c:	f000 80e8 	beq.w	8009960 <UART_SetConfig+0x314>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009790:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009792:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009794:	4a39      	ldr	r2, [pc, #228]	@ (800987c <UART_SetConfig+0x230>)
 8009796:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800979a:	461a      	mov	r2, r3
 800979c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800979e:	fbb3 f3f2 	udiv	r3, r3, r2
 80097a2:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80097a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097a6:	685a      	ldr	r2, [r3, #4]
 80097a8:	4613      	mov	r3, r2
 80097aa:	005b      	lsls	r3, r3, #1
 80097ac:	4413      	add	r3, r2
 80097ae:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80097b0:	429a      	cmp	r2, r3
 80097b2:	d305      	bcc.n	80097c0 <UART_SetConfig+0x174>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80097b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097b6:	685b      	ldr	r3, [r3, #4]
 80097b8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80097ba:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80097bc:	429a      	cmp	r2, r3
 80097be:	d903      	bls.n	80097c8 <UART_SetConfig+0x17c>
      {
        ret = HAL_ERROR;
 80097c0:	2301      	movs	r3, #1
 80097c2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80097c6:	e048      	b.n	800985a <UART_SetConfig+0x20e>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80097c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80097ca:	2200      	movs	r2, #0
 80097cc:	61bb      	str	r3, [r7, #24]
 80097ce:	61fa      	str	r2, [r7, #28]
 80097d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80097d4:	4a29      	ldr	r2, [pc, #164]	@ (800987c <UART_SetConfig+0x230>)
 80097d6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80097da:	b29b      	uxth	r3, r3
 80097dc:	2200      	movs	r2, #0
 80097de:	613b      	str	r3, [r7, #16]
 80097e0:	617a      	str	r2, [r7, #20]
 80097e2:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80097e6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80097ea:	f7f6 fd45 	bl	8000278 <__aeabi_uldivmod>
 80097ee:	4602      	mov	r2, r0
 80097f0:	460b      	mov	r3, r1
 80097f2:	4610      	mov	r0, r2
 80097f4:	4619      	mov	r1, r3
 80097f6:	f04f 0200 	mov.w	r2, #0
 80097fa:	f04f 0300 	mov.w	r3, #0
 80097fe:	020b      	lsls	r3, r1, #8
 8009800:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009804:	0202      	lsls	r2, r0, #8
 8009806:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009808:	6849      	ldr	r1, [r1, #4]
 800980a:	0849      	lsrs	r1, r1, #1
 800980c:	2000      	movs	r0, #0
 800980e:	460c      	mov	r4, r1
 8009810:	4605      	mov	r5, r0
 8009812:	eb12 0804 	adds.w	r8, r2, r4
 8009816:	eb43 0905 	adc.w	r9, r3, r5
 800981a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800981c:	685b      	ldr	r3, [r3, #4]
 800981e:	2200      	movs	r2, #0
 8009820:	60bb      	str	r3, [r7, #8]
 8009822:	60fa      	str	r2, [r7, #12]
 8009824:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009828:	4640      	mov	r0, r8
 800982a:	4649      	mov	r1, r9
 800982c:	f7f6 fd24 	bl	8000278 <__aeabi_uldivmod>
 8009830:	4602      	mov	r2, r0
 8009832:	460b      	mov	r3, r1
 8009834:	4613      	mov	r3, r2
 8009836:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009838:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800983a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800983e:	d308      	bcc.n	8009852 <UART_SetConfig+0x206>
 8009840:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009842:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009846:	d204      	bcs.n	8009852 <UART_SetConfig+0x206>
        {
          huart->Instance->BRR = usartdiv;
 8009848:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800984e:	60da      	str	r2, [r3, #12]
 8009850:	e003      	b.n	800985a <UART_SetConfig+0x20e>
        }
        else
        {
          ret = HAL_ERROR;
 8009852:	2301      	movs	r3, #1
 8009854:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
 8009858:	e082      	b.n	8009960 <UART_SetConfig+0x314>
 800985a:	e081      	b.n	8009960 <UART_SetConfig+0x314>
 800985c:	46002400 	.word	0x46002400
 8009860:	cfff69f3 	.word	0xcfff69f3
 8009864:	56002400 	.word	0x56002400
 8009868:	40013800 	.word	0x40013800
 800986c:	40004400 	.word	0x40004400
 8009870:	40004800 	.word	0x40004800
 8009874:	40004c00 	.word	0x40004c00
 8009878:	40005000 	.word	0x40005000
 800987c:	0800ad6c 	.word	0x0800ad6c
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009880:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009882:	69db      	ldr	r3, [r3, #28]
 8009884:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009888:	d13c      	bne.n	8009904 <UART_SetConfig+0x2b8>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800988a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800988c:	2200      	movs	r2, #0
 800988e:	603b      	str	r3, [r7, #0]
 8009890:	607a      	str	r2, [r7, #4]
 8009892:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009896:	f7fd fc4d 	bl	8007134 <HAL_RCCEx_GetPeriphCLKFreq>
 800989a:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800989c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800989e:	2b00      	cmp	r3, #0
 80098a0:	d05e      	beq.n	8009960 <UART_SetConfig+0x314>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80098a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098a6:	4a39      	ldr	r2, [pc, #228]	@ (800998c <UART_SetConfig+0x340>)
 80098a8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80098ac:	461a      	mov	r2, r3
 80098ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80098b0:	fbb3 f3f2 	udiv	r3, r3, r2
 80098b4:	005a      	lsls	r2, r3, #1
 80098b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098b8:	685b      	ldr	r3, [r3, #4]
 80098ba:	085b      	lsrs	r3, r3, #1
 80098bc:	441a      	add	r2, r3
 80098be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098c0:	685b      	ldr	r3, [r3, #4]
 80098c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80098c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80098c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80098ca:	2b0f      	cmp	r3, #15
 80098cc:	d916      	bls.n	80098fc <UART_SetConfig+0x2b0>
 80098ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80098d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80098d4:	d212      	bcs.n	80098fc <UART_SetConfig+0x2b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80098d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80098d8:	b29b      	uxth	r3, r3
 80098da:	f023 030f 	bic.w	r3, r3, #15
 80098de:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80098e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80098e2:	085b      	lsrs	r3, r3, #1
 80098e4:	b29b      	uxth	r3, r3
 80098e6:	f003 0307 	and.w	r3, r3, #7
 80098ea:	b29a      	uxth	r2, r3
 80098ec:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80098ee:	4313      	orrs	r3, r2
 80098f0:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 80098f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 80098f8:	60da      	str	r2, [r3, #12]
 80098fa:	e031      	b.n	8009960 <UART_SetConfig+0x314>
      }
      else
      {
        ret = HAL_ERROR;
 80098fc:	2301      	movs	r3, #1
 80098fe:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8009902:	e02d      	b.n	8009960 <UART_SetConfig+0x314>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8009904:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009906:	2200      	movs	r2, #0
 8009908:	469a      	mov	sl, r3
 800990a:	4693      	mov	fp, r2
 800990c:	4650      	mov	r0, sl
 800990e:	4659      	mov	r1, fp
 8009910:	f7fd fc10 	bl	8007134 <HAL_RCCEx_GetPeriphCLKFreq>
 8009914:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 8009916:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009918:	2b00      	cmp	r3, #0
 800991a:	d021      	beq.n	8009960 <UART_SetConfig+0x314>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800991c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800991e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009920:	4a1a      	ldr	r2, [pc, #104]	@ (800998c <UART_SetConfig+0x340>)
 8009922:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009926:	461a      	mov	r2, r3
 8009928:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800992a:	fbb3 f2f2 	udiv	r2, r3, r2
 800992e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009930:	685b      	ldr	r3, [r3, #4]
 8009932:	085b      	lsrs	r3, r3, #1
 8009934:	441a      	add	r2, r3
 8009936:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009938:	685b      	ldr	r3, [r3, #4]
 800993a:	fbb2 f3f3 	udiv	r3, r2, r3
 800993e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009940:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009942:	2b0f      	cmp	r3, #15
 8009944:	d909      	bls.n	800995a <UART_SetConfig+0x30e>
 8009946:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009948:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800994c:	d205      	bcs.n	800995a <UART_SetConfig+0x30e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800994e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009950:	b29a      	uxth	r2, r3
 8009952:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	60da      	str	r2, [r3, #12]
 8009958:	e002      	b.n	8009960 <UART_SetConfig+0x314>
      }
      else
      {
        ret = HAL_ERROR;
 800995a:	2301      	movs	r3, #1
 800995c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009960:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009962:	2201      	movs	r2, #1
 8009964:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8009968:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800996a:	2201      	movs	r2, #1
 800996c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009970:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009972:	2200      	movs	r2, #0
 8009974:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8009976:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009978:	2200      	movs	r2, #0
 800997a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800997c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8009980:	4618      	mov	r0, r3
 8009982:	3750      	adds	r7, #80	@ 0x50
 8009984:	46bd      	mov	sp, r7
 8009986:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800998a:	bf00      	nop
 800998c:	0800ad6c 	.word	0x0800ad6c

08009990 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009990:	b480      	push	{r7}
 8009992:	b083      	sub	sp, #12
 8009994:	af00      	add	r7, sp, #0
 8009996:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800999c:	f003 0308 	and.w	r3, r3, #8
 80099a0:	2b00      	cmp	r3, #0
 80099a2:	d00a      	beq.n	80099ba <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	685b      	ldr	r3, [r3, #4]
 80099aa:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	681b      	ldr	r3, [r3, #0]
 80099b6:	430a      	orrs	r2, r1
 80099b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80099be:	f003 0301 	and.w	r3, r3, #1
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	d00a      	beq.n	80099dc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	685b      	ldr	r3, [r3, #4]
 80099cc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	430a      	orrs	r2, r1
 80099da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80099e0:	f003 0302 	and.w	r3, r3, #2
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d00a      	beq.n	80099fe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	685b      	ldr	r3, [r3, #4]
 80099ee:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	430a      	orrs	r2, r1
 80099fc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a02:	f003 0304 	and.w	r3, r3, #4
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	d00a      	beq.n	8009a20 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	685b      	ldr	r3, [r3, #4]
 8009a10:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	430a      	orrs	r2, r1
 8009a1e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a24:	f003 0310 	and.w	r3, r3, #16
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	d00a      	beq.n	8009a42 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	689b      	ldr	r3, [r3, #8]
 8009a32:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	430a      	orrs	r2, r1
 8009a40:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a46:	f003 0320 	and.w	r3, r3, #32
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	d00a      	beq.n	8009a64 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	689b      	ldr	r3, [r3, #8]
 8009a54:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	430a      	orrs	r2, r1
 8009a62:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009a6c:	2b00      	cmp	r3, #0
 8009a6e:	d01a      	beq.n	8009aa6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	685b      	ldr	r3, [r3, #4]
 8009a76:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	681b      	ldr	r3, [r3, #0]
 8009a82:	430a      	orrs	r2, r1
 8009a84:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009a8a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009a8e:	d10a      	bne.n	8009aa6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	685b      	ldr	r3, [r3, #4]
 8009a96:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	430a      	orrs	r2, r1
 8009aa4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009aaa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009aae:	2b00      	cmp	r3, #0
 8009ab0:	d00a      	beq.n	8009ac8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	685b      	ldr	r3, [r3, #4]
 8009ab8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	430a      	orrs	r2, r1
 8009ac6:	605a      	str	r2, [r3, #4]
  }
}
 8009ac8:	bf00      	nop
 8009aca:	370c      	adds	r7, #12
 8009acc:	46bd      	mov	sp, r7
 8009ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ad2:	4770      	bx	lr

08009ad4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009ad4:	b580      	push	{r7, lr}
 8009ad6:	b098      	sub	sp, #96	@ 0x60
 8009ad8:	af02      	add	r7, sp, #8
 8009ada:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	2200      	movs	r2, #0
 8009ae0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009ae4:	f7f7 fe70 	bl	80017c8 <HAL_GetTick>
 8009ae8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	f003 0308 	and.w	r3, r3, #8
 8009af4:	2b08      	cmp	r3, #8
 8009af6:	d12f      	bne.n	8009b58 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009af8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009afc:	9300      	str	r3, [sp, #0]
 8009afe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009b00:	2200      	movs	r2, #0
 8009b02:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009b06:	6878      	ldr	r0, [r7, #4]
 8009b08:	f000 f88e 	bl	8009c28 <UART_WaitOnFlagUntilTimeout>
 8009b0c:	4603      	mov	r3, r0
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	d022      	beq.n	8009b58 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b1a:	e853 3f00 	ldrex	r3, [r3]
 8009b1e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009b20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b22:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009b26:	653b      	str	r3, [r7, #80]	@ 0x50
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	461a      	mov	r2, r3
 8009b2e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009b30:	647b      	str	r3, [r7, #68]	@ 0x44
 8009b32:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b34:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009b36:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009b38:	e841 2300 	strex	r3, r2, [r1]
 8009b3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009b3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	d1e6      	bne.n	8009b12 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	2220      	movs	r2, #32
 8009b48:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	2200      	movs	r2, #0
 8009b50:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009b54:	2303      	movs	r3, #3
 8009b56:	e063      	b.n	8009c20 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	f003 0304 	and.w	r3, r3, #4
 8009b62:	2b04      	cmp	r3, #4
 8009b64:	d149      	bne.n	8009bfa <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009b66:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009b6a:	9300      	str	r3, [sp, #0]
 8009b6c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009b6e:	2200      	movs	r2, #0
 8009b70:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009b74:	6878      	ldr	r0, [r7, #4]
 8009b76:	f000 f857 	bl	8009c28 <UART_WaitOnFlagUntilTimeout>
 8009b7a:	4603      	mov	r3, r0
 8009b7c:	2b00      	cmp	r3, #0
 8009b7e:	d03c      	beq.n	8009bfa <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b88:	e853 3f00 	ldrex	r3, [r3]
 8009b8c:	623b      	str	r3, [r7, #32]
   return(result);
 8009b8e:	6a3b      	ldr	r3, [r7, #32]
 8009b90:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009b94:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	681b      	ldr	r3, [r3, #0]
 8009b9a:	461a      	mov	r2, r3
 8009b9c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009b9e:	633b      	str	r3, [r7, #48]	@ 0x30
 8009ba0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ba2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009ba4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009ba6:	e841 2300 	strex	r3, r2, [r1]
 8009baa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009bac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	d1e6      	bne.n	8009b80 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	3308      	adds	r3, #8
 8009bb8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bba:	693b      	ldr	r3, [r7, #16]
 8009bbc:	e853 3f00 	ldrex	r3, [r3]
 8009bc0:	60fb      	str	r3, [r7, #12]
   return(result);
 8009bc2:	68fb      	ldr	r3, [r7, #12]
 8009bc4:	f023 0301 	bic.w	r3, r3, #1
 8009bc8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	3308      	adds	r3, #8
 8009bd0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009bd2:	61fa      	str	r2, [r7, #28]
 8009bd4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bd6:	69b9      	ldr	r1, [r7, #24]
 8009bd8:	69fa      	ldr	r2, [r7, #28]
 8009bda:	e841 2300 	strex	r3, r2, [r1]
 8009bde:	617b      	str	r3, [r7, #20]
   return(result);
 8009be0:	697b      	ldr	r3, [r7, #20]
 8009be2:	2b00      	cmp	r3, #0
 8009be4:	d1e5      	bne.n	8009bb2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	2220      	movs	r2, #32
 8009bea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	2200      	movs	r2, #0
 8009bf2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009bf6:	2303      	movs	r3, #3
 8009bf8:	e012      	b.n	8009c20 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	2220      	movs	r2, #32
 8009bfe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	2220      	movs	r2, #32
 8009c06:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	2200      	movs	r2, #0
 8009c0e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	2200      	movs	r2, #0
 8009c14:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	2200      	movs	r2, #0
 8009c1a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009c1e:	2300      	movs	r3, #0
}
 8009c20:	4618      	mov	r0, r3
 8009c22:	3758      	adds	r7, #88	@ 0x58
 8009c24:	46bd      	mov	sp, r7
 8009c26:	bd80      	pop	{r7, pc}

08009c28 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009c28:	b580      	push	{r7, lr}
 8009c2a:	b084      	sub	sp, #16
 8009c2c:	af00      	add	r7, sp, #0
 8009c2e:	60f8      	str	r0, [r7, #12]
 8009c30:	60b9      	str	r1, [r7, #8]
 8009c32:	603b      	str	r3, [r7, #0]
 8009c34:	4613      	mov	r3, r2
 8009c36:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009c38:	e04f      	b.n	8009cda <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009c3a:	69bb      	ldr	r3, [r7, #24]
 8009c3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c40:	d04b      	beq.n	8009cda <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009c42:	f7f7 fdc1 	bl	80017c8 <HAL_GetTick>
 8009c46:	4602      	mov	r2, r0
 8009c48:	683b      	ldr	r3, [r7, #0]
 8009c4a:	1ad3      	subs	r3, r2, r3
 8009c4c:	69ba      	ldr	r2, [r7, #24]
 8009c4e:	429a      	cmp	r2, r3
 8009c50:	d302      	bcc.n	8009c58 <UART_WaitOnFlagUntilTimeout+0x30>
 8009c52:	69bb      	ldr	r3, [r7, #24]
 8009c54:	2b00      	cmp	r3, #0
 8009c56:	d101      	bne.n	8009c5c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009c58:	2303      	movs	r3, #3
 8009c5a:	e04e      	b.n	8009cfa <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	681b      	ldr	r3, [r3, #0]
 8009c62:	f003 0304 	and.w	r3, r3, #4
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d037      	beq.n	8009cda <UART_WaitOnFlagUntilTimeout+0xb2>
 8009c6a:	68bb      	ldr	r3, [r7, #8]
 8009c6c:	2b80      	cmp	r3, #128	@ 0x80
 8009c6e:	d034      	beq.n	8009cda <UART_WaitOnFlagUntilTimeout+0xb2>
 8009c70:	68bb      	ldr	r3, [r7, #8]
 8009c72:	2b40      	cmp	r3, #64	@ 0x40
 8009c74:	d031      	beq.n	8009cda <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009c76:	68fb      	ldr	r3, [r7, #12]
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	69db      	ldr	r3, [r3, #28]
 8009c7c:	f003 0308 	and.w	r3, r3, #8
 8009c80:	2b08      	cmp	r3, #8
 8009c82:	d110      	bne.n	8009ca6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009c84:	68fb      	ldr	r3, [r7, #12]
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	2208      	movs	r2, #8
 8009c8a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009c8c:	68f8      	ldr	r0, [r7, #12]
 8009c8e:	f000 f838 	bl	8009d02 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009c92:	68fb      	ldr	r3, [r7, #12]
 8009c94:	2208      	movs	r2, #8
 8009c96:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009c9a:	68fb      	ldr	r3, [r7, #12]
 8009c9c:	2200      	movs	r2, #0
 8009c9e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8009ca2:	2301      	movs	r3, #1
 8009ca4:	e029      	b.n	8009cfa <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009ca6:	68fb      	ldr	r3, [r7, #12]
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	69db      	ldr	r3, [r3, #28]
 8009cac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009cb0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009cb4:	d111      	bne.n	8009cda <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009cb6:	68fb      	ldr	r3, [r7, #12]
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009cbe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009cc0:	68f8      	ldr	r0, [r7, #12]
 8009cc2:	f000 f81e 	bl	8009d02 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009cc6:	68fb      	ldr	r3, [r7, #12]
 8009cc8:	2220      	movs	r2, #32
 8009cca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009cce:	68fb      	ldr	r3, [r7, #12]
 8009cd0:	2200      	movs	r2, #0
 8009cd2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8009cd6:	2303      	movs	r3, #3
 8009cd8:	e00f      	b.n	8009cfa <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009cda:	68fb      	ldr	r3, [r7, #12]
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	69da      	ldr	r2, [r3, #28]
 8009ce0:	68bb      	ldr	r3, [r7, #8]
 8009ce2:	4013      	ands	r3, r2
 8009ce4:	68ba      	ldr	r2, [r7, #8]
 8009ce6:	429a      	cmp	r2, r3
 8009ce8:	bf0c      	ite	eq
 8009cea:	2301      	moveq	r3, #1
 8009cec:	2300      	movne	r3, #0
 8009cee:	b2db      	uxtb	r3, r3
 8009cf0:	461a      	mov	r2, r3
 8009cf2:	79fb      	ldrb	r3, [r7, #7]
 8009cf4:	429a      	cmp	r2, r3
 8009cf6:	d0a0      	beq.n	8009c3a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009cf8:	2300      	movs	r3, #0
}
 8009cfa:	4618      	mov	r0, r3
 8009cfc:	3710      	adds	r7, #16
 8009cfe:	46bd      	mov	sp, r7
 8009d00:	bd80      	pop	{r7, pc}

08009d02 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009d02:	b480      	push	{r7}
 8009d04:	b095      	sub	sp, #84	@ 0x54
 8009d06:	af00      	add	r7, sp, #0
 8009d08:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d12:	e853 3f00 	ldrex	r3, [r3]
 8009d16:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009d18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d1a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009d1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	681b      	ldr	r3, [r3, #0]
 8009d24:	461a      	mov	r2, r3
 8009d26:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009d28:	643b      	str	r3, [r7, #64]	@ 0x40
 8009d2a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d2c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009d2e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009d30:	e841 2300 	strex	r3, r2, [r1]
 8009d34:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009d36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d38:	2b00      	cmp	r3, #0
 8009d3a:	d1e6      	bne.n	8009d0a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	681b      	ldr	r3, [r3, #0]
 8009d40:	3308      	adds	r3, #8
 8009d42:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d44:	6a3b      	ldr	r3, [r7, #32]
 8009d46:	e853 3f00 	ldrex	r3, [r3]
 8009d4a:	61fb      	str	r3, [r7, #28]
   return(result);
 8009d4c:	69fb      	ldr	r3, [r7, #28]
 8009d4e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009d52:	f023 0301 	bic.w	r3, r3, #1
 8009d56:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	3308      	adds	r3, #8
 8009d5e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009d60:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009d62:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d64:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009d66:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009d68:	e841 2300 	strex	r3, r2, [r1]
 8009d6c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009d6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	d1e3      	bne.n	8009d3c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009d78:	2b01      	cmp	r3, #1
 8009d7a:	d118      	bne.n	8009dae <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d82:	68fb      	ldr	r3, [r7, #12]
 8009d84:	e853 3f00 	ldrex	r3, [r3]
 8009d88:	60bb      	str	r3, [r7, #8]
   return(result);
 8009d8a:	68bb      	ldr	r3, [r7, #8]
 8009d8c:	f023 0310 	bic.w	r3, r3, #16
 8009d90:	647b      	str	r3, [r7, #68]	@ 0x44
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	461a      	mov	r2, r3
 8009d98:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009d9a:	61bb      	str	r3, [r7, #24]
 8009d9c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d9e:	6979      	ldr	r1, [r7, #20]
 8009da0:	69ba      	ldr	r2, [r7, #24]
 8009da2:	e841 2300 	strex	r3, r2, [r1]
 8009da6:	613b      	str	r3, [r7, #16]
   return(result);
 8009da8:	693b      	ldr	r3, [r7, #16]
 8009daa:	2b00      	cmp	r3, #0
 8009dac:	d1e6      	bne.n	8009d7c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	2220      	movs	r2, #32
 8009db2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	2200      	movs	r2, #0
 8009dba:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	2200      	movs	r2, #0
 8009dc0:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009dc2:	bf00      	nop
 8009dc4:	3754      	adds	r7, #84	@ 0x54
 8009dc6:	46bd      	mov	sp, r7
 8009dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dcc:	4770      	bx	lr
	...

08009dd0 <std>:
 8009dd0:	2300      	movs	r3, #0
 8009dd2:	b510      	push	{r4, lr}
 8009dd4:	4604      	mov	r4, r0
 8009dd6:	6083      	str	r3, [r0, #8]
 8009dd8:	8181      	strh	r1, [r0, #12]
 8009dda:	4619      	mov	r1, r3
 8009ddc:	6643      	str	r3, [r0, #100]	@ 0x64
 8009dde:	81c2      	strh	r2, [r0, #14]
 8009de0:	2208      	movs	r2, #8
 8009de2:	6183      	str	r3, [r0, #24]
 8009de4:	e9c0 3300 	strd	r3, r3, [r0]
 8009de8:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009dec:	305c      	adds	r0, #92	@ 0x5c
 8009dee:	f000 f906 	bl	8009ffe <memset>
 8009df2:	4b0d      	ldr	r3, [pc, #52]	@ (8009e28 <std+0x58>)
 8009df4:	6224      	str	r4, [r4, #32]
 8009df6:	6263      	str	r3, [r4, #36]	@ 0x24
 8009df8:	4b0c      	ldr	r3, [pc, #48]	@ (8009e2c <std+0x5c>)
 8009dfa:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009dfc:	4b0c      	ldr	r3, [pc, #48]	@ (8009e30 <std+0x60>)
 8009dfe:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009e00:	4b0c      	ldr	r3, [pc, #48]	@ (8009e34 <std+0x64>)
 8009e02:	6323      	str	r3, [r4, #48]	@ 0x30
 8009e04:	4b0c      	ldr	r3, [pc, #48]	@ (8009e38 <std+0x68>)
 8009e06:	429c      	cmp	r4, r3
 8009e08:	d006      	beq.n	8009e18 <std+0x48>
 8009e0a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009e0e:	4294      	cmp	r4, r2
 8009e10:	d002      	beq.n	8009e18 <std+0x48>
 8009e12:	33d0      	adds	r3, #208	@ 0xd0
 8009e14:	429c      	cmp	r4, r3
 8009e16:	d105      	bne.n	8009e24 <std+0x54>
 8009e18:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009e1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009e20:	f000 b966 	b.w	800a0f0 <__retarget_lock_init_recursive>
 8009e24:	bd10      	pop	{r4, pc}
 8009e26:	bf00      	nop
 8009e28:	08009f79 	.word	0x08009f79
 8009e2c:	08009f9b 	.word	0x08009f9b
 8009e30:	08009fd3 	.word	0x08009fd3
 8009e34:	08009ff7 	.word	0x08009ff7
 8009e38:	2000041c 	.word	0x2000041c

08009e3c <stdio_exit_handler>:
 8009e3c:	4a02      	ldr	r2, [pc, #8]	@ (8009e48 <stdio_exit_handler+0xc>)
 8009e3e:	4903      	ldr	r1, [pc, #12]	@ (8009e4c <stdio_exit_handler+0x10>)
 8009e40:	4803      	ldr	r0, [pc, #12]	@ (8009e50 <stdio_exit_handler+0x14>)
 8009e42:	f000 b869 	b.w	8009f18 <_fwalk_sglue>
 8009e46:	bf00      	nop
 8009e48:	200000a8 	.word	0x200000a8
 8009e4c:	0800a999 	.word	0x0800a999
 8009e50:	200000b8 	.word	0x200000b8

08009e54 <cleanup_stdio>:
 8009e54:	6841      	ldr	r1, [r0, #4]
 8009e56:	4b0c      	ldr	r3, [pc, #48]	@ (8009e88 <cleanup_stdio+0x34>)
 8009e58:	4299      	cmp	r1, r3
 8009e5a:	b510      	push	{r4, lr}
 8009e5c:	4604      	mov	r4, r0
 8009e5e:	d001      	beq.n	8009e64 <cleanup_stdio+0x10>
 8009e60:	f000 fd9a 	bl	800a998 <_fflush_r>
 8009e64:	68a1      	ldr	r1, [r4, #8]
 8009e66:	4b09      	ldr	r3, [pc, #36]	@ (8009e8c <cleanup_stdio+0x38>)
 8009e68:	4299      	cmp	r1, r3
 8009e6a:	d002      	beq.n	8009e72 <cleanup_stdio+0x1e>
 8009e6c:	4620      	mov	r0, r4
 8009e6e:	f000 fd93 	bl	800a998 <_fflush_r>
 8009e72:	68e1      	ldr	r1, [r4, #12]
 8009e74:	4b06      	ldr	r3, [pc, #24]	@ (8009e90 <cleanup_stdio+0x3c>)
 8009e76:	4299      	cmp	r1, r3
 8009e78:	d004      	beq.n	8009e84 <cleanup_stdio+0x30>
 8009e7a:	4620      	mov	r0, r4
 8009e7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009e80:	f000 bd8a 	b.w	800a998 <_fflush_r>
 8009e84:	bd10      	pop	{r4, pc}
 8009e86:	bf00      	nop
 8009e88:	2000041c 	.word	0x2000041c
 8009e8c:	20000484 	.word	0x20000484
 8009e90:	200004ec 	.word	0x200004ec

08009e94 <global_stdio_init.part.0>:
 8009e94:	b510      	push	{r4, lr}
 8009e96:	4b0b      	ldr	r3, [pc, #44]	@ (8009ec4 <global_stdio_init.part.0+0x30>)
 8009e98:	2104      	movs	r1, #4
 8009e9a:	4c0b      	ldr	r4, [pc, #44]	@ (8009ec8 <global_stdio_init.part.0+0x34>)
 8009e9c:	4a0b      	ldr	r2, [pc, #44]	@ (8009ecc <global_stdio_init.part.0+0x38>)
 8009e9e:	4620      	mov	r0, r4
 8009ea0:	601a      	str	r2, [r3, #0]
 8009ea2:	2200      	movs	r2, #0
 8009ea4:	f7ff ff94 	bl	8009dd0 <std>
 8009ea8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009eac:	2201      	movs	r2, #1
 8009eae:	2109      	movs	r1, #9
 8009eb0:	f7ff ff8e 	bl	8009dd0 <std>
 8009eb4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009eb8:	2202      	movs	r2, #2
 8009eba:	2112      	movs	r1, #18
 8009ebc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009ec0:	f7ff bf86 	b.w	8009dd0 <std>
 8009ec4:	20000554 	.word	0x20000554
 8009ec8:	2000041c 	.word	0x2000041c
 8009ecc:	08009e3d 	.word	0x08009e3d

08009ed0 <__sfp_lock_acquire>:
 8009ed0:	4801      	ldr	r0, [pc, #4]	@ (8009ed8 <__sfp_lock_acquire+0x8>)
 8009ed2:	f000 b90e 	b.w	800a0f2 <__retarget_lock_acquire_recursive>
 8009ed6:	bf00      	nop
 8009ed8:	2000055d 	.word	0x2000055d

08009edc <__sfp_lock_release>:
 8009edc:	4801      	ldr	r0, [pc, #4]	@ (8009ee4 <__sfp_lock_release+0x8>)
 8009ede:	f000 b909 	b.w	800a0f4 <__retarget_lock_release_recursive>
 8009ee2:	bf00      	nop
 8009ee4:	2000055d 	.word	0x2000055d

08009ee8 <__sinit>:
 8009ee8:	b510      	push	{r4, lr}
 8009eea:	4604      	mov	r4, r0
 8009eec:	f7ff fff0 	bl	8009ed0 <__sfp_lock_acquire>
 8009ef0:	6a23      	ldr	r3, [r4, #32]
 8009ef2:	b11b      	cbz	r3, 8009efc <__sinit+0x14>
 8009ef4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009ef8:	f7ff bff0 	b.w	8009edc <__sfp_lock_release>
 8009efc:	4b04      	ldr	r3, [pc, #16]	@ (8009f10 <__sinit+0x28>)
 8009efe:	6223      	str	r3, [r4, #32]
 8009f00:	4b04      	ldr	r3, [pc, #16]	@ (8009f14 <__sinit+0x2c>)
 8009f02:	681b      	ldr	r3, [r3, #0]
 8009f04:	2b00      	cmp	r3, #0
 8009f06:	d1f5      	bne.n	8009ef4 <__sinit+0xc>
 8009f08:	f7ff ffc4 	bl	8009e94 <global_stdio_init.part.0>
 8009f0c:	e7f2      	b.n	8009ef4 <__sinit+0xc>
 8009f0e:	bf00      	nop
 8009f10:	08009e55 	.word	0x08009e55
 8009f14:	20000554 	.word	0x20000554

08009f18 <_fwalk_sglue>:
 8009f18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009f1c:	4607      	mov	r7, r0
 8009f1e:	4688      	mov	r8, r1
 8009f20:	4614      	mov	r4, r2
 8009f22:	2600      	movs	r6, #0
 8009f24:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009f28:	f1b9 0901 	subs.w	r9, r9, #1
 8009f2c:	d505      	bpl.n	8009f3a <_fwalk_sglue+0x22>
 8009f2e:	6824      	ldr	r4, [r4, #0]
 8009f30:	2c00      	cmp	r4, #0
 8009f32:	d1f7      	bne.n	8009f24 <_fwalk_sglue+0xc>
 8009f34:	4630      	mov	r0, r6
 8009f36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009f3a:	89ab      	ldrh	r3, [r5, #12]
 8009f3c:	2b01      	cmp	r3, #1
 8009f3e:	d907      	bls.n	8009f50 <_fwalk_sglue+0x38>
 8009f40:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009f44:	3301      	adds	r3, #1
 8009f46:	d003      	beq.n	8009f50 <_fwalk_sglue+0x38>
 8009f48:	4629      	mov	r1, r5
 8009f4a:	4638      	mov	r0, r7
 8009f4c:	47c0      	blx	r8
 8009f4e:	4306      	orrs	r6, r0
 8009f50:	3568      	adds	r5, #104	@ 0x68
 8009f52:	e7e9      	b.n	8009f28 <_fwalk_sglue+0x10>

08009f54 <iprintf>:
 8009f54:	b40f      	push	{r0, r1, r2, r3}
 8009f56:	b507      	push	{r0, r1, r2, lr}
 8009f58:	4906      	ldr	r1, [pc, #24]	@ (8009f74 <iprintf+0x20>)
 8009f5a:	ab04      	add	r3, sp, #16
 8009f5c:	6808      	ldr	r0, [r1, #0]
 8009f5e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009f62:	6881      	ldr	r1, [r0, #8]
 8009f64:	9301      	str	r3, [sp, #4]
 8009f66:	f000 f9e9 	bl	800a33c <_vfiprintf_r>
 8009f6a:	b003      	add	sp, #12
 8009f6c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009f70:	b004      	add	sp, #16
 8009f72:	4770      	bx	lr
 8009f74:	200000b4 	.word	0x200000b4

08009f78 <__sread>:
 8009f78:	b510      	push	{r4, lr}
 8009f7a:	460c      	mov	r4, r1
 8009f7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009f80:	f000 f868 	bl	800a054 <_read_r>
 8009f84:	2800      	cmp	r0, #0
 8009f86:	bfab      	itete	ge
 8009f88:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009f8a:	89a3      	ldrhlt	r3, [r4, #12]
 8009f8c:	181b      	addge	r3, r3, r0
 8009f8e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009f92:	bfac      	ite	ge
 8009f94:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009f96:	81a3      	strhlt	r3, [r4, #12]
 8009f98:	bd10      	pop	{r4, pc}

08009f9a <__swrite>:
 8009f9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f9e:	461f      	mov	r7, r3
 8009fa0:	898b      	ldrh	r3, [r1, #12]
 8009fa2:	4605      	mov	r5, r0
 8009fa4:	460c      	mov	r4, r1
 8009fa6:	05db      	lsls	r3, r3, #23
 8009fa8:	4616      	mov	r6, r2
 8009faa:	d505      	bpl.n	8009fb8 <__swrite+0x1e>
 8009fac:	2302      	movs	r3, #2
 8009fae:	2200      	movs	r2, #0
 8009fb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009fb4:	f000 f83c 	bl	800a030 <_lseek_r>
 8009fb8:	89a3      	ldrh	r3, [r4, #12]
 8009fba:	4632      	mov	r2, r6
 8009fbc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009fc0:	4628      	mov	r0, r5
 8009fc2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009fc6:	81a3      	strh	r3, [r4, #12]
 8009fc8:	463b      	mov	r3, r7
 8009fca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009fce:	f000 b853 	b.w	800a078 <_write_r>

08009fd2 <__sseek>:
 8009fd2:	b510      	push	{r4, lr}
 8009fd4:	460c      	mov	r4, r1
 8009fd6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009fda:	f000 f829 	bl	800a030 <_lseek_r>
 8009fde:	1c43      	adds	r3, r0, #1
 8009fe0:	89a3      	ldrh	r3, [r4, #12]
 8009fe2:	bf15      	itete	ne
 8009fe4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009fe6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009fea:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009fee:	81a3      	strheq	r3, [r4, #12]
 8009ff0:	bf18      	it	ne
 8009ff2:	81a3      	strhne	r3, [r4, #12]
 8009ff4:	bd10      	pop	{r4, pc}

08009ff6 <__sclose>:
 8009ff6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009ffa:	f000 b809 	b.w	800a010 <_close_r>

08009ffe <memset>:
 8009ffe:	4402      	add	r2, r0
 800a000:	4603      	mov	r3, r0
 800a002:	4293      	cmp	r3, r2
 800a004:	d100      	bne.n	800a008 <memset+0xa>
 800a006:	4770      	bx	lr
 800a008:	f803 1b01 	strb.w	r1, [r3], #1
 800a00c:	e7f9      	b.n	800a002 <memset+0x4>
	...

0800a010 <_close_r>:
 800a010:	b538      	push	{r3, r4, r5, lr}
 800a012:	2300      	movs	r3, #0
 800a014:	4d05      	ldr	r5, [pc, #20]	@ (800a02c <_close_r+0x1c>)
 800a016:	4604      	mov	r4, r0
 800a018:	4608      	mov	r0, r1
 800a01a:	602b      	str	r3, [r5, #0]
 800a01c:	f7f7 f871 	bl	8001102 <_close>
 800a020:	1c43      	adds	r3, r0, #1
 800a022:	d102      	bne.n	800a02a <_close_r+0x1a>
 800a024:	682b      	ldr	r3, [r5, #0]
 800a026:	b103      	cbz	r3, 800a02a <_close_r+0x1a>
 800a028:	6023      	str	r3, [r4, #0]
 800a02a:	bd38      	pop	{r3, r4, r5, pc}
 800a02c:	20000558 	.word	0x20000558

0800a030 <_lseek_r>:
 800a030:	b538      	push	{r3, r4, r5, lr}
 800a032:	4604      	mov	r4, r0
 800a034:	4d06      	ldr	r5, [pc, #24]	@ (800a050 <_lseek_r+0x20>)
 800a036:	4608      	mov	r0, r1
 800a038:	4611      	mov	r1, r2
 800a03a:	2200      	movs	r2, #0
 800a03c:	602a      	str	r2, [r5, #0]
 800a03e:	461a      	mov	r2, r3
 800a040:	f7f7 f886 	bl	8001150 <_lseek>
 800a044:	1c43      	adds	r3, r0, #1
 800a046:	d102      	bne.n	800a04e <_lseek_r+0x1e>
 800a048:	682b      	ldr	r3, [r5, #0]
 800a04a:	b103      	cbz	r3, 800a04e <_lseek_r+0x1e>
 800a04c:	6023      	str	r3, [r4, #0]
 800a04e:	bd38      	pop	{r3, r4, r5, pc}
 800a050:	20000558 	.word	0x20000558

0800a054 <_read_r>:
 800a054:	b538      	push	{r3, r4, r5, lr}
 800a056:	4604      	mov	r4, r0
 800a058:	4d06      	ldr	r5, [pc, #24]	@ (800a074 <_read_r+0x20>)
 800a05a:	4608      	mov	r0, r1
 800a05c:	4611      	mov	r1, r2
 800a05e:	2200      	movs	r2, #0
 800a060:	602a      	str	r2, [r5, #0]
 800a062:	461a      	mov	r2, r3
 800a064:	f7f7 f814 	bl	8001090 <_read>
 800a068:	1c43      	adds	r3, r0, #1
 800a06a:	d102      	bne.n	800a072 <_read_r+0x1e>
 800a06c:	682b      	ldr	r3, [r5, #0]
 800a06e:	b103      	cbz	r3, 800a072 <_read_r+0x1e>
 800a070:	6023      	str	r3, [r4, #0]
 800a072:	bd38      	pop	{r3, r4, r5, pc}
 800a074:	20000558 	.word	0x20000558

0800a078 <_write_r>:
 800a078:	b538      	push	{r3, r4, r5, lr}
 800a07a:	4604      	mov	r4, r0
 800a07c:	4d06      	ldr	r5, [pc, #24]	@ (800a098 <_write_r+0x20>)
 800a07e:	4608      	mov	r0, r1
 800a080:	4611      	mov	r1, r2
 800a082:	2200      	movs	r2, #0
 800a084:	602a      	str	r2, [r5, #0]
 800a086:	461a      	mov	r2, r3
 800a088:	f7f7 f81f 	bl	80010ca <_write>
 800a08c:	1c43      	adds	r3, r0, #1
 800a08e:	d102      	bne.n	800a096 <_write_r+0x1e>
 800a090:	682b      	ldr	r3, [r5, #0]
 800a092:	b103      	cbz	r3, 800a096 <_write_r+0x1e>
 800a094:	6023      	str	r3, [r4, #0]
 800a096:	bd38      	pop	{r3, r4, r5, pc}
 800a098:	20000558 	.word	0x20000558

0800a09c <__errno>:
 800a09c:	4b01      	ldr	r3, [pc, #4]	@ (800a0a4 <__errno+0x8>)
 800a09e:	6818      	ldr	r0, [r3, #0]
 800a0a0:	4770      	bx	lr
 800a0a2:	bf00      	nop
 800a0a4:	200000b4 	.word	0x200000b4

0800a0a8 <__libc_init_array>:
 800a0a8:	b570      	push	{r4, r5, r6, lr}
 800a0aa:	4d0d      	ldr	r5, [pc, #52]	@ (800a0e0 <__libc_init_array+0x38>)
 800a0ac:	2600      	movs	r6, #0
 800a0ae:	4c0d      	ldr	r4, [pc, #52]	@ (800a0e4 <__libc_init_array+0x3c>)
 800a0b0:	1b64      	subs	r4, r4, r5
 800a0b2:	10a4      	asrs	r4, r4, #2
 800a0b4:	42a6      	cmp	r6, r4
 800a0b6:	d109      	bne.n	800a0cc <__libc_init_array+0x24>
 800a0b8:	4d0b      	ldr	r5, [pc, #44]	@ (800a0e8 <__libc_init_array+0x40>)
 800a0ba:	2600      	movs	r6, #0
 800a0bc:	4c0b      	ldr	r4, [pc, #44]	@ (800a0ec <__libc_init_array+0x44>)
 800a0be:	f000 fdc9 	bl	800ac54 <_init>
 800a0c2:	1b64      	subs	r4, r4, r5
 800a0c4:	10a4      	asrs	r4, r4, #2
 800a0c6:	42a6      	cmp	r6, r4
 800a0c8:	d105      	bne.n	800a0d6 <__libc_init_array+0x2e>
 800a0ca:	bd70      	pop	{r4, r5, r6, pc}
 800a0cc:	f855 3b04 	ldr.w	r3, [r5], #4
 800a0d0:	3601      	adds	r6, #1
 800a0d2:	4798      	blx	r3
 800a0d4:	e7ee      	b.n	800a0b4 <__libc_init_array+0xc>
 800a0d6:	f855 3b04 	ldr.w	r3, [r5], #4
 800a0da:	3601      	adds	r6, #1
 800a0dc:	4798      	blx	r3
 800a0de:	e7f2      	b.n	800a0c6 <__libc_init_array+0x1e>
 800a0e0:	0800adc0 	.word	0x0800adc0
 800a0e4:	0800adc0 	.word	0x0800adc0
 800a0e8:	0800adc0 	.word	0x0800adc0
 800a0ec:	0800adc4 	.word	0x0800adc4

0800a0f0 <__retarget_lock_init_recursive>:
 800a0f0:	4770      	bx	lr

0800a0f2 <__retarget_lock_acquire_recursive>:
 800a0f2:	4770      	bx	lr

0800a0f4 <__retarget_lock_release_recursive>:
 800a0f4:	4770      	bx	lr
	...

0800a0f8 <_free_r>:
 800a0f8:	b538      	push	{r3, r4, r5, lr}
 800a0fa:	4605      	mov	r5, r0
 800a0fc:	2900      	cmp	r1, #0
 800a0fe:	d041      	beq.n	800a184 <_free_r+0x8c>
 800a100:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a104:	1f0c      	subs	r4, r1, #4
 800a106:	2b00      	cmp	r3, #0
 800a108:	bfb8      	it	lt
 800a10a:	18e4      	addlt	r4, r4, r3
 800a10c:	f000 f8e0 	bl	800a2d0 <__malloc_lock>
 800a110:	4a1d      	ldr	r2, [pc, #116]	@ (800a188 <_free_r+0x90>)
 800a112:	6813      	ldr	r3, [r2, #0]
 800a114:	b933      	cbnz	r3, 800a124 <_free_r+0x2c>
 800a116:	6063      	str	r3, [r4, #4]
 800a118:	6014      	str	r4, [r2, #0]
 800a11a:	4628      	mov	r0, r5
 800a11c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a120:	f000 b8dc 	b.w	800a2dc <__malloc_unlock>
 800a124:	42a3      	cmp	r3, r4
 800a126:	d908      	bls.n	800a13a <_free_r+0x42>
 800a128:	6820      	ldr	r0, [r4, #0]
 800a12a:	1821      	adds	r1, r4, r0
 800a12c:	428b      	cmp	r3, r1
 800a12e:	bf01      	itttt	eq
 800a130:	6819      	ldreq	r1, [r3, #0]
 800a132:	685b      	ldreq	r3, [r3, #4]
 800a134:	1809      	addeq	r1, r1, r0
 800a136:	6021      	streq	r1, [r4, #0]
 800a138:	e7ed      	b.n	800a116 <_free_r+0x1e>
 800a13a:	461a      	mov	r2, r3
 800a13c:	685b      	ldr	r3, [r3, #4]
 800a13e:	b10b      	cbz	r3, 800a144 <_free_r+0x4c>
 800a140:	42a3      	cmp	r3, r4
 800a142:	d9fa      	bls.n	800a13a <_free_r+0x42>
 800a144:	6811      	ldr	r1, [r2, #0]
 800a146:	1850      	adds	r0, r2, r1
 800a148:	42a0      	cmp	r0, r4
 800a14a:	d10b      	bne.n	800a164 <_free_r+0x6c>
 800a14c:	6820      	ldr	r0, [r4, #0]
 800a14e:	4401      	add	r1, r0
 800a150:	1850      	adds	r0, r2, r1
 800a152:	6011      	str	r1, [r2, #0]
 800a154:	4283      	cmp	r3, r0
 800a156:	d1e0      	bne.n	800a11a <_free_r+0x22>
 800a158:	6818      	ldr	r0, [r3, #0]
 800a15a:	685b      	ldr	r3, [r3, #4]
 800a15c:	4408      	add	r0, r1
 800a15e:	6053      	str	r3, [r2, #4]
 800a160:	6010      	str	r0, [r2, #0]
 800a162:	e7da      	b.n	800a11a <_free_r+0x22>
 800a164:	d902      	bls.n	800a16c <_free_r+0x74>
 800a166:	230c      	movs	r3, #12
 800a168:	602b      	str	r3, [r5, #0]
 800a16a:	e7d6      	b.n	800a11a <_free_r+0x22>
 800a16c:	6820      	ldr	r0, [r4, #0]
 800a16e:	1821      	adds	r1, r4, r0
 800a170:	428b      	cmp	r3, r1
 800a172:	bf02      	ittt	eq
 800a174:	6819      	ldreq	r1, [r3, #0]
 800a176:	685b      	ldreq	r3, [r3, #4]
 800a178:	1809      	addeq	r1, r1, r0
 800a17a:	6063      	str	r3, [r4, #4]
 800a17c:	bf08      	it	eq
 800a17e:	6021      	streq	r1, [r4, #0]
 800a180:	6054      	str	r4, [r2, #4]
 800a182:	e7ca      	b.n	800a11a <_free_r+0x22>
 800a184:	bd38      	pop	{r3, r4, r5, pc}
 800a186:	bf00      	nop
 800a188:	20000564 	.word	0x20000564

0800a18c <sbrk_aligned>:
 800a18c:	b570      	push	{r4, r5, r6, lr}
 800a18e:	4e0f      	ldr	r6, [pc, #60]	@ (800a1cc <sbrk_aligned+0x40>)
 800a190:	460c      	mov	r4, r1
 800a192:	4605      	mov	r5, r0
 800a194:	6831      	ldr	r1, [r6, #0]
 800a196:	b911      	cbnz	r1, 800a19e <sbrk_aligned+0x12>
 800a198:	f000 fcba 	bl	800ab10 <_sbrk_r>
 800a19c:	6030      	str	r0, [r6, #0]
 800a19e:	4621      	mov	r1, r4
 800a1a0:	4628      	mov	r0, r5
 800a1a2:	f000 fcb5 	bl	800ab10 <_sbrk_r>
 800a1a6:	1c43      	adds	r3, r0, #1
 800a1a8:	d103      	bne.n	800a1b2 <sbrk_aligned+0x26>
 800a1aa:	f04f 34ff 	mov.w	r4, #4294967295
 800a1ae:	4620      	mov	r0, r4
 800a1b0:	bd70      	pop	{r4, r5, r6, pc}
 800a1b2:	1cc4      	adds	r4, r0, #3
 800a1b4:	f024 0403 	bic.w	r4, r4, #3
 800a1b8:	42a0      	cmp	r0, r4
 800a1ba:	d0f8      	beq.n	800a1ae <sbrk_aligned+0x22>
 800a1bc:	1a21      	subs	r1, r4, r0
 800a1be:	4628      	mov	r0, r5
 800a1c0:	f000 fca6 	bl	800ab10 <_sbrk_r>
 800a1c4:	3001      	adds	r0, #1
 800a1c6:	d1f2      	bne.n	800a1ae <sbrk_aligned+0x22>
 800a1c8:	e7ef      	b.n	800a1aa <sbrk_aligned+0x1e>
 800a1ca:	bf00      	nop
 800a1cc:	20000560 	.word	0x20000560

0800a1d0 <_malloc_r>:
 800a1d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a1d4:	1ccd      	adds	r5, r1, #3
 800a1d6:	4606      	mov	r6, r0
 800a1d8:	f025 0503 	bic.w	r5, r5, #3
 800a1dc:	3508      	adds	r5, #8
 800a1de:	2d0c      	cmp	r5, #12
 800a1e0:	bf38      	it	cc
 800a1e2:	250c      	movcc	r5, #12
 800a1e4:	2d00      	cmp	r5, #0
 800a1e6:	db01      	blt.n	800a1ec <_malloc_r+0x1c>
 800a1e8:	42a9      	cmp	r1, r5
 800a1ea:	d904      	bls.n	800a1f6 <_malloc_r+0x26>
 800a1ec:	230c      	movs	r3, #12
 800a1ee:	6033      	str	r3, [r6, #0]
 800a1f0:	2000      	movs	r0, #0
 800a1f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a1f6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a2cc <_malloc_r+0xfc>
 800a1fa:	f000 f869 	bl	800a2d0 <__malloc_lock>
 800a1fe:	f8d8 3000 	ldr.w	r3, [r8]
 800a202:	461c      	mov	r4, r3
 800a204:	bb44      	cbnz	r4, 800a258 <_malloc_r+0x88>
 800a206:	4629      	mov	r1, r5
 800a208:	4630      	mov	r0, r6
 800a20a:	f7ff ffbf 	bl	800a18c <sbrk_aligned>
 800a20e:	1c43      	adds	r3, r0, #1
 800a210:	4604      	mov	r4, r0
 800a212:	d158      	bne.n	800a2c6 <_malloc_r+0xf6>
 800a214:	f8d8 4000 	ldr.w	r4, [r8]
 800a218:	4627      	mov	r7, r4
 800a21a:	2f00      	cmp	r7, #0
 800a21c:	d143      	bne.n	800a2a6 <_malloc_r+0xd6>
 800a21e:	2c00      	cmp	r4, #0
 800a220:	d04b      	beq.n	800a2ba <_malloc_r+0xea>
 800a222:	6823      	ldr	r3, [r4, #0]
 800a224:	4639      	mov	r1, r7
 800a226:	4630      	mov	r0, r6
 800a228:	eb04 0903 	add.w	r9, r4, r3
 800a22c:	f000 fc70 	bl	800ab10 <_sbrk_r>
 800a230:	4581      	cmp	r9, r0
 800a232:	d142      	bne.n	800a2ba <_malloc_r+0xea>
 800a234:	6821      	ldr	r1, [r4, #0]
 800a236:	4630      	mov	r0, r6
 800a238:	1a6d      	subs	r5, r5, r1
 800a23a:	4629      	mov	r1, r5
 800a23c:	f7ff ffa6 	bl	800a18c <sbrk_aligned>
 800a240:	3001      	adds	r0, #1
 800a242:	d03a      	beq.n	800a2ba <_malloc_r+0xea>
 800a244:	6823      	ldr	r3, [r4, #0]
 800a246:	442b      	add	r3, r5
 800a248:	6023      	str	r3, [r4, #0]
 800a24a:	f8d8 3000 	ldr.w	r3, [r8]
 800a24e:	685a      	ldr	r2, [r3, #4]
 800a250:	bb62      	cbnz	r2, 800a2ac <_malloc_r+0xdc>
 800a252:	f8c8 7000 	str.w	r7, [r8]
 800a256:	e00f      	b.n	800a278 <_malloc_r+0xa8>
 800a258:	6822      	ldr	r2, [r4, #0]
 800a25a:	1b52      	subs	r2, r2, r5
 800a25c:	d420      	bmi.n	800a2a0 <_malloc_r+0xd0>
 800a25e:	2a0b      	cmp	r2, #11
 800a260:	d917      	bls.n	800a292 <_malloc_r+0xc2>
 800a262:	1961      	adds	r1, r4, r5
 800a264:	42a3      	cmp	r3, r4
 800a266:	6025      	str	r5, [r4, #0]
 800a268:	bf18      	it	ne
 800a26a:	6059      	strne	r1, [r3, #4]
 800a26c:	6863      	ldr	r3, [r4, #4]
 800a26e:	bf08      	it	eq
 800a270:	f8c8 1000 	streq.w	r1, [r8]
 800a274:	5162      	str	r2, [r4, r5]
 800a276:	604b      	str	r3, [r1, #4]
 800a278:	4630      	mov	r0, r6
 800a27a:	f000 f82f 	bl	800a2dc <__malloc_unlock>
 800a27e:	f104 000b 	add.w	r0, r4, #11
 800a282:	1d23      	adds	r3, r4, #4
 800a284:	f020 0007 	bic.w	r0, r0, #7
 800a288:	1ac2      	subs	r2, r0, r3
 800a28a:	bf1c      	itt	ne
 800a28c:	1a1b      	subne	r3, r3, r0
 800a28e:	50a3      	strne	r3, [r4, r2]
 800a290:	e7af      	b.n	800a1f2 <_malloc_r+0x22>
 800a292:	6862      	ldr	r2, [r4, #4]
 800a294:	42a3      	cmp	r3, r4
 800a296:	bf0c      	ite	eq
 800a298:	f8c8 2000 	streq.w	r2, [r8]
 800a29c:	605a      	strne	r2, [r3, #4]
 800a29e:	e7eb      	b.n	800a278 <_malloc_r+0xa8>
 800a2a0:	4623      	mov	r3, r4
 800a2a2:	6864      	ldr	r4, [r4, #4]
 800a2a4:	e7ae      	b.n	800a204 <_malloc_r+0x34>
 800a2a6:	463c      	mov	r4, r7
 800a2a8:	687f      	ldr	r7, [r7, #4]
 800a2aa:	e7b6      	b.n	800a21a <_malloc_r+0x4a>
 800a2ac:	461a      	mov	r2, r3
 800a2ae:	685b      	ldr	r3, [r3, #4]
 800a2b0:	42a3      	cmp	r3, r4
 800a2b2:	d1fb      	bne.n	800a2ac <_malloc_r+0xdc>
 800a2b4:	2300      	movs	r3, #0
 800a2b6:	6053      	str	r3, [r2, #4]
 800a2b8:	e7de      	b.n	800a278 <_malloc_r+0xa8>
 800a2ba:	230c      	movs	r3, #12
 800a2bc:	4630      	mov	r0, r6
 800a2be:	6033      	str	r3, [r6, #0]
 800a2c0:	f000 f80c 	bl	800a2dc <__malloc_unlock>
 800a2c4:	e794      	b.n	800a1f0 <_malloc_r+0x20>
 800a2c6:	6005      	str	r5, [r0, #0]
 800a2c8:	e7d6      	b.n	800a278 <_malloc_r+0xa8>
 800a2ca:	bf00      	nop
 800a2cc:	20000564 	.word	0x20000564

0800a2d0 <__malloc_lock>:
 800a2d0:	4801      	ldr	r0, [pc, #4]	@ (800a2d8 <__malloc_lock+0x8>)
 800a2d2:	f7ff bf0e 	b.w	800a0f2 <__retarget_lock_acquire_recursive>
 800a2d6:	bf00      	nop
 800a2d8:	2000055c 	.word	0x2000055c

0800a2dc <__malloc_unlock>:
 800a2dc:	4801      	ldr	r0, [pc, #4]	@ (800a2e4 <__malloc_unlock+0x8>)
 800a2de:	f7ff bf09 	b.w	800a0f4 <__retarget_lock_release_recursive>
 800a2e2:	bf00      	nop
 800a2e4:	2000055c 	.word	0x2000055c

0800a2e8 <__sfputc_r>:
 800a2e8:	6893      	ldr	r3, [r2, #8]
 800a2ea:	3b01      	subs	r3, #1
 800a2ec:	2b00      	cmp	r3, #0
 800a2ee:	6093      	str	r3, [r2, #8]
 800a2f0:	b410      	push	{r4}
 800a2f2:	da08      	bge.n	800a306 <__sfputc_r+0x1e>
 800a2f4:	6994      	ldr	r4, [r2, #24]
 800a2f6:	42a3      	cmp	r3, r4
 800a2f8:	db01      	blt.n	800a2fe <__sfputc_r+0x16>
 800a2fa:	290a      	cmp	r1, #10
 800a2fc:	d103      	bne.n	800a306 <__sfputc_r+0x1e>
 800a2fe:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a302:	f000 bb71 	b.w	800a9e8 <__swbuf_r>
 800a306:	6813      	ldr	r3, [r2, #0]
 800a308:	1c58      	adds	r0, r3, #1
 800a30a:	6010      	str	r0, [r2, #0]
 800a30c:	4608      	mov	r0, r1
 800a30e:	7019      	strb	r1, [r3, #0]
 800a310:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a314:	4770      	bx	lr

0800a316 <__sfputs_r>:
 800a316:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a318:	4606      	mov	r6, r0
 800a31a:	460f      	mov	r7, r1
 800a31c:	4614      	mov	r4, r2
 800a31e:	18d5      	adds	r5, r2, r3
 800a320:	42ac      	cmp	r4, r5
 800a322:	d101      	bne.n	800a328 <__sfputs_r+0x12>
 800a324:	2000      	movs	r0, #0
 800a326:	e007      	b.n	800a338 <__sfputs_r+0x22>
 800a328:	463a      	mov	r2, r7
 800a32a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a32e:	4630      	mov	r0, r6
 800a330:	f7ff ffda 	bl	800a2e8 <__sfputc_r>
 800a334:	1c43      	adds	r3, r0, #1
 800a336:	d1f3      	bne.n	800a320 <__sfputs_r+0xa>
 800a338:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a33c <_vfiprintf_r>:
 800a33c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a340:	460d      	mov	r5, r1
 800a342:	b09d      	sub	sp, #116	@ 0x74
 800a344:	4614      	mov	r4, r2
 800a346:	4698      	mov	r8, r3
 800a348:	4606      	mov	r6, r0
 800a34a:	b118      	cbz	r0, 800a354 <_vfiprintf_r+0x18>
 800a34c:	6a03      	ldr	r3, [r0, #32]
 800a34e:	b90b      	cbnz	r3, 800a354 <_vfiprintf_r+0x18>
 800a350:	f7ff fdca 	bl	8009ee8 <__sinit>
 800a354:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a356:	07d9      	lsls	r1, r3, #31
 800a358:	d405      	bmi.n	800a366 <_vfiprintf_r+0x2a>
 800a35a:	89ab      	ldrh	r3, [r5, #12]
 800a35c:	059a      	lsls	r2, r3, #22
 800a35e:	d402      	bmi.n	800a366 <_vfiprintf_r+0x2a>
 800a360:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a362:	f7ff fec6 	bl	800a0f2 <__retarget_lock_acquire_recursive>
 800a366:	89ab      	ldrh	r3, [r5, #12]
 800a368:	071b      	lsls	r3, r3, #28
 800a36a:	d501      	bpl.n	800a370 <_vfiprintf_r+0x34>
 800a36c:	692b      	ldr	r3, [r5, #16]
 800a36e:	b99b      	cbnz	r3, 800a398 <_vfiprintf_r+0x5c>
 800a370:	4629      	mov	r1, r5
 800a372:	4630      	mov	r0, r6
 800a374:	f000 fb76 	bl	800aa64 <__swsetup_r>
 800a378:	b170      	cbz	r0, 800a398 <_vfiprintf_r+0x5c>
 800a37a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a37c:	07dc      	lsls	r4, r3, #31
 800a37e:	d504      	bpl.n	800a38a <_vfiprintf_r+0x4e>
 800a380:	f04f 30ff 	mov.w	r0, #4294967295
 800a384:	b01d      	add	sp, #116	@ 0x74
 800a386:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a38a:	89ab      	ldrh	r3, [r5, #12]
 800a38c:	0598      	lsls	r0, r3, #22
 800a38e:	d4f7      	bmi.n	800a380 <_vfiprintf_r+0x44>
 800a390:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a392:	f7ff feaf 	bl	800a0f4 <__retarget_lock_release_recursive>
 800a396:	e7f3      	b.n	800a380 <_vfiprintf_r+0x44>
 800a398:	2300      	movs	r3, #0
 800a39a:	f8cd 800c 	str.w	r8, [sp, #12]
 800a39e:	f04f 0901 	mov.w	r9, #1
 800a3a2:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 800a558 <_vfiprintf_r+0x21c>
 800a3a6:	9309      	str	r3, [sp, #36]	@ 0x24
 800a3a8:	2320      	movs	r3, #32
 800a3aa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a3ae:	2330      	movs	r3, #48	@ 0x30
 800a3b0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a3b4:	4623      	mov	r3, r4
 800a3b6:	469a      	mov	sl, r3
 800a3b8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a3bc:	b10a      	cbz	r2, 800a3c2 <_vfiprintf_r+0x86>
 800a3be:	2a25      	cmp	r2, #37	@ 0x25
 800a3c0:	d1f9      	bne.n	800a3b6 <_vfiprintf_r+0x7a>
 800a3c2:	ebba 0b04 	subs.w	fp, sl, r4
 800a3c6:	d00b      	beq.n	800a3e0 <_vfiprintf_r+0xa4>
 800a3c8:	465b      	mov	r3, fp
 800a3ca:	4622      	mov	r2, r4
 800a3cc:	4629      	mov	r1, r5
 800a3ce:	4630      	mov	r0, r6
 800a3d0:	f7ff ffa1 	bl	800a316 <__sfputs_r>
 800a3d4:	3001      	adds	r0, #1
 800a3d6:	f000 80a7 	beq.w	800a528 <_vfiprintf_r+0x1ec>
 800a3da:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a3dc:	445a      	add	r2, fp
 800a3de:	9209      	str	r2, [sp, #36]	@ 0x24
 800a3e0:	f89a 3000 	ldrb.w	r3, [sl]
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	f000 809f 	beq.w	800a528 <_vfiprintf_r+0x1ec>
 800a3ea:	2300      	movs	r3, #0
 800a3ec:	f04f 32ff 	mov.w	r2, #4294967295
 800a3f0:	f10a 0a01 	add.w	sl, sl, #1
 800a3f4:	9304      	str	r3, [sp, #16]
 800a3f6:	9307      	str	r3, [sp, #28]
 800a3f8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a3fc:	931a      	str	r3, [sp, #104]	@ 0x68
 800a3fe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a402:	4654      	mov	r4, sl
 800a404:	2205      	movs	r2, #5
 800a406:	4854      	ldr	r0, [pc, #336]	@ (800a558 <_vfiprintf_r+0x21c>)
 800a408:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a40c:	f000 fb90 	bl	800ab30 <memchr>
 800a410:	9a04      	ldr	r2, [sp, #16]
 800a412:	b9d8      	cbnz	r0, 800a44c <_vfiprintf_r+0x110>
 800a414:	06d1      	lsls	r1, r2, #27
 800a416:	bf44      	itt	mi
 800a418:	2320      	movmi	r3, #32
 800a41a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a41e:	0713      	lsls	r3, r2, #28
 800a420:	bf44      	itt	mi
 800a422:	232b      	movmi	r3, #43	@ 0x2b
 800a424:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a428:	f89a 3000 	ldrb.w	r3, [sl]
 800a42c:	2b2a      	cmp	r3, #42	@ 0x2a
 800a42e:	d015      	beq.n	800a45c <_vfiprintf_r+0x120>
 800a430:	9a07      	ldr	r2, [sp, #28]
 800a432:	4654      	mov	r4, sl
 800a434:	2000      	movs	r0, #0
 800a436:	f04f 0c0a 	mov.w	ip, #10
 800a43a:	4621      	mov	r1, r4
 800a43c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a440:	3b30      	subs	r3, #48	@ 0x30
 800a442:	2b09      	cmp	r3, #9
 800a444:	d94b      	bls.n	800a4de <_vfiprintf_r+0x1a2>
 800a446:	b1b0      	cbz	r0, 800a476 <_vfiprintf_r+0x13a>
 800a448:	9207      	str	r2, [sp, #28]
 800a44a:	e014      	b.n	800a476 <_vfiprintf_r+0x13a>
 800a44c:	eba0 0308 	sub.w	r3, r0, r8
 800a450:	46a2      	mov	sl, r4
 800a452:	fa09 f303 	lsl.w	r3, r9, r3
 800a456:	4313      	orrs	r3, r2
 800a458:	9304      	str	r3, [sp, #16]
 800a45a:	e7d2      	b.n	800a402 <_vfiprintf_r+0xc6>
 800a45c:	9b03      	ldr	r3, [sp, #12]
 800a45e:	1d19      	adds	r1, r3, #4
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	2b00      	cmp	r3, #0
 800a464:	9103      	str	r1, [sp, #12]
 800a466:	bfbb      	ittet	lt
 800a468:	425b      	neglt	r3, r3
 800a46a:	f042 0202 	orrlt.w	r2, r2, #2
 800a46e:	9307      	strge	r3, [sp, #28]
 800a470:	9307      	strlt	r3, [sp, #28]
 800a472:	bfb8      	it	lt
 800a474:	9204      	strlt	r2, [sp, #16]
 800a476:	7823      	ldrb	r3, [r4, #0]
 800a478:	2b2e      	cmp	r3, #46	@ 0x2e
 800a47a:	d10a      	bne.n	800a492 <_vfiprintf_r+0x156>
 800a47c:	7863      	ldrb	r3, [r4, #1]
 800a47e:	2b2a      	cmp	r3, #42	@ 0x2a
 800a480:	d132      	bne.n	800a4e8 <_vfiprintf_r+0x1ac>
 800a482:	9b03      	ldr	r3, [sp, #12]
 800a484:	3402      	adds	r4, #2
 800a486:	1d1a      	adds	r2, r3, #4
 800a488:	681b      	ldr	r3, [r3, #0]
 800a48a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a48e:	9203      	str	r2, [sp, #12]
 800a490:	9305      	str	r3, [sp, #20]
 800a492:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a568 <_vfiprintf_r+0x22c>
 800a496:	2203      	movs	r2, #3
 800a498:	7821      	ldrb	r1, [r4, #0]
 800a49a:	4650      	mov	r0, sl
 800a49c:	f000 fb48 	bl	800ab30 <memchr>
 800a4a0:	b138      	cbz	r0, 800a4b2 <_vfiprintf_r+0x176>
 800a4a2:	eba0 000a 	sub.w	r0, r0, sl
 800a4a6:	2240      	movs	r2, #64	@ 0x40
 800a4a8:	9b04      	ldr	r3, [sp, #16]
 800a4aa:	3401      	adds	r4, #1
 800a4ac:	4082      	lsls	r2, r0
 800a4ae:	4313      	orrs	r3, r2
 800a4b0:	9304      	str	r3, [sp, #16]
 800a4b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a4b6:	2206      	movs	r2, #6
 800a4b8:	4828      	ldr	r0, [pc, #160]	@ (800a55c <_vfiprintf_r+0x220>)
 800a4ba:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a4be:	f000 fb37 	bl	800ab30 <memchr>
 800a4c2:	2800      	cmp	r0, #0
 800a4c4:	d03f      	beq.n	800a546 <_vfiprintf_r+0x20a>
 800a4c6:	4b26      	ldr	r3, [pc, #152]	@ (800a560 <_vfiprintf_r+0x224>)
 800a4c8:	bb1b      	cbnz	r3, 800a512 <_vfiprintf_r+0x1d6>
 800a4ca:	9b03      	ldr	r3, [sp, #12]
 800a4cc:	3307      	adds	r3, #7
 800a4ce:	f023 0307 	bic.w	r3, r3, #7
 800a4d2:	3308      	adds	r3, #8
 800a4d4:	9303      	str	r3, [sp, #12]
 800a4d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a4d8:	443b      	add	r3, r7
 800a4da:	9309      	str	r3, [sp, #36]	@ 0x24
 800a4dc:	e76a      	b.n	800a3b4 <_vfiprintf_r+0x78>
 800a4de:	fb0c 3202 	mla	r2, ip, r2, r3
 800a4e2:	460c      	mov	r4, r1
 800a4e4:	2001      	movs	r0, #1
 800a4e6:	e7a8      	b.n	800a43a <_vfiprintf_r+0xfe>
 800a4e8:	2300      	movs	r3, #0
 800a4ea:	3401      	adds	r4, #1
 800a4ec:	f04f 0c0a 	mov.w	ip, #10
 800a4f0:	4619      	mov	r1, r3
 800a4f2:	9305      	str	r3, [sp, #20]
 800a4f4:	4620      	mov	r0, r4
 800a4f6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a4fa:	3a30      	subs	r2, #48	@ 0x30
 800a4fc:	2a09      	cmp	r2, #9
 800a4fe:	d903      	bls.n	800a508 <_vfiprintf_r+0x1cc>
 800a500:	2b00      	cmp	r3, #0
 800a502:	d0c6      	beq.n	800a492 <_vfiprintf_r+0x156>
 800a504:	9105      	str	r1, [sp, #20]
 800a506:	e7c4      	b.n	800a492 <_vfiprintf_r+0x156>
 800a508:	fb0c 2101 	mla	r1, ip, r1, r2
 800a50c:	4604      	mov	r4, r0
 800a50e:	2301      	movs	r3, #1
 800a510:	e7f0      	b.n	800a4f4 <_vfiprintf_r+0x1b8>
 800a512:	ab03      	add	r3, sp, #12
 800a514:	462a      	mov	r2, r5
 800a516:	a904      	add	r1, sp, #16
 800a518:	4630      	mov	r0, r6
 800a51a:	9300      	str	r3, [sp, #0]
 800a51c:	4b11      	ldr	r3, [pc, #68]	@ (800a564 <_vfiprintf_r+0x228>)
 800a51e:	f3af 8000 	nop.w
 800a522:	4607      	mov	r7, r0
 800a524:	1c78      	adds	r0, r7, #1
 800a526:	d1d6      	bne.n	800a4d6 <_vfiprintf_r+0x19a>
 800a528:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a52a:	07d9      	lsls	r1, r3, #31
 800a52c:	d405      	bmi.n	800a53a <_vfiprintf_r+0x1fe>
 800a52e:	89ab      	ldrh	r3, [r5, #12]
 800a530:	059a      	lsls	r2, r3, #22
 800a532:	d402      	bmi.n	800a53a <_vfiprintf_r+0x1fe>
 800a534:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a536:	f7ff fddd 	bl	800a0f4 <__retarget_lock_release_recursive>
 800a53a:	89ab      	ldrh	r3, [r5, #12]
 800a53c:	065b      	lsls	r3, r3, #25
 800a53e:	f53f af1f 	bmi.w	800a380 <_vfiprintf_r+0x44>
 800a542:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a544:	e71e      	b.n	800a384 <_vfiprintf_r+0x48>
 800a546:	ab03      	add	r3, sp, #12
 800a548:	462a      	mov	r2, r5
 800a54a:	a904      	add	r1, sp, #16
 800a54c:	4630      	mov	r0, r6
 800a54e:	9300      	str	r3, [sp, #0]
 800a550:	4b04      	ldr	r3, [pc, #16]	@ (800a564 <_vfiprintf_r+0x228>)
 800a552:	f000 f87d 	bl	800a650 <_printf_i>
 800a556:	e7e4      	b.n	800a522 <_vfiprintf_r+0x1e6>
 800a558:	0800ad84 	.word	0x0800ad84
 800a55c:	0800ad8e 	.word	0x0800ad8e
 800a560:	00000000 	.word	0x00000000
 800a564:	0800a317 	.word	0x0800a317
 800a568:	0800ad8a 	.word	0x0800ad8a

0800a56c <_printf_common>:
 800a56c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a570:	4616      	mov	r6, r2
 800a572:	4698      	mov	r8, r3
 800a574:	688a      	ldr	r2, [r1, #8]
 800a576:	4607      	mov	r7, r0
 800a578:	690b      	ldr	r3, [r1, #16]
 800a57a:	460c      	mov	r4, r1
 800a57c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a580:	4293      	cmp	r3, r2
 800a582:	bfb8      	it	lt
 800a584:	4613      	movlt	r3, r2
 800a586:	6033      	str	r3, [r6, #0]
 800a588:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a58c:	b10a      	cbz	r2, 800a592 <_printf_common+0x26>
 800a58e:	3301      	adds	r3, #1
 800a590:	6033      	str	r3, [r6, #0]
 800a592:	6823      	ldr	r3, [r4, #0]
 800a594:	0699      	lsls	r1, r3, #26
 800a596:	bf42      	ittt	mi
 800a598:	6833      	ldrmi	r3, [r6, #0]
 800a59a:	3302      	addmi	r3, #2
 800a59c:	6033      	strmi	r3, [r6, #0]
 800a59e:	6825      	ldr	r5, [r4, #0]
 800a5a0:	f015 0506 	ands.w	r5, r5, #6
 800a5a4:	d106      	bne.n	800a5b4 <_printf_common+0x48>
 800a5a6:	f104 0a19 	add.w	sl, r4, #25
 800a5aa:	68e3      	ldr	r3, [r4, #12]
 800a5ac:	6832      	ldr	r2, [r6, #0]
 800a5ae:	1a9b      	subs	r3, r3, r2
 800a5b0:	42ab      	cmp	r3, r5
 800a5b2:	dc2b      	bgt.n	800a60c <_printf_common+0xa0>
 800a5b4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a5b8:	6822      	ldr	r2, [r4, #0]
 800a5ba:	3b00      	subs	r3, #0
 800a5bc:	bf18      	it	ne
 800a5be:	2301      	movne	r3, #1
 800a5c0:	0692      	lsls	r2, r2, #26
 800a5c2:	d430      	bmi.n	800a626 <_printf_common+0xba>
 800a5c4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a5c8:	4641      	mov	r1, r8
 800a5ca:	4638      	mov	r0, r7
 800a5cc:	47c8      	blx	r9
 800a5ce:	3001      	adds	r0, #1
 800a5d0:	d023      	beq.n	800a61a <_printf_common+0xae>
 800a5d2:	6823      	ldr	r3, [r4, #0]
 800a5d4:	341a      	adds	r4, #26
 800a5d6:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 800a5da:	f003 0306 	and.w	r3, r3, #6
 800a5de:	2b04      	cmp	r3, #4
 800a5e0:	bf0a      	itet	eq
 800a5e2:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 800a5e6:	2500      	movne	r5, #0
 800a5e8:	6833      	ldreq	r3, [r6, #0]
 800a5ea:	f04f 0600 	mov.w	r6, #0
 800a5ee:	bf08      	it	eq
 800a5f0:	1aed      	subeq	r5, r5, r3
 800a5f2:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800a5f6:	bf08      	it	eq
 800a5f8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a5fc:	4293      	cmp	r3, r2
 800a5fe:	bfc4      	itt	gt
 800a600:	1a9b      	subgt	r3, r3, r2
 800a602:	18ed      	addgt	r5, r5, r3
 800a604:	42b5      	cmp	r5, r6
 800a606:	d11a      	bne.n	800a63e <_printf_common+0xd2>
 800a608:	2000      	movs	r0, #0
 800a60a:	e008      	b.n	800a61e <_printf_common+0xb2>
 800a60c:	2301      	movs	r3, #1
 800a60e:	4652      	mov	r2, sl
 800a610:	4641      	mov	r1, r8
 800a612:	4638      	mov	r0, r7
 800a614:	47c8      	blx	r9
 800a616:	3001      	adds	r0, #1
 800a618:	d103      	bne.n	800a622 <_printf_common+0xb6>
 800a61a:	f04f 30ff 	mov.w	r0, #4294967295
 800a61e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a622:	3501      	adds	r5, #1
 800a624:	e7c1      	b.n	800a5aa <_printf_common+0x3e>
 800a626:	18e1      	adds	r1, r4, r3
 800a628:	1c5a      	adds	r2, r3, #1
 800a62a:	2030      	movs	r0, #48	@ 0x30
 800a62c:	3302      	adds	r3, #2
 800a62e:	4422      	add	r2, r4
 800a630:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a634:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a638:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a63c:	e7c2      	b.n	800a5c4 <_printf_common+0x58>
 800a63e:	2301      	movs	r3, #1
 800a640:	4622      	mov	r2, r4
 800a642:	4641      	mov	r1, r8
 800a644:	4638      	mov	r0, r7
 800a646:	47c8      	blx	r9
 800a648:	3001      	adds	r0, #1
 800a64a:	d0e6      	beq.n	800a61a <_printf_common+0xae>
 800a64c:	3601      	adds	r6, #1
 800a64e:	e7d9      	b.n	800a604 <_printf_common+0x98>

0800a650 <_printf_i>:
 800a650:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a654:	7e0f      	ldrb	r7, [r1, #24]
 800a656:	4691      	mov	r9, r2
 800a658:	4680      	mov	r8, r0
 800a65a:	460c      	mov	r4, r1
 800a65c:	2f78      	cmp	r7, #120	@ 0x78
 800a65e:	469a      	mov	sl, r3
 800a660:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a662:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a666:	d807      	bhi.n	800a678 <_printf_i+0x28>
 800a668:	2f62      	cmp	r7, #98	@ 0x62
 800a66a:	d80a      	bhi.n	800a682 <_printf_i+0x32>
 800a66c:	2f00      	cmp	r7, #0
 800a66e:	f000 80d2 	beq.w	800a816 <_printf_i+0x1c6>
 800a672:	2f58      	cmp	r7, #88	@ 0x58
 800a674:	f000 80b9 	beq.w	800a7ea <_printf_i+0x19a>
 800a678:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a67c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a680:	e03a      	b.n	800a6f8 <_printf_i+0xa8>
 800a682:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a686:	2b15      	cmp	r3, #21
 800a688:	d8f6      	bhi.n	800a678 <_printf_i+0x28>
 800a68a:	a101      	add	r1, pc, #4	@ (adr r1, 800a690 <_printf_i+0x40>)
 800a68c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a690:	0800a6e9 	.word	0x0800a6e9
 800a694:	0800a6fd 	.word	0x0800a6fd
 800a698:	0800a679 	.word	0x0800a679
 800a69c:	0800a679 	.word	0x0800a679
 800a6a0:	0800a679 	.word	0x0800a679
 800a6a4:	0800a679 	.word	0x0800a679
 800a6a8:	0800a6fd 	.word	0x0800a6fd
 800a6ac:	0800a679 	.word	0x0800a679
 800a6b0:	0800a679 	.word	0x0800a679
 800a6b4:	0800a679 	.word	0x0800a679
 800a6b8:	0800a679 	.word	0x0800a679
 800a6bc:	0800a7fd 	.word	0x0800a7fd
 800a6c0:	0800a727 	.word	0x0800a727
 800a6c4:	0800a7b7 	.word	0x0800a7b7
 800a6c8:	0800a679 	.word	0x0800a679
 800a6cc:	0800a679 	.word	0x0800a679
 800a6d0:	0800a81f 	.word	0x0800a81f
 800a6d4:	0800a679 	.word	0x0800a679
 800a6d8:	0800a727 	.word	0x0800a727
 800a6dc:	0800a679 	.word	0x0800a679
 800a6e0:	0800a679 	.word	0x0800a679
 800a6e4:	0800a7bf 	.word	0x0800a7bf
 800a6e8:	6833      	ldr	r3, [r6, #0]
 800a6ea:	1d1a      	adds	r2, r3, #4
 800a6ec:	681b      	ldr	r3, [r3, #0]
 800a6ee:	6032      	str	r2, [r6, #0]
 800a6f0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a6f4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a6f8:	2301      	movs	r3, #1
 800a6fa:	e09d      	b.n	800a838 <_printf_i+0x1e8>
 800a6fc:	6833      	ldr	r3, [r6, #0]
 800a6fe:	6820      	ldr	r0, [r4, #0]
 800a700:	1d19      	adds	r1, r3, #4
 800a702:	6031      	str	r1, [r6, #0]
 800a704:	0606      	lsls	r6, r0, #24
 800a706:	d501      	bpl.n	800a70c <_printf_i+0xbc>
 800a708:	681d      	ldr	r5, [r3, #0]
 800a70a:	e003      	b.n	800a714 <_printf_i+0xc4>
 800a70c:	0645      	lsls	r5, r0, #25
 800a70e:	d5fb      	bpl.n	800a708 <_printf_i+0xb8>
 800a710:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a714:	2d00      	cmp	r5, #0
 800a716:	da03      	bge.n	800a720 <_printf_i+0xd0>
 800a718:	232d      	movs	r3, #45	@ 0x2d
 800a71a:	426d      	negs	r5, r5
 800a71c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a720:	4859      	ldr	r0, [pc, #356]	@ (800a888 <_printf_i+0x238>)
 800a722:	230a      	movs	r3, #10
 800a724:	e011      	b.n	800a74a <_printf_i+0xfa>
 800a726:	6821      	ldr	r1, [r4, #0]
 800a728:	6833      	ldr	r3, [r6, #0]
 800a72a:	0608      	lsls	r0, r1, #24
 800a72c:	f853 5b04 	ldr.w	r5, [r3], #4
 800a730:	d402      	bmi.n	800a738 <_printf_i+0xe8>
 800a732:	0649      	lsls	r1, r1, #25
 800a734:	bf48      	it	mi
 800a736:	b2ad      	uxthmi	r5, r5
 800a738:	2f6f      	cmp	r7, #111	@ 0x6f
 800a73a:	6033      	str	r3, [r6, #0]
 800a73c:	4852      	ldr	r0, [pc, #328]	@ (800a888 <_printf_i+0x238>)
 800a73e:	bf14      	ite	ne
 800a740:	230a      	movne	r3, #10
 800a742:	2308      	moveq	r3, #8
 800a744:	2100      	movs	r1, #0
 800a746:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a74a:	6866      	ldr	r6, [r4, #4]
 800a74c:	2e00      	cmp	r6, #0
 800a74e:	60a6      	str	r6, [r4, #8]
 800a750:	bfa2      	ittt	ge
 800a752:	6821      	ldrge	r1, [r4, #0]
 800a754:	f021 0104 	bicge.w	r1, r1, #4
 800a758:	6021      	strge	r1, [r4, #0]
 800a75a:	b90d      	cbnz	r5, 800a760 <_printf_i+0x110>
 800a75c:	2e00      	cmp	r6, #0
 800a75e:	d04b      	beq.n	800a7f8 <_printf_i+0x1a8>
 800a760:	4616      	mov	r6, r2
 800a762:	fbb5 f1f3 	udiv	r1, r5, r3
 800a766:	fb03 5711 	mls	r7, r3, r1, r5
 800a76a:	5dc7      	ldrb	r7, [r0, r7]
 800a76c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a770:	462f      	mov	r7, r5
 800a772:	460d      	mov	r5, r1
 800a774:	42bb      	cmp	r3, r7
 800a776:	d9f4      	bls.n	800a762 <_printf_i+0x112>
 800a778:	2b08      	cmp	r3, #8
 800a77a:	d10b      	bne.n	800a794 <_printf_i+0x144>
 800a77c:	6823      	ldr	r3, [r4, #0]
 800a77e:	07df      	lsls	r7, r3, #31
 800a780:	d508      	bpl.n	800a794 <_printf_i+0x144>
 800a782:	6923      	ldr	r3, [r4, #16]
 800a784:	6861      	ldr	r1, [r4, #4]
 800a786:	4299      	cmp	r1, r3
 800a788:	bfde      	ittt	le
 800a78a:	2330      	movle	r3, #48	@ 0x30
 800a78c:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a790:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a794:	1b92      	subs	r2, r2, r6
 800a796:	6122      	str	r2, [r4, #16]
 800a798:	464b      	mov	r3, r9
 800a79a:	aa03      	add	r2, sp, #12
 800a79c:	4621      	mov	r1, r4
 800a79e:	4640      	mov	r0, r8
 800a7a0:	f8cd a000 	str.w	sl, [sp]
 800a7a4:	f7ff fee2 	bl	800a56c <_printf_common>
 800a7a8:	3001      	adds	r0, #1
 800a7aa:	d14a      	bne.n	800a842 <_printf_i+0x1f2>
 800a7ac:	f04f 30ff 	mov.w	r0, #4294967295
 800a7b0:	b004      	add	sp, #16
 800a7b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a7b6:	6823      	ldr	r3, [r4, #0]
 800a7b8:	f043 0320 	orr.w	r3, r3, #32
 800a7bc:	6023      	str	r3, [r4, #0]
 800a7be:	2778      	movs	r7, #120	@ 0x78
 800a7c0:	4832      	ldr	r0, [pc, #200]	@ (800a88c <_printf_i+0x23c>)
 800a7c2:	6823      	ldr	r3, [r4, #0]
 800a7c4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a7c8:	061f      	lsls	r7, r3, #24
 800a7ca:	6831      	ldr	r1, [r6, #0]
 800a7cc:	f851 5b04 	ldr.w	r5, [r1], #4
 800a7d0:	d402      	bmi.n	800a7d8 <_printf_i+0x188>
 800a7d2:	065f      	lsls	r7, r3, #25
 800a7d4:	bf48      	it	mi
 800a7d6:	b2ad      	uxthmi	r5, r5
 800a7d8:	6031      	str	r1, [r6, #0]
 800a7da:	07d9      	lsls	r1, r3, #31
 800a7dc:	bf44      	itt	mi
 800a7de:	f043 0320 	orrmi.w	r3, r3, #32
 800a7e2:	6023      	strmi	r3, [r4, #0]
 800a7e4:	b11d      	cbz	r5, 800a7ee <_printf_i+0x19e>
 800a7e6:	2310      	movs	r3, #16
 800a7e8:	e7ac      	b.n	800a744 <_printf_i+0xf4>
 800a7ea:	4827      	ldr	r0, [pc, #156]	@ (800a888 <_printf_i+0x238>)
 800a7ec:	e7e9      	b.n	800a7c2 <_printf_i+0x172>
 800a7ee:	6823      	ldr	r3, [r4, #0]
 800a7f0:	f023 0320 	bic.w	r3, r3, #32
 800a7f4:	6023      	str	r3, [r4, #0]
 800a7f6:	e7f6      	b.n	800a7e6 <_printf_i+0x196>
 800a7f8:	4616      	mov	r6, r2
 800a7fa:	e7bd      	b.n	800a778 <_printf_i+0x128>
 800a7fc:	6833      	ldr	r3, [r6, #0]
 800a7fe:	6825      	ldr	r5, [r4, #0]
 800a800:	1d18      	adds	r0, r3, #4
 800a802:	6961      	ldr	r1, [r4, #20]
 800a804:	6030      	str	r0, [r6, #0]
 800a806:	062e      	lsls	r6, r5, #24
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	d501      	bpl.n	800a810 <_printf_i+0x1c0>
 800a80c:	6019      	str	r1, [r3, #0]
 800a80e:	e002      	b.n	800a816 <_printf_i+0x1c6>
 800a810:	0668      	lsls	r0, r5, #25
 800a812:	d5fb      	bpl.n	800a80c <_printf_i+0x1bc>
 800a814:	8019      	strh	r1, [r3, #0]
 800a816:	2300      	movs	r3, #0
 800a818:	4616      	mov	r6, r2
 800a81a:	6123      	str	r3, [r4, #16]
 800a81c:	e7bc      	b.n	800a798 <_printf_i+0x148>
 800a81e:	6833      	ldr	r3, [r6, #0]
 800a820:	2100      	movs	r1, #0
 800a822:	1d1a      	adds	r2, r3, #4
 800a824:	6032      	str	r2, [r6, #0]
 800a826:	681e      	ldr	r6, [r3, #0]
 800a828:	6862      	ldr	r2, [r4, #4]
 800a82a:	4630      	mov	r0, r6
 800a82c:	f000 f980 	bl	800ab30 <memchr>
 800a830:	b108      	cbz	r0, 800a836 <_printf_i+0x1e6>
 800a832:	1b80      	subs	r0, r0, r6
 800a834:	6060      	str	r0, [r4, #4]
 800a836:	6863      	ldr	r3, [r4, #4]
 800a838:	6123      	str	r3, [r4, #16]
 800a83a:	2300      	movs	r3, #0
 800a83c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a840:	e7aa      	b.n	800a798 <_printf_i+0x148>
 800a842:	6923      	ldr	r3, [r4, #16]
 800a844:	4632      	mov	r2, r6
 800a846:	4649      	mov	r1, r9
 800a848:	4640      	mov	r0, r8
 800a84a:	47d0      	blx	sl
 800a84c:	3001      	adds	r0, #1
 800a84e:	d0ad      	beq.n	800a7ac <_printf_i+0x15c>
 800a850:	6823      	ldr	r3, [r4, #0]
 800a852:	079b      	lsls	r3, r3, #30
 800a854:	d413      	bmi.n	800a87e <_printf_i+0x22e>
 800a856:	68e0      	ldr	r0, [r4, #12]
 800a858:	9b03      	ldr	r3, [sp, #12]
 800a85a:	4298      	cmp	r0, r3
 800a85c:	bfb8      	it	lt
 800a85e:	4618      	movlt	r0, r3
 800a860:	e7a6      	b.n	800a7b0 <_printf_i+0x160>
 800a862:	2301      	movs	r3, #1
 800a864:	4632      	mov	r2, r6
 800a866:	4649      	mov	r1, r9
 800a868:	4640      	mov	r0, r8
 800a86a:	47d0      	blx	sl
 800a86c:	3001      	adds	r0, #1
 800a86e:	d09d      	beq.n	800a7ac <_printf_i+0x15c>
 800a870:	3501      	adds	r5, #1
 800a872:	68e3      	ldr	r3, [r4, #12]
 800a874:	9903      	ldr	r1, [sp, #12]
 800a876:	1a5b      	subs	r3, r3, r1
 800a878:	42ab      	cmp	r3, r5
 800a87a:	dcf2      	bgt.n	800a862 <_printf_i+0x212>
 800a87c:	e7eb      	b.n	800a856 <_printf_i+0x206>
 800a87e:	2500      	movs	r5, #0
 800a880:	f104 0619 	add.w	r6, r4, #25
 800a884:	e7f5      	b.n	800a872 <_printf_i+0x222>
 800a886:	bf00      	nop
 800a888:	0800ad95 	.word	0x0800ad95
 800a88c:	0800ada6 	.word	0x0800ada6

0800a890 <__sflush_r>:
 800a890:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a894:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a898:	0716      	lsls	r6, r2, #28
 800a89a:	4605      	mov	r5, r0
 800a89c:	460c      	mov	r4, r1
 800a89e:	d454      	bmi.n	800a94a <__sflush_r+0xba>
 800a8a0:	684b      	ldr	r3, [r1, #4]
 800a8a2:	2b00      	cmp	r3, #0
 800a8a4:	dc02      	bgt.n	800a8ac <__sflush_r+0x1c>
 800a8a6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a8a8:	2b00      	cmp	r3, #0
 800a8aa:	dd48      	ble.n	800a93e <__sflush_r+0xae>
 800a8ac:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a8ae:	2e00      	cmp	r6, #0
 800a8b0:	d045      	beq.n	800a93e <__sflush_r+0xae>
 800a8b2:	2300      	movs	r3, #0
 800a8b4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a8b8:	682f      	ldr	r7, [r5, #0]
 800a8ba:	6a21      	ldr	r1, [r4, #32]
 800a8bc:	602b      	str	r3, [r5, #0]
 800a8be:	d030      	beq.n	800a922 <__sflush_r+0x92>
 800a8c0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a8c2:	89a3      	ldrh	r3, [r4, #12]
 800a8c4:	0759      	lsls	r1, r3, #29
 800a8c6:	d505      	bpl.n	800a8d4 <__sflush_r+0x44>
 800a8c8:	6863      	ldr	r3, [r4, #4]
 800a8ca:	1ad2      	subs	r2, r2, r3
 800a8cc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a8ce:	b10b      	cbz	r3, 800a8d4 <__sflush_r+0x44>
 800a8d0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a8d2:	1ad2      	subs	r2, r2, r3
 800a8d4:	2300      	movs	r3, #0
 800a8d6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a8d8:	6a21      	ldr	r1, [r4, #32]
 800a8da:	4628      	mov	r0, r5
 800a8dc:	47b0      	blx	r6
 800a8de:	1c43      	adds	r3, r0, #1
 800a8e0:	89a3      	ldrh	r3, [r4, #12]
 800a8e2:	d106      	bne.n	800a8f2 <__sflush_r+0x62>
 800a8e4:	6829      	ldr	r1, [r5, #0]
 800a8e6:	291d      	cmp	r1, #29
 800a8e8:	d82b      	bhi.n	800a942 <__sflush_r+0xb2>
 800a8ea:	4a2a      	ldr	r2, [pc, #168]	@ (800a994 <__sflush_r+0x104>)
 800a8ec:	410a      	asrs	r2, r1
 800a8ee:	07d6      	lsls	r6, r2, #31
 800a8f0:	d427      	bmi.n	800a942 <__sflush_r+0xb2>
 800a8f2:	2200      	movs	r2, #0
 800a8f4:	04d9      	lsls	r1, r3, #19
 800a8f6:	6062      	str	r2, [r4, #4]
 800a8f8:	6922      	ldr	r2, [r4, #16]
 800a8fa:	6022      	str	r2, [r4, #0]
 800a8fc:	d504      	bpl.n	800a908 <__sflush_r+0x78>
 800a8fe:	1c42      	adds	r2, r0, #1
 800a900:	d101      	bne.n	800a906 <__sflush_r+0x76>
 800a902:	682b      	ldr	r3, [r5, #0]
 800a904:	b903      	cbnz	r3, 800a908 <__sflush_r+0x78>
 800a906:	6560      	str	r0, [r4, #84]	@ 0x54
 800a908:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a90a:	602f      	str	r7, [r5, #0]
 800a90c:	b1b9      	cbz	r1, 800a93e <__sflush_r+0xae>
 800a90e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a912:	4299      	cmp	r1, r3
 800a914:	d002      	beq.n	800a91c <__sflush_r+0x8c>
 800a916:	4628      	mov	r0, r5
 800a918:	f7ff fbee 	bl	800a0f8 <_free_r>
 800a91c:	2300      	movs	r3, #0
 800a91e:	6363      	str	r3, [r4, #52]	@ 0x34
 800a920:	e00d      	b.n	800a93e <__sflush_r+0xae>
 800a922:	2301      	movs	r3, #1
 800a924:	4628      	mov	r0, r5
 800a926:	47b0      	blx	r6
 800a928:	4602      	mov	r2, r0
 800a92a:	1c50      	adds	r0, r2, #1
 800a92c:	d1c9      	bne.n	800a8c2 <__sflush_r+0x32>
 800a92e:	682b      	ldr	r3, [r5, #0]
 800a930:	2b00      	cmp	r3, #0
 800a932:	d0c6      	beq.n	800a8c2 <__sflush_r+0x32>
 800a934:	2b1d      	cmp	r3, #29
 800a936:	d001      	beq.n	800a93c <__sflush_r+0xac>
 800a938:	2b16      	cmp	r3, #22
 800a93a:	d11d      	bne.n	800a978 <__sflush_r+0xe8>
 800a93c:	602f      	str	r7, [r5, #0]
 800a93e:	2000      	movs	r0, #0
 800a940:	e021      	b.n	800a986 <__sflush_r+0xf6>
 800a942:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a946:	b21b      	sxth	r3, r3
 800a948:	e01a      	b.n	800a980 <__sflush_r+0xf0>
 800a94a:	690f      	ldr	r7, [r1, #16]
 800a94c:	2f00      	cmp	r7, #0
 800a94e:	d0f6      	beq.n	800a93e <__sflush_r+0xae>
 800a950:	0793      	lsls	r3, r2, #30
 800a952:	680e      	ldr	r6, [r1, #0]
 800a954:	600f      	str	r7, [r1, #0]
 800a956:	bf0c      	ite	eq
 800a958:	694b      	ldreq	r3, [r1, #20]
 800a95a:	2300      	movne	r3, #0
 800a95c:	eba6 0807 	sub.w	r8, r6, r7
 800a960:	608b      	str	r3, [r1, #8]
 800a962:	f1b8 0f00 	cmp.w	r8, #0
 800a966:	ddea      	ble.n	800a93e <__sflush_r+0xae>
 800a968:	4643      	mov	r3, r8
 800a96a:	463a      	mov	r2, r7
 800a96c:	6a21      	ldr	r1, [r4, #32]
 800a96e:	4628      	mov	r0, r5
 800a970:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a972:	47b0      	blx	r6
 800a974:	2800      	cmp	r0, #0
 800a976:	dc08      	bgt.n	800a98a <__sflush_r+0xfa>
 800a978:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a97c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a980:	f04f 30ff 	mov.w	r0, #4294967295
 800a984:	81a3      	strh	r3, [r4, #12]
 800a986:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a98a:	4407      	add	r7, r0
 800a98c:	eba8 0800 	sub.w	r8, r8, r0
 800a990:	e7e7      	b.n	800a962 <__sflush_r+0xd2>
 800a992:	bf00      	nop
 800a994:	dfbffffe 	.word	0xdfbffffe

0800a998 <_fflush_r>:
 800a998:	b538      	push	{r3, r4, r5, lr}
 800a99a:	690b      	ldr	r3, [r1, #16]
 800a99c:	4605      	mov	r5, r0
 800a99e:	460c      	mov	r4, r1
 800a9a0:	b913      	cbnz	r3, 800a9a8 <_fflush_r+0x10>
 800a9a2:	2500      	movs	r5, #0
 800a9a4:	4628      	mov	r0, r5
 800a9a6:	bd38      	pop	{r3, r4, r5, pc}
 800a9a8:	b118      	cbz	r0, 800a9b2 <_fflush_r+0x1a>
 800a9aa:	6a03      	ldr	r3, [r0, #32]
 800a9ac:	b90b      	cbnz	r3, 800a9b2 <_fflush_r+0x1a>
 800a9ae:	f7ff fa9b 	bl	8009ee8 <__sinit>
 800a9b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a9b6:	2b00      	cmp	r3, #0
 800a9b8:	d0f3      	beq.n	800a9a2 <_fflush_r+0xa>
 800a9ba:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a9bc:	07d0      	lsls	r0, r2, #31
 800a9be:	d404      	bmi.n	800a9ca <_fflush_r+0x32>
 800a9c0:	0599      	lsls	r1, r3, #22
 800a9c2:	d402      	bmi.n	800a9ca <_fflush_r+0x32>
 800a9c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a9c6:	f7ff fb94 	bl	800a0f2 <__retarget_lock_acquire_recursive>
 800a9ca:	4628      	mov	r0, r5
 800a9cc:	4621      	mov	r1, r4
 800a9ce:	f7ff ff5f 	bl	800a890 <__sflush_r>
 800a9d2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a9d4:	4605      	mov	r5, r0
 800a9d6:	07da      	lsls	r2, r3, #31
 800a9d8:	d4e4      	bmi.n	800a9a4 <_fflush_r+0xc>
 800a9da:	89a3      	ldrh	r3, [r4, #12]
 800a9dc:	059b      	lsls	r3, r3, #22
 800a9de:	d4e1      	bmi.n	800a9a4 <_fflush_r+0xc>
 800a9e0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a9e2:	f7ff fb87 	bl	800a0f4 <__retarget_lock_release_recursive>
 800a9e6:	e7dd      	b.n	800a9a4 <_fflush_r+0xc>

0800a9e8 <__swbuf_r>:
 800a9e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a9ea:	460e      	mov	r6, r1
 800a9ec:	4614      	mov	r4, r2
 800a9ee:	4605      	mov	r5, r0
 800a9f0:	b118      	cbz	r0, 800a9fa <__swbuf_r+0x12>
 800a9f2:	6a03      	ldr	r3, [r0, #32]
 800a9f4:	b90b      	cbnz	r3, 800a9fa <__swbuf_r+0x12>
 800a9f6:	f7ff fa77 	bl	8009ee8 <__sinit>
 800a9fa:	69a3      	ldr	r3, [r4, #24]
 800a9fc:	60a3      	str	r3, [r4, #8]
 800a9fe:	89a3      	ldrh	r3, [r4, #12]
 800aa00:	071a      	lsls	r2, r3, #28
 800aa02:	d501      	bpl.n	800aa08 <__swbuf_r+0x20>
 800aa04:	6923      	ldr	r3, [r4, #16]
 800aa06:	b943      	cbnz	r3, 800aa1a <__swbuf_r+0x32>
 800aa08:	4621      	mov	r1, r4
 800aa0a:	4628      	mov	r0, r5
 800aa0c:	f000 f82a 	bl	800aa64 <__swsetup_r>
 800aa10:	b118      	cbz	r0, 800aa1a <__swbuf_r+0x32>
 800aa12:	f04f 37ff 	mov.w	r7, #4294967295
 800aa16:	4638      	mov	r0, r7
 800aa18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aa1a:	6823      	ldr	r3, [r4, #0]
 800aa1c:	b2f6      	uxtb	r6, r6
 800aa1e:	6922      	ldr	r2, [r4, #16]
 800aa20:	4637      	mov	r7, r6
 800aa22:	1a98      	subs	r0, r3, r2
 800aa24:	6963      	ldr	r3, [r4, #20]
 800aa26:	4283      	cmp	r3, r0
 800aa28:	dc05      	bgt.n	800aa36 <__swbuf_r+0x4e>
 800aa2a:	4621      	mov	r1, r4
 800aa2c:	4628      	mov	r0, r5
 800aa2e:	f7ff ffb3 	bl	800a998 <_fflush_r>
 800aa32:	2800      	cmp	r0, #0
 800aa34:	d1ed      	bne.n	800aa12 <__swbuf_r+0x2a>
 800aa36:	68a3      	ldr	r3, [r4, #8]
 800aa38:	3b01      	subs	r3, #1
 800aa3a:	60a3      	str	r3, [r4, #8]
 800aa3c:	6823      	ldr	r3, [r4, #0]
 800aa3e:	1c5a      	adds	r2, r3, #1
 800aa40:	6022      	str	r2, [r4, #0]
 800aa42:	701e      	strb	r6, [r3, #0]
 800aa44:	1c43      	adds	r3, r0, #1
 800aa46:	6962      	ldr	r2, [r4, #20]
 800aa48:	429a      	cmp	r2, r3
 800aa4a:	d004      	beq.n	800aa56 <__swbuf_r+0x6e>
 800aa4c:	89a3      	ldrh	r3, [r4, #12]
 800aa4e:	07db      	lsls	r3, r3, #31
 800aa50:	d5e1      	bpl.n	800aa16 <__swbuf_r+0x2e>
 800aa52:	2e0a      	cmp	r6, #10
 800aa54:	d1df      	bne.n	800aa16 <__swbuf_r+0x2e>
 800aa56:	4621      	mov	r1, r4
 800aa58:	4628      	mov	r0, r5
 800aa5a:	f7ff ff9d 	bl	800a998 <_fflush_r>
 800aa5e:	2800      	cmp	r0, #0
 800aa60:	d0d9      	beq.n	800aa16 <__swbuf_r+0x2e>
 800aa62:	e7d6      	b.n	800aa12 <__swbuf_r+0x2a>

0800aa64 <__swsetup_r>:
 800aa64:	b538      	push	{r3, r4, r5, lr}
 800aa66:	4b29      	ldr	r3, [pc, #164]	@ (800ab0c <__swsetup_r+0xa8>)
 800aa68:	4605      	mov	r5, r0
 800aa6a:	460c      	mov	r4, r1
 800aa6c:	6818      	ldr	r0, [r3, #0]
 800aa6e:	b118      	cbz	r0, 800aa78 <__swsetup_r+0x14>
 800aa70:	6a03      	ldr	r3, [r0, #32]
 800aa72:	b90b      	cbnz	r3, 800aa78 <__swsetup_r+0x14>
 800aa74:	f7ff fa38 	bl	8009ee8 <__sinit>
 800aa78:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aa7c:	0719      	lsls	r1, r3, #28
 800aa7e:	d422      	bmi.n	800aac6 <__swsetup_r+0x62>
 800aa80:	06da      	lsls	r2, r3, #27
 800aa82:	d407      	bmi.n	800aa94 <__swsetup_r+0x30>
 800aa84:	2209      	movs	r2, #9
 800aa86:	602a      	str	r2, [r5, #0]
 800aa88:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aa8c:	f04f 30ff 	mov.w	r0, #4294967295
 800aa90:	81a3      	strh	r3, [r4, #12]
 800aa92:	e033      	b.n	800aafc <__swsetup_r+0x98>
 800aa94:	0758      	lsls	r0, r3, #29
 800aa96:	d512      	bpl.n	800aabe <__swsetup_r+0x5a>
 800aa98:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800aa9a:	b141      	cbz	r1, 800aaae <__swsetup_r+0x4a>
 800aa9c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800aaa0:	4299      	cmp	r1, r3
 800aaa2:	d002      	beq.n	800aaaa <__swsetup_r+0x46>
 800aaa4:	4628      	mov	r0, r5
 800aaa6:	f7ff fb27 	bl	800a0f8 <_free_r>
 800aaaa:	2300      	movs	r3, #0
 800aaac:	6363      	str	r3, [r4, #52]	@ 0x34
 800aaae:	89a3      	ldrh	r3, [r4, #12]
 800aab0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800aab4:	81a3      	strh	r3, [r4, #12]
 800aab6:	2300      	movs	r3, #0
 800aab8:	6063      	str	r3, [r4, #4]
 800aaba:	6923      	ldr	r3, [r4, #16]
 800aabc:	6023      	str	r3, [r4, #0]
 800aabe:	89a3      	ldrh	r3, [r4, #12]
 800aac0:	f043 0308 	orr.w	r3, r3, #8
 800aac4:	81a3      	strh	r3, [r4, #12]
 800aac6:	6923      	ldr	r3, [r4, #16]
 800aac8:	b94b      	cbnz	r3, 800aade <__swsetup_r+0x7a>
 800aaca:	89a3      	ldrh	r3, [r4, #12]
 800aacc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800aad0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800aad4:	d003      	beq.n	800aade <__swsetup_r+0x7a>
 800aad6:	4621      	mov	r1, r4
 800aad8:	4628      	mov	r0, r5
 800aada:	f000 f85c 	bl	800ab96 <__smakebuf_r>
 800aade:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aae2:	f013 0201 	ands.w	r2, r3, #1
 800aae6:	d00a      	beq.n	800aafe <__swsetup_r+0x9a>
 800aae8:	2200      	movs	r2, #0
 800aaea:	60a2      	str	r2, [r4, #8]
 800aaec:	6962      	ldr	r2, [r4, #20]
 800aaee:	4252      	negs	r2, r2
 800aaf0:	61a2      	str	r2, [r4, #24]
 800aaf2:	6922      	ldr	r2, [r4, #16]
 800aaf4:	b942      	cbnz	r2, 800ab08 <__swsetup_r+0xa4>
 800aaf6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800aafa:	d1c5      	bne.n	800aa88 <__swsetup_r+0x24>
 800aafc:	bd38      	pop	{r3, r4, r5, pc}
 800aafe:	0799      	lsls	r1, r3, #30
 800ab00:	bf58      	it	pl
 800ab02:	6962      	ldrpl	r2, [r4, #20]
 800ab04:	60a2      	str	r2, [r4, #8]
 800ab06:	e7f4      	b.n	800aaf2 <__swsetup_r+0x8e>
 800ab08:	2000      	movs	r0, #0
 800ab0a:	e7f7      	b.n	800aafc <__swsetup_r+0x98>
 800ab0c:	200000b4 	.word	0x200000b4

0800ab10 <_sbrk_r>:
 800ab10:	b538      	push	{r3, r4, r5, lr}
 800ab12:	2300      	movs	r3, #0
 800ab14:	4d05      	ldr	r5, [pc, #20]	@ (800ab2c <_sbrk_r+0x1c>)
 800ab16:	4604      	mov	r4, r0
 800ab18:	4608      	mov	r0, r1
 800ab1a:	602b      	str	r3, [r5, #0]
 800ab1c:	f7f6 fb26 	bl	800116c <_sbrk>
 800ab20:	1c43      	adds	r3, r0, #1
 800ab22:	d102      	bne.n	800ab2a <_sbrk_r+0x1a>
 800ab24:	682b      	ldr	r3, [r5, #0]
 800ab26:	b103      	cbz	r3, 800ab2a <_sbrk_r+0x1a>
 800ab28:	6023      	str	r3, [r4, #0]
 800ab2a:	bd38      	pop	{r3, r4, r5, pc}
 800ab2c:	20000558 	.word	0x20000558

0800ab30 <memchr>:
 800ab30:	b2c9      	uxtb	r1, r1
 800ab32:	4603      	mov	r3, r0
 800ab34:	4402      	add	r2, r0
 800ab36:	b510      	push	{r4, lr}
 800ab38:	4293      	cmp	r3, r2
 800ab3a:	4618      	mov	r0, r3
 800ab3c:	d101      	bne.n	800ab42 <memchr+0x12>
 800ab3e:	2000      	movs	r0, #0
 800ab40:	e003      	b.n	800ab4a <memchr+0x1a>
 800ab42:	7804      	ldrb	r4, [r0, #0]
 800ab44:	3301      	adds	r3, #1
 800ab46:	428c      	cmp	r4, r1
 800ab48:	d1f6      	bne.n	800ab38 <memchr+0x8>
 800ab4a:	bd10      	pop	{r4, pc}

0800ab4c <__swhatbuf_r>:
 800ab4c:	b570      	push	{r4, r5, r6, lr}
 800ab4e:	460c      	mov	r4, r1
 800ab50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab54:	b096      	sub	sp, #88	@ 0x58
 800ab56:	4615      	mov	r5, r2
 800ab58:	2900      	cmp	r1, #0
 800ab5a:	461e      	mov	r6, r3
 800ab5c:	da0c      	bge.n	800ab78 <__swhatbuf_r+0x2c>
 800ab5e:	89a3      	ldrh	r3, [r4, #12]
 800ab60:	2100      	movs	r1, #0
 800ab62:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ab66:	bf14      	ite	ne
 800ab68:	2340      	movne	r3, #64	@ 0x40
 800ab6a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ab6e:	2000      	movs	r0, #0
 800ab70:	6031      	str	r1, [r6, #0]
 800ab72:	602b      	str	r3, [r5, #0]
 800ab74:	b016      	add	sp, #88	@ 0x58
 800ab76:	bd70      	pop	{r4, r5, r6, pc}
 800ab78:	466a      	mov	r2, sp
 800ab7a:	f000 f849 	bl	800ac10 <_fstat_r>
 800ab7e:	2800      	cmp	r0, #0
 800ab80:	dbed      	blt.n	800ab5e <__swhatbuf_r+0x12>
 800ab82:	9901      	ldr	r1, [sp, #4]
 800ab84:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ab88:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ab8c:	4259      	negs	r1, r3
 800ab8e:	4159      	adcs	r1, r3
 800ab90:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ab94:	e7eb      	b.n	800ab6e <__swhatbuf_r+0x22>

0800ab96 <__smakebuf_r>:
 800ab96:	898b      	ldrh	r3, [r1, #12]
 800ab98:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ab9a:	079d      	lsls	r5, r3, #30
 800ab9c:	4606      	mov	r6, r0
 800ab9e:	460c      	mov	r4, r1
 800aba0:	d507      	bpl.n	800abb2 <__smakebuf_r+0x1c>
 800aba2:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800aba6:	6023      	str	r3, [r4, #0]
 800aba8:	6123      	str	r3, [r4, #16]
 800abaa:	2301      	movs	r3, #1
 800abac:	6163      	str	r3, [r4, #20]
 800abae:	b003      	add	sp, #12
 800abb0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800abb2:	ab01      	add	r3, sp, #4
 800abb4:	466a      	mov	r2, sp
 800abb6:	f7ff ffc9 	bl	800ab4c <__swhatbuf_r>
 800abba:	9f00      	ldr	r7, [sp, #0]
 800abbc:	4605      	mov	r5, r0
 800abbe:	4630      	mov	r0, r6
 800abc0:	4639      	mov	r1, r7
 800abc2:	f7ff fb05 	bl	800a1d0 <_malloc_r>
 800abc6:	b948      	cbnz	r0, 800abdc <__smakebuf_r+0x46>
 800abc8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800abcc:	059a      	lsls	r2, r3, #22
 800abce:	d4ee      	bmi.n	800abae <__smakebuf_r+0x18>
 800abd0:	f023 0303 	bic.w	r3, r3, #3
 800abd4:	f043 0302 	orr.w	r3, r3, #2
 800abd8:	81a3      	strh	r3, [r4, #12]
 800abda:	e7e2      	b.n	800aba2 <__smakebuf_r+0xc>
 800abdc:	89a3      	ldrh	r3, [r4, #12]
 800abde:	6020      	str	r0, [r4, #0]
 800abe0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800abe4:	81a3      	strh	r3, [r4, #12]
 800abe6:	9b01      	ldr	r3, [sp, #4]
 800abe8:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800abec:	b15b      	cbz	r3, 800ac06 <__smakebuf_r+0x70>
 800abee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800abf2:	4630      	mov	r0, r6
 800abf4:	f000 f81e 	bl	800ac34 <_isatty_r>
 800abf8:	b128      	cbz	r0, 800ac06 <__smakebuf_r+0x70>
 800abfa:	89a3      	ldrh	r3, [r4, #12]
 800abfc:	f023 0303 	bic.w	r3, r3, #3
 800ac00:	f043 0301 	orr.w	r3, r3, #1
 800ac04:	81a3      	strh	r3, [r4, #12]
 800ac06:	89a3      	ldrh	r3, [r4, #12]
 800ac08:	431d      	orrs	r5, r3
 800ac0a:	81a5      	strh	r5, [r4, #12]
 800ac0c:	e7cf      	b.n	800abae <__smakebuf_r+0x18>
	...

0800ac10 <_fstat_r>:
 800ac10:	b538      	push	{r3, r4, r5, lr}
 800ac12:	2300      	movs	r3, #0
 800ac14:	4d06      	ldr	r5, [pc, #24]	@ (800ac30 <_fstat_r+0x20>)
 800ac16:	4604      	mov	r4, r0
 800ac18:	4608      	mov	r0, r1
 800ac1a:	4611      	mov	r1, r2
 800ac1c:	602b      	str	r3, [r5, #0]
 800ac1e:	f7f6 fa7c 	bl	800111a <_fstat>
 800ac22:	1c43      	adds	r3, r0, #1
 800ac24:	d102      	bne.n	800ac2c <_fstat_r+0x1c>
 800ac26:	682b      	ldr	r3, [r5, #0]
 800ac28:	b103      	cbz	r3, 800ac2c <_fstat_r+0x1c>
 800ac2a:	6023      	str	r3, [r4, #0]
 800ac2c:	bd38      	pop	{r3, r4, r5, pc}
 800ac2e:	bf00      	nop
 800ac30:	20000558 	.word	0x20000558

0800ac34 <_isatty_r>:
 800ac34:	b538      	push	{r3, r4, r5, lr}
 800ac36:	2300      	movs	r3, #0
 800ac38:	4d05      	ldr	r5, [pc, #20]	@ (800ac50 <_isatty_r+0x1c>)
 800ac3a:	4604      	mov	r4, r0
 800ac3c:	4608      	mov	r0, r1
 800ac3e:	602b      	str	r3, [r5, #0]
 800ac40:	f7f6 fa7b 	bl	800113a <_isatty>
 800ac44:	1c43      	adds	r3, r0, #1
 800ac46:	d102      	bne.n	800ac4e <_isatty_r+0x1a>
 800ac48:	682b      	ldr	r3, [r5, #0]
 800ac4a:	b103      	cbz	r3, 800ac4e <_isatty_r+0x1a>
 800ac4c:	6023      	str	r3, [r4, #0]
 800ac4e:	bd38      	pop	{r3, r4, r5, pc}
 800ac50:	20000558 	.word	0x20000558

0800ac54 <_init>:
 800ac54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac56:	bf00      	nop
 800ac58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ac5a:	bc08      	pop	{r3}
 800ac5c:	469e      	mov	lr, r3
 800ac5e:	4770      	bx	lr

0800ac60 <_fini>:
 800ac60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac62:	bf00      	nop
 800ac64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ac66:	bc08      	pop	{r3}
 800ac68:	469e      	mov	lr, r3
 800ac6a:	4770      	bx	lr
