<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `/home/runner/.cargo/registry/src/index.crates.io-1949cf8c6b5b557f/rp2040-pac-0.6.0/src/pll_sys.rs`."><title>pll_sys.rs - source</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../static.files/rustdoc-84e720fa.css"><meta name="rustdoc-vars" data-root-path="../../" data-static-root-path="../../static.files/" data-current-crate="rp2040_pac" data-themes="" data-resource-suffix="" data-rustdoc-version="1.89.0 (29483883e 2025-08-04)" data-channel="1.89.0" data-search-js="search-92309212.js" data-settings-js="settings-5514c975.js" ><script src="../../static.files/storage-4e99c027.js"></script><script defer src="../../static.files/src-script-813739b1.js"></script><script defer src="../../src-files.js"></script><script defer src="../../static.files/main-fd3af306.js"></script><noscript><link rel="stylesheet" href="../../static.files/noscript-32bb7600.css"></noscript><link rel="alternate icon" type="image/png" href="../../static.files/favicon-32x32-6580c154.png"><link rel="icon" type="image/svg+xml" href="../../static.files/favicon-044be391.svg"></head><body class="rustdoc src"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="src-sidebar-title"><h2>Files</h2></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><h1><div class="sub-heading">rp2040_pac/</div>pll_sys.rs</h1><rustdoc-toolbar></rustdoc-toolbar></div><div class="example-wrap digits-2"><pre class="rust"><code><a href=#1 id=1 data-nosnippet>1</a><span class="attr">#[doc = <span class="string">r"Register block"</span>]
<a href=#2 id=2 data-nosnippet>2</a>#[repr(C)]
<a href=#3 id=3 data-nosnippet>3</a></span><span class="kw">pub struct </span>RegisterBlock {
<a href=#4 id=4 data-nosnippet>4</a>    cs: CS,
<a href=#5 id=5 data-nosnippet>5</a>    pwr: PWR,
<a href=#6 id=6 data-nosnippet>6</a>    fbdiv_int: FBDIV_INT,
<a href=#7 id=7 data-nosnippet>7</a>    prim: PRIM,
<a href=#8 id=8 data-nosnippet>8</a>}
<a href=#9 id=9 data-nosnippet>9</a><span class="kw">impl </span>RegisterBlock {
<a href=#10 id=10 data-nosnippet>10</a>    <span class="attr">#[doc = <span class="string">"0x00 - Control and Status  
<a href=#11 id=11 data-nosnippet>11</a> GENERAL CONSTRAINTS:  
<a href=#12 id=12 data-nosnippet>12</a> Reference clock frequency min=5MHz, max=800MHz  
<a href=#13 id=13 data-nosnippet>13</a> Feedback divider min=16, max=320  
<a href=#14 id=14 data-nosnippet>14</a> VCO frequency min=750MHz, max=1600MHz"</span>]
<a href=#15 id=15 data-nosnippet>15</a>    #[inline(always)]
<a href=#16 id=16 data-nosnippet>16</a>    </span><span class="kw">pub const fn </span>cs(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>CS {
<a href=#17 id=17 data-nosnippet>17</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.cs
<a href=#18 id=18 data-nosnippet>18</a>    }
<a href=#19 id=19 data-nosnippet>19</a>    <span class="attr">#[doc = <span class="string">"0x04 - Controls the PLL power modes."</span>]
<a href=#20 id=20 data-nosnippet>20</a>    #[inline(always)]
<a href=#21 id=21 data-nosnippet>21</a>    </span><span class="kw">pub const fn </span>pwr(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>PWR {
<a href=#22 id=22 data-nosnippet>22</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.pwr
<a href=#23 id=23 data-nosnippet>23</a>    }
<a href=#24 id=24 data-nosnippet>24</a>    <span class="attr">#[doc = <span class="string">"0x08 - Feedback divisor  
<a href=#25 id=25 data-nosnippet>25</a> (note: this PLL does not support fractional division)"</span>]
<a href=#26 id=26 data-nosnippet>26</a>    #[inline(always)]
<a href=#27 id=27 data-nosnippet>27</a>    </span><span class="kw">pub const fn </span>fbdiv_int(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>FBDIV_INT {
<a href=#28 id=28 data-nosnippet>28</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.fbdiv_int
<a href=#29 id=29 data-nosnippet>29</a>    }
<a href=#30 id=30 data-nosnippet>30</a>    <span class="attr">#[doc = <span class="string">"0x0c - Controls the PLL post dividers for the primary output  
<a href=#31 id=31 data-nosnippet>31</a> (note: this PLL does not have a secondary output)  
<a href=#32 id=32 data-nosnippet>32</a> the primary output is driven from VCO divided by postdiv1*postdiv2"</span>]
<a href=#33 id=33 data-nosnippet>33</a>    #[inline(always)]
<a href=#34 id=34 data-nosnippet>34</a>    </span><span class="kw">pub const fn </span>prim(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>PRIM {
<a href=#35 id=35 data-nosnippet>35</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.prim
<a href=#36 id=36 data-nosnippet>36</a>    }
<a href=#37 id=37 data-nosnippet>37</a>}
<a href=#38 id=38 data-nosnippet>38</a><span class="attr">#[doc = <span class="string">"CS (rw) register accessor: Control and Status  
<a href=#39 id=39 data-nosnippet>39</a> GENERAL CONSTRAINTS:  
<a href=#40 id=40 data-nosnippet>40</a> Reference clock frequency min=5MHz, max=800MHz  
<a href=#41 id=41 data-nosnippet>41</a> Feedback divider min=16, max=320  
<a href=#42 id=42 data-nosnippet>42</a> VCO frequency min=750MHz, max=1600MHz  
<a href=#43 id=43 data-nosnippet>43</a>
<a href=#44 id=44 data-nosnippet>44</a>You can [`read`](crate::generic::Reg::read) this register and get [`cs::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`cs::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#45 id=45 data-nosnippet>45</a>
<a href=#46 id=46 data-nosnippet>46</a>For information about available fields see [`mod@cs`]
<a href=#47 id=47 data-nosnippet>47</a>module"</span>]
<a href=#48 id=48 data-nosnippet>48</a></span><span class="kw">pub type </span>CS = <span class="kw">crate</span>::Reg&lt;cs::CS_SPEC&gt;;
<a href=#49 id=49 data-nosnippet>49</a><span class="attr">#[doc = <span class="string">"Control and Status  
<a href=#50 id=50 data-nosnippet>50</a> GENERAL CONSTRAINTS:  
<a href=#51 id=51 data-nosnippet>51</a> Reference clock frequency min=5MHz, max=800MHz  
<a href=#52 id=52 data-nosnippet>52</a> Feedback divider min=16, max=320  
<a href=#53 id=53 data-nosnippet>53</a> VCO frequency min=750MHz, max=1600MHz"</span>]
<a href=#54 id=54 data-nosnippet>54</a></span><span class="kw">pub mod </span>cs;
<a href=#55 id=55 data-nosnippet>55</a><span class="attr">#[doc = <span class="string">"PWR (rw) register accessor: Controls the PLL power modes.  
<a href=#56 id=56 data-nosnippet>56</a>
<a href=#57 id=57 data-nosnippet>57</a>You can [`read`](crate::generic::Reg::read) this register and get [`pwr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`pwr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#58 id=58 data-nosnippet>58</a>
<a href=#59 id=59 data-nosnippet>59</a>For information about available fields see [`mod@pwr`]
<a href=#60 id=60 data-nosnippet>60</a>module"</span>]
<a href=#61 id=61 data-nosnippet>61</a></span><span class="kw">pub type </span>PWR = <span class="kw">crate</span>::Reg&lt;pwr::PWR_SPEC&gt;;
<a href=#62 id=62 data-nosnippet>62</a><span class="attr">#[doc = <span class="string">"Controls the PLL power modes."</span>]
<a href=#63 id=63 data-nosnippet>63</a></span><span class="kw">pub mod </span>pwr;
<a href=#64 id=64 data-nosnippet>64</a><span class="attr">#[doc = <span class="string">"FBDIV_INT (rw) register accessor: Feedback divisor  
<a href=#65 id=65 data-nosnippet>65</a> (note: this PLL does not support fractional division)  
<a href=#66 id=66 data-nosnippet>66</a>
<a href=#67 id=67 data-nosnippet>67</a>You can [`read`](crate::generic::Reg::read) this register and get [`fbdiv_int::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fbdiv_int::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#68 id=68 data-nosnippet>68</a>
<a href=#69 id=69 data-nosnippet>69</a>For information about available fields see [`mod@fbdiv_int`]
<a href=#70 id=70 data-nosnippet>70</a>module"</span>]
<a href=#71 id=71 data-nosnippet>71</a></span><span class="kw">pub type </span>FBDIV_INT = <span class="kw">crate</span>::Reg&lt;fbdiv_int::FBDIV_INT_SPEC&gt;;
<a href=#72 id=72 data-nosnippet>72</a><span class="attr">#[doc = <span class="string">"Feedback divisor  
<a href=#73 id=73 data-nosnippet>73</a> (note: this PLL does not support fractional division)"</span>]
<a href=#74 id=74 data-nosnippet>74</a></span><span class="kw">pub mod </span>fbdiv_int;
<a href=#75 id=75 data-nosnippet>75</a><span class="attr">#[doc = <span class="string">"PRIM (rw) register accessor: Controls the PLL post dividers for the primary output  
<a href=#76 id=76 data-nosnippet>76</a> (note: this PLL does not have a secondary output)  
<a href=#77 id=77 data-nosnippet>77</a> the primary output is driven from VCO divided by postdiv1*postdiv2  
<a href=#78 id=78 data-nosnippet>78</a>
<a href=#79 id=79 data-nosnippet>79</a>You can [`read`](crate::generic::Reg::read) this register and get [`prim::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`prim::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#80 id=80 data-nosnippet>80</a>
<a href=#81 id=81 data-nosnippet>81</a>For information about available fields see [`mod@prim`]
<a href=#82 id=82 data-nosnippet>82</a>module"</span>]
<a href=#83 id=83 data-nosnippet>83</a></span><span class="kw">pub type </span>PRIM = <span class="kw">crate</span>::Reg&lt;prim::PRIM_SPEC&gt;;
<a href=#84 id=84 data-nosnippet>84</a><span class="attr">#[doc = <span class="string">"Controls the PLL post dividers for the primary output  
<a href=#85 id=85 data-nosnippet>85</a> (note: this PLL does not have a secondary output)  
<a href=#86 id=86 data-nosnippet>86</a> the primary output is driven from VCO divided by postdiv1*postdiv2"</span>]
<a href=#87 id=87 data-nosnippet>87</a></span><span class="kw">pub mod </span>prim;</code></pre></div></section></main></body></html>