============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = E:/work/anlogic/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     DELL
   Run Date =   Fri Jul  5 15:12:44 2024

   Run on =     DESKTOP-JE5465V
============================================================
RUN-1002 : start command "open_project fpga.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/clk_wizz_0.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/clk_wizz_0.v(86)
HDL-1007 : analyze verilog file ../../al_ip/clk_wiz_1.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/clk_wiz_1.v(72)
HDL-1007 : analyze verilog file ../../ADC_get_module.v
HDL-1007 : analyze verilog file ../../SPI_slave_module.v
HDL-1007 : analyze verilog file ../../ad_delay_module.v
HDL-1007 : analyze verilog file ../../detect_module.v
HDL-1007 : analyze verilog file ../../f_div10_module.v
HDL-1007 : analyze verilog file ../../f_measure_module.v
HDL-1007 : analyze verilog file ../../fifo_module.v
HDL-1007 : analyze verilog file ../../mux2_module.v
HDL-1007 : analyze verilog file ../../top_module.v
HDL-1007 : analyze verilog file ../../transfer_module.v
RUN-1001 : Project manager successfully analyzed 13 source files.
RUN-1002 : start command "import_device eagle_20.db -package EG4X20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/M14  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/fpga_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/fpga_gate.db" in  1.457668s wall, 1.375000s user + 0.078125s system = 1.453125s CPU (99.7%)

RUN-1004 : used memory is 287 MB, reserved memory is 264 MB, peak memory is 293 MB
RUN-1002 : start command "read_sdc -ip FIFO ../../al_ip/FIFO.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 124554051584"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 108886010888192"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/work/anlogic/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top_module
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4027 : Net ad_delay/clk_20b is clkc2 of pll ad_delay/instance_name_my/pll_inst.
SYN-4019 : Net fx_clk_dup_1 is refclk of pll ad_delay/instance_name_my/pll_inst.
SYN-4027 : Net fifo/fifo_generator_0_u/clkr is clkc0 of pll pll_clk/pll_inst.
SYN-4027 : Net f_m/clk_fs is clkc1 of pll pll_clk/pll_inst.
SYN-4027 : Net f_div/clk is clkc2 of pll pll_clk/pll_inst.
SYN-4027 : Net clk_30m is clkc3 of pll pll_clk/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll pll_clk/pll_inst.
SYN-4024 : Net "ad1_clk_dup_1" drives clk pins.
SYN-4024 : Net "csget/mcu_write_start_n" drives clk pins.
SYN-4024 : Net "f_div2/clk" drives clk pins.
SYN-4025 : Tag rtl::Net ad1_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net ad_delay/clk_20b as clock net
SYN-4025 : Tag rtl::Net clk_30m as clock net
SYN-4025 : Tag rtl::Net csget/mcu_write_start_n as clock net
SYN-4025 : Tag rtl::Net f_div/clk as clock net
SYN-4025 : Tag rtl::Net f_div2/clk as clock net
SYN-4025 : Tag rtl::Net f_m/clk_fs as clock net
SYN-4025 : Tag rtl::Net fifo/fifo_generator_0_u/clkr as clock net
SYN-4025 : Tag rtl::Net fx_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4026 : Tagged 10 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net ad1_clk_dup_1 to drive 77 clock pins.
SYN-4015 : Create BUFG instance for clk Net csget/mcu_write_start_n to drive 74 clock pins.
SYN-4015 : Create BUFG instance for clk Net f_div2/clk to drive 5 clock pins.
PHY-1001 : Populate physical database on model top_module.
RUN-1001 : There are total 5478 instances
RUN-0007 : 2357 luts, 509 seqs, 1686 mslices, 884 lslices, 19 pads, 8 brams, 7 dsps
RUN-1001 : There are total 7967 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 5470 nets have 2 pins
RUN-1001 : 2314 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 37 nets have [11 - 20] pins
RUN-1001 : 94 nets have [21 - 99] pins
RUN-1001 : 35 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      0      
RUN-1001 :   No   |  No   |  Yes  |     391     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     118     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    8    |   5   |     6      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 15
PHY-3001 : Initial placement ...
PHY-3001 : design contains 5476 instances, 2357 luts, 509 seqs, 2570 slices, 144 macros(2570 instances: 1686 mslices 884 lslices)
PHY-0007 : Cell area utilization is 38%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 30528, tnet num: 7965, tinst num: 5476, tnode num: 32519, tedge num: 53863.
TMR-2508 : Levelizing timing graph completed, there are 2705 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7965 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.586667s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (98.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.02373e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 5476.
PHY-3001 : End clustering;  0.000031s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.24214e+06, overlap = 210.156
PHY-3002 : Step(2): len = 1.12579e+06, overlap = 312.969
PHY-3002 : Step(3): len = 593605, overlap = 504.281
PHY-3002 : Step(4): len = 542982, overlap = 538.031
PHY-3002 : Step(5): len = 394926, overlap = 619.25
PHY-3002 : Step(6): len = 338673, overlap = 648.812
PHY-3002 : Step(7): len = 296707, overlap = 718.875
PHY-3002 : Step(8): len = 277532, overlap = 741.031
PHY-3002 : Step(9): len = 246026, overlap = 772.094
PHY-3002 : Step(10): len = 220611, overlap = 801.156
PHY-3002 : Step(11): len = 189000, overlap = 828.938
PHY-3002 : Step(12): len = 180812, overlap = 865.188
PHY-3002 : Step(13): len = 171280, overlap = 878
PHY-3002 : Step(14): len = 162035, overlap = 905.969
PHY-3002 : Step(15): len = 150961, overlap = 936.281
PHY-3002 : Step(16): len = 138673, overlap = 968.969
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.32651e-06
PHY-3002 : Step(17): len = 152941, overlap = 866.25
PHY-3002 : Step(18): len = 163624, overlap = 844.781
PHY-3002 : Step(19): len = 188607, overlap = 770.688
PHY-3002 : Step(20): len = 218696, overlap = 721.906
PHY-3002 : Step(21): len = 216253, overlap = 570.906
PHY-3002 : Step(22): len = 219044, overlap = 505.844
PHY-3002 : Step(23): len = 207937, overlap = 455.281
PHY-3002 : Step(24): len = 192656, overlap = 449.812
PHY-3002 : Step(25): len = 187213, overlap = 439.875
PHY-3002 : Step(26): len = 183098, overlap = 446.344
PHY-3002 : Step(27): len = 175997, overlap = 429.781
PHY-3002 : Step(28): len = 174645, overlap = 427.219
PHY-3002 : Step(29): len = 174603, overlap = 353.062
PHY-3002 : Step(30): len = 174188, overlap = 273.062
PHY-3002 : Step(31): len = 173160, overlap = 271.688
PHY-3002 : Step(32): len = 173822, overlap = 273.625
PHY-3002 : Step(33): len = 172865, overlap = 259.188
PHY-3002 : Step(34): len = 173775, overlap = 253.875
PHY-3002 : Step(35): len = 172597, overlap = 258.094
PHY-3002 : Step(36): len = 170538, overlap = 262.875
PHY-3002 : Step(37): len = 169569, overlap = 275.281
PHY-3002 : Step(38): len = 166499, overlap = 279.531
PHY-3002 : Step(39): len = 165684, overlap = 277.969
PHY-3002 : Step(40): len = 164166, overlap = 271.062
PHY-3002 : Step(41): len = 163686, overlap = 289.094
PHY-3002 : Step(42): len = 162604, overlap = 283.438
PHY-3002 : Step(43): len = 162436, overlap = 279.406
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.65302e-06
PHY-3002 : Step(44): len = 160709, overlap = 273
PHY-3002 : Step(45): len = 160738, overlap = 270.594
PHY-3002 : Step(46): len = 160993, overlap = 269.875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.30603e-06
PHY-3002 : Step(47): len = 165181, overlap = 255.312
PHY-3002 : Step(48): len = 165716, overlap = 254.812
PHY-3002 : Step(49): len = 172742, overlap = 231.844
PHY-3002 : Step(50): len = 176061, overlap = 236.031
PHY-3002 : Step(51): len = 194232, overlap = 137.812
PHY-3002 : Step(52): len = 203847, overlap = 130
PHY-3002 : Step(53): len = 208686, overlap = 119.281
PHY-3002 : Step(54): len = 211698, overlap = 119.656
PHY-3002 : Step(55): len = 208288, overlap = 103
PHY-3002 : Step(56): len = 205236, overlap = 87.875
PHY-3002 : Step(57): len = 202903, overlap = 91.8438
PHY-3002 : Step(58): len = 203074, overlap = 84.5938
PHY-3002 : Step(59): len = 200862, overlap = 79.1562
PHY-3002 : Step(60): len = 200702, overlap = 74.4062
PHY-3002 : Step(61): len = 198271, overlap = 71.7812
PHY-3002 : Step(62): len = 195893, overlap = 70.1875
PHY-3002 : Step(63): len = 195996, overlap = 70.0938
PHY-3002 : Step(64): len = 194240, overlap = 69.375
PHY-3002 : Step(65): len = 194634, overlap = 64.8438
PHY-3002 : Step(66): len = 194790, overlap = 64.4688
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.86121e-05
PHY-3002 : Step(67): len = 193285, overlap = 65.3438
PHY-3002 : Step(68): len = 193438, overlap = 65.4062
PHY-3002 : Step(69): len = 193438, overlap = 65.4062
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.19682e-05
PHY-3002 : Step(70): len = 197572, overlap = 59
PHY-3002 : Step(71): len = 198072, overlap = 58.8438
PHY-3002 : Step(72): len = 207388, overlap = 62.125
PHY-3002 : Step(73): len = 213442, overlap = 52.7188
PHY-3002 : Step(74): len = 220040, overlap = 38.2188
PHY-3002 : Step(75): len = 223794, overlap = 38.6562
PHY-3002 : Step(76): len = 223996, overlap = 39.0625
PHY-3002 : Step(77): len = 224589, overlap = 44.4375
PHY-3002 : Step(78): len = 221044, overlap = 43.6562
PHY-3002 : Step(79): len = 220616, overlap = 46.7188
PHY-3002 : Step(80): len = 221253, overlap = 37.4062
PHY-3002 : Step(81): len = 221989, overlap = 38.9062
PHY-3002 : Step(82): len = 220285, overlap = 32.8125
PHY-3002 : Step(83): len = 219876, overlap = 25.25
PHY-3002 : Step(84): len = 218708, overlap = 29.3125
PHY-3002 : Step(85): len = 219077, overlap = 30.5312
PHY-3002 : Step(86): len = 219595, overlap = 22.7812
PHY-3002 : Step(87): len = 220618, overlap = 19.9688
PHY-3002 : Step(88): len = 221746, overlap = 22.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.39364e-05
PHY-3002 : Step(89): len = 221105, overlap = 26.75
PHY-3002 : Step(90): len = 221494, overlap = 29.5312
PHY-3002 : Step(91): len = 221623, overlap = 29.5312
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009308s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (167.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/7967.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 379064, over cnt = 1661(4%), over = 8064, worst = 28
PHY-1001 : End global iterations;  0.564185s wall, 0.671875s user + 0.046875s system = 0.718750s CPU (127.4%)

PHY-1001 : Congestion index: top1 = 86.29, top5 = 59.35, top10 = 49.25, top15 = 43.54.
PHY-3001 : End congestion estimation;  0.684271s wall, 0.796875s user + 0.046875s system = 0.843750s CPU (123.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7965 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.160624s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (97.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.67057e-06
PHY-3002 : Step(92): len = 207994, overlap = 67.1875
PHY-3002 : Step(93): len = 208333, overlap = 64.4062
PHY-3002 : Step(94): len = 197422, overlap = 104.156
PHY-3002 : Step(95): len = 197490, overlap = 105.312
PHY-3002 : Step(96): len = 194890, overlap = 113
PHY-3002 : Step(97): len = 194585, overlap = 111.625
PHY-3002 : Step(98): len = 192888, overlap = 135.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.34113e-06
PHY-3002 : Step(99): len = 191518, overlap = 131.5
PHY-3002 : Step(100): len = 191427, overlap = 131.156
PHY-3002 : Step(101): len = 191427, overlap = 131.156
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.46823e-05
PHY-3002 : Step(102): len = 199034, overlap = 77.7188
PHY-3002 : Step(103): len = 199034, overlap = 77.7188
PHY-3002 : Step(104): len = 198592, overlap = 70.125
PHY-3002 : Step(105): len = 198743, overlap = 70.9375
PHY-3002 : Step(106): len = 198866, overlap = 70.5938
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 943/7967.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 350072, over cnt = 1582(4%), over = 8201, worst = 39
PHY-1001 : End global iterations;  0.529988s wall, 0.687500s user + 0.062500s system = 0.750000s CPU (141.5%)

PHY-1001 : Congestion index: top1 = 92.84, top5 = 63.42, top10 = 51.47, top15 = 44.86.
PHY-3001 : End congestion estimation;  0.657733s wall, 0.812500s user + 0.062500s system = 0.875000s CPU (133.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7965 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.149047s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (94.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.42768e-05
PHY-3002 : Step(107): len = 198182, overlap = 170.781
PHY-3002 : Step(108): len = 198342, overlap = 162.5
PHY-3002 : Step(109): len = 202425, overlap = 182.469
PHY-3002 : Step(110): len = 200112, overlap = 162.219
PHY-3002 : Step(111): len = 201732, overlap = 173.312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.85535e-05
PHY-3002 : Step(112): len = 206880, overlap = 134.469
PHY-3002 : Step(113): len = 206880, overlap = 134.469
PHY-3002 : Step(114): len = 206661, overlap = 141.906
PHY-3002 : Step(115): len = 206661, overlap = 141.906
PHY-3002 : Step(116): len = 206870, overlap = 130.562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.7107e-05
PHY-3002 : Step(117): len = 217604, overlap = 133.125
PHY-3002 : Step(118): len = 218662, overlap = 133.406
PHY-3002 : Step(119): len = 224108, overlap = 102.875
PHY-3002 : Step(120): len = 225046, overlap = 103.469
PHY-3002 : Step(121): len = 228320, overlap = 97.6875
PHY-3002 : Step(122): len = 225198, overlap = 101.156
PHY-3002 : Step(123): len = 225198, overlap = 101.156
PHY-3002 : Step(124): len = 222977, overlap = 100.875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000114214
PHY-3002 : Step(125): len = 229936, overlap = 102.781
PHY-3002 : Step(126): len = 235192, overlap = 96.0625
PHY-3002 : Step(127): len = 247892, overlap = 80.1562
PHY-3002 : Step(128): len = 258072, overlap = 73.0625
PHY-3002 : Step(129): len = 249490, overlap = 76.3125
PHY-3002 : Step(130): len = 248078, overlap = 74.6875
PHY-3002 : Step(131): len = 241245, overlap = 80.5625
PHY-3002 : Step(132): len = 243177, overlap = 77.5938
PHY-3002 : Step(133): len = 242298, overlap = 72.1562
PHY-3002 : Step(134): len = 241049, overlap = 77.5938
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000223649
PHY-3002 : Step(135): len = 245351, overlap = 70.9688
PHY-3002 : Step(136): len = 253237, overlap = 65.8438
PHY-3002 : Step(137): len = 265416, overlap = 61.1562
PHY-3002 : Step(138): len = 276920, overlap = 63.7812
PHY-3002 : Step(139): len = 283930, overlap = 53.9688
PHY-3002 : Step(140): len = 282638, overlap = 61.4062
PHY-3002 : Step(141): len = 277840, overlap = 60.4375
PHY-3002 : Step(142): len = 274329, overlap = 64.5938
PHY-3002 : Step(143): len = 270006, overlap = 61.0312
PHY-3002 : Step(144): len = 266738, overlap = 57.8125
PHY-3002 : Step(145): len = 265360, overlap = 56.5
PHY-3002 : Step(146): len = 266962, overlap = 60.7188
PHY-3002 : Step(147): len = 268186, overlap = 57.5625
PHY-3002 : Step(148): len = 269391, overlap = 48.1875
PHY-3002 : Step(149): len = 270399, overlap = 47.6875
PHY-3002 : Step(150): len = 272179, overlap = 46.3125
PHY-3002 : Step(151): len = 273712, overlap = 44.875
PHY-3002 : Step(152): len = 274761, overlap = 44.4375
PHY-3002 : Step(153): len = 275163, overlap = 46.7188
PHY-3002 : Step(154): len = 274822, overlap = 41.875
PHY-3002 : Step(155): len = 273688, overlap = 39.4062
PHY-3002 : Step(156): len = 272531, overlap = 37.7188
PHY-3002 : Step(157): len = 271931, overlap = 38.6875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000447299
PHY-3002 : Step(158): len = 274354, overlap = 38.125
PHY-3002 : Step(159): len = 279992, overlap = 37.0625
PHY-3002 : Step(160): len = 281226, overlap = 36.0312
PHY-3002 : Step(161): len = 282062, overlap = 36.4062
PHY-3002 : Step(162): len = 283387, overlap = 36.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000882856
PHY-3002 : Step(163): len = 285834, overlap = 36
PHY-3002 : Step(164): len = 292183, overlap = 37.5
PHY-3002 : Step(165): len = 303164, overlap = 36.875
PHY-3002 : Step(166): len = 308991, overlap = 34.9375
PHY-3002 : Step(167): len = 308198, overlap = 33.1875
PHY-3002 : Step(168): len = 306834, overlap = 33.125
PHY-3002 : Step(169): len = 304828, overlap = 33.625
PHY-3002 : Step(170): len = 303073, overlap = 31.2812
PHY-3002 : Step(171): len = 301412, overlap = 31.7188
PHY-3002 : Step(172): len = 300367, overlap = 29.6875
PHY-3002 : Step(173): len = 300600, overlap = 32.875
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 30528, tnet num: 7965, tinst num: 5476, tnode num: 32519, tedge num: 53863.
TMR-2508 : Levelizing timing graph completed, there are 2705 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 254.66 peak overflow 1.88
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 14/7967.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 536952, over cnt = 1795(5%), over = 7222, worst = 26
PHY-1001 : End global iterations;  0.669847s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (119.0%)

PHY-1001 : Congestion index: top1 = 64.78, top5 = 52.80, top10 = 46.36, top15 = 42.26.
PHY-1001 : End incremental global routing;  0.788006s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (115.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7965 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.174239s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (98.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.069647s wall, 1.187500s user + 0.000000s system = 1.187500s CPU (111.0%)

OPT-1001 : Current memory(MB): used = 420, reserve = 401, peak = 423.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6410/7967.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 536952, over cnt = 1795(5%), over = 7222, worst = 26
PHY-1002 : len = 564496, over cnt = 1227(3%), over = 3674, worst = 16
PHY-1002 : len = 587480, over cnt = 290(0%), over = 673, worst = 13
PHY-1002 : len = 590928, over cnt = 52(0%), over = 123, worst = 7
PHY-1002 : len = 590984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.772122s wall, 1.156250s user + 0.031250s system = 1.187500s CPU (153.8%)

PHY-1001 : Congestion index: top1 = 47.95, top5 = 41.58, top10 = 37.96, top15 = 35.38.
OPT-1001 : End congestion update;  0.892011s wall, 1.265625s user + 0.031250s system = 1.296875s CPU (145.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7965 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.135199s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (92.5%)

OPT-0007 : Start: WNS 999170 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  1.027344s wall, 1.390625s user + 0.031250s system = 1.421875s CPU (138.4%)

OPT-1001 : Current memory(MB): used = 424, reserve = 405, peak = 424.
OPT-1001 : End physical optimization;  2.678161s wall, 3.109375s user + 0.109375s system = 3.218750s CPU (120.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2357 LUT to BLE ...
SYN-4008 : Packed 2357 LUT and 265 SEQ to BLE.
SYN-4003 : Packing 244 remaining SEQ's ...
SYN-4005 : Packed 127 SEQ with LUT/SLICE
SYN-4006 : 1982 single LUT's are left
SYN-4006 : 117 single SEQ's are left
SYN-4011 : Packing model "top_module" (AL_USER_NORMAL) with 2474/5178 primitive instances ...
PHY-3001 : End packing;  0.147179s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (95.5%)

PHY-1001 : Populate physical database on model top_module.
RUN-1001 : There are total 3890 instances
RUN-1001 : 1924 mslices, 1924 lslices, 19 pads, 8 brams, 7 dsps
RUN-1001 : There are total 7721 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 5242 nets have 2 pins
RUN-1001 : 2298 nets have [3 - 5] pins
RUN-1001 : 12 nets have [6 - 10] pins
RUN-1001 : 37 nets have [11 - 20] pins
RUN-1001 : 95 nets have [21 - 99] pins
RUN-1001 : 34 nets have 100+ pins
PHY-3001 : design contains 3888 instances, 3848 slices, 144 macros(2570 instances: 1686 mslices 884 lslices)
PHY-3001 : Cell area utilization is 46%
PHY-3001 : After packing: Len = 300522, Over = 59.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5195/7721.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 580776, over cnt = 442(1%), over = 547, worst = 4
PHY-1002 : len = 580648, over cnt = 280(0%), over = 332, worst = 4
PHY-1002 : len = 582688, over cnt = 116(0%), over = 130, worst = 4
PHY-1002 : len = 583232, over cnt = 67(0%), over = 74, worst = 3
PHY-1002 : len = 583784, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.454175s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (134.2%)

PHY-1001 : Congestion index: top1 = 47.44, top5 = 41.06, top10 = 37.60, top15 = 35.12.
PHY-3001 : End congestion estimation;  0.599947s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (125.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 29606, tnet num: 7719, tinst num: 3888, tnode num: 31186, tedge num: 52741.
TMR-2508 : Levelizing timing graph completed, there are 2705 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7719 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.777546s wall, 0.750000s user + 0.015625s system = 0.765625s CPU (98.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.43227e-05
PHY-3002 : Step(174): len = 280096, overlap = 58.5
PHY-3002 : Step(175): len = 277232, overlap = 63
PHY-3002 : Step(176): len = 271665, overlap = 67.75
PHY-3002 : Step(177): len = 271086, overlap = 69
PHY-3002 : Step(178): len = 269260, overlap = 68.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.86453e-05
PHY-3002 : Step(179): len = 272191, overlap = 64.25
PHY-3002 : Step(180): len = 272914, overlap = 63
PHY-3002 : Step(181): len = 278692, overlap = 57.75
PHY-3002 : Step(182): len = 280332, overlap = 56.25
PHY-3002 : Step(183): len = 280979, overlap = 57.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000177291
PHY-3002 : Step(184): len = 285987, overlap = 51.75
PHY-3002 : Step(185): len = 286843, overlap = 52
PHY-3002 : Step(186): len = 293145, overlap = 48.75
PHY-3002 : Step(187): len = 294443, overlap = 47.75
PHY-3002 : Step(188): len = 296762, overlap = 49
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.444510s wall, 0.343750s user + 0.890625s system = 1.234375s CPU (277.7%)

PHY-3001 : Trial Legalized: Len = 317758
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 44%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 603/7721.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 535552, over cnt = 1151(3%), over = 2307, worst = 8
PHY-1002 : len = 544328, over cnt = 746(2%), over = 1221, worst = 8
PHY-1002 : len = 555368, over cnt = 178(0%), over = 286, worst = 7
PHY-1002 : len = 558160, over cnt = 51(0%), over = 73, worst = 6
PHY-1002 : len = 558912, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.103499s wall, 1.546875s user + 0.109375s system = 1.656250s CPU (150.1%)

PHY-1001 : Congestion index: top1 = 44.85, top5 = 39.38, top10 = 36.26, top15 = 33.92.
PHY-3001 : End congestion estimation;  1.253570s wall, 1.703125s user + 0.109375s system = 1.812500s CPU (144.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7719 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.177111s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (97.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.58627e-05
PHY-3002 : Step(189): len = 303073, overlap = 4.5
PHY-3002 : Step(190): len = 295806, overlap = 10.25
PHY-3002 : Step(191): len = 292989, overlap = 12
PHY-3002 : Step(192): len = 292290, overlap = 12
PHY-3002 : Step(193): len = 292060, overlap = 13
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007172s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 297101, Over = 0
PHY-3001 : Spreading special nets. 15 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.013298s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (117.5%)

PHY-3001 : 18 instances has been re-located, deltaX = 7, deltaY = 11, maxDist = 1.
PHY-3001 : Final: Len = 297427, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 29606, tnet num: 7719, tinst num: 3888, tnode num: 31186, tedge num: 52741.
TMR-2508 : Levelizing timing graph completed, there are 2705 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3082/7721.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 527504, over cnt = 965(2%), over = 1647, worst = 6
PHY-1002 : len = 533248, over cnt = 592(1%), over = 855, worst = 6
PHY-1002 : len = 540992, over cnt = 153(0%), over = 190, worst = 4
PHY-1002 : len = 543064, over cnt = 23(0%), over = 25, worst = 2
PHY-1002 : len = 543352, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.883397s wall, 1.109375s user + 0.015625s system = 1.125000s CPU (127.3%)

PHY-1001 : Congestion index: top1 = 45.67, top5 = 39.10, top10 = 35.73, top15 = 33.57.
PHY-1001 : End incremental global routing;  1.027696s wall, 1.265625s user + 0.015625s system = 1.281250s CPU (124.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7719 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.204571s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (99.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.356247s wall, 1.578125s user + 0.031250s system = 1.609375s CPU (118.7%)

OPT-1001 : Current memory(MB): used = 440, reserve = 424, peak = 445.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6201/7721.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 543352, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.045727s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (102.5%)

PHY-1001 : Congestion index: top1 = 45.67, top5 = 39.10, top10 = 35.73, top15 = 33.57.
OPT-1001 : End congestion update;  0.198849s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (102.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7719 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.130824s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (95.5%)

OPT-0007 : Start: WNS 999045 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.329802s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (99.5%)

OPT-1001 : Current memory(MB): used = 442, reserve = 425, peak = 445.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7719 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.112085s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (97.6%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6201/7721.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 543352, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.055055s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (113.5%)

PHY-1001 : Congestion index: top1 = 45.67, top5 = 39.10, top10 = 35.73, top15 = 33.57.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7719 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.118820s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (92.1%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 999045 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 45.172414
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  2.792696s wall, 3.000000s user + 0.031250s system = 3.031250s CPU (108.5%)

RUN-1003 : finish command "place" in  16.976452s wall, 32.328125s user + 6.375000s system = 38.703125s CPU (228.0%)

RUN-1004 : used memory is 433 MB, reserved memory is 416 MB, peak memory is 445 MB
RUN-1002 : start command "export_db fpga_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db fpga_place.db" in  1.321588s wall, 2.187500s user + 0.000000s system = 2.187500s CPU (165.5%)

RUN-1004 : used memory is 433 MB, reserved memory is 416 MB, peak memory is 490 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/work/anlogic/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3890 instances
RUN-1001 : 1924 mslices, 1924 lslices, 19 pads, 8 brams, 7 dsps
RUN-1001 : There are total 7721 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 5242 nets have 2 pins
RUN-1001 : 2298 nets have [3 - 5] pins
RUN-1001 : 12 nets have [6 - 10] pins
RUN-1001 : 37 nets have [11 - 20] pins
RUN-1001 : 95 nets have [21 - 99] pins
RUN-1001 : 34 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 29606, tnet num: 7719, tinst num: 3888, tnode num: 31186, tedge num: 52741.
TMR-2508 : Levelizing timing graph completed, there are 2705 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 1924 mslices, 1924 lslices, 19 pads, 8 brams, 7 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7719 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 508512, over cnt = 1165(3%), over = 2428, worst = 10
PHY-1002 : len = 519192, over cnt = 741(2%), over = 1240, worst = 8
PHY-1002 : len = 525832, over cnt = 429(1%), over = 690, worst = 8
PHY-1002 : len = 534464, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.027719s wall, 1.390625s user + 0.015625s system = 1.406250s CPU (136.8%)

PHY-1001 : Congestion index: top1 = 45.52, top5 = 38.64, top10 = 35.41, top15 = 33.18.
PHY-1001 : End global routing;  1.172837s wall, 1.531250s user + 0.015625s system = 1.546875s CPU (131.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 464, reserve = 448, peak = 490.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ad1_clk_syn_7 will be merged with clock ad1_clk_dup_1
PHY-1001 : net clk_30m will be routed on clock mesh
PHY-1001 : net fx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : net ad_delay/clk_20b will be routed on clock mesh
PHY-1001 : clock net csget/mcu_write_start_n_syn_2 will be merged with clock csget/mcu_write_start_n
PHY-1001 : net f_div/clk will be routed on clock mesh
PHY-1001 : clock net f_div2/clk_syn_4 will be merged with clock f_div2/clk
PHY-1001 : net f_m/clk_fs will be routed on clock mesh
PHY-1001 : net fifo/fifo_generator_0_u/clkr will be routed on clock mesh
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 713, reserve = 699, peak = 713.
PHY-1001 : End build detailed router design. 3.505432s wall, 3.296875s user + 0.171875s system = 3.468750s CPU (99.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 33512, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 2.363173s wall, 2.343750s user + 0.000000s system = 2.343750s CPU (99.2%)

PHY-1001 : Current memory(MB): used = 746, reserve = 733, peak = 746.
PHY-1001 : End phase 1; 2.368071s wall, 2.343750s user + 0.000000s system = 2.343750s CPU (99.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 68% nets.
PHY-1022 : len = 1.77094e+06, over cnt = 645(0%), over = 648, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 753, reserve = 739, peak = 753.
PHY-1001 : End initial routed; 24.534699s wall, 31.171875s user + 0.234375s system = 31.406250s CPU (128.0%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5271(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.693    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.937892s wall, 0.937500s user + 0.000000s system = 0.937500s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 759, reserve = 747, peak = 759.
PHY-1001 : End phase 2; 25.472661s wall, 32.109375s user + 0.234375s system = 32.343750s CPU (127.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 1.77094e+06, over cnt = 645(0%), over = 648, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.023688s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (131.9%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.72798e+06, over cnt = 154(0%), over = 154, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 4.693572s wall, 4.843750s user + 0.000000s system = 4.843750s CPU (103.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.71868e+06, over cnt = 25(0%), over = 25, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 1.264349s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (102.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.7174e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.360477s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (95.4%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.7174e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.074764s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (104.5%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5271(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.693    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.902575s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (100.4%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for ad_delay/instance_name_my/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for pll_clk/pll_inst.fbclk[0]
PHY-1001 : 166 feed throughs used by 52 nets
PHY-1001 : End commit to database; 1.152173s wall, 1.109375s user + 0.015625s system = 1.125000s CPU (97.6%)

PHY-1001 : Current memory(MB): used = 805, reserve = 794, peak = 805.
PHY-1001 : End phase 3; 8.637266s wall, 8.765625s user + 0.015625s system = 8.781250s CPU (101.7%)

PHY-1003 : Routed, final wirelength = 1.7174e+06
PHY-1001 : Current memory(MB): used = 807, reserve = 796, peak = 807.
PHY-1001 : End export database. 0.022490s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (139.0%)

PHY-1001 : End detail routing;  40.241921s wall, 46.781250s user + 0.421875s system = 47.203125s CPU (117.3%)

RUN-1003 : finish command "route" in  42.229689s wall, 49.109375s user + 0.437500s system = 49.546875s CPU (117.3%)

RUN-1004 : used memory is 760 MB, reserved memory is 748 MB, peak memory is 807 MB
RUN-1002 : start command "report_area -io_info -file fpga_phy.area"
RUN-1001 : standard
***Report Model: top_module Device: EG4X20BG256***

IO Statistics
#IO                        29
  #input                   17
  #output                  12
  #inout                    0

Utilization Statistics
#lut                     7497   out of  19600   38.25%
#reg                      587   out of  19600    2.99%
#le                      7614
  #lut only              7027   out of   7614   92.29%
  #reg only               117   out of   7614    1.54%
  #lut&reg                470   out of   7614    6.17%
#dsp                        7   out of     29   24.14%
#bram                       8   out of     64   12.50%
  #bram9k                   8
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       19   out of    188   10.11%
  #ireg                    10
  #oreg                     1
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet                        Type               DriverType         Driver                                      Fanout
#1        f_m/clk_fs                      GCLK               pll                pll_clk/pll_inst.clkc1                      130
#2        fifo/fifo_generator_0_u/clkr    GCLK               pll                pll_clk/pll_inst.clkc0                      89
#3        ad1_clk_dup_1                   GCLK               lslice             ad1_clk_syn_14.f1                           55
#4        csget/mcu_write_start_n         GCLK               lslice             spi_slave/tx_flag_n_syn_22.f1               55
#5        fx_clk_dup_1                    GCLK               io                 fx_clk_syn_2.di                             52
#6        ad_delay/clk_20b                GCLK               pll                ad_delay/instance_name_my/pll_inst.clkc2    22
#7        f_div/clk                       GCLK               pll                pll_clk/pll_inst.clkc2                      3
#8        f_div2/clk                      GCLK               lslice             f_m/data_fx_b1_n4108_syn_151.q0             3
#9        sys_clk_dup_1                   GeneralRouting     io                 sys_clk_syn_2.di                            1
#10       clk_30m                         GCLK               pll                pll_clk/pll_inst.clkc3                      0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ad0_data[7]      INPUT         C7        LVCMOS25          N/A           N/A        IREG    
  ad0_data[6]      INPUT        M16        LVCMOS25          N/A           N/A        IREG    
  ad0_data[5]      INPUT         P6        LVCMOS25          N/A           N/A        IREG    
  ad0_data[4]      INPUT         K3        LVCMOS25          N/A           N/A        IREG    
  ad0_data[3]      INPUT         D8        LVCMOS25          N/A           N/A        IREG    
  ad0_data[2]      INPUT        M15        LVCMOS25          N/A           N/A        IREG    
  ad0_data[1]      INPUT         L4        LVCMOS25          N/A           N/A        IREG    
  ad0_data[0]      INPUT         M7        LVCMOS25          N/A           N/A        IREG    
    cs_n_i         INPUT        T14        LVCMOS25          N/A           N/A        IREG    
  fifo_rst_n       INPUT        B10        LVCMOS25          N/A           N/A        NONE    
    fx_clk         INPUT        E10        LVCMOS25          N/A           N/A        NONE    
    sclk_i         INPUT        M14        LVCMOS25          N/A           N/A        IREG    
      sel          INPUT         C1        LVCMOS25          N/A           N/A        NONE    
     sel1          INPUT         B8        LVCMOS25          N/A           N/A        NONE    
    sys_clk        INPUT        J12        LVCMOS25          N/A           N/A        NONE    
   sys_rst_n       INPUT        D11        LVCMOS25          N/A           N/A        NONE    
    ad0_clk       OUTPUT        B16        LVCMOS25           8            N/A        NONE    
    ad1_clk       OUTPUT         D5        LVCMOS25           8            N/A        NONE    
    miso_o        OUTPUT        F16        LVCMOS25           8            N/A        OREG    

Report Hierarchy Area:
+-----------------------------------------------------------------------------------------------------------------------+
|Instance                  |Module                                 |le     |lut     |ripple  |seq     |bram    |dsp     |
+-----------------------------------------------------------------------------------------------------------------------+
|top                       |top_module                             |7614   |4927    |2570    |598     |8       |7       |
|  ad_delay                |ad_delay_module                        |56     |37      |19      |37      |0       |0       |
|    instance_name_my      |clk_wiz_1                              |2      |2       |0       |1       |0       |0       |
|  adget                   |ADC_get_module                         |4      |4       |0       |4       |0       |0       |
|  csget                   |detect_module                          |0      |0       |0       |0       |0       |0       |
|  f_div                   |f_div10_module                         |4      |4       |0       |4       |0       |0       |
|  f_div2                  |f_div10_module                         |4      |4       |0       |4       |0       |0       |
|  f_m                     |f_measure_module                       |6570   |4318    |2184    |301     |0       |7       |
|  fifo                    |fifo_module                            |204    |123     |32      |164     |8       |0       |
|    fifo_generator_0_u    |FIFO                                   |148    |83      |32      |108     |8       |0       |
|      ram_inst            |ram_infer_FIFO                         |0      |0       |0       |0       |8       |0       |
|      rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_FIFO |36     |18      |0       |36      |0       |0       |
|      wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_FIFO |41     |29      |0       |41      |0       |0       |
|  mux                     |mux2_module                            |58     |52      |6       |50      |0       |0       |
|  pll_clk                 |clk_wizz_0                             |0      |0       |0       |0       |0       |0       |
|  spi_slave               |SPI_slave_module                       |70     |62      |8       |23      |0       |0       |
+-----------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5221  
    #2          2       127   
    #3          3       2086  
    #4          4        83   
    #5        5-10       15   
    #6        11-50      71   
    #7       51-100      55   
    #8       101-500     29   
  Average     2.79            

RUN-1002 : start command "export_db fpga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db fpga_pr.db" in  1.489141s wall, 2.359375s user + 0.000000s system = 2.359375s CPU (158.4%)

RUN-1004 : used memory is 762 MB, reserved memory is 750 MB, peak memory is 817 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 29606, tnet num: 7719, tinst num: 3888, tnode num: 31186, tedge num: 52741.
TMR-2508 : Levelizing timing graph completed, there are 2705 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file fpga_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 7719 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 10 (10 unconstrainted).
TMR-5009 WARNING: No clock constraint on 10 clock net(s): 
		ad1_clk_syn_7
		ad_delay/clk_20b
		clk_30m
		csget/mcu_write_start_n_syn_2
		f_div/clk
		f_div2/clk_syn_4
		f_m/clk_fs
		fifo/fifo_generator_0_u/clkr
		fx_clk_dup_1
		sys_clk_dup_1
USR-6122 CRITICAL-WARNING: No clock constraint on PLL ad_delay/instance_name_my/pll_inst
USR-6122 CRITICAL-WARNING: No clock constraint on PLL pll_clk/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in fpga_phy.timing, timing summary in fpga_phy.tsm.
RUN-1002 : start command "export_bid fpga_inst.bid"
PRG-1000 : <!-- HMAC is: ef315f98ae90e2a17bd4fa3033ebea0792a1a1b2a7bd7db27ca41deb477607e7 -->
RUN-1002 : start command "bitgen -bit fpga.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3888
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 7721, pip num: 86838
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 166
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3051 valid insts, and 273117 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110011100000000000000000
BIT-1004 : PLL setting string = 0011
BIT-1004 : Generate bits file fpga.bit.
RUN-1003 : finish command "bitgen -bit fpga.bit" in  8.565989s wall, 109.187500s user + 0.125000s system = 109.312500s CPU (1276.1%)

RUN-1004 : used memory is 802 MB, reserved memory is 806 MB, peak memory is 975 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240705_151244.log"
