// Seed: 309271948
`timescale 1ps / 1ps
module module_0 (
    output reg id_0,
    input id_1,
    input id_2,
    input id_3,
    input id_4,
    input id_5,
    input logic id_6,
    output logic id_7
);
  logic id_8;
  logic id_9;
  assign id_9 = 1;
  always @(posedge 1 or posedge !id_1) begin
    id_8 = id_8;
    id_0 <= id_2;
  end
endmodule
