{
  "module_name": "mpi2_ioc.h",
  "hash_id": "3aeb3aca14bef6990102d0c4e9c834ef063886f5ce82a9166d8c50ce5d257737",
  "original_prompt": "Ingested from linux-6.6.14/drivers/scsi/mpt3sas/mpi/mpi2_ioc.h",
  "human_readable_source": " \n \n\n#ifndef MPI2_IOC_H\n#define MPI2_IOC_H\n\n \n\n \n\n \ntypedef struct _MPI2_IOC_INIT_REQUEST {\n\tU8 WhoInit;\t\t \n\tU8 Reserved1;\t\t \n\tU8 ChainOffset;\t\t \n\tU8 Function;\t\t \n\tU16 Reserved2;\t\t \n\tU8 Reserved3;\t\t \n\tU8 MsgFlags;\t\t \n\tU8 VP_ID;\t\t \n\tU8 VF_ID;\t\t \n\tU16 Reserved4;\t\t \n\tU16 MsgVersion;\t\t \n\tU16 HeaderVersion;\t \n\tU32 Reserved5;\t\t \n\tU16 ConfigurationFlags;\t \n\tU8 HostPageSize;\t \n\tU8 HostMSIxVectors;\t \n\tU16 Reserved8;\t\t \n\tU16 SystemRequestFrameSize;\t \n\tU16 ReplyDescriptorPostQueueDepth;\t \n\tU16 ReplyFreeQueueDepth;\t \n\tU32 SenseBufferAddressHigh;\t \n\tU32 SystemReplyAddressHigh;\t \n\tU64 SystemRequestFrameBaseAddress;\t \n\tU64 ReplyDescriptorPostQueueAddress;\t \n\tU64 ReplyFreeQueueAddress;\t \n\tU64 TimeStamp;\t\t \n} MPI2_IOC_INIT_REQUEST, *PTR_MPI2_IOC_INIT_REQUEST,\n\tMpi2IOCInitRequest_t, *pMpi2IOCInitRequest_t;\n\n \n#define MPI2_WHOINIT_NOT_INITIALIZED            (0x00)\n#define MPI2_WHOINIT_SYSTEM_BIOS                (0x01)\n#define MPI2_WHOINIT_ROM_BIOS                   (0x02)\n#define MPI2_WHOINIT_PCI_PEER                   (0x03)\n#define MPI2_WHOINIT_HOST_DRIVER                (0x04)\n#define MPI2_WHOINIT_MANUFACTURER               (0x05)\n\n \n#define MPI2_IOCINIT_MSGFLAG_RDPQ_ARRAY_MODE    (0x01)\n\n\n \n#define MPI2_IOCINIT_MSGVERSION_MAJOR_MASK      (0xFF00)\n#define MPI2_IOCINIT_MSGVERSION_MAJOR_SHIFT     (8)\n#define MPI2_IOCINIT_MSGVERSION_MINOR_MASK      (0x00FF)\n#define MPI2_IOCINIT_MSGVERSION_MINOR_SHIFT     (0)\n\n \n#define MPI2_IOCINIT_HDRVERSION_UNIT_MASK       (0xFF00)\n#define MPI2_IOCINIT_HDRVERSION_UNIT_SHIFT      (8)\n#define MPI2_IOCINIT_HDRVERSION_DEV_MASK        (0x00FF)\n#define MPI2_IOCINIT_HDRVERSION_DEV_SHIFT       (0)\n\n \n#define MPI26_IOCINIT_CFGFLAGS_NVME_SGL_FORMAT  (0x0001)\n#define MPI26_IOCINIT_CFGFLAGS_COREDUMP_ENABLE  (0x0002)\n\n \n#define MPI2_RDPQ_DEPTH_MIN                     (16)\n\n \ntypedef struct _MPI2_IOC_INIT_RDPQ_ARRAY_ENTRY {\n\tU64                 RDPQBaseAddress;                     \n\tU32                 Reserved1;                           \n\tU32                 Reserved2;                           \n} MPI2_IOC_INIT_RDPQ_ARRAY_ENTRY,\n*PTR_MPI2_IOC_INIT_RDPQ_ARRAY_ENTRY,\nMpi2IOCInitRDPQArrayEntry, *pMpi2IOCInitRDPQArrayEntry;\n\n\n \ntypedef struct _MPI2_IOC_INIT_REPLY {\n\tU8 WhoInit;\t\t \n\tU8 Reserved1;\t\t \n\tU8 MsgLength;\t\t \n\tU8 Function;\t\t \n\tU16 Reserved2;\t\t \n\tU8 Reserved3;\t\t \n\tU8 MsgFlags;\t\t \n\tU8 VP_ID;\t\t \n\tU8 VF_ID;\t\t \n\tU16 Reserved4;\t\t \n\tU16 Reserved5;\t\t \n\tU16 IOCStatus;\t\t \n\tU32 IOCLogInfo;\t\t \n} MPI2_IOC_INIT_REPLY, *PTR_MPI2_IOC_INIT_REPLY,\n\tMpi2IOCInitReply_t, *pMpi2IOCInitReply_t;\n\n \n\n \ntypedef struct _MPI2_IOC_FACTS_REQUEST {\n\tU16 Reserved1;\t\t \n\tU8 ChainOffset;\t\t \n\tU8 Function;\t\t \n\tU16 Reserved2;\t\t \n\tU8 Reserved3;\t\t \n\tU8 MsgFlags;\t\t \n\tU8 VP_ID;\t\t \n\tU8 VF_ID;\t\t \n\tU16 Reserved4;\t\t \n} MPI2_IOC_FACTS_REQUEST, *PTR_MPI2_IOC_FACTS_REQUEST,\n\tMpi2IOCFactsRequest_t, *pMpi2IOCFactsRequest_t;\n\n \ntypedef struct _MPI2_IOC_FACTS_REPLY {\n\tU16 MsgVersion;\t\t \n\tU8 MsgLength;\t\t \n\tU8 Function;\t\t \n\tU16 HeaderVersion;\t \n\tU8 IOCNumber;\t\t \n\tU8 MsgFlags;\t\t \n\tU8 VP_ID;\t\t \n\tU8 VF_ID;\t\t \n\tU16 Reserved1;\t\t \n\tU16 IOCExceptions;\t \n\tU16 IOCStatus;\t\t \n\tU32 IOCLogInfo;\t\t \n\tU8 MaxChainDepth;\t \n\tU8 WhoInit;\t\t \n\tU8 NumberOfPorts;\t \n\tU8 MaxMSIxVectors;\t \n\tU16 RequestCredit;\t \n\tU16 ProductID;\t\t \n\tU32 IOCCapabilities;\t \n\tMPI2_VERSION_UNION FWVersion;\t \n\tU16 IOCRequestFrameSize;\t \n\tU16 IOCMaxChainSegmentSize;\t \n\tU16 MaxInitiators;\t \n\tU16 MaxTargets;\t\t \n\tU16 MaxSasExpanders;\t \n\tU16 MaxEnclosures;\t \n\tU16 ProtocolFlags;\t \n\tU16 HighPriorityCredit;\t \n\tU16 MaxReplyDescriptorPostQueueDepth;\t \n\tU8 ReplyFrameSize;\t \n\tU8 MaxVolumes;\t\t \n\tU16 MaxDevHandle;\t \n\tU16 MaxPersistentEntries;\t \n\tU16 MinDevHandle;\t \n\tU8 CurrentHostPageSize;\t \n\tU8 Reserved4;\t\t \n\tU8 SGEModifierMask;\t \n\tU8 SGEModifierValue;\t \n\tU8 SGEModifierShift;\t \n\tU8 Reserved5;\t\t \n} MPI2_IOC_FACTS_REPLY, *PTR_MPI2_IOC_FACTS_REPLY,\n\tMpi2IOCFactsReply_t, *pMpi2IOCFactsReply_t;\n\n \n#define MPI2_IOCFACTS_MSGVERSION_MAJOR_MASK             (0xFF00)\n#define MPI2_IOCFACTS_MSGVERSION_MAJOR_SHIFT            (8)\n#define MPI2_IOCFACTS_MSGVERSION_MINOR_MASK             (0x00FF)\n#define MPI2_IOCFACTS_MSGVERSION_MINOR_SHIFT            (0)\n\n \n#define MPI2_IOCFACTS_HDRVERSION_UNIT_MASK              (0xFF00)\n#define MPI2_IOCFACTS_HDRVERSION_UNIT_SHIFT             (8)\n#define MPI2_IOCFACTS_HDRVERSION_DEV_MASK               (0x00FF)\n#define MPI2_IOCFACTS_HDRVERSION_DEV_SHIFT              (0)\n\n \n#define MPI2_IOCFACTS_EXCEPT_PCIE_DISABLED              (0x0400)\n#define MPI2_IOCFACTS_EXCEPT_PARTIAL_MEMORY_FAILURE     (0x0200)\n#define MPI2_IOCFACTS_EXCEPT_IR_FOREIGN_CONFIG_MAX      (0x0100)\n\n#define MPI2_IOCFACTS_EXCEPT_BOOTSTAT_MASK              (0x00E0)\n#define MPI2_IOCFACTS_EXCEPT_BOOTSTAT_GOOD              (0x0000)\n#define MPI2_IOCFACTS_EXCEPT_BOOTSTAT_BACKUP            (0x0020)\n#define MPI2_IOCFACTS_EXCEPT_BOOTSTAT_RESTORED          (0x0040)\n#define MPI2_IOCFACTS_EXCEPT_BOOTSTAT_CORRUPT_BACKUP    (0x0060)\n\n#define MPI2_IOCFACTS_EXCEPT_METADATA_UNSUPPORTED       (0x0010)\n#define MPI2_IOCFACTS_EXCEPT_MANUFACT_CHECKSUM_FAIL     (0x0008)\n#define MPI2_IOCFACTS_EXCEPT_FW_CHECKSUM_FAIL           (0x0004)\n#define MPI2_IOCFACTS_EXCEPT_RAID_CONFIG_INVALID        (0x0002)\n#define MPI2_IOCFACTS_EXCEPT_CONFIG_CHECKSUM_FAIL       (0x0001)\n\n \n\n \n\n \n#define MPI26_IOCFACTS_CAPABILITY_COREDUMP_ENABLED      (0x00200000)\n#define MPI26_IOCFACTS_CAPABILITY_PCIE_SRIOV            (0x00100000)\n#define MPI26_IOCFACTS_CAPABILITY_ATOMIC_REQ            (0x00080000)\n#define MPI2_IOCFACTS_CAPABILITY_RDPQ_ARRAY_CAPABLE     (0x00040000)\n#define MPI25_IOCFACTS_CAPABILITY_FAST_PATH_CAPABLE     (0x00020000)\n#define MPI2_IOCFACTS_CAPABILITY_HOST_BASED_DISCOVERY   (0x00010000)\n#define MPI2_IOCFACTS_CAPABILITY_MSI_X_INDEX            (0x00008000)\n#define MPI2_IOCFACTS_CAPABILITY_RAID_ACCELERATOR       (0x00004000)\n#define MPI2_IOCFACTS_CAPABILITY_EVENT_REPLAY           (0x00002000)\n#define MPI2_IOCFACTS_CAPABILITY_INTEGRATED_RAID        (0x00001000)\n#define MPI2_IOCFACTS_CAPABILITY_TLR                    (0x00000800)\n#define MPI2_IOCFACTS_CAPABILITY_MULTICAST              (0x00000100)\n#define MPI2_IOCFACTS_CAPABILITY_BIDIRECTIONAL_TARGET   (0x00000080)\n#define MPI2_IOCFACTS_CAPABILITY_EEDP                   (0x00000040)\n#define MPI2_IOCFACTS_CAPABILITY_EXTENDED_BUFFER        (0x00000020)\n#define MPI2_IOCFACTS_CAPABILITY_SNAPSHOT_BUFFER        (0x00000010)\n#define MPI2_IOCFACTS_CAPABILITY_DIAG_TRACE_BUFFER      (0x00000008)\n#define MPI2_IOCFACTS_CAPABILITY_TASK_SET_FULL_HANDLING (0x00000004)\n\n \n#define MPI2_IOCFACTS_PROTOCOL_NVME_DEVICES             (0x0008)\n#define MPI2_IOCFACTS_PROTOCOL_SCSI_INITIATOR           (0x0002)\n#define MPI2_IOCFACTS_PROTOCOL_SCSI_TARGET              (0x0001)\n\n \n\n \ntypedef struct _MPI2_PORT_FACTS_REQUEST {\n\tU16 Reserved1;\t\t \n\tU8 ChainOffset;\t\t \n\tU8 Function;\t\t \n\tU16 Reserved2;\t\t \n\tU8 PortNumber;\t\t \n\tU8 MsgFlags;\t\t \n\tU8 VP_ID;\t\t \n\tU8 VF_ID;\t\t \n\tU16 Reserved3;\t\t \n} MPI2_PORT_FACTS_REQUEST, *PTR_MPI2_PORT_FACTS_REQUEST,\n\tMpi2PortFactsRequest_t, *pMpi2PortFactsRequest_t;\n\n \ntypedef struct _MPI2_PORT_FACTS_REPLY {\n\tU16 Reserved1;\t\t \n\tU8 MsgLength;\t\t \n\tU8 Function;\t\t \n\tU16 Reserved2;\t\t \n\tU8 PortNumber;\t\t \n\tU8 MsgFlags;\t\t \n\tU8 VP_ID;\t\t \n\tU8 VF_ID;\t\t \n\tU16 Reserved3;\t\t \n\tU16 Reserved4;\t\t \n\tU16 IOCStatus;\t\t \n\tU32 IOCLogInfo;\t\t \n\tU8 Reserved5;\t\t \n\tU8 PortType;\t\t \n\tU16 Reserved6;\t\t \n\tU16 MaxPostedCmdBuffers;\t \n\tU16 Reserved7;\t\t \n} MPI2_PORT_FACTS_REPLY, *PTR_MPI2_PORT_FACTS_REPLY,\n\tMpi2PortFactsReply_t, *pMpi2PortFactsReply_t;\n\n \n#define MPI2_PORTFACTS_PORTTYPE_INACTIVE            (0x00)\n#define MPI2_PORTFACTS_PORTTYPE_FC                  (0x10)\n#define MPI2_PORTFACTS_PORTTYPE_ISCSI               (0x20)\n#define MPI2_PORTFACTS_PORTTYPE_SAS_PHYSICAL        (0x30)\n#define MPI2_PORTFACTS_PORTTYPE_SAS_VIRTUAL         (0x31)\n#define MPI2_PORTFACTS_PORTTYPE_TRI_MODE            (0x40)\n\n\n \n\n \ntypedef struct _MPI2_PORT_ENABLE_REQUEST {\n\tU16 Reserved1;\t\t \n\tU8 ChainOffset;\t\t \n\tU8 Function;\t\t \n\tU8 Reserved2;\t\t \n\tU8 PortFlags;\t\t \n\tU8 Reserved3;\t\t \n\tU8 MsgFlags;\t\t \n\tU8 VP_ID;\t\t \n\tU8 VF_ID;\t\t \n\tU16 Reserved4;\t\t \n} MPI2_PORT_ENABLE_REQUEST, *PTR_MPI2_PORT_ENABLE_REQUEST,\n\tMpi2PortEnableRequest_t, *pMpi2PortEnableRequest_t;\n\n \ntypedef struct _MPI2_PORT_ENABLE_REPLY {\n\tU16 Reserved1;\t\t \n\tU8 MsgLength;\t\t \n\tU8 Function;\t\t \n\tU8 Reserved2;\t\t \n\tU8 PortFlags;\t\t \n\tU8 Reserved3;\t\t \n\tU8 MsgFlags;\t\t \n\tU8 VP_ID;\t\t \n\tU8 VF_ID;\t\t \n\tU16 Reserved4;\t\t \n\tU16 Reserved5;\t\t \n\tU16 IOCStatus;\t\t \n\tU32 IOCLogInfo;\t\t \n} MPI2_PORT_ENABLE_REPLY, *PTR_MPI2_PORT_ENABLE_REPLY,\n\tMpi2PortEnableReply_t, *pMpi2PortEnableReply_t;\n\n \n\n \n#define MPI2_EVENT_NOTIFY_EVENTMASK_WORDS           (4)\n\ntypedef struct _MPI2_EVENT_NOTIFICATION_REQUEST {\n\tU16 Reserved1;\t\t \n\tU8 ChainOffset;\t\t \n\tU8 Function;\t\t \n\tU16 Reserved2;\t\t \n\tU8 Reserved3;\t\t \n\tU8 MsgFlags;\t\t \n\tU8 VP_ID;\t\t \n\tU8 VF_ID;\t\t \n\tU16 Reserved4;\t\t \n\tU32 Reserved5;\t\t \n\tU32 Reserved6;\t\t \n\tU32 EventMasks[MPI2_EVENT_NOTIFY_EVENTMASK_WORDS];\t \n\tU16 SASBroadcastPrimitiveMasks;\t \n\tU16 SASNotifyPrimitiveMasks;\t \n\tU32 Reserved8;\t\t \n} MPI2_EVENT_NOTIFICATION_REQUEST,\n\t*PTR_MPI2_EVENT_NOTIFICATION_REQUEST,\n\tMpi2EventNotificationRequest_t,\n\t*pMpi2EventNotificationRequest_t;\n\n \ntypedef struct _MPI2_EVENT_NOTIFICATION_REPLY {\n\tU16 EventDataLength;\t \n\tU8 MsgLength;\t\t \n\tU8 Function;\t\t \n\tU16 Reserved1;\t\t \n\tU8 AckRequired;\t\t \n\tU8 MsgFlags;\t\t \n\tU8 VP_ID;\t\t \n\tU8 VF_ID;\t\t \n\tU16 Reserved2;\t\t \n\tU16 Reserved3;\t\t \n\tU16 IOCStatus;\t\t \n\tU32 IOCLogInfo;\t\t \n\tU16 Event;\t\t \n\tU16 Reserved4;\t\t \n\tU32 EventContext;\t \n\tU32 EventData[];\t \n} MPI2_EVENT_NOTIFICATION_REPLY, *PTR_MPI2_EVENT_NOTIFICATION_REPLY,\n\tMpi2EventNotificationReply_t,\n\t*pMpi2EventNotificationReply_t;\n\n \n#define MPI2_EVENT_NOTIFICATION_ACK_NOT_REQUIRED    (0x00)\n#define MPI2_EVENT_NOTIFICATION_ACK_REQUIRED        (0x01)\n\n \n#define MPI2_EVENT_LOG_DATA                         (0x0001)\n#define MPI2_EVENT_STATE_CHANGE                     (0x0002)\n#define MPI2_EVENT_HARD_RESET_RECEIVED              (0x0005)\n#define MPI2_EVENT_EVENT_CHANGE                     (0x000A)\n#define MPI2_EVENT_TASK_SET_FULL                    (0x000E)\t \n#define MPI2_EVENT_SAS_DEVICE_STATUS_CHANGE         (0x000F)\n#define MPI2_EVENT_IR_OPERATION_STATUS              (0x0014)\n#define MPI2_EVENT_SAS_DISCOVERY                    (0x0016)\n#define MPI2_EVENT_SAS_BROADCAST_PRIMITIVE          (0x0017)\n#define MPI2_EVENT_SAS_INIT_DEVICE_STATUS_CHANGE    (0x0018)\n#define MPI2_EVENT_SAS_INIT_TABLE_OVERFLOW          (0x0019)\n#define MPI2_EVENT_SAS_TOPOLOGY_CHANGE_LIST         (0x001C)\n#define MPI2_EVENT_SAS_ENCL_DEVICE_STATUS_CHANGE    (0x001D)\n#define MPI2_EVENT_ENCL_DEVICE_STATUS_CHANGE        (0x001D)\n#define MPI2_EVENT_IR_VOLUME                        (0x001E)\n#define MPI2_EVENT_IR_PHYSICAL_DISK                 (0x001F)\n#define MPI2_EVENT_IR_CONFIGURATION_CHANGE_LIST     (0x0020)\n#define MPI2_EVENT_LOG_ENTRY_ADDED                  (0x0021)\n#define MPI2_EVENT_SAS_PHY_COUNTER                  (0x0022)\n#define MPI2_EVENT_GPIO_INTERRUPT                   (0x0023)\n#define MPI2_EVENT_HOST_BASED_DISCOVERY_PHY         (0x0024)\n#define MPI2_EVENT_SAS_QUIESCE                      (0x0025)\n#define MPI2_EVENT_SAS_NOTIFY_PRIMITIVE             (0x0026)\n#define MPI2_EVENT_TEMP_THRESHOLD                   (0x0027)\n#define MPI2_EVENT_HOST_MESSAGE                     (0x0028)\n#define MPI2_EVENT_POWER_PERFORMANCE_CHANGE         (0x0029)\n#define MPI2_EVENT_PCIE_DEVICE_STATUS_CHANGE        (0x0030)\n#define MPI2_EVENT_PCIE_ENUMERATION                 (0x0031)\n#define MPI2_EVENT_PCIE_TOPOLOGY_CHANGE_LIST        (0x0032)\n#define MPI2_EVENT_PCIE_LINK_COUNTER                (0x0033)\n#define MPI2_EVENT_ACTIVE_CABLE_EXCEPTION           (0x0034)\n#define MPI2_EVENT_SAS_DEVICE_DISCOVERY_ERROR       (0x0035)\n#define MPI2_EVENT_MIN_PRODUCT_SPECIFIC             (0x006E)\n#define MPI2_EVENT_MAX_PRODUCT_SPECIFIC             (0x007F)\n\n \n\n \n#define MPI2_EVENT_DATA_LOG_DATA_LENGTH             (0x1C)\n\ntypedef struct _MPI2_EVENT_DATA_LOG_ENTRY_ADDED {\n\tU64 TimeStamp;\t\t \n\tU32 Reserved1;\t\t \n\tU16 LogSequence;\t \n\tU16 LogEntryQualifier;\t \n\tU8 VP_ID;\t\t \n\tU8 VF_ID;\t\t \n\tU16 Reserved2;\t\t \n\tU8 LogData[MPI2_EVENT_DATA_LOG_DATA_LENGTH];\t \n} MPI2_EVENT_DATA_LOG_ENTRY_ADDED,\n\t*PTR_MPI2_EVENT_DATA_LOG_ENTRY_ADDED,\n\tMpi2EventDataLogEntryAdded_t,\n\t*pMpi2EventDataLogEntryAdded_t;\n\n \n\ntypedef struct _MPI2_EVENT_DATA_GPIO_INTERRUPT {\n\tU8 GPIONum;\t\t \n\tU8 Reserved1;\t\t \n\tU16 Reserved2;\t\t \n} MPI2_EVENT_DATA_GPIO_INTERRUPT,\n\t*PTR_MPI2_EVENT_DATA_GPIO_INTERRUPT,\n\tMpi2EventDataGpioInterrupt_t,\n\t*pMpi2EventDataGpioInterrupt_t;\n\n \n\ntypedef struct _MPI2_EVENT_DATA_TEMPERATURE {\n\tU16 Status;\t\t \n\tU8 SensorNum;\t\t \n\tU8 Reserved1;\t\t \n\tU16 CurrentTemperature;\t \n\tU16 Reserved2;\t\t \n\tU32 Reserved3;\t\t \n\tU32 Reserved4;\t\t \n} MPI2_EVENT_DATA_TEMPERATURE,\n\t*PTR_MPI2_EVENT_DATA_TEMPERATURE,\n\tMpi2EventDataTemperature_t, *pMpi2EventDataTemperature_t;\n\n \n#define MPI2_EVENT_TEMPERATURE3_EXCEEDED            (0x0008)\n#define MPI2_EVENT_TEMPERATURE2_EXCEEDED            (0x0004)\n#define MPI2_EVENT_TEMPERATURE1_EXCEEDED            (0x0002)\n#define MPI2_EVENT_TEMPERATURE0_EXCEEDED            (0x0001)\n\n \n\ntypedef struct _MPI2_EVENT_DATA_HOST_MESSAGE {\n\tU8 SourceVF_ID;\t\t \n\tU8 Reserved1;\t\t \n\tU16 Reserved2;\t\t \n\tU32 Reserved3;\t\t \n\tU32 HostData[];\t\t \n} MPI2_EVENT_DATA_HOST_MESSAGE, *PTR_MPI2_EVENT_DATA_HOST_MESSAGE,\n\tMpi2EventDataHostMessage_t, *pMpi2EventDataHostMessage_t;\n\n \n\ntypedef struct _MPI2_EVENT_DATA_POWER_PERF_CHANGE {\n\tU8 CurrentPowerMode;\t \n\tU8 PreviousPowerMode;\t \n\tU16 Reserved1;\t\t \n} MPI2_EVENT_DATA_POWER_PERF_CHANGE,\n\t*PTR_MPI2_EVENT_DATA_POWER_PERF_CHANGE,\n\tMpi2EventDataPowerPerfChange_t,\n\t*pMpi2EventDataPowerPerfChange_t;\n\n \n#define MPI2_EVENT_PM_INIT_MASK              (0xC0)\n#define MPI2_EVENT_PM_INIT_UNAVAILABLE       (0x00)\n#define MPI2_EVENT_PM_INIT_HOST              (0x40)\n#define MPI2_EVENT_PM_INIT_IO_UNIT           (0x80)\n#define MPI2_EVENT_PM_INIT_PCIE_DPA          (0xC0)\n\n#define MPI2_EVENT_PM_MODE_MASK              (0x07)\n#define MPI2_EVENT_PM_MODE_UNAVAILABLE       (0x00)\n#define MPI2_EVENT_PM_MODE_UNKNOWN           (0x01)\n#define MPI2_EVENT_PM_MODE_FULL_POWER        (0x04)\n#define MPI2_EVENT_PM_MODE_REDUCED_POWER     (0x05)\n#define MPI2_EVENT_PM_MODE_STANDBY           (0x06)\n\n \n\ntypedef struct _MPI26_EVENT_DATA_ACTIVE_CABLE_EXCEPT {\n\tU32         ActiveCablePowerRequirement;         \n\tU8          ReasonCode;                          \n\tU8          ReceptacleID;                        \n\tU16         Reserved1;                           \n} MPI25_EVENT_DATA_ACTIVE_CABLE_EXCEPT,\n\t*PTR_MPI25_EVENT_DATA_ACTIVE_CABLE_EXCEPT,\n\tMpi25EventDataActiveCableExcept_t,\n\t*pMpi25EventDataActiveCableExcept_t,\n\tMPI26_EVENT_DATA_ACTIVE_CABLE_EXCEPT,\n\t*PTR_MPI26_EVENT_DATA_ACTIVE_CABLE_EXCEPT,\n\tMpi26EventDataActiveCableExcept_t,\n\t*pMpi26EventDataActiveCableExcept_t;\n\n \n#define MPI25_EVENT_ACTIVE_CABLE_INSUFFICIENT_POWER     (0x00)\n#define MPI25_EVENT_ACTIVE_CABLE_PRESENT                (0x01)\n#define MPI25_EVENT_ACTIVE_CABLE_DEGRADED               (0x02)\n\n \n#define MPI26_EVENT_ACTIVE_CABLE_INSUFFICIENT_POWER     (0x00)\n#define MPI26_EVENT_ACTIVE_CABLE_PRESENT                (0x01)\n#define MPI26_EVENT_ACTIVE_CABLE_DEGRADED               (0x02)\n\n \n\ntypedef struct _MPI2_EVENT_DATA_HARD_RESET_RECEIVED {\n\tU8 Reserved1;\t\t \n\tU8 Port;\t\t \n\tU16 Reserved2;\t\t \n} MPI2_EVENT_DATA_HARD_RESET_RECEIVED,\n\t*PTR_MPI2_EVENT_DATA_HARD_RESET_RECEIVED,\n\tMpi2EventDataHardResetReceived_t,\n\t*pMpi2EventDataHardResetReceived_t;\n\n \n \n\ntypedef struct _MPI2_EVENT_DATA_TASK_SET_FULL {\n\tU16 DevHandle;\t\t \n\tU16 CurrentDepth;\t \n} MPI2_EVENT_DATA_TASK_SET_FULL, *PTR_MPI2_EVENT_DATA_TASK_SET_FULL,\n\tMpi2EventDataTaskSetFull_t, *pMpi2EventDataTaskSetFull_t;\n\n \n\ntypedef struct _MPI2_EVENT_DATA_SAS_DEVICE_STATUS_CHANGE {\n\tU16 TaskTag;\t\t \n\tU8 ReasonCode;\t\t \n\tU8 PhysicalPort;\t \n\tU8 ASC;\t\t\t \n\tU8 ASCQ;\t\t \n\tU16 DevHandle;\t\t \n\tU32 Reserved2;\t\t \n\tU64 SASAddress;\t\t \n\tU8 LUN[8];\t\t \n} MPI2_EVENT_DATA_SAS_DEVICE_STATUS_CHANGE,\n\t*PTR_MPI2_EVENT_DATA_SAS_DEVICE_STATUS_CHANGE,\n\tMpi2EventDataSasDeviceStatusChange_t,\n\t*pMpi2EventDataSasDeviceStatusChange_t;\n\n \n#define MPI2_EVENT_SAS_DEV_STAT_RC_SMART_DATA                           (0x05)\n#define MPI2_EVENT_SAS_DEV_STAT_RC_UNSUPPORTED                          (0x07)\n#define MPI2_EVENT_SAS_DEV_STAT_RC_INTERNAL_DEVICE_RESET                (0x08)\n#define MPI2_EVENT_SAS_DEV_STAT_RC_TASK_ABORT_INTERNAL                  (0x09)\n#define MPI2_EVENT_SAS_DEV_STAT_RC_ABORT_TASK_SET_INTERNAL              (0x0A)\n#define MPI2_EVENT_SAS_DEV_STAT_RC_CLEAR_TASK_SET_INTERNAL              (0x0B)\n#define MPI2_EVENT_SAS_DEV_STAT_RC_QUERY_TASK_INTERNAL                  (0x0C)\n#define MPI2_EVENT_SAS_DEV_STAT_RC_ASYNC_NOTIFICATION                   (0x0D)\n#define MPI2_EVENT_SAS_DEV_STAT_RC_CMP_INTERNAL_DEV_RESET               (0x0E)\n#define MPI2_EVENT_SAS_DEV_STAT_RC_CMP_TASK_ABORT_INTERNAL              (0x0F)\n#define MPI2_EVENT_SAS_DEV_STAT_RC_SATA_INIT_FAILURE                    (0x10)\n#define MPI2_EVENT_SAS_DEV_STAT_RC_EXPANDER_REDUCED_FUNCTIONALITY       (0x11)\n#define MPI2_EVENT_SAS_DEV_STAT_RC_CMP_EXPANDER_REDUCED_FUNCTIONALITY   (0x12)\n\n \n\ntypedef struct _MPI2_EVENT_DATA_IR_OPERATION_STATUS {\n\tU16 VolDevHandle;\t \n\tU16 Reserved1;\t\t \n\tU8 RAIDOperation;\t \n\tU8 PercentComplete;\t \n\tU16 Reserved2;\t\t \n\tU32 ElapsedSeconds;\t \n} MPI2_EVENT_DATA_IR_OPERATION_STATUS,\n\t*PTR_MPI2_EVENT_DATA_IR_OPERATION_STATUS,\n\tMpi2EventDataIrOperationStatus_t,\n\t*pMpi2EventDataIrOperationStatus_t;\n\n \n#define MPI2_EVENT_IR_RAIDOP_RESYNC                     (0x00)\n#define MPI2_EVENT_IR_RAIDOP_ONLINE_CAP_EXPANSION       (0x01)\n#define MPI2_EVENT_IR_RAIDOP_CONSISTENCY_CHECK          (0x02)\n#define MPI2_EVENT_IR_RAIDOP_BACKGROUND_INIT            (0x03)\n#define MPI2_EVENT_IR_RAIDOP_MAKE_DATA_CONSISTENT       (0x04)\n\n \n\ntypedef struct _MPI2_EVENT_DATA_IR_VOLUME {\n\tU16 VolDevHandle;\t \n\tU8 ReasonCode;\t\t \n\tU8 Reserved1;\t\t \n\tU32 NewValue;\t\t \n\tU32 PreviousValue;\t \n} MPI2_EVENT_DATA_IR_VOLUME, *PTR_MPI2_EVENT_DATA_IR_VOLUME,\n\tMpi2EventDataIrVolume_t, *pMpi2EventDataIrVolume_t;\n\n \n#define MPI2_EVENT_IR_VOLUME_RC_SETTINGS_CHANGED        (0x01)\n#define MPI2_EVENT_IR_VOLUME_RC_STATUS_FLAGS_CHANGED    (0x02)\n#define MPI2_EVENT_IR_VOLUME_RC_STATE_CHANGED           (0x03)\n\n \n\ntypedef struct _MPI2_EVENT_DATA_IR_PHYSICAL_DISK {\n\tU16 Reserved1;\t\t \n\tU8 ReasonCode;\t\t \n\tU8 PhysDiskNum;\t\t \n\tU16 PhysDiskDevHandle;\t \n\tU16 Reserved2;\t\t \n\tU16 Slot;\t\t \n\tU16 EnclosureHandle;\t \n\tU32 NewValue;\t\t \n\tU32 PreviousValue;\t \n} MPI2_EVENT_DATA_IR_PHYSICAL_DISK,\n\t*PTR_MPI2_EVENT_DATA_IR_PHYSICAL_DISK,\n\tMpi2EventDataIrPhysicalDisk_t,\n\t*pMpi2EventDataIrPhysicalDisk_t;\n\n \n#define MPI2_EVENT_IR_PHYSDISK_RC_SETTINGS_CHANGED      (0x01)\n#define MPI2_EVENT_IR_PHYSDISK_RC_STATUS_FLAGS_CHANGED  (0x02)\n#define MPI2_EVENT_IR_PHYSDISK_RC_STATE_CHANGED         (0x03)\n\n \n\n \n#ifndef MPI2_EVENT_IR_CONFIG_ELEMENT_COUNT\n#define MPI2_EVENT_IR_CONFIG_ELEMENT_COUNT          (1)\n#endif\n\ntypedef struct _MPI2_EVENT_IR_CONFIG_ELEMENT {\n\tU16 ElementFlags;\t \n\tU16 VolDevHandle;\t \n\tU8 ReasonCode;\t\t \n\tU8 PhysDiskNum;\t\t \n\tU16 PhysDiskDevHandle;\t \n} MPI2_EVENT_IR_CONFIG_ELEMENT, *PTR_MPI2_EVENT_IR_CONFIG_ELEMENT,\n\tMpi2EventIrConfigElement_t, *pMpi2EventIrConfigElement_t;\n\n \n#define MPI2_EVENT_IR_CHANGE_EFLAGS_ELEMENT_TYPE_MASK   (0x000F)\n#define MPI2_EVENT_IR_CHANGE_EFLAGS_VOLUME_ELEMENT      (0x0000)\n#define MPI2_EVENT_IR_CHANGE_EFLAGS_VOLPHYSDISK_ELEMENT (0x0001)\n#define MPI2_EVENT_IR_CHANGE_EFLAGS_HOTSPARE_ELEMENT    (0x0002)\n\n \n#define MPI2_EVENT_IR_CHANGE_RC_ADDED                   (0x01)\n#define MPI2_EVENT_IR_CHANGE_RC_REMOVED                 (0x02)\n#define MPI2_EVENT_IR_CHANGE_RC_NO_CHANGE               (0x03)\n#define MPI2_EVENT_IR_CHANGE_RC_HIDE                    (0x04)\n#define MPI2_EVENT_IR_CHANGE_RC_UNHIDE                  (0x05)\n#define MPI2_EVENT_IR_CHANGE_RC_VOLUME_CREATED          (0x06)\n#define MPI2_EVENT_IR_CHANGE_RC_VOLUME_DELETED          (0x07)\n#define MPI2_EVENT_IR_CHANGE_RC_PD_CREATED              (0x08)\n#define MPI2_EVENT_IR_CHANGE_RC_PD_DELETED              (0x09)\n\ntypedef struct _MPI2_EVENT_DATA_IR_CONFIG_CHANGE_LIST {\n\tU8 NumElements;\t\t \n\tU8 Reserved1;\t\t \n\tU8 Reserved2;\t\t \n\tU8 ConfigNum;\t\t \n\tU32 Flags;\t\t \n\tMPI2_EVENT_IR_CONFIG_ELEMENT\n\t\tConfigElement[MPI2_EVENT_IR_CONFIG_ELEMENT_COUNT]; \n} MPI2_EVENT_DATA_IR_CONFIG_CHANGE_LIST,\n\t*PTR_MPI2_EVENT_DATA_IR_CONFIG_CHANGE_LIST,\n\tMpi2EventDataIrConfigChangeList_t,\n\t*pMpi2EventDataIrConfigChangeList_t;\n\n \n#define MPI2_EVENT_IR_CHANGE_FLAGS_FOREIGN_CONFIG   (0x00000001)\n\n \n\ntypedef struct _MPI2_EVENT_DATA_SAS_DISCOVERY {\n\tU8 Flags;\t\t \n\tU8 ReasonCode;\t\t \n\tU8 PhysicalPort;\t \n\tU8 Reserved1;\t\t \n\tU32 DiscoveryStatus;\t \n} MPI2_EVENT_DATA_SAS_DISCOVERY,\n\t*PTR_MPI2_EVENT_DATA_SAS_DISCOVERY,\n\tMpi2EventDataSasDiscovery_t, *pMpi2EventDataSasDiscovery_t;\n\n \n#define MPI2_EVENT_SAS_DISC_DEVICE_CHANGE                   (0x02)\n#define MPI2_EVENT_SAS_DISC_IN_PROGRESS                     (0x01)\n\n \n#define MPI2_EVENT_SAS_DISC_RC_STARTED                      (0x01)\n#define MPI2_EVENT_SAS_DISC_RC_COMPLETED                    (0x02)\n\n \n#define MPI2_EVENT_SAS_DISC_DS_MAX_ENCLOSURES_EXCEED            (0x80000000)\n#define MPI2_EVENT_SAS_DISC_DS_MAX_EXPANDERS_EXCEED             (0x40000000)\n#define MPI2_EVENT_SAS_DISC_DS_MAX_DEVICES_EXCEED               (0x20000000)\n#define MPI2_EVENT_SAS_DISC_DS_MAX_TOPO_PHYS_EXCEED             (0x10000000)\n#define MPI2_EVENT_SAS_DISC_DS_DOWNSTREAM_INITIATOR             (0x08000000)\n#define MPI2_EVENT_SAS_DISC_DS_MULTI_SUBTRACTIVE_SUBTRACTIVE    (0x00008000)\n#define MPI2_EVENT_SAS_DISC_DS_EXP_MULTI_SUBTRACTIVE            (0x00004000)\n#define MPI2_EVENT_SAS_DISC_DS_MULTI_PORT_DOMAIN                (0x00002000)\n#define MPI2_EVENT_SAS_DISC_DS_TABLE_TO_SUBTRACTIVE_LINK        (0x00001000)\n#define MPI2_EVENT_SAS_DISC_DS_UNSUPPORTED_DEVICE               (0x00000800)\n#define MPI2_EVENT_SAS_DISC_DS_TABLE_LINK                       (0x00000400)\n#define MPI2_EVENT_SAS_DISC_DS_SUBTRACTIVE_LINK                 (0x00000200)\n#define MPI2_EVENT_SAS_DISC_DS_SMP_CRC_ERROR                    (0x00000100)\n#define MPI2_EVENT_SAS_DISC_DS_SMP_FUNCTION_FAILED              (0x00000080)\n#define MPI2_EVENT_SAS_DISC_DS_INDEX_NOT_EXIST                  (0x00000040)\n#define MPI2_EVENT_SAS_DISC_DS_OUT_ROUTE_ENTRIES                (0x00000020)\n#define MPI2_EVENT_SAS_DISC_DS_SMP_TIMEOUT                      (0x00000010)\n#define MPI2_EVENT_SAS_DISC_DS_MULTIPLE_PORTS                   (0x00000004)\n#define MPI2_EVENT_SAS_DISC_DS_UNADDRESSABLE_DEVICE             (0x00000002)\n#define MPI2_EVENT_SAS_DISC_DS_LOOP_DETECTED                    (0x00000001)\n\n \n\ntypedef struct _MPI2_EVENT_DATA_SAS_BROADCAST_PRIMITIVE {\n\tU8 PhyNum;\t\t \n\tU8 Port;\t\t \n\tU8 PortWidth;\t\t \n\tU8 Primitive;\t\t \n} MPI2_EVENT_DATA_SAS_BROADCAST_PRIMITIVE,\n\t*PTR_MPI2_EVENT_DATA_SAS_BROADCAST_PRIMITIVE,\n\tMpi2EventDataSasBroadcastPrimitive_t,\n\t*pMpi2EventDataSasBroadcastPrimitive_t;\n\n \n#define MPI2_EVENT_PRIMITIVE_CHANGE                         (0x01)\n#define MPI2_EVENT_PRIMITIVE_SES                            (0x02)\n#define MPI2_EVENT_PRIMITIVE_EXPANDER                       (0x03)\n#define MPI2_EVENT_PRIMITIVE_ASYNCHRONOUS_EVENT             (0x04)\n#define MPI2_EVENT_PRIMITIVE_RESERVED3                      (0x05)\n#define MPI2_EVENT_PRIMITIVE_RESERVED4                      (0x06)\n#define MPI2_EVENT_PRIMITIVE_CHANGE0_RESERVED               (0x07)\n#define MPI2_EVENT_PRIMITIVE_CHANGE1_RESERVED               (0x08)\n\n \n\ntypedef struct _MPI2_EVENT_DATA_SAS_NOTIFY_PRIMITIVE {\n\tU8 PhyNum;\t\t \n\tU8 Port;\t\t \n\tU8 Reserved1;\t\t \n\tU8 Primitive;\t\t \n} MPI2_EVENT_DATA_SAS_NOTIFY_PRIMITIVE,\n\t*PTR_MPI2_EVENT_DATA_SAS_NOTIFY_PRIMITIVE,\n\tMpi2EventDataSasNotifyPrimitive_t,\n\t*pMpi2EventDataSasNotifyPrimitive_t;\n\n \n#define MPI2_EVENT_NOTIFY_ENABLE_SPINUP                     (0x01)\n#define MPI2_EVENT_NOTIFY_POWER_LOSS_EXPECTED               (0x02)\n#define MPI2_EVENT_NOTIFY_RESERVED1                         (0x03)\n#define MPI2_EVENT_NOTIFY_RESERVED2                         (0x04)\n\n \n\ntypedef struct _MPI2_EVENT_DATA_SAS_INIT_DEV_STATUS_CHANGE {\n\tU8 ReasonCode;\t\t \n\tU8 PhysicalPort;\t \n\tU16 DevHandle;\t\t \n\tU64 SASAddress;\t\t \n} MPI2_EVENT_DATA_SAS_INIT_DEV_STATUS_CHANGE,\n\t*PTR_MPI2_EVENT_DATA_SAS_INIT_DEV_STATUS_CHANGE,\n\tMpi2EventDataSasInitDevStatusChange_t,\n\t*pMpi2EventDataSasInitDevStatusChange_t;\n\n \n#define MPI2_EVENT_SAS_INIT_RC_ADDED                (0x01)\n#define MPI2_EVENT_SAS_INIT_RC_NOT_RESPONDING       (0x02)\n\n \n\ntypedef struct _MPI2_EVENT_DATA_SAS_INIT_TABLE_OVERFLOW {\n\tU16 MaxInit;\t\t \n\tU16 CurrentInit;\t \n\tU64 SASAddress;\t\t \n} MPI2_EVENT_DATA_SAS_INIT_TABLE_OVERFLOW,\n\t*PTR_MPI2_EVENT_DATA_SAS_INIT_TABLE_OVERFLOW,\n\tMpi2EventDataSasInitTableOverflow_t,\n\t*pMpi2EventDataSasInitTableOverflow_t;\n\n \n\n \n#ifndef MPI2_EVENT_SAS_TOPO_PHY_COUNT\n#define MPI2_EVENT_SAS_TOPO_PHY_COUNT           (1)\n#endif\n\ntypedef struct _MPI2_EVENT_SAS_TOPO_PHY_ENTRY {\n\tU16 AttachedDevHandle;\t \n\tU8 LinkRate;\t\t \n\tU8 PhyStatus;\t\t \n} MPI2_EVENT_SAS_TOPO_PHY_ENTRY, *PTR_MPI2_EVENT_SAS_TOPO_PHY_ENTRY,\n\tMpi2EventSasTopoPhyEntry_t, *pMpi2EventSasTopoPhyEntry_t;\n\ntypedef struct _MPI2_EVENT_DATA_SAS_TOPOLOGY_CHANGE_LIST {\n\tU16 EnclosureHandle;\t \n\tU16 ExpanderDevHandle;\t \n\tU8 NumPhys;\t\t \n\tU8 Reserved1;\t\t \n\tU16 Reserved2;\t\t \n\tU8 NumEntries;\t\t \n\tU8 StartPhyNum;\t\t \n\tU8 ExpStatus;\t\t \n\tU8 PhysicalPort;\t \n\tMPI2_EVENT_SAS_TOPO_PHY_ENTRY\n\tPHY[MPI2_EVENT_SAS_TOPO_PHY_COUNT];\t \n} MPI2_EVENT_DATA_SAS_TOPOLOGY_CHANGE_LIST,\n\t*PTR_MPI2_EVENT_DATA_SAS_TOPOLOGY_CHANGE_LIST,\n\tMpi2EventDataSasTopologyChangeList_t,\n\t*pMpi2EventDataSasTopologyChangeList_t;\n\n \n#define MPI2_EVENT_SAS_TOPO_ES_NO_EXPANDER                  (0x00)\n#define MPI2_EVENT_SAS_TOPO_ES_ADDED                        (0x01)\n#define MPI2_EVENT_SAS_TOPO_ES_NOT_RESPONDING               (0x02)\n#define MPI2_EVENT_SAS_TOPO_ES_RESPONDING                   (0x03)\n#define MPI2_EVENT_SAS_TOPO_ES_DELAY_NOT_RESPONDING         (0x04)\n\n \n#define MPI2_EVENT_SAS_TOPO_LR_CURRENT_MASK                 (0xF0)\n#define MPI2_EVENT_SAS_TOPO_LR_CURRENT_SHIFT                (4)\n#define MPI2_EVENT_SAS_TOPO_LR_PREV_MASK                    (0x0F)\n#define MPI2_EVENT_SAS_TOPO_LR_PREV_SHIFT                   (0)\n\n#define MPI2_EVENT_SAS_TOPO_LR_UNKNOWN_LINK_RATE            (0x00)\n#define MPI2_EVENT_SAS_TOPO_LR_PHY_DISABLED                 (0x01)\n#define MPI2_EVENT_SAS_TOPO_LR_NEGOTIATION_FAILED           (0x02)\n#define MPI2_EVENT_SAS_TOPO_LR_SATA_OOB_COMPLETE            (0x03)\n#define MPI2_EVENT_SAS_TOPO_LR_PORT_SELECTOR                (0x04)\n#define MPI2_EVENT_SAS_TOPO_LR_SMP_RESET_IN_PROGRESS        (0x05)\n#define MPI2_EVENT_SAS_TOPO_LR_UNSUPPORTED_PHY              (0x06)\n#define MPI2_EVENT_SAS_TOPO_LR_RATE_1_5                     (0x08)\n#define MPI2_EVENT_SAS_TOPO_LR_RATE_3_0                     (0x09)\n#define MPI2_EVENT_SAS_TOPO_LR_RATE_6_0                     (0x0A)\n#define MPI25_EVENT_SAS_TOPO_LR_RATE_12_0                   (0x0B)\n#define MPI26_EVENT_SAS_TOPO_LR_RATE_22_5                   (0x0C)\n\n \n#define MPI2_EVENT_SAS_TOPO_PHYSTATUS_VACANT                (0x80)\n#define MPI2_EVENT_SAS_TOPO_PS_MULTIPLEX_CHANGE             (0x10)\n \n#define MPI2_EVENT_SAS_TOPO_RC_MASK                         (0x0F)\n#define MPI2_EVENT_SAS_TOPO_RC_TARG_ADDED                   (0x01)\n#define MPI2_EVENT_SAS_TOPO_RC_TARG_NOT_RESPONDING          (0x02)\n#define MPI2_EVENT_SAS_TOPO_RC_PHY_CHANGED                  (0x03)\n#define MPI2_EVENT_SAS_TOPO_RC_NO_CHANGE                    (0x04)\n#define MPI2_EVENT_SAS_TOPO_RC_DELAY_NOT_RESPONDING         (0x05)\n\n \n\ntypedef struct _MPI2_EVENT_DATA_SAS_ENCL_DEV_STATUS_CHANGE {\n\tU16 EnclosureHandle;\t \n\tU8 ReasonCode;\t\t \n\tU8 PhysicalPort;\t \n\tU64 EnclosureLogicalID;\t \n\tU16 NumSlots;\t\t \n\tU16 StartSlot;\t\t \n\tU32 PhyBits;\t\t \n} MPI2_EVENT_DATA_SAS_ENCL_DEV_STATUS_CHANGE,\n\t*PTR_MPI2_EVENT_DATA_SAS_ENCL_DEV_STATUS_CHANGE,\n\tMpi2EventDataSasEnclDevStatusChange_t,\n\t*pMpi2EventDataSasEnclDevStatusChange_t,\n\tMPI26_EVENT_DATA_ENCL_DEV_STATUS_CHANGE,\n\t*PTR_MPI26_EVENT_DATA_ENCL_DEV_STATUS_CHANGE,\n\tMpi26EventDataEnclDevStatusChange_t,\n\t*pMpi26EventDataEnclDevStatusChange_t;\n\n \n#define MPI2_EVENT_SAS_ENCL_RC_ADDED                (0x01)\n#define MPI2_EVENT_SAS_ENCL_RC_NOT_RESPONDING       (0x02)\n\n \n#define MPI26_EVENT_ENCL_RC_ADDED                   (0x01)\n#define MPI26_EVENT_ENCL_RC_NOT_RESPONDING          (0x02)\n\n\ntypedef struct _MPI25_EVENT_DATA_SAS_DEVICE_DISCOVERY_ERROR {\n\tU16\tDevHandle;                   \n\tU8\tReasonCode;                  \n\tU8\tPhysicalPort;                \n\tU32\tReserved1[2];                \n\tU64\tSASAddress;                  \n\tU32\tReserved2[2];                \n} MPI25_EVENT_DATA_SAS_DEVICE_DISCOVERY_ERROR,\n\t*PTR_MPI25_EVENT_DATA_SAS_DEVICE_DISCOVERY_ERROR,\n\tMpi25EventDataSasDeviceDiscoveryError_t,\n\t*pMpi25EventDataSasDeviceDiscoveryError_t;\n\n \n#define MPI25_EVENT_SAS_DISC_ERR_SMP_FAILED         (0x01)\n#define MPI25_EVENT_SAS_DISC_ERR_SMP_TIMEOUT        (0x02)\n\n \n\ntypedef struct _MPI2_EVENT_DATA_SAS_PHY_COUNTER {\n\tU64 TimeStamp;\t\t \n\tU32 Reserved1;\t\t \n\tU8 PhyEventCode;\t \n\tU8 PhyNum;\t\t \n\tU16 Reserved2;\t\t \n\tU32 PhyEventInfo;\t \n\tU8 CounterType;\t\t \n\tU8 ThresholdWindow;\t \n\tU8 TimeUnits;\t\t \n\tU8 Reserved3;\t\t \n\tU32 EventThreshold;\t \n\tU16 ThresholdFlags;\t \n\tU16 Reserved4;\t\t \n} MPI2_EVENT_DATA_SAS_PHY_COUNTER,\n\t*PTR_MPI2_EVENT_DATA_SAS_PHY_COUNTER,\n\tMpi2EventDataSasPhyCounter_t,\n\t*pMpi2EventDataSasPhyCounter_t;\n\n \n\n \n\n \n\n \n\n \n\ntypedef struct _MPI2_EVENT_DATA_SAS_QUIESCE {\n\tU8 ReasonCode;\t\t \n\tU8 Reserved1;\t\t \n\tU16 Reserved2;\t\t \n\tU32 Reserved3;\t\t \n} MPI2_EVENT_DATA_SAS_QUIESCE,\n\t*PTR_MPI2_EVENT_DATA_SAS_QUIESCE,\n\tMpi2EventDataSasQuiesce_t, *pMpi2EventDataSasQuiesce_t;\n\n \n#define MPI2_EVENT_SAS_QUIESCE_RC_STARTED                   (0x01)\n#define MPI2_EVENT_SAS_QUIESCE_RC_COMPLETED                 (0x02)\n\n \n\ntypedef struct _MPI2_EVENT_HBD_PHY_SAS {\n\tU8 Flags;\t\t \n\tU8 NegotiatedLinkRate;\t \n\tU8 PhyNum;\t\t \n\tU8 PhysicalPort;\t \n\tU32 Reserved1;\t\t \n\tU8 InitialFrame[28];\t \n} MPI2_EVENT_HBD_PHY_SAS, *PTR_MPI2_EVENT_HBD_PHY_SAS,\n\tMpi2EventHbdPhySas_t, *pMpi2EventHbdPhySas_t;\n\n \n#define MPI2_EVENT_HBD_SAS_FLAGS_FRAME_VALID        (0x02)\n#define MPI2_EVENT_HBD_SAS_FLAGS_SATA_FRAME         (0x01)\n\n \n\ntypedef union _MPI2_EVENT_HBD_DESCRIPTOR {\n\tMPI2_EVENT_HBD_PHY_SAS Sas;\n} MPI2_EVENT_HBD_DESCRIPTOR, *PTR_MPI2_EVENT_HBD_DESCRIPTOR,\n\tMpi2EventHbdDescriptor_t, *pMpi2EventHbdDescriptor_t;\n\ntypedef struct _MPI2_EVENT_DATA_HBD_PHY {\n\tU8 DescriptorType;\t \n\tU8 Reserved1;\t\t \n\tU16 Reserved2;\t\t \n\tU32 Reserved3;\t\t \n\tMPI2_EVENT_HBD_DESCRIPTOR Descriptor;\t \n} MPI2_EVENT_DATA_HBD_PHY, *PTR_MPI2_EVENT_DATA_HBD_PHY,\n\tMpi2EventDataHbdPhy_t,\n\t*pMpi2EventDataMpi2EventDataHbdPhy_t;\n\n \n#define MPI2_EVENT_HBD_DT_SAS               (0x01)\n\n\n \n\ntypedef struct _MPI26_EVENT_DATA_PCIE_DEVICE_STATUS_CHANGE {\n\tU16\tTaskTag;                         \n\tU8\tReasonCode;                      \n\tU8\tPhysicalPort;                    \n\tU8\tASC;                             \n\tU8\tASCQ;                            \n\tU16\tDevHandle;                       \n\tU32\tReserved2;                       \n\tU64\tWWID;                            \n\tU8\tLUN[8];                          \n} MPI26_EVENT_DATA_PCIE_DEVICE_STATUS_CHANGE,\n\t*PTR_MPI26_EVENT_DATA_PCIE_DEVICE_STATUS_CHANGE,\n\tMpi26EventDataPCIeDeviceStatusChange_t,\n\t*pMpi26EventDataPCIeDeviceStatusChange_t;\n\n \n#define MPI26_EVENT_PCIDEV_STAT_RC_SMART_DATA                           (0x05)\n#define MPI26_EVENT_PCIDEV_STAT_RC_UNSUPPORTED                          (0x07)\n#define MPI26_EVENT_PCIDEV_STAT_RC_INTERNAL_DEVICE_RESET                (0x08)\n#define MPI26_EVENT_PCIDEV_STAT_RC_TASK_ABORT_INTERNAL                  (0x09)\n#define MPI26_EVENT_PCIDEV_STAT_RC_ABORT_TASK_SET_INTERNAL              (0x0A)\n#define MPI26_EVENT_PCIDEV_STAT_RC_CLEAR_TASK_SET_INTERNAL              (0x0B)\n#define MPI26_EVENT_PCIDEV_STAT_RC_QUERY_TASK_INTERNAL                  (0x0C)\n#define MPI26_EVENT_PCIDEV_STAT_RC_ASYNC_NOTIFICATION                   (0x0D)\n#define MPI26_EVENT_PCIDEV_STAT_RC_CMP_INTERNAL_DEV_RESET               (0x0E)\n#define MPI26_EVENT_PCIDEV_STAT_RC_CMP_TASK_ABORT_INTERNAL              (0x0F)\n#define MPI26_EVENT_PCIDEV_STAT_RC_DEV_INIT_FAILURE                     (0x10)\n#define MPI26_EVENT_PCIDEV_STAT_RC_PCIE_HOT_RESET_FAILED                (0x11)\n\n\n \n\ntypedef struct _MPI26_EVENT_DATA_PCIE_ENUMERATION {\n\tU8\tFlags;                       \n\tU8\tReasonCode;                  \n\tU8\tPhysicalPort;                \n\tU8\tReserved1;                   \n\tU32\tEnumerationStatus;           \n} MPI26_EVENT_DATA_PCIE_ENUMERATION,\n\t*PTR_MPI26_EVENT_DATA_PCIE_ENUMERATION,\n\tMpi26EventDataPCIeEnumeration_t,\n\t*pMpi26EventDataPCIeEnumeration_t;\n\n \n#define MPI26_EVENT_PCIE_ENUM_DEVICE_CHANGE                 (0x02)\n#define MPI26_EVENT_PCIE_ENUM_IN_PROGRESS                   (0x01)\n\n \n#define MPI26_EVENT_PCIE_ENUM_RC_STARTED                    (0x01)\n#define MPI26_EVENT_PCIE_ENUM_RC_COMPLETED                  (0x02)\n\n \n#define MPI26_EVENT_PCIE_ENUM_ES_MAX_SWITCHES_EXCEED            (0x40000000)\n#define MPI26_EVENT_PCIE_ENUM_ES_MAX_DEVICES_EXCEED             (0x20000000)\n#define MPI26_EVENT_PCIE_ENUM_ES_RESOURCES_EXHAUSTED            (0x10000000)\n\n\n \n\n \n#ifndef MPI26_EVENT_PCIE_TOPO_PORT_COUNT\n#define MPI26_EVENT_PCIE_TOPO_PORT_COUNT        (1)\n#endif\n\ntypedef struct _MPI26_EVENT_PCIE_TOPO_PORT_ENTRY {\n\tU16\tAttachedDevHandle;       \n\tU8\tPortStatus;              \n\tU8\tReserved1;               \n\tU8\tCurrentPortInfo;         \n\tU8\tReserved2;               \n\tU8\tPreviousPortInfo;        \n\tU8\tReserved3;               \n} MPI26_EVENT_PCIE_TOPO_PORT_ENTRY,\n\t*PTR_MPI26_EVENT_PCIE_TOPO_PORT_ENTRY,\n\tMpi26EventPCIeTopoPortEntry_t,\n\t*pMpi26EventPCIeTopoPortEntry_t;\n\n \n#define MPI26_EVENT_PCIE_TOPO_PS_DEV_ADDED                  (0x01)\n#define MPI26_EVENT_PCIE_TOPO_PS_NOT_RESPONDING             (0x02)\n#define MPI26_EVENT_PCIE_TOPO_PS_PORT_CHANGED               (0x03)\n#define MPI26_EVENT_PCIE_TOPO_PS_NO_CHANGE                  (0x04)\n#define MPI26_EVENT_PCIE_TOPO_PS_DELAY_NOT_RESPONDING       (0x05)\n\n \n#define MPI26_EVENT_PCIE_TOPO_PI_LANE_MASK                  (0xF0)\n#define MPI26_EVENT_PCIE_TOPO_PI_LANES_UNKNOWN              (0x00)\n#define MPI26_EVENT_PCIE_TOPO_PI_1_LANE                     (0x10)\n#define MPI26_EVENT_PCIE_TOPO_PI_2_LANES                    (0x20)\n#define MPI26_EVENT_PCIE_TOPO_PI_4_LANES                    (0x30)\n#define MPI26_EVENT_PCIE_TOPO_PI_8_LANES                    (0x40)\n#define MPI26_EVENT_PCIE_TOPO_PI_16_LANES                   (0x50)\n\n#define MPI26_EVENT_PCIE_TOPO_PI_RATE_MASK                  (0x0F)\n#define MPI26_EVENT_PCIE_TOPO_PI_RATE_UNKNOWN               (0x00)\n#define MPI26_EVENT_PCIE_TOPO_PI_RATE_DISABLED              (0x01)\n#define MPI26_EVENT_PCIE_TOPO_PI_RATE_2_5                   (0x02)\n#define MPI26_EVENT_PCIE_TOPO_PI_RATE_5_0                   (0x03)\n#define MPI26_EVENT_PCIE_TOPO_PI_RATE_8_0                   (0x04)\n#define MPI26_EVENT_PCIE_TOPO_PI_RATE_16_0                  (0x05)\n\ntypedef struct _MPI26_EVENT_DATA_PCIE_TOPOLOGY_CHANGE_LIST {\n\tU16\tEnclosureHandle;         \n\tU16\tSwitchDevHandle;         \n\tU8\tNumPorts;                \n\tU8\tReserved1;               \n\tU16\tReserved2;               \n\tU8\tNumEntries;              \n\tU8\tStartPortNum;            \n\tU8\tSwitchStatus;            \n\tU8\tPhysicalPort;            \n\tMPI26_EVENT_PCIE_TOPO_PORT_ENTRY\n\t\tPortEntry[MPI26_EVENT_PCIE_TOPO_PORT_COUNT];  \n} MPI26_EVENT_DATA_PCIE_TOPOLOGY_CHANGE_LIST,\n\t*PTR_MPI26_EVENT_DATA_PCIE_TOPOLOGY_CHANGE_LIST,\n\tMpi26EventDataPCIeTopologyChangeList_t,\n\t*pMpi26EventDataPCIeTopologyChangeList_t;\n\n \n#define MPI26_EVENT_PCIE_TOPO_SS_NO_PCIE_SWITCH             (0x00)\n#define MPI26_EVENT_PCIE_TOPO_SS_ADDED                      (0x01)\n#define MPI26_EVENT_PCIE_TOPO_SS_NOT_RESPONDING             (0x02)\n#define MPI26_EVENT_PCIE_TOPO_SS_RESPONDING                 (0x03)\n#define MPI26_EVENT_PCIE_TOPO_SS_DELAY_NOT_RESPONDING       (0x04)\n\n \n\ntypedef struct _MPI26_EVENT_DATA_PCIE_LINK_COUNTER {\n\tU64\tTimeStamp;           \n\tU32\tReserved1;           \n\tU8\tLinkEventCode;       \n\tU8\tLinkNum;             \n\tU16\tReserved2;           \n\tU32\tLinkEventInfo;       \n\tU8\tCounterType;         \n\tU8\tThresholdWindow;     \n\tU8\tTimeUnits;           \n\tU8\tReserved3;           \n\tU32\tEventThreshold;      \n\tU16\tThresholdFlags;      \n\tU16\tReserved4;           \n} MPI26_EVENT_DATA_PCIE_LINK_COUNTER,\n\t*PTR_MPI26_EVENT_DATA_PCIE_LINK_COUNTER,\n\tMpi26EventDataPcieLinkCounter_t, *pMpi26EventDataPcieLinkCounter_t;\n\n\n \n\n \n\n \n\n \n\n \n\n \ntypedef struct _MPI2_EVENT_ACK_REQUEST {\n\tU16 Reserved1;\t\t \n\tU8 ChainOffset;\t\t \n\tU8 Function;\t\t \n\tU16 Reserved2;\t\t \n\tU8 Reserved3;\t\t \n\tU8 MsgFlags;\t\t \n\tU8 VP_ID;\t\t \n\tU8 VF_ID;\t\t \n\tU16 Reserved4;\t\t \n\tU16 Event;\t\t \n\tU16 Reserved5;\t\t \n\tU32 EventContext;\t \n} MPI2_EVENT_ACK_REQUEST, *PTR_MPI2_EVENT_ACK_REQUEST,\n\tMpi2EventAckRequest_t, *pMpi2EventAckRequest_t;\n\n \ntypedef struct _MPI2_EVENT_ACK_REPLY {\n\tU16 Reserved1;\t\t \n\tU8 MsgLength;\t\t \n\tU8 Function;\t\t \n\tU16 Reserved2;\t\t \n\tU8 Reserved3;\t\t \n\tU8 MsgFlags;\t\t \n\tU8 VP_ID;\t\t \n\tU8 VF_ID;\t\t \n\tU16 Reserved4;\t\t \n\tU16 Reserved5;\t\t \n\tU16 IOCStatus;\t\t \n\tU32 IOCLogInfo;\t\t \n} MPI2_EVENT_ACK_REPLY, *PTR_MPI2_EVENT_ACK_REPLY,\n\tMpi2EventAckReply_t, *pMpi2EventAckReply_t;\n\n \n\n \ntypedef struct _MPI2_SEND_HOST_MESSAGE_REQUEST {\n\tU16 HostDataLength;\t \n\tU8 ChainOffset;\t\t \n\tU8 Function;\t\t \n\tU16 Reserved1;\t\t \n\tU8 Reserved2;\t\t \n\tU8 MsgFlags;\t\t \n\tU8 VP_ID;\t\t \n\tU8 VF_ID;\t\t \n\tU16 Reserved3;\t\t \n\tU8 Reserved4;\t\t \n\tU8 DestVF_ID;\t\t \n\tU16 Reserved5;\t\t \n\tU32 Reserved6;\t\t \n\tU32 Reserved7;\t\t \n\tU32 Reserved8;\t\t \n\tU32 Reserved9;\t\t \n\tU32 Reserved10;\t\t \n\tU32 HostData[];\t\t \n} MPI2_SEND_HOST_MESSAGE_REQUEST,\n\t*PTR_MPI2_SEND_HOST_MESSAGE_REQUEST,\n\tMpi2SendHostMessageRequest_t,\n\t*pMpi2SendHostMessageRequest_t;\n\n \ntypedef struct _MPI2_SEND_HOST_MESSAGE_REPLY {\n\tU16 HostDataLength;\t \n\tU8 MsgLength;\t\t \n\tU8 Function;\t\t \n\tU16 Reserved1;\t\t \n\tU8 Reserved2;\t\t \n\tU8 MsgFlags;\t\t \n\tU8 VP_ID;\t\t \n\tU8 VF_ID;\t\t \n\tU16 Reserved3;\t\t \n\tU16 Reserved4;\t\t \n\tU16 IOCStatus;\t\t \n\tU32 IOCLogInfo;\t\t \n} MPI2_SEND_HOST_MESSAGE_REPLY, *PTR_MPI2_SEND_HOST_MESSAGE_REPLY,\n\tMpi2SendHostMessageReply_t, *pMpi2SendHostMessageReply_t;\n\n \n\n \ntypedef struct _MPI2_FW_DOWNLOAD_REQUEST {\n\tU8 ImageType;\t\t \n\tU8 Reserved1;\t\t \n\tU8 ChainOffset;\t\t \n\tU8 Function;\t\t \n\tU16 Reserved2;\t\t \n\tU8 Reserved3;\t\t \n\tU8 MsgFlags;\t\t \n\tU8 VP_ID;\t\t \n\tU8 VF_ID;\t\t \n\tU16 Reserved4;\t\t \n\tU32 TotalImageSize;\t \n\tU32 Reserved5;\t\t \n\tMPI2_MPI_SGE_UNION SGL;\t \n} MPI2_FW_DOWNLOAD_REQUEST, *PTR_MPI2_FW_DOWNLOAD_REQUEST,\n\tMpi2FWDownloadRequest, *pMpi2FWDownloadRequest;\n\n#define MPI2_FW_DOWNLOAD_MSGFLGS_LAST_SEGMENT   (0x01)\n\n#define MPI2_FW_DOWNLOAD_ITYPE_FW                   (0x01)\n#define MPI2_FW_DOWNLOAD_ITYPE_BIOS                 (0x02)\n#define MPI2_FW_DOWNLOAD_ITYPE_MANUFACTURING        (0x06)\n#define MPI2_FW_DOWNLOAD_ITYPE_CONFIG_1             (0x07)\n#define MPI2_FW_DOWNLOAD_ITYPE_CONFIG_2             (0x08)\n#define MPI2_FW_DOWNLOAD_ITYPE_MEGARAID             (0x09)\n#define MPI2_FW_DOWNLOAD_ITYPE_COMPLETE             (0x0A)\n#define MPI2_FW_DOWNLOAD_ITYPE_COMMON_BOOT_BLOCK    (0x0B)\n#define MPI2_FW_DOWNLOAD_ITYPE_PUBLIC_KEY           (0x0C)\n#define MPI2_FW_DOWNLOAD_ITYPE_CBB_BACKUP           (0x0D)\n#define MPI2_FW_DOWNLOAD_ITYPE_SBR                  (0x0E)\n#define MPI2_FW_DOWNLOAD_ITYPE_SBR_BACKUP           (0x0F)\n#define MPI2_FW_DOWNLOAD_ITYPE_HIIM                 (0x10)\n#define MPI2_FW_DOWNLOAD_ITYPE_HIIA                 (0x11)\n#define MPI2_FW_DOWNLOAD_ITYPE_CTLR                 (0x12)\n#define MPI2_FW_DOWNLOAD_ITYPE_IMR_FIRMWARE         (0x13)\n#define MPI2_FW_DOWNLOAD_ITYPE_MR_NVDATA            (0x14)\n \n#define MPI2_FW_DOWNLOAD_ITYPE_CPLD                 (0x15)\n#define MPI2_FW_DOWNLOAD_ITYPE_PSOC                 (0x16)\n#define MPI2_FW_DOWNLOAD_ITYPE_COREDUMP             (0x17)\n#define MPI2_FW_DOWNLOAD_ITYPE_MIN_PRODUCT_SPECIFIC (0xF0)\n\n \ntypedef struct _MPI2_FW_DOWNLOAD_TCSGE {\n\tU8 Reserved1;\t\t \n\tU8 ContextSize;\t\t \n\tU8 DetailsLength;\t \n\tU8 Flags;\t\t \n\tU32 Reserved2;\t\t \n\tU32 ImageOffset;\t \n\tU32 ImageSize;\t\t \n} MPI2_FW_DOWNLOAD_TCSGE, *PTR_MPI2_FW_DOWNLOAD_TCSGE,\n\tMpi2FWDownloadTCSGE_t, *pMpi2FWDownloadTCSGE_t;\n\n \ntypedef struct _MPI25_FW_DOWNLOAD_REQUEST {\n\tU8 ImageType;\t\t \n\tU8 Reserved1;\t\t \n\tU8 ChainOffset;\t\t \n\tU8 Function;\t\t \n\tU16 Reserved2;\t\t \n\tU8 Reserved3;\t\t \n\tU8 MsgFlags;\t\t \n\tU8 VP_ID;\t\t \n\tU8 VF_ID;\t\t \n\tU16 Reserved4;\t\t \n\tU32 TotalImageSize;\t \n\tU32 Reserved5;\t\t \n\tU32 Reserved6;\t\t \n\tU32 ImageOffset;\t \n\tU32 ImageSize;\t\t \n\tMPI25_SGE_IO_UNION SGL;\t \n} MPI25_FW_DOWNLOAD_REQUEST, *PTR_MPI25_FW_DOWNLOAD_REQUEST,\n\tMpi25FWDownloadRequest, *pMpi25FWDownloadRequest;\n\n \ntypedef struct _MPI2_FW_DOWNLOAD_REPLY {\n\tU8 ImageType;\t\t \n\tU8 Reserved1;\t\t \n\tU8 MsgLength;\t\t \n\tU8 Function;\t\t \n\tU16 Reserved2;\t\t \n\tU8 Reserved3;\t\t \n\tU8 MsgFlags;\t\t \n\tU8 VP_ID;\t\t \n\tU8 VF_ID;\t\t \n\tU16 Reserved4;\t\t \n\tU16 Reserved5;\t\t \n\tU16 IOCStatus;\t\t \n\tU32 IOCLogInfo;\t\t \n} MPI2_FW_DOWNLOAD_REPLY, *PTR_MPI2_FW_DOWNLOAD_REPLY,\n\tMpi2FWDownloadReply_t, *pMpi2FWDownloadReply_t;\n\n \n\n \ntypedef struct _MPI2_FW_UPLOAD_REQUEST {\n\tU8 ImageType;\t\t \n\tU8 Reserved1;\t\t \n\tU8 ChainOffset;\t\t \n\tU8 Function;\t\t \n\tU16 Reserved2;\t\t \n\tU8 Reserved3;\t\t \n\tU8 MsgFlags;\t\t \n\tU8 VP_ID;\t\t \n\tU8 VF_ID;\t\t \n\tU16 Reserved4;\t\t \n\tU32 Reserved5;\t\t \n\tU32 Reserved6;\t\t \n\tMPI2_MPI_SGE_UNION SGL;\t \n} MPI2_FW_UPLOAD_REQUEST, *PTR_MPI2_FW_UPLOAD_REQUEST,\n\tMpi2FWUploadRequest_t, *pMpi2FWUploadRequest_t;\n\n#define MPI2_FW_UPLOAD_ITYPE_FW_CURRENT         (0x00)\n#define MPI2_FW_UPLOAD_ITYPE_FW_FLASH           (0x01)\n#define MPI2_FW_UPLOAD_ITYPE_BIOS_FLASH         (0x02)\n#define MPI2_FW_UPLOAD_ITYPE_FW_BACKUP          (0x05)\n#define MPI2_FW_UPLOAD_ITYPE_MANUFACTURING      (0x06)\n#define MPI2_FW_UPLOAD_ITYPE_CONFIG_1           (0x07)\n#define MPI2_FW_UPLOAD_ITYPE_CONFIG_2           (0x08)\n#define MPI2_FW_UPLOAD_ITYPE_MEGARAID           (0x09)\n#define MPI2_FW_UPLOAD_ITYPE_COMPLETE           (0x0A)\n#define MPI2_FW_UPLOAD_ITYPE_COMMON_BOOT_BLOCK  (0x0B)\n#define MPI2_FW_UPLOAD_ITYPE_CBB_BACKUP         (0x0D)\n#define MPI2_FW_UPLOAD_ITYPE_SBR                (0x0E)\n#define MPI2_FW_UPLOAD_ITYPE_SBR_BACKUP         (0x0F)\n#define MPI2_FW_UPLOAD_ITYPE_HIIM               (0x10)\n#define MPI2_FW_UPLOAD_ITYPE_HIIA               (0x11)\n#define MPI2_FW_UPLOAD_ITYPE_CTLR               (0x12)\n#define MPI2_FW_UPLOAD_ITYPE_IMR_FIRMWARE       (0x13)\n#define MPI2_FW_UPLOAD_ITYPE_MR_NVDATA          (0x14)\n\n\n \ntypedef struct _MPI2_FW_UPLOAD_TCSGE {\n\tU8 Reserved1;\t\t \n\tU8 ContextSize;\t\t \n\tU8 DetailsLength;\t \n\tU8 Flags;\t\t \n\tU32 Reserved2;\t\t \n\tU32 ImageOffset;\t \n\tU32 ImageSize;\t\t \n} MPI2_FW_UPLOAD_TCSGE, *PTR_MPI2_FW_UPLOAD_TCSGE,\n\tMpi2FWUploadTCSGE_t, *pMpi2FWUploadTCSGE_t;\n\n \ntypedef struct _MPI25_FW_UPLOAD_REQUEST {\n\tU8 ImageType;\t\t \n\tU8 Reserved1;\t\t \n\tU8 ChainOffset;\t\t \n\tU8 Function;\t\t \n\tU16 Reserved2;\t\t \n\tU8 Reserved3;\t\t \n\tU8 MsgFlags;\t\t \n\tU8 VP_ID;\t\t \n\tU8 VF_ID;\t\t \n\tU16 Reserved4;\t\t \n\tU32 Reserved5;\t\t \n\tU32 Reserved6;\t\t \n\tU32 Reserved7;\t\t \n\tU32 ImageOffset;\t \n\tU32 ImageSize;\t\t \n\tMPI25_SGE_IO_UNION SGL;\t \n} MPI25_FW_UPLOAD_REQUEST, *PTR_MPI25_FW_UPLOAD_REQUEST,\n\tMpi25FWUploadRequest_t, *pMpi25FWUploadRequest_t;\n\n \ntypedef struct _MPI2_FW_UPLOAD_REPLY {\n\tU8 ImageType;\t\t \n\tU8 Reserved1;\t\t \n\tU8 MsgLength;\t\t \n\tU8 Function;\t\t \n\tU16 Reserved2;\t\t \n\tU8 Reserved3;\t\t \n\tU8 MsgFlags;\t\t \n\tU8 VP_ID;\t\t \n\tU8 VF_ID;\t\t \n\tU16 Reserved4;\t\t \n\tU16 Reserved5;\t\t \n\tU16 IOCStatus;\t\t \n\tU32 IOCLogInfo;\t\t \n\tU32 ActualImageSize;\t \n} MPI2_FW_UPLOAD_REPLY, *PTR_MPI2_FW_UPLOAD_REPLY,\n\tMpi2FWUploadReply_t, *pMPi2FWUploadReply_t;\n\n\n \n\n \ntypedef struct _MPI2_PWR_MGMT_CONTROL_REQUEST {\n\tU8 Feature;\t\t \n\tU8 Reserved1;\t\t \n\tU8 ChainOffset;\t\t \n\tU8 Function;\t\t \n\tU16 Reserved2;\t\t \n\tU8 Reserved3;\t\t \n\tU8 MsgFlags;\t\t \n\tU8 VP_ID;\t\t \n\tU8 VF_ID;\t\t \n\tU16 Reserved4;\t\t \n\tU8 Parameter1;\t\t \n\tU8 Parameter2;\t\t \n\tU8 Parameter3;\t\t \n\tU8 Parameter4;\t\t \n\tU32 Reserved5;\t\t \n\tU32 Reserved6;\t\t \n} MPI2_PWR_MGMT_CONTROL_REQUEST, *PTR_MPI2_PWR_MGMT_CONTROL_REQUEST,\n\tMpi2PwrMgmtControlRequest_t, *pMpi2PwrMgmtControlRequest_t;\n\n \n#define MPI2_PM_CONTROL_FEATURE_DA_PHY_POWER_COND       (0x01)\n#define MPI2_PM_CONTROL_FEATURE_PORT_WIDTH_MODULATION   (0x02)\n#define MPI2_PM_CONTROL_FEATURE_PCIE_LINK               (0x03)\t \n#define MPI2_PM_CONTROL_FEATURE_IOC_SPEED               (0x04)\n#define MPI2_PM_CONTROL_FEATURE_GLOBAL_PWR_MGMT_MODE    (0x05)\n#define MPI2_PM_CONTROL_FEATURE_MIN_PRODUCT_SPECIFIC    (0x80)\n#define MPI2_PM_CONTROL_FEATURE_MAX_PRODUCT_SPECIFIC    (0xFF)\n\n \n \n \n#define MPI2_PM_CONTROL_PARAM2_PARTIAL                  (0x01)\n#define MPI2_PM_CONTROL_PARAM2_SLUMBER                  (0x02)\n#define MPI2_PM_CONTROL_PARAM2_EXIT_PWR_MGMT            (0x03)\n \n\n \n \n \n#define MPI2_PM_CONTROL_PARAM2_REQUEST_OWNERSHIP        (0x01)\n#define MPI2_PM_CONTROL_PARAM2_CHANGE_MODULATION        (0x02)\n#define MPI2_PM_CONTROL_PARAM2_RELINQUISH_OWNERSHIP     (0x03)\n \n#define MPI2_PM_CONTROL_PARAM3_25_PERCENT               (0x00)\n#define MPI2_PM_CONTROL_PARAM3_50_PERCENT               (0x01)\n#define MPI2_PM_CONTROL_PARAM3_75_PERCENT               (0x02)\n#define MPI2_PM_CONTROL_PARAM3_100_PERCENT              (0x03)\n \n\n \n \n \n#define MPI2_PM_CONTROL_PARAM1_PCIE_2_5_GBPS            (0x00)\t \n#define MPI2_PM_CONTROL_PARAM1_PCIE_5_0_GBPS            (0x01)\t \n#define MPI2_PM_CONTROL_PARAM1_PCIE_8_0_GBPS            (0x02)\t \n \n#define MPI2_PM_CONTROL_PARAM2_WIDTH_X1                 (0x01)\t \n#define MPI2_PM_CONTROL_PARAM2_WIDTH_X2                 (0x02)\t \n#define MPI2_PM_CONTROL_PARAM2_WIDTH_X4                 (0x04)\t \n#define MPI2_PM_CONTROL_PARAM2_WIDTH_X8                 (0x08)\t \n \n\n \n \n#define MPI2_PM_CONTROL_PARAM1_FULL_IOC_SPEED           (0x01)\n#define MPI2_PM_CONTROL_PARAM1_HALF_IOC_SPEED           (0x02)\n#define MPI2_PM_CONTROL_PARAM1_QUARTER_IOC_SPEED        (0x04)\n#define MPI2_PM_CONTROL_PARAM1_EIGHTH_IOC_SPEED         (0x08)\n \n\n \n \n#define MPI2_PM_CONTROL_PARAM1_TAKE_CONTROL             (0x01)\n#define MPI2_PM_CONTROL_PARAM1_CHANGE_GLOBAL_MODE       (0x02)\n#define MPI2_PM_CONTROL_PARAM1_RELEASE_CONTROL          (0x03)\n \n#define MPI2_PM_CONTROL_PARAM2_FULL_PWR_PERF            (0x01)\n#define MPI2_PM_CONTROL_PARAM2_REDUCED_PWR_PERF         (0x08)\n#define MPI2_PM_CONTROL_PARAM2_STANDBY                  (0x40)\n \n\n \ntypedef struct _MPI2_PWR_MGMT_CONTROL_REPLY {\n\tU8 Feature;\t\t \n\tU8 Reserved1;\t\t \n\tU8 MsgLength;\t\t \n\tU8 Function;\t\t \n\tU16 Reserved2;\t\t \n\tU8 Reserved3;\t\t \n\tU8 MsgFlags;\t\t \n\tU8 VP_ID;\t\t \n\tU8 VF_ID;\t\t \n\tU16 Reserved4;\t\t \n\tU16 Reserved5;\t\t \n\tU16 IOCStatus;\t\t \n\tU32 IOCLogInfo;\t\t \n} MPI2_PWR_MGMT_CONTROL_REPLY, *PTR_MPI2_PWR_MGMT_CONTROL_REPLY,\n\tMpi2PwrMgmtControlReply_t, *pMpi2PwrMgmtControlReply_t;\n\n \n\n \ntypedef struct _MPI26_IOUNIT_CONTROL_REQUEST {\n\tU8                      Operation;           \n\tU8                      Reserved1;           \n\tU8                      ChainOffset;         \n\tU8                      Function;            \n\tU16                     DevHandle;           \n\tU8                      IOCParameter;        \n\tU8                      MsgFlags;            \n\tU8                      VP_ID;               \n\tU8                      VF_ID;               \n\tU16                     Reserved3;           \n\tU16                     Reserved4;           \n\tU8                      PhyNum;              \n\tU8                      PrimFlags;           \n\tU32                     Primitive;           \n\tU8                      LookupMethod;        \n\tU8                      Reserved5;           \n\tU16                     SlotNumber;          \n\tU64                     LookupAddress;       \n\tU32                     IOCParameterValue;   \n\tU32                     Reserved7;           \n\tU32                     Reserved8;           \n} MPI26_IOUNIT_CONTROL_REQUEST,\n\t*PTR_MPI26_IOUNIT_CONTROL_REQUEST,\n\tMpi26IoUnitControlRequest_t,\n\t*pMpi26IoUnitControlRequest_t;\n\n \n#define MPI26_CTRL_OP_CLEAR_ALL_PERSISTENT              (0x02)\n#define MPI26_CTRL_OP_SAS_PHY_LINK_RESET                (0x06)\n#define MPI26_CTRL_OP_SAS_PHY_HARD_RESET                (0x07)\n#define MPI26_CTRL_OP_PHY_CLEAR_ERROR_LOG               (0x08)\n#define MPI26_CTRL_OP_LINK_CLEAR_ERROR_LOG              (0x09)\n#define MPI26_CTRL_OP_SAS_SEND_PRIMITIVE                (0x0A)\n#define MPI26_CTRL_OP_FORCE_FULL_DISCOVERY              (0x0B)\n#define MPI26_CTRL_OP_REMOVE_DEVICE                     (0x0D)\n#define MPI26_CTRL_OP_LOOKUP_MAPPING                    (0x0E)\n#define MPI26_CTRL_OP_SET_IOC_PARAMETER                 (0x0F)\n#define MPI26_CTRL_OP_ENABLE_FP_DEVICE                  (0x10)\n#define MPI26_CTRL_OP_DISABLE_FP_DEVICE                 (0x11)\n#define MPI26_CTRL_OP_ENABLE_FP_ALL                     (0x12)\n#define MPI26_CTRL_OP_DISABLE_FP_ALL                    (0x13)\n#define MPI26_CTRL_OP_DEV_ENABLE_NCQ                    (0x14)\n#define MPI26_CTRL_OP_DEV_DISABLE_NCQ                   (0x15)\n#define MPI26_CTRL_OP_SHUTDOWN                          (0x16)\n#define MPI26_CTRL_OP_DEV_ENABLE_PERSIST_CONNECTION     (0x17)\n#define MPI26_CTRL_OP_DEV_DISABLE_PERSIST_CONNECTION    (0x18)\n#define MPI26_CTRL_OP_DEV_CLOSE_PERSIST_CONNECTION      (0x19)\n#define MPI26_CTRL_OP_ENABLE_NVME_SGL_FORMAT            (0x1A)\n#define MPI26_CTRL_OP_DISABLE_NVME_SGL_FORMAT           (0x1B)\n#define MPI26_CTRL_OP_PRODUCT_SPECIFIC_MIN              (0x80)\n\n \n#define MPI26_CTRL_PRIMFLAGS_SINGLE                     (0x08)\n#define MPI26_CTRL_PRIMFLAGS_TRIPLE                     (0x02)\n#define MPI26_CTRL_PRIMFLAGS_REDUNDANT                  (0x01)\n\n \n#define MPI26_CTRL_LOOKUP_METHOD_WWID_ADDRESS           (0x01)\n#define MPI26_CTRL_LOOKUP_METHOD_ENCLOSURE_SLOT         (0x02)\n#define MPI26_CTRL_LOOKUP_METHOD_SAS_DEVICE_NAME        (0x03)\n\n\n \ntypedef struct _MPI26_IOUNIT_CONTROL_REPLY {\n\tU8                      Operation;           \n\tU8                      Reserved1;           \n\tU8                      MsgLength;           \n\tU8                      Function;            \n\tU16                     DevHandle;           \n\tU8                      IOCParameter;        \n\tU8                      MsgFlags;            \n\tU8                      VP_ID;               \n\tU8                      VF_ID;               \n\tU16                     Reserved3;           \n\tU16                     Reserved4;           \n\tU16                     IOCStatus;           \n\tU32                     IOCLogInfo;          \n} MPI26_IOUNIT_CONTROL_REPLY,\n\t*PTR_MPI26_IOUNIT_CONTROL_REPLY,\n\tMpi26IoUnitControlReply_t,\n\t*pMpi26IoUnitControlReply_t;\n\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}