#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon May  7 17:40:36 2018
# Process ID: 3812
# Current directory: C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12760 C:\Users\Lemps\Desktop\L-CPU-27-apr-hommik\L-CPU.xpr
# Log file: C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/vivado.log
# Journal file: C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L-CPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L-CPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj L_CPU_tester1_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot L_CPU_tester1_behav xil_defaultlib.L_CPU_tester1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "L_CPU_tester1_behav -key {Behavioral:sim_1:Functional:L_CPU_tester1} -tclbatch {L_CPU_tester1.tcl} -view {C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L_CPU_tester1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L_CPU_tester1_behav.wcfg
source L_CPU_tester1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'L_CPU_tester1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv w ]
add_files -fileset sim_1 C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv
update_compile_order -fileset sim_1
set_property top L_CPU_tester2 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj L_CPU_tester2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L_CPU_tester2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L-CPU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj L_CPU_tester2_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot L_CPU_tester2_behav xil_defaultlib.L_CPU_tester2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture beh of entity xil_defaultlib.Mem [\Mem(bitwidth=8)\]
Compiling architecture beh of entity xil_defaultlib.L_CPU [l_cpu_default]
Compiling module xil_defaultlib.L_CPU_tester2
Compiling module xil_defaultlib.glbl
Built simulation snapshot L_CPU_tester2_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L-CPU.sim/sim_1/behav/xsim/xsim.dir/L_CPU_tester2_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L-CPU.sim/sim_1/behav/xsim/xsim.dir/L_CPU_tester2_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon May  7 17:44:57 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon May  7 17:44:57 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "L_CPU_tester2_behav -key {Behavioral:sim_1:Functional:L_CPU_tester2} -tclbatch {L_CPU_tester2.tcl} -view {C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L_CPU_tester1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L_CPU_tester1_behav.wcfg
WARNING: Simulation object /L_CPU_tester1/UUT/reset was not found in the design.
WARNING: Simulation object /L_CPU_tester1/UUT/clk was not found in the design.
WARNING: Simulation object /L_CPU_tester1/UUT/Flags was not found in the design.
WARNING: Simulation object /L_CPU_tester1/UUT/state was not found in the design.
WARNING: Simulation object /L_CPU_tester1/UUT/next_state was not found in the design.
WARNING: Simulation object /L_CPU_tester1/UUT/inner_flags was not found in the design.
WARNING: Simulation object /L_CPU_tester1/UUT/operators was not found in the design.
WARNING: Simulation object /L_CPU_tester1/UUT/inputs was not found in the design.
WARNING: Simulation object /L_CPU_tester1/UUT/RegA was not found in the design.
WARNING: Simulation object /L_CPU_tester1/UUT/RegB was not found in the design.
WARNING: Simulation object /L_CPU_tester1/UUT/RegC was not found in the design.
WARNING: Simulation object /L_CPU_tester1/UUT/RegM was not found in the design.
WARNING: Simulation object /L_CPU_tester1/UUT/MAR was not found in the design.
WARNING: Simulation object /L_CPU_tester1/UUT/IR was not found in the design.
WARNING: Simulation object /L_CPU_tester1/UUT/PC was not found in the design.
WARNING: Simulation object /L_CPU_tester1/UUT/MDR was not found in the design.
WARNING: Simulation object /L_CPU_tester1/UUT/Memory/RdAddress was not found in the design.
WARNING: Simulation object /L_CPU_tester1/UUT/Memory/Data_in was not found in the design.
WARNING: Simulation object /L_CPU_tester1/UUT/Memory/WrtAddress was not found in the design.
WARNING: Simulation object /L_CPU_tester1/UUT/Memory/clk was not found in the design.
WARNING: Simulation object /L_CPU_tester1/UUT/Memory/RW was not found in the design.
WARNING: Simulation object /L_CPU_tester1/UUT/Memory/rst was not found in the design.
WARNING: Simulation object /L_CPU_tester1/UUT/Memory/Data_Out was not found in the design.
WARNING: Simulation object /L_CPU_tester1/UUT/Memory/Mem was not found in the design.
WARNING: Simulation object /L_CPU_tester1/UUT/Memory/BitWidth was not found in the design.
source L_CPU_tester2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 103 ns : File "C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" Line 16
INFO: [USF-XSim-96] XSim completed. Design snapshot 'L_CPU_tester2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 812.402 ; gain = 0.031
add_wave {{/L_CPU_tester2/my_cpu}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj L_CPU_tester2_vlog.prj"
"xvhdl --incr --relax -prj L_CPU_tester2_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot L_CPU_tester2_behav xil_defaultlib.L_CPU_tester2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
$finish called at time : 103 ns : File "C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" Line 16
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 812.402 ; gain = 0.000
save_wave_config {C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L_CPU_tester1_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj L_CPU_tester2_vlog.prj"
"xvhdl --incr --relax -prj L_CPU_tester2_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot L_CPU_tester2_behav xil_defaultlib.L_CPU_tester2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "L_CPU_tester2_behav -key {Behavioral:sim_1:Functional:L_CPU_tester2} -tclbatch {L_CPU_tester2.tcl} -view {C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L_CPU_tester1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L_CPU_tester1_behav.wcfg
source L_CPU_tester2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 103 ns : File "C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" Line 16
INFO: [USF-XSim-96] XSim completed. Design snapshot 'L_CPU_tester2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_wave {{/L_CPU_tester2/my_cpu/Memory}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj L_CPU_tester2_vlog.prj"
"xvhdl --incr --relax -prj L_CPU_tester2_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot L_CPU_tester2_behav xil_defaultlib.L_CPU_tester2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
$finish called at time : 103 ns : File "C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" Line 16
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj L_CPU_tester2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L_CPU_tester2
"xvhdl --incr --relax -prj L_CPU_tester2_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot L_CPU_tester2_behav xil_defaultlib.L_CPU_tester2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture beh of entity xil_defaultlib.Mem [\Mem(bitwidth=8)\]
Compiling architecture beh of entity xil_defaultlib.L_CPU [l_cpu_default]
Compiling module xil_defaultlib.L_CPU_tester2
Compiling module xil_defaultlib.glbl
Built simulation snapshot L_CPU_tester2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
$finish called at time : 110 ns : File "C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" Line 16
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 819.535 ; gain = 0.656
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj L_CPU_tester2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L_CPU_tester2
"xvhdl --incr --relax -prj L_CPU_tester2_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot L_CPU_tester2_behav xil_defaultlib.L_CPU_tester2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture beh of entity xil_defaultlib.Mem [\Mem(bitwidth=8)\]
Compiling architecture beh of entity xil_defaultlib.L_CPU [l_cpu_default]
Compiling module xil_defaultlib.L_CPU_tester2
Compiling module xil_defaultlib.glbl
Built simulation snapshot L_CPU_tester2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
$finish called at time : 113 ns : File "C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" Line 18
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj L_CPU_tester2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L_CPU_tester2
"xvhdl --incr --relax -prj L_CPU_tester2_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot L_CPU_tester2_behav xil_defaultlib.L_CPU_tester2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture beh of entity xil_defaultlib.Mem [\Mem(bitwidth=8)\]
Compiling architecture beh of entity xil_defaultlib.L_CPU [l_cpu_default]
Compiling module xil_defaultlib.L_CPU_tester2
Compiling module xil_defaultlib.glbl
Built simulation snapshot L_CPU_tester2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
$finish called at time : 113 ns : File "C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" Line 18
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj L_CPU_tester2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L_CPU_tester2
ERROR: [VRFC 10-91] reser is not declared [C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv:14]
ERROR: [VRFC 10-1040] module L_CPU_tester2 ignored due to previous errors [C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv:5]
"xvhdl --incr --relax -prj L_CPU_tester2_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L-CPU.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L-CPU.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj L_CPU_tester2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L_CPU_tester2
"xvhdl --incr --relax -prj L_CPU_tester2_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot L_CPU_tester2_behav xil_defaultlib.L_CPU_tester2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture beh of entity xil_defaultlib.Mem [\Mem(bitwidth=8)\]
Compiling architecture beh of entity xil_defaultlib.L_CPU [l_cpu_default]
Compiling module xil_defaultlib.L_CPU_tester2
Compiling module xil_defaultlib.glbl
Built simulation snapshot L_CPU_tester2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
$finish called at time : 110 ns : File "C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" Line 16
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj L_CPU_tester2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L_CPU_tester2
"xvhdl --incr --relax -prj L_CPU_tester2_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot L_CPU_tester2_behav xil_defaultlib.L_CPU_tester2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture beh of entity xil_defaultlib.Mem [\Mem(bitwidth=8)\]
Compiling architecture beh of entity xil_defaultlib.L_CPU [l_cpu_default]
Compiling module xil_defaultlib.L_CPU_tester2
Compiling module xil_defaultlib.glbl
Built simulation snapshot L_CPU_tester2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
$finish called at time : 101 ns : File "C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" Line 16
save_wave_config {C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik/L_CPU_tester1_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
create_project L_CPU_with_systemverilog C:/Users/Lemps/Desktop/L_CPU_with_systemverilog -part xc7a75ticsg324-1L
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
set_property target_language VHDL [current_project]
file mkdir C:/Users/Lemps/Desktop/L_CPU_with_systemverilog/L_CPU_with_systemverilog.srcs/sources_1/new
close [ open C:/Users/Lemps/Desktop/L_CPU_with_systemverilog/L_CPU_with_systemverilog.srcs/sources_1/new/L_CPU_beh.vhd w ]
add_files C:/Users/Lemps/Desktop/L_CPU_with_systemverilog/L_CPU_with_systemverilog.srcs/sources_1/new/L_CPU_beh.vhd
update_compile_order -fileset sources_1
close [ open C:/Users/Lemps/Desktop/L_CPU_with_systemverilog/L_CPU_with_systemverilog.srcs/sources_1/new/Mem.vhd w ]
add_files C:/Users/Lemps/Desktop/L_CPU_with_systemverilog/L_CPU_with_systemverilog.srcs/sources_1/new/Mem.vhd
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Tue May  8 17:55:37 2018...
