<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Intel® Stratix® 10 MX FPGA</title>

    <link rel="stylesheet" href="/css/mv_product/intel_stratix_10_MX_FPGA_overview.css">
    
    <link rel="stylesheet" href="/css/yatri.css">
    <!-- ***** Bootstrap *****  -->
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/css/bootstrap.min.css" rel="stylesheet" integrity="sha384-EVSTQN3/azprG1Anm3QDgpJLIm9Nao0Yz1ztcQTwFspd3yD65VohhpuuCOmLASjC" crossorigin="anonymous">
    <!-- ***** Fontawesome *****  -->
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.6.0/css/all.min.css" integrity="sha512-Kc323vGBEqzTmouAECnVceyQqyqdsSiqLQISBL29aUW4U/M7pSPA/gEUZQqv1cwx4OnYxTxve5UMg5GT6L4JJg==" crossorigin="anonymous" referrerpolicy="no-referrer" />
    <!-- ***** Google Fonts *****  -->
    <link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Material+Symbols+Outlined:opsz,wght,FILL,GRAD@24,400,0,0" />

    <style>
        nav{
            position: relative !important;
        }
    </style>
</head>
<body>

    <!-- header -->
    <header>
        <div id="navbar"></div>
    </header> 

    <!-- --------------------------------------------------------------------- -->
    <section>
        <nav class="mb_sub_nv">
            <div class="mv_breadcrumb">
                <ol class="mv_spark_breadcrumb_items">
                    <li><a href="/y_index/Intel_Products.html">Intel® Products</a></li>
                    <li><a href="/Product/B8_FPGA_CPLD.html">Altera® FPGA, SoC FPGA and CPLD</a></li>
                    <li><a href="/vaidikhtml/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_max_series_max_series.html">Intel® MAX® Series FPGAs and CPLDs - Intel® FPGA</a></li>
                    <li><a href="/vaidikhtml/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_stratix_series_stratix_series_stratix_10_FPGAs_and_SoC_FPGAs_overview.html">Intel® Stratix® 10 FPGA and SoC FPGA</a></li>
                    <li><p class="mb-0">Intel® Stratix® 10 MX FPGA</p></li>
                </ol>
            </div>
        </nav>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!----------------------------------- Agilex™ FPG ---------------------------->
    <section>
        <div class="mv_intel_data_bg_color">
            <div class="container">
                <div class="row">
                    <div class="mv_intel_data_content col-lg-9 col-md-12"">
                        <h1>Intel® Stratix® 10 MX FPGA</h1>
                        <div class=" mv_intel_data_respomsive_image">
                            <img src="/img/mv_image/stratix-10-framed-badge_1920-1080.webp" alt="">
                        </div>
                        <p>Intel® Stratix® 10 MX FPGA is the essential multi-function accelerator for high performance computing (HPC), data center, virtual networking functions (NFV), and broadcast applications. These devices combine the programmability and flexibility of Intel® Stratix® 10 FPGA and SoC FPGA with 3D stacked high-bandwidth memory 2 (HBM2). The Intel® Hyperflex™ FPGA Architecture enables high-performance core fabric that can efficiently utilize the bandwidth from the in-package memory tile. The DRAM memory tile is physically connected to the FPGA using Intel’s Embedded Multi-Die Interconnect Bridge (EMIB) technology.</p>
                        <p>See also: <a href="">FPGA Design Software</a>, <a href="">Design Store</a>, <a href="">Downloads</a>, <a href="">Community</a>, and <a href="">Support</a></p>
                    </div>
                    <div class="mv_intel_data_image col-lg-3 col-md-12">
                        <img src="/img/mv_image/stratix-10-framed-badge_1920-1080.webp" alt="">
                    </div>
                </div>
            </div>  
        </div>
        <div class="mv_key_bg_color">
            <div class="container">
                <ul class="nav nav-pills mv_nav_pills_key_features" id="pills-tab" role="tablist">
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_nav_link_key_features active" id="pills-home-tab"
                            data-bs-toggle="pill" data-bs-target="#pills-home" type="button" role="tab"
                            aria-controls="pills-home" aria-selected="true">Overview</button>
                    </li>
                    <li class="nav-item" role="presentation">
                        <a href="/vaidikhtml/mv_product/intel_stratix_10_MX_FPGA_product.html" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Products</a>
                    </li>
                    <li class="nav-item" role="presentation">
                        <a href="" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Documentation</a>
                    </li>
                    <li class="nav-item" role="presentation">
                        <a href="/vaidikhtml/mv_product/intel_stratix_10_MX_FPGA_application.html" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Applications</a>
                    </li>
                </ul>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!----------------------------- Benefits -------------------------------->
    <section>
        <div style="background-color: #fff;" class="mv_learn_more_padd">
            <div class="container">
                <div class="mv_intel_satrix_10">
                    <h2>Features and Benefits</h2>
                    <a class="mv_coman_btn" href="">View all features</a>
                </div>
                <div class="row">
                    <div style="padding: 16px;" class="col-xl-4 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;">Higher Memory Bandwidth</h4>
                        <p class="mb-0">Intel® Stratix® 10 MX devices offer 10X more bandwidth versus current discrete memory solutions such as DDR4 SDRAM. Traditional DDR4 DIMMs provide ~21 Gbps bandwidth while 1 HBM2 tile provides up to 256 Gbps. Intel® Stratix® 10 MX devices integrate up to two HBM2 devices in a single package, enabling a maximum memory bandwidth of up to 512 Gbps.</p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-4 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;">Lower Power and Optimum Performance/Watt</h4>
                        <p class="mb-0">Intel® Stratix® 10 MX devices integrate HBM2 memory next to the core fabric. The interconnect between the core fabric and memory is significantly shorter, which reduces the amount of power traditionally spent driving long PCB traces. The traces are unterminated and there is reduced capacitive loading, which results in lower I/O current consumption. The net result is lower system power and optimum performance per watt.</p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-4 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;">Factor and Ease of Use</h4>
                        <p class="mb-0">The Intel® Stratix® 10 MX package integrates memory components, reducing the complexity of the PCB design. This implementation enables a smaller form factor and a simple usage model, resulting in a highly flexible, easy to use, scalable solution. One example of this feature is with the embedded SRAM (eSRAM), which supplements already existing block RAM with higher bandwidth 11.25X more aggregate (read and write) bandwidth and 2.6X total lower power relative to discrete QDR IV-10661.The enhanced embedded SRAM is ideal for applications requiring highest levels of random transaction rates (RTR), helping replace or minimize the need for discrete QDR, and zero EMIF I/O consumption.</p>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->
    
    <!----------------------------- Chip-Level --------------------------------------->
    <section>
        <div style="text-align: center; background-color: #F7F7F7;" class="mv_coman_padd">
            <div class="container">
                <h1 style="font-weight: 350;">Chip-Level Integration Using EMIB</h1>
                <p class="mb-0">An innovative Embedded Multi-Die Interconnect Bridge (EMIB) packaging technology, developed by Intel, enables effective in-package integration of system-critical components such as analog, memory, ASICs, CPU, etc. EMIB offers a simpler manufacturing flow compared to other in-package integration technologies. EMIB eliminates the use of through silicon vias (TSV) and specialized interposer silicon. The result is highly integrated, system-in-package products that offer higher performance, less complexity, and superior signal and power integrity. <a class="b_special_a1" href="">Learn more about Intel EMIB Technology</a>.</p>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!----------------------------- Memory --------------------------------------->
    <section>
        <div style="text-align: center;" class="mv_coman_padd">
            <div class="container">
                <h1 style="font-weight: 350;">Memory</h1>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!------------------------------------- Far Memory ---------------------------------->
    <section>
        <div style="padding-bottom: 2em; padding-top: 2em;" class="mv_transceiver_padd">
            <div class="container">
                <div class="row justify-content-center">
                    <div class="col-xxl-6 col-xl-6 col-lg-7 col-md-6">
                        <div class="mv_silder_flex">
                            <div class="item">
                                <div class="mv_industry_download" data-bs-toggle="modal" data-bs-target="#mv_developer_usability_1">
                                    <i class="fa-solid fa-up-right-and-down-left-from-center"></i>
                                    <a href=""></a>
                                </div>
                                <img class="w-100" src="/img/mv_image/technology-s10-dram-sip-near-far-memory.png-16x9.jpg.rendition.intel.web.1072.603.jpg" alt="">
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!----------------------------- FPGA with --------------------------------------->
    <section>
        <div class="mv_coman_padd">
            <div class="container">
                <h3 style="font-weight: 350;">FPGA with Near Memory in Package</h3>
                <p class="mb-2">Intel's near memory solutions integrate high-density DRAM close to the FPGA, within the same package. In this configuration, the in-package memory is accessible significantly faster, up to 10X higher bandwidth when compared to traditional main memory. A near-memory configuration also reduces system power by reducing traces between the FPGA and memory, while also reducing board area.</p>
                <p class="mb-0">DRAM system-in-package (SiP) solutions leverage high-bandwidth memory 2 (HBM2) to eliminate memory bandwidth bottlenecks in high-performance systems that are processing an ever-increasing amount of data; including data center, broadcast, wireline networking, and high-performance computing systems.</p>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!----------------------------- HBM2 DRAM --------------------------------------->
    <section>
        <div class="mv_coman_padd">
            <div class="container">
                <h3 style="font-weight: 350;">HBM2 DRAM</h3>
                <p class="mb-2">HBM2 DRAM is a 3D memory that vertically stacks multiple DRAM die using through silicon via (TSV) technology. Compared to discrete DDR-based solutions, HBM2 DRAM provides higher memory bandwidth, lower system power, and smaller form factor, thereby providing the best bandwidth/watt.</p>
                <p class="mb-0">Intel® Stratix® 10 MX devices integrate HBM2 tiles alongside a high-performance monolithic 14 nm FPGA die to offer over 10X higher memory bandwidth relative to discrete DRAM solutions.</p>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!-------------------------------- Related Links ---------------------------------->
    <section>
        <div class="mv_discover_more_padd">
            <div class="container">
                <h2 class="mb-3" style="font-weight: 350;">Related Links</h2>
                <div class="row mv_intel_tiber_content">
                    <div class="mv_intel_tiber col-xxl-4 col-md-6">
                        <div class="mv_intel_card">
                            <div style="align-content: center;">
                                <a href="" class="dk_issue">Enabling Next-Gen Platforms with 3D SiP​</a>
                            </div>
                        </div>
                    </div>
                    <div class="mv_intel_tiber col-xxl-4 col-md-6">
                        <div class="mv_intel_card">
                            <div style="align-content: center;">
                                <a href="" class="dk_issue">Achieving the Highest Levels of Integration</a>
                            </div>
                        </div>
                    </div>
                    <div class="mv_intel_tiber col-xxl-4 col-md-6">
                        <div class="mv_intel_card">
                            <div style="align-content: center;">
                                <a href="" class="dk_issue">Virtual Tour Video</a>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!------------------------- Additional Resources --------------------------->
    <section>
        <div class="mv_add_padd">
            <div class="container">
                <div class="mv_add_main">
                    <h1 style="font-weight: 350;">Additional Resources</h2>
                    <p>Explore more content related to Altera® FPGA devices such as development boards, intellectual property, support and more.</p>
                    <div class="row">
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/support-resources-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="/vaidikhtml/mv_developer_learn/developer_get_help_FPGA_support.html">Support Resources</a></h4>
                                    <p>Resource center for training, documentation, downloads, tools and support options.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/development-kits-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="">Development Boards</a></h4>
                                    <p>Get started with our FPGA and accelerate your time-to-market with Altera-validated hardware and designs.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/intellectual-property-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="">Intellectual Property</a></h4>
                                    <p>Shorten your design cycle with a broad portfolio of Altera-validated IP cores and reference designs.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/design-tools-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="/Product/B10_intel_Quarts.html">FPGA Design Software</a></h4>
                                    <p>Explore Quartus Prime Software and our suite of productivity-enhancing tools to help you rapidly complete your hardware and software designs.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/contact-sales-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="/vaidikhtml/mv_product/agilex_5_FPGAs_and_SoC_FPGAs_contact_us.html">Contact Sales</a></h4>
                                    <p>Get in touch with sales for your Altera® FPGA product design and acceleration needs.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/where-to-buy-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="">Where to Buy</a></h4>
                                    <p>Contact an Altera® Authorized Distributor today.</p>
                                </div>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!-- footer -->
    <footer>
        <div id="footer"></div>
    </footer>

    <!------------------------------------ Model ----------------------------------->
    <!-- Far Memory -->
    <div class="modal" id="mv_developer_usability_1" tabindex="-1">
        <div class="modal-dialog mv_industry_dialog">
            <div class="modal-content mv_industry_model_content">
                <div class="modal-body mv_industry_body">
                    <button type="button" data-bs-dismiss="modal" aria-label="Close">
                        <span><i class="fa-solid fa-xmark"></i></span>
                    </button>
                    <div class="mv_enlarged-image">
                        <img src="/img/mv_image/technology-s10-dram-sip-near-far-memory.png-16x9.jpg.rendition.intel.web.1920.1080.jpg" alt="">
                    </div>
                </div>
            </div>
        </div>
    </div>
    <!-- --------------------------------------------------------------------- -->

</body>

    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/js/bootstrap.bundle.min.js" integrity="sha384-MrcW6ZMFYlzcLA8Nl+NtUVF0sA7MsXsP1UyJoMp4YLEuNSfAP+JcXn/tWtIaxVXM" crossorigin="anonymous"></script>

    <script>
        // navbar include
        fetch('/y_index/y_navbar.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('navbar').innerHTML = data;
            });
        // footer include 
        fetch('/y_index/y_footer.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('footer').innerHTML = data;
            });
    </script>

</html>