# Generated by Yosys 0.12+54 (git sha1 59a715034, clang 10.0.0-4ubuntu1 -fPIC -Os)
autoidx 5110
attribute \src "myRiscv.sv:2.1-696.10"
module \myRiscv
  attribute \src "myRiscv.sv:181.5-186.8"
  wire width 5 $0$memwr$\mem$myRiscv.sv:183$1_ADDR[4:0]$25
  attribute \src "myRiscv.sv:181.5-186.8"
  wire width 32 $0$memwr$\mem$myRiscv.sv:183$1_DATA[31:0]$26
  attribute \src "myRiscv.sv:181.5-186.8"
  wire width 32 $0$memwr$\mem$myRiscv.sv:183$1_EN[31:0]$27
  attribute \src "myRiscv.sv:181.5-186.8"
  wire width 5 $0$memwr$\mem$myRiscv.sv:185$2_ADDR[4:0]$28
  attribute \src "myRiscv.sv:181.5-186.8"
  wire width 32 $0$memwr$\mem$myRiscv.sv:185$2_DATA[31:0]$29
  attribute \src "myRiscv.sv:181.5-186.8"
  wire width 32 $0$memwr$\mem$myRiscv.sv:185$2_EN[31:0]$30
  attribute \src "myRiscv.sv:0.0-0.0"
  wire width 4 $10\alu_ctrl[3:0]
  attribute \src "myRiscv.sv:0.0-0.0"
  wire $10\ctrl_instr_trap[0:0]
  attribute \src "myRiscv.sv:0.0-0.0"
  wire width 3 $10\imm_sel[2:0]
  attribute \src "myRiscv.sv:0.0-0.0"
  wire width 2 $10\pc_sel[1:0]
  attribute \src "myRiscv.sv:0.0-0.0"
  wire width 2 $10\rd_data_sel[1:0]
  attribute \src "myRiscv.sv:0.0-0.0"
  wire $10\rf_wr_en[0:0]
  attribute \src "myRiscv.sv:0.0-0.0"
  wire $10\src_1_sel[0:0]
  attribute \src "myRiscv.sv:0.0-0.0"
  wire $10\src_2_sel[0:0]
  attribute \src "myRiscv.sv:0.0-0.0"
  wire width 4 $2\alu_ctrl[3:0]
  attribute \src "myRiscv.sv:0.0-0.0"
  wire $2\ctrl_instr_trap[0:0]
  attribute \src "myRiscv.sv:0.0-0.0"
  wire width 3 $2\imm_sel[2:0]
  attribute \src "myRiscv.sv:0.0-0.0"
  wire width 3 $2\ld_ctrl[2:0]
  attribute \src "myRiscv.sv:0.0-0.0"
  wire width 2 $2\rd_data_sel[1:0]
  attribute \src "myRiscv.sv:0.0-0.0"
  wire $2\rf_wr_en[0:0]
  attribute \src "myRiscv.sv:0.0-0.0"
  wire $2\src_1_sel[0:0]
  attribute \src "myRiscv.sv:0.0-0.0"
  wire $2\src_2_sel[0:0]
  attribute \src "myRiscv.sv:0.0-0.0"
  wire width 4 $3\alu_ctrl[3:0]
  attribute \src "myRiscv.sv:0.0-0.0"
  wire $3\ctrl_instr_trap[0:0]
  attribute \src "myRiscv.sv:0.0-0.0"
  wire width 3 $3\imm_sel[2:0]
  attribute \src "myRiscv.sv:0.0-0.0"
  wire width 2 $3\rd_data_sel[1:0]
  attribute \src "myRiscv.sv:0.0-0.0"
  wire $3\rf_wr_en[0:0]
  attribute \src "myRiscv.sv:0.0-0.0"
  wire $3\src_1_sel[0:0]
  attribute \src "myRiscv.sv:0.0-0.0"
  wire $3\src_2_sel[0:0]
  attribute \src "myRiscv.sv:0.0-0.0"
  wire width 4 $4\alu_ctrl[3:0]
  attribute \src "myRiscv.sv:0.0-0.0"
  wire $4\ctrl_instr_trap[0:0]
  attribute \src "myRiscv.sv:0.0-0.0"
  wire width 3 $4\imm_sel[2:0]
  attribute \src "myRiscv.sv:0.0-0.0"
  wire width 2 $4\rd_data_sel[1:0]
  attribute \src "myRiscv.sv:0.0-0.0"
  wire $4\rf_wr_en[0:0]
  attribute \src "myRiscv.sv:0.0-0.0"
  wire $4\src_1_sel[0:0]
  attribute \src "myRiscv.sv:0.0-0.0"
  wire $4\src_2_sel[0:0]
  attribute \src "myRiscv.sv:0.0-0.0"
  wire width 4 $5\alu_ctrl[3:0]
  attribute \src "myRiscv.sv:0.0-0.0"
  wire $5\ctrl_instr_trap[0:0]
  attribute \src "myRiscv.sv:0.0-0.0"
  wire width 3 $5\imm_sel[2:0]
  attribute \src "myRiscv.sv:0.0-0.0"
  wire $5\src_1_sel[0:0]
  attribute \src "myRiscv.sv:0.0-0.0"
  wire $5\src_2_sel[0:0]
  attribute \src "myRiscv.sv:0.0-0.0"
  wire width 4 $5\wr_en[3:0]
  attribute \src "myRiscv.sv:0.0-0.0"
  wire width 4 $6\alu_ctrl[3:0]
  attribute \src "myRiscv.sv:0.0-0.0"
  wire $6\ctrl_instr_trap[0:0]
  attribute \src "myRiscv.sv:0.0-0.0"
  wire width 2 $6\rd_data_sel[1:0]
  attribute \src "myRiscv.sv:0.0-0.0"
  wire $6\rf_wr_en[0:0]
  attribute \src "myRiscv.sv:0.0-0.0"
  wire $6\src_1_sel[0:0]
  attribute \src "myRiscv.sv:0.0-0.0"
  wire width 4 $7\alu_ctrl[3:0]
  attribute \src "myRiscv.sv:0.0-0.0"
  wire $7\ctrl_instr_trap[0:0]
  attribute \src "myRiscv.sv:0.0-0.0"
  wire width 2 $7\rd_data_sel[1:0]
  attribute \src "myRiscv.sv:0.0-0.0"
  wire $7\rf_wr_en[0:0]
  attribute \src "myRiscv.sv:0.0-0.0"
  wire $7\src_1_sel[0:0]
  attribute \src "myRiscv.sv:0.0-0.0"
  wire width 4 $8\alu_ctrl[3:0]
  attribute \src "myRiscv.sv:0.0-0.0"
  wire $8\ctrl_instr_trap[0:0]
  attribute \src "myRiscv.sv:0.0-0.0"
  wire width 2 $8\rd_data_sel[1:0]
  attribute \src "myRiscv.sv:0.0-0.0"
  wire $8\rf_wr_en[0:0]
  attribute \src "myRiscv.sv:0.0-0.0"
  wire $8\src_1_sel[0:0]
  attribute \src "myRiscv.sv:0.0-0.0"
  wire width 4 $9\alu_ctrl[3:0]
  attribute \src "myRiscv.sv:0.0-0.0"
  wire $9\ctrl_instr_trap[0:0]
  attribute \src "myRiscv.sv:0.0-0.0"
  wire width 3 $9\imm_sel[2:0]
  wire $9\pc_sel[1:0]
  attribute \src "myRiscv.sv:0.0-0.0"
  wire $9\src_1_sel[0:0]
  attribute \src "myRiscv.sv:129.51-129.70"
  wire width 64 $add$myRiscv.sv:129$16_Y
  attribute \src "myRiscv.sv:223.45-223.64"
  wire width 33 $add$myRiscv.sv:223$49_Y
  attribute \src "myRiscv.sv:287.36-287.55"
  wire width 32 $and$myRiscv.sv:287$64_Y
  attribute \src "myRiscv.sv:467.51-467.73"
  wire $and$myRiscv.sv:467$87_Y
  attribute \src "myRiscv.sv:469.46-469.68"
  wire $and$myRiscv.sv:469$89_Y
  attribute \src "myRiscv.sv:469.46-469.80"
  wire $and$myRiscv.sv:469$90_Y
  attribute \src "myRiscv.sv:469.46-469.92"
  wire $and$myRiscv.sv:469$91_Y
  wire $auto$opt_dff.cc:197:make_patterns_logic$5015
  wire $auto$opt_dff.cc:197:make_patterns_logic$5018
  wire $auto$opt_dff.cc:197:make_patterns_logic$5021
  wire $auto$opt_dff.cc:197:make_patterns_logic$5024
  wire $auto$opt_dff.cc:197:make_patterns_logic$5027
  wire $auto$opt_dff.cc:197:make_patterns_logic$5030
  wire $auto$opt_dff.cc:197:make_patterns_logic$5033
  wire $auto$opt_dff.cc:197:make_patterns_logic$5036
  wire $auto$opt_dff.cc:197:make_patterns_logic$5039
  wire $auto$opt_dff.cc:197:make_patterns_logic$5042
  wire $auto$opt_dff.cc:197:make_patterns_logic$5045
  wire $auto$opt_dff.cc:197:make_patterns_logic$5048
  wire $auto$opt_dff.cc:197:make_patterns_logic$5051
  wire $auto$opt_dff.cc:197:make_patterns_logic$5054
  wire $auto$opt_dff.cc:197:make_patterns_logic$5057
  wire $auto$opt_dff.cc:197:make_patterns_logic$5060
  wire $auto$opt_dff.cc:197:make_patterns_logic$5063
  wire $auto$opt_dff.cc:197:make_patterns_logic$5066
  wire $auto$opt_dff.cc:197:make_patterns_logic$5069
  wire $auto$opt_dff.cc:197:make_patterns_logic$5072
  wire $auto$opt_dff.cc:197:make_patterns_logic$5075
  wire $auto$opt_dff.cc:197:make_patterns_logic$5078
  wire $auto$opt_dff.cc:197:make_patterns_logic$5081
  wire $auto$opt_dff.cc:197:make_patterns_logic$5084
  wire $auto$opt_dff.cc:197:make_patterns_logic$5087
  wire $auto$opt_dff.cc:197:make_patterns_logic$5090
  wire $auto$opt_dff.cc:197:make_patterns_logic$5093
  wire $auto$opt_dff.cc:197:make_patterns_logic$5096
  wire $auto$opt_dff.cc:197:make_patterns_logic$5099
  wire $auto$opt_dff.cc:197:make_patterns_logic$5102
  wire $auto$opt_dff.cc:197:make_patterns_logic$5105
  wire $auto$opt_dff.cc:197:make_patterns_logic$5108
  wire $auto$opt_reduce.cc:134:opt_mux$3849
  wire $auto$opt_reduce.cc:134:opt_mux$3855
  wire $auto$rtlil.cc:2376:And$4414
  wire $auto$rtlil.cc:2376:And$4422
  wire $auto$rtlil.cc:2376:And$4424
  wire $auto$rtlil.cc:2376:And$4426
  wire $auto$rtlil.cc:2376:And$4436
  wire $auto$rtlil.cc:2376:And$4444
  wire $auto$rtlil.cc:2376:And$4446
  wire $auto$rtlil.cc:2376:And$4448
  wire $auto$rtlil.cc:2376:And$4456
  wire $auto$rtlil.cc:2376:And$4458
  wire $auto$rtlil.cc:2376:And$4466
  wire $auto$rtlil.cc:2376:And$4468
  wire $auto$rtlil.cc:2376:And$4476
  wire $auto$rtlil.cc:2376:And$4478
  wire $auto$rtlil.cc:2376:And$4486
  wire $auto$rtlil.cc:2376:And$4488
  wire $auto$rtlil.cc:2376:And$4494
  wire $auto$rtlil.cc:2376:And$4496
  wire $auto$rtlil.cc:2376:And$4502
  wire $auto$rtlil.cc:2376:And$4504
  wire $auto$rtlil.cc:2376:And$4512
  wire $auto$rtlil.cc:2376:And$4514
  wire $auto$rtlil.cc:2376:And$4522
  wire $auto$rtlil.cc:2376:And$4524
  wire $auto$rtlil.cc:2376:And$4530
  wire $auto$rtlil.cc:2376:And$4536
  wire $auto$rtlil.cc:2376:And$4542
  wire $auto$rtlil.cc:2376:And$4548
  wire $auto$rtlil.cc:2376:And$4554
  wire $auto$rtlil.cc:2376:And$4560
  wire $auto$rtlil.cc:2376:And$4568
  wire $auto$rtlil.cc:2376:And$4570
  wire $auto$rtlil.cc:2376:And$4572
  wire $auto$rtlil.cc:2376:And$4580
  wire $auto$rtlil.cc:2376:And$4582
  wire $auto$rtlil.cc:2376:And$4584
  wire $auto$rtlil.cc:2376:And$4590
  wire $auto$rtlil.cc:2376:And$4596
  wire $auto$rtlil.cc:2376:And$4602
  wire $auto$rtlil.cc:2376:And$4608
  wire $auto$rtlil.cc:2376:And$4614
  wire $auto$rtlil.cc:2376:And$4620
  wire $auto$rtlil.cc:2376:And$4626
  wire $auto$rtlil.cc:2376:And$4628
  wire $auto$rtlil.cc:2376:And$4634
  wire $auto$rtlil.cc:2376:And$4636
  wire $auto$rtlil.cc:2376:And$4642
  wire $auto$rtlil.cc:2376:And$4648
  wire $auto$rtlil.cc:2376:And$4654
  wire $auto$rtlil.cc:2376:And$4660
  wire $auto$rtlil.cc:2376:And$4666
  wire $auto$rtlil.cc:2376:And$4672
  wire $auto$rtlil.cc:2376:And$4680
  wire $auto$rtlil.cc:2376:And$4682
  wire $auto$rtlil.cc:2376:And$4684
  wire $auto$rtlil.cc:2376:And$4692
  wire $auto$rtlil.cc:2376:And$4694
  wire $auto$rtlil.cc:2376:And$4696
  wire $auto$rtlil.cc:2376:And$4702
  wire $auto$rtlil.cc:2376:And$4708
  wire $auto$rtlil.cc:2376:And$4714
  wire $auto$rtlil.cc:2376:And$4720
  wire $auto$rtlil.cc:2376:And$4726
  wire $auto$rtlil.cc:2376:And$4732
  wire $auto$rtlil.cc:2376:And$4738
  wire $auto$rtlil.cc:2376:And$4740
  wire $auto$rtlil.cc:2376:And$4746
  wire $auto$rtlil.cc:2376:And$4748
  wire $auto$rtlil.cc:2376:And$4754
  wire $auto$rtlil.cc:2376:And$4760
  wire $auto$rtlil.cc:2376:And$4766
  wire $auto$rtlil.cc:2376:And$4772
  wire $auto$rtlil.cc:2376:And$4778
  wire $auto$rtlil.cc:2376:And$4784
  wire $auto$rtlil.cc:2376:And$4790
  wire $auto$rtlil.cc:2376:And$4792
  wire $auto$rtlil.cc:2376:And$4794
  wire $auto$rtlil.cc:2376:And$4800
  wire $auto$rtlil.cc:2376:And$4802
  wire $auto$rtlil.cc:2376:And$4804
  wire $auto$rtlil.cc:2376:And$4810
  wire $auto$rtlil.cc:2376:And$4816
  wire $auto$rtlil.cc:2376:And$4822
  wire $auto$rtlil.cc:2376:And$4828
  wire $auto$rtlil.cc:2376:And$4834
  wire $auto$rtlil.cc:2376:And$4840
  wire $auto$rtlil.cc:2376:And$4846
  wire $auto$rtlil.cc:2376:And$4848
  wire $auto$rtlil.cc:2376:And$4854
  wire $auto$rtlil.cc:2376:And$4856
  wire $auto$rtlil.cc:2376:And$4862
  wire $auto$rtlil.cc:2376:And$4868
  wire $auto$rtlil.cc:2376:And$4874
  wire $auto$rtlil.cc:2376:And$4880
  wire $auto$rtlil.cc:2376:And$4886
  wire $auto$rtlil.cc:2376:And$4892
  wire $auto$rtlil.cc:2384:Eq$4410
  wire $auto$rtlil.cc:2384:Eq$4412
  wire $auto$rtlil.cc:2384:Eq$4416
  wire $auto$rtlil.cc:2384:Eq$4418
  wire $auto$rtlil.cc:2384:Eq$4420
  wire $auto$rtlil.cc:2384:Eq$4432
  wire $auto$rtlil.cc:2384:Eq$4434
  wire $auto$rtlil.cc:2384:Eq$4438
  wire $auto$rtlil.cc:2384:Eq$4440
  wire $auto$rtlil.cc:2384:Eq$4442
  wire width 4 $auto$rtlil.cc:3097:Anyseq$4898
  wire width 3 $auto$rtlil.cc:3097:Anyseq$4900
  wire width 2 $auto$rtlil.cc:3097:Anyseq$4902
  wire $auto$rtlil.cc:3097:Anyseq$4904
  wire $auto$rtlil.cc:3097:Anyseq$4906
  wire width 4 $auto$rtlil.cc:3097:Anyseq$4908
  wire width 3 $auto$rtlil.cc:3097:Anyseq$4910
  wire $auto$rtlil.cc:3097:Anyseq$4912
  wire width 4 $auto$rtlil.cc:3097:Anyseq$4914
  wire width 2 $auto$rtlil.cc:3097:Anyseq$4916
  wire $auto$rtlil.cc:3097:Anyseq$4918
  wire width 4 $auto$rtlil.cc:3097:Anyseq$4920
  wire width 2 $auto$rtlil.cc:3097:Anyseq$4922
  wire $auto$rtlil.cc:3097:Anyseq$4924
  wire width 4 $auto$rtlil.cc:3097:Anyseq$4926
  wire width 2 $auto$rtlil.cc:3097:Anyseq$4928
  wire $auto$rtlil.cc:3097:Anyseq$4930
  wire width 4 $auto$rtlil.cc:3097:Anyseq$4932
  wire width 3 $auto$rtlil.cc:3097:Anyseq$4934
  wire $auto$rtlil.cc:3097:Anyseq$4936
  wire $auto$rtlil.cc:3097:Anyseq$4938
  wire width 4 $auto$rtlil.cc:3097:Anyseq$4940
  wire width 3 $auto$rtlil.cc:3097:Anyseq$4942
  wire width 2 $auto$rtlil.cc:3097:Anyseq$4944
  wire $auto$rtlil.cc:3097:Anyseq$4946
  wire $auto$rtlil.cc:3097:Anyseq$4948
  wire width 4 $auto$rtlil.cc:3097:Anyseq$4950
  wire width 3 $auto$rtlil.cc:3097:Anyseq$4952
  wire width 2 $auto$rtlil.cc:3097:Anyseq$4954
  wire $auto$rtlil.cc:3097:Anyseq$4956
  wire $auto$rtlil.cc:3097:Anyseq$4958
  wire width 4 $auto$rtlil.cc:3097:Anyseq$4960
  wire width 3 $auto$rtlil.cc:3097:Anyseq$4962
  wire width 3 $auto$rtlil.cc:3097:Anyseq$4964
  wire width 2 $auto$rtlil.cc:3097:Anyseq$4966
  wire $auto$rtlil.cc:3097:Anyseq$4968
  wire $auto$rtlil.cc:3097:Anyseq$4970
  wire width 4 $auto$rtlil.cc:3097:Anyseq$4972
  wire width 3 $auto$rtlil.cc:3097:Anyseq$4974
  wire width 3 $auto$rtlil.cc:3097:Anyseq$4976
  wire width 2 $auto$rtlil.cc:3097:Anyseq$4978
  wire $auto$rtlil.cc:3097:Anyseq$4980
  wire $auto$rtlil.cc:3097:Anyseq$4982
  wire width 32 $auto$rtlil.cc:3097:Anyseq$4984
  wire width 32 $auto$rtlil.cc:3097:Anyseq$4986
  wire width 32 $auto$rtlil.cc:3097:Anyseq$4988
  wire $auto$rtlil.cc:3097:Anyseq$4990
  wire width 32 $auto$rtlil.cc:3097:Anyseq$4992
  wire width 5 $auto$rtlil.cc:3097:Anyseq$4994
  wire width 32 $auto$rtlil.cc:3097:Anyseq$4996
  wire width 5 $auto$rtlil.cc:3097:Anyseq$4998
  wire width 32 $auto$rtlil.cc:3097:Anyseq$5000
  wire width 32 $auto$rtlil.cc:3097:Anyseq$5002
  wire width 32 $auto$rtlil.cc:3097:Anyseq$5004
  wire width 32 $auto$rtlil.cc:3097:Anyseq$5006
  attribute \src "myRiscv.sv:245.37-245.74"
  wire width 32 $auto$wreduce.cc:454:run$3857
  attribute \src "myRiscv.sv:585.42-585.128"
  wire width 2 $auto$wreduce.cc:454:run$3858
  attribute \src "myRiscv.sv:603.38-603.101"
  wire width 2 $auto$wreduce.cc:454:run$3859
  attribute \src "myRiscv.sv:183.34-183.54"
  wire $eq$myRiscv.sv:183$38_Y
  attribute \src "myRiscv.sv:190.23-190.45"
  wire $eq$myRiscv.sv:190$42_Y
  attribute \src "myRiscv.sv:191.23-191.45"
  wire $eq$myRiscv.sv:191$45_Y
  attribute \src "myRiscv.sv:233.39-233.49"
  wire $eq$myRiscv.sv:233$56_Y
  attribute \src "myRiscv.sv:399.33-399.49"
  wire $eq$myRiscv.sv:399$69_Y
  attribute \src "myRiscv.sv:399.53-399.69"
  wire $eq$myRiscv.sv:399$70_Y
  attribute \src "myRiscv.sv:399.73-399.89"
  wire $eq$myRiscv.sv:399$72_Y
  attribute \src "myRiscv.sv:431.33-431.49"
  wire $eq$myRiscv.sv:431$78_Y
  attribute \src "myRiscv.sv:445.38-445.54"
  wire $eq$myRiscv.sv:445$81_Y
  attribute \src "myRiscv.sv:506.33-506.49"
  wire $eq$myRiscv.sv:506$103_Y
  attribute \src "myRiscv.sv:565.33-565.49"
  wire $eq$myRiscv.sv:565$114_Y
  attribute \src "myRiscv.sv:431.33-431.67"
  wire $logic_and$myRiscv.sv:431$80_Y
  attribute \src "myRiscv.sv:445.59-445.97"
  wire $logic_and$myRiscv.sv:445$84_Y
  attribute \src "myRiscv.sv:445.38-445.98"
  wire $logic_and$myRiscv.sv:445$85_Y
  attribute \src "myRiscv.sv:475.33-475.69"
  wire $logic_and$myRiscv.sv:475$94_Y
  attribute \src "myRiscv.sv:475.33-475.89"
  wire $logic_and$myRiscv.sv:475$96_Y
  attribute \src "myRiscv.sv:506.33-506.93"
  wire $logic_and$myRiscv.sv:506$107_Y
  attribute \src "myRiscv.sv:110.29-110.75"
  wire $logic_or$myRiscv.sv:110$10_Y
  attribute \src "myRiscv.sv:225.39-225.85"
  wire $logic_or$myRiscv.sv:225$52_Y
  attribute \src "myRiscv.sv:399.33-399.69"
  wire $logic_or$myRiscv.sv:399$71_Y
  attribute \src "myRiscv.sv:399.33-399.89"
  wire $logic_or$myRiscv.sv:399$73_Y
  attribute \src "myRiscv.sv:565.33-565.69"
  wire $logic_or$myRiscv.sv:565$116_Y
  attribute \src "myRiscv.sv:585.43-585.88"
  wire $logic_or$myRiscv.sv:585$119_Y
  attribute \src "myRiscv.sv:591.52-591.98"
  wire $logic_or$myRiscv.sv:591$125_Y
  attribute \src "myRiscv.sv:632.45-632.81"
  wire $logic_or$myRiscv.sv:632$142_Y
  attribute \src "myRiscv.sv:252.37-252.78"
  wire width 32 $lt$myRiscv.sv:252$59_Y
  wire width 32 $memory\mem$rdmux[0][0][0]$a$4131
  wire width 32 $memory\mem$rdmux[0][0][0]$b$4132
  wire width 32 $memory\mem$rdmux[0][1][0]$a$4134
  wire width 32 $memory\mem$rdmux[0][1][0]$b$4135
  wire width 32 $memory\mem$rdmux[0][1][1]$a$4137
  wire width 32 $memory\mem$rdmux[0][1][1]$b$4138
  wire width 32 $memory\mem$rdmux[0][2][0]$a$4140
  wire width 32 $memory\mem$rdmux[0][2][0]$b$4141
  wire width 32 $memory\mem$rdmux[0][2][1]$a$4143
  wire width 32 $memory\mem$rdmux[0][2][1]$b$4144
  wire width 32 $memory\mem$rdmux[0][2][2]$a$4146
  wire width 32 $memory\mem$rdmux[0][2][2]$b$4147
  wire width 32 $memory\mem$rdmux[0][2][3]$a$4149
  wire width 32 $memory\mem$rdmux[0][2][3]$b$4150
  wire width 32 $memory\mem$rdmux[0][3][0]$a$4152
  wire width 32 $memory\mem$rdmux[0][3][0]$b$4153
  wire width 32 $memory\mem$rdmux[0][3][1]$a$4155
  wire width 32 $memory\mem$rdmux[0][3][1]$b$4156
  wire width 32 $memory\mem$rdmux[0][3][2]$a$4158
  wire width 32 $memory\mem$rdmux[0][3][2]$b$4159
  wire width 32 $memory\mem$rdmux[0][3][3]$a$4161
  wire width 32 $memory\mem$rdmux[0][3][3]$b$4162
  wire width 32 $memory\mem$rdmux[0][3][4]$a$4164
  wire width 32 $memory\mem$rdmux[0][3][4]$b$4165
  wire width 32 $memory\mem$rdmux[0][3][5]$a$4167
  wire width 32 $memory\mem$rdmux[0][3][5]$b$4168
  wire width 32 $memory\mem$rdmux[0][3][6]$a$4170
  wire width 32 $memory\mem$rdmux[0][3][6]$b$4171
  wire width 32 $memory\mem$rdmux[0][3][7]$a$4173
  wire width 32 $memory\mem$rdmux[0][3][7]$b$4174
  wire width 32 $memory\mem$rdmux[1][0][0]$a$4224
  wire width 32 $memory\mem$rdmux[1][0][0]$b$4225
  wire width 32 $memory\mem$rdmux[1][1][0]$a$4227
  wire width 32 $memory\mem$rdmux[1][1][0]$b$4228
  wire width 32 $memory\mem$rdmux[1][1][1]$a$4230
  wire width 32 $memory\mem$rdmux[1][1][1]$b$4231
  wire width 32 $memory\mem$rdmux[1][2][0]$a$4233
  wire width 32 $memory\mem$rdmux[1][2][0]$b$4234
  wire width 32 $memory\mem$rdmux[1][2][1]$a$4236
  wire width 32 $memory\mem$rdmux[1][2][1]$b$4237
  wire width 32 $memory\mem$rdmux[1][2][2]$a$4239
  wire width 32 $memory\mem$rdmux[1][2][2]$b$4240
  wire width 32 $memory\mem$rdmux[1][2][3]$a$4242
  wire width 32 $memory\mem$rdmux[1][2][3]$b$4243
  wire width 32 $memory\mem$rdmux[1][3][0]$a$4245
  wire width 32 $memory\mem$rdmux[1][3][0]$b$4246
  wire width 32 $memory\mem$rdmux[1][3][1]$a$4248
  wire width 32 $memory\mem$rdmux[1][3][1]$b$4249
  wire width 32 $memory\mem$rdmux[1][3][2]$a$4251
  wire width 32 $memory\mem$rdmux[1][3][2]$b$4252
  wire width 32 $memory\mem$rdmux[1][3][3]$a$4254
  wire width 32 $memory\mem$rdmux[1][3][3]$b$4255
  wire width 32 $memory\mem$rdmux[1][3][4]$a$4257
  wire width 32 $memory\mem$rdmux[1][3][4]$b$4258
  wire width 32 $memory\mem$rdmux[1][3][5]$a$4260
  wire width 32 $memory\mem$rdmux[1][3][5]$b$4261
  wire width 32 $memory\mem$rdmux[1][3][6]$a$4263
  wire width 32 $memory\mem$rdmux[1][3][6]$b$4264
  wire width 32 $memory\mem$rdmux[1][3][7]$a$4266
  wire width 32 $memory\mem$rdmux[1][3][7]$b$4267
  wire width 32 $memory\mem$rdmux[2][0][0]$a$4317
  wire width 32 $memory\mem$rdmux[2][0][0]$b$4318
  wire width 32 $memory\mem$rdmux[2][1][0]$a$4320
  wire width 32 $memory\mem$rdmux[2][1][0]$b$4321
  wire width 32 $memory\mem$rdmux[2][1][1]$a$4323
  wire width 32 $memory\mem$rdmux[2][1][1]$b$4324
  wire width 32 $memory\mem$rdmux[2][2][0]$a$4326
  wire width 32 $memory\mem$rdmux[2][2][0]$b$4327
  wire width 32 $memory\mem$rdmux[2][2][1]$a$4329
  wire width 32 $memory\mem$rdmux[2][2][1]$b$4330
  wire width 32 $memory\mem$rdmux[2][2][2]$a$4332
  wire width 32 $memory\mem$rdmux[2][2][2]$b$4333
  wire width 32 $memory\mem$rdmux[2][2][3]$a$4335
  wire width 32 $memory\mem$rdmux[2][2][3]$b$4336
  wire width 32 $memory\mem$rdmux[2][3][0]$a$4338
  wire width 32 $memory\mem$rdmux[2][3][0]$b$4339
  wire width 32 $memory\mem$rdmux[2][3][1]$a$4341
  wire width 32 $memory\mem$rdmux[2][3][1]$b$4342
  wire width 32 $memory\mem$rdmux[2][3][2]$a$4344
  wire width 32 $memory\mem$rdmux[2][3][2]$b$4345
  wire width 32 $memory\mem$rdmux[2][3][3]$a$4347
  wire width 32 $memory\mem$rdmux[2][3][3]$b$4348
  wire width 32 $memory\mem$rdmux[2][3][4]$a$4350
  wire width 32 $memory\mem$rdmux[2][3][4]$b$4351
  wire width 32 $memory\mem$rdmux[2][3][5]$a$4353
  wire width 32 $memory\mem$rdmux[2][3][5]$b$4354
  wire width 32 $memory\mem$rdmux[2][3][6]$a$4356
  wire width 32 $memory\mem$rdmux[2][3][6]$b$4357
  wire width 32 $memory\mem$rdmux[2][3][7]$a$4359
  wire width 32 $memory\mem$rdmux[2][3][7]$b$4360
  wire $memory\mem$wren[0][0][0]$y$4428
  wire $memory\mem$wren[0][1][0]$y$4450
  wire $memory\mem$wren[10][0][0]$y$4604
  wire $memory\mem$wren[10][1][0]$y$4610
  wire $memory\mem$wren[11][0][0]$y$4616
  wire $memory\mem$wren[11][1][0]$y$4622
  wire $memory\mem$wren[12][0][0]$y$4630
  wire $memory\mem$wren[12][1][0]$y$4638
  wire $memory\mem$wren[13][0][0]$y$4644
  wire $memory\mem$wren[13][1][0]$y$4650
  wire $memory\mem$wren[14][0][0]$y$4656
  wire $memory\mem$wren[14][1][0]$y$4662
  wire $memory\mem$wren[15][0][0]$y$4668
  wire $memory\mem$wren[15][1][0]$y$4674
  wire $memory\mem$wren[16][0][0]$y$4686
  wire $memory\mem$wren[16][1][0]$y$4698
  wire $memory\mem$wren[17][0][0]$y$4704
  wire $memory\mem$wren[17][1][0]$y$4710
  wire $memory\mem$wren[18][0][0]$y$4716
  wire $memory\mem$wren[18][1][0]$y$4722
  wire $memory\mem$wren[19][0][0]$y$4728
  wire $memory\mem$wren[19][1][0]$y$4734
  wire $memory\mem$wren[1][0][0]$y$4460
  wire $memory\mem$wren[1][1][0]$y$4470
  wire $memory\mem$wren[20][0][0]$y$4742
  wire $memory\mem$wren[20][1][0]$y$4750
  wire $memory\mem$wren[21][0][0]$y$4756
  wire $memory\mem$wren[21][1][0]$y$4762
  wire $memory\mem$wren[22][0][0]$y$4768
  wire $memory\mem$wren[22][1][0]$y$4774
  wire $memory\mem$wren[23][0][0]$y$4780
  wire $memory\mem$wren[23][1][0]$y$4786
  wire $memory\mem$wren[24][0][0]$y$4796
  wire $memory\mem$wren[24][1][0]$y$4806
  wire $memory\mem$wren[25][0][0]$y$4812
  wire $memory\mem$wren[25][1][0]$y$4818
  wire $memory\mem$wren[26][0][0]$y$4824
  wire $memory\mem$wren[26][1][0]$y$4830
  wire $memory\mem$wren[27][0][0]$y$4836
  wire $memory\mem$wren[27][1][0]$y$4842
  wire $memory\mem$wren[28][0][0]$y$4850
  wire $memory\mem$wren[28][1][0]$y$4858
  wire $memory\mem$wren[29][0][0]$y$4864
  wire $memory\mem$wren[29][1][0]$y$4870
  wire $memory\mem$wren[2][0][0]$y$4480
  wire $memory\mem$wren[2][1][0]$y$4490
  wire $memory\mem$wren[30][0][0]$y$4876
  wire $memory\mem$wren[30][1][0]$y$4882
  wire $memory\mem$wren[31][0][0]$y$4888
  wire $memory\mem$wren[31][1][0]$y$4894
  wire $memory\mem$wren[3][0][0]$y$4498
  wire $memory\mem$wren[3][1][0]$y$4506
  wire $memory\mem$wren[4][0][0]$y$4516
  wire $memory\mem$wren[4][1][0]$y$4526
  wire $memory\mem$wren[5][0][0]$y$4532
  wire $memory\mem$wren[5][1][0]$y$4538
  wire $memory\mem$wren[6][0][0]$y$4544
  wire $memory\mem$wren[6][1][0]$y$4550
  wire $memory\mem$wren[7][0][0]$y$4556
  wire $memory\mem$wren[7][1][0]$y$4562
  wire $memory\mem$wren[8][0][0]$y$4574
  wire $memory\mem$wren[8][1][0]$y$4586
  wire $memory\mem$wren[9][0][0]$y$4592
  wire $memory\mem$wren[9][1][0]$y$4598
  wire width 32 $memory\mem$wrmux[0][0][0]$y$4430
  wire width 32 $memory\mem$wrmux[0][1][0]$y$4452
  wire width 32 $memory\mem$wrmux[10][0][0]$y$4606
  wire width 32 $memory\mem$wrmux[10][1][0]$y$4612
  wire width 32 $memory\mem$wrmux[11][0][0]$y$4618
  wire width 32 $memory\mem$wrmux[11][1][0]$y$4624
  wire width 32 $memory\mem$wrmux[12][0][0]$y$4632
  wire width 32 $memory\mem$wrmux[12][1][0]$y$4640
  wire width 32 $memory\mem$wrmux[13][0][0]$y$4646
  wire width 32 $memory\mem$wrmux[13][1][0]$y$4652
  wire width 32 $memory\mem$wrmux[14][0][0]$y$4658
  wire width 32 $memory\mem$wrmux[14][1][0]$y$4664
  wire width 32 $memory\mem$wrmux[15][0][0]$y$4670
  wire width 32 $memory\mem$wrmux[15][1][0]$y$4676
  wire width 32 $memory\mem$wrmux[16][0][0]$y$4688
  wire width 32 $memory\mem$wrmux[16][1][0]$y$4700
  wire width 32 $memory\mem$wrmux[17][0][0]$y$4706
  wire width 32 $memory\mem$wrmux[17][1][0]$y$4712
  wire width 32 $memory\mem$wrmux[18][0][0]$y$4718
  wire width 32 $memory\mem$wrmux[18][1][0]$y$4724
  wire width 32 $memory\mem$wrmux[19][0][0]$y$4730
  wire width 32 $memory\mem$wrmux[19][1][0]$y$4736
  wire width 32 $memory\mem$wrmux[1][0][0]$y$4462
  wire width 32 $memory\mem$wrmux[1][1][0]$y$4472
  wire width 32 $memory\mem$wrmux[20][0][0]$y$4744
  wire width 32 $memory\mem$wrmux[20][1][0]$y$4752
  wire width 32 $memory\mem$wrmux[21][0][0]$y$4758
  wire width 32 $memory\mem$wrmux[21][1][0]$y$4764
  wire width 32 $memory\mem$wrmux[22][0][0]$y$4770
  wire width 32 $memory\mem$wrmux[22][1][0]$y$4776
  wire width 32 $memory\mem$wrmux[23][0][0]$y$4782
  wire width 32 $memory\mem$wrmux[23][1][0]$y$4788
  wire width 32 $memory\mem$wrmux[24][0][0]$y$4798
  wire width 32 $memory\mem$wrmux[24][1][0]$y$4808
  wire width 32 $memory\mem$wrmux[25][0][0]$y$4814
  wire width 32 $memory\mem$wrmux[25][1][0]$y$4820
  wire width 32 $memory\mem$wrmux[26][0][0]$y$4826
  wire width 32 $memory\mem$wrmux[26][1][0]$y$4832
  wire width 32 $memory\mem$wrmux[27][0][0]$y$4838
  wire width 32 $memory\mem$wrmux[27][1][0]$y$4844
  wire width 32 $memory\mem$wrmux[28][0][0]$y$4852
  wire width 32 $memory\mem$wrmux[28][1][0]$y$4860
  wire width 32 $memory\mem$wrmux[29][0][0]$y$4866
  wire width 32 $memory\mem$wrmux[29][1][0]$y$4872
  wire width 32 $memory\mem$wrmux[2][0][0]$y$4482
  wire width 32 $memory\mem$wrmux[2][1][0]$y$4492
  wire width 32 $memory\mem$wrmux[30][0][0]$y$4878
  wire width 32 $memory\mem$wrmux[30][1][0]$y$4884
  wire width 32 $memory\mem$wrmux[31][0][0]$y$4890
  wire width 32 $memory\mem$wrmux[31][1][0]$y$4896
  wire width 32 $memory\mem$wrmux[3][0][0]$y$4500
  wire width 32 $memory\mem$wrmux[3][1][0]$y$4508
  wire width 32 $memory\mem$wrmux[4][0][0]$y$4518
  wire width 32 $memory\mem$wrmux[4][1][0]$y$4528
  wire width 32 $memory\mem$wrmux[5][0][0]$y$4534
  wire width 32 $memory\mem$wrmux[5][1][0]$y$4540
  wire width 32 $memory\mem$wrmux[6][0][0]$y$4546
  wire width 32 $memory\mem$wrmux[6][1][0]$y$4552
  wire width 32 $memory\mem$wrmux[7][0][0]$y$4558
  wire width 32 $memory\mem$wrmux[7][1][0]$y$4564
  wire width 32 $memory\mem$wrmux[8][0][0]$y$4576
  wire width 32 $memory\mem$wrmux[8][1][0]$y$4588
  wire width 32 $memory\mem$wrmux[9][0][0]$y$4594
  wire width 32 $memory\mem$wrmux[9][1][0]$y$4600
  attribute \src "myRiscv.sv:185.33-185.36"
  wire width 32 $memrd$\mem$myRiscv.sv:185$40_DATA
  attribute \src "myRiscv.sv:190.57-190.60"
  wire width 32 $memrd$\mem$myRiscv.sv:190$43_DATA
  attribute \src "myRiscv.sv:191.57-191.60"
  wire width 32 $memrd$\mem$myRiscv.sv:191$46_DATA
  attribute \src "myRiscv.sv:416.45-416.62"
  wire $ne$myRiscv.sv:416$74_Y
  attribute \src "myRiscv.sv:431.53-431.67"
  wire $ne$myRiscv.sv:431$79_Y
  attribute \src "myRiscv.sv:445.77-445.97"
  wire $ne$myRiscv.sv:445$83_Y
  attribute \src "myRiscv.sv:475.33-475.49"
  wire $ne$myRiscv.sv:475$92_Y
  attribute \src "myRiscv.sv:475.53-475.69"
  wire $ne$myRiscv.sv:475$93_Y
  attribute \src "myRiscv.sv:475.73-475.89"
  wire $ne$myRiscv.sv:475$95_Y
  attribute \src "myRiscv.sv:585.43-585.63"
  wire $ne$myRiscv.sv:585$117_Y
  attribute \src "myRiscv.sv:591.52-591.73"
  wire $ne$myRiscv.sv:591$123_Y
  attribute \src "myRiscv.sv:467.51-467.61"
  wire $not$myRiscv.sv:467$86_Y
  attribute \src "myRiscv.sv:590.45-590.55"
  wire $not$myRiscv.sv:590$122_Y
  attribute \src "myRiscv.sv:280.36-280.55"
  wire width 32 $or$myRiscv.sv:280$63_Y
  attribute \src "myRiscv.sv:490.94-490.115"
  wire $or$myRiscv.sv:490$98_Y
  wire $procmux$2236_CMP
  wire $procmux$2341_CMP
  wire $procmux$2472_CMP
  wire $procmux$2966_CMP
  wire $procmux$3112_CMP
  wire $procmux$3452_CMP
  wire $procmux$3605_CMP
  wire $procmux$3606_CMP
  wire $procmux$3608_CMP
  wire $procmux$3728_CMP
  wire $procmux$3729_CMP
  wire $procmux$3730_CMP
  wire $procmux$3731_CMP
  wire $procmux$3734_CMP
  wire $procmux$3741_CMP
  wire $procmux$3742_CMP
  wire $procmux$3743_CMP
  wire $procmux$3744_CMP
  wire $procmux$3745_CMP
  wire $procmux$3746_CMP
  wire $procmux$3761_CMP
  wire $procmux$3762_CMP
  wire $procmux$3763_CMP
  wire $procmux$3764_CMP
  wire $procmux$3765_CMP
  wire $procmux$3766_CMP
  wire $procmux$3767_CMP
  wire $procmux$3768_CMP
  wire $procmux$3769_CMP
  wire $procmux$3770_CMP
  wire $procmux$3812_CMP
  wire $procmux$3813_CMP
  wire $procmux$3814_CMP
  wire $procmux$3815_CMP
  wire $procmux$3818_CMP
  wire $procmux$3821_CMP
  wire $procmux$3824_CMP
  wire $procmux$3825_CMP
  wire $procmux$3826_CMP
  attribute \src "myRiscv.sv:238.36-238.74"
  wire width 32 signed $shl$myRiscv.sv:238$57_Y
  attribute \src "myRiscv.sv:265.36-265.74"
  wire width 32 signed $shr$myRiscv.sv:265$61_Y
  attribute \src "myRiscv.sv:272.36-272.75"
  wire width 32 signed $sshr$myRiscv.sv:272$62_Y
  attribute \src "myRiscv.sv:231.36-231.73"
  wire width 32 signed $sub$myRiscv.sv:231$55_Y
  attribute \src "myRiscv.sv:166.36-166.67"
  wire width 32 $ternary$myRiscv.sv:166$23_Y
  attribute \src "myRiscv.sv:183.33-183.77"
  wire width 32 $ternary$myRiscv.sv:183$39_Y
  attribute \src "myRiscv.sv:225.38-225.121"
  wire $ternary$myRiscv.sv:225$54_Y
  attribute \src "myRiscv.sv:416.44-416.77"
  wire $ternary$myRiscv.sv:416$75_Y
  attribute \src "myRiscv.sv:425.51-425.84"
  wire $ternary$myRiscv.sv:425$77_Y
  attribute \src "myRiscv.sv:490.41-490.123"
  wire width 4 $ternary$myRiscv.sv:490$100_Y
  attribute \src "myRiscv.sv:591.51-591.113"
  wire $ternary$myRiscv.sv:591$126_Y
  attribute \src "myRiscv.sv:610.47-610.108"
  wire $ternary$myRiscv.sv:610$138_Y
  attribute \src "myRiscv.sv:632.44-632.96"
  wire $ternary$myRiscv.sv:632$143_Y
  attribute \src "myRiscv.sv:636.42-636.96"
  wire width 2 $ternary$myRiscv.sv:636$147_Y
  attribute \src "myRiscv.sv:643.51-643.103"
  wire $ternary$myRiscv.sv:643$151_Y
  attribute \src "myRiscv.sv:110.87-110.106"
  wire $xor$myRiscv.sv:110$11_Y
  attribute \src "myRiscv.sv:110.30-110.50"
  wire $xor$myRiscv.sv:110$8_Y
  attribute \src "myRiscv.sv:225.40-225.67"
  wire $xor$myRiscv.sv:225$50_Y
  attribute \src "myRiscv.sv:225.97-225.120"
  wire $xor$myRiscv.sv:225$53_Y
  attribute \src "myRiscv.sv:259.36-259.55"
  wire width 32 $xor$myRiscv.sv:259$60_Y
  attribute \src "myRiscv.sv:585.108-585.126"
  wire $xor$myRiscv.sv:585$120_Y
  attribute \src "myRiscv.sv:9.25-9.29"
  wire width 32 output 7 \addr
  attribute \src "myRiscv.sv:45.17-45.25"
  wire width 4 \alu_ctrl
  attribute \src "myRiscv.sv:98.18-98.26"
  wire width 32 \alu_in_1
  attribute \src "myRiscv.sv:98.28-98.36"
  wire width 32 \alu_in_2
  attribute \src "myRiscv.sv:36.11-36.17"
  wire \b_flag
  attribute \src "myRiscv.sv:3.25-3.28"
  wire input 1 \clk
  attribute \src "myRiscv.sv:386.24-386.39"
  wire \ctrl_instr_trap
  attribute \src "myRiscv.sv:94.18-94.26"
  wire width 32 \dst_data
  attribute \src "myRiscv.sv:384.17-384.23"
  wire width 3 \funct3
  attribute \src "myRiscv.sv:385.17-385.23"
  wire width 7 \funct7
  attribute \src "myRiscv.sv:95.18-95.25"
  wire width 32 \imm_ext
  attribute \src "myRiscv.sv:43.17-43.24"
  wire width 3 \imm_sel
  attribute \src "myRiscv.sv:5.25-5.30"
  wire width 32 input 3 \instr
  attribute \src "myRiscv.sv:92.18-92.29"
  wire width 64 \instr_index
  attribute \src "myRiscv.sv:44.17-44.24"
  wire width 3 \ld_ctrl
  wire width 32 \mem[0]
  wire width 32 \mem[10]
  wire width 32 \mem[11]
  wire width 32 \mem[12]
  wire width 32 \mem[13]
  wire width 32 \mem[14]
  wire width 32 \mem[15]
  wire width 32 \mem[16]
  wire width 32 \mem[17]
  wire width 32 \mem[18]
  wire width 32 \mem[19]
  wire width 32 \mem[1]
  wire width 32 \mem[20]
  wire width 32 \mem[21]
  wire width 32 \mem[22]
  wire width 32 \mem[23]
  wire width 32 \mem[24]
  wire width 32 \mem[25]
  wire width 32 \mem[26]
  wire width 32 \mem[27]
  wire width 32 \mem[28]
  wire width 32 \mem[29]
  wire width 32 \mem[2]
  wire width 32 \mem[30]
  wire width 32 \mem[31]
  wire width 32 \mem[3]
  wire width 32 \mem[4]
  wire width 32 \mem[5]
  wire width 32 \mem[6]
  wire width 32 \mem[7]
  wire width 32 \mem[8]
  wire width 32 \mem[9]
  attribute \src "myRiscv.sv:35.11-35.17"
  wire \o_flag
  attribute \src "myRiscv.sv:47.17-47.23"
  wire width 7 \opcode
  attribute \src "myRiscv.sv:8.25-8.27"
  wire width 32 output 6 \pc
  attribute \src "myRiscv.sv:90.18-90.25"
  wire width 32 \pc_last
  attribute \src "myRiscv.sv:96.18-96.25"
  wire width 32 \pc_next
  attribute \src "myRiscv.sv:96.27-96.36"
  wire width 32 \pc_plus_4
  attribute \src "myRiscv.sv:40.17-40.23"
  wire width 2 \pc_sel
  attribute \src "myRiscv.sv:6.25-6.32"
  wire width 32 input 4 \rd_data
  attribute \src "myRiscv.sv:95.27-95.38"
  wire width 32 \rd_data_ext
  attribute \src "myRiscv.sv:41.17-41.28"
  wire width 2 \rd_data_sel
  attribute \src "myRiscv.sv:4.25-4.30"
  wire input 2 \reset
  attribute \src "myRiscv.sv:93.17-93.28"
  wire width 5 \rf_dst_addr
  attribute \src "myRiscv.sv:94.28-94.39"
  wire width 32 \rf_dst_data
  attribute \src "myRiscv.sv:93.30-93.43"
  wire width 5 \rf_src_addr_1
  attribute \src "myRiscv.sv:93.45-93.58"
  wire width 5 \rf_src_addr_2
  attribute \src "myRiscv.sv:37.11-37.19"
  wire \rf_wr_en
  attribute \src "myRiscv.sv:11.272-11.281"
  wire output 13 \rvfi_halt
  attribute \src "myRiscv.sv:11.152-11.161"
  wire width 32 output 11 \rvfi_insn
  attribute \src "myRiscv.sv:11.332-11.341"
  wire output 14 \rvfi_intr
  attribute \src "myRiscv.sv:11.452-11.460"
  wire width 2 output 16 \rvfi_ixl
  attribute \src "myRiscv.sv:11.896-11.909"
  wire width 32 output 25 \rvfi_mem_addr
  attribute \src "myRiscv.sv:11.1028-11.1042"
  wire width 32 output 28 \rvfi_mem_rdata
  attribute \src "myRiscv.sv:11.940-11.954"
  wire width 4 output 26 \rvfi_mem_rmask
  attribute \src "myRiscv.sv:11.1072-11.1086"
  wire width 32 output 29 \rvfi_mem_wdata
  attribute \src "myRiscv.sv:11.984-11.998"
  wire width 4 output 27 \rvfi_mem_wmask
  attribute \src "myRiscv.sv:11.392-11.401"
  wire width 2 output 15 \rvfi_mode
  attribute \src "myRiscv.sv:11.108-11.118"
  wire width 64 output 10 \rvfi_order
  attribute \src "myRiscv.sv:11.808-11.821"
  wire width 32 output 23 \rvfi_pc_rdata
  attribute \src "myRiscv.sv:11.852-11.865"
  wire width 32 output 24 \rvfi_pc_wdata
  attribute \src "myRiscv.sv:11.720-11.732"
  wire width 5 output 21 \rvfi_rd_addr
  attribute \src "myRiscv.sv:11.764-11.777"
  wire width 32 output 22 \rvfi_rd_wdata
  attribute \src "myRiscv.sv:11.512-11.525"
  wire width 5 output 17 \rvfi_rs1_addr
  attribute \src "myRiscv.sv:11.616-11.630"
  wire width 32 output 19 \rvfi_rs1_rdata
  attribute \src "myRiscv.sv:11.572-11.585"
  wire width 5 output 18 \rvfi_rs2_addr
  attribute \src "myRiscv.sv:11.660-11.674"
  wire width 32 output 20 \rvfi_rs2_rdata
  attribute \src "myRiscv.sv:11.212-11.221"
  wire output 12 \rvfi_trap
  attribute \src "myRiscv.sv:11.48-11.58"
  wire output 9 \rvfi_valid
  attribute \src "myRiscv.sv:38.11-38.20"
  wire \src_1_sel
  attribute \src "myRiscv.sv:39.11-39.20"
  wire \src_2_sel
  attribute \src "myRiscv.sv:97.18-97.28"
  wire width 32 \src_data_1
  attribute \src "myRiscv.sv:97.30-97.40"
  wire width 32 \src_data_2
  attribute \src "myRiscv.sv:96.38-96.44"
  wire width 32 \target
  attribute \src "myRiscv.sv:107.11-107.23"
  wire \target_carry
  attribute \src "myRiscv.sv:91.11-91.24"
  wire \target_o_flag
  attribute \src "myRiscv.sv:10.25-10.32"
  wire width 32 output 8 \wr_data
  attribute \src "myRiscv.sv:7.25-7.30"
  wire width 4 output 5 \wr_en
  attribute \src "myRiscv.sv:104.24-104.55"
  cell $add $add$myRiscv.sv:104$6
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 32
    connect \A \pc
    connect \B 4'0100
    connect \Y \pc_plus_4
  end
  attribute \src "myRiscv.sv:109.37-109.49"
  cell $add $add$myRiscv.sv:109$7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 33
    connect \A \pc
    connect \B \imm_ext
    connect \Y { \target_carry \target }
  end
  attribute \src "myRiscv.sv:129.51-129.70"
  cell $add $add$myRiscv.sv:129$16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 64
    connect \A \instr_index
    connect \B 1'1
    connect \Y $add$myRiscv.sv:129$16_Y
  end
  attribute \src "myRiscv.sv:223.45-223.64"
  cell $add $add$myRiscv.sv:223$49
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 33
    connect \A \alu_in_1
    connect \B \alu_in_2
    connect \Y $add$myRiscv.sv:223$49_Y
  end
  attribute \src "myRiscv.sv:287.36-287.55"
  cell $and $and$myRiscv.sv:287$64
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \alu_in_1
    connect \B \alu_in_2
    connect \Y $and$myRiscv.sv:287$64_Y
  end
  attribute \src "myRiscv.sv:467.51-467.73"
  cell $and $and$myRiscv.sv:467$87
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $not$myRiscv.sv:467$86_Y
    connect \B \instr [12]
    connect \Y $and$myRiscv.sv:467$87_Y
  end
  attribute \src "myRiscv.sv:469.46-469.68"
  cell $and $and$myRiscv.sv:469$89
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr [14]
    connect \B $not$myRiscv.sv:467$86_Y
    connect \Y $and$myRiscv.sv:469$89_Y
  end
  attribute \src "myRiscv.sv:469.46-469.80"
  cell $and $and$myRiscv.sv:469$90
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$myRiscv.sv:469$89_Y
    connect \B \instr [12]
    connect \Y $and$myRiscv.sv:469$90_Y
  end
  attribute \src "myRiscv.sv:469.46-469.92"
  cell $and $and$myRiscv.sv:469$91
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$myRiscv.sv:469$90_Y
    connect \B \instr [30]
    connect \Y $and$myRiscv.sv:469$91_Y
  end
  attribute \always_ff 1
  attribute \src "myRiscv.sv:119.5-133.8"
  cell $sdff $auto$ff.cc:262:slice$5011
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 64'0000000000000000000000000000000000000000000000000000000000000000
    parameter \WIDTH 64
    connect \CLK \clk
    connect \D $add$myRiscv.sv:129$16_Y
    connect \Q \instr_index
    connect \SRST \reset
  end
  attribute \always_ff 1
  attribute \src "myRiscv.sv:119.5-133.8"
  cell $sdff $auto$ff.cc:262:slice$5012
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D \pc
    connect \Q \pc_last
    connect \SRST \reset
  end
  attribute \always_ff 1
  attribute \src "myRiscv.sv:119.5-133.8"
  cell $sdff $auto$ff.cc:262:slice$5013
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D \pc_next
    connect \Q \pc
    connect \SRST \reset
  end
  cell $dffe $auto$ff.cc:262:slice$5014
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $memory\mem$wrmux[9][1][0]$y$4600
    connect \EN $auto$opt_dff.cc:197:make_patterns_logic$5015
    connect \Q \mem[9]
  end
  cell $dffe $auto$ff.cc:262:slice$5017
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $memory\mem$wrmux[8][1][0]$y$4588
    connect \EN $auto$opt_dff.cc:197:make_patterns_logic$5018
    connect \Q \mem[8]
  end
  cell $dffe $auto$ff.cc:262:slice$5020
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $memory\mem$wrmux[7][1][0]$y$4564
    connect \EN $auto$opt_dff.cc:197:make_patterns_logic$5021
    connect \Q \mem[7]
  end
  cell $dffe $auto$ff.cc:262:slice$5023
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $memory\mem$wrmux[6][1][0]$y$4552
    connect \EN $auto$opt_dff.cc:197:make_patterns_logic$5024
    connect \Q \mem[6]
  end
  cell $dffe $auto$ff.cc:262:slice$5026
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $memory\mem$wrmux[5][1][0]$y$4540
    connect \EN $auto$opt_dff.cc:197:make_patterns_logic$5027
    connect \Q \mem[5]
  end
  cell $dffe $auto$ff.cc:262:slice$5029
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $memory\mem$wrmux[4][1][0]$y$4528
    connect \EN $auto$opt_dff.cc:197:make_patterns_logic$5030
    connect \Q \mem[4]
  end
  cell $dffe $auto$ff.cc:262:slice$5032
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $memory\mem$wrmux[3][1][0]$y$4508
    connect \EN $auto$opt_dff.cc:197:make_patterns_logic$5033
    connect \Q \mem[3]
  end
  cell $dffe $auto$ff.cc:262:slice$5035
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $memory\mem$wrmux[31][1][0]$y$4896
    connect \EN $auto$opt_dff.cc:197:make_patterns_logic$5036
    connect \Q \mem[31]
  end
  cell $dffe $auto$ff.cc:262:slice$5038
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $memory\mem$wrmux[30][1][0]$y$4884
    connect \EN $auto$opt_dff.cc:197:make_patterns_logic$5039
    connect \Q \mem[30]
  end
  cell $dffe $auto$ff.cc:262:slice$5041
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $memory\mem$wrmux[2][1][0]$y$4492
    connect \EN $auto$opt_dff.cc:197:make_patterns_logic$5042
    connect \Q \mem[2]
  end
  cell $dffe $auto$ff.cc:262:slice$5044
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $memory\mem$wrmux[29][1][0]$y$4872
    connect \EN $auto$opt_dff.cc:197:make_patterns_logic$5045
    connect \Q \mem[29]
  end
  cell $dffe $auto$ff.cc:262:slice$5047
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $memory\mem$wrmux[28][1][0]$y$4860
    connect \EN $auto$opt_dff.cc:197:make_patterns_logic$5048
    connect \Q \mem[28]
  end
  cell $dffe $auto$ff.cc:262:slice$5050
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $memory\mem$wrmux[27][1][0]$y$4844
    connect \EN $auto$opt_dff.cc:197:make_patterns_logic$5051
    connect \Q \mem[27]
  end
  cell $dffe $auto$ff.cc:262:slice$5053
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $memory\mem$wrmux[26][1][0]$y$4832
    connect \EN $auto$opt_dff.cc:197:make_patterns_logic$5054
    connect \Q \mem[26]
  end
  cell $dffe $auto$ff.cc:262:slice$5056
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $memory\mem$wrmux[25][1][0]$y$4820
    connect \EN $auto$opt_dff.cc:197:make_patterns_logic$5057
    connect \Q \mem[25]
  end
  cell $dffe $auto$ff.cc:262:slice$5059
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $memory\mem$wrmux[24][1][0]$y$4808
    connect \EN $auto$opt_dff.cc:197:make_patterns_logic$5060
    connect \Q \mem[24]
  end
  cell $dffe $auto$ff.cc:262:slice$5062
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $memory\mem$wrmux[23][1][0]$y$4788
    connect \EN $auto$opt_dff.cc:197:make_patterns_logic$5063
    connect \Q \mem[23]
  end
  cell $dffe $auto$ff.cc:262:slice$5065
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $memory\mem$wrmux[22][1][0]$y$4776
    connect \EN $auto$opt_dff.cc:197:make_patterns_logic$5066
    connect \Q \mem[22]
  end
  cell $dffe $auto$ff.cc:262:slice$5068
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $memory\mem$wrmux[21][1][0]$y$4764
    connect \EN $auto$opt_dff.cc:197:make_patterns_logic$5069
    connect \Q \mem[21]
  end
  cell $dffe $auto$ff.cc:262:slice$5071
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $memory\mem$wrmux[20][1][0]$y$4752
    connect \EN $auto$opt_dff.cc:197:make_patterns_logic$5072
    connect \Q \mem[20]
  end
  cell $dffe $auto$ff.cc:262:slice$5074
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $memory\mem$wrmux[1][1][0]$y$4472
    connect \EN $auto$opt_dff.cc:197:make_patterns_logic$5075
    connect \Q \mem[1]
  end
  cell $dffe $auto$ff.cc:262:slice$5077
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $memory\mem$wrmux[19][1][0]$y$4736
    connect \EN $auto$opt_dff.cc:197:make_patterns_logic$5078
    connect \Q \mem[19]
  end
  cell $dffe $auto$ff.cc:262:slice$5080
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $memory\mem$wrmux[18][1][0]$y$4724
    connect \EN $auto$opt_dff.cc:197:make_patterns_logic$5081
    connect \Q \mem[18]
  end
  cell $dffe $auto$ff.cc:262:slice$5083
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $memory\mem$wrmux[17][1][0]$y$4712
    connect \EN $auto$opt_dff.cc:197:make_patterns_logic$5084
    connect \Q \mem[17]
  end
  cell $dffe $auto$ff.cc:262:slice$5086
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $memory\mem$wrmux[16][1][0]$y$4700
    connect \EN $auto$opt_dff.cc:197:make_patterns_logic$5087
    connect \Q \mem[16]
  end
  cell $dffe $auto$ff.cc:262:slice$5089
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $memory\mem$wrmux[15][1][0]$y$4676
    connect \EN $auto$opt_dff.cc:197:make_patterns_logic$5090
    connect \Q \mem[15]
  end
  cell $dffe $auto$ff.cc:262:slice$5092
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $memory\mem$wrmux[14][1][0]$y$4664
    connect \EN $auto$opt_dff.cc:197:make_patterns_logic$5093
    connect \Q \mem[14]
  end
  cell $dffe $auto$ff.cc:262:slice$5095
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $memory\mem$wrmux[13][1][0]$y$4652
    connect \EN $auto$opt_dff.cc:197:make_patterns_logic$5096
    connect \Q \mem[13]
  end
  cell $dffe $auto$ff.cc:262:slice$5098
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $memory\mem$wrmux[12][1][0]$y$4640
    connect \EN $auto$opt_dff.cc:197:make_patterns_logic$5099
    connect \Q \mem[12]
  end
  cell $dffe $auto$ff.cc:262:slice$5101
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $memory\mem$wrmux[11][1][0]$y$4624
    connect \EN $auto$opt_dff.cc:197:make_patterns_logic$5102
    connect \Q \mem[11]
  end
  cell $dffe $auto$ff.cc:262:slice$5104
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $memory\mem$wrmux[10][1][0]$y$4612
    connect \EN $auto$opt_dff.cc:197:make_patterns_logic$5105
    connect \Q \mem[10]
  end
  cell $dffe $auto$ff.cc:262:slice$5107
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $memory\mem$wrmux[0][1][0]$y$4452
    connect \EN $auto$opt_dff.cc:197:make_patterns_logic$5108
    connect \Q \mem[0]
  end
  cell $not $auto$memory_map.cc:89:addr_decode$4409
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $0$memwr$\mem$myRiscv.sv:183$1_ADDR[4:0]$25 [0]
    connect \Y $auto$rtlil.cc:2384:Eq$4410
  end
  cell $not $auto$memory_map.cc:89:addr_decode$4411
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $0$memwr$\mem$myRiscv.sv:183$1_ADDR[4:0]$25 [1]
    connect \Y $auto$rtlil.cc:2384:Eq$4412
  end
  cell $not $auto$memory_map.cc:89:addr_decode$4415
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $0$memwr$\mem$myRiscv.sv:183$1_ADDR[4:0]$25 [2]
    connect \Y $auto$rtlil.cc:2384:Eq$4416
  end
  cell $not $auto$memory_map.cc:89:addr_decode$4417
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $0$memwr$\mem$myRiscv.sv:183$1_ADDR[4:0]$25 [3]
    connect \Y $auto$rtlil.cc:2384:Eq$4418
  end
  cell $not $auto$memory_map.cc:89:addr_decode$4419
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $0$memwr$\mem$myRiscv.sv:183$1_ADDR[4:0]$25 [4]
    connect \Y $auto$rtlil.cc:2384:Eq$4420
  end
  cell $not $auto$memory_map.cc:89:addr_decode$4431
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $0$memwr$\mem$myRiscv.sv:185$2_ADDR[4:0]$28 [0]
    connect \Y $auto$rtlil.cc:2384:Eq$4432
  end
  cell $not $auto$memory_map.cc:89:addr_decode$4433
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $0$memwr$\mem$myRiscv.sv:185$2_ADDR[4:0]$28 [1]
    connect \Y $auto$rtlil.cc:2384:Eq$4434
  end
  cell $not $auto$memory_map.cc:89:addr_decode$4437
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $0$memwr$\mem$myRiscv.sv:185$2_ADDR[4:0]$28 [2]
    connect \Y $auto$rtlil.cc:2384:Eq$4438
  end
  cell $not $auto$memory_map.cc:89:addr_decode$4439
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $0$memwr$\mem$myRiscv.sv:185$2_ADDR[4:0]$28 [3]
    connect \Y $auto$rtlil.cc:2384:Eq$4440
  end
  cell $not $auto$memory_map.cc:89:addr_decode$4441
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $0$memwr$\mem$myRiscv.sv:185$2_ADDR[4:0]$28 [4]
    connect \Y $auto$rtlil.cc:2384:Eq$4442
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4413
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2384:Eq$4410
    connect \B $auto$rtlil.cc:2384:Eq$4412
    connect \Y $auto$rtlil.cc:2376:And$4414
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4421
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2384:Eq$4418
    connect \B $auto$rtlil.cc:2384:Eq$4420
    connect \Y $auto$rtlil.cc:2376:And$4422
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4423
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2384:Eq$4416
    connect \B $auto$rtlil.cc:2376:And$4422
    connect \Y $auto$rtlil.cc:2376:And$4424
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4425
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4414
    connect \B $auto$rtlil.cc:2376:And$4424
    connect \Y $auto$rtlil.cc:2376:And$4426
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4435
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2384:Eq$4432
    connect \B $auto$rtlil.cc:2384:Eq$4434
    connect \Y $auto$rtlil.cc:2376:And$4436
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4443
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2384:Eq$4440
    connect \B $auto$rtlil.cc:2384:Eq$4442
    connect \Y $auto$rtlil.cc:2376:And$4444
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4445
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2384:Eq$4438
    connect \B $auto$rtlil.cc:2376:And$4444
    connect \Y $auto$rtlil.cc:2376:And$4446
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4447
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4436
    connect \B $auto$rtlil.cc:2376:And$4446
    connect \Y $auto$rtlil.cc:2376:And$4448
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4455
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $0$memwr$\mem$myRiscv.sv:183$1_ADDR[4:0]$25 [0]
    connect \B $auto$rtlil.cc:2384:Eq$4412
    connect \Y $auto$rtlil.cc:2376:And$4456
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4457
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4456
    connect \B $auto$rtlil.cc:2376:And$4424
    connect \Y $auto$rtlil.cc:2376:And$4458
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4465
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $0$memwr$\mem$myRiscv.sv:185$2_ADDR[4:0]$28 [0]
    connect \B $auto$rtlil.cc:2384:Eq$4434
    connect \Y $auto$rtlil.cc:2376:And$4466
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4467
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4466
    connect \B $auto$rtlil.cc:2376:And$4446
    connect \Y $auto$rtlil.cc:2376:And$4468
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4475
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2384:Eq$4410
    connect \B $0$memwr$\mem$myRiscv.sv:183$1_ADDR[4:0]$25 [1]
    connect \Y $auto$rtlil.cc:2376:And$4476
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4477
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4476
    connect \B $auto$rtlil.cc:2376:And$4424
    connect \Y $auto$rtlil.cc:2376:And$4478
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4485
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2384:Eq$4432
    connect \B $0$memwr$\mem$myRiscv.sv:185$2_ADDR[4:0]$28 [1]
    connect \Y $auto$rtlil.cc:2376:And$4486
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4487
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4486
    connect \B $auto$rtlil.cc:2376:And$4446
    connect \Y $auto$rtlil.cc:2376:And$4488
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4493
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $0$memwr$\mem$myRiscv.sv:183$1_ADDR[4:0]$25 [0]
    connect \B $0$memwr$\mem$myRiscv.sv:183$1_ADDR[4:0]$25 [1]
    connect \Y $auto$rtlil.cc:2376:And$4494
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4495
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4494
    connect \B $auto$rtlil.cc:2376:And$4424
    connect \Y $auto$rtlil.cc:2376:And$4496
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4501
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $0$memwr$\mem$myRiscv.sv:185$2_ADDR[4:0]$28 [0]
    connect \B $0$memwr$\mem$myRiscv.sv:185$2_ADDR[4:0]$28 [1]
    connect \Y $auto$rtlil.cc:2376:And$4502
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4503
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4502
    connect \B $auto$rtlil.cc:2376:And$4446
    connect \Y $auto$rtlil.cc:2376:And$4504
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4511
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $0$memwr$\mem$myRiscv.sv:183$1_ADDR[4:0]$25 [2]
    connect \B $auto$rtlil.cc:2376:And$4422
    connect \Y $auto$rtlil.cc:2376:And$4512
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4513
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4414
    connect \B $auto$rtlil.cc:2376:And$4512
    connect \Y $auto$rtlil.cc:2376:And$4514
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4521
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $0$memwr$\mem$myRiscv.sv:185$2_ADDR[4:0]$28 [2]
    connect \B $auto$rtlil.cc:2376:And$4444
    connect \Y $auto$rtlil.cc:2376:And$4522
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4523
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4436
    connect \B $auto$rtlil.cc:2376:And$4522
    connect \Y $auto$rtlil.cc:2376:And$4524
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4529
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4456
    connect \B $auto$rtlil.cc:2376:And$4512
    connect \Y $auto$rtlil.cc:2376:And$4530
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4535
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4466
    connect \B $auto$rtlil.cc:2376:And$4522
    connect \Y $auto$rtlil.cc:2376:And$4536
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4541
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4476
    connect \B $auto$rtlil.cc:2376:And$4512
    connect \Y $auto$rtlil.cc:2376:And$4542
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4547
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4486
    connect \B $auto$rtlil.cc:2376:And$4522
    connect \Y $auto$rtlil.cc:2376:And$4548
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4553
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4494
    connect \B $auto$rtlil.cc:2376:And$4512
    connect \Y $auto$rtlil.cc:2376:And$4554
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4559
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4502
    connect \B $auto$rtlil.cc:2376:And$4522
    connect \Y $auto$rtlil.cc:2376:And$4560
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4567
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $0$memwr$\mem$myRiscv.sv:183$1_ADDR[4:0]$25 [3]
    connect \B $auto$rtlil.cc:2384:Eq$4420
    connect \Y $auto$rtlil.cc:2376:And$4568
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4569
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2384:Eq$4416
    connect \B $auto$rtlil.cc:2376:And$4568
    connect \Y $auto$rtlil.cc:2376:And$4570
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4571
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4414
    connect \B $auto$rtlil.cc:2376:And$4570
    connect \Y $auto$rtlil.cc:2376:And$4572
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4579
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $0$memwr$\mem$myRiscv.sv:185$2_ADDR[4:0]$28 [3]
    connect \B $auto$rtlil.cc:2384:Eq$4442
    connect \Y $auto$rtlil.cc:2376:And$4580
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4581
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2384:Eq$4438
    connect \B $auto$rtlil.cc:2376:And$4580
    connect \Y $auto$rtlil.cc:2376:And$4582
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4583
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4436
    connect \B $auto$rtlil.cc:2376:And$4582
    connect \Y $auto$rtlil.cc:2376:And$4584
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4589
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4456
    connect \B $auto$rtlil.cc:2376:And$4570
    connect \Y $auto$rtlil.cc:2376:And$4590
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4595
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4466
    connect \B $auto$rtlil.cc:2376:And$4582
    connect \Y $auto$rtlil.cc:2376:And$4596
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4601
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4476
    connect \B $auto$rtlil.cc:2376:And$4570
    connect \Y $auto$rtlil.cc:2376:And$4602
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4607
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4486
    connect \B $auto$rtlil.cc:2376:And$4582
    connect \Y $auto$rtlil.cc:2376:And$4608
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4613
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4494
    connect \B $auto$rtlil.cc:2376:And$4570
    connect \Y $auto$rtlil.cc:2376:And$4614
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4619
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4502
    connect \B $auto$rtlil.cc:2376:And$4582
    connect \Y $auto$rtlil.cc:2376:And$4620
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4625
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $0$memwr$\mem$myRiscv.sv:183$1_ADDR[4:0]$25 [2]
    connect \B $auto$rtlil.cc:2376:And$4568
    connect \Y $auto$rtlil.cc:2376:And$4626
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4627
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4414
    connect \B $auto$rtlil.cc:2376:And$4626
    connect \Y $auto$rtlil.cc:2376:And$4628
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4633
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $0$memwr$\mem$myRiscv.sv:185$2_ADDR[4:0]$28 [2]
    connect \B $auto$rtlil.cc:2376:And$4580
    connect \Y $auto$rtlil.cc:2376:And$4634
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4635
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4436
    connect \B $auto$rtlil.cc:2376:And$4634
    connect \Y $auto$rtlil.cc:2376:And$4636
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4641
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4456
    connect \B $auto$rtlil.cc:2376:And$4626
    connect \Y $auto$rtlil.cc:2376:And$4642
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4647
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4466
    connect \B $auto$rtlil.cc:2376:And$4634
    connect \Y $auto$rtlil.cc:2376:And$4648
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4653
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4476
    connect \B $auto$rtlil.cc:2376:And$4626
    connect \Y $auto$rtlil.cc:2376:And$4654
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4659
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4486
    connect \B $auto$rtlil.cc:2376:And$4634
    connect \Y $auto$rtlil.cc:2376:And$4660
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4665
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4494
    connect \B $auto$rtlil.cc:2376:And$4626
    connect \Y $auto$rtlil.cc:2376:And$4666
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4671
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4502
    connect \B $auto$rtlil.cc:2376:And$4634
    connect \Y $auto$rtlil.cc:2376:And$4672
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4679
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2384:Eq$4418
    connect \B $0$memwr$\mem$myRiscv.sv:183$1_ADDR[4:0]$25 [4]
    connect \Y $auto$rtlil.cc:2376:And$4680
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4681
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2384:Eq$4416
    connect \B $auto$rtlil.cc:2376:And$4680
    connect \Y $auto$rtlil.cc:2376:And$4682
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4683
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4414
    connect \B $auto$rtlil.cc:2376:And$4682
    connect \Y $auto$rtlil.cc:2376:And$4684
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4691
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2384:Eq$4440
    connect \B $0$memwr$\mem$myRiscv.sv:185$2_ADDR[4:0]$28 [4]
    connect \Y $auto$rtlil.cc:2376:And$4692
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4693
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2384:Eq$4438
    connect \B $auto$rtlil.cc:2376:And$4692
    connect \Y $auto$rtlil.cc:2376:And$4694
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4695
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4436
    connect \B $auto$rtlil.cc:2376:And$4694
    connect \Y $auto$rtlil.cc:2376:And$4696
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4701
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4456
    connect \B $auto$rtlil.cc:2376:And$4682
    connect \Y $auto$rtlil.cc:2376:And$4702
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4707
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4466
    connect \B $auto$rtlil.cc:2376:And$4694
    connect \Y $auto$rtlil.cc:2376:And$4708
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4713
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4476
    connect \B $auto$rtlil.cc:2376:And$4682
    connect \Y $auto$rtlil.cc:2376:And$4714
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4719
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4486
    connect \B $auto$rtlil.cc:2376:And$4694
    connect \Y $auto$rtlil.cc:2376:And$4720
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4725
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4494
    connect \B $auto$rtlil.cc:2376:And$4682
    connect \Y $auto$rtlil.cc:2376:And$4726
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4731
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4502
    connect \B $auto$rtlil.cc:2376:And$4694
    connect \Y $auto$rtlil.cc:2376:And$4732
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4737
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $0$memwr$\mem$myRiscv.sv:183$1_ADDR[4:0]$25 [2]
    connect \B $auto$rtlil.cc:2376:And$4680
    connect \Y $auto$rtlil.cc:2376:And$4738
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4739
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4414
    connect \B $auto$rtlil.cc:2376:And$4738
    connect \Y $auto$rtlil.cc:2376:And$4740
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4745
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $0$memwr$\mem$myRiscv.sv:185$2_ADDR[4:0]$28 [2]
    connect \B $auto$rtlil.cc:2376:And$4692
    connect \Y $auto$rtlil.cc:2376:And$4746
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4747
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4436
    connect \B $auto$rtlil.cc:2376:And$4746
    connect \Y $auto$rtlil.cc:2376:And$4748
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4753
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4456
    connect \B $auto$rtlil.cc:2376:And$4738
    connect \Y $auto$rtlil.cc:2376:And$4754
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4759
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4466
    connect \B $auto$rtlil.cc:2376:And$4746
    connect \Y $auto$rtlil.cc:2376:And$4760
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4765
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4476
    connect \B $auto$rtlil.cc:2376:And$4738
    connect \Y $auto$rtlil.cc:2376:And$4766
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4771
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4486
    connect \B $auto$rtlil.cc:2376:And$4746
    connect \Y $auto$rtlil.cc:2376:And$4772
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4777
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4494
    connect \B $auto$rtlil.cc:2376:And$4738
    connect \Y $auto$rtlil.cc:2376:And$4778
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4783
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4502
    connect \B $auto$rtlil.cc:2376:And$4746
    connect \Y $auto$rtlil.cc:2376:And$4784
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4789
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $0$memwr$\mem$myRiscv.sv:183$1_ADDR[4:0]$25 [3]
    connect \B $0$memwr$\mem$myRiscv.sv:183$1_ADDR[4:0]$25 [4]
    connect \Y $auto$rtlil.cc:2376:And$4790
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4791
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2384:Eq$4416
    connect \B $auto$rtlil.cc:2376:And$4790
    connect \Y $auto$rtlil.cc:2376:And$4792
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4793
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4414
    connect \B $auto$rtlil.cc:2376:And$4792
    connect \Y $auto$rtlil.cc:2376:And$4794
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4799
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $0$memwr$\mem$myRiscv.sv:185$2_ADDR[4:0]$28 [3]
    connect \B $0$memwr$\mem$myRiscv.sv:185$2_ADDR[4:0]$28 [4]
    connect \Y $auto$rtlil.cc:2376:And$4800
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4801
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2384:Eq$4438
    connect \B $auto$rtlil.cc:2376:And$4800
    connect \Y $auto$rtlil.cc:2376:And$4802
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4803
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4436
    connect \B $auto$rtlil.cc:2376:And$4802
    connect \Y $auto$rtlil.cc:2376:And$4804
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4809
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4456
    connect \B $auto$rtlil.cc:2376:And$4792
    connect \Y $auto$rtlil.cc:2376:And$4810
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4815
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4466
    connect \B $auto$rtlil.cc:2376:And$4802
    connect \Y $auto$rtlil.cc:2376:And$4816
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4821
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4476
    connect \B $auto$rtlil.cc:2376:And$4792
    connect \Y $auto$rtlil.cc:2376:And$4822
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4827
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4486
    connect \B $auto$rtlil.cc:2376:And$4802
    connect \Y $auto$rtlil.cc:2376:And$4828
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4833
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4494
    connect \B $auto$rtlil.cc:2376:And$4792
    connect \Y $auto$rtlil.cc:2376:And$4834
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4839
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4502
    connect \B $auto$rtlil.cc:2376:And$4802
    connect \Y $auto$rtlil.cc:2376:And$4840
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4845
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $0$memwr$\mem$myRiscv.sv:183$1_ADDR[4:0]$25 [2]
    connect \B $auto$rtlil.cc:2376:And$4790
    connect \Y $auto$rtlil.cc:2376:And$4846
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4847
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4414
    connect \B $auto$rtlil.cc:2376:And$4846
    connect \Y $auto$rtlil.cc:2376:And$4848
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4853
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $0$memwr$\mem$myRiscv.sv:185$2_ADDR[4:0]$28 [2]
    connect \B $auto$rtlil.cc:2376:And$4800
    connect \Y $auto$rtlil.cc:2376:And$4854
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4855
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4436
    connect \B $auto$rtlil.cc:2376:And$4854
    connect \Y $auto$rtlil.cc:2376:And$4856
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4861
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4456
    connect \B $auto$rtlil.cc:2376:And$4846
    connect \Y $auto$rtlil.cc:2376:And$4862
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4867
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4466
    connect \B $auto$rtlil.cc:2376:And$4854
    connect \Y $auto$rtlil.cc:2376:And$4868
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4873
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4476
    connect \B $auto$rtlil.cc:2376:And$4846
    connect \Y $auto$rtlil.cc:2376:And$4874
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4879
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4486
    connect \B $auto$rtlil.cc:2376:And$4854
    connect \Y $auto$rtlil.cc:2376:And$4880
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4885
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4494
    connect \B $auto$rtlil.cc:2376:And$4846
    connect \Y $auto$rtlil.cc:2376:And$4886
  end
  cell $and $auto$memory_map.cc:94:addr_decode$4891
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4502
    connect \B $auto$rtlil.cc:2376:And$4854
    connect \Y $auto$rtlil.cc:2376:And$4892
  end
  cell $reduce_bool $auto$opt_dff.cc:198:make_patterns_logic$5016
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $memory\mem$wren[9][0][0]$y$4592 $memory\mem$wren[9][1][0]$y$4598 }
    connect \Y $auto$opt_dff.cc:197:make_patterns_logic$5015
  end
  cell $reduce_bool $auto$opt_dff.cc:198:make_patterns_logic$5019
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $memory\mem$wren[8][0][0]$y$4574 $memory\mem$wren[8][1][0]$y$4586 }
    connect \Y $auto$opt_dff.cc:197:make_patterns_logic$5018
  end
  cell $reduce_bool $auto$opt_dff.cc:198:make_patterns_logic$5022
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $memory\mem$wren[7][0][0]$y$4556 $memory\mem$wren[7][1][0]$y$4562 }
    connect \Y $auto$opt_dff.cc:197:make_patterns_logic$5021
  end
  cell $reduce_bool $auto$opt_dff.cc:198:make_patterns_logic$5025
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $memory\mem$wren[6][0][0]$y$4544 $memory\mem$wren[6][1][0]$y$4550 }
    connect \Y $auto$opt_dff.cc:197:make_patterns_logic$5024
  end
  cell $reduce_bool $auto$opt_dff.cc:198:make_patterns_logic$5028
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $memory\mem$wren[5][0][0]$y$4532 $memory\mem$wren[5][1][0]$y$4538 }
    connect \Y $auto$opt_dff.cc:197:make_patterns_logic$5027
  end
  cell $reduce_bool $auto$opt_dff.cc:198:make_patterns_logic$5031
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $memory\mem$wren[4][0][0]$y$4516 $memory\mem$wren[4][1][0]$y$4526 }
    connect \Y $auto$opt_dff.cc:197:make_patterns_logic$5030
  end
  cell $reduce_bool $auto$opt_dff.cc:198:make_patterns_logic$5034
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $memory\mem$wren[3][0][0]$y$4498 $memory\mem$wren[3][1][0]$y$4506 }
    connect \Y $auto$opt_dff.cc:197:make_patterns_logic$5033
  end
  cell $reduce_bool $auto$opt_dff.cc:198:make_patterns_logic$5037
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $memory\mem$wren[31][0][0]$y$4888 $memory\mem$wren[31][1][0]$y$4894 }
    connect \Y $auto$opt_dff.cc:197:make_patterns_logic$5036
  end
  cell $reduce_bool $auto$opt_dff.cc:198:make_patterns_logic$5040
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $memory\mem$wren[30][0][0]$y$4876 $memory\mem$wren[30][1][0]$y$4882 }
    connect \Y $auto$opt_dff.cc:197:make_patterns_logic$5039
  end
  cell $reduce_bool $auto$opt_dff.cc:198:make_patterns_logic$5043
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $memory\mem$wren[2][0][0]$y$4480 $memory\mem$wren[2][1][0]$y$4490 }
    connect \Y $auto$opt_dff.cc:197:make_patterns_logic$5042
  end
  cell $reduce_bool $auto$opt_dff.cc:198:make_patterns_logic$5046
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $memory\mem$wren[29][0][0]$y$4864 $memory\mem$wren[29][1][0]$y$4870 }
    connect \Y $auto$opt_dff.cc:197:make_patterns_logic$5045
  end
  cell $reduce_bool $auto$opt_dff.cc:198:make_patterns_logic$5049
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $memory\mem$wren[28][0][0]$y$4850 $memory\mem$wren[28][1][0]$y$4858 }
    connect \Y $auto$opt_dff.cc:197:make_patterns_logic$5048
  end
  cell $reduce_bool $auto$opt_dff.cc:198:make_patterns_logic$5052
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $memory\mem$wren[27][0][0]$y$4836 $memory\mem$wren[27][1][0]$y$4842 }
    connect \Y $auto$opt_dff.cc:197:make_patterns_logic$5051
  end
  cell $reduce_bool $auto$opt_dff.cc:198:make_patterns_logic$5055
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $memory\mem$wren[26][0][0]$y$4824 $memory\mem$wren[26][1][0]$y$4830 }
    connect \Y $auto$opt_dff.cc:197:make_patterns_logic$5054
  end
  cell $reduce_bool $auto$opt_dff.cc:198:make_patterns_logic$5058
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $memory\mem$wren[25][0][0]$y$4812 $memory\mem$wren[25][1][0]$y$4818 }
    connect \Y $auto$opt_dff.cc:197:make_patterns_logic$5057
  end
  cell $reduce_bool $auto$opt_dff.cc:198:make_patterns_logic$5061
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $memory\mem$wren[24][0][0]$y$4796 $memory\mem$wren[24][1][0]$y$4806 }
    connect \Y $auto$opt_dff.cc:197:make_patterns_logic$5060
  end
  cell $reduce_bool $auto$opt_dff.cc:198:make_patterns_logic$5064
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $memory\mem$wren[23][0][0]$y$4780 $memory\mem$wren[23][1][0]$y$4786 }
    connect \Y $auto$opt_dff.cc:197:make_patterns_logic$5063
  end
  cell $reduce_bool $auto$opt_dff.cc:198:make_patterns_logic$5067
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $memory\mem$wren[22][0][0]$y$4768 $memory\mem$wren[22][1][0]$y$4774 }
    connect \Y $auto$opt_dff.cc:197:make_patterns_logic$5066
  end
  cell $reduce_bool $auto$opt_dff.cc:198:make_patterns_logic$5070
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $memory\mem$wren[21][0][0]$y$4756 $memory\mem$wren[21][1][0]$y$4762 }
    connect \Y $auto$opt_dff.cc:197:make_patterns_logic$5069
  end
  cell $reduce_bool $auto$opt_dff.cc:198:make_patterns_logic$5073
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $memory\mem$wren[20][0][0]$y$4742 $memory\mem$wren[20][1][0]$y$4750 }
    connect \Y $auto$opt_dff.cc:197:make_patterns_logic$5072
  end
  cell $reduce_bool $auto$opt_dff.cc:198:make_patterns_logic$5076
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $memory\mem$wren[1][0][0]$y$4460 $memory\mem$wren[1][1][0]$y$4470 }
    connect \Y $auto$opt_dff.cc:197:make_patterns_logic$5075
  end
  cell $reduce_bool $auto$opt_dff.cc:198:make_patterns_logic$5079
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $memory\mem$wren[19][0][0]$y$4728 $memory\mem$wren[19][1][0]$y$4734 }
    connect \Y $auto$opt_dff.cc:197:make_patterns_logic$5078
  end
  cell $reduce_bool $auto$opt_dff.cc:198:make_patterns_logic$5082
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $memory\mem$wren[18][0][0]$y$4716 $memory\mem$wren[18][1][0]$y$4722 }
    connect \Y $auto$opt_dff.cc:197:make_patterns_logic$5081
  end
  cell $reduce_bool $auto$opt_dff.cc:198:make_patterns_logic$5085
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $memory\mem$wren[17][0][0]$y$4704 $memory\mem$wren[17][1][0]$y$4710 }
    connect \Y $auto$opt_dff.cc:197:make_patterns_logic$5084
  end
  cell $reduce_bool $auto$opt_dff.cc:198:make_patterns_logic$5088
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $memory\mem$wren[16][0][0]$y$4686 $memory\mem$wren[16][1][0]$y$4698 }
    connect \Y $auto$opt_dff.cc:197:make_patterns_logic$5087
  end
  cell $reduce_bool $auto$opt_dff.cc:198:make_patterns_logic$5091
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $memory\mem$wren[15][0][0]$y$4668 $memory\mem$wren[15][1][0]$y$4674 }
    connect \Y $auto$opt_dff.cc:197:make_patterns_logic$5090
  end
  cell $reduce_bool $auto$opt_dff.cc:198:make_patterns_logic$5094
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $memory\mem$wren[14][0][0]$y$4656 $memory\mem$wren[14][1][0]$y$4662 }
    connect \Y $auto$opt_dff.cc:197:make_patterns_logic$5093
  end
  cell $reduce_bool $auto$opt_dff.cc:198:make_patterns_logic$5097
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $memory\mem$wren[13][0][0]$y$4644 $memory\mem$wren[13][1][0]$y$4650 }
    connect \Y $auto$opt_dff.cc:197:make_patterns_logic$5096
  end
  cell $reduce_bool $auto$opt_dff.cc:198:make_patterns_logic$5100
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $memory\mem$wren[12][0][0]$y$4630 $memory\mem$wren[12][1][0]$y$4638 }
    connect \Y $auto$opt_dff.cc:197:make_patterns_logic$5099
  end
  cell $reduce_bool $auto$opt_dff.cc:198:make_patterns_logic$5103
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $memory\mem$wren[11][0][0]$y$4616 $memory\mem$wren[11][1][0]$y$4622 }
    connect \Y $auto$opt_dff.cc:197:make_patterns_logic$5102
  end
  cell $reduce_bool $auto$opt_dff.cc:198:make_patterns_logic$5106
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $memory\mem$wren[10][0][0]$y$4604 $memory\mem$wren[10][1][0]$y$4610 }
    connect \Y $auto$opt_dff.cc:197:make_patterns_logic$5105
  end
  cell $reduce_bool $auto$opt_dff.cc:198:make_patterns_logic$5109
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $memory\mem$wren[0][1][0]$y$4450 $memory\mem$wren[0][0][0]$y$4428 }
    connect \Y $auto$opt_dff.cc:197:make_patterns_logic$5108
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$3850
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$3606_CMP $procmux$3605_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$3849
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$3854
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$3731_CMP $procmux$3728_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$3855
  end
  cell $anyseq $auto$setundef.cc:501:execute$4897
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:3097:Anyseq$4898
  end
  cell $anyseq $auto$setundef.cc:501:execute$4899
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$4900
  end
  cell $anyseq $auto$setundef.cc:501:execute$4901
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:3097:Anyseq$4902
  end
  cell $anyseq $auto$setundef.cc:501:execute$4903
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$4904
  end
  cell $anyseq $auto$setundef.cc:501:execute$4905
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$4906
  end
  cell $anyseq $auto$setundef.cc:501:execute$4907
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:3097:Anyseq$4908
  end
  cell $anyseq $auto$setundef.cc:501:execute$4909
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$4910
  end
  cell $anyseq $auto$setundef.cc:501:execute$4911
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$4912
  end
  cell $anyseq $auto$setundef.cc:501:execute$4913
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:3097:Anyseq$4914
  end
  cell $anyseq $auto$setundef.cc:501:execute$4915
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:3097:Anyseq$4916
  end
  cell $anyseq $auto$setundef.cc:501:execute$4917
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$4918
  end
  cell $anyseq $auto$setundef.cc:501:execute$4919
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:3097:Anyseq$4920
  end
  cell $anyseq $auto$setundef.cc:501:execute$4921
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:3097:Anyseq$4922
  end
  cell $anyseq $auto$setundef.cc:501:execute$4923
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$4924
  end
  cell $anyseq $auto$setundef.cc:501:execute$4925
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:3097:Anyseq$4926
  end
  cell $anyseq $auto$setundef.cc:501:execute$4927
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:3097:Anyseq$4928
  end
  cell $anyseq $auto$setundef.cc:501:execute$4929
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$4930
  end
  cell $anyseq $auto$setundef.cc:501:execute$4931
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:3097:Anyseq$4932
  end
  cell $anyseq $auto$setundef.cc:501:execute$4933
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$4934
  end
  cell $anyseq $auto$setundef.cc:501:execute$4935
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$4936
  end
  cell $anyseq $auto$setundef.cc:501:execute$4937
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$4938
  end
  cell $anyseq $auto$setundef.cc:501:execute$4939
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:3097:Anyseq$4940
  end
  cell $anyseq $auto$setundef.cc:501:execute$4941
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$4942
  end
  cell $anyseq $auto$setundef.cc:501:execute$4943
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:3097:Anyseq$4944
  end
  cell $anyseq $auto$setundef.cc:501:execute$4945
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$4946
  end
  cell $anyseq $auto$setundef.cc:501:execute$4947
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$4948
  end
  cell $anyseq $auto$setundef.cc:501:execute$4949
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:3097:Anyseq$4950
  end
  cell $anyseq $auto$setundef.cc:501:execute$4951
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$4952
  end
  cell $anyseq $auto$setundef.cc:501:execute$4953
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:3097:Anyseq$4954
  end
  cell $anyseq $auto$setundef.cc:501:execute$4955
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$4956
  end
  cell $anyseq $auto$setundef.cc:501:execute$4957
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$4958
  end
  cell $anyseq $auto$setundef.cc:501:execute$4959
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:3097:Anyseq$4960
  end
  cell $anyseq $auto$setundef.cc:501:execute$4961
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$4962
  end
  cell $anyseq $auto$setundef.cc:501:execute$4963
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$4964
  end
  cell $anyseq $auto$setundef.cc:501:execute$4965
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:3097:Anyseq$4966
  end
  cell $anyseq $auto$setundef.cc:501:execute$4967
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$4968
  end
  cell $anyseq $auto$setundef.cc:501:execute$4969
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$4970
  end
  cell $anyseq $auto$setundef.cc:501:execute$4971
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:3097:Anyseq$4972
  end
  cell $anyseq $auto$setundef.cc:501:execute$4973
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$4974
  end
  cell $anyseq $auto$setundef.cc:501:execute$4975
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$4976
  end
  cell $anyseq $auto$setundef.cc:501:execute$4977
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:3097:Anyseq$4978
  end
  cell $anyseq $auto$setundef.cc:501:execute$4979
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$4980
  end
  cell $anyseq $auto$setundef.cc:501:execute$4981
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$4982
  end
  cell $anyseq $auto$setundef.cc:501:execute$4983
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3097:Anyseq$4984
  end
  cell $anyseq $auto$setundef.cc:501:execute$4985
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3097:Anyseq$4986
  end
  cell $anyseq $auto$setundef.cc:501:execute$4987
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3097:Anyseq$4988
  end
  cell $anyseq $auto$setundef.cc:501:execute$4989
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$4990
  end
  cell $anyseq $auto$setundef.cc:501:execute$4991
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3097:Anyseq$4992
  end
  cell $anyseq $auto$setundef.cc:501:execute$4993
    parameter \WIDTH 5
    connect \Y $auto$rtlil.cc:3097:Anyseq$4994
  end
  cell $anyseq $auto$setundef.cc:501:execute$4995
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3097:Anyseq$4996
  end
  cell $anyseq $auto$setundef.cc:501:execute$4997
    parameter \WIDTH 5
    connect \Y $auto$rtlil.cc:3097:Anyseq$4998
  end
  cell $anyseq $auto$setundef.cc:501:execute$4999
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3097:Anyseq$5000
  end
  cell $anyseq $auto$setundef.cc:501:execute$5001
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3097:Anyseq$5002
  end
  cell $anyseq $auto$setundef.cc:501:execute$5003
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3097:Anyseq$5004
  end
  cell $anyseq $auto$setundef.cc:501:execute$5005
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3097:Anyseq$5006
  end
  attribute \src "myRiscv.sv:183.34-183.54"
  cell $logic_not $eq$myRiscv.sv:183$38
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr [11:7]
    connect \Y $eq$myRiscv.sv:183$38_Y
  end
  attribute \src "myRiscv.sv:190.23-190.45"
  cell $logic_not $eq$myRiscv.sv:190$42
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr [19:15]
    connect \Y $eq$myRiscv.sv:190$42_Y
  end
  attribute \src "myRiscv.sv:191.23-191.45"
  cell $logic_not $eq$myRiscv.sv:191$45
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr [24:20]
    connect \Y $eq$myRiscv.sv:191$45_Y
  end
  attribute \src "myRiscv.sv:233.39-233.49"
  cell $logic_not $eq$myRiscv.sv:233$56
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $sub$myRiscv.sv:231$55_Y
    connect \Y $eq$myRiscv.sv:233$56_Y
  end
  attribute \src "myRiscv.sv:399.33-399.49"
  cell $eq $eq$myRiscv.sv:399$69
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr [14:12]
    connect \B 2'11
    connect \Y $eq$myRiscv.sv:399$69_Y
  end
  attribute \src "myRiscv.sv:399.53-399.69"
  cell $eq $eq$myRiscv.sv:399$70
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr [14:12]
    connect \B 3'110
    connect \Y $eq$myRiscv.sv:399$70_Y
  end
  attribute \src "myRiscv.sv:399.73-399.89"
  cell $eq $eq$myRiscv.sv:399$72
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr [14:12]
    connect \B 3'111
    connect \Y $eq$myRiscv.sv:399$72_Y
  end
  attribute \src "myRiscv.sv:431.33-431.49"
  cell $eq $eq$myRiscv.sv:431$78
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr [14:12]
    connect \B 1'1
    connect \Y $eq$myRiscv.sv:431$78_Y
  end
  attribute \src "myRiscv.sv:445.38-445.54"
  cell $eq $eq$myRiscv.sv:445$81
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr [14:12]
    connect \B 3'101
    connect \Y $eq$myRiscv.sv:445$81_Y
  end
  attribute \src "myRiscv.sv:506.33-506.49"
  cell $logic_not $eq$myRiscv.sv:506$103
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr [14:12]
    connect \Y $eq$myRiscv.sv:506$103_Y
  end
  attribute \src "myRiscv.sv:565.33-565.49"
  cell $eq $eq$myRiscv.sv:565$114
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr [14:12]
    connect \B 2'10
    connect \Y $eq$myRiscv.sv:565$114_Y
  end
  attribute \src "myRiscv.sv:431.33-431.67"
  cell $logic_and $logic_and$myRiscv.sv:431$80
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$myRiscv.sv:431$78_Y
    connect \B $ne$myRiscv.sv:431$79_Y
    connect \Y $logic_and$myRiscv.sv:431$80_Y
  end
  attribute \src "myRiscv.sv:445.59-445.97"
  cell $logic_and $logic_and$myRiscv.sv:445$84
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ne$myRiscv.sv:431$79_Y
    connect \B $ne$myRiscv.sv:445$83_Y
    connect \Y $logic_and$myRiscv.sv:445$84_Y
  end
  attribute \src "myRiscv.sv:445.38-445.98"
  cell $logic_and $logic_and$myRiscv.sv:445$85
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$myRiscv.sv:445$81_Y
    connect \B $logic_and$myRiscv.sv:445$84_Y
    connect \Y $logic_and$myRiscv.sv:445$85_Y
  end
  attribute \src "myRiscv.sv:475.33-475.69"
  cell $logic_and $logic_and$myRiscv.sv:475$94
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ne$myRiscv.sv:475$92_Y
    connect \B $ne$myRiscv.sv:475$93_Y
    connect \Y $logic_and$myRiscv.sv:475$94_Y
  end
  attribute \src "myRiscv.sv:475.33-475.89"
  cell $logic_and $logic_and$myRiscv.sv:475$96
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$myRiscv.sv:475$94_Y
    connect \B $ne$myRiscv.sv:475$95_Y
    connect \Y $logic_and$myRiscv.sv:475$96_Y
  end
  attribute \src "myRiscv.sv:506.33-506.93"
  cell $logic_and $logic_and$myRiscv.sv:506$107
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$myRiscv.sv:506$103_Y
    connect \B $logic_and$myRiscv.sv:445$84_Y
    connect \Y $logic_and$myRiscv.sv:506$107_Y
  end
  attribute \src "myRiscv.sv:110.29-110.75"
  cell $logic_or $logic_or$myRiscv.sv:110$10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $xor$myRiscv.sv:110$8_Y
    connect \B \target_carry
    connect \Y $logic_or$myRiscv.sv:110$10_Y
  end
  attribute \src "myRiscv.sv:225.39-225.85"
  cell $logic_or $logic_or$myRiscv.sv:225$52
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $xor$myRiscv.sv:225$50_Y
    connect \B $add$myRiscv.sv:223$49_Y [32]
    connect \Y $logic_or$myRiscv.sv:225$52_Y
  end
  attribute \src "myRiscv.sv:399.33-399.69"
  cell $logic_or $logic_or$myRiscv.sv:399$71
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$myRiscv.sv:399$69_Y
    connect \B $eq$myRiscv.sv:399$70_Y
    connect \Y $logic_or$myRiscv.sv:399$71_Y
  end
  attribute \src "myRiscv.sv:399.33-399.89"
  cell $logic_or $logic_or$myRiscv.sv:399$73
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$myRiscv.sv:399$71_Y
    connect \B $eq$myRiscv.sv:399$72_Y
    connect \Y $logic_or$myRiscv.sv:399$73_Y
  end
  attribute \src "myRiscv.sv:565.33-565.69"
  cell $logic_or $logic_or$myRiscv.sv:565$116
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$myRiscv.sv:565$114_Y
    connect \B $eq$myRiscv.sv:399$69_Y
    connect \Y $logic_or$myRiscv.sv:565$116_Y
  end
  attribute \src "myRiscv.sv:591.52-591.98"
  cell $logic_or $logic_or$myRiscv.sv:591$125
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ne$myRiscv.sv:591$123_Y
    connect \B \target_o_flag
    connect \Y $logic_or$myRiscv.sv:591$125_Y
  end
  attribute \src "myRiscv.sv:603.39-603.84"
  cell $logic_or $logic_or$myRiscv.sv:603$133
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ne$myRiscv.sv:585$117_Y
    connect \B \target_o_flag
    connect \Y $logic_or$myRiscv.sv:585$119_Y
  end
  attribute \src "myRiscv.sv:632.45-632.81"
  cell $logic_or $logic_or$myRiscv.sv:632$142
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ne$myRiscv.sv:416$74_Y
    connect \B \o_flag
    connect \Y $logic_or$myRiscv.sv:632$142_Y
  end
  attribute \src "myRiscv.sv:245.37-245.74"
  cell $lt $lt$myRiscv.sv:245$58
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \alu_in_1
    connect \B \alu_in_2
    connect \Y $auto$wreduce.cc:454:run$3857 [0]
  end
  attribute \src "myRiscv.sv:252.37-252.78"
  cell $lt $lt$myRiscv.sv:252$59
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \alu_in_1
    connect \B \alu_in_2
    connect \Y $lt$myRiscv.sv:252$59_Y [0]
  end
  cell $mux $memory\mem$rdmux[0][0][0]$4130
    parameter \WIDTH 32
    connect \A $memory\mem$rdmux[0][0][0]$a$4131
    connect \B $memory\mem$rdmux[0][0][0]$b$4132
    connect \S \instr [24]
    connect \Y $memrd$\mem$myRiscv.sv:191$46_DATA
  end
  cell $mux $memory\mem$rdmux[0][1][0]$4133
    parameter \WIDTH 32
    connect \A $memory\mem$rdmux[0][1][0]$a$4134
    connect \B $memory\mem$rdmux[0][1][0]$b$4135
    connect \S \instr [23]
    connect \Y $memory\mem$rdmux[0][0][0]$a$4131
  end
  cell $mux $memory\mem$rdmux[0][1][1]$4136
    parameter \WIDTH 32
    connect \A $memory\mem$rdmux[0][1][1]$a$4137
    connect \B $memory\mem$rdmux[0][1][1]$b$4138
    connect \S \instr [23]
    connect \Y $memory\mem$rdmux[0][0][0]$b$4132
  end
  cell $mux $memory\mem$rdmux[0][2][0]$4139
    parameter \WIDTH 32
    connect \A $memory\mem$rdmux[0][2][0]$a$4140
    connect \B $memory\mem$rdmux[0][2][0]$b$4141
    connect \S \instr [22]
    connect \Y $memory\mem$rdmux[0][1][0]$a$4134
  end
  cell $mux $memory\mem$rdmux[0][2][1]$4142
    parameter \WIDTH 32
    connect \A $memory\mem$rdmux[0][2][1]$a$4143
    connect \B $memory\mem$rdmux[0][2][1]$b$4144
    connect \S \instr [22]
    connect \Y $memory\mem$rdmux[0][1][0]$b$4135
  end
  cell $mux $memory\mem$rdmux[0][2][2]$4145
    parameter \WIDTH 32
    connect \A $memory\mem$rdmux[0][2][2]$a$4146
    connect \B $memory\mem$rdmux[0][2][2]$b$4147
    connect \S \instr [22]
    connect \Y $memory\mem$rdmux[0][1][1]$a$4137
  end
  cell $mux $memory\mem$rdmux[0][2][3]$4148
    parameter \WIDTH 32
    connect \A $memory\mem$rdmux[0][2][3]$a$4149
    connect \B $memory\mem$rdmux[0][2][3]$b$4150
    connect \S \instr [22]
    connect \Y $memory\mem$rdmux[0][1][1]$b$4138
  end
  cell $mux $memory\mem$rdmux[0][3][0]$4151
    parameter \WIDTH 32
    connect \A $memory\mem$rdmux[0][3][0]$a$4152
    connect \B $memory\mem$rdmux[0][3][0]$b$4153
    connect \S \instr [21]
    connect \Y $memory\mem$rdmux[0][2][0]$a$4140
  end
  cell $mux $memory\mem$rdmux[0][3][1]$4154
    parameter \WIDTH 32
    connect \A $memory\mem$rdmux[0][3][1]$a$4155
    connect \B $memory\mem$rdmux[0][3][1]$b$4156
    connect \S \instr [21]
    connect \Y $memory\mem$rdmux[0][2][0]$b$4141
  end
  cell $mux $memory\mem$rdmux[0][3][2]$4157
    parameter \WIDTH 32
    connect \A $memory\mem$rdmux[0][3][2]$a$4158
    connect \B $memory\mem$rdmux[0][3][2]$b$4159
    connect \S \instr [21]
    connect \Y $memory\mem$rdmux[0][2][1]$a$4143
  end
  cell $mux $memory\mem$rdmux[0][3][3]$4160
    parameter \WIDTH 32
    connect \A $memory\mem$rdmux[0][3][3]$a$4161
    connect \B $memory\mem$rdmux[0][3][3]$b$4162
    connect \S \instr [21]
    connect \Y $memory\mem$rdmux[0][2][1]$b$4144
  end
  cell $mux $memory\mem$rdmux[0][3][4]$4163
    parameter \WIDTH 32
    connect \A $memory\mem$rdmux[0][3][4]$a$4164
    connect \B $memory\mem$rdmux[0][3][4]$b$4165
    connect \S \instr [21]
    connect \Y $memory\mem$rdmux[0][2][2]$a$4146
  end
  cell $mux $memory\mem$rdmux[0][3][5]$4166
    parameter \WIDTH 32
    connect \A $memory\mem$rdmux[0][3][5]$a$4167
    connect \B $memory\mem$rdmux[0][3][5]$b$4168
    connect \S \instr [21]
    connect \Y $memory\mem$rdmux[0][2][2]$b$4147
  end
  cell $mux $memory\mem$rdmux[0][3][6]$4169
    parameter \WIDTH 32
    connect \A $memory\mem$rdmux[0][3][6]$a$4170
    connect \B $memory\mem$rdmux[0][3][6]$b$4171
    connect \S \instr [21]
    connect \Y $memory\mem$rdmux[0][2][3]$a$4149
  end
  cell $mux $memory\mem$rdmux[0][3][7]$4172
    parameter \WIDTH 32
    connect \A $memory\mem$rdmux[0][3][7]$a$4173
    connect \B $memory\mem$rdmux[0][3][7]$b$4174
    connect \S \instr [21]
    connect \Y $memory\mem$rdmux[0][2][3]$b$4150
  end
  cell $mux $memory\mem$rdmux[0][4][0]$4175
    parameter \WIDTH 32
    connect \A \mem[0]
    connect \B \mem[1]
    connect \S \instr [20]
    connect \Y $memory\mem$rdmux[0][3][0]$a$4152
  end
  cell $mux $memory\mem$rdmux[0][4][10]$4205
    parameter \WIDTH 32
    connect \A \mem[20]
    connect \B \mem[21]
    connect \S \instr [20]
    connect \Y $memory\mem$rdmux[0][3][5]$a$4167
  end
  cell $mux $memory\mem$rdmux[0][4][11]$4208
    parameter \WIDTH 32
    connect \A \mem[22]
    connect \B \mem[23]
    connect \S \instr [20]
    connect \Y $memory\mem$rdmux[0][3][5]$b$4168
  end
  cell $mux $memory\mem$rdmux[0][4][12]$4211
    parameter \WIDTH 32
    connect \A \mem[24]
    connect \B \mem[25]
    connect \S \instr [20]
    connect \Y $memory\mem$rdmux[0][3][6]$a$4170
  end
  cell $mux $memory\mem$rdmux[0][4][13]$4214
    parameter \WIDTH 32
    connect \A \mem[26]
    connect \B \mem[27]
    connect \S \instr [20]
    connect \Y $memory\mem$rdmux[0][3][6]$b$4171
  end
  cell $mux $memory\mem$rdmux[0][4][14]$4217
    parameter \WIDTH 32
    connect \A \mem[28]
    connect \B \mem[29]
    connect \S \instr [20]
    connect \Y $memory\mem$rdmux[0][3][7]$a$4173
  end
  cell $mux $memory\mem$rdmux[0][4][15]$4220
    parameter \WIDTH 32
    connect \A \mem[30]
    connect \B \mem[31]
    connect \S \instr [20]
    connect \Y $memory\mem$rdmux[0][3][7]$b$4174
  end
  cell $mux $memory\mem$rdmux[0][4][1]$4178
    parameter \WIDTH 32
    connect \A \mem[2]
    connect \B \mem[3]
    connect \S \instr [20]
    connect \Y $memory\mem$rdmux[0][3][0]$b$4153
  end
  cell $mux $memory\mem$rdmux[0][4][2]$4181
    parameter \WIDTH 32
    connect \A \mem[4]
    connect \B \mem[5]
    connect \S \instr [20]
    connect \Y $memory\mem$rdmux[0][3][1]$a$4155
  end
  cell $mux $memory\mem$rdmux[0][4][3]$4184
    parameter \WIDTH 32
    connect \A \mem[6]
    connect \B \mem[7]
    connect \S \instr [20]
    connect \Y $memory\mem$rdmux[0][3][1]$b$4156
  end
  cell $mux $memory\mem$rdmux[0][4][4]$4187
    parameter \WIDTH 32
    connect \A \mem[8]
    connect \B \mem[9]
    connect \S \instr [20]
    connect \Y $memory\mem$rdmux[0][3][2]$a$4158
  end
  cell $mux $memory\mem$rdmux[0][4][5]$4190
    parameter \WIDTH 32
    connect \A \mem[10]
    connect \B \mem[11]
    connect \S \instr [20]
    connect \Y $memory\mem$rdmux[0][3][2]$b$4159
  end
  cell $mux $memory\mem$rdmux[0][4][6]$4193
    parameter \WIDTH 32
    connect \A \mem[12]
    connect \B \mem[13]
    connect \S \instr [20]
    connect \Y $memory\mem$rdmux[0][3][3]$a$4161
  end
  cell $mux $memory\mem$rdmux[0][4][7]$4196
    parameter \WIDTH 32
    connect \A \mem[14]
    connect \B \mem[15]
    connect \S \instr [20]
    connect \Y $memory\mem$rdmux[0][3][3]$b$4162
  end
  cell $mux $memory\mem$rdmux[0][4][8]$4199
    parameter \WIDTH 32
    connect \A \mem[16]
    connect \B \mem[17]
    connect \S \instr [20]
    connect \Y $memory\mem$rdmux[0][3][4]$a$4164
  end
  cell $mux $memory\mem$rdmux[0][4][9]$4202
    parameter \WIDTH 32
    connect \A \mem[18]
    connect \B \mem[19]
    connect \S \instr [20]
    connect \Y $memory\mem$rdmux[0][3][4]$b$4165
  end
  cell $mux $memory\mem$rdmux[1][0][0]$4223
    parameter \WIDTH 32
    connect \A $memory\mem$rdmux[1][0][0]$a$4224
    connect \B $memory\mem$rdmux[1][0][0]$b$4225
    connect \S \instr [19]
    connect \Y $memrd$\mem$myRiscv.sv:190$43_DATA
  end
  cell $mux $memory\mem$rdmux[1][1][0]$4226
    parameter \WIDTH 32
    connect \A $memory\mem$rdmux[1][1][0]$a$4227
    connect \B $memory\mem$rdmux[1][1][0]$b$4228
    connect \S \instr [18]
    connect \Y $memory\mem$rdmux[1][0][0]$a$4224
  end
  cell $mux $memory\mem$rdmux[1][1][1]$4229
    parameter \WIDTH 32
    connect \A $memory\mem$rdmux[1][1][1]$a$4230
    connect \B $memory\mem$rdmux[1][1][1]$b$4231
    connect \S \instr [18]
    connect \Y $memory\mem$rdmux[1][0][0]$b$4225
  end
  cell $mux $memory\mem$rdmux[1][2][0]$4232
    parameter \WIDTH 32
    connect \A $memory\mem$rdmux[1][2][0]$a$4233
    connect \B $memory\mem$rdmux[1][2][0]$b$4234
    connect \S \instr [17]
    connect \Y $memory\mem$rdmux[1][1][0]$a$4227
  end
  cell $mux $memory\mem$rdmux[1][2][1]$4235
    parameter \WIDTH 32
    connect \A $memory\mem$rdmux[1][2][1]$a$4236
    connect \B $memory\mem$rdmux[1][2][1]$b$4237
    connect \S \instr [17]
    connect \Y $memory\mem$rdmux[1][1][0]$b$4228
  end
  cell $mux $memory\mem$rdmux[1][2][2]$4238
    parameter \WIDTH 32
    connect \A $memory\mem$rdmux[1][2][2]$a$4239
    connect \B $memory\mem$rdmux[1][2][2]$b$4240
    connect \S \instr [17]
    connect \Y $memory\mem$rdmux[1][1][1]$a$4230
  end
  cell $mux $memory\mem$rdmux[1][2][3]$4241
    parameter \WIDTH 32
    connect \A $memory\mem$rdmux[1][2][3]$a$4242
    connect \B $memory\mem$rdmux[1][2][3]$b$4243
    connect \S \instr [17]
    connect \Y $memory\mem$rdmux[1][1][1]$b$4231
  end
  cell $mux $memory\mem$rdmux[1][3][0]$4244
    parameter \WIDTH 32
    connect \A $memory\mem$rdmux[1][3][0]$a$4245
    connect \B $memory\mem$rdmux[1][3][0]$b$4246
    connect \S \instr [16]
    connect \Y $memory\mem$rdmux[1][2][0]$a$4233
  end
  cell $mux $memory\mem$rdmux[1][3][1]$4247
    parameter \WIDTH 32
    connect \A $memory\mem$rdmux[1][3][1]$a$4248
    connect \B $memory\mem$rdmux[1][3][1]$b$4249
    connect \S \instr [16]
    connect \Y $memory\mem$rdmux[1][2][0]$b$4234
  end
  cell $mux $memory\mem$rdmux[1][3][2]$4250
    parameter \WIDTH 32
    connect \A $memory\mem$rdmux[1][3][2]$a$4251
    connect \B $memory\mem$rdmux[1][3][2]$b$4252
    connect \S \instr [16]
    connect \Y $memory\mem$rdmux[1][2][1]$a$4236
  end
  cell $mux $memory\mem$rdmux[1][3][3]$4253
    parameter \WIDTH 32
    connect \A $memory\mem$rdmux[1][3][3]$a$4254
    connect \B $memory\mem$rdmux[1][3][3]$b$4255
    connect \S \instr [16]
    connect \Y $memory\mem$rdmux[1][2][1]$b$4237
  end
  cell $mux $memory\mem$rdmux[1][3][4]$4256
    parameter \WIDTH 32
    connect \A $memory\mem$rdmux[1][3][4]$a$4257
    connect \B $memory\mem$rdmux[1][3][4]$b$4258
    connect \S \instr [16]
    connect \Y $memory\mem$rdmux[1][2][2]$a$4239
  end
  cell $mux $memory\mem$rdmux[1][3][5]$4259
    parameter \WIDTH 32
    connect \A $memory\mem$rdmux[1][3][5]$a$4260
    connect \B $memory\mem$rdmux[1][3][5]$b$4261
    connect \S \instr [16]
    connect \Y $memory\mem$rdmux[1][2][2]$b$4240
  end
  cell $mux $memory\mem$rdmux[1][3][6]$4262
    parameter \WIDTH 32
    connect \A $memory\mem$rdmux[1][3][6]$a$4263
    connect \B $memory\mem$rdmux[1][3][6]$b$4264
    connect \S \instr [16]
    connect \Y $memory\mem$rdmux[1][2][3]$a$4242
  end
  cell $mux $memory\mem$rdmux[1][3][7]$4265
    parameter \WIDTH 32
    connect \A $memory\mem$rdmux[1][3][7]$a$4266
    connect \B $memory\mem$rdmux[1][3][7]$b$4267
    connect \S \instr [16]
    connect \Y $memory\mem$rdmux[1][2][3]$b$4243
  end
  cell $mux $memory\mem$rdmux[1][4][0]$4268
    parameter \WIDTH 32
    connect \A \mem[0]
    connect \B \mem[1]
    connect \S \instr [15]
    connect \Y $memory\mem$rdmux[1][3][0]$a$4245
  end
  cell $mux $memory\mem$rdmux[1][4][10]$4298
    parameter \WIDTH 32
    connect \A \mem[20]
    connect \B \mem[21]
    connect \S \instr [15]
    connect \Y $memory\mem$rdmux[1][3][5]$a$4260
  end
  cell $mux $memory\mem$rdmux[1][4][11]$4301
    parameter \WIDTH 32
    connect \A \mem[22]
    connect \B \mem[23]
    connect \S \instr [15]
    connect \Y $memory\mem$rdmux[1][3][5]$b$4261
  end
  cell $mux $memory\mem$rdmux[1][4][12]$4304
    parameter \WIDTH 32
    connect \A \mem[24]
    connect \B \mem[25]
    connect \S \instr [15]
    connect \Y $memory\mem$rdmux[1][3][6]$a$4263
  end
  cell $mux $memory\mem$rdmux[1][4][13]$4307
    parameter \WIDTH 32
    connect \A \mem[26]
    connect \B \mem[27]
    connect \S \instr [15]
    connect \Y $memory\mem$rdmux[1][3][6]$b$4264
  end
  cell $mux $memory\mem$rdmux[1][4][14]$4310
    parameter \WIDTH 32
    connect \A \mem[28]
    connect \B \mem[29]
    connect \S \instr [15]
    connect \Y $memory\mem$rdmux[1][3][7]$a$4266
  end
  cell $mux $memory\mem$rdmux[1][4][15]$4313
    parameter \WIDTH 32
    connect \A \mem[30]
    connect \B \mem[31]
    connect \S \instr [15]
    connect \Y $memory\mem$rdmux[1][3][7]$b$4267
  end
  cell $mux $memory\mem$rdmux[1][4][1]$4271
    parameter \WIDTH 32
    connect \A \mem[2]
    connect \B \mem[3]
    connect \S \instr [15]
    connect \Y $memory\mem$rdmux[1][3][0]$b$4246
  end
  cell $mux $memory\mem$rdmux[1][4][2]$4274
    parameter \WIDTH 32
    connect \A \mem[4]
    connect \B \mem[5]
    connect \S \instr [15]
    connect \Y $memory\mem$rdmux[1][3][1]$a$4248
  end
  cell $mux $memory\mem$rdmux[1][4][3]$4277
    parameter \WIDTH 32
    connect \A \mem[6]
    connect \B \mem[7]
    connect \S \instr [15]
    connect \Y $memory\mem$rdmux[1][3][1]$b$4249
  end
  cell $mux $memory\mem$rdmux[1][4][4]$4280
    parameter \WIDTH 32
    connect \A \mem[8]
    connect \B \mem[9]
    connect \S \instr [15]
    connect \Y $memory\mem$rdmux[1][3][2]$a$4251
  end
  cell $mux $memory\mem$rdmux[1][4][5]$4283
    parameter \WIDTH 32
    connect \A \mem[10]
    connect \B \mem[11]
    connect \S \instr [15]
    connect \Y $memory\mem$rdmux[1][3][2]$b$4252
  end
  cell $mux $memory\mem$rdmux[1][4][6]$4286
    parameter \WIDTH 32
    connect \A \mem[12]
    connect \B \mem[13]
    connect \S \instr [15]
    connect \Y $memory\mem$rdmux[1][3][3]$a$4254
  end
  cell $mux $memory\mem$rdmux[1][4][7]$4289
    parameter \WIDTH 32
    connect \A \mem[14]
    connect \B \mem[15]
    connect \S \instr [15]
    connect \Y $memory\mem$rdmux[1][3][3]$b$4255
  end
  cell $mux $memory\mem$rdmux[1][4][8]$4292
    parameter \WIDTH 32
    connect \A \mem[16]
    connect \B \mem[17]
    connect \S \instr [15]
    connect \Y $memory\mem$rdmux[1][3][4]$a$4257
  end
  cell $mux $memory\mem$rdmux[1][4][9]$4295
    parameter \WIDTH 32
    connect \A \mem[18]
    connect \B \mem[19]
    connect \S \instr [15]
    connect \Y $memory\mem$rdmux[1][3][4]$b$4258
  end
  cell $mux $memory\mem$rdmux[2][0][0]$4316
    parameter \WIDTH 32
    connect \A $memory\mem$rdmux[2][0][0]$a$4317
    connect \B $memory\mem$rdmux[2][0][0]$b$4318
    connect \S \instr [11]
    connect \Y $memrd$\mem$myRiscv.sv:185$40_DATA
  end
  cell $mux $memory\mem$rdmux[2][1][0]$4319
    parameter \WIDTH 32
    connect \A $memory\mem$rdmux[2][1][0]$a$4320
    connect \B $memory\mem$rdmux[2][1][0]$b$4321
    connect \S \instr [10]
    connect \Y $memory\mem$rdmux[2][0][0]$a$4317
  end
  cell $mux $memory\mem$rdmux[2][1][1]$4322
    parameter \WIDTH 32
    connect \A $memory\mem$rdmux[2][1][1]$a$4323
    connect \B $memory\mem$rdmux[2][1][1]$b$4324
    connect \S \instr [10]
    connect \Y $memory\mem$rdmux[2][0][0]$b$4318
  end
  cell $mux $memory\mem$rdmux[2][2][0]$4325
    parameter \WIDTH 32
    connect \A $memory\mem$rdmux[2][2][0]$a$4326
    connect \B $memory\mem$rdmux[2][2][0]$b$4327
    connect \S \instr [9]
    connect \Y $memory\mem$rdmux[2][1][0]$a$4320
  end
  cell $mux $memory\mem$rdmux[2][2][1]$4328
    parameter \WIDTH 32
    connect \A $memory\mem$rdmux[2][2][1]$a$4329
    connect \B $memory\mem$rdmux[2][2][1]$b$4330
    connect \S \instr [9]
    connect \Y $memory\mem$rdmux[2][1][0]$b$4321
  end
  cell $mux $memory\mem$rdmux[2][2][2]$4331
    parameter \WIDTH 32
    connect \A $memory\mem$rdmux[2][2][2]$a$4332
    connect \B $memory\mem$rdmux[2][2][2]$b$4333
    connect \S \instr [9]
    connect \Y $memory\mem$rdmux[2][1][1]$a$4323
  end
  cell $mux $memory\mem$rdmux[2][2][3]$4334
    parameter \WIDTH 32
    connect \A $memory\mem$rdmux[2][2][3]$a$4335
    connect \B $memory\mem$rdmux[2][2][3]$b$4336
    connect \S \instr [9]
    connect \Y $memory\mem$rdmux[2][1][1]$b$4324
  end
  cell $mux $memory\mem$rdmux[2][3][0]$4337
    parameter \WIDTH 32
    connect \A $memory\mem$rdmux[2][3][0]$a$4338
    connect \B $memory\mem$rdmux[2][3][0]$b$4339
    connect \S \instr [8]
    connect \Y $memory\mem$rdmux[2][2][0]$a$4326
  end
  cell $mux $memory\mem$rdmux[2][3][1]$4340
    parameter \WIDTH 32
    connect \A $memory\mem$rdmux[2][3][1]$a$4341
    connect \B $memory\mem$rdmux[2][3][1]$b$4342
    connect \S \instr [8]
    connect \Y $memory\mem$rdmux[2][2][0]$b$4327
  end
  cell $mux $memory\mem$rdmux[2][3][2]$4343
    parameter \WIDTH 32
    connect \A $memory\mem$rdmux[2][3][2]$a$4344
    connect \B $memory\mem$rdmux[2][3][2]$b$4345
    connect \S \instr [8]
    connect \Y $memory\mem$rdmux[2][2][1]$a$4329
  end
  cell $mux $memory\mem$rdmux[2][3][3]$4346
    parameter \WIDTH 32
    connect \A $memory\mem$rdmux[2][3][3]$a$4347
    connect \B $memory\mem$rdmux[2][3][3]$b$4348
    connect \S \instr [8]
    connect \Y $memory\mem$rdmux[2][2][1]$b$4330
  end
  cell $mux $memory\mem$rdmux[2][3][4]$4349
    parameter \WIDTH 32
    connect \A $memory\mem$rdmux[2][3][4]$a$4350
    connect \B $memory\mem$rdmux[2][3][4]$b$4351
    connect \S \instr [8]
    connect \Y $memory\mem$rdmux[2][2][2]$a$4332
  end
  cell $mux $memory\mem$rdmux[2][3][5]$4352
    parameter \WIDTH 32
    connect \A $memory\mem$rdmux[2][3][5]$a$4353
    connect \B $memory\mem$rdmux[2][3][5]$b$4354
    connect \S \instr [8]
    connect \Y $memory\mem$rdmux[2][2][2]$b$4333
  end
  cell $mux $memory\mem$rdmux[2][3][6]$4355
    parameter \WIDTH 32
    connect \A $memory\mem$rdmux[2][3][6]$a$4356
    connect \B $memory\mem$rdmux[2][3][6]$b$4357
    connect \S \instr [8]
    connect \Y $memory\mem$rdmux[2][2][3]$a$4335
  end
  cell $mux $memory\mem$rdmux[2][3][7]$4358
    parameter \WIDTH 32
    connect \A $memory\mem$rdmux[2][3][7]$a$4359
    connect \B $memory\mem$rdmux[2][3][7]$b$4360
    connect \S \instr [8]
    connect \Y $memory\mem$rdmux[2][2][3]$b$4336
  end
  cell $mux $memory\mem$rdmux[2][4][0]$4361
    parameter \WIDTH 32
    connect \A \mem[0]
    connect \B \mem[1]
    connect \S \instr [7]
    connect \Y $memory\mem$rdmux[2][3][0]$a$4338
  end
  cell $mux $memory\mem$rdmux[2][4][10]$4391
    parameter \WIDTH 32
    connect \A \mem[20]
    connect \B \mem[21]
    connect \S \instr [7]
    connect \Y $memory\mem$rdmux[2][3][5]$a$4353
  end
  cell $mux $memory\mem$rdmux[2][4][11]$4394
    parameter \WIDTH 32
    connect \A \mem[22]
    connect \B \mem[23]
    connect \S \instr [7]
    connect \Y $memory\mem$rdmux[2][3][5]$b$4354
  end
  cell $mux $memory\mem$rdmux[2][4][12]$4397
    parameter \WIDTH 32
    connect \A \mem[24]
    connect \B \mem[25]
    connect \S \instr [7]
    connect \Y $memory\mem$rdmux[2][3][6]$a$4356
  end
  cell $mux $memory\mem$rdmux[2][4][13]$4400
    parameter \WIDTH 32
    connect \A \mem[26]
    connect \B \mem[27]
    connect \S \instr [7]
    connect \Y $memory\mem$rdmux[2][3][6]$b$4357
  end
  cell $mux $memory\mem$rdmux[2][4][14]$4403
    parameter \WIDTH 32
    connect \A \mem[28]
    connect \B \mem[29]
    connect \S \instr [7]
    connect \Y $memory\mem$rdmux[2][3][7]$a$4359
  end
  cell $mux $memory\mem$rdmux[2][4][15]$4406
    parameter \WIDTH 32
    connect \A \mem[30]
    connect \B \mem[31]
    connect \S \instr [7]
    connect \Y $memory\mem$rdmux[2][3][7]$b$4360
  end
  cell $mux $memory\mem$rdmux[2][4][1]$4364
    parameter \WIDTH 32
    connect \A \mem[2]
    connect \B \mem[3]
    connect \S \instr [7]
    connect \Y $memory\mem$rdmux[2][3][0]$b$4339
  end
  cell $mux $memory\mem$rdmux[2][4][2]$4367
    parameter \WIDTH 32
    connect \A \mem[4]
    connect \B \mem[5]
    connect \S \instr [7]
    connect \Y $memory\mem$rdmux[2][3][1]$a$4341
  end
  cell $mux $memory\mem$rdmux[2][4][3]$4370
    parameter \WIDTH 32
    connect \A \mem[6]
    connect \B \mem[7]
    connect \S \instr [7]
    connect \Y $memory\mem$rdmux[2][3][1]$b$4342
  end
  cell $mux $memory\mem$rdmux[2][4][4]$4373
    parameter \WIDTH 32
    connect \A \mem[8]
    connect \B \mem[9]
    connect \S \instr [7]
    connect \Y $memory\mem$rdmux[2][3][2]$a$4344
  end
  cell $mux $memory\mem$rdmux[2][4][5]$4376
    parameter \WIDTH 32
    connect \A \mem[10]
    connect \B \mem[11]
    connect \S \instr [7]
    connect \Y $memory\mem$rdmux[2][3][2]$b$4345
  end
  cell $mux $memory\mem$rdmux[2][4][6]$4379
    parameter \WIDTH 32
    connect \A \mem[12]
    connect \B \mem[13]
    connect \S \instr [7]
    connect \Y $memory\mem$rdmux[2][3][3]$a$4347
  end
  cell $mux $memory\mem$rdmux[2][4][7]$4382
    parameter \WIDTH 32
    connect \A \mem[14]
    connect \B \mem[15]
    connect \S \instr [7]
    connect \Y $memory\mem$rdmux[2][3][3]$b$4348
  end
  cell $mux $memory\mem$rdmux[2][4][8]$4385
    parameter \WIDTH 32
    connect \A \mem[16]
    connect \B \mem[17]
    connect \S \instr [7]
    connect \Y $memory\mem$rdmux[2][3][4]$a$4350
  end
  cell $mux $memory\mem$rdmux[2][4][9]$4388
    parameter \WIDTH 32
    connect \A \mem[18]
    connect \B \mem[19]
    connect \S \instr [7]
    connect \Y $memory\mem$rdmux[2][3][4]$b$4351
  end
  cell $and $memory\mem$wren[0][0][0]$4427
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4426
    connect \B $0$memwr$\mem$myRiscv.sv:183$1_EN[31:0]$27 [31]
    connect \Y $memory\mem$wren[0][0][0]$y$4428
  end
  cell $and $memory\mem$wren[0][1][0]$4449
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4448
    connect \B $0$memwr$\mem$myRiscv.sv:185$2_EN[31:0]$30 [31]
    connect \Y $memory\mem$wren[0][1][0]$y$4450
  end
  cell $and $memory\mem$wren[10][0][0]$4603
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4602
    connect \B $0$memwr$\mem$myRiscv.sv:183$1_EN[31:0]$27 [31]
    connect \Y $memory\mem$wren[10][0][0]$y$4604
  end
  cell $and $memory\mem$wren[10][1][0]$4609
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4608
    connect \B $0$memwr$\mem$myRiscv.sv:185$2_EN[31:0]$30 [31]
    connect \Y $memory\mem$wren[10][1][0]$y$4610
  end
  cell $and $memory\mem$wren[11][0][0]$4615
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4614
    connect \B $0$memwr$\mem$myRiscv.sv:183$1_EN[31:0]$27 [31]
    connect \Y $memory\mem$wren[11][0][0]$y$4616
  end
  cell $and $memory\mem$wren[11][1][0]$4621
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4620
    connect \B $0$memwr$\mem$myRiscv.sv:185$2_EN[31:0]$30 [31]
    connect \Y $memory\mem$wren[11][1][0]$y$4622
  end
  cell $and $memory\mem$wren[12][0][0]$4629
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4628
    connect \B $0$memwr$\mem$myRiscv.sv:183$1_EN[31:0]$27 [31]
    connect \Y $memory\mem$wren[12][0][0]$y$4630
  end
  cell $and $memory\mem$wren[12][1][0]$4637
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4636
    connect \B $0$memwr$\mem$myRiscv.sv:185$2_EN[31:0]$30 [31]
    connect \Y $memory\mem$wren[12][1][0]$y$4638
  end
  cell $and $memory\mem$wren[13][0][0]$4643
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4642
    connect \B $0$memwr$\mem$myRiscv.sv:183$1_EN[31:0]$27 [31]
    connect \Y $memory\mem$wren[13][0][0]$y$4644
  end
  cell $and $memory\mem$wren[13][1][0]$4649
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4648
    connect \B $0$memwr$\mem$myRiscv.sv:185$2_EN[31:0]$30 [31]
    connect \Y $memory\mem$wren[13][1][0]$y$4650
  end
  cell $and $memory\mem$wren[14][0][0]$4655
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4654
    connect \B $0$memwr$\mem$myRiscv.sv:183$1_EN[31:0]$27 [31]
    connect \Y $memory\mem$wren[14][0][0]$y$4656
  end
  cell $and $memory\mem$wren[14][1][0]$4661
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4660
    connect \B $0$memwr$\mem$myRiscv.sv:185$2_EN[31:0]$30 [31]
    connect \Y $memory\mem$wren[14][1][0]$y$4662
  end
  cell $and $memory\mem$wren[15][0][0]$4667
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4666
    connect \B $0$memwr$\mem$myRiscv.sv:183$1_EN[31:0]$27 [31]
    connect \Y $memory\mem$wren[15][0][0]$y$4668
  end
  cell $and $memory\mem$wren[15][1][0]$4673
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4672
    connect \B $0$memwr$\mem$myRiscv.sv:185$2_EN[31:0]$30 [31]
    connect \Y $memory\mem$wren[15][1][0]$y$4674
  end
  cell $and $memory\mem$wren[16][0][0]$4685
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4684
    connect \B $0$memwr$\mem$myRiscv.sv:183$1_EN[31:0]$27 [31]
    connect \Y $memory\mem$wren[16][0][0]$y$4686
  end
  cell $and $memory\mem$wren[16][1][0]$4697
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4696
    connect \B $0$memwr$\mem$myRiscv.sv:185$2_EN[31:0]$30 [31]
    connect \Y $memory\mem$wren[16][1][0]$y$4698
  end
  cell $and $memory\mem$wren[17][0][0]$4703
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4702
    connect \B $0$memwr$\mem$myRiscv.sv:183$1_EN[31:0]$27 [31]
    connect \Y $memory\mem$wren[17][0][0]$y$4704
  end
  cell $and $memory\mem$wren[17][1][0]$4709
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4708
    connect \B $0$memwr$\mem$myRiscv.sv:185$2_EN[31:0]$30 [31]
    connect \Y $memory\mem$wren[17][1][0]$y$4710
  end
  cell $and $memory\mem$wren[18][0][0]$4715
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4714
    connect \B $0$memwr$\mem$myRiscv.sv:183$1_EN[31:0]$27 [31]
    connect \Y $memory\mem$wren[18][0][0]$y$4716
  end
  cell $and $memory\mem$wren[18][1][0]$4721
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4720
    connect \B $0$memwr$\mem$myRiscv.sv:185$2_EN[31:0]$30 [31]
    connect \Y $memory\mem$wren[18][1][0]$y$4722
  end
  cell $and $memory\mem$wren[19][0][0]$4727
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4726
    connect \B $0$memwr$\mem$myRiscv.sv:183$1_EN[31:0]$27 [31]
    connect \Y $memory\mem$wren[19][0][0]$y$4728
  end
  cell $and $memory\mem$wren[19][1][0]$4733
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4732
    connect \B $0$memwr$\mem$myRiscv.sv:185$2_EN[31:0]$30 [31]
    connect \Y $memory\mem$wren[19][1][0]$y$4734
  end
  cell $and $memory\mem$wren[1][0][0]$4459
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4458
    connect \B $0$memwr$\mem$myRiscv.sv:183$1_EN[31:0]$27 [31]
    connect \Y $memory\mem$wren[1][0][0]$y$4460
  end
  cell $and $memory\mem$wren[1][1][0]$4469
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4468
    connect \B $0$memwr$\mem$myRiscv.sv:185$2_EN[31:0]$30 [31]
    connect \Y $memory\mem$wren[1][1][0]$y$4470
  end
  cell $and $memory\mem$wren[20][0][0]$4741
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4740
    connect \B $0$memwr$\mem$myRiscv.sv:183$1_EN[31:0]$27 [31]
    connect \Y $memory\mem$wren[20][0][0]$y$4742
  end
  cell $and $memory\mem$wren[20][1][0]$4749
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4748
    connect \B $0$memwr$\mem$myRiscv.sv:185$2_EN[31:0]$30 [31]
    connect \Y $memory\mem$wren[20][1][0]$y$4750
  end
  cell $and $memory\mem$wren[21][0][0]$4755
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4754
    connect \B $0$memwr$\mem$myRiscv.sv:183$1_EN[31:0]$27 [31]
    connect \Y $memory\mem$wren[21][0][0]$y$4756
  end
  cell $and $memory\mem$wren[21][1][0]$4761
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4760
    connect \B $0$memwr$\mem$myRiscv.sv:185$2_EN[31:0]$30 [31]
    connect \Y $memory\mem$wren[21][1][0]$y$4762
  end
  cell $and $memory\mem$wren[22][0][0]$4767
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4766
    connect \B $0$memwr$\mem$myRiscv.sv:183$1_EN[31:0]$27 [31]
    connect \Y $memory\mem$wren[22][0][0]$y$4768
  end
  cell $and $memory\mem$wren[22][1][0]$4773
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4772
    connect \B $0$memwr$\mem$myRiscv.sv:185$2_EN[31:0]$30 [31]
    connect \Y $memory\mem$wren[22][1][0]$y$4774
  end
  cell $and $memory\mem$wren[23][0][0]$4779
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4778
    connect \B $0$memwr$\mem$myRiscv.sv:183$1_EN[31:0]$27 [31]
    connect \Y $memory\mem$wren[23][0][0]$y$4780
  end
  cell $and $memory\mem$wren[23][1][0]$4785
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4784
    connect \B $0$memwr$\mem$myRiscv.sv:185$2_EN[31:0]$30 [31]
    connect \Y $memory\mem$wren[23][1][0]$y$4786
  end
  cell $and $memory\mem$wren[24][0][0]$4795
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4794
    connect \B $0$memwr$\mem$myRiscv.sv:183$1_EN[31:0]$27 [31]
    connect \Y $memory\mem$wren[24][0][0]$y$4796
  end
  cell $and $memory\mem$wren[24][1][0]$4805
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4804
    connect \B $0$memwr$\mem$myRiscv.sv:185$2_EN[31:0]$30 [31]
    connect \Y $memory\mem$wren[24][1][0]$y$4806
  end
  cell $and $memory\mem$wren[25][0][0]$4811
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4810
    connect \B $0$memwr$\mem$myRiscv.sv:183$1_EN[31:0]$27 [31]
    connect \Y $memory\mem$wren[25][0][0]$y$4812
  end
  cell $and $memory\mem$wren[25][1][0]$4817
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4816
    connect \B $0$memwr$\mem$myRiscv.sv:185$2_EN[31:0]$30 [31]
    connect \Y $memory\mem$wren[25][1][0]$y$4818
  end
  cell $and $memory\mem$wren[26][0][0]$4823
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4822
    connect \B $0$memwr$\mem$myRiscv.sv:183$1_EN[31:0]$27 [31]
    connect \Y $memory\mem$wren[26][0][0]$y$4824
  end
  cell $and $memory\mem$wren[26][1][0]$4829
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4828
    connect \B $0$memwr$\mem$myRiscv.sv:185$2_EN[31:0]$30 [31]
    connect \Y $memory\mem$wren[26][1][0]$y$4830
  end
  cell $and $memory\mem$wren[27][0][0]$4835
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4834
    connect \B $0$memwr$\mem$myRiscv.sv:183$1_EN[31:0]$27 [31]
    connect \Y $memory\mem$wren[27][0][0]$y$4836
  end
  cell $and $memory\mem$wren[27][1][0]$4841
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4840
    connect \B $0$memwr$\mem$myRiscv.sv:185$2_EN[31:0]$30 [31]
    connect \Y $memory\mem$wren[27][1][0]$y$4842
  end
  cell $and $memory\mem$wren[28][0][0]$4849
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4848
    connect \B $0$memwr$\mem$myRiscv.sv:183$1_EN[31:0]$27 [31]
    connect \Y $memory\mem$wren[28][0][0]$y$4850
  end
  cell $and $memory\mem$wren[28][1][0]$4857
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4856
    connect \B $0$memwr$\mem$myRiscv.sv:185$2_EN[31:0]$30 [31]
    connect \Y $memory\mem$wren[28][1][0]$y$4858
  end
  cell $and $memory\mem$wren[29][0][0]$4863
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4862
    connect \B $0$memwr$\mem$myRiscv.sv:183$1_EN[31:0]$27 [31]
    connect \Y $memory\mem$wren[29][0][0]$y$4864
  end
  cell $and $memory\mem$wren[29][1][0]$4869
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4868
    connect \B $0$memwr$\mem$myRiscv.sv:185$2_EN[31:0]$30 [31]
    connect \Y $memory\mem$wren[29][1][0]$y$4870
  end
  cell $and $memory\mem$wren[2][0][0]$4479
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4478
    connect \B $0$memwr$\mem$myRiscv.sv:183$1_EN[31:0]$27 [31]
    connect \Y $memory\mem$wren[2][0][0]$y$4480
  end
  cell $and $memory\mem$wren[2][1][0]$4489
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4488
    connect \B $0$memwr$\mem$myRiscv.sv:185$2_EN[31:0]$30 [31]
    connect \Y $memory\mem$wren[2][1][0]$y$4490
  end
  cell $and $memory\mem$wren[30][0][0]$4875
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4874
    connect \B $0$memwr$\mem$myRiscv.sv:183$1_EN[31:0]$27 [31]
    connect \Y $memory\mem$wren[30][0][0]$y$4876
  end
  cell $and $memory\mem$wren[30][1][0]$4881
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4880
    connect \B $0$memwr$\mem$myRiscv.sv:185$2_EN[31:0]$30 [31]
    connect \Y $memory\mem$wren[30][1][0]$y$4882
  end
  cell $and $memory\mem$wren[31][0][0]$4887
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4886
    connect \B $0$memwr$\mem$myRiscv.sv:183$1_EN[31:0]$27 [31]
    connect \Y $memory\mem$wren[31][0][0]$y$4888
  end
  cell $and $memory\mem$wren[31][1][0]$4893
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4892
    connect \B $0$memwr$\mem$myRiscv.sv:185$2_EN[31:0]$30 [31]
    connect \Y $memory\mem$wren[31][1][0]$y$4894
  end
  cell $and $memory\mem$wren[3][0][0]$4497
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4496
    connect \B $0$memwr$\mem$myRiscv.sv:183$1_EN[31:0]$27 [31]
    connect \Y $memory\mem$wren[3][0][0]$y$4498
  end
  cell $and $memory\mem$wren[3][1][0]$4505
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4504
    connect \B $0$memwr$\mem$myRiscv.sv:185$2_EN[31:0]$30 [31]
    connect \Y $memory\mem$wren[3][1][0]$y$4506
  end
  cell $and $memory\mem$wren[4][0][0]$4515
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4514
    connect \B $0$memwr$\mem$myRiscv.sv:183$1_EN[31:0]$27 [31]
    connect \Y $memory\mem$wren[4][0][0]$y$4516
  end
  cell $and $memory\mem$wren[4][1][0]$4525
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4524
    connect \B $0$memwr$\mem$myRiscv.sv:185$2_EN[31:0]$30 [31]
    connect \Y $memory\mem$wren[4][1][0]$y$4526
  end
  cell $and $memory\mem$wren[5][0][0]$4531
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4530
    connect \B $0$memwr$\mem$myRiscv.sv:183$1_EN[31:0]$27 [31]
    connect \Y $memory\mem$wren[5][0][0]$y$4532
  end
  cell $and $memory\mem$wren[5][1][0]$4537
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4536
    connect \B $0$memwr$\mem$myRiscv.sv:185$2_EN[31:0]$30 [31]
    connect \Y $memory\mem$wren[5][1][0]$y$4538
  end
  cell $and $memory\mem$wren[6][0][0]$4543
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4542
    connect \B $0$memwr$\mem$myRiscv.sv:183$1_EN[31:0]$27 [31]
    connect \Y $memory\mem$wren[6][0][0]$y$4544
  end
  cell $and $memory\mem$wren[6][1][0]$4549
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4548
    connect \B $0$memwr$\mem$myRiscv.sv:185$2_EN[31:0]$30 [31]
    connect \Y $memory\mem$wren[6][1][0]$y$4550
  end
  cell $and $memory\mem$wren[7][0][0]$4555
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4554
    connect \B $0$memwr$\mem$myRiscv.sv:183$1_EN[31:0]$27 [31]
    connect \Y $memory\mem$wren[7][0][0]$y$4556
  end
  cell $and $memory\mem$wren[7][1][0]$4561
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4560
    connect \B $0$memwr$\mem$myRiscv.sv:185$2_EN[31:0]$30 [31]
    connect \Y $memory\mem$wren[7][1][0]$y$4562
  end
  cell $and $memory\mem$wren[8][0][0]$4573
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4572
    connect \B $0$memwr$\mem$myRiscv.sv:183$1_EN[31:0]$27 [31]
    connect \Y $memory\mem$wren[8][0][0]$y$4574
  end
  cell $and $memory\mem$wren[8][1][0]$4585
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4584
    connect \B $0$memwr$\mem$myRiscv.sv:185$2_EN[31:0]$30 [31]
    connect \Y $memory\mem$wren[8][1][0]$y$4586
  end
  cell $and $memory\mem$wren[9][0][0]$4591
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4590
    connect \B $0$memwr$\mem$myRiscv.sv:183$1_EN[31:0]$27 [31]
    connect \Y $memory\mem$wren[9][0][0]$y$4592
  end
  cell $and $memory\mem$wren[9][1][0]$4597
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2376:And$4596
    connect \B $0$memwr$\mem$myRiscv.sv:185$2_EN[31:0]$30 [31]
    connect \Y $memory\mem$wren[9][1][0]$y$4598
  end
  cell $mux $memory\mem$wrmux[0][0][0]$4429
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $0$memwr$\mem$myRiscv.sv:183$1_DATA[31:0]$26
    connect \S $memory\mem$wren[0][0][0]$y$4428
    connect \Y $memory\mem$wrmux[0][0][0]$y$4430
  end
  cell $mux $memory\mem$wrmux[0][1][0]$4451
    parameter \WIDTH 32
    connect \A $memory\mem$wrmux[0][0][0]$y$4430
    connect \B $0$memwr$\mem$myRiscv.sv:185$2_DATA[31:0]$29
    connect \S $memory\mem$wren[0][1][0]$y$4450
    connect \Y $memory\mem$wrmux[0][1][0]$y$4452
  end
  cell $mux $memory\mem$wrmux[10][0][0]$4605
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $0$memwr$\mem$myRiscv.sv:183$1_DATA[31:0]$26
    connect \S $memory\mem$wren[10][0][0]$y$4604
    connect \Y $memory\mem$wrmux[10][0][0]$y$4606
  end
  cell $mux $memory\mem$wrmux[10][1][0]$4611
    parameter \WIDTH 32
    connect \A $memory\mem$wrmux[10][0][0]$y$4606
    connect \B $0$memwr$\mem$myRiscv.sv:185$2_DATA[31:0]$29
    connect \S $memory\mem$wren[10][1][0]$y$4610
    connect \Y $memory\mem$wrmux[10][1][0]$y$4612
  end
  cell $mux $memory\mem$wrmux[11][0][0]$4617
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $0$memwr$\mem$myRiscv.sv:183$1_DATA[31:0]$26
    connect \S $memory\mem$wren[11][0][0]$y$4616
    connect \Y $memory\mem$wrmux[11][0][0]$y$4618
  end
  cell $mux $memory\mem$wrmux[11][1][0]$4623
    parameter \WIDTH 32
    connect \A $memory\mem$wrmux[11][0][0]$y$4618
    connect \B $0$memwr$\mem$myRiscv.sv:185$2_DATA[31:0]$29
    connect \S $memory\mem$wren[11][1][0]$y$4622
    connect \Y $memory\mem$wrmux[11][1][0]$y$4624
  end
  cell $mux $memory\mem$wrmux[12][0][0]$4631
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $0$memwr$\mem$myRiscv.sv:183$1_DATA[31:0]$26
    connect \S $memory\mem$wren[12][0][0]$y$4630
    connect \Y $memory\mem$wrmux[12][0][0]$y$4632
  end
  cell $mux $memory\mem$wrmux[12][1][0]$4639
    parameter \WIDTH 32
    connect \A $memory\mem$wrmux[12][0][0]$y$4632
    connect \B $0$memwr$\mem$myRiscv.sv:185$2_DATA[31:0]$29
    connect \S $memory\mem$wren[12][1][0]$y$4638
    connect \Y $memory\mem$wrmux[12][1][0]$y$4640
  end
  cell $mux $memory\mem$wrmux[13][0][0]$4645
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $0$memwr$\mem$myRiscv.sv:183$1_DATA[31:0]$26
    connect \S $memory\mem$wren[13][0][0]$y$4644
    connect \Y $memory\mem$wrmux[13][0][0]$y$4646
  end
  cell $mux $memory\mem$wrmux[13][1][0]$4651
    parameter \WIDTH 32
    connect \A $memory\mem$wrmux[13][0][0]$y$4646
    connect \B $0$memwr$\mem$myRiscv.sv:185$2_DATA[31:0]$29
    connect \S $memory\mem$wren[13][1][0]$y$4650
    connect \Y $memory\mem$wrmux[13][1][0]$y$4652
  end
  cell $mux $memory\mem$wrmux[14][0][0]$4657
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $0$memwr$\mem$myRiscv.sv:183$1_DATA[31:0]$26
    connect \S $memory\mem$wren[14][0][0]$y$4656
    connect \Y $memory\mem$wrmux[14][0][0]$y$4658
  end
  cell $mux $memory\mem$wrmux[14][1][0]$4663
    parameter \WIDTH 32
    connect \A $memory\mem$wrmux[14][0][0]$y$4658
    connect \B $0$memwr$\mem$myRiscv.sv:185$2_DATA[31:0]$29
    connect \S $memory\mem$wren[14][1][0]$y$4662
    connect \Y $memory\mem$wrmux[14][1][0]$y$4664
  end
  cell $mux $memory\mem$wrmux[15][0][0]$4669
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $0$memwr$\mem$myRiscv.sv:183$1_DATA[31:0]$26
    connect \S $memory\mem$wren[15][0][0]$y$4668
    connect \Y $memory\mem$wrmux[15][0][0]$y$4670
  end
  cell $mux $memory\mem$wrmux[15][1][0]$4675
    parameter \WIDTH 32
    connect \A $memory\mem$wrmux[15][0][0]$y$4670
    connect \B $0$memwr$\mem$myRiscv.sv:185$2_DATA[31:0]$29
    connect \S $memory\mem$wren[15][1][0]$y$4674
    connect \Y $memory\mem$wrmux[15][1][0]$y$4676
  end
  cell $mux $memory\mem$wrmux[16][0][0]$4687
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $0$memwr$\mem$myRiscv.sv:183$1_DATA[31:0]$26
    connect \S $memory\mem$wren[16][0][0]$y$4686
    connect \Y $memory\mem$wrmux[16][0][0]$y$4688
  end
  cell $mux $memory\mem$wrmux[16][1][0]$4699
    parameter \WIDTH 32
    connect \A $memory\mem$wrmux[16][0][0]$y$4688
    connect \B $0$memwr$\mem$myRiscv.sv:185$2_DATA[31:0]$29
    connect \S $memory\mem$wren[16][1][0]$y$4698
    connect \Y $memory\mem$wrmux[16][1][0]$y$4700
  end
  cell $mux $memory\mem$wrmux[17][0][0]$4705
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $0$memwr$\mem$myRiscv.sv:183$1_DATA[31:0]$26
    connect \S $memory\mem$wren[17][0][0]$y$4704
    connect \Y $memory\mem$wrmux[17][0][0]$y$4706
  end
  cell $mux $memory\mem$wrmux[17][1][0]$4711
    parameter \WIDTH 32
    connect \A $memory\mem$wrmux[17][0][0]$y$4706
    connect \B $0$memwr$\mem$myRiscv.sv:185$2_DATA[31:0]$29
    connect \S $memory\mem$wren[17][1][0]$y$4710
    connect \Y $memory\mem$wrmux[17][1][0]$y$4712
  end
  cell $mux $memory\mem$wrmux[18][0][0]$4717
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $0$memwr$\mem$myRiscv.sv:183$1_DATA[31:0]$26
    connect \S $memory\mem$wren[18][0][0]$y$4716
    connect \Y $memory\mem$wrmux[18][0][0]$y$4718
  end
  cell $mux $memory\mem$wrmux[18][1][0]$4723
    parameter \WIDTH 32
    connect \A $memory\mem$wrmux[18][0][0]$y$4718
    connect \B $0$memwr$\mem$myRiscv.sv:185$2_DATA[31:0]$29
    connect \S $memory\mem$wren[18][1][0]$y$4722
    connect \Y $memory\mem$wrmux[18][1][0]$y$4724
  end
  cell $mux $memory\mem$wrmux[19][0][0]$4729
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $0$memwr$\mem$myRiscv.sv:183$1_DATA[31:0]$26
    connect \S $memory\mem$wren[19][0][0]$y$4728
    connect \Y $memory\mem$wrmux[19][0][0]$y$4730
  end
  cell $mux $memory\mem$wrmux[19][1][0]$4735
    parameter \WIDTH 32
    connect \A $memory\mem$wrmux[19][0][0]$y$4730
    connect \B $0$memwr$\mem$myRiscv.sv:185$2_DATA[31:0]$29
    connect \S $memory\mem$wren[19][1][0]$y$4734
    connect \Y $memory\mem$wrmux[19][1][0]$y$4736
  end
  cell $mux $memory\mem$wrmux[1][0][0]$4461
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $0$memwr$\mem$myRiscv.sv:183$1_DATA[31:0]$26
    connect \S $memory\mem$wren[1][0][0]$y$4460
    connect \Y $memory\mem$wrmux[1][0][0]$y$4462
  end
  cell $mux $memory\mem$wrmux[1][1][0]$4471
    parameter \WIDTH 32
    connect \A $memory\mem$wrmux[1][0][0]$y$4462
    connect \B $0$memwr$\mem$myRiscv.sv:185$2_DATA[31:0]$29
    connect \S $memory\mem$wren[1][1][0]$y$4470
    connect \Y $memory\mem$wrmux[1][1][0]$y$4472
  end
  cell $mux $memory\mem$wrmux[20][0][0]$4743
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $0$memwr$\mem$myRiscv.sv:183$1_DATA[31:0]$26
    connect \S $memory\mem$wren[20][0][0]$y$4742
    connect \Y $memory\mem$wrmux[20][0][0]$y$4744
  end
  cell $mux $memory\mem$wrmux[20][1][0]$4751
    parameter \WIDTH 32
    connect \A $memory\mem$wrmux[20][0][0]$y$4744
    connect \B $0$memwr$\mem$myRiscv.sv:185$2_DATA[31:0]$29
    connect \S $memory\mem$wren[20][1][0]$y$4750
    connect \Y $memory\mem$wrmux[20][1][0]$y$4752
  end
  cell $mux $memory\mem$wrmux[21][0][0]$4757
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $0$memwr$\mem$myRiscv.sv:183$1_DATA[31:0]$26
    connect \S $memory\mem$wren[21][0][0]$y$4756
    connect \Y $memory\mem$wrmux[21][0][0]$y$4758
  end
  cell $mux $memory\mem$wrmux[21][1][0]$4763
    parameter \WIDTH 32
    connect \A $memory\mem$wrmux[21][0][0]$y$4758
    connect \B $0$memwr$\mem$myRiscv.sv:185$2_DATA[31:0]$29
    connect \S $memory\mem$wren[21][1][0]$y$4762
    connect \Y $memory\mem$wrmux[21][1][0]$y$4764
  end
  cell $mux $memory\mem$wrmux[22][0][0]$4769
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $0$memwr$\mem$myRiscv.sv:183$1_DATA[31:0]$26
    connect \S $memory\mem$wren[22][0][0]$y$4768
    connect \Y $memory\mem$wrmux[22][0][0]$y$4770
  end
  cell $mux $memory\mem$wrmux[22][1][0]$4775
    parameter \WIDTH 32
    connect \A $memory\mem$wrmux[22][0][0]$y$4770
    connect \B $0$memwr$\mem$myRiscv.sv:185$2_DATA[31:0]$29
    connect \S $memory\mem$wren[22][1][0]$y$4774
    connect \Y $memory\mem$wrmux[22][1][0]$y$4776
  end
  cell $mux $memory\mem$wrmux[23][0][0]$4781
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $0$memwr$\mem$myRiscv.sv:183$1_DATA[31:0]$26
    connect \S $memory\mem$wren[23][0][0]$y$4780
    connect \Y $memory\mem$wrmux[23][0][0]$y$4782
  end
  cell $mux $memory\mem$wrmux[23][1][0]$4787
    parameter \WIDTH 32
    connect \A $memory\mem$wrmux[23][0][0]$y$4782
    connect \B $0$memwr$\mem$myRiscv.sv:185$2_DATA[31:0]$29
    connect \S $memory\mem$wren[23][1][0]$y$4786
    connect \Y $memory\mem$wrmux[23][1][0]$y$4788
  end
  cell $mux $memory\mem$wrmux[24][0][0]$4797
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $0$memwr$\mem$myRiscv.sv:183$1_DATA[31:0]$26
    connect \S $memory\mem$wren[24][0][0]$y$4796
    connect \Y $memory\mem$wrmux[24][0][0]$y$4798
  end
  cell $mux $memory\mem$wrmux[24][1][0]$4807
    parameter \WIDTH 32
    connect \A $memory\mem$wrmux[24][0][0]$y$4798
    connect \B $0$memwr$\mem$myRiscv.sv:185$2_DATA[31:0]$29
    connect \S $memory\mem$wren[24][1][0]$y$4806
    connect \Y $memory\mem$wrmux[24][1][0]$y$4808
  end
  cell $mux $memory\mem$wrmux[25][0][0]$4813
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $0$memwr$\mem$myRiscv.sv:183$1_DATA[31:0]$26
    connect \S $memory\mem$wren[25][0][0]$y$4812
    connect \Y $memory\mem$wrmux[25][0][0]$y$4814
  end
  cell $mux $memory\mem$wrmux[25][1][0]$4819
    parameter \WIDTH 32
    connect \A $memory\mem$wrmux[25][0][0]$y$4814
    connect \B $0$memwr$\mem$myRiscv.sv:185$2_DATA[31:0]$29
    connect \S $memory\mem$wren[25][1][0]$y$4818
    connect \Y $memory\mem$wrmux[25][1][0]$y$4820
  end
  cell $mux $memory\mem$wrmux[26][0][0]$4825
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $0$memwr$\mem$myRiscv.sv:183$1_DATA[31:0]$26
    connect \S $memory\mem$wren[26][0][0]$y$4824
    connect \Y $memory\mem$wrmux[26][0][0]$y$4826
  end
  cell $mux $memory\mem$wrmux[26][1][0]$4831
    parameter \WIDTH 32
    connect \A $memory\mem$wrmux[26][0][0]$y$4826
    connect \B $0$memwr$\mem$myRiscv.sv:185$2_DATA[31:0]$29
    connect \S $memory\mem$wren[26][1][0]$y$4830
    connect \Y $memory\mem$wrmux[26][1][0]$y$4832
  end
  cell $mux $memory\mem$wrmux[27][0][0]$4837
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $0$memwr$\mem$myRiscv.sv:183$1_DATA[31:0]$26
    connect \S $memory\mem$wren[27][0][0]$y$4836
    connect \Y $memory\mem$wrmux[27][0][0]$y$4838
  end
  cell $mux $memory\mem$wrmux[27][1][0]$4843
    parameter \WIDTH 32
    connect \A $memory\mem$wrmux[27][0][0]$y$4838
    connect \B $0$memwr$\mem$myRiscv.sv:185$2_DATA[31:0]$29
    connect \S $memory\mem$wren[27][1][0]$y$4842
    connect \Y $memory\mem$wrmux[27][1][0]$y$4844
  end
  cell $mux $memory\mem$wrmux[28][0][0]$4851
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $0$memwr$\mem$myRiscv.sv:183$1_DATA[31:0]$26
    connect \S $memory\mem$wren[28][0][0]$y$4850
    connect \Y $memory\mem$wrmux[28][0][0]$y$4852
  end
  cell $mux $memory\mem$wrmux[28][1][0]$4859
    parameter \WIDTH 32
    connect \A $memory\mem$wrmux[28][0][0]$y$4852
    connect \B $0$memwr$\mem$myRiscv.sv:185$2_DATA[31:0]$29
    connect \S $memory\mem$wren[28][1][0]$y$4858
    connect \Y $memory\mem$wrmux[28][1][0]$y$4860
  end
  cell $mux $memory\mem$wrmux[29][0][0]$4865
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $0$memwr$\mem$myRiscv.sv:183$1_DATA[31:0]$26
    connect \S $memory\mem$wren[29][0][0]$y$4864
    connect \Y $memory\mem$wrmux[29][0][0]$y$4866
  end
  cell $mux $memory\mem$wrmux[29][1][0]$4871
    parameter \WIDTH 32
    connect \A $memory\mem$wrmux[29][0][0]$y$4866
    connect \B $0$memwr$\mem$myRiscv.sv:185$2_DATA[31:0]$29
    connect \S $memory\mem$wren[29][1][0]$y$4870
    connect \Y $memory\mem$wrmux[29][1][0]$y$4872
  end
  cell $mux $memory\mem$wrmux[2][0][0]$4481
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $0$memwr$\mem$myRiscv.sv:183$1_DATA[31:0]$26
    connect \S $memory\mem$wren[2][0][0]$y$4480
    connect \Y $memory\mem$wrmux[2][0][0]$y$4482
  end
  cell $mux $memory\mem$wrmux[2][1][0]$4491
    parameter \WIDTH 32
    connect \A $memory\mem$wrmux[2][0][0]$y$4482
    connect \B $0$memwr$\mem$myRiscv.sv:185$2_DATA[31:0]$29
    connect \S $memory\mem$wren[2][1][0]$y$4490
    connect \Y $memory\mem$wrmux[2][1][0]$y$4492
  end
  cell $mux $memory\mem$wrmux[30][0][0]$4877
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $0$memwr$\mem$myRiscv.sv:183$1_DATA[31:0]$26
    connect \S $memory\mem$wren[30][0][0]$y$4876
    connect \Y $memory\mem$wrmux[30][0][0]$y$4878
  end
  cell $mux $memory\mem$wrmux[30][1][0]$4883
    parameter \WIDTH 32
    connect \A $memory\mem$wrmux[30][0][0]$y$4878
    connect \B $0$memwr$\mem$myRiscv.sv:185$2_DATA[31:0]$29
    connect \S $memory\mem$wren[30][1][0]$y$4882
    connect \Y $memory\mem$wrmux[30][1][0]$y$4884
  end
  cell $mux $memory\mem$wrmux[31][0][0]$4889
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $0$memwr$\mem$myRiscv.sv:183$1_DATA[31:0]$26
    connect \S $memory\mem$wren[31][0][0]$y$4888
    connect \Y $memory\mem$wrmux[31][0][0]$y$4890
  end
  cell $mux $memory\mem$wrmux[31][1][0]$4895
    parameter \WIDTH 32
    connect \A $memory\mem$wrmux[31][0][0]$y$4890
    connect \B $0$memwr$\mem$myRiscv.sv:185$2_DATA[31:0]$29
    connect \S $memory\mem$wren[31][1][0]$y$4894
    connect \Y $memory\mem$wrmux[31][1][0]$y$4896
  end
  cell $mux $memory\mem$wrmux[3][0][0]$4499
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $0$memwr$\mem$myRiscv.sv:183$1_DATA[31:0]$26
    connect \S $memory\mem$wren[3][0][0]$y$4498
    connect \Y $memory\mem$wrmux[3][0][0]$y$4500
  end
  cell $mux $memory\mem$wrmux[3][1][0]$4507
    parameter \WIDTH 32
    connect \A $memory\mem$wrmux[3][0][0]$y$4500
    connect \B $0$memwr$\mem$myRiscv.sv:185$2_DATA[31:0]$29
    connect \S $memory\mem$wren[3][1][0]$y$4506
    connect \Y $memory\mem$wrmux[3][1][0]$y$4508
  end
  cell $mux $memory\mem$wrmux[4][0][0]$4517
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $0$memwr$\mem$myRiscv.sv:183$1_DATA[31:0]$26
    connect \S $memory\mem$wren[4][0][0]$y$4516
    connect \Y $memory\mem$wrmux[4][0][0]$y$4518
  end
  cell $mux $memory\mem$wrmux[4][1][0]$4527
    parameter \WIDTH 32
    connect \A $memory\mem$wrmux[4][0][0]$y$4518
    connect \B $0$memwr$\mem$myRiscv.sv:185$2_DATA[31:0]$29
    connect \S $memory\mem$wren[4][1][0]$y$4526
    connect \Y $memory\mem$wrmux[4][1][0]$y$4528
  end
  cell $mux $memory\mem$wrmux[5][0][0]$4533
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $0$memwr$\mem$myRiscv.sv:183$1_DATA[31:0]$26
    connect \S $memory\mem$wren[5][0][0]$y$4532
    connect \Y $memory\mem$wrmux[5][0][0]$y$4534
  end
  cell $mux $memory\mem$wrmux[5][1][0]$4539
    parameter \WIDTH 32
    connect \A $memory\mem$wrmux[5][0][0]$y$4534
    connect \B $0$memwr$\mem$myRiscv.sv:185$2_DATA[31:0]$29
    connect \S $memory\mem$wren[5][1][0]$y$4538
    connect \Y $memory\mem$wrmux[5][1][0]$y$4540
  end
  cell $mux $memory\mem$wrmux[6][0][0]$4545
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $0$memwr$\mem$myRiscv.sv:183$1_DATA[31:0]$26
    connect \S $memory\mem$wren[6][0][0]$y$4544
    connect \Y $memory\mem$wrmux[6][0][0]$y$4546
  end
  cell $mux $memory\mem$wrmux[6][1][0]$4551
    parameter \WIDTH 32
    connect \A $memory\mem$wrmux[6][0][0]$y$4546
    connect \B $0$memwr$\mem$myRiscv.sv:185$2_DATA[31:0]$29
    connect \S $memory\mem$wren[6][1][0]$y$4550
    connect \Y $memory\mem$wrmux[6][1][0]$y$4552
  end
  cell $mux $memory\mem$wrmux[7][0][0]$4557
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $0$memwr$\mem$myRiscv.sv:183$1_DATA[31:0]$26
    connect \S $memory\mem$wren[7][0][0]$y$4556
    connect \Y $memory\mem$wrmux[7][0][0]$y$4558
  end
  cell $mux $memory\mem$wrmux[7][1][0]$4563
    parameter \WIDTH 32
    connect \A $memory\mem$wrmux[7][0][0]$y$4558
    connect \B $0$memwr$\mem$myRiscv.sv:185$2_DATA[31:0]$29
    connect \S $memory\mem$wren[7][1][0]$y$4562
    connect \Y $memory\mem$wrmux[7][1][0]$y$4564
  end
  cell $mux $memory\mem$wrmux[8][0][0]$4575
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $0$memwr$\mem$myRiscv.sv:183$1_DATA[31:0]$26
    connect \S $memory\mem$wren[8][0][0]$y$4574
    connect \Y $memory\mem$wrmux[8][0][0]$y$4576
  end
  cell $mux $memory\mem$wrmux[8][1][0]$4587
    parameter \WIDTH 32
    connect \A $memory\mem$wrmux[8][0][0]$y$4576
    connect \B $0$memwr$\mem$myRiscv.sv:185$2_DATA[31:0]$29
    connect \S $memory\mem$wren[8][1][0]$y$4586
    connect \Y $memory\mem$wrmux[8][1][0]$y$4588
  end
  cell $mux $memory\mem$wrmux[9][0][0]$4593
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $0$memwr$\mem$myRiscv.sv:183$1_DATA[31:0]$26
    connect \S $memory\mem$wren[9][0][0]$y$4592
    connect \Y $memory\mem$wrmux[9][0][0]$y$4594
  end
  cell $mux $memory\mem$wrmux[9][1][0]$4599
    parameter \WIDTH 32
    connect \A $memory\mem$wrmux[9][0][0]$y$4594
    connect \B $0$memwr$\mem$myRiscv.sv:185$2_DATA[31:0]$29
    connect \S $memory\mem$wren[9][1][0]$y$4598
    connect \Y $memory\mem$wrmux[9][1][0]$y$4600
  end
  attribute \src "myRiscv.sv:416.45-416.62"
  cell $reduce_bool $ne$myRiscv.sv:416$74
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \addr [1:0]
    connect \Y $ne$myRiscv.sv:416$74_Y
  end
  attribute \src "myRiscv.sv:431.53-431.67"
  cell $reduce_bool $ne$myRiscv.sv:431$79
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr [31:25]
    connect \Y $ne$myRiscv.sv:431$79_Y
  end
  attribute \src "myRiscv.sv:445.77-445.97"
  cell $ne $ne$myRiscv.sv:445$83
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \instr [31:25]
    connect \B 6'100000
    connect \Y $ne$myRiscv.sv:445$83_Y
  end
  attribute \src "myRiscv.sv:475.33-475.49"
  cell $reduce_bool $ne$myRiscv.sv:475$92
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr [14:12]
    connect \Y $ne$myRiscv.sv:475$92_Y
  end
  attribute \src "myRiscv.sv:475.53-475.69"
  cell $ne $ne$myRiscv.sv:475$93
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr [14:12]
    connect \B 1'1
    connect \Y $ne$myRiscv.sv:475$93_Y
  end
  attribute \src "myRiscv.sv:475.73-475.89"
  cell $ne $ne$myRiscv.sv:475$95
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr [14:12]
    connect \B 2'10
    connect \Y $ne$myRiscv.sv:475$95_Y
  end
  attribute \src "myRiscv.sv:585.43-585.63"
  cell $reduce_bool $ne$myRiscv.sv:585$117
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \target [1:0]
    connect \Y $ne$myRiscv.sv:585$117_Y
  end
  attribute \src "myRiscv.sv:591.52-591.73"
  cell $reduce_bool $ne$myRiscv.sv:591$123
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pc_next [1:0]
    connect \Y $ne$myRiscv.sv:591$123_Y
  end
  attribute \src "myRiscv.sv:467.51-467.61"
  cell $not $not$myRiscv.sv:467$86
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr [13]
    connect \Y $not$myRiscv.sv:467$86_Y
  end
  attribute \src "myRiscv.sv:56.25-56.31"
  cell $not $not$myRiscv.sv:56$5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \reset
    connect \Y \rvfi_valid
  end
  attribute \src "myRiscv.sv:590.45-590.55"
  cell $not $not$myRiscv.sv:590$122
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr [14]
    connect \Y $not$myRiscv.sv:590$122_Y
  end
  attribute \src "myRiscv.sv:280.36-280.55"
  cell $or $or$myRiscv.sv:280$63
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \alu_in_1
    connect \B \alu_in_2
    connect \Y $or$myRiscv.sv:280$63_Y
  end
  attribute \src "myRiscv.sv:490.94-490.115"
  cell $or $or$myRiscv.sv:490$98
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr [13]
    connect \B \instr [12]
    connect \Y $or$myRiscv.sv:490$98_Y
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:615.33-615.49|myRiscv.sv:615.29-644.32"
  cell $mux $procmux$2233
    parameter \WIDTH 1
    connect \A $ternary$myRiscv.sv:643$151_Y
    connect \B 1'1
    connect \S $ne$myRiscv.sv:475$92_Y
    connect \Y $10\ctrl_instr_trap[0:0]
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:0.0-0.0|myRiscv.sv:396.9-691.16"
  cell $eq $procmux$2236_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 7'1100111
    connect \Y $procmux$2236_CMP
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:615.33-615.49|myRiscv.sv:615.29-644.32"
  cell $mux $procmux$2249
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B $auto$rtlil.cc:3097:Anyseq$4898
    connect \S $ne$myRiscv.sv:475$92_Y
    connect \Y $10\alu_ctrl[3:0]
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:615.33-615.49|myRiscv.sv:615.29-644.32"
  cell $mux $procmux$2269
    parameter \WIDTH 3
    connect \A 3'000
    connect \B $auto$rtlil.cc:3097:Anyseq$4900
    connect \S $ne$myRiscv.sv:475$92_Y
    connect \Y $10\imm_sel[2:0]
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:615.33-615.49|myRiscv.sv:615.29-644.32"
  cell $mux $procmux$2289
    parameter \WIDTH 2
    connect \A 2'10
    connect \B $auto$rtlil.cc:3097:Anyseq$4902
    connect \S $ne$myRiscv.sv:475$92_Y
    connect \Y $10\rd_data_sel[1:0]
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:615.33-615.49|myRiscv.sv:615.29-644.32"
  cell $mux $procmux$2297
    parameter \WIDTH 2
    connect \A $ternary$myRiscv.sv:636$147_Y
    connect \B 2'00
    connect \S $ne$myRiscv.sv:475$92_Y
    connect \Y $10\pc_sel[1:0]
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:615.33-615.49|myRiscv.sv:615.29-644.32"
  cell $mux $procmux$2305
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $auto$rtlil.cc:3097:Anyseq$4904
    connect \S $ne$myRiscv.sv:475$92_Y
    connect \Y $10\src_2_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:615.33-615.49|myRiscv.sv:615.29-644.32"
  cell $mux $procmux$2313
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$rtlil.cc:3097:Anyseq$4906
    connect \S $ne$myRiscv.sv:475$92_Y
    connect \Y $10\src_1_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:615.33-615.49|myRiscv.sv:615.29-644.32"
  cell $mux $procmux$2321
    parameter \WIDTH 1
    connect \A $ternary$myRiscv.sv:632$143_Y
    connect \B 1'0
    connect \S $ne$myRiscv.sv:475$92_Y
    connect \Y $10\rf_wr_en[0:0]
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:565.33-565.69|myRiscv.sv:565.29-592.32"
  cell $mux $procmux$2338
    parameter \WIDTH 1
    connect \A $ternary$myRiscv.sv:591$126_Y
    connect \B 1'1
    connect \S $logic_or$myRiscv.sv:565$116_Y
    connect \Y $9\ctrl_instr_trap[0:0]
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:0.0-0.0|myRiscv.sv:396.9-691.16"
  cell $eq $procmux$2341_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 7'1100011
    connect \Y $procmux$2341_CMP
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:565.33-565.69|myRiscv.sv:565.29-592.32"
  cell $mux $procmux$2358
    parameter \WIDTH 4
    connect \A { $not$myRiscv.sv:590$122_Y 1'0 \instr [14:13] }
    connect \B $auto$rtlil.cc:3097:Anyseq$4908
    connect \S $logic_or$myRiscv.sv:565$116_Y
    connect \Y $9\alu_ctrl[3:0]
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:565.33-565.69|myRiscv.sv:565.29-592.32"
  cell $mux $procmux$2380
    parameter \WIDTH 3
    connect \A 3'011
    connect \B $auto$rtlil.cc:3097:Anyseq$4910
    connect \S $logic_or$myRiscv.sv:565$116_Y
    connect \Y $9\imm_sel[2:0]
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:565.33-565.69|myRiscv.sv:565.29-592.32"
  cell $mux $procmux$2414
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3858 [0]
    connect \B 1'0
    connect \S $logic_or$myRiscv.sv:565$116_Y
    connect \Y $9\pc_sel[1:0]
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:565.33-565.69|myRiscv.sv:565.29-592.32"
  cell $mux $procmux$2424
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$rtlil.cc:3097:Anyseq$4912
    connect \S $logic_or$myRiscv.sv:565$116_Y
    connect \Y $9\src_1_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:534.38-534.52|myRiscv.sv:534.34-559.32"
  cell $mux $procmux$2463
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $ne$myRiscv.sv:431$79_Y
    connect \Y $8\ctrl_instr_trap[0:0]
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:0.0-0.0|myRiscv.sv:396.9-691.16"
  cell $eq $procmux$2472_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 6'110011
    connect \Y $procmux$2472_CMP
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:534.38-534.52|myRiscv.sv:534.34-559.32"
  cell $mux $procmux$2497
    parameter \WIDTH 4
    connect \A { \instr [30] \instr [14:12] }
    connect \B $auto$rtlil.cc:3097:Anyseq$4914
    connect \S $ne$myRiscv.sv:431$79_Y
    connect \Y $8\alu_ctrl[3:0]
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:534.38-534.52|myRiscv.sv:534.34-559.32"
  cell $mux $procmux$2562
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$rtlil.cc:3097:Anyseq$4916
    connect \S $ne$myRiscv.sv:431$79_Y
    connect \Y $8\rd_data_sel[1:0]
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:534.38-534.52|myRiscv.sv:534.34-559.32"
  cell $mux $procmux$2595
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$rtlil.cc:3097:Anyseq$4918
    connect \S $ne$myRiscv.sv:431$79_Y
    connect \Y $8\src_1_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:534.38-534.52|myRiscv.sv:534.34-559.32"
  cell $mux $procmux$2629
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $ne$myRiscv.sv:431$79_Y
    connect \Y $8\rf_wr_en[0:0]
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:520.38-520.98|myRiscv.sv:520.34-559.32"
  cell $mux $procmux$2662
    parameter \WIDTH 1
    connect \A $8\ctrl_instr_trap[0:0]
    connect \B 1'1
    connect \S $logic_and$myRiscv.sv:445$85_Y
    connect \Y $7\ctrl_instr_trap[0:0]
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:520.38-520.98|myRiscv.sv:520.34-559.32"
  cell $mux $procmux$2690
    parameter \WIDTH 4
    connect \A $8\alu_ctrl[3:0]
    connect \B $auto$rtlil.cc:3097:Anyseq$4920
    connect \S $logic_and$myRiscv.sv:445$85_Y
    connect \Y $7\alu_ctrl[3:0]
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:520.38-520.98|myRiscv.sv:520.34-559.32"
  cell $mux $procmux$2746
    parameter \WIDTH 2
    connect \A $8\rd_data_sel[1:0]
    connect \B $auto$rtlil.cc:3097:Anyseq$4922
    connect \S $logic_and$myRiscv.sv:445$85_Y
    connect \Y $7\rd_data_sel[1:0]
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:520.38-520.98|myRiscv.sv:520.34-559.32"
  cell $mux $procmux$2788
    parameter \WIDTH 1
    connect \A $8\src_1_sel[0:0]
    connect \B $auto$rtlil.cc:3097:Anyseq$4924
    connect \S $logic_and$myRiscv.sv:445$85_Y
    connect \Y $7\src_1_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:520.38-520.98|myRiscv.sv:520.34-559.32"
  cell $mux $procmux$2802
    parameter \WIDTH 1
    connect \A $8\rf_wr_en[0:0]
    connect \B 1'0
    connect \S $logic_and$myRiscv.sv:445$85_Y
    connect \Y $7\rf_wr_en[0:0]
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:506.33-506.93|myRiscv.sv:506.29-559.32"
  cell $mux $procmux$2830
    parameter \WIDTH 1
    connect \A $7\ctrl_instr_trap[0:0]
    connect \B 1'1
    connect \S $logic_and$myRiscv.sv:506$107_Y
    connect \Y $6\ctrl_instr_trap[0:0]
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:506.33-506.93|myRiscv.sv:506.29-559.32"
  cell $mux $procmux$2852
    parameter \WIDTH 4
    connect \A $7\alu_ctrl[3:0]
    connect \B $auto$rtlil.cc:3097:Anyseq$4926
    connect \S $logic_and$myRiscv.sv:506$107_Y
    connect \Y $6\alu_ctrl[3:0]
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:506.33-506.93|myRiscv.sv:506.29-559.32"
  cell $mux $procmux$2896
    parameter \WIDTH 2
    connect \A $7\rd_data_sel[1:0]
    connect \B $auto$rtlil.cc:3097:Anyseq$4928
    connect \S $logic_and$myRiscv.sv:506$107_Y
    connect \Y $6\rd_data_sel[1:0]
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:506.33-506.93|myRiscv.sv:506.29-559.32"
  cell $mux $procmux$2918
    parameter \WIDTH 1
    connect \A $7\src_1_sel[0:0]
    connect \B $auto$rtlil.cc:3097:Anyseq$4930
    connect \S $logic_and$myRiscv.sv:506$107_Y
    connect \Y $6\src_1_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:506.33-506.93|myRiscv.sv:506.29-559.32"
  cell $mux $procmux$2940
    parameter \WIDTH 1
    connect \A $7\rf_wr_en[0:0]
    connect \B 1'0
    connect \S $logic_and$myRiscv.sv:506$107_Y
    connect \Y $6\rf_wr_en[0:0]
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:475.33-475.89|myRiscv.sv:475.29-501.32"
  cell $mux $procmux$2963
    parameter \WIDTH 1
    connect \A $ternary$myRiscv.sv:425$77_Y
    connect \B 1'1
    connect \S $logic_and$myRiscv.sv:475$96_Y
    connect \Y $5\ctrl_instr_trap[0:0]
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:0.0-0.0|myRiscv.sv:396.9-691.16"
  cell $eq $procmux$2966_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 6'100011
    connect \Y $procmux$2966_CMP
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:475.33-475.89|myRiscv.sv:475.29-501.32"
  cell $mux $procmux$2987
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B $auto$rtlil.cc:3097:Anyseq$4932
    connect \S $logic_and$myRiscv.sv:475$96_Y
    connect \Y $5\alu_ctrl[3:0]
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:475.33-475.89|myRiscv.sv:475.29-501.32"
  cell $mux $procmux$3011
    parameter \WIDTH 3
    connect \A 3'010
    connect \B $auto$rtlil.cc:3097:Anyseq$4934
    connect \S $logic_and$myRiscv.sv:475$96_Y
    connect \Y $5\imm_sel[2:0]
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:475.33-475.89|myRiscv.sv:475.29-501.32"
  cell $mux $procmux$3058
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $auto$rtlil.cc:3097:Anyseq$4936
    connect \S $logic_and$myRiscv.sv:475$96_Y
    connect \Y $5\src_2_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:475.33-475.89|myRiscv.sv:475.29-501.32"
  cell $mux $procmux$3070
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$rtlil.cc:3097:Anyseq$4938
    connect \S $logic_and$myRiscv.sv:475$96_Y
    connect \Y $5\src_1_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:475.33-475.89|myRiscv.sv:475.29-501.32"
  cell $mux $procmux$3093
    parameter \WIDTH 4
    connect \A $ternary$myRiscv.sv:490$100_Y
    connect \B 4'0000
    connect \S $logic_and$myRiscv.sv:475$96_Y
    connect \Y $5\wr_en[3:0]
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:445.38-445.98|myRiscv.sv:445.34-470.32"
  cell $mux $procmux$3106
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$myRiscv.sv:445$85_Y
    connect \Y $4\ctrl_instr_trap[0:0]
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:0.0-0.0|myRiscv.sv:396.9-691.16"
  cell $eq $procmux$3112_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 5'10011
    connect \Y $procmux$3112_CMP
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:445.38-445.98|myRiscv.sv:445.34-470.32"
  cell $mux $procmux$3138
    parameter \WIDTH 4
    connect \A { $and$myRiscv.sv:469$91_Y \instr [14:12] }
    connect \B $auto$rtlil.cc:3097:Anyseq$4940
    connect \S $logic_and$myRiscv.sv:445$85_Y
    connect \Y $4\alu_ctrl[3:0]
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:445.38-445.98|myRiscv.sv:445.34-470.32"
  cell $mux $procmux$3168
    parameter \WIDTH 3
    connect \A { 2'00 $and$myRiscv.sv:467$87_Y }
    connect \B $auto$rtlil.cc:3097:Anyseq$4942
    connect \S $logic_and$myRiscv.sv:445$85_Y
    connect \Y $4\imm_sel[2:0]
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:445.38-445.98|myRiscv.sv:445.34-470.32"
  cell $mux $procmux$3198
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$rtlil.cc:3097:Anyseq$4944
    connect \S $logic_and$myRiscv.sv:445$85_Y
    connect \Y $4\rd_data_sel[1:0]
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:445.38-445.98|myRiscv.sv:445.34-470.32"
  cell $mux $procmux$3229
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $auto$rtlil.cc:3097:Anyseq$4946
    connect \S $logic_and$myRiscv.sv:445$85_Y
    connect \Y $4\src_2_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:445.38-445.98|myRiscv.sv:445.34-470.32"
  cell $mux $procmux$3245
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$rtlil.cc:3097:Anyseq$4948
    connect \S $logic_and$myRiscv.sv:445$85_Y
    connect \Y $4\src_1_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:445.38-445.98|myRiscv.sv:445.34-470.32"
  cell $mux $procmux$3261
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $logic_and$myRiscv.sv:445$85_Y
    connect \Y $4\rf_wr_en[0:0]
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:431.33-431.67|myRiscv.sv:431.29-470.32"
  cell $mux $procmux$3292
    parameter \WIDTH 1
    connect \A $4\ctrl_instr_trap[0:0]
    connect \B 1'1
    connect \S $logic_and$myRiscv.sv:431$80_Y
    connect \Y $3\ctrl_instr_trap[0:0]
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:431.33-431.67|myRiscv.sv:431.29-470.32"
  cell $mux $procmux$3318
    parameter \WIDTH 4
    connect \A $4\alu_ctrl[3:0]
    connect \B $auto$rtlil.cc:3097:Anyseq$4950
    connect \S $logic_and$myRiscv.sv:431$80_Y
    connect \Y $3\alu_ctrl[3:0]
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:431.33-431.67|myRiscv.sv:431.29-470.32"
  cell $mux $procmux$3344
    parameter \WIDTH 3
    connect \A $4\imm_sel[2:0]
    connect \B $auto$rtlil.cc:3097:Anyseq$4952
    connect \S $logic_and$myRiscv.sv:431$80_Y
    connect \Y $3\imm_sel[2:0]
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:431.33-431.67|myRiscv.sv:431.29-470.32"
  cell $mux $procmux$3370
    parameter \WIDTH 2
    connect \A $4\rd_data_sel[1:0]
    connect \B $auto$rtlil.cc:3097:Anyseq$4954
    connect \S $logic_and$myRiscv.sv:431$80_Y
    connect \Y $3\rd_data_sel[1:0]
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:431.33-431.67|myRiscv.sv:431.29-470.32"
  cell $mux $procmux$3396
    parameter \WIDTH 1
    connect \A $4\src_2_sel[0:0]
    connect \B $auto$rtlil.cc:3097:Anyseq$4956
    connect \S $logic_and$myRiscv.sv:431$80_Y
    connect \Y $3\src_2_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:431.33-431.67|myRiscv.sv:431.29-470.32"
  cell $mux $procmux$3409
    parameter \WIDTH 1
    connect \A $4\src_1_sel[0:0]
    connect \B $auto$rtlil.cc:3097:Anyseq$4958
    connect \S $logic_and$myRiscv.sv:431$80_Y
    connect \Y $3\src_1_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:431.33-431.67|myRiscv.sv:431.29-470.32"
  cell $mux $procmux$3422
    parameter \WIDTH 1
    connect \A $4\rf_wr_en[0:0]
    connect \B 1'0
    connect \S $logic_and$myRiscv.sv:431$80_Y
    connect \Y $3\rf_wr_en[0:0]
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:399.33-399.89|myRiscv.sv:399.29-426.32"
  cell $mux $procmux$3449
    parameter \WIDTH 1
    connect \A $ternary$myRiscv.sv:425$77_Y
    connect \B 1'1
    connect \S $logic_or$myRiscv.sv:399$73_Y
    connect \Y $2\ctrl_instr_trap[0:0]
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:0.0-0.0|myRiscv.sv:396.9-691.16"
  cell $eq $procmux$3452_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 2'11
    connect \Y $procmux$3452_CMP
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:399.33-399.89|myRiscv.sv:399.29-426.32"
  cell $mux $procmux$3477
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B $auto$rtlil.cc:3097:Anyseq$4960
    connect \S $logic_or$myRiscv.sv:399$73_Y
    connect \Y $2\alu_ctrl[3:0]
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:399.33-399.89|myRiscv.sv:399.29-426.32"
  cell $mux $procmux$3491
    parameter \WIDTH 3
    connect \A \instr [14:12]
    connect \B $auto$rtlil.cc:3097:Anyseq$4962
    connect \S $logic_or$myRiscv.sv:399$73_Y
    connect \Y $2\ld_ctrl[2:0]
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:399.33-399.89|myRiscv.sv:399.29-426.32"
  cell $mux $procmux$3505
    parameter \WIDTH 3
    connect \A 3'000
    connect \B $auto$rtlil.cc:3097:Anyseq$4964
    connect \S $logic_or$myRiscv.sv:399$73_Y
    connect \Y $2\imm_sel[2:0]
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:399.33-399.89|myRiscv.sv:399.29-426.32"
  cell $mux $procmux$3531
    parameter \WIDTH 2
    connect \A 2'01
    connect \B $auto$rtlil.cc:3097:Anyseq$4966
    connect \S $logic_or$myRiscv.sv:399$73_Y
    connect \Y $2\rd_data_sel[1:0]
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:399.33-399.89|myRiscv.sv:399.29-426.32"
  cell $mux $procmux$3558
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $auto$rtlil.cc:3097:Anyseq$4968
    connect \S $logic_or$myRiscv.sv:399$73_Y
    connect \Y $2\src_2_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:399.33-399.89|myRiscv.sv:399.29-426.32"
  cell $mux $procmux$3572
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$rtlil.cc:3097:Anyseq$4970
    connect \S $logic_or$myRiscv.sv:399$73_Y
    connect \Y $2\src_1_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:399.33-399.89|myRiscv.sv:399.29-426.32"
  cell $mux $procmux$3586
    parameter \WIDTH 1
    connect \A $ternary$myRiscv.sv:416$75_Y
    connect \B 1'0
    connect \S $logic_or$myRiscv.sv:399$73_Y
    connect \Y $2\rf_wr_en[0:0]
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:0.0-0.0|myRiscv.sv:396.9-691.16"
  cell $pmux $procmux$3604
    parameter \S_WIDTH 8
    parameter \WIDTH 1
    connect \A 1'1
    connect \B { $2\ctrl_instr_trap[0:0] $3\ctrl_instr_trap[0:0] $5\ctrl_instr_trap[0:0] $6\ctrl_instr_trap[0:0] $9\ctrl_instr_trap[0:0] $ternary$myRiscv.sv:610$138_Y $10\ctrl_instr_trap[0:0] 1'0 }
    connect \S { $procmux$3452_CMP $procmux$3112_CMP $procmux$2966_CMP $procmux$2472_CMP $procmux$2341_CMP $procmux$3608_CMP $procmux$2236_CMP $auto$opt_reduce.cc:134:opt_mux$3849 }
    connect \Y \rvfi_trap
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:0.0-0.0|myRiscv.sv:396.9-691.16"
  cell $eq $procmux$3605_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 5'10111
    connect \Y $procmux$3605_CMP
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:0.0-0.0|myRiscv.sv:396.9-691.16"
  cell $eq $procmux$3606_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 6'110111
    connect \Y $procmux$3606_CMP
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:0.0-0.0|myRiscv.sv:396.9-691.16"
  cell $eq $procmux$3608_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 7'1101111
    connect \Y $procmux$3608_CMP
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:0.0-0.0|myRiscv.sv:396.9-691.16"
  cell $pmux $procmux$3626
    parameter \S_WIDTH 7
    parameter \WIDTH 4
    connect \A $auto$rtlil.cc:3097:Anyseq$4972
    connect \B { $2\alu_ctrl[3:0] $3\alu_ctrl[3:0] $5\alu_ctrl[3:0] $6\alu_ctrl[3:0] $9\alu_ctrl[3:0] $10\alu_ctrl[3:0] 4'0000 }
    connect \S { $procmux$3452_CMP $procmux$3112_CMP $procmux$2966_CMP $procmux$2472_CMP $procmux$2341_CMP $procmux$2236_CMP $procmux$3605_CMP }
    connect \Y \alu_ctrl
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:0.0-0.0|myRiscv.sv:396.9-691.16"
  cell $mux $procmux$3637
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:3097:Anyseq$4974
    connect \B $2\ld_ctrl[2:0]
    connect \S $procmux$3452_CMP
    connect \Y \ld_ctrl
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:0.0-0.0|myRiscv.sv:396.9-691.16"
  cell $pmux $procmux$3645
    parameter \S_WIDTH 7
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:3097:Anyseq$4976
    connect \B { $2\imm_sel[2:0] $3\imm_sel[2:0] $5\imm_sel[2:0] $9\imm_sel[2:0] 3'100 $10\imm_sel[2:0] 3'101 }
    connect \S { $procmux$3452_CMP $procmux$3112_CMP $procmux$2966_CMP $procmux$2341_CMP $procmux$3608_CMP $procmux$2236_CMP $auto$opt_reduce.cc:134:opt_mux$3849 }
    connect \Y \imm_sel
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:0.0-0.0|myRiscv.sv:396.9-691.16"
  cell $pmux $procmux$3666
    parameter \S_WIDTH 7
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:3097:Anyseq$4978
    connect \B { $2\rd_data_sel[1:0] $3\rd_data_sel[1:0] $6\rd_data_sel[1:0] 2'10 $10\rd_data_sel[1:0] 4'1100 }
    connect \S { $procmux$3452_CMP $procmux$3112_CMP $procmux$2472_CMP $procmux$3608_CMP $procmux$2236_CMP $procmux$3606_CMP $procmux$3605_CMP }
    connect \Y \rd_data_sel
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:0.0-0.0|myRiscv.sv:396.9-691.16"
  cell $pmux $procmux$3679
    parameter \S_WIDTH 3
    parameter \WIDTH 2
    connect \A 2'00
    connect \B { 1'0 $9\pc_sel[1:0] 1'0 $auto$wreduce.cc:454:run$3859 [0] $10\pc_sel[1:0] }
    connect \S { $procmux$2341_CMP $procmux$3608_CMP $procmux$2236_CMP }
    connect \Y \pc_sel
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:0.0-0.0|myRiscv.sv:396.9-691.16"
  cell $pmux $procmux$3688
    parameter \S_WIDTH 7
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$4980
    connect \B { $2\src_2_sel[0:0] $3\src_2_sel[0:0] $5\src_2_sel[0:0] $6\src_1_sel[0:0] $9\src_1_sel[0:0] $10\src_2_sel[0:0] 1'1 }
    connect \S { $procmux$3452_CMP $procmux$3112_CMP $procmux$2966_CMP $procmux$2472_CMP $procmux$2341_CMP $procmux$2236_CMP $procmux$3605_CMP }
    connect \Y \src_2_sel
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:0.0-0.0|myRiscv.sv:396.9-691.16"
  cell $pmux $procmux$3697
    parameter \S_WIDTH 7
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$4982
    connect \B { $2\src_1_sel[0:0] $3\src_1_sel[0:0] $5\src_1_sel[0:0] $6\src_1_sel[0:0] $9\src_1_sel[0:0] $10\src_1_sel[0:0] 1'1 }
    connect \S { $procmux$3452_CMP $procmux$3112_CMP $procmux$2966_CMP $procmux$2472_CMP $procmux$2341_CMP $procmux$2236_CMP $procmux$3605_CMP }
    connect \Y \src_1_sel
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:0.0-0.0|myRiscv.sv:396.9-691.16"
  cell $pmux $procmux$3706
    parameter \S_WIDTH 6
    parameter \WIDTH 1
    connect \A 1'0
    connect \B { $2\rf_wr_en[0:0] $3\rf_wr_en[0:0] $6\rf_wr_en[0:0] $auto$wreduce.cc:454:run$3859 [0] $10\rf_wr_en[0:0] 1'1 }
    connect \S { $procmux$3452_CMP $procmux$3112_CMP $procmux$2472_CMP $procmux$3608_CMP $procmux$2236_CMP $auto$opt_reduce.cc:134:opt_mux$3849 }
    connect \Y \rf_wr_en
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:0.0-0.0|myRiscv.sv:396.9-691.16"
  cell $mux $procmux$3719
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B $5\wr_en[3:0]
    connect \S $procmux$2966_CMP
    connect \Y \rvfi_mem_wmask
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:0.0-0.0|myRiscv.sv:354.9-361.16"
  cell $pmux $procmux$3727
    parameter \S_WIDTH 3
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B 12'001111110001
    connect \S { $procmux$3730_CMP $procmux$3729_CMP $auto$opt_reduce.cc:134:opt_mux$3855 }
    connect \Y \rvfi_mem_rmask
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:0.0-0.0|myRiscv.sv:354.9-361.16"
  cell $eq $procmux$3728_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ld_ctrl
    connect \B 3'100
    connect \Y $procmux$3728_CMP
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:0.0-0.0|myRiscv.sv:354.9-361.16"
  cell $eq $procmux$3729_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \ld_ctrl
    connect \B 2'10
    connect \Y $procmux$3729_CMP
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:0.0-0.0|myRiscv.sv:354.9-361.16"
  cell $eq $procmux$3730_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ld_ctrl
    connect \B 1'1
    connect \Y $procmux$3730_CMP
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:0.0-0.0|myRiscv.sv:354.9-361.16"
  cell $logic_not $procmux$3731_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ld_ctrl
    connect \Y $procmux$3731_CMP
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:0.0-0.0|myRiscv.sv:343.9-350.16"
  cell $pmux $procmux$3733
    parameter \S_WIDTH 5
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:3097:Anyseq$4984
    connect \B { \rd_data [7] \rd_data [7] \rd_data [7] \rd_data [7] \rd_data [7] \rd_data [7] \rd_data [7] \rd_data [7] \rd_data [7] \rd_data [7] \rd_data [7] \rd_data [7] \rd_data [7] \rd_data [7] \rd_data [7] \rd_data [7] \rd_data [7] \rd_data [7] \rd_data [7] \rd_data [7] \rd_data [7] \rd_data [7] \rd_data [7] \rd_data [7] \rd_data [7:0] \rd_data [7] \rd_data [7] \rd_data [7] \rd_data [7] \rd_data [7] \rd_data [7] \rd_data [7] \rd_data [7] \rd_data [7] \rd_data [7] \rd_data [7] \rd_data [7] \rd_data [7] \rd_data [7] \rd_data [7] \rd_data [7] \rd_data [15:0] \rd_data 24'000000000000000000000000 \rd_data [7:0] 16'0000000000000000 \rd_data [15:0] }
    connect \S { $procmux$3731_CMP $procmux$3730_CMP $procmux$3729_CMP $procmux$3728_CMP $procmux$3734_CMP }
    connect \Y \rd_data_ext
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:0.0-0.0|myRiscv.sv:343.9-350.16"
  cell $eq $procmux$3734_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ld_ctrl
    connect \B 3'101
    connect \Y $procmux$3734_CMP
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:0.0-0.0|myRiscv.sv:316.9-324.16"
  cell $pmux $procmux$3740
    parameter \S_WIDTH 6
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:3097:Anyseq$4986
    connect \B { \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31:20] 27'000000000000000000000000000 \instr [24:20] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31:25] \instr [11:7] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [7] \instr [30:25] \instr [11:8] 1'0 \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [31] \instr [19:12] \instr [20] \instr [30:21] 1'0 \instr [31:12] 12'000000000000 }
    connect \S { $procmux$3746_CMP $procmux$3745_CMP $procmux$3744_CMP $procmux$3743_CMP $procmux$3742_CMP $procmux$3741_CMP }
    connect \Y \imm_ext
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:0.0-0.0|myRiscv.sv:316.9-324.16"
  cell $eq $procmux$3741_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \imm_sel
    connect \B 3'101
    connect \Y $procmux$3741_CMP
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:0.0-0.0|myRiscv.sv:316.9-324.16"
  cell $eq $procmux$3742_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \imm_sel
    connect \B 3'100
    connect \Y $procmux$3742_CMP
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:0.0-0.0|myRiscv.sv:316.9-324.16"
  cell $eq $procmux$3743_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \imm_sel
    connect \B 2'11
    connect \Y $procmux$3743_CMP
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:0.0-0.0|myRiscv.sv:316.9-324.16"
  cell $eq $procmux$3744_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \imm_sel
    connect \B 2'10
    connect \Y $procmux$3744_CMP
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:0.0-0.0|myRiscv.sv:316.9-324.16"
  cell $eq $procmux$3745_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \imm_sel
    connect \B 1'1
    connect \Y $procmux$3745_CMP
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:0.0-0.0|myRiscv.sv:316.9-324.16"
  cell $logic_not $procmux$3746_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \imm_sel
    connect \Y $procmux$3746_CMP
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:0.0-0.0|myRiscv.sv:219.9-296.16"
  cell $pmux $procmux$3760
    parameter \S_WIDTH 10
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:3097:Anyseq$4988
    connect \B { $add$myRiscv.sv:223$49_Y [31:0] $sub$myRiscv.sv:231$55_Y $shl$myRiscv.sv:238$57_Y 31'0000000000000000000000000000000 $auto$wreduce.cc:454:run$3857 [0] 31'0000000000000000000000000000000 $lt$myRiscv.sv:252$59_Y [0] $xor$myRiscv.sv:259$60_Y $shr$myRiscv.sv:265$61_Y $sshr$myRiscv.sv:272$62_Y $or$myRiscv.sv:280$63_Y $and$myRiscv.sv:287$64_Y }
    connect \S { $procmux$3770_CMP $procmux$3769_CMP $procmux$3768_CMP $procmux$3767_CMP $procmux$3766_CMP $procmux$3765_CMP $procmux$3764_CMP $procmux$3763_CMP $procmux$3762_CMP $procmux$3761_CMP }
    connect \Y \addr
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:0.0-0.0|myRiscv.sv:219.9-296.16"
  cell $eq $procmux$3761_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \alu_ctrl
    connect \B 3'111
    connect \Y $procmux$3761_CMP
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:0.0-0.0|myRiscv.sv:219.9-296.16"
  cell $eq $procmux$3762_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \alu_ctrl
    connect \B 3'110
    connect \Y $procmux$3762_CMP
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:0.0-0.0|myRiscv.sv:219.9-296.16"
  cell $eq $procmux$3763_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \alu_ctrl
    connect \B 4'1101
    connect \Y $procmux$3763_CMP
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:0.0-0.0|myRiscv.sv:219.9-296.16"
  cell $eq $procmux$3764_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \alu_ctrl
    connect \B 3'101
    connect \Y $procmux$3764_CMP
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:0.0-0.0|myRiscv.sv:219.9-296.16"
  cell $eq $procmux$3765_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \alu_ctrl
    connect \B 3'100
    connect \Y $procmux$3765_CMP
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:0.0-0.0|myRiscv.sv:219.9-296.16"
  cell $eq $procmux$3766_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \alu_ctrl
    connect \B 2'11
    connect \Y $procmux$3766_CMP
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:0.0-0.0|myRiscv.sv:219.9-296.16"
  cell $eq $procmux$3767_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \alu_ctrl
    connect \B 2'10
    connect \Y $procmux$3767_CMP
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:0.0-0.0|myRiscv.sv:219.9-296.16"
  cell $eq $procmux$3768_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \alu_ctrl
    connect \B 1'1
    connect \Y $procmux$3768_CMP
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:0.0-0.0|myRiscv.sv:219.9-296.16"
  cell $eq $procmux$3769_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \alu_ctrl
    connect \B 4'1000
    connect \Y $procmux$3769_CMP
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:0.0-0.0|myRiscv.sv:219.9-296.16"
  cell $logic_not $procmux$3770_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \alu_ctrl
    connect \Y $procmux$3770_CMP
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:0.0-0.0|myRiscv.sv:219.9-296.16"
  cell $mux $procmux$3781
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$myRiscv.sv:225$54_Y
    connect \S $procmux$3770_CMP
    connect \Y \o_flag
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:0.0-0.0|myRiscv.sv:219.9-296.16"
  cell $pmux $procmux$3789
    parameter \S_WIDTH 3
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$4990
    connect \B { $eq$myRiscv.sv:233$56_Y $auto$wreduce.cc:454:run$3857 [0] $lt$myRiscv.sv:252$59_Y [0] }
    connect \S { $procmux$3769_CMP $procmux$3767_CMP $procmux$3766_CMP }
    connect \Y \b_flag
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:182.13-182.29|myRiscv.sv:182.9-185.50"
  cell $mux $procmux$3794
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \rf_wr_en
    connect \Y $0$memwr$\mem$myRiscv.sv:183$1_EN[31:0]$27 [31]
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:182.13-182.29|myRiscv.sv:182.9-185.50"
  cell $mux $procmux$3797
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:3097:Anyseq$4992
    connect \B $ternary$myRiscv.sv:183$39_Y
    connect \S \rf_wr_en
    connect \Y $0$memwr$\mem$myRiscv.sv:183$1_DATA[31:0]$26
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:182.13-182.29|myRiscv.sv:182.9-185.50"
  cell $mux $procmux$3800
    parameter \WIDTH 5
    connect \A $auto$rtlil.cc:3097:Anyseq$4994
    connect \B \instr [11:7]
    connect \S \rf_wr_en
    connect \Y $0$memwr$\mem$myRiscv.sv:183$1_ADDR[4:0]$25
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:182.13-182.29|myRiscv.sv:182.9-185.50"
  cell $mux $procmux$3803
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \rf_wr_en
    connect \Y $0$memwr$\mem$myRiscv.sv:185$2_EN[31:0]$30 [31]
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:182.13-182.29|myRiscv.sv:182.9-185.50"
  cell $mux $procmux$3806
    parameter \WIDTH 32
    connect \A $memrd$\mem$myRiscv.sv:185$40_DATA
    connect \B $auto$rtlil.cc:3097:Anyseq$4996
    connect \S \rf_wr_en
    connect \Y $0$memwr$\mem$myRiscv.sv:185$2_DATA[31:0]$29
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:182.13-182.29|myRiscv.sv:182.9-185.50"
  cell $mux $procmux$3809
    parameter \WIDTH 5
    connect \A \instr [11:7]
    connect \B $auto$rtlil.cc:3097:Anyseq$4998
    connect \S \rf_wr_en
    connect \Y $0$memwr$\mem$myRiscv.sv:185$2_ADDR[4:0]$28
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:0.0-0.0|myRiscv.sv:164.9-171.16"
  cell $pmux $procmux$3811
    parameter \S_WIDTH 4
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:3097:Anyseq$5000
    connect \B { $ternary$myRiscv.sv:166$23_Y \rd_data_ext \pc_plus_4 \imm_ext }
    connect \S { $procmux$3815_CMP $procmux$3814_CMP $procmux$3813_CMP $procmux$3812_CMP }
    connect \Y \rf_dst_data
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:0.0-0.0|myRiscv.sv:164.9-171.16"
  cell $eq $procmux$3812_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \rd_data_sel
    connect \B 2'11
    connect \Y $procmux$3812_CMP
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:0.0-0.0|myRiscv.sv:164.9-171.16"
  cell $eq $procmux$3813_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \rd_data_sel
    connect \B 2'10
    connect \Y $procmux$3813_CMP
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:0.0-0.0|myRiscv.sv:164.9-171.16"
  cell $eq $procmux$3814_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rd_data_sel
    connect \B 1'1
    connect \Y $procmux$3814_CMP
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:0.0-0.0|myRiscv.sv:164.9-171.16"
  cell $logic_not $procmux$3815_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \rd_data_sel
    connect \Y $procmux$3815_CMP
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:0.0-0.0|myRiscv.sv:155.9-159.16"
  cell $pmux $procmux$3816
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:3097:Anyseq$5002
    connect \B { \src_data_2 \imm_ext }
    connect \S { $procmux$3818_CMP \src_2_sel }
    connect \Y \alu_in_2
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:0.0-0.0|myRiscv.sv:155.9-159.16"
  cell $not $procmux$3818_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \src_2_sel
    connect \Y $procmux$3818_CMP
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:0.0-0.0|myRiscv.sv:147.9-151.16"
  cell $pmux $procmux$3819
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:3097:Anyseq$5004
    connect \B { \src_data_1 \pc }
    connect \S { $procmux$3821_CMP \src_1_sel }
    connect \Y \alu_in_1
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:0.0-0.0|myRiscv.sv:147.9-151.16"
  cell $not $procmux$3821_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \src_1_sel
    connect \Y $procmux$3821_CMP
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:0.0-0.0|myRiscv.sv:137.9-142.16"
  cell $pmux $procmux$3823
    parameter \S_WIDTH 3
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:3097:Anyseq$5006
    connect \B { \pc_plus_4 \target \addr }
    connect \S { $procmux$3826_CMP $procmux$3825_CMP $procmux$3824_CMP }
    connect \Y \pc_next
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:0.0-0.0|myRiscv.sv:137.9-142.16"
  cell $eq $procmux$3824_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pc_sel
    connect \B 2'10
    connect \Y $procmux$3824_CMP
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:0.0-0.0|myRiscv.sv:137.9-142.16"
  cell $eq $procmux$3825_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pc_sel
    connect \B 1'1
    connect \Y $procmux$3825_CMP
  end
  attribute \full_case 1
  attribute \src "myRiscv.sv:0.0-0.0|myRiscv.sv:137.9-142.16"
  cell $logic_not $procmux$3826_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pc_sel
    connect \Y $procmux$3826_CMP
  end
  attribute \src "myRiscv.sv:238.36-238.74"
  cell $shl $shl$myRiscv.sv:238$57
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \alu_in_1
    connect \B \alu_in_2
    connect \Y $shl$myRiscv.sv:238$57_Y
  end
  attribute \src "myRiscv.sv:265.36-265.74"
  cell $shr $shr$myRiscv.sv:265$61
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \alu_in_1
    connect \B \alu_in_2
    connect \Y $shr$myRiscv.sv:265$61_Y
  end
  attribute \src "myRiscv.sv:272.36-272.75"
  cell $sshr $sshr$myRiscv.sv:272$62
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \alu_in_1
    connect \B \alu_in_2
    connect \Y $sshr$myRiscv.sv:272$62_Y
  end
  attribute \src "myRiscv.sv:231.36-231.73"
  cell $sub $sub$myRiscv.sv:231$55
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \alu_in_1
    connect \B \alu_in_2
    connect \Y $sub$myRiscv.sv:231$55_Y
  end
  attribute \src "myRiscv.sv:110.28-110.107"
  cell $mux $ternary$myRiscv.sv:110$12
    parameter \WIDTH 1
    connect \A $xor$myRiscv.sv:110$11_Y
    connect \B 1'0
    connect \S $logic_or$myRiscv.sv:110$10_Y
    connect \Y \target_o_flag
  end
  attribute \src "myRiscv.sv:166.36-166.67"
  cell $mux $ternary$myRiscv.sv:166$23
    parameter \WIDTH 32
    connect \A \addr
    connect \B 0
    connect \S \o_flag
    connect \Y $ternary$myRiscv.sv:166$23_Y
  end
  attribute \src "myRiscv.sv:183.33-183.77"
  cell $mux $ternary$myRiscv.sv:183$39
    parameter \WIDTH 32
    connect \A \rf_dst_data
    connect \B 0
    connect \S $eq$myRiscv.sv:183$38_Y
    connect \Y $ternary$myRiscv.sv:183$39_Y
  end
  attribute \src "myRiscv.sv:190.22-190.75"
  cell $mux $ternary$myRiscv.sv:190$44
    parameter \WIDTH 32
    connect \A $memrd$\mem$myRiscv.sv:190$43_DATA
    connect \B 0
    connect \S $eq$myRiscv.sv:190$42_Y
    connect \Y \src_data_1
  end
  attribute \src "myRiscv.sv:191.22-191.75"
  cell $mux $ternary$myRiscv.sv:191$47
    parameter \WIDTH 32
    connect \A $memrd$\mem$myRiscv.sv:191$46_DATA
    connect \B 0
    connect \S $eq$myRiscv.sv:191$45_Y
    connect \Y \src_data_2
  end
  attribute \src "myRiscv.sv:225.38-225.121"
  cell $mux $ternary$myRiscv.sv:225$54
    parameter \WIDTH 1
    connect \A $xor$myRiscv.sv:225$53_Y
    connect \B 1'0
    connect \S $logic_or$myRiscv.sv:225$52_Y
    connect \Y $ternary$myRiscv.sv:225$54_Y
  end
  attribute \src "myRiscv.sv:416.44-416.77"
  cell $mux $ternary$myRiscv.sv:416$75
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $ne$myRiscv.sv:416$74_Y
    connect \Y $ternary$myRiscv.sv:416$75_Y
  end
  attribute \src "myRiscv.sv:425.51-425.84"
  cell $mux $ternary$myRiscv.sv:425$77
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $ne$myRiscv.sv:416$74_Y
    connect \Y $ternary$myRiscv.sv:425$77_Y
  end
  attribute \src "myRiscv.sv:48.21-48.54"
  cell $mux $ternary$myRiscv.sv:48$4
    parameter \WIDTH 7
    connect \A \instr [6:0]
    connect \B 7'0000000
    connect \S \reset
    connect \Y \opcode
  end
  attribute \src "myRiscv.sv:490.41-490.123"
  cell $mux $ternary$myRiscv.sv:490$100
    parameter \WIDTH 4
    connect \A { \instr [13] \instr [13] $or$myRiscv.sv:490$98_Y 1'1 }
    connect \B 4'0000
    connect \S $ne$myRiscv.sv:416$74_Y
    connect \Y $ternary$myRiscv.sv:490$100_Y
  end
  attribute \src "myRiscv.sv:585.42-585.128"
  cell $mux $ternary$myRiscv.sv:585$121
    parameter \WIDTH 1
    connect \A $xor$myRiscv.sv:585$120_Y
    connect \B 1'0
    connect \S $logic_or$myRiscv.sv:585$119_Y
    connect \Y $auto$wreduce.cc:454:run$3858 [0]
  end
  attribute \src "myRiscv.sv:591.51-591.113"
  cell $mux $ternary$myRiscv.sv:591$126
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_or$myRiscv.sv:591$125_Y
    connect \Y $ternary$myRiscv.sv:591$126_Y
  end
  attribute \src "myRiscv.sv:599.40-599.101"
  cell $mux $ternary$myRiscv.sv:599$130
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $logic_or$myRiscv.sv:585$119_Y
    connect \Y $auto$wreduce.cc:454:run$3859 [0]
  end
  attribute \src "myRiscv.sv:610.47-610.108"
  cell $mux $ternary$myRiscv.sv:610$138
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_or$myRiscv.sv:585$119_Y
    connect \Y $ternary$myRiscv.sv:610$138_Y
  end
  attribute \src "myRiscv.sv:632.44-632.96"
  cell $mux $ternary$myRiscv.sv:632$143
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $logic_or$myRiscv.sv:632$142_Y
    connect \Y $ternary$myRiscv.sv:632$143_Y
  end
  attribute \src "myRiscv.sv:636.42-636.96"
  cell $mux $ternary$myRiscv.sv:636$147
    parameter \WIDTH 2
    connect \A 2'10
    connect \B 2'00
    connect \S $logic_or$myRiscv.sv:632$142_Y
    connect \Y $ternary$myRiscv.sv:636$147_Y
  end
  attribute \src "myRiscv.sv:643.51-643.103"
  cell $mux $ternary$myRiscv.sv:643$151
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_or$myRiscv.sv:632$142_Y
    connect \Y $ternary$myRiscv.sv:643$151_Y
  end
  attribute \src "myRiscv.sv:110.87-110.106"
  cell $xor $xor$myRiscv.sv:110$11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \target [31]
    connect \B \pc [31]
    connect \Y $xor$myRiscv.sv:110$11_Y
  end
  attribute \src "myRiscv.sv:110.30-110.50"
  cell $xor $xor$myRiscv.sv:110$8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pc [31]
    connect \B \imm_ext [31]
    connect \Y $xor$myRiscv.sv:110$8_Y
  end
  attribute \src "myRiscv.sv:225.40-225.67"
  cell $xor $xor$myRiscv.sv:225$50
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \alu_in_1 [31]
    connect \B \alu_in_2 [31]
    connect \Y $xor$myRiscv.sv:225$50_Y
  end
  attribute \src "myRiscv.sv:225.97-225.120"
  cell $xor $xor$myRiscv.sv:225$53
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $add$myRiscv.sv:223$49_Y [31]
    connect \B \alu_in_1 [31]
    connect \Y $xor$myRiscv.sv:225$53_Y
  end
  attribute \src "myRiscv.sv:259.36-259.55"
  cell $xor $xor$myRiscv.sv:259$60
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \alu_in_1
    connect \B \alu_in_2
    connect \Y $xor$myRiscv.sv:259$60_Y
  end
  attribute \src "myRiscv.sv:585.108-585.126"
  cell $xor $xor$myRiscv.sv:585$120
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr [12]
    connect \B \b_flag
    connect \Y $xor$myRiscv.sv:585$120_Y
  end
  connect $0$memwr$\mem$myRiscv.sv:183$1_EN[31:0]$27 [30:0] { $0$memwr$\mem$myRiscv.sv:183$1_EN[31:0]$27 [31] $0$memwr$\mem$myRiscv.sv:183$1_EN[31:0]$27 [31] $0$memwr$\mem$myRiscv.sv:183$1_EN[31:0]$27 [31] $0$memwr$\mem$myRiscv.sv:183$1_EN[31:0]$27 [31] $0$memwr$\mem$myRiscv.sv:183$1_EN[31:0]$27 [31] $0$memwr$\mem$myRiscv.sv:183$1_EN[31:0]$27 [31] $0$memwr$\mem$myRiscv.sv:183$1_EN[31:0]$27 [31] $0$memwr$\mem$myRiscv.sv:183$1_EN[31:0]$27 [31] $0$memwr$\mem$myRiscv.sv:183$1_EN[31:0]$27 [31] $0$memwr$\mem$myRiscv.sv:183$1_EN[31:0]$27 [31] $0$memwr$\mem$myRiscv.sv:183$1_EN[31:0]$27 [31] $0$memwr$\mem$myRiscv.sv:183$1_EN[31:0]$27 [31] $0$memwr$\mem$myRiscv.sv:183$1_EN[31:0]$27 [31] $0$memwr$\mem$myRiscv.sv:183$1_EN[31:0]$27 [31] $0$memwr$\mem$myRiscv.sv:183$1_EN[31:0]$27 [31] $0$memwr$\mem$myRiscv.sv:183$1_EN[31:0]$27 [31] $0$memwr$\mem$myRiscv.sv:183$1_EN[31:0]$27 [31] $0$memwr$\mem$myRiscv.sv:183$1_EN[31:0]$27 [31] $0$memwr$\mem$myRiscv.sv:183$1_EN[31:0]$27 [31] $0$memwr$\mem$myRiscv.sv:183$1_EN[31:0]$27 [31] $0$memwr$\mem$myRiscv.sv:183$1_EN[31:0]$27 [31] $0$memwr$\mem$myRiscv.sv:183$1_EN[31:0]$27 [31] $0$memwr$\mem$myRiscv.sv:183$1_EN[31:0]$27 [31] $0$memwr$\mem$myRiscv.sv:183$1_EN[31:0]$27 [31] $0$memwr$\mem$myRiscv.sv:183$1_EN[31:0]$27 [31] $0$memwr$\mem$myRiscv.sv:183$1_EN[31:0]$27 [31] $0$memwr$\mem$myRiscv.sv:183$1_EN[31:0]$27 [31] $0$memwr$\mem$myRiscv.sv:183$1_EN[31:0]$27 [31] $0$memwr$\mem$myRiscv.sv:183$1_EN[31:0]$27 [31] $0$memwr$\mem$myRiscv.sv:183$1_EN[31:0]$27 [31] $0$memwr$\mem$myRiscv.sv:183$1_EN[31:0]$27 [31] }
  connect $0$memwr$\mem$myRiscv.sv:185$2_EN[31:0]$30 [30:0] { $0$memwr$\mem$myRiscv.sv:185$2_EN[31:0]$30 [31] $0$memwr$\mem$myRiscv.sv:185$2_EN[31:0]$30 [31] $0$memwr$\mem$myRiscv.sv:185$2_EN[31:0]$30 [31] $0$memwr$\mem$myRiscv.sv:185$2_EN[31:0]$30 [31] $0$memwr$\mem$myRiscv.sv:185$2_EN[31:0]$30 [31] $0$memwr$\mem$myRiscv.sv:185$2_EN[31:0]$30 [31] $0$memwr$\mem$myRiscv.sv:185$2_EN[31:0]$30 [31] $0$memwr$\mem$myRiscv.sv:185$2_EN[31:0]$30 [31] $0$memwr$\mem$myRiscv.sv:185$2_EN[31:0]$30 [31] $0$memwr$\mem$myRiscv.sv:185$2_EN[31:0]$30 [31] $0$memwr$\mem$myRiscv.sv:185$2_EN[31:0]$30 [31] $0$memwr$\mem$myRiscv.sv:185$2_EN[31:0]$30 [31] $0$memwr$\mem$myRiscv.sv:185$2_EN[31:0]$30 [31] $0$memwr$\mem$myRiscv.sv:185$2_EN[31:0]$30 [31] $0$memwr$\mem$myRiscv.sv:185$2_EN[31:0]$30 [31] $0$memwr$\mem$myRiscv.sv:185$2_EN[31:0]$30 [31] $0$memwr$\mem$myRiscv.sv:185$2_EN[31:0]$30 [31] $0$memwr$\mem$myRiscv.sv:185$2_EN[31:0]$30 [31] $0$memwr$\mem$myRiscv.sv:185$2_EN[31:0]$30 [31] $0$memwr$\mem$myRiscv.sv:185$2_EN[31:0]$30 [31] $0$memwr$\mem$myRiscv.sv:185$2_EN[31:0]$30 [31] $0$memwr$\mem$myRiscv.sv:185$2_EN[31:0]$30 [31] $0$memwr$\mem$myRiscv.sv:185$2_EN[31:0]$30 [31] $0$memwr$\mem$myRiscv.sv:185$2_EN[31:0]$30 [31] $0$memwr$\mem$myRiscv.sv:185$2_EN[31:0]$30 [31] $0$memwr$\mem$myRiscv.sv:185$2_EN[31:0]$30 [31] $0$memwr$\mem$myRiscv.sv:185$2_EN[31:0]$30 [31] $0$memwr$\mem$myRiscv.sv:185$2_EN[31:0]$30 [31] $0$memwr$\mem$myRiscv.sv:185$2_EN[31:0]$30 [31] $0$memwr$\mem$myRiscv.sv:185$2_EN[31:0]$30 [31] $0$memwr$\mem$myRiscv.sv:185$2_EN[31:0]$30 [31] }
  connect $auto$wreduce.cc:454:run$3857 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3858 [1] 1'0
  connect $auto$wreduce.cc:454:run$3859 [1] 1'0
  connect $lt$myRiscv.sv:252$59_Y [31:1] 31'0000000000000000000000000000000
  connect \ctrl_instr_trap \rvfi_trap
  connect \dst_data \rf_dst_data
  connect \funct3 \instr [14:12]
  connect \funct7 \instr [31:25]
  connect \rf_dst_addr \instr [11:7]
  connect \rf_src_addr_1 \instr [19:15]
  connect \rf_src_addr_2 \instr [24:20]
  connect \rvfi_halt 1'0
  connect \rvfi_insn \instr
  connect \rvfi_intr 1'0
  connect \rvfi_ixl 2'01
  connect \rvfi_mem_addr \addr
  connect \rvfi_mem_rdata \rd_data
  connect \rvfi_mem_wdata \src_data_2
  connect \rvfi_mode 2'11
  connect \rvfi_order \instr_index
  connect \rvfi_pc_rdata \pc_last
  connect \rvfi_pc_wdata \pc
  connect \rvfi_rd_addr \instr [11:7]
  connect \rvfi_rd_wdata \rf_dst_data
  connect \rvfi_rs1_addr \instr [19:15]
  connect \rvfi_rs1_rdata \src_data_1
  connect \rvfi_rs2_addr \instr [24:20]
  connect \rvfi_rs2_rdata \src_data_2
  connect \wr_data \src_data_2
  connect \wr_en \rvfi_mem_wmask
end
attribute \src "insn_add.v:3.1-59.10"
module \rvfi_insn_add
  attribute \src "insn_add.v:46.54-46.80"
  wire $eq$insn_add.v:46$156_Y
  attribute \src "insn_add.v:46.84-46.106"
  wire $eq$insn_add.v:46$158_Y
  attribute \src "insn_add.v:46.110-46.136"
  wire $eq$insn_add.v:46$160_Y
  attribute \src "insn_add.v:46.23-46.80"
  wire $logic_and$insn_add.v:46$157_Y
  attribute \src "insn_add.v:46.23-46.106"
  wire $logic_and$insn_add.v:46$159_Y
  attribute \src "insn_add.v:50.26-50.51"
  wire $reduce_bool$insn_add.v:50$162_Y
  attribute \src "insn_add.v:33.14-33.25"
  wire width 3 \insn_funct3
  attribute \src "insn_add.v:30.14-30.25"
  wire width 7 \insn_funct7
  attribute \src "insn_add.v:35.14-35.25"
  wire width 7 \insn_opcode
  attribute \src "insn_add.v:29.17-29.29"
  wire width 32 \insn_padding
  attribute \src "insn_add.v:34.14-34.21"
  wire width 5 \insn_rd
  attribute \src "insn_add.v:32.14-32.22"
  wire width 5 \insn_rs1
  attribute \src "insn_add.v:31.14-31.22"
  wire width 5 \insn_rs2
  attribute \src "insn_add.v:41.8-41.15"
  wire \misa_ok
  attribute \src "insn_add.v:45.17-45.23"
  wire width 32 \result
  attribute \src "insn_add.v:5.25-5.34"
  wire width 32 input 2 \rvfi_insn
  attribute \src "insn_add.v:9.25-9.39"
  wire width 32 input 6 \rvfi_mem_rdata
  attribute \src "insn_add.v:6.25-6.38"
  wire width 32 input 3 \rvfi_pc_rdata
  attribute \src "insn_add.v:7.25-7.39"
  wire width 32 input 4 \rvfi_rs1_rdata
  attribute \src "insn_add.v:8.25-8.39"
  wire width 32 input 5 \rvfi_rs2_rdata
  attribute \src "insn_add.v:4.41-4.51"
  wire input 1 \rvfi_valid
  attribute \src "insn_add.v:22.25-22.38"
  wire width 32 output 14 \spec_mem_addr
  attribute \src "insn_add.v:23.25-23.39"
  wire width 4 output 15 \spec_mem_rmask
  attribute \src "insn_add.v:25.25-25.39"
  wire width 32 output 17 \spec_mem_wdata
  attribute \src "insn_add.v:24.25-24.39"
  wire width 4 output 16 \spec_mem_wmask
  attribute \src "insn_add.v:21.25-21.38"
  wire width 32 output 13 \spec_pc_wdata
  attribute \src "insn_add.v:19.41-19.53"
  wire width 5 output 11 \spec_rd_addr
  attribute \src "insn_add.v:20.25-20.38"
  wire width 32 output 12 \spec_rd_wdata
  attribute \src "insn_add.v:17.41-17.54"
  wire width 5 output 9 \spec_rs1_addr
  attribute \src "insn_add.v:18.41-18.54"
  wire width 5 output 10 \spec_rs2_addr
  attribute \src "insn_add.v:16.41-16.50"
  wire output 8 \spec_trap
  attribute \src "insn_add.v:15.41-15.51"
  wire output 7 \spec_valid
  attribute \src "insn_add.v:45.26-45.57"
  cell $add $add$insn_add.v:45$153
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \rvfi_rs1_rdata
    connect \B \rvfi_rs2_rdata
    connect \Y \result
  end
  attribute \src "insn_add.v:51.26-51.43"
  cell $add $add$insn_add.v:51$164
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 32
    connect \A \rvfi_pc_rdata
    connect \B 3'100
    connect \Y \spec_pc_wdata
  end
  attribute \src "insn_add.v:46.54-46.80"
  cell $logic_not $eq$insn_add.v:46$156
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [31:25]
    connect \Y $eq$insn_add.v:46$156_Y
  end
  attribute \src "insn_add.v:46.84-46.106"
  cell $logic_not $eq$insn_add.v:46$158
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [14:12]
    connect \Y $eq$insn_add.v:46$158_Y
  end
  attribute \src "insn_add.v:46.110-46.136"
  cell $eq $eq$insn_add.v:46$160
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [6:0]
    connect \B 6'110011
    connect \Y $eq$insn_add.v:46$160_Y
  end
  attribute \src "insn_add.v:46.23-46.80"
  cell $logic_and $logic_and$insn_add.v:46$157
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_valid
    connect \B $eq$insn_add.v:46$156_Y
    connect \Y $logic_and$insn_add.v:46$157_Y
  end
  attribute \src "insn_add.v:46.23-46.106"
  cell $logic_and $logic_and$insn_add.v:46$159
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_add.v:46$157_Y
    connect \B $eq$insn_add.v:46$158_Y
    connect \Y $logic_and$insn_add.v:46$159_Y
  end
  attribute \src "insn_add.v:46.23-46.136"
  cell $logic_and $logic_and$insn_add.v:46$161
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_add.v:46$159_Y
    connect \B $eq$insn_add.v:46$160_Y
    connect \Y \spec_valid
  end
  attribute \src "insn_add.v:50.26-50.51"
  cell $reduce_bool $reduce_bool$insn_add.v:50$162
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [11:7]
    connect \Y $reduce_bool$insn_add.v:50$162_Y
  end
  attribute \src "insn_add.v:50.26-50.51"
  cell $mux $ternary$insn_add.v:50$163
    parameter \WIDTH 32
    connect \A 0
    connect \B \result
    connect \S $reduce_bool$insn_add.v:50$162_Y
    connect \Y \spec_rd_wdata
  end
  connect \insn_funct3 \rvfi_insn [14:12]
  connect \insn_funct7 \rvfi_insn [31:25]
  connect \insn_opcode \rvfi_insn [6:0]
  connect \insn_padding 0
  connect \insn_rd \rvfi_insn [11:7]
  connect \insn_rs1 \rvfi_insn [19:15]
  connect \insn_rs2 \rvfi_insn [24:20]
  connect \misa_ok 1'1
  connect \spec_mem_addr 0
  connect \spec_mem_rmask 4'0000
  connect \spec_mem_wdata 0
  connect \spec_mem_wmask 4'0000
  connect \spec_rd_addr \rvfi_insn [11:7]
  connect \spec_rs1_addr \rvfi_insn [19:15]
  connect \spec_rs2_addr \rvfi_insn [24:20]
  connect \spec_trap 1'0
end
attribute \src "insn_addi.v:3.1-58.10"
module \rvfi_insn_addi
  attribute \src "insn_addi.v:45.54-45.76"
  wire $eq$insn_addi.v:45$170_Y
  attribute \src "insn_addi.v:45.80-45.106"
  wire $eq$insn_addi.v:45$172_Y
  attribute \src "insn_addi.v:45.23-45.76"
  wire $logic_and$insn_addi.v:45$171_Y
  attribute \src "insn_addi.v:48.26-48.51"
  wire $reduce_bool$insn_addi.v:48$174_Y
  attribute \src "insn_addi.v:32.14-32.25"
  wire width 3 \insn_funct3
  attribute \src "insn_addi.v:30.17-30.25"
  wire width 32 \insn_imm
  attribute \src "insn_addi.v:34.14-34.25"
  wire width 7 \insn_opcode
  attribute \src "insn_addi.v:29.17-29.29"
  wire width 32 \insn_padding
  attribute \src "insn_addi.v:33.14-33.21"
  wire width 5 \insn_rd
  attribute \src "insn_addi.v:31.14-31.22"
  wire width 5 \insn_rs1
  attribute \src "insn_addi.v:40.8-40.15"
  wire \misa_ok
  attribute \src "insn_addi.v:44.17-44.23"
  wire width 32 \result
  attribute \src "insn_addi.v:5.25-5.34"
  wire width 32 input 2 \rvfi_insn
  attribute \src "insn_addi.v:9.25-9.39"
  wire width 32 input 6 \rvfi_mem_rdata
  attribute \src "insn_addi.v:6.25-6.38"
  wire width 32 input 3 \rvfi_pc_rdata
  attribute \src "insn_addi.v:7.25-7.39"
  wire width 32 input 4 \rvfi_rs1_rdata
  attribute \src "insn_addi.v:8.25-8.39"
  wire width 32 input 5 \rvfi_rs2_rdata
  attribute \src "insn_addi.v:4.41-4.51"
  wire input 1 \rvfi_valid
  attribute \src "insn_addi.v:22.25-22.38"
  wire width 32 output 14 \spec_mem_addr
  attribute \src "insn_addi.v:23.25-23.39"
  wire width 4 output 15 \spec_mem_rmask
  attribute \src "insn_addi.v:25.25-25.39"
  wire width 32 output 17 \spec_mem_wdata
  attribute \src "insn_addi.v:24.25-24.39"
  wire width 4 output 16 \spec_mem_wmask
  attribute \src "insn_addi.v:21.25-21.38"
  wire width 32 output 13 \spec_pc_wdata
  attribute \src "insn_addi.v:19.41-19.53"
  wire width 5 output 11 \spec_rd_addr
  attribute \src "insn_addi.v:20.25-20.38"
  wire width 32 output 12 \spec_rd_wdata
  attribute \src "insn_addi.v:17.41-17.54"
  wire width 5 output 9 \spec_rs1_addr
  attribute \src "insn_addi.v:18.41-18.54"
  wire width 5 output 10 \spec_rs2_addr
  attribute \src "insn_addi.v:16.41-16.50"
  wire output 8 \spec_trap
  attribute \src "insn_addi.v:15.41-15.51"
  wire output 7 \spec_valid
  attribute \src "insn_addi.v:44.26-44.51"
  cell $add $add$insn_addi.v:44$167
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \rvfi_rs1_rdata
    connect \B { \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31:20] }
    connect \Y \result
  end
  attribute \src "insn_addi.v:49.26-49.43"
  cell $add $add$insn_addi.v:49$176
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 32
    connect \A \rvfi_pc_rdata
    connect \B 3'100
    connect \Y \spec_pc_wdata
  end
  attribute \src "insn_addi.v:45.54-45.76"
  cell $logic_not $eq$insn_addi.v:45$170
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [14:12]
    connect \Y $eq$insn_addi.v:45$170_Y
  end
  attribute \src "insn_addi.v:45.80-45.106"
  cell $eq $eq$insn_addi.v:45$172
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [6:0]
    connect \B 5'10011
    connect \Y $eq$insn_addi.v:45$172_Y
  end
  attribute \src "insn_addi.v:45.23-45.76"
  cell $logic_and $logic_and$insn_addi.v:45$171
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_valid
    connect \B $eq$insn_addi.v:45$170_Y
    connect \Y $logic_and$insn_addi.v:45$171_Y
  end
  attribute \src "insn_addi.v:45.23-45.106"
  cell $logic_and $logic_and$insn_addi.v:45$173
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_addi.v:45$171_Y
    connect \B $eq$insn_addi.v:45$172_Y
    connect \Y \spec_valid
  end
  attribute \src "insn_addi.v:48.26-48.51"
  cell $reduce_bool $reduce_bool$insn_addi.v:48$174
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [11:7]
    connect \Y $reduce_bool$insn_addi.v:48$174_Y
  end
  attribute \src "insn_addi.v:48.26-48.51"
  cell $mux $ternary$insn_addi.v:48$175
    parameter \WIDTH 32
    connect \A 0
    connect \B \result
    connect \S $reduce_bool$insn_addi.v:48$174_Y
    connect \Y \spec_rd_wdata
  end
  connect \insn_funct3 \rvfi_insn [14:12]
  connect \insn_imm { \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31:20] }
  connect \insn_opcode \rvfi_insn [6:0]
  connect \insn_padding 0
  connect \insn_rd \rvfi_insn [11:7]
  connect \insn_rs1 \rvfi_insn [19:15]
  connect \misa_ok 1'1
  connect \spec_mem_addr 0
  connect \spec_mem_rmask 4'0000
  connect \spec_mem_wdata 0
  connect \spec_mem_wmask 4'0000
  connect \spec_rd_addr \rvfi_insn [11:7]
  connect \spec_rs1_addr \rvfi_insn [19:15]
  connect \spec_rs2_addr 5'00000
  connect \spec_trap 1'0
end
attribute \src "insn_and.v:3.1-59.10"
module \rvfi_insn_and
  attribute \src "insn_and.v:46.54-46.80"
  wire $eq$insn_and.v:46$182_Y
  attribute \src "insn_and.v:46.84-46.106"
  wire $eq$insn_and.v:46$184_Y
  attribute \src "insn_and.v:46.110-46.136"
  wire $eq$insn_and.v:46$186_Y
  attribute \src "insn_and.v:46.23-46.80"
  wire $logic_and$insn_and.v:46$183_Y
  attribute \src "insn_and.v:46.23-46.106"
  wire $logic_and$insn_and.v:46$185_Y
  attribute \src "insn_and.v:50.26-50.51"
  wire $reduce_bool$insn_and.v:50$188_Y
  attribute \src "insn_and.v:33.14-33.25"
  wire width 3 \insn_funct3
  attribute \src "insn_and.v:30.14-30.25"
  wire width 7 \insn_funct7
  attribute \src "insn_and.v:35.14-35.25"
  wire width 7 \insn_opcode
  attribute \src "insn_and.v:29.17-29.29"
  wire width 32 \insn_padding
  attribute \src "insn_and.v:34.14-34.21"
  wire width 5 \insn_rd
  attribute \src "insn_and.v:32.14-32.22"
  wire width 5 \insn_rs1
  attribute \src "insn_and.v:31.14-31.22"
  wire width 5 \insn_rs2
  attribute \src "insn_and.v:41.8-41.15"
  wire \misa_ok
  attribute \src "insn_and.v:45.17-45.23"
  wire width 32 \result
  attribute \src "insn_and.v:5.25-5.34"
  wire width 32 input 2 \rvfi_insn
  attribute \src "insn_and.v:9.25-9.39"
  wire width 32 input 6 \rvfi_mem_rdata
  attribute \src "insn_and.v:6.25-6.38"
  wire width 32 input 3 \rvfi_pc_rdata
  attribute \src "insn_and.v:7.25-7.39"
  wire width 32 input 4 \rvfi_rs1_rdata
  attribute \src "insn_and.v:8.25-8.39"
  wire width 32 input 5 \rvfi_rs2_rdata
  attribute \src "insn_and.v:4.41-4.51"
  wire input 1 \rvfi_valid
  attribute \src "insn_and.v:22.25-22.38"
  wire width 32 output 14 \spec_mem_addr
  attribute \src "insn_and.v:23.25-23.39"
  wire width 4 output 15 \spec_mem_rmask
  attribute \src "insn_and.v:25.25-25.39"
  wire width 32 output 17 \spec_mem_wdata
  attribute \src "insn_and.v:24.25-24.39"
  wire width 4 output 16 \spec_mem_wmask
  attribute \src "insn_and.v:21.25-21.38"
  wire width 32 output 13 \spec_pc_wdata
  attribute \src "insn_and.v:19.41-19.53"
  wire width 5 output 11 \spec_rd_addr
  attribute \src "insn_and.v:20.25-20.38"
  wire width 32 output 12 \spec_rd_wdata
  attribute \src "insn_and.v:17.41-17.54"
  wire width 5 output 9 \spec_rs1_addr
  attribute \src "insn_and.v:18.41-18.54"
  wire width 5 output 10 \spec_rs2_addr
  attribute \src "insn_and.v:16.41-16.50"
  wire output 8 \spec_trap
  attribute \src "insn_and.v:15.41-15.51"
  wire output 7 \spec_valid
  attribute \src "insn_and.v:51.26-51.43"
  cell $add $add$insn_and.v:51$190
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 32
    connect \A \rvfi_pc_rdata
    connect \B 3'100
    connect \Y \spec_pc_wdata
  end
  attribute \src "insn_and.v:45.26-45.57"
  cell $and $and$insn_and.v:45$179
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \rvfi_rs1_rdata
    connect \B \rvfi_rs2_rdata
    connect \Y \result
  end
  attribute \src "insn_and.v:46.54-46.80"
  cell $logic_not $eq$insn_and.v:46$182
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [31:25]
    connect \Y $eq$insn_and.v:46$182_Y
  end
  attribute \src "insn_and.v:46.84-46.106"
  cell $eq $eq$insn_and.v:46$184
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [14:12]
    connect \B 3'111
    connect \Y $eq$insn_and.v:46$184_Y
  end
  attribute \src "insn_and.v:46.110-46.136"
  cell $eq $eq$insn_and.v:46$186
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [6:0]
    connect \B 6'110011
    connect \Y $eq$insn_and.v:46$186_Y
  end
  attribute \src "insn_and.v:46.23-46.80"
  cell $logic_and $logic_and$insn_and.v:46$183
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_valid
    connect \B $eq$insn_and.v:46$182_Y
    connect \Y $logic_and$insn_and.v:46$183_Y
  end
  attribute \src "insn_and.v:46.23-46.106"
  cell $logic_and $logic_and$insn_and.v:46$185
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_and.v:46$183_Y
    connect \B $eq$insn_and.v:46$184_Y
    connect \Y $logic_and$insn_and.v:46$185_Y
  end
  attribute \src "insn_and.v:46.23-46.136"
  cell $logic_and $logic_and$insn_and.v:46$187
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_and.v:46$185_Y
    connect \B $eq$insn_and.v:46$186_Y
    connect \Y \spec_valid
  end
  attribute \src "insn_and.v:50.26-50.51"
  cell $reduce_bool $reduce_bool$insn_and.v:50$188
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [11:7]
    connect \Y $reduce_bool$insn_and.v:50$188_Y
  end
  attribute \src "insn_and.v:50.26-50.51"
  cell $mux $ternary$insn_and.v:50$189
    parameter \WIDTH 32
    connect \A 0
    connect \B \result
    connect \S $reduce_bool$insn_and.v:50$188_Y
    connect \Y \spec_rd_wdata
  end
  connect \insn_funct3 \rvfi_insn [14:12]
  connect \insn_funct7 \rvfi_insn [31:25]
  connect \insn_opcode \rvfi_insn [6:0]
  connect \insn_padding 0
  connect \insn_rd \rvfi_insn [11:7]
  connect \insn_rs1 \rvfi_insn [19:15]
  connect \insn_rs2 \rvfi_insn [24:20]
  connect \misa_ok 1'1
  connect \spec_mem_addr 0
  connect \spec_mem_rmask 4'0000
  connect \spec_mem_wdata 0
  connect \spec_mem_wmask 4'0000
  connect \spec_rd_addr \rvfi_insn [11:7]
  connect \spec_rs1_addr \rvfi_insn [19:15]
  connect \spec_rs2_addr \rvfi_insn [24:20]
  connect \spec_trap 1'0
end
attribute \src "insn_andi.v:3.1-58.10"
module \rvfi_insn_andi
  attribute \src "insn_andi.v:45.54-45.76"
  wire $eq$insn_andi.v:45$196_Y
  attribute \src "insn_andi.v:45.80-45.106"
  wire $eq$insn_andi.v:45$198_Y
  attribute \src "insn_andi.v:45.23-45.76"
  wire $logic_and$insn_andi.v:45$197_Y
  attribute \src "insn_andi.v:48.26-48.51"
  wire $reduce_bool$insn_andi.v:48$200_Y
  attribute \src "insn_andi.v:32.14-32.25"
  wire width 3 \insn_funct3
  attribute \src "insn_andi.v:30.17-30.25"
  wire width 32 \insn_imm
  attribute \src "insn_andi.v:34.14-34.25"
  wire width 7 \insn_opcode
  attribute \src "insn_andi.v:29.17-29.29"
  wire width 32 \insn_padding
  attribute \src "insn_andi.v:33.14-33.21"
  wire width 5 \insn_rd
  attribute \src "insn_andi.v:31.14-31.22"
  wire width 5 \insn_rs1
  attribute \src "insn_andi.v:40.8-40.15"
  wire \misa_ok
  attribute \src "insn_andi.v:44.17-44.23"
  wire width 32 \result
  attribute \src "insn_andi.v:5.25-5.34"
  wire width 32 input 2 \rvfi_insn
  attribute \src "insn_andi.v:9.25-9.39"
  wire width 32 input 6 \rvfi_mem_rdata
  attribute \src "insn_andi.v:6.25-6.38"
  wire width 32 input 3 \rvfi_pc_rdata
  attribute \src "insn_andi.v:7.25-7.39"
  wire width 32 input 4 \rvfi_rs1_rdata
  attribute \src "insn_andi.v:8.25-8.39"
  wire width 32 input 5 \rvfi_rs2_rdata
  attribute \src "insn_andi.v:4.41-4.51"
  wire input 1 \rvfi_valid
  attribute \src "insn_andi.v:22.25-22.38"
  wire width 32 output 14 \spec_mem_addr
  attribute \src "insn_andi.v:23.25-23.39"
  wire width 4 output 15 \spec_mem_rmask
  attribute \src "insn_andi.v:25.25-25.39"
  wire width 32 output 17 \spec_mem_wdata
  attribute \src "insn_andi.v:24.25-24.39"
  wire width 4 output 16 \spec_mem_wmask
  attribute \src "insn_andi.v:21.25-21.38"
  wire width 32 output 13 \spec_pc_wdata
  attribute \src "insn_andi.v:19.41-19.53"
  wire width 5 output 11 \spec_rd_addr
  attribute \src "insn_andi.v:20.25-20.38"
  wire width 32 output 12 \spec_rd_wdata
  attribute \src "insn_andi.v:17.41-17.54"
  wire width 5 output 9 \spec_rs1_addr
  attribute \src "insn_andi.v:18.41-18.54"
  wire width 5 output 10 \spec_rs2_addr
  attribute \src "insn_andi.v:16.41-16.50"
  wire output 8 \spec_trap
  attribute \src "insn_andi.v:15.41-15.51"
  wire output 7 \spec_valid
  attribute \src "insn_andi.v:49.26-49.43"
  cell $add $add$insn_andi.v:49$202
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 32
    connect \A \rvfi_pc_rdata
    connect \B 3'100
    connect \Y \spec_pc_wdata
  end
  attribute \src "insn_andi.v:44.26-44.51"
  cell $and $and$insn_andi.v:44$193
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \rvfi_rs1_rdata
    connect \B { \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31:20] }
    connect \Y \result
  end
  attribute \src "insn_andi.v:45.54-45.76"
  cell $eq $eq$insn_andi.v:45$196
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [14:12]
    connect \B 3'111
    connect \Y $eq$insn_andi.v:45$196_Y
  end
  attribute \src "insn_andi.v:45.80-45.106"
  cell $eq $eq$insn_andi.v:45$198
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [6:0]
    connect \B 5'10011
    connect \Y $eq$insn_andi.v:45$198_Y
  end
  attribute \src "insn_andi.v:45.23-45.76"
  cell $logic_and $logic_and$insn_andi.v:45$197
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_valid
    connect \B $eq$insn_andi.v:45$196_Y
    connect \Y $logic_and$insn_andi.v:45$197_Y
  end
  attribute \src "insn_andi.v:45.23-45.106"
  cell $logic_and $logic_and$insn_andi.v:45$199
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_andi.v:45$197_Y
    connect \B $eq$insn_andi.v:45$198_Y
    connect \Y \spec_valid
  end
  attribute \src "insn_andi.v:48.26-48.51"
  cell $reduce_bool $reduce_bool$insn_andi.v:48$200
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [11:7]
    connect \Y $reduce_bool$insn_andi.v:48$200_Y
  end
  attribute \src "insn_andi.v:48.26-48.51"
  cell $mux $ternary$insn_andi.v:48$201
    parameter \WIDTH 32
    connect \A 0
    connect \B \result
    connect \S $reduce_bool$insn_andi.v:48$200_Y
    connect \Y \spec_rd_wdata
  end
  connect \insn_funct3 \rvfi_insn [14:12]
  connect \insn_imm { \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31:20] }
  connect \insn_opcode \rvfi_insn [6:0]
  connect \insn_padding 0
  connect \insn_rd \rvfi_insn [11:7]
  connect \insn_rs1 \rvfi_insn [19:15]
  connect \misa_ok 1'1
  connect \spec_mem_addr 0
  connect \spec_mem_rmask 4'0000
  connect \spec_mem_wdata 0
  connect \spec_mem_wmask 4'0000
  connect \spec_rd_addr \rvfi_insn [11:7]
  connect \spec_rs1_addr \rvfi_insn [19:15]
  connect \spec_rs2_addr 5'00000
  connect \spec_trap 1'0
end
attribute \src "insn_auipc.v:3.1-55.10"
module \rvfi_insn_auipc
  attribute \src "insn_auipc.v:44.41-44.65"
  wire width 32 $add$insn_auipc.v:44$209_Y
  attribute \src "insn_auipc.v:42.54-42.80"
  wire $eq$insn_auipc.v:42$207_Y
  attribute \src "insn_auipc.v:44.26-44.69"
  wire $reduce_bool$insn_auipc.v:44$210_Y
  attribute \src "insn_auipc.v:30.17-30.25"
  wire width 32 \insn_imm
  attribute \src "insn_auipc.v:32.14-32.25"
  wire width 7 \insn_opcode
  attribute \src "insn_auipc.v:29.17-29.29"
  wire width 32 \insn_padding
  attribute \src "insn_auipc.v:31.14-31.21"
  wire width 5 \insn_rd
  attribute \src "insn_auipc.v:38.8-38.15"
  wire \misa_ok
  attribute \src "insn_auipc.v:5.25-5.34"
  wire width 32 input 2 \rvfi_insn
  attribute \src "insn_auipc.v:9.25-9.39"
  wire width 32 input 6 \rvfi_mem_rdata
  attribute \src "insn_auipc.v:6.25-6.38"
  wire width 32 input 3 \rvfi_pc_rdata
  attribute \src "insn_auipc.v:7.25-7.39"
  wire width 32 input 4 \rvfi_rs1_rdata
  attribute \src "insn_auipc.v:8.25-8.39"
  wire width 32 input 5 \rvfi_rs2_rdata
  attribute \src "insn_auipc.v:4.41-4.51"
  wire input 1 \rvfi_valid
  attribute \src "insn_auipc.v:22.25-22.38"
  wire width 32 output 14 \spec_mem_addr
  attribute \src "insn_auipc.v:23.25-23.39"
  wire width 4 output 15 \spec_mem_rmask
  attribute \src "insn_auipc.v:25.25-25.39"
  wire width 32 output 17 \spec_mem_wdata
  attribute \src "insn_auipc.v:24.25-24.39"
  wire width 4 output 16 \spec_mem_wmask
  attribute \src "insn_auipc.v:21.25-21.38"
  wire width 32 output 13 \spec_pc_wdata
  attribute \src "insn_auipc.v:19.41-19.53"
  wire width 5 output 11 \spec_rd_addr
  attribute \src "insn_auipc.v:20.25-20.38"
  wire width 32 output 12 \spec_rd_wdata
  attribute \src "insn_auipc.v:17.41-17.54"
  wire width 5 output 9 \spec_rs1_addr
  attribute \src "insn_auipc.v:18.41-18.54"
  wire width 5 output 10 \spec_rs2_addr
  attribute \src "insn_auipc.v:16.41-16.50"
  wire output 8 \spec_trap
  attribute \src "insn_auipc.v:15.41-15.51"
  wire output 7 \spec_valid
  attribute \src "insn_auipc.v:44.41-44.65"
  cell $add $add$insn_auipc.v:44$209
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \rvfi_pc_rdata
    connect \B { \rvfi_insn [31:12] 12'000000000000 }
    connect \Y $add$insn_auipc.v:44$209_Y
  end
  attribute \src "insn_auipc.v:45.26-45.43"
  cell $add $add$insn_auipc.v:45$212
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 32
    connect \A \rvfi_pc_rdata
    connect \B 3'100
    connect \Y \spec_pc_wdata
  end
  attribute \src "insn_auipc.v:42.54-42.80"
  cell $eq $eq$insn_auipc.v:42$207
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [6:0]
    connect \B 5'10111
    connect \Y $eq$insn_auipc.v:42$207_Y
  end
  attribute \src "insn_auipc.v:42.23-42.80"
  cell $logic_and $logic_and$insn_auipc.v:42$208
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_valid
    connect \B $eq$insn_auipc.v:42$207_Y
    connect \Y \spec_valid
  end
  attribute \src "insn_auipc.v:44.26-44.69"
  cell $reduce_bool $reduce_bool$insn_auipc.v:44$210
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [11:7]
    connect \Y $reduce_bool$insn_auipc.v:44$210_Y
  end
  attribute \src "insn_auipc.v:44.26-44.69"
  cell $mux $ternary$insn_auipc.v:44$211
    parameter \WIDTH 32
    connect \A 0
    connect \B $add$insn_auipc.v:44$209_Y
    connect \S $reduce_bool$insn_auipc.v:44$210_Y
    connect \Y \spec_rd_wdata
  end
  connect \insn_imm { \rvfi_insn [31:12] 12'000000000000 }
  connect \insn_opcode \rvfi_insn [6:0]
  connect \insn_padding 0
  connect \insn_rd \rvfi_insn [11:7]
  connect \misa_ok 1'1
  connect \spec_mem_addr 0
  connect \spec_mem_rmask 4'0000
  connect \spec_mem_wdata 0
  connect \spec_mem_wmask 4'0000
  connect \spec_rd_addr \rvfi_insn [11:7]
  connect \spec_rs1_addr 5'00000
  connect \spec_rs2_addr 5'00000
  connect \spec_trap 1'0
end
attribute \src "insn_beq.v:3.1-65.10"
module \rvfi_insn_beq
  attribute \src "insn_beq.v:51.34-51.58"
  wire width 32 $add$insn_beq.v:51$216_Y
  attribute \src "insn_beq.v:51.61-51.78"
  wire width 32 $add$insn_beq.v:51$217_Y
  attribute \src "insn_beq.v:52.54-52.76"
  wire $eq$insn_beq.v:52$221_Y
  attribute \src "insn_beq.v:52.80-52.106"
  wire $eq$insn_beq.v:52$223_Y
  attribute \src "insn_beq.v:52.23-52.76"
  wire $logic_and$insn_beq.v:52$222_Y
  attribute \src "insn_beq.v:50.8-50.12"
  wire \cond
  attribute \src "insn_beq.v:43.8-43.16"
  wire \ialign16
  attribute \src "insn_beq.v:33.14-33.25"
  wire width 3 \insn_funct3
  attribute \src "insn_beq.v:30.17-30.25"
  wire width 32 \insn_imm
  attribute \src "insn_beq.v:34.14-34.25"
  wire width 7 \insn_opcode
  attribute \src "insn_beq.v:29.17-29.29"
  wire width 32 \insn_padding
  attribute \src "insn_beq.v:32.14-32.22"
  wire width 5 \insn_rs1
  attribute \src "insn_beq.v:31.14-31.22"
  wire width 5 \insn_rs2
  attribute \src "insn_beq.v:41.8-41.15"
  wire \misa_ok
  attribute \src "insn_beq.v:51.17-51.24"
  wire width 32 \next_pc
  attribute \src "insn_beq.v:5.25-5.34"
  wire width 32 input 2 \rvfi_insn
  attribute \src "insn_beq.v:9.25-9.39"
  wire width 32 input 6 \rvfi_mem_rdata
  attribute \src "insn_beq.v:6.25-6.38"
  wire width 32 input 3 \rvfi_pc_rdata
  attribute \src "insn_beq.v:7.25-7.39"
  wire width 32 input 4 \rvfi_rs1_rdata
  attribute \src "insn_beq.v:8.25-8.39"
  wire width 32 input 5 \rvfi_rs2_rdata
  attribute \src "insn_beq.v:4.41-4.51"
  wire input 1 \rvfi_valid
  attribute \src "insn_beq.v:22.25-22.38"
  wire width 32 output 14 \spec_mem_addr
  attribute \src "insn_beq.v:23.25-23.39"
  wire width 4 output 15 \spec_mem_rmask
  attribute \src "insn_beq.v:25.25-25.39"
  wire width 32 output 17 \spec_mem_wdata
  attribute \src "insn_beq.v:24.25-24.39"
  wire width 4 output 16 \spec_mem_wmask
  attribute \src "insn_beq.v:21.25-21.38"
  wire width 32 output 13 \spec_pc_wdata
  attribute \src "insn_beq.v:19.41-19.53"
  wire width 5 output 11 \spec_rd_addr
  attribute \src "insn_beq.v:20.25-20.38"
  wire width 32 output 12 \spec_rd_wdata
  attribute \src "insn_beq.v:17.41-17.54"
  wire width 5 output 9 \spec_rs1_addr
  attribute \src "insn_beq.v:18.41-18.54"
  wire width 5 output 10 \spec_rs2_addr
  attribute \src "insn_beq.v:16.41-16.50"
  wire output 8 \spec_trap
  attribute \src "insn_beq.v:15.41-15.51"
  wire output 7 \spec_valid
  attribute \src "insn_beq.v:51.34-51.58"
  cell $add $add$insn_beq.v:51$216
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \rvfi_pc_rdata
    connect \B { \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [7] \rvfi_insn [30:25] \rvfi_insn [11:8] 1'0 }
    connect \Y $add$insn_beq.v:51$216_Y
  end
  attribute \src "insn_beq.v:51.61-51.78"
  cell $add $add$insn_beq.v:51$217
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 32
    connect \A \rvfi_pc_rdata
    connect \B 3'100
    connect \Y $add$insn_beq.v:51$217_Y
  end
  attribute \src "insn_beq.v:50.15-50.47"
  cell $eq $eq$insn_beq.v:50$215
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \rvfi_rs1_rdata
    connect \B \rvfi_rs2_rdata
    connect \Y \cond
  end
  attribute \src "insn_beq.v:52.54-52.76"
  cell $logic_not $eq$insn_beq.v:52$221
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [14:12]
    connect \Y $eq$insn_beq.v:52$221_Y
  end
  attribute \src "insn_beq.v:52.80-52.106"
  cell $eq $eq$insn_beq.v:52$223
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [6:0]
    connect \B 7'1100011
    connect \Y $eq$insn_beq.v:52$223_Y
  end
  attribute \src "insn_beq.v:52.23-52.76"
  cell $logic_and $logic_and$insn_beq.v:52$222
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_valid
    connect \B $eq$insn_beq.v:52$221_Y
    connect \Y $logic_and$insn_beq.v:52$222_Y
  end
  attribute \src "insn_beq.v:52.23-52.106"
  cell $logic_and $logic_and$insn_beq.v:52$224
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_beq.v:52$222_Y
    connect \B $eq$insn_beq.v:52$223_Y
    connect \Y \spec_valid
  end
  attribute \src "insn_beq.v:51.27-51.78"
  cell $mux $ternary$insn_beq.v:51$218
    parameter \WIDTH 32
    connect \A $add$insn_beq.v:51$217_Y
    connect \B $add$insn_beq.v:51$216_Y
    connect \S \cond
    connect \Y \spec_pc_wdata
  end
  connect \ialign16 1'1
  connect \insn_funct3 \rvfi_insn [14:12]
  connect \insn_imm { \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [7] \rvfi_insn [30:25] \rvfi_insn [11:8] 1'0 }
  connect \insn_opcode \rvfi_insn [6:0]
  connect \insn_padding 0
  connect \insn_rs1 \rvfi_insn [19:15]
  connect \insn_rs2 \rvfi_insn [24:20]
  connect \misa_ok 1'1
  connect \next_pc \spec_pc_wdata
  connect \spec_mem_addr 0
  connect \spec_mem_rmask 4'0000
  connect \spec_mem_wdata 0
  connect \spec_mem_wmask 4'0000
  connect \spec_rd_addr 5'00000
  connect \spec_rd_wdata 0
  connect \spec_rs1_addr \rvfi_insn [19:15]
  connect \spec_rs2_addr \rvfi_insn [24:20]
  connect \spec_trap \spec_pc_wdata [0]
end
attribute \src "insn_bge.v:3.1-65.10"
module \rvfi_insn_bge
  attribute \src "insn_bge.v:51.34-51.58"
  wire width 32 $add$insn_bge.v:51$232_Y
  attribute \src "insn_bge.v:51.61-51.78"
  wire width 32 $add$insn_bge.v:51$233_Y
  attribute \src "insn_bge.v:52.54-52.76"
  wire $eq$insn_bge.v:52$237_Y
  attribute \src "insn_bge.v:52.80-52.106"
  wire $eq$insn_bge.v:52$239_Y
  attribute \src "insn_bge.v:52.23-52.76"
  wire $logic_and$insn_bge.v:52$238_Y
  attribute \src "insn_bge.v:50.8-50.12"
  wire \cond
  attribute \src "insn_bge.v:43.8-43.16"
  wire \ialign16
  attribute \src "insn_bge.v:33.14-33.25"
  wire width 3 \insn_funct3
  attribute \src "insn_bge.v:30.17-30.25"
  wire width 32 \insn_imm
  attribute \src "insn_bge.v:34.14-34.25"
  wire width 7 \insn_opcode
  attribute \src "insn_bge.v:29.17-29.29"
  wire width 32 \insn_padding
  attribute \src "insn_bge.v:32.14-32.22"
  wire width 5 \insn_rs1
  attribute \src "insn_bge.v:31.14-31.22"
  wire width 5 \insn_rs2
  attribute \src "insn_bge.v:41.8-41.15"
  wire \misa_ok
  attribute \src "insn_bge.v:51.17-51.24"
  wire width 32 \next_pc
  attribute \src "insn_bge.v:5.25-5.34"
  wire width 32 input 2 \rvfi_insn
  attribute \src "insn_bge.v:9.25-9.39"
  wire width 32 input 6 \rvfi_mem_rdata
  attribute \src "insn_bge.v:6.25-6.38"
  wire width 32 input 3 \rvfi_pc_rdata
  attribute \src "insn_bge.v:7.25-7.39"
  wire width 32 input 4 \rvfi_rs1_rdata
  attribute \src "insn_bge.v:8.25-8.39"
  wire width 32 input 5 \rvfi_rs2_rdata
  attribute \src "insn_bge.v:4.41-4.51"
  wire input 1 \rvfi_valid
  attribute \src "insn_bge.v:22.25-22.38"
  wire width 32 output 14 \spec_mem_addr
  attribute \src "insn_bge.v:23.25-23.39"
  wire width 4 output 15 \spec_mem_rmask
  attribute \src "insn_bge.v:25.25-25.39"
  wire width 32 output 17 \spec_mem_wdata
  attribute \src "insn_bge.v:24.25-24.39"
  wire width 4 output 16 \spec_mem_wmask
  attribute \src "insn_bge.v:21.25-21.38"
  wire width 32 output 13 \spec_pc_wdata
  attribute \src "insn_bge.v:19.41-19.53"
  wire width 5 output 11 \spec_rd_addr
  attribute \src "insn_bge.v:20.25-20.38"
  wire width 32 output 12 \spec_rd_wdata
  attribute \src "insn_bge.v:17.41-17.54"
  wire width 5 output 9 \spec_rs1_addr
  attribute \src "insn_bge.v:18.41-18.54"
  wire width 5 output 10 \spec_rs2_addr
  attribute \src "insn_bge.v:16.41-16.50"
  wire output 8 \spec_trap
  attribute \src "insn_bge.v:15.41-15.51"
  wire output 7 \spec_valid
  attribute \src "insn_bge.v:51.34-51.58"
  cell $add $add$insn_bge.v:51$232
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \rvfi_pc_rdata
    connect \B { \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [7] \rvfi_insn [30:25] \rvfi_insn [11:8] 1'0 }
    connect \Y $add$insn_bge.v:51$232_Y
  end
  attribute \src "insn_bge.v:51.61-51.78"
  cell $add $add$insn_bge.v:51$233
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 32
    connect \A \rvfi_pc_rdata
    connect \B 3'100
    connect \Y $add$insn_bge.v:51$233_Y
  end
  attribute \src "insn_bge.v:52.54-52.76"
  cell $eq $eq$insn_bge.v:52$237
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [14:12]
    connect \B 3'101
    connect \Y $eq$insn_bge.v:52$237_Y
  end
  attribute \src "insn_bge.v:52.80-52.106"
  cell $eq $eq$insn_bge.v:52$239
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [6:0]
    connect \B 7'1100011
    connect \Y $eq$insn_bge.v:52$239_Y
  end
  attribute \src "insn_bge.v:50.15-50.65"
  cell $ge $ge$insn_bge.v:50$231
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \rvfi_rs1_rdata
    connect \B \rvfi_rs2_rdata
    connect \Y \cond
  end
  attribute \src "insn_bge.v:52.23-52.76"
  cell $logic_and $logic_and$insn_bge.v:52$238
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_valid
    connect \B $eq$insn_bge.v:52$237_Y
    connect \Y $logic_and$insn_bge.v:52$238_Y
  end
  attribute \src "insn_bge.v:52.23-52.106"
  cell $logic_and $logic_and$insn_bge.v:52$240
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_bge.v:52$238_Y
    connect \B $eq$insn_bge.v:52$239_Y
    connect \Y \spec_valid
  end
  attribute \src "insn_bge.v:51.27-51.78"
  cell $mux $ternary$insn_bge.v:51$234
    parameter \WIDTH 32
    connect \A $add$insn_bge.v:51$233_Y
    connect \B $add$insn_bge.v:51$232_Y
    connect \S \cond
    connect \Y \spec_pc_wdata
  end
  connect \ialign16 1'1
  connect \insn_funct3 \rvfi_insn [14:12]
  connect \insn_imm { \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [7] \rvfi_insn [30:25] \rvfi_insn [11:8] 1'0 }
  connect \insn_opcode \rvfi_insn [6:0]
  connect \insn_padding 0
  connect \insn_rs1 \rvfi_insn [19:15]
  connect \insn_rs2 \rvfi_insn [24:20]
  connect \misa_ok 1'1
  connect \next_pc \spec_pc_wdata
  connect \spec_mem_addr 0
  connect \spec_mem_rmask 4'0000
  connect \spec_mem_wdata 0
  connect \spec_mem_wmask 4'0000
  connect \spec_rd_addr 5'00000
  connect \spec_rd_wdata 0
  connect \spec_rs1_addr \rvfi_insn [19:15]
  connect \spec_rs2_addr \rvfi_insn [24:20]
  connect \spec_trap \spec_pc_wdata [0]
end
attribute \src "insn_bgeu.v:3.1-65.10"
module \rvfi_insn_bgeu
  attribute \src "insn_bgeu.v:51.34-51.58"
  wire width 32 $add$insn_bgeu.v:51$248_Y
  attribute \src "insn_bgeu.v:51.61-51.78"
  wire width 32 $add$insn_bgeu.v:51$249_Y
  attribute \src "insn_bgeu.v:52.54-52.76"
  wire $eq$insn_bgeu.v:52$253_Y
  attribute \src "insn_bgeu.v:52.80-52.106"
  wire $eq$insn_bgeu.v:52$255_Y
  attribute \src "insn_bgeu.v:52.23-52.76"
  wire $logic_and$insn_bgeu.v:52$254_Y
  attribute \src "insn_bgeu.v:50.8-50.12"
  wire \cond
  attribute \src "insn_bgeu.v:43.8-43.16"
  wire \ialign16
  attribute \src "insn_bgeu.v:33.14-33.25"
  wire width 3 \insn_funct3
  attribute \src "insn_bgeu.v:30.17-30.25"
  wire width 32 \insn_imm
  attribute \src "insn_bgeu.v:34.14-34.25"
  wire width 7 \insn_opcode
  attribute \src "insn_bgeu.v:29.17-29.29"
  wire width 32 \insn_padding
  attribute \src "insn_bgeu.v:32.14-32.22"
  wire width 5 \insn_rs1
  attribute \src "insn_bgeu.v:31.14-31.22"
  wire width 5 \insn_rs2
  attribute \src "insn_bgeu.v:41.8-41.15"
  wire \misa_ok
  attribute \src "insn_bgeu.v:51.17-51.24"
  wire width 32 \next_pc
  attribute \src "insn_bgeu.v:5.25-5.34"
  wire width 32 input 2 \rvfi_insn
  attribute \src "insn_bgeu.v:9.25-9.39"
  wire width 32 input 6 \rvfi_mem_rdata
  attribute \src "insn_bgeu.v:6.25-6.38"
  wire width 32 input 3 \rvfi_pc_rdata
  attribute \src "insn_bgeu.v:7.25-7.39"
  wire width 32 input 4 \rvfi_rs1_rdata
  attribute \src "insn_bgeu.v:8.25-8.39"
  wire width 32 input 5 \rvfi_rs2_rdata
  attribute \src "insn_bgeu.v:4.41-4.51"
  wire input 1 \rvfi_valid
  attribute \src "insn_bgeu.v:22.25-22.38"
  wire width 32 output 14 \spec_mem_addr
  attribute \src "insn_bgeu.v:23.25-23.39"
  wire width 4 output 15 \spec_mem_rmask
  attribute \src "insn_bgeu.v:25.25-25.39"
  wire width 32 output 17 \spec_mem_wdata
  attribute \src "insn_bgeu.v:24.25-24.39"
  wire width 4 output 16 \spec_mem_wmask
  attribute \src "insn_bgeu.v:21.25-21.38"
  wire width 32 output 13 \spec_pc_wdata
  attribute \src "insn_bgeu.v:19.41-19.53"
  wire width 5 output 11 \spec_rd_addr
  attribute \src "insn_bgeu.v:20.25-20.38"
  wire width 32 output 12 \spec_rd_wdata
  attribute \src "insn_bgeu.v:17.41-17.54"
  wire width 5 output 9 \spec_rs1_addr
  attribute \src "insn_bgeu.v:18.41-18.54"
  wire width 5 output 10 \spec_rs2_addr
  attribute \src "insn_bgeu.v:16.41-16.50"
  wire output 8 \spec_trap
  attribute \src "insn_bgeu.v:15.41-15.51"
  wire output 7 \spec_valid
  attribute \src "insn_bgeu.v:51.34-51.58"
  cell $add $add$insn_bgeu.v:51$248
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \rvfi_pc_rdata
    connect \B { \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [7] \rvfi_insn [30:25] \rvfi_insn [11:8] 1'0 }
    connect \Y $add$insn_bgeu.v:51$248_Y
  end
  attribute \src "insn_bgeu.v:51.61-51.78"
  cell $add $add$insn_bgeu.v:51$249
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 32
    connect \A \rvfi_pc_rdata
    connect \B 3'100
    connect \Y $add$insn_bgeu.v:51$249_Y
  end
  attribute \src "insn_bgeu.v:52.54-52.76"
  cell $eq $eq$insn_bgeu.v:52$253
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [14:12]
    connect \B 3'111
    connect \Y $eq$insn_bgeu.v:52$253_Y
  end
  attribute \src "insn_bgeu.v:52.80-52.106"
  cell $eq $eq$insn_bgeu.v:52$255
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [6:0]
    connect \B 7'1100011
    connect \Y $eq$insn_bgeu.v:52$255_Y
  end
  attribute \src "insn_bgeu.v:50.15-50.47"
  cell $ge $ge$insn_bgeu.v:50$247
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \rvfi_rs1_rdata
    connect \B \rvfi_rs2_rdata
    connect \Y \cond
  end
  attribute \src "insn_bgeu.v:52.23-52.76"
  cell $logic_and $logic_and$insn_bgeu.v:52$254
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_valid
    connect \B $eq$insn_bgeu.v:52$253_Y
    connect \Y $logic_and$insn_bgeu.v:52$254_Y
  end
  attribute \src "insn_bgeu.v:52.23-52.106"
  cell $logic_and $logic_and$insn_bgeu.v:52$256
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_bgeu.v:52$254_Y
    connect \B $eq$insn_bgeu.v:52$255_Y
    connect \Y \spec_valid
  end
  attribute \src "insn_bgeu.v:51.27-51.78"
  cell $mux $ternary$insn_bgeu.v:51$250
    parameter \WIDTH 32
    connect \A $add$insn_bgeu.v:51$249_Y
    connect \B $add$insn_bgeu.v:51$248_Y
    connect \S \cond
    connect \Y \spec_pc_wdata
  end
  connect \ialign16 1'1
  connect \insn_funct3 \rvfi_insn [14:12]
  connect \insn_imm { \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [7] \rvfi_insn [30:25] \rvfi_insn [11:8] 1'0 }
  connect \insn_opcode \rvfi_insn [6:0]
  connect \insn_padding 0
  connect \insn_rs1 \rvfi_insn [19:15]
  connect \insn_rs2 \rvfi_insn [24:20]
  connect \misa_ok 1'1
  connect \next_pc \spec_pc_wdata
  connect \spec_mem_addr 0
  connect \spec_mem_rmask 4'0000
  connect \spec_mem_wdata 0
  connect \spec_mem_wmask 4'0000
  connect \spec_rd_addr 5'00000
  connect \spec_rd_wdata 0
  connect \spec_rs1_addr \rvfi_insn [19:15]
  connect \spec_rs2_addr \rvfi_insn [24:20]
  connect \spec_trap \spec_pc_wdata [0]
end
attribute \src "insn_blt.v:3.1-65.10"
module \rvfi_insn_blt
  attribute \src "insn_blt.v:51.34-51.58"
  wire width 32 $add$insn_blt.v:51$264_Y
  attribute \src "insn_blt.v:51.61-51.78"
  wire width 32 $add$insn_blt.v:51$265_Y
  attribute \src "insn_blt.v:52.54-52.76"
  wire $eq$insn_blt.v:52$269_Y
  attribute \src "insn_blt.v:52.80-52.106"
  wire $eq$insn_blt.v:52$271_Y
  attribute \src "insn_blt.v:52.23-52.76"
  wire $logic_and$insn_blt.v:52$270_Y
  attribute \src "insn_blt.v:50.8-50.12"
  wire \cond
  attribute \src "insn_blt.v:43.8-43.16"
  wire \ialign16
  attribute \src "insn_blt.v:33.14-33.25"
  wire width 3 \insn_funct3
  attribute \src "insn_blt.v:30.17-30.25"
  wire width 32 \insn_imm
  attribute \src "insn_blt.v:34.14-34.25"
  wire width 7 \insn_opcode
  attribute \src "insn_blt.v:29.17-29.29"
  wire width 32 \insn_padding
  attribute \src "insn_blt.v:32.14-32.22"
  wire width 5 \insn_rs1
  attribute \src "insn_blt.v:31.14-31.22"
  wire width 5 \insn_rs2
  attribute \src "insn_blt.v:41.8-41.15"
  wire \misa_ok
  attribute \src "insn_blt.v:51.17-51.24"
  wire width 32 \next_pc
  attribute \src "insn_blt.v:5.25-5.34"
  wire width 32 input 2 \rvfi_insn
  attribute \src "insn_blt.v:9.25-9.39"
  wire width 32 input 6 \rvfi_mem_rdata
  attribute \src "insn_blt.v:6.25-6.38"
  wire width 32 input 3 \rvfi_pc_rdata
  attribute \src "insn_blt.v:7.25-7.39"
  wire width 32 input 4 \rvfi_rs1_rdata
  attribute \src "insn_blt.v:8.25-8.39"
  wire width 32 input 5 \rvfi_rs2_rdata
  attribute \src "insn_blt.v:4.41-4.51"
  wire input 1 \rvfi_valid
  attribute \src "insn_blt.v:22.25-22.38"
  wire width 32 output 14 \spec_mem_addr
  attribute \src "insn_blt.v:23.25-23.39"
  wire width 4 output 15 \spec_mem_rmask
  attribute \src "insn_blt.v:25.25-25.39"
  wire width 32 output 17 \spec_mem_wdata
  attribute \src "insn_blt.v:24.25-24.39"
  wire width 4 output 16 \spec_mem_wmask
  attribute \src "insn_blt.v:21.25-21.38"
  wire width 32 output 13 \spec_pc_wdata
  attribute \src "insn_blt.v:19.41-19.53"
  wire width 5 output 11 \spec_rd_addr
  attribute \src "insn_blt.v:20.25-20.38"
  wire width 32 output 12 \spec_rd_wdata
  attribute \src "insn_blt.v:17.41-17.54"
  wire width 5 output 9 \spec_rs1_addr
  attribute \src "insn_blt.v:18.41-18.54"
  wire width 5 output 10 \spec_rs2_addr
  attribute \src "insn_blt.v:16.41-16.50"
  wire output 8 \spec_trap
  attribute \src "insn_blt.v:15.41-15.51"
  wire output 7 \spec_valid
  attribute \src "insn_blt.v:51.34-51.58"
  cell $add $add$insn_blt.v:51$264
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \rvfi_pc_rdata
    connect \B { \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [7] \rvfi_insn [30:25] \rvfi_insn [11:8] 1'0 }
    connect \Y $add$insn_blt.v:51$264_Y
  end
  attribute \src "insn_blt.v:51.61-51.78"
  cell $add $add$insn_blt.v:51$265
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 32
    connect \A \rvfi_pc_rdata
    connect \B 3'100
    connect \Y $add$insn_blt.v:51$265_Y
  end
  attribute \src "insn_blt.v:52.54-52.76"
  cell $eq $eq$insn_blt.v:52$269
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [14:12]
    connect \B 3'100
    connect \Y $eq$insn_blt.v:52$269_Y
  end
  attribute \src "insn_blt.v:52.80-52.106"
  cell $eq $eq$insn_blt.v:52$271
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [6:0]
    connect \B 7'1100011
    connect \Y $eq$insn_blt.v:52$271_Y
  end
  attribute \src "insn_blt.v:52.23-52.76"
  cell $logic_and $logic_and$insn_blt.v:52$270
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_valid
    connect \B $eq$insn_blt.v:52$269_Y
    connect \Y $logic_and$insn_blt.v:52$270_Y
  end
  attribute \src "insn_blt.v:52.23-52.106"
  cell $logic_and $logic_and$insn_blt.v:52$272
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_blt.v:52$270_Y
    connect \B $eq$insn_blt.v:52$271_Y
    connect \Y \spec_valid
  end
  attribute \src "insn_blt.v:50.15-50.64"
  cell $lt $lt$insn_blt.v:50$263
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \rvfi_rs1_rdata
    connect \B \rvfi_rs2_rdata
    connect \Y \cond
  end
  attribute \src "insn_blt.v:51.27-51.78"
  cell $mux $ternary$insn_blt.v:51$266
    parameter \WIDTH 32
    connect \A $add$insn_blt.v:51$265_Y
    connect \B $add$insn_blt.v:51$264_Y
    connect \S \cond
    connect \Y \spec_pc_wdata
  end
  connect \ialign16 1'1
  connect \insn_funct3 \rvfi_insn [14:12]
  connect \insn_imm { \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [7] \rvfi_insn [30:25] \rvfi_insn [11:8] 1'0 }
  connect \insn_opcode \rvfi_insn [6:0]
  connect \insn_padding 0
  connect \insn_rs1 \rvfi_insn [19:15]
  connect \insn_rs2 \rvfi_insn [24:20]
  connect \misa_ok 1'1
  connect \next_pc \spec_pc_wdata
  connect \spec_mem_addr 0
  connect \spec_mem_rmask 4'0000
  connect \spec_mem_wdata 0
  connect \spec_mem_wmask 4'0000
  connect \spec_rd_addr 5'00000
  connect \spec_rd_wdata 0
  connect \spec_rs1_addr \rvfi_insn [19:15]
  connect \spec_rs2_addr \rvfi_insn [24:20]
  connect \spec_trap \spec_pc_wdata [0]
end
attribute \src "insn_bltu.v:3.1-65.10"
module \rvfi_insn_bltu
  attribute \src "insn_bltu.v:51.34-51.58"
  wire width 32 $add$insn_bltu.v:51$280_Y
  attribute \src "insn_bltu.v:51.61-51.78"
  wire width 32 $add$insn_bltu.v:51$281_Y
  attribute \src "insn_bltu.v:52.54-52.76"
  wire $eq$insn_bltu.v:52$285_Y
  attribute \src "insn_bltu.v:52.80-52.106"
  wire $eq$insn_bltu.v:52$287_Y
  attribute \src "insn_bltu.v:52.23-52.76"
  wire $logic_and$insn_bltu.v:52$286_Y
  attribute \src "insn_bltu.v:50.8-50.12"
  wire \cond
  attribute \src "insn_bltu.v:43.8-43.16"
  wire \ialign16
  attribute \src "insn_bltu.v:33.14-33.25"
  wire width 3 \insn_funct3
  attribute \src "insn_bltu.v:30.17-30.25"
  wire width 32 \insn_imm
  attribute \src "insn_bltu.v:34.14-34.25"
  wire width 7 \insn_opcode
  attribute \src "insn_bltu.v:29.17-29.29"
  wire width 32 \insn_padding
  attribute \src "insn_bltu.v:32.14-32.22"
  wire width 5 \insn_rs1
  attribute \src "insn_bltu.v:31.14-31.22"
  wire width 5 \insn_rs2
  attribute \src "insn_bltu.v:41.8-41.15"
  wire \misa_ok
  attribute \src "insn_bltu.v:51.17-51.24"
  wire width 32 \next_pc
  attribute \src "insn_bltu.v:5.25-5.34"
  wire width 32 input 2 \rvfi_insn
  attribute \src "insn_bltu.v:9.25-9.39"
  wire width 32 input 6 \rvfi_mem_rdata
  attribute \src "insn_bltu.v:6.25-6.38"
  wire width 32 input 3 \rvfi_pc_rdata
  attribute \src "insn_bltu.v:7.25-7.39"
  wire width 32 input 4 \rvfi_rs1_rdata
  attribute \src "insn_bltu.v:8.25-8.39"
  wire width 32 input 5 \rvfi_rs2_rdata
  attribute \src "insn_bltu.v:4.41-4.51"
  wire input 1 \rvfi_valid
  attribute \src "insn_bltu.v:22.25-22.38"
  wire width 32 output 14 \spec_mem_addr
  attribute \src "insn_bltu.v:23.25-23.39"
  wire width 4 output 15 \spec_mem_rmask
  attribute \src "insn_bltu.v:25.25-25.39"
  wire width 32 output 17 \spec_mem_wdata
  attribute \src "insn_bltu.v:24.25-24.39"
  wire width 4 output 16 \spec_mem_wmask
  attribute \src "insn_bltu.v:21.25-21.38"
  wire width 32 output 13 \spec_pc_wdata
  attribute \src "insn_bltu.v:19.41-19.53"
  wire width 5 output 11 \spec_rd_addr
  attribute \src "insn_bltu.v:20.25-20.38"
  wire width 32 output 12 \spec_rd_wdata
  attribute \src "insn_bltu.v:17.41-17.54"
  wire width 5 output 9 \spec_rs1_addr
  attribute \src "insn_bltu.v:18.41-18.54"
  wire width 5 output 10 \spec_rs2_addr
  attribute \src "insn_bltu.v:16.41-16.50"
  wire output 8 \spec_trap
  attribute \src "insn_bltu.v:15.41-15.51"
  wire output 7 \spec_valid
  attribute \src "insn_bltu.v:51.34-51.58"
  cell $add $add$insn_bltu.v:51$280
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \rvfi_pc_rdata
    connect \B { \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [7] \rvfi_insn [30:25] \rvfi_insn [11:8] 1'0 }
    connect \Y $add$insn_bltu.v:51$280_Y
  end
  attribute \src "insn_bltu.v:51.61-51.78"
  cell $add $add$insn_bltu.v:51$281
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 32
    connect \A \rvfi_pc_rdata
    connect \B 3'100
    connect \Y $add$insn_bltu.v:51$281_Y
  end
  attribute \src "insn_bltu.v:52.54-52.76"
  cell $eq $eq$insn_bltu.v:52$285
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [14:12]
    connect \B 3'110
    connect \Y $eq$insn_bltu.v:52$285_Y
  end
  attribute \src "insn_bltu.v:52.80-52.106"
  cell $eq $eq$insn_bltu.v:52$287
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [6:0]
    connect \B 7'1100011
    connect \Y $eq$insn_bltu.v:52$287_Y
  end
  attribute \src "insn_bltu.v:52.23-52.76"
  cell $logic_and $logic_and$insn_bltu.v:52$286
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_valid
    connect \B $eq$insn_bltu.v:52$285_Y
    connect \Y $logic_and$insn_bltu.v:52$286_Y
  end
  attribute \src "insn_bltu.v:52.23-52.106"
  cell $logic_and $logic_and$insn_bltu.v:52$288
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_bltu.v:52$286_Y
    connect \B $eq$insn_bltu.v:52$287_Y
    connect \Y \spec_valid
  end
  attribute \src "insn_bltu.v:50.15-50.46"
  cell $lt $lt$insn_bltu.v:50$279
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \rvfi_rs1_rdata
    connect \B \rvfi_rs2_rdata
    connect \Y \cond
  end
  attribute \src "insn_bltu.v:51.27-51.78"
  cell $mux $ternary$insn_bltu.v:51$282
    parameter \WIDTH 32
    connect \A $add$insn_bltu.v:51$281_Y
    connect \B $add$insn_bltu.v:51$280_Y
    connect \S \cond
    connect \Y \spec_pc_wdata
  end
  connect \ialign16 1'1
  connect \insn_funct3 \rvfi_insn [14:12]
  connect \insn_imm { \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [7] \rvfi_insn [30:25] \rvfi_insn [11:8] 1'0 }
  connect \insn_opcode \rvfi_insn [6:0]
  connect \insn_padding 0
  connect \insn_rs1 \rvfi_insn [19:15]
  connect \insn_rs2 \rvfi_insn [24:20]
  connect \misa_ok 1'1
  connect \next_pc \spec_pc_wdata
  connect \spec_mem_addr 0
  connect \spec_mem_rmask 4'0000
  connect \spec_mem_wdata 0
  connect \spec_mem_wmask 4'0000
  connect \spec_rd_addr 5'00000
  connect \spec_rd_wdata 0
  connect \spec_rs1_addr \rvfi_insn [19:15]
  connect \spec_rs2_addr \rvfi_insn [24:20]
  connect \spec_trap \spec_pc_wdata [0]
end
attribute \src "insn_bne.v:3.1-65.10"
module \rvfi_insn_bne
  attribute \src "insn_bne.v:51.34-51.58"
  wire width 32 $add$insn_bne.v:51$296_Y
  attribute \src "insn_bne.v:51.61-51.78"
  wire width 32 $add$insn_bne.v:51$297_Y
  attribute \src "insn_bne.v:52.54-52.76"
  wire $eq$insn_bne.v:52$301_Y
  attribute \src "insn_bne.v:52.80-52.106"
  wire $eq$insn_bne.v:52$303_Y
  attribute \src "insn_bne.v:52.23-52.76"
  wire $logic_and$insn_bne.v:52$302_Y
  attribute \src "insn_bne.v:50.8-50.12"
  wire \cond
  attribute \src "insn_bne.v:43.8-43.16"
  wire \ialign16
  attribute \src "insn_bne.v:33.14-33.25"
  wire width 3 \insn_funct3
  attribute \src "insn_bne.v:30.17-30.25"
  wire width 32 \insn_imm
  attribute \src "insn_bne.v:34.14-34.25"
  wire width 7 \insn_opcode
  attribute \src "insn_bne.v:29.17-29.29"
  wire width 32 \insn_padding
  attribute \src "insn_bne.v:32.14-32.22"
  wire width 5 \insn_rs1
  attribute \src "insn_bne.v:31.14-31.22"
  wire width 5 \insn_rs2
  attribute \src "insn_bne.v:41.8-41.15"
  wire \misa_ok
  attribute \src "insn_bne.v:51.17-51.24"
  wire width 32 \next_pc
  attribute \src "insn_bne.v:5.25-5.34"
  wire width 32 input 2 \rvfi_insn
  attribute \src "insn_bne.v:9.25-9.39"
  wire width 32 input 6 \rvfi_mem_rdata
  attribute \src "insn_bne.v:6.25-6.38"
  wire width 32 input 3 \rvfi_pc_rdata
  attribute \src "insn_bne.v:7.25-7.39"
  wire width 32 input 4 \rvfi_rs1_rdata
  attribute \src "insn_bne.v:8.25-8.39"
  wire width 32 input 5 \rvfi_rs2_rdata
  attribute \src "insn_bne.v:4.41-4.51"
  wire input 1 \rvfi_valid
  attribute \src "insn_bne.v:22.25-22.38"
  wire width 32 output 14 \spec_mem_addr
  attribute \src "insn_bne.v:23.25-23.39"
  wire width 4 output 15 \spec_mem_rmask
  attribute \src "insn_bne.v:25.25-25.39"
  wire width 32 output 17 \spec_mem_wdata
  attribute \src "insn_bne.v:24.25-24.39"
  wire width 4 output 16 \spec_mem_wmask
  attribute \src "insn_bne.v:21.25-21.38"
  wire width 32 output 13 \spec_pc_wdata
  attribute \src "insn_bne.v:19.41-19.53"
  wire width 5 output 11 \spec_rd_addr
  attribute \src "insn_bne.v:20.25-20.38"
  wire width 32 output 12 \spec_rd_wdata
  attribute \src "insn_bne.v:17.41-17.54"
  wire width 5 output 9 \spec_rs1_addr
  attribute \src "insn_bne.v:18.41-18.54"
  wire width 5 output 10 \spec_rs2_addr
  attribute \src "insn_bne.v:16.41-16.50"
  wire output 8 \spec_trap
  attribute \src "insn_bne.v:15.41-15.51"
  wire output 7 \spec_valid
  attribute \src "insn_bne.v:51.34-51.58"
  cell $add $add$insn_bne.v:51$296
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \rvfi_pc_rdata
    connect \B { \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [7] \rvfi_insn [30:25] \rvfi_insn [11:8] 1'0 }
    connect \Y $add$insn_bne.v:51$296_Y
  end
  attribute \src "insn_bne.v:51.61-51.78"
  cell $add $add$insn_bne.v:51$297
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 32
    connect \A \rvfi_pc_rdata
    connect \B 3'100
    connect \Y $add$insn_bne.v:51$297_Y
  end
  attribute \src "insn_bne.v:52.54-52.76"
  cell $eq $eq$insn_bne.v:52$301
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [14:12]
    connect \B 1'1
    connect \Y $eq$insn_bne.v:52$301_Y
  end
  attribute \src "insn_bne.v:52.80-52.106"
  cell $eq $eq$insn_bne.v:52$303
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [6:0]
    connect \B 7'1100011
    connect \Y $eq$insn_bne.v:52$303_Y
  end
  attribute \src "insn_bne.v:52.23-52.76"
  cell $logic_and $logic_and$insn_bne.v:52$302
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_valid
    connect \B $eq$insn_bne.v:52$301_Y
    connect \Y $logic_and$insn_bne.v:52$302_Y
  end
  attribute \src "insn_bne.v:52.23-52.106"
  cell $logic_and $logic_and$insn_bne.v:52$304
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_bne.v:52$302_Y
    connect \B $eq$insn_bne.v:52$303_Y
    connect \Y \spec_valid
  end
  attribute \src "insn_bne.v:50.15-50.47"
  cell $ne $ne$insn_bne.v:50$295
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \rvfi_rs1_rdata
    connect \B \rvfi_rs2_rdata
    connect \Y \cond
  end
  attribute \src "insn_bne.v:51.27-51.78"
  cell $mux $ternary$insn_bne.v:51$298
    parameter \WIDTH 32
    connect \A $add$insn_bne.v:51$297_Y
    connect \B $add$insn_bne.v:51$296_Y
    connect \S \cond
    connect \Y \spec_pc_wdata
  end
  connect \ialign16 1'1
  connect \insn_funct3 \rvfi_insn [14:12]
  connect \insn_imm { \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [7] \rvfi_insn [30:25] \rvfi_insn [11:8] 1'0 }
  connect \insn_opcode \rvfi_insn [6:0]
  connect \insn_padding 0
  connect \insn_rs1 \rvfi_insn [19:15]
  connect \insn_rs2 \rvfi_insn [24:20]
  connect \misa_ok 1'1
  connect \next_pc \spec_pc_wdata
  connect \spec_mem_addr 0
  connect \spec_mem_rmask 4'0000
  connect \spec_mem_wdata 0
  connect \spec_mem_wmask 4'0000
  connect \spec_rd_addr 5'00000
  connect \spec_rd_wdata 0
  connect \spec_rs1_addr \rvfi_insn [19:15]
  connect \spec_rs2_addr \rvfi_insn [24:20]
  connect \spec_trap \spec_pc_wdata [0]
end
attribute \src "insn_c_add.v:3.1-57.10"
module \rvfi_insn_c_add
  attribute \src "insn_c_add.v:44.54-44.77"
  wire $eq$insn_c_add.v:44$314_Y
  attribute \src "insn_c_add.v:44.93-44.114"
  wire $eq$insn_c_add.v:44$317_Y
  attribute \src "insn_c_add.v:44.23-44.50"
  wire $logic_and$insn_c_add.v:44$313_Y
  attribute \src "insn_c_add.v:44.23-44.77"
  wire $logic_and$insn_c_add.v:44$315_Y
  attribute \src "insn_c_add.v:44.23-44.89"
  wire $logic_and$insn_c_add.v:44$316_Y
  attribute \src "insn_c_add.v:44.37-44.50"
  wire $logic_not$insn_c_add.v:44$312_Y
  attribute \src "insn_c_add.v:48.26-48.51"
  wire $reduce_bool$insn_c_add.v:48$319_Y
  attribute \src "insn_c_add.v:30.14-30.25"
  wire width 4 \insn_funct4
  attribute \src "insn_c_add.v:33.14-33.25"
  wire width 2 \insn_opcode
  wire width 16 \insn_padding
  attribute \src "insn_c_add.v:31.14-31.25"
  wire width 5 \insn_rs1_rd
  attribute \src "insn_c_add.v:32.14-32.22"
  wire width 5 \insn_rs2
  attribute \src "insn_c_add.v:39.8-39.15"
  wire \misa_ok
  attribute \src "insn_c_add.v:43.17-43.23"
  wire width 32 \result
  attribute \src "insn_c_add.v:5.25-5.34"
  wire width 32 input 2 \rvfi_insn
  attribute \src "insn_c_add.v:9.25-9.39"
  wire width 32 input 6 \rvfi_mem_rdata
  attribute \src "insn_c_add.v:6.25-6.38"
  wire width 32 input 3 \rvfi_pc_rdata
  attribute \src "insn_c_add.v:7.25-7.39"
  wire width 32 input 4 \rvfi_rs1_rdata
  attribute \src "insn_c_add.v:8.25-8.39"
  wire width 32 input 5 \rvfi_rs2_rdata
  attribute \src "insn_c_add.v:4.41-4.51"
  wire input 1 \rvfi_valid
  attribute \src "insn_c_add.v:22.25-22.38"
  wire width 32 output 14 \spec_mem_addr
  attribute \src "insn_c_add.v:23.25-23.39"
  wire width 4 output 15 \spec_mem_rmask
  attribute \src "insn_c_add.v:25.25-25.39"
  wire width 32 output 17 \spec_mem_wdata
  attribute \src "insn_c_add.v:24.25-24.39"
  wire width 4 output 16 \spec_mem_wmask
  attribute \src "insn_c_add.v:21.25-21.38"
  wire width 32 output 13 \spec_pc_wdata
  attribute \src "insn_c_add.v:19.41-19.53"
  wire width 5 output 11 \spec_rd_addr
  attribute \src "insn_c_add.v:20.25-20.38"
  wire width 32 output 12 \spec_rd_wdata
  attribute \src "insn_c_add.v:17.41-17.54"
  wire width 5 output 9 \spec_rs1_addr
  attribute \src "insn_c_add.v:18.41-18.54"
  wire width 5 output 10 \spec_rs2_addr
  attribute \src "insn_c_add.v:16.41-16.50"
  wire output 8 \spec_trap
  attribute \src "insn_c_add.v:15.41-15.51"
  wire output 7 \spec_valid
  attribute \src "insn_c_add.v:43.26-43.57"
  cell $add $add$insn_c_add.v:43$311
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \rvfi_rs1_rdata
    connect \B \rvfi_rs2_rdata
    connect \Y \result
  end
  attribute \src "insn_c_add.v:49.26-49.43"
  cell $add $add$insn_c_add.v:49$321
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 32
    connect \A \rvfi_pc_rdata
    connect \B 2'10
    connect \Y \spec_pc_wdata
  end
  attribute \src "insn_c_add.v:44.54-44.77"
  cell $eq $eq$insn_c_add.v:44$314
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [15:12]
    connect \B 4'1001
    connect \Y $eq$insn_c_add.v:44$314_Y
  end
  attribute \src "insn_c_add.v:44.93-44.114"
  cell $eq $eq$insn_c_add.v:44$317
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [1:0]
    connect \B 2'10
    connect \Y $eq$insn_c_add.v:44$317_Y
  end
  attribute \src "insn_c_add.v:44.23-44.50"
  cell $logic_and $logic_and$insn_c_add.v:44$313
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_valid
    connect \B $logic_not$insn_c_add.v:44$312_Y
    connect \Y $logic_and$insn_c_add.v:44$313_Y
  end
  attribute \src "insn_c_add.v:44.23-44.77"
  cell $logic_and $logic_and$insn_c_add.v:44$315
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_c_add.v:44$313_Y
    connect \B $eq$insn_c_add.v:44$314_Y
    connect \Y $logic_and$insn_c_add.v:44$315_Y
  end
  attribute \src "insn_c_add.v:44.23-44.89"
  cell $logic_and $logic_and$insn_c_add.v:44$316
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_c_add.v:44$315_Y
    connect \B \rvfi_insn [6:2]
    connect \Y $logic_and$insn_c_add.v:44$316_Y
  end
  attribute \src "insn_c_add.v:44.23-44.114"
  cell $logic_and $logic_and$insn_c_add.v:44$318
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_c_add.v:44$316_Y
    connect \B $eq$insn_c_add.v:44$317_Y
    connect \Y \spec_valid
  end
  attribute \src "insn_c_add.v:44.37-44.50"
  cell $logic_not $logic_not$insn_c_add.v:44$312
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 16'0000000000000000 \rvfi_insn [31:16] }
    connect \Y $logic_not$insn_c_add.v:44$312_Y
  end
  attribute \src "insn_c_add.v:48.26-48.51"
  cell $reduce_bool $reduce_bool$insn_c_add.v:48$319
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [11:7]
    connect \Y $reduce_bool$insn_c_add.v:48$319_Y
  end
  attribute \src "insn_c_add.v:48.26-48.51"
  cell $mux $ternary$insn_c_add.v:48$320
    parameter \WIDTH 32
    connect \A 0
    connect \B \result
    connect \S $reduce_bool$insn_c_add.v:48$319_Y
    connect \Y \spec_rd_wdata
  end
  connect \insn_funct4 \rvfi_insn [15:12]
  connect \insn_opcode \rvfi_insn [1:0]
  connect \insn_padding \rvfi_insn [31:16]
  connect \insn_rs1_rd \rvfi_insn [11:7]
  connect \insn_rs2 \rvfi_insn [6:2]
  connect \misa_ok 1'1
  connect \spec_mem_addr 0
  connect \spec_mem_rmask 4'0000
  connect \spec_mem_wdata 0
  connect \spec_mem_wmask 4'0000
  connect \spec_rd_addr \rvfi_insn [11:7]
  connect \spec_rs1_addr \rvfi_insn [11:7]
  connect \spec_rs2_addr \rvfi_insn [6:2]
  connect \spec_trap 1'0
end
attribute \src "insn_c_addi.v:3.1-57.10"
module \rvfi_insn_c_addi
  attribute \src "insn_c_addi.v:44.54-44.76"
  wire $eq$insn_c_addi.v:44$327_Y
  attribute \src "insn_c_addi.v:44.80-44.101"
  wire $eq$insn_c_addi.v:44$329_Y
  attribute \src "insn_c_addi.v:44.23-44.50"
  wire $logic_and$insn_c_addi.v:44$326_Y
  attribute \src "insn_c_addi.v:44.23-44.76"
  wire $logic_and$insn_c_addi.v:44$328_Y
  attribute \src "insn_c_addi.v:44.37-44.50"
  wire $logic_not$insn_c_addi.v:44$325_Y
  attribute \src "insn_c_addi.v:47.26-47.51"
  wire $reduce_bool$insn_c_addi.v:47$331_Y
  attribute \src "insn_c_addi.v:31.14-31.25"
  wire width 3 \insn_funct3
  attribute \src "insn_c_addi.v:30.17-30.25"
  wire width 32 \insn_imm
  attribute \src "insn_c_addi.v:33.14-33.25"
  wire width 2 \insn_opcode
  wire width 16 \insn_padding
  attribute \src "insn_c_addi.v:32.14-32.25"
  wire width 5 \insn_rs1_rd
  attribute \src "insn_c_addi.v:39.8-39.15"
  wire \misa_ok
  attribute \src "insn_c_addi.v:43.17-43.23"
  wire width 32 \result
  attribute \src "insn_c_addi.v:5.25-5.34"
  wire width 32 input 2 \rvfi_insn
  attribute \src "insn_c_addi.v:9.25-9.39"
  wire width 32 input 6 \rvfi_mem_rdata
  attribute \src "insn_c_addi.v:6.25-6.38"
  wire width 32 input 3 \rvfi_pc_rdata
  attribute \src "insn_c_addi.v:7.25-7.39"
  wire width 32 input 4 \rvfi_rs1_rdata
  attribute \src "insn_c_addi.v:8.25-8.39"
  wire width 32 input 5 \rvfi_rs2_rdata
  attribute \src "insn_c_addi.v:4.41-4.51"
  wire input 1 \rvfi_valid
  attribute \src "insn_c_addi.v:22.25-22.38"
  wire width 32 output 14 \spec_mem_addr
  attribute \src "insn_c_addi.v:23.25-23.39"
  wire width 4 output 15 \spec_mem_rmask
  attribute \src "insn_c_addi.v:25.25-25.39"
  wire width 32 output 17 \spec_mem_wdata
  attribute \src "insn_c_addi.v:24.25-24.39"
  wire width 4 output 16 \spec_mem_wmask
  attribute \src "insn_c_addi.v:21.25-21.38"
  wire width 32 output 13 \spec_pc_wdata
  attribute \src "insn_c_addi.v:19.41-19.53"
  wire width 5 output 11 \spec_rd_addr
  attribute \src "insn_c_addi.v:20.25-20.38"
  wire width 32 output 12 \spec_rd_wdata
  attribute \src "insn_c_addi.v:17.41-17.54"
  wire width 5 output 9 \spec_rs1_addr
  attribute \src "insn_c_addi.v:18.41-18.54"
  wire width 5 output 10 \spec_rs2_addr
  attribute \src "insn_c_addi.v:16.41-16.50"
  wire output 8 \spec_trap
  attribute \src "insn_c_addi.v:15.41-15.51"
  wire output 7 \spec_valid
  attribute \src "insn_c_addi.v:43.26-43.51"
  cell $add $add$insn_c_addi.v:43$324
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \rvfi_rs1_rdata
    connect \B { \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [6:2] }
    connect \Y \result
  end
  attribute \src "insn_c_addi.v:48.26-48.43"
  cell $add $add$insn_c_addi.v:48$333
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 32
    connect \A \rvfi_pc_rdata
    connect \B 2'10
    connect \Y \spec_pc_wdata
  end
  attribute \src "insn_c_addi.v:44.54-44.76"
  cell $logic_not $eq$insn_c_addi.v:44$327
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [15:13]
    connect \Y $eq$insn_c_addi.v:44$327_Y
  end
  attribute \src "insn_c_addi.v:44.80-44.101"
  cell $eq $eq$insn_c_addi.v:44$329
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [1:0]
    connect \B 1'1
    connect \Y $eq$insn_c_addi.v:44$329_Y
  end
  attribute \src "insn_c_addi.v:44.23-44.50"
  cell $logic_and $logic_and$insn_c_addi.v:44$326
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_valid
    connect \B $logic_not$insn_c_addi.v:44$325_Y
    connect \Y $logic_and$insn_c_addi.v:44$326_Y
  end
  attribute \src "insn_c_addi.v:44.23-44.76"
  cell $logic_and $logic_and$insn_c_addi.v:44$328
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_c_addi.v:44$326_Y
    connect \B $eq$insn_c_addi.v:44$327_Y
    connect \Y $logic_and$insn_c_addi.v:44$328_Y
  end
  attribute \src "insn_c_addi.v:44.23-44.101"
  cell $logic_and $logic_and$insn_c_addi.v:44$330
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_c_addi.v:44$328_Y
    connect \B $eq$insn_c_addi.v:44$329_Y
    connect \Y \spec_valid
  end
  attribute \src "insn_c_addi.v:44.37-44.50"
  cell $logic_not $logic_not$insn_c_addi.v:44$325
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 16'0000000000000000 \rvfi_insn [31:16] }
    connect \Y $logic_not$insn_c_addi.v:44$325_Y
  end
  attribute \src "insn_c_addi.v:47.26-47.51"
  cell $reduce_bool $reduce_bool$insn_c_addi.v:47$331
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [11:7]
    connect \Y $reduce_bool$insn_c_addi.v:47$331_Y
  end
  attribute \src "insn_c_addi.v:47.26-47.51"
  cell $mux $ternary$insn_c_addi.v:47$332
    parameter \WIDTH 32
    connect \A 0
    connect \B \result
    connect \S $reduce_bool$insn_c_addi.v:47$331_Y
    connect \Y \spec_rd_wdata
  end
  connect \insn_funct3 \rvfi_insn [15:13]
  connect \insn_imm { \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [6:2] }
  connect \insn_opcode \rvfi_insn [1:0]
  connect \insn_padding \rvfi_insn [31:16]
  connect \insn_rs1_rd \rvfi_insn [11:7]
  connect \misa_ok 1'1
  connect \spec_mem_addr 0
  connect \spec_mem_rmask 4'0000
  connect \spec_mem_wdata 0
  connect \spec_mem_wmask 4'0000
  connect \spec_rd_addr \rvfi_insn [11:7]
  connect \spec_rs1_addr \rvfi_insn [11:7]
  connect \spec_rs2_addr 5'00000
  connect \spec_trap 1'0
end
attribute \src "insn_c_addi16sp.v:3.1-57.10"
module \rvfi_insn_c_addi16sp
  attribute \src "insn_c_addi16sp.v:44.54-44.76"
  wire $eq$insn_c_addi16sp.v:44$339_Y
  attribute \src "insn_c_addi16sp.v:44.80-44.101"
  wire $eq$insn_c_addi16sp.v:44$341_Y
  attribute \src "insn_c_addi16sp.v:44.105-44.125"
  wire $eq$insn_c_addi16sp.v:44$343_Y
  attribute \src "insn_c_addi16sp.v:44.23-44.50"
  wire $logic_and$insn_c_addi16sp.v:44$338_Y
  attribute \src "insn_c_addi16sp.v:44.23-44.76"
  wire $logic_and$insn_c_addi16sp.v:44$340_Y
  attribute \src "insn_c_addi16sp.v:44.23-44.101"
  wire $logic_and$insn_c_addi16sp.v:44$342_Y
  attribute \src "insn_c_addi16sp.v:44.23-44.125"
  wire $logic_and$insn_c_addi16sp.v:44$344_Y
  attribute \src "insn_c_addi16sp.v:44.37-44.50"
  wire $logic_not$insn_c_addi16sp.v:44$337_Y
  attribute \src "insn_c_addi16sp.v:47.26-47.51"
  wire $reduce_bool$insn_c_addi16sp.v:47$346_Y
  attribute \src "insn_c_addi16sp.v:31.14-31.25"
  wire width 3 \insn_funct3
  attribute \src "insn_c_addi16sp.v:30.17-30.25"
  wire width 32 \insn_imm
  attribute \src "insn_c_addi16sp.v:33.14-33.25"
  wire width 2 \insn_opcode
  wire width 16 \insn_padding
  attribute \src "insn_c_addi16sp.v:32.14-32.25"
  wire width 5 \insn_rs1_rd
  attribute \src "insn_c_addi16sp.v:39.8-39.15"
  wire \misa_ok
  attribute \src "insn_c_addi16sp.v:43.17-43.23"
  wire width 32 \result
  attribute \src "insn_c_addi16sp.v:5.25-5.34"
  wire width 32 input 2 \rvfi_insn
  attribute \src "insn_c_addi16sp.v:9.25-9.39"
  wire width 32 input 6 \rvfi_mem_rdata
  attribute \src "insn_c_addi16sp.v:6.25-6.38"
  wire width 32 input 3 \rvfi_pc_rdata
  attribute \src "insn_c_addi16sp.v:7.25-7.39"
  wire width 32 input 4 \rvfi_rs1_rdata
  attribute \src "insn_c_addi16sp.v:8.25-8.39"
  wire width 32 input 5 \rvfi_rs2_rdata
  attribute \src "insn_c_addi16sp.v:4.41-4.51"
  wire input 1 \rvfi_valid
  attribute \src "insn_c_addi16sp.v:22.25-22.38"
  wire width 32 output 14 \spec_mem_addr
  attribute \src "insn_c_addi16sp.v:23.25-23.39"
  wire width 4 output 15 \spec_mem_rmask
  attribute \src "insn_c_addi16sp.v:25.25-25.39"
  wire width 32 output 17 \spec_mem_wdata
  attribute \src "insn_c_addi16sp.v:24.25-24.39"
  wire width 4 output 16 \spec_mem_wmask
  attribute \src "insn_c_addi16sp.v:21.25-21.38"
  wire width 32 output 13 \spec_pc_wdata
  attribute \src "insn_c_addi16sp.v:19.41-19.53"
  wire width 5 output 11 \spec_rd_addr
  attribute \src "insn_c_addi16sp.v:20.25-20.38"
  wire width 32 output 12 \spec_rd_wdata
  attribute \src "insn_c_addi16sp.v:17.41-17.54"
  wire width 5 output 9 \spec_rs1_addr
  attribute \src "insn_c_addi16sp.v:18.41-18.54"
  wire width 5 output 10 \spec_rs2_addr
  attribute \src "insn_c_addi16sp.v:16.41-16.50"
  wire output 8 \spec_trap
  attribute \src "insn_c_addi16sp.v:15.41-15.51"
  wire output 7 \spec_valid
  attribute \src "insn_c_addi16sp.v:43.26-43.51"
  cell $add $add$insn_c_addi16sp.v:43$336
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \rvfi_rs1_rdata
    connect \B { \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [4:3] \rvfi_insn [5] \rvfi_insn [2] \rvfi_insn [6] 4'0000 }
    connect \Y \result
  end
  attribute \src "insn_c_addi16sp.v:48.26-48.43"
  cell $add $add$insn_c_addi16sp.v:48$348
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 32
    connect \A \rvfi_pc_rdata
    connect \B 2'10
    connect \Y \spec_pc_wdata
  end
  attribute \src "insn_c_addi16sp.v:44.54-44.76"
  cell $eq $eq$insn_c_addi16sp.v:44$339
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [15:13]
    connect \B 2'11
    connect \Y $eq$insn_c_addi16sp.v:44$339_Y
  end
  attribute \src "insn_c_addi16sp.v:44.80-44.101"
  cell $eq $eq$insn_c_addi16sp.v:44$341
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [1:0]
    connect \B 1'1
    connect \Y $eq$insn_c_addi16sp.v:44$341_Y
  end
  attribute \src "insn_c_addi16sp.v:44.105-44.125"
  cell $eq $eq$insn_c_addi16sp.v:44$343
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [11:7]
    connect \B 2'10
    connect \Y $eq$insn_c_addi16sp.v:44$343_Y
  end
  attribute \src "insn_c_addi16sp.v:44.23-44.50"
  cell $logic_and $logic_and$insn_c_addi16sp.v:44$338
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_valid
    connect \B $logic_not$insn_c_addi16sp.v:44$337_Y
    connect \Y $logic_and$insn_c_addi16sp.v:44$338_Y
  end
  attribute \src "insn_c_addi16sp.v:44.23-44.76"
  cell $logic_and $logic_and$insn_c_addi16sp.v:44$340
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_c_addi16sp.v:44$338_Y
    connect \B $eq$insn_c_addi16sp.v:44$339_Y
    connect \Y $logic_and$insn_c_addi16sp.v:44$340_Y
  end
  attribute \src "insn_c_addi16sp.v:44.23-44.101"
  cell $logic_and $logic_and$insn_c_addi16sp.v:44$342
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_c_addi16sp.v:44$340_Y
    connect \B $eq$insn_c_addi16sp.v:44$341_Y
    connect \Y $logic_and$insn_c_addi16sp.v:44$342_Y
  end
  attribute \src "insn_c_addi16sp.v:44.23-44.125"
  cell $logic_and $logic_and$insn_c_addi16sp.v:44$344
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_c_addi16sp.v:44$342_Y
    connect \B $eq$insn_c_addi16sp.v:44$343_Y
    connect \Y $logic_and$insn_c_addi16sp.v:44$344_Y
  end
  attribute \src "insn_c_addi16sp.v:44.23-44.137"
  cell $logic_and $logic_and$insn_c_addi16sp.v:44$345
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_c_addi16sp.v:44$344_Y
    connect \B { \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [4:3] \rvfi_insn [5] \rvfi_insn [2] \rvfi_insn [6] 4'0000 }
    connect \Y \spec_valid
  end
  attribute \src "insn_c_addi16sp.v:44.37-44.50"
  cell $logic_not $logic_not$insn_c_addi16sp.v:44$337
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 16'0000000000000000 \rvfi_insn [31:16] }
    connect \Y $logic_not$insn_c_addi16sp.v:44$337_Y
  end
  attribute \src "insn_c_addi16sp.v:47.26-47.51"
  cell $reduce_bool $reduce_bool$insn_c_addi16sp.v:47$346
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [11:7]
    connect \Y $reduce_bool$insn_c_addi16sp.v:47$346_Y
  end
  attribute \src "insn_c_addi16sp.v:47.26-47.51"
  cell $mux $ternary$insn_c_addi16sp.v:47$347
    parameter \WIDTH 32
    connect \A 0
    connect \B \result
    connect \S $reduce_bool$insn_c_addi16sp.v:47$346_Y
    connect \Y \spec_rd_wdata
  end
  connect \insn_funct3 \rvfi_insn [15:13]
  connect \insn_imm { \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [4:3] \rvfi_insn [5] \rvfi_insn [2] \rvfi_insn [6] 4'0000 }
  connect \insn_opcode \rvfi_insn [1:0]
  connect \insn_padding \rvfi_insn [31:16]
  connect \insn_rs1_rd \rvfi_insn [11:7]
  connect \misa_ok 1'1
  connect \spec_mem_addr 0
  connect \spec_mem_rmask 4'0000
  connect \spec_mem_wdata 0
  connect \spec_mem_wmask 4'0000
  connect \spec_rd_addr \rvfi_insn [11:7]
  connect \spec_rs1_addr \rvfi_insn [11:7]
  connect \spec_rs2_addr 5'00000
  connect \spec_trap 1'0
end
attribute \src "insn_c_addi4spn.v:3.1-57.10"
module \rvfi_insn_c_addi4spn
  attribute \src "insn_c_addi4spn.v:44.54-44.76"
  wire $eq$insn_c_addi4spn.v:44$354_Y
  attribute \src "insn_c_addi4spn.v:44.80-44.101"
  wire $eq$insn_c_addi4spn.v:44$356_Y
  attribute \src "insn_c_addi4spn.v:44.23-44.50"
  wire $logic_and$insn_c_addi4spn.v:44$353_Y
  attribute \src "insn_c_addi4spn.v:44.23-44.76"
  wire $logic_and$insn_c_addi4spn.v:44$355_Y
  attribute \src "insn_c_addi4spn.v:44.23-44.101"
  wire $logic_and$insn_c_addi4spn.v:44$357_Y
  attribute \src "insn_c_addi4spn.v:44.37-44.50"
  wire $logic_not$insn_c_addi4spn.v:44$352_Y
  attribute \src "insn_c_addi4spn.v:31.14-31.25"
  wire width 3 \insn_funct3
  wire width 10 \insn_imm
  attribute \src "insn_c_addi4spn.v:33.14-33.25"
  wire width 2 \insn_opcode
  wire width 16 \insn_padding
  wire width 3 \insn_rd
  attribute \src "insn_c_addi4spn.v:39.8-39.15"
  wire \misa_ok
  attribute \src "insn_c_addi4spn.v:43.17-43.23"
  wire width 32 \result
  attribute \src "insn_c_addi4spn.v:5.25-5.34"
  wire width 32 input 2 \rvfi_insn
  attribute \src "insn_c_addi4spn.v:9.25-9.39"
  wire width 32 input 6 \rvfi_mem_rdata
  attribute \src "insn_c_addi4spn.v:6.25-6.38"
  wire width 32 input 3 \rvfi_pc_rdata
  attribute \src "insn_c_addi4spn.v:7.25-7.39"
  wire width 32 input 4 \rvfi_rs1_rdata
  attribute \src "insn_c_addi4spn.v:8.25-8.39"
  wire width 32 input 5 \rvfi_rs2_rdata
  attribute \src "insn_c_addi4spn.v:4.41-4.51"
  wire input 1 \rvfi_valid
  attribute \src "insn_c_addi4spn.v:22.25-22.38"
  wire width 32 output 14 \spec_mem_addr
  attribute \src "insn_c_addi4spn.v:23.25-23.39"
  wire width 4 output 15 \spec_mem_rmask
  attribute \src "insn_c_addi4spn.v:25.25-25.39"
  wire width 32 output 17 \spec_mem_wdata
  attribute \src "insn_c_addi4spn.v:24.25-24.39"
  wire width 4 output 16 \spec_mem_wmask
  attribute \src "insn_c_addi4spn.v:21.25-21.38"
  wire width 32 output 13 \spec_pc_wdata
  attribute \src "insn_c_addi4spn.v:19.41-19.53"
  wire width 5 output 11 \spec_rd_addr
  attribute \src "insn_c_addi4spn.v:20.25-20.38"
  wire width 32 output 12 \spec_rd_wdata
  attribute \src "insn_c_addi4spn.v:17.41-17.54"
  wire width 5 output 9 \spec_rs1_addr
  attribute \src "insn_c_addi4spn.v:18.41-18.54"
  wire width 5 output 10 \spec_rs2_addr
  attribute \src "insn_c_addi4spn.v:16.41-16.50"
  wire output 8 \spec_trap
  attribute \src "insn_c_addi4spn.v:15.41-15.51"
  wire output 7 \spec_valid
  attribute \src "insn_c_addi4spn.v:43.26-43.51"
  cell $add $add$insn_c_addi4spn.v:43$351
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 32
    connect \A \rvfi_rs1_rdata
    connect \B { \rvfi_insn [10:7] \rvfi_insn [12:11] \rvfi_insn [5] \rvfi_insn [6] 2'00 }
    connect \Y \spec_rd_wdata
  end
  attribute \src "insn_c_addi4spn.v:48.26-48.43"
  cell $add $add$insn_c_addi4spn.v:48$361
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 32
    connect \A \rvfi_pc_rdata
    connect \B 2'10
    connect \Y \spec_pc_wdata
  end
  attribute \src "insn_c_addi4spn.v:44.54-44.76"
  cell $logic_not $eq$insn_c_addi4spn.v:44$354
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [15:13]
    connect \Y $eq$insn_c_addi4spn.v:44$354_Y
  end
  attribute \src "insn_c_addi4spn.v:44.80-44.101"
  cell $logic_not $eq$insn_c_addi4spn.v:44$356
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [1:0]
    connect \Y $eq$insn_c_addi4spn.v:44$356_Y
  end
  attribute \src "insn_c_addi4spn.v:44.23-44.50"
  cell $logic_and $logic_and$insn_c_addi4spn.v:44$353
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_valid
    connect \B $logic_not$insn_c_addi4spn.v:44$352_Y
    connect \Y $logic_and$insn_c_addi4spn.v:44$353_Y
  end
  attribute \src "insn_c_addi4spn.v:44.23-44.76"
  cell $logic_and $logic_and$insn_c_addi4spn.v:44$355
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_c_addi4spn.v:44$353_Y
    connect \B $eq$insn_c_addi4spn.v:44$354_Y
    connect \Y $logic_and$insn_c_addi4spn.v:44$355_Y
  end
  attribute \src "insn_c_addi4spn.v:44.23-44.101"
  cell $logic_and $logic_and$insn_c_addi4spn.v:44$357
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_c_addi4spn.v:44$355_Y
    connect \B $eq$insn_c_addi4spn.v:44$356_Y
    connect \Y $logic_and$insn_c_addi4spn.v:44$357_Y
  end
  attribute \src "insn_c_addi4spn.v:44.23-44.113"
  cell $logic_and $logic_and$insn_c_addi4spn.v:44$358
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_c_addi4spn.v:44$357_Y
    connect \B { 22'0000000000000000000000 \rvfi_insn [10:7] \rvfi_insn [12:11] \rvfi_insn [5] \rvfi_insn [6] 2'00 }
    connect \Y \spec_valid
  end
  attribute \src "insn_c_addi4spn.v:44.37-44.50"
  cell $logic_not $logic_not$insn_c_addi4spn.v:44$352
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 16'0000000000000000 \rvfi_insn [31:16] }
    connect \Y $logic_not$insn_c_addi4spn.v:44$352_Y
  end
  connect \insn_funct3 \rvfi_insn [15:13]
  connect \insn_imm { \rvfi_insn [10:7] \rvfi_insn [12:11] \rvfi_insn [5] \rvfi_insn [6] 2'00 }
  connect \insn_opcode \rvfi_insn [1:0]
  connect \insn_padding \rvfi_insn [31:16]
  connect \insn_rd \rvfi_insn [4:2]
  connect \misa_ok 1'1
  connect \result \spec_rd_wdata
  connect \spec_mem_addr 0
  connect \spec_mem_rmask 4'0000
  connect \spec_mem_wdata 0
  connect \spec_mem_wmask 4'0000
  connect \spec_rd_addr { 2'01 \rvfi_insn [4:2] }
  connect \spec_rs1_addr 5'00010
  connect \spec_rs2_addr 5'00000
  connect \spec_trap 1'0
end
attribute \src "insn_c_and.v:3.1-58.10"
module \rvfi_insn_c_and
  attribute \src "insn_c_and.v:45.54-45.79"
  wire $eq$insn_c_and.v:45$367_Y
  attribute \src "insn_c_and.v:45.83-45.104"
  wire $eq$insn_c_and.v:45$369_Y
  attribute \src "insn_c_and.v:45.108-45.129"
  wire $eq$insn_c_and.v:45$371_Y
  attribute \src "insn_c_and.v:45.23-45.50"
  wire $logic_and$insn_c_and.v:45$366_Y
  attribute \src "insn_c_and.v:45.23-45.79"
  wire $logic_and$insn_c_and.v:45$368_Y
  attribute \src "insn_c_and.v:45.23-45.104"
  wire $logic_and$insn_c_and.v:45$370_Y
  attribute \src "insn_c_and.v:45.37-45.50"
  wire $logic_not$insn_c_and.v:45$365_Y
  attribute \src "insn_c_and.v:31.14-31.25"
  wire width 2 \insn_funct2
  attribute \src "insn_c_and.v:30.14-30.25"
  wire width 6 \insn_funct6
  attribute \src "insn_c_and.v:34.14-34.25"
  wire width 2 \insn_opcode
  wire width 16 \insn_padding
  wire width 3 \insn_rs1_rd
  wire width 3 \insn_rs2
  attribute \src "insn_c_and.v:40.8-40.15"
  wire \misa_ok
  attribute \src "insn_c_and.v:44.17-44.23"
  wire width 32 \result
  attribute \src "insn_c_and.v:5.25-5.34"
  wire width 32 input 2 \rvfi_insn
  attribute \src "insn_c_and.v:9.25-9.39"
  wire width 32 input 6 \rvfi_mem_rdata
  attribute \src "insn_c_and.v:6.25-6.38"
  wire width 32 input 3 \rvfi_pc_rdata
  attribute \src "insn_c_and.v:7.25-7.39"
  wire width 32 input 4 \rvfi_rs1_rdata
  attribute \src "insn_c_and.v:8.25-8.39"
  wire width 32 input 5 \rvfi_rs2_rdata
  attribute \src "insn_c_and.v:4.41-4.51"
  wire input 1 \rvfi_valid
  attribute \src "insn_c_and.v:22.25-22.38"
  wire width 32 output 14 \spec_mem_addr
  attribute \src "insn_c_and.v:23.25-23.39"
  wire width 4 output 15 \spec_mem_rmask
  attribute \src "insn_c_and.v:25.25-25.39"
  wire width 32 output 17 \spec_mem_wdata
  attribute \src "insn_c_and.v:24.25-24.39"
  wire width 4 output 16 \spec_mem_wmask
  attribute \src "insn_c_and.v:21.25-21.38"
  wire width 32 output 13 \spec_pc_wdata
  attribute \src "insn_c_and.v:19.41-19.53"
  wire width 5 output 11 \spec_rd_addr
  attribute \src "insn_c_and.v:20.25-20.38"
  wire width 32 output 12 \spec_rd_wdata
  attribute \src "insn_c_and.v:17.41-17.54"
  wire width 5 output 9 \spec_rs1_addr
  attribute \src "insn_c_and.v:18.41-18.54"
  wire width 5 output 10 \spec_rs2_addr
  attribute \src "insn_c_and.v:16.41-16.50"
  wire output 8 \spec_trap
  attribute \src "insn_c_and.v:15.41-15.51"
  wire output 7 \spec_valid
  attribute \src "insn_c_and.v:50.26-50.43"
  cell $add $add$insn_c_and.v:50$375
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 32
    connect \A \rvfi_pc_rdata
    connect \B 2'10
    connect \Y \spec_pc_wdata
  end
  attribute \src "insn_c_and.v:44.26-44.57"
  cell $and $and$insn_c_and.v:44$364
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \rvfi_rs1_rdata
    connect \B \rvfi_rs2_rdata
    connect \Y \spec_rd_wdata
  end
  attribute \src "insn_c_and.v:45.54-45.79"
  cell $eq $eq$insn_c_and.v:45$367
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [15:10]
    connect \B 6'100011
    connect \Y $eq$insn_c_and.v:45$367_Y
  end
  attribute \src "insn_c_and.v:45.83-45.104"
  cell $eq $eq$insn_c_and.v:45$369
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [6:5]
    connect \B 2'11
    connect \Y $eq$insn_c_and.v:45$369_Y
  end
  attribute \src "insn_c_and.v:45.108-45.129"
  cell $eq $eq$insn_c_and.v:45$371
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [1:0]
    connect \B 1'1
    connect \Y $eq$insn_c_and.v:45$371_Y
  end
  attribute \src "insn_c_and.v:45.23-45.50"
  cell $logic_and $logic_and$insn_c_and.v:45$366
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_valid
    connect \B $logic_not$insn_c_and.v:45$365_Y
    connect \Y $logic_and$insn_c_and.v:45$366_Y
  end
  attribute \src "insn_c_and.v:45.23-45.79"
  cell $logic_and $logic_and$insn_c_and.v:45$368
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_c_and.v:45$366_Y
    connect \B $eq$insn_c_and.v:45$367_Y
    connect \Y $logic_and$insn_c_and.v:45$368_Y
  end
  attribute \src "insn_c_and.v:45.23-45.104"
  cell $logic_and $logic_and$insn_c_and.v:45$370
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_c_and.v:45$368_Y
    connect \B $eq$insn_c_and.v:45$369_Y
    connect \Y $logic_and$insn_c_and.v:45$370_Y
  end
  attribute \src "insn_c_and.v:45.23-45.129"
  cell $logic_and $logic_and$insn_c_and.v:45$372
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_c_and.v:45$370_Y
    connect \B $eq$insn_c_and.v:45$371_Y
    connect \Y \spec_valid
  end
  attribute \src "insn_c_and.v:45.37-45.50"
  cell $logic_not $logic_not$insn_c_and.v:45$365
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 16'0000000000000000 \rvfi_insn [31:16] }
    connect \Y $logic_not$insn_c_and.v:45$365_Y
  end
  connect \insn_funct2 \rvfi_insn [6:5]
  connect \insn_funct6 \rvfi_insn [15:10]
  connect \insn_opcode \rvfi_insn [1:0]
  connect \insn_padding \rvfi_insn [31:16]
  connect \insn_rs1_rd \rvfi_insn [9:7]
  connect \insn_rs2 \rvfi_insn [4:2]
  connect \misa_ok 1'1
  connect \result \spec_rd_wdata
  connect \spec_mem_addr 0
  connect \spec_mem_rmask 4'0000
  connect \spec_mem_wdata 0
  connect \spec_mem_wmask 4'0000
  connect \spec_rd_addr { 2'01 \rvfi_insn [9:7] }
  connect \spec_rs1_addr { 2'01 \rvfi_insn [9:7] }
  connect \spec_rs2_addr { 2'01 \rvfi_insn [4:2] }
  connect \spec_trap 1'0
end
attribute \src "insn_c_andi.v:3.1-58.10"
module \rvfi_insn_c_andi
  attribute \src "insn_c_andi.v:45.54-45.76"
  wire $eq$insn_c_andi.v:45$381_Y
  attribute \src "insn_c_andi.v:45.80-45.101"
  wire $eq$insn_c_andi.v:45$383_Y
  attribute \src "insn_c_andi.v:45.105-45.126"
  wire $eq$insn_c_andi.v:45$385_Y
  attribute \src "insn_c_andi.v:45.23-45.50"
  wire $logic_and$insn_c_andi.v:45$380_Y
  attribute \src "insn_c_andi.v:45.23-45.76"
  wire $logic_and$insn_c_andi.v:45$382_Y
  attribute \src "insn_c_andi.v:45.23-45.101"
  wire $logic_and$insn_c_andi.v:45$384_Y
  attribute \src "insn_c_andi.v:45.37-45.50"
  wire $logic_not$insn_c_andi.v:45$379_Y
  attribute \src "insn_c_andi.v:32.14-32.25"
  wire width 2 \insn_funct2
  attribute \src "insn_c_andi.v:31.14-31.25"
  wire width 3 \insn_funct3
  attribute \src "insn_c_andi.v:30.17-30.25"
  wire width 32 \insn_imm
  attribute \src "insn_c_andi.v:34.14-34.25"
  wire width 2 \insn_opcode
  wire width 16 \insn_padding
  wire width 3 \insn_rs1_rd
  attribute \src "insn_c_andi.v:40.8-40.15"
  wire \misa_ok
  attribute \src "insn_c_andi.v:44.17-44.23"
  wire width 32 \result
  attribute \src "insn_c_andi.v:5.25-5.34"
  wire width 32 input 2 \rvfi_insn
  attribute \src "insn_c_andi.v:9.25-9.39"
  wire width 32 input 6 \rvfi_mem_rdata
  attribute \src "insn_c_andi.v:6.25-6.38"
  wire width 32 input 3 \rvfi_pc_rdata
  attribute \src "insn_c_andi.v:7.25-7.39"
  wire width 32 input 4 \rvfi_rs1_rdata
  attribute \src "insn_c_andi.v:8.25-8.39"
  wire width 32 input 5 \rvfi_rs2_rdata
  attribute \src "insn_c_andi.v:4.41-4.51"
  wire input 1 \rvfi_valid
  attribute \src "insn_c_andi.v:22.25-22.38"
  wire width 32 output 14 \spec_mem_addr
  attribute \src "insn_c_andi.v:23.25-23.39"
  wire width 4 output 15 \spec_mem_rmask
  attribute \src "insn_c_andi.v:25.25-25.39"
  wire width 32 output 17 \spec_mem_wdata
  attribute \src "insn_c_andi.v:24.25-24.39"
  wire width 4 output 16 \spec_mem_wmask
  attribute \src "insn_c_andi.v:21.25-21.38"
  wire width 32 output 13 \spec_pc_wdata
  attribute \src "insn_c_andi.v:19.41-19.53"
  wire width 5 output 11 \spec_rd_addr
  attribute \src "insn_c_andi.v:20.25-20.38"
  wire width 32 output 12 \spec_rd_wdata
  attribute \src "insn_c_andi.v:17.41-17.54"
  wire width 5 output 9 \spec_rs1_addr
  attribute \src "insn_c_andi.v:18.41-18.54"
  wire width 5 output 10 \spec_rs2_addr
  attribute \src "insn_c_andi.v:16.41-16.50"
  wire output 8 \spec_trap
  attribute \src "insn_c_andi.v:15.41-15.51"
  wire output 7 \spec_valid
  attribute \src "insn_c_andi.v:49.26-49.43"
  cell $add $add$insn_c_andi.v:49$389
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 32
    connect \A \rvfi_pc_rdata
    connect \B 2'10
    connect \Y \spec_pc_wdata
  end
  attribute \src "insn_c_andi.v:44.26-44.51"
  cell $and $and$insn_c_andi.v:44$378
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \rvfi_rs1_rdata
    connect \B { \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [6:2] }
    connect \Y \spec_rd_wdata
  end
  attribute \src "insn_c_andi.v:45.54-45.76"
  cell $eq $eq$insn_c_andi.v:45$381
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [15:13]
    connect \B 3'100
    connect \Y $eq$insn_c_andi.v:45$381_Y
  end
  attribute \src "insn_c_andi.v:45.80-45.101"
  cell $eq $eq$insn_c_andi.v:45$383
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [11:10]
    connect \B 2'10
    connect \Y $eq$insn_c_andi.v:45$383_Y
  end
  attribute \src "insn_c_andi.v:45.105-45.126"
  cell $eq $eq$insn_c_andi.v:45$385
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [1:0]
    connect \B 1'1
    connect \Y $eq$insn_c_andi.v:45$385_Y
  end
  attribute \src "insn_c_andi.v:45.23-45.50"
  cell $logic_and $logic_and$insn_c_andi.v:45$380
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_valid
    connect \B $logic_not$insn_c_andi.v:45$379_Y
    connect \Y $logic_and$insn_c_andi.v:45$380_Y
  end
  attribute \src "insn_c_andi.v:45.23-45.76"
  cell $logic_and $logic_and$insn_c_andi.v:45$382
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_c_andi.v:45$380_Y
    connect \B $eq$insn_c_andi.v:45$381_Y
    connect \Y $logic_and$insn_c_andi.v:45$382_Y
  end
  attribute \src "insn_c_andi.v:45.23-45.101"
  cell $logic_and $logic_and$insn_c_andi.v:45$384
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_c_andi.v:45$382_Y
    connect \B $eq$insn_c_andi.v:45$383_Y
    connect \Y $logic_and$insn_c_andi.v:45$384_Y
  end
  attribute \src "insn_c_andi.v:45.23-45.126"
  cell $logic_and $logic_and$insn_c_andi.v:45$386
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_c_andi.v:45$384_Y
    connect \B $eq$insn_c_andi.v:45$385_Y
    connect \Y \spec_valid
  end
  attribute \src "insn_c_andi.v:45.37-45.50"
  cell $logic_not $logic_not$insn_c_andi.v:45$379
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 16'0000000000000000 \rvfi_insn [31:16] }
    connect \Y $logic_not$insn_c_andi.v:45$379_Y
  end
  connect \insn_funct2 \rvfi_insn [11:10]
  connect \insn_funct3 \rvfi_insn [15:13]
  connect \insn_imm { \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [6:2] }
  connect \insn_opcode \rvfi_insn [1:0]
  connect \insn_padding \rvfi_insn [31:16]
  connect \insn_rs1_rd \rvfi_insn [9:7]
  connect \misa_ok 1'1
  connect \result \spec_rd_wdata
  connect \spec_mem_addr 0
  connect \spec_mem_rmask 4'0000
  connect \spec_mem_wdata 0
  connect \spec_mem_wmask 4'0000
  connect \spec_rd_addr { 2'01 \rvfi_insn [9:7] }
  connect \spec_rs1_addr { 2'01 \rvfi_insn [9:7] }
  connect \spec_rs2_addr 5'00000
  connect \spec_trap 1'0
end
attribute \src "insn_c_beqz.v:3.1-58.10"
module \rvfi_insn_c_beqz
  attribute \src "insn_c_beqz.v:44.34-44.58"
  wire width 32 $add$insn_c_beqz.v:44$393_Y
  attribute \src "insn_c_beqz.v:44.61-44.78"
  wire width 32 $add$insn_c_beqz.v:44$394_Y
  attribute \src "insn_c_beqz.v:45.54-45.76"
  wire $eq$insn_c_beqz.v:45$398_Y
  attribute \src "insn_c_beqz.v:45.80-45.101"
  wire $eq$insn_c_beqz.v:45$400_Y
  attribute \src "insn_c_beqz.v:45.23-45.50"
  wire $logic_and$insn_c_beqz.v:45$397_Y
  attribute \src "insn_c_beqz.v:45.23-45.76"
  wire $logic_and$insn_c_beqz.v:45$399_Y
  attribute \src "insn_c_beqz.v:45.37-45.50"
  wire $logic_not$insn_c_beqz.v:45$396_Y
  attribute \src "insn_c_beqz.v:43.8-43.12"
  wire \cond
  attribute \src "insn_c_beqz.v:31.14-31.25"
  wire width 3 \insn_funct3
  attribute \src "insn_c_beqz.v:30.17-30.25"
  wire width 32 \insn_imm
  attribute \src "insn_c_beqz.v:33.14-33.25"
  wire width 2 \insn_opcode
  wire width 16 \insn_padding
  wire width 3 \insn_rs1
  attribute \src "insn_c_beqz.v:39.8-39.15"
  wire \misa_ok
  attribute \src "insn_c_beqz.v:44.17-44.24"
  wire width 32 \next_pc
  attribute \src "insn_c_beqz.v:5.25-5.34"
  wire width 32 input 2 \rvfi_insn
  attribute \src "insn_c_beqz.v:9.25-9.39"
  wire width 32 input 6 \rvfi_mem_rdata
  attribute \src "insn_c_beqz.v:6.25-6.38"
  wire width 32 input 3 \rvfi_pc_rdata
  attribute \src "insn_c_beqz.v:7.25-7.39"
  wire width 32 input 4 \rvfi_rs1_rdata
  attribute \src "insn_c_beqz.v:8.25-8.39"
  wire width 32 input 5 \rvfi_rs2_rdata
  attribute \src "insn_c_beqz.v:4.41-4.51"
  wire input 1 \rvfi_valid
  attribute \src "insn_c_beqz.v:22.25-22.38"
  wire width 32 output 14 \spec_mem_addr
  attribute \src "insn_c_beqz.v:23.25-23.39"
  wire width 4 output 15 \spec_mem_rmask
  attribute \src "insn_c_beqz.v:25.25-25.39"
  wire width 32 output 17 \spec_mem_wdata
  attribute \src "insn_c_beqz.v:24.25-24.39"
  wire width 4 output 16 \spec_mem_wmask
  attribute \src "insn_c_beqz.v:21.25-21.38"
  wire width 32 output 13 \spec_pc_wdata
  attribute \src "insn_c_beqz.v:19.41-19.53"
  wire width 5 output 11 \spec_rd_addr
  attribute \src "insn_c_beqz.v:20.25-20.38"
  wire width 32 output 12 \spec_rd_wdata
  attribute \src "insn_c_beqz.v:17.41-17.54"
  wire width 5 output 9 \spec_rs1_addr
  attribute \src "insn_c_beqz.v:18.41-18.54"
  wire width 5 output 10 \spec_rs2_addr
  attribute \src "insn_c_beqz.v:16.41-16.50"
  wire output 8 \spec_trap
  attribute \src "insn_c_beqz.v:15.41-15.51"
  wire output 7 \spec_valid
  attribute \src "insn_c_beqz.v:44.34-44.58"
  cell $add $add$insn_c_beqz.v:44$393
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \rvfi_pc_rdata
    connect \B { \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [6:5] \rvfi_insn [2] \rvfi_insn [11:10] \rvfi_insn [4:3] 1'0 }
    connect \Y $add$insn_c_beqz.v:44$393_Y
  end
  attribute \src "insn_c_beqz.v:44.61-44.78"
  cell $add $add$insn_c_beqz.v:44$394
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 32
    connect \A \rvfi_pc_rdata
    connect \B 2'10
    connect \Y $add$insn_c_beqz.v:44$394_Y
  end
  attribute \src "insn_c_beqz.v:43.15-43.34"
  cell $logic_not $eq$insn_c_beqz.v:43$392
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \rvfi_rs1_rdata
    connect \Y \cond
  end
  attribute \src "insn_c_beqz.v:45.54-45.76"
  cell $eq $eq$insn_c_beqz.v:45$398
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [15:13]
    connect \B 3'110
    connect \Y $eq$insn_c_beqz.v:45$398_Y
  end
  attribute \src "insn_c_beqz.v:45.80-45.101"
  cell $eq $eq$insn_c_beqz.v:45$400
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [1:0]
    connect \B 1'1
    connect \Y $eq$insn_c_beqz.v:45$400_Y
  end
  attribute \src "insn_c_beqz.v:45.23-45.50"
  cell $logic_and $logic_and$insn_c_beqz.v:45$397
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_valid
    connect \B $logic_not$insn_c_beqz.v:45$396_Y
    connect \Y $logic_and$insn_c_beqz.v:45$397_Y
  end
  attribute \src "insn_c_beqz.v:45.23-45.76"
  cell $logic_and $logic_and$insn_c_beqz.v:45$399
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_c_beqz.v:45$397_Y
    connect \B $eq$insn_c_beqz.v:45$398_Y
    connect \Y $logic_and$insn_c_beqz.v:45$399_Y
  end
  attribute \src "insn_c_beqz.v:45.23-45.101"
  cell $logic_and $logic_and$insn_c_beqz.v:45$401
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_c_beqz.v:45$399_Y
    connect \B $eq$insn_c_beqz.v:45$400_Y
    connect \Y \spec_valid
  end
  attribute \src "insn_c_beqz.v:45.37-45.50"
  cell $logic_not $logic_not$insn_c_beqz.v:45$396
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 16'0000000000000000 \rvfi_insn [31:16] }
    connect \Y $logic_not$insn_c_beqz.v:45$396_Y
  end
  attribute \src "insn_c_beqz.v:44.27-44.78"
  cell $mux $ternary$insn_c_beqz.v:44$395
    parameter \WIDTH 32
    connect \A $add$insn_c_beqz.v:44$394_Y
    connect \B $add$insn_c_beqz.v:44$393_Y
    connect \S \cond
    connect \Y \spec_pc_wdata
  end
  connect \insn_funct3 \rvfi_insn [15:13]
  connect \insn_imm { \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [6:5] \rvfi_insn [2] \rvfi_insn [11:10] \rvfi_insn [4:3] 1'0 }
  connect \insn_opcode \rvfi_insn [1:0]
  connect \insn_padding \rvfi_insn [31:16]
  connect \insn_rs1 \rvfi_insn [9:7]
  connect \misa_ok 1'1
  connect \next_pc \spec_pc_wdata
  connect \spec_mem_addr 0
  connect \spec_mem_rmask 4'0000
  connect \spec_mem_wdata 0
  connect \spec_mem_wmask 4'0000
  connect \spec_rd_addr 5'00000
  connect \spec_rd_wdata 0
  connect \spec_rs1_addr { 2'01 \rvfi_insn [9:7] }
  connect \spec_rs2_addr 5'00000
  connect \spec_trap \spec_pc_wdata [0]
end
attribute \src "insn_c_bnez.v:3.1-58.10"
module \rvfi_insn_c_bnez
  attribute \src "insn_c_bnez.v:44.34-44.58"
  wire width 32 $add$insn_c_bnez.v:44$407_Y
  attribute \src "insn_c_bnez.v:44.61-44.78"
  wire width 32 $add$insn_c_bnez.v:44$408_Y
  attribute \src "insn_c_bnez.v:45.54-45.76"
  wire $eq$insn_c_bnez.v:45$412_Y
  attribute \src "insn_c_bnez.v:45.80-45.101"
  wire $eq$insn_c_bnez.v:45$414_Y
  attribute \src "insn_c_bnez.v:45.23-45.50"
  wire $logic_and$insn_c_bnez.v:45$411_Y
  attribute \src "insn_c_bnez.v:45.23-45.76"
  wire $logic_and$insn_c_bnez.v:45$413_Y
  attribute \src "insn_c_bnez.v:45.37-45.50"
  wire $logic_not$insn_c_bnez.v:45$410_Y
  attribute \src "insn_c_bnez.v:43.8-43.12"
  wire \cond
  attribute \src "insn_c_bnez.v:31.14-31.25"
  wire width 3 \insn_funct3
  attribute \src "insn_c_bnez.v:30.17-30.25"
  wire width 32 \insn_imm
  attribute \src "insn_c_bnez.v:33.14-33.25"
  wire width 2 \insn_opcode
  wire width 16 \insn_padding
  wire width 3 \insn_rs1
  attribute \src "insn_c_bnez.v:39.8-39.15"
  wire \misa_ok
  attribute \src "insn_c_bnez.v:44.17-44.24"
  wire width 32 \next_pc
  attribute \src "insn_c_bnez.v:5.25-5.34"
  wire width 32 input 2 \rvfi_insn
  attribute \src "insn_c_bnez.v:9.25-9.39"
  wire width 32 input 6 \rvfi_mem_rdata
  attribute \src "insn_c_bnez.v:6.25-6.38"
  wire width 32 input 3 \rvfi_pc_rdata
  attribute \src "insn_c_bnez.v:7.25-7.39"
  wire width 32 input 4 \rvfi_rs1_rdata
  attribute \src "insn_c_bnez.v:8.25-8.39"
  wire width 32 input 5 \rvfi_rs2_rdata
  attribute \src "insn_c_bnez.v:4.41-4.51"
  wire input 1 \rvfi_valid
  attribute \src "insn_c_bnez.v:22.25-22.38"
  wire width 32 output 14 \spec_mem_addr
  attribute \src "insn_c_bnez.v:23.25-23.39"
  wire width 4 output 15 \spec_mem_rmask
  attribute \src "insn_c_bnez.v:25.25-25.39"
  wire width 32 output 17 \spec_mem_wdata
  attribute \src "insn_c_bnez.v:24.25-24.39"
  wire width 4 output 16 \spec_mem_wmask
  attribute \src "insn_c_bnez.v:21.25-21.38"
  wire width 32 output 13 \spec_pc_wdata
  attribute \src "insn_c_bnez.v:19.41-19.53"
  wire width 5 output 11 \spec_rd_addr
  attribute \src "insn_c_bnez.v:20.25-20.38"
  wire width 32 output 12 \spec_rd_wdata
  attribute \src "insn_c_bnez.v:17.41-17.54"
  wire width 5 output 9 \spec_rs1_addr
  attribute \src "insn_c_bnez.v:18.41-18.54"
  wire width 5 output 10 \spec_rs2_addr
  attribute \src "insn_c_bnez.v:16.41-16.50"
  wire output 8 \spec_trap
  attribute \src "insn_c_bnez.v:15.41-15.51"
  wire output 7 \spec_valid
  attribute \src "insn_c_bnez.v:44.34-44.58"
  cell $add $add$insn_c_bnez.v:44$407
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \rvfi_pc_rdata
    connect \B { \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [6:5] \rvfi_insn [2] \rvfi_insn [11:10] \rvfi_insn [4:3] 1'0 }
    connect \Y $add$insn_c_bnez.v:44$407_Y
  end
  attribute \src "insn_c_bnez.v:44.61-44.78"
  cell $add $add$insn_c_bnez.v:44$408
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 32
    connect \A \rvfi_pc_rdata
    connect \B 2'10
    connect \Y $add$insn_c_bnez.v:44$408_Y
  end
  attribute \src "insn_c_bnez.v:45.54-45.76"
  cell $eq $eq$insn_c_bnez.v:45$412
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [15:13]
    connect \B 3'111
    connect \Y $eq$insn_c_bnez.v:45$412_Y
  end
  attribute \src "insn_c_bnez.v:45.80-45.101"
  cell $eq $eq$insn_c_bnez.v:45$414
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [1:0]
    connect \B 1'1
    connect \Y $eq$insn_c_bnez.v:45$414_Y
  end
  attribute \src "insn_c_bnez.v:45.23-45.50"
  cell $logic_and $logic_and$insn_c_bnez.v:45$411
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_valid
    connect \B $logic_not$insn_c_bnez.v:45$410_Y
    connect \Y $logic_and$insn_c_bnez.v:45$411_Y
  end
  attribute \src "insn_c_bnez.v:45.23-45.76"
  cell $logic_and $logic_and$insn_c_bnez.v:45$413
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_c_bnez.v:45$411_Y
    connect \B $eq$insn_c_bnez.v:45$412_Y
    connect \Y $logic_and$insn_c_bnez.v:45$413_Y
  end
  attribute \src "insn_c_bnez.v:45.23-45.101"
  cell $logic_and $logic_and$insn_c_bnez.v:45$415
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_c_bnez.v:45$413_Y
    connect \B $eq$insn_c_bnez.v:45$414_Y
    connect \Y \spec_valid
  end
  attribute \src "insn_c_bnez.v:45.37-45.50"
  cell $logic_not $logic_not$insn_c_bnez.v:45$410
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 16'0000000000000000 \rvfi_insn [31:16] }
    connect \Y $logic_not$insn_c_bnez.v:45$410_Y
  end
  attribute \src "insn_c_bnez.v:43.15-43.34"
  cell $reduce_bool $ne$insn_c_bnez.v:43$406
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \rvfi_rs1_rdata
    connect \Y \cond
  end
  attribute \src "insn_c_bnez.v:44.27-44.78"
  cell $mux $ternary$insn_c_bnez.v:44$409
    parameter \WIDTH 32
    connect \A $add$insn_c_bnez.v:44$408_Y
    connect \B $add$insn_c_bnez.v:44$407_Y
    connect \S \cond
    connect \Y \spec_pc_wdata
  end
  connect \insn_funct3 \rvfi_insn [15:13]
  connect \insn_imm { \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [6:5] \rvfi_insn [2] \rvfi_insn [11:10] \rvfi_insn [4:3] 1'0 }
  connect \insn_opcode \rvfi_insn [1:0]
  connect \insn_padding \rvfi_insn [31:16]
  connect \insn_rs1 \rvfi_insn [9:7]
  connect \misa_ok 1'1
  connect \next_pc \spec_pc_wdata
  connect \spec_mem_addr 0
  connect \spec_mem_rmask 4'0000
  connect \spec_mem_wdata 0
  connect \spec_mem_wmask 4'0000
  connect \spec_rd_addr 5'00000
  connect \spec_rd_wdata 0
  connect \spec_rs1_addr { 2'01 \rvfi_insn [9:7] }
  connect \spec_rs2_addr 5'00000
  connect \spec_trap \spec_pc_wdata [0]
end
attribute \src "insn_c_j.v:3.1-57.10"
module \rvfi_insn_c_j
  attribute \src "insn_c_j.v:44.54-44.76"
  wire $eq$insn_c_j.v:44$423_Y
  attribute \src "insn_c_j.v:44.80-44.101"
  wire $eq$insn_c_j.v:44$425_Y
  attribute \src "insn_c_j.v:44.23-44.50"
  wire $logic_and$insn_c_j.v:44$422_Y
  attribute \src "insn_c_j.v:44.23-44.76"
  wire $logic_and$insn_c_j.v:44$424_Y
  attribute \src "insn_c_j.v:44.37-44.50"
  wire $logic_not$insn_c_j.v:44$421_Y
  attribute \src "insn_c_j.v:32.14-32.25"
  wire width 3 \insn_funct3
  attribute \src "insn_c_j.v:30.17-30.25"
  wire width 32 \insn_imm
  attribute \src "insn_c_j.v:33.14-33.25"
  wire width 2 \insn_opcode
  wire width 16 \insn_padding
  attribute \src "insn_c_j.v:39.8-39.15"
  wire \misa_ok
  attribute \src "insn_c_j.v:43.17-43.24"
  wire width 32 \next_pc
  attribute \src "insn_c_j.v:5.25-5.34"
  wire width 32 input 2 \rvfi_insn
  attribute \src "insn_c_j.v:9.25-9.39"
  wire width 32 input 6 \rvfi_mem_rdata
  attribute \src "insn_c_j.v:6.25-6.38"
  wire width 32 input 3 \rvfi_pc_rdata
  attribute \src "insn_c_j.v:7.25-7.39"
  wire width 32 input 4 \rvfi_rs1_rdata
  attribute \src "insn_c_j.v:8.25-8.39"
  wire width 32 input 5 \rvfi_rs2_rdata
  attribute \src "insn_c_j.v:4.41-4.51"
  wire input 1 \rvfi_valid
  attribute \src "insn_c_j.v:22.25-22.38"
  wire width 32 output 14 \spec_mem_addr
  attribute \src "insn_c_j.v:23.25-23.39"
  wire width 4 output 15 \spec_mem_rmask
  attribute \src "insn_c_j.v:25.25-25.39"
  wire width 32 output 17 \spec_mem_wdata
  attribute \src "insn_c_j.v:24.25-24.39"
  wire width 4 output 16 \spec_mem_wmask
  attribute \src "insn_c_j.v:21.25-21.38"
  wire width 32 output 13 \spec_pc_wdata
  attribute \src "insn_c_j.v:19.41-19.53"
  wire width 5 output 11 \spec_rd_addr
  attribute \src "insn_c_j.v:20.25-20.38"
  wire width 32 output 12 \spec_rd_wdata
  attribute \src "insn_c_j.v:17.41-17.54"
  wire width 5 output 9 \spec_rs1_addr
  attribute \src "insn_c_j.v:18.41-18.54"
  wire width 5 output 10 \spec_rs2_addr
  attribute \src "insn_c_j.v:16.41-16.50"
  wire output 8 \spec_trap
  attribute \src "insn_c_j.v:15.41-15.51"
  wire output 7 \spec_valid
  attribute \src "insn_c_j.v:43.27-43.51"
  cell $add $add$insn_c_j.v:43$420
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \rvfi_pc_rdata
    connect \B { \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [8] \rvfi_insn [10:9] \rvfi_insn [6] \rvfi_insn [7] \rvfi_insn [2] \rvfi_insn [11] \rvfi_insn [5:3] 1'0 }
    connect \Y \spec_pc_wdata
  end
  attribute \src "insn_c_j.v:44.54-44.76"
  cell $eq $eq$insn_c_j.v:44$423
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [15:13]
    connect \B 3'101
    connect \Y $eq$insn_c_j.v:44$423_Y
  end
  attribute \src "insn_c_j.v:44.80-44.101"
  cell $eq $eq$insn_c_j.v:44$425
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [1:0]
    connect \B 1'1
    connect \Y $eq$insn_c_j.v:44$425_Y
  end
  attribute \src "insn_c_j.v:44.23-44.50"
  cell $logic_and $logic_and$insn_c_j.v:44$422
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_valid
    connect \B $logic_not$insn_c_j.v:44$421_Y
    connect \Y $logic_and$insn_c_j.v:44$422_Y
  end
  attribute \src "insn_c_j.v:44.23-44.76"
  cell $logic_and $logic_and$insn_c_j.v:44$424
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_c_j.v:44$422_Y
    connect \B $eq$insn_c_j.v:44$423_Y
    connect \Y $logic_and$insn_c_j.v:44$424_Y
  end
  attribute \src "insn_c_j.v:44.23-44.101"
  cell $logic_and $logic_and$insn_c_j.v:44$426
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_c_j.v:44$424_Y
    connect \B $eq$insn_c_j.v:44$425_Y
    connect \Y \spec_valid
  end
  attribute \src "insn_c_j.v:44.37-44.50"
  cell $logic_not $logic_not$insn_c_j.v:44$421
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 16'0000000000000000 \rvfi_insn [31:16] }
    connect \Y $logic_not$insn_c_j.v:44$421_Y
  end
  connect \insn_funct3 \rvfi_insn [15:13]
  connect \insn_imm { \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [8] \rvfi_insn [10:9] \rvfi_insn [6] \rvfi_insn [7] \rvfi_insn [2] \rvfi_insn [11] \rvfi_insn [5:3] 1'0 }
  connect \insn_opcode \rvfi_insn [1:0]
  connect \insn_padding \rvfi_insn [31:16]
  connect \misa_ok 1'1
  connect \next_pc \spec_pc_wdata
  connect \spec_mem_addr 0
  connect \spec_mem_rmask 4'0000
  connect \spec_mem_wdata 0
  connect \spec_mem_wmask 4'0000
  connect \spec_rd_addr 5'00000
  connect \spec_rd_wdata 0
  connect \spec_rs1_addr 5'00000
  connect \spec_rs2_addr 5'00000
  connect \spec_trap 1'0
end
attribute \src "insn_c_jal.v:3.1-57.10"
module \rvfi_insn_c_jal
  attribute \src "insn_c_jal.v:44.54-44.76"
  wire $eq$insn_c_jal.v:44$432_Y
  attribute \src "insn_c_jal.v:44.80-44.101"
  wire $eq$insn_c_jal.v:44$434_Y
  attribute \src "insn_c_jal.v:44.23-44.50"
  wire $logic_and$insn_c_jal.v:44$431_Y
  attribute \src "insn_c_jal.v:44.23-44.76"
  wire $logic_and$insn_c_jal.v:44$433_Y
  attribute \src "insn_c_jal.v:44.37-44.50"
  wire $logic_not$insn_c_jal.v:44$430_Y
  attribute \src "insn_c_jal.v:32.14-32.25"
  wire width 3 \insn_funct3
  attribute \src "insn_c_jal.v:30.17-30.25"
  wire width 32 \insn_imm
  attribute \src "insn_c_jal.v:33.14-33.25"
  wire width 2 \insn_opcode
  wire width 16 \insn_padding
  attribute \src "insn_c_jal.v:39.8-39.15"
  wire \misa_ok
  attribute \src "insn_c_jal.v:43.17-43.24"
  wire width 32 \next_pc
  attribute \src "insn_c_jal.v:5.25-5.34"
  wire width 32 input 2 \rvfi_insn
  attribute \src "insn_c_jal.v:9.25-9.39"
  wire width 32 input 6 \rvfi_mem_rdata
  attribute \src "insn_c_jal.v:6.25-6.38"
  wire width 32 input 3 \rvfi_pc_rdata
  attribute \src "insn_c_jal.v:7.25-7.39"
  wire width 32 input 4 \rvfi_rs1_rdata
  attribute \src "insn_c_jal.v:8.25-8.39"
  wire width 32 input 5 \rvfi_rs2_rdata
  attribute \src "insn_c_jal.v:4.41-4.51"
  wire input 1 \rvfi_valid
  attribute \src "insn_c_jal.v:22.25-22.38"
  wire width 32 output 14 \spec_mem_addr
  attribute \src "insn_c_jal.v:23.25-23.39"
  wire width 4 output 15 \spec_mem_rmask
  attribute \src "insn_c_jal.v:25.25-25.39"
  wire width 32 output 17 \spec_mem_wdata
  attribute \src "insn_c_jal.v:24.25-24.39"
  wire width 4 output 16 \spec_mem_wmask
  attribute \src "insn_c_jal.v:21.25-21.38"
  wire width 32 output 13 \spec_pc_wdata
  attribute \src "insn_c_jal.v:19.41-19.53"
  wire width 5 output 11 \spec_rd_addr
  attribute \src "insn_c_jal.v:20.25-20.38"
  wire width 32 output 12 \spec_rd_wdata
  attribute \src "insn_c_jal.v:17.41-17.54"
  wire width 5 output 9 \spec_rs1_addr
  attribute \src "insn_c_jal.v:18.41-18.54"
  wire width 5 output 10 \spec_rs2_addr
  attribute \src "insn_c_jal.v:16.41-16.50"
  wire output 8 \spec_trap
  attribute \src "insn_c_jal.v:15.41-15.51"
  wire output 7 \spec_valid
  attribute \src "insn_c_jal.v:43.27-43.51"
  cell $add $add$insn_c_jal.v:43$429
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \rvfi_pc_rdata
    connect \B { \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [8] \rvfi_insn [10:9] \rvfi_insn [6] \rvfi_insn [7] \rvfi_insn [2] \rvfi_insn [11] \rvfi_insn [5:3] 1'0 }
    connect \Y \spec_pc_wdata
  end
  attribute \src "insn_c_jal.v:46.26-46.43"
  cell $add $add$insn_c_jal.v:46$436
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 32
    connect \A \rvfi_pc_rdata
    connect \B 2'10
    connect \Y \spec_rd_wdata
  end
  attribute \src "insn_c_jal.v:44.54-44.76"
  cell $eq $eq$insn_c_jal.v:44$432
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [15:13]
    connect \B 1'1
    connect \Y $eq$insn_c_jal.v:44$432_Y
  end
  attribute \src "insn_c_jal.v:44.80-44.101"
  cell $eq $eq$insn_c_jal.v:44$434
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [1:0]
    connect \B 1'1
    connect \Y $eq$insn_c_jal.v:44$434_Y
  end
  attribute \src "insn_c_jal.v:44.23-44.50"
  cell $logic_and $logic_and$insn_c_jal.v:44$431
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_valid
    connect \B $logic_not$insn_c_jal.v:44$430_Y
    connect \Y $logic_and$insn_c_jal.v:44$431_Y
  end
  attribute \src "insn_c_jal.v:44.23-44.76"
  cell $logic_and $logic_and$insn_c_jal.v:44$433
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_c_jal.v:44$431_Y
    connect \B $eq$insn_c_jal.v:44$432_Y
    connect \Y $logic_and$insn_c_jal.v:44$433_Y
  end
  attribute \src "insn_c_jal.v:44.23-44.101"
  cell $logic_and $logic_and$insn_c_jal.v:44$435
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_c_jal.v:44$433_Y
    connect \B $eq$insn_c_jal.v:44$434_Y
    connect \Y \spec_valid
  end
  attribute \src "insn_c_jal.v:44.37-44.50"
  cell $logic_not $logic_not$insn_c_jal.v:44$430
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 16'0000000000000000 \rvfi_insn [31:16] }
    connect \Y $logic_not$insn_c_jal.v:44$430_Y
  end
  connect \insn_funct3 \rvfi_insn [15:13]
  connect \insn_imm { \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [8] \rvfi_insn [10:9] \rvfi_insn [6] \rvfi_insn [7] \rvfi_insn [2] \rvfi_insn [11] \rvfi_insn [5:3] 1'0 }
  connect \insn_opcode \rvfi_insn [1:0]
  connect \insn_padding \rvfi_insn [31:16]
  connect \misa_ok 1'1
  connect \next_pc \spec_pc_wdata
  connect \spec_mem_addr 0
  connect \spec_mem_rmask 4'0000
  connect \spec_mem_wdata 0
  connect \spec_mem_wmask 4'0000
  connect \spec_rd_addr 5'00001
  connect \spec_rs1_addr 5'00000
  connect \spec_rs2_addr 5'00000
  connect \spec_trap 1'0
end
attribute \src "insn_c_jalr.v:3.1-57.10"
module \rvfi_insn_c_jalr
  attribute \src "insn_c_jalr.v:44.54-44.77"
  wire $eq$insn_c_jalr.v:44$442_Y
  attribute \src "insn_c_jalr.v:44.109-44.130"
  wire $eq$insn_c_jalr.v:44$447_Y
  attribute \src "insn_c_jalr.v:44.23-44.50"
  wire $logic_and$insn_c_jalr.v:44$441_Y
  attribute \src "insn_c_jalr.v:44.23-44.77"
  wire $logic_and$insn_c_jalr.v:44$443_Y
  attribute \src "insn_c_jalr.v:44.23-44.92"
  wire $logic_and$insn_c_jalr.v:44$444_Y
  attribute \src "insn_c_jalr.v:44.23-44.105"
  wire $logic_and$insn_c_jalr.v:44$446_Y
  attribute \src "insn_c_jalr.v:44.37-44.50"
  wire $logic_not$insn_c_jalr.v:44$440_Y
  attribute \src "insn_c_jalr.v:44.96-44.105"
  wire $logic_not$insn_c_jalr.v:44$445_Y
  attribute \src "insn_c_jalr.v:30.14-30.25"
  wire width 4 \insn_funct4
  attribute \src "insn_c_jalr.v:33.14-33.25"
  wire width 2 \insn_opcode
  wire width 16 \insn_padding
  attribute \src "insn_c_jalr.v:31.14-31.25"
  wire width 5 \insn_rs1_rd
  attribute \src "insn_c_jalr.v:32.14-32.22"
  wire width 5 \insn_rs2
  attribute \src "insn_c_jalr.v:39.8-39.15"
  wire \misa_ok
  attribute \src "insn_c_jalr.v:43.17-43.24"
  wire width 32 \next_pc
  attribute \src "insn_c_jalr.v:5.25-5.34"
  wire width 32 input 2 \rvfi_insn
  attribute \src "insn_c_jalr.v:9.25-9.39"
  wire width 32 input 6 \rvfi_mem_rdata
  attribute \src "insn_c_jalr.v:6.25-6.38"
  wire width 32 input 3 \rvfi_pc_rdata
  attribute \src "insn_c_jalr.v:7.25-7.39"
  wire width 32 input 4 \rvfi_rs1_rdata
  attribute \src "insn_c_jalr.v:8.25-8.39"
  wire width 32 input 5 \rvfi_rs2_rdata
  attribute \src "insn_c_jalr.v:4.41-4.51"
  wire input 1 \rvfi_valid
  attribute \src "insn_c_jalr.v:22.25-22.38"
  wire width 32 output 14 \spec_mem_addr
  attribute \src "insn_c_jalr.v:23.25-23.39"
  wire width 4 output 15 \spec_mem_rmask
  attribute \src "insn_c_jalr.v:25.25-25.39"
  wire width 32 output 17 \spec_mem_wdata
  attribute \src "insn_c_jalr.v:24.25-24.39"
  wire width 4 output 16 \spec_mem_wmask
  attribute \src "insn_c_jalr.v:21.25-21.38"
  wire width 32 output 13 \spec_pc_wdata
  attribute \src "insn_c_jalr.v:19.41-19.53"
  wire width 5 output 11 \spec_rd_addr
  attribute \src "insn_c_jalr.v:20.25-20.38"
  wire width 32 output 12 \spec_rd_wdata
  attribute \src "insn_c_jalr.v:17.41-17.54"
  wire width 5 output 9 \spec_rs1_addr
  attribute \src "insn_c_jalr.v:18.41-18.54"
  wire width 5 output 10 \spec_rs2_addr
  attribute \src "insn_c_jalr.v:16.41-16.50"
  wire output 8 \spec_trap
  attribute \src "insn_c_jalr.v:15.41-15.51"
  wire output 7 \spec_valid
  attribute \src "insn_c_jalr.v:47.26-47.43"
  cell $add $add$insn_c_jalr.v:47$449
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 32
    connect \A \rvfi_pc_rdata
    connect \B 2'10
    connect \Y \spec_rd_wdata
  end
  attribute \src "insn_c_jalr.v:43.27-43.46"
  cell $and $and$insn_c_jalr.v:43$439
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \rvfi_rs1_rdata
    connect \B 32'11111111111111111111111111111110
    connect \Y \spec_pc_wdata
  end
  attribute \src "insn_c_jalr.v:44.54-44.77"
  cell $eq $eq$insn_c_jalr.v:44$442
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [15:12]
    connect \B 4'1001
    connect \Y $eq$insn_c_jalr.v:44$442_Y
  end
  attribute \src "insn_c_jalr.v:44.109-44.130"
  cell $eq $eq$insn_c_jalr.v:44$447
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [1:0]
    connect \B 2'10
    connect \Y $eq$insn_c_jalr.v:44$447_Y
  end
  attribute \src "insn_c_jalr.v:44.23-44.50"
  cell $logic_and $logic_and$insn_c_jalr.v:44$441
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_valid
    connect \B $logic_not$insn_c_jalr.v:44$440_Y
    connect \Y $logic_and$insn_c_jalr.v:44$441_Y
  end
  attribute \src "insn_c_jalr.v:44.23-44.77"
  cell $logic_and $logic_and$insn_c_jalr.v:44$443
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_c_jalr.v:44$441_Y
    connect \B $eq$insn_c_jalr.v:44$442_Y
    connect \Y $logic_and$insn_c_jalr.v:44$443_Y
  end
  attribute \src "insn_c_jalr.v:44.23-44.92"
  cell $logic_and $logic_and$insn_c_jalr.v:44$444
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_c_jalr.v:44$443_Y
    connect \B \rvfi_insn [11:7]
    connect \Y $logic_and$insn_c_jalr.v:44$444_Y
  end
  attribute \src "insn_c_jalr.v:44.23-44.105"
  cell $logic_and $logic_and$insn_c_jalr.v:44$446
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_c_jalr.v:44$444_Y
    connect \B $logic_not$insn_c_jalr.v:44$445_Y
    connect \Y $logic_and$insn_c_jalr.v:44$446_Y
  end
  attribute \src "insn_c_jalr.v:44.23-44.130"
  cell $logic_and $logic_and$insn_c_jalr.v:44$448
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_c_jalr.v:44$446_Y
    connect \B $eq$insn_c_jalr.v:44$447_Y
    connect \Y \spec_valid
  end
  attribute \src "insn_c_jalr.v:44.37-44.50"
  cell $logic_not $logic_not$insn_c_jalr.v:44$440
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 16'0000000000000000 \rvfi_insn [31:16] }
    connect \Y $logic_not$insn_c_jalr.v:44$440_Y
  end
  attribute \src "insn_c_jalr.v:44.96-44.105"
  cell $logic_not $logic_not$insn_c_jalr.v:44$445
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [6:2]
    connect \Y $logic_not$insn_c_jalr.v:44$445_Y
  end
  connect \insn_funct4 \rvfi_insn [15:12]
  connect \insn_opcode \rvfi_insn [1:0]
  connect \insn_padding \rvfi_insn [31:16]
  connect \insn_rs1_rd \rvfi_insn [11:7]
  connect \insn_rs2 \rvfi_insn [6:2]
  connect \misa_ok 1'1
  connect \next_pc \spec_pc_wdata
  connect \spec_mem_addr 0
  connect \spec_mem_rmask 4'0000
  connect \spec_mem_wdata 0
  connect \spec_mem_wmask 4'0000
  connect \spec_rd_addr 5'00001
  connect \spec_rs1_addr \rvfi_insn [11:7]
  connect \spec_rs2_addr 5'00000
  connect \spec_trap \spec_pc_wdata [0]
end
attribute \src "insn_c_jr.v:3.1-57.10"
module \rvfi_insn_c_jr
  attribute \src "insn_c_jr.v:44.54-44.77"
  wire $eq$insn_c_jr.v:44$457_Y
  attribute \src "insn_c_jr.v:44.109-44.130"
  wire $eq$insn_c_jr.v:44$462_Y
  attribute \src "insn_c_jr.v:44.23-44.50"
  wire $logic_and$insn_c_jr.v:44$456_Y
  attribute \src "insn_c_jr.v:44.23-44.77"
  wire $logic_and$insn_c_jr.v:44$458_Y
  attribute \src "insn_c_jr.v:44.23-44.92"
  wire $logic_and$insn_c_jr.v:44$459_Y
  attribute \src "insn_c_jr.v:44.23-44.105"
  wire $logic_and$insn_c_jr.v:44$461_Y
  attribute \src "insn_c_jr.v:44.37-44.50"
  wire $logic_not$insn_c_jr.v:44$455_Y
  attribute \src "insn_c_jr.v:44.96-44.105"
  wire $logic_not$insn_c_jr.v:44$460_Y
  attribute \src "insn_c_jr.v:30.14-30.25"
  wire width 4 \insn_funct4
  attribute \src "insn_c_jr.v:33.14-33.25"
  wire width 2 \insn_opcode
  wire width 16 \insn_padding
  attribute \src "insn_c_jr.v:31.14-31.25"
  wire width 5 \insn_rs1_rd
  attribute \src "insn_c_jr.v:32.14-32.22"
  wire width 5 \insn_rs2
  attribute \src "insn_c_jr.v:39.8-39.15"
  wire \misa_ok
  attribute \src "insn_c_jr.v:43.17-43.24"
  wire width 32 \next_pc
  attribute \src "insn_c_jr.v:5.25-5.34"
  wire width 32 input 2 \rvfi_insn
  attribute \src "insn_c_jr.v:9.25-9.39"
  wire width 32 input 6 \rvfi_mem_rdata
  attribute \src "insn_c_jr.v:6.25-6.38"
  wire width 32 input 3 \rvfi_pc_rdata
  attribute \src "insn_c_jr.v:7.25-7.39"
  wire width 32 input 4 \rvfi_rs1_rdata
  attribute \src "insn_c_jr.v:8.25-8.39"
  wire width 32 input 5 \rvfi_rs2_rdata
  attribute \src "insn_c_jr.v:4.41-4.51"
  wire input 1 \rvfi_valid
  attribute \src "insn_c_jr.v:22.25-22.38"
  wire width 32 output 14 \spec_mem_addr
  attribute \src "insn_c_jr.v:23.25-23.39"
  wire width 4 output 15 \spec_mem_rmask
  attribute \src "insn_c_jr.v:25.25-25.39"
  wire width 32 output 17 \spec_mem_wdata
  attribute \src "insn_c_jr.v:24.25-24.39"
  wire width 4 output 16 \spec_mem_wmask
  attribute \src "insn_c_jr.v:21.25-21.38"
  wire width 32 output 13 \spec_pc_wdata
  attribute \src "insn_c_jr.v:19.41-19.53"
  wire width 5 output 11 \spec_rd_addr
  attribute \src "insn_c_jr.v:20.25-20.38"
  wire width 32 output 12 \spec_rd_wdata
  attribute \src "insn_c_jr.v:17.41-17.54"
  wire width 5 output 9 \spec_rs1_addr
  attribute \src "insn_c_jr.v:18.41-18.54"
  wire width 5 output 10 \spec_rs2_addr
  attribute \src "insn_c_jr.v:16.41-16.50"
  wire output 8 \spec_trap
  attribute \src "insn_c_jr.v:15.41-15.51"
  wire output 7 \spec_valid
  attribute \src "insn_c_jr.v:43.27-43.46"
  cell $and $and$insn_c_jr.v:43$454
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \rvfi_rs1_rdata
    connect \B 32'11111111111111111111111111111110
    connect \Y \spec_pc_wdata
  end
  attribute \src "insn_c_jr.v:44.54-44.77"
  cell $eq $eq$insn_c_jr.v:44$457
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [15:12]
    connect \B 4'1000
    connect \Y $eq$insn_c_jr.v:44$457_Y
  end
  attribute \src "insn_c_jr.v:44.109-44.130"
  cell $eq $eq$insn_c_jr.v:44$462
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [1:0]
    connect \B 2'10
    connect \Y $eq$insn_c_jr.v:44$462_Y
  end
  attribute \src "insn_c_jr.v:44.23-44.50"
  cell $logic_and $logic_and$insn_c_jr.v:44$456
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_valid
    connect \B $logic_not$insn_c_jr.v:44$455_Y
    connect \Y $logic_and$insn_c_jr.v:44$456_Y
  end
  attribute \src "insn_c_jr.v:44.23-44.77"
  cell $logic_and $logic_and$insn_c_jr.v:44$458
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_c_jr.v:44$456_Y
    connect \B $eq$insn_c_jr.v:44$457_Y
    connect \Y $logic_and$insn_c_jr.v:44$458_Y
  end
  attribute \src "insn_c_jr.v:44.23-44.92"
  cell $logic_and $logic_and$insn_c_jr.v:44$459
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_c_jr.v:44$458_Y
    connect \B \rvfi_insn [11:7]
    connect \Y $logic_and$insn_c_jr.v:44$459_Y
  end
  attribute \src "insn_c_jr.v:44.23-44.105"
  cell $logic_and $logic_and$insn_c_jr.v:44$461
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_c_jr.v:44$459_Y
    connect \B $logic_not$insn_c_jr.v:44$460_Y
    connect \Y $logic_and$insn_c_jr.v:44$461_Y
  end
  attribute \src "insn_c_jr.v:44.23-44.130"
  cell $logic_and $logic_and$insn_c_jr.v:44$463
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_c_jr.v:44$461_Y
    connect \B $eq$insn_c_jr.v:44$462_Y
    connect \Y \spec_valid
  end
  attribute \src "insn_c_jr.v:44.37-44.50"
  cell $logic_not $logic_not$insn_c_jr.v:44$455
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 16'0000000000000000 \rvfi_insn [31:16] }
    connect \Y $logic_not$insn_c_jr.v:44$455_Y
  end
  attribute \src "insn_c_jr.v:44.96-44.105"
  cell $logic_not $logic_not$insn_c_jr.v:44$460
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [6:2]
    connect \Y $logic_not$insn_c_jr.v:44$460_Y
  end
  connect \insn_funct4 \rvfi_insn [15:12]
  connect \insn_opcode \rvfi_insn [1:0]
  connect \insn_padding \rvfi_insn [31:16]
  connect \insn_rs1_rd \rvfi_insn [11:7]
  connect \insn_rs2 \rvfi_insn [6:2]
  connect \misa_ok 1'1
  connect \next_pc \spec_pc_wdata
  connect \spec_mem_addr 0
  connect \spec_mem_rmask 4'0000
  connect \spec_mem_wdata 0
  connect \spec_mem_wmask 4'0000
  connect \spec_rd_addr 5'00000
  connect \spec_rd_wdata 0
  connect \spec_rs1_addr \rvfi_insn [11:7]
  connect \spec_rs2_addr 5'00000
  connect \spec_trap \spec_pc_wdata [0]
end
attribute \src "insn_c_li.v:3.1-57.10"
module \rvfi_insn_c_li
  attribute \src "insn_c_li.v:44.54-44.76"
  wire $eq$insn_c_li.v:44$470_Y
  attribute \src "insn_c_li.v:44.80-44.101"
  wire $eq$insn_c_li.v:44$472_Y
  attribute \src "insn_c_li.v:44.23-44.50"
  wire $logic_and$insn_c_li.v:44$469_Y
  attribute \src "insn_c_li.v:44.23-44.76"
  wire $logic_and$insn_c_li.v:44$471_Y
  attribute \src "insn_c_li.v:44.37-44.50"
  wire $logic_not$insn_c_li.v:44$468_Y
  attribute \src "insn_c_li.v:46.26-46.51"
  wire $reduce_bool$insn_c_li.v:46$474_Y
  attribute \src "insn_c_li.v:31.14-31.25"
  wire width 3 \insn_funct3
  attribute \src "insn_c_li.v:30.17-30.25"
  wire width 32 \insn_imm
  attribute \src "insn_c_li.v:33.14-33.25"
  wire width 2 \insn_opcode
  wire width 16 \insn_padding
  attribute \src "insn_c_li.v:32.14-32.25"
  wire width 5 \insn_rs1_rd
  attribute \src "insn_c_li.v:39.8-39.15"
  wire \misa_ok
  attribute \src "insn_c_li.v:43.17-43.23"
  wire width 32 \result
  attribute \src "insn_c_li.v:5.25-5.34"
  wire width 32 input 2 \rvfi_insn
  attribute \src "insn_c_li.v:9.25-9.39"
  wire width 32 input 6 \rvfi_mem_rdata
  attribute \src "insn_c_li.v:6.25-6.38"
  wire width 32 input 3 \rvfi_pc_rdata
  attribute \src "insn_c_li.v:7.25-7.39"
  wire width 32 input 4 \rvfi_rs1_rdata
  attribute \src "insn_c_li.v:8.25-8.39"
  wire width 32 input 5 \rvfi_rs2_rdata
  attribute \src "insn_c_li.v:4.41-4.51"
  wire input 1 \rvfi_valid
  attribute \src "insn_c_li.v:22.25-22.38"
  wire width 32 output 14 \spec_mem_addr
  attribute \src "insn_c_li.v:23.25-23.39"
  wire width 4 output 15 \spec_mem_rmask
  attribute \src "insn_c_li.v:25.25-25.39"
  wire width 32 output 17 \spec_mem_wdata
  attribute \src "insn_c_li.v:24.25-24.39"
  wire width 4 output 16 \spec_mem_wmask
  attribute \src "insn_c_li.v:21.25-21.38"
  wire width 32 output 13 \spec_pc_wdata
  attribute \src "insn_c_li.v:19.41-19.53"
  wire width 5 output 11 \spec_rd_addr
  attribute \src "insn_c_li.v:20.25-20.38"
  wire width 32 output 12 \spec_rd_wdata
  attribute \src "insn_c_li.v:17.41-17.54"
  wire width 5 output 9 \spec_rs1_addr
  attribute \src "insn_c_li.v:18.41-18.54"
  wire width 5 output 10 \spec_rs2_addr
  attribute \src "insn_c_li.v:16.41-16.50"
  wire output 8 \spec_trap
  attribute \src "insn_c_li.v:15.41-15.51"
  wire output 7 \spec_valid
  attribute \src "insn_c_li.v:47.26-47.43"
  cell $add $add$insn_c_li.v:47$476
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 32
    connect \A \rvfi_pc_rdata
    connect \B 2'10
    connect \Y \spec_pc_wdata
  end
  attribute \src "insn_c_li.v:44.54-44.76"
  cell $eq $eq$insn_c_li.v:44$470
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [15:13]
    connect \B 2'10
    connect \Y $eq$insn_c_li.v:44$470_Y
  end
  attribute \src "insn_c_li.v:44.80-44.101"
  cell $eq $eq$insn_c_li.v:44$472
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [1:0]
    connect \B 1'1
    connect \Y $eq$insn_c_li.v:44$472_Y
  end
  attribute \src "insn_c_li.v:44.23-44.50"
  cell $logic_and $logic_and$insn_c_li.v:44$469
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_valid
    connect \B $logic_not$insn_c_li.v:44$468_Y
    connect \Y $logic_and$insn_c_li.v:44$469_Y
  end
  attribute \src "insn_c_li.v:44.23-44.76"
  cell $logic_and $logic_and$insn_c_li.v:44$471
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_c_li.v:44$469_Y
    connect \B $eq$insn_c_li.v:44$470_Y
    connect \Y $logic_and$insn_c_li.v:44$471_Y
  end
  attribute \src "insn_c_li.v:44.23-44.101"
  cell $logic_and $logic_and$insn_c_li.v:44$473
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_c_li.v:44$471_Y
    connect \B $eq$insn_c_li.v:44$472_Y
    connect \Y \spec_valid
  end
  attribute \src "insn_c_li.v:44.37-44.50"
  cell $logic_not $logic_not$insn_c_li.v:44$468
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 16'0000000000000000 \rvfi_insn [31:16] }
    connect \Y $logic_not$insn_c_li.v:44$468_Y
  end
  attribute \src "insn_c_li.v:46.26-46.51"
  cell $reduce_bool $reduce_bool$insn_c_li.v:46$474
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [11:7]
    connect \Y $reduce_bool$insn_c_li.v:46$474_Y
  end
  attribute \src "insn_c_li.v:46.26-46.51"
  cell $mux $ternary$insn_c_li.v:46$475
    parameter \WIDTH 32
    connect \A 0
    connect \B { \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [6:2] }
    connect \S $reduce_bool$insn_c_li.v:46$474_Y
    connect \Y \spec_rd_wdata
  end
  connect \insn_funct3 \rvfi_insn [15:13]
  connect \insn_imm { \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [6:2] }
  connect \insn_opcode \rvfi_insn [1:0]
  connect \insn_padding \rvfi_insn [31:16]
  connect \insn_rs1_rd \rvfi_insn [11:7]
  connect \misa_ok 1'1
  connect \result { \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [6:2] }
  connect \spec_mem_addr 0
  connect \spec_mem_rmask 4'0000
  connect \spec_mem_wdata 0
  connect \spec_mem_wmask 4'0000
  connect \spec_rd_addr \rvfi_insn [11:7]
  connect \spec_rs1_addr 5'00000
  connect \spec_rs2_addr 5'00000
  connect \spec_trap 1'0
end
attribute \src "insn_c_lui.v:3.1-57.10"
module \rvfi_insn_c_lui
  attribute \src "insn_c_lui.v:44.54-44.76"
  wire $eq$insn_c_lui.v:44$481_Y
  attribute \src "insn_c_lui.v:44.80-44.101"
  wire $eq$insn_c_lui.v:44$483_Y
  attribute \src "insn_c_lui.v:44.23-44.50"
  wire $logic_and$insn_c_lui.v:44$480_Y
  attribute \src "insn_c_lui.v:44.23-44.76"
  wire $logic_and$insn_c_lui.v:44$482_Y
  attribute \src "insn_c_lui.v:44.23-44.101"
  wire $logic_and$insn_c_lui.v:44$484_Y
  attribute \src "insn_c_lui.v:44.23-44.125"
  wire $logic_and$insn_c_lui.v:44$486_Y
  attribute \src "insn_c_lui.v:44.37-44.50"
  wire $logic_not$insn_c_lui.v:44$479_Y
  attribute \src "insn_c_lui.v:44.105-44.125"
  wire $ne$insn_c_lui.v:44$485_Y
  attribute \src "insn_c_lui.v:46.26-46.51"
  wire $reduce_bool$insn_c_lui.v:46$488_Y
  attribute \src "insn_c_lui.v:31.14-31.25"
  wire width 3 \insn_funct3
  attribute \src "insn_c_lui.v:30.17-30.25"
  wire width 32 \insn_imm
  attribute \src "insn_c_lui.v:33.14-33.25"
  wire width 2 \insn_opcode
  wire width 16 \insn_padding
  attribute \src "insn_c_lui.v:32.14-32.25"
  wire width 5 \insn_rs1_rd
  attribute \src "insn_c_lui.v:39.8-39.15"
  wire \misa_ok
  attribute \src "insn_c_lui.v:43.17-43.23"
  wire width 32 \result
  attribute \src "insn_c_lui.v:5.25-5.34"
  wire width 32 input 2 \rvfi_insn
  attribute \src "insn_c_lui.v:9.25-9.39"
  wire width 32 input 6 \rvfi_mem_rdata
  attribute \src "insn_c_lui.v:6.25-6.38"
  wire width 32 input 3 \rvfi_pc_rdata
  attribute \src "insn_c_lui.v:7.25-7.39"
  wire width 32 input 4 \rvfi_rs1_rdata
  attribute \src "insn_c_lui.v:8.25-8.39"
  wire width 32 input 5 \rvfi_rs2_rdata
  attribute \src "insn_c_lui.v:4.41-4.51"
  wire input 1 \rvfi_valid
  attribute \src "insn_c_lui.v:22.25-22.38"
  wire width 32 output 14 \spec_mem_addr
  attribute \src "insn_c_lui.v:23.25-23.39"
  wire width 4 output 15 \spec_mem_rmask
  attribute \src "insn_c_lui.v:25.25-25.39"
  wire width 32 output 17 \spec_mem_wdata
  attribute \src "insn_c_lui.v:24.25-24.39"
  wire width 4 output 16 \spec_mem_wmask
  attribute \src "insn_c_lui.v:21.25-21.38"
  wire width 32 output 13 \spec_pc_wdata
  attribute \src "insn_c_lui.v:19.41-19.53"
  wire width 5 output 11 \spec_rd_addr
  attribute \src "insn_c_lui.v:20.25-20.38"
  wire width 32 output 12 \spec_rd_wdata
  attribute \src "insn_c_lui.v:17.41-17.54"
  wire width 5 output 9 \spec_rs1_addr
  attribute \src "insn_c_lui.v:18.41-18.54"
  wire width 5 output 10 \spec_rs2_addr
  attribute \src "insn_c_lui.v:16.41-16.50"
  wire output 8 \spec_trap
  attribute \src "insn_c_lui.v:15.41-15.51"
  wire output 7 \spec_valid
  attribute \src "insn_c_lui.v:47.26-47.43"
  cell $add $add$insn_c_lui.v:47$490
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 32
    connect \A \rvfi_pc_rdata
    connect \B 2'10
    connect \Y \spec_pc_wdata
  end
  attribute \src "insn_c_lui.v:44.54-44.76"
  cell $eq $eq$insn_c_lui.v:44$481
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [15:13]
    connect \B 2'11
    connect \Y $eq$insn_c_lui.v:44$481_Y
  end
  attribute \src "insn_c_lui.v:44.80-44.101"
  cell $eq $eq$insn_c_lui.v:44$483
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [1:0]
    connect \B 1'1
    connect \Y $eq$insn_c_lui.v:44$483_Y
  end
  attribute \src "insn_c_lui.v:44.23-44.50"
  cell $logic_and $logic_and$insn_c_lui.v:44$480
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_valid
    connect \B $logic_not$insn_c_lui.v:44$479_Y
    connect \Y $logic_and$insn_c_lui.v:44$480_Y
  end
  attribute \src "insn_c_lui.v:44.23-44.76"
  cell $logic_and $logic_and$insn_c_lui.v:44$482
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_c_lui.v:44$480_Y
    connect \B $eq$insn_c_lui.v:44$481_Y
    connect \Y $logic_and$insn_c_lui.v:44$482_Y
  end
  attribute \src "insn_c_lui.v:44.23-44.101"
  cell $logic_and $logic_and$insn_c_lui.v:44$484
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_c_lui.v:44$482_Y
    connect \B $eq$insn_c_lui.v:44$483_Y
    connect \Y $logic_and$insn_c_lui.v:44$484_Y
  end
  attribute \src "insn_c_lui.v:44.23-44.125"
  cell $logic_and $logic_and$insn_c_lui.v:44$486
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_c_lui.v:44$484_Y
    connect \B $ne$insn_c_lui.v:44$485_Y
    connect \Y $logic_and$insn_c_lui.v:44$486_Y
  end
  attribute \src "insn_c_lui.v:44.23-44.137"
  cell $logic_and $logic_and$insn_c_lui.v:44$487
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_c_lui.v:44$486_Y
    connect \B { \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [6:2] 12'000000000000 }
    connect \Y \spec_valid
  end
  attribute \src "insn_c_lui.v:44.37-44.50"
  cell $logic_not $logic_not$insn_c_lui.v:44$479
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 16'0000000000000000 \rvfi_insn [31:16] }
    connect \Y $logic_not$insn_c_lui.v:44$479_Y
  end
  attribute \src "insn_c_lui.v:44.105-44.125"
  cell $ne $ne$insn_c_lui.v:44$485
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [11:7]
    connect \B 2'10
    connect \Y $ne$insn_c_lui.v:44$485_Y
  end
  attribute \src "insn_c_lui.v:46.26-46.51"
  cell $reduce_bool $reduce_bool$insn_c_lui.v:46$488
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [11:7]
    connect \Y $reduce_bool$insn_c_lui.v:46$488_Y
  end
  attribute \src "insn_c_lui.v:46.26-46.51"
  cell $mux $ternary$insn_c_lui.v:46$489
    parameter \WIDTH 32
    connect \A 0
    connect \B { \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [6:2] 12'000000000000 }
    connect \S $reduce_bool$insn_c_lui.v:46$488_Y
    connect \Y \spec_rd_wdata
  end
  connect \insn_funct3 \rvfi_insn [15:13]
  connect \insn_imm { \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [6:2] 12'000000000000 }
  connect \insn_opcode \rvfi_insn [1:0]
  connect \insn_padding \rvfi_insn [31:16]
  connect \insn_rs1_rd \rvfi_insn [11:7]
  connect \misa_ok 1'1
  connect \result { \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [12] \rvfi_insn [6:2] 12'000000000000 }
  connect \spec_mem_addr 0
  connect \spec_mem_rmask 4'0000
  connect \spec_mem_wdata 0
  connect \spec_mem_wmask 4'0000
  connect \spec_rd_addr \rvfi_insn [11:7]
  connect \spec_rs1_addr 5'00000
  connect \spec_rs2_addr 5'00000
  connect \spec_trap 1'0
end
attribute \src "insn_c_lw.v:3.1-72.10"
module \rvfi_insn_c_lw
  attribute \src "insn_c_lw.v:54.24-54.36"
  wire width 32 $and$insn_c_lw.v:54$509_Y
  attribute \src "insn_c_lw.v:47.54-47.76"
  wire $eq$insn_c_lw.v:47$499_Y
  attribute \src "insn_c_lw.v:47.80-47.101"
  wire $eq$insn_c_lw.v:47$501_Y
  attribute \src "insn_c_lw.v:47.23-47.50"
  wire $logic_and$insn_c_lw.v:47$498_Y
  attribute \src "insn_c_lw.v:47.23-47.76"
  wire $logic_and$insn_c_lw.v:47$500_Y
  attribute \src "insn_c_lw.v:47.37-47.50"
  wire $logic_not$insn_c_lw.v:47$497_Y
  attribute \src "insn_c_lw.v:46.43-46.65"
  wire width 32 $mul$insn_c_lw.v:46$495_Y
  attribute \src "insn_c_lw.v:46.46-46.64"
  wire width 32 $sub$insn_c_lw.v:46$494_Y
  attribute \src "insn_c_lw.v:45.17-45.21"
  wire width 32 \addr
  attribute \src "insn_c_lw.v:31.14-31.25"
  wire width 3 \insn_funct3
  wire width 7 \insn_imm
  attribute \src "insn_c_lw.v:34.14-34.25"
  wire width 2 \insn_opcode
  wire width 16 \insn_padding
  wire width 3 \insn_rd
  wire width 3 \insn_rs1
  attribute \src "insn_c_lw.v:40.8-40.15"
  wire \misa_ok
  attribute \src "insn_c_lw.v:46.15-46.21"
  wire width 32 \result
  attribute \src "insn_c_lw.v:5.25-5.34"
  wire width 32 input 2 \rvfi_insn
  attribute \src "insn_c_lw.v:9.25-9.39"
  wire width 32 input 6 \rvfi_mem_rdata
  attribute \src "insn_c_lw.v:6.25-6.38"
  wire width 32 input 3 \rvfi_pc_rdata
  attribute \src "insn_c_lw.v:7.25-7.39"
  wire width 32 input 4 \rvfi_rs1_rdata
  attribute \src "insn_c_lw.v:8.25-8.39"
  wire width 32 input 5 \rvfi_rs2_rdata
  attribute \src "insn_c_lw.v:4.41-4.51"
  wire input 1 \rvfi_valid
  attribute \src "insn_c_lw.v:22.25-22.38"
  wire width 32 output 14 \spec_mem_addr
  attribute \src "insn_c_lw.v:23.25-23.39"
  wire width 4 output 15 \spec_mem_rmask
  attribute \src "insn_c_lw.v:25.25-25.39"
  wire width 32 output 17 \spec_mem_wdata
  attribute \src "insn_c_lw.v:24.25-24.39"
  wire width 4 output 16 \spec_mem_wmask
  attribute \src "insn_c_lw.v:21.25-21.38"
  wire width 32 output 13 \spec_pc_wdata
  attribute \src "insn_c_lw.v:19.41-19.53"
  wire width 5 output 11 \spec_rd_addr
  attribute \src "insn_c_lw.v:20.25-20.38"
  wire width 32 output 12 \spec_rd_wdata
  attribute \src "insn_c_lw.v:17.41-17.54"
  wire width 5 output 9 \spec_rs1_addr
  attribute \src "insn_c_lw.v:18.41-18.54"
  wire width 5 output 10 \spec_rs2_addr
  attribute \src "insn_c_lw.v:16.41-16.50"
  wire output 8 \spec_trap
  attribute \src "insn_c_lw.v:15.41-15.51"
  wire output 7 \spec_valid
  attribute \src "insn_c_lw.v:45.24-45.49"
  cell $add $add$insn_c_lw.v:45$493
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 32
    connect \A \rvfi_rs1_rdata
    connect \B { \rvfi_insn [5] \rvfi_insn [12:10] \rvfi_insn [6] 2'00 }
    connect \Y \addr
  end
  attribute \src "insn_c_lw.v:53.26-53.43"
  cell $add $add$insn_c_lw.v:53$508
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 32
    connect \A \rvfi_pc_rdata
    connect \B 2'10
    connect \Y \spec_pc_wdata
  end
  attribute \src "insn_c_lw.v:50.26-50.42"
  cell $and $and$insn_c_lw.v:50$503
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \addr
    connect \B 32'11111111111111111111111111111100
    connect \Y \spec_mem_addr
  end
  attribute \src "insn_c_lw.v:54.24-54.36"
  cell $and $and$insn_c_lw.v:54$509
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 32
    connect \A \addr
    connect \B 2'11
    connect \Y $and$insn_c_lw.v:54$509_Y
  end
  attribute \src "insn_c_lw.v:47.54-47.76"
  cell $eq $eq$insn_c_lw.v:47$499
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [15:13]
    connect \B 2'10
    connect \Y $eq$insn_c_lw.v:47$499_Y
  end
  attribute \src "insn_c_lw.v:47.80-47.101"
  cell $logic_not $eq$insn_c_lw.v:47$501
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [1:0]
    connect \Y $eq$insn_c_lw.v:47$501_Y
  end
  attribute \src "insn_c_lw.v:47.23-47.50"
  cell $logic_and $logic_and$insn_c_lw.v:47$498
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_valid
    connect \B $logic_not$insn_c_lw.v:47$497_Y
    connect \Y $logic_and$insn_c_lw.v:47$498_Y
  end
  attribute \src "insn_c_lw.v:47.23-47.76"
  cell $logic_and $logic_and$insn_c_lw.v:47$500
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_c_lw.v:47$498_Y
    connect \B $eq$insn_c_lw.v:47$499_Y
    connect \Y $logic_and$insn_c_lw.v:47$500_Y
  end
  attribute \src "insn_c_lw.v:47.23-47.101"
  cell $logic_and $logic_and$insn_c_lw.v:47$502
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_c_lw.v:47$500_Y
    connect \B $eq$insn_c_lw.v:47$501_Y
    connect \Y \spec_valid
  end
  attribute \src "insn_c_lw.v:47.37-47.50"
  cell $logic_not $logic_not$insn_c_lw.v:47$497
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 16'0000000000000000 \rvfi_insn [31:16] }
    connect \Y $logic_not$insn_c_lw.v:47$497_Y
  end
  attribute \src "insn_c_lw.v:46.43-46.65"
  cell $mul $mul$insn_c_lw.v:46$495
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A 4'1000
    connect \B $sub$insn_c_lw.v:46$494_Y
    connect \Y $mul$insn_c_lw.v:46$495_Y
  end
  attribute \src "insn_c_lw.v:54.23-54.42"
  cell $reduce_bool $ne$insn_c_lw.v:54$510
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $and$insn_c_lw.v:54$509_Y
    connect \Y \spec_trap
  end
  attribute \src "insn_c_lw.v:51.27-51.63"
  cell $shl $shl$insn_c_lw.v:51$505
    parameter \A_SIGNED 1
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 4
    connect \A 5'01111
    connect \B $sub$insn_c_lw.v:46$494_Y
    connect \Y \spec_mem_rmask
  end
  attribute \src "insn_c_lw.v:46.24-46.66"
  cell $shr $shr$insn_c_lw.v:46$496
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \rvfi_mem_rdata
    connect \B $mul$insn_c_lw.v:46$495_Y
    connect \Y \spec_rd_wdata
  end
  attribute \src "insn_c_lw.v:46.46-46.64"
  cell $sub $sub$insn_c_lw.v:46$494
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \addr
    connect \B \spec_mem_addr
    connect \Y $sub$insn_c_lw.v:46$494_Y
  end
  connect \insn_funct3 \rvfi_insn [15:13]
  connect \insn_imm { \rvfi_insn [5] \rvfi_insn [12:10] \rvfi_insn [6] 2'00 }
  connect \insn_opcode \rvfi_insn [1:0]
  connect \insn_padding \rvfi_insn [31:16]
  connect \insn_rd \rvfi_insn [4:2]
  connect \insn_rs1 \rvfi_insn [9:7]
  connect \misa_ok 1'1
  connect \result \spec_rd_wdata
  connect \spec_mem_wdata 0
  connect \spec_mem_wmask 4'0000
  connect \spec_rd_addr { 2'01 \rvfi_insn [4:2] }
  connect \spec_rs1_addr { 2'01 \rvfi_insn [9:7] }
  connect \spec_rs2_addr 5'00000
end
attribute \src "insn_c_lwsp.v:3.1-71.10"
module \rvfi_insn_c_lwsp
  attribute \src "insn_c_lwsp.v:53.24-53.36"
  wire width 32 $and$insn_c_lwsp.v:53$531_Y
  attribute \src "insn_c_lwsp.v:46.54-46.76"
  wire $eq$insn_c_lwsp.v:46$520_Y
  attribute \src "insn_c_lwsp.v:46.80-46.101"
  wire $eq$insn_c_lwsp.v:46$522_Y
  attribute \src "insn_c_lwsp.v:46.23-46.50"
  wire $logic_and$insn_c_lwsp.v:46$519_Y
  attribute \src "insn_c_lwsp.v:46.23-46.76"
  wire $logic_and$insn_c_lwsp.v:46$521_Y
  attribute \src "insn_c_lwsp.v:46.23-46.101"
  wire $logic_and$insn_c_lwsp.v:46$523_Y
  attribute \src "insn_c_lwsp.v:46.37-46.50"
  wire $logic_not$insn_c_lwsp.v:46$518_Y
  attribute \src "insn_c_lwsp.v:45.43-45.65"
  wire width 32 $mul$insn_c_lwsp.v:45$516_Y
  attribute \src "insn_c_lwsp.v:51.26-51.60"
  wire signed $reduce_bool$insn_c_lwsp.v:51$528_Y
  attribute \src "insn_c_lwsp.v:45.46-45.64"
  wire width 32 $sub$insn_c_lwsp.v:45$515_Y
  attribute \src "insn_c_lwsp.v:44.17-44.21"
  wire width 32 \addr
  attribute \src "insn_c_lwsp.v:31.14-31.25"
  wire width 3 \insn_funct3
  wire width 8 \insn_imm
  attribute \src "insn_c_lwsp.v:33.14-33.25"
  wire width 2 \insn_opcode
  wire width 16 \insn_padding
  attribute \src "insn_c_lwsp.v:32.14-32.21"
  wire width 5 \insn_rd
  attribute \src "insn_c_lwsp.v:39.8-39.15"
  wire \misa_ok
  attribute \src "insn_c_lwsp.v:45.15-45.21"
  wire width 32 \result
  attribute \src "insn_c_lwsp.v:5.25-5.34"
  wire width 32 input 2 \rvfi_insn
  attribute \src "insn_c_lwsp.v:9.25-9.39"
  wire width 32 input 6 \rvfi_mem_rdata
  attribute \src "insn_c_lwsp.v:6.25-6.38"
  wire width 32 input 3 \rvfi_pc_rdata
  attribute \src "insn_c_lwsp.v:7.25-7.39"
  wire width 32 input 4 \rvfi_rs1_rdata
  attribute \src "insn_c_lwsp.v:8.25-8.39"
  wire width 32 input 5 \rvfi_rs2_rdata
  attribute \src "insn_c_lwsp.v:4.41-4.51"
  wire input 1 \rvfi_valid
  attribute \src "insn_c_lwsp.v:22.25-22.38"
  wire width 32 output 14 \spec_mem_addr
  attribute \src "insn_c_lwsp.v:23.25-23.39"
  wire width 4 output 15 \spec_mem_rmask
  attribute \src "insn_c_lwsp.v:25.25-25.39"
  wire width 32 output 17 \spec_mem_wdata
  attribute \src "insn_c_lwsp.v:24.25-24.39"
  wire width 4 output 16 \spec_mem_wmask
  attribute \src "insn_c_lwsp.v:21.25-21.38"
  wire width 32 output 13 \spec_pc_wdata
  attribute \src "insn_c_lwsp.v:19.41-19.53"
  wire width 5 output 11 \spec_rd_addr
  attribute \src "insn_c_lwsp.v:20.25-20.38"
  wire width 32 output 12 \spec_rd_wdata
  attribute \src "insn_c_lwsp.v:17.41-17.54"
  wire width 5 output 9 \spec_rs1_addr
  attribute \src "insn_c_lwsp.v:18.41-18.54"
  wire width 5 output 10 \spec_rs2_addr
  attribute \src "insn_c_lwsp.v:16.41-16.50"
  wire output 8 \spec_trap
  attribute \src "insn_c_lwsp.v:15.41-15.51"
  wire output 7 \spec_valid
  attribute \src "insn_c_lwsp.v:44.24-44.49"
  cell $add $add$insn_c_lwsp.v:44$514
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 32
    connect \A \rvfi_rs1_rdata
    connect \B { \rvfi_insn [3:2] \rvfi_insn [12] \rvfi_insn [6:4] 2'00 }
    connect \Y \addr
  end
  attribute \src "insn_c_lwsp.v:52.26-52.43"
  cell $add $add$insn_c_lwsp.v:52$530
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 32
    connect \A \rvfi_pc_rdata
    connect \B 2'10
    connect \Y \spec_pc_wdata
  end
  attribute \src "insn_c_lwsp.v:49.26-49.42"
  cell $and $and$insn_c_lwsp.v:49$525
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \addr
    connect \B 32'11111111111111111111111111111100
    connect \Y \spec_mem_addr
  end
  attribute \src "insn_c_lwsp.v:53.24-53.36"
  cell $and $and$insn_c_lwsp.v:53$531
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 32
    connect \A \addr
    connect \B 2'11
    connect \Y $and$insn_c_lwsp.v:53$531_Y
  end
  attribute \src "insn_c_lwsp.v:46.54-46.76"
  cell $eq $eq$insn_c_lwsp.v:46$520
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [15:13]
    connect \B 2'10
    connect \Y $eq$insn_c_lwsp.v:46$520_Y
  end
  attribute \src "insn_c_lwsp.v:46.80-46.101"
  cell $eq $eq$insn_c_lwsp.v:46$522
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [1:0]
    connect \B 2'10
    connect \Y $eq$insn_c_lwsp.v:46$522_Y
  end
  attribute \src "insn_c_lwsp.v:46.23-46.50"
  cell $logic_and $logic_and$insn_c_lwsp.v:46$519
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_valid
    connect \B $logic_not$insn_c_lwsp.v:46$518_Y
    connect \Y $logic_and$insn_c_lwsp.v:46$519_Y
  end
  attribute \src "insn_c_lwsp.v:46.23-46.76"
  cell $logic_and $logic_and$insn_c_lwsp.v:46$521
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_c_lwsp.v:46$519_Y
    connect \B $eq$insn_c_lwsp.v:46$520_Y
    connect \Y $logic_and$insn_c_lwsp.v:46$521_Y
  end
  attribute \src "insn_c_lwsp.v:46.23-46.101"
  cell $logic_and $logic_and$insn_c_lwsp.v:46$523
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_c_lwsp.v:46$521_Y
    connect \B $eq$insn_c_lwsp.v:46$522_Y
    connect \Y $logic_and$insn_c_lwsp.v:46$523_Y
  end
  attribute \src "insn_c_lwsp.v:46.23-46.112"
  cell $logic_and $logic_and$insn_c_lwsp.v:46$524
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_c_lwsp.v:46$523_Y
    connect \B \rvfi_insn [11:7]
    connect \Y \spec_valid
  end
  attribute \src "insn_c_lwsp.v:46.37-46.50"
  cell $logic_not $logic_not$insn_c_lwsp.v:46$518
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 16'0000000000000000 \rvfi_insn [31:16] }
    connect \Y $logic_not$insn_c_lwsp.v:46$518_Y
  end
  attribute \src "insn_c_lwsp.v:45.43-45.65"
  cell $mul $mul$insn_c_lwsp.v:45$516
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A 4'1000
    connect \B $sub$insn_c_lwsp.v:45$515_Y
    connect \Y $mul$insn_c_lwsp.v:45$516_Y
  end
  attribute \src "insn_c_lwsp.v:53.23-53.42"
  cell $reduce_bool $ne$insn_c_lwsp.v:53$532
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $and$insn_c_lwsp.v:53$531_Y
    connect \Y \spec_trap
  end
  attribute \src "insn_c_lwsp.v:51.26-51.60"
  cell $reduce_bool $reduce_bool$insn_c_lwsp.v:51$528
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [11:7]
    connect \Y $reduce_bool$insn_c_lwsp.v:51$528_Y
  end
  attribute \src "insn_c_lwsp.v:50.27-50.63"
  cell $shl $shl$insn_c_lwsp.v:50$527
    parameter \A_SIGNED 1
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 4
    connect \A 5'01111
    connect \B $sub$insn_c_lwsp.v:45$515_Y
    connect \Y \spec_mem_rmask
  end
  attribute \src "insn_c_lwsp.v:45.24-45.66"
  cell $shr $shr$insn_c_lwsp.v:45$517
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \rvfi_mem_rdata
    connect \B $mul$insn_c_lwsp.v:45$516_Y
    connect \Y \result
  end
  attribute \src "insn_c_lwsp.v:45.46-45.64"
  cell $sub $sub$insn_c_lwsp.v:45$515
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \addr
    connect \B \spec_mem_addr
    connect \Y $sub$insn_c_lwsp.v:45$515_Y
  end
  attribute \src "insn_c_lwsp.v:51.26-51.60"
  cell $mux $ternary$insn_c_lwsp.v:51$529
    parameter \WIDTH 32
    connect \A 0
    connect \B \result
    connect \S $reduce_bool$insn_c_lwsp.v:51$528_Y
    connect \Y \spec_rd_wdata
  end
  connect \insn_funct3 \rvfi_insn [15:13]
  connect \insn_imm { \rvfi_insn [3:2] \rvfi_insn [12] \rvfi_insn [6:4] 2'00 }
  connect \insn_opcode \rvfi_insn [1:0]
  connect \insn_padding \rvfi_insn [31:16]
  connect \insn_rd \rvfi_insn [11:7]
  connect \misa_ok 1'1
  connect \spec_mem_wdata 0
  connect \spec_mem_wmask 4'0000
  connect \spec_rd_addr \rvfi_insn [11:7]
  connect \spec_rs1_addr 5'00010
  connect \spec_rs2_addr 5'00000
end
attribute \src "insn_c_mv.v:3.1-57.10"
module \rvfi_insn_c_mv
  attribute \src "insn_c_mv.v:44.54-44.77"
  wire $eq$insn_c_mv.v:44$538_Y
  attribute \src "insn_c_mv.v:44.93-44.114"
  wire $eq$insn_c_mv.v:44$541_Y
  attribute \src "insn_c_mv.v:44.23-44.50"
  wire $logic_and$insn_c_mv.v:44$537_Y
  attribute \src "insn_c_mv.v:44.23-44.77"
  wire $logic_and$insn_c_mv.v:44$539_Y
  attribute \src "insn_c_mv.v:44.23-44.89"
  wire $logic_and$insn_c_mv.v:44$540_Y
  attribute \src "insn_c_mv.v:44.37-44.50"
  wire $logic_not$insn_c_mv.v:44$536_Y
  attribute \src "insn_c_mv.v:47.26-47.51"
  wire $reduce_bool$insn_c_mv.v:47$543_Y
  attribute \src "insn_c_mv.v:30.14-30.25"
  wire width 4 \insn_funct4
  attribute \src "insn_c_mv.v:33.14-33.25"
  wire width 2 \insn_opcode
  wire width 16 \insn_padding
  attribute \src "insn_c_mv.v:31.14-31.25"
  wire width 5 \insn_rs1_rd
  attribute \src "insn_c_mv.v:32.14-32.22"
  wire width 5 \insn_rs2
  attribute \src "insn_c_mv.v:39.8-39.15"
  wire \misa_ok
  attribute \src "insn_c_mv.v:43.17-43.23"
  wire width 32 \result
  attribute \src "insn_c_mv.v:5.25-5.34"
  wire width 32 input 2 \rvfi_insn
  attribute \src "insn_c_mv.v:9.25-9.39"
  wire width 32 input 6 \rvfi_mem_rdata
  attribute \src "insn_c_mv.v:6.25-6.38"
  wire width 32 input 3 \rvfi_pc_rdata
  attribute \src "insn_c_mv.v:7.25-7.39"
  wire width 32 input 4 \rvfi_rs1_rdata
  attribute \src "insn_c_mv.v:8.25-8.39"
  wire width 32 input 5 \rvfi_rs2_rdata
  attribute \src "insn_c_mv.v:4.41-4.51"
  wire input 1 \rvfi_valid
  attribute \src "insn_c_mv.v:22.25-22.38"
  wire width 32 output 14 \spec_mem_addr
  attribute \src "insn_c_mv.v:23.25-23.39"
  wire width 4 output 15 \spec_mem_rmask
  attribute \src "insn_c_mv.v:25.25-25.39"
  wire width 32 output 17 \spec_mem_wdata
  attribute \src "insn_c_mv.v:24.25-24.39"
  wire width 4 output 16 \spec_mem_wmask
  attribute \src "insn_c_mv.v:21.25-21.38"
  wire width 32 output 13 \spec_pc_wdata
  attribute \src "insn_c_mv.v:19.41-19.53"
  wire width 5 output 11 \spec_rd_addr
  attribute \src "insn_c_mv.v:20.25-20.38"
  wire width 32 output 12 \spec_rd_wdata
  attribute \src "insn_c_mv.v:17.41-17.54"
  wire width 5 output 9 \spec_rs1_addr
  attribute \src "insn_c_mv.v:18.41-18.54"
  wire width 5 output 10 \spec_rs2_addr
  attribute \src "insn_c_mv.v:16.41-16.50"
  wire output 8 \spec_trap
  attribute \src "insn_c_mv.v:15.41-15.51"
  wire output 7 \spec_valid
  attribute \src "insn_c_mv.v:48.26-48.43"
  cell $add $add$insn_c_mv.v:48$545
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 32
    connect \A \rvfi_pc_rdata
    connect \B 2'10
    connect \Y \spec_pc_wdata
  end
  attribute \src "insn_c_mv.v:44.54-44.77"
  cell $eq $eq$insn_c_mv.v:44$538
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [15:12]
    connect \B 4'1000
    connect \Y $eq$insn_c_mv.v:44$538_Y
  end
  attribute \src "insn_c_mv.v:44.93-44.114"
  cell $eq $eq$insn_c_mv.v:44$541
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [1:0]
    connect \B 2'10
    connect \Y $eq$insn_c_mv.v:44$541_Y
  end
  attribute \src "insn_c_mv.v:44.23-44.50"
  cell $logic_and $logic_and$insn_c_mv.v:44$537
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_valid
    connect \B $logic_not$insn_c_mv.v:44$536_Y
    connect \Y $logic_and$insn_c_mv.v:44$537_Y
  end
  attribute \src "insn_c_mv.v:44.23-44.77"
  cell $logic_and $logic_and$insn_c_mv.v:44$539
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_c_mv.v:44$537_Y
    connect \B $eq$insn_c_mv.v:44$538_Y
    connect \Y $logic_and$insn_c_mv.v:44$539_Y
  end
  attribute \src "insn_c_mv.v:44.23-44.89"
  cell $logic_and $logic_and$insn_c_mv.v:44$540
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_c_mv.v:44$539_Y
    connect \B \rvfi_insn [6:2]
    connect \Y $logic_and$insn_c_mv.v:44$540_Y
  end
  attribute \src "insn_c_mv.v:44.23-44.114"
  cell $logic_and $logic_and$insn_c_mv.v:44$542
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_c_mv.v:44$540_Y
    connect \B $eq$insn_c_mv.v:44$541_Y
    connect \Y \spec_valid
  end
  attribute \src "insn_c_mv.v:44.37-44.50"
  cell $logic_not $logic_not$insn_c_mv.v:44$536
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 16'0000000000000000 \rvfi_insn [31:16] }
    connect \Y $logic_not$insn_c_mv.v:44$536_Y
  end
  attribute \src "insn_c_mv.v:47.26-47.51"
  cell $reduce_bool $reduce_bool$insn_c_mv.v:47$543
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [11:7]
    connect \Y $reduce_bool$insn_c_mv.v:47$543_Y
  end
  attribute \src "insn_c_mv.v:47.26-47.51"
  cell $mux $ternary$insn_c_mv.v:47$544
    parameter \WIDTH 32
    connect \A 0
    connect \B \rvfi_rs2_rdata
    connect \S $reduce_bool$insn_c_mv.v:47$543_Y
    connect \Y \spec_rd_wdata
  end
  connect \insn_funct4 \rvfi_insn [15:12]
  connect \insn_opcode \rvfi_insn [1:0]
  connect \insn_padding \rvfi_insn [31:16]
  connect \insn_rs1_rd \rvfi_insn [11:7]
  connect \insn_rs2 \rvfi_insn [6:2]
  connect \misa_ok 1'1
  connect \result \rvfi_rs2_rdata
  connect \spec_mem_addr 0
  connect \spec_mem_rmask 4'0000
  connect \spec_mem_wdata 0
  connect \spec_mem_wmask 4'0000
  connect \spec_rd_addr \rvfi_insn [11:7]
  connect \spec_rs1_addr 5'00000
  connect \spec_rs2_addr \rvfi_insn [6:2]
  connect \spec_trap 1'0
end
attribute \src "insn_c_or.v:3.1-58.10"
module \rvfi_insn_c_or
  attribute \src "insn_c_or.v:45.54-45.79"
  wire $eq$insn_c_or.v:45$551_Y
  attribute \src "insn_c_or.v:45.83-45.104"
  wire $eq$insn_c_or.v:45$553_Y
  attribute \src "insn_c_or.v:45.108-45.129"
  wire $eq$insn_c_or.v:45$555_Y
  attribute \src "insn_c_or.v:45.23-45.50"
  wire $logic_and$insn_c_or.v:45$550_Y
  attribute \src "insn_c_or.v:45.23-45.79"
  wire $logic_and$insn_c_or.v:45$552_Y
  attribute \src "insn_c_or.v:45.23-45.104"
  wire $logic_and$insn_c_or.v:45$554_Y
  attribute \src "insn_c_or.v:45.37-45.50"
  wire $logic_not$insn_c_or.v:45$549_Y
  attribute \src "insn_c_or.v:31.14-31.25"
  wire width 2 \insn_funct2
  attribute \src "insn_c_or.v:30.14-30.25"
  wire width 6 \insn_funct6
  attribute \src "insn_c_or.v:34.14-34.25"
  wire width 2 \insn_opcode
  wire width 16 \insn_padding
  wire width 3 \insn_rs1_rd
  wire width 3 \insn_rs2
  attribute \src "insn_c_or.v:40.8-40.15"
  wire \misa_ok
  attribute \src "insn_c_or.v:44.17-44.23"
  wire width 32 \result
  attribute \src "insn_c_or.v:5.25-5.34"
  wire width 32 input 2 \rvfi_insn
  attribute \src "insn_c_or.v:9.25-9.39"
  wire width 32 input 6 \rvfi_mem_rdata
  attribute \src "insn_c_or.v:6.25-6.38"
  wire width 32 input 3 \rvfi_pc_rdata
  attribute \src "insn_c_or.v:7.25-7.39"
  wire width 32 input 4 \rvfi_rs1_rdata
  attribute \src "insn_c_or.v:8.25-8.39"
  wire width 32 input 5 \rvfi_rs2_rdata
  attribute \src "insn_c_or.v:4.41-4.51"
  wire input 1 \rvfi_valid
  attribute \src "insn_c_or.v:22.25-22.38"
  wire width 32 output 14 \spec_mem_addr
  attribute \src "insn_c_or.v:23.25-23.39"
  wire width 4 output 15 \spec_mem_rmask
  attribute \src "insn_c_or.v:25.25-25.39"
  wire width 32 output 17 \spec_mem_wdata
  attribute \src "insn_c_or.v:24.25-24.39"
  wire width 4 output 16 \spec_mem_wmask
  attribute \src "insn_c_or.v:21.25-21.38"
  wire width 32 output 13 \spec_pc_wdata
  attribute \src "insn_c_or.v:19.41-19.53"
  wire width 5 output 11 \spec_rd_addr
  attribute \src "insn_c_or.v:20.25-20.38"
  wire width 32 output 12 \spec_rd_wdata
  attribute \src "insn_c_or.v:17.41-17.54"
  wire width 5 output 9 \spec_rs1_addr
  attribute \src "insn_c_or.v:18.41-18.54"
  wire width 5 output 10 \spec_rs2_addr
  attribute \src "insn_c_or.v:16.41-16.50"
  wire output 8 \spec_trap
  attribute \src "insn_c_or.v:15.41-15.51"
  wire output 7 \spec_valid
  attribute \src "insn_c_or.v:50.26-50.43"
  cell $add $add$insn_c_or.v:50$559
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 32
    connect \A \rvfi_pc_rdata
    connect \B 2'10
    connect \Y \spec_pc_wdata
  end
  attribute \src "insn_c_or.v:45.54-45.79"
  cell $eq $eq$insn_c_or.v:45$551
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [15:10]
    connect \B 6'100011
    connect \Y $eq$insn_c_or.v:45$551_Y
  end
  attribute \src "insn_c_or.v:45.83-45.104"
  cell $eq $eq$insn_c_or.v:45$553
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [6:5]
    connect \B 2'10
    connect \Y $eq$insn_c_or.v:45$553_Y
  end
  attribute \src "insn_c_or.v:45.108-45.129"
  cell $eq $eq$insn_c_or.v:45$555
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [1:0]
    connect \B 1'1
    connect \Y $eq$insn_c_or.v:45$555_Y
  end
  attribute \src "insn_c_or.v:45.23-45.50"
  cell $logic_and $logic_and$insn_c_or.v:45$550
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_valid
    connect \B $logic_not$insn_c_or.v:45$549_Y
    connect \Y $logic_and$insn_c_or.v:45$550_Y
  end
  attribute \src "insn_c_or.v:45.23-45.79"
  cell $logic_and $logic_and$insn_c_or.v:45$552
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_c_or.v:45$550_Y
    connect \B $eq$insn_c_or.v:45$551_Y
    connect \Y $logic_and$insn_c_or.v:45$552_Y
  end
  attribute \src "insn_c_or.v:45.23-45.104"
  cell $logic_and $logic_and$insn_c_or.v:45$554
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_c_or.v:45$552_Y
    connect \B $eq$insn_c_or.v:45$553_Y
    connect \Y $logic_and$insn_c_or.v:45$554_Y
  end
  attribute \src "insn_c_or.v:45.23-45.129"
  cell $logic_and $logic_and$insn_c_or.v:45$556
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_c_or.v:45$554_Y
    connect \B $eq$insn_c_or.v:45$555_Y
    connect \Y \spec_valid
  end
  attribute \src "insn_c_or.v:45.37-45.50"
  cell $logic_not $logic_not$insn_c_or.v:45$549
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 16'0000000000000000 \rvfi_insn [31:16] }
    connect \Y $logic_not$insn_c_or.v:45$549_Y
  end
  attribute \src "insn_c_or.v:44.26-44.57"
  cell $or $or$insn_c_or.v:44$548
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \rvfi_rs1_rdata
    connect \B \rvfi_rs2_rdata
    connect \Y \spec_rd_wdata
  end
  connect \insn_funct2 \rvfi_insn [6:5]
  connect \insn_funct6 \rvfi_insn [15:10]
  connect \insn_opcode \rvfi_insn [1:0]
  connect \insn_padding \rvfi_insn [31:16]
  connect \insn_rs1_rd \rvfi_insn [9:7]
  connect \insn_rs2 \rvfi_insn [4:2]
  connect \misa_ok 1'1
  connect \result \spec_rd_wdata
  connect \spec_mem_addr 0
  connect \spec_mem_rmask 4'0000
  connect \spec_mem_wdata 0
  connect \spec_mem_wmask 4'0000
  connect \spec_rd_addr { 2'01 \rvfi_insn [9:7] }
  connect \spec_rs1_addr { 2'01 \rvfi_insn [9:7] }
  connect \spec_rs2_addr { 2'01 \rvfi_insn [4:2] }
  connect \spec_trap 1'0
end
attribute \src "insn_c_slli.v:3.1-57.10"
module \rvfi_insn_c_slli
  attribute \src "insn_c_slli.v:44.54-44.76"
  wire $eq$insn_c_slli.v:44$565_Y
  attribute \src "insn_c_slli.v:44.80-44.101"
  wire $eq$insn_c_slli.v:44$567_Y
  attribute \src "insn_c_slli.v:44.23-44.50"
  wire $logic_and$insn_c_slli.v:44$564_Y
  attribute \src "insn_c_slli.v:44.23-44.76"
  wire $logic_and$insn_c_slli.v:44$566_Y
  attribute \src "insn_c_slli.v:44.23-44.101"
  wire $logic_and$insn_c_slli.v:44$568_Y
  attribute \src "insn_c_slli.v:44.37-44.50"
  wire $logic_not$insn_c_slli.v:44$563_Y
  attribute \src "insn_c_slli.v:44.106-44.120"
  wire $logic_not$insn_c_slli.v:44$569_Y
  attribute \src "insn_c_slli.v:47.26-47.51"
  wire $reduce_bool$insn_c_slli.v:47$572_Y
  attribute \src "insn_c_slli.v:31.14-31.25"
  wire width 3 \insn_funct3
  attribute \src "insn_c_slli.v:33.14-33.25"
  wire width 2 \insn_opcode
  wire width 16 \insn_padding
  attribute \src "insn_c_slli.v:32.14-32.25"
  wire width 5 \insn_rs1_rd
  attribute \src "insn_c_slli.v:30.14-30.24"
  wire width 6 \insn_shamt
  attribute \src "insn_c_slli.v:39.8-39.15"
  wire \misa_ok
  attribute \src "insn_c_slli.v:43.17-43.23"
  wire width 32 \result
  attribute \src "insn_c_slli.v:5.25-5.34"
  wire width 32 input 2 \rvfi_insn
  attribute \src "insn_c_slli.v:9.25-9.39"
  wire width 32 input 6 \rvfi_mem_rdata
  attribute \src "insn_c_slli.v:6.25-6.38"
  wire width 32 input 3 \rvfi_pc_rdata
  attribute \src "insn_c_slli.v:7.25-7.39"
  wire width 32 input 4 \rvfi_rs1_rdata
  attribute \src "insn_c_slli.v:8.25-8.39"
  wire width 32 input 5 \rvfi_rs2_rdata
  attribute \src "insn_c_slli.v:4.41-4.51"
  wire input 1 \rvfi_valid
  attribute \src "insn_c_slli.v:22.25-22.38"
  wire width 32 output 14 \spec_mem_addr
  attribute \src "insn_c_slli.v:23.25-23.39"
  wire width 4 output 15 \spec_mem_rmask
  attribute \src "insn_c_slli.v:25.25-25.39"
  wire width 32 output 17 \spec_mem_wdata
  attribute \src "insn_c_slli.v:24.25-24.39"
  wire width 4 output 16 \spec_mem_wmask
  attribute \src "insn_c_slli.v:21.25-21.38"
  wire width 32 output 13 \spec_pc_wdata
  attribute \src "insn_c_slli.v:19.41-19.53"
  wire width 5 output 11 \spec_rd_addr
  attribute \src "insn_c_slli.v:20.25-20.38"
  wire width 32 output 12 \spec_rd_wdata
  attribute \src "insn_c_slli.v:17.41-17.54"
  wire width 5 output 9 \spec_rs1_addr
  attribute \src "insn_c_slli.v:18.41-18.54"
  wire width 5 output 10 \spec_rs2_addr
  attribute \src "insn_c_slli.v:16.41-16.50"
  wire output 8 \spec_trap
  attribute \src "insn_c_slli.v:15.41-15.51"
  wire output 7 \spec_valid
  attribute \src "insn_c_slli.v:48.26-48.43"
  cell $add $add$insn_c_slli.v:48$574
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 32
    connect \A \rvfi_pc_rdata
    connect \B 2'10
    connect \Y \spec_pc_wdata
  end
  attribute \src "insn_c_slli.v:44.54-44.76"
  cell $logic_not $eq$insn_c_slli.v:44$565
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [15:13]
    connect \Y $eq$insn_c_slli.v:44$565_Y
  end
  attribute \src "insn_c_slli.v:44.80-44.101"
  cell $eq $eq$insn_c_slli.v:44$567
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [1:0]
    connect \B 2'10
    connect \Y $eq$insn_c_slli.v:44$567_Y
  end
  attribute \src "insn_c_slli.v:44.23-44.50"
  cell $logic_and $logic_and$insn_c_slli.v:44$564
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_valid
    connect \B $logic_not$insn_c_slli.v:44$563_Y
    connect \Y $logic_and$insn_c_slli.v:44$564_Y
  end
  attribute \src "insn_c_slli.v:44.23-44.76"
  cell $logic_and $logic_and$insn_c_slli.v:44$566
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_c_slli.v:44$564_Y
    connect \B $eq$insn_c_slli.v:44$565_Y
    connect \Y $logic_and$insn_c_slli.v:44$566_Y
  end
  attribute \src "insn_c_slli.v:44.23-44.101"
  cell $logic_and $logic_and$insn_c_slli.v:44$568
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_c_slli.v:44$566_Y
    connect \B $eq$insn_c_slli.v:44$567_Y
    connect \Y $logic_and$insn_c_slli.v:44$568_Y
  end
  attribute \src "insn_c_slli.v:44.23-44.133"
  cell $logic_and $logic_and$insn_c_slli.v:44$571
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_c_slli.v:44$568_Y
    connect \B $logic_not$insn_c_slli.v:44$569_Y
    connect \Y \spec_valid
  end
  attribute \src "insn_c_slli.v:44.37-44.50"
  cell $logic_not $logic_not$insn_c_slli.v:44$563
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 16'0000000000000000 \rvfi_insn [31:16] }
    connect \Y $logic_not$insn_c_slli.v:44$563_Y
  end
  attribute \src "insn_c_slli.v:44.106-44.120"
  cell $logic_not $logic_not$insn_c_slli.v:44$569
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [12]
    connect \Y $logic_not$insn_c_slli.v:44$569_Y
  end
  attribute \src "insn_c_slli.v:47.26-47.51"
  cell $reduce_bool $reduce_bool$insn_c_slli.v:47$572
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [11:7]
    connect \Y $reduce_bool$insn_c_slli.v:47$572_Y
  end
  attribute \src "insn_c_slli.v:43.26-43.54"
  cell $shl $shl$insn_c_slli.v:43$562
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 32
    connect \A \rvfi_rs1_rdata
    connect \B { \rvfi_insn [12] \rvfi_insn [6:2] }
    connect \Y \result
  end
  attribute \src "insn_c_slli.v:47.26-47.51"
  cell $mux $ternary$insn_c_slli.v:47$573
    parameter \WIDTH 32
    connect \A 0
    connect \B \result
    connect \S $reduce_bool$insn_c_slli.v:47$572_Y
    connect \Y \spec_rd_wdata
  end
  connect \insn_funct3 \rvfi_insn [15:13]
  connect \insn_opcode \rvfi_insn [1:0]
  connect \insn_padding \rvfi_insn [31:16]
  connect \insn_rs1_rd \rvfi_insn [11:7]
  connect \insn_shamt { \rvfi_insn [12] \rvfi_insn [6:2] }
  connect \misa_ok 1'1
  connect \spec_mem_addr 0
  connect \spec_mem_rmask 4'0000
  connect \spec_mem_wdata 0
  connect \spec_mem_wmask 4'0000
  connect \spec_rd_addr \rvfi_insn [11:7]
  connect \spec_rs1_addr \rvfi_insn [11:7]
  connect \spec_rs2_addr 5'00000
  connect \spec_trap 1'0
end
attribute \src "insn_c_srai.v:3.1-58.10"
module \rvfi_insn_c_srai
  attribute \src "insn_c_srai.v:45.54-45.76"
  wire $eq$insn_c_srai.v:45$580_Y
  attribute \src "insn_c_srai.v:45.80-45.101"
  wire $eq$insn_c_srai.v:45$582_Y
  attribute \src "insn_c_srai.v:45.105-45.126"
  wire $eq$insn_c_srai.v:45$584_Y
  attribute \src "insn_c_srai.v:45.23-45.50"
  wire $logic_and$insn_c_srai.v:45$579_Y
  attribute \src "insn_c_srai.v:45.23-45.76"
  wire $logic_and$insn_c_srai.v:45$581_Y
  attribute \src "insn_c_srai.v:45.23-45.101"
  wire $logic_and$insn_c_srai.v:45$583_Y
  attribute \src "insn_c_srai.v:45.23-45.126"
  wire $logic_and$insn_c_srai.v:45$585_Y
  attribute \src "insn_c_srai.v:45.37-45.50"
  wire $logic_not$insn_c_srai.v:45$578_Y
  attribute \src "insn_c_srai.v:45.131-45.145"
  wire $logic_not$insn_c_srai.v:45$586_Y
  attribute \src "insn_c_srai.v:32.14-32.25"
  wire width 2 \insn_funct2
  attribute \src "insn_c_srai.v:31.14-31.25"
  wire width 3 \insn_funct3
  attribute \src "insn_c_srai.v:34.14-34.25"
  wire width 2 \insn_opcode
  wire width 16 \insn_padding
  wire width 3 \insn_rs1_rd
  attribute \src "insn_c_srai.v:30.14-30.24"
  wire width 6 \insn_shamt
  attribute \src "insn_c_srai.v:40.8-40.15"
  wire \misa_ok
  attribute \src "insn_c_srai.v:44.17-44.23"
  wire width 32 \result
  attribute \src "insn_c_srai.v:5.25-5.34"
  wire width 32 input 2 \rvfi_insn
  attribute \src "insn_c_srai.v:9.25-9.39"
  wire width 32 input 6 \rvfi_mem_rdata
  attribute \src "insn_c_srai.v:6.25-6.38"
  wire width 32 input 3 \rvfi_pc_rdata
  attribute \src "insn_c_srai.v:7.25-7.39"
  wire width 32 input 4 \rvfi_rs1_rdata
  attribute \src "insn_c_srai.v:8.25-8.39"
  wire width 32 input 5 \rvfi_rs2_rdata
  attribute \src "insn_c_srai.v:4.41-4.51"
  wire input 1 \rvfi_valid
  attribute \src "insn_c_srai.v:22.25-22.38"
  wire width 32 output 14 \spec_mem_addr
  attribute \src "insn_c_srai.v:23.25-23.39"
  wire width 4 output 15 \spec_mem_rmask
  attribute \src "insn_c_srai.v:25.25-25.39"
  wire width 32 output 17 \spec_mem_wdata
  attribute \src "insn_c_srai.v:24.25-24.39"
  wire width 4 output 16 \spec_mem_wmask
  attribute \src "insn_c_srai.v:21.25-21.38"
  wire width 32 output 13 \spec_pc_wdata
  attribute \src "insn_c_srai.v:19.41-19.53"
  wire width 5 output 11 \spec_rd_addr
  attribute \src "insn_c_srai.v:20.25-20.38"
  wire width 32 output 12 \spec_rd_wdata
  attribute \src "insn_c_srai.v:17.41-17.54"
  wire width 5 output 9 \spec_rs1_addr
  attribute \src "insn_c_srai.v:18.41-18.54"
  wire width 5 output 10 \spec_rs2_addr
  attribute \src "insn_c_srai.v:16.41-16.50"
  wire output 8 \spec_trap
  attribute \src "insn_c_srai.v:15.41-15.51"
  wire output 7 \spec_valid
  attribute \src "insn_c_srai.v:49.26-49.43"
  cell $add $add$insn_c_srai.v:49$591
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 32
    connect \A \rvfi_pc_rdata
    connect \B 2'10
    connect \Y \spec_pc_wdata
  end
  attribute \src "insn_c_srai.v:45.54-45.76"
  cell $eq $eq$insn_c_srai.v:45$580
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [15:13]
    connect \B 3'100
    connect \Y $eq$insn_c_srai.v:45$580_Y
  end
  attribute \src "insn_c_srai.v:45.80-45.101"
  cell $eq $eq$insn_c_srai.v:45$582
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [11:10]
    connect \B 1'1
    connect \Y $eq$insn_c_srai.v:45$582_Y
  end
  attribute \src "insn_c_srai.v:45.105-45.126"
  cell $eq $eq$insn_c_srai.v:45$584
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [1:0]
    connect \B 1'1
    connect \Y $eq$insn_c_srai.v:45$584_Y
  end
  attribute \src "insn_c_srai.v:45.23-45.50"
  cell $logic_and $logic_and$insn_c_srai.v:45$579
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_valid
    connect \B $logic_not$insn_c_srai.v:45$578_Y
    connect \Y $logic_and$insn_c_srai.v:45$579_Y
  end
  attribute \src "insn_c_srai.v:45.23-45.76"
  cell $logic_and $logic_and$insn_c_srai.v:45$581
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_c_srai.v:45$579_Y
    connect \B $eq$insn_c_srai.v:45$580_Y
    connect \Y $logic_and$insn_c_srai.v:45$581_Y
  end
  attribute \src "insn_c_srai.v:45.23-45.101"
  cell $logic_and $logic_and$insn_c_srai.v:45$583
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_c_srai.v:45$581_Y
    connect \B $eq$insn_c_srai.v:45$582_Y
    connect \Y $logic_and$insn_c_srai.v:45$583_Y
  end
  attribute \src "insn_c_srai.v:45.23-45.126"
  cell $logic_and $logic_and$insn_c_srai.v:45$585
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_c_srai.v:45$583_Y
    connect \B $eq$insn_c_srai.v:45$584_Y
    connect \Y $logic_and$insn_c_srai.v:45$585_Y
  end
  attribute \src "insn_c_srai.v:45.23-45.158"
  cell $logic_and $logic_and$insn_c_srai.v:45$588
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_c_srai.v:45$585_Y
    connect \B $logic_not$insn_c_srai.v:45$586_Y
    connect \Y \spec_valid
  end
  attribute \src "insn_c_srai.v:45.37-45.50"
  cell $logic_not $logic_not$insn_c_srai.v:45$578
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 16'0000000000000000 \rvfi_insn [31:16] }
    connect \Y $logic_not$insn_c_srai.v:45$578_Y
  end
  attribute \src "insn_c_srai.v:45.131-45.145"
  cell $logic_not $logic_not$insn_c_srai.v:45$586
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [12]
    connect \Y $logic_not$insn_c_srai.v:45$586_Y
  end
  attribute \src "insn_c_srai.v:44.26-44.64"
  cell $sshr $sshr$insn_c_srai.v:44$577
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 32
    connect \A \rvfi_rs1_rdata
    connect \B { \rvfi_insn [12] \rvfi_insn [6:2] }
    connect \Y \spec_rd_wdata
  end
  connect \insn_funct2 \rvfi_insn [11:10]
  connect \insn_funct3 \rvfi_insn [15:13]
  connect \insn_opcode \rvfi_insn [1:0]
  connect \insn_padding \rvfi_insn [31:16]
  connect \insn_rs1_rd \rvfi_insn [9:7]
  connect \insn_shamt { \rvfi_insn [12] \rvfi_insn [6:2] }
  connect \misa_ok 1'1
  connect \result \spec_rd_wdata
  connect \spec_mem_addr 0
  connect \spec_mem_rmask 4'0000
  connect \spec_mem_wdata 0
  connect \spec_mem_wmask 4'0000
  connect \spec_rd_addr { 2'01 \rvfi_insn [9:7] }
  connect \spec_rs1_addr { 2'01 \rvfi_insn [9:7] }
  connect \spec_rs2_addr 5'00000
  connect \spec_trap 1'0
end
attribute \src "insn_c_srli.v:3.1-58.10"
module \rvfi_insn_c_srli
  attribute \src "insn_c_srli.v:45.54-45.76"
  wire $eq$insn_c_srli.v:45$597_Y
  attribute \src "insn_c_srli.v:45.80-45.101"
  wire $eq$insn_c_srli.v:45$599_Y
  attribute \src "insn_c_srli.v:45.105-45.126"
  wire $eq$insn_c_srli.v:45$601_Y
  attribute \src "insn_c_srli.v:45.23-45.50"
  wire $logic_and$insn_c_srli.v:45$596_Y
  attribute \src "insn_c_srli.v:45.23-45.76"
  wire $logic_and$insn_c_srli.v:45$598_Y
  attribute \src "insn_c_srli.v:45.23-45.101"
  wire $logic_and$insn_c_srli.v:45$600_Y
  attribute \src "insn_c_srli.v:45.23-45.126"
  wire $logic_and$insn_c_srli.v:45$602_Y
  attribute \src "insn_c_srli.v:45.37-45.50"
  wire $logic_not$insn_c_srli.v:45$595_Y
  attribute \src "insn_c_srli.v:45.131-45.145"
  wire $logic_not$insn_c_srli.v:45$603_Y
  attribute \src "insn_c_srli.v:32.14-32.25"
  wire width 2 \insn_funct2
  attribute \src "insn_c_srli.v:31.14-31.25"
  wire width 3 \insn_funct3
  attribute \src "insn_c_srli.v:34.14-34.25"
  wire width 2 \insn_opcode
  wire width 16 \insn_padding
  wire width 3 \insn_rs1_rd
  attribute \src "insn_c_srli.v:30.14-30.24"
  wire width 6 \insn_shamt
  attribute \src "insn_c_srli.v:40.8-40.15"
  wire \misa_ok
  attribute \src "insn_c_srli.v:44.17-44.23"
  wire width 32 \result
  attribute \src "insn_c_srli.v:5.25-5.34"
  wire width 32 input 2 \rvfi_insn
  attribute \src "insn_c_srli.v:9.25-9.39"
  wire width 32 input 6 \rvfi_mem_rdata
  attribute \src "insn_c_srli.v:6.25-6.38"
  wire width 32 input 3 \rvfi_pc_rdata
  attribute \src "insn_c_srli.v:7.25-7.39"
  wire width 32 input 4 \rvfi_rs1_rdata
  attribute \src "insn_c_srli.v:8.25-8.39"
  wire width 32 input 5 \rvfi_rs2_rdata
  attribute \src "insn_c_srli.v:4.41-4.51"
  wire input 1 \rvfi_valid
  attribute \src "insn_c_srli.v:22.25-22.38"
  wire width 32 output 14 \spec_mem_addr
  attribute \src "insn_c_srli.v:23.25-23.39"
  wire width 4 output 15 \spec_mem_rmask
  attribute \src "insn_c_srli.v:25.25-25.39"
  wire width 32 output 17 \spec_mem_wdata
  attribute \src "insn_c_srli.v:24.25-24.39"
  wire width 4 output 16 \spec_mem_wmask
  attribute \src "insn_c_srli.v:21.25-21.38"
  wire width 32 output 13 \spec_pc_wdata
  attribute \src "insn_c_srli.v:19.41-19.53"
  wire width 5 output 11 \spec_rd_addr
  attribute \src "insn_c_srli.v:20.25-20.38"
  wire width 32 output 12 \spec_rd_wdata
  attribute \src "insn_c_srli.v:17.41-17.54"
  wire width 5 output 9 \spec_rs1_addr
  attribute \src "insn_c_srli.v:18.41-18.54"
  wire width 5 output 10 \spec_rs2_addr
  attribute \src "insn_c_srli.v:16.41-16.50"
  wire output 8 \spec_trap
  attribute \src "insn_c_srli.v:15.41-15.51"
  wire output 7 \spec_valid
  attribute \src "insn_c_srli.v:49.26-49.43"
  cell $add $add$insn_c_srli.v:49$608
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 32
    connect \A \rvfi_pc_rdata
    connect \B 2'10
    connect \Y \spec_pc_wdata
  end
  attribute \src "insn_c_srli.v:45.54-45.76"
  cell $eq $eq$insn_c_srli.v:45$597
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [15:13]
    connect \B 3'100
    connect \Y $eq$insn_c_srli.v:45$597_Y
  end
  attribute \src "insn_c_srli.v:45.80-45.101"
  cell $logic_not $eq$insn_c_srli.v:45$599
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [11:10]
    connect \Y $eq$insn_c_srli.v:45$599_Y
  end
  attribute \src "insn_c_srli.v:45.105-45.126"
  cell $eq $eq$insn_c_srli.v:45$601
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [1:0]
    connect \B 1'1
    connect \Y $eq$insn_c_srli.v:45$601_Y
  end
  attribute \src "insn_c_srli.v:45.23-45.50"
  cell $logic_and $logic_and$insn_c_srli.v:45$596
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_valid
    connect \B $logic_not$insn_c_srli.v:45$595_Y
    connect \Y $logic_and$insn_c_srli.v:45$596_Y
  end
  attribute \src "insn_c_srli.v:45.23-45.76"
  cell $logic_and $logic_and$insn_c_srli.v:45$598
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_c_srli.v:45$596_Y
    connect \B $eq$insn_c_srli.v:45$597_Y
    connect \Y $logic_and$insn_c_srli.v:45$598_Y
  end
  attribute \src "insn_c_srli.v:45.23-45.101"
  cell $logic_and $logic_and$insn_c_srli.v:45$600
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_c_srli.v:45$598_Y
    connect \B $eq$insn_c_srli.v:45$599_Y
    connect \Y $logic_and$insn_c_srli.v:45$600_Y
  end
  attribute \src "insn_c_srli.v:45.23-45.126"
  cell $logic_and $logic_and$insn_c_srli.v:45$602
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_c_srli.v:45$600_Y
    connect \B $eq$insn_c_srli.v:45$601_Y
    connect \Y $logic_and$insn_c_srli.v:45$602_Y
  end
  attribute \src "insn_c_srli.v:45.23-45.158"
  cell $logic_and $logic_and$insn_c_srli.v:45$605
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_c_srli.v:45$602_Y
    connect \B $logic_not$insn_c_srli.v:45$603_Y
    connect \Y \spec_valid
  end
  attribute \src "insn_c_srli.v:45.37-45.50"
  cell $logic_not $logic_not$insn_c_srli.v:45$595
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 16'0000000000000000 \rvfi_insn [31:16] }
    connect \Y $logic_not$insn_c_srli.v:45$595_Y
  end
  attribute \src "insn_c_srli.v:45.131-45.145"
  cell $logic_not $logic_not$insn_c_srli.v:45$603
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [12]
    connect \Y $logic_not$insn_c_srli.v:45$603_Y
  end
  attribute \src "insn_c_srli.v:44.26-44.54"
  cell $shr $shr$insn_c_srli.v:44$594
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 32
    connect \A \rvfi_rs1_rdata
    connect \B { \rvfi_insn [12] \rvfi_insn [6:2] }
    connect \Y \spec_rd_wdata
  end
  connect \insn_funct2 \rvfi_insn [11:10]
  connect \insn_funct3 \rvfi_insn [15:13]
  connect \insn_opcode \rvfi_insn [1:0]
  connect \insn_padding \rvfi_insn [31:16]
  connect \insn_rs1_rd \rvfi_insn [9:7]
  connect \insn_shamt { \rvfi_insn [12] \rvfi_insn [6:2] }
  connect \misa_ok 1'1
  connect \result \spec_rd_wdata
  connect \spec_mem_addr 0
  connect \spec_mem_rmask 4'0000
  connect \spec_mem_wdata 0
  connect \spec_mem_wmask 4'0000
  connect \spec_rd_addr { 2'01 \rvfi_insn [9:7] }
  connect \spec_rs1_addr { 2'01 \rvfi_insn [9:7] }
  connect \spec_rs2_addr 5'00000
  connect \spec_trap 1'0
end
attribute \src "insn_c_sub.v:3.1-58.10"
module \rvfi_insn_c_sub
  attribute \src "insn_c_sub.v:45.54-45.79"
  wire $eq$insn_c_sub.v:45$614_Y
  attribute \src "insn_c_sub.v:45.83-45.104"
  wire $eq$insn_c_sub.v:45$616_Y
  attribute \src "insn_c_sub.v:45.108-45.129"
  wire $eq$insn_c_sub.v:45$618_Y
  attribute \src "insn_c_sub.v:45.23-45.50"
  wire $logic_and$insn_c_sub.v:45$613_Y
  attribute \src "insn_c_sub.v:45.23-45.79"
  wire $logic_and$insn_c_sub.v:45$615_Y
  attribute \src "insn_c_sub.v:45.23-45.104"
  wire $logic_and$insn_c_sub.v:45$617_Y
  attribute \src "insn_c_sub.v:45.37-45.50"
  wire $logic_not$insn_c_sub.v:45$612_Y
  attribute \src "insn_c_sub.v:31.14-31.25"
  wire width 2 \insn_funct2
  attribute \src "insn_c_sub.v:30.14-30.25"
  wire width 6 \insn_funct6
  attribute \src "insn_c_sub.v:34.14-34.25"
  wire width 2 \insn_opcode
  wire width 16 \insn_padding
  wire width 3 \insn_rs1_rd
  wire width 3 \insn_rs2
  attribute \src "insn_c_sub.v:40.8-40.15"
  wire \misa_ok
  attribute \src "insn_c_sub.v:44.17-44.23"
  wire width 32 \result
  attribute \src "insn_c_sub.v:5.25-5.34"
  wire width 32 input 2 \rvfi_insn
  attribute \src "insn_c_sub.v:9.25-9.39"
  wire width 32 input 6 \rvfi_mem_rdata
  attribute \src "insn_c_sub.v:6.25-6.38"
  wire width 32 input 3 \rvfi_pc_rdata
  attribute \src "insn_c_sub.v:7.25-7.39"
  wire width 32 input 4 \rvfi_rs1_rdata
  attribute \src "insn_c_sub.v:8.25-8.39"
  wire width 32 input 5 \rvfi_rs2_rdata
  attribute \src "insn_c_sub.v:4.41-4.51"
  wire input 1 \rvfi_valid
  attribute \src "insn_c_sub.v:22.25-22.38"
  wire width 32 output 14 \spec_mem_addr
  attribute \src "insn_c_sub.v:23.25-23.39"
  wire width 4 output 15 \spec_mem_rmask
  attribute \src "insn_c_sub.v:25.25-25.39"
  wire width 32 output 17 \spec_mem_wdata
  attribute \src "insn_c_sub.v:24.25-24.39"
  wire width 4 output 16 \spec_mem_wmask
  attribute \src "insn_c_sub.v:21.25-21.38"
  wire width 32 output 13 \spec_pc_wdata
  attribute \src "insn_c_sub.v:19.41-19.53"
  wire width 5 output 11 \spec_rd_addr
  attribute \src "insn_c_sub.v:20.25-20.38"
  wire width 32 output 12 \spec_rd_wdata
  attribute \src "insn_c_sub.v:17.41-17.54"
  wire width 5 output 9 \spec_rs1_addr
  attribute \src "insn_c_sub.v:18.41-18.54"
  wire width 5 output 10 \spec_rs2_addr
  attribute \src "insn_c_sub.v:16.41-16.50"
  wire output 8 \spec_trap
  attribute \src "insn_c_sub.v:15.41-15.51"
  wire output 7 \spec_valid
  attribute \src "insn_c_sub.v:50.26-50.43"
  cell $add $add$insn_c_sub.v:50$622
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 32
    connect \A \rvfi_pc_rdata
    connect \B 2'10
    connect \Y \spec_pc_wdata
  end
  attribute \src "insn_c_sub.v:45.54-45.79"
  cell $eq $eq$insn_c_sub.v:45$614
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [15:10]
    connect \B 6'100011
    connect \Y $eq$insn_c_sub.v:45$614_Y
  end
  attribute \src "insn_c_sub.v:45.83-45.104"
  cell $logic_not $eq$insn_c_sub.v:45$616
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [6:5]
    connect \Y $eq$insn_c_sub.v:45$616_Y
  end
  attribute \src "insn_c_sub.v:45.108-45.129"
  cell $eq $eq$insn_c_sub.v:45$618
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [1:0]
    connect \B 1'1
    connect \Y $eq$insn_c_sub.v:45$618_Y
  end
  attribute \src "insn_c_sub.v:45.23-45.50"
  cell $logic_and $logic_and$insn_c_sub.v:45$613
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_valid
    connect \B $logic_not$insn_c_sub.v:45$612_Y
    connect \Y $logic_and$insn_c_sub.v:45$613_Y
  end
  attribute \src "insn_c_sub.v:45.23-45.79"
  cell $logic_and $logic_and$insn_c_sub.v:45$615
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_c_sub.v:45$613_Y
    connect \B $eq$insn_c_sub.v:45$614_Y
    connect \Y $logic_and$insn_c_sub.v:45$615_Y
  end
  attribute \src "insn_c_sub.v:45.23-45.104"
  cell $logic_and $logic_and$insn_c_sub.v:45$617
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_c_sub.v:45$615_Y
    connect \B $eq$insn_c_sub.v:45$616_Y
    connect \Y $logic_and$insn_c_sub.v:45$617_Y
  end
  attribute \src "insn_c_sub.v:45.23-45.129"
  cell $logic_and $logic_and$insn_c_sub.v:45$619
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_c_sub.v:45$617_Y
    connect \B $eq$insn_c_sub.v:45$618_Y
    connect \Y \spec_valid
  end
  attribute \src "insn_c_sub.v:45.37-45.50"
  cell $logic_not $logic_not$insn_c_sub.v:45$612
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 16'0000000000000000 \rvfi_insn [31:16] }
    connect \Y $logic_not$insn_c_sub.v:45$612_Y
  end
  attribute \src "insn_c_sub.v:44.26-44.57"
  cell $sub $sub$insn_c_sub.v:44$611
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \rvfi_rs1_rdata
    connect \B \rvfi_rs2_rdata
    connect \Y \spec_rd_wdata
  end
  connect \insn_funct2 \rvfi_insn [6:5]
  connect \insn_funct6 \rvfi_insn [15:10]
  connect \insn_opcode \rvfi_insn [1:0]
  connect \insn_padding \rvfi_insn [31:16]
  connect \insn_rs1_rd \rvfi_insn [9:7]
  connect \insn_rs2 \rvfi_insn [4:2]
  connect \misa_ok 1'1
  connect \result \spec_rd_wdata
  connect \spec_mem_addr 0
  connect \spec_mem_rmask 4'0000
  connect \spec_mem_wdata 0
  connect \spec_mem_wmask 4'0000
  connect \spec_rd_addr { 2'01 \rvfi_insn [9:7] }
  connect \spec_rs1_addr { 2'01 \rvfi_insn [9:7] }
  connect \spec_rs2_addr { 2'01 \rvfi_insn [4:2] }
  connect \spec_trap 1'0
end
attribute \src "insn_c_sw.v:3.1-69.10"
module \rvfi_insn_c_sw
  attribute \src "insn_c_sw.v:53.24-53.36"
  wire width 32 $and$insn_c_sw.v:53$639_Y
  attribute \src "insn_c_sw.v:46.54-46.76"
  wire $eq$insn_c_sw.v:46$628_Y
  attribute \src "insn_c_sw.v:46.80-46.101"
  wire $eq$insn_c_sw.v:46$630_Y
  attribute \src "insn_c_sw.v:46.23-46.50"
  wire $logic_and$insn_c_sw.v:46$627_Y
  attribute \src "insn_c_sw.v:46.23-46.76"
  wire $logic_and$insn_c_sw.v:46$629_Y
  attribute \src "insn_c_sw.v:46.37-46.50"
  wire $logic_not$insn_c_sw.v:46$626_Y
  attribute \src "insn_c_sw.v:51.46-51.68"
  wire width 32 $mul$insn_c_sw.v:51$636_Y
  attribute \src "insn_c_sw.v:50.44-50.62"
  wire width 32 $sub$insn_c_sw.v:50$633_Y
  attribute \src "insn_c_sw.v:44.17-44.21"
  wire width 32 \addr
  attribute \src "insn_c_sw.v:31.14-31.25"
  wire width 3 \insn_funct3
  wire width 7 \insn_imm
  attribute \src "insn_c_sw.v:34.14-34.25"
  wire width 2 \insn_opcode
  wire width 16 \insn_padding
  wire width 3 \insn_rs1
  wire width 3 \insn_rs2
  attribute \src "insn_c_sw.v:40.8-40.15"
  wire \misa_ok
  attribute \src "insn_c_sw.v:5.25-5.34"
  wire width 32 input 2 \rvfi_insn
  attribute \src "insn_c_sw.v:9.25-9.39"
  wire width 32 input 6 \rvfi_mem_rdata
  attribute \src "insn_c_sw.v:6.25-6.38"
  wire width 32 input 3 \rvfi_pc_rdata
  attribute \src "insn_c_sw.v:7.25-7.39"
  wire width 32 input 4 \rvfi_rs1_rdata
  attribute \src "insn_c_sw.v:8.25-8.39"
  wire width 32 input 5 \rvfi_rs2_rdata
  attribute \src "insn_c_sw.v:4.41-4.51"
  wire input 1 \rvfi_valid
  attribute \src "insn_c_sw.v:22.25-22.38"
  wire width 32 output 14 \spec_mem_addr
  attribute \src "insn_c_sw.v:23.25-23.39"
  wire width 4 output 15 \spec_mem_rmask
  attribute \src "insn_c_sw.v:25.25-25.39"
  wire width 32 output 17 \spec_mem_wdata
  attribute \src "insn_c_sw.v:24.25-24.39"
  wire width 4 output 16 \spec_mem_wmask
  attribute \src "insn_c_sw.v:21.25-21.38"
  wire width 32 output 13 \spec_pc_wdata
  attribute \src "insn_c_sw.v:19.41-19.53"
  wire width 5 output 11 \spec_rd_addr
  attribute \src "insn_c_sw.v:20.25-20.38"
  wire width 32 output 12 \spec_rd_wdata
  attribute \src "insn_c_sw.v:17.41-17.54"
  wire width 5 output 9 \spec_rs1_addr
  attribute \src "insn_c_sw.v:18.41-18.54"
  wire width 5 output 10 \spec_rs2_addr
  attribute \src "insn_c_sw.v:16.41-16.50"
  wire output 8 \spec_trap
  attribute \src "insn_c_sw.v:15.41-15.51"
  wire output 7 \spec_valid
  attribute \src "insn_c_sw.v:44.24-44.49"
  cell $add $add$insn_c_sw.v:44$625
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 32
    connect \A \rvfi_rs1_rdata
    connect \B { \rvfi_insn [5] \rvfi_insn [12:10] \rvfi_insn [6] 2'00 }
    connect \Y \addr
  end
  attribute \src "insn_c_sw.v:52.26-52.43"
  cell $add $add$insn_c_sw.v:52$638
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 32
    connect \A \rvfi_pc_rdata
    connect \B 2'10
    connect \Y \spec_pc_wdata
  end
  attribute \src "insn_c_sw.v:49.26-49.42"
  cell $and $and$insn_c_sw.v:49$632
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \addr
    connect \B 32'11111111111111111111111111111100
    connect \Y \spec_mem_addr
  end
  attribute \src "insn_c_sw.v:53.24-53.36"
  cell $and $and$insn_c_sw.v:53$639
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 32
    connect \A \addr
    connect \B 2'11
    connect \Y $and$insn_c_sw.v:53$639_Y
  end
  attribute \src "insn_c_sw.v:46.54-46.76"
  cell $eq $eq$insn_c_sw.v:46$628
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [15:13]
    connect \B 3'110
    connect \Y $eq$insn_c_sw.v:46$628_Y
  end
  attribute \src "insn_c_sw.v:46.80-46.101"
  cell $logic_not $eq$insn_c_sw.v:46$630
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [1:0]
    connect \Y $eq$insn_c_sw.v:46$630_Y
  end
  attribute \src "insn_c_sw.v:46.23-46.50"
  cell $logic_and $logic_and$insn_c_sw.v:46$627
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_valid
    connect \B $logic_not$insn_c_sw.v:46$626_Y
    connect \Y $logic_and$insn_c_sw.v:46$627_Y
  end
  attribute \src "insn_c_sw.v:46.23-46.76"
  cell $logic_and $logic_and$insn_c_sw.v:46$629
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_c_sw.v:46$627_Y
    connect \B $eq$insn_c_sw.v:46$628_Y
    connect \Y $logic_and$insn_c_sw.v:46$629_Y
  end
  attribute \src "insn_c_sw.v:46.23-46.101"
  cell $logic_and $logic_and$insn_c_sw.v:46$631
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_c_sw.v:46$629_Y
    connect \B $eq$insn_c_sw.v:46$630_Y
    connect \Y \spec_valid
  end
  attribute \src "insn_c_sw.v:46.37-46.50"
  cell $logic_not $logic_not$insn_c_sw.v:46$626
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 16'0000000000000000 \rvfi_insn [31:16] }
    connect \Y $logic_not$insn_c_sw.v:46$626_Y
  end
  attribute \src "insn_c_sw.v:51.46-51.68"
  cell $mul $mul$insn_c_sw.v:51$636
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A 4'1000
    connect \B $sub$insn_c_sw.v:50$633_Y
    connect \Y $mul$insn_c_sw.v:51$636_Y
  end
  attribute \src "insn_c_sw.v:53.23-53.42"
  cell $reduce_bool $ne$insn_c_sw.v:53$640
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $and$insn_c_sw.v:53$639_Y
    connect \Y \spec_trap
  end
  attribute \src "insn_c_sw.v:50.27-50.63"
  cell $shl $shl$insn_c_sw.v:50$634
    parameter \A_SIGNED 1
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 4
    connect \A 5'01111
    connect \B $sub$insn_c_sw.v:50$633_Y
    connect \Y \spec_mem_wmask
  end
  attribute \src "insn_c_sw.v:51.27-51.69"
  cell $shl $shl$insn_c_sw.v:51$637
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \rvfi_rs2_rdata
    connect \B $mul$insn_c_sw.v:51$636_Y
    connect \Y \spec_mem_wdata
  end
  attribute \src "insn_c_sw.v:50.44-50.62"
  cell $sub $sub$insn_c_sw.v:50$633
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \addr
    connect \B \spec_mem_addr
    connect \Y $sub$insn_c_sw.v:50$633_Y
  end
  connect \insn_funct3 \rvfi_insn [15:13]
  connect \insn_imm { \rvfi_insn [5] \rvfi_insn [12:10] \rvfi_insn [6] 2'00 }
  connect \insn_opcode \rvfi_insn [1:0]
  connect \insn_padding \rvfi_insn [31:16]
  connect \insn_rs1 \rvfi_insn [9:7]
  connect \insn_rs2 \rvfi_insn [4:2]
  connect \misa_ok 1'1
  connect \spec_mem_rmask 4'0000
  connect \spec_rd_addr 5'00000
  connect \spec_rd_wdata 0
  connect \spec_rs1_addr { 2'01 \rvfi_insn [9:7] }
  connect \spec_rs2_addr { 2'01 \rvfi_insn [4:2] }
end
attribute \src "insn_c_swsp.v:3.1-69.10"
module \rvfi_insn_c_swsp
  attribute \src "insn_c_swsp.v:52.24-52.36"
  wire width 32 $and$insn_c_swsp.v:52$658_Y
  attribute \src "insn_c_swsp.v:45.54-45.76"
  wire $eq$insn_c_swsp.v:45$647_Y
  attribute \src "insn_c_swsp.v:45.80-45.101"
  wire $eq$insn_c_swsp.v:45$649_Y
  attribute \src "insn_c_swsp.v:45.23-45.50"
  wire $logic_and$insn_c_swsp.v:45$646_Y
  attribute \src "insn_c_swsp.v:45.23-45.76"
  wire $logic_and$insn_c_swsp.v:45$648_Y
  attribute \src "insn_c_swsp.v:45.37-45.50"
  wire $logic_not$insn_c_swsp.v:45$645_Y
  attribute \src "insn_c_swsp.v:50.46-50.68"
  wire width 32 $mul$insn_c_swsp.v:50$655_Y
  attribute \src "insn_c_swsp.v:49.44-49.62"
  wire width 32 $sub$insn_c_swsp.v:49$652_Y
  attribute \src "insn_c_swsp.v:44.17-44.21"
  wire width 32 \addr
  attribute \src "insn_c_swsp.v:31.14-31.25"
  wire width 3 \insn_funct3
  wire width 8 \insn_imm
  attribute \src "insn_c_swsp.v:33.14-33.25"
  wire width 2 \insn_opcode
  wire width 16 \insn_padding
  attribute \src "insn_c_swsp.v:32.14-32.22"
  wire width 5 \insn_rs2
  attribute \src "insn_c_swsp.v:39.8-39.15"
  wire \misa_ok
  attribute \src "insn_c_swsp.v:5.25-5.34"
  wire width 32 input 2 \rvfi_insn
  attribute \src "insn_c_swsp.v:9.25-9.39"
  wire width 32 input 6 \rvfi_mem_rdata
  attribute \src "insn_c_swsp.v:6.25-6.38"
  wire width 32 input 3 \rvfi_pc_rdata
  attribute \src "insn_c_swsp.v:7.25-7.39"
  wire width 32 input 4 \rvfi_rs1_rdata
  attribute \src "insn_c_swsp.v:8.25-8.39"
  wire width 32 input 5 \rvfi_rs2_rdata
  attribute \src "insn_c_swsp.v:4.41-4.51"
  wire input 1 \rvfi_valid
  attribute \src "insn_c_swsp.v:22.25-22.38"
  wire width 32 output 14 \spec_mem_addr
  attribute \src "insn_c_swsp.v:23.25-23.39"
  wire width 4 output 15 \spec_mem_rmask
  attribute \src "insn_c_swsp.v:25.25-25.39"
  wire width 32 output 17 \spec_mem_wdata
  attribute \src "insn_c_swsp.v:24.25-24.39"
  wire width 4 output 16 \spec_mem_wmask
  attribute \src "insn_c_swsp.v:21.25-21.38"
  wire width 32 output 13 \spec_pc_wdata
  attribute \src "insn_c_swsp.v:19.41-19.53"
  wire width 5 output 11 \spec_rd_addr
  attribute \src "insn_c_swsp.v:20.25-20.38"
  wire width 32 output 12 \spec_rd_wdata
  attribute \src "insn_c_swsp.v:17.41-17.54"
  wire width 5 output 9 \spec_rs1_addr
  attribute \src "insn_c_swsp.v:18.41-18.54"
  wire width 5 output 10 \spec_rs2_addr
  attribute \src "insn_c_swsp.v:16.41-16.50"
  wire output 8 \spec_trap
  attribute \src "insn_c_swsp.v:15.41-15.51"
  wire output 7 \spec_valid
  attribute \src "insn_c_swsp.v:44.24-44.49"
  cell $add $add$insn_c_swsp.v:44$644
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 32
    connect \A \rvfi_rs1_rdata
    connect \B { \rvfi_insn [8:7] \rvfi_insn [12:9] 2'00 }
    connect \Y \addr
  end
  attribute \src "insn_c_swsp.v:51.26-51.43"
  cell $add $add$insn_c_swsp.v:51$657
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 32
    connect \A \rvfi_pc_rdata
    connect \B 2'10
    connect \Y \spec_pc_wdata
  end
  attribute \src "insn_c_swsp.v:48.26-48.42"
  cell $and $and$insn_c_swsp.v:48$651
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \addr
    connect \B 32'11111111111111111111111111111100
    connect \Y \spec_mem_addr
  end
  attribute \src "insn_c_swsp.v:52.24-52.36"
  cell $and $and$insn_c_swsp.v:52$658
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 32
    connect \A \addr
    connect \B 2'11
    connect \Y $and$insn_c_swsp.v:52$658_Y
  end
  attribute \src "insn_c_swsp.v:45.54-45.76"
  cell $eq $eq$insn_c_swsp.v:45$647
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [15:13]
    connect \B 3'110
    connect \Y $eq$insn_c_swsp.v:45$647_Y
  end
  attribute \src "insn_c_swsp.v:45.80-45.101"
  cell $eq $eq$insn_c_swsp.v:45$649
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [1:0]
    connect \B 2'10
    connect \Y $eq$insn_c_swsp.v:45$649_Y
  end
  attribute \src "insn_c_swsp.v:45.23-45.50"
  cell $logic_and $logic_and$insn_c_swsp.v:45$646
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_valid
    connect \B $logic_not$insn_c_swsp.v:45$645_Y
    connect \Y $logic_and$insn_c_swsp.v:45$646_Y
  end
  attribute \src "insn_c_swsp.v:45.23-45.76"
  cell $logic_and $logic_and$insn_c_swsp.v:45$648
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_c_swsp.v:45$646_Y
    connect \B $eq$insn_c_swsp.v:45$647_Y
    connect \Y $logic_and$insn_c_swsp.v:45$648_Y
  end
  attribute \src "insn_c_swsp.v:45.23-45.101"
  cell $logic_and $logic_and$insn_c_swsp.v:45$650
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_c_swsp.v:45$648_Y
    connect \B $eq$insn_c_swsp.v:45$649_Y
    connect \Y \spec_valid
  end
  attribute \src "insn_c_swsp.v:45.37-45.50"
  cell $logic_not $logic_not$insn_c_swsp.v:45$645
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 16'0000000000000000 \rvfi_insn [31:16] }
    connect \Y $logic_not$insn_c_swsp.v:45$645_Y
  end
  attribute \src "insn_c_swsp.v:50.46-50.68"
  cell $mul $mul$insn_c_swsp.v:50$655
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A 4'1000
    connect \B $sub$insn_c_swsp.v:49$652_Y
    connect \Y $mul$insn_c_swsp.v:50$655_Y
  end
  attribute \src "insn_c_swsp.v:52.23-52.42"
  cell $reduce_bool $ne$insn_c_swsp.v:52$659
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $and$insn_c_swsp.v:52$658_Y
    connect \Y \spec_trap
  end
  attribute \src "insn_c_swsp.v:49.27-49.63"
  cell $shl $shl$insn_c_swsp.v:49$653
    parameter \A_SIGNED 1
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 4
    connect \A 5'01111
    connect \B $sub$insn_c_swsp.v:49$652_Y
    connect \Y \spec_mem_wmask
  end
  attribute \src "insn_c_swsp.v:50.27-50.69"
  cell $shl $shl$insn_c_swsp.v:50$656
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \rvfi_rs2_rdata
    connect \B $mul$insn_c_swsp.v:50$655_Y
    connect \Y \spec_mem_wdata
  end
  attribute \src "insn_c_swsp.v:49.44-49.62"
  cell $sub $sub$insn_c_swsp.v:49$652
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \addr
    connect \B \spec_mem_addr
    connect \Y $sub$insn_c_swsp.v:49$652_Y
  end
  connect \insn_funct3 \rvfi_insn [15:13]
  connect \insn_imm { \rvfi_insn [8:7] \rvfi_insn [12:9] 2'00 }
  connect \insn_opcode \rvfi_insn [1:0]
  connect \insn_padding \rvfi_insn [31:16]
  connect \insn_rs2 \rvfi_insn [6:2]
  connect \misa_ok 1'1
  connect \spec_mem_rmask 4'0000
  connect \spec_rd_addr 5'00000
  connect \spec_rd_wdata 0
  connect \spec_rs1_addr 5'00010
  connect \spec_rs2_addr \rvfi_insn [6:2]
end
attribute \src "insn_c_xor.v:3.1-58.10"
module \rvfi_insn_c_xor
  attribute \src "insn_c_xor.v:45.54-45.79"
  wire $eq$insn_c_xor.v:45$666_Y
  attribute \src "insn_c_xor.v:45.83-45.104"
  wire $eq$insn_c_xor.v:45$668_Y
  attribute \src "insn_c_xor.v:45.108-45.129"
  wire $eq$insn_c_xor.v:45$670_Y
  attribute \src "insn_c_xor.v:45.23-45.50"
  wire $logic_and$insn_c_xor.v:45$665_Y
  attribute \src "insn_c_xor.v:45.23-45.79"
  wire $logic_and$insn_c_xor.v:45$667_Y
  attribute \src "insn_c_xor.v:45.23-45.104"
  wire $logic_and$insn_c_xor.v:45$669_Y
  attribute \src "insn_c_xor.v:45.37-45.50"
  wire $logic_not$insn_c_xor.v:45$664_Y
  attribute \src "insn_c_xor.v:31.14-31.25"
  wire width 2 \insn_funct2
  attribute \src "insn_c_xor.v:30.14-30.25"
  wire width 6 \insn_funct6
  attribute \src "insn_c_xor.v:34.14-34.25"
  wire width 2 \insn_opcode
  wire width 16 \insn_padding
  wire width 3 \insn_rs1_rd
  wire width 3 \insn_rs2
  attribute \src "insn_c_xor.v:40.8-40.15"
  wire \misa_ok
  attribute \src "insn_c_xor.v:44.17-44.23"
  wire width 32 \result
  attribute \src "insn_c_xor.v:5.25-5.34"
  wire width 32 input 2 \rvfi_insn
  attribute \src "insn_c_xor.v:9.25-9.39"
  wire width 32 input 6 \rvfi_mem_rdata
  attribute \src "insn_c_xor.v:6.25-6.38"
  wire width 32 input 3 \rvfi_pc_rdata
  attribute \src "insn_c_xor.v:7.25-7.39"
  wire width 32 input 4 \rvfi_rs1_rdata
  attribute \src "insn_c_xor.v:8.25-8.39"
  wire width 32 input 5 \rvfi_rs2_rdata
  attribute \src "insn_c_xor.v:4.41-4.51"
  wire input 1 \rvfi_valid
  attribute \src "insn_c_xor.v:22.25-22.38"
  wire width 32 output 14 \spec_mem_addr
  attribute \src "insn_c_xor.v:23.25-23.39"
  wire width 4 output 15 \spec_mem_rmask
  attribute \src "insn_c_xor.v:25.25-25.39"
  wire width 32 output 17 \spec_mem_wdata
  attribute \src "insn_c_xor.v:24.25-24.39"
  wire width 4 output 16 \spec_mem_wmask
  attribute \src "insn_c_xor.v:21.25-21.38"
  wire width 32 output 13 \spec_pc_wdata
  attribute \src "insn_c_xor.v:19.41-19.53"
  wire width 5 output 11 \spec_rd_addr
  attribute \src "insn_c_xor.v:20.25-20.38"
  wire width 32 output 12 \spec_rd_wdata
  attribute \src "insn_c_xor.v:17.41-17.54"
  wire width 5 output 9 \spec_rs1_addr
  attribute \src "insn_c_xor.v:18.41-18.54"
  wire width 5 output 10 \spec_rs2_addr
  attribute \src "insn_c_xor.v:16.41-16.50"
  wire output 8 \spec_trap
  attribute \src "insn_c_xor.v:15.41-15.51"
  wire output 7 \spec_valid
  attribute \src "insn_c_xor.v:50.26-50.43"
  cell $add $add$insn_c_xor.v:50$674
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 32
    connect \A \rvfi_pc_rdata
    connect \B 2'10
    connect \Y \spec_pc_wdata
  end
  attribute \src "insn_c_xor.v:45.54-45.79"
  cell $eq $eq$insn_c_xor.v:45$666
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [15:10]
    connect \B 6'100011
    connect \Y $eq$insn_c_xor.v:45$666_Y
  end
  attribute \src "insn_c_xor.v:45.83-45.104"
  cell $eq $eq$insn_c_xor.v:45$668
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [6:5]
    connect \B 1'1
    connect \Y $eq$insn_c_xor.v:45$668_Y
  end
  attribute \src "insn_c_xor.v:45.108-45.129"
  cell $eq $eq$insn_c_xor.v:45$670
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [1:0]
    connect \B 1'1
    connect \Y $eq$insn_c_xor.v:45$670_Y
  end
  attribute \src "insn_c_xor.v:45.23-45.50"
  cell $logic_and $logic_and$insn_c_xor.v:45$665
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_valid
    connect \B $logic_not$insn_c_xor.v:45$664_Y
    connect \Y $logic_and$insn_c_xor.v:45$665_Y
  end
  attribute \src "insn_c_xor.v:45.23-45.79"
  cell $logic_and $logic_and$insn_c_xor.v:45$667
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_c_xor.v:45$665_Y
    connect \B $eq$insn_c_xor.v:45$666_Y
    connect \Y $logic_and$insn_c_xor.v:45$667_Y
  end
  attribute \src "insn_c_xor.v:45.23-45.104"
  cell $logic_and $logic_and$insn_c_xor.v:45$669
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_c_xor.v:45$667_Y
    connect \B $eq$insn_c_xor.v:45$668_Y
    connect \Y $logic_and$insn_c_xor.v:45$669_Y
  end
  attribute \src "insn_c_xor.v:45.23-45.129"
  cell $logic_and $logic_and$insn_c_xor.v:45$671
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_c_xor.v:45$669_Y
    connect \B $eq$insn_c_xor.v:45$670_Y
    connect \Y \spec_valid
  end
  attribute \src "insn_c_xor.v:45.37-45.50"
  cell $logic_not $logic_not$insn_c_xor.v:45$664
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 16'0000000000000000 \rvfi_insn [31:16] }
    connect \Y $logic_not$insn_c_xor.v:45$664_Y
  end
  attribute \src "insn_c_xor.v:44.26-44.57"
  cell $xor $xor$insn_c_xor.v:44$663
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \rvfi_rs1_rdata
    connect \B \rvfi_rs2_rdata
    connect \Y \spec_rd_wdata
  end
  connect \insn_funct2 \rvfi_insn [6:5]
  connect \insn_funct6 \rvfi_insn [15:10]
  connect \insn_opcode \rvfi_insn [1:0]
  connect \insn_padding \rvfi_insn [31:16]
  connect \insn_rs1_rd \rvfi_insn [9:7]
  connect \insn_rs2 \rvfi_insn [4:2]
  connect \misa_ok 1'1
  connect \result \spec_rd_wdata
  connect \spec_mem_addr 0
  connect \spec_mem_rmask 4'0000
  connect \spec_mem_wdata 0
  connect \spec_mem_wmask 4'0000
  connect \spec_rd_addr { 2'01 \rvfi_insn [9:7] }
  connect \spec_rs1_addr { 2'01 \rvfi_insn [9:7] }
  connect \spec_rs2_addr { 2'01 \rvfi_insn [4:2] }
  connect \spec_trap 1'0
end
attribute \src "insn_jal.v:3.1-62.10"
module \rvfi_insn_jal
  attribute \src "insn_jal.v:51.41-51.58"
  wire width 32 $add$insn_jal.v:51$682_Y
  attribute \src "insn_jal.v:49.54-49.80"
  wire $eq$insn_jal.v:49$680_Y
  attribute \src "insn_jal.v:51.26-51.62"
  wire $reduce_bool$insn_jal.v:51$683_Y
  attribute \src "insn_jal.v:41.8-41.16"
  wire \ialign16
  attribute \src "insn_jal.v:30.17-30.25"
  wire width 32 \insn_imm
  attribute \src "insn_jal.v:32.14-32.25"
  wire width 7 \insn_opcode
  attribute \src "insn_jal.v:29.17-29.29"
  wire width 32 \insn_padding
  attribute \src "insn_jal.v:31.14-31.21"
  wire width 5 \insn_rd
  attribute \src "insn_jal.v:39.8-39.15"
  wire \misa_ok
  attribute \src "insn_jal.v:48.17-48.24"
  wire width 32 \next_pc
  attribute \src "insn_jal.v:5.25-5.34"
  wire width 32 input 2 \rvfi_insn
  attribute \src "insn_jal.v:9.25-9.39"
  wire width 32 input 6 \rvfi_mem_rdata
  attribute \src "insn_jal.v:6.25-6.38"
  wire width 32 input 3 \rvfi_pc_rdata
  attribute \src "insn_jal.v:7.25-7.39"
  wire width 32 input 4 \rvfi_rs1_rdata
  attribute \src "insn_jal.v:8.25-8.39"
  wire width 32 input 5 \rvfi_rs2_rdata
  attribute \src "insn_jal.v:4.41-4.51"
  wire input 1 \rvfi_valid
  attribute \src "insn_jal.v:22.25-22.38"
  wire width 32 output 14 \spec_mem_addr
  attribute \src "insn_jal.v:23.25-23.39"
  wire width 4 output 15 \spec_mem_rmask
  attribute \src "insn_jal.v:25.25-25.39"
  wire width 32 output 17 \spec_mem_wdata
  attribute \src "insn_jal.v:24.25-24.39"
  wire width 4 output 16 \spec_mem_wmask
  attribute \src "insn_jal.v:21.25-21.38"
  wire width 32 output 13 \spec_pc_wdata
  attribute \src "insn_jal.v:19.41-19.53"
  wire width 5 output 11 \spec_rd_addr
  attribute \src "insn_jal.v:20.25-20.38"
  wire width 32 output 12 \spec_rd_wdata
  attribute \src "insn_jal.v:17.41-17.54"
  wire width 5 output 9 \spec_rs1_addr
  attribute \src "insn_jal.v:18.41-18.54"
  wire width 5 output 10 \spec_rs2_addr
  attribute \src "insn_jal.v:16.41-16.50"
  wire output 8 \spec_trap
  attribute \src "insn_jal.v:15.41-15.51"
  wire output 7 \spec_valid
  attribute \src "insn_jal.v:48.27-48.51"
  cell $add $add$insn_jal.v:48$677
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \rvfi_pc_rdata
    connect \B { \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [19:12] \rvfi_insn [20] \rvfi_insn [30:21] 1'0 }
    connect \Y \spec_pc_wdata
  end
  attribute \src "insn_jal.v:51.41-51.58"
  cell $add $add$insn_jal.v:51$682
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 32
    connect \A \rvfi_pc_rdata
    connect \B 3'100
    connect \Y $add$insn_jal.v:51$682_Y
  end
  attribute \src "insn_jal.v:49.54-49.80"
  cell $eq $eq$insn_jal.v:49$680
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [6:0]
    connect \B 7'1101111
    connect \Y $eq$insn_jal.v:49$680_Y
  end
  attribute \src "insn_jal.v:49.23-49.80"
  cell $logic_and $logic_and$insn_jal.v:49$681
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_valid
    connect \B $eq$insn_jal.v:49$680_Y
    connect \Y \spec_valid
  end
  attribute \src "insn_jal.v:51.26-51.62"
  cell $reduce_bool $reduce_bool$insn_jal.v:51$683
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [11:7]
    connect \Y $reduce_bool$insn_jal.v:51$683_Y
  end
  attribute \src "insn_jal.v:51.26-51.62"
  cell $mux $ternary$insn_jal.v:51$684
    parameter \WIDTH 32
    connect \A 0
    connect \B $add$insn_jal.v:51$682_Y
    connect \S $reduce_bool$insn_jal.v:51$683_Y
    connect \Y \spec_rd_wdata
  end
  connect \ialign16 1'1
  connect \insn_imm { \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [19:12] \rvfi_insn [20] \rvfi_insn [30:21] 1'0 }
  connect \insn_opcode \rvfi_insn [6:0]
  connect \insn_padding 0
  connect \insn_rd \rvfi_insn [11:7]
  connect \misa_ok 1'1
  connect \next_pc \spec_pc_wdata
  connect \spec_mem_addr 0
  connect \spec_mem_rmask 4'0000
  connect \spec_mem_wdata 0
  connect \spec_mem_wmask 4'0000
  connect \spec_rd_addr \rvfi_insn [11:7]
  connect \spec_rs1_addr 5'00000
  connect \spec_rs2_addr 5'00000
  connect \spec_trap \spec_pc_wdata [0]
end
attribute \src "insn_jalr.v:3.1-64.10"
module \rvfi_insn_jalr
  attribute \src "insn_jalr.v:50.28-50.53"
  wire width 32 $add$insn_jalr.v:50$691_Y
  attribute \src "insn_jalr.v:54.41-54.58"
  wire width 32 $add$insn_jalr.v:54$699_Y
  attribute \src "insn_jalr.v:51.54-51.76"
  wire $eq$insn_jalr.v:51$695_Y
  attribute \src "insn_jalr.v:51.80-51.106"
  wire $eq$insn_jalr.v:51$697_Y
  attribute \src "insn_jalr.v:51.23-51.76"
  wire $logic_and$insn_jalr.v:51$696_Y
  attribute \src "insn_jalr.v:54.26-54.62"
  wire $reduce_bool$insn_jalr.v:54$700_Y
  attribute \src "insn_jalr.v:43.8-43.16"
  wire \ialign16
  attribute \src "insn_jalr.v:32.14-32.25"
  wire width 3 \insn_funct3
  attribute \src "insn_jalr.v:30.17-30.25"
  wire width 32 \insn_imm
  attribute \src "insn_jalr.v:34.14-34.25"
  wire width 7 \insn_opcode
  attribute \src "insn_jalr.v:29.17-29.29"
  wire width 32 \insn_padding
  attribute \src "insn_jalr.v:33.14-33.21"
  wire width 5 \insn_rd
  attribute \src "insn_jalr.v:31.14-31.22"
  wire width 5 \insn_rs1
  attribute \src "insn_jalr.v:41.8-41.15"
  wire \misa_ok
  attribute \src "insn_jalr.v:50.17-50.24"
  wire width 32 \next_pc
  attribute \src "insn_jalr.v:5.25-5.34"
  wire width 32 input 2 \rvfi_insn
  attribute \src "insn_jalr.v:9.25-9.39"
  wire width 32 input 6 \rvfi_mem_rdata
  attribute \src "insn_jalr.v:6.25-6.38"
  wire width 32 input 3 \rvfi_pc_rdata
  attribute \src "insn_jalr.v:7.25-7.39"
  wire width 32 input 4 \rvfi_rs1_rdata
  attribute \src "insn_jalr.v:8.25-8.39"
  wire width 32 input 5 \rvfi_rs2_rdata
  attribute \src "insn_jalr.v:4.41-4.51"
  wire input 1 \rvfi_valid
  attribute \src "insn_jalr.v:22.25-22.38"
  wire width 32 output 14 \spec_mem_addr
  attribute \src "insn_jalr.v:23.25-23.39"
  wire width 4 output 15 \spec_mem_rmask
  attribute \src "insn_jalr.v:25.25-25.39"
  wire width 32 output 17 \spec_mem_wdata
  attribute \src "insn_jalr.v:24.25-24.39"
  wire width 4 output 16 \spec_mem_wmask
  attribute \src "insn_jalr.v:21.25-21.38"
  wire width 32 output 13 \spec_pc_wdata
  attribute \src "insn_jalr.v:19.41-19.53"
  wire width 5 output 11 \spec_rd_addr
  attribute \src "insn_jalr.v:20.25-20.38"
  wire width 32 output 12 \spec_rd_wdata
  attribute \src "insn_jalr.v:17.41-17.54"
  wire width 5 output 9 \spec_rs1_addr
  attribute \src "insn_jalr.v:18.41-18.54"
  wire width 5 output 10 \spec_rs2_addr
  attribute \src "insn_jalr.v:16.41-16.50"
  wire output 8 \spec_trap
  attribute \src "insn_jalr.v:15.41-15.51"
  wire output 7 \spec_valid
  attribute \src "insn_jalr.v:50.28-50.53"
  cell $add $add$insn_jalr.v:50$691
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \rvfi_rs1_rdata
    connect \B { \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31:20] }
    connect \Y $add$insn_jalr.v:50$691_Y
  end
  attribute \src "insn_jalr.v:54.41-54.58"
  cell $add $add$insn_jalr.v:54$699
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 32
    connect \A \rvfi_pc_rdata
    connect \B 3'100
    connect \Y $add$insn_jalr.v:54$699_Y
  end
  attribute \src "insn_jalr.v:50.27-50.59"
  cell $and $and$insn_jalr.v:50$692
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $add$insn_jalr.v:50$691_Y
    connect \B 32'11111111111111111111111111111110
    connect \Y \spec_pc_wdata
  end
  attribute \src "insn_jalr.v:51.54-51.76"
  cell $logic_not $eq$insn_jalr.v:51$695
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [14:12]
    connect \Y $eq$insn_jalr.v:51$695_Y
  end
  attribute \src "insn_jalr.v:51.80-51.106"
  cell $eq $eq$insn_jalr.v:51$697
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [6:0]
    connect \B 7'1100111
    connect \Y $eq$insn_jalr.v:51$697_Y
  end
  attribute \src "insn_jalr.v:51.23-51.76"
  cell $logic_and $logic_and$insn_jalr.v:51$696
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_valid
    connect \B $eq$insn_jalr.v:51$695_Y
    connect \Y $logic_and$insn_jalr.v:51$696_Y
  end
  attribute \src "insn_jalr.v:51.23-51.106"
  cell $logic_and $logic_and$insn_jalr.v:51$698
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_jalr.v:51$696_Y
    connect \B $eq$insn_jalr.v:51$697_Y
    connect \Y \spec_valid
  end
  attribute \src "insn_jalr.v:54.26-54.62"
  cell $reduce_bool $reduce_bool$insn_jalr.v:54$700
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [11:7]
    connect \Y $reduce_bool$insn_jalr.v:54$700_Y
  end
  attribute \src "insn_jalr.v:54.26-54.62"
  cell $mux $ternary$insn_jalr.v:54$701
    parameter \WIDTH 32
    connect \A 0
    connect \B $add$insn_jalr.v:54$699_Y
    connect \S $reduce_bool$insn_jalr.v:54$700_Y
    connect \Y \spec_rd_wdata
  end
  connect \ialign16 1'1
  connect \insn_funct3 \rvfi_insn [14:12]
  connect \insn_imm { \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31:20] }
  connect \insn_opcode \rvfi_insn [6:0]
  connect \insn_padding 0
  connect \insn_rd \rvfi_insn [11:7]
  connect \insn_rs1 \rvfi_insn [19:15]
  connect \misa_ok 1'1
  connect \next_pc \spec_pc_wdata
  connect \spec_mem_addr 0
  connect \spec_mem_rmask 4'0000
  connect \spec_mem_wdata 0
  connect \spec_mem_wmask 4'0000
  connect \spec_rd_addr \rvfi_insn [11:7]
  connect \spec_rs1_addr \rvfi_insn [19:15]
  connect \spec_rs2_addr 5'00000
  connect \spec_trap \spec_pc_wdata [0]
end
attribute \src "insn_lb.v:3.1-72.10"
module \rvfi_insn_lb
  attribute \src "insn_lb.v:54.24-54.36"
  wire width 32 $and$insn_lb.v:54$724_Y
  attribute \src "insn_lb.v:47.54-47.76"
  wire $eq$insn_lb.v:47$714_Y
  attribute \src "insn_lb.v:47.80-47.106"
  wire $eq$insn_lb.v:47$716_Y
  attribute \src "insn_lb.v:47.23-47.76"
  wire $logic_and$insn_lb.v:47$715_Y
  attribute \src "insn_lb.v:46.42-46.64"
  wire width 32 $mul$insn_lb.v:46$710_Y
  attribute \src "insn_lb.v:52.26-52.60"
  wire signed $reduce_bool$insn_lb.v:52$721_Y
  attribute \src "insn_lb.v:46.45-46.63"
  wire width 32 $sub$insn_lb.v:46$709_Y
  attribute \src "insn_lb.v:45.17-45.21"
  wire width 32 \addr
  attribute \src "insn_lb.v:32.14-32.25"
  wire width 3 \insn_funct3
  attribute \src "insn_lb.v:30.17-30.25"
  wire width 32 \insn_imm
  attribute \src "insn_lb.v:34.14-34.25"
  wire width 7 \insn_opcode
  attribute \src "insn_lb.v:29.17-29.29"
  wire width 32 \insn_padding
  attribute \src "insn_lb.v:33.14-33.21"
  wire width 5 \insn_rd
  attribute \src "insn_lb.v:31.14-31.22"
  wire width 5 \insn_rs1
  attribute \src "insn_lb.v:40.8-40.15"
  wire \misa_ok
  attribute \src "insn_lb.v:46.14-46.20"
  wire width 8 \result
  attribute \src "insn_lb.v:5.25-5.34"
  wire width 32 input 2 \rvfi_insn
  attribute \src "insn_lb.v:9.25-9.39"
  wire width 32 input 6 \rvfi_mem_rdata
  attribute \src "insn_lb.v:6.25-6.38"
  wire width 32 input 3 \rvfi_pc_rdata
  attribute \src "insn_lb.v:7.25-7.39"
  wire width 32 input 4 \rvfi_rs1_rdata
  attribute \src "insn_lb.v:8.25-8.39"
  wire width 32 input 5 \rvfi_rs2_rdata
  attribute \src "insn_lb.v:4.41-4.51"
  wire input 1 \rvfi_valid
  attribute \src "insn_lb.v:22.25-22.38"
  wire width 32 output 14 \spec_mem_addr
  attribute \src "insn_lb.v:23.25-23.39"
  wire width 4 output 15 \spec_mem_rmask
  attribute \src "insn_lb.v:25.25-25.39"
  wire width 32 output 17 \spec_mem_wdata
  attribute \src "insn_lb.v:24.25-24.39"
  wire width 4 output 16 \spec_mem_wmask
  attribute \src "insn_lb.v:21.25-21.38"
  wire width 32 output 13 \spec_pc_wdata
  attribute \src "insn_lb.v:19.41-19.53"
  wire width 5 output 11 \spec_rd_addr
  attribute \src "insn_lb.v:20.25-20.38"
  wire width 32 output 12 \spec_rd_wdata
  attribute \src "insn_lb.v:17.41-17.54"
  wire width 5 output 9 \spec_rs1_addr
  attribute \src "insn_lb.v:18.41-18.54"
  wire width 5 output 10 \spec_rs2_addr
  attribute \src "insn_lb.v:16.41-16.50"
  wire output 8 \spec_trap
  attribute \src "insn_lb.v:15.41-15.51"
  wire output 7 \spec_valid
  attribute \src "insn_lb.v:45.24-45.49"
  cell $add $add$insn_lb.v:45$708
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \rvfi_rs1_rdata
    connect \B { \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31:20] }
    connect \Y \addr
  end
  attribute \src "insn_lb.v:53.26-53.43"
  cell $add $add$insn_lb.v:53$723
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 32
    connect \A \rvfi_pc_rdata
    connect \B 3'100
    connect \Y \spec_pc_wdata
  end
  attribute \src "insn_lb.v:50.26-50.42"
  cell $and $and$insn_lb.v:50$718
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \addr
    connect \B 32'11111111111111111111111111111100
    connect \Y \spec_mem_addr
  end
  attribute \src "insn_lb.v:54.24-54.36"
  cell $and $and$insn_lb.v:54$724
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A \addr
    connect \B 1'0
    connect \Y $and$insn_lb.v:54$724_Y
  end
  attribute \src "insn_lb.v:47.54-47.76"
  cell $logic_not $eq$insn_lb.v:47$714
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [14:12]
    connect \Y $eq$insn_lb.v:47$714_Y
  end
  attribute \src "insn_lb.v:47.80-47.106"
  cell $eq $eq$insn_lb.v:47$716
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [6:0]
    connect \B 2'11
    connect \Y $eq$insn_lb.v:47$716_Y
  end
  attribute \src "insn_lb.v:47.23-47.76"
  cell $logic_and $logic_and$insn_lb.v:47$715
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_valid
    connect \B $eq$insn_lb.v:47$714_Y
    connect \Y $logic_and$insn_lb.v:47$715_Y
  end
  attribute \src "insn_lb.v:47.23-47.106"
  cell $logic_and $logic_and$insn_lb.v:47$717
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_lb.v:47$715_Y
    connect \B $eq$insn_lb.v:47$716_Y
    connect \Y \spec_valid
  end
  attribute \src "insn_lb.v:46.42-46.64"
  cell $mul $mul$insn_lb.v:46$710
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A 4'1000
    connect \B $sub$insn_lb.v:46$709_Y
    connect \Y $mul$insn_lb.v:46$710_Y
  end
  attribute \src "insn_lb.v:54.23-54.42"
  cell $reduce_bool $ne$insn_lb.v:54$725
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $and$insn_lb.v:54$724_Y
    connect \Y \spec_trap
  end
  attribute \src "insn_lb.v:52.26-52.60"
  cell $reduce_bool $reduce_bool$insn_lb.v:52$721
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [11:7]
    connect \Y $reduce_bool$insn_lb.v:52$721_Y
  end
  attribute \src "insn_lb.v:51.27-51.63"
  cell $shl $shl$insn_lb.v:51$720
    parameter \A_SIGNED 1
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 4
    connect \A 2'01
    connect \B $sub$insn_lb.v:46$709_Y
    connect \Y \spec_mem_rmask
  end
  attribute \src "insn_lb.v:46.23-46.65"
  cell $shr $shr$insn_lb.v:46$711
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 8
    connect \A \rvfi_mem_rdata
    connect \B $mul$insn_lb.v:46$710_Y
    connect \Y \result
  end
  attribute \src "insn_lb.v:46.45-46.63"
  cell $sub $sub$insn_lb.v:46$709
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \addr
    connect \B \spec_mem_addr
    connect \Y $sub$insn_lb.v:46$709_Y
  end
  attribute \src "insn_lb.v:52.26-52.60"
  cell $mux $ternary$insn_lb.v:52$722
    parameter \WIDTH 32
    connect \A 0
    connect \B { \result [7] \result [7] \result [7] \result [7] \result [7] \result [7] \result [7] \result [7] \result [7] \result [7] \result [7] \result [7] \result [7] \result [7] \result [7] \result [7] \result [7] \result [7] \result [7] \result [7] \result [7] \result [7] \result [7] \result [7] \result }
    connect \S $reduce_bool$insn_lb.v:52$721_Y
    connect \Y \spec_rd_wdata
  end
  connect \insn_funct3 \rvfi_insn [14:12]
  connect \insn_imm { \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31:20] }
  connect \insn_opcode \rvfi_insn [6:0]
  connect \insn_padding 0
  connect \insn_rd \rvfi_insn [11:7]
  connect \insn_rs1 \rvfi_insn [19:15]
  connect \misa_ok 1'1
  connect \spec_mem_wdata 0
  connect \spec_mem_wmask 4'0000
  connect \spec_rd_addr \rvfi_insn [11:7]
  connect \spec_rs1_addr \rvfi_insn [19:15]
  connect \spec_rs2_addr 5'00000
end
attribute \src "insn_lbu.v:3.1-72.10"
module \rvfi_insn_lbu
  attribute \src "insn_lbu.v:54.24-54.36"
  wire width 32 $and$insn_lbu.v:54$746_Y
  attribute \src "insn_lbu.v:47.54-47.76"
  wire $eq$insn_lbu.v:47$735_Y
  attribute \src "insn_lbu.v:47.80-47.106"
  wire $eq$insn_lbu.v:47$737_Y
  attribute \src "insn_lbu.v:47.23-47.76"
  wire $logic_and$insn_lbu.v:47$736_Y
  attribute \src "insn_lbu.v:46.42-46.64"
  wire width 32 $mul$insn_lbu.v:46$731_Y
  attribute \src "insn_lbu.v:52.26-52.51"
  wire $reduce_bool$insn_lbu.v:52$742_Y
  attribute \src "insn_lbu.v:46.45-46.63"
  wire width 32 $sub$insn_lbu.v:46$730_Y
  attribute \src "insn_lbu.v:45.17-45.21"
  wire width 32 \addr
  attribute \src "insn_lbu.v:32.14-32.25"
  wire width 3 \insn_funct3
  attribute \src "insn_lbu.v:30.17-30.25"
  wire width 32 \insn_imm
  attribute \src "insn_lbu.v:34.14-34.25"
  wire width 7 \insn_opcode
  attribute \src "insn_lbu.v:29.17-29.29"
  wire width 32 \insn_padding
  attribute \src "insn_lbu.v:33.14-33.21"
  wire width 5 \insn_rd
  attribute \src "insn_lbu.v:31.14-31.22"
  wire width 5 \insn_rs1
  attribute \src "insn_lbu.v:40.8-40.15"
  wire \misa_ok
  attribute \src "insn_lbu.v:46.14-46.20"
  wire width 8 \result
  attribute \src "insn_lbu.v:5.25-5.34"
  wire width 32 input 2 \rvfi_insn
  attribute \src "insn_lbu.v:9.25-9.39"
  wire width 32 input 6 \rvfi_mem_rdata
  attribute \src "insn_lbu.v:6.25-6.38"
  wire width 32 input 3 \rvfi_pc_rdata
  attribute \src "insn_lbu.v:7.25-7.39"
  wire width 32 input 4 \rvfi_rs1_rdata
  attribute \src "insn_lbu.v:8.25-8.39"
  wire width 32 input 5 \rvfi_rs2_rdata
  attribute \src "insn_lbu.v:4.41-4.51"
  wire input 1 \rvfi_valid
  attribute \src "insn_lbu.v:22.25-22.38"
  wire width 32 output 14 \spec_mem_addr
  attribute \src "insn_lbu.v:23.25-23.39"
  wire width 4 output 15 \spec_mem_rmask
  attribute \src "insn_lbu.v:25.25-25.39"
  wire width 32 output 17 \spec_mem_wdata
  attribute \src "insn_lbu.v:24.25-24.39"
  wire width 4 output 16 \spec_mem_wmask
  attribute \src "insn_lbu.v:21.25-21.38"
  wire width 32 output 13 \spec_pc_wdata
  attribute \src "insn_lbu.v:19.41-19.53"
  wire width 5 output 11 \spec_rd_addr
  attribute \src "insn_lbu.v:20.25-20.38"
  wire width 32 output 12 \spec_rd_wdata
  attribute \src "insn_lbu.v:17.41-17.54"
  wire width 5 output 9 \spec_rs1_addr
  attribute \src "insn_lbu.v:18.41-18.54"
  wire width 5 output 10 \spec_rs2_addr
  attribute \src "insn_lbu.v:16.41-16.50"
  wire output 8 \spec_trap
  attribute \src "insn_lbu.v:15.41-15.51"
  wire output 7 \spec_valid
  attribute \src "insn_lbu.v:45.24-45.49"
  cell $add $add$insn_lbu.v:45$729
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \rvfi_rs1_rdata
    connect \B { \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31:20] }
    connect \Y \addr
  end
  attribute \src "insn_lbu.v:53.26-53.43"
  cell $add $add$insn_lbu.v:53$745
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 32
    connect \A \rvfi_pc_rdata
    connect \B 3'100
    connect \Y \spec_pc_wdata
  end
  attribute \src "insn_lbu.v:50.26-50.42"
  cell $and $and$insn_lbu.v:50$739
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \addr
    connect \B 32'11111111111111111111111111111100
    connect \Y \spec_mem_addr
  end
  attribute \src "insn_lbu.v:54.24-54.36"
  cell $and $and$insn_lbu.v:54$746
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A \addr
    connect \B 1'0
    connect \Y $and$insn_lbu.v:54$746_Y
  end
  attribute \src "insn_lbu.v:47.54-47.76"
  cell $eq $eq$insn_lbu.v:47$735
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [14:12]
    connect \B 3'100
    connect \Y $eq$insn_lbu.v:47$735_Y
  end
  attribute \src "insn_lbu.v:47.80-47.106"
  cell $eq $eq$insn_lbu.v:47$737
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [6:0]
    connect \B 2'11
    connect \Y $eq$insn_lbu.v:47$737_Y
  end
  attribute \src "insn_lbu.v:47.23-47.76"
  cell $logic_and $logic_and$insn_lbu.v:47$736
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_valid
    connect \B $eq$insn_lbu.v:47$735_Y
    connect \Y $logic_and$insn_lbu.v:47$736_Y
  end
  attribute \src "insn_lbu.v:47.23-47.106"
  cell $logic_and $logic_and$insn_lbu.v:47$738
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_lbu.v:47$736_Y
    connect \B $eq$insn_lbu.v:47$737_Y
    connect \Y \spec_valid
  end
  attribute \src "insn_lbu.v:46.42-46.64"
  cell $mul $mul$insn_lbu.v:46$731
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A 4'1000
    connect \B $sub$insn_lbu.v:46$730_Y
    connect \Y $mul$insn_lbu.v:46$731_Y
  end
  attribute \src "insn_lbu.v:54.23-54.42"
  cell $reduce_bool $ne$insn_lbu.v:54$747
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $and$insn_lbu.v:54$746_Y
    connect \Y \spec_trap
  end
  attribute \src "insn_lbu.v:52.26-52.51"
  cell $reduce_bool $reduce_bool$insn_lbu.v:52$742
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [11:7]
    connect \Y $reduce_bool$insn_lbu.v:52$742_Y
  end
  attribute \src "insn_lbu.v:51.27-51.63"
  cell $shl $shl$insn_lbu.v:51$741
    parameter \A_SIGNED 1
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 4
    connect \A 2'01
    connect \B $sub$insn_lbu.v:46$730_Y
    connect \Y \spec_mem_rmask
  end
  attribute \src "insn_lbu.v:46.23-46.65"
  cell $shr $shr$insn_lbu.v:46$732
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 8
    connect \A \rvfi_mem_rdata
    connect \B $mul$insn_lbu.v:46$731_Y
    connect \Y \result
  end
  attribute \src "insn_lbu.v:46.45-46.63"
  cell $sub $sub$insn_lbu.v:46$730
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \addr
    connect \B \spec_mem_addr
    connect \Y $sub$insn_lbu.v:46$730_Y
  end
  attribute \src "insn_lbu.v:52.26-52.51"
  cell $mux $ternary$insn_lbu.v:52$744
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B \result
    connect \S $reduce_bool$insn_lbu.v:52$742_Y
    connect \Y \spec_rd_wdata [7:0]
  end
  connect \insn_funct3 \rvfi_insn [14:12]
  connect \insn_imm { \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31:20] }
  connect \insn_opcode \rvfi_insn [6:0]
  connect \insn_padding 0
  connect \insn_rd \rvfi_insn [11:7]
  connect \insn_rs1 \rvfi_insn [19:15]
  connect \misa_ok 1'1
  connect \spec_mem_wdata 0
  connect \spec_mem_wmask 4'0000
  connect \spec_rd_addr \rvfi_insn [11:7]
  connect \spec_rd_wdata [31:8] 24'000000000000000000000000
  connect \spec_rs1_addr \rvfi_insn [19:15]
  connect \spec_rs2_addr 5'00000
end
attribute \src "insn_lh.v:3.1-72.10"
module \rvfi_insn_lh
  attribute \src "insn_lh.v:54.24-54.36"
  wire width 32 $and$insn_lh.v:54$767_Y
  attribute \src "insn_lh.v:47.54-47.76"
  wire $eq$insn_lh.v:47$757_Y
  attribute \src "insn_lh.v:47.80-47.106"
  wire $eq$insn_lh.v:47$759_Y
  attribute \src "insn_lh.v:47.23-47.76"
  wire $logic_and$insn_lh.v:47$758_Y
  attribute \src "insn_lh.v:46.43-46.65"
  wire width 32 $mul$insn_lh.v:46$753_Y
  attribute \src "insn_lh.v:52.26-52.60"
  wire signed $reduce_bool$insn_lh.v:52$764_Y
  attribute \src "insn_lh.v:46.46-46.64"
  wire width 32 $sub$insn_lh.v:46$752_Y
  attribute \src "insn_lh.v:45.17-45.21"
  wire width 32 \addr
  attribute \src "insn_lh.v:32.14-32.25"
  wire width 3 \insn_funct3
  attribute \src "insn_lh.v:30.17-30.25"
  wire width 32 \insn_imm
  attribute \src "insn_lh.v:34.14-34.25"
  wire width 7 \insn_opcode
  attribute \src "insn_lh.v:29.17-29.29"
  wire width 32 \insn_padding
  attribute \src "insn_lh.v:33.14-33.21"
  wire width 5 \insn_rd
  attribute \src "insn_lh.v:31.14-31.22"
  wire width 5 \insn_rs1
  attribute \src "insn_lh.v:40.8-40.15"
  wire \misa_ok
  attribute \src "insn_lh.v:46.15-46.21"
  wire width 16 \result
  attribute \src "insn_lh.v:5.25-5.34"
  wire width 32 input 2 \rvfi_insn
  attribute \src "insn_lh.v:9.25-9.39"
  wire width 32 input 6 \rvfi_mem_rdata
  attribute \src "insn_lh.v:6.25-6.38"
  wire width 32 input 3 \rvfi_pc_rdata
  attribute \src "insn_lh.v:7.25-7.39"
  wire width 32 input 4 \rvfi_rs1_rdata
  attribute \src "insn_lh.v:8.25-8.39"
  wire width 32 input 5 \rvfi_rs2_rdata
  attribute \src "insn_lh.v:4.41-4.51"
  wire input 1 \rvfi_valid
  attribute \src "insn_lh.v:22.25-22.38"
  wire width 32 output 14 \spec_mem_addr
  attribute \src "insn_lh.v:23.25-23.39"
  wire width 4 output 15 \spec_mem_rmask
  attribute \src "insn_lh.v:25.25-25.39"
  wire width 32 output 17 \spec_mem_wdata
  attribute \src "insn_lh.v:24.25-24.39"
  wire width 4 output 16 \spec_mem_wmask
  attribute \src "insn_lh.v:21.25-21.38"
  wire width 32 output 13 \spec_pc_wdata
  attribute \src "insn_lh.v:19.41-19.53"
  wire width 5 output 11 \spec_rd_addr
  attribute \src "insn_lh.v:20.25-20.38"
  wire width 32 output 12 \spec_rd_wdata
  attribute \src "insn_lh.v:17.41-17.54"
  wire width 5 output 9 \spec_rs1_addr
  attribute \src "insn_lh.v:18.41-18.54"
  wire width 5 output 10 \spec_rs2_addr
  attribute \src "insn_lh.v:16.41-16.50"
  wire output 8 \spec_trap
  attribute \src "insn_lh.v:15.41-15.51"
  wire output 7 \spec_valid
  attribute \src "insn_lh.v:45.24-45.49"
  cell $add $add$insn_lh.v:45$751
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \rvfi_rs1_rdata
    connect \B { \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31:20] }
    connect \Y \addr
  end
  attribute \src "insn_lh.v:53.26-53.43"
  cell $add $add$insn_lh.v:53$766
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 32
    connect \A \rvfi_pc_rdata
    connect \B 3'100
    connect \Y \spec_pc_wdata
  end
  attribute \src "insn_lh.v:50.26-50.42"
  cell $and $and$insn_lh.v:50$761
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \addr
    connect \B 32'11111111111111111111111111111100
    connect \Y \spec_mem_addr
  end
  attribute \src "insn_lh.v:54.24-54.36"
  cell $and $and$insn_lh.v:54$767
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A \addr
    connect \B 1'1
    connect \Y $and$insn_lh.v:54$767_Y
  end
  attribute \src "insn_lh.v:47.54-47.76"
  cell $eq $eq$insn_lh.v:47$757
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [14:12]
    connect \B 1'1
    connect \Y $eq$insn_lh.v:47$757_Y
  end
  attribute \src "insn_lh.v:47.80-47.106"
  cell $eq $eq$insn_lh.v:47$759
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [6:0]
    connect \B 2'11
    connect \Y $eq$insn_lh.v:47$759_Y
  end
  attribute \src "insn_lh.v:47.23-47.76"
  cell $logic_and $logic_and$insn_lh.v:47$758
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_valid
    connect \B $eq$insn_lh.v:47$757_Y
    connect \Y $logic_and$insn_lh.v:47$758_Y
  end
  attribute \src "insn_lh.v:47.23-47.106"
  cell $logic_and $logic_and$insn_lh.v:47$760
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_lh.v:47$758_Y
    connect \B $eq$insn_lh.v:47$759_Y
    connect \Y \spec_valid
  end
  attribute \src "insn_lh.v:46.43-46.65"
  cell $mul $mul$insn_lh.v:46$753
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A 4'1000
    connect \B $sub$insn_lh.v:46$752_Y
    connect \Y $mul$insn_lh.v:46$753_Y
  end
  attribute \src "insn_lh.v:54.23-54.42"
  cell $reduce_bool $ne$insn_lh.v:54$768
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $and$insn_lh.v:54$767_Y
    connect \Y \spec_trap
  end
  attribute \src "insn_lh.v:52.26-52.60"
  cell $reduce_bool $reduce_bool$insn_lh.v:52$764
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [11:7]
    connect \Y $reduce_bool$insn_lh.v:52$764_Y
  end
  attribute \src "insn_lh.v:51.27-51.63"
  cell $shl $shl$insn_lh.v:51$763
    parameter \A_SIGNED 1
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 4
    connect \A 3'011
    connect \B $sub$insn_lh.v:46$752_Y
    connect \Y \spec_mem_rmask
  end
  attribute \src "insn_lh.v:46.24-46.66"
  cell $shr $shr$insn_lh.v:46$754
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 16
    connect \A \rvfi_mem_rdata
    connect \B $mul$insn_lh.v:46$753_Y
    connect \Y \result
  end
  attribute \src "insn_lh.v:46.46-46.64"
  cell $sub $sub$insn_lh.v:46$752
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \addr
    connect \B \spec_mem_addr
    connect \Y $sub$insn_lh.v:46$752_Y
  end
  attribute \src "insn_lh.v:52.26-52.60"
  cell $mux $ternary$insn_lh.v:52$765
    parameter \WIDTH 32
    connect \A 0
    connect \B { \result [15] \result [15] \result [15] \result [15] \result [15] \result [15] \result [15] \result [15] \result [15] \result [15] \result [15] \result [15] \result [15] \result [15] \result [15] \result [15] \result }
    connect \S $reduce_bool$insn_lh.v:52$764_Y
    connect \Y \spec_rd_wdata
  end
  connect \insn_funct3 \rvfi_insn [14:12]
  connect \insn_imm { \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31:20] }
  connect \insn_opcode \rvfi_insn [6:0]
  connect \insn_padding 0
  connect \insn_rd \rvfi_insn [11:7]
  connect \insn_rs1 \rvfi_insn [19:15]
  connect \misa_ok 1'1
  connect \spec_mem_wdata 0
  connect \spec_mem_wmask 4'0000
  connect \spec_rd_addr \rvfi_insn [11:7]
  connect \spec_rs1_addr \rvfi_insn [19:15]
  connect \spec_rs2_addr 5'00000
end
attribute \src "insn_lhu.v:3.1-72.10"
module \rvfi_insn_lhu
  attribute \src "insn_lhu.v:54.24-54.36"
  wire width 32 $and$insn_lhu.v:54$789_Y
  attribute \src "insn_lhu.v:47.54-47.76"
  wire $eq$insn_lhu.v:47$778_Y
  attribute \src "insn_lhu.v:47.80-47.106"
  wire $eq$insn_lhu.v:47$780_Y
  attribute \src "insn_lhu.v:47.23-47.76"
  wire $logic_and$insn_lhu.v:47$779_Y
  attribute \src "insn_lhu.v:46.43-46.65"
  wire width 32 $mul$insn_lhu.v:46$774_Y
  attribute \src "insn_lhu.v:52.26-52.51"
  wire $reduce_bool$insn_lhu.v:52$785_Y
  attribute \src "insn_lhu.v:46.46-46.64"
  wire width 32 $sub$insn_lhu.v:46$773_Y
  attribute \src "insn_lhu.v:45.17-45.21"
  wire width 32 \addr
  attribute \src "insn_lhu.v:32.14-32.25"
  wire width 3 \insn_funct3
  attribute \src "insn_lhu.v:30.17-30.25"
  wire width 32 \insn_imm
  attribute \src "insn_lhu.v:34.14-34.25"
  wire width 7 \insn_opcode
  attribute \src "insn_lhu.v:29.17-29.29"
  wire width 32 \insn_padding
  attribute \src "insn_lhu.v:33.14-33.21"
  wire width 5 \insn_rd
  attribute \src "insn_lhu.v:31.14-31.22"
  wire width 5 \insn_rs1
  attribute \src "insn_lhu.v:40.8-40.15"
  wire \misa_ok
  attribute \src "insn_lhu.v:46.15-46.21"
  wire width 16 \result
  attribute \src "insn_lhu.v:5.25-5.34"
  wire width 32 input 2 \rvfi_insn
  attribute \src "insn_lhu.v:9.25-9.39"
  wire width 32 input 6 \rvfi_mem_rdata
  attribute \src "insn_lhu.v:6.25-6.38"
  wire width 32 input 3 \rvfi_pc_rdata
  attribute \src "insn_lhu.v:7.25-7.39"
  wire width 32 input 4 \rvfi_rs1_rdata
  attribute \src "insn_lhu.v:8.25-8.39"
  wire width 32 input 5 \rvfi_rs2_rdata
  attribute \src "insn_lhu.v:4.41-4.51"
  wire input 1 \rvfi_valid
  attribute \src "insn_lhu.v:22.25-22.38"
  wire width 32 output 14 \spec_mem_addr
  attribute \src "insn_lhu.v:23.25-23.39"
  wire width 4 output 15 \spec_mem_rmask
  attribute \src "insn_lhu.v:25.25-25.39"
  wire width 32 output 17 \spec_mem_wdata
  attribute \src "insn_lhu.v:24.25-24.39"
  wire width 4 output 16 \spec_mem_wmask
  attribute \src "insn_lhu.v:21.25-21.38"
  wire width 32 output 13 \spec_pc_wdata
  attribute \src "insn_lhu.v:19.41-19.53"
  wire width 5 output 11 \spec_rd_addr
  attribute \src "insn_lhu.v:20.25-20.38"
  wire width 32 output 12 \spec_rd_wdata
  attribute \src "insn_lhu.v:17.41-17.54"
  wire width 5 output 9 \spec_rs1_addr
  attribute \src "insn_lhu.v:18.41-18.54"
  wire width 5 output 10 \spec_rs2_addr
  attribute \src "insn_lhu.v:16.41-16.50"
  wire output 8 \spec_trap
  attribute \src "insn_lhu.v:15.41-15.51"
  wire output 7 \spec_valid
  attribute \src "insn_lhu.v:45.24-45.49"
  cell $add $add$insn_lhu.v:45$772
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \rvfi_rs1_rdata
    connect \B { \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31:20] }
    connect \Y \addr
  end
  attribute \src "insn_lhu.v:53.26-53.43"
  cell $add $add$insn_lhu.v:53$788
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 32
    connect \A \rvfi_pc_rdata
    connect \B 3'100
    connect \Y \spec_pc_wdata
  end
  attribute \src "insn_lhu.v:50.26-50.42"
  cell $and $and$insn_lhu.v:50$782
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \addr
    connect \B 32'11111111111111111111111111111100
    connect \Y \spec_mem_addr
  end
  attribute \src "insn_lhu.v:54.24-54.36"
  cell $and $and$insn_lhu.v:54$789
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A \addr
    connect \B 1'1
    connect \Y $and$insn_lhu.v:54$789_Y
  end
  attribute \src "insn_lhu.v:47.54-47.76"
  cell $eq $eq$insn_lhu.v:47$778
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [14:12]
    connect \B 3'101
    connect \Y $eq$insn_lhu.v:47$778_Y
  end
  attribute \src "insn_lhu.v:47.80-47.106"
  cell $eq $eq$insn_lhu.v:47$780
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [6:0]
    connect \B 2'11
    connect \Y $eq$insn_lhu.v:47$780_Y
  end
  attribute \src "insn_lhu.v:47.23-47.76"
  cell $logic_and $logic_and$insn_lhu.v:47$779
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_valid
    connect \B $eq$insn_lhu.v:47$778_Y
    connect \Y $logic_and$insn_lhu.v:47$779_Y
  end
  attribute \src "insn_lhu.v:47.23-47.106"
  cell $logic_and $logic_and$insn_lhu.v:47$781
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_lhu.v:47$779_Y
    connect \B $eq$insn_lhu.v:47$780_Y
    connect \Y \spec_valid
  end
  attribute \src "insn_lhu.v:46.43-46.65"
  cell $mul $mul$insn_lhu.v:46$774
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A 4'1000
    connect \B $sub$insn_lhu.v:46$773_Y
    connect \Y $mul$insn_lhu.v:46$774_Y
  end
  attribute \src "insn_lhu.v:54.23-54.42"
  cell $reduce_bool $ne$insn_lhu.v:54$790
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $and$insn_lhu.v:54$789_Y
    connect \Y \spec_trap
  end
  attribute \src "insn_lhu.v:52.26-52.51"
  cell $reduce_bool $reduce_bool$insn_lhu.v:52$785
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [11:7]
    connect \Y $reduce_bool$insn_lhu.v:52$785_Y
  end
  attribute \src "insn_lhu.v:51.27-51.63"
  cell $shl $shl$insn_lhu.v:51$784
    parameter \A_SIGNED 1
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 4
    connect \A 3'011
    connect \B $sub$insn_lhu.v:46$773_Y
    connect \Y \spec_mem_rmask
  end
  attribute \src "insn_lhu.v:46.24-46.66"
  cell $shr $shr$insn_lhu.v:46$775
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 16
    connect \A \rvfi_mem_rdata
    connect \B $mul$insn_lhu.v:46$774_Y
    connect \Y \result
  end
  attribute \src "insn_lhu.v:46.46-46.64"
  cell $sub $sub$insn_lhu.v:46$773
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \addr
    connect \B \spec_mem_addr
    connect \Y $sub$insn_lhu.v:46$773_Y
  end
  attribute \src "insn_lhu.v:52.26-52.51"
  cell $mux $ternary$insn_lhu.v:52$787
    parameter \WIDTH 16
    connect \A 16'0000000000000000
    connect \B \result
    connect \S $reduce_bool$insn_lhu.v:52$785_Y
    connect \Y \spec_rd_wdata [15:0]
  end
  connect \insn_funct3 \rvfi_insn [14:12]
  connect \insn_imm { \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31:20] }
  connect \insn_opcode \rvfi_insn [6:0]
  connect \insn_padding 0
  connect \insn_rd \rvfi_insn [11:7]
  connect \insn_rs1 \rvfi_insn [19:15]
  connect \misa_ok 1'1
  connect \spec_mem_wdata 0
  connect \spec_mem_wmask 4'0000
  connect \spec_rd_addr \rvfi_insn [11:7]
  connect \spec_rd_wdata [31:16] 16'0000000000000000
  connect \spec_rs1_addr \rvfi_insn [19:15]
  connect \spec_rs2_addr 5'00000
end
attribute \src "insn_lui.v:3.1-55.10"
module \rvfi_insn_lui
  attribute \src "insn_lui.v:42.54-42.80"
  wire $eq$insn_lui.v:42$796_Y
  attribute \src "insn_lui.v:44.26-44.53"
  wire $reduce_bool$insn_lui.v:44$798_Y
  attribute \src "insn_lui.v:30.17-30.25"
  wire width 32 \insn_imm
  attribute \src "insn_lui.v:32.14-32.25"
  wire width 7 \insn_opcode
  attribute \src "insn_lui.v:29.17-29.29"
  wire width 32 \insn_padding
  attribute \src "insn_lui.v:31.14-31.21"
  wire width 5 \insn_rd
  attribute \src "insn_lui.v:38.8-38.15"
  wire \misa_ok
  attribute \src "insn_lui.v:5.25-5.34"
  wire width 32 input 2 \rvfi_insn
  attribute \src "insn_lui.v:9.25-9.39"
  wire width 32 input 6 \rvfi_mem_rdata
  attribute \src "insn_lui.v:6.25-6.38"
  wire width 32 input 3 \rvfi_pc_rdata
  attribute \src "insn_lui.v:7.25-7.39"
  wire width 32 input 4 \rvfi_rs1_rdata
  attribute \src "insn_lui.v:8.25-8.39"
  wire width 32 input 5 \rvfi_rs2_rdata
  attribute \src "insn_lui.v:4.41-4.51"
  wire input 1 \rvfi_valid
  attribute \src "insn_lui.v:22.25-22.38"
  wire width 32 output 14 \spec_mem_addr
  attribute \src "insn_lui.v:23.25-23.39"
  wire width 4 output 15 \spec_mem_rmask
  attribute \src "insn_lui.v:25.25-25.39"
  wire width 32 output 17 \spec_mem_wdata
  attribute \src "insn_lui.v:24.25-24.39"
  wire width 4 output 16 \spec_mem_wmask
  attribute \src "insn_lui.v:21.25-21.38"
  wire width 32 output 13 \spec_pc_wdata
  attribute \src "insn_lui.v:19.41-19.53"
  wire width 5 output 11 \spec_rd_addr
  attribute \src "insn_lui.v:20.25-20.38"
  wire width 32 output 12 \spec_rd_wdata
  attribute \src "insn_lui.v:17.41-17.54"
  wire width 5 output 9 \spec_rs1_addr
  attribute \src "insn_lui.v:18.41-18.54"
  wire width 5 output 10 \spec_rs2_addr
  attribute \src "insn_lui.v:16.41-16.50"
  wire output 8 \spec_trap
  attribute \src "insn_lui.v:15.41-15.51"
  wire output 7 \spec_valid
  attribute \src "insn_lui.v:45.26-45.43"
  cell $add $add$insn_lui.v:45$800
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 32
    connect \A \rvfi_pc_rdata
    connect \B 3'100
    connect \Y \spec_pc_wdata
  end
  attribute \src "insn_lui.v:42.54-42.80"
  cell $eq $eq$insn_lui.v:42$796
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [6:0]
    connect \B 6'110111
    connect \Y $eq$insn_lui.v:42$796_Y
  end
  attribute \src "insn_lui.v:42.23-42.80"
  cell $logic_and $logic_and$insn_lui.v:42$797
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_valid
    connect \B $eq$insn_lui.v:42$796_Y
    connect \Y \spec_valid
  end
  attribute \src "insn_lui.v:44.26-44.53"
  cell $reduce_bool $reduce_bool$insn_lui.v:44$798
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [11:7]
    connect \Y $reduce_bool$insn_lui.v:44$798_Y
  end
  attribute \src "insn_lui.v:44.26-44.53"
  cell $mux $ternary$insn_lui.v:44$799
    parameter \WIDTH 32
    connect \A 0
    connect \B { \rvfi_insn [31:12] 12'000000000000 }
    connect \S $reduce_bool$insn_lui.v:44$798_Y
    connect \Y \spec_rd_wdata
  end
  connect \insn_imm { \rvfi_insn [31:12] 12'000000000000 }
  connect \insn_opcode \rvfi_insn [6:0]
  connect \insn_padding 0
  connect \insn_rd \rvfi_insn [11:7]
  connect \misa_ok 1'1
  connect \spec_mem_addr 0
  connect \spec_mem_rmask 4'0000
  connect \spec_mem_wdata 0
  connect \spec_mem_wmask 4'0000
  connect \spec_rd_addr \rvfi_insn [11:7]
  connect \spec_rs1_addr 5'00000
  connect \spec_rs2_addr 5'00000
  connect \spec_trap 1'0
end
attribute \src "insn_lw.v:3.1-72.10"
module \rvfi_insn_lw
  attribute \src "insn_lw.v:54.24-54.36"
  wire width 32 $and$insn_lw.v:54$819_Y
  attribute \src "insn_lw.v:47.54-47.76"
  wire $eq$insn_lw.v:47$809_Y
  attribute \src "insn_lw.v:47.80-47.106"
  wire $eq$insn_lw.v:47$811_Y
  attribute \src "insn_lw.v:47.23-47.76"
  wire $logic_and$insn_lw.v:47$810_Y
  attribute \src "insn_lw.v:46.43-46.65"
  wire width 32 $mul$insn_lw.v:46$805_Y
  attribute \src "insn_lw.v:52.26-52.60"
  wire signed $reduce_bool$insn_lw.v:52$816_Y
  attribute \src "insn_lw.v:46.46-46.64"
  wire width 32 $sub$insn_lw.v:46$804_Y
  attribute \src "insn_lw.v:45.17-45.21"
  wire width 32 \addr
  attribute \src "insn_lw.v:32.14-32.25"
  wire width 3 \insn_funct3
  attribute \src "insn_lw.v:30.17-30.25"
  wire width 32 \insn_imm
  attribute \src "insn_lw.v:34.14-34.25"
  wire width 7 \insn_opcode
  attribute \src "insn_lw.v:29.17-29.29"
  wire width 32 \insn_padding
  attribute \src "insn_lw.v:33.14-33.21"
  wire width 5 \insn_rd
  attribute \src "insn_lw.v:31.14-31.22"
  wire width 5 \insn_rs1
  attribute \src "insn_lw.v:40.8-40.15"
  wire \misa_ok
  attribute \src "insn_lw.v:46.15-46.21"
  wire width 32 \result
  attribute \src "insn_lw.v:5.25-5.34"
  wire width 32 input 2 \rvfi_insn
  attribute \src "insn_lw.v:9.25-9.39"
  wire width 32 input 6 \rvfi_mem_rdata
  attribute \src "insn_lw.v:6.25-6.38"
  wire width 32 input 3 \rvfi_pc_rdata
  attribute \src "insn_lw.v:7.25-7.39"
  wire width 32 input 4 \rvfi_rs1_rdata
  attribute \src "insn_lw.v:8.25-8.39"
  wire width 32 input 5 \rvfi_rs2_rdata
  attribute \src "insn_lw.v:4.41-4.51"
  wire input 1 \rvfi_valid
  attribute \src "insn_lw.v:22.25-22.38"
  wire width 32 output 14 \spec_mem_addr
  attribute \src "insn_lw.v:23.25-23.39"
  wire width 4 output 15 \spec_mem_rmask
  attribute \src "insn_lw.v:25.25-25.39"
  wire width 32 output 17 \spec_mem_wdata
  attribute \src "insn_lw.v:24.25-24.39"
  wire width 4 output 16 \spec_mem_wmask
  attribute \src "insn_lw.v:21.25-21.38"
  wire width 32 output 13 \spec_pc_wdata
  attribute \src "insn_lw.v:19.41-19.53"
  wire width 5 output 11 \spec_rd_addr
  attribute \src "insn_lw.v:20.25-20.38"
  wire width 32 output 12 \spec_rd_wdata
  attribute \src "insn_lw.v:17.41-17.54"
  wire width 5 output 9 \spec_rs1_addr
  attribute \src "insn_lw.v:18.41-18.54"
  wire width 5 output 10 \spec_rs2_addr
  attribute \src "insn_lw.v:16.41-16.50"
  wire output 8 \spec_trap
  attribute \src "insn_lw.v:15.41-15.51"
  wire output 7 \spec_valid
  attribute \src "insn_lw.v:45.24-45.49"
  cell $add $add$insn_lw.v:45$803
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \rvfi_rs1_rdata
    connect \B { \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31:20] }
    connect \Y \addr
  end
  attribute \src "insn_lw.v:53.26-53.43"
  cell $add $add$insn_lw.v:53$818
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 32
    connect \A \rvfi_pc_rdata
    connect \B 3'100
    connect \Y \spec_pc_wdata
  end
  attribute \src "insn_lw.v:50.26-50.42"
  cell $and $and$insn_lw.v:50$813
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \addr
    connect \B 32'11111111111111111111111111111100
    connect \Y \spec_mem_addr
  end
  attribute \src "insn_lw.v:54.24-54.36"
  cell $and $and$insn_lw.v:54$819
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 32
    connect \A \addr
    connect \B 2'11
    connect \Y $and$insn_lw.v:54$819_Y
  end
  attribute \src "insn_lw.v:47.54-47.76"
  cell $eq $eq$insn_lw.v:47$809
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [14:12]
    connect \B 2'10
    connect \Y $eq$insn_lw.v:47$809_Y
  end
  attribute \src "insn_lw.v:47.80-47.106"
  cell $eq $eq$insn_lw.v:47$811
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [6:0]
    connect \B 2'11
    connect \Y $eq$insn_lw.v:47$811_Y
  end
  attribute \src "insn_lw.v:47.23-47.76"
  cell $logic_and $logic_and$insn_lw.v:47$810
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_valid
    connect \B $eq$insn_lw.v:47$809_Y
    connect \Y $logic_and$insn_lw.v:47$810_Y
  end
  attribute \src "insn_lw.v:47.23-47.106"
  cell $logic_and $logic_and$insn_lw.v:47$812
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_lw.v:47$810_Y
    connect \B $eq$insn_lw.v:47$811_Y
    connect \Y \spec_valid
  end
  attribute \src "insn_lw.v:46.43-46.65"
  cell $mul $mul$insn_lw.v:46$805
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A 4'1000
    connect \B $sub$insn_lw.v:46$804_Y
    connect \Y $mul$insn_lw.v:46$805_Y
  end
  attribute \src "insn_lw.v:54.23-54.42"
  cell $reduce_bool $ne$insn_lw.v:54$820
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $and$insn_lw.v:54$819_Y
    connect \Y \spec_trap
  end
  attribute \src "insn_lw.v:52.26-52.60"
  cell $reduce_bool $reduce_bool$insn_lw.v:52$816
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [11:7]
    connect \Y $reduce_bool$insn_lw.v:52$816_Y
  end
  attribute \src "insn_lw.v:51.27-51.63"
  cell $shl $shl$insn_lw.v:51$815
    parameter \A_SIGNED 1
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 4
    connect \A 5'01111
    connect \B $sub$insn_lw.v:46$804_Y
    connect \Y \spec_mem_rmask
  end
  attribute \src "insn_lw.v:46.24-46.66"
  cell $shr $shr$insn_lw.v:46$806
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \rvfi_mem_rdata
    connect \B $mul$insn_lw.v:46$805_Y
    connect \Y \result
  end
  attribute \src "insn_lw.v:46.46-46.64"
  cell $sub $sub$insn_lw.v:46$804
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \addr
    connect \B \spec_mem_addr
    connect \Y $sub$insn_lw.v:46$804_Y
  end
  attribute \src "insn_lw.v:52.26-52.60"
  cell $mux $ternary$insn_lw.v:52$817
    parameter \WIDTH 32
    connect \A 0
    connect \B \result
    connect \S $reduce_bool$insn_lw.v:52$816_Y
    connect \Y \spec_rd_wdata
  end
  connect \insn_funct3 \rvfi_insn [14:12]
  connect \insn_imm { \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31:20] }
  connect \insn_opcode \rvfi_insn [6:0]
  connect \insn_padding 0
  connect \insn_rd \rvfi_insn [11:7]
  connect \insn_rs1 \rvfi_insn [19:15]
  connect \misa_ok 1'1
  connect \spec_mem_wdata 0
  connect \spec_mem_wmask 4'0000
  connect \spec_rd_addr \rvfi_insn [11:7]
  connect \spec_rs1_addr \rvfi_insn [19:15]
  connect \spec_rs2_addr 5'00000
end
attribute \src "insn_or.v:3.1-59.10"
module \rvfi_insn_or
  attribute \src "insn_or.v:46.54-46.80"
  wire $eq$insn_or.v:46$827_Y
  attribute \src "insn_or.v:46.84-46.106"
  wire $eq$insn_or.v:46$829_Y
  attribute \src "insn_or.v:46.110-46.136"
  wire $eq$insn_or.v:46$831_Y
  attribute \src "insn_or.v:46.23-46.80"
  wire $logic_and$insn_or.v:46$828_Y
  attribute \src "insn_or.v:46.23-46.106"
  wire $logic_and$insn_or.v:46$830_Y
  attribute \src "insn_or.v:50.26-50.51"
  wire $reduce_bool$insn_or.v:50$833_Y
  attribute \src "insn_or.v:33.14-33.25"
  wire width 3 \insn_funct3
  attribute \src "insn_or.v:30.14-30.25"
  wire width 7 \insn_funct7
  attribute \src "insn_or.v:35.14-35.25"
  wire width 7 \insn_opcode
  attribute \src "insn_or.v:29.17-29.29"
  wire width 32 \insn_padding
  attribute \src "insn_or.v:34.14-34.21"
  wire width 5 \insn_rd
  attribute \src "insn_or.v:32.14-32.22"
  wire width 5 \insn_rs1
  attribute \src "insn_or.v:31.14-31.22"
  wire width 5 \insn_rs2
  attribute \src "insn_or.v:41.8-41.15"
  wire \misa_ok
  attribute \src "insn_or.v:45.17-45.23"
  wire width 32 \result
  attribute \src "insn_or.v:5.25-5.34"
  wire width 32 input 2 \rvfi_insn
  attribute \src "insn_or.v:9.25-9.39"
  wire width 32 input 6 \rvfi_mem_rdata
  attribute \src "insn_or.v:6.25-6.38"
  wire width 32 input 3 \rvfi_pc_rdata
  attribute \src "insn_or.v:7.25-7.39"
  wire width 32 input 4 \rvfi_rs1_rdata
  attribute \src "insn_or.v:8.25-8.39"
  wire width 32 input 5 \rvfi_rs2_rdata
  attribute \src "insn_or.v:4.41-4.51"
  wire input 1 \rvfi_valid
  attribute \src "insn_or.v:22.25-22.38"
  wire width 32 output 14 \spec_mem_addr
  attribute \src "insn_or.v:23.25-23.39"
  wire width 4 output 15 \spec_mem_rmask
  attribute \src "insn_or.v:25.25-25.39"
  wire width 32 output 17 \spec_mem_wdata
  attribute \src "insn_or.v:24.25-24.39"
  wire width 4 output 16 \spec_mem_wmask
  attribute \src "insn_or.v:21.25-21.38"
  wire width 32 output 13 \spec_pc_wdata
  attribute \src "insn_or.v:19.41-19.53"
  wire width 5 output 11 \spec_rd_addr
  attribute \src "insn_or.v:20.25-20.38"
  wire width 32 output 12 \spec_rd_wdata
  attribute \src "insn_or.v:17.41-17.54"
  wire width 5 output 9 \spec_rs1_addr
  attribute \src "insn_or.v:18.41-18.54"
  wire width 5 output 10 \spec_rs2_addr
  attribute \src "insn_or.v:16.41-16.50"
  wire output 8 \spec_trap
  attribute \src "insn_or.v:15.41-15.51"
  wire output 7 \spec_valid
  attribute \src "insn_or.v:51.26-51.43"
  cell $add $add$insn_or.v:51$835
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 32
    connect \A \rvfi_pc_rdata
    connect \B 3'100
    connect \Y \spec_pc_wdata
  end
  attribute \src "insn_or.v:46.54-46.80"
  cell $logic_not $eq$insn_or.v:46$827
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [31:25]
    connect \Y $eq$insn_or.v:46$827_Y
  end
  attribute \src "insn_or.v:46.84-46.106"
  cell $eq $eq$insn_or.v:46$829
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [14:12]
    connect \B 3'110
    connect \Y $eq$insn_or.v:46$829_Y
  end
  attribute \src "insn_or.v:46.110-46.136"
  cell $eq $eq$insn_or.v:46$831
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [6:0]
    connect \B 6'110011
    connect \Y $eq$insn_or.v:46$831_Y
  end
  attribute \src "insn_or.v:46.23-46.80"
  cell $logic_and $logic_and$insn_or.v:46$828
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_valid
    connect \B $eq$insn_or.v:46$827_Y
    connect \Y $logic_and$insn_or.v:46$828_Y
  end
  attribute \src "insn_or.v:46.23-46.106"
  cell $logic_and $logic_and$insn_or.v:46$830
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_or.v:46$828_Y
    connect \B $eq$insn_or.v:46$829_Y
    connect \Y $logic_and$insn_or.v:46$830_Y
  end
  attribute \src "insn_or.v:46.23-46.136"
  cell $logic_and $logic_and$insn_or.v:46$832
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_or.v:46$830_Y
    connect \B $eq$insn_or.v:46$831_Y
    connect \Y \spec_valid
  end
  attribute \src "insn_or.v:45.26-45.57"
  cell $or $or$insn_or.v:45$824
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \rvfi_rs1_rdata
    connect \B \rvfi_rs2_rdata
    connect \Y \result
  end
  attribute \src "insn_or.v:50.26-50.51"
  cell $reduce_bool $reduce_bool$insn_or.v:50$833
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [11:7]
    connect \Y $reduce_bool$insn_or.v:50$833_Y
  end
  attribute \src "insn_or.v:50.26-50.51"
  cell $mux $ternary$insn_or.v:50$834
    parameter \WIDTH 32
    connect \A 0
    connect \B \result
    connect \S $reduce_bool$insn_or.v:50$833_Y
    connect \Y \spec_rd_wdata
  end
  connect \insn_funct3 \rvfi_insn [14:12]
  connect \insn_funct7 \rvfi_insn [31:25]
  connect \insn_opcode \rvfi_insn [6:0]
  connect \insn_padding 0
  connect \insn_rd \rvfi_insn [11:7]
  connect \insn_rs1 \rvfi_insn [19:15]
  connect \insn_rs2 \rvfi_insn [24:20]
  connect \misa_ok 1'1
  connect \spec_mem_addr 0
  connect \spec_mem_rmask 4'0000
  connect \spec_mem_wdata 0
  connect \spec_mem_wmask 4'0000
  connect \spec_rd_addr \rvfi_insn [11:7]
  connect \spec_rs1_addr \rvfi_insn [19:15]
  connect \spec_rs2_addr \rvfi_insn [24:20]
  connect \spec_trap 1'0
end
attribute \src "insn_ori.v:3.1-58.10"
module \rvfi_insn_ori
  attribute \src "insn_ori.v:45.54-45.76"
  wire $eq$insn_ori.v:45$841_Y
  attribute \src "insn_ori.v:45.80-45.106"
  wire $eq$insn_ori.v:45$843_Y
  attribute \src "insn_ori.v:45.23-45.76"
  wire $logic_and$insn_ori.v:45$842_Y
  attribute \src "insn_ori.v:48.26-48.51"
  wire $reduce_bool$insn_ori.v:48$845_Y
  attribute \src "insn_ori.v:32.14-32.25"
  wire width 3 \insn_funct3
  attribute \src "insn_ori.v:30.17-30.25"
  wire width 32 \insn_imm
  attribute \src "insn_ori.v:34.14-34.25"
  wire width 7 \insn_opcode
  attribute \src "insn_ori.v:29.17-29.29"
  wire width 32 \insn_padding
  attribute \src "insn_ori.v:33.14-33.21"
  wire width 5 \insn_rd
  attribute \src "insn_ori.v:31.14-31.22"
  wire width 5 \insn_rs1
  attribute \src "insn_ori.v:40.8-40.15"
  wire \misa_ok
  attribute \src "insn_ori.v:44.17-44.23"
  wire width 32 \result
  attribute \src "insn_ori.v:5.25-5.34"
  wire width 32 input 2 \rvfi_insn
  attribute \src "insn_ori.v:9.25-9.39"
  wire width 32 input 6 \rvfi_mem_rdata
  attribute \src "insn_ori.v:6.25-6.38"
  wire width 32 input 3 \rvfi_pc_rdata
  attribute \src "insn_ori.v:7.25-7.39"
  wire width 32 input 4 \rvfi_rs1_rdata
  attribute \src "insn_ori.v:8.25-8.39"
  wire width 32 input 5 \rvfi_rs2_rdata
  attribute \src "insn_ori.v:4.41-4.51"
  wire input 1 \rvfi_valid
  attribute \src "insn_ori.v:22.25-22.38"
  wire width 32 output 14 \spec_mem_addr
  attribute \src "insn_ori.v:23.25-23.39"
  wire width 4 output 15 \spec_mem_rmask
  attribute \src "insn_ori.v:25.25-25.39"
  wire width 32 output 17 \spec_mem_wdata
  attribute \src "insn_ori.v:24.25-24.39"
  wire width 4 output 16 \spec_mem_wmask
  attribute \src "insn_ori.v:21.25-21.38"
  wire width 32 output 13 \spec_pc_wdata
  attribute \src "insn_ori.v:19.41-19.53"
  wire width 5 output 11 \spec_rd_addr
  attribute \src "insn_ori.v:20.25-20.38"
  wire width 32 output 12 \spec_rd_wdata
  attribute \src "insn_ori.v:17.41-17.54"
  wire width 5 output 9 \spec_rs1_addr
  attribute \src "insn_ori.v:18.41-18.54"
  wire width 5 output 10 \spec_rs2_addr
  attribute \src "insn_ori.v:16.41-16.50"
  wire output 8 \spec_trap
  attribute \src "insn_ori.v:15.41-15.51"
  wire output 7 \spec_valid
  attribute \src "insn_ori.v:49.26-49.43"
  cell $add $add$insn_ori.v:49$847
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 32
    connect \A \rvfi_pc_rdata
    connect \B 3'100
    connect \Y \spec_pc_wdata
  end
  attribute \src "insn_ori.v:45.54-45.76"
  cell $eq $eq$insn_ori.v:45$841
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [14:12]
    connect \B 3'110
    connect \Y $eq$insn_ori.v:45$841_Y
  end
  attribute \src "insn_ori.v:45.80-45.106"
  cell $eq $eq$insn_ori.v:45$843
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [6:0]
    connect \B 5'10011
    connect \Y $eq$insn_ori.v:45$843_Y
  end
  attribute \src "insn_ori.v:45.23-45.76"
  cell $logic_and $logic_and$insn_ori.v:45$842
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_valid
    connect \B $eq$insn_ori.v:45$841_Y
    connect \Y $logic_and$insn_ori.v:45$842_Y
  end
  attribute \src "insn_ori.v:45.23-45.106"
  cell $logic_and $logic_and$insn_ori.v:45$844
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_ori.v:45$842_Y
    connect \B $eq$insn_ori.v:45$843_Y
    connect \Y \spec_valid
  end
  attribute \src "insn_ori.v:44.26-44.51"
  cell $or $or$insn_ori.v:44$838
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \rvfi_rs1_rdata
    connect \B { \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31:20] }
    connect \Y \result
  end
  attribute \src "insn_ori.v:48.26-48.51"
  cell $reduce_bool $reduce_bool$insn_ori.v:48$845
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [11:7]
    connect \Y $reduce_bool$insn_ori.v:48$845_Y
  end
  attribute \src "insn_ori.v:48.26-48.51"
  cell $mux $ternary$insn_ori.v:48$846
    parameter \WIDTH 32
    connect \A 0
    connect \B \result
    connect \S $reduce_bool$insn_ori.v:48$845_Y
    connect \Y \spec_rd_wdata
  end
  connect \insn_funct3 \rvfi_insn [14:12]
  connect \insn_imm { \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31:20] }
  connect \insn_opcode \rvfi_insn [6:0]
  connect \insn_padding 0
  connect \insn_rd \rvfi_insn [11:7]
  connect \insn_rs1 \rvfi_insn [19:15]
  connect \misa_ok 1'1
  connect \spec_mem_addr 0
  connect \spec_mem_rmask 4'0000
  connect \spec_mem_wdata 0
  connect \spec_mem_wmask 4'0000
  connect \spec_rd_addr \rvfi_insn [11:7]
  connect \spec_rs1_addr \rvfi_insn [19:15]
  connect \spec_rs2_addr 5'00000
  connect \spec_trap 1'0
end
attribute \src "insn_sb.v:3.1-70.10"
module \rvfi_insn_sb
  attribute \src "insn_sb.v:53.24-53.36"
  wire width 32 $and$insn_sb.v:53$864_Y
  attribute \src "insn_sb.v:46.54-46.76"
  wire $eq$insn_sb.v:46$853_Y
  attribute \src "insn_sb.v:46.80-46.106"
  wire $eq$insn_sb.v:46$855_Y
  attribute \src "insn_sb.v:46.23-46.76"
  wire $logic_and$insn_sb.v:46$854_Y
  attribute \src "insn_sb.v:51.46-51.68"
  wire width 32 $mul$insn_sb.v:51$861_Y
  attribute \src "insn_sb.v:50.44-50.62"
  wire width 32 $sub$insn_sb.v:50$858_Y
  attribute \src "insn_sb.v:45.17-45.21"
  wire width 32 \addr
  attribute \src "insn_sb.v:33.14-33.25"
  wire width 3 \insn_funct3
  attribute \src "insn_sb.v:30.17-30.25"
  wire width 32 \insn_imm
  attribute \src "insn_sb.v:34.14-34.25"
  wire width 7 \insn_opcode
  attribute \src "insn_sb.v:29.17-29.29"
  wire width 32 \insn_padding
  attribute \src "insn_sb.v:32.14-32.22"
  wire width 5 \insn_rs1
  attribute \src "insn_sb.v:31.14-31.22"
  wire width 5 \insn_rs2
  attribute \src "insn_sb.v:40.8-40.15"
  wire \misa_ok
  attribute \src "insn_sb.v:5.25-5.34"
  wire width 32 input 2 \rvfi_insn
  attribute \src "insn_sb.v:9.25-9.39"
  wire width 32 input 6 \rvfi_mem_rdata
  attribute \src "insn_sb.v:6.25-6.38"
  wire width 32 input 3 \rvfi_pc_rdata
  attribute \src "insn_sb.v:7.25-7.39"
  wire width 32 input 4 \rvfi_rs1_rdata
  attribute \src "insn_sb.v:8.25-8.39"
  wire width 32 input 5 \rvfi_rs2_rdata
  attribute \src "insn_sb.v:4.41-4.51"
  wire input 1 \rvfi_valid
  attribute \src "insn_sb.v:22.25-22.38"
  wire width 32 output 14 \spec_mem_addr
  attribute \src "insn_sb.v:23.25-23.39"
  wire width 4 output 15 \spec_mem_rmask
  attribute \src "insn_sb.v:25.25-25.39"
  wire width 32 output 17 \spec_mem_wdata
  attribute \src "insn_sb.v:24.25-24.39"
  wire width 4 output 16 \spec_mem_wmask
  attribute \src "insn_sb.v:21.25-21.38"
  wire width 32 output 13 \spec_pc_wdata
  attribute \src "insn_sb.v:19.41-19.53"
  wire width 5 output 11 \spec_rd_addr
  attribute \src "insn_sb.v:20.25-20.38"
  wire width 32 output 12 \spec_rd_wdata
  attribute \src "insn_sb.v:17.41-17.54"
  wire width 5 output 9 \spec_rs1_addr
  attribute \src "insn_sb.v:18.41-18.54"
  wire width 5 output 10 \spec_rs2_addr
  attribute \src "insn_sb.v:16.41-16.50"
  wire output 8 \spec_trap
  attribute \src "insn_sb.v:15.41-15.51"
  wire output 7 \spec_valid
  attribute \src "insn_sb.v:45.24-45.49"
  cell $add $add$insn_sb.v:45$850
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \rvfi_rs1_rdata
    connect \B { \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31:25] \rvfi_insn [11:7] }
    connect \Y \addr
  end
  attribute \src "insn_sb.v:52.26-52.43"
  cell $add $add$insn_sb.v:52$863
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 32
    connect \A \rvfi_pc_rdata
    connect \B 3'100
    connect \Y \spec_pc_wdata
  end
  attribute \src "insn_sb.v:49.26-49.42"
  cell $and $and$insn_sb.v:49$857
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \addr
    connect \B 32'11111111111111111111111111111100
    connect \Y \spec_mem_addr
  end
  attribute \src "insn_sb.v:53.24-53.36"
  cell $and $and$insn_sb.v:53$864
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A \addr
    connect \B 1'0
    connect \Y $and$insn_sb.v:53$864_Y
  end
  attribute \src "insn_sb.v:46.54-46.76"
  cell $logic_not $eq$insn_sb.v:46$853
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [14:12]
    connect \Y $eq$insn_sb.v:46$853_Y
  end
  attribute \src "insn_sb.v:46.80-46.106"
  cell $eq $eq$insn_sb.v:46$855
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [6:0]
    connect \B 6'100011
    connect \Y $eq$insn_sb.v:46$855_Y
  end
  attribute \src "insn_sb.v:46.23-46.76"
  cell $logic_and $logic_and$insn_sb.v:46$854
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_valid
    connect \B $eq$insn_sb.v:46$853_Y
    connect \Y $logic_and$insn_sb.v:46$854_Y
  end
  attribute \src "insn_sb.v:46.23-46.106"
  cell $logic_and $logic_and$insn_sb.v:46$856
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_sb.v:46$854_Y
    connect \B $eq$insn_sb.v:46$855_Y
    connect \Y \spec_valid
  end
  attribute \src "insn_sb.v:51.46-51.68"
  cell $mul $mul$insn_sb.v:51$861
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A 4'1000
    connect \B $sub$insn_sb.v:50$858_Y
    connect \Y $mul$insn_sb.v:51$861_Y
  end
  attribute \src "insn_sb.v:53.23-53.42"
  cell $reduce_bool $ne$insn_sb.v:53$865
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $and$insn_sb.v:53$864_Y
    connect \Y \spec_trap
  end
  attribute \src "insn_sb.v:50.27-50.63"
  cell $shl $shl$insn_sb.v:50$859
    parameter \A_SIGNED 1
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 4
    connect \A 2'01
    connect \B $sub$insn_sb.v:50$858_Y
    connect \Y \spec_mem_wmask
  end
  attribute \src "insn_sb.v:51.27-51.69"
  cell $shl $shl$insn_sb.v:51$862
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \rvfi_rs2_rdata
    connect \B $mul$insn_sb.v:51$861_Y
    connect \Y \spec_mem_wdata
  end
  attribute \src "insn_sb.v:50.44-50.62"
  cell $sub $sub$insn_sb.v:50$858
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \addr
    connect \B \spec_mem_addr
    connect \Y $sub$insn_sb.v:50$858_Y
  end
  connect \insn_funct3 \rvfi_insn [14:12]
  connect \insn_imm { \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31:25] \rvfi_insn [11:7] }
  connect \insn_opcode \rvfi_insn [6:0]
  connect \insn_padding 0
  connect \insn_rs1 \rvfi_insn [19:15]
  connect \insn_rs2 \rvfi_insn [24:20]
  connect \misa_ok 1'1
  connect \spec_mem_rmask 4'0000
  connect \spec_rd_addr 5'00000
  connect \spec_rd_wdata 0
  connect \spec_rs1_addr \rvfi_insn [19:15]
  connect \spec_rs2_addr \rvfi_insn [24:20]
end
attribute \src "insn_sh.v:3.1-70.10"
module \rvfi_insn_sh
  attribute \src "insn_sh.v:53.24-53.36"
  wire width 32 $and$insn_sh.v:53$883_Y
  attribute \src "insn_sh.v:46.54-46.76"
  wire $eq$insn_sh.v:46$872_Y
  attribute \src "insn_sh.v:46.80-46.106"
  wire $eq$insn_sh.v:46$874_Y
  attribute \src "insn_sh.v:46.23-46.76"
  wire $logic_and$insn_sh.v:46$873_Y
  attribute \src "insn_sh.v:51.46-51.68"
  wire width 32 $mul$insn_sh.v:51$880_Y
  attribute \src "insn_sh.v:50.44-50.62"
  wire width 32 $sub$insn_sh.v:50$877_Y
  attribute \src "insn_sh.v:45.17-45.21"
  wire width 32 \addr
  attribute \src "insn_sh.v:33.14-33.25"
  wire width 3 \insn_funct3
  attribute \src "insn_sh.v:30.17-30.25"
  wire width 32 \insn_imm
  attribute \src "insn_sh.v:34.14-34.25"
  wire width 7 \insn_opcode
  attribute \src "insn_sh.v:29.17-29.29"
  wire width 32 \insn_padding
  attribute \src "insn_sh.v:32.14-32.22"
  wire width 5 \insn_rs1
  attribute \src "insn_sh.v:31.14-31.22"
  wire width 5 \insn_rs2
  attribute \src "insn_sh.v:40.8-40.15"
  wire \misa_ok
  attribute \src "insn_sh.v:5.25-5.34"
  wire width 32 input 2 \rvfi_insn
  attribute \src "insn_sh.v:9.25-9.39"
  wire width 32 input 6 \rvfi_mem_rdata
  attribute \src "insn_sh.v:6.25-6.38"
  wire width 32 input 3 \rvfi_pc_rdata
  attribute \src "insn_sh.v:7.25-7.39"
  wire width 32 input 4 \rvfi_rs1_rdata
  attribute \src "insn_sh.v:8.25-8.39"
  wire width 32 input 5 \rvfi_rs2_rdata
  attribute \src "insn_sh.v:4.41-4.51"
  wire input 1 \rvfi_valid
  attribute \src "insn_sh.v:22.25-22.38"
  wire width 32 output 14 \spec_mem_addr
  attribute \src "insn_sh.v:23.25-23.39"
  wire width 4 output 15 \spec_mem_rmask
  attribute \src "insn_sh.v:25.25-25.39"
  wire width 32 output 17 \spec_mem_wdata
  attribute \src "insn_sh.v:24.25-24.39"
  wire width 4 output 16 \spec_mem_wmask
  attribute \src "insn_sh.v:21.25-21.38"
  wire width 32 output 13 \spec_pc_wdata
  attribute \src "insn_sh.v:19.41-19.53"
  wire width 5 output 11 \spec_rd_addr
  attribute \src "insn_sh.v:20.25-20.38"
  wire width 32 output 12 \spec_rd_wdata
  attribute \src "insn_sh.v:17.41-17.54"
  wire width 5 output 9 \spec_rs1_addr
  attribute \src "insn_sh.v:18.41-18.54"
  wire width 5 output 10 \spec_rs2_addr
  attribute \src "insn_sh.v:16.41-16.50"
  wire output 8 \spec_trap
  attribute \src "insn_sh.v:15.41-15.51"
  wire output 7 \spec_valid
  attribute \src "insn_sh.v:45.24-45.49"
  cell $add $add$insn_sh.v:45$869
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \rvfi_rs1_rdata
    connect \B { \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31:25] \rvfi_insn [11:7] }
    connect \Y \addr
  end
  attribute \src "insn_sh.v:52.26-52.43"
  cell $add $add$insn_sh.v:52$882
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 32
    connect \A \rvfi_pc_rdata
    connect \B 3'100
    connect \Y \spec_pc_wdata
  end
  attribute \src "insn_sh.v:49.26-49.42"
  cell $and $and$insn_sh.v:49$876
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \addr
    connect \B 32'11111111111111111111111111111100
    connect \Y \spec_mem_addr
  end
  attribute \src "insn_sh.v:53.24-53.36"
  cell $and $and$insn_sh.v:53$883
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A \addr
    connect \B 1'1
    connect \Y $and$insn_sh.v:53$883_Y
  end
  attribute \src "insn_sh.v:46.54-46.76"
  cell $eq $eq$insn_sh.v:46$872
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [14:12]
    connect \B 1'1
    connect \Y $eq$insn_sh.v:46$872_Y
  end
  attribute \src "insn_sh.v:46.80-46.106"
  cell $eq $eq$insn_sh.v:46$874
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [6:0]
    connect \B 6'100011
    connect \Y $eq$insn_sh.v:46$874_Y
  end
  attribute \src "insn_sh.v:46.23-46.76"
  cell $logic_and $logic_and$insn_sh.v:46$873
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_valid
    connect \B $eq$insn_sh.v:46$872_Y
    connect \Y $logic_and$insn_sh.v:46$873_Y
  end
  attribute \src "insn_sh.v:46.23-46.106"
  cell $logic_and $logic_and$insn_sh.v:46$875
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_sh.v:46$873_Y
    connect \B $eq$insn_sh.v:46$874_Y
    connect \Y \spec_valid
  end
  attribute \src "insn_sh.v:51.46-51.68"
  cell $mul $mul$insn_sh.v:51$880
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A 4'1000
    connect \B $sub$insn_sh.v:50$877_Y
    connect \Y $mul$insn_sh.v:51$880_Y
  end
  attribute \src "insn_sh.v:53.23-53.42"
  cell $reduce_bool $ne$insn_sh.v:53$884
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $and$insn_sh.v:53$883_Y
    connect \Y \spec_trap
  end
  attribute \src "insn_sh.v:50.27-50.63"
  cell $shl $shl$insn_sh.v:50$878
    parameter \A_SIGNED 1
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 4
    connect \A 3'011
    connect \B $sub$insn_sh.v:50$877_Y
    connect \Y \spec_mem_wmask
  end
  attribute \src "insn_sh.v:51.27-51.69"
  cell $shl $shl$insn_sh.v:51$881
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \rvfi_rs2_rdata
    connect \B $mul$insn_sh.v:51$880_Y
    connect \Y \spec_mem_wdata
  end
  attribute \src "insn_sh.v:50.44-50.62"
  cell $sub $sub$insn_sh.v:50$877
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \addr
    connect \B \spec_mem_addr
    connect \Y $sub$insn_sh.v:50$877_Y
  end
  connect \insn_funct3 \rvfi_insn [14:12]
  connect \insn_imm { \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31:25] \rvfi_insn [11:7] }
  connect \insn_opcode \rvfi_insn [6:0]
  connect \insn_padding 0
  connect \insn_rs1 \rvfi_insn [19:15]
  connect \insn_rs2 \rvfi_insn [24:20]
  connect \misa_ok 1'1
  connect \spec_mem_rmask 4'0000
  connect \spec_rd_addr 5'00000
  connect \spec_rd_wdata 0
  connect \spec_rs1_addr \rvfi_insn [19:15]
  connect \spec_rs2_addr \rvfi_insn [24:20]
end
attribute \src "insn_sll.v:3.1-60.10"
module \rvfi_insn_sll
  attribute \src "insn_sll.v:47.54-47.80"
  wire $eq$insn_sll.v:47$891_Y
  attribute \src "insn_sll.v:47.84-47.106"
  wire $eq$insn_sll.v:47$893_Y
  attribute \src "insn_sll.v:47.110-47.136"
  wire $eq$insn_sll.v:47$895_Y
  attribute \src "insn_sll.v:47.23-47.80"
  wire $logic_and$insn_sll.v:47$892_Y
  attribute \src "insn_sll.v:47.23-47.106"
  wire $logic_and$insn_sll.v:47$894_Y
  attribute \src "insn_sll.v:51.26-51.51"
  wire $reduce_bool$insn_sll.v:51$897_Y
  attribute \src "insn_sll.v:33.14-33.25"
  wire width 3 \insn_funct3
  attribute \src "insn_sll.v:30.14-30.25"
  wire width 7 \insn_funct7
  attribute \src "insn_sll.v:35.14-35.25"
  wire width 7 \insn_opcode
  attribute \src "insn_sll.v:29.17-29.29"
  wire width 32 \insn_padding
  attribute \src "insn_sll.v:34.14-34.21"
  wire width 5 \insn_rd
  attribute \src "insn_sll.v:32.14-32.22"
  wire width 5 \insn_rs1
  attribute \src "insn_sll.v:31.14-31.22"
  wire width 5 \insn_rs2
  attribute \src "insn_sll.v:41.8-41.15"
  wire \misa_ok
  attribute \src "insn_sll.v:46.17-46.23"
  wire width 32 \result
  attribute \src "insn_sll.v:5.25-5.34"
  wire width 32 input 2 \rvfi_insn
  attribute \src "insn_sll.v:9.25-9.39"
  wire width 32 input 6 \rvfi_mem_rdata
  attribute \src "insn_sll.v:6.25-6.38"
  wire width 32 input 3 \rvfi_pc_rdata
  attribute \src "insn_sll.v:7.25-7.39"
  wire width 32 input 4 \rvfi_rs1_rdata
  attribute \src "insn_sll.v:8.25-8.39"
  wire width 32 input 5 \rvfi_rs2_rdata
  attribute \src "insn_sll.v:4.41-4.51"
  wire input 1 \rvfi_valid
  wire width 5 \shamt
  attribute \src "insn_sll.v:22.25-22.38"
  wire width 32 output 14 \spec_mem_addr
  attribute \src "insn_sll.v:23.25-23.39"
  wire width 4 output 15 \spec_mem_rmask
  attribute \src "insn_sll.v:25.25-25.39"
  wire width 32 output 17 \spec_mem_wdata
  attribute \src "insn_sll.v:24.25-24.39"
  wire width 4 output 16 \spec_mem_wmask
  attribute \src "insn_sll.v:21.25-21.38"
  wire width 32 output 13 \spec_pc_wdata
  attribute \src "insn_sll.v:19.41-19.53"
  wire width 5 output 11 \spec_rd_addr
  attribute \src "insn_sll.v:20.25-20.38"
  wire width 32 output 12 \spec_rd_wdata
  attribute \src "insn_sll.v:17.41-17.54"
  wire width 5 output 9 \spec_rs1_addr
  attribute \src "insn_sll.v:18.41-18.54"
  wire width 5 output 10 \spec_rs2_addr
  attribute \src "insn_sll.v:16.41-16.50"
  wire output 8 \spec_trap
  attribute \src "insn_sll.v:15.41-15.51"
  wire output 7 \spec_valid
  attribute \src "insn_sll.v:52.26-52.43"
  cell $add $add$insn_sll.v:52$899
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 32
    connect \A \rvfi_pc_rdata
    connect \B 3'100
    connect \Y \spec_pc_wdata
  end
  attribute \src "insn_sll.v:47.54-47.80"
  cell $logic_not $eq$insn_sll.v:47$891
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [31:25]
    connect \Y $eq$insn_sll.v:47$891_Y
  end
  attribute \src "insn_sll.v:47.84-47.106"
  cell $eq $eq$insn_sll.v:47$893
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [14:12]
    connect \B 1'1
    connect \Y $eq$insn_sll.v:47$893_Y
  end
  attribute \src "insn_sll.v:47.110-47.136"
  cell $eq $eq$insn_sll.v:47$895
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [6:0]
    connect \B 6'110011
    connect \Y $eq$insn_sll.v:47$895_Y
  end
  attribute \src "insn_sll.v:47.23-47.80"
  cell $logic_and $logic_and$insn_sll.v:47$892
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_valid
    connect \B $eq$insn_sll.v:47$891_Y
    connect \Y $logic_and$insn_sll.v:47$892_Y
  end
  attribute \src "insn_sll.v:47.23-47.106"
  cell $logic_and $logic_and$insn_sll.v:47$894
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_sll.v:47$892_Y
    connect \B $eq$insn_sll.v:47$893_Y
    connect \Y $logic_and$insn_sll.v:47$894_Y
  end
  attribute \src "insn_sll.v:47.23-47.136"
  cell $logic_and $logic_and$insn_sll.v:47$896
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_sll.v:47$894_Y
    connect \B $eq$insn_sll.v:47$895_Y
    connect \Y \spec_valid
  end
  attribute \src "insn_sll.v:51.26-51.51"
  cell $reduce_bool $reduce_bool$insn_sll.v:51$897
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [11:7]
    connect \Y $reduce_bool$insn_sll.v:51$897_Y
  end
  attribute \src "insn_sll.v:46.26-46.49"
  cell $shl $shl$insn_sll.v:46$888
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A \rvfi_rs1_rdata
    connect \B \rvfi_rs2_rdata [4:0]
    connect \Y \result
  end
  attribute \src "insn_sll.v:51.26-51.51"
  cell $mux $ternary$insn_sll.v:51$898
    parameter \WIDTH 32
    connect \A 0
    connect \B \result
    connect \S $reduce_bool$insn_sll.v:51$897_Y
    connect \Y \spec_rd_wdata
  end
  connect \insn_funct3 \rvfi_insn [14:12]
  connect \insn_funct7 \rvfi_insn [31:25]
  connect \insn_opcode \rvfi_insn [6:0]
  connect \insn_padding 0
  connect \insn_rd \rvfi_insn [11:7]
  connect \insn_rs1 \rvfi_insn [19:15]
  connect \insn_rs2 \rvfi_insn [24:20]
  connect \misa_ok 1'1
  connect \shamt \rvfi_rs2_rdata [4:0]
  connect \spec_mem_addr 0
  connect \spec_mem_rmask 4'0000
  connect \spec_mem_wdata 0
  connect \spec_mem_wmask 4'0000
  connect \spec_rd_addr \rvfi_insn [11:7]
  connect \spec_rs1_addr \rvfi_insn [19:15]
  connect \spec_rs2_addr \rvfi_insn [24:20]
  connect \spec_trap 1'0
end
attribute \src "insn_slli.v:3.1-59.10"
module \rvfi_insn_slli
  attribute \src "insn_slli.v:46.54-46.79"
  wire $eq$insn_slli.v:46$905_Y
  attribute \src "insn_slli.v:46.83-46.105"
  wire $eq$insn_slli.v:46$907_Y
  attribute \src "insn_slli.v:46.109-46.135"
  wire $eq$insn_slli.v:46$909_Y
  attribute \src "insn_slli.v:46.23-46.79"
  wire $logic_and$insn_slli.v:46$906_Y
  attribute \src "insn_slli.v:46.23-46.105"
  wire $logic_and$insn_slli.v:46$908_Y
  attribute \src "insn_slli.v:46.23-46.135"
  wire $logic_and$insn_slli.v:46$910_Y
  attribute \src "insn_slli.v:46.140-46.154"
  wire $logic_not$insn_slli.v:46$911_Y
  attribute \src "insn_slli.v:49.26-49.51"
  wire $reduce_bool$insn_slli.v:49$914_Y
  attribute \src "insn_slli.v:33.14-33.25"
  wire width 3 \insn_funct3
  wire width 6 \insn_funct6
  attribute \src "insn_slli.v:35.14-35.25"
  wire width 7 \insn_opcode
  attribute \src "insn_slli.v:29.17-29.29"
  wire width 32 \insn_padding
  attribute \src "insn_slli.v:34.14-34.21"
  wire width 5 \insn_rd
  attribute \src "insn_slli.v:32.14-32.22"
  wire width 5 \insn_rs1
  attribute \src "insn_slli.v:31.14-31.24"
  wire width 6 \insn_shamt
  attribute \src "insn_slli.v:41.8-41.15"
  wire \misa_ok
  attribute \src "insn_slli.v:45.17-45.23"
  wire width 32 \result
  attribute \src "insn_slli.v:5.25-5.34"
  wire width 32 input 2 \rvfi_insn
  attribute \src "insn_slli.v:9.25-9.39"
  wire width 32 input 6 \rvfi_mem_rdata
  attribute \src "insn_slli.v:6.25-6.38"
  wire width 32 input 3 \rvfi_pc_rdata
  attribute \src "insn_slli.v:7.25-7.39"
  wire width 32 input 4 \rvfi_rs1_rdata
  attribute \src "insn_slli.v:8.25-8.39"
  wire width 32 input 5 \rvfi_rs2_rdata
  attribute \src "insn_slli.v:4.41-4.51"
  wire input 1 \rvfi_valid
  attribute \src "insn_slli.v:22.25-22.38"
  wire width 32 output 14 \spec_mem_addr
  attribute \src "insn_slli.v:23.25-23.39"
  wire width 4 output 15 \spec_mem_rmask
  attribute \src "insn_slli.v:25.25-25.39"
  wire width 32 output 17 \spec_mem_wdata
  attribute \src "insn_slli.v:24.25-24.39"
  wire width 4 output 16 \spec_mem_wmask
  attribute \src "insn_slli.v:21.25-21.38"
  wire width 32 output 13 \spec_pc_wdata
  attribute \src "insn_slli.v:19.41-19.53"
  wire width 5 output 11 \spec_rd_addr
  attribute \src "insn_slli.v:20.25-20.38"
  wire width 32 output 12 \spec_rd_wdata
  attribute \src "insn_slli.v:17.41-17.54"
  wire width 5 output 9 \spec_rs1_addr
  attribute \src "insn_slli.v:18.41-18.54"
  wire width 5 output 10 \spec_rs2_addr
  attribute \src "insn_slli.v:16.41-16.50"
  wire output 8 \spec_trap
  attribute \src "insn_slli.v:15.41-15.51"
  wire output 7 \spec_valid
  attribute \src "insn_slli.v:50.26-50.43"
  cell $add $add$insn_slli.v:50$916
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 32
    connect \A \rvfi_pc_rdata
    connect \B 3'100
    connect \Y \spec_pc_wdata
  end
  attribute \src "insn_slli.v:46.54-46.79"
  cell $logic_not $eq$insn_slli.v:46$905
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { 1'0 \rvfi_insn [31:26] }
    connect \Y $eq$insn_slli.v:46$905_Y
  end
  attribute \src "insn_slli.v:46.83-46.105"
  cell $eq $eq$insn_slli.v:46$907
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [14:12]
    connect \B 1'1
    connect \Y $eq$insn_slli.v:46$907_Y
  end
  attribute \src "insn_slli.v:46.109-46.135"
  cell $eq $eq$insn_slli.v:46$909
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [6:0]
    connect \B 5'10011
    connect \Y $eq$insn_slli.v:46$909_Y
  end
  attribute \src "insn_slli.v:46.23-46.79"
  cell $logic_and $logic_and$insn_slli.v:46$906
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_valid
    connect \B $eq$insn_slli.v:46$905_Y
    connect \Y $logic_and$insn_slli.v:46$906_Y
  end
  attribute \src "insn_slli.v:46.23-46.105"
  cell $logic_and $logic_and$insn_slli.v:46$908
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_slli.v:46$906_Y
    connect \B $eq$insn_slli.v:46$907_Y
    connect \Y $logic_and$insn_slli.v:46$908_Y
  end
  attribute \src "insn_slli.v:46.23-46.135"
  cell $logic_and $logic_and$insn_slli.v:46$910
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_slli.v:46$908_Y
    connect \B $eq$insn_slli.v:46$909_Y
    connect \Y $logic_and$insn_slli.v:46$910_Y
  end
  attribute \src "insn_slli.v:46.23-46.167"
  cell $logic_and $logic_and$insn_slli.v:46$913
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_slli.v:46$910_Y
    connect \B $logic_not$insn_slli.v:46$911_Y
    connect \Y \spec_valid
  end
  attribute \src "insn_slli.v:46.140-46.154"
  cell $logic_not $logic_not$insn_slli.v:46$911
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [25]
    connect \Y $logic_not$insn_slli.v:46$911_Y
  end
  attribute \src "insn_slli.v:49.26-49.51"
  cell $reduce_bool $reduce_bool$insn_slli.v:49$914
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [11:7]
    connect \Y $reduce_bool$insn_slli.v:49$914_Y
  end
  attribute \src "insn_slli.v:45.26-45.54"
  cell $shl $shl$insn_slli.v:45$902
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 32
    connect \A \rvfi_rs1_rdata
    connect \B \rvfi_insn [25:20]
    connect \Y \result
  end
  attribute \src "insn_slli.v:49.26-49.51"
  cell $mux $ternary$insn_slli.v:49$915
    parameter \WIDTH 32
    connect \A 0
    connect \B \result
    connect \S $reduce_bool$insn_slli.v:49$914_Y
    connect \Y \spec_rd_wdata
  end
  connect \insn_funct3 \rvfi_insn [14:12]
  connect \insn_funct6 \rvfi_insn [31:26]
  connect \insn_opcode \rvfi_insn [6:0]
  connect \insn_padding 0
  connect \insn_rd \rvfi_insn [11:7]
  connect \insn_rs1 \rvfi_insn [19:15]
  connect \insn_shamt \rvfi_insn [25:20]
  connect \misa_ok 1'1
  connect \spec_mem_addr 0
  connect \spec_mem_rmask 4'0000
  connect \spec_mem_wdata 0
  connect \spec_mem_wmask 4'0000
  connect \spec_rd_addr \rvfi_insn [11:7]
  connect \spec_rs1_addr \rvfi_insn [19:15]
  connect \spec_rs2_addr 5'00000
  connect \spec_trap 1'0
end
attribute \src "insn_slt.v:3.1-59.10"
module \rvfi_insn_slt
  attribute \src "insn_slt.v:46.54-46.80"
  wire $eq$insn_slt.v:46$922_Y
  attribute \src "insn_slt.v:46.84-46.106"
  wire $eq$insn_slt.v:46$924_Y
  attribute \src "insn_slt.v:46.110-46.136"
  wire $eq$insn_slt.v:46$926_Y
  attribute \src "insn_slt.v:46.23-46.80"
  wire $logic_and$insn_slt.v:46$923_Y
  attribute \src "insn_slt.v:46.23-46.106"
  wire $logic_and$insn_slt.v:46$925_Y
  attribute \src "insn_slt.v:50.26-50.51"
  wire $reduce_bool$insn_slt.v:50$928_Y
  attribute \src "insn_slt.v:33.14-33.25"
  wire width 3 \insn_funct3
  attribute \src "insn_slt.v:30.14-30.25"
  wire width 7 \insn_funct7
  attribute \src "insn_slt.v:35.14-35.25"
  wire width 7 \insn_opcode
  attribute \src "insn_slt.v:29.17-29.29"
  wire width 32 \insn_padding
  attribute \src "insn_slt.v:34.14-34.21"
  wire width 5 \insn_rd
  attribute \src "insn_slt.v:32.14-32.22"
  wire width 5 \insn_rs1
  attribute \src "insn_slt.v:31.14-31.22"
  wire width 5 \insn_rs2
  attribute \src "insn_slt.v:41.8-41.15"
  wire \misa_ok
  wire \result
  attribute \src "insn_slt.v:5.25-5.34"
  wire width 32 input 2 \rvfi_insn
  attribute \src "insn_slt.v:9.25-9.39"
  wire width 32 input 6 \rvfi_mem_rdata
  attribute \src "insn_slt.v:6.25-6.38"
  wire width 32 input 3 \rvfi_pc_rdata
  attribute \src "insn_slt.v:7.25-7.39"
  wire width 32 input 4 \rvfi_rs1_rdata
  attribute \src "insn_slt.v:8.25-8.39"
  wire width 32 input 5 \rvfi_rs2_rdata
  attribute \src "insn_slt.v:4.41-4.51"
  wire input 1 \rvfi_valid
  attribute \src "insn_slt.v:22.25-22.38"
  wire width 32 output 14 \spec_mem_addr
  attribute \src "insn_slt.v:23.25-23.39"
  wire width 4 output 15 \spec_mem_rmask
  attribute \src "insn_slt.v:25.25-25.39"
  wire width 32 output 17 \spec_mem_wdata
  attribute \src "insn_slt.v:24.25-24.39"
  wire width 4 output 16 \spec_mem_wmask
  attribute \src "insn_slt.v:21.25-21.38"
  wire width 32 output 13 \spec_pc_wdata
  attribute \src "insn_slt.v:19.41-19.53"
  wire width 5 output 11 \spec_rd_addr
  attribute \src "insn_slt.v:20.25-20.38"
  wire width 32 output 12 \spec_rd_wdata
  attribute \src "insn_slt.v:17.41-17.54"
  wire width 5 output 9 \spec_rs1_addr
  attribute \src "insn_slt.v:18.41-18.54"
  wire width 5 output 10 \spec_rs2_addr
  attribute \src "insn_slt.v:16.41-16.50"
  wire output 8 \spec_trap
  attribute \src "insn_slt.v:15.41-15.51"
  wire output 7 \spec_valid
  attribute \src "insn_slt.v:51.26-51.43"
  cell $add $add$insn_slt.v:51$930
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 32
    connect \A \rvfi_pc_rdata
    connect \B 3'100
    connect \Y \spec_pc_wdata
  end
  attribute \src "insn_slt.v:46.54-46.80"
  cell $logic_not $eq$insn_slt.v:46$922
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [31:25]
    connect \Y $eq$insn_slt.v:46$922_Y
  end
  attribute \src "insn_slt.v:46.84-46.106"
  cell $eq $eq$insn_slt.v:46$924
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [14:12]
    connect \B 2'10
    connect \Y $eq$insn_slt.v:46$924_Y
  end
  attribute \src "insn_slt.v:46.110-46.136"
  cell $eq $eq$insn_slt.v:46$926
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [6:0]
    connect \B 6'110011
    connect \Y $eq$insn_slt.v:46$926_Y
  end
  attribute \src "insn_slt.v:46.23-46.80"
  cell $logic_and $logic_and$insn_slt.v:46$923
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_valid
    connect \B $eq$insn_slt.v:46$922_Y
    connect \Y $logic_and$insn_slt.v:46$923_Y
  end
  attribute \src "insn_slt.v:46.23-46.106"
  cell $logic_and $logic_and$insn_slt.v:46$925
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_slt.v:46$923_Y
    connect \B $eq$insn_slt.v:46$924_Y
    connect \Y $logic_and$insn_slt.v:46$925_Y
  end
  attribute \src "insn_slt.v:46.23-46.136"
  cell $logic_and $logic_and$insn_slt.v:46$927
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_slt.v:46$925_Y
    connect \B $eq$insn_slt.v:46$926_Y
    connect \Y \spec_valid
  end
  attribute \src "insn_slt.v:45.26-45.75"
  cell $lt $lt$insn_slt.v:45$919
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \rvfi_rs1_rdata
    connect \B \rvfi_rs2_rdata
    connect \Y \result
  end
  attribute \src "insn_slt.v:50.26-50.51"
  cell $reduce_bool $reduce_bool$insn_slt.v:50$928
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [11:7]
    connect \Y $reduce_bool$insn_slt.v:50$928_Y
  end
  attribute \src "insn_slt.v:50.26-50.51"
  cell $mux $ternary$insn_slt.v:50$929
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \result
    connect \S $reduce_bool$insn_slt.v:50$928_Y
    connect \Y \spec_rd_wdata [0]
  end
  connect \insn_funct3 \rvfi_insn [14:12]
  connect \insn_funct7 \rvfi_insn [31:25]
  connect \insn_opcode \rvfi_insn [6:0]
  connect \insn_padding 0
  connect \insn_rd \rvfi_insn [11:7]
  connect \insn_rs1 \rvfi_insn [19:15]
  connect \insn_rs2 \rvfi_insn [24:20]
  connect \misa_ok 1'1
  connect \spec_mem_addr 0
  connect \spec_mem_rmask 4'0000
  connect \spec_mem_wdata 0
  connect \spec_mem_wmask 4'0000
  connect \spec_rd_addr \rvfi_insn [11:7]
  connect \spec_rd_wdata [31:1] 31'0000000000000000000000000000000
  connect \spec_rs1_addr \rvfi_insn [19:15]
  connect \spec_rs2_addr \rvfi_insn [24:20]
  connect \spec_trap 1'0
end
attribute \src "insn_slti.v:3.1-58.10"
module \rvfi_insn_slti
  attribute \src "insn_slti.v:45.54-45.76"
  wire $eq$insn_slti.v:45$936_Y
  attribute \src "insn_slti.v:45.80-45.106"
  wire $eq$insn_slti.v:45$938_Y
  attribute \src "insn_slti.v:45.23-45.76"
  wire $logic_and$insn_slti.v:45$937_Y
  attribute \src "insn_slti.v:48.26-48.51"
  wire $reduce_bool$insn_slti.v:48$940_Y
  attribute \src "insn_slti.v:32.14-32.25"
  wire width 3 \insn_funct3
  attribute \src "insn_slti.v:30.17-30.25"
  wire width 32 \insn_imm
  attribute \src "insn_slti.v:34.14-34.25"
  wire width 7 \insn_opcode
  attribute \src "insn_slti.v:29.17-29.29"
  wire width 32 \insn_padding
  attribute \src "insn_slti.v:33.14-33.21"
  wire width 5 \insn_rd
  attribute \src "insn_slti.v:31.14-31.22"
  wire width 5 \insn_rs1
  attribute \src "insn_slti.v:40.8-40.15"
  wire \misa_ok
  wire \result
  attribute \src "insn_slti.v:5.25-5.34"
  wire width 32 input 2 \rvfi_insn
  attribute \src "insn_slti.v:9.25-9.39"
  wire width 32 input 6 \rvfi_mem_rdata
  attribute \src "insn_slti.v:6.25-6.38"
  wire width 32 input 3 \rvfi_pc_rdata
  attribute \src "insn_slti.v:7.25-7.39"
  wire width 32 input 4 \rvfi_rs1_rdata
  attribute \src "insn_slti.v:8.25-8.39"
  wire width 32 input 5 \rvfi_rs2_rdata
  attribute \src "insn_slti.v:4.41-4.51"
  wire input 1 \rvfi_valid
  attribute \src "insn_slti.v:22.25-22.38"
  wire width 32 output 14 \spec_mem_addr
  attribute \src "insn_slti.v:23.25-23.39"
  wire width 4 output 15 \spec_mem_rmask
  attribute \src "insn_slti.v:25.25-25.39"
  wire width 32 output 17 \spec_mem_wdata
  attribute \src "insn_slti.v:24.25-24.39"
  wire width 4 output 16 \spec_mem_wmask
  attribute \src "insn_slti.v:21.25-21.38"
  wire width 32 output 13 \spec_pc_wdata
  attribute \src "insn_slti.v:19.41-19.53"
  wire width 5 output 11 \spec_rd_addr
  attribute \src "insn_slti.v:20.25-20.38"
  wire width 32 output 12 \spec_rd_wdata
  attribute \src "insn_slti.v:17.41-17.54"
  wire width 5 output 9 \spec_rs1_addr
  attribute \src "insn_slti.v:18.41-18.54"
  wire width 5 output 10 \spec_rs2_addr
  attribute \src "insn_slti.v:16.41-16.50"
  wire output 8 \spec_trap
  attribute \src "insn_slti.v:15.41-15.51"
  wire output 7 \spec_valid
  attribute \src "insn_slti.v:49.26-49.43"
  cell $add $add$insn_slti.v:49$942
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 32
    connect \A \rvfi_pc_rdata
    connect \B 3'100
    connect \Y \spec_pc_wdata
  end
  attribute \src "insn_slti.v:45.54-45.76"
  cell $eq $eq$insn_slti.v:45$936
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [14:12]
    connect \B 2'10
    connect \Y $eq$insn_slti.v:45$936_Y
  end
  attribute \src "insn_slti.v:45.80-45.106"
  cell $eq $eq$insn_slti.v:45$938
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [6:0]
    connect \B 5'10011
    connect \Y $eq$insn_slti.v:45$938_Y
  end
  attribute \src "insn_slti.v:45.23-45.76"
  cell $logic_and $logic_and$insn_slti.v:45$937
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_valid
    connect \B $eq$insn_slti.v:45$936_Y
    connect \Y $logic_and$insn_slti.v:45$937_Y
  end
  attribute \src "insn_slti.v:45.23-45.106"
  cell $logic_and $logic_and$insn_slti.v:45$939
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_slti.v:45$937_Y
    connect \B $eq$insn_slti.v:45$938_Y
    connect \Y \spec_valid
  end
  attribute \src "insn_slti.v:44.26-44.69"
  cell $lt $lt$insn_slti.v:44$933
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \rvfi_rs1_rdata
    connect \B \rvfi_insn [31:20]
    connect \Y \result
  end
  attribute \src "insn_slti.v:48.26-48.51"
  cell $reduce_bool $reduce_bool$insn_slti.v:48$940
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [11:7]
    connect \Y $reduce_bool$insn_slti.v:48$940_Y
  end
  attribute \src "insn_slti.v:48.26-48.51"
  cell $mux $ternary$insn_slti.v:48$941
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \result
    connect \S $reduce_bool$insn_slti.v:48$940_Y
    connect \Y \spec_rd_wdata [0]
  end
  connect \insn_funct3 \rvfi_insn [14:12]
  connect \insn_imm { \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31:20] }
  connect \insn_opcode \rvfi_insn [6:0]
  connect \insn_padding 0
  connect \insn_rd \rvfi_insn [11:7]
  connect \insn_rs1 \rvfi_insn [19:15]
  connect \misa_ok 1'1
  connect \spec_mem_addr 0
  connect \spec_mem_rmask 4'0000
  connect \spec_mem_wdata 0
  connect \spec_mem_wmask 4'0000
  connect \spec_rd_addr \rvfi_insn [11:7]
  connect \spec_rd_wdata [31:1] 31'0000000000000000000000000000000
  connect \spec_rs1_addr \rvfi_insn [19:15]
  connect \spec_rs2_addr 5'00000
  connect \spec_trap 1'0
end
attribute \src "insn_sltiu.v:3.1-58.10"
module \rvfi_insn_sltiu
  attribute \src "insn_sltiu.v:45.54-45.76"
  wire $eq$insn_sltiu.v:45$948_Y
  attribute \src "insn_sltiu.v:45.80-45.106"
  wire $eq$insn_sltiu.v:45$950_Y
  attribute \src "insn_sltiu.v:45.23-45.76"
  wire $logic_and$insn_sltiu.v:45$949_Y
  attribute \src "insn_sltiu.v:48.26-48.51"
  wire $reduce_bool$insn_sltiu.v:48$952_Y
  attribute \src "insn_sltiu.v:32.14-32.25"
  wire width 3 \insn_funct3
  attribute \src "insn_sltiu.v:30.17-30.25"
  wire width 32 \insn_imm
  attribute \src "insn_sltiu.v:34.14-34.25"
  wire width 7 \insn_opcode
  attribute \src "insn_sltiu.v:29.17-29.29"
  wire width 32 \insn_padding
  attribute \src "insn_sltiu.v:33.14-33.21"
  wire width 5 \insn_rd
  attribute \src "insn_sltiu.v:31.14-31.22"
  wire width 5 \insn_rs1
  attribute \src "insn_sltiu.v:40.8-40.15"
  wire \misa_ok
  wire \result
  attribute \src "insn_sltiu.v:5.25-5.34"
  wire width 32 input 2 \rvfi_insn
  attribute \src "insn_sltiu.v:9.25-9.39"
  wire width 32 input 6 \rvfi_mem_rdata
  attribute \src "insn_sltiu.v:6.25-6.38"
  wire width 32 input 3 \rvfi_pc_rdata
  attribute \src "insn_sltiu.v:7.25-7.39"
  wire width 32 input 4 \rvfi_rs1_rdata
  attribute \src "insn_sltiu.v:8.25-8.39"
  wire width 32 input 5 \rvfi_rs2_rdata
  attribute \src "insn_sltiu.v:4.41-4.51"
  wire input 1 \rvfi_valid
  attribute \src "insn_sltiu.v:22.25-22.38"
  wire width 32 output 14 \spec_mem_addr
  attribute \src "insn_sltiu.v:23.25-23.39"
  wire width 4 output 15 \spec_mem_rmask
  attribute \src "insn_sltiu.v:25.25-25.39"
  wire width 32 output 17 \spec_mem_wdata
  attribute \src "insn_sltiu.v:24.25-24.39"
  wire width 4 output 16 \spec_mem_wmask
  attribute \src "insn_sltiu.v:21.25-21.38"
  wire width 32 output 13 \spec_pc_wdata
  attribute \src "insn_sltiu.v:19.41-19.53"
  wire width 5 output 11 \spec_rd_addr
  attribute \src "insn_sltiu.v:20.25-20.38"
  wire width 32 output 12 \spec_rd_wdata
  attribute \src "insn_sltiu.v:17.41-17.54"
  wire width 5 output 9 \spec_rs1_addr
  attribute \src "insn_sltiu.v:18.41-18.54"
  wire width 5 output 10 \spec_rs2_addr
  attribute \src "insn_sltiu.v:16.41-16.50"
  wire output 8 \spec_trap
  attribute \src "insn_sltiu.v:15.41-15.51"
  wire output 7 \spec_valid
  attribute \src "insn_sltiu.v:49.26-49.43"
  cell $add $add$insn_sltiu.v:49$954
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 32
    connect \A \rvfi_pc_rdata
    connect \B 3'100
    connect \Y \spec_pc_wdata
  end
  attribute \src "insn_sltiu.v:45.54-45.76"
  cell $eq $eq$insn_sltiu.v:45$948
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [14:12]
    connect \B 2'11
    connect \Y $eq$insn_sltiu.v:45$948_Y
  end
  attribute \src "insn_sltiu.v:45.80-45.106"
  cell $eq $eq$insn_sltiu.v:45$950
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [6:0]
    connect \B 5'10011
    connect \Y $eq$insn_sltiu.v:45$950_Y
  end
  attribute \src "insn_sltiu.v:45.23-45.76"
  cell $logic_and $logic_and$insn_sltiu.v:45$949
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_valid
    connect \B $eq$insn_sltiu.v:45$948_Y
    connect \Y $logic_and$insn_sltiu.v:45$949_Y
  end
  attribute \src "insn_sltiu.v:45.23-45.106"
  cell $logic_and $logic_and$insn_sltiu.v:45$951
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_sltiu.v:45$949_Y
    connect \B $eq$insn_sltiu.v:45$950_Y
    connect \Y \spec_valid
  end
  attribute \src "insn_sltiu.v:44.26-44.51"
  cell $lt $lt$insn_sltiu.v:44$945
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \rvfi_rs1_rdata
    connect \B { \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31:20] }
    connect \Y \result
  end
  attribute \src "insn_sltiu.v:48.26-48.51"
  cell $reduce_bool $reduce_bool$insn_sltiu.v:48$952
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [11:7]
    connect \Y $reduce_bool$insn_sltiu.v:48$952_Y
  end
  attribute \src "insn_sltiu.v:48.26-48.51"
  cell $mux $ternary$insn_sltiu.v:48$953
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \result
    connect \S $reduce_bool$insn_sltiu.v:48$952_Y
    connect \Y \spec_rd_wdata [0]
  end
  connect \insn_funct3 \rvfi_insn [14:12]
  connect \insn_imm { \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31:20] }
  connect \insn_opcode \rvfi_insn [6:0]
  connect \insn_padding 0
  connect \insn_rd \rvfi_insn [11:7]
  connect \insn_rs1 \rvfi_insn [19:15]
  connect \misa_ok 1'1
  connect \spec_mem_addr 0
  connect \spec_mem_rmask 4'0000
  connect \spec_mem_wdata 0
  connect \spec_mem_wmask 4'0000
  connect \spec_rd_addr \rvfi_insn [11:7]
  connect \spec_rd_wdata [31:1] 31'0000000000000000000000000000000
  connect \spec_rs1_addr \rvfi_insn [19:15]
  connect \spec_rs2_addr 5'00000
  connect \spec_trap 1'0
end
attribute \src "insn_sltu.v:3.1-59.10"
module \rvfi_insn_sltu
  attribute \src "insn_sltu.v:46.54-46.80"
  wire $eq$insn_sltu.v:46$960_Y
  attribute \src "insn_sltu.v:46.84-46.106"
  wire $eq$insn_sltu.v:46$962_Y
  attribute \src "insn_sltu.v:46.110-46.136"
  wire $eq$insn_sltu.v:46$964_Y
  attribute \src "insn_sltu.v:46.23-46.80"
  wire $logic_and$insn_sltu.v:46$961_Y
  attribute \src "insn_sltu.v:46.23-46.106"
  wire $logic_and$insn_sltu.v:46$963_Y
  attribute \src "insn_sltu.v:50.26-50.51"
  wire $reduce_bool$insn_sltu.v:50$966_Y
  attribute \src "insn_sltu.v:33.14-33.25"
  wire width 3 \insn_funct3
  attribute \src "insn_sltu.v:30.14-30.25"
  wire width 7 \insn_funct7
  attribute \src "insn_sltu.v:35.14-35.25"
  wire width 7 \insn_opcode
  attribute \src "insn_sltu.v:29.17-29.29"
  wire width 32 \insn_padding
  attribute \src "insn_sltu.v:34.14-34.21"
  wire width 5 \insn_rd
  attribute \src "insn_sltu.v:32.14-32.22"
  wire width 5 \insn_rs1
  attribute \src "insn_sltu.v:31.14-31.22"
  wire width 5 \insn_rs2
  attribute \src "insn_sltu.v:41.8-41.15"
  wire \misa_ok
  wire \result
  attribute \src "insn_sltu.v:5.25-5.34"
  wire width 32 input 2 \rvfi_insn
  attribute \src "insn_sltu.v:9.25-9.39"
  wire width 32 input 6 \rvfi_mem_rdata
  attribute \src "insn_sltu.v:6.25-6.38"
  wire width 32 input 3 \rvfi_pc_rdata
  attribute \src "insn_sltu.v:7.25-7.39"
  wire width 32 input 4 \rvfi_rs1_rdata
  attribute \src "insn_sltu.v:8.25-8.39"
  wire width 32 input 5 \rvfi_rs2_rdata
  attribute \src "insn_sltu.v:4.41-4.51"
  wire input 1 \rvfi_valid
  attribute \src "insn_sltu.v:22.25-22.38"
  wire width 32 output 14 \spec_mem_addr
  attribute \src "insn_sltu.v:23.25-23.39"
  wire width 4 output 15 \spec_mem_rmask
  attribute \src "insn_sltu.v:25.25-25.39"
  wire width 32 output 17 \spec_mem_wdata
  attribute \src "insn_sltu.v:24.25-24.39"
  wire width 4 output 16 \spec_mem_wmask
  attribute \src "insn_sltu.v:21.25-21.38"
  wire width 32 output 13 \spec_pc_wdata
  attribute \src "insn_sltu.v:19.41-19.53"
  wire width 5 output 11 \spec_rd_addr
  attribute \src "insn_sltu.v:20.25-20.38"
  wire width 32 output 12 \spec_rd_wdata
  attribute \src "insn_sltu.v:17.41-17.54"
  wire width 5 output 9 \spec_rs1_addr
  attribute \src "insn_sltu.v:18.41-18.54"
  wire width 5 output 10 \spec_rs2_addr
  attribute \src "insn_sltu.v:16.41-16.50"
  wire output 8 \spec_trap
  attribute \src "insn_sltu.v:15.41-15.51"
  wire output 7 \spec_valid
  attribute \src "insn_sltu.v:51.26-51.43"
  cell $add $add$insn_sltu.v:51$968
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 32
    connect \A \rvfi_pc_rdata
    connect \B 3'100
    connect \Y \spec_pc_wdata
  end
  attribute \src "insn_sltu.v:46.54-46.80"
  cell $logic_not $eq$insn_sltu.v:46$960
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [31:25]
    connect \Y $eq$insn_sltu.v:46$960_Y
  end
  attribute \src "insn_sltu.v:46.84-46.106"
  cell $eq $eq$insn_sltu.v:46$962
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [14:12]
    connect \B 2'11
    connect \Y $eq$insn_sltu.v:46$962_Y
  end
  attribute \src "insn_sltu.v:46.110-46.136"
  cell $eq $eq$insn_sltu.v:46$964
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [6:0]
    connect \B 6'110011
    connect \Y $eq$insn_sltu.v:46$964_Y
  end
  attribute \src "insn_sltu.v:46.23-46.80"
  cell $logic_and $logic_and$insn_sltu.v:46$961
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_valid
    connect \B $eq$insn_sltu.v:46$960_Y
    connect \Y $logic_and$insn_sltu.v:46$961_Y
  end
  attribute \src "insn_sltu.v:46.23-46.106"
  cell $logic_and $logic_and$insn_sltu.v:46$963
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_sltu.v:46$961_Y
    connect \B $eq$insn_sltu.v:46$962_Y
    connect \Y $logic_and$insn_sltu.v:46$963_Y
  end
  attribute \src "insn_sltu.v:46.23-46.136"
  cell $logic_and $logic_and$insn_sltu.v:46$965
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_sltu.v:46$963_Y
    connect \B $eq$insn_sltu.v:46$964_Y
    connect \Y \spec_valid
  end
  attribute \src "insn_sltu.v:45.26-45.57"
  cell $lt $lt$insn_sltu.v:45$957
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \rvfi_rs1_rdata
    connect \B \rvfi_rs2_rdata
    connect \Y \result
  end
  attribute \src "insn_sltu.v:50.26-50.51"
  cell $reduce_bool $reduce_bool$insn_sltu.v:50$966
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [11:7]
    connect \Y $reduce_bool$insn_sltu.v:50$966_Y
  end
  attribute \src "insn_sltu.v:50.26-50.51"
  cell $mux $ternary$insn_sltu.v:50$967
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \result
    connect \S $reduce_bool$insn_sltu.v:50$966_Y
    connect \Y \spec_rd_wdata [0]
  end
  connect \insn_funct3 \rvfi_insn [14:12]
  connect \insn_funct7 \rvfi_insn [31:25]
  connect \insn_opcode \rvfi_insn [6:0]
  connect \insn_padding 0
  connect \insn_rd \rvfi_insn [11:7]
  connect \insn_rs1 \rvfi_insn [19:15]
  connect \insn_rs2 \rvfi_insn [24:20]
  connect \misa_ok 1'1
  connect \spec_mem_addr 0
  connect \spec_mem_rmask 4'0000
  connect \spec_mem_wdata 0
  connect \spec_mem_wmask 4'0000
  connect \spec_rd_addr \rvfi_insn [11:7]
  connect \spec_rd_wdata [31:1] 31'0000000000000000000000000000000
  connect \spec_rs1_addr \rvfi_insn [19:15]
  connect \spec_rs2_addr \rvfi_insn [24:20]
  connect \spec_trap 1'0
end
attribute \src "insn_sra.v:3.1-60.10"
module \rvfi_insn_sra
  attribute \src "insn_sra.v:47.54-47.80"
  wire $eq$insn_sra.v:47$974_Y
  attribute \src "insn_sra.v:47.84-47.106"
  wire $eq$insn_sra.v:47$976_Y
  attribute \src "insn_sra.v:47.110-47.136"
  wire $eq$insn_sra.v:47$978_Y
  attribute \src "insn_sra.v:47.23-47.80"
  wire $logic_and$insn_sra.v:47$975_Y
  attribute \src "insn_sra.v:47.23-47.106"
  wire $logic_and$insn_sra.v:47$977_Y
  attribute \src "insn_sra.v:51.26-51.51"
  wire $reduce_bool$insn_sra.v:51$980_Y
  attribute \src "insn_sra.v:33.14-33.25"
  wire width 3 \insn_funct3
  attribute \src "insn_sra.v:30.14-30.25"
  wire width 7 \insn_funct7
  attribute \src "insn_sra.v:35.14-35.25"
  wire width 7 \insn_opcode
  attribute \src "insn_sra.v:29.17-29.29"
  wire width 32 \insn_padding
  attribute \src "insn_sra.v:34.14-34.21"
  wire width 5 \insn_rd
  attribute \src "insn_sra.v:32.14-32.22"
  wire width 5 \insn_rs1
  attribute \src "insn_sra.v:31.14-31.22"
  wire width 5 \insn_rs2
  attribute \src "insn_sra.v:41.8-41.15"
  wire \misa_ok
  attribute \src "insn_sra.v:46.17-46.23"
  wire width 32 \result
  attribute \src "insn_sra.v:5.25-5.34"
  wire width 32 input 2 \rvfi_insn
  attribute \src "insn_sra.v:9.25-9.39"
  wire width 32 input 6 \rvfi_mem_rdata
  attribute \src "insn_sra.v:6.25-6.38"
  wire width 32 input 3 \rvfi_pc_rdata
  attribute \src "insn_sra.v:7.25-7.39"
  wire width 32 input 4 \rvfi_rs1_rdata
  attribute \src "insn_sra.v:8.25-8.39"
  wire width 32 input 5 \rvfi_rs2_rdata
  attribute \src "insn_sra.v:4.41-4.51"
  wire input 1 \rvfi_valid
  wire width 5 \shamt
  attribute \src "insn_sra.v:22.25-22.38"
  wire width 32 output 14 \spec_mem_addr
  attribute \src "insn_sra.v:23.25-23.39"
  wire width 4 output 15 \spec_mem_rmask
  attribute \src "insn_sra.v:25.25-25.39"
  wire width 32 output 17 \spec_mem_wdata
  attribute \src "insn_sra.v:24.25-24.39"
  wire width 4 output 16 \spec_mem_wmask
  attribute \src "insn_sra.v:21.25-21.38"
  wire width 32 output 13 \spec_pc_wdata
  attribute \src "insn_sra.v:19.41-19.53"
  wire width 5 output 11 \spec_rd_addr
  attribute \src "insn_sra.v:20.25-20.38"
  wire width 32 output 12 \spec_rd_wdata
  attribute \src "insn_sra.v:17.41-17.54"
  wire width 5 output 9 \spec_rs1_addr
  attribute \src "insn_sra.v:18.41-18.54"
  wire width 5 output 10 \spec_rs2_addr
  attribute \src "insn_sra.v:16.41-16.50"
  wire output 8 \spec_trap
  attribute \src "insn_sra.v:15.41-15.51"
  wire output 7 \spec_valid
  attribute \src "insn_sra.v:52.26-52.43"
  cell $add $add$insn_sra.v:52$982
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 32
    connect \A \rvfi_pc_rdata
    connect \B 3'100
    connect \Y \spec_pc_wdata
  end
  attribute \src "insn_sra.v:47.54-47.80"
  cell $eq $eq$insn_sra.v:47$974
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [31:25]
    connect \B 6'100000
    connect \Y $eq$insn_sra.v:47$974_Y
  end
  attribute \src "insn_sra.v:47.84-47.106"
  cell $eq $eq$insn_sra.v:47$976
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [14:12]
    connect \B 3'101
    connect \Y $eq$insn_sra.v:47$976_Y
  end
  attribute \src "insn_sra.v:47.110-47.136"
  cell $eq $eq$insn_sra.v:47$978
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [6:0]
    connect \B 6'110011
    connect \Y $eq$insn_sra.v:47$978_Y
  end
  attribute \src "insn_sra.v:47.23-47.80"
  cell $logic_and $logic_and$insn_sra.v:47$975
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_valid
    connect \B $eq$insn_sra.v:47$974_Y
    connect \Y $logic_and$insn_sra.v:47$975_Y
  end
  attribute \src "insn_sra.v:47.23-47.106"
  cell $logic_and $logic_and$insn_sra.v:47$977
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_sra.v:47$975_Y
    connect \B $eq$insn_sra.v:47$976_Y
    connect \Y $logic_and$insn_sra.v:47$977_Y
  end
  attribute \src "insn_sra.v:47.23-47.136"
  cell $logic_and $logic_and$insn_sra.v:47$979
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_sra.v:47$977_Y
    connect \B $eq$insn_sra.v:47$978_Y
    connect \Y \spec_valid
  end
  attribute \src "insn_sra.v:51.26-51.51"
  cell $reduce_bool $reduce_bool$insn_sra.v:51$980
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [11:7]
    connect \Y $reduce_bool$insn_sra.v:51$980_Y
  end
  attribute \src "insn_sra.v:46.26-46.59"
  cell $sshr $sshr$insn_sra.v:46$971
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A \rvfi_rs1_rdata
    connect \B \rvfi_rs2_rdata [4:0]
    connect \Y \result
  end
  attribute \src "insn_sra.v:51.26-51.51"
  cell $mux $ternary$insn_sra.v:51$981
    parameter \WIDTH 32
    connect \A 0
    connect \B \result
    connect \S $reduce_bool$insn_sra.v:51$980_Y
    connect \Y \spec_rd_wdata
  end
  connect \insn_funct3 \rvfi_insn [14:12]
  connect \insn_funct7 \rvfi_insn [31:25]
  connect \insn_opcode \rvfi_insn [6:0]
  connect \insn_padding 0
  connect \insn_rd \rvfi_insn [11:7]
  connect \insn_rs1 \rvfi_insn [19:15]
  connect \insn_rs2 \rvfi_insn [24:20]
  connect \misa_ok 1'1
  connect \shamt \rvfi_rs2_rdata [4:0]
  connect \spec_mem_addr 0
  connect \spec_mem_rmask 4'0000
  connect \spec_mem_wdata 0
  connect \spec_mem_wmask 4'0000
  connect \spec_rd_addr \rvfi_insn [11:7]
  connect \spec_rs1_addr \rvfi_insn [19:15]
  connect \spec_rs2_addr \rvfi_insn [24:20]
  connect \spec_trap 1'0
end
attribute \src "insn_srai.v:3.1-59.10"
module \rvfi_insn_srai
  attribute \src "insn_srai.v:46.54-46.79"
  wire $eq$insn_srai.v:46$988_Y
  attribute \src "insn_srai.v:46.83-46.105"
  wire $eq$insn_srai.v:46$990_Y
  attribute \src "insn_srai.v:46.109-46.135"
  wire $eq$insn_srai.v:46$992_Y
  attribute \src "insn_srai.v:46.23-46.79"
  wire $logic_and$insn_srai.v:46$989_Y
  attribute \src "insn_srai.v:46.23-46.105"
  wire $logic_and$insn_srai.v:46$991_Y
  attribute \src "insn_srai.v:46.23-46.135"
  wire $logic_and$insn_srai.v:46$993_Y
  attribute \src "insn_srai.v:46.140-46.154"
  wire $logic_not$insn_srai.v:46$994_Y
  attribute \src "insn_srai.v:49.26-49.51"
  wire $reduce_bool$insn_srai.v:49$997_Y
  attribute \src "insn_srai.v:33.14-33.25"
  wire width 3 \insn_funct3
  wire width 6 \insn_funct6
  attribute \src "insn_srai.v:35.14-35.25"
  wire width 7 \insn_opcode
  attribute \src "insn_srai.v:29.17-29.29"
  wire width 32 \insn_padding
  attribute \src "insn_srai.v:34.14-34.21"
  wire width 5 \insn_rd
  attribute \src "insn_srai.v:32.14-32.22"
  wire width 5 \insn_rs1
  attribute \src "insn_srai.v:31.14-31.24"
  wire width 6 \insn_shamt
  attribute \src "insn_srai.v:41.8-41.15"
  wire \misa_ok
  attribute \src "insn_srai.v:45.17-45.23"
  wire width 32 \result
  attribute \src "insn_srai.v:5.25-5.34"
  wire width 32 input 2 \rvfi_insn
  attribute \src "insn_srai.v:9.25-9.39"
  wire width 32 input 6 \rvfi_mem_rdata
  attribute \src "insn_srai.v:6.25-6.38"
  wire width 32 input 3 \rvfi_pc_rdata
  attribute \src "insn_srai.v:7.25-7.39"
  wire width 32 input 4 \rvfi_rs1_rdata
  attribute \src "insn_srai.v:8.25-8.39"
  wire width 32 input 5 \rvfi_rs2_rdata
  attribute \src "insn_srai.v:4.41-4.51"
  wire input 1 \rvfi_valid
  attribute \src "insn_srai.v:22.25-22.38"
  wire width 32 output 14 \spec_mem_addr
  attribute \src "insn_srai.v:23.25-23.39"
  wire width 4 output 15 \spec_mem_rmask
  attribute \src "insn_srai.v:25.25-25.39"
  wire width 32 output 17 \spec_mem_wdata
  attribute \src "insn_srai.v:24.25-24.39"
  wire width 4 output 16 \spec_mem_wmask
  attribute \src "insn_srai.v:21.25-21.38"
  wire width 32 output 13 \spec_pc_wdata
  attribute \src "insn_srai.v:19.41-19.53"
  wire width 5 output 11 \spec_rd_addr
  attribute \src "insn_srai.v:20.25-20.38"
  wire width 32 output 12 \spec_rd_wdata
  attribute \src "insn_srai.v:17.41-17.54"
  wire width 5 output 9 \spec_rs1_addr
  attribute \src "insn_srai.v:18.41-18.54"
  wire width 5 output 10 \spec_rs2_addr
  attribute \src "insn_srai.v:16.41-16.50"
  wire output 8 \spec_trap
  attribute \src "insn_srai.v:15.41-15.51"
  wire output 7 \spec_valid
  attribute \src "insn_srai.v:50.26-50.43"
  cell $add $add$insn_srai.v:50$999
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 32
    connect \A \rvfi_pc_rdata
    connect \B 3'100
    connect \Y \spec_pc_wdata
  end
  attribute \src "insn_srai.v:46.54-46.79"
  cell $eq $eq$insn_srai.v:46$988
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [31:26]
    connect \B 5'10000
    connect \Y $eq$insn_srai.v:46$988_Y
  end
  attribute \src "insn_srai.v:46.83-46.105"
  cell $eq $eq$insn_srai.v:46$990
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [14:12]
    connect \B 3'101
    connect \Y $eq$insn_srai.v:46$990_Y
  end
  attribute \src "insn_srai.v:46.109-46.135"
  cell $eq $eq$insn_srai.v:46$992
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [6:0]
    connect \B 5'10011
    connect \Y $eq$insn_srai.v:46$992_Y
  end
  attribute \src "insn_srai.v:46.23-46.79"
  cell $logic_and $logic_and$insn_srai.v:46$989
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_valid
    connect \B $eq$insn_srai.v:46$988_Y
    connect \Y $logic_and$insn_srai.v:46$989_Y
  end
  attribute \src "insn_srai.v:46.23-46.105"
  cell $logic_and $logic_and$insn_srai.v:46$991
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_srai.v:46$989_Y
    connect \B $eq$insn_srai.v:46$990_Y
    connect \Y $logic_and$insn_srai.v:46$991_Y
  end
  attribute \src "insn_srai.v:46.23-46.135"
  cell $logic_and $logic_and$insn_srai.v:46$993
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_srai.v:46$991_Y
    connect \B $eq$insn_srai.v:46$992_Y
    connect \Y $logic_and$insn_srai.v:46$993_Y
  end
  attribute \src "insn_srai.v:46.23-46.167"
  cell $logic_and $logic_and$insn_srai.v:46$996
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_srai.v:46$993_Y
    connect \B $logic_not$insn_srai.v:46$994_Y
    connect \Y \spec_valid
  end
  attribute \src "insn_srai.v:46.140-46.154"
  cell $logic_not $logic_not$insn_srai.v:46$994
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [25]
    connect \Y $logic_not$insn_srai.v:46$994_Y
  end
  attribute \src "insn_srai.v:49.26-49.51"
  cell $reduce_bool $reduce_bool$insn_srai.v:49$997
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [11:7]
    connect \Y $reduce_bool$insn_srai.v:49$997_Y
  end
  attribute \src "insn_srai.v:45.26-45.64"
  cell $sshr $sshr$insn_srai.v:45$985
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 32
    connect \A \rvfi_rs1_rdata
    connect \B \rvfi_insn [25:20]
    connect \Y \result
  end
  attribute \src "insn_srai.v:49.26-49.51"
  cell $mux $ternary$insn_srai.v:49$998
    parameter \WIDTH 32
    connect \A 0
    connect \B \result
    connect \S $reduce_bool$insn_srai.v:49$997_Y
    connect \Y \spec_rd_wdata
  end
  connect \insn_funct3 \rvfi_insn [14:12]
  connect \insn_funct6 \rvfi_insn [31:26]
  connect \insn_opcode \rvfi_insn [6:0]
  connect \insn_padding 0
  connect \insn_rd \rvfi_insn [11:7]
  connect \insn_rs1 \rvfi_insn [19:15]
  connect \insn_shamt \rvfi_insn [25:20]
  connect \misa_ok 1'1
  connect \spec_mem_addr 0
  connect \spec_mem_rmask 4'0000
  connect \spec_mem_wdata 0
  connect \spec_mem_wmask 4'0000
  connect \spec_rd_addr \rvfi_insn [11:7]
  connect \spec_rs1_addr \rvfi_insn [19:15]
  connect \spec_rs2_addr 5'00000
  connect \spec_trap 1'0
end
attribute \src "insn_srl.v:3.1-60.10"
module \rvfi_insn_srl
  attribute \src "insn_srl.v:47.54-47.80"
  wire $eq$insn_srl.v:47$1005_Y
  attribute \src "insn_srl.v:47.84-47.106"
  wire $eq$insn_srl.v:47$1007_Y
  attribute \src "insn_srl.v:47.110-47.136"
  wire $eq$insn_srl.v:47$1009_Y
  attribute \src "insn_srl.v:47.23-47.80"
  wire $logic_and$insn_srl.v:47$1006_Y
  attribute \src "insn_srl.v:47.23-47.106"
  wire $logic_and$insn_srl.v:47$1008_Y
  attribute \src "insn_srl.v:51.26-51.51"
  wire $reduce_bool$insn_srl.v:51$1011_Y
  attribute \src "insn_srl.v:33.14-33.25"
  wire width 3 \insn_funct3
  attribute \src "insn_srl.v:30.14-30.25"
  wire width 7 \insn_funct7
  attribute \src "insn_srl.v:35.14-35.25"
  wire width 7 \insn_opcode
  attribute \src "insn_srl.v:29.17-29.29"
  wire width 32 \insn_padding
  attribute \src "insn_srl.v:34.14-34.21"
  wire width 5 \insn_rd
  attribute \src "insn_srl.v:32.14-32.22"
  wire width 5 \insn_rs1
  attribute \src "insn_srl.v:31.14-31.22"
  wire width 5 \insn_rs2
  attribute \src "insn_srl.v:41.8-41.15"
  wire \misa_ok
  attribute \src "insn_srl.v:46.17-46.23"
  wire width 32 \result
  attribute \src "insn_srl.v:5.25-5.34"
  wire width 32 input 2 \rvfi_insn
  attribute \src "insn_srl.v:9.25-9.39"
  wire width 32 input 6 \rvfi_mem_rdata
  attribute \src "insn_srl.v:6.25-6.38"
  wire width 32 input 3 \rvfi_pc_rdata
  attribute \src "insn_srl.v:7.25-7.39"
  wire width 32 input 4 \rvfi_rs1_rdata
  attribute \src "insn_srl.v:8.25-8.39"
  wire width 32 input 5 \rvfi_rs2_rdata
  attribute \src "insn_srl.v:4.41-4.51"
  wire input 1 \rvfi_valid
  wire width 5 \shamt
  attribute \src "insn_srl.v:22.25-22.38"
  wire width 32 output 14 \spec_mem_addr
  attribute \src "insn_srl.v:23.25-23.39"
  wire width 4 output 15 \spec_mem_rmask
  attribute \src "insn_srl.v:25.25-25.39"
  wire width 32 output 17 \spec_mem_wdata
  attribute \src "insn_srl.v:24.25-24.39"
  wire width 4 output 16 \spec_mem_wmask
  attribute \src "insn_srl.v:21.25-21.38"
  wire width 32 output 13 \spec_pc_wdata
  attribute \src "insn_srl.v:19.41-19.53"
  wire width 5 output 11 \spec_rd_addr
  attribute \src "insn_srl.v:20.25-20.38"
  wire width 32 output 12 \spec_rd_wdata
  attribute \src "insn_srl.v:17.41-17.54"
  wire width 5 output 9 \spec_rs1_addr
  attribute \src "insn_srl.v:18.41-18.54"
  wire width 5 output 10 \spec_rs2_addr
  attribute \src "insn_srl.v:16.41-16.50"
  wire output 8 \spec_trap
  attribute \src "insn_srl.v:15.41-15.51"
  wire output 7 \spec_valid
  attribute \src "insn_srl.v:52.26-52.43"
  cell $add $add$insn_srl.v:52$1013
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 32
    connect \A \rvfi_pc_rdata
    connect \B 3'100
    connect \Y \spec_pc_wdata
  end
  attribute \src "insn_srl.v:47.54-47.80"
  cell $logic_not $eq$insn_srl.v:47$1005
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [31:25]
    connect \Y $eq$insn_srl.v:47$1005_Y
  end
  attribute \src "insn_srl.v:47.84-47.106"
  cell $eq $eq$insn_srl.v:47$1007
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [14:12]
    connect \B 3'101
    connect \Y $eq$insn_srl.v:47$1007_Y
  end
  attribute \src "insn_srl.v:47.110-47.136"
  cell $eq $eq$insn_srl.v:47$1009
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [6:0]
    connect \B 6'110011
    connect \Y $eq$insn_srl.v:47$1009_Y
  end
  attribute \src "insn_srl.v:47.23-47.80"
  cell $logic_and $logic_and$insn_srl.v:47$1006
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_valid
    connect \B $eq$insn_srl.v:47$1005_Y
    connect \Y $logic_and$insn_srl.v:47$1006_Y
  end
  attribute \src "insn_srl.v:47.23-47.106"
  cell $logic_and $logic_and$insn_srl.v:47$1008
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_srl.v:47$1006_Y
    connect \B $eq$insn_srl.v:47$1007_Y
    connect \Y $logic_and$insn_srl.v:47$1008_Y
  end
  attribute \src "insn_srl.v:47.23-47.136"
  cell $logic_and $logic_and$insn_srl.v:47$1010
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_srl.v:47$1008_Y
    connect \B $eq$insn_srl.v:47$1009_Y
    connect \Y \spec_valid
  end
  attribute \src "insn_srl.v:51.26-51.51"
  cell $reduce_bool $reduce_bool$insn_srl.v:51$1011
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [11:7]
    connect \Y $reduce_bool$insn_srl.v:51$1011_Y
  end
  attribute \src "insn_srl.v:46.26-46.49"
  cell $shr $shr$insn_srl.v:46$1002
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A \rvfi_rs1_rdata
    connect \B \rvfi_rs2_rdata [4:0]
    connect \Y \result
  end
  attribute \src "insn_srl.v:51.26-51.51"
  cell $mux $ternary$insn_srl.v:51$1012
    parameter \WIDTH 32
    connect \A 0
    connect \B \result
    connect \S $reduce_bool$insn_srl.v:51$1011_Y
    connect \Y \spec_rd_wdata
  end
  connect \insn_funct3 \rvfi_insn [14:12]
  connect \insn_funct7 \rvfi_insn [31:25]
  connect \insn_opcode \rvfi_insn [6:0]
  connect \insn_padding 0
  connect \insn_rd \rvfi_insn [11:7]
  connect \insn_rs1 \rvfi_insn [19:15]
  connect \insn_rs2 \rvfi_insn [24:20]
  connect \misa_ok 1'1
  connect \shamt \rvfi_rs2_rdata [4:0]
  connect \spec_mem_addr 0
  connect \spec_mem_rmask 4'0000
  connect \spec_mem_wdata 0
  connect \spec_mem_wmask 4'0000
  connect \spec_rd_addr \rvfi_insn [11:7]
  connect \spec_rs1_addr \rvfi_insn [19:15]
  connect \spec_rs2_addr \rvfi_insn [24:20]
  connect \spec_trap 1'0
end
attribute \src "insn_srli.v:3.1-59.10"
module \rvfi_insn_srli
  attribute \src "insn_srli.v:46.54-46.79"
  wire $eq$insn_srli.v:46$1019_Y
  attribute \src "insn_srli.v:46.83-46.105"
  wire $eq$insn_srli.v:46$1021_Y
  attribute \src "insn_srli.v:46.109-46.135"
  wire $eq$insn_srli.v:46$1023_Y
  attribute \src "insn_srli.v:46.23-46.79"
  wire $logic_and$insn_srli.v:46$1020_Y
  attribute \src "insn_srli.v:46.23-46.105"
  wire $logic_and$insn_srli.v:46$1022_Y
  attribute \src "insn_srli.v:46.23-46.135"
  wire $logic_and$insn_srli.v:46$1024_Y
  attribute \src "insn_srli.v:46.140-46.154"
  wire $logic_not$insn_srli.v:46$1025_Y
  attribute \src "insn_srli.v:49.26-49.51"
  wire $reduce_bool$insn_srli.v:49$1028_Y
  attribute \src "insn_srli.v:33.14-33.25"
  wire width 3 \insn_funct3
  wire width 6 \insn_funct6
  attribute \src "insn_srli.v:35.14-35.25"
  wire width 7 \insn_opcode
  attribute \src "insn_srli.v:29.17-29.29"
  wire width 32 \insn_padding
  attribute \src "insn_srli.v:34.14-34.21"
  wire width 5 \insn_rd
  attribute \src "insn_srli.v:32.14-32.22"
  wire width 5 \insn_rs1
  attribute \src "insn_srli.v:31.14-31.24"
  wire width 6 \insn_shamt
  attribute \src "insn_srli.v:41.8-41.15"
  wire \misa_ok
  attribute \src "insn_srli.v:45.17-45.23"
  wire width 32 \result
  attribute \src "insn_srli.v:5.25-5.34"
  wire width 32 input 2 \rvfi_insn
  attribute \src "insn_srli.v:9.25-9.39"
  wire width 32 input 6 \rvfi_mem_rdata
  attribute \src "insn_srli.v:6.25-6.38"
  wire width 32 input 3 \rvfi_pc_rdata
  attribute \src "insn_srli.v:7.25-7.39"
  wire width 32 input 4 \rvfi_rs1_rdata
  attribute \src "insn_srli.v:8.25-8.39"
  wire width 32 input 5 \rvfi_rs2_rdata
  attribute \src "insn_srli.v:4.41-4.51"
  wire input 1 \rvfi_valid
  attribute \src "insn_srli.v:22.25-22.38"
  wire width 32 output 14 \spec_mem_addr
  attribute \src "insn_srli.v:23.25-23.39"
  wire width 4 output 15 \spec_mem_rmask
  attribute \src "insn_srli.v:25.25-25.39"
  wire width 32 output 17 \spec_mem_wdata
  attribute \src "insn_srli.v:24.25-24.39"
  wire width 4 output 16 \spec_mem_wmask
  attribute \src "insn_srli.v:21.25-21.38"
  wire width 32 output 13 \spec_pc_wdata
  attribute \src "insn_srli.v:19.41-19.53"
  wire width 5 output 11 \spec_rd_addr
  attribute \src "insn_srli.v:20.25-20.38"
  wire width 32 output 12 \spec_rd_wdata
  attribute \src "insn_srli.v:17.41-17.54"
  wire width 5 output 9 \spec_rs1_addr
  attribute \src "insn_srli.v:18.41-18.54"
  wire width 5 output 10 \spec_rs2_addr
  attribute \src "insn_srli.v:16.41-16.50"
  wire output 8 \spec_trap
  attribute \src "insn_srli.v:15.41-15.51"
  wire output 7 \spec_valid
  attribute \src "insn_srli.v:50.26-50.43"
  cell $add $add$insn_srli.v:50$1030
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 32
    connect \A \rvfi_pc_rdata
    connect \B 3'100
    connect \Y \spec_pc_wdata
  end
  attribute \src "insn_srli.v:46.54-46.79"
  cell $logic_not $eq$insn_srli.v:46$1019
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { 1'0 \rvfi_insn [31:26] }
    connect \Y $eq$insn_srli.v:46$1019_Y
  end
  attribute \src "insn_srli.v:46.83-46.105"
  cell $eq $eq$insn_srli.v:46$1021
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [14:12]
    connect \B 3'101
    connect \Y $eq$insn_srli.v:46$1021_Y
  end
  attribute \src "insn_srli.v:46.109-46.135"
  cell $eq $eq$insn_srli.v:46$1023
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [6:0]
    connect \B 5'10011
    connect \Y $eq$insn_srli.v:46$1023_Y
  end
  attribute \src "insn_srli.v:46.23-46.79"
  cell $logic_and $logic_and$insn_srli.v:46$1020
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_valid
    connect \B $eq$insn_srli.v:46$1019_Y
    connect \Y $logic_and$insn_srli.v:46$1020_Y
  end
  attribute \src "insn_srli.v:46.23-46.105"
  cell $logic_and $logic_and$insn_srli.v:46$1022
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_srli.v:46$1020_Y
    connect \B $eq$insn_srli.v:46$1021_Y
    connect \Y $logic_and$insn_srli.v:46$1022_Y
  end
  attribute \src "insn_srli.v:46.23-46.135"
  cell $logic_and $logic_and$insn_srli.v:46$1024
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_srli.v:46$1022_Y
    connect \B $eq$insn_srli.v:46$1023_Y
    connect \Y $logic_and$insn_srli.v:46$1024_Y
  end
  attribute \src "insn_srli.v:46.23-46.167"
  cell $logic_and $logic_and$insn_srli.v:46$1027
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_srli.v:46$1024_Y
    connect \B $logic_not$insn_srli.v:46$1025_Y
    connect \Y \spec_valid
  end
  attribute \src "insn_srli.v:46.140-46.154"
  cell $logic_not $logic_not$insn_srli.v:46$1025
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [25]
    connect \Y $logic_not$insn_srli.v:46$1025_Y
  end
  attribute \src "insn_srli.v:49.26-49.51"
  cell $reduce_bool $reduce_bool$insn_srli.v:49$1028
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [11:7]
    connect \Y $reduce_bool$insn_srli.v:49$1028_Y
  end
  attribute \src "insn_srli.v:45.26-45.54"
  cell $shr $shr$insn_srli.v:45$1016
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 32
    connect \A \rvfi_rs1_rdata
    connect \B \rvfi_insn [25:20]
    connect \Y \result
  end
  attribute \src "insn_srli.v:49.26-49.51"
  cell $mux $ternary$insn_srli.v:49$1029
    parameter \WIDTH 32
    connect \A 0
    connect \B \result
    connect \S $reduce_bool$insn_srli.v:49$1028_Y
    connect \Y \spec_rd_wdata
  end
  connect \insn_funct3 \rvfi_insn [14:12]
  connect \insn_funct6 \rvfi_insn [31:26]
  connect \insn_opcode \rvfi_insn [6:0]
  connect \insn_padding 0
  connect \insn_rd \rvfi_insn [11:7]
  connect \insn_rs1 \rvfi_insn [19:15]
  connect \insn_shamt \rvfi_insn [25:20]
  connect \misa_ok 1'1
  connect \spec_mem_addr 0
  connect \spec_mem_rmask 4'0000
  connect \spec_mem_wdata 0
  connect \spec_mem_wmask 4'0000
  connect \spec_rd_addr \rvfi_insn [11:7]
  connect \spec_rs1_addr \rvfi_insn [19:15]
  connect \spec_rs2_addr 5'00000
  connect \spec_trap 1'0
end
attribute \src "insn_sub.v:3.1-59.10"
module \rvfi_insn_sub
  attribute \src "insn_sub.v:46.54-46.80"
  wire $eq$insn_sub.v:46$1036_Y
  attribute \src "insn_sub.v:46.84-46.106"
  wire $eq$insn_sub.v:46$1038_Y
  attribute \src "insn_sub.v:46.110-46.136"
  wire $eq$insn_sub.v:46$1040_Y
  attribute \src "insn_sub.v:46.23-46.80"
  wire $logic_and$insn_sub.v:46$1037_Y
  attribute \src "insn_sub.v:46.23-46.106"
  wire $logic_and$insn_sub.v:46$1039_Y
  attribute \src "insn_sub.v:50.26-50.51"
  wire $reduce_bool$insn_sub.v:50$1042_Y
  attribute \src "insn_sub.v:33.14-33.25"
  wire width 3 \insn_funct3
  attribute \src "insn_sub.v:30.14-30.25"
  wire width 7 \insn_funct7
  attribute \src "insn_sub.v:35.14-35.25"
  wire width 7 \insn_opcode
  attribute \src "insn_sub.v:29.17-29.29"
  wire width 32 \insn_padding
  attribute \src "insn_sub.v:34.14-34.21"
  wire width 5 \insn_rd
  attribute \src "insn_sub.v:32.14-32.22"
  wire width 5 \insn_rs1
  attribute \src "insn_sub.v:31.14-31.22"
  wire width 5 \insn_rs2
  attribute \src "insn_sub.v:41.8-41.15"
  wire \misa_ok
  attribute \src "insn_sub.v:45.17-45.23"
  wire width 32 \result
  attribute \src "insn_sub.v:5.25-5.34"
  wire width 32 input 2 \rvfi_insn
  attribute \src "insn_sub.v:9.25-9.39"
  wire width 32 input 6 \rvfi_mem_rdata
  attribute \src "insn_sub.v:6.25-6.38"
  wire width 32 input 3 \rvfi_pc_rdata
  attribute \src "insn_sub.v:7.25-7.39"
  wire width 32 input 4 \rvfi_rs1_rdata
  attribute \src "insn_sub.v:8.25-8.39"
  wire width 32 input 5 \rvfi_rs2_rdata
  attribute \src "insn_sub.v:4.41-4.51"
  wire input 1 \rvfi_valid
  attribute \src "insn_sub.v:22.25-22.38"
  wire width 32 output 14 \spec_mem_addr
  attribute \src "insn_sub.v:23.25-23.39"
  wire width 4 output 15 \spec_mem_rmask
  attribute \src "insn_sub.v:25.25-25.39"
  wire width 32 output 17 \spec_mem_wdata
  attribute \src "insn_sub.v:24.25-24.39"
  wire width 4 output 16 \spec_mem_wmask
  attribute \src "insn_sub.v:21.25-21.38"
  wire width 32 output 13 \spec_pc_wdata
  attribute \src "insn_sub.v:19.41-19.53"
  wire width 5 output 11 \spec_rd_addr
  attribute \src "insn_sub.v:20.25-20.38"
  wire width 32 output 12 \spec_rd_wdata
  attribute \src "insn_sub.v:17.41-17.54"
  wire width 5 output 9 \spec_rs1_addr
  attribute \src "insn_sub.v:18.41-18.54"
  wire width 5 output 10 \spec_rs2_addr
  attribute \src "insn_sub.v:16.41-16.50"
  wire output 8 \spec_trap
  attribute \src "insn_sub.v:15.41-15.51"
  wire output 7 \spec_valid
  attribute \src "insn_sub.v:51.26-51.43"
  cell $add $add$insn_sub.v:51$1044
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 32
    connect \A \rvfi_pc_rdata
    connect \B 3'100
    connect \Y \spec_pc_wdata
  end
  attribute \src "insn_sub.v:46.54-46.80"
  cell $eq $eq$insn_sub.v:46$1036
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [31:25]
    connect \B 6'100000
    connect \Y $eq$insn_sub.v:46$1036_Y
  end
  attribute \src "insn_sub.v:46.84-46.106"
  cell $logic_not $eq$insn_sub.v:46$1038
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [14:12]
    connect \Y $eq$insn_sub.v:46$1038_Y
  end
  attribute \src "insn_sub.v:46.110-46.136"
  cell $eq $eq$insn_sub.v:46$1040
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [6:0]
    connect \B 6'110011
    connect \Y $eq$insn_sub.v:46$1040_Y
  end
  attribute \src "insn_sub.v:46.23-46.80"
  cell $logic_and $logic_and$insn_sub.v:46$1037
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_valid
    connect \B $eq$insn_sub.v:46$1036_Y
    connect \Y $logic_and$insn_sub.v:46$1037_Y
  end
  attribute \src "insn_sub.v:46.23-46.106"
  cell $logic_and $logic_and$insn_sub.v:46$1039
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_sub.v:46$1037_Y
    connect \B $eq$insn_sub.v:46$1038_Y
    connect \Y $logic_and$insn_sub.v:46$1039_Y
  end
  attribute \src "insn_sub.v:46.23-46.136"
  cell $logic_and $logic_and$insn_sub.v:46$1041
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_sub.v:46$1039_Y
    connect \B $eq$insn_sub.v:46$1040_Y
    connect \Y \spec_valid
  end
  attribute \src "insn_sub.v:50.26-50.51"
  cell $reduce_bool $reduce_bool$insn_sub.v:50$1042
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [11:7]
    connect \Y $reduce_bool$insn_sub.v:50$1042_Y
  end
  attribute \src "insn_sub.v:45.26-45.57"
  cell $sub $sub$insn_sub.v:45$1033
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \rvfi_rs1_rdata
    connect \B \rvfi_rs2_rdata
    connect \Y \result
  end
  attribute \src "insn_sub.v:50.26-50.51"
  cell $mux $ternary$insn_sub.v:50$1043
    parameter \WIDTH 32
    connect \A 0
    connect \B \result
    connect \S $reduce_bool$insn_sub.v:50$1042_Y
    connect \Y \spec_rd_wdata
  end
  connect \insn_funct3 \rvfi_insn [14:12]
  connect \insn_funct7 \rvfi_insn [31:25]
  connect \insn_opcode \rvfi_insn [6:0]
  connect \insn_padding 0
  connect \insn_rd \rvfi_insn [11:7]
  connect \insn_rs1 \rvfi_insn [19:15]
  connect \insn_rs2 \rvfi_insn [24:20]
  connect \misa_ok 1'1
  connect \spec_mem_addr 0
  connect \spec_mem_rmask 4'0000
  connect \spec_mem_wdata 0
  connect \spec_mem_wmask 4'0000
  connect \spec_rd_addr \rvfi_insn [11:7]
  connect \spec_rs1_addr \rvfi_insn [19:15]
  connect \spec_rs2_addr \rvfi_insn [24:20]
  connect \spec_trap 1'0
end
attribute \src "insn_sw.v:3.1-70.10"
module \rvfi_insn_sw
  attribute \src "insn_sw.v:53.24-53.36"
  wire width 32 $and$insn_sw.v:53$1061_Y
  attribute \src "insn_sw.v:46.54-46.76"
  wire $eq$insn_sw.v:46$1050_Y
  attribute \src "insn_sw.v:46.80-46.106"
  wire $eq$insn_sw.v:46$1052_Y
  attribute \src "insn_sw.v:46.23-46.76"
  wire $logic_and$insn_sw.v:46$1051_Y
  attribute \src "insn_sw.v:51.46-51.68"
  wire width 32 $mul$insn_sw.v:51$1058_Y
  attribute \src "insn_sw.v:50.44-50.62"
  wire width 32 $sub$insn_sw.v:50$1055_Y
  attribute \src "insn_sw.v:45.17-45.21"
  wire width 32 \addr
  attribute \src "insn_sw.v:33.14-33.25"
  wire width 3 \insn_funct3
  attribute \src "insn_sw.v:30.17-30.25"
  wire width 32 \insn_imm
  attribute \src "insn_sw.v:34.14-34.25"
  wire width 7 \insn_opcode
  attribute \src "insn_sw.v:29.17-29.29"
  wire width 32 \insn_padding
  attribute \src "insn_sw.v:32.14-32.22"
  wire width 5 \insn_rs1
  attribute \src "insn_sw.v:31.14-31.22"
  wire width 5 \insn_rs2
  attribute \src "insn_sw.v:40.8-40.15"
  wire \misa_ok
  attribute \src "insn_sw.v:5.25-5.34"
  wire width 32 input 2 \rvfi_insn
  attribute \src "insn_sw.v:9.25-9.39"
  wire width 32 input 6 \rvfi_mem_rdata
  attribute \src "insn_sw.v:6.25-6.38"
  wire width 32 input 3 \rvfi_pc_rdata
  attribute \src "insn_sw.v:7.25-7.39"
  wire width 32 input 4 \rvfi_rs1_rdata
  attribute \src "insn_sw.v:8.25-8.39"
  wire width 32 input 5 \rvfi_rs2_rdata
  attribute \src "insn_sw.v:4.41-4.51"
  wire input 1 \rvfi_valid
  attribute \src "insn_sw.v:22.25-22.38"
  wire width 32 output 14 \spec_mem_addr
  attribute \src "insn_sw.v:23.25-23.39"
  wire width 4 output 15 \spec_mem_rmask
  attribute \src "insn_sw.v:25.25-25.39"
  wire width 32 output 17 \spec_mem_wdata
  attribute \src "insn_sw.v:24.25-24.39"
  wire width 4 output 16 \spec_mem_wmask
  attribute \src "insn_sw.v:21.25-21.38"
  wire width 32 output 13 \spec_pc_wdata
  attribute \src "insn_sw.v:19.41-19.53"
  wire width 5 output 11 \spec_rd_addr
  attribute \src "insn_sw.v:20.25-20.38"
  wire width 32 output 12 \spec_rd_wdata
  attribute \src "insn_sw.v:17.41-17.54"
  wire width 5 output 9 \spec_rs1_addr
  attribute \src "insn_sw.v:18.41-18.54"
  wire width 5 output 10 \spec_rs2_addr
  attribute \src "insn_sw.v:16.41-16.50"
  wire output 8 \spec_trap
  attribute \src "insn_sw.v:15.41-15.51"
  wire output 7 \spec_valid
  attribute \src "insn_sw.v:45.24-45.49"
  cell $add $add$insn_sw.v:45$1047
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \rvfi_rs1_rdata
    connect \B { \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31:25] \rvfi_insn [11:7] }
    connect \Y \addr
  end
  attribute \src "insn_sw.v:52.26-52.43"
  cell $add $add$insn_sw.v:52$1060
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 32
    connect \A \rvfi_pc_rdata
    connect \B 3'100
    connect \Y \spec_pc_wdata
  end
  attribute \src "insn_sw.v:49.26-49.42"
  cell $and $and$insn_sw.v:49$1054
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \addr
    connect \B 32'11111111111111111111111111111100
    connect \Y \spec_mem_addr
  end
  attribute \src "insn_sw.v:53.24-53.36"
  cell $and $and$insn_sw.v:53$1061
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 32
    connect \A \addr
    connect \B 2'11
    connect \Y $and$insn_sw.v:53$1061_Y
  end
  attribute \src "insn_sw.v:46.54-46.76"
  cell $eq $eq$insn_sw.v:46$1050
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [14:12]
    connect \B 2'10
    connect \Y $eq$insn_sw.v:46$1050_Y
  end
  attribute \src "insn_sw.v:46.80-46.106"
  cell $eq $eq$insn_sw.v:46$1052
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [6:0]
    connect \B 6'100011
    connect \Y $eq$insn_sw.v:46$1052_Y
  end
  attribute \src "insn_sw.v:46.23-46.76"
  cell $logic_and $logic_and$insn_sw.v:46$1051
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_valid
    connect \B $eq$insn_sw.v:46$1050_Y
    connect \Y $logic_and$insn_sw.v:46$1051_Y
  end
  attribute \src "insn_sw.v:46.23-46.106"
  cell $logic_and $logic_and$insn_sw.v:46$1053
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_sw.v:46$1051_Y
    connect \B $eq$insn_sw.v:46$1052_Y
    connect \Y \spec_valid
  end
  attribute \src "insn_sw.v:51.46-51.68"
  cell $mul $mul$insn_sw.v:51$1058
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A 4'1000
    connect \B $sub$insn_sw.v:50$1055_Y
    connect \Y $mul$insn_sw.v:51$1058_Y
  end
  attribute \src "insn_sw.v:53.23-53.42"
  cell $reduce_bool $ne$insn_sw.v:53$1062
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $and$insn_sw.v:53$1061_Y
    connect \Y \spec_trap
  end
  attribute \src "insn_sw.v:50.27-50.63"
  cell $shl $shl$insn_sw.v:50$1056
    parameter \A_SIGNED 1
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 4
    connect \A 5'01111
    connect \B $sub$insn_sw.v:50$1055_Y
    connect \Y \spec_mem_wmask
  end
  attribute \src "insn_sw.v:51.27-51.69"
  cell $shl $shl$insn_sw.v:51$1059
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \rvfi_rs2_rdata
    connect \B $mul$insn_sw.v:51$1058_Y
    connect \Y \spec_mem_wdata
  end
  attribute \src "insn_sw.v:50.44-50.62"
  cell $sub $sub$insn_sw.v:50$1055
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \addr
    connect \B \spec_mem_addr
    connect \Y $sub$insn_sw.v:50$1055_Y
  end
  connect \insn_funct3 \rvfi_insn [14:12]
  connect \insn_imm { \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31:25] \rvfi_insn [11:7] }
  connect \insn_opcode \rvfi_insn [6:0]
  connect \insn_padding 0
  connect \insn_rs1 \rvfi_insn [19:15]
  connect \insn_rs2 \rvfi_insn [24:20]
  connect \misa_ok 1'1
  connect \spec_mem_rmask 4'0000
  connect \spec_rd_addr 5'00000
  connect \spec_rd_wdata 0
  connect \spec_rs1_addr \rvfi_insn [19:15]
  connect \spec_rs2_addr \rvfi_insn [24:20]
end
attribute \src "insn_xor.v:3.1-59.10"
module \rvfi_insn_xor
  attribute \src "insn_xor.v:46.54-46.80"
  wire $eq$insn_xor.v:46$1069_Y
  attribute \src "insn_xor.v:46.84-46.106"
  wire $eq$insn_xor.v:46$1071_Y
  attribute \src "insn_xor.v:46.110-46.136"
  wire $eq$insn_xor.v:46$1073_Y
  attribute \src "insn_xor.v:46.23-46.80"
  wire $logic_and$insn_xor.v:46$1070_Y
  attribute \src "insn_xor.v:46.23-46.106"
  wire $logic_and$insn_xor.v:46$1072_Y
  attribute \src "insn_xor.v:50.26-50.51"
  wire $reduce_bool$insn_xor.v:50$1075_Y
  attribute \src "insn_xor.v:33.14-33.25"
  wire width 3 \insn_funct3
  attribute \src "insn_xor.v:30.14-30.25"
  wire width 7 \insn_funct7
  attribute \src "insn_xor.v:35.14-35.25"
  wire width 7 \insn_opcode
  attribute \src "insn_xor.v:29.17-29.29"
  wire width 32 \insn_padding
  attribute \src "insn_xor.v:34.14-34.21"
  wire width 5 \insn_rd
  attribute \src "insn_xor.v:32.14-32.22"
  wire width 5 \insn_rs1
  attribute \src "insn_xor.v:31.14-31.22"
  wire width 5 \insn_rs2
  attribute \src "insn_xor.v:41.8-41.15"
  wire \misa_ok
  attribute \src "insn_xor.v:45.17-45.23"
  wire width 32 \result
  attribute \src "insn_xor.v:5.25-5.34"
  wire width 32 input 2 \rvfi_insn
  attribute \src "insn_xor.v:9.25-9.39"
  wire width 32 input 6 \rvfi_mem_rdata
  attribute \src "insn_xor.v:6.25-6.38"
  wire width 32 input 3 \rvfi_pc_rdata
  attribute \src "insn_xor.v:7.25-7.39"
  wire width 32 input 4 \rvfi_rs1_rdata
  attribute \src "insn_xor.v:8.25-8.39"
  wire width 32 input 5 \rvfi_rs2_rdata
  attribute \src "insn_xor.v:4.41-4.51"
  wire input 1 \rvfi_valid
  attribute \src "insn_xor.v:22.25-22.38"
  wire width 32 output 14 \spec_mem_addr
  attribute \src "insn_xor.v:23.25-23.39"
  wire width 4 output 15 \spec_mem_rmask
  attribute \src "insn_xor.v:25.25-25.39"
  wire width 32 output 17 \spec_mem_wdata
  attribute \src "insn_xor.v:24.25-24.39"
  wire width 4 output 16 \spec_mem_wmask
  attribute \src "insn_xor.v:21.25-21.38"
  wire width 32 output 13 \spec_pc_wdata
  attribute \src "insn_xor.v:19.41-19.53"
  wire width 5 output 11 \spec_rd_addr
  attribute \src "insn_xor.v:20.25-20.38"
  wire width 32 output 12 \spec_rd_wdata
  attribute \src "insn_xor.v:17.41-17.54"
  wire width 5 output 9 \spec_rs1_addr
  attribute \src "insn_xor.v:18.41-18.54"
  wire width 5 output 10 \spec_rs2_addr
  attribute \src "insn_xor.v:16.41-16.50"
  wire output 8 \spec_trap
  attribute \src "insn_xor.v:15.41-15.51"
  wire output 7 \spec_valid
  attribute \src "insn_xor.v:51.26-51.43"
  cell $add $add$insn_xor.v:51$1077
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 32
    connect \A \rvfi_pc_rdata
    connect \B 3'100
    connect \Y \spec_pc_wdata
  end
  attribute \src "insn_xor.v:46.54-46.80"
  cell $logic_not $eq$insn_xor.v:46$1069
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [31:25]
    connect \Y $eq$insn_xor.v:46$1069_Y
  end
  attribute \src "insn_xor.v:46.84-46.106"
  cell $eq $eq$insn_xor.v:46$1071
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [14:12]
    connect \B 3'100
    connect \Y $eq$insn_xor.v:46$1071_Y
  end
  attribute \src "insn_xor.v:46.110-46.136"
  cell $eq $eq$insn_xor.v:46$1073
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [6:0]
    connect \B 6'110011
    connect \Y $eq$insn_xor.v:46$1073_Y
  end
  attribute \src "insn_xor.v:46.23-46.80"
  cell $logic_and $logic_and$insn_xor.v:46$1070
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_valid
    connect \B $eq$insn_xor.v:46$1069_Y
    connect \Y $logic_and$insn_xor.v:46$1070_Y
  end
  attribute \src "insn_xor.v:46.23-46.106"
  cell $logic_and $logic_and$insn_xor.v:46$1072
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_xor.v:46$1070_Y
    connect \B $eq$insn_xor.v:46$1071_Y
    connect \Y $logic_and$insn_xor.v:46$1072_Y
  end
  attribute \src "insn_xor.v:46.23-46.136"
  cell $logic_and $logic_and$insn_xor.v:46$1074
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_xor.v:46$1072_Y
    connect \B $eq$insn_xor.v:46$1073_Y
    connect \Y \spec_valid
  end
  attribute \src "insn_xor.v:50.26-50.51"
  cell $reduce_bool $reduce_bool$insn_xor.v:50$1075
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [11:7]
    connect \Y $reduce_bool$insn_xor.v:50$1075_Y
  end
  attribute \src "insn_xor.v:50.26-50.51"
  cell $mux $ternary$insn_xor.v:50$1076
    parameter \WIDTH 32
    connect \A 0
    connect \B \result
    connect \S $reduce_bool$insn_xor.v:50$1075_Y
    connect \Y \spec_rd_wdata
  end
  attribute \src "insn_xor.v:45.26-45.57"
  cell $xor $xor$insn_xor.v:45$1066
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \rvfi_rs1_rdata
    connect \B \rvfi_rs2_rdata
    connect \Y \result
  end
  connect \insn_funct3 \rvfi_insn [14:12]
  connect \insn_funct7 \rvfi_insn [31:25]
  connect \insn_opcode \rvfi_insn [6:0]
  connect \insn_padding 0
  connect \insn_rd \rvfi_insn [11:7]
  connect \insn_rs1 \rvfi_insn [19:15]
  connect \insn_rs2 \rvfi_insn [24:20]
  connect \misa_ok 1'1
  connect \spec_mem_addr 0
  connect \spec_mem_rmask 4'0000
  connect \spec_mem_wdata 0
  connect \spec_mem_wmask 4'0000
  connect \spec_rd_addr \rvfi_insn [11:7]
  connect \spec_rs1_addr \rvfi_insn [19:15]
  connect \spec_rs2_addr \rvfi_insn [24:20]
  connect \spec_trap 1'0
end
attribute \src "insn_xori.v:3.1-58.10"
module \rvfi_insn_xori
  attribute \src "insn_xori.v:45.54-45.76"
  wire $eq$insn_xori.v:45$1083_Y
  attribute \src "insn_xori.v:45.80-45.106"
  wire $eq$insn_xori.v:45$1085_Y
  attribute \src "insn_xori.v:45.23-45.76"
  wire $logic_and$insn_xori.v:45$1084_Y
  attribute \src "insn_xori.v:48.26-48.51"
  wire $reduce_bool$insn_xori.v:48$1087_Y
  attribute \src "insn_xori.v:32.14-32.25"
  wire width 3 \insn_funct3
  attribute \src "insn_xori.v:30.17-30.25"
  wire width 32 \insn_imm
  attribute \src "insn_xori.v:34.14-34.25"
  wire width 7 \insn_opcode
  attribute \src "insn_xori.v:29.17-29.29"
  wire width 32 \insn_padding
  attribute \src "insn_xori.v:33.14-33.21"
  wire width 5 \insn_rd
  attribute \src "insn_xori.v:31.14-31.22"
  wire width 5 \insn_rs1
  attribute \src "insn_xori.v:40.8-40.15"
  wire \misa_ok
  attribute \src "insn_xori.v:44.17-44.23"
  wire width 32 \result
  attribute \src "insn_xori.v:5.25-5.34"
  wire width 32 input 2 \rvfi_insn
  attribute \src "insn_xori.v:9.25-9.39"
  wire width 32 input 6 \rvfi_mem_rdata
  attribute \src "insn_xori.v:6.25-6.38"
  wire width 32 input 3 \rvfi_pc_rdata
  attribute \src "insn_xori.v:7.25-7.39"
  wire width 32 input 4 \rvfi_rs1_rdata
  attribute \src "insn_xori.v:8.25-8.39"
  wire width 32 input 5 \rvfi_rs2_rdata
  attribute \src "insn_xori.v:4.41-4.51"
  wire input 1 \rvfi_valid
  attribute \src "insn_xori.v:22.25-22.38"
  wire width 32 output 14 \spec_mem_addr
  attribute \src "insn_xori.v:23.25-23.39"
  wire width 4 output 15 \spec_mem_rmask
  attribute \src "insn_xori.v:25.25-25.39"
  wire width 32 output 17 \spec_mem_wdata
  attribute \src "insn_xori.v:24.25-24.39"
  wire width 4 output 16 \spec_mem_wmask
  attribute \src "insn_xori.v:21.25-21.38"
  wire width 32 output 13 \spec_pc_wdata
  attribute \src "insn_xori.v:19.41-19.53"
  wire width 5 output 11 \spec_rd_addr
  attribute \src "insn_xori.v:20.25-20.38"
  wire width 32 output 12 \spec_rd_wdata
  attribute \src "insn_xori.v:17.41-17.54"
  wire width 5 output 9 \spec_rs1_addr
  attribute \src "insn_xori.v:18.41-18.54"
  wire width 5 output 10 \spec_rs2_addr
  attribute \src "insn_xori.v:16.41-16.50"
  wire output 8 \spec_trap
  attribute \src "insn_xori.v:15.41-15.51"
  wire output 7 \spec_valid
  attribute \src "insn_xori.v:49.26-49.43"
  cell $add $add$insn_xori.v:49$1089
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 32
    connect \A \rvfi_pc_rdata
    connect \B 3'100
    connect \Y \spec_pc_wdata
  end
  attribute \src "insn_xori.v:45.54-45.76"
  cell $eq $eq$insn_xori.v:45$1083
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [14:12]
    connect \B 3'100
    connect \Y $eq$insn_xori.v:45$1083_Y
  end
  attribute \src "insn_xori.v:45.80-45.106"
  cell $eq $eq$insn_xori.v:45$1085
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [6:0]
    connect \B 5'10011
    connect \Y $eq$insn_xori.v:45$1085_Y
  end
  attribute \src "insn_xori.v:45.23-45.76"
  cell $logic_and $logic_and$insn_xori.v:45$1084
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_valid
    connect \B $eq$insn_xori.v:45$1083_Y
    connect \Y $logic_and$insn_xori.v:45$1084_Y
  end
  attribute \src "insn_xori.v:45.23-45.106"
  cell $logic_and $logic_and$insn_xori.v:45$1086
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$insn_xori.v:45$1084_Y
    connect \B $eq$insn_xori.v:45$1085_Y
    connect \Y \spec_valid
  end
  attribute \src "insn_xori.v:48.26-48.51"
  cell $reduce_bool $reduce_bool$insn_xori.v:48$1087
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [11:7]
    connect \Y $reduce_bool$insn_xori.v:48$1087_Y
  end
  attribute \src "insn_xori.v:48.26-48.51"
  cell $mux $ternary$insn_xori.v:48$1088
    parameter \WIDTH 32
    connect \A 0
    connect \B \result
    connect \S $reduce_bool$insn_xori.v:48$1087_Y
    connect \Y \spec_rd_wdata
  end
  attribute \src "insn_xori.v:44.26-44.51"
  cell $xor $xor$insn_xori.v:44$1080
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \rvfi_rs1_rdata
    connect \B { \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31:20] }
    connect \Y \result
  end
  connect \insn_funct3 \rvfi_insn [14:12]
  connect \insn_imm { \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31] \rvfi_insn [31:20] }
  connect \insn_opcode \rvfi_insn [6:0]
  connect \insn_padding 0
  connect \insn_rd \rvfi_insn [11:7]
  connect \insn_rs1 \rvfi_insn [19:15]
  connect \misa_ok 1'1
  connect \spec_mem_addr 0
  connect \spec_mem_rmask 4'0000
  connect \spec_mem_wdata 0
  connect \spec_mem_wmask 4'0000
  connect \spec_rd_addr \rvfi_insn [11:7]
  connect \spec_rs1_addr \rvfi_insn [19:15]
  connect \spec_rs2_addr 5'00000
  connect \spec_trap 1'0
end
attribute \src "isa_rv32ic.v:3.1-3203.10"
module \rvfi_isa_rv32ic
  attribute \src "isa_rv32ic.v:2447.3-2507.50"
  wire width 32 $auto$wreduce.cc:454:run$3918
  attribute \src "isa_rv32ic.v:2448.3-2507.50"
  wire width 32 $auto$wreduce.cc:454:run$3919
  attribute \src "isa_rv32ic.v:2449.3-2507.50"
  wire width 32 $auto$wreduce.cc:454:run$3920
  attribute \src "isa_rv32ic.v:2450.3-2507.50"
  wire width 32 $auto$wreduce.cc:454:run$3921
  attribute \src "isa_rv32ic.v:2451.3-2507.50"
  wire width 32 $auto$wreduce.cc:454:run$3922
  attribute \src "isa_rv32ic.v:2452.3-2507.50"
  wire width 32 $auto$wreduce.cc:454:run$3923
  attribute \src "isa_rv32ic.v:2453.3-2507.50"
  wire width 32 $auto$wreduce.cc:454:run$3924
  attribute \src "isa_rv32ic.v:2454.3-2507.50"
  wire width 32 $auto$wreduce.cc:454:run$3925
  attribute \src "isa_rv32ic.v:2455.3-2507.50"
  wire width 32 $auto$wreduce.cc:454:run$3926
  attribute \src "isa_rv32ic.v:2456.3-2507.50"
  wire width 32 $auto$wreduce.cc:454:run$3927
  attribute \src "isa_rv32ic.v:2457.3-2507.50"
  wire width 32 $auto$wreduce.cc:454:run$3928
  attribute \src "isa_rv32ic.v:2458.3-2507.50"
  wire width 32 $auto$wreduce.cc:454:run$3929
  attribute \src "isa_rv32ic.v:2459.3-2507.50"
  wire width 32 $auto$wreduce.cc:454:run$3930
  attribute \src "isa_rv32ic.v:2460.3-2507.50"
  wire width 32 $auto$wreduce.cc:454:run$3931
  attribute \src "isa_rv32ic.v:2461.3-2507.50"
  wire width 32 $auto$wreduce.cc:454:run$3932
  attribute \src "isa_rv32ic.v:2462.3-2507.50"
  wire width 32 $auto$wreduce.cc:454:run$3933
  attribute \src "isa_rv32ic.v:2463.3-2507.50"
  wire width 32 $auto$wreduce.cc:454:run$3934
  attribute \src "isa_rv32ic.v:2464.3-2507.50"
  wire width 32 $auto$wreduce.cc:454:run$3935
  attribute \src "isa_rv32ic.v:2465.3-2507.50"
  wire width 32 $auto$wreduce.cc:454:run$3936
  attribute \src "isa_rv32ic.v:2466.3-2507.50"
  wire width 32 $auto$wreduce.cc:454:run$3937
  attribute \src "isa_rv32ic.v:2467.3-2507.50"
  wire width 32 $auto$wreduce.cc:454:run$3938
  attribute \src "isa_rv32ic.v:2468.3-2507.50"
  wire width 32 $auto$wreduce.cc:454:run$3939
  attribute \src "isa_rv32ic.v:2469.3-2507.50"
  wire width 32 $auto$wreduce.cc:454:run$3940
  attribute \src "isa_rv32ic.v:2470.3-2507.50"
  wire width 32 $auto$wreduce.cc:454:run$3941
  attribute \src "isa_rv32ic.v:2471.3-2507.50"
  wire width 32 $auto$wreduce.cc:454:run$3942
  attribute \src "isa_rv32ic.v:2472.3-2507.50"
  wire width 32 $auto$wreduce.cc:454:run$3943
  attribute \src "isa_rv32ic.v:2473.3-2507.50"
  wire width 32 $auto$wreduce.cc:454:run$3944
  attribute \src "isa_rv32ic.v:2474.3-2507.50"
  wire width 32 $auto$wreduce.cc:454:run$3945
  attribute \src "isa_rv32ic.v:2475.3-2507.50"
  wire width 32 $auto$wreduce.cc:454:run$3946
  attribute \src "isa_rv32ic.v:2476.3-2507.50"
  wire width 32 $auto$wreduce.cc:454:run$3947
  attribute \src "isa_rv32ic.v:2477.3-2507.50"
  wire width 32 $auto$wreduce.cc:454:run$3948
  attribute \src "isa_rv32ic.v:2478.3-2507.50"
  wire width 32 $auto$wreduce.cc:454:run$3949
  attribute \src "isa_rv32ic.v:2479.3-2507.50"
  wire width 32 $auto$wreduce.cc:454:run$3950
  attribute \src "isa_rv32ic.v:2480.3-2507.50"
  wire width 32 $auto$wreduce.cc:454:run$3951
  attribute \src "isa_rv32ic.v:2481.3-2507.50"
  wire width 32 $auto$wreduce.cc:454:run$3952
  attribute \src "isa_rv32ic.v:2482.3-2507.50"
  wire width 32 $auto$wreduce.cc:454:run$3953
  attribute \src "isa_rv32ic.v:2483.3-2507.50"
  wire width 32 $auto$wreduce.cc:454:run$3954
  attribute \src "isa_rv32ic.v:2484.3-2507.50"
  wire width 32 $auto$wreduce.cc:454:run$3955
  attribute \src "isa_rv32ic.v:2485.3-2507.50"
  wire width 32 $auto$wreduce.cc:454:run$3956
  attribute \src "isa_rv32ic.v:2486.3-2507.50"
  wire width 32 $auto$wreduce.cc:454:run$3957
  attribute \src "isa_rv32ic.v:2487.3-2507.50"
  wire width 32 $auto$wreduce.cc:454:run$3958
  attribute \src "isa_rv32ic.v:2488.3-2507.50"
  wire width 32 $auto$wreduce.cc:454:run$3959
  attribute \src "isa_rv32ic.v:2489.3-2507.50"
  wire width 32 $auto$wreduce.cc:454:run$3960
  attribute \src "isa_rv32ic.v:2490.3-2507.50"
  wire width 32 $auto$wreduce.cc:454:run$3961
  attribute \src "isa_rv32ic.v:2491.3-2507.50"
  wire width 32 $auto$wreduce.cc:454:run$3962
  attribute \src "isa_rv32ic.v:2492.3-2507.50"
  wire width 32 $auto$wreduce.cc:454:run$3963
  attribute \src "isa_rv32ic.v:2493.3-2507.50"
  wire width 32 $auto$wreduce.cc:454:run$3964
  attribute \src "isa_rv32ic.v:2494.3-2507.50"
  wire width 32 $auto$wreduce.cc:454:run$3965
  attribute \src "isa_rv32ic.v:2495.3-2507.50"
  wire width 32 $auto$wreduce.cc:454:run$3966
  attribute \src "isa_rv32ic.v:2496.3-2507.50"
  wire width 32 $auto$wreduce.cc:454:run$3967
  attribute \src "isa_rv32ic.v:2497.3-2507.50"
  wire width 32 $auto$wreduce.cc:454:run$3968
  attribute \src "isa_rv32ic.v:2498.3-2507.50"
  wire width 32 $auto$wreduce.cc:454:run$3969
  attribute \src "isa_rv32ic.v:2499.3-2507.50"
  wire width 32 $auto$wreduce.cc:454:run$3970
  attribute \src "isa_rv32ic.v:2500.3-2507.50"
  wire width 32 $auto$wreduce.cc:454:run$3971
  attribute \src "isa_rv32ic.v:2501.3-2507.50"
  wire width 32 $auto$wreduce.cc:454:run$3972
  attribute \src "isa_rv32ic.v:2502.3-2507.50"
  wire width 32 $auto$wreduce.cc:454:run$3973
  attribute \src "isa_rv32ic.v:2503.3-2507.50"
  wire width 32 $auto$wreduce.cc:454:run$3974
  attribute \src "isa_rv32ic.v:2504.3-2507.50"
  wire width 32 $auto$wreduce.cc:454:run$3975
  attribute \src "isa_rv32ic.v:2505.3-2507.50"
  wire width 32 $auto$wreduce.cc:454:run$3976
  attribute \src "isa_rv32ic.v:2506.3-2507.50"
  wire width 32 $auto$wreduce.cc:454:run$3977
  attribute \src "isa_rv32ic.v:2507.3-2507.50"
  wire width 32 $auto$wreduce.cc:454:run$3978
  attribute \src "isa_rv32ic.v:2510.3-2570.49"
  wire width 32 $auto$wreduce.cc:454:run$3979
  attribute \src "isa_rv32ic.v:2511.3-2570.49"
  wire width 32 $auto$wreduce.cc:454:run$3980
  attribute \src "isa_rv32ic.v:2512.3-2570.49"
  wire width 32 $auto$wreduce.cc:454:run$3981
  attribute \src "isa_rv32ic.v:2513.3-2570.49"
  wire width 32 $auto$wreduce.cc:454:run$3982
  attribute \src "isa_rv32ic.v:2514.3-2570.49"
  wire width 32 $auto$wreduce.cc:454:run$3983
  attribute \src "isa_rv32ic.v:2515.3-2570.49"
  wire width 32 $auto$wreduce.cc:454:run$3984
  attribute \src "isa_rv32ic.v:2516.3-2570.49"
  wire width 32 $auto$wreduce.cc:454:run$3985
  attribute \src "isa_rv32ic.v:2517.3-2570.49"
  wire width 32 $auto$wreduce.cc:454:run$3986
  attribute \src "isa_rv32ic.v:2518.3-2570.49"
  wire width 32 $auto$wreduce.cc:454:run$3987
  attribute \src "isa_rv32ic.v:2519.3-2570.49"
  wire width 32 $auto$wreduce.cc:454:run$3988
  attribute \src "isa_rv32ic.v:2520.3-2570.49"
  wire width 32 $auto$wreduce.cc:454:run$3989
  attribute \src "isa_rv32ic.v:2521.3-2570.49"
  wire width 32 $auto$wreduce.cc:454:run$3990
  attribute \src "isa_rv32ic.v:2522.3-2570.49"
  wire width 32 $auto$wreduce.cc:454:run$3991
  attribute \src "isa_rv32ic.v:2523.3-2570.49"
  wire width 32 $auto$wreduce.cc:454:run$3992
  attribute \src "isa_rv32ic.v:2524.3-2570.49"
  wire width 32 $auto$wreduce.cc:454:run$3993
  attribute \src "isa_rv32ic.v:2525.3-2570.49"
  wire width 32 $auto$wreduce.cc:454:run$3994
  attribute \src "isa_rv32ic.v:2526.3-2570.49"
  wire width 32 $auto$wreduce.cc:454:run$3995
  attribute \src "isa_rv32ic.v:2527.3-2570.49"
  wire width 32 $auto$wreduce.cc:454:run$3996
  attribute \src "isa_rv32ic.v:2528.3-2570.49"
  wire width 32 $auto$wreduce.cc:454:run$3997
  attribute \src "isa_rv32ic.v:2529.3-2570.49"
  wire width 32 $auto$wreduce.cc:454:run$3998
  attribute \src "isa_rv32ic.v:2530.3-2570.49"
  wire width 32 $auto$wreduce.cc:454:run$3999
  attribute \src "isa_rv32ic.v:2531.3-2570.49"
  wire width 32 $auto$wreduce.cc:454:run$4000
  attribute \src "isa_rv32ic.v:2532.3-2570.49"
  wire width 32 $auto$wreduce.cc:454:run$4001
  attribute \src "isa_rv32ic.v:2533.3-2570.49"
  wire width 32 $auto$wreduce.cc:454:run$4002
  attribute \src "isa_rv32ic.v:2534.3-2570.49"
  wire width 32 $auto$wreduce.cc:454:run$4003
  attribute \src "isa_rv32ic.v:2535.3-2570.49"
  wire width 32 $auto$wreduce.cc:454:run$4004
  attribute \src "isa_rv32ic.v:2536.3-2570.49"
  wire width 32 $auto$wreduce.cc:454:run$4005
  attribute \src "isa_rv32ic.v:2537.3-2570.49"
  wire width 32 $auto$wreduce.cc:454:run$4006
  attribute \src "isa_rv32ic.v:2538.3-2570.49"
  wire width 32 $auto$wreduce.cc:454:run$4007
  attribute \src "isa_rv32ic.v:2573.3-2633.53"
  wire width 32 $auto$wreduce.cc:454:run$4008
  attribute \src "isa_rv32ic.v:2574.3-2633.53"
  wire width 32 $auto$wreduce.cc:454:run$4009
  attribute \src "isa_rv32ic.v:2575.3-2633.53"
  wire width 32 $auto$wreduce.cc:454:run$4010
  attribute \src "isa_rv32ic.v:2576.3-2633.53"
  wire width 32 $auto$wreduce.cc:454:run$4011
  attribute \src "isa_rv32ic.v:2577.3-2633.53"
  wire width 32 $auto$wreduce.cc:454:run$4012
  attribute \src "isa_rv32ic.v:2578.3-2633.53"
  wire width 32 $auto$wreduce.cc:454:run$4013
  attribute \src "isa_rv32ic.v:2579.3-2633.53"
  wire width 32 $auto$wreduce.cc:454:run$4014
  attribute \src "isa_rv32ic.v:2580.3-2633.53"
  wire width 32 $auto$wreduce.cc:454:run$4015
  attribute \src "isa_rv32ic.v:2581.3-2633.53"
  wire width 32 $auto$wreduce.cc:454:run$4016
  attribute \src "isa_rv32ic.v:2582.3-2633.53"
  wire width 32 $auto$wreduce.cc:454:run$4017
  attribute \src "isa_rv32ic.v:2583.3-2633.53"
  wire width 32 $auto$wreduce.cc:454:run$4018
  attribute \src "isa_rv32ic.v:2584.3-2633.53"
  wire width 32 $auto$wreduce.cc:454:run$4019
  attribute \src "isa_rv32ic.v:2585.3-2633.53"
  wire width 32 $auto$wreduce.cc:454:run$4020
  attribute \src "isa_rv32ic.v:2586.3-2633.53"
  wire width 32 $auto$wreduce.cc:454:run$4021
  attribute \src "isa_rv32ic.v:2587.3-2633.53"
  wire width 32 $auto$wreduce.cc:454:run$4022
  attribute \src "isa_rv32ic.v:2588.3-2633.53"
  wire width 32 $auto$wreduce.cc:454:run$4023
  attribute \src "isa_rv32ic.v:2589.3-2633.53"
  wire width 32 $auto$wreduce.cc:454:run$4024
  attribute \src "isa_rv32ic.v:2590.3-2633.53"
  wire width 32 $auto$wreduce.cc:454:run$4025
  attribute \src "isa_rv32ic.v:2591.3-2633.53"
  wire width 32 $auto$wreduce.cc:454:run$4026
  attribute \src "isa_rv32ic.v:2592.3-2633.53"
  wire width 32 $auto$wreduce.cc:454:run$4027
  attribute \src "isa_rv32ic.v:2593.3-2633.53"
  wire width 32 $auto$wreduce.cc:454:run$4028
  attribute \src "isa_rv32ic.v:2594.3-2633.53"
  wire width 32 $auto$wreduce.cc:454:run$4029
  attribute \src "isa_rv32ic.v:2595.3-2633.53"
  wire width 32 $auto$wreduce.cc:454:run$4030
  attribute \src "isa_rv32ic.v:2596.3-2633.53"
  wire width 32 $auto$wreduce.cc:454:run$4031
  attribute \src "isa_rv32ic.v:2597.3-2633.53"
  wire width 32 $auto$wreduce.cc:454:run$4032
  attribute \src "isa_rv32ic.v:2598.3-2633.53"
  wire width 32 $auto$wreduce.cc:454:run$4033
  attribute \src "isa_rv32ic.v:2599.3-2633.53"
  wire width 32 $auto$wreduce.cc:454:run$4034
  attribute \src "isa_rv32ic.v:2600.3-2633.53"
  wire width 32 $auto$wreduce.cc:454:run$4035
  attribute \src "isa_rv32ic.v:2601.3-2633.53"
  wire width 32 $auto$wreduce.cc:454:run$4036
  attribute \src "isa_rv32ic.v:2602.3-2633.53"
  wire width 32 $auto$wreduce.cc:454:run$4037
  attribute \src "isa_rv32ic.v:2603.3-2633.53"
  wire width 32 $auto$wreduce.cc:454:run$4038
  attribute \src "isa_rv32ic.v:2604.3-2633.53"
  wire width 32 $auto$wreduce.cc:454:run$4039
  attribute \src "isa_rv32ic.v:2605.3-2633.53"
  wire width 32 $auto$wreduce.cc:454:run$4040
  attribute \src "isa_rv32ic.v:2606.3-2633.53"
  wire width 32 $auto$wreduce.cc:454:run$4041
  attribute \src "isa_rv32ic.v:2607.3-2633.53"
  wire width 32 $auto$wreduce.cc:454:run$4042
  attribute \src "isa_rv32ic.v:2608.3-2633.53"
  wire width 32 $auto$wreduce.cc:454:run$4043
  attribute \src "isa_rv32ic.v:2609.3-2633.53"
  wire width 32 $auto$wreduce.cc:454:run$4044
  attribute \src "isa_rv32ic.v:2610.3-2633.53"
  wire width 32 $auto$wreduce.cc:454:run$4045
  attribute \src "isa_rv32ic.v:2611.3-2633.53"
  wire width 32 $auto$wreduce.cc:454:run$4046
  attribute \src "isa_rv32ic.v:2612.3-2633.53"
  wire width 32 $auto$wreduce.cc:454:run$4047
  attribute \src "isa_rv32ic.v:2613.3-2633.53"
  wire width 32 $auto$wreduce.cc:454:run$4048
  attribute \src "isa_rv32ic.v:2614.3-2633.53"
  wire width 32 $auto$wreduce.cc:454:run$4049
  attribute \src "isa_rv32ic.v:2615.3-2633.53"
  wire width 32 $auto$wreduce.cc:454:run$4050
  attribute \src "isa_rv32ic.v:2616.3-2633.53"
  wire width 32 $auto$wreduce.cc:454:run$4051
  attribute \src "isa_rv32ic.v:2617.3-2633.53"
  wire width 32 $auto$wreduce.cc:454:run$4052
  attribute \src "isa_rv32ic.v:2618.3-2633.53"
  wire width 32 $auto$wreduce.cc:454:run$4053
  attribute \src "isa_rv32ic.v:2619.3-2633.53"
  wire width 32 $auto$wreduce.cc:454:run$4054
  attribute \src "isa_rv32ic.v:2620.3-2633.53"
  wire width 32 $auto$wreduce.cc:454:run$4055
  attribute \src "isa_rv32ic.v:2621.3-2633.53"
  wire width 32 $auto$wreduce.cc:454:run$4056
  attribute \src "isa_rv32ic.v:2622.3-2633.53"
  wire width 32 $auto$wreduce.cc:454:run$4057
  attribute \src "isa_rv32ic.v:2623.3-2633.53"
  wire width 32 $auto$wreduce.cc:454:run$4058
  attribute \src "isa_rv32ic.v:2624.3-2633.53"
  wire width 32 $auto$wreduce.cc:454:run$4059
  attribute \src "isa_rv32ic.v:2625.3-2633.53"
  wire width 32 $auto$wreduce.cc:454:run$4060
  attribute \src "isa_rv32ic.v:2626.3-2633.53"
  wire width 32 $auto$wreduce.cc:454:run$4061
  attribute \src "isa_rv32ic.v:2627.3-2633.53"
  wire width 32 $auto$wreduce.cc:454:run$4062
  attribute \src "isa_rv32ic.v:2628.3-2633.53"
  wire width 32 $auto$wreduce.cc:454:run$4063
  attribute \src "isa_rv32ic.v:2629.3-2633.53"
  wire width 32 $auto$wreduce.cc:454:run$4064
  attribute \src "isa_rv32ic.v:2630.3-2633.53"
  wire width 32 $auto$wreduce.cc:454:run$4065
  attribute \src "isa_rv32ic.v:2539.3-2570.49"
  wire width 32 $ternary$isa_rv32ic.v:2539$1278_Y
  attribute \src "isa_rv32ic.v:2540.3-2570.49"
  wire width 32 $ternary$isa_rv32ic.v:2540$1276_Y
  attribute \src "isa_rv32ic.v:2541.3-2570.49"
  wire width 32 $ternary$isa_rv32ic.v:2541$1274_Y
  attribute \src "isa_rv32ic.v:2542.3-2570.49"
  wire width 32 $ternary$isa_rv32ic.v:2542$1272_Y
  attribute \src "isa_rv32ic.v:2543.3-2570.49"
  wire width 32 $ternary$isa_rv32ic.v:2543$1270_Y
  attribute \src "isa_rv32ic.v:2544.3-2570.49"
  wire width 32 $ternary$isa_rv32ic.v:2544$1268_Y
  attribute \src "isa_rv32ic.v:2545.3-2570.49"
  wire width 32 $ternary$isa_rv32ic.v:2545$1266_Y
  attribute \src "isa_rv32ic.v:2546.3-2570.49"
  wire width 32 $ternary$isa_rv32ic.v:2546$1264_Y
  attribute \src "isa_rv32ic.v:2547.3-2570.49"
  wire width 32 $ternary$isa_rv32ic.v:2547$1262_Y
  attribute \src "isa_rv32ic.v:2548.3-2570.49"
  wire width 32 $ternary$isa_rv32ic.v:2548$1260_Y
  attribute \src "isa_rv32ic.v:2549.3-2570.49"
  wire width 32 $ternary$isa_rv32ic.v:2549$1258_Y
  attribute \src "isa_rv32ic.v:2550.3-2570.49"
  wire width 32 $ternary$isa_rv32ic.v:2550$1256_Y
  attribute \src "isa_rv32ic.v:2551.3-2570.49"
  wire width 32 $ternary$isa_rv32ic.v:2551$1254_Y
  attribute \src "isa_rv32ic.v:2552.3-2570.49"
  wire width 32 $ternary$isa_rv32ic.v:2552$1252_Y
  attribute \src "isa_rv32ic.v:2553.3-2570.49"
  wire width 32 $ternary$isa_rv32ic.v:2553$1250_Y
  attribute \src "isa_rv32ic.v:2554.3-2570.49"
  wire width 32 $ternary$isa_rv32ic.v:2554$1248_Y
  attribute \src "isa_rv32ic.v:2555.3-2570.49"
  wire width 32 $ternary$isa_rv32ic.v:2555$1246_Y
  attribute \src "isa_rv32ic.v:2556.3-2570.49"
  wire width 32 $ternary$isa_rv32ic.v:2556$1244_Y
  attribute \src "isa_rv32ic.v:2557.3-2570.49"
  wire width 32 $ternary$isa_rv32ic.v:2557$1242_Y
  attribute \src "isa_rv32ic.v:2558.3-2570.49"
  wire width 32 $ternary$isa_rv32ic.v:2558$1240_Y
  attribute \src "isa_rv32ic.v:2559.3-2570.49"
  wire width 32 $ternary$isa_rv32ic.v:2559$1238_Y
  attribute \src "isa_rv32ic.v:2560.3-2570.49"
  wire width 32 $ternary$isa_rv32ic.v:2560$1236_Y
  attribute \src "isa_rv32ic.v:2561.3-2570.49"
  wire width 32 $ternary$isa_rv32ic.v:2561$1234_Y
  attribute \src "isa_rv32ic.v:2562.3-2570.49"
  wire width 32 $ternary$isa_rv32ic.v:2562$1232_Y
  attribute \src "isa_rv32ic.v:2563.3-2570.49"
  wire width 32 $ternary$isa_rv32ic.v:2563$1230_Y
  attribute \src "isa_rv32ic.v:2564.3-2570.49"
  wire width 32 $ternary$isa_rv32ic.v:2564$1228_Y
  attribute \src "isa_rv32ic.v:2565.3-2570.49"
  wire width 32 $ternary$isa_rv32ic.v:2565$1226_Y
  attribute \src "isa_rv32ic.v:2566.3-2570.49"
  wire width 32 $ternary$isa_rv32ic.v:2566$1224_Y
  attribute \src "isa_rv32ic.v:2567.3-2570.49"
  wire width 32 $ternary$isa_rv32ic.v:2567$1222_Y
  attribute \src "isa_rv32ic.v:2568.3-2570.49"
  wire width 32 $ternary$isa_rv32ic.v:2568$1220_Y
  attribute \src "isa_rv32ic.v:2569.3-2570.49"
  wire width 32 $ternary$isa_rv32ic.v:2569$1218_Y
  attribute \src "isa_rv32ic.v:2570.3-2570.49"
  wire width 32 $ternary$isa_rv32ic.v:2570$1216_Y
  attribute \src "isa_rv32ic.v:2631.3-2633.53"
  wire width 32 $ternary$isa_rv32ic.v:2631$1344_Y
  attribute \src "isa_rv32ic.v:2632.3-2633.53"
  wire width 32 $ternary$isa_rv32ic.v:2632$1342_Y
  attribute \src "isa_rv32ic.v:2633.3-2633.53"
  wire width 32 $ternary$isa_rv32ic.v:2633$1340_Y
  attribute \src "isa_rv32ic.v:2636.3-2696.53"
  wire width 32 $ternary$isa_rv32ic.v:2636$1584_Y
  attribute \src "isa_rv32ic.v:2637.3-2696.53"
  wire width 32 $ternary$isa_rv32ic.v:2637$1582_Y
  attribute \src "isa_rv32ic.v:2638.3-2696.53"
  wire width 32 $ternary$isa_rv32ic.v:2638$1580_Y
  attribute \src "isa_rv32ic.v:2639.3-2696.53"
  wire width 32 $ternary$isa_rv32ic.v:2639$1578_Y
  attribute \src "isa_rv32ic.v:2640.3-2696.53"
  wire width 32 $ternary$isa_rv32ic.v:2640$1576_Y
  attribute \src "isa_rv32ic.v:2641.3-2696.53"
  wire width 32 $ternary$isa_rv32ic.v:2641$1574_Y
  attribute \src "isa_rv32ic.v:2642.3-2696.53"
  wire width 32 $ternary$isa_rv32ic.v:2642$1572_Y
  attribute \src "isa_rv32ic.v:2643.3-2696.53"
  wire width 32 $ternary$isa_rv32ic.v:2643$1570_Y
  attribute \src "isa_rv32ic.v:2644.3-2696.53"
  wire width 32 $ternary$isa_rv32ic.v:2644$1568_Y
  attribute \src "isa_rv32ic.v:2645.3-2696.53"
  wire width 32 $ternary$isa_rv32ic.v:2645$1566_Y
  attribute \src "isa_rv32ic.v:2646.3-2696.53"
  wire width 32 $ternary$isa_rv32ic.v:2646$1564_Y
  attribute \src "isa_rv32ic.v:2647.3-2696.53"
  wire width 32 $ternary$isa_rv32ic.v:2647$1562_Y
  attribute \src "isa_rv32ic.v:2648.3-2696.53"
  wire width 32 $ternary$isa_rv32ic.v:2648$1560_Y
  attribute \src "isa_rv32ic.v:2649.3-2696.53"
  wire width 32 $ternary$isa_rv32ic.v:2649$1558_Y
  attribute \src "isa_rv32ic.v:2650.3-2696.53"
  wire width 32 $ternary$isa_rv32ic.v:2650$1556_Y
  attribute \src "isa_rv32ic.v:2651.3-2696.53"
  wire width 32 $ternary$isa_rv32ic.v:2651$1554_Y
  attribute \src "isa_rv32ic.v:2652.3-2696.53"
  wire width 32 $ternary$isa_rv32ic.v:2652$1552_Y
  attribute \src "isa_rv32ic.v:2653.3-2696.53"
  wire width 32 $ternary$isa_rv32ic.v:2653$1550_Y
  attribute \src "isa_rv32ic.v:2654.3-2696.53"
  wire width 32 $ternary$isa_rv32ic.v:2654$1548_Y
  attribute \src "isa_rv32ic.v:2655.3-2696.53"
  wire width 32 $ternary$isa_rv32ic.v:2655$1546_Y
  attribute \src "isa_rv32ic.v:2656.3-2696.53"
  wire width 32 $ternary$isa_rv32ic.v:2656$1544_Y
  attribute \src "isa_rv32ic.v:2657.3-2696.53"
  wire width 32 $ternary$isa_rv32ic.v:2657$1542_Y
  attribute \src "isa_rv32ic.v:2658.3-2696.53"
  wire width 32 $ternary$isa_rv32ic.v:2658$1540_Y
  attribute \src "isa_rv32ic.v:2659.3-2696.53"
  wire width 32 $ternary$isa_rv32ic.v:2659$1538_Y
  attribute \src "isa_rv32ic.v:2660.3-2696.53"
  wire width 32 $ternary$isa_rv32ic.v:2660$1536_Y
  attribute \src "isa_rv32ic.v:2661.3-2696.53"
  wire width 32 $ternary$isa_rv32ic.v:2661$1534_Y
  attribute \src "isa_rv32ic.v:2662.3-2696.53"
  wire width 32 $ternary$isa_rv32ic.v:2662$1532_Y
  attribute \src "isa_rv32ic.v:2663.3-2696.53"
  wire width 32 $ternary$isa_rv32ic.v:2663$1530_Y
  attribute \src "isa_rv32ic.v:2664.3-2696.53"
  wire width 32 $ternary$isa_rv32ic.v:2664$1528_Y
  attribute \src "isa_rv32ic.v:2665.3-2696.53"
  wire width 32 $ternary$isa_rv32ic.v:2665$1526_Y
  attribute \src "isa_rv32ic.v:2666.3-2696.53"
  wire width 32 $ternary$isa_rv32ic.v:2666$1524_Y
  attribute \src "isa_rv32ic.v:2667.3-2696.53"
  wire width 32 $ternary$isa_rv32ic.v:2667$1522_Y
  attribute \src "isa_rv32ic.v:2668.3-2696.53"
  wire width 32 $ternary$isa_rv32ic.v:2668$1520_Y
  attribute \src "isa_rv32ic.v:2669.3-2696.53"
  wire width 32 $ternary$isa_rv32ic.v:2669$1518_Y
  attribute \src "isa_rv32ic.v:2670.3-2696.53"
  wire width 32 $ternary$isa_rv32ic.v:2670$1516_Y
  attribute \src "isa_rv32ic.v:2671.3-2696.53"
  wire width 32 $ternary$isa_rv32ic.v:2671$1514_Y
  attribute \src "isa_rv32ic.v:2672.3-2696.53"
  wire width 32 $ternary$isa_rv32ic.v:2672$1512_Y
  attribute \src "isa_rv32ic.v:2673.3-2696.53"
  wire width 32 $ternary$isa_rv32ic.v:2673$1510_Y
  attribute \src "isa_rv32ic.v:2674.3-2696.53"
  wire width 32 $ternary$isa_rv32ic.v:2674$1508_Y
  attribute \src "isa_rv32ic.v:2675.3-2696.53"
  wire width 32 $ternary$isa_rv32ic.v:2675$1506_Y
  attribute \src "isa_rv32ic.v:2676.3-2696.53"
  wire width 32 $ternary$isa_rv32ic.v:2676$1504_Y
  attribute \src "isa_rv32ic.v:2677.3-2696.53"
  wire width 32 $ternary$isa_rv32ic.v:2677$1502_Y
  attribute \src "isa_rv32ic.v:2678.3-2696.53"
  wire width 32 $ternary$isa_rv32ic.v:2678$1500_Y
  attribute \src "isa_rv32ic.v:2679.3-2696.53"
  wire width 32 $ternary$isa_rv32ic.v:2679$1498_Y
  attribute \src "isa_rv32ic.v:2680.3-2696.53"
  wire width 32 $ternary$isa_rv32ic.v:2680$1496_Y
  attribute \src "isa_rv32ic.v:2681.3-2696.53"
  wire width 32 $ternary$isa_rv32ic.v:2681$1494_Y
  attribute \src "isa_rv32ic.v:2682.3-2696.53"
  wire width 32 $ternary$isa_rv32ic.v:2682$1492_Y
  attribute \src "isa_rv32ic.v:2683.3-2696.53"
  wire width 32 $ternary$isa_rv32ic.v:2683$1490_Y
  attribute \src "isa_rv32ic.v:2684.3-2696.53"
  wire width 32 $ternary$isa_rv32ic.v:2684$1488_Y
  attribute \src "isa_rv32ic.v:2685.3-2696.53"
  wire width 32 $ternary$isa_rv32ic.v:2685$1486_Y
  attribute \src "isa_rv32ic.v:2686.3-2696.53"
  wire width 32 $ternary$isa_rv32ic.v:2686$1484_Y
  attribute \src "isa_rv32ic.v:2687.3-2696.53"
  wire width 32 $ternary$isa_rv32ic.v:2687$1482_Y
  attribute \src "isa_rv32ic.v:2688.3-2696.53"
  wire width 32 $ternary$isa_rv32ic.v:2688$1480_Y
  attribute \src "isa_rv32ic.v:2689.3-2696.53"
  wire width 32 $ternary$isa_rv32ic.v:2689$1478_Y
  attribute \src "isa_rv32ic.v:2690.3-2696.53"
  wire width 32 $ternary$isa_rv32ic.v:2690$1476_Y
  attribute \src "isa_rv32ic.v:2691.3-2696.53"
  wire width 32 $ternary$isa_rv32ic.v:2691$1474_Y
  attribute \src "isa_rv32ic.v:2692.3-2696.53"
  wire width 32 $ternary$isa_rv32ic.v:2692$1472_Y
  attribute \src "isa_rv32ic.v:2693.3-2696.53"
  wire width 32 $ternary$isa_rv32ic.v:2693$1470_Y
  attribute \src "isa_rv32ic.v:2694.3-2696.53"
  wire width 32 $ternary$isa_rv32ic.v:2694$1468_Y
  attribute \src "isa_rv32ic.v:2695.3-2696.53"
  wire width 32 $ternary$isa_rv32ic.v:2695$1466_Y
  attribute \src "isa_rv32ic.v:2696.3-2696.53"
  wire width 32 $ternary$isa_rv32ic.v:2696$1464_Y
  attribute \src "isa_rv32ic.v:2699.3-2759.52"
  wire width 32 $ternary$isa_rv32ic.v:2699$1708_Y
  attribute \src "isa_rv32ic.v:2700.3-2759.52"
  wire width 32 $ternary$isa_rv32ic.v:2700$1706_Y
  attribute \src "isa_rv32ic.v:2701.3-2759.52"
  wire width 32 $ternary$isa_rv32ic.v:2701$1704_Y
  attribute \src "isa_rv32ic.v:2702.3-2759.52"
  wire width 32 $ternary$isa_rv32ic.v:2702$1702_Y
  attribute \src "isa_rv32ic.v:2703.3-2759.52"
  wire width 32 $ternary$isa_rv32ic.v:2703$1700_Y
  attribute \src "isa_rv32ic.v:2704.3-2759.52"
  wire width 32 $ternary$isa_rv32ic.v:2704$1698_Y
  attribute \src "isa_rv32ic.v:2705.3-2759.52"
  wire width 32 $ternary$isa_rv32ic.v:2705$1696_Y
  attribute \src "isa_rv32ic.v:2706.3-2759.52"
  wire width 32 $ternary$isa_rv32ic.v:2706$1694_Y
  attribute \src "isa_rv32ic.v:2707.3-2759.52"
  wire width 32 $ternary$isa_rv32ic.v:2707$1692_Y
  attribute \src "isa_rv32ic.v:2708.3-2759.52"
  wire width 32 $ternary$isa_rv32ic.v:2708$1690_Y
  attribute \src "isa_rv32ic.v:2709.3-2759.52"
  wire width 32 $ternary$isa_rv32ic.v:2709$1688_Y
  attribute \src "isa_rv32ic.v:2710.3-2759.52"
  wire width 32 $ternary$isa_rv32ic.v:2710$1686_Y
  attribute \src "isa_rv32ic.v:2711.3-2759.52"
  wire width 32 $ternary$isa_rv32ic.v:2711$1684_Y
  attribute \src "isa_rv32ic.v:2712.3-2759.52"
  wire width 32 $ternary$isa_rv32ic.v:2712$1682_Y
  attribute \src "isa_rv32ic.v:2713.3-2759.52"
  wire width 32 $ternary$isa_rv32ic.v:2713$1680_Y
  attribute \src "isa_rv32ic.v:2714.3-2759.52"
  wire width 32 $ternary$isa_rv32ic.v:2714$1678_Y
  attribute \src "isa_rv32ic.v:2715.3-2759.52"
  wire width 32 $ternary$isa_rv32ic.v:2715$1676_Y
  attribute \src "isa_rv32ic.v:2716.3-2759.52"
  wire width 32 $ternary$isa_rv32ic.v:2716$1674_Y
  attribute \src "isa_rv32ic.v:2717.3-2759.52"
  wire width 32 $ternary$isa_rv32ic.v:2717$1672_Y
  attribute \src "isa_rv32ic.v:2718.3-2759.52"
  wire width 32 $ternary$isa_rv32ic.v:2718$1670_Y
  attribute \src "isa_rv32ic.v:2719.3-2759.52"
  wire width 32 $ternary$isa_rv32ic.v:2719$1668_Y
  attribute \src "isa_rv32ic.v:2720.3-2759.52"
  wire width 32 $ternary$isa_rv32ic.v:2720$1666_Y
  attribute \src "isa_rv32ic.v:2721.3-2759.52"
  wire width 32 $ternary$isa_rv32ic.v:2721$1664_Y
  attribute \src "isa_rv32ic.v:2722.3-2759.52"
  wire width 32 $ternary$isa_rv32ic.v:2722$1662_Y
  attribute \src "isa_rv32ic.v:2723.3-2759.52"
  wire width 32 $ternary$isa_rv32ic.v:2723$1660_Y
  attribute \src "isa_rv32ic.v:2724.3-2759.52"
  wire width 32 $ternary$isa_rv32ic.v:2724$1658_Y
  attribute \src "isa_rv32ic.v:2725.3-2759.52"
  wire width 32 $ternary$isa_rv32ic.v:2725$1656_Y
  attribute \src "isa_rv32ic.v:2726.3-2759.52"
  wire width 32 $ternary$isa_rv32ic.v:2726$1654_Y
  attribute \src "isa_rv32ic.v:2727.3-2759.52"
  wire width 32 $ternary$isa_rv32ic.v:2727$1652_Y
  attribute \src "isa_rv32ic.v:2728.3-2759.52"
  wire width 32 $ternary$isa_rv32ic.v:2728$1650_Y
  attribute \src "isa_rv32ic.v:2729.3-2759.52"
  wire width 32 $ternary$isa_rv32ic.v:2729$1648_Y
  attribute \src "isa_rv32ic.v:2730.3-2759.52"
  wire width 32 $ternary$isa_rv32ic.v:2730$1646_Y
  attribute \src "isa_rv32ic.v:2731.3-2759.52"
  wire width 32 $ternary$isa_rv32ic.v:2731$1644_Y
  attribute \src "isa_rv32ic.v:2732.3-2759.52"
  wire width 32 $ternary$isa_rv32ic.v:2732$1642_Y
  attribute \src "isa_rv32ic.v:2733.3-2759.52"
  wire width 32 $ternary$isa_rv32ic.v:2733$1640_Y
  attribute \src "isa_rv32ic.v:2734.3-2759.52"
  wire width 32 $ternary$isa_rv32ic.v:2734$1638_Y
  attribute \src "isa_rv32ic.v:2735.3-2759.52"
  wire width 32 $ternary$isa_rv32ic.v:2735$1636_Y
  attribute \src "isa_rv32ic.v:2736.3-2759.52"
  wire width 32 $ternary$isa_rv32ic.v:2736$1634_Y
  attribute \src "isa_rv32ic.v:2737.3-2759.52"
  wire width 32 $ternary$isa_rv32ic.v:2737$1632_Y
  attribute \src "isa_rv32ic.v:2738.3-2759.52"
  wire width 32 $ternary$isa_rv32ic.v:2738$1630_Y
  attribute \src "isa_rv32ic.v:2739.3-2759.52"
  wire width 32 $ternary$isa_rv32ic.v:2739$1628_Y
  attribute \src "isa_rv32ic.v:2740.3-2759.52"
  wire width 32 $ternary$isa_rv32ic.v:2740$1626_Y
  attribute \src "isa_rv32ic.v:2741.3-2759.52"
  wire width 32 $ternary$isa_rv32ic.v:2741$1624_Y
  attribute \src "isa_rv32ic.v:2742.3-2759.52"
  wire width 32 $ternary$isa_rv32ic.v:2742$1622_Y
  attribute \src "isa_rv32ic.v:2743.3-2759.52"
  wire width 32 $ternary$isa_rv32ic.v:2743$1620_Y
  attribute \src "isa_rv32ic.v:2744.3-2759.52"
  wire width 32 $ternary$isa_rv32ic.v:2744$1618_Y
  attribute \src "isa_rv32ic.v:2745.3-2759.52"
  wire width 32 $ternary$isa_rv32ic.v:2745$1616_Y
  attribute \src "isa_rv32ic.v:2746.3-2759.52"
  wire width 32 $ternary$isa_rv32ic.v:2746$1614_Y
  attribute \src "isa_rv32ic.v:2747.3-2759.52"
  wire width 32 $ternary$isa_rv32ic.v:2747$1612_Y
  attribute \src "isa_rv32ic.v:2748.3-2759.52"
  wire width 32 $ternary$isa_rv32ic.v:2748$1610_Y
  attribute \src "isa_rv32ic.v:2749.3-2759.52"
  wire width 32 $ternary$isa_rv32ic.v:2749$1608_Y
  attribute \src "isa_rv32ic.v:2750.3-2759.52"
  wire width 32 $ternary$isa_rv32ic.v:2750$1606_Y
  attribute \src "isa_rv32ic.v:2751.3-2759.52"
  wire width 32 $ternary$isa_rv32ic.v:2751$1604_Y
  attribute \src "isa_rv32ic.v:2752.3-2759.52"
  wire width 32 $ternary$isa_rv32ic.v:2752$1602_Y
  attribute \src "isa_rv32ic.v:2753.3-2759.52"
  wire width 32 $ternary$isa_rv32ic.v:2753$1600_Y
  attribute \src "isa_rv32ic.v:2754.3-2759.52"
  wire width 32 $ternary$isa_rv32ic.v:2754$1598_Y
  attribute \src "isa_rv32ic.v:2755.3-2759.52"
  wire width 32 $ternary$isa_rv32ic.v:2755$1596_Y
  attribute \src "isa_rv32ic.v:2756.3-2759.52"
  wire width 32 $ternary$isa_rv32ic.v:2756$1594_Y
  attribute \src "isa_rv32ic.v:2757.3-2759.52"
  wire width 32 $ternary$isa_rv32ic.v:2757$1592_Y
  attribute \src "isa_rv32ic.v:2758.3-2759.52"
  wire width 32 $ternary$isa_rv32ic.v:2758$1590_Y
  attribute \src "isa_rv32ic.v:2759.3-2759.52"
  wire width 32 $ternary$isa_rv32ic.v:2759$1588_Y
  attribute \src "isa_rv32ic.v:2762.3-2822.53"
  wire width 32 $ternary$isa_rv32ic.v:2762$1771_Y
  attribute \src "isa_rv32ic.v:2763.3-2822.53"
  wire width 32 $ternary$isa_rv32ic.v:2763$1770_Y
  attribute \src "isa_rv32ic.v:2764.3-2822.53"
  wire width 32 $ternary$isa_rv32ic.v:2764$1769_Y
  attribute \src "isa_rv32ic.v:2765.3-2822.53"
  wire width 32 $ternary$isa_rv32ic.v:2765$1768_Y
  attribute \src "isa_rv32ic.v:2766.3-2822.53"
  wire width 32 $ternary$isa_rv32ic.v:2766$1767_Y
  attribute \src "isa_rv32ic.v:2767.3-2822.53"
  wire width 32 $ternary$isa_rv32ic.v:2767$1766_Y
  attribute \src "isa_rv32ic.v:2768.3-2822.53"
  wire width 32 $ternary$isa_rv32ic.v:2768$1765_Y
  attribute \src "isa_rv32ic.v:2769.3-2822.53"
  wire width 32 $ternary$isa_rv32ic.v:2769$1764_Y
  attribute \src "isa_rv32ic.v:2770.3-2822.53"
  wire width 32 $ternary$isa_rv32ic.v:2770$1763_Y
  attribute \src "isa_rv32ic.v:2771.3-2822.53"
  wire width 32 $ternary$isa_rv32ic.v:2771$1762_Y
  attribute \src "isa_rv32ic.v:2772.3-2822.53"
  wire width 32 $ternary$isa_rv32ic.v:2772$1761_Y
  attribute \src "isa_rv32ic.v:2773.3-2822.53"
  wire width 32 $ternary$isa_rv32ic.v:2773$1760_Y
  attribute \src "isa_rv32ic.v:2774.3-2822.53"
  wire width 32 $ternary$isa_rv32ic.v:2774$1759_Y
  attribute \src "isa_rv32ic.v:2775.3-2822.53"
  wire width 32 $ternary$isa_rv32ic.v:2775$1758_Y
  attribute \src "isa_rv32ic.v:2776.3-2822.53"
  wire width 32 $ternary$isa_rv32ic.v:2776$1757_Y
  attribute \src "isa_rv32ic.v:2777.3-2822.53"
  wire width 32 $ternary$isa_rv32ic.v:2777$1756_Y
  attribute \src "isa_rv32ic.v:2778.3-2822.53"
  wire width 32 $ternary$isa_rv32ic.v:2778$1755_Y
  attribute \src "isa_rv32ic.v:2779.3-2822.53"
  wire width 32 $ternary$isa_rv32ic.v:2779$1754_Y
  attribute \src "isa_rv32ic.v:2780.3-2822.53"
  wire width 32 $ternary$isa_rv32ic.v:2780$1753_Y
  attribute \src "isa_rv32ic.v:2781.3-2822.53"
  wire width 32 $ternary$isa_rv32ic.v:2781$1752_Y
  attribute \src "isa_rv32ic.v:2782.3-2822.53"
  wire width 32 $ternary$isa_rv32ic.v:2782$1751_Y
  attribute \src "isa_rv32ic.v:2783.3-2822.53"
  wire width 32 $ternary$isa_rv32ic.v:2783$1750_Y
  attribute \src "isa_rv32ic.v:2784.3-2822.53"
  wire width 32 $ternary$isa_rv32ic.v:2784$1749_Y
  attribute \src "isa_rv32ic.v:2785.3-2822.53"
  wire width 32 $ternary$isa_rv32ic.v:2785$1748_Y
  attribute \src "isa_rv32ic.v:2786.3-2822.53"
  wire width 32 $ternary$isa_rv32ic.v:2786$1747_Y
  attribute \src "isa_rv32ic.v:2787.3-2822.53"
  wire width 32 $ternary$isa_rv32ic.v:2787$1746_Y
  attribute \src "isa_rv32ic.v:2788.3-2822.53"
  wire width 32 $ternary$isa_rv32ic.v:2788$1745_Y
  attribute \src "isa_rv32ic.v:2789.3-2822.53"
  wire width 32 $ternary$isa_rv32ic.v:2789$1744_Y
  attribute \src "isa_rv32ic.v:2790.3-2822.53"
  wire width 32 $ternary$isa_rv32ic.v:2790$1743_Y
  attribute \src "isa_rv32ic.v:2791.3-2822.53"
  wire width 32 $ternary$isa_rv32ic.v:2791$1742_Y
  attribute \src "isa_rv32ic.v:2792.3-2822.53"
  wire width 32 $ternary$isa_rv32ic.v:2792$1741_Y
  attribute \src "isa_rv32ic.v:2793.3-2822.53"
  wire width 32 $ternary$isa_rv32ic.v:2793$1740_Y
  attribute \src "isa_rv32ic.v:2794.3-2822.53"
  wire width 32 $ternary$isa_rv32ic.v:2794$1739_Y
  attribute \src "isa_rv32ic.v:2795.3-2822.53"
  wire width 32 $ternary$isa_rv32ic.v:2795$1738_Y
  attribute \src "isa_rv32ic.v:2796.3-2822.53"
  wire width 32 $ternary$isa_rv32ic.v:2796$1737_Y
  attribute \src "isa_rv32ic.v:2797.3-2822.53"
  wire width 32 $ternary$isa_rv32ic.v:2797$1736_Y
  attribute \src "isa_rv32ic.v:2798.3-2822.53"
  wire width 32 $ternary$isa_rv32ic.v:2798$1735_Y
  attribute \src "isa_rv32ic.v:2799.3-2822.53"
  wire width 32 $ternary$isa_rv32ic.v:2799$1734_Y
  attribute \src "isa_rv32ic.v:2800.3-2822.53"
  wire width 32 $ternary$isa_rv32ic.v:2800$1733_Y
  attribute \src "isa_rv32ic.v:2801.3-2822.53"
  wire width 32 $ternary$isa_rv32ic.v:2801$1732_Y
  attribute \src "isa_rv32ic.v:2802.3-2822.53"
  wire width 32 $ternary$isa_rv32ic.v:2802$1731_Y
  attribute \src "isa_rv32ic.v:2803.3-2822.53"
  wire width 32 $ternary$isa_rv32ic.v:2803$1730_Y
  attribute \src "isa_rv32ic.v:2804.3-2822.53"
  wire width 32 $ternary$isa_rv32ic.v:2804$1729_Y
  attribute \src "isa_rv32ic.v:2805.3-2822.53"
  wire width 32 $ternary$isa_rv32ic.v:2805$1728_Y
  attribute \src "isa_rv32ic.v:2806.3-2822.53"
  wire width 32 $ternary$isa_rv32ic.v:2806$1727_Y
  attribute \src "isa_rv32ic.v:2807.3-2822.53"
  wire width 32 $ternary$isa_rv32ic.v:2807$1726_Y
  attribute \src "isa_rv32ic.v:2808.3-2822.53"
  wire width 32 $ternary$isa_rv32ic.v:2808$1725_Y
  attribute \src "isa_rv32ic.v:2809.3-2822.53"
  wire width 32 $ternary$isa_rv32ic.v:2809$1724_Y
  attribute \src "isa_rv32ic.v:2810.3-2822.53"
  wire width 32 $ternary$isa_rv32ic.v:2810$1723_Y
  attribute \src "isa_rv32ic.v:2811.3-2822.53"
  wire width 32 $ternary$isa_rv32ic.v:2811$1722_Y
  attribute \src "isa_rv32ic.v:2812.3-2822.53"
  wire width 32 $ternary$isa_rv32ic.v:2812$1721_Y
  attribute \src "isa_rv32ic.v:2813.3-2822.53"
  wire width 32 $ternary$isa_rv32ic.v:2813$1720_Y
  attribute \src "isa_rv32ic.v:2814.3-2822.53"
  wire width 32 $ternary$isa_rv32ic.v:2814$1719_Y
  attribute \src "isa_rv32ic.v:2815.3-2822.53"
  wire width 32 $ternary$isa_rv32ic.v:2815$1718_Y
  attribute \src "isa_rv32ic.v:2816.3-2822.53"
  wire width 32 $ternary$isa_rv32ic.v:2816$1717_Y
  attribute \src "isa_rv32ic.v:2817.3-2822.53"
  wire width 32 $ternary$isa_rv32ic.v:2817$1716_Y
  attribute \src "isa_rv32ic.v:2818.3-2822.53"
  wire width 32 $ternary$isa_rv32ic.v:2818$1715_Y
  attribute \src "isa_rv32ic.v:2819.3-2822.53"
  wire width 32 $ternary$isa_rv32ic.v:2819$1714_Y
  attribute \src "isa_rv32ic.v:2820.3-2822.53"
  wire width 32 $ternary$isa_rv32ic.v:2820$1713_Y
  attribute \src "isa_rv32ic.v:2821.3-2822.53"
  wire width 32 $ternary$isa_rv32ic.v:2821$1712_Y
  attribute \src "isa_rv32ic.v:2822.3-2822.53"
  wire width 32 $ternary$isa_rv32ic.v:2822$1711_Y
  attribute \src "isa_rv32ic.v:2825.3-2885.53"
  wire width 32 $ternary$isa_rv32ic.v:2825$1833_Y
  attribute \src "isa_rv32ic.v:2826.3-2885.53"
  wire width 32 $ternary$isa_rv32ic.v:2826$1832_Y
  attribute \src "isa_rv32ic.v:2827.3-2885.53"
  wire width 32 $ternary$isa_rv32ic.v:2827$1831_Y
  attribute \src "isa_rv32ic.v:2828.3-2885.53"
  wire width 32 $ternary$isa_rv32ic.v:2828$1830_Y
  attribute \src "isa_rv32ic.v:2829.3-2885.53"
  wire width 32 $ternary$isa_rv32ic.v:2829$1829_Y
  attribute \src "isa_rv32ic.v:2830.3-2885.53"
  wire width 32 $ternary$isa_rv32ic.v:2830$1828_Y
  attribute \src "isa_rv32ic.v:2831.3-2885.53"
  wire width 32 $ternary$isa_rv32ic.v:2831$1827_Y
  attribute \src "isa_rv32ic.v:2832.3-2885.53"
  wire width 32 $ternary$isa_rv32ic.v:2832$1826_Y
  attribute \src "isa_rv32ic.v:2833.3-2885.53"
  wire width 32 $ternary$isa_rv32ic.v:2833$1825_Y
  attribute \src "isa_rv32ic.v:2834.3-2885.53"
  wire width 32 $ternary$isa_rv32ic.v:2834$1824_Y
  attribute \src "isa_rv32ic.v:2835.3-2885.53"
  wire width 32 $ternary$isa_rv32ic.v:2835$1823_Y
  attribute \src "isa_rv32ic.v:2836.3-2885.53"
  wire width 32 $ternary$isa_rv32ic.v:2836$1822_Y
  attribute \src "isa_rv32ic.v:2837.3-2885.53"
  wire width 32 $ternary$isa_rv32ic.v:2837$1821_Y
  attribute \src "isa_rv32ic.v:2838.3-2885.53"
  wire width 32 $ternary$isa_rv32ic.v:2838$1820_Y
  attribute \src "isa_rv32ic.v:2839.3-2885.53"
  wire width 32 $ternary$isa_rv32ic.v:2839$1819_Y
  attribute \src "isa_rv32ic.v:2840.3-2885.53"
  wire width 32 $ternary$isa_rv32ic.v:2840$1818_Y
  attribute \src "isa_rv32ic.v:2841.3-2885.53"
  wire width 32 $ternary$isa_rv32ic.v:2841$1817_Y
  attribute \src "isa_rv32ic.v:2842.3-2885.53"
  wire width 32 $ternary$isa_rv32ic.v:2842$1816_Y
  attribute \src "isa_rv32ic.v:2843.3-2885.53"
  wire width 32 $ternary$isa_rv32ic.v:2843$1815_Y
  attribute \src "isa_rv32ic.v:2844.3-2885.53"
  wire width 32 $ternary$isa_rv32ic.v:2844$1814_Y
  attribute \src "isa_rv32ic.v:2845.3-2885.53"
  wire width 32 $ternary$isa_rv32ic.v:2845$1813_Y
  attribute \src "isa_rv32ic.v:2846.3-2885.53"
  wire width 32 $ternary$isa_rv32ic.v:2846$1812_Y
  attribute \src "isa_rv32ic.v:2847.3-2885.53"
  wire width 32 $ternary$isa_rv32ic.v:2847$1811_Y
  attribute \src "isa_rv32ic.v:2848.3-2885.53"
  wire width 32 $ternary$isa_rv32ic.v:2848$1810_Y
  attribute \src "isa_rv32ic.v:2849.3-2885.53"
  wire width 32 $ternary$isa_rv32ic.v:2849$1809_Y
  attribute \src "isa_rv32ic.v:2850.3-2885.53"
  wire width 32 $ternary$isa_rv32ic.v:2850$1808_Y
  attribute \src "isa_rv32ic.v:2851.3-2885.53"
  wire width 32 $ternary$isa_rv32ic.v:2851$1807_Y
  attribute \src "isa_rv32ic.v:2852.3-2885.53"
  wire width 32 $ternary$isa_rv32ic.v:2852$1806_Y
  attribute \src "isa_rv32ic.v:2853.3-2885.53"
  wire width 32 $ternary$isa_rv32ic.v:2853$1805_Y
  attribute \src "isa_rv32ic.v:2854.3-2885.53"
  wire width 32 $ternary$isa_rv32ic.v:2854$1804_Y
  attribute \src "isa_rv32ic.v:2855.3-2885.53"
  wire width 32 $ternary$isa_rv32ic.v:2855$1803_Y
  attribute \src "isa_rv32ic.v:2856.3-2885.53"
  wire width 32 $ternary$isa_rv32ic.v:2856$1802_Y
  attribute \src "isa_rv32ic.v:2857.3-2885.53"
  wire width 32 $ternary$isa_rv32ic.v:2857$1801_Y
  attribute \src "isa_rv32ic.v:2858.3-2885.53"
  wire width 32 $ternary$isa_rv32ic.v:2858$1800_Y
  attribute \src "isa_rv32ic.v:2859.3-2885.53"
  wire width 32 $ternary$isa_rv32ic.v:2859$1799_Y
  attribute \src "isa_rv32ic.v:2860.3-2885.53"
  wire width 32 $ternary$isa_rv32ic.v:2860$1798_Y
  attribute \src "isa_rv32ic.v:2861.3-2885.53"
  wire width 32 $ternary$isa_rv32ic.v:2861$1797_Y
  attribute \src "isa_rv32ic.v:2862.3-2885.53"
  wire width 32 $ternary$isa_rv32ic.v:2862$1796_Y
  attribute \src "isa_rv32ic.v:2863.3-2885.53"
  wire width 32 $ternary$isa_rv32ic.v:2863$1795_Y
  attribute \src "isa_rv32ic.v:2864.3-2885.53"
  wire width 32 $ternary$isa_rv32ic.v:2864$1794_Y
  attribute \src "isa_rv32ic.v:2865.3-2885.53"
  wire width 32 $ternary$isa_rv32ic.v:2865$1793_Y
  attribute \src "isa_rv32ic.v:2866.3-2885.53"
  wire width 32 $ternary$isa_rv32ic.v:2866$1792_Y
  attribute \src "isa_rv32ic.v:2867.3-2885.53"
  wire width 32 $ternary$isa_rv32ic.v:2867$1791_Y
  attribute \src "isa_rv32ic.v:2868.3-2885.53"
  wire width 32 $ternary$isa_rv32ic.v:2868$1790_Y
  attribute \src "isa_rv32ic.v:2869.3-2885.53"
  wire width 32 $ternary$isa_rv32ic.v:2869$1789_Y
  attribute \src "isa_rv32ic.v:2870.3-2885.53"
  wire width 32 $ternary$isa_rv32ic.v:2870$1788_Y
  attribute \src "isa_rv32ic.v:2871.3-2885.53"
  wire width 32 $ternary$isa_rv32ic.v:2871$1787_Y
  attribute \src "isa_rv32ic.v:2872.3-2885.53"
  wire width 32 $ternary$isa_rv32ic.v:2872$1786_Y
  attribute \src "isa_rv32ic.v:2873.3-2885.53"
  wire width 32 $ternary$isa_rv32ic.v:2873$1785_Y
  attribute \src "isa_rv32ic.v:2874.3-2885.53"
  wire width 32 $ternary$isa_rv32ic.v:2874$1784_Y
  attribute \src "isa_rv32ic.v:2875.3-2885.53"
  wire width 32 $ternary$isa_rv32ic.v:2875$1783_Y
  attribute \src "isa_rv32ic.v:2876.3-2885.53"
  wire width 32 $ternary$isa_rv32ic.v:2876$1782_Y
  attribute \src "isa_rv32ic.v:2877.3-2885.53"
  wire width 32 $ternary$isa_rv32ic.v:2877$1781_Y
  attribute \src "isa_rv32ic.v:2878.3-2885.53"
  wire width 32 $ternary$isa_rv32ic.v:2878$1780_Y
  attribute \src "isa_rv32ic.v:2879.3-2885.53"
  wire width 32 $ternary$isa_rv32ic.v:2879$1779_Y
  attribute \src "isa_rv32ic.v:2880.3-2885.53"
  wire width 32 $ternary$isa_rv32ic.v:2880$1778_Y
  attribute \src "isa_rv32ic.v:2881.3-2885.53"
  wire width 32 $ternary$isa_rv32ic.v:2881$1777_Y
  attribute \src "isa_rv32ic.v:2882.3-2885.53"
  wire width 32 $ternary$isa_rv32ic.v:2882$1776_Y
  attribute \src "isa_rv32ic.v:2883.3-2885.53"
  wire width 32 $ternary$isa_rv32ic.v:2883$1775_Y
  attribute \src "isa_rv32ic.v:2884.3-2885.53"
  wire width 32 $ternary$isa_rv32ic.v:2884$1774_Y
  attribute \src "isa_rv32ic.v:2885.3-2885.53"
  wire width 32 $ternary$isa_rv32ic.v:2885$1773_Y
  attribute \src "isa_rv32ic.v:2888.3-2948.53"
  wire width 32 $ternary$isa_rv32ic.v:2888$1895_Y
  attribute \src "isa_rv32ic.v:2889.3-2948.53"
  wire width 32 $ternary$isa_rv32ic.v:2889$1894_Y
  attribute \src "isa_rv32ic.v:2890.3-2948.53"
  wire width 32 $ternary$isa_rv32ic.v:2890$1893_Y
  attribute \src "isa_rv32ic.v:2891.3-2948.53"
  wire width 32 $ternary$isa_rv32ic.v:2891$1892_Y
  attribute \src "isa_rv32ic.v:2892.3-2948.53"
  wire width 32 $ternary$isa_rv32ic.v:2892$1891_Y
  attribute \src "isa_rv32ic.v:2893.3-2948.53"
  wire width 32 $ternary$isa_rv32ic.v:2893$1890_Y
  attribute \src "isa_rv32ic.v:2894.3-2948.53"
  wire width 32 $ternary$isa_rv32ic.v:2894$1889_Y
  attribute \src "isa_rv32ic.v:2895.3-2948.53"
  wire width 32 $ternary$isa_rv32ic.v:2895$1888_Y
  attribute \src "isa_rv32ic.v:2896.3-2948.53"
  wire width 32 $ternary$isa_rv32ic.v:2896$1887_Y
  attribute \src "isa_rv32ic.v:2897.3-2948.53"
  wire width 32 $ternary$isa_rv32ic.v:2897$1886_Y
  attribute \src "isa_rv32ic.v:2898.3-2948.53"
  wire width 32 $ternary$isa_rv32ic.v:2898$1885_Y
  attribute \src "isa_rv32ic.v:2899.3-2948.53"
  wire width 32 $ternary$isa_rv32ic.v:2899$1884_Y
  attribute \src "isa_rv32ic.v:2900.3-2948.53"
  wire width 32 $ternary$isa_rv32ic.v:2900$1883_Y
  attribute \src "isa_rv32ic.v:2901.3-2948.53"
  wire width 32 $ternary$isa_rv32ic.v:2901$1882_Y
  attribute \src "isa_rv32ic.v:2902.3-2948.53"
  wire width 32 $ternary$isa_rv32ic.v:2902$1881_Y
  attribute \src "isa_rv32ic.v:2903.3-2948.53"
  wire width 32 $ternary$isa_rv32ic.v:2903$1880_Y
  attribute \src "isa_rv32ic.v:2904.3-2948.53"
  wire width 32 $ternary$isa_rv32ic.v:2904$1879_Y
  attribute \src "isa_rv32ic.v:2905.3-2948.53"
  wire width 32 $ternary$isa_rv32ic.v:2905$1878_Y
  attribute \src "isa_rv32ic.v:2906.3-2948.53"
  wire width 32 $ternary$isa_rv32ic.v:2906$1877_Y
  attribute \src "isa_rv32ic.v:2907.3-2948.53"
  wire width 32 $ternary$isa_rv32ic.v:2907$1876_Y
  attribute \src "isa_rv32ic.v:2908.3-2948.53"
  wire width 32 $ternary$isa_rv32ic.v:2908$1875_Y
  attribute \src "isa_rv32ic.v:2909.3-2948.53"
  wire width 32 $ternary$isa_rv32ic.v:2909$1874_Y
  attribute \src "isa_rv32ic.v:2910.3-2948.53"
  wire width 32 $ternary$isa_rv32ic.v:2910$1873_Y
  attribute \src "isa_rv32ic.v:2911.3-2948.53"
  wire width 32 $ternary$isa_rv32ic.v:2911$1872_Y
  attribute \src "isa_rv32ic.v:2912.3-2948.53"
  wire width 32 $ternary$isa_rv32ic.v:2912$1871_Y
  attribute \src "isa_rv32ic.v:2913.3-2948.53"
  wire width 32 $ternary$isa_rv32ic.v:2913$1870_Y
  attribute \src "isa_rv32ic.v:2914.3-2948.53"
  wire width 32 $ternary$isa_rv32ic.v:2914$1869_Y
  attribute \src "isa_rv32ic.v:2915.3-2948.53"
  wire width 32 $ternary$isa_rv32ic.v:2915$1868_Y
  attribute \src "isa_rv32ic.v:2916.3-2948.53"
  wire width 32 $ternary$isa_rv32ic.v:2916$1867_Y
  attribute \src "isa_rv32ic.v:2917.3-2948.53"
  wire width 32 $ternary$isa_rv32ic.v:2917$1866_Y
  attribute \src "isa_rv32ic.v:2918.3-2948.53"
  wire width 32 $ternary$isa_rv32ic.v:2918$1865_Y
  attribute \src "isa_rv32ic.v:2919.3-2948.53"
  wire width 32 $ternary$isa_rv32ic.v:2919$1864_Y
  attribute \src "isa_rv32ic.v:2920.3-2948.53"
  wire width 32 $ternary$isa_rv32ic.v:2920$1863_Y
  attribute \src "isa_rv32ic.v:2921.3-2948.53"
  wire width 32 $ternary$isa_rv32ic.v:2921$1862_Y
  attribute \src "isa_rv32ic.v:2922.3-2948.53"
  wire width 32 $ternary$isa_rv32ic.v:2922$1861_Y
  attribute \src "isa_rv32ic.v:2923.3-2948.53"
  wire width 32 $ternary$isa_rv32ic.v:2923$1860_Y
  attribute \src "isa_rv32ic.v:2924.3-2948.53"
  wire width 32 $ternary$isa_rv32ic.v:2924$1859_Y
  attribute \src "isa_rv32ic.v:2925.3-2948.53"
  wire width 32 $ternary$isa_rv32ic.v:2925$1858_Y
  attribute \src "isa_rv32ic.v:2926.3-2948.53"
  wire width 32 $ternary$isa_rv32ic.v:2926$1857_Y
  attribute \src "isa_rv32ic.v:2927.3-2948.53"
  wire width 32 $ternary$isa_rv32ic.v:2927$1856_Y
  attribute \src "isa_rv32ic.v:2928.3-2948.53"
  wire width 32 $ternary$isa_rv32ic.v:2928$1855_Y
  attribute \src "isa_rv32ic.v:2929.3-2948.53"
  wire width 32 $ternary$isa_rv32ic.v:2929$1854_Y
  attribute \src "isa_rv32ic.v:2930.3-2948.53"
  wire width 32 $ternary$isa_rv32ic.v:2930$1853_Y
  attribute \src "isa_rv32ic.v:2931.3-2948.53"
  wire width 32 $ternary$isa_rv32ic.v:2931$1852_Y
  attribute \src "isa_rv32ic.v:2932.3-2948.53"
  wire width 32 $ternary$isa_rv32ic.v:2932$1851_Y
  attribute \src "isa_rv32ic.v:2933.3-2948.53"
  wire width 32 $ternary$isa_rv32ic.v:2933$1850_Y
  attribute \src "isa_rv32ic.v:2934.3-2948.53"
  wire width 32 $ternary$isa_rv32ic.v:2934$1849_Y
  attribute \src "isa_rv32ic.v:2935.3-2948.53"
  wire width 32 $ternary$isa_rv32ic.v:2935$1848_Y
  attribute \src "isa_rv32ic.v:2936.3-2948.53"
  wire width 32 $ternary$isa_rv32ic.v:2936$1847_Y
  attribute \src "isa_rv32ic.v:2937.3-2948.53"
  wire width 32 $ternary$isa_rv32ic.v:2937$1846_Y
  attribute \src "isa_rv32ic.v:2938.3-2948.53"
  wire width 32 $ternary$isa_rv32ic.v:2938$1845_Y
  attribute \src "isa_rv32ic.v:2939.3-2948.53"
  wire width 32 $ternary$isa_rv32ic.v:2939$1844_Y
  attribute \src "isa_rv32ic.v:2940.3-2948.53"
  wire width 32 $ternary$isa_rv32ic.v:2940$1843_Y
  attribute \src "isa_rv32ic.v:2941.3-2948.53"
  wire width 32 $ternary$isa_rv32ic.v:2941$1842_Y
  attribute \src "isa_rv32ic.v:2942.3-2948.53"
  wire width 32 $ternary$isa_rv32ic.v:2942$1841_Y
  attribute \src "isa_rv32ic.v:2943.3-2948.53"
  wire width 32 $ternary$isa_rv32ic.v:2943$1840_Y
  attribute \src "isa_rv32ic.v:2944.3-2948.53"
  wire width 32 $ternary$isa_rv32ic.v:2944$1839_Y
  attribute \src "isa_rv32ic.v:2945.3-2948.53"
  wire width 32 $ternary$isa_rv32ic.v:2945$1838_Y
  attribute \src "isa_rv32ic.v:2946.3-2948.53"
  wire width 32 $ternary$isa_rv32ic.v:2946$1837_Y
  attribute \src "isa_rv32ic.v:2947.3-2948.53"
  wire width 32 $ternary$isa_rv32ic.v:2947$1836_Y
  attribute \src "isa_rv32ic.v:2948.3-2948.53"
  wire width 32 $ternary$isa_rv32ic.v:2948$1835_Y
  attribute \src "isa_rv32ic.v:2951.3-3011.54"
  wire width 32 $ternary$isa_rv32ic.v:2951$2018_Y
  attribute \src "isa_rv32ic.v:2952.3-3011.54"
  wire width 32 $ternary$isa_rv32ic.v:2952$2016_Y
  attribute \src "isa_rv32ic.v:2953.3-3011.54"
  wire width 32 $ternary$isa_rv32ic.v:2953$2014_Y
  attribute \src "isa_rv32ic.v:2954.3-3011.54"
  wire width 32 $ternary$isa_rv32ic.v:2954$2012_Y
  attribute \src "isa_rv32ic.v:2955.3-3011.54"
  wire width 32 $ternary$isa_rv32ic.v:2955$2010_Y
  attribute \src "isa_rv32ic.v:2956.3-3011.54"
  wire width 32 $ternary$isa_rv32ic.v:2956$2008_Y
  attribute \src "isa_rv32ic.v:2957.3-3011.54"
  wire width 32 $ternary$isa_rv32ic.v:2957$2006_Y
  attribute \src "isa_rv32ic.v:2958.3-3011.54"
  wire width 32 $ternary$isa_rv32ic.v:2958$2004_Y
  attribute \src "isa_rv32ic.v:2959.3-3011.54"
  wire width 32 $ternary$isa_rv32ic.v:2959$2002_Y
  attribute \src "isa_rv32ic.v:2960.3-3011.54"
  wire width 32 $ternary$isa_rv32ic.v:2960$2000_Y
  attribute \src "isa_rv32ic.v:2961.3-3011.54"
  wire width 32 $ternary$isa_rv32ic.v:2961$1998_Y
  attribute \src "isa_rv32ic.v:2962.3-3011.54"
  wire width 32 $ternary$isa_rv32ic.v:2962$1996_Y
  attribute \src "isa_rv32ic.v:2963.3-3011.54"
  wire width 32 $ternary$isa_rv32ic.v:2963$1994_Y
  attribute \src "isa_rv32ic.v:2964.3-3011.54"
  wire width 32 $ternary$isa_rv32ic.v:2964$1992_Y
  attribute \src "isa_rv32ic.v:2965.3-3011.54"
  wire width 32 $ternary$isa_rv32ic.v:2965$1990_Y
  attribute \src "isa_rv32ic.v:2966.3-3011.54"
  wire width 32 $ternary$isa_rv32ic.v:2966$1988_Y
  attribute \src "isa_rv32ic.v:2967.3-3011.54"
  wire width 32 $ternary$isa_rv32ic.v:2967$1986_Y
  attribute \src "isa_rv32ic.v:2968.3-3011.54"
  wire width 32 $ternary$isa_rv32ic.v:2968$1984_Y
  attribute \src "isa_rv32ic.v:2969.3-3011.54"
  wire width 32 $ternary$isa_rv32ic.v:2969$1982_Y
  attribute \src "isa_rv32ic.v:2970.3-3011.54"
  wire width 32 $ternary$isa_rv32ic.v:2970$1980_Y
  attribute \src "isa_rv32ic.v:2971.3-3011.54"
  wire width 32 $ternary$isa_rv32ic.v:2971$1978_Y
  attribute \src "isa_rv32ic.v:2972.3-3011.54"
  wire width 32 $ternary$isa_rv32ic.v:2972$1976_Y
  attribute \src "isa_rv32ic.v:2973.3-3011.54"
  wire width 32 $ternary$isa_rv32ic.v:2973$1974_Y
  attribute \src "isa_rv32ic.v:2974.3-3011.54"
  wire width 32 $ternary$isa_rv32ic.v:2974$1972_Y
  attribute \src "isa_rv32ic.v:2975.3-3011.54"
  wire width 32 $ternary$isa_rv32ic.v:2975$1970_Y
  attribute \src "isa_rv32ic.v:2976.3-3011.54"
  wire width 32 $ternary$isa_rv32ic.v:2976$1968_Y
  attribute \src "isa_rv32ic.v:2977.3-3011.54"
  wire width 32 $ternary$isa_rv32ic.v:2977$1966_Y
  attribute \src "isa_rv32ic.v:2978.3-3011.54"
  wire width 32 $ternary$isa_rv32ic.v:2978$1964_Y
  attribute \src "isa_rv32ic.v:2979.3-3011.54"
  wire width 32 $ternary$isa_rv32ic.v:2979$1962_Y
  attribute \src "isa_rv32ic.v:2980.3-3011.54"
  wire width 32 $ternary$isa_rv32ic.v:2980$1960_Y
  attribute \src "isa_rv32ic.v:2981.3-3011.54"
  wire width 32 $ternary$isa_rv32ic.v:2981$1958_Y
  attribute \src "isa_rv32ic.v:2982.3-3011.54"
  wire width 32 $ternary$isa_rv32ic.v:2982$1956_Y
  attribute \src "isa_rv32ic.v:2983.3-3011.54"
  wire width 32 $ternary$isa_rv32ic.v:2983$1954_Y
  attribute \src "isa_rv32ic.v:2984.3-3011.54"
  wire width 32 $ternary$isa_rv32ic.v:2984$1952_Y
  attribute \src "isa_rv32ic.v:2985.3-3011.54"
  wire width 32 $ternary$isa_rv32ic.v:2985$1950_Y
  attribute \src "isa_rv32ic.v:2986.3-3011.54"
  wire width 32 $ternary$isa_rv32ic.v:2986$1948_Y
  attribute \src "isa_rv32ic.v:2987.3-3011.54"
  wire width 32 $ternary$isa_rv32ic.v:2987$1946_Y
  attribute \src "isa_rv32ic.v:2988.3-3011.54"
  wire width 32 $ternary$isa_rv32ic.v:2988$1944_Y
  attribute \src "isa_rv32ic.v:2989.3-3011.54"
  wire width 32 $ternary$isa_rv32ic.v:2989$1942_Y
  attribute \src "isa_rv32ic.v:2990.3-3011.54"
  wire width 32 $ternary$isa_rv32ic.v:2990$1940_Y
  attribute \src "isa_rv32ic.v:2991.3-3011.54"
  wire width 32 $ternary$isa_rv32ic.v:2991$1938_Y
  attribute \src "isa_rv32ic.v:2992.3-3011.54"
  wire width 32 $ternary$isa_rv32ic.v:2992$1936_Y
  attribute \src "isa_rv32ic.v:2993.3-3011.54"
  wire width 32 $ternary$isa_rv32ic.v:2993$1934_Y
  attribute \src "isa_rv32ic.v:2994.3-3011.54"
  wire width 32 $ternary$isa_rv32ic.v:2994$1932_Y
  attribute \src "isa_rv32ic.v:2995.3-3011.54"
  wire width 32 $ternary$isa_rv32ic.v:2995$1930_Y
  attribute \src "isa_rv32ic.v:2996.3-3011.54"
  wire width 32 $ternary$isa_rv32ic.v:2996$1928_Y
  attribute \src "isa_rv32ic.v:2997.3-3011.54"
  wire width 32 $ternary$isa_rv32ic.v:2997$1926_Y
  attribute \src "isa_rv32ic.v:2998.3-3011.54"
  wire width 32 $ternary$isa_rv32ic.v:2998$1924_Y
  attribute \src "isa_rv32ic.v:2999.3-3011.54"
  wire width 32 $ternary$isa_rv32ic.v:2999$1922_Y
  attribute \src "isa_rv32ic.v:3000.3-3011.54"
  wire width 32 $ternary$isa_rv32ic.v:3000$1920_Y
  attribute \src "isa_rv32ic.v:3001.3-3011.54"
  wire width 32 $ternary$isa_rv32ic.v:3001$1918_Y
  attribute \src "isa_rv32ic.v:3002.3-3011.54"
  wire width 32 $ternary$isa_rv32ic.v:3002$1916_Y
  attribute \src "isa_rv32ic.v:3003.3-3011.54"
  wire width 32 $ternary$isa_rv32ic.v:3003$1914_Y
  attribute \src "isa_rv32ic.v:3004.3-3011.54"
  wire width 32 $ternary$isa_rv32ic.v:3004$1912_Y
  attribute \src "isa_rv32ic.v:3005.3-3011.54"
  wire width 32 $ternary$isa_rv32ic.v:3005$1910_Y
  attribute \src "isa_rv32ic.v:3006.3-3011.54"
  wire width 32 $ternary$isa_rv32ic.v:3006$1908_Y
  attribute \src "isa_rv32ic.v:3007.3-3011.54"
  wire width 32 $ternary$isa_rv32ic.v:3007$1906_Y
  attribute \src "isa_rv32ic.v:3008.3-3011.54"
  wire width 32 $ternary$isa_rv32ic.v:3008$1904_Y
  attribute \src "isa_rv32ic.v:3009.3-3011.54"
  wire width 32 $ternary$isa_rv32ic.v:3009$1902_Y
  attribute \src "isa_rv32ic.v:3010.3-3011.54"
  wire width 32 $ternary$isa_rv32ic.v:3010$1900_Y
  attribute \src "isa_rv32ic.v:3011.3-3011.54"
  wire width 32 $ternary$isa_rv32ic.v:3011$1898_Y
  attribute \src "isa_rv32ic.v:3014.3-3074.54"
  wire width 32 $ternary$isa_rv32ic.v:3014$2142_Y
  attribute \src "isa_rv32ic.v:3015.3-3074.54"
  wire width 32 $ternary$isa_rv32ic.v:3015$2140_Y
  attribute \src "isa_rv32ic.v:3016.3-3074.54"
  wire width 32 $ternary$isa_rv32ic.v:3016$2138_Y
  attribute \src "isa_rv32ic.v:3017.3-3074.54"
  wire width 32 $ternary$isa_rv32ic.v:3017$2136_Y
  attribute \src "isa_rv32ic.v:3018.3-3074.54"
  wire width 32 $ternary$isa_rv32ic.v:3018$2134_Y
  attribute \src "isa_rv32ic.v:3019.3-3074.54"
  wire width 32 $ternary$isa_rv32ic.v:3019$2132_Y
  attribute \src "isa_rv32ic.v:3020.3-3074.54"
  wire width 32 $ternary$isa_rv32ic.v:3020$2130_Y
  attribute \src "isa_rv32ic.v:3021.3-3074.54"
  wire width 32 $ternary$isa_rv32ic.v:3021$2128_Y
  attribute \src "isa_rv32ic.v:3022.3-3074.54"
  wire width 32 $ternary$isa_rv32ic.v:3022$2126_Y
  attribute \src "isa_rv32ic.v:3023.3-3074.54"
  wire width 32 $ternary$isa_rv32ic.v:3023$2124_Y
  attribute \src "isa_rv32ic.v:3024.3-3074.54"
  wire width 32 $ternary$isa_rv32ic.v:3024$2122_Y
  attribute \src "isa_rv32ic.v:3025.3-3074.54"
  wire width 32 $ternary$isa_rv32ic.v:3025$2120_Y
  attribute \src "isa_rv32ic.v:3026.3-3074.54"
  wire width 32 $ternary$isa_rv32ic.v:3026$2118_Y
  attribute \src "isa_rv32ic.v:3027.3-3074.54"
  wire width 32 $ternary$isa_rv32ic.v:3027$2116_Y
  attribute \src "isa_rv32ic.v:3028.3-3074.54"
  wire width 32 $ternary$isa_rv32ic.v:3028$2114_Y
  attribute \src "isa_rv32ic.v:3029.3-3074.54"
  wire width 32 $ternary$isa_rv32ic.v:3029$2112_Y
  attribute \src "isa_rv32ic.v:3030.3-3074.54"
  wire width 32 $ternary$isa_rv32ic.v:3030$2110_Y
  attribute \src "isa_rv32ic.v:3031.3-3074.54"
  wire width 32 $ternary$isa_rv32ic.v:3031$2108_Y
  attribute \src "isa_rv32ic.v:3032.3-3074.54"
  wire width 32 $ternary$isa_rv32ic.v:3032$2106_Y
  attribute \src "isa_rv32ic.v:3033.3-3074.54"
  wire width 32 $ternary$isa_rv32ic.v:3033$2104_Y
  attribute \src "isa_rv32ic.v:3034.3-3074.54"
  wire width 32 $ternary$isa_rv32ic.v:3034$2102_Y
  attribute \src "isa_rv32ic.v:3035.3-3074.54"
  wire width 32 $ternary$isa_rv32ic.v:3035$2100_Y
  attribute \src "isa_rv32ic.v:3036.3-3074.54"
  wire width 32 $ternary$isa_rv32ic.v:3036$2098_Y
  attribute \src "isa_rv32ic.v:3037.3-3074.54"
  wire width 32 $ternary$isa_rv32ic.v:3037$2096_Y
  attribute \src "isa_rv32ic.v:3038.3-3074.54"
  wire width 32 $ternary$isa_rv32ic.v:3038$2094_Y
  attribute \src "isa_rv32ic.v:3039.3-3074.54"
  wire width 32 $ternary$isa_rv32ic.v:3039$2092_Y
  attribute \src "isa_rv32ic.v:3040.3-3074.54"
  wire width 32 $ternary$isa_rv32ic.v:3040$2090_Y
  attribute \src "isa_rv32ic.v:3041.3-3074.54"
  wire width 32 $ternary$isa_rv32ic.v:3041$2088_Y
  attribute \src "isa_rv32ic.v:3042.3-3074.54"
  wire width 32 $ternary$isa_rv32ic.v:3042$2086_Y
  attribute \src "isa_rv32ic.v:3043.3-3074.54"
  wire width 32 $ternary$isa_rv32ic.v:3043$2084_Y
  attribute \src "isa_rv32ic.v:3044.3-3074.54"
  wire width 32 $ternary$isa_rv32ic.v:3044$2082_Y
  attribute \src "isa_rv32ic.v:3045.3-3074.54"
  wire width 32 $ternary$isa_rv32ic.v:3045$2080_Y
  attribute \src "isa_rv32ic.v:3046.3-3074.54"
  wire width 32 $ternary$isa_rv32ic.v:3046$2078_Y
  attribute \src "isa_rv32ic.v:3047.3-3074.54"
  wire width 32 $ternary$isa_rv32ic.v:3047$2076_Y
  attribute \src "isa_rv32ic.v:3048.3-3074.54"
  wire width 32 $ternary$isa_rv32ic.v:3048$2074_Y
  attribute \src "isa_rv32ic.v:3049.3-3074.54"
  wire width 32 $ternary$isa_rv32ic.v:3049$2072_Y
  attribute \src "isa_rv32ic.v:3050.3-3074.54"
  wire width 32 $ternary$isa_rv32ic.v:3050$2070_Y
  attribute \src "isa_rv32ic.v:3051.3-3074.54"
  wire width 32 $ternary$isa_rv32ic.v:3051$2068_Y
  attribute \src "isa_rv32ic.v:3052.3-3074.54"
  wire width 32 $ternary$isa_rv32ic.v:3052$2066_Y
  attribute \src "isa_rv32ic.v:3053.3-3074.54"
  wire width 32 $ternary$isa_rv32ic.v:3053$2064_Y
  attribute \src "isa_rv32ic.v:3054.3-3074.54"
  wire width 32 $ternary$isa_rv32ic.v:3054$2062_Y
  attribute \src "isa_rv32ic.v:3055.3-3074.54"
  wire width 32 $ternary$isa_rv32ic.v:3055$2060_Y
  attribute \src "isa_rv32ic.v:3056.3-3074.54"
  wire width 32 $ternary$isa_rv32ic.v:3056$2058_Y
  attribute \src "isa_rv32ic.v:3057.3-3074.54"
  wire width 32 $ternary$isa_rv32ic.v:3057$2056_Y
  attribute \src "isa_rv32ic.v:3058.3-3074.54"
  wire width 32 $ternary$isa_rv32ic.v:3058$2054_Y
  attribute \src "isa_rv32ic.v:3059.3-3074.54"
  wire width 32 $ternary$isa_rv32ic.v:3059$2052_Y
  attribute \src "isa_rv32ic.v:3060.3-3074.54"
  wire width 32 $ternary$isa_rv32ic.v:3060$2050_Y
  attribute \src "isa_rv32ic.v:3061.3-3074.54"
  wire width 32 $ternary$isa_rv32ic.v:3061$2048_Y
  attribute \src "isa_rv32ic.v:3062.3-3074.54"
  wire width 32 $ternary$isa_rv32ic.v:3062$2046_Y
  attribute \src "isa_rv32ic.v:3063.3-3074.54"
  wire width 32 $ternary$isa_rv32ic.v:3063$2044_Y
  attribute \src "isa_rv32ic.v:3064.3-3074.54"
  wire width 32 $ternary$isa_rv32ic.v:3064$2042_Y
  attribute \src "isa_rv32ic.v:3065.3-3074.54"
  wire width 32 $ternary$isa_rv32ic.v:3065$2040_Y
  attribute \src "isa_rv32ic.v:3066.3-3074.54"
  wire width 32 $ternary$isa_rv32ic.v:3066$2038_Y
  attribute \src "isa_rv32ic.v:3067.3-3074.54"
  wire width 32 $ternary$isa_rv32ic.v:3067$2036_Y
  attribute \src "isa_rv32ic.v:3068.3-3074.54"
  wire width 32 $ternary$isa_rv32ic.v:3068$2034_Y
  attribute \src "isa_rv32ic.v:3069.3-3074.54"
  wire width 32 $ternary$isa_rv32ic.v:3069$2032_Y
  attribute \src "isa_rv32ic.v:3070.3-3074.54"
  wire width 32 $ternary$isa_rv32ic.v:3070$2030_Y
  attribute \src "isa_rv32ic.v:3071.3-3074.54"
  wire width 32 $ternary$isa_rv32ic.v:3071$2028_Y
  attribute \src "isa_rv32ic.v:3072.3-3074.54"
  wire width 32 $ternary$isa_rv32ic.v:3072$2026_Y
  attribute \src "isa_rv32ic.v:3073.3-3074.54"
  wire width 32 $ternary$isa_rv32ic.v:3073$2024_Y
  attribute \src "isa_rv32ic.v:3074.3-3074.54"
  wire width 32 $ternary$isa_rv32ic.v:3074$2022_Y
  attribute \src "isa_rv32ic.v:3077.3-3137.54"
  wire width 32 $ternary$isa_rv32ic.v:3077$2205_Y
  attribute \src "isa_rv32ic.v:3078.3-3137.54"
  wire width 32 $ternary$isa_rv32ic.v:3078$2204_Y
  attribute \src "isa_rv32ic.v:3079.3-3137.54"
  wire width 32 $ternary$isa_rv32ic.v:3079$2203_Y
  attribute \src "isa_rv32ic.v:3080.3-3137.54"
  wire width 32 $ternary$isa_rv32ic.v:3080$2202_Y
  attribute \src "isa_rv32ic.v:3081.3-3137.54"
  wire width 32 $ternary$isa_rv32ic.v:3081$2201_Y
  attribute \src "isa_rv32ic.v:3082.3-3137.54"
  wire width 32 $ternary$isa_rv32ic.v:3082$2200_Y
  attribute \src "isa_rv32ic.v:3083.3-3137.54"
  wire width 32 $ternary$isa_rv32ic.v:3083$2199_Y
  attribute \src "isa_rv32ic.v:3084.3-3137.54"
  wire width 32 $ternary$isa_rv32ic.v:3084$2198_Y
  attribute \src "isa_rv32ic.v:3085.3-3137.54"
  wire width 32 $ternary$isa_rv32ic.v:3085$2197_Y
  attribute \src "isa_rv32ic.v:3086.3-3137.54"
  wire width 32 $ternary$isa_rv32ic.v:3086$2196_Y
  attribute \src "isa_rv32ic.v:3087.3-3137.54"
  wire width 32 $ternary$isa_rv32ic.v:3087$2195_Y
  attribute \src "isa_rv32ic.v:3088.3-3137.54"
  wire width 32 $ternary$isa_rv32ic.v:3088$2194_Y
  attribute \src "isa_rv32ic.v:3089.3-3137.54"
  wire width 32 $ternary$isa_rv32ic.v:3089$2193_Y
  attribute \src "isa_rv32ic.v:3090.3-3137.54"
  wire width 32 $ternary$isa_rv32ic.v:3090$2192_Y
  attribute \src "isa_rv32ic.v:3091.3-3137.54"
  wire width 32 $ternary$isa_rv32ic.v:3091$2191_Y
  attribute \src "isa_rv32ic.v:3092.3-3137.54"
  wire width 32 $ternary$isa_rv32ic.v:3092$2190_Y
  attribute \src "isa_rv32ic.v:3093.3-3137.54"
  wire width 32 $ternary$isa_rv32ic.v:3093$2189_Y
  attribute \src "isa_rv32ic.v:3094.3-3137.54"
  wire width 32 $ternary$isa_rv32ic.v:3094$2188_Y
  attribute \src "isa_rv32ic.v:3095.3-3137.54"
  wire width 32 $ternary$isa_rv32ic.v:3095$2187_Y
  attribute \src "isa_rv32ic.v:3096.3-3137.54"
  wire width 32 $ternary$isa_rv32ic.v:3096$2186_Y
  attribute \src "isa_rv32ic.v:3097.3-3137.54"
  wire width 32 $ternary$isa_rv32ic.v:3097$2185_Y
  attribute \src "isa_rv32ic.v:3098.3-3137.54"
  wire width 32 $ternary$isa_rv32ic.v:3098$2184_Y
  attribute \src "isa_rv32ic.v:3099.3-3137.54"
  wire width 32 $ternary$isa_rv32ic.v:3099$2183_Y
  attribute \src "isa_rv32ic.v:3100.3-3137.54"
  wire width 32 $ternary$isa_rv32ic.v:3100$2182_Y
  attribute \src "isa_rv32ic.v:3101.3-3137.54"
  wire width 32 $ternary$isa_rv32ic.v:3101$2181_Y
  attribute \src "isa_rv32ic.v:3102.3-3137.54"
  wire width 32 $ternary$isa_rv32ic.v:3102$2180_Y
  attribute \src "isa_rv32ic.v:3103.3-3137.54"
  wire width 32 $ternary$isa_rv32ic.v:3103$2179_Y
  attribute \src "isa_rv32ic.v:3104.3-3137.54"
  wire width 32 $ternary$isa_rv32ic.v:3104$2178_Y
  attribute \src "isa_rv32ic.v:3105.3-3137.54"
  wire width 32 $ternary$isa_rv32ic.v:3105$2177_Y
  attribute \src "isa_rv32ic.v:3106.3-3137.54"
  wire width 32 $ternary$isa_rv32ic.v:3106$2176_Y
  attribute \src "isa_rv32ic.v:3107.3-3137.54"
  wire width 32 $ternary$isa_rv32ic.v:3107$2175_Y
  attribute \src "isa_rv32ic.v:3108.3-3137.54"
  wire width 32 $ternary$isa_rv32ic.v:3108$2174_Y
  attribute \src "isa_rv32ic.v:3109.3-3137.54"
  wire width 32 $ternary$isa_rv32ic.v:3109$2173_Y
  attribute \src "isa_rv32ic.v:3110.3-3137.54"
  wire width 32 $ternary$isa_rv32ic.v:3110$2172_Y
  attribute \src "isa_rv32ic.v:3111.3-3137.54"
  wire width 32 $ternary$isa_rv32ic.v:3111$2171_Y
  attribute \src "isa_rv32ic.v:3112.3-3137.54"
  wire width 32 $ternary$isa_rv32ic.v:3112$2170_Y
  attribute \src "isa_rv32ic.v:3113.3-3137.54"
  wire width 32 $ternary$isa_rv32ic.v:3113$2169_Y
  attribute \src "isa_rv32ic.v:3114.3-3137.54"
  wire width 32 $ternary$isa_rv32ic.v:3114$2168_Y
  attribute \src "isa_rv32ic.v:3115.3-3137.54"
  wire width 32 $ternary$isa_rv32ic.v:3115$2167_Y
  attribute \src "isa_rv32ic.v:3116.3-3137.54"
  wire width 32 $ternary$isa_rv32ic.v:3116$2166_Y
  attribute \src "isa_rv32ic.v:3117.3-3137.54"
  wire width 32 $ternary$isa_rv32ic.v:3117$2165_Y
  attribute \src "isa_rv32ic.v:3118.3-3137.54"
  wire width 32 $ternary$isa_rv32ic.v:3118$2164_Y
  attribute \src "isa_rv32ic.v:3119.3-3137.54"
  wire width 32 $ternary$isa_rv32ic.v:3119$2163_Y
  attribute \src "isa_rv32ic.v:3120.3-3137.54"
  wire width 32 $ternary$isa_rv32ic.v:3120$2162_Y
  attribute \src "isa_rv32ic.v:3121.3-3137.54"
  wire width 32 $ternary$isa_rv32ic.v:3121$2161_Y
  attribute \src "isa_rv32ic.v:3122.3-3137.54"
  wire width 32 $ternary$isa_rv32ic.v:3122$2160_Y
  attribute \src "isa_rv32ic.v:3123.3-3137.54"
  wire width 32 $ternary$isa_rv32ic.v:3123$2159_Y
  attribute \src "isa_rv32ic.v:3124.3-3137.54"
  wire width 32 $ternary$isa_rv32ic.v:3124$2158_Y
  attribute \src "isa_rv32ic.v:3125.3-3137.54"
  wire width 32 $ternary$isa_rv32ic.v:3125$2157_Y
  attribute \src "isa_rv32ic.v:3126.3-3137.54"
  wire width 32 $ternary$isa_rv32ic.v:3126$2156_Y
  attribute \src "isa_rv32ic.v:3127.3-3137.54"
  wire width 32 $ternary$isa_rv32ic.v:3127$2155_Y
  attribute \src "isa_rv32ic.v:3128.3-3137.54"
  wire width 32 $ternary$isa_rv32ic.v:3128$2154_Y
  attribute \src "isa_rv32ic.v:3129.3-3137.54"
  wire width 32 $ternary$isa_rv32ic.v:3129$2153_Y
  attribute \src "isa_rv32ic.v:3130.3-3137.54"
  wire width 32 $ternary$isa_rv32ic.v:3130$2152_Y
  attribute \src "isa_rv32ic.v:3131.3-3137.54"
  wire width 32 $ternary$isa_rv32ic.v:3131$2151_Y
  attribute \src "isa_rv32ic.v:3132.3-3137.54"
  wire width 32 $ternary$isa_rv32ic.v:3132$2150_Y
  attribute \src "isa_rv32ic.v:3133.3-3137.54"
  wire width 32 $ternary$isa_rv32ic.v:3133$2149_Y
  attribute \src "isa_rv32ic.v:3134.3-3137.54"
  wire width 32 $ternary$isa_rv32ic.v:3134$2148_Y
  attribute \src "isa_rv32ic.v:3135.3-3137.54"
  wire width 32 $ternary$isa_rv32ic.v:3135$2147_Y
  attribute \src "isa_rv32ic.v:3136.3-3137.54"
  wire width 32 $ternary$isa_rv32ic.v:3136$2146_Y
  attribute \src "isa_rv32ic.v:3137.3-3137.54"
  wire width 32 $ternary$isa_rv32ic.v:3137$2145_Y
  attribute \src "isa_rv32ic.v:5.25-5.34"
  wire width 32 input 2 \rvfi_insn
  attribute \src "isa_rv32ic.v:9.25-9.39"
  wire width 32 input 6 \rvfi_mem_rdata
  attribute \src "isa_rv32ic.v:6.25-6.38"
  wire width 32 input 3 \rvfi_pc_rdata
  attribute \src "isa_rv32ic.v:7.25-7.39"
  wire width 32 input 4 \rvfi_rs1_rdata
  attribute \src "isa_rv32ic.v:8.25-8.39"
  wire width 32 input 5 \rvfi_rs2_rdata
  attribute \src "isa_rv32ic.v:4.41-4.51"
  wire input 1 \rvfi_valid
  attribute \src "isa_rv32ic.v:34.23-34.45"
  wire width 32 \spec_insn_add_mem_addr
  attribute \src "isa_rv32ic.v:35.23-35.46"
  wire width 4 \spec_insn_add_mem_rmask
  attribute \src "isa_rv32ic.v:37.23-37.46"
  wire width 32 \spec_insn_add_mem_wdata
  attribute \src "isa_rv32ic.v:36.23-36.46"
  wire width 4 \spec_insn_add_mem_wmask
  attribute \src "isa_rv32ic.v:33.23-33.45"
  wire width 32 \spec_insn_add_pc_wdata
  attribute \src "isa_rv32ic.v:31.39-31.60"
  wire width 5 \spec_insn_add_rd_addr
  attribute \src "isa_rv32ic.v:32.23-32.45"
  wire width 32 \spec_insn_add_rd_wdata
  attribute \src "isa_rv32ic.v:29.39-29.61"
  wire width 5 \spec_insn_add_rs1_addr
  attribute \src "isa_rv32ic.v:30.39-30.61"
  wire width 5 \spec_insn_add_rs2_addr
  attribute \src "isa_rv32ic.v:28.39-28.57"
  wire \spec_insn_add_trap
  attribute \src "isa_rv32ic.v:27.39-27.58"
  wire \spec_insn_add_valid
  attribute \src "isa_rv32ic.v:73.23-73.46"
  wire width 32 \spec_insn_addi_mem_addr
  attribute \src "isa_rv32ic.v:74.23-74.47"
  wire width 4 \spec_insn_addi_mem_rmask
  attribute \src "isa_rv32ic.v:76.23-76.47"
  wire width 32 \spec_insn_addi_mem_wdata
  attribute \src "isa_rv32ic.v:75.23-75.47"
  wire width 4 \spec_insn_addi_mem_wmask
  attribute \src "isa_rv32ic.v:72.23-72.46"
  wire width 32 \spec_insn_addi_pc_wdata
  attribute \src "isa_rv32ic.v:70.39-70.61"
  wire width 5 \spec_insn_addi_rd_addr
  attribute \src "isa_rv32ic.v:71.23-71.46"
  wire width 32 \spec_insn_addi_rd_wdata
  attribute \src "isa_rv32ic.v:68.39-68.62"
  wire width 5 \spec_insn_addi_rs1_addr
  attribute \src "isa_rv32ic.v:69.39-69.62"
  wire width 5 \spec_insn_addi_rs2_addr
  attribute \src "isa_rv32ic.v:67.39-67.58"
  wire \spec_insn_addi_trap
  attribute \src "isa_rv32ic.v:66.39-66.59"
  wire \spec_insn_addi_valid
  attribute \src "isa_rv32ic.v:112.23-112.45"
  wire width 32 \spec_insn_and_mem_addr
  attribute \src "isa_rv32ic.v:113.23-113.46"
  wire width 4 \spec_insn_and_mem_rmask
  attribute \src "isa_rv32ic.v:115.23-115.46"
  wire width 32 \spec_insn_and_mem_wdata
  attribute \src "isa_rv32ic.v:114.23-114.46"
  wire width 4 \spec_insn_and_mem_wmask
  attribute \src "isa_rv32ic.v:111.23-111.45"
  wire width 32 \spec_insn_and_pc_wdata
  attribute \src "isa_rv32ic.v:109.39-109.60"
  wire width 5 \spec_insn_and_rd_addr
  attribute \src "isa_rv32ic.v:110.23-110.45"
  wire width 32 \spec_insn_and_rd_wdata
  attribute \src "isa_rv32ic.v:107.39-107.61"
  wire width 5 \spec_insn_and_rs1_addr
  attribute \src "isa_rv32ic.v:108.39-108.61"
  wire width 5 \spec_insn_and_rs2_addr
  attribute \src "isa_rv32ic.v:106.39-106.57"
  wire \spec_insn_and_trap
  attribute \src "isa_rv32ic.v:105.39-105.58"
  wire \spec_insn_and_valid
  attribute \src "isa_rv32ic.v:151.23-151.46"
  wire width 32 \spec_insn_andi_mem_addr
  attribute \src "isa_rv32ic.v:152.23-152.47"
  wire width 4 \spec_insn_andi_mem_rmask
  attribute \src "isa_rv32ic.v:154.23-154.47"
  wire width 32 \spec_insn_andi_mem_wdata
  attribute \src "isa_rv32ic.v:153.23-153.47"
  wire width 4 \spec_insn_andi_mem_wmask
  attribute \src "isa_rv32ic.v:150.23-150.46"
  wire width 32 \spec_insn_andi_pc_wdata
  attribute \src "isa_rv32ic.v:148.39-148.61"
  wire width 5 \spec_insn_andi_rd_addr
  attribute \src "isa_rv32ic.v:149.23-149.46"
  wire width 32 \spec_insn_andi_rd_wdata
  attribute \src "isa_rv32ic.v:146.39-146.62"
  wire width 5 \spec_insn_andi_rs1_addr
  attribute \src "isa_rv32ic.v:147.39-147.62"
  wire width 5 \spec_insn_andi_rs2_addr
  attribute \src "isa_rv32ic.v:145.39-145.58"
  wire \spec_insn_andi_trap
  attribute \src "isa_rv32ic.v:144.39-144.59"
  wire \spec_insn_andi_valid
  attribute \src "isa_rv32ic.v:190.23-190.47"
  wire width 32 \spec_insn_auipc_mem_addr
  attribute \src "isa_rv32ic.v:191.23-191.48"
  wire width 4 \spec_insn_auipc_mem_rmask
  attribute \src "isa_rv32ic.v:193.23-193.48"
  wire width 32 \spec_insn_auipc_mem_wdata
  attribute \src "isa_rv32ic.v:192.23-192.48"
  wire width 4 \spec_insn_auipc_mem_wmask
  attribute \src "isa_rv32ic.v:189.23-189.47"
  wire width 32 \spec_insn_auipc_pc_wdata
  attribute \src "isa_rv32ic.v:187.39-187.62"
  wire width 5 \spec_insn_auipc_rd_addr
  attribute \src "isa_rv32ic.v:188.23-188.47"
  wire width 32 \spec_insn_auipc_rd_wdata
  attribute \src "isa_rv32ic.v:185.39-185.63"
  wire width 5 \spec_insn_auipc_rs1_addr
  attribute \src "isa_rv32ic.v:186.39-186.63"
  wire width 5 \spec_insn_auipc_rs2_addr
  attribute \src "isa_rv32ic.v:184.39-184.59"
  wire \spec_insn_auipc_trap
  attribute \src "isa_rv32ic.v:183.39-183.60"
  wire \spec_insn_auipc_valid
  attribute \src "isa_rv32ic.v:229.23-229.45"
  wire width 32 \spec_insn_beq_mem_addr
  attribute \src "isa_rv32ic.v:230.23-230.46"
  wire width 4 \spec_insn_beq_mem_rmask
  attribute \src "isa_rv32ic.v:232.23-232.46"
  wire width 32 \spec_insn_beq_mem_wdata
  attribute \src "isa_rv32ic.v:231.23-231.46"
  wire width 4 \spec_insn_beq_mem_wmask
  attribute \src "isa_rv32ic.v:228.23-228.45"
  wire width 32 \spec_insn_beq_pc_wdata
  attribute \src "isa_rv32ic.v:226.39-226.60"
  wire width 5 \spec_insn_beq_rd_addr
  attribute \src "isa_rv32ic.v:227.23-227.45"
  wire width 32 \spec_insn_beq_rd_wdata
  attribute \src "isa_rv32ic.v:224.39-224.61"
  wire width 5 \spec_insn_beq_rs1_addr
  attribute \src "isa_rv32ic.v:225.39-225.61"
  wire width 5 \spec_insn_beq_rs2_addr
  attribute \src "isa_rv32ic.v:223.39-223.57"
  wire \spec_insn_beq_trap
  attribute \src "isa_rv32ic.v:222.39-222.58"
  wire \spec_insn_beq_valid
  attribute \src "isa_rv32ic.v:268.23-268.45"
  wire width 32 \spec_insn_bge_mem_addr
  attribute \src "isa_rv32ic.v:269.23-269.46"
  wire width 4 \spec_insn_bge_mem_rmask
  attribute \src "isa_rv32ic.v:271.23-271.46"
  wire width 32 \spec_insn_bge_mem_wdata
  attribute \src "isa_rv32ic.v:270.23-270.46"
  wire width 4 \spec_insn_bge_mem_wmask
  attribute \src "isa_rv32ic.v:267.23-267.45"
  wire width 32 \spec_insn_bge_pc_wdata
  attribute \src "isa_rv32ic.v:265.39-265.60"
  wire width 5 \spec_insn_bge_rd_addr
  attribute \src "isa_rv32ic.v:266.23-266.45"
  wire width 32 \spec_insn_bge_rd_wdata
  attribute \src "isa_rv32ic.v:263.39-263.61"
  wire width 5 \spec_insn_bge_rs1_addr
  attribute \src "isa_rv32ic.v:264.39-264.61"
  wire width 5 \spec_insn_bge_rs2_addr
  attribute \src "isa_rv32ic.v:262.39-262.57"
  wire \spec_insn_bge_trap
  attribute \src "isa_rv32ic.v:261.39-261.58"
  wire \spec_insn_bge_valid
  attribute \src "isa_rv32ic.v:307.23-307.46"
  wire width 32 \spec_insn_bgeu_mem_addr
  attribute \src "isa_rv32ic.v:308.23-308.47"
  wire width 4 \spec_insn_bgeu_mem_rmask
  attribute \src "isa_rv32ic.v:310.23-310.47"
  wire width 32 \spec_insn_bgeu_mem_wdata
  attribute \src "isa_rv32ic.v:309.23-309.47"
  wire width 4 \spec_insn_bgeu_mem_wmask
  attribute \src "isa_rv32ic.v:306.23-306.46"
  wire width 32 \spec_insn_bgeu_pc_wdata
  attribute \src "isa_rv32ic.v:304.39-304.61"
  wire width 5 \spec_insn_bgeu_rd_addr
  attribute \src "isa_rv32ic.v:305.23-305.46"
  wire width 32 \spec_insn_bgeu_rd_wdata
  attribute \src "isa_rv32ic.v:302.39-302.62"
  wire width 5 \spec_insn_bgeu_rs1_addr
  attribute \src "isa_rv32ic.v:303.39-303.62"
  wire width 5 \spec_insn_bgeu_rs2_addr
  attribute \src "isa_rv32ic.v:301.39-301.58"
  wire \spec_insn_bgeu_trap
  attribute \src "isa_rv32ic.v:300.39-300.59"
  wire \spec_insn_bgeu_valid
  attribute \src "isa_rv32ic.v:346.23-346.45"
  wire width 32 \spec_insn_blt_mem_addr
  attribute \src "isa_rv32ic.v:347.23-347.46"
  wire width 4 \spec_insn_blt_mem_rmask
  attribute \src "isa_rv32ic.v:349.23-349.46"
  wire width 32 \spec_insn_blt_mem_wdata
  attribute \src "isa_rv32ic.v:348.23-348.46"
  wire width 4 \spec_insn_blt_mem_wmask
  attribute \src "isa_rv32ic.v:345.23-345.45"
  wire width 32 \spec_insn_blt_pc_wdata
  attribute \src "isa_rv32ic.v:343.39-343.60"
  wire width 5 \spec_insn_blt_rd_addr
  attribute \src "isa_rv32ic.v:344.23-344.45"
  wire width 32 \spec_insn_blt_rd_wdata
  attribute \src "isa_rv32ic.v:341.39-341.61"
  wire width 5 \spec_insn_blt_rs1_addr
  attribute \src "isa_rv32ic.v:342.39-342.61"
  wire width 5 \spec_insn_blt_rs2_addr
  attribute \src "isa_rv32ic.v:340.39-340.57"
  wire \spec_insn_blt_trap
  attribute \src "isa_rv32ic.v:339.39-339.58"
  wire \spec_insn_blt_valid
  attribute \src "isa_rv32ic.v:385.23-385.46"
  wire width 32 \spec_insn_bltu_mem_addr
  attribute \src "isa_rv32ic.v:386.23-386.47"
  wire width 4 \spec_insn_bltu_mem_rmask
  attribute \src "isa_rv32ic.v:388.23-388.47"
  wire width 32 \spec_insn_bltu_mem_wdata
  attribute \src "isa_rv32ic.v:387.23-387.47"
  wire width 4 \spec_insn_bltu_mem_wmask
  attribute \src "isa_rv32ic.v:384.23-384.46"
  wire width 32 \spec_insn_bltu_pc_wdata
  attribute \src "isa_rv32ic.v:382.39-382.61"
  wire width 5 \spec_insn_bltu_rd_addr
  attribute \src "isa_rv32ic.v:383.23-383.46"
  wire width 32 \spec_insn_bltu_rd_wdata
  attribute \src "isa_rv32ic.v:380.39-380.62"
  wire width 5 \spec_insn_bltu_rs1_addr
  attribute \src "isa_rv32ic.v:381.39-381.62"
  wire width 5 \spec_insn_bltu_rs2_addr
  attribute \src "isa_rv32ic.v:379.39-379.58"
  wire \spec_insn_bltu_trap
  attribute \src "isa_rv32ic.v:378.39-378.59"
  wire \spec_insn_bltu_valid
  attribute \src "isa_rv32ic.v:424.23-424.45"
  wire width 32 \spec_insn_bne_mem_addr
  attribute \src "isa_rv32ic.v:425.23-425.46"
  wire width 4 \spec_insn_bne_mem_rmask
  attribute \src "isa_rv32ic.v:427.23-427.46"
  wire width 32 \spec_insn_bne_mem_wdata
  attribute \src "isa_rv32ic.v:426.23-426.46"
  wire width 4 \spec_insn_bne_mem_wmask
  attribute \src "isa_rv32ic.v:423.23-423.45"
  wire width 32 \spec_insn_bne_pc_wdata
  attribute \src "isa_rv32ic.v:421.39-421.60"
  wire width 5 \spec_insn_bne_rd_addr
  attribute \src "isa_rv32ic.v:422.23-422.45"
  wire width 32 \spec_insn_bne_rd_wdata
  attribute \src "isa_rv32ic.v:419.39-419.61"
  wire width 5 \spec_insn_bne_rs1_addr
  attribute \src "isa_rv32ic.v:420.39-420.61"
  wire width 5 \spec_insn_bne_rs2_addr
  attribute \src "isa_rv32ic.v:418.39-418.57"
  wire \spec_insn_bne_trap
  attribute \src "isa_rv32ic.v:417.39-417.58"
  wire \spec_insn_bne_valid
  attribute \src "isa_rv32ic.v:463.23-463.47"
  wire width 32 \spec_insn_c_add_mem_addr
  attribute \src "isa_rv32ic.v:464.23-464.48"
  wire width 4 \spec_insn_c_add_mem_rmask
  attribute \src "isa_rv32ic.v:466.23-466.48"
  wire width 32 \spec_insn_c_add_mem_wdata
  attribute \src "isa_rv32ic.v:465.23-465.48"
  wire width 4 \spec_insn_c_add_mem_wmask
  attribute \src "isa_rv32ic.v:462.23-462.47"
  wire width 32 \spec_insn_c_add_pc_wdata
  attribute \src "isa_rv32ic.v:460.39-460.62"
  wire width 5 \spec_insn_c_add_rd_addr
  attribute \src "isa_rv32ic.v:461.23-461.47"
  wire width 32 \spec_insn_c_add_rd_wdata
  attribute \src "isa_rv32ic.v:458.39-458.63"
  wire width 5 \spec_insn_c_add_rs1_addr
  attribute \src "isa_rv32ic.v:459.39-459.63"
  wire width 5 \spec_insn_c_add_rs2_addr
  attribute \src "isa_rv32ic.v:457.39-457.59"
  wire \spec_insn_c_add_trap
  attribute \src "isa_rv32ic.v:456.39-456.60"
  wire \spec_insn_c_add_valid
  attribute \src "isa_rv32ic.v:541.23-541.52"
  wire width 32 \spec_insn_c_addi16sp_mem_addr
  attribute \src "isa_rv32ic.v:542.23-542.53"
  wire width 4 \spec_insn_c_addi16sp_mem_rmask
  attribute \src "isa_rv32ic.v:544.23-544.53"
  wire width 32 \spec_insn_c_addi16sp_mem_wdata
  attribute \src "isa_rv32ic.v:543.23-543.53"
  wire width 4 \spec_insn_c_addi16sp_mem_wmask
  attribute \src "isa_rv32ic.v:540.23-540.52"
  wire width 32 \spec_insn_c_addi16sp_pc_wdata
  attribute \src "isa_rv32ic.v:538.39-538.67"
  wire width 5 \spec_insn_c_addi16sp_rd_addr
  attribute \src "isa_rv32ic.v:539.23-539.52"
  wire width 32 \spec_insn_c_addi16sp_rd_wdata
  attribute \src "isa_rv32ic.v:536.39-536.68"
  wire width 5 \spec_insn_c_addi16sp_rs1_addr
  attribute \src "isa_rv32ic.v:537.39-537.68"
  wire width 5 \spec_insn_c_addi16sp_rs2_addr
  attribute \src "isa_rv32ic.v:535.39-535.64"
  wire \spec_insn_c_addi16sp_trap
  attribute \src "isa_rv32ic.v:534.39-534.65"
  wire \spec_insn_c_addi16sp_valid
  attribute \src "isa_rv32ic.v:580.23-580.52"
  wire width 32 \spec_insn_c_addi4spn_mem_addr
  attribute \src "isa_rv32ic.v:581.23-581.53"
  wire width 4 \spec_insn_c_addi4spn_mem_rmask
  attribute \src "isa_rv32ic.v:583.23-583.53"
  wire width 32 \spec_insn_c_addi4spn_mem_wdata
  attribute \src "isa_rv32ic.v:582.23-582.53"
  wire width 4 \spec_insn_c_addi4spn_mem_wmask
  attribute \src "isa_rv32ic.v:579.23-579.52"
  wire width 32 \spec_insn_c_addi4spn_pc_wdata
  attribute \src "isa_rv32ic.v:577.39-577.67"
  wire width 5 \spec_insn_c_addi4spn_rd_addr
  attribute \src "isa_rv32ic.v:578.23-578.52"
  wire width 32 \spec_insn_c_addi4spn_rd_wdata
  attribute \src "isa_rv32ic.v:575.39-575.68"
  wire width 5 \spec_insn_c_addi4spn_rs1_addr
  attribute \src "isa_rv32ic.v:576.39-576.68"
  wire width 5 \spec_insn_c_addi4spn_rs2_addr
  attribute \src "isa_rv32ic.v:574.39-574.64"
  wire \spec_insn_c_addi4spn_trap
  attribute \src "isa_rv32ic.v:573.39-573.65"
  wire \spec_insn_c_addi4spn_valid
  attribute \src "isa_rv32ic.v:502.23-502.48"
  wire width 32 \spec_insn_c_addi_mem_addr
  attribute \src "isa_rv32ic.v:503.23-503.49"
  wire width 4 \spec_insn_c_addi_mem_rmask
  attribute \src "isa_rv32ic.v:505.23-505.49"
  wire width 32 \spec_insn_c_addi_mem_wdata
  attribute \src "isa_rv32ic.v:504.23-504.49"
  wire width 4 \spec_insn_c_addi_mem_wmask
  attribute \src "isa_rv32ic.v:501.23-501.48"
  wire width 32 \spec_insn_c_addi_pc_wdata
  attribute \src "isa_rv32ic.v:499.39-499.63"
  wire width 5 \spec_insn_c_addi_rd_addr
  attribute \src "isa_rv32ic.v:500.23-500.48"
  wire width 32 \spec_insn_c_addi_rd_wdata
  attribute \src "isa_rv32ic.v:497.39-497.64"
  wire width 5 \spec_insn_c_addi_rs1_addr
  attribute \src "isa_rv32ic.v:498.39-498.64"
  wire width 5 \spec_insn_c_addi_rs2_addr
  attribute \src "isa_rv32ic.v:496.39-496.60"
  wire \spec_insn_c_addi_trap
  attribute \src "isa_rv32ic.v:495.39-495.61"
  wire \spec_insn_c_addi_valid
  attribute \src "isa_rv32ic.v:619.23-619.47"
  wire width 32 \spec_insn_c_and_mem_addr
  attribute \src "isa_rv32ic.v:620.23-620.48"
  wire width 4 \spec_insn_c_and_mem_rmask
  attribute \src "isa_rv32ic.v:622.23-622.48"
  wire width 32 \spec_insn_c_and_mem_wdata
  attribute \src "isa_rv32ic.v:621.23-621.48"
  wire width 4 \spec_insn_c_and_mem_wmask
  attribute \src "isa_rv32ic.v:618.23-618.47"
  wire width 32 \spec_insn_c_and_pc_wdata
  attribute \src "isa_rv32ic.v:616.39-616.62"
  wire width 5 \spec_insn_c_and_rd_addr
  attribute \src "isa_rv32ic.v:617.23-617.47"
  wire width 32 \spec_insn_c_and_rd_wdata
  attribute \src "isa_rv32ic.v:614.39-614.63"
  wire width 5 \spec_insn_c_and_rs1_addr
  attribute \src "isa_rv32ic.v:615.39-615.63"
  wire width 5 \spec_insn_c_and_rs2_addr
  attribute \src "isa_rv32ic.v:613.39-613.59"
  wire \spec_insn_c_and_trap
  attribute \src "isa_rv32ic.v:612.39-612.60"
  wire \spec_insn_c_and_valid
  attribute \src "isa_rv32ic.v:658.23-658.48"
  wire width 32 \spec_insn_c_andi_mem_addr
  attribute \src "isa_rv32ic.v:659.23-659.49"
  wire width 4 \spec_insn_c_andi_mem_rmask
  attribute \src "isa_rv32ic.v:661.23-661.49"
  wire width 32 \spec_insn_c_andi_mem_wdata
  attribute \src "isa_rv32ic.v:660.23-660.49"
  wire width 4 \spec_insn_c_andi_mem_wmask
  attribute \src "isa_rv32ic.v:657.23-657.48"
  wire width 32 \spec_insn_c_andi_pc_wdata
  attribute \src "isa_rv32ic.v:655.39-655.63"
  wire width 5 \spec_insn_c_andi_rd_addr
  attribute \src "isa_rv32ic.v:656.23-656.48"
  wire width 32 \spec_insn_c_andi_rd_wdata
  attribute \src "isa_rv32ic.v:653.39-653.64"
  wire width 5 \spec_insn_c_andi_rs1_addr
  attribute \src "isa_rv32ic.v:654.39-654.64"
  wire width 5 \spec_insn_c_andi_rs2_addr
  attribute \src "isa_rv32ic.v:652.39-652.60"
  wire \spec_insn_c_andi_trap
  attribute \src "isa_rv32ic.v:651.39-651.61"
  wire \spec_insn_c_andi_valid
  attribute \src "isa_rv32ic.v:697.23-697.48"
  wire width 32 \spec_insn_c_beqz_mem_addr
  attribute \src "isa_rv32ic.v:698.23-698.49"
  wire width 4 \spec_insn_c_beqz_mem_rmask
  attribute \src "isa_rv32ic.v:700.23-700.49"
  wire width 32 \spec_insn_c_beqz_mem_wdata
  attribute \src "isa_rv32ic.v:699.23-699.49"
  wire width 4 \spec_insn_c_beqz_mem_wmask
  attribute \src "isa_rv32ic.v:696.23-696.48"
  wire width 32 \spec_insn_c_beqz_pc_wdata
  attribute \src "isa_rv32ic.v:694.39-694.63"
  wire width 5 \spec_insn_c_beqz_rd_addr
  attribute \src "isa_rv32ic.v:695.23-695.48"
  wire width 32 \spec_insn_c_beqz_rd_wdata
  attribute \src "isa_rv32ic.v:692.39-692.64"
  wire width 5 \spec_insn_c_beqz_rs1_addr
  attribute \src "isa_rv32ic.v:693.39-693.64"
  wire width 5 \spec_insn_c_beqz_rs2_addr
  attribute \src "isa_rv32ic.v:691.39-691.60"
  wire \spec_insn_c_beqz_trap
  attribute \src "isa_rv32ic.v:690.39-690.61"
  wire \spec_insn_c_beqz_valid
  attribute \src "isa_rv32ic.v:736.23-736.48"
  wire width 32 \spec_insn_c_bnez_mem_addr
  attribute \src "isa_rv32ic.v:737.23-737.49"
  wire width 4 \spec_insn_c_bnez_mem_rmask
  attribute \src "isa_rv32ic.v:739.23-739.49"
  wire width 32 \spec_insn_c_bnez_mem_wdata
  attribute \src "isa_rv32ic.v:738.23-738.49"
  wire width 4 \spec_insn_c_bnez_mem_wmask
  attribute \src "isa_rv32ic.v:735.23-735.48"
  wire width 32 \spec_insn_c_bnez_pc_wdata
  attribute \src "isa_rv32ic.v:733.39-733.63"
  wire width 5 \spec_insn_c_bnez_rd_addr
  attribute \src "isa_rv32ic.v:734.23-734.48"
  wire width 32 \spec_insn_c_bnez_rd_wdata
  attribute \src "isa_rv32ic.v:731.39-731.64"
  wire width 5 \spec_insn_c_bnez_rs1_addr
  attribute \src "isa_rv32ic.v:732.39-732.64"
  wire width 5 \spec_insn_c_bnez_rs2_addr
  attribute \src "isa_rv32ic.v:730.39-730.60"
  wire \spec_insn_c_bnez_trap
  attribute \src "isa_rv32ic.v:729.39-729.61"
  wire \spec_insn_c_bnez_valid
  attribute \src "isa_rv32ic.v:775.23-775.45"
  wire width 32 \spec_insn_c_j_mem_addr
  attribute \src "isa_rv32ic.v:776.23-776.46"
  wire width 4 \spec_insn_c_j_mem_rmask
  attribute \src "isa_rv32ic.v:778.23-778.46"
  wire width 32 \spec_insn_c_j_mem_wdata
  attribute \src "isa_rv32ic.v:777.23-777.46"
  wire width 4 \spec_insn_c_j_mem_wmask
  attribute \src "isa_rv32ic.v:774.23-774.45"
  wire width 32 \spec_insn_c_j_pc_wdata
  attribute \src "isa_rv32ic.v:772.39-772.60"
  wire width 5 \spec_insn_c_j_rd_addr
  attribute \src "isa_rv32ic.v:773.23-773.45"
  wire width 32 \spec_insn_c_j_rd_wdata
  attribute \src "isa_rv32ic.v:770.39-770.61"
  wire width 5 \spec_insn_c_j_rs1_addr
  attribute \src "isa_rv32ic.v:771.39-771.61"
  wire width 5 \spec_insn_c_j_rs2_addr
  attribute \src "isa_rv32ic.v:769.39-769.57"
  wire \spec_insn_c_j_trap
  attribute \src "isa_rv32ic.v:768.39-768.58"
  wire \spec_insn_c_j_valid
  attribute \src "isa_rv32ic.v:814.23-814.47"
  wire width 32 \spec_insn_c_jal_mem_addr
  attribute \src "isa_rv32ic.v:815.23-815.48"
  wire width 4 \spec_insn_c_jal_mem_rmask
  attribute \src "isa_rv32ic.v:817.23-817.48"
  wire width 32 \spec_insn_c_jal_mem_wdata
  attribute \src "isa_rv32ic.v:816.23-816.48"
  wire width 4 \spec_insn_c_jal_mem_wmask
  attribute \src "isa_rv32ic.v:813.23-813.47"
  wire width 32 \spec_insn_c_jal_pc_wdata
  attribute \src "isa_rv32ic.v:811.39-811.62"
  wire width 5 \spec_insn_c_jal_rd_addr
  attribute \src "isa_rv32ic.v:812.23-812.47"
  wire width 32 \spec_insn_c_jal_rd_wdata
  attribute \src "isa_rv32ic.v:809.39-809.63"
  wire width 5 \spec_insn_c_jal_rs1_addr
  attribute \src "isa_rv32ic.v:810.39-810.63"
  wire width 5 \spec_insn_c_jal_rs2_addr
  attribute \src "isa_rv32ic.v:808.39-808.59"
  wire \spec_insn_c_jal_trap
  attribute \src "isa_rv32ic.v:807.39-807.60"
  wire \spec_insn_c_jal_valid
  attribute \src "isa_rv32ic.v:853.23-853.48"
  wire width 32 \spec_insn_c_jalr_mem_addr
  attribute \src "isa_rv32ic.v:854.23-854.49"
  wire width 4 \spec_insn_c_jalr_mem_rmask
  attribute \src "isa_rv32ic.v:856.23-856.49"
  wire width 32 \spec_insn_c_jalr_mem_wdata
  attribute \src "isa_rv32ic.v:855.23-855.49"
  wire width 4 \spec_insn_c_jalr_mem_wmask
  attribute \src "isa_rv32ic.v:852.23-852.48"
  wire width 32 \spec_insn_c_jalr_pc_wdata
  attribute \src "isa_rv32ic.v:850.39-850.63"
  wire width 5 \spec_insn_c_jalr_rd_addr
  attribute \src "isa_rv32ic.v:851.23-851.48"
  wire width 32 \spec_insn_c_jalr_rd_wdata
  attribute \src "isa_rv32ic.v:848.39-848.64"
  wire width 5 \spec_insn_c_jalr_rs1_addr
  attribute \src "isa_rv32ic.v:849.39-849.64"
  wire width 5 \spec_insn_c_jalr_rs2_addr
  attribute \src "isa_rv32ic.v:847.39-847.60"
  wire \spec_insn_c_jalr_trap
  attribute \src "isa_rv32ic.v:846.39-846.61"
  wire \spec_insn_c_jalr_valid
  attribute \src "isa_rv32ic.v:892.23-892.46"
  wire width 32 \spec_insn_c_jr_mem_addr
  attribute \src "isa_rv32ic.v:893.23-893.47"
  wire width 4 \spec_insn_c_jr_mem_rmask
  attribute \src "isa_rv32ic.v:895.23-895.47"
  wire width 32 \spec_insn_c_jr_mem_wdata
  attribute \src "isa_rv32ic.v:894.23-894.47"
  wire width 4 \spec_insn_c_jr_mem_wmask
  attribute \src "isa_rv32ic.v:891.23-891.46"
  wire width 32 \spec_insn_c_jr_pc_wdata
  attribute \src "isa_rv32ic.v:889.39-889.61"
  wire width 5 \spec_insn_c_jr_rd_addr
  attribute \src "isa_rv32ic.v:890.23-890.46"
  wire width 32 \spec_insn_c_jr_rd_wdata
  attribute \src "isa_rv32ic.v:887.39-887.62"
  wire width 5 \spec_insn_c_jr_rs1_addr
  attribute \src "isa_rv32ic.v:888.39-888.62"
  wire width 5 \spec_insn_c_jr_rs2_addr
  attribute \src "isa_rv32ic.v:886.39-886.58"
  wire \spec_insn_c_jr_trap
  attribute \src "isa_rv32ic.v:885.39-885.59"
  wire \spec_insn_c_jr_valid
  attribute \src "isa_rv32ic.v:931.23-931.46"
  wire width 32 \spec_insn_c_li_mem_addr
  attribute \src "isa_rv32ic.v:932.23-932.47"
  wire width 4 \spec_insn_c_li_mem_rmask
  attribute \src "isa_rv32ic.v:934.23-934.47"
  wire width 32 \spec_insn_c_li_mem_wdata
  attribute \src "isa_rv32ic.v:933.23-933.47"
  wire width 4 \spec_insn_c_li_mem_wmask
  attribute \src "isa_rv32ic.v:930.23-930.46"
  wire width 32 \spec_insn_c_li_pc_wdata
  attribute \src "isa_rv32ic.v:928.39-928.61"
  wire width 5 \spec_insn_c_li_rd_addr
  attribute \src "isa_rv32ic.v:929.23-929.46"
  wire width 32 \spec_insn_c_li_rd_wdata
  attribute \src "isa_rv32ic.v:926.39-926.62"
  wire width 5 \spec_insn_c_li_rs1_addr
  attribute \src "isa_rv32ic.v:927.39-927.62"
  wire width 5 \spec_insn_c_li_rs2_addr
  attribute \src "isa_rv32ic.v:925.39-925.58"
  wire \spec_insn_c_li_trap
  attribute \src "isa_rv32ic.v:924.39-924.59"
  wire \spec_insn_c_li_valid
  attribute \src "isa_rv32ic.v:970.23-970.47"
  wire width 32 \spec_insn_c_lui_mem_addr
  attribute \src "isa_rv32ic.v:971.23-971.48"
  wire width 4 \spec_insn_c_lui_mem_rmask
  attribute \src "isa_rv32ic.v:973.23-973.48"
  wire width 32 \spec_insn_c_lui_mem_wdata
  attribute \src "isa_rv32ic.v:972.23-972.48"
  wire width 4 \spec_insn_c_lui_mem_wmask
  attribute \src "isa_rv32ic.v:969.23-969.47"
  wire width 32 \spec_insn_c_lui_pc_wdata
  attribute \src "isa_rv32ic.v:967.39-967.62"
  wire width 5 \spec_insn_c_lui_rd_addr
  attribute \src "isa_rv32ic.v:968.23-968.47"
  wire width 32 \spec_insn_c_lui_rd_wdata
  attribute \src "isa_rv32ic.v:965.39-965.63"
  wire width 5 \spec_insn_c_lui_rs1_addr
  attribute \src "isa_rv32ic.v:966.39-966.63"
  wire width 5 \spec_insn_c_lui_rs2_addr
  attribute \src "isa_rv32ic.v:964.39-964.59"
  wire \spec_insn_c_lui_trap
  attribute \src "isa_rv32ic.v:963.39-963.60"
  wire \spec_insn_c_lui_valid
  attribute \src "isa_rv32ic.v:1009.23-1009.46"
  wire width 32 \spec_insn_c_lw_mem_addr
  attribute \src "isa_rv32ic.v:1010.23-1010.47"
  wire width 4 \spec_insn_c_lw_mem_rmask
  attribute \src "isa_rv32ic.v:1012.23-1012.47"
  wire width 32 \spec_insn_c_lw_mem_wdata
  attribute \src "isa_rv32ic.v:1011.23-1011.47"
  wire width 4 \spec_insn_c_lw_mem_wmask
  attribute \src "isa_rv32ic.v:1008.23-1008.46"
  wire width 32 \spec_insn_c_lw_pc_wdata
  attribute \src "isa_rv32ic.v:1006.39-1006.61"
  wire width 5 \spec_insn_c_lw_rd_addr
  attribute \src "isa_rv32ic.v:1007.23-1007.46"
  wire width 32 \spec_insn_c_lw_rd_wdata
  attribute \src "isa_rv32ic.v:1004.39-1004.62"
  wire width 5 \spec_insn_c_lw_rs1_addr
  attribute \src "isa_rv32ic.v:1005.39-1005.62"
  wire width 5 \spec_insn_c_lw_rs2_addr
  attribute \src "isa_rv32ic.v:1003.39-1003.58"
  wire \spec_insn_c_lw_trap
  attribute \src "isa_rv32ic.v:1002.39-1002.59"
  wire \spec_insn_c_lw_valid
  attribute \src "isa_rv32ic.v:1048.23-1048.48"
  wire width 32 \spec_insn_c_lwsp_mem_addr
  attribute \src "isa_rv32ic.v:1049.23-1049.49"
  wire width 4 \spec_insn_c_lwsp_mem_rmask
  attribute \src "isa_rv32ic.v:1051.23-1051.49"
  wire width 32 \spec_insn_c_lwsp_mem_wdata
  attribute \src "isa_rv32ic.v:1050.23-1050.49"
  wire width 4 \spec_insn_c_lwsp_mem_wmask
  attribute \src "isa_rv32ic.v:1047.23-1047.48"
  wire width 32 \spec_insn_c_lwsp_pc_wdata
  attribute \src "isa_rv32ic.v:1045.39-1045.63"
  wire width 5 \spec_insn_c_lwsp_rd_addr
  attribute \src "isa_rv32ic.v:1046.23-1046.48"
  wire width 32 \spec_insn_c_lwsp_rd_wdata
  attribute \src "isa_rv32ic.v:1043.39-1043.64"
  wire width 5 \spec_insn_c_lwsp_rs1_addr
  attribute \src "isa_rv32ic.v:1044.39-1044.64"
  wire width 5 \spec_insn_c_lwsp_rs2_addr
  attribute \src "isa_rv32ic.v:1042.39-1042.60"
  wire \spec_insn_c_lwsp_trap
  attribute \src "isa_rv32ic.v:1041.39-1041.61"
  wire \spec_insn_c_lwsp_valid
  attribute \src "isa_rv32ic.v:1087.23-1087.46"
  wire width 32 \spec_insn_c_mv_mem_addr
  attribute \src "isa_rv32ic.v:1088.23-1088.47"
  wire width 4 \spec_insn_c_mv_mem_rmask
  attribute \src "isa_rv32ic.v:1090.23-1090.47"
  wire width 32 \spec_insn_c_mv_mem_wdata
  attribute \src "isa_rv32ic.v:1089.23-1089.47"
  wire width 4 \spec_insn_c_mv_mem_wmask
  attribute \src "isa_rv32ic.v:1086.23-1086.46"
  wire width 32 \spec_insn_c_mv_pc_wdata
  attribute \src "isa_rv32ic.v:1084.39-1084.61"
  wire width 5 \spec_insn_c_mv_rd_addr
  attribute \src "isa_rv32ic.v:1085.23-1085.46"
  wire width 32 \spec_insn_c_mv_rd_wdata
  attribute \src "isa_rv32ic.v:1082.39-1082.62"
  wire width 5 \spec_insn_c_mv_rs1_addr
  attribute \src "isa_rv32ic.v:1083.39-1083.62"
  wire width 5 \spec_insn_c_mv_rs2_addr
  attribute \src "isa_rv32ic.v:1081.39-1081.58"
  wire \spec_insn_c_mv_trap
  attribute \src "isa_rv32ic.v:1080.39-1080.59"
  wire \spec_insn_c_mv_valid
  attribute \src "isa_rv32ic.v:1126.23-1126.46"
  wire width 32 \spec_insn_c_or_mem_addr
  attribute \src "isa_rv32ic.v:1127.23-1127.47"
  wire width 4 \spec_insn_c_or_mem_rmask
  attribute \src "isa_rv32ic.v:1129.23-1129.47"
  wire width 32 \spec_insn_c_or_mem_wdata
  attribute \src "isa_rv32ic.v:1128.23-1128.47"
  wire width 4 \spec_insn_c_or_mem_wmask
  attribute \src "isa_rv32ic.v:1125.23-1125.46"
  wire width 32 \spec_insn_c_or_pc_wdata
  attribute \src "isa_rv32ic.v:1123.39-1123.61"
  wire width 5 \spec_insn_c_or_rd_addr
  attribute \src "isa_rv32ic.v:1124.23-1124.46"
  wire width 32 \spec_insn_c_or_rd_wdata
  attribute \src "isa_rv32ic.v:1121.39-1121.62"
  wire width 5 \spec_insn_c_or_rs1_addr
  attribute \src "isa_rv32ic.v:1122.39-1122.62"
  wire width 5 \spec_insn_c_or_rs2_addr
  attribute \src "isa_rv32ic.v:1120.39-1120.58"
  wire \spec_insn_c_or_trap
  attribute \src "isa_rv32ic.v:1119.39-1119.59"
  wire \spec_insn_c_or_valid
  attribute \src "isa_rv32ic.v:1165.23-1165.48"
  wire width 32 \spec_insn_c_slli_mem_addr
  attribute \src "isa_rv32ic.v:1166.23-1166.49"
  wire width 4 \spec_insn_c_slli_mem_rmask
  attribute \src "isa_rv32ic.v:1168.23-1168.49"
  wire width 32 \spec_insn_c_slli_mem_wdata
  attribute \src "isa_rv32ic.v:1167.23-1167.49"
  wire width 4 \spec_insn_c_slli_mem_wmask
  attribute \src "isa_rv32ic.v:1164.23-1164.48"
  wire width 32 \spec_insn_c_slli_pc_wdata
  attribute \src "isa_rv32ic.v:1162.39-1162.63"
  wire width 5 \spec_insn_c_slli_rd_addr
  attribute \src "isa_rv32ic.v:1163.23-1163.48"
  wire width 32 \spec_insn_c_slli_rd_wdata
  attribute \src "isa_rv32ic.v:1160.39-1160.64"
  wire width 5 \spec_insn_c_slli_rs1_addr
  attribute \src "isa_rv32ic.v:1161.39-1161.64"
  wire width 5 \spec_insn_c_slli_rs2_addr
  attribute \src "isa_rv32ic.v:1159.39-1159.60"
  wire \spec_insn_c_slli_trap
  attribute \src "isa_rv32ic.v:1158.39-1158.61"
  wire \spec_insn_c_slli_valid
  attribute \src "isa_rv32ic.v:1204.23-1204.48"
  wire width 32 \spec_insn_c_srai_mem_addr
  attribute \src "isa_rv32ic.v:1205.23-1205.49"
  wire width 4 \spec_insn_c_srai_mem_rmask
  attribute \src "isa_rv32ic.v:1207.23-1207.49"
  wire width 32 \spec_insn_c_srai_mem_wdata
  attribute \src "isa_rv32ic.v:1206.23-1206.49"
  wire width 4 \spec_insn_c_srai_mem_wmask
  attribute \src "isa_rv32ic.v:1203.23-1203.48"
  wire width 32 \spec_insn_c_srai_pc_wdata
  attribute \src "isa_rv32ic.v:1201.39-1201.63"
  wire width 5 \spec_insn_c_srai_rd_addr
  attribute \src "isa_rv32ic.v:1202.23-1202.48"
  wire width 32 \spec_insn_c_srai_rd_wdata
  attribute \src "isa_rv32ic.v:1199.39-1199.64"
  wire width 5 \spec_insn_c_srai_rs1_addr
  attribute \src "isa_rv32ic.v:1200.39-1200.64"
  wire width 5 \spec_insn_c_srai_rs2_addr
  attribute \src "isa_rv32ic.v:1198.39-1198.60"
  wire \spec_insn_c_srai_trap
  attribute \src "isa_rv32ic.v:1197.39-1197.61"
  wire \spec_insn_c_srai_valid
  attribute \src "isa_rv32ic.v:1243.23-1243.48"
  wire width 32 \spec_insn_c_srli_mem_addr
  attribute \src "isa_rv32ic.v:1244.23-1244.49"
  wire width 4 \spec_insn_c_srli_mem_rmask
  attribute \src "isa_rv32ic.v:1246.23-1246.49"
  wire width 32 \spec_insn_c_srli_mem_wdata
  attribute \src "isa_rv32ic.v:1245.23-1245.49"
  wire width 4 \spec_insn_c_srli_mem_wmask
  attribute \src "isa_rv32ic.v:1242.23-1242.48"
  wire width 32 \spec_insn_c_srli_pc_wdata
  attribute \src "isa_rv32ic.v:1240.39-1240.63"
  wire width 5 \spec_insn_c_srli_rd_addr
  attribute \src "isa_rv32ic.v:1241.23-1241.48"
  wire width 32 \spec_insn_c_srli_rd_wdata
  attribute \src "isa_rv32ic.v:1238.39-1238.64"
  wire width 5 \spec_insn_c_srli_rs1_addr
  attribute \src "isa_rv32ic.v:1239.39-1239.64"
  wire width 5 \spec_insn_c_srli_rs2_addr
  attribute \src "isa_rv32ic.v:1237.39-1237.60"
  wire \spec_insn_c_srli_trap
  attribute \src "isa_rv32ic.v:1236.39-1236.61"
  wire \spec_insn_c_srli_valid
  attribute \src "isa_rv32ic.v:1282.23-1282.47"
  wire width 32 \spec_insn_c_sub_mem_addr
  attribute \src "isa_rv32ic.v:1283.23-1283.48"
  wire width 4 \spec_insn_c_sub_mem_rmask
  attribute \src "isa_rv32ic.v:1285.23-1285.48"
  wire width 32 \spec_insn_c_sub_mem_wdata
  attribute \src "isa_rv32ic.v:1284.23-1284.48"
  wire width 4 \spec_insn_c_sub_mem_wmask
  attribute \src "isa_rv32ic.v:1281.23-1281.47"
  wire width 32 \spec_insn_c_sub_pc_wdata
  attribute \src "isa_rv32ic.v:1279.39-1279.62"
  wire width 5 \spec_insn_c_sub_rd_addr
  attribute \src "isa_rv32ic.v:1280.23-1280.47"
  wire width 32 \spec_insn_c_sub_rd_wdata
  attribute \src "isa_rv32ic.v:1277.39-1277.63"
  wire width 5 \spec_insn_c_sub_rs1_addr
  attribute \src "isa_rv32ic.v:1278.39-1278.63"
  wire width 5 \spec_insn_c_sub_rs2_addr
  attribute \src "isa_rv32ic.v:1276.39-1276.59"
  wire \spec_insn_c_sub_trap
  attribute \src "isa_rv32ic.v:1275.39-1275.60"
  wire \spec_insn_c_sub_valid
  attribute \src "isa_rv32ic.v:1321.23-1321.46"
  wire width 32 \spec_insn_c_sw_mem_addr
  attribute \src "isa_rv32ic.v:1322.23-1322.47"
  wire width 4 \spec_insn_c_sw_mem_rmask
  attribute \src "isa_rv32ic.v:1324.23-1324.47"
  wire width 32 \spec_insn_c_sw_mem_wdata
  attribute \src "isa_rv32ic.v:1323.23-1323.47"
  wire width 4 \spec_insn_c_sw_mem_wmask
  attribute \src "isa_rv32ic.v:1320.23-1320.46"
  wire width 32 \spec_insn_c_sw_pc_wdata
  attribute \src "isa_rv32ic.v:1318.39-1318.61"
  wire width 5 \spec_insn_c_sw_rd_addr
  attribute \src "isa_rv32ic.v:1319.23-1319.46"
  wire width 32 \spec_insn_c_sw_rd_wdata
  attribute \src "isa_rv32ic.v:1316.39-1316.62"
  wire width 5 \spec_insn_c_sw_rs1_addr
  attribute \src "isa_rv32ic.v:1317.39-1317.62"
  wire width 5 \spec_insn_c_sw_rs2_addr
  attribute \src "isa_rv32ic.v:1315.39-1315.58"
  wire \spec_insn_c_sw_trap
  attribute \src "isa_rv32ic.v:1314.39-1314.59"
  wire \spec_insn_c_sw_valid
  attribute \src "isa_rv32ic.v:1360.23-1360.48"
  wire width 32 \spec_insn_c_swsp_mem_addr
  attribute \src "isa_rv32ic.v:1361.23-1361.49"
  wire width 4 \spec_insn_c_swsp_mem_rmask
  attribute \src "isa_rv32ic.v:1363.23-1363.49"
  wire width 32 \spec_insn_c_swsp_mem_wdata
  attribute \src "isa_rv32ic.v:1362.23-1362.49"
  wire width 4 \spec_insn_c_swsp_mem_wmask
  attribute \src "isa_rv32ic.v:1359.23-1359.48"
  wire width 32 \spec_insn_c_swsp_pc_wdata
  attribute \src "isa_rv32ic.v:1357.39-1357.63"
  wire width 5 \spec_insn_c_swsp_rd_addr
  attribute \src "isa_rv32ic.v:1358.23-1358.48"
  wire width 32 \spec_insn_c_swsp_rd_wdata
  attribute \src "isa_rv32ic.v:1355.39-1355.64"
  wire width 5 \spec_insn_c_swsp_rs1_addr
  attribute \src "isa_rv32ic.v:1356.39-1356.64"
  wire width 5 \spec_insn_c_swsp_rs2_addr
  attribute \src "isa_rv32ic.v:1354.39-1354.60"
  wire \spec_insn_c_swsp_trap
  attribute \src "isa_rv32ic.v:1353.39-1353.61"
  wire \spec_insn_c_swsp_valid
  attribute \src "isa_rv32ic.v:1399.23-1399.47"
  wire width 32 \spec_insn_c_xor_mem_addr
  attribute \src "isa_rv32ic.v:1400.23-1400.48"
  wire width 4 \spec_insn_c_xor_mem_rmask
  attribute \src "isa_rv32ic.v:1402.23-1402.48"
  wire width 32 \spec_insn_c_xor_mem_wdata
  attribute \src "isa_rv32ic.v:1401.23-1401.48"
  wire width 4 \spec_insn_c_xor_mem_wmask
  attribute \src "isa_rv32ic.v:1398.23-1398.47"
  wire width 32 \spec_insn_c_xor_pc_wdata
  attribute \src "isa_rv32ic.v:1396.39-1396.62"
  wire width 5 \spec_insn_c_xor_rd_addr
  attribute \src "isa_rv32ic.v:1397.23-1397.47"
  wire width 32 \spec_insn_c_xor_rd_wdata
  attribute \src "isa_rv32ic.v:1394.39-1394.63"
  wire width 5 \spec_insn_c_xor_rs1_addr
  attribute \src "isa_rv32ic.v:1395.39-1395.63"
  wire width 5 \spec_insn_c_xor_rs2_addr
  attribute \src "isa_rv32ic.v:1393.39-1393.59"
  wire \spec_insn_c_xor_trap
  attribute \src "isa_rv32ic.v:1392.39-1392.60"
  wire \spec_insn_c_xor_valid
  attribute \src "isa_rv32ic.v:1438.23-1438.45"
  wire width 32 \spec_insn_jal_mem_addr
  attribute \src "isa_rv32ic.v:1439.23-1439.46"
  wire width 4 \spec_insn_jal_mem_rmask
  attribute \src "isa_rv32ic.v:1441.23-1441.46"
  wire width 32 \spec_insn_jal_mem_wdata
  attribute \src "isa_rv32ic.v:1440.23-1440.46"
  wire width 4 \spec_insn_jal_mem_wmask
  attribute \src "isa_rv32ic.v:1437.23-1437.45"
  wire width 32 \spec_insn_jal_pc_wdata
  attribute \src "isa_rv32ic.v:1435.39-1435.60"
  wire width 5 \spec_insn_jal_rd_addr
  attribute \src "isa_rv32ic.v:1436.23-1436.45"
  wire width 32 \spec_insn_jal_rd_wdata
  attribute \src "isa_rv32ic.v:1433.39-1433.61"
  wire width 5 \spec_insn_jal_rs1_addr
  attribute \src "isa_rv32ic.v:1434.39-1434.61"
  wire width 5 \spec_insn_jal_rs2_addr
  attribute \src "isa_rv32ic.v:1432.39-1432.57"
  wire \spec_insn_jal_trap
  attribute \src "isa_rv32ic.v:1431.39-1431.58"
  wire \spec_insn_jal_valid
  attribute \src "isa_rv32ic.v:1477.23-1477.46"
  wire width 32 \spec_insn_jalr_mem_addr
  attribute \src "isa_rv32ic.v:1478.23-1478.47"
  wire width 4 \spec_insn_jalr_mem_rmask
  attribute \src "isa_rv32ic.v:1480.23-1480.47"
  wire width 32 \spec_insn_jalr_mem_wdata
  attribute \src "isa_rv32ic.v:1479.23-1479.47"
  wire width 4 \spec_insn_jalr_mem_wmask
  attribute \src "isa_rv32ic.v:1476.23-1476.46"
  wire width 32 \spec_insn_jalr_pc_wdata
  attribute \src "isa_rv32ic.v:1474.39-1474.61"
  wire width 5 \spec_insn_jalr_rd_addr
  attribute \src "isa_rv32ic.v:1475.23-1475.46"
  wire width 32 \spec_insn_jalr_rd_wdata
  attribute \src "isa_rv32ic.v:1472.39-1472.62"
  wire width 5 \spec_insn_jalr_rs1_addr
  attribute \src "isa_rv32ic.v:1473.39-1473.62"
  wire width 5 \spec_insn_jalr_rs2_addr
  attribute \src "isa_rv32ic.v:1471.39-1471.58"
  wire \spec_insn_jalr_trap
  attribute \src "isa_rv32ic.v:1470.39-1470.59"
  wire \spec_insn_jalr_valid
  attribute \src "isa_rv32ic.v:1516.23-1516.44"
  wire width 32 \spec_insn_lb_mem_addr
  attribute \src "isa_rv32ic.v:1517.23-1517.45"
  wire width 4 \spec_insn_lb_mem_rmask
  attribute \src "isa_rv32ic.v:1519.23-1519.45"
  wire width 32 \spec_insn_lb_mem_wdata
  attribute \src "isa_rv32ic.v:1518.23-1518.45"
  wire width 4 \spec_insn_lb_mem_wmask
  attribute \src "isa_rv32ic.v:1515.23-1515.44"
  wire width 32 \spec_insn_lb_pc_wdata
  attribute \src "isa_rv32ic.v:1513.39-1513.59"
  wire width 5 \spec_insn_lb_rd_addr
  attribute \src "isa_rv32ic.v:1514.23-1514.44"
  wire width 32 \spec_insn_lb_rd_wdata
  attribute \src "isa_rv32ic.v:1511.39-1511.60"
  wire width 5 \spec_insn_lb_rs1_addr
  attribute \src "isa_rv32ic.v:1512.39-1512.60"
  wire width 5 \spec_insn_lb_rs2_addr
  attribute \src "isa_rv32ic.v:1510.39-1510.56"
  wire \spec_insn_lb_trap
  attribute \src "isa_rv32ic.v:1509.39-1509.57"
  wire \spec_insn_lb_valid
  attribute \src "isa_rv32ic.v:1555.23-1555.45"
  wire width 32 \spec_insn_lbu_mem_addr
  attribute \src "isa_rv32ic.v:1556.23-1556.46"
  wire width 4 \spec_insn_lbu_mem_rmask
  attribute \src "isa_rv32ic.v:1558.23-1558.46"
  wire width 32 \spec_insn_lbu_mem_wdata
  attribute \src "isa_rv32ic.v:1557.23-1557.46"
  wire width 4 \spec_insn_lbu_mem_wmask
  attribute \src "isa_rv32ic.v:1554.23-1554.45"
  wire width 32 \spec_insn_lbu_pc_wdata
  attribute \src "isa_rv32ic.v:1552.39-1552.60"
  wire width 5 \spec_insn_lbu_rd_addr
  attribute \src "isa_rv32ic.v:1553.23-1553.45"
  wire width 32 \spec_insn_lbu_rd_wdata
  attribute \src "isa_rv32ic.v:1550.39-1550.61"
  wire width 5 \spec_insn_lbu_rs1_addr
  attribute \src "isa_rv32ic.v:1551.39-1551.61"
  wire width 5 \spec_insn_lbu_rs2_addr
  attribute \src "isa_rv32ic.v:1549.39-1549.57"
  wire \spec_insn_lbu_trap
  attribute \src "isa_rv32ic.v:1548.39-1548.58"
  wire \spec_insn_lbu_valid
  attribute \src "isa_rv32ic.v:1594.23-1594.44"
  wire width 32 \spec_insn_lh_mem_addr
  attribute \src "isa_rv32ic.v:1595.23-1595.45"
  wire width 4 \spec_insn_lh_mem_rmask
  attribute \src "isa_rv32ic.v:1597.23-1597.45"
  wire width 32 \spec_insn_lh_mem_wdata
  attribute \src "isa_rv32ic.v:1596.23-1596.45"
  wire width 4 \spec_insn_lh_mem_wmask
  attribute \src "isa_rv32ic.v:1593.23-1593.44"
  wire width 32 \spec_insn_lh_pc_wdata
  attribute \src "isa_rv32ic.v:1591.39-1591.59"
  wire width 5 \spec_insn_lh_rd_addr
  attribute \src "isa_rv32ic.v:1592.23-1592.44"
  wire width 32 \spec_insn_lh_rd_wdata
  attribute \src "isa_rv32ic.v:1589.39-1589.60"
  wire width 5 \spec_insn_lh_rs1_addr
  attribute \src "isa_rv32ic.v:1590.39-1590.60"
  wire width 5 \spec_insn_lh_rs2_addr
  attribute \src "isa_rv32ic.v:1588.39-1588.56"
  wire \spec_insn_lh_trap
  attribute \src "isa_rv32ic.v:1587.39-1587.57"
  wire \spec_insn_lh_valid
  attribute \src "isa_rv32ic.v:1633.23-1633.45"
  wire width 32 \spec_insn_lhu_mem_addr
  attribute \src "isa_rv32ic.v:1634.23-1634.46"
  wire width 4 \spec_insn_lhu_mem_rmask
  attribute \src "isa_rv32ic.v:1636.23-1636.46"
  wire width 32 \spec_insn_lhu_mem_wdata
  attribute \src "isa_rv32ic.v:1635.23-1635.46"
  wire width 4 \spec_insn_lhu_mem_wmask
  attribute \src "isa_rv32ic.v:1632.23-1632.45"
  wire width 32 \spec_insn_lhu_pc_wdata
  attribute \src "isa_rv32ic.v:1630.39-1630.60"
  wire width 5 \spec_insn_lhu_rd_addr
  attribute \src "isa_rv32ic.v:1631.23-1631.45"
  wire width 32 \spec_insn_lhu_rd_wdata
  attribute \src "isa_rv32ic.v:1628.39-1628.61"
  wire width 5 \spec_insn_lhu_rs1_addr
  attribute \src "isa_rv32ic.v:1629.39-1629.61"
  wire width 5 \spec_insn_lhu_rs2_addr
  attribute \src "isa_rv32ic.v:1627.39-1627.57"
  wire \spec_insn_lhu_trap
  attribute \src "isa_rv32ic.v:1626.39-1626.58"
  wire \spec_insn_lhu_valid
  attribute \src "isa_rv32ic.v:1672.23-1672.45"
  wire width 32 \spec_insn_lui_mem_addr
  attribute \src "isa_rv32ic.v:1673.23-1673.46"
  wire width 4 \spec_insn_lui_mem_rmask
  attribute \src "isa_rv32ic.v:1675.23-1675.46"
  wire width 32 \spec_insn_lui_mem_wdata
  attribute \src "isa_rv32ic.v:1674.23-1674.46"
  wire width 4 \spec_insn_lui_mem_wmask
  attribute \src "isa_rv32ic.v:1671.23-1671.45"
  wire width 32 \spec_insn_lui_pc_wdata
  attribute \src "isa_rv32ic.v:1669.39-1669.60"
  wire width 5 \spec_insn_lui_rd_addr
  attribute \src "isa_rv32ic.v:1670.23-1670.45"
  wire width 32 \spec_insn_lui_rd_wdata
  attribute \src "isa_rv32ic.v:1667.39-1667.61"
  wire width 5 \spec_insn_lui_rs1_addr
  attribute \src "isa_rv32ic.v:1668.39-1668.61"
  wire width 5 \spec_insn_lui_rs2_addr
  attribute \src "isa_rv32ic.v:1666.39-1666.57"
  wire \spec_insn_lui_trap
  attribute \src "isa_rv32ic.v:1665.39-1665.58"
  wire \spec_insn_lui_valid
  attribute \src "isa_rv32ic.v:1711.23-1711.44"
  wire width 32 \spec_insn_lw_mem_addr
  attribute \src "isa_rv32ic.v:1712.23-1712.45"
  wire width 4 \spec_insn_lw_mem_rmask
  attribute \src "isa_rv32ic.v:1714.23-1714.45"
  wire width 32 \spec_insn_lw_mem_wdata
  attribute \src "isa_rv32ic.v:1713.23-1713.45"
  wire width 4 \spec_insn_lw_mem_wmask
  attribute \src "isa_rv32ic.v:1710.23-1710.44"
  wire width 32 \spec_insn_lw_pc_wdata
  attribute \src "isa_rv32ic.v:1708.39-1708.59"
  wire width 5 \spec_insn_lw_rd_addr
  attribute \src "isa_rv32ic.v:1709.23-1709.44"
  wire width 32 \spec_insn_lw_rd_wdata
  attribute \src "isa_rv32ic.v:1706.39-1706.60"
  wire width 5 \spec_insn_lw_rs1_addr
  attribute \src "isa_rv32ic.v:1707.39-1707.60"
  wire width 5 \spec_insn_lw_rs2_addr
  attribute \src "isa_rv32ic.v:1705.39-1705.56"
  wire \spec_insn_lw_trap
  attribute \src "isa_rv32ic.v:1704.39-1704.57"
  wire \spec_insn_lw_valid
  attribute \src "isa_rv32ic.v:1750.23-1750.44"
  wire width 32 \spec_insn_or_mem_addr
  attribute \src "isa_rv32ic.v:1751.23-1751.45"
  wire width 4 \spec_insn_or_mem_rmask
  attribute \src "isa_rv32ic.v:1753.23-1753.45"
  wire width 32 \spec_insn_or_mem_wdata
  attribute \src "isa_rv32ic.v:1752.23-1752.45"
  wire width 4 \spec_insn_or_mem_wmask
  attribute \src "isa_rv32ic.v:1749.23-1749.44"
  wire width 32 \spec_insn_or_pc_wdata
  attribute \src "isa_rv32ic.v:1747.39-1747.59"
  wire width 5 \spec_insn_or_rd_addr
  attribute \src "isa_rv32ic.v:1748.23-1748.44"
  wire width 32 \spec_insn_or_rd_wdata
  attribute \src "isa_rv32ic.v:1745.39-1745.60"
  wire width 5 \spec_insn_or_rs1_addr
  attribute \src "isa_rv32ic.v:1746.39-1746.60"
  wire width 5 \spec_insn_or_rs2_addr
  attribute \src "isa_rv32ic.v:1744.39-1744.56"
  wire \spec_insn_or_trap
  attribute \src "isa_rv32ic.v:1743.39-1743.57"
  wire \spec_insn_or_valid
  attribute \src "isa_rv32ic.v:1789.23-1789.45"
  wire width 32 \spec_insn_ori_mem_addr
  attribute \src "isa_rv32ic.v:1790.23-1790.46"
  wire width 4 \spec_insn_ori_mem_rmask
  attribute \src "isa_rv32ic.v:1792.23-1792.46"
  wire width 32 \spec_insn_ori_mem_wdata
  attribute \src "isa_rv32ic.v:1791.23-1791.46"
  wire width 4 \spec_insn_ori_mem_wmask
  attribute \src "isa_rv32ic.v:1788.23-1788.45"
  wire width 32 \spec_insn_ori_pc_wdata
  attribute \src "isa_rv32ic.v:1786.39-1786.60"
  wire width 5 \spec_insn_ori_rd_addr
  attribute \src "isa_rv32ic.v:1787.23-1787.45"
  wire width 32 \spec_insn_ori_rd_wdata
  attribute \src "isa_rv32ic.v:1784.39-1784.61"
  wire width 5 \spec_insn_ori_rs1_addr
  attribute \src "isa_rv32ic.v:1785.39-1785.61"
  wire width 5 \spec_insn_ori_rs2_addr
  attribute \src "isa_rv32ic.v:1783.39-1783.57"
  wire \spec_insn_ori_trap
  attribute \src "isa_rv32ic.v:1782.39-1782.58"
  wire \spec_insn_ori_valid
  attribute \src "isa_rv32ic.v:1828.23-1828.44"
  wire width 32 \spec_insn_sb_mem_addr
  attribute \src "isa_rv32ic.v:1829.23-1829.45"
  wire width 4 \spec_insn_sb_mem_rmask
  attribute \src "isa_rv32ic.v:1831.23-1831.45"
  wire width 32 \spec_insn_sb_mem_wdata
  attribute \src "isa_rv32ic.v:1830.23-1830.45"
  wire width 4 \spec_insn_sb_mem_wmask
  attribute \src "isa_rv32ic.v:1827.23-1827.44"
  wire width 32 \spec_insn_sb_pc_wdata
  attribute \src "isa_rv32ic.v:1825.39-1825.59"
  wire width 5 \spec_insn_sb_rd_addr
  attribute \src "isa_rv32ic.v:1826.23-1826.44"
  wire width 32 \spec_insn_sb_rd_wdata
  attribute \src "isa_rv32ic.v:1823.39-1823.60"
  wire width 5 \spec_insn_sb_rs1_addr
  attribute \src "isa_rv32ic.v:1824.39-1824.60"
  wire width 5 \spec_insn_sb_rs2_addr
  attribute \src "isa_rv32ic.v:1822.39-1822.56"
  wire \spec_insn_sb_trap
  attribute \src "isa_rv32ic.v:1821.39-1821.57"
  wire \spec_insn_sb_valid
  attribute \src "isa_rv32ic.v:1867.23-1867.44"
  wire width 32 \spec_insn_sh_mem_addr
  attribute \src "isa_rv32ic.v:1868.23-1868.45"
  wire width 4 \spec_insn_sh_mem_rmask
  attribute \src "isa_rv32ic.v:1870.23-1870.45"
  wire width 32 \spec_insn_sh_mem_wdata
  attribute \src "isa_rv32ic.v:1869.23-1869.45"
  wire width 4 \spec_insn_sh_mem_wmask
  attribute \src "isa_rv32ic.v:1866.23-1866.44"
  wire width 32 \spec_insn_sh_pc_wdata
  attribute \src "isa_rv32ic.v:1864.39-1864.59"
  wire width 5 \spec_insn_sh_rd_addr
  attribute \src "isa_rv32ic.v:1865.23-1865.44"
  wire width 32 \spec_insn_sh_rd_wdata
  attribute \src "isa_rv32ic.v:1862.39-1862.60"
  wire width 5 \spec_insn_sh_rs1_addr
  attribute \src "isa_rv32ic.v:1863.39-1863.60"
  wire width 5 \spec_insn_sh_rs2_addr
  attribute \src "isa_rv32ic.v:1861.39-1861.56"
  wire \spec_insn_sh_trap
  attribute \src "isa_rv32ic.v:1860.39-1860.57"
  wire \spec_insn_sh_valid
  attribute \src "isa_rv32ic.v:1906.23-1906.45"
  wire width 32 \spec_insn_sll_mem_addr
  attribute \src "isa_rv32ic.v:1907.23-1907.46"
  wire width 4 \spec_insn_sll_mem_rmask
  attribute \src "isa_rv32ic.v:1909.23-1909.46"
  wire width 32 \spec_insn_sll_mem_wdata
  attribute \src "isa_rv32ic.v:1908.23-1908.46"
  wire width 4 \spec_insn_sll_mem_wmask
  attribute \src "isa_rv32ic.v:1905.23-1905.45"
  wire width 32 \spec_insn_sll_pc_wdata
  attribute \src "isa_rv32ic.v:1903.39-1903.60"
  wire width 5 \spec_insn_sll_rd_addr
  attribute \src "isa_rv32ic.v:1904.23-1904.45"
  wire width 32 \spec_insn_sll_rd_wdata
  attribute \src "isa_rv32ic.v:1901.39-1901.61"
  wire width 5 \spec_insn_sll_rs1_addr
  attribute \src "isa_rv32ic.v:1902.39-1902.61"
  wire width 5 \spec_insn_sll_rs2_addr
  attribute \src "isa_rv32ic.v:1900.39-1900.57"
  wire \spec_insn_sll_trap
  attribute \src "isa_rv32ic.v:1899.39-1899.58"
  wire \spec_insn_sll_valid
  attribute \src "isa_rv32ic.v:1945.23-1945.46"
  wire width 32 \spec_insn_slli_mem_addr
  attribute \src "isa_rv32ic.v:1946.23-1946.47"
  wire width 4 \spec_insn_slli_mem_rmask
  attribute \src "isa_rv32ic.v:1948.23-1948.47"
  wire width 32 \spec_insn_slli_mem_wdata
  attribute \src "isa_rv32ic.v:1947.23-1947.47"
  wire width 4 \spec_insn_slli_mem_wmask
  attribute \src "isa_rv32ic.v:1944.23-1944.46"
  wire width 32 \spec_insn_slli_pc_wdata
  attribute \src "isa_rv32ic.v:1942.39-1942.61"
  wire width 5 \spec_insn_slli_rd_addr
  attribute \src "isa_rv32ic.v:1943.23-1943.46"
  wire width 32 \spec_insn_slli_rd_wdata
  attribute \src "isa_rv32ic.v:1940.39-1940.62"
  wire width 5 \spec_insn_slli_rs1_addr
  attribute \src "isa_rv32ic.v:1941.39-1941.62"
  wire width 5 \spec_insn_slli_rs2_addr
  attribute \src "isa_rv32ic.v:1939.39-1939.58"
  wire \spec_insn_slli_trap
  attribute \src "isa_rv32ic.v:1938.39-1938.59"
  wire \spec_insn_slli_valid
  attribute \src "isa_rv32ic.v:1984.23-1984.45"
  wire width 32 \spec_insn_slt_mem_addr
  attribute \src "isa_rv32ic.v:1985.23-1985.46"
  wire width 4 \spec_insn_slt_mem_rmask
  attribute \src "isa_rv32ic.v:1987.23-1987.46"
  wire width 32 \spec_insn_slt_mem_wdata
  attribute \src "isa_rv32ic.v:1986.23-1986.46"
  wire width 4 \spec_insn_slt_mem_wmask
  attribute \src "isa_rv32ic.v:1983.23-1983.45"
  wire width 32 \spec_insn_slt_pc_wdata
  attribute \src "isa_rv32ic.v:1981.39-1981.60"
  wire width 5 \spec_insn_slt_rd_addr
  attribute \src "isa_rv32ic.v:1982.23-1982.45"
  wire width 32 \spec_insn_slt_rd_wdata
  attribute \src "isa_rv32ic.v:1979.39-1979.61"
  wire width 5 \spec_insn_slt_rs1_addr
  attribute \src "isa_rv32ic.v:1980.39-1980.61"
  wire width 5 \spec_insn_slt_rs2_addr
  attribute \src "isa_rv32ic.v:1978.39-1978.57"
  wire \spec_insn_slt_trap
  attribute \src "isa_rv32ic.v:1977.39-1977.58"
  wire \spec_insn_slt_valid
  attribute \src "isa_rv32ic.v:2023.23-2023.46"
  wire width 32 \spec_insn_slti_mem_addr
  attribute \src "isa_rv32ic.v:2024.23-2024.47"
  wire width 4 \spec_insn_slti_mem_rmask
  attribute \src "isa_rv32ic.v:2026.23-2026.47"
  wire width 32 \spec_insn_slti_mem_wdata
  attribute \src "isa_rv32ic.v:2025.23-2025.47"
  wire width 4 \spec_insn_slti_mem_wmask
  attribute \src "isa_rv32ic.v:2022.23-2022.46"
  wire width 32 \spec_insn_slti_pc_wdata
  attribute \src "isa_rv32ic.v:2020.39-2020.61"
  wire width 5 \spec_insn_slti_rd_addr
  attribute \src "isa_rv32ic.v:2021.23-2021.46"
  wire width 32 \spec_insn_slti_rd_wdata
  attribute \src "isa_rv32ic.v:2018.39-2018.62"
  wire width 5 \spec_insn_slti_rs1_addr
  attribute \src "isa_rv32ic.v:2019.39-2019.62"
  wire width 5 \spec_insn_slti_rs2_addr
  attribute \src "isa_rv32ic.v:2017.39-2017.58"
  wire \spec_insn_slti_trap
  attribute \src "isa_rv32ic.v:2016.39-2016.59"
  wire \spec_insn_slti_valid
  attribute \src "isa_rv32ic.v:2062.23-2062.47"
  wire width 32 \spec_insn_sltiu_mem_addr
  attribute \src "isa_rv32ic.v:2063.23-2063.48"
  wire width 4 \spec_insn_sltiu_mem_rmask
  attribute \src "isa_rv32ic.v:2065.23-2065.48"
  wire width 32 \spec_insn_sltiu_mem_wdata
  attribute \src "isa_rv32ic.v:2064.23-2064.48"
  wire width 4 \spec_insn_sltiu_mem_wmask
  attribute \src "isa_rv32ic.v:2061.23-2061.47"
  wire width 32 \spec_insn_sltiu_pc_wdata
  attribute \src "isa_rv32ic.v:2059.39-2059.62"
  wire width 5 \spec_insn_sltiu_rd_addr
  attribute \src "isa_rv32ic.v:2060.23-2060.47"
  wire width 32 \spec_insn_sltiu_rd_wdata
  attribute \src "isa_rv32ic.v:2057.39-2057.63"
  wire width 5 \spec_insn_sltiu_rs1_addr
  attribute \src "isa_rv32ic.v:2058.39-2058.63"
  wire width 5 \spec_insn_sltiu_rs2_addr
  attribute \src "isa_rv32ic.v:2056.39-2056.59"
  wire \spec_insn_sltiu_trap
  attribute \src "isa_rv32ic.v:2055.39-2055.60"
  wire \spec_insn_sltiu_valid
  attribute \src "isa_rv32ic.v:2101.23-2101.46"
  wire width 32 \spec_insn_sltu_mem_addr
  attribute \src "isa_rv32ic.v:2102.23-2102.47"
  wire width 4 \spec_insn_sltu_mem_rmask
  attribute \src "isa_rv32ic.v:2104.23-2104.47"
  wire width 32 \spec_insn_sltu_mem_wdata
  attribute \src "isa_rv32ic.v:2103.23-2103.47"
  wire width 4 \spec_insn_sltu_mem_wmask
  attribute \src "isa_rv32ic.v:2100.23-2100.46"
  wire width 32 \spec_insn_sltu_pc_wdata
  attribute \src "isa_rv32ic.v:2098.39-2098.61"
  wire width 5 \spec_insn_sltu_rd_addr
  attribute \src "isa_rv32ic.v:2099.23-2099.46"
  wire width 32 \spec_insn_sltu_rd_wdata
  attribute \src "isa_rv32ic.v:2096.39-2096.62"
  wire width 5 \spec_insn_sltu_rs1_addr
  attribute \src "isa_rv32ic.v:2097.39-2097.62"
  wire width 5 \spec_insn_sltu_rs2_addr
  attribute \src "isa_rv32ic.v:2095.39-2095.58"
  wire \spec_insn_sltu_trap
  attribute \src "isa_rv32ic.v:2094.39-2094.59"
  wire \spec_insn_sltu_valid
  attribute \src "isa_rv32ic.v:2140.23-2140.45"
  wire width 32 \spec_insn_sra_mem_addr
  attribute \src "isa_rv32ic.v:2141.23-2141.46"
  wire width 4 \spec_insn_sra_mem_rmask
  attribute \src "isa_rv32ic.v:2143.23-2143.46"
  wire width 32 \spec_insn_sra_mem_wdata
  attribute \src "isa_rv32ic.v:2142.23-2142.46"
  wire width 4 \spec_insn_sra_mem_wmask
  attribute \src "isa_rv32ic.v:2139.23-2139.45"
  wire width 32 \spec_insn_sra_pc_wdata
  attribute \src "isa_rv32ic.v:2137.39-2137.60"
  wire width 5 \spec_insn_sra_rd_addr
  attribute \src "isa_rv32ic.v:2138.23-2138.45"
  wire width 32 \spec_insn_sra_rd_wdata
  attribute \src "isa_rv32ic.v:2135.39-2135.61"
  wire width 5 \spec_insn_sra_rs1_addr
  attribute \src "isa_rv32ic.v:2136.39-2136.61"
  wire width 5 \spec_insn_sra_rs2_addr
  attribute \src "isa_rv32ic.v:2134.39-2134.57"
  wire \spec_insn_sra_trap
  attribute \src "isa_rv32ic.v:2133.39-2133.58"
  wire \spec_insn_sra_valid
  attribute \src "isa_rv32ic.v:2179.23-2179.46"
  wire width 32 \spec_insn_srai_mem_addr
  attribute \src "isa_rv32ic.v:2180.23-2180.47"
  wire width 4 \spec_insn_srai_mem_rmask
  attribute \src "isa_rv32ic.v:2182.23-2182.47"
  wire width 32 \spec_insn_srai_mem_wdata
  attribute \src "isa_rv32ic.v:2181.23-2181.47"
  wire width 4 \spec_insn_srai_mem_wmask
  attribute \src "isa_rv32ic.v:2178.23-2178.46"
  wire width 32 \spec_insn_srai_pc_wdata
  attribute \src "isa_rv32ic.v:2176.39-2176.61"
  wire width 5 \spec_insn_srai_rd_addr
  attribute \src "isa_rv32ic.v:2177.23-2177.46"
  wire width 32 \spec_insn_srai_rd_wdata
  attribute \src "isa_rv32ic.v:2174.39-2174.62"
  wire width 5 \spec_insn_srai_rs1_addr
  attribute \src "isa_rv32ic.v:2175.39-2175.62"
  wire width 5 \spec_insn_srai_rs2_addr
  attribute \src "isa_rv32ic.v:2173.39-2173.58"
  wire \spec_insn_srai_trap
  attribute \src "isa_rv32ic.v:2172.39-2172.59"
  wire \spec_insn_srai_valid
  attribute \src "isa_rv32ic.v:2218.23-2218.45"
  wire width 32 \spec_insn_srl_mem_addr
  attribute \src "isa_rv32ic.v:2219.23-2219.46"
  wire width 4 \spec_insn_srl_mem_rmask
  attribute \src "isa_rv32ic.v:2221.23-2221.46"
  wire width 32 \spec_insn_srl_mem_wdata
  attribute \src "isa_rv32ic.v:2220.23-2220.46"
  wire width 4 \spec_insn_srl_mem_wmask
  attribute \src "isa_rv32ic.v:2217.23-2217.45"
  wire width 32 \spec_insn_srl_pc_wdata
  attribute \src "isa_rv32ic.v:2215.39-2215.60"
  wire width 5 \spec_insn_srl_rd_addr
  attribute \src "isa_rv32ic.v:2216.23-2216.45"
  wire width 32 \spec_insn_srl_rd_wdata
  attribute \src "isa_rv32ic.v:2213.39-2213.61"
  wire width 5 \spec_insn_srl_rs1_addr
  attribute \src "isa_rv32ic.v:2214.39-2214.61"
  wire width 5 \spec_insn_srl_rs2_addr
  attribute \src "isa_rv32ic.v:2212.39-2212.57"
  wire \spec_insn_srl_trap
  attribute \src "isa_rv32ic.v:2211.39-2211.58"
  wire \spec_insn_srl_valid
  attribute \src "isa_rv32ic.v:2257.23-2257.46"
  wire width 32 \spec_insn_srli_mem_addr
  attribute \src "isa_rv32ic.v:2258.23-2258.47"
  wire width 4 \spec_insn_srli_mem_rmask
  attribute \src "isa_rv32ic.v:2260.23-2260.47"
  wire width 32 \spec_insn_srli_mem_wdata
  attribute \src "isa_rv32ic.v:2259.23-2259.47"
  wire width 4 \spec_insn_srli_mem_wmask
  attribute \src "isa_rv32ic.v:2256.23-2256.46"
  wire width 32 \spec_insn_srli_pc_wdata
  attribute \src "isa_rv32ic.v:2254.39-2254.61"
  wire width 5 \spec_insn_srli_rd_addr
  attribute \src "isa_rv32ic.v:2255.23-2255.46"
  wire width 32 \spec_insn_srli_rd_wdata
  attribute \src "isa_rv32ic.v:2252.39-2252.62"
  wire width 5 \spec_insn_srli_rs1_addr
  attribute \src "isa_rv32ic.v:2253.39-2253.62"
  wire width 5 \spec_insn_srli_rs2_addr
  attribute \src "isa_rv32ic.v:2251.39-2251.58"
  wire \spec_insn_srli_trap
  attribute \src "isa_rv32ic.v:2250.39-2250.59"
  wire \spec_insn_srli_valid
  attribute \src "isa_rv32ic.v:2296.23-2296.45"
  wire width 32 \spec_insn_sub_mem_addr
  attribute \src "isa_rv32ic.v:2297.23-2297.46"
  wire width 4 \spec_insn_sub_mem_rmask
  attribute \src "isa_rv32ic.v:2299.23-2299.46"
  wire width 32 \spec_insn_sub_mem_wdata
  attribute \src "isa_rv32ic.v:2298.23-2298.46"
  wire width 4 \spec_insn_sub_mem_wmask
  attribute \src "isa_rv32ic.v:2295.23-2295.45"
  wire width 32 \spec_insn_sub_pc_wdata
  attribute \src "isa_rv32ic.v:2293.39-2293.60"
  wire width 5 \spec_insn_sub_rd_addr
  attribute \src "isa_rv32ic.v:2294.23-2294.45"
  wire width 32 \spec_insn_sub_rd_wdata
  attribute \src "isa_rv32ic.v:2291.39-2291.61"
  wire width 5 \spec_insn_sub_rs1_addr
  attribute \src "isa_rv32ic.v:2292.39-2292.61"
  wire width 5 \spec_insn_sub_rs2_addr
  attribute \src "isa_rv32ic.v:2290.39-2290.57"
  wire \spec_insn_sub_trap
  attribute \src "isa_rv32ic.v:2289.39-2289.58"
  wire \spec_insn_sub_valid
  attribute \src "isa_rv32ic.v:2335.23-2335.44"
  wire width 32 \spec_insn_sw_mem_addr
  attribute \src "isa_rv32ic.v:2336.23-2336.45"
  wire width 4 \spec_insn_sw_mem_rmask
  attribute \src "isa_rv32ic.v:2338.23-2338.45"
  wire width 32 \spec_insn_sw_mem_wdata
  attribute \src "isa_rv32ic.v:2337.23-2337.45"
  wire width 4 \spec_insn_sw_mem_wmask
  attribute \src "isa_rv32ic.v:2334.23-2334.44"
  wire width 32 \spec_insn_sw_pc_wdata
  attribute \src "isa_rv32ic.v:2332.39-2332.59"
  wire width 5 \spec_insn_sw_rd_addr
  attribute \src "isa_rv32ic.v:2333.23-2333.44"
  wire width 32 \spec_insn_sw_rd_wdata
  attribute \src "isa_rv32ic.v:2330.39-2330.60"
  wire width 5 \spec_insn_sw_rs1_addr
  attribute \src "isa_rv32ic.v:2331.39-2331.60"
  wire width 5 \spec_insn_sw_rs2_addr
  attribute \src "isa_rv32ic.v:2329.39-2329.56"
  wire \spec_insn_sw_trap
  attribute \src "isa_rv32ic.v:2328.39-2328.57"
  wire \spec_insn_sw_valid
  attribute \src "isa_rv32ic.v:2374.23-2374.45"
  wire width 32 \spec_insn_xor_mem_addr
  attribute \src "isa_rv32ic.v:2375.23-2375.46"
  wire width 4 \spec_insn_xor_mem_rmask
  attribute \src "isa_rv32ic.v:2377.23-2377.46"
  wire width 32 \spec_insn_xor_mem_wdata
  attribute \src "isa_rv32ic.v:2376.23-2376.46"
  wire width 4 \spec_insn_xor_mem_wmask
  attribute \src "isa_rv32ic.v:2373.23-2373.45"
  wire width 32 \spec_insn_xor_pc_wdata
  attribute \src "isa_rv32ic.v:2371.39-2371.60"
  wire width 5 \spec_insn_xor_rd_addr
  attribute \src "isa_rv32ic.v:2372.23-2372.45"
  wire width 32 \spec_insn_xor_rd_wdata
  attribute \src "isa_rv32ic.v:2369.39-2369.61"
  wire width 5 \spec_insn_xor_rs1_addr
  attribute \src "isa_rv32ic.v:2370.39-2370.61"
  wire width 5 \spec_insn_xor_rs2_addr
  attribute \src "isa_rv32ic.v:2368.39-2368.57"
  wire \spec_insn_xor_trap
  attribute \src "isa_rv32ic.v:2367.39-2367.58"
  wire \spec_insn_xor_valid
  attribute \src "isa_rv32ic.v:2413.23-2413.46"
  wire width 32 \spec_insn_xori_mem_addr
  attribute \src "isa_rv32ic.v:2414.23-2414.47"
  wire width 4 \spec_insn_xori_mem_rmask
  attribute \src "isa_rv32ic.v:2416.23-2416.47"
  wire width 32 \spec_insn_xori_mem_wdata
  attribute \src "isa_rv32ic.v:2415.23-2415.47"
  wire width 4 \spec_insn_xori_mem_wmask
  attribute \src "isa_rv32ic.v:2412.23-2412.46"
  wire width 32 \spec_insn_xori_pc_wdata
  attribute \src "isa_rv32ic.v:2410.39-2410.61"
  wire width 5 \spec_insn_xori_rd_addr
  attribute \src "isa_rv32ic.v:2411.23-2411.46"
  wire width 32 \spec_insn_xori_rd_wdata
  attribute \src "isa_rv32ic.v:2408.39-2408.62"
  wire width 5 \spec_insn_xori_rs1_addr
  attribute \src "isa_rv32ic.v:2409.39-2409.62"
  wire width 5 \spec_insn_xori_rs2_addr
  attribute \src "isa_rv32ic.v:2407.39-2407.58"
  wire \spec_insn_xori_trap
  attribute \src "isa_rv32ic.v:2406.39-2406.59"
  wire \spec_insn_xori_valid
  attribute \src "isa_rv32ic.v:22.25-22.38"
  wire width 32 output 14 \spec_mem_addr
  attribute \src "isa_rv32ic.v:23.25-23.39"
  wire width 4 output 15 \spec_mem_rmask
  attribute \src "isa_rv32ic.v:25.25-25.39"
  wire width 32 output 17 \spec_mem_wdata
  attribute \src "isa_rv32ic.v:24.25-24.39"
  wire width 4 output 16 \spec_mem_wmask
  attribute \src "isa_rv32ic.v:21.25-21.38"
  wire width 32 output 13 \spec_pc_wdata
  attribute \src "isa_rv32ic.v:19.41-19.53"
  wire width 5 output 11 \spec_rd_addr
  attribute \src "isa_rv32ic.v:20.25-20.38"
  wire width 32 output 12 \spec_rd_wdata
  attribute \src "isa_rv32ic.v:17.41-17.54"
  wire width 5 output 9 \spec_rs1_addr
  attribute \src "isa_rv32ic.v:18.41-18.54"
  wire width 5 output 10 \spec_rs2_addr
  attribute \src "isa_rv32ic.v:16.41-16.50"
  wire output 8 \spec_trap
  attribute \src "isa_rv32ic.v:15.41-15.51"
  wire output 7 \spec_valid
  attribute \src "isa_rv32ic.v:2446.3-2507.50"
  cell $mux $ternary$isa_rv32ic.v:2446$1214
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3918 [0]
    connect \B 1'1
    connect \S \spec_insn_add_valid
    connect \Y \spec_valid
  end
  attribute \src "isa_rv32ic.v:2447.3-2507.50"
  cell $mux $ternary$isa_rv32ic.v:2447$1212
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3919 [0]
    connect \B 1'1
    connect \S \spec_insn_addi_valid
    connect \Y $auto$wreduce.cc:454:run$3918 [0]
  end
  attribute \src "isa_rv32ic.v:2448.3-2507.50"
  cell $mux $ternary$isa_rv32ic.v:2448$1210
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3920 [0]
    connect \B 1'1
    connect \S \spec_insn_and_valid
    connect \Y $auto$wreduce.cc:454:run$3919 [0]
  end
  attribute \src "isa_rv32ic.v:2449.3-2507.50"
  cell $mux $ternary$isa_rv32ic.v:2449$1208
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3921 [0]
    connect \B 1'1
    connect \S \spec_insn_andi_valid
    connect \Y $auto$wreduce.cc:454:run$3920 [0]
  end
  attribute \src "isa_rv32ic.v:2450.3-2507.50"
  cell $mux $ternary$isa_rv32ic.v:2450$1206
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3922 [0]
    connect \B 1'1
    connect \S \spec_insn_auipc_valid
    connect \Y $auto$wreduce.cc:454:run$3921 [0]
  end
  attribute \src "isa_rv32ic.v:2451.3-2507.50"
  cell $mux $ternary$isa_rv32ic.v:2451$1204
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3923 [0]
    connect \B 1'1
    connect \S \spec_insn_beq_valid
    connect \Y $auto$wreduce.cc:454:run$3922 [0]
  end
  attribute \src "isa_rv32ic.v:2452.3-2507.50"
  cell $mux $ternary$isa_rv32ic.v:2452$1202
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3924 [0]
    connect \B 1'1
    connect \S \spec_insn_bge_valid
    connect \Y $auto$wreduce.cc:454:run$3923 [0]
  end
  attribute \src "isa_rv32ic.v:2453.3-2507.50"
  cell $mux $ternary$isa_rv32ic.v:2453$1200
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3925 [0]
    connect \B 1'1
    connect \S \spec_insn_bgeu_valid
    connect \Y $auto$wreduce.cc:454:run$3924 [0]
  end
  attribute \src "isa_rv32ic.v:2454.3-2507.50"
  cell $mux $ternary$isa_rv32ic.v:2454$1198
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3926 [0]
    connect \B 1'1
    connect \S \spec_insn_blt_valid
    connect \Y $auto$wreduce.cc:454:run$3925 [0]
  end
  attribute \src "isa_rv32ic.v:2455.3-2507.50"
  cell $mux $ternary$isa_rv32ic.v:2455$1196
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3927 [0]
    connect \B 1'1
    connect \S \spec_insn_bltu_valid
    connect \Y $auto$wreduce.cc:454:run$3926 [0]
  end
  attribute \src "isa_rv32ic.v:2456.3-2507.50"
  cell $mux $ternary$isa_rv32ic.v:2456$1194
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3928 [0]
    connect \B 1'1
    connect \S \spec_insn_bne_valid
    connect \Y $auto$wreduce.cc:454:run$3927 [0]
  end
  attribute \src "isa_rv32ic.v:2457.3-2507.50"
  cell $mux $ternary$isa_rv32ic.v:2457$1192
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3929 [0]
    connect \B 1'1
    connect \S \spec_insn_c_add_valid
    connect \Y $auto$wreduce.cc:454:run$3928 [0]
  end
  attribute \src "isa_rv32ic.v:2458.3-2507.50"
  cell $mux $ternary$isa_rv32ic.v:2458$1190
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3930 [0]
    connect \B 1'1
    connect \S \spec_insn_c_addi_valid
    connect \Y $auto$wreduce.cc:454:run$3929 [0]
  end
  attribute \src "isa_rv32ic.v:2459.3-2507.50"
  cell $mux $ternary$isa_rv32ic.v:2459$1188
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3931 [0]
    connect \B 1'1
    connect \S \spec_insn_c_addi16sp_valid
    connect \Y $auto$wreduce.cc:454:run$3930 [0]
  end
  attribute \src "isa_rv32ic.v:2460.3-2507.50"
  cell $mux $ternary$isa_rv32ic.v:2460$1186
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3932 [0]
    connect \B 1'1
    connect \S \spec_insn_c_addi4spn_valid
    connect \Y $auto$wreduce.cc:454:run$3931 [0]
  end
  attribute \src "isa_rv32ic.v:2461.3-2507.50"
  cell $mux $ternary$isa_rv32ic.v:2461$1184
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3933 [0]
    connect \B 1'1
    connect \S \spec_insn_c_and_valid
    connect \Y $auto$wreduce.cc:454:run$3932 [0]
  end
  attribute \src "isa_rv32ic.v:2462.3-2507.50"
  cell $mux $ternary$isa_rv32ic.v:2462$1182
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3934 [0]
    connect \B 1'1
    connect \S \spec_insn_c_andi_valid
    connect \Y $auto$wreduce.cc:454:run$3933 [0]
  end
  attribute \src "isa_rv32ic.v:2463.3-2507.50"
  cell $mux $ternary$isa_rv32ic.v:2463$1180
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3935 [0]
    connect \B 1'1
    connect \S \spec_insn_c_beqz_valid
    connect \Y $auto$wreduce.cc:454:run$3934 [0]
  end
  attribute \src "isa_rv32ic.v:2464.3-2507.50"
  cell $mux $ternary$isa_rv32ic.v:2464$1178
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3936 [0]
    connect \B 1'1
    connect \S \spec_insn_c_bnez_valid
    connect \Y $auto$wreduce.cc:454:run$3935 [0]
  end
  attribute \src "isa_rv32ic.v:2465.3-2507.50"
  cell $mux $ternary$isa_rv32ic.v:2465$1176
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3937 [0]
    connect \B 1'1
    connect \S \spec_insn_c_j_valid
    connect \Y $auto$wreduce.cc:454:run$3936 [0]
  end
  attribute \src "isa_rv32ic.v:2466.3-2507.50"
  cell $mux $ternary$isa_rv32ic.v:2466$1174
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3938 [0]
    connect \B 1'1
    connect \S \spec_insn_c_jal_valid
    connect \Y $auto$wreduce.cc:454:run$3937 [0]
  end
  attribute \src "isa_rv32ic.v:2467.3-2507.50"
  cell $mux $ternary$isa_rv32ic.v:2467$1172
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3939 [0]
    connect \B 1'1
    connect \S \spec_insn_c_jalr_valid
    connect \Y $auto$wreduce.cc:454:run$3938 [0]
  end
  attribute \src "isa_rv32ic.v:2468.3-2507.50"
  cell $mux $ternary$isa_rv32ic.v:2468$1170
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3940 [0]
    connect \B 1'1
    connect \S \spec_insn_c_jr_valid
    connect \Y $auto$wreduce.cc:454:run$3939 [0]
  end
  attribute \src "isa_rv32ic.v:2469.3-2507.50"
  cell $mux $ternary$isa_rv32ic.v:2469$1168
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3941 [0]
    connect \B 1'1
    connect \S \spec_insn_c_li_valid
    connect \Y $auto$wreduce.cc:454:run$3940 [0]
  end
  attribute \src "isa_rv32ic.v:2470.3-2507.50"
  cell $mux $ternary$isa_rv32ic.v:2470$1166
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3942 [0]
    connect \B 1'1
    connect \S \spec_insn_c_lui_valid
    connect \Y $auto$wreduce.cc:454:run$3941 [0]
  end
  attribute \src "isa_rv32ic.v:2471.3-2507.50"
  cell $mux $ternary$isa_rv32ic.v:2471$1164
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3943 [0]
    connect \B 1'1
    connect \S \spec_insn_c_lw_valid
    connect \Y $auto$wreduce.cc:454:run$3942 [0]
  end
  attribute \src "isa_rv32ic.v:2472.3-2507.50"
  cell $mux $ternary$isa_rv32ic.v:2472$1162
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3944 [0]
    connect \B 1'1
    connect \S \spec_insn_c_lwsp_valid
    connect \Y $auto$wreduce.cc:454:run$3943 [0]
  end
  attribute \src "isa_rv32ic.v:2473.3-2507.50"
  cell $mux $ternary$isa_rv32ic.v:2473$1160
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3945 [0]
    connect \B 1'1
    connect \S \spec_insn_c_mv_valid
    connect \Y $auto$wreduce.cc:454:run$3944 [0]
  end
  attribute \src "isa_rv32ic.v:2474.3-2507.50"
  cell $mux $ternary$isa_rv32ic.v:2474$1158
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3946 [0]
    connect \B 1'1
    connect \S \spec_insn_c_or_valid
    connect \Y $auto$wreduce.cc:454:run$3945 [0]
  end
  attribute \src "isa_rv32ic.v:2475.3-2507.50"
  cell $mux $ternary$isa_rv32ic.v:2475$1156
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3947 [0]
    connect \B 1'1
    connect \S \spec_insn_c_slli_valid
    connect \Y $auto$wreduce.cc:454:run$3946 [0]
  end
  attribute \src "isa_rv32ic.v:2476.3-2507.50"
  cell $mux $ternary$isa_rv32ic.v:2476$1154
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3948 [0]
    connect \B 1'1
    connect \S \spec_insn_c_srai_valid
    connect \Y $auto$wreduce.cc:454:run$3947 [0]
  end
  attribute \src "isa_rv32ic.v:2477.3-2507.50"
  cell $mux $ternary$isa_rv32ic.v:2477$1152
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3949 [0]
    connect \B 1'1
    connect \S \spec_insn_c_srli_valid
    connect \Y $auto$wreduce.cc:454:run$3948 [0]
  end
  attribute \src "isa_rv32ic.v:2478.3-2507.50"
  cell $mux $ternary$isa_rv32ic.v:2478$1150
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3950 [0]
    connect \B 1'1
    connect \S \spec_insn_c_sub_valid
    connect \Y $auto$wreduce.cc:454:run$3949 [0]
  end
  attribute \src "isa_rv32ic.v:2479.3-2507.50"
  cell $mux $ternary$isa_rv32ic.v:2479$1148
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3951 [0]
    connect \B 1'1
    connect \S \spec_insn_c_sw_valid
    connect \Y $auto$wreduce.cc:454:run$3950 [0]
  end
  attribute \src "isa_rv32ic.v:2480.3-2507.50"
  cell $mux $ternary$isa_rv32ic.v:2480$1146
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3952 [0]
    connect \B 1'1
    connect \S \spec_insn_c_swsp_valid
    connect \Y $auto$wreduce.cc:454:run$3951 [0]
  end
  attribute \src "isa_rv32ic.v:2481.3-2507.50"
  cell $mux $ternary$isa_rv32ic.v:2481$1144
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3953 [0]
    connect \B 1'1
    connect \S \spec_insn_c_xor_valid
    connect \Y $auto$wreduce.cc:454:run$3952 [0]
  end
  attribute \src "isa_rv32ic.v:2482.3-2507.50"
  cell $mux $ternary$isa_rv32ic.v:2482$1142
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3954 [0]
    connect \B 1'1
    connect \S \spec_insn_jal_valid
    connect \Y $auto$wreduce.cc:454:run$3953 [0]
  end
  attribute \src "isa_rv32ic.v:2483.3-2507.50"
  cell $mux $ternary$isa_rv32ic.v:2483$1140
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3955 [0]
    connect \B 1'1
    connect \S \spec_insn_jalr_valid
    connect \Y $auto$wreduce.cc:454:run$3954 [0]
  end
  attribute \src "isa_rv32ic.v:2484.3-2507.50"
  cell $mux $ternary$isa_rv32ic.v:2484$1138
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3956 [0]
    connect \B 1'1
    connect \S \spec_insn_lb_valid
    connect \Y $auto$wreduce.cc:454:run$3955 [0]
  end
  attribute \src "isa_rv32ic.v:2485.3-2507.50"
  cell $mux $ternary$isa_rv32ic.v:2485$1136
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3957 [0]
    connect \B 1'1
    connect \S \spec_insn_lbu_valid
    connect \Y $auto$wreduce.cc:454:run$3956 [0]
  end
  attribute \src "isa_rv32ic.v:2486.3-2507.50"
  cell $mux $ternary$isa_rv32ic.v:2486$1134
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3958 [0]
    connect \B 1'1
    connect \S \spec_insn_lh_valid
    connect \Y $auto$wreduce.cc:454:run$3957 [0]
  end
  attribute \src "isa_rv32ic.v:2487.3-2507.50"
  cell $mux $ternary$isa_rv32ic.v:2487$1132
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3959 [0]
    connect \B 1'1
    connect \S \spec_insn_lhu_valid
    connect \Y $auto$wreduce.cc:454:run$3958 [0]
  end
  attribute \src "isa_rv32ic.v:2488.3-2507.50"
  cell $mux $ternary$isa_rv32ic.v:2488$1130
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3960 [0]
    connect \B 1'1
    connect \S \spec_insn_lui_valid
    connect \Y $auto$wreduce.cc:454:run$3959 [0]
  end
  attribute \src "isa_rv32ic.v:2489.3-2507.50"
  cell $mux $ternary$isa_rv32ic.v:2489$1128
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3961 [0]
    connect \B 1'1
    connect \S \spec_insn_lw_valid
    connect \Y $auto$wreduce.cc:454:run$3960 [0]
  end
  attribute \src "isa_rv32ic.v:2490.3-2507.50"
  cell $mux $ternary$isa_rv32ic.v:2490$1126
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3962 [0]
    connect \B 1'1
    connect \S \spec_insn_or_valid
    connect \Y $auto$wreduce.cc:454:run$3961 [0]
  end
  attribute \src "isa_rv32ic.v:2491.3-2507.50"
  cell $mux $ternary$isa_rv32ic.v:2491$1124
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3963 [0]
    connect \B 1'1
    connect \S \spec_insn_ori_valid
    connect \Y $auto$wreduce.cc:454:run$3962 [0]
  end
  attribute \src "isa_rv32ic.v:2492.3-2507.50"
  cell $mux $ternary$isa_rv32ic.v:2492$1122
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3964 [0]
    connect \B 1'1
    connect \S \spec_insn_sb_valid
    connect \Y $auto$wreduce.cc:454:run$3963 [0]
  end
  attribute \src "isa_rv32ic.v:2493.3-2507.50"
  cell $mux $ternary$isa_rv32ic.v:2493$1120
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3965 [0]
    connect \B 1'1
    connect \S \spec_insn_sh_valid
    connect \Y $auto$wreduce.cc:454:run$3964 [0]
  end
  attribute \src "isa_rv32ic.v:2494.3-2507.50"
  cell $mux $ternary$isa_rv32ic.v:2494$1118
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3966 [0]
    connect \B 1'1
    connect \S \spec_insn_sll_valid
    connect \Y $auto$wreduce.cc:454:run$3965 [0]
  end
  attribute \src "isa_rv32ic.v:2495.3-2507.50"
  cell $mux $ternary$isa_rv32ic.v:2495$1116
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3967 [0]
    connect \B 1'1
    connect \S \spec_insn_slli_valid
    connect \Y $auto$wreduce.cc:454:run$3966 [0]
  end
  attribute \src "isa_rv32ic.v:2496.3-2507.50"
  cell $mux $ternary$isa_rv32ic.v:2496$1114
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3968 [0]
    connect \B 1'1
    connect \S \spec_insn_slt_valid
    connect \Y $auto$wreduce.cc:454:run$3967 [0]
  end
  attribute \src "isa_rv32ic.v:2497.3-2507.50"
  cell $mux $ternary$isa_rv32ic.v:2497$1112
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3969 [0]
    connect \B 1'1
    connect \S \spec_insn_slti_valid
    connect \Y $auto$wreduce.cc:454:run$3968 [0]
  end
  attribute \src "isa_rv32ic.v:2498.3-2507.50"
  cell $mux $ternary$isa_rv32ic.v:2498$1110
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3970 [0]
    connect \B 1'1
    connect \S \spec_insn_sltiu_valid
    connect \Y $auto$wreduce.cc:454:run$3969 [0]
  end
  attribute \src "isa_rv32ic.v:2499.3-2507.50"
  cell $mux $ternary$isa_rv32ic.v:2499$1108
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3971 [0]
    connect \B 1'1
    connect \S \spec_insn_sltu_valid
    connect \Y $auto$wreduce.cc:454:run$3970 [0]
  end
  attribute \src "isa_rv32ic.v:2500.3-2507.50"
  cell $mux $ternary$isa_rv32ic.v:2500$1106
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3972 [0]
    connect \B 1'1
    connect \S \spec_insn_sra_valid
    connect \Y $auto$wreduce.cc:454:run$3971 [0]
  end
  attribute \src "isa_rv32ic.v:2501.3-2507.50"
  cell $mux $ternary$isa_rv32ic.v:2501$1104
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3973 [0]
    connect \B 1'1
    connect \S \spec_insn_srai_valid
    connect \Y $auto$wreduce.cc:454:run$3972 [0]
  end
  attribute \src "isa_rv32ic.v:2502.3-2507.50"
  cell $mux $ternary$isa_rv32ic.v:2502$1102
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3974 [0]
    connect \B 1'1
    connect \S \spec_insn_srl_valid
    connect \Y $auto$wreduce.cc:454:run$3973 [0]
  end
  attribute \src "isa_rv32ic.v:2503.3-2507.50"
  cell $mux $ternary$isa_rv32ic.v:2503$1100
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3975 [0]
    connect \B 1'1
    connect \S \spec_insn_srli_valid
    connect \Y $auto$wreduce.cc:454:run$3974 [0]
  end
  attribute \src "isa_rv32ic.v:2504.3-2507.50"
  cell $mux $ternary$isa_rv32ic.v:2504$1098
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3976 [0]
    connect \B 1'1
    connect \S \spec_insn_sub_valid
    connect \Y $auto$wreduce.cc:454:run$3975 [0]
  end
  attribute \src "isa_rv32ic.v:2505.3-2507.50"
  cell $mux $ternary$isa_rv32ic.v:2505$1096
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3977 [0]
    connect \B 1'1
    connect \S \spec_insn_sw_valid
    connect \Y $auto$wreduce.cc:454:run$3976 [0]
  end
  attribute \src "isa_rv32ic.v:2506.3-2507.50"
  cell $mux $ternary$isa_rv32ic.v:2506$1094
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3978 [0]
    connect \B 1'1
    connect \S \spec_insn_xor_valid
    connect \Y $auto$wreduce.cc:454:run$3977 [0]
  end
  attribute \src "isa_rv32ic.v:2507.3-2507.50"
  cell $mux $ternary$isa_rv32ic.v:2507$1092
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \spec_insn_xori_valid
    connect \Y $auto$wreduce.cc:454:run$3978 [0]
  end
  attribute \src "isa_rv32ic.v:2509.3-2570.49"
  cell $mux $ternary$isa_rv32ic.v:2509$1338
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3979 [0]
    connect \B \spec_insn_add_trap
    connect \S \spec_insn_add_valid
    connect \Y \spec_trap
  end
  attribute \src "isa_rv32ic.v:2510.3-2570.49"
  cell $mux $ternary$isa_rv32ic.v:2510$1336
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3980 [0]
    connect \B \spec_insn_addi_trap
    connect \S \spec_insn_addi_valid
    connect \Y $auto$wreduce.cc:454:run$3979 [0]
  end
  attribute \src "isa_rv32ic.v:2511.3-2570.49"
  cell $mux $ternary$isa_rv32ic.v:2511$1334
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3981 [0]
    connect \B \spec_insn_and_trap
    connect \S \spec_insn_and_valid
    connect \Y $auto$wreduce.cc:454:run$3980 [0]
  end
  attribute \src "isa_rv32ic.v:2512.3-2570.49"
  cell $mux $ternary$isa_rv32ic.v:2512$1332
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3982 [0]
    connect \B \spec_insn_andi_trap
    connect \S \spec_insn_andi_valid
    connect \Y $auto$wreduce.cc:454:run$3981 [0]
  end
  attribute \src "isa_rv32ic.v:2513.3-2570.49"
  cell $mux $ternary$isa_rv32ic.v:2513$1330
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3983 [0]
    connect \B \spec_insn_auipc_trap
    connect \S \spec_insn_auipc_valid
    connect \Y $auto$wreduce.cc:454:run$3982 [0]
  end
  attribute \src "isa_rv32ic.v:2514.3-2570.49"
  cell $mux $ternary$isa_rv32ic.v:2514$1328
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3984 [0]
    connect \B \spec_insn_beq_trap
    connect \S \spec_insn_beq_valid
    connect \Y $auto$wreduce.cc:454:run$3983 [0]
  end
  attribute \src "isa_rv32ic.v:2515.3-2570.49"
  cell $mux $ternary$isa_rv32ic.v:2515$1326
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3985 [0]
    connect \B \spec_insn_bge_trap
    connect \S \spec_insn_bge_valid
    connect \Y $auto$wreduce.cc:454:run$3984 [0]
  end
  attribute \src "isa_rv32ic.v:2516.3-2570.49"
  cell $mux $ternary$isa_rv32ic.v:2516$1324
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3986 [0]
    connect \B \spec_insn_bgeu_trap
    connect \S \spec_insn_bgeu_valid
    connect \Y $auto$wreduce.cc:454:run$3985 [0]
  end
  attribute \src "isa_rv32ic.v:2517.3-2570.49"
  cell $mux $ternary$isa_rv32ic.v:2517$1322
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3987 [0]
    connect \B \spec_insn_blt_trap
    connect \S \spec_insn_blt_valid
    connect \Y $auto$wreduce.cc:454:run$3986 [0]
  end
  attribute \src "isa_rv32ic.v:2518.3-2570.49"
  cell $mux $ternary$isa_rv32ic.v:2518$1320
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3988 [0]
    connect \B \spec_insn_bltu_trap
    connect \S \spec_insn_bltu_valid
    connect \Y $auto$wreduce.cc:454:run$3987 [0]
  end
  attribute \src "isa_rv32ic.v:2519.3-2570.49"
  cell $mux $ternary$isa_rv32ic.v:2519$1318
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3989 [0]
    connect \B \spec_insn_bne_trap
    connect \S \spec_insn_bne_valid
    connect \Y $auto$wreduce.cc:454:run$3988 [0]
  end
  attribute \src "isa_rv32ic.v:2520.3-2570.49"
  cell $mux $ternary$isa_rv32ic.v:2520$1316
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3990 [0]
    connect \B \spec_insn_c_add_trap
    connect \S \spec_insn_c_add_valid
    connect \Y $auto$wreduce.cc:454:run$3989 [0]
  end
  attribute \src "isa_rv32ic.v:2521.3-2570.49"
  cell $mux $ternary$isa_rv32ic.v:2521$1314
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3991 [0]
    connect \B \spec_insn_c_addi_trap
    connect \S \spec_insn_c_addi_valid
    connect \Y $auto$wreduce.cc:454:run$3990 [0]
  end
  attribute \src "isa_rv32ic.v:2522.3-2570.49"
  cell $mux $ternary$isa_rv32ic.v:2522$1312
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3992 [0]
    connect \B \spec_insn_c_addi16sp_trap
    connect \S \spec_insn_c_addi16sp_valid
    connect \Y $auto$wreduce.cc:454:run$3991 [0]
  end
  attribute \src "isa_rv32ic.v:2523.3-2570.49"
  cell $mux $ternary$isa_rv32ic.v:2523$1310
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3993 [0]
    connect \B \spec_insn_c_addi4spn_trap
    connect \S \spec_insn_c_addi4spn_valid
    connect \Y $auto$wreduce.cc:454:run$3992 [0]
  end
  attribute \src "isa_rv32ic.v:2524.3-2570.49"
  cell $mux $ternary$isa_rv32ic.v:2524$1308
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3994 [0]
    connect \B \spec_insn_c_and_trap
    connect \S \spec_insn_c_and_valid
    connect \Y $auto$wreduce.cc:454:run$3993 [0]
  end
  attribute \src "isa_rv32ic.v:2525.3-2570.49"
  cell $mux $ternary$isa_rv32ic.v:2525$1306
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3995 [0]
    connect \B \spec_insn_c_andi_trap
    connect \S \spec_insn_c_andi_valid
    connect \Y $auto$wreduce.cc:454:run$3994 [0]
  end
  attribute \src "isa_rv32ic.v:2526.3-2570.49"
  cell $mux $ternary$isa_rv32ic.v:2526$1304
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3996 [0]
    connect \B \spec_insn_c_beqz_trap
    connect \S \spec_insn_c_beqz_valid
    connect \Y $auto$wreduce.cc:454:run$3995 [0]
  end
  attribute \src "isa_rv32ic.v:2527.3-2570.49"
  cell $mux $ternary$isa_rv32ic.v:2527$1302
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3997 [0]
    connect \B \spec_insn_c_bnez_trap
    connect \S \spec_insn_c_bnez_valid
    connect \Y $auto$wreduce.cc:454:run$3996 [0]
  end
  attribute \src "isa_rv32ic.v:2528.3-2570.49"
  cell $mux $ternary$isa_rv32ic.v:2528$1300
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3998 [0]
    connect \B \spec_insn_c_j_trap
    connect \S \spec_insn_c_j_valid
    connect \Y $auto$wreduce.cc:454:run$3997 [0]
  end
  attribute \src "isa_rv32ic.v:2529.3-2570.49"
  cell $mux $ternary$isa_rv32ic.v:2529$1298
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3999 [0]
    connect \B \spec_insn_c_jal_trap
    connect \S \spec_insn_c_jal_valid
    connect \Y $auto$wreduce.cc:454:run$3998 [0]
  end
  attribute \src "isa_rv32ic.v:2530.3-2570.49"
  cell $mux $ternary$isa_rv32ic.v:2530$1296
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$4000 [0]
    connect \B \spec_insn_c_jalr_trap
    connect \S \spec_insn_c_jalr_valid
    connect \Y $auto$wreduce.cc:454:run$3999 [0]
  end
  attribute \src "isa_rv32ic.v:2531.3-2570.49"
  cell $mux $ternary$isa_rv32ic.v:2531$1294
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$4001 [0]
    connect \B \spec_insn_c_jr_trap
    connect \S \spec_insn_c_jr_valid
    connect \Y $auto$wreduce.cc:454:run$4000 [0]
  end
  attribute \src "isa_rv32ic.v:2532.3-2570.49"
  cell $mux $ternary$isa_rv32ic.v:2532$1292
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$4002 [0]
    connect \B \spec_insn_c_li_trap
    connect \S \spec_insn_c_li_valid
    connect \Y $auto$wreduce.cc:454:run$4001 [0]
  end
  attribute \src "isa_rv32ic.v:2533.3-2570.49"
  cell $mux $ternary$isa_rv32ic.v:2533$1290
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$4003 [0]
    connect \B \spec_insn_c_lui_trap
    connect \S \spec_insn_c_lui_valid
    connect \Y $auto$wreduce.cc:454:run$4002 [0]
  end
  attribute \src "isa_rv32ic.v:2534.3-2570.49"
  cell $mux $ternary$isa_rv32ic.v:2534$1288
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$4004 [0]
    connect \B \spec_insn_c_lw_trap
    connect \S \spec_insn_c_lw_valid
    connect \Y $auto$wreduce.cc:454:run$4003 [0]
  end
  attribute \src "isa_rv32ic.v:2535.3-2570.49"
  cell $mux $ternary$isa_rv32ic.v:2535$1286
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$4005 [0]
    connect \B \spec_insn_c_lwsp_trap
    connect \S \spec_insn_c_lwsp_valid
    connect \Y $auto$wreduce.cc:454:run$4004 [0]
  end
  attribute \src "isa_rv32ic.v:2536.3-2570.49"
  cell $mux $ternary$isa_rv32ic.v:2536$1284
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$4006 [0]
    connect \B \spec_insn_c_mv_trap
    connect \S \spec_insn_c_mv_valid
    connect \Y $auto$wreduce.cc:454:run$4005 [0]
  end
  attribute \src "isa_rv32ic.v:2537.3-2570.49"
  cell $mux $ternary$isa_rv32ic.v:2537$1282
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$4007 [0]
    connect \B \spec_insn_c_or_trap
    connect \S \spec_insn_c_or_valid
    connect \Y $auto$wreduce.cc:454:run$4006 [0]
  end
  attribute \src "isa_rv32ic.v:2538.3-2570.49"
  cell $mux $ternary$isa_rv32ic.v:2538$1280
    parameter \WIDTH 1
    connect \A $ternary$isa_rv32ic.v:2539$1278_Y [0]
    connect \B \spec_insn_c_slli_trap
    connect \S \spec_insn_c_slli_valid
    connect \Y $auto$wreduce.cc:454:run$4007 [0]
  end
  attribute \src "isa_rv32ic.v:2539.3-2570.49"
  cell $mux $ternary$isa_rv32ic.v:2539$1278
    parameter \WIDTH 1
    connect \A $ternary$isa_rv32ic.v:2540$1276_Y [0]
    connect \B \spec_insn_c_srai_trap
    connect \S \spec_insn_c_srai_valid
    connect \Y $ternary$isa_rv32ic.v:2539$1278_Y [0]
  end
  attribute \src "isa_rv32ic.v:2540.3-2570.49"
  cell $mux $ternary$isa_rv32ic.v:2540$1276
    parameter \WIDTH 1
    connect \A $ternary$isa_rv32ic.v:2541$1274_Y [0]
    connect \B \spec_insn_c_srli_trap
    connect \S \spec_insn_c_srli_valid
    connect \Y $ternary$isa_rv32ic.v:2540$1276_Y [0]
  end
  attribute \src "isa_rv32ic.v:2541.3-2570.49"
  cell $mux $ternary$isa_rv32ic.v:2541$1274
    parameter \WIDTH 1
    connect \A $ternary$isa_rv32ic.v:2542$1272_Y [0]
    connect \B \spec_insn_c_sub_trap
    connect \S \spec_insn_c_sub_valid
    connect \Y $ternary$isa_rv32ic.v:2541$1274_Y [0]
  end
  attribute \src "isa_rv32ic.v:2542.3-2570.49"
  cell $mux $ternary$isa_rv32ic.v:2542$1272
    parameter \WIDTH 1
    connect \A $ternary$isa_rv32ic.v:2543$1270_Y [0]
    connect \B \spec_insn_c_sw_trap
    connect \S \spec_insn_c_sw_valid
    connect \Y $ternary$isa_rv32ic.v:2542$1272_Y [0]
  end
  attribute \src "isa_rv32ic.v:2543.3-2570.49"
  cell $mux $ternary$isa_rv32ic.v:2543$1270
    parameter \WIDTH 1
    connect \A $ternary$isa_rv32ic.v:2544$1268_Y [0]
    connect \B \spec_insn_c_swsp_trap
    connect \S \spec_insn_c_swsp_valid
    connect \Y $ternary$isa_rv32ic.v:2543$1270_Y [0]
  end
  attribute \src "isa_rv32ic.v:2544.3-2570.49"
  cell $mux $ternary$isa_rv32ic.v:2544$1268
    parameter \WIDTH 1
    connect \A $ternary$isa_rv32ic.v:2545$1266_Y [0]
    connect \B \spec_insn_c_xor_trap
    connect \S \spec_insn_c_xor_valid
    connect \Y $ternary$isa_rv32ic.v:2544$1268_Y [0]
  end
  attribute \src "isa_rv32ic.v:2545.3-2570.49"
  cell $mux $ternary$isa_rv32ic.v:2545$1266
    parameter \WIDTH 1
    connect \A $ternary$isa_rv32ic.v:2546$1264_Y [0]
    connect \B \spec_insn_jal_trap
    connect \S \spec_insn_jal_valid
    connect \Y $ternary$isa_rv32ic.v:2545$1266_Y [0]
  end
  attribute \src "isa_rv32ic.v:2546.3-2570.49"
  cell $mux $ternary$isa_rv32ic.v:2546$1264
    parameter \WIDTH 1
    connect \A $ternary$isa_rv32ic.v:2547$1262_Y [0]
    connect \B \spec_insn_jalr_trap
    connect \S \spec_insn_jalr_valid
    connect \Y $ternary$isa_rv32ic.v:2546$1264_Y [0]
  end
  attribute \src "isa_rv32ic.v:2547.3-2570.49"
  cell $mux $ternary$isa_rv32ic.v:2547$1262
    parameter \WIDTH 1
    connect \A $ternary$isa_rv32ic.v:2548$1260_Y [0]
    connect \B \spec_insn_lb_trap
    connect \S \spec_insn_lb_valid
    connect \Y $ternary$isa_rv32ic.v:2547$1262_Y [0]
  end
  attribute \src "isa_rv32ic.v:2548.3-2570.49"
  cell $mux $ternary$isa_rv32ic.v:2548$1260
    parameter \WIDTH 1
    connect \A $ternary$isa_rv32ic.v:2549$1258_Y [0]
    connect \B \spec_insn_lbu_trap
    connect \S \spec_insn_lbu_valid
    connect \Y $ternary$isa_rv32ic.v:2548$1260_Y [0]
  end
  attribute \src "isa_rv32ic.v:2549.3-2570.49"
  cell $mux $ternary$isa_rv32ic.v:2549$1258
    parameter \WIDTH 1
    connect \A $ternary$isa_rv32ic.v:2550$1256_Y [0]
    connect \B \spec_insn_lh_trap
    connect \S \spec_insn_lh_valid
    connect \Y $ternary$isa_rv32ic.v:2549$1258_Y [0]
  end
  attribute \src "isa_rv32ic.v:2550.3-2570.49"
  cell $mux $ternary$isa_rv32ic.v:2550$1256
    parameter \WIDTH 1
    connect \A $ternary$isa_rv32ic.v:2551$1254_Y [0]
    connect \B \spec_insn_lhu_trap
    connect \S \spec_insn_lhu_valid
    connect \Y $ternary$isa_rv32ic.v:2550$1256_Y [0]
  end
  attribute \src "isa_rv32ic.v:2551.3-2570.49"
  cell $mux $ternary$isa_rv32ic.v:2551$1254
    parameter \WIDTH 1
    connect \A $ternary$isa_rv32ic.v:2552$1252_Y [0]
    connect \B \spec_insn_lui_trap
    connect \S \spec_insn_lui_valid
    connect \Y $ternary$isa_rv32ic.v:2551$1254_Y [0]
  end
  attribute \src "isa_rv32ic.v:2552.3-2570.49"
  cell $mux $ternary$isa_rv32ic.v:2552$1252
    parameter \WIDTH 1
    connect \A $ternary$isa_rv32ic.v:2553$1250_Y [0]
    connect \B \spec_insn_lw_trap
    connect \S \spec_insn_lw_valid
    connect \Y $ternary$isa_rv32ic.v:2552$1252_Y [0]
  end
  attribute \src "isa_rv32ic.v:2553.3-2570.49"
  cell $mux $ternary$isa_rv32ic.v:2553$1250
    parameter \WIDTH 1
    connect \A $ternary$isa_rv32ic.v:2554$1248_Y [0]
    connect \B \spec_insn_or_trap
    connect \S \spec_insn_or_valid
    connect \Y $ternary$isa_rv32ic.v:2553$1250_Y [0]
  end
  attribute \src "isa_rv32ic.v:2554.3-2570.49"
  cell $mux $ternary$isa_rv32ic.v:2554$1248
    parameter \WIDTH 1
    connect \A $ternary$isa_rv32ic.v:2555$1246_Y [0]
    connect \B \spec_insn_ori_trap
    connect \S \spec_insn_ori_valid
    connect \Y $ternary$isa_rv32ic.v:2554$1248_Y [0]
  end
  attribute \src "isa_rv32ic.v:2555.3-2570.49"
  cell $mux $ternary$isa_rv32ic.v:2555$1246
    parameter \WIDTH 1
    connect \A $ternary$isa_rv32ic.v:2556$1244_Y [0]
    connect \B \spec_insn_sb_trap
    connect \S \spec_insn_sb_valid
    connect \Y $ternary$isa_rv32ic.v:2555$1246_Y [0]
  end
  attribute \src "isa_rv32ic.v:2556.3-2570.49"
  cell $mux $ternary$isa_rv32ic.v:2556$1244
    parameter \WIDTH 1
    connect \A $ternary$isa_rv32ic.v:2557$1242_Y [0]
    connect \B \spec_insn_sh_trap
    connect \S \spec_insn_sh_valid
    connect \Y $ternary$isa_rv32ic.v:2556$1244_Y [0]
  end
  attribute \src "isa_rv32ic.v:2557.3-2570.49"
  cell $mux $ternary$isa_rv32ic.v:2557$1242
    parameter \WIDTH 1
    connect \A $ternary$isa_rv32ic.v:2558$1240_Y [0]
    connect \B \spec_insn_sll_trap
    connect \S \spec_insn_sll_valid
    connect \Y $ternary$isa_rv32ic.v:2557$1242_Y [0]
  end
  attribute \src "isa_rv32ic.v:2558.3-2570.49"
  cell $mux $ternary$isa_rv32ic.v:2558$1240
    parameter \WIDTH 1
    connect \A $ternary$isa_rv32ic.v:2559$1238_Y [0]
    connect \B \spec_insn_slli_trap
    connect \S \spec_insn_slli_valid
    connect \Y $ternary$isa_rv32ic.v:2558$1240_Y [0]
  end
  attribute \src "isa_rv32ic.v:2559.3-2570.49"
  cell $mux $ternary$isa_rv32ic.v:2559$1238
    parameter \WIDTH 1
    connect \A $ternary$isa_rv32ic.v:2560$1236_Y [0]
    connect \B \spec_insn_slt_trap
    connect \S \spec_insn_slt_valid
    connect \Y $ternary$isa_rv32ic.v:2559$1238_Y [0]
  end
  attribute \src "isa_rv32ic.v:2560.3-2570.49"
  cell $mux $ternary$isa_rv32ic.v:2560$1236
    parameter \WIDTH 1
    connect \A $ternary$isa_rv32ic.v:2561$1234_Y [0]
    connect \B \spec_insn_slti_trap
    connect \S \spec_insn_slti_valid
    connect \Y $ternary$isa_rv32ic.v:2560$1236_Y [0]
  end
  attribute \src "isa_rv32ic.v:2561.3-2570.49"
  cell $mux $ternary$isa_rv32ic.v:2561$1234
    parameter \WIDTH 1
    connect \A $ternary$isa_rv32ic.v:2562$1232_Y [0]
    connect \B \spec_insn_sltiu_trap
    connect \S \spec_insn_sltiu_valid
    connect \Y $ternary$isa_rv32ic.v:2561$1234_Y [0]
  end
  attribute \src "isa_rv32ic.v:2562.3-2570.49"
  cell $mux $ternary$isa_rv32ic.v:2562$1232
    parameter \WIDTH 1
    connect \A $ternary$isa_rv32ic.v:2563$1230_Y [0]
    connect \B \spec_insn_sltu_trap
    connect \S \spec_insn_sltu_valid
    connect \Y $ternary$isa_rv32ic.v:2562$1232_Y [0]
  end
  attribute \src "isa_rv32ic.v:2563.3-2570.49"
  cell $mux $ternary$isa_rv32ic.v:2563$1230
    parameter \WIDTH 1
    connect \A $ternary$isa_rv32ic.v:2564$1228_Y [0]
    connect \B \spec_insn_sra_trap
    connect \S \spec_insn_sra_valid
    connect \Y $ternary$isa_rv32ic.v:2563$1230_Y [0]
  end
  attribute \src "isa_rv32ic.v:2564.3-2570.49"
  cell $mux $ternary$isa_rv32ic.v:2564$1228
    parameter \WIDTH 1
    connect \A $ternary$isa_rv32ic.v:2565$1226_Y [0]
    connect \B \spec_insn_srai_trap
    connect \S \spec_insn_srai_valid
    connect \Y $ternary$isa_rv32ic.v:2564$1228_Y [0]
  end
  attribute \src "isa_rv32ic.v:2565.3-2570.49"
  cell $mux $ternary$isa_rv32ic.v:2565$1226
    parameter \WIDTH 1
    connect \A $ternary$isa_rv32ic.v:2566$1224_Y [0]
    connect \B \spec_insn_srl_trap
    connect \S \spec_insn_srl_valid
    connect \Y $ternary$isa_rv32ic.v:2565$1226_Y [0]
  end
  attribute \src "isa_rv32ic.v:2566.3-2570.49"
  cell $mux $ternary$isa_rv32ic.v:2566$1224
    parameter \WIDTH 1
    connect \A $ternary$isa_rv32ic.v:2567$1222_Y [0]
    connect \B \spec_insn_srli_trap
    connect \S \spec_insn_srli_valid
    connect \Y $ternary$isa_rv32ic.v:2566$1224_Y [0]
  end
  attribute \src "isa_rv32ic.v:2567.3-2570.49"
  cell $mux $ternary$isa_rv32ic.v:2567$1222
    parameter \WIDTH 1
    connect \A $ternary$isa_rv32ic.v:2568$1220_Y [0]
    connect \B \spec_insn_sub_trap
    connect \S \spec_insn_sub_valid
    connect \Y $ternary$isa_rv32ic.v:2567$1222_Y [0]
  end
  attribute \src "isa_rv32ic.v:2568.3-2570.49"
  cell $mux $ternary$isa_rv32ic.v:2568$1220
    parameter \WIDTH 1
    connect \A $ternary$isa_rv32ic.v:2569$1218_Y [0]
    connect \B \spec_insn_sw_trap
    connect \S \spec_insn_sw_valid
    connect \Y $ternary$isa_rv32ic.v:2568$1220_Y [0]
  end
  attribute \src "isa_rv32ic.v:2569.3-2570.49"
  cell $mux $ternary$isa_rv32ic.v:2569$1218
    parameter \WIDTH 1
    connect \A $ternary$isa_rv32ic.v:2570$1216_Y [0]
    connect \B \spec_insn_xor_trap
    connect \S \spec_insn_xor_valid
    connect \Y $ternary$isa_rv32ic.v:2569$1218_Y [0]
  end
  attribute \src "isa_rv32ic.v:2570.3-2570.49"
  cell $mux $ternary$isa_rv32ic.v:2570$1216
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \spec_insn_xori_trap
    connect \S \spec_insn_xori_valid
    connect \Y $ternary$isa_rv32ic.v:2570$1216_Y [0]
  end
  attribute \src "isa_rv32ic.v:2572.3-2633.53"
  cell $mux $ternary$isa_rv32ic.v:2572$1462
    parameter \WIDTH 5
    connect \A $auto$wreduce.cc:454:run$4008 [4:0]
    connect \B \spec_insn_add_rs1_addr
    connect \S \spec_insn_add_valid
    connect \Y \spec_rs1_addr
  end
  attribute \src "isa_rv32ic.v:2573.3-2633.53"
  cell $mux $ternary$isa_rv32ic.v:2573$1460
    parameter \WIDTH 5
    connect \A $auto$wreduce.cc:454:run$4009 [4:0]
    connect \B \spec_insn_addi_rs1_addr
    connect \S \spec_insn_addi_valid
    connect \Y $auto$wreduce.cc:454:run$4008 [4:0]
  end
  attribute \src "isa_rv32ic.v:2574.3-2633.53"
  cell $mux $ternary$isa_rv32ic.v:2574$1458
    parameter \WIDTH 5
    connect \A $auto$wreduce.cc:454:run$4010 [4:0]
    connect \B \spec_insn_and_rs1_addr
    connect \S \spec_insn_and_valid
    connect \Y $auto$wreduce.cc:454:run$4009 [4:0]
  end
  attribute \src "isa_rv32ic.v:2575.3-2633.53"
  cell $mux $ternary$isa_rv32ic.v:2575$1456
    parameter \WIDTH 5
    connect \A $auto$wreduce.cc:454:run$4011 [4:0]
    connect \B \spec_insn_andi_rs1_addr
    connect \S \spec_insn_andi_valid
    connect \Y $auto$wreduce.cc:454:run$4010 [4:0]
  end
  attribute \src "isa_rv32ic.v:2576.3-2633.53"
  cell $mux $ternary$isa_rv32ic.v:2576$1454
    parameter \WIDTH 5
    connect \A $auto$wreduce.cc:454:run$4012 [4:0]
    connect \B \spec_insn_auipc_rs1_addr
    connect \S \spec_insn_auipc_valid
    connect \Y $auto$wreduce.cc:454:run$4011 [4:0]
  end
  attribute \src "isa_rv32ic.v:2577.3-2633.53"
  cell $mux $ternary$isa_rv32ic.v:2577$1452
    parameter \WIDTH 5
    connect \A $auto$wreduce.cc:454:run$4013 [4:0]
    connect \B \spec_insn_beq_rs1_addr
    connect \S \spec_insn_beq_valid
    connect \Y $auto$wreduce.cc:454:run$4012 [4:0]
  end
  attribute \src "isa_rv32ic.v:2578.3-2633.53"
  cell $mux $ternary$isa_rv32ic.v:2578$1450
    parameter \WIDTH 5
    connect \A $auto$wreduce.cc:454:run$4014 [4:0]
    connect \B \spec_insn_bge_rs1_addr
    connect \S \spec_insn_bge_valid
    connect \Y $auto$wreduce.cc:454:run$4013 [4:0]
  end
  attribute \src "isa_rv32ic.v:2579.3-2633.53"
  cell $mux $ternary$isa_rv32ic.v:2579$1448
    parameter \WIDTH 5
    connect \A $auto$wreduce.cc:454:run$4015 [4:0]
    connect \B \spec_insn_bgeu_rs1_addr
    connect \S \spec_insn_bgeu_valid
    connect \Y $auto$wreduce.cc:454:run$4014 [4:0]
  end
  attribute \src "isa_rv32ic.v:2580.3-2633.53"
  cell $mux $ternary$isa_rv32ic.v:2580$1446
    parameter \WIDTH 5
    connect \A $auto$wreduce.cc:454:run$4016 [4:0]
    connect \B \spec_insn_blt_rs1_addr
    connect \S \spec_insn_blt_valid
    connect \Y $auto$wreduce.cc:454:run$4015 [4:0]
  end
  attribute \src "isa_rv32ic.v:2581.3-2633.53"
  cell $mux $ternary$isa_rv32ic.v:2581$1444
    parameter \WIDTH 5
    connect \A $auto$wreduce.cc:454:run$4017 [4:0]
    connect \B \spec_insn_bltu_rs1_addr
    connect \S \spec_insn_bltu_valid
    connect \Y $auto$wreduce.cc:454:run$4016 [4:0]
  end
  attribute \src "isa_rv32ic.v:2582.3-2633.53"
  cell $mux $ternary$isa_rv32ic.v:2582$1442
    parameter \WIDTH 5
    connect \A $auto$wreduce.cc:454:run$4018 [4:0]
    connect \B \spec_insn_bne_rs1_addr
    connect \S \spec_insn_bne_valid
    connect \Y $auto$wreduce.cc:454:run$4017 [4:0]
  end
  attribute \src "isa_rv32ic.v:2583.3-2633.53"
  cell $mux $ternary$isa_rv32ic.v:2583$1440
    parameter \WIDTH 5
    connect \A $auto$wreduce.cc:454:run$4019 [4:0]
    connect \B \spec_insn_c_add_rs1_addr
    connect \S \spec_insn_c_add_valid
    connect \Y $auto$wreduce.cc:454:run$4018 [4:0]
  end
  attribute \src "isa_rv32ic.v:2584.3-2633.53"
  cell $mux $ternary$isa_rv32ic.v:2584$1438
    parameter \WIDTH 5
    connect \A $auto$wreduce.cc:454:run$4020 [4:0]
    connect \B \spec_insn_c_addi_rs1_addr
    connect \S \spec_insn_c_addi_valid
    connect \Y $auto$wreduce.cc:454:run$4019 [4:0]
  end
  attribute \src "isa_rv32ic.v:2585.3-2633.53"
  cell $mux $ternary$isa_rv32ic.v:2585$1436
    parameter \WIDTH 5
    connect \A $auto$wreduce.cc:454:run$4021 [4:0]
    connect \B \spec_insn_c_addi16sp_rs1_addr
    connect \S \spec_insn_c_addi16sp_valid
    connect \Y $auto$wreduce.cc:454:run$4020 [4:0]
  end
  attribute \src "isa_rv32ic.v:2586.3-2633.53"
  cell $mux $ternary$isa_rv32ic.v:2586$1434
    parameter \WIDTH 5
    connect \A $auto$wreduce.cc:454:run$4022 [4:0]
    connect \B \spec_insn_c_addi4spn_rs1_addr
    connect \S \spec_insn_c_addi4spn_valid
    connect \Y $auto$wreduce.cc:454:run$4021 [4:0]
  end
  attribute \src "isa_rv32ic.v:2587.3-2633.53"
  cell $mux $ternary$isa_rv32ic.v:2587$1432
    parameter \WIDTH 5
    connect \A $auto$wreduce.cc:454:run$4023 [4:0]
    connect \B \spec_insn_c_and_rs1_addr
    connect \S \spec_insn_c_and_valid
    connect \Y $auto$wreduce.cc:454:run$4022 [4:0]
  end
  attribute \src "isa_rv32ic.v:2588.3-2633.53"
  cell $mux $ternary$isa_rv32ic.v:2588$1430
    parameter \WIDTH 5
    connect \A $auto$wreduce.cc:454:run$4024 [4:0]
    connect \B \spec_insn_c_andi_rs1_addr
    connect \S \spec_insn_c_andi_valid
    connect \Y $auto$wreduce.cc:454:run$4023 [4:0]
  end
  attribute \src "isa_rv32ic.v:2589.3-2633.53"
  cell $mux $ternary$isa_rv32ic.v:2589$1428
    parameter \WIDTH 5
    connect \A $auto$wreduce.cc:454:run$4025 [4:0]
    connect \B \spec_insn_c_beqz_rs1_addr
    connect \S \spec_insn_c_beqz_valid
    connect \Y $auto$wreduce.cc:454:run$4024 [4:0]
  end
  attribute \src "isa_rv32ic.v:2590.3-2633.53"
  cell $mux $ternary$isa_rv32ic.v:2590$1426
    parameter \WIDTH 5
    connect \A $auto$wreduce.cc:454:run$4026 [4:0]
    connect \B \spec_insn_c_bnez_rs1_addr
    connect \S \spec_insn_c_bnez_valid
    connect \Y $auto$wreduce.cc:454:run$4025 [4:0]
  end
  attribute \src "isa_rv32ic.v:2591.3-2633.53"
  cell $mux $ternary$isa_rv32ic.v:2591$1424
    parameter \WIDTH 5
    connect \A $auto$wreduce.cc:454:run$4027 [4:0]
    connect \B \spec_insn_c_j_rs1_addr
    connect \S \spec_insn_c_j_valid
    connect \Y $auto$wreduce.cc:454:run$4026 [4:0]
  end
  attribute \src "isa_rv32ic.v:2592.3-2633.53"
  cell $mux $ternary$isa_rv32ic.v:2592$1422
    parameter \WIDTH 5
    connect \A $auto$wreduce.cc:454:run$4028 [4:0]
    connect \B \spec_insn_c_jal_rs1_addr
    connect \S \spec_insn_c_jal_valid
    connect \Y $auto$wreduce.cc:454:run$4027 [4:0]
  end
  attribute \src "isa_rv32ic.v:2593.3-2633.53"
  cell $mux $ternary$isa_rv32ic.v:2593$1420
    parameter \WIDTH 5
    connect \A $auto$wreduce.cc:454:run$4029 [4:0]
    connect \B \spec_insn_c_jalr_rs1_addr
    connect \S \spec_insn_c_jalr_valid
    connect \Y $auto$wreduce.cc:454:run$4028 [4:0]
  end
  attribute \src "isa_rv32ic.v:2594.3-2633.53"
  cell $mux $ternary$isa_rv32ic.v:2594$1418
    parameter \WIDTH 5
    connect \A $auto$wreduce.cc:454:run$4030 [4:0]
    connect \B \spec_insn_c_jr_rs1_addr
    connect \S \spec_insn_c_jr_valid
    connect \Y $auto$wreduce.cc:454:run$4029 [4:0]
  end
  attribute \src "isa_rv32ic.v:2595.3-2633.53"
  cell $mux $ternary$isa_rv32ic.v:2595$1416
    parameter \WIDTH 5
    connect \A $auto$wreduce.cc:454:run$4031 [4:0]
    connect \B \spec_insn_c_li_rs1_addr
    connect \S \spec_insn_c_li_valid
    connect \Y $auto$wreduce.cc:454:run$4030 [4:0]
  end
  attribute \src "isa_rv32ic.v:2596.3-2633.53"
  cell $mux $ternary$isa_rv32ic.v:2596$1414
    parameter \WIDTH 5
    connect \A $auto$wreduce.cc:454:run$4032 [4:0]
    connect \B \spec_insn_c_lui_rs1_addr
    connect \S \spec_insn_c_lui_valid
    connect \Y $auto$wreduce.cc:454:run$4031 [4:0]
  end
  attribute \src "isa_rv32ic.v:2597.3-2633.53"
  cell $mux $ternary$isa_rv32ic.v:2597$1412
    parameter \WIDTH 5
    connect \A $auto$wreduce.cc:454:run$4033 [4:0]
    connect \B \spec_insn_c_lw_rs1_addr
    connect \S \spec_insn_c_lw_valid
    connect \Y $auto$wreduce.cc:454:run$4032 [4:0]
  end
  attribute \src "isa_rv32ic.v:2598.3-2633.53"
  cell $mux $ternary$isa_rv32ic.v:2598$1410
    parameter \WIDTH 5
    connect \A $auto$wreduce.cc:454:run$4034 [4:0]
    connect \B \spec_insn_c_lwsp_rs1_addr
    connect \S \spec_insn_c_lwsp_valid
    connect \Y $auto$wreduce.cc:454:run$4033 [4:0]
  end
  attribute \src "isa_rv32ic.v:2599.3-2633.53"
  cell $mux $ternary$isa_rv32ic.v:2599$1408
    parameter \WIDTH 5
    connect \A $auto$wreduce.cc:454:run$4035 [4:0]
    connect \B \spec_insn_c_mv_rs1_addr
    connect \S \spec_insn_c_mv_valid
    connect \Y $auto$wreduce.cc:454:run$4034 [4:0]
  end
  attribute \src "isa_rv32ic.v:2600.3-2633.53"
  cell $mux $ternary$isa_rv32ic.v:2600$1406
    parameter \WIDTH 5
    connect \A $auto$wreduce.cc:454:run$4036 [4:0]
    connect \B \spec_insn_c_or_rs1_addr
    connect \S \spec_insn_c_or_valid
    connect \Y $auto$wreduce.cc:454:run$4035 [4:0]
  end
  attribute \src "isa_rv32ic.v:2601.3-2633.53"
  cell $mux $ternary$isa_rv32ic.v:2601$1404
    parameter \WIDTH 5
    connect \A $auto$wreduce.cc:454:run$4037 [4:0]
    connect \B \spec_insn_c_slli_rs1_addr
    connect \S \spec_insn_c_slli_valid
    connect \Y $auto$wreduce.cc:454:run$4036 [4:0]
  end
  attribute \src "isa_rv32ic.v:2602.3-2633.53"
  cell $mux $ternary$isa_rv32ic.v:2602$1402
    parameter \WIDTH 5
    connect \A $auto$wreduce.cc:454:run$4038 [4:0]
    connect \B \spec_insn_c_srai_rs1_addr
    connect \S \spec_insn_c_srai_valid
    connect \Y $auto$wreduce.cc:454:run$4037 [4:0]
  end
  attribute \src "isa_rv32ic.v:2603.3-2633.53"
  cell $mux $ternary$isa_rv32ic.v:2603$1400
    parameter \WIDTH 5
    connect \A $auto$wreduce.cc:454:run$4039 [4:0]
    connect \B \spec_insn_c_srli_rs1_addr
    connect \S \spec_insn_c_srli_valid
    connect \Y $auto$wreduce.cc:454:run$4038 [4:0]
  end
  attribute \src "isa_rv32ic.v:2604.3-2633.53"
  cell $mux $ternary$isa_rv32ic.v:2604$1398
    parameter \WIDTH 5
    connect \A $auto$wreduce.cc:454:run$4040 [4:0]
    connect \B \spec_insn_c_sub_rs1_addr
    connect \S \spec_insn_c_sub_valid
    connect \Y $auto$wreduce.cc:454:run$4039 [4:0]
  end
  attribute \src "isa_rv32ic.v:2605.3-2633.53"
  cell $mux $ternary$isa_rv32ic.v:2605$1396
    parameter \WIDTH 5
    connect \A $auto$wreduce.cc:454:run$4041 [4:0]
    connect \B \spec_insn_c_sw_rs1_addr
    connect \S \spec_insn_c_sw_valid
    connect \Y $auto$wreduce.cc:454:run$4040 [4:0]
  end
  attribute \src "isa_rv32ic.v:2606.3-2633.53"
  cell $mux $ternary$isa_rv32ic.v:2606$1394
    parameter \WIDTH 5
    connect \A $auto$wreduce.cc:454:run$4042 [4:0]
    connect \B \spec_insn_c_swsp_rs1_addr
    connect \S \spec_insn_c_swsp_valid
    connect \Y $auto$wreduce.cc:454:run$4041 [4:0]
  end
  attribute \src "isa_rv32ic.v:2607.3-2633.53"
  cell $mux $ternary$isa_rv32ic.v:2607$1392
    parameter \WIDTH 5
    connect \A $auto$wreduce.cc:454:run$4043 [4:0]
    connect \B \spec_insn_c_xor_rs1_addr
    connect \S \spec_insn_c_xor_valid
    connect \Y $auto$wreduce.cc:454:run$4042 [4:0]
  end
  attribute \src "isa_rv32ic.v:2608.3-2633.53"
  cell $mux $ternary$isa_rv32ic.v:2608$1390
    parameter \WIDTH 5
    connect \A $auto$wreduce.cc:454:run$4044 [4:0]
    connect \B \spec_insn_jal_rs1_addr
    connect \S \spec_insn_jal_valid
    connect \Y $auto$wreduce.cc:454:run$4043 [4:0]
  end
  attribute \src "isa_rv32ic.v:2609.3-2633.53"
  cell $mux $ternary$isa_rv32ic.v:2609$1388
    parameter \WIDTH 5
    connect \A $auto$wreduce.cc:454:run$4045 [4:0]
    connect \B \spec_insn_jalr_rs1_addr
    connect \S \spec_insn_jalr_valid
    connect \Y $auto$wreduce.cc:454:run$4044 [4:0]
  end
  attribute \src "isa_rv32ic.v:2610.3-2633.53"
  cell $mux $ternary$isa_rv32ic.v:2610$1386
    parameter \WIDTH 5
    connect \A $auto$wreduce.cc:454:run$4046 [4:0]
    connect \B \spec_insn_lb_rs1_addr
    connect \S \spec_insn_lb_valid
    connect \Y $auto$wreduce.cc:454:run$4045 [4:0]
  end
  attribute \src "isa_rv32ic.v:2611.3-2633.53"
  cell $mux $ternary$isa_rv32ic.v:2611$1384
    parameter \WIDTH 5
    connect \A $auto$wreduce.cc:454:run$4047 [4:0]
    connect \B \spec_insn_lbu_rs1_addr
    connect \S \spec_insn_lbu_valid
    connect \Y $auto$wreduce.cc:454:run$4046 [4:0]
  end
  attribute \src "isa_rv32ic.v:2612.3-2633.53"
  cell $mux $ternary$isa_rv32ic.v:2612$1382
    parameter \WIDTH 5
    connect \A $auto$wreduce.cc:454:run$4048 [4:0]
    connect \B \spec_insn_lh_rs1_addr
    connect \S \spec_insn_lh_valid
    connect \Y $auto$wreduce.cc:454:run$4047 [4:0]
  end
  attribute \src "isa_rv32ic.v:2613.3-2633.53"
  cell $mux $ternary$isa_rv32ic.v:2613$1380
    parameter \WIDTH 5
    connect \A $auto$wreduce.cc:454:run$4049 [4:0]
    connect \B \spec_insn_lhu_rs1_addr
    connect \S \spec_insn_lhu_valid
    connect \Y $auto$wreduce.cc:454:run$4048 [4:0]
  end
  attribute \src "isa_rv32ic.v:2614.3-2633.53"
  cell $mux $ternary$isa_rv32ic.v:2614$1378
    parameter \WIDTH 5
    connect \A $auto$wreduce.cc:454:run$4050 [4:0]
    connect \B \spec_insn_lui_rs1_addr
    connect \S \spec_insn_lui_valid
    connect \Y $auto$wreduce.cc:454:run$4049 [4:0]
  end
  attribute \src "isa_rv32ic.v:2615.3-2633.53"
  cell $mux $ternary$isa_rv32ic.v:2615$1376
    parameter \WIDTH 5
    connect \A $auto$wreduce.cc:454:run$4051 [4:0]
    connect \B \spec_insn_lw_rs1_addr
    connect \S \spec_insn_lw_valid
    connect \Y $auto$wreduce.cc:454:run$4050 [4:0]
  end
  attribute \src "isa_rv32ic.v:2616.3-2633.53"
  cell $mux $ternary$isa_rv32ic.v:2616$1374
    parameter \WIDTH 5
    connect \A $auto$wreduce.cc:454:run$4052 [4:0]
    connect \B \spec_insn_or_rs1_addr
    connect \S \spec_insn_or_valid
    connect \Y $auto$wreduce.cc:454:run$4051 [4:0]
  end
  attribute \src "isa_rv32ic.v:2617.3-2633.53"
  cell $mux $ternary$isa_rv32ic.v:2617$1372
    parameter \WIDTH 5
    connect \A $auto$wreduce.cc:454:run$4053 [4:0]
    connect \B \spec_insn_ori_rs1_addr
    connect \S \spec_insn_ori_valid
    connect \Y $auto$wreduce.cc:454:run$4052 [4:0]
  end
  attribute \src "isa_rv32ic.v:2618.3-2633.53"
  cell $mux $ternary$isa_rv32ic.v:2618$1370
    parameter \WIDTH 5
    connect \A $auto$wreduce.cc:454:run$4054 [4:0]
    connect \B \spec_insn_sb_rs1_addr
    connect \S \spec_insn_sb_valid
    connect \Y $auto$wreduce.cc:454:run$4053 [4:0]
  end
  attribute \src "isa_rv32ic.v:2619.3-2633.53"
  cell $mux $ternary$isa_rv32ic.v:2619$1368
    parameter \WIDTH 5
    connect \A $auto$wreduce.cc:454:run$4055 [4:0]
    connect \B \spec_insn_sh_rs1_addr
    connect \S \spec_insn_sh_valid
    connect \Y $auto$wreduce.cc:454:run$4054 [4:0]
  end
  attribute \src "isa_rv32ic.v:2620.3-2633.53"
  cell $mux $ternary$isa_rv32ic.v:2620$1366
    parameter \WIDTH 5
    connect \A $auto$wreduce.cc:454:run$4056 [4:0]
    connect \B \spec_insn_sll_rs1_addr
    connect \S \spec_insn_sll_valid
    connect \Y $auto$wreduce.cc:454:run$4055 [4:0]
  end
  attribute \src "isa_rv32ic.v:2621.3-2633.53"
  cell $mux $ternary$isa_rv32ic.v:2621$1364
    parameter \WIDTH 5
    connect \A $auto$wreduce.cc:454:run$4057 [4:0]
    connect \B \spec_insn_slli_rs1_addr
    connect \S \spec_insn_slli_valid
    connect \Y $auto$wreduce.cc:454:run$4056 [4:0]
  end
  attribute \src "isa_rv32ic.v:2622.3-2633.53"
  cell $mux $ternary$isa_rv32ic.v:2622$1362
    parameter \WIDTH 5
    connect \A $auto$wreduce.cc:454:run$4058 [4:0]
    connect \B \spec_insn_slt_rs1_addr
    connect \S \spec_insn_slt_valid
    connect \Y $auto$wreduce.cc:454:run$4057 [4:0]
  end
  attribute \src "isa_rv32ic.v:2623.3-2633.53"
  cell $mux $ternary$isa_rv32ic.v:2623$1360
    parameter \WIDTH 5
    connect \A $auto$wreduce.cc:454:run$4059 [4:0]
    connect \B \spec_insn_slti_rs1_addr
    connect \S \spec_insn_slti_valid
    connect \Y $auto$wreduce.cc:454:run$4058 [4:0]
  end
  attribute \src "isa_rv32ic.v:2624.3-2633.53"
  cell $mux $ternary$isa_rv32ic.v:2624$1358
    parameter \WIDTH 5
    connect \A $auto$wreduce.cc:454:run$4060 [4:0]
    connect \B \spec_insn_sltiu_rs1_addr
    connect \S \spec_insn_sltiu_valid
    connect \Y $auto$wreduce.cc:454:run$4059 [4:0]
  end
  attribute \src "isa_rv32ic.v:2625.3-2633.53"
  cell $mux $ternary$isa_rv32ic.v:2625$1356
    parameter \WIDTH 5
    connect \A $auto$wreduce.cc:454:run$4061 [4:0]
    connect \B \spec_insn_sltu_rs1_addr
    connect \S \spec_insn_sltu_valid
    connect \Y $auto$wreduce.cc:454:run$4060 [4:0]
  end
  attribute \src "isa_rv32ic.v:2626.3-2633.53"
  cell $mux $ternary$isa_rv32ic.v:2626$1354
    parameter \WIDTH 5
    connect \A $auto$wreduce.cc:454:run$4062 [4:0]
    connect \B \spec_insn_sra_rs1_addr
    connect \S \spec_insn_sra_valid
    connect \Y $auto$wreduce.cc:454:run$4061 [4:0]
  end
  attribute \src "isa_rv32ic.v:2627.3-2633.53"
  cell $mux $ternary$isa_rv32ic.v:2627$1352
    parameter \WIDTH 5
    connect \A $auto$wreduce.cc:454:run$4063 [4:0]
    connect \B \spec_insn_srai_rs1_addr
    connect \S \spec_insn_srai_valid
    connect \Y $auto$wreduce.cc:454:run$4062 [4:0]
  end
  attribute \src "isa_rv32ic.v:2628.3-2633.53"
  cell $mux $ternary$isa_rv32ic.v:2628$1350
    parameter \WIDTH 5
    connect \A $auto$wreduce.cc:454:run$4064 [4:0]
    connect \B \spec_insn_srl_rs1_addr
    connect \S \spec_insn_srl_valid
    connect \Y $auto$wreduce.cc:454:run$4063 [4:0]
  end
  attribute \src "isa_rv32ic.v:2629.3-2633.53"
  cell $mux $ternary$isa_rv32ic.v:2629$1348
    parameter \WIDTH 5
    connect \A $auto$wreduce.cc:454:run$4065 [4:0]
    connect \B \spec_insn_srli_rs1_addr
    connect \S \spec_insn_srli_valid
    connect \Y $auto$wreduce.cc:454:run$4064 [4:0]
  end
  attribute \src "isa_rv32ic.v:2630.3-2633.53"
  cell $mux $ternary$isa_rv32ic.v:2630$1346
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2631$1344_Y [4:0]
    connect \B \spec_insn_sub_rs1_addr
    connect \S \spec_insn_sub_valid
    connect \Y $auto$wreduce.cc:454:run$4065 [4:0]
  end
  attribute \src "isa_rv32ic.v:2631.3-2633.53"
  cell $mux $ternary$isa_rv32ic.v:2631$1344
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2632$1342_Y [4:0]
    connect \B \spec_insn_sw_rs1_addr
    connect \S \spec_insn_sw_valid
    connect \Y $ternary$isa_rv32ic.v:2631$1344_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2632.3-2633.53"
  cell $mux $ternary$isa_rv32ic.v:2632$1342
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2633$1340_Y [4:0]
    connect \B \spec_insn_xor_rs1_addr
    connect \S \spec_insn_xor_valid
    connect \Y $ternary$isa_rv32ic.v:2632$1342_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2633.3-2633.53"
  cell $mux $ternary$isa_rv32ic.v:2633$1340
    parameter \WIDTH 5
    connect \A 5'00000
    connect \B \spec_insn_xori_rs1_addr
    connect \S \spec_insn_xori_valid
    connect \Y $ternary$isa_rv32ic.v:2633$1340_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2635.3-2696.53"
  cell $mux $ternary$isa_rv32ic.v:2635$1586
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2636$1584_Y [4:0]
    connect \B \spec_insn_add_rs2_addr
    connect \S \spec_insn_add_valid
    connect \Y \spec_rs2_addr
  end
  attribute \src "isa_rv32ic.v:2636.3-2696.53"
  cell $mux $ternary$isa_rv32ic.v:2636$1584
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2637$1582_Y [4:0]
    connect \B \spec_insn_addi_rs2_addr
    connect \S \spec_insn_addi_valid
    connect \Y $ternary$isa_rv32ic.v:2636$1584_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2637.3-2696.53"
  cell $mux $ternary$isa_rv32ic.v:2637$1582
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2638$1580_Y [4:0]
    connect \B \spec_insn_and_rs2_addr
    connect \S \spec_insn_and_valid
    connect \Y $ternary$isa_rv32ic.v:2637$1582_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2638.3-2696.53"
  cell $mux $ternary$isa_rv32ic.v:2638$1580
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2639$1578_Y [4:0]
    connect \B \spec_insn_andi_rs2_addr
    connect \S \spec_insn_andi_valid
    connect \Y $ternary$isa_rv32ic.v:2638$1580_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2639.3-2696.53"
  cell $mux $ternary$isa_rv32ic.v:2639$1578
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2640$1576_Y [4:0]
    connect \B \spec_insn_auipc_rs2_addr
    connect \S \spec_insn_auipc_valid
    connect \Y $ternary$isa_rv32ic.v:2639$1578_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2640.3-2696.53"
  cell $mux $ternary$isa_rv32ic.v:2640$1576
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2641$1574_Y [4:0]
    connect \B \spec_insn_beq_rs2_addr
    connect \S \spec_insn_beq_valid
    connect \Y $ternary$isa_rv32ic.v:2640$1576_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2641.3-2696.53"
  cell $mux $ternary$isa_rv32ic.v:2641$1574
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2642$1572_Y [4:0]
    connect \B \spec_insn_bge_rs2_addr
    connect \S \spec_insn_bge_valid
    connect \Y $ternary$isa_rv32ic.v:2641$1574_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2642.3-2696.53"
  cell $mux $ternary$isa_rv32ic.v:2642$1572
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2643$1570_Y [4:0]
    connect \B \spec_insn_bgeu_rs2_addr
    connect \S \spec_insn_bgeu_valid
    connect \Y $ternary$isa_rv32ic.v:2642$1572_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2643.3-2696.53"
  cell $mux $ternary$isa_rv32ic.v:2643$1570
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2644$1568_Y [4:0]
    connect \B \spec_insn_blt_rs2_addr
    connect \S \spec_insn_blt_valid
    connect \Y $ternary$isa_rv32ic.v:2643$1570_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2644.3-2696.53"
  cell $mux $ternary$isa_rv32ic.v:2644$1568
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2645$1566_Y [4:0]
    connect \B \spec_insn_bltu_rs2_addr
    connect \S \spec_insn_bltu_valid
    connect \Y $ternary$isa_rv32ic.v:2644$1568_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2645.3-2696.53"
  cell $mux $ternary$isa_rv32ic.v:2645$1566
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2646$1564_Y [4:0]
    connect \B \spec_insn_bne_rs2_addr
    connect \S \spec_insn_bne_valid
    connect \Y $ternary$isa_rv32ic.v:2645$1566_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2646.3-2696.53"
  cell $mux $ternary$isa_rv32ic.v:2646$1564
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2647$1562_Y [4:0]
    connect \B \spec_insn_c_add_rs2_addr
    connect \S \spec_insn_c_add_valid
    connect \Y $ternary$isa_rv32ic.v:2646$1564_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2647.3-2696.53"
  cell $mux $ternary$isa_rv32ic.v:2647$1562
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2648$1560_Y [4:0]
    connect \B \spec_insn_c_addi_rs2_addr
    connect \S \spec_insn_c_addi_valid
    connect \Y $ternary$isa_rv32ic.v:2647$1562_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2648.3-2696.53"
  cell $mux $ternary$isa_rv32ic.v:2648$1560
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2649$1558_Y [4:0]
    connect \B \spec_insn_c_addi16sp_rs2_addr
    connect \S \spec_insn_c_addi16sp_valid
    connect \Y $ternary$isa_rv32ic.v:2648$1560_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2649.3-2696.53"
  cell $mux $ternary$isa_rv32ic.v:2649$1558
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2650$1556_Y [4:0]
    connect \B \spec_insn_c_addi4spn_rs2_addr
    connect \S \spec_insn_c_addi4spn_valid
    connect \Y $ternary$isa_rv32ic.v:2649$1558_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2650.3-2696.53"
  cell $mux $ternary$isa_rv32ic.v:2650$1556
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2651$1554_Y [4:0]
    connect \B \spec_insn_c_and_rs2_addr
    connect \S \spec_insn_c_and_valid
    connect \Y $ternary$isa_rv32ic.v:2650$1556_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2651.3-2696.53"
  cell $mux $ternary$isa_rv32ic.v:2651$1554
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2652$1552_Y [4:0]
    connect \B \spec_insn_c_andi_rs2_addr
    connect \S \spec_insn_c_andi_valid
    connect \Y $ternary$isa_rv32ic.v:2651$1554_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2652.3-2696.53"
  cell $mux $ternary$isa_rv32ic.v:2652$1552
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2653$1550_Y [4:0]
    connect \B \spec_insn_c_beqz_rs2_addr
    connect \S \spec_insn_c_beqz_valid
    connect \Y $ternary$isa_rv32ic.v:2652$1552_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2653.3-2696.53"
  cell $mux $ternary$isa_rv32ic.v:2653$1550
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2654$1548_Y [4:0]
    connect \B \spec_insn_c_bnez_rs2_addr
    connect \S \spec_insn_c_bnez_valid
    connect \Y $ternary$isa_rv32ic.v:2653$1550_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2654.3-2696.53"
  cell $mux $ternary$isa_rv32ic.v:2654$1548
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2655$1546_Y [4:0]
    connect \B \spec_insn_c_j_rs2_addr
    connect \S \spec_insn_c_j_valid
    connect \Y $ternary$isa_rv32ic.v:2654$1548_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2655.3-2696.53"
  cell $mux $ternary$isa_rv32ic.v:2655$1546
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2656$1544_Y [4:0]
    connect \B \spec_insn_c_jal_rs2_addr
    connect \S \spec_insn_c_jal_valid
    connect \Y $ternary$isa_rv32ic.v:2655$1546_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2656.3-2696.53"
  cell $mux $ternary$isa_rv32ic.v:2656$1544
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2657$1542_Y [4:0]
    connect \B \spec_insn_c_jalr_rs2_addr
    connect \S \spec_insn_c_jalr_valid
    connect \Y $ternary$isa_rv32ic.v:2656$1544_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2657.3-2696.53"
  cell $mux $ternary$isa_rv32ic.v:2657$1542
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2658$1540_Y [4:0]
    connect \B \spec_insn_c_jr_rs2_addr
    connect \S \spec_insn_c_jr_valid
    connect \Y $ternary$isa_rv32ic.v:2657$1542_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2658.3-2696.53"
  cell $mux $ternary$isa_rv32ic.v:2658$1540
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2659$1538_Y [4:0]
    connect \B \spec_insn_c_li_rs2_addr
    connect \S \spec_insn_c_li_valid
    connect \Y $ternary$isa_rv32ic.v:2658$1540_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2659.3-2696.53"
  cell $mux $ternary$isa_rv32ic.v:2659$1538
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2660$1536_Y [4:0]
    connect \B \spec_insn_c_lui_rs2_addr
    connect \S \spec_insn_c_lui_valid
    connect \Y $ternary$isa_rv32ic.v:2659$1538_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2660.3-2696.53"
  cell $mux $ternary$isa_rv32ic.v:2660$1536
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2661$1534_Y [4:0]
    connect \B \spec_insn_c_lw_rs2_addr
    connect \S \spec_insn_c_lw_valid
    connect \Y $ternary$isa_rv32ic.v:2660$1536_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2661.3-2696.53"
  cell $mux $ternary$isa_rv32ic.v:2661$1534
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2662$1532_Y [4:0]
    connect \B \spec_insn_c_lwsp_rs2_addr
    connect \S \spec_insn_c_lwsp_valid
    connect \Y $ternary$isa_rv32ic.v:2661$1534_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2662.3-2696.53"
  cell $mux $ternary$isa_rv32ic.v:2662$1532
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2663$1530_Y [4:0]
    connect \B \spec_insn_c_mv_rs2_addr
    connect \S \spec_insn_c_mv_valid
    connect \Y $ternary$isa_rv32ic.v:2662$1532_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2663.3-2696.53"
  cell $mux $ternary$isa_rv32ic.v:2663$1530
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2664$1528_Y [4:0]
    connect \B \spec_insn_c_or_rs2_addr
    connect \S \spec_insn_c_or_valid
    connect \Y $ternary$isa_rv32ic.v:2663$1530_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2664.3-2696.53"
  cell $mux $ternary$isa_rv32ic.v:2664$1528
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2665$1526_Y [4:0]
    connect \B \spec_insn_c_slli_rs2_addr
    connect \S \spec_insn_c_slli_valid
    connect \Y $ternary$isa_rv32ic.v:2664$1528_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2665.3-2696.53"
  cell $mux $ternary$isa_rv32ic.v:2665$1526
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2666$1524_Y [4:0]
    connect \B \spec_insn_c_srai_rs2_addr
    connect \S \spec_insn_c_srai_valid
    connect \Y $ternary$isa_rv32ic.v:2665$1526_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2666.3-2696.53"
  cell $mux $ternary$isa_rv32ic.v:2666$1524
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2667$1522_Y [4:0]
    connect \B \spec_insn_c_srli_rs2_addr
    connect \S \spec_insn_c_srli_valid
    connect \Y $ternary$isa_rv32ic.v:2666$1524_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2667.3-2696.53"
  cell $mux $ternary$isa_rv32ic.v:2667$1522
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2668$1520_Y [4:0]
    connect \B \spec_insn_c_sub_rs2_addr
    connect \S \spec_insn_c_sub_valid
    connect \Y $ternary$isa_rv32ic.v:2667$1522_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2668.3-2696.53"
  cell $mux $ternary$isa_rv32ic.v:2668$1520
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2669$1518_Y [4:0]
    connect \B \spec_insn_c_sw_rs2_addr
    connect \S \spec_insn_c_sw_valid
    connect \Y $ternary$isa_rv32ic.v:2668$1520_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2669.3-2696.53"
  cell $mux $ternary$isa_rv32ic.v:2669$1518
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2670$1516_Y [4:0]
    connect \B \spec_insn_c_swsp_rs2_addr
    connect \S \spec_insn_c_swsp_valid
    connect \Y $ternary$isa_rv32ic.v:2669$1518_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2670.3-2696.53"
  cell $mux $ternary$isa_rv32ic.v:2670$1516
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2671$1514_Y [4:0]
    connect \B \spec_insn_c_xor_rs2_addr
    connect \S \spec_insn_c_xor_valid
    connect \Y $ternary$isa_rv32ic.v:2670$1516_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2671.3-2696.53"
  cell $mux $ternary$isa_rv32ic.v:2671$1514
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2672$1512_Y [4:0]
    connect \B \spec_insn_jal_rs2_addr
    connect \S \spec_insn_jal_valid
    connect \Y $ternary$isa_rv32ic.v:2671$1514_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2672.3-2696.53"
  cell $mux $ternary$isa_rv32ic.v:2672$1512
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2673$1510_Y [4:0]
    connect \B \spec_insn_jalr_rs2_addr
    connect \S \spec_insn_jalr_valid
    connect \Y $ternary$isa_rv32ic.v:2672$1512_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2673.3-2696.53"
  cell $mux $ternary$isa_rv32ic.v:2673$1510
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2674$1508_Y [4:0]
    connect \B \spec_insn_lb_rs2_addr
    connect \S \spec_insn_lb_valid
    connect \Y $ternary$isa_rv32ic.v:2673$1510_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2674.3-2696.53"
  cell $mux $ternary$isa_rv32ic.v:2674$1508
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2675$1506_Y [4:0]
    connect \B \spec_insn_lbu_rs2_addr
    connect \S \spec_insn_lbu_valid
    connect \Y $ternary$isa_rv32ic.v:2674$1508_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2675.3-2696.53"
  cell $mux $ternary$isa_rv32ic.v:2675$1506
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2676$1504_Y [4:0]
    connect \B \spec_insn_lh_rs2_addr
    connect \S \spec_insn_lh_valid
    connect \Y $ternary$isa_rv32ic.v:2675$1506_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2676.3-2696.53"
  cell $mux $ternary$isa_rv32ic.v:2676$1504
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2677$1502_Y [4:0]
    connect \B \spec_insn_lhu_rs2_addr
    connect \S \spec_insn_lhu_valid
    connect \Y $ternary$isa_rv32ic.v:2676$1504_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2677.3-2696.53"
  cell $mux $ternary$isa_rv32ic.v:2677$1502
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2678$1500_Y [4:0]
    connect \B \spec_insn_lui_rs2_addr
    connect \S \spec_insn_lui_valid
    connect \Y $ternary$isa_rv32ic.v:2677$1502_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2678.3-2696.53"
  cell $mux $ternary$isa_rv32ic.v:2678$1500
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2679$1498_Y [4:0]
    connect \B \spec_insn_lw_rs2_addr
    connect \S \spec_insn_lw_valid
    connect \Y $ternary$isa_rv32ic.v:2678$1500_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2679.3-2696.53"
  cell $mux $ternary$isa_rv32ic.v:2679$1498
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2680$1496_Y [4:0]
    connect \B \spec_insn_or_rs2_addr
    connect \S \spec_insn_or_valid
    connect \Y $ternary$isa_rv32ic.v:2679$1498_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2680.3-2696.53"
  cell $mux $ternary$isa_rv32ic.v:2680$1496
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2681$1494_Y [4:0]
    connect \B \spec_insn_ori_rs2_addr
    connect \S \spec_insn_ori_valid
    connect \Y $ternary$isa_rv32ic.v:2680$1496_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2681.3-2696.53"
  cell $mux $ternary$isa_rv32ic.v:2681$1494
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2682$1492_Y [4:0]
    connect \B \spec_insn_sb_rs2_addr
    connect \S \spec_insn_sb_valid
    connect \Y $ternary$isa_rv32ic.v:2681$1494_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2682.3-2696.53"
  cell $mux $ternary$isa_rv32ic.v:2682$1492
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2683$1490_Y [4:0]
    connect \B \spec_insn_sh_rs2_addr
    connect \S \spec_insn_sh_valid
    connect \Y $ternary$isa_rv32ic.v:2682$1492_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2683.3-2696.53"
  cell $mux $ternary$isa_rv32ic.v:2683$1490
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2684$1488_Y [4:0]
    connect \B \spec_insn_sll_rs2_addr
    connect \S \spec_insn_sll_valid
    connect \Y $ternary$isa_rv32ic.v:2683$1490_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2684.3-2696.53"
  cell $mux $ternary$isa_rv32ic.v:2684$1488
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2685$1486_Y [4:0]
    connect \B \spec_insn_slli_rs2_addr
    connect \S \spec_insn_slli_valid
    connect \Y $ternary$isa_rv32ic.v:2684$1488_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2685.3-2696.53"
  cell $mux $ternary$isa_rv32ic.v:2685$1486
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2686$1484_Y [4:0]
    connect \B \spec_insn_slt_rs2_addr
    connect \S \spec_insn_slt_valid
    connect \Y $ternary$isa_rv32ic.v:2685$1486_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2686.3-2696.53"
  cell $mux $ternary$isa_rv32ic.v:2686$1484
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2687$1482_Y [4:0]
    connect \B \spec_insn_slti_rs2_addr
    connect \S \spec_insn_slti_valid
    connect \Y $ternary$isa_rv32ic.v:2686$1484_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2687.3-2696.53"
  cell $mux $ternary$isa_rv32ic.v:2687$1482
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2688$1480_Y [4:0]
    connect \B \spec_insn_sltiu_rs2_addr
    connect \S \spec_insn_sltiu_valid
    connect \Y $ternary$isa_rv32ic.v:2687$1482_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2688.3-2696.53"
  cell $mux $ternary$isa_rv32ic.v:2688$1480
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2689$1478_Y [4:0]
    connect \B \spec_insn_sltu_rs2_addr
    connect \S \spec_insn_sltu_valid
    connect \Y $ternary$isa_rv32ic.v:2688$1480_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2689.3-2696.53"
  cell $mux $ternary$isa_rv32ic.v:2689$1478
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2690$1476_Y [4:0]
    connect \B \spec_insn_sra_rs2_addr
    connect \S \spec_insn_sra_valid
    connect \Y $ternary$isa_rv32ic.v:2689$1478_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2690.3-2696.53"
  cell $mux $ternary$isa_rv32ic.v:2690$1476
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2691$1474_Y [4:0]
    connect \B \spec_insn_srai_rs2_addr
    connect \S \spec_insn_srai_valid
    connect \Y $ternary$isa_rv32ic.v:2690$1476_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2691.3-2696.53"
  cell $mux $ternary$isa_rv32ic.v:2691$1474
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2692$1472_Y [4:0]
    connect \B \spec_insn_srl_rs2_addr
    connect \S \spec_insn_srl_valid
    connect \Y $ternary$isa_rv32ic.v:2691$1474_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2692.3-2696.53"
  cell $mux $ternary$isa_rv32ic.v:2692$1472
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2693$1470_Y [4:0]
    connect \B \spec_insn_srli_rs2_addr
    connect \S \spec_insn_srli_valid
    connect \Y $ternary$isa_rv32ic.v:2692$1472_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2693.3-2696.53"
  cell $mux $ternary$isa_rv32ic.v:2693$1470
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2694$1468_Y [4:0]
    connect \B \spec_insn_sub_rs2_addr
    connect \S \spec_insn_sub_valid
    connect \Y $ternary$isa_rv32ic.v:2693$1470_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2694.3-2696.53"
  cell $mux $ternary$isa_rv32ic.v:2694$1468
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2695$1466_Y [4:0]
    connect \B \spec_insn_sw_rs2_addr
    connect \S \spec_insn_sw_valid
    connect \Y $ternary$isa_rv32ic.v:2694$1468_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2695.3-2696.53"
  cell $mux $ternary$isa_rv32ic.v:2695$1466
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2696$1464_Y [4:0]
    connect \B \spec_insn_xor_rs2_addr
    connect \S \spec_insn_xor_valid
    connect \Y $ternary$isa_rv32ic.v:2695$1466_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2696.3-2696.53"
  cell $mux $ternary$isa_rv32ic.v:2696$1464
    parameter \WIDTH 5
    connect \A 5'00000
    connect \B \spec_insn_xori_rs2_addr
    connect \S \spec_insn_xori_valid
    connect \Y $ternary$isa_rv32ic.v:2696$1464_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2698.3-2759.52"
  cell $mux $ternary$isa_rv32ic.v:2698$1710
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2699$1708_Y [4:0]
    connect \B \spec_insn_add_rd_addr
    connect \S \spec_insn_add_valid
    connect \Y \spec_rd_addr
  end
  attribute \src "isa_rv32ic.v:2699.3-2759.52"
  cell $mux $ternary$isa_rv32ic.v:2699$1708
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2700$1706_Y [4:0]
    connect \B \spec_insn_addi_rd_addr
    connect \S \spec_insn_addi_valid
    connect \Y $ternary$isa_rv32ic.v:2699$1708_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2700.3-2759.52"
  cell $mux $ternary$isa_rv32ic.v:2700$1706
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2701$1704_Y [4:0]
    connect \B \spec_insn_and_rd_addr
    connect \S \spec_insn_and_valid
    connect \Y $ternary$isa_rv32ic.v:2700$1706_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2701.3-2759.52"
  cell $mux $ternary$isa_rv32ic.v:2701$1704
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2702$1702_Y [4:0]
    connect \B \spec_insn_andi_rd_addr
    connect \S \spec_insn_andi_valid
    connect \Y $ternary$isa_rv32ic.v:2701$1704_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2702.3-2759.52"
  cell $mux $ternary$isa_rv32ic.v:2702$1702
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2703$1700_Y [4:0]
    connect \B \spec_insn_auipc_rd_addr
    connect \S \spec_insn_auipc_valid
    connect \Y $ternary$isa_rv32ic.v:2702$1702_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2703.3-2759.52"
  cell $mux $ternary$isa_rv32ic.v:2703$1700
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2704$1698_Y [4:0]
    connect \B \spec_insn_beq_rd_addr
    connect \S \spec_insn_beq_valid
    connect \Y $ternary$isa_rv32ic.v:2703$1700_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2704.3-2759.52"
  cell $mux $ternary$isa_rv32ic.v:2704$1698
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2705$1696_Y [4:0]
    connect \B \spec_insn_bge_rd_addr
    connect \S \spec_insn_bge_valid
    connect \Y $ternary$isa_rv32ic.v:2704$1698_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2705.3-2759.52"
  cell $mux $ternary$isa_rv32ic.v:2705$1696
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2706$1694_Y [4:0]
    connect \B \spec_insn_bgeu_rd_addr
    connect \S \spec_insn_bgeu_valid
    connect \Y $ternary$isa_rv32ic.v:2705$1696_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2706.3-2759.52"
  cell $mux $ternary$isa_rv32ic.v:2706$1694
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2707$1692_Y [4:0]
    connect \B \spec_insn_blt_rd_addr
    connect \S \spec_insn_blt_valid
    connect \Y $ternary$isa_rv32ic.v:2706$1694_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2707.3-2759.52"
  cell $mux $ternary$isa_rv32ic.v:2707$1692
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2708$1690_Y [4:0]
    connect \B \spec_insn_bltu_rd_addr
    connect \S \spec_insn_bltu_valid
    connect \Y $ternary$isa_rv32ic.v:2707$1692_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2708.3-2759.52"
  cell $mux $ternary$isa_rv32ic.v:2708$1690
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2709$1688_Y [4:0]
    connect \B \spec_insn_bne_rd_addr
    connect \S \spec_insn_bne_valid
    connect \Y $ternary$isa_rv32ic.v:2708$1690_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2709.3-2759.52"
  cell $mux $ternary$isa_rv32ic.v:2709$1688
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2710$1686_Y [4:0]
    connect \B \spec_insn_c_add_rd_addr
    connect \S \spec_insn_c_add_valid
    connect \Y $ternary$isa_rv32ic.v:2709$1688_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2710.3-2759.52"
  cell $mux $ternary$isa_rv32ic.v:2710$1686
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2711$1684_Y [4:0]
    connect \B \spec_insn_c_addi_rd_addr
    connect \S \spec_insn_c_addi_valid
    connect \Y $ternary$isa_rv32ic.v:2710$1686_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2711.3-2759.52"
  cell $mux $ternary$isa_rv32ic.v:2711$1684
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2712$1682_Y [4:0]
    connect \B \spec_insn_c_addi16sp_rd_addr
    connect \S \spec_insn_c_addi16sp_valid
    connect \Y $ternary$isa_rv32ic.v:2711$1684_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2712.3-2759.52"
  cell $mux $ternary$isa_rv32ic.v:2712$1682
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2713$1680_Y [4:0]
    connect \B \spec_insn_c_addi4spn_rd_addr
    connect \S \spec_insn_c_addi4spn_valid
    connect \Y $ternary$isa_rv32ic.v:2712$1682_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2713.3-2759.52"
  cell $mux $ternary$isa_rv32ic.v:2713$1680
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2714$1678_Y [4:0]
    connect \B \spec_insn_c_and_rd_addr
    connect \S \spec_insn_c_and_valid
    connect \Y $ternary$isa_rv32ic.v:2713$1680_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2714.3-2759.52"
  cell $mux $ternary$isa_rv32ic.v:2714$1678
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2715$1676_Y [4:0]
    connect \B \spec_insn_c_andi_rd_addr
    connect \S \spec_insn_c_andi_valid
    connect \Y $ternary$isa_rv32ic.v:2714$1678_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2715.3-2759.52"
  cell $mux $ternary$isa_rv32ic.v:2715$1676
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2716$1674_Y [4:0]
    connect \B \spec_insn_c_beqz_rd_addr
    connect \S \spec_insn_c_beqz_valid
    connect \Y $ternary$isa_rv32ic.v:2715$1676_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2716.3-2759.52"
  cell $mux $ternary$isa_rv32ic.v:2716$1674
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2717$1672_Y [4:0]
    connect \B \spec_insn_c_bnez_rd_addr
    connect \S \spec_insn_c_bnez_valid
    connect \Y $ternary$isa_rv32ic.v:2716$1674_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2717.3-2759.52"
  cell $mux $ternary$isa_rv32ic.v:2717$1672
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2718$1670_Y [4:0]
    connect \B \spec_insn_c_j_rd_addr
    connect \S \spec_insn_c_j_valid
    connect \Y $ternary$isa_rv32ic.v:2717$1672_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2718.3-2759.52"
  cell $mux $ternary$isa_rv32ic.v:2718$1670
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2719$1668_Y [4:0]
    connect \B \spec_insn_c_jal_rd_addr
    connect \S \spec_insn_c_jal_valid
    connect \Y $ternary$isa_rv32ic.v:2718$1670_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2719.3-2759.52"
  cell $mux $ternary$isa_rv32ic.v:2719$1668
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2720$1666_Y [4:0]
    connect \B \spec_insn_c_jalr_rd_addr
    connect \S \spec_insn_c_jalr_valid
    connect \Y $ternary$isa_rv32ic.v:2719$1668_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2720.3-2759.52"
  cell $mux $ternary$isa_rv32ic.v:2720$1666
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2721$1664_Y [4:0]
    connect \B \spec_insn_c_jr_rd_addr
    connect \S \spec_insn_c_jr_valid
    connect \Y $ternary$isa_rv32ic.v:2720$1666_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2721.3-2759.52"
  cell $mux $ternary$isa_rv32ic.v:2721$1664
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2722$1662_Y [4:0]
    connect \B \spec_insn_c_li_rd_addr
    connect \S \spec_insn_c_li_valid
    connect \Y $ternary$isa_rv32ic.v:2721$1664_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2722.3-2759.52"
  cell $mux $ternary$isa_rv32ic.v:2722$1662
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2723$1660_Y [4:0]
    connect \B \spec_insn_c_lui_rd_addr
    connect \S \spec_insn_c_lui_valid
    connect \Y $ternary$isa_rv32ic.v:2722$1662_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2723.3-2759.52"
  cell $mux $ternary$isa_rv32ic.v:2723$1660
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2724$1658_Y [4:0]
    connect \B \spec_insn_c_lw_rd_addr
    connect \S \spec_insn_c_lw_valid
    connect \Y $ternary$isa_rv32ic.v:2723$1660_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2724.3-2759.52"
  cell $mux $ternary$isa_rv32ic.v:2724$1658
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2725$1656_Y [4:0]
    connect \B \spec_insn_c_lwsp_rd_addr
    connect \S \spec_insn_c_lwsp_valid
    connect \Y $ternary$isa_rv32ic.v:2724$1658_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2725.3-2759.52"
  cell $mux $ternary$isa_rv32ic.v:2725$1656
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2726$1654_Y [4:0]
    connect \B \spec_insn_c_mv_rd_addr
    connect \S \spec_insn_c_mv_valid
    connect \Y $ternary$isa_rv32ic.v:2725$1656_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2726.3-2759.52"
  cell $mux $ternary$isa_rv32ic.v:2726$1654
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2727$1652_Y [4:0]
    connect \B \spec_insn_c_or_rd_addr
    connect \S \spec_insn_c_or_valid
    connect \Y $ternary$isa_rv32ic.v:2726$1654_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2727.3-2759.52"
  cell $mux $ternary$isa_rv32ic.v:2727$1652
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2728$1650_Y [4:0]
    connect \B \spec_insn_c_slli_rd_addr
    connect \S \spec_insn_c_slli_valid
    connect \Y $ternary$isa_rv32ic.v:2727$1652_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2728.3-2759.52"
  cell $mux $ternary$isa_rv32ic.v:2728$1650
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2729$1648_Y [4:0]
    connect \B \spec_insn_c_srai_rd_addr
    connect \S \spec_insn_c_srai_valid
    connect \Y $ternary$isa_rv32ic.v:2728$1650_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2729.3-2759.52"
  cell $mux $ternary$isa_rv32ic.v:2729$1648
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2730$1646_Y [4:0]
    connect \B \spec_insn_c_srli_rd_addr
    connect \S \spec_insn_c_srli_valid
    connect \Y $ternary$isa_rv32ic.v:2729$1648_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2730.3-2759.52"
  cell $mux $ternary$isa_rv32ic.v:2730$1646
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2731$1644_Y [4:0]
    connect \B \spec_insn_c_sub_rd_addr
    connect \S \spec_insn_c_sub_valid
    connect \Y $ternary$isa_rv32ic.v:2730$1646_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2731.3-2759.52"
  cell $mux $ternary$isa_rv32ic.v:2731$1644
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2732$1642_Y [4:0]
    connect \B \spec_insn_c_sw_rd_addr
    connect \S \spec_insn_c_sw_valid
    connect \Y $ternary$isa_rv32ic.v:2731$1644_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2732.3-2759.52"
  cell $mux $ternary$isa_rv32ic.v:2732$1642
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2733$1640_Y [4:0]
    connect \B \spec_insn_c_swsp_rd_addr
    connect \S \spec_insn_c_swsp_valid
    connect \Y $ternary$isa_rv32ic.v:2732$1642_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2733.3-2759.52"
  cell $mux $ternary$isa_rv32ic.v:2733$1640
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2734$1638_Y [4:0]
    connect \B \spec_insn_c_xor_rd_addr
    connect \S \spec_insn_c_xor_valid
    connect \Y $ternary$isa_rv32ic.v:2733$1640_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2734.3-2759.52"
  cell $mux $ternary$isa_rv32ic.v:2734$1638
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2735$1636_Y [4:0]
    connect \B \spec_insn_jal_rd_addr
    connect \S \spec_insn_jal_valid
    connect \Y $ternary$isa_rv32ic.v:2734$1638_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2735.3-2759.52"
  cell $mux $ternary$isa_rv32ic.v:2735$1636
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2736$1634_Y [4:0]
    connect \B \spec_insn_jalr_rd_addr
    connect \S \spec_insn_jalr_valid
    connect \Y $ternary$isa_rv32ic.v:2735$1636_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2736.3-2759.52"
  cell $mux $ternary$isa_rv32ic.v:2736$1634
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2737$1632_Y [4:0]
    connect \B \spec_insn_lb_rd_addr
    connect \S \spec_insn_lb_valid
    connect \Y $ternary$isa_rv32ic.v:2736$1634_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2737.3-2759.52"
  cell $mux $ternary$isa_rv32ic.v:2737$1632
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2738$1630_Y [4:0]
    connect \B \spec_insn_lbu_rd_addr
    connect \S \spec_insn_lbu_valid
    connect \Y $ternary$isa_rv32ic.v:2737$1632_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2738.3-2759.52"
  cell $mux $ternary$isa_rv32ic.v:2738$1630
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2739$1628_Y [4:0]
    connect \B \spec_insn_lh_rd_addr
    connect \S \spec_insn_lh_valid
    connect \Y $ternary$isa_rv32ic.v:2738$1630_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2739.3-2759.52"
  cell $mux $ternary$isa_rv32ic.v:2739$1628
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2740$1626_Y [4:0]
    connect \B \spec_insn_lhu_rd_addr
    connect \S \spec_insn_lhu_valid
    connect \Y $ternary$isa_rv32ic.v:2739$1628_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2740.3-2759.52"
  cell $mux $ternary$isa_rv32ic.v:2740$1626
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2741$1624_Y [4:0]
    connect \B \spec_insn_lui_rd_addr
    connect \S \spec_insn_lui_valid
    connect \Y $ternary$isa_rv32ic.v:2740$1626_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2741.3-2759.52"
  cell $mux $ternary$isa_rv32ic.v:2741$1624
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2742$1622_Y [4:0]
    connect \B \spec_insn_lw_rd_addr
    connect \S \spec_insn_lw_valid
    connect \Y $ternary$isa_rv32ic.v:2741$1624_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2742.3-2759.52"
  cell $mux $ternary$isa_rv32ic.v:2742$1622
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2743$1620_Y [4:0]
    connect \B \spec_insn_or_rd_addr
    connect \S \spec_insn_or_valid
    connect \Y $ternary$isa_rv32ic.v:2742$1622_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2743.3-2759.52"
  cell $mux $ternary$isa_rv32ic.v:2743$1620
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2744$1618_Y [4:0]
    connect \B \spec_insn_ori_rd_addr
    connect \S \spec_insn_ori_valid
    connect \Y $ternary$isa_rv32ic.v:2743$1620_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2744.3-2759.52"
  cell $mux $ternary$isa_rv32ic.v:2744$1618
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2745$1616_Y [4:0]
    connect \B \spec_insn_sb_rd_addr
    connect \S \spec_insn_sb_valid
    connect \Y $ternary$isa_rv32ic.v:2744$1618_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2745.3-2759.52"
  cell $mux $ternary$isa_rv32ic.v:2745$1616
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2746$1614_Y [4:0]
    connect \B \spec_insn_sh_rd_addr
    connect \S \spec_insn_sh_valid
    connect \Y $ternary$isa_rv32ic.v:2745$1616_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2746.3-2759.52"
  cell $mux $ternary$isa_rv32ic.v:2746$1614
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2747$1612_Y [4:0]
    connect \B \spec_insn_sll_rd_addr
    connect \S \spec_insn_sll_valid
    connect \Y $ternary$isa_rv32ic.v:2746$1614_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2747.3-2759.52"
  cell $mux $ternary$isa_rv32ic.v:2747$1612
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2748$1610_Y [4:0]
    connect \B \spec_insn_slli_rd_addr
    connect \S \spec_insn_slli_valid
    connect \Y $ternary$isa_rv32ic.v:2747$1612_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2748.3-2759.52"
  cell $mux $ternary$isa_rv32ic.v:2748$1610
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2749$1608_Y [4:0]
    connect \B \spec_insn_slt_rd_addr
    connect \S \spec_insn_slt_valid
    connect \Y $ternary$isa_rv32ic.v:2748$1610_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2749.3-2759.52"
  cell $mux $ternary$isa_rv32ic.v:2749$1608
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2750$1606_Y [4:0]
    connect \B \spec_insn_slti_rd_addr
    connect \S \spec_insn_slti_valid
    connect \Y $ternary$isa_rv32ic.v:2749$1608_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2750.3-2759.52"
  cell $mux $ternary$isa_rv32ic.v:2750$1606
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2751$1604_Y [4:0]
    connect \B \spec_insn_sltiu_rd_addr
    connect \S \spec_insn_sltiu_valid
    connect \Y $ternary$isa_rv32ic.v:2750$1606_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2751.3-2759.52"
  cell $mux $ternary$isa_rv32ic.v:2751$1604
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2752$1602_Y [4:0]
    connect \B \spec_insn_sltu_rd_addr
    connect \S \spec_insn_sltu_valid
    connect \Y $ternary$isa_rv32ic.v:2751$1604_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2752.3-2759.52"
  cell $mux $ternary$isa_rv32ic.v:2752$1602
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2753$1600_Y [4:0]
    connect \B \spec_insn_sra_rd_addr
    connect \S \spec_insn_sra_valid
    connect \Y $ternary$isa_rv32ic.v:2752$1602_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2753.3-2759.52"
  cell $mux $ternary$isa_rv32ic.v:2753$1600
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2754$1598_Y [4:0]
    connect \B \spec_insn_srai_rd_addr
    connect \S \spec_insn_srai_valid
    connect \Y $ternary$isa_rv32ic.v:2753$1600_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2754.3-2759.52"
  cell $mux $ternary$isa_rv32ic.v:2754$1598
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2755$1596_Y [4:0]
    connect \B \spec_insn_srl_rd_addr
    connect \S \spec_insn_srl_valid
    connect \Y $ternary$isa_rv32ic.v:2754$1598_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2755.3-2759.52"
  cell $mux $ternary$isa_rv32ic.v:2755$1596
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2756$1594_Y [4:0]
    connect \B \spec_insn_srli_rd_addr
    connect \S \spec_insn_srli_valid
    connect \Y $ternary$isa_rv32ic.v:2755$1596_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2756.3-2759.52"
  cell $mux $ternary$isa_rv32ic.v:2756$1594
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2757$1592_Y [4:0]
    connect \B \spec_insn_sub_rd_addr
    connect \S \spec_insn_sub_valid
    connect \Y $ternary$isa_rv32ic.v:2756$1594_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2757.3-2759.52"
  cell $mux $ternary$isa_rv32ic.v:2757$1592
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2758$1590_Y [4:0]
    connect \B \spec_insn_sw_rd_addr
    connect \S \spec_insn_sw_valid
    connect \Y $ternary$isa_rv32ic.v:2757$1592_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2758.3-2759.52"
  cell $mux $ternary$isa_rv32ic.v:2758$1590
    parameter \WIDTH 5
    connect \A $ternary$isa_rv32ic.v:2759$1588_Y [4:0]
    connect \B \spec_insn_xor_rd_addr
    connect \S \spec_insn_xor_valid
    connect \Y $ternary$isa_rv32ic.v:2758$1590_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2759.3-2759.52"
  cell $mux $ternary$isa_rv32ic.v:2759$1588
    parameter \WIDTH 5
    connect \A 5'00000
    connect \B \spec_insn_xori_rd_addr
    connect \S \spec_insn_xori_valid
    connect \Y $ternary$isa_rv32ic.v:2759$1588_Y [4:0]
  end
  attribute \src "isa_rv32ic.v:2761.3-2822.53"
  cell $mux $ternary$isa_rv32ic.v:2761$1772
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2762$1771_Y
    connect \B \spec_insn_add_rd_wdata
    connect \S \spec_insn_add_valid
    connect \Y \spec_rd_wdata
  end
  attribute \src "isa_rv32ic.v:2762.3-2822.53"
  cell $mux $ternary$isa_rv32ic.v:2762$1771
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2763$1770_Y
    connect \B \spec_insn_addi_rd_wdata
    connect \S \spec_insn_addi_valid
    connect \Y $ternary$isa_rv32ic.v:2762$1771_Y
  end
  attribute \src "isa_rv32ic.v:2763.3-2822.53"
  cell $mux $ternary$isa_rv32ic.v:2763$1770
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2764$1769_Y
    connect \B \spec_insn_and_rd_wdata
    connect \S \spec_insn_and_valid
    connect \Y $ternary$isa_rv32ic.v:2763$1770_Y
  end
  attribute \src "isa_rv32ic.v:2764.3-2822.53"
  cell $mux $ternary$isa_rv32ic.v:2764$1769
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2765$1768_Y
    connect \B \spec_insn_andi_rd_wdata
    connect \S \spec_insn_andi_valid
    connect \Y $ternary$isa_rv32ic.v:2764$1769_Y
  end
  attribute \src "isa_rv32ic.v:2765.3-2822.53"
  cell $mux $ternary$isa_rv32ic.v:2765$1768
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2766$1767_Y
    connect \B \spec_insn_auipc_rd_wdata
    connect \S \spec_insn_auipc_valid
    connect \Y $ternary$isa_rv32ic.v:2765$1768_Y
  end
  attribute \src "isa_rv32ic.v:2766.3-2822.53"
  cell $mux $ternary$isa_rv32ic.v:2766$1767
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2767$1766_Y
    connect \B \spec_insn_beq_rd_wdata
    connect \S \spec_insn_beq_valid
    connect \Y $ternary$isa_rv32ic.v:2766$1767_Y
  end
  attribute \src "isa_rv32ic.v:2767.3-2822.53"
  cell $mux $ternary$isa_rv32ic.v:2767$1766
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2768$1765_Y
    connect \B \spec_insn_bge_rd_wdata
    connect \S \spec_insn_bge_valid
    connect \Y $ternary$isa_rv32ic.v:2767$1766_Y
  end
  attribute \src "isa_rv32ic.v:2768.3-2822.53"
  cell $mux $ternary$isa_rv32ic.v:2768$1765
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2769$1764_Y
    connect \B \spec_insn_bgeu_rd_wdata
    connect \S \spec_insn_bgeu_valid
    connect \Y $ternary$isa_rv32ic.v:2768$1765_Y
  end
  attribute \src "isa_rv32ic.v:2769.3-2822.53"
  cell $mux $ternary$isa_rv32ic.v:2769$1764
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2770$1763_Y
    connect \B \spec_insn_blt_rd_wdata
    connect \S \spec_insn_blt_valid
    connect \Y $ternary$isa_rv32ic.v:2769$1764_Y
  end
  attribute \src "isa_rv32ic.v:2770.3-2822.53"
  cell $mux $ternary$isa_rv32ic.v:2770$1763
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2771$1762_Y
    connect \B \spec_insn_bltu_rd_wdata
    connect \S \spec_insn_bltu_valid
    connect \Y $ternary$isa_rv32ic.v:2770$1763_Y
  end
  attribute \src "isa_rv32ic.v:2771.3-2822.53"
  cell $mux $ternary$isa_rv32ic.v:2771$1762
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2772$1761_Y
    connect \B \spec_insn_bne_rd_wdata
    connect \S \spec_insn_bne_valid
    connect \Y $ternary$isa_rv32ic.v:2771$1762_Y
  end
  attribute \src "isa_rv32ic.v:2772.3-2822.53"
  cell $mux $ternary$isa_rv32ic.v:2772$1761
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2773$1760_Y
    connect \B \spec_insn_c_add_rd_wdata
    connect \S \spec_insn_c_add_valid
    connect \Y $ternary$isa_rv32ic.v:2772$1761_Y
  end
  attribute \src "isa_rv32ic.v:2773.3-2822.53"
  cell $mux $ternary$isa_rv32ic.v:2773$1760
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2774$1759_Y
    connect \B \spec_insn_c_addi_rd_wdata
    connect \S \spec_insn_c_addi_valid
    connect \Y $ternary$isa_rv32ic.v:2773$1760_Y
  end
  attribute \src "isa_rv32ic.v:2774.3-2822.53"
  cell $mux $ternary$isa_rv32ic.v:2774$1759
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2775$1758_Y
    connect \B \spec_insn_c_addi16sp_rd_wdata
    connect \S \spec_insn_c_addi16sp_valid
    connect \Y $ternary$isa_rv32ic.v:2774$1759_Y
  end
  attribute \src "isa_rv32ic.v:2775.3-2822.53"
  cell $mux $ternary$isa_rv32ic.v:2775$1758
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2776$1757_Y
    connect \B \spec_insn_c_addi4spn_rd_wdata
    connect \S \spec_insn_c_addi4spn_valid
    connect \Y $ternary$isa_rv32ic.v:2775$1758_Y
  end
  attribute \src "isa_rv32ic.v:2776.3-2822.53"
  cell $mux $ternary$isa_rv32ic.v:2776$1757
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2777$1756_Y
    connect \B \spec_insn_c_and_rd_wdata
    connect \S \spec_insn_c_and_valid
    connect \Y $ternary$isa_rv32ic.v:2776$1757_Y
  end
  attribute \src "isa_rv32ic.v:2777.3-2822.53"
  cell $mux $ternary$isa_rv32ic.v:2777$1756
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2778$1755_Y
    connect \B \spec_insn_c_andi_rd_wdata
    connect \S \spec_insn_c_andi_valid
    connect \Y $ternary$isa_rv32ic.v:2777$1756_Y
  end
  attribute \src "isa_rv32ic.v:2778.3-2822.53"
  cell $mux $ternary$isa_rv32ic.v:2778$1755
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2779$1754_Y
    connect \B \spec_insn_c_beqz_rd_wdata
    connect \S \spec_insn_c_beqz_valid
    connect \Y $ternary$isa_rv32ic.v:2778$1755_Y
  end
  attribute \src "isa_rv32ic.v:2779.3-2822.53"
  cell $mux $ternary$isa_rv32ic.v:2779$1754
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2780$1753_Y
    connect \B \spec_insn_c_bnez_rd_wdata
    connect \S \spec_insn_c_bnez_valid
    connect \Y $ternary$isa_rv32ic.v:2779$1754_Y
  end
  attribute \src "isa_rv32ic.v:2780.3-2822.53"
  cell $mux $ternary$isa_rv32ic.v:2780$1753
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2781$1752_Y
    connect \B \spec_insn_c_j_rd_wdata
    connect \S \spec_insn_c_j_valid
    connect \Y $ternary$isa_rv32ic.v:2780$1753_Y
  end
  attribute \src "isa_rv32ic.v:2781.3-2822.53"
  cell $mux $ternary$isa_rv32ic.v:2781$1752
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2782$1751_Y
    connect \B \spec_insn_c_jal_rd_wdata
    connect \S \spec_insn_c_jal_valid
    connect \Y $ternary$isa_rv32ic.v:2781$1752_Y
  end
  attribute \src "isa_rv32ic.v:2782.3-2822.53"
  cell $mux $ternary$isa_rv32ic.v:2782$1751
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2783$1750_Y
    connect \B \spec_insn_c_jalr_rd_wdata
    connect \S \spec_insn_c_jalr_valid
    connect \Y $ternary$isa_rv32ic.v:2782$1751_Y
  end
  attribute \src "isa_rv32ic.v:2783.3-2822.53"
  cell $mux $ternary$isa_rv32ic.v:2783$1750
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2784$1749_Y
    connect \B \spec_insn_c_jr_rd_wdata
    connect \S \spec_insn_c_jr_valid
    connect \Y $ternary$isa_rv32ic.v:2783$1750_Y
  end
  attribute \src "isa_rv32ic.v:2784.3-2822.53"
  cell $mux $ternary$isa_rv32ic.v:2784$1749
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2785$1748_Y
    connect \B \spec_insn_c_li_rd_wdata
    connect \S \spec_insn_c_li_valid
    connect \Y $ternary$isa_rv32ic.v:2784$1749_Y
  end
  attribute \src "isa_rv32ic.v:2785.3-2822.53"
  cell $mux $ternary$isa_rv32ic.v:2785$1748
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2786$1747_Y
    connect \B \spec_insn_c_lui_rd_wdata
    connect \S \spec_insn_c_lui_valid
    connect \Y $ternary$isa_rv32ic.v:2785$1748_Y
  end
  attribute \src "isa_rv32ic.v:2786.3-2822.53"
  cell $mux $ternary$isa_rv32ic.v:2786$1747
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2787$1746_Y
    connect \B \spec_insn_c_lw_rd_wdata
    connect \S \spec_insn_c_lw_valid
    connect \Y $ternary$isa_rv32ic.v:2786$1747_Y
  end
  attribute \src "isa_rv32ic.v:2787.3-2822.53"
  cell $mux $ternary$isa_rv32ic.v:2787$1746
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2788$1745_Y
    connect \B \spec_insn_c_lwsp_rd_wdata
    connect \S \spec_insn_c_lwsp_valid
    connect \Y $ternary$isa_rv32ic.v:2787$1746_Y
  end
  attribute \src "isa_rv32ic.v:2788.3-2822.53"
  cell $mux $ternary$isa_rv32ic.v:2788$1745
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2789$1744_Y
    connect \B \spec_insn_c_mv_rd_wdata
    connect \S \spec_insn_c_mv_valid
    connect \Y $ternary$isa_rv32ic.v:2788$1745_Y
  end
  attribute \src "isa_rv32ic.v:2789.3-2822.53"
  cell $mux $ternary$isa_rv32ic.v:2789$1744
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2790$1743_Y
    connect \B \spec_insn_c_or_rd_wdata
    connect \S \spec_insn_c_or_valid
    connect \Y $ternary$isa_rv32ic.v:2789$1744_Y
  end
  attribute \src "isa_rv32ic.v:2790.3-2822.53"
  cell $mux $ternary$isa_rv32ic.v:2790$1743
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2791$1742_Y
    connect \B \spec_insn_c_slli_rd_wdata
    connect \S \spec_insn_c_slli_valid
    connect \Y $ternary$isa_rv32ic.v:2790$1743_Y
  end
  attribute \src "isa_rv32ic.v:2791.3-2822.53"
  cell $mux $ternary$isa_rv32ic.v:2791$1742
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2792$1741_Y
    connect \B \spec_insn_c_srai_rd_wdata
    connect \S \spec_insn_c_srai_valid
    connect \Y $ternary$isa_rv32ic.v:2791$1742_Y
  end
  attribute \src "isa_rv32ic.v:2792.3-2822.53"
  cell $mux $ternary$isa_rv32ic.v:2792$1741
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2793$1740_Y
    connect \B \spec_insn_c_srli_rd_wdata
    connect \S \spec_insn_c_srli_valid
    connect \Y $ternary$isa_rv32ic.v:2792$1741_Y
  end
  attribute \src "isa_rv32ic.v:2793.3-2822.53"
  cell $mux $ternary$isa_rv32ic.v:2793$1740
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2794$1739_Y
    connect \B \spec_insn_c_sub_rd_wdata
    connect \S \spec_insn_c_sub_valid
    connect \Y $ternary$isa_rv32ic.v:2793$1740_Y
  end
  attribute \src "isa_rv32ic.v:2794.3-2822.53"
  cell $mux $ternary$isa_rv32ic.v:2794$1739
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2795$1738_Y
    connect \B \spec_insn_c_sw_rd_wdata
    connect \S \spec_insn_c_sw_valid
    connect \Y $ternary$isa_rv32ic.v:2794$1739_Y
  end
  attribute \src "isa_rv32ic.v:2795.3-2822.53"
  cell $mux $ternary$isa_rv32ic.v:2795$1738
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2796$1737_Y
    connect \B \spec_insn_c_swsp_rd_wdata
    connect \S \spec_insn_c_swsp_valid
    connect \Y $ternary$isa_rv32ic.v:2795$1738_Y
  end
  attribute \src "isa_rv32ic.v:2796.3-2822.53"
  cell $mux $ternary$isa_rv32ic.v:2796$1737
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2797$1736_Y
    connect \B \spec_insn_c_xor_rd_wdata
    connect \S \spec_insn_c_xor_valid
    connect \Y $ternary$isa_rv32ic.v:2796$1737_Y
  end
  attribute \src "isa_rv32ic.v:2797.3-2822.53"
  cell $mux $ternary$isa_rv32ic.v:2797$1736
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2798$1735_Y
    connect \B \spec_insn_jal_rd_wdata
    connect \S \spec_insn_jal_valid
    connect \Y $ternary$isa_rv32ic.v:2797$1736_Y
  end
  attribute \src "isa_rv32ic.v:2798.3-2822.53"
  cell $mux $ternary$isa_rv32ic.v:2798$1735
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2799$1734_Y
    connect \B \spec_insn_jalr_rd_wdata
    connect \S \spec_insn_jalr_valid
    connect \Y $ternary$isa_rv32ic.v:2798$1735_Y
  end
  attribute \src "isa_rv32ic.v:2799.3-2822.53"
  cell $mux $ternary$isa_rv32ic.v:2799$1734
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2800$1733_Y
    connect \B \spec_insn_lb_rd_wdata
    connect \S \spec_insn_lb_valid
    connect \Y $ternary$isa_rv32ic.v:2799$1734_Y
  end
  attribute \src "isa_rv32ic.v:2800.3-2822.53"
  cell $mux $ternary$isa_rv32ic.v:2800$1733
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2801$1732_Y
    connect \B \spec_insn_lbu_rd_wdata
    connect \S \spec_insn_lbu_valid
    connect \Y $ternary$isa_rv32ic.v:2800$1733_Y
  end
  attribute \src "isa_rv32ic.v:2801.3-2822.53"
  cell $mux $ternary$isa_rv32ic.v:2801$1732
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2802$1731_Y
    connect \B \spec_insn_lh_rd_wdata
    connect \S \spec_insn_lh_valid
    connect \Y $ternary$isa_rv32ic.v:2801$1732_Y
  end
  attribute \src "isa_rv32ic.v:2802.3-2822.53"
  cell $mux $ternary$isa_rv32ic.v:2802$1731
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2803$1730_Y
    connect \B \spec_insn_lhu_rd_wdata
    connect \S \spec_insn_lhu_valid
    connect \Y $ternary$isa_rv32ic.v:2802$1731_Y
  end
  attribute \src "isa_rv32ic.v:2803.3-2822.53"
  cell $mux $ternary$isa_rv32ic.v:2803$1730
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2804$1729_Y
    connect \B \spec_insn_lui_rd_wdata
    connect \S \spec_insn_lui_valid
    connect \Y $ternary$isa_rv32ic.v:2803$1730_Y
  end
  attribute \src "isa_rv32ic.v:2804.3-2822.53"
  cell $mux $ternary$isa_rv32ic.v:2804$1729
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2805$1728_Y
    connect \B \spec_insn_lw_rd_wdata
    connect \S \spec_insn_lw_valid
    connect \Y $ternary$isa_rv32ic.v:2804$1729_Y
  end
  attribute \src "isa_rv32ic.v:2805.3-2822.53"
  cell $mux $ternary$isa_rv32ic.v:2805$1728
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2806$1727_Y
    connect \B \spec_insn_or_rd_wdata
    connect \S \spec_insn_or_valid
    connect \Y $ternary$isa_rv32ic.v:2805$1728_Y
  end
  attribute \src "isa_rv32ic.v:2806.3-2822.53"
  cell $mux $ternary$isa_rv32ic.v:2806$1727
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2807$1726_Y
    connect \B \spec_insn_ori_rd_wdata
    connect \S \spec_insn_ori_valid
    connect \Y $ternary$isa_rv32ic.v:2806$1727_Y
  end
  attribute \src "isa_rv32ic.v:2807.3-2822.53"
  cell $mux $ternary$isa_rv32ic.v:2807$1726
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2808$1725_Y
    connect \B \spec_insn_sb_rd_wdata
    connect \S \spec_insn_sb_valid
    connect \Y $ternary$isa_rv32ic.v:2807$1726_Y
  end
  attribute \src "isa_rv32ic.v:2808.3-2822.53"
  cell $mux $ternary$isa_rv32ic.v:2808$1725
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2809$1724_Y
    connect \B \spec_insn_sh_rd_wdata
    connect \S \spec_insn_sh_valid
    connect \Y $ternary$isa_rv32ic.v:2808$1725_Y
  end
  attribute \src "isa_rv32ic.v:2809.3-2822.53"
  cell $mux $ternary$isa_rv32ic.v:2809$1724
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2810$1723_Y
    connect \B \spec_insn_sll_rd_wdata
    connect \S \spec_insn_sll_valid
    connect \Y $ternary$isa_rv32ic.v:2809$1724_Y
  end
  attribute \src "isa_rv32ic.v:2810.3-2822.53"
  cell $mux $ternary$isa_rv32ic.v:2810$1723
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2811$1722_Y
    connect \B \spec_insn_slli_rd_wdata
    connect \S \spec_insn_slli_valid
    connect \Y $ternary$isa_rv32ic.v:2810$1723_Y
  end
  attribute \src "isa_rv32ic.v:2811.3-2822.53"
  cell $mux $ternary$isa_rv32ic.v:2811$1722
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2812$1721_Y
    connect \B \spec_insn_slt_rd_wdata
    connect \S \spec_insn_slt_valid
    connect \Y $ternary$isa_rv32ic.v:2811$1722_Y
  end
  attribute \src "isa_rv32ic.v:2812.3-2822.53"
  cell $mux $ternary$isa_rv32ic.v:2812$1721
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2813$1720_Y
    connect \B \spec_insn_slti_rd_wdata
    connect \S \spec_insn_slti_valid
    connect \Y $ternary$isa_rv32ic.v:2812$1721_Y
  end
  attribute \src "isa_rv32ic.v:2813.3-2822.53"
  cell $mux $ternary$isa_rv32ic.v:2813$1720
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2814$1719_Y
    connect \B \spec_insn_sltiu_rd_wdata
    connect \S \spec_insn_sltiu_valid
    connect \Y $ternary$isa_rv32ic.v:2813$1720_Y
  end
  attribute \src "isa_rv32ic.v:2814.3-2822.53"
  cell $mux $ternary$isa_rv32ic.v:2814$1719
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2815$1718_Y
    connect \B \spec_insn_sltu_rd_wdata
    connect \S \spec_insn_sltu_valid
    connect \Y $ternary$isa_rv32ic.v:2814$1719_Y
  end
  attribute \src "isa_rv32ic.v:2815.3-2822.53"
  cell $mux $ternary$isa_rv32ic.v:2815$1718
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2816$1717_Y
    connect \B \spec_insn_sra_rd_wdata
    connect \S \spec_insn_sra_valid
    connect \Y $ternary$isa_rv32ic.v:2815$1718_Y
  end
  attribute \src "isa_rv32ic.v:2816.3-2822.53"
  cell $mux $ternary$isa_rv32ic.v:2816$1717
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2817$1716_Y
    connect \B \spec_insn_srai_rd_wdata
    connect \S \spec_insn_srai_valid
    connect \Y $ternary$isa_rv32ic.v:2816$1717_Y
  end
  attribute \src "isa_rv32ic.v:2817.3-2822.53"
  cell $mux $ternary$isa_rv32ic.v:2817$1716
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2818$1715_Y
    connect \B \spec_insn_srl_rd_wdata
    connect \S \spec_insn_srl_valid
    connect \Y $ternary$isa_rv32ic.v:2817$1716_Y
  end
  attribute \src "isa_rv32ic.v:2818.3-2822.53"
  cell $mux $ternary$isa_rv32ic.v:2818$1715
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2819$1714_Y
    connect \B \spec_insn_srli_rd_wdata
    connect \S \spec_insn_srli_valid
    connect \Y $ternary$isa_rv32ic.v:2818$1715_Y
  end
  attribute \src "isa_rv32ic.v:2819.3-2822.53"
  cell $mux $ternary$isa_rv32ic.v:2819$1714
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2820$1713_Y
    connect \B \spec_insn_sub_rd_wdata
    connect \S \spec_insn_sub_valid
    connect \Y $ternary$isa_rv32ic.v:2819$1714_Y
  end
  attribute \src "isa_rv32ic.v:2820.3-2822.53"
  cell $mux $ternary$isa_rv32ic.v:2820$1713
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2821$1712_Y
    connect \B \spec_insn_sw_rd_wdata
    connect \S \spec_insn_sw_valid
    connect \Y $ternary$isa_rv32ic.v:2820$1713_Y
  end
  attribute \src "isa_rv32ic.v:2821.3-2822.53"
  cell $mux $ternary$isa_rv32ic.v:2821$1712
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2822$1711_Y
    connect \B \spec_insn_xor_rd_wdata
    connect \S \spec_insn_xor_valid
    connect \Y $ternary$isa_rv32ic.v:2821$1712_Y
  end
  attribute \src "isa_rv32ic.v:2822.3-2822.53"
  cell $mux $ternary$isa_rv32ic.v:2822$1711
    parameter \WIDTH 32
    connect \A 0
    connect \B \spec_insn_xori_rd_wdata
    connect \S \spec_insn_xori_valid
    connect \Y $ternary$isa_rv32ic.v:2822$1711_Y
  end
  attribute \src "isa_rv32ic.v:2824.3-2885.53"
  cell $mux $ternary$isa_rv32ic.v:2824$1834
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2825$1833_Y
    connect \B \spec_insn_add_pc_wdata
    connect \S \spec_insn_add_valid
    connect \Y \spec_pc_wdata
  end
  attribute \src "isa_rv32ic.v:2825.3-2885.53"
  cell $mux $ternary$isa_rv32ic.v:2825$1833
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2826$1832_Y
    connect \B \spec_insn_addi_pc_wdata
    connect \S \spec_insn_addi_valid
    connect \Y $ternary$isa_rv32ic.v:2825$1833_Y
  end
  attribute \src "isa_rv32ic.v:2826.3-2885.53"
  cell $mux $ternary$isa_rv32ic.v:2826$1832
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2827$1831_Y
    connect \B \spec_insn_and_pc_wdata
    connect \S \spec_insn_and_valid
    connect \Y $ternary$isa_rv32ic.v:2826$1832_Y
  end
  attribute \src "isa_rv32ic.v:2827.3-2885.53"
  cell $mux $ternary$isa_rv32ic.v:2827$1831
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2828$1830_Y
    connect \B \spec_insn_andi_pc_wdata
    connect \S \spec_insn_andi_valid
    connect \Y $ternary$isa_rv32ic.v:2827$1831_Y
  end
  attribute \src "isa_rv32ic.v:2828.3-2885.53"
  cell $mux $ternary$isa_rv32ic.v:2828$1830
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2829$1829_Y
    connect \B \spec_insn_auipc_pc_wdata
    connect \S \spec_insn_auipc_valid
    connect \Y $ternary$isa_rv32ic.v:2828$1830_Y
  end
  attribute \src "isa_rv32ic.v:2829.3-2885.53"
  cell $mux $ternary$isa_rv32ic.v:2829$1829
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2830$1828_Y
    connect \B \spec_insn_beq_pc_wdata
    connect \S \spec_insn_beq_valid
    connect \Y $ternary$isa_rv32ic.v:2829$1829_Y
  end
  attribute \src "isa_rv32ic.v:2830.3-2885.53"
  cell $mux $ternary$isa_rv32ic.v:2830$1828
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2831$1827_Y
    connect \B \spec_insn_bge_pc_wdata
    connect \S \spec_insn_bge_valid
    connect \Y $ternary$isa_rv32ic.v:2830$1828_Y
  end
  attribute \src "isa_rv32ic.v:2831.3-2885.53"
  cell $mux $ternary$isa_rv32ic.v:2831$1827
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2832$1826_Y
    connect \B \spec_insn_bgeu_pc_wdata
    connect \S \spec_insn_bgeu_valid
    connect \Y $ternary$isa_rv32ic.v:2831$1827_Y
  end
  attribute \src "isa_rv32ic.v:2832.3-2885.53"
  cell $mux $ternary$isa_rv32ic.v:2832$1826
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2833$1825_Y
    connect \B \spec_insn_blt_pc_wdata
    connect \S \spec_insn_blt_valid
    connect \Y $ternary$isa_rv32ic.v:2832$1826_Y
  end
  attribute \src "isa_rv32ic.v:2833.3-2885.53"
  cell $mux $ternary$isa_rv32ic.v:2833$1825
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2834$1824_Y
    connect \B \spec_insn_bltu_pc_wdata
    connect \S \spec_insn_bltu_valid
    connect \Y $ternary$isa_rv32ic.v:2833$1825_Y
  end
  attribute \src "isa_rv32ic.v:2834.3-2885.53"
  cell $mux $ternary$isa_rv32ic.v:2834$1824
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2835$1823_Y
    connect \B \spec_insn_bne_pc_wdata
    connect \S \spec_insn_bne_valid
    connect \Y $ternary$isa_rv32ic.v:2834$1824_Y
  end
  attribute \src "isa_rv32ic.v:2835.3-2885.53"
  cell $mux $ternary$isa_rv32ic.v:2835$1823
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2836$1822_Y
    connect \B \spec_insn_c_add_pc_wdata
    connect \S \spec_insn_c_add_valid
    connect \Y $ternary$isa_rv32ic.v:2835$1823_Y
  end
  attribute \src "isa_rv32ic.v:2836.3-2885.53"
  cell $mux $ternary$isa_rv32ic.v:2836$1822
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2837$1821_Y
    connect \B \spec_insn_c_addi_pc_wdata
    connect \S \spec_insn_c_addi_valid
    connect \Y $ternary$isa_rv32ic.v:2836$1822_Y
  end
  attribute \src "isa_rv32ic.v:2837.3-2885.53"
  cell $mux $ternary$isa_rv32ic.v:2837$1821
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2838$1820_Y
    connect \B \spec_insn_c_addi16sp_pc_wdata
    connect \S \spec_insn_c_addi16sp_valid
    connect \Y $ternary$isa_rv32ic.v:2837$1821_Y
  end
  attribute \src "isa_rv32ic.v:2838.3-2885.53"
  cell $mux $ternary$isa_rv32ic.v:2838$1820
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2839$1819_Y
    connect \B \spec_insn_c_addi4spn_pc_wdata
    connect \S \spec_insn_c_addi4spn_valid
    connect \Y $ternary$isa_rv32ic.v:2838$1820_Y
  end
  attribute \src "isa_rv32ic.v:2839.3-2885.53"
  cell $mux $ternary$isa_rv32ic.v:2839$1819
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2840$1818_Y
    connect \B \spec_insn_c_and_pc_wdata
    connect \S \spec_insn_c_and_valid
    connect \Y $ternary$isa_rv32ic.v:2839$1819_Y
  end
  attribute \src "isa_rv32ic.v:2840.3-2885.53"
  cell $mux $ternary$isa_rv32ic.v:2840$1818
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2841$1817_Y
    connect \B \spec_insn_c_andi_pc_wdata
    connect \S \spec_insn_c_andi_valid
    connect \Y $ternary$isa_rv32ic.v:2840$1818_Y
  end
  attribute \src "isa_rv32ic.v:2841.3-2885.53"
  cell $mux $ternary$isa_rv32ic.v:2841$1817
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2842$1816_Y
    connect \B \spec_insn_c_beqz_pc_wdata
    connect \S \spec_insn_c_beqz_valid
    connect \Y $ternary$isa_rv32ic.v:2841$1817_Y
  end
  attribute \src "isa_rv32ic.v:2842.3-2885.53"
  cell $mux $ternary$isa_rv32ic.v:2842$1816
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2843$1815_Y
    connect \B \spec_insn_c_bnez_pc_wdata
    connect \S \spec_insn_c_bnez_valid
    connect \Y $ternary$isa_rv32ic.v:2842$1816_Y
  end
  attribute \src "isa_rv32ic.v:2843.3-2885.53"
  cell $mux $ternary$isa_rv32ic.v:2843$1815
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2844$1814_Y
    connect \B \spec_insn_c_j_pc_wdata
    connect \S \spec_insn_c_j_valid
    connect \Y $ternary$isa_rv32ic.v:2843$1815_Y
  end
  attribute \src "isa_rv32ic.v:2844.3-2885.53"
  cell $mux $ternary$isa_rv32ic.v:2844$1814
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2845$1813_Y
    connect \B \spec_insn_c_jal_pc_wdata
    connect \S \spec_insn_c_jal_valid
    connect \Y $ternary$isa_rv32ic.v:2844$1814_Y
  end
  attribute \src "isa_rv32ic.v:2845.3-2885.53"
  cell $mux $ternary$isa_rv32ic.v:2845$1813
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2846$1812_Y
    connect \B \spec_insn_c_jalr_pc_wdata
    connect \S \spec_insn_c_jalr_valid
    connect \Y $ternary$isa_rv32ic.v:2845$1813_Y
  end
  attribute \src "isa_rv32ic.v:2846.3-2885.53"
  cell $mux $ternary$isa_rv32ic.v:2846$1812
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2847$1811_Y
    connect \B \spec_insn_c_jr_pc_wdata
    connect \S \spec_insn_c_jr_valid
    connect \Y $ternary$isa_rv32ic.v:2846$1812_Y
  end
  attribute \src "isa_rv32ic.v:2847.3-2885.53"
  cell $mux $ternary$isa_rv32ic.v:2847$1811
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2848$1810_Y
    connect \B \spec_insn_c_li_pc_wdata
    connect \S \spec_insn_c_li_valid
    connect \Y $ternary$isa_rv32ic.v:2847$1811_Y
  end
  attribute \src "isa_rv32ic.v:2848.3-2885.53"
  cell $mux $ternary$isa_rv32ic.v:2848$1810
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2849$1809_Y
    connect \B \spec_insn_c_lui_pc_wdata
    connect \S \spec_insn_c_lui_valid
    connect \Y $ternary$isa_rv32ic.v:2848$1810_Y
  end
  attribute \src "isa_rv32ic.v:2849.3-2885.53"
  cell $mux $ternary$isa_rv32ic.v:2849$1809
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2850$1808_Y
    connect \B \spec_insn_c_lw_pc_wdata
    connect \S \spec_insn_c_lw_valid
    connect \Y $ternary$isa_rv32ic.v:2849$1809_Y
  end
  attribute \src "isa_rv32ic.v:2850.3-2885.53"
  cell $mux $ternary$isa_rv32ic.v:2850$1808
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2851$1807_Y
    connect \B \spec_insn_c_lwsp_pc_wdata
    connect \S \spec_insn_c_lwsp_valid
    connect \Y $ternary$isa_rv32ic.v:2850$1808_Y
  end
  attribute \src "isa_rv32ic.v:2851.3-2885.53"
  cell $mux $ternary$isa_rv32ic.v:2851$1807
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2852$1806_Y
    connect \B \spec_insn_c_mv_pc_wdata
    connect \S \spec_insn_c_mv_valid
    connect \Y $ternary$isa_rv32ic.v:2851$1807_Y
  end
  attribute \src "isa_rv32ic.v:2852.3-2885.53"
  cell $mux $ternary$isa_rv32ic.v:2852$1806
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2853$1805_Y
    connect \B \spec_insn_c_or_pc_wdata
    connect \S \spec_insn_c_or_valid
    connect \Y $ternary$isa_rv32ic.v:2852$1806_Y
  end
  attribute \src "isa_rv32ic.v:2853.3-2885.53"
  cell $mux $ternary$isa_rv32ic.v:2853$1805
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2854$1804_Y
    connect \B \spec_insn_c_slli_pc_wdata
    connect \S \spec_insn_c_slli_valid
    connect \Y $ternary$isa_rv32ic.v:2853$1805_Y
  end
  attribute \src "isa_rv32ic.v:2854.3-2885.53"
  cell $mux $ternary$isa_rv32ic.v:2854$1804
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2855$1803_Y
    connect \B \spec_insn_c_srai_pc_wdata
    connect \S \spec_insn_c_srai_valid
    connect \Y $ternary$isa_rv32ic.v:2854$1804_Y
  end
  attribute \src "isa_rv32ic.v:2855.3-2885.53"
  cell $mux $ternary$isa_rv32ic.v:2855$1803
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2856$1802_Y
    connect \B \spec_insn_c_srli_pc_wdata
    connect \S \spec_insn_c_srli_valid
    connect \Y $ternary$isa_rv32ic.v:2855$1803_Y
  end
  attribute \src "isa_rv32ic.v:2856.3-2885.53"
  cell $mux $ternary$isa_rv32ic.v:2856$1802
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2857$1801_Y
    connect \B \spec_insn_c_sub_pc_wdata
    connect \S \spec_insn_c_sub_valid
    connect \Y $ternary$isa_rv32ic.v:2856$1802_Y
  end
  attribute \src "isa_rv32ic.v:2857.3-2885.53"
  cell $mux $ternary$isa_rv32ic.v:2857$1801
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2858$1800_Y
    connect \B \spec_insn_c_sw_pc_wdata
    connect \S \spec_insn_c_sw_valid
    connect \Y $ternary$isa_rv32ic.v:2857$1801_Y
  end
  attribute \src "isa_rv32ic.v:2858.3-2885.53"
  cell $mux $ternary$isa_rv32ic.v:2858$1800
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2859$1799_Y
    connect \B \spec_insn_c_swsp_pc_wdata
    connect \S \spec_insn_c_swsp_valid
    connect \Y $ternary$isa_rv32ic.v:2858$1800_Y
  end
  attribute \src "isa_rv32ic.v:2859.3-2885.53"
  cell $mux $ternary$isa_rv32ic.v:2859$1799
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2860$1798_Y
    connect \B \spec_insn_c_xor_pc_wdata
    connect \S \spec_insn_c_xor_valid
    connect \Y $ternary$isa_rv32ic.v:2859$1799_Y
  end
  attribute \src "isa_rv32ic.v:2860.3-2885.53"
  cell $mux $ternary$isa_rv32ic.v:2860$1798
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2861$1797_Y
    connect \B \spec_insn_jal_pc_wdata
    connect \S \spec_insn_jal_valid
    connect \Y $ternary$isa_rv32ic.v:2860$1798_Y
  end
  attribute \src "isa_rv32ic.v:2861.3-2885.53"
  cell $mux $ternary$isa_rv32ic.v:2861$1797
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2862$1796_Y
    connect \B \spec_insn_jalr_pc_wdata
    connect \S \spec_insn_jalr_valid
    connect \Y $ternary$isa_rv32ic.v:2861$1797_Y
  end
  attribute \src "isa_rv32ic.v:2862.3-2885.53"
  cell $mux $ternary$isa_rv32ic.v:2862$1796
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2863$1795_Y
    connect \B \spec_insn_lb_pc_wdata
    connect \S \spec_insn_lb_valid
    connect \Y $ternary$isa_rv32ic.v:2862$1796_Y
  end
  attribute \src "isa_rv32ic.v:2863.3-2885.53"
  cell $mux $ternary$isa_rv32ic.v:2863$1795
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2864$1794_Y
    connect \B \spec_insn_lbu_pc_wdata
    connect \S \spec_insn_lbu_valid
    connect \Y $ternary$isa_rv32ic.v:2863$1795_Y
  end
  attribute \src "isa_rv32ic.v:2864.3-2885.53"
  cell $mux $ternary$isa_rv32ic.v:2864$1794
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2865$1793_Y
    connect \B \spec_insn_lh_pc_wdata
    connect \S \spec_insn_lh_valid
    connect \Y $ternary$isa_rv32ic.v:2864$1794_Y
  end
  attribute \src "isa_rv32ic.v:2865.3-2885.53"
  cell $mux $ternary$isa_rv32ic.v:2865$1793
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2866$1792_Y
    connect \B \spec_insn_lhu_pc_wdata
    connect \S \spec_insn_lhu_valid
    connect \Y $ternary$isa_rv32ic.v:2865$1793_Y
  end
  attribute \src "isa_rv32ic.v:2866.3-2885.53"
  cell $mux $ternary$isa_rv32ic.v:2866$1792
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2867$1791_Y
    connect \B \spec_insn_lui_pc_wdata
    connect \S \spec_insn_lui_valid
    connect \Y $ternary$isa_rv32ic.v:2866$1792_Y
  end
  attribute \src "isa_rv32ic.v:2867.3-2885.53"
  cell $mux $ternary$isa_rv32ic.v:2867$1791
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2868$1790_Y
    connect \B \spec_insn_lw_pc_wdata
    connect \S \spec_insn_lw_valid
    connect \Y $ternary$isa_rv32ic.v:2867$1791_Y
  end
  attribute \src "isa_rv32ic.v:2868.3-2885.53"
  cell $mux $ternary$isa_rv32ic.v:2868$1790
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2869$1789_Y
    connect \B \spec_insn_or_pc_wdata
    connect \S \spec_insn_or_valid
    connect \Y $ternary$isa_rv32ic.v:2868$1790_Y
  end
  attribute \src "isa_rv32ic.v:2869.3-2885.53"
  cell $mux $ternary$isa_rv32ic.v:2869$1789
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2870$1788_Y
    connect \B \spec_insn_ori_pc_wdata
    connect \S \spec_insn_ori_valid
    connect \Y $ternary$isa_rv32ic.v:2869$1789_Y
  end
  attribute \src "isa_rv32ic.v:2870.3-2885.53"
  cell $mux $ternary$isa_rv32ic.v:2870$1788
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2871$1787_Y
    connect \B \spec_insn_sb_pc_wdata
    connect \S \spec_insn_sb_valid
    connect \Y $ternary$isa_rv32ic.v:2870$1788_Y
  end
  attribute \src "isa_rv32ic.v:2871.3-2885.53"
  cell $mux $ternary$isa_rv32ic.v:2871$1787
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2872$1786_Y
    connect \B \spec_insn_sh_pc_wdata
    connect \S \spec_insn_sh_valid
    connect \Y $ternary$isa_rv32ic.v:2871$1787_Y
  end
  attribute \src "isa_rv32ic.v:2872.3-2885.53"
  cell $mux $ternary$isa_rv32ic.v:2872$1786
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2873$1785_Y
    connect \B \spec_insn_sll_pc_wdata
    connect \S \spec_insn_sll_valid
    connect \Y $ternary$isa_rv32ic.v:2872$1786_Y
  end
  attribute \src "isa_rv32ic.v:2873.3-2885.53"
  cell $mux $ternary$isa_rv32ic.v:2873$1785
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2874$1784_Y
    connect \B \spec_insn_slli_pc_wdata
    connect \S \spec_insn_slli_valid
    connect \Y $ternary$isa_rv32ic.v:2873$1785_Y
  end
  attribute \src "isa_rv32ic.v:2874.3-2885.53"
  cell $mux $ternary$isa_rv32ic.v:2874$1784
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2875$1783_Y
    connect \B \spec_insn_slt_pc_wdata
    connect \S \spec_insn_slt_valid
    connect \Y $ternary$isa_rv32ic.v:2874$1784_Y
  end
  attribute \src "isa_rv32ic.v:2875.3-2885.53"
  cell $mux $ternary$isa_rv32ic.v:2875$1783
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2876$1782_Y
    connect \B \spec_insn_slti_pc_wdata
    connect \S \spec_insn_slti_valid
    connect \Y $ternary$isa_rv32ic.v:2875$1783_Y
  end
  attribute \src "isa_rv32ic.v:2876.3-2885.53"
  cell $mux $ternary$isa_rv32ic.v:2876$1782
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2877$1781_Y
    connect \B \spec_insn_sltiu_pc_wdata
    connect \S \spec_insn_sltiu_valid
    connect \Y $ternary$isa_rv32ic.v:2876$1782_Y
  end
  attribute \src "isa_rv32ic.v:2877.3-2885.53"
  cell $mux $ternary$isa_rv32ic.v:2877$1781
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2878$1780_Y
    connect \B \spec_insn_sltu_pc_wdata
    connect \S \spec_insn_sltu_valid
    connect \Y $ternary$isa_rv32ic.v:2877$1781_Y
  end
  attribute \src "isa_rv32ic.v:2878.3-2885.53"
  cell $mux $ternary$isa_rv32ic.v:2878$1780
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2879$1779_Y
    connect \B \spec_insn_sra_pc_wdata
    connect \S \spec_insn_sra_valid
    connect \Y $ternary$isa_rv32ic.v:2878$1780_Y
  end
  attribute \src "isa_rv32ic.v:2879.3-2885.53"
  cell $mux $ternary$isa_rv32ic.v:2879$1779
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2880$1778_Y
    connect \B \spec_insn_srai_pc_wdata
    connect \S \spec_insn_srai_valid
    connect \Y $ternary$isa_rv32ic.v:2879$1779_Y
  end
  attribute \src "isa_rv32ic.v:2880.3-2885.53"
  cell $mux $ternary$isa_rv32ic.v:2880$1778
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2881$1777_Y
    connect \B \spec_insn_srl_pc_wdata
    connect \S \spec_insn_srl_valid
    connect \Y $ternary$isa_rv32ic.v:2880$1778_Y
  end
  attribute \src "isa_rv32ic.v:2881.3-2885.53"
  cell $mux $ternary$isa_rv32ic.v:2881$1777
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2882$1776_Y
    connect \B \spec_insn_srli_pc_wdata
    connect \S \spec_insn_srli_valid
    connect \Y $ternary$isa_rv32ic.v:2881$1777_Y
  end
  attribute \src "isa_rv32ic.v:2882.3-2885.53"
  cell $mux $ternary$isa_rv32ic.v:2882$1776
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2883$1775_Y
    connect \B \spec_insn_sub_pc_wdata
    connect \S \spec_insn_sub_valid
    connect \Y $ternary$isa_rv32ic.v:2882$1776_Y
  end
  attribute \src "isa_rv32ic.v:2883.3-2885.53"
  cell $mux $ternary$isa_rv32ic.v:2883$1775
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2884$1774_Y
    connect \B \spec_insn_sw_pc_wdata
    connect \S \spec_insn_sw_valid
    connect \Y $ternary$isa_rv32ic.v:2883$1775_Y
  end
  attribute \src "isa_rv32ic.v:2884.3-2885.53"
  cell $mux $ternary$isa_rv32ic.v:2884$1774
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2885$1773_Y
    connect \B \spec_insn_xor_pc_wdata
    connect \S \spec_insn_xor_valid
    connect \Y $ternary$isa_rv32ic.v:2884$1774_Y
  end
  attribute \src "isa_rv32ic.v:2885.3-2885.53"
  cell $mux $ternary$isa_rv32ic.v:2885$1773
    parameter \WIDTH 32
    connect \A 0
    connect \B \spec_insn_xori_pc_wdata
    connect \S \spec_insn_xori_valid
    connect \Y $ternary$isa_rv32ic.v:2885$1773_Y
  end
  attribute \src "isa_rv32ic.v:2887.3-2948.53"
  cell $mux $ternary$isa_rv32ic.v:2887$1896
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2888$1895_Y
    connect \B \spec_insn_add_mem_addr
    connect \S \spec_insn_add_valid
    connect \Y \spec_mem_addr
  end
  attribute \src "isa_rv32ic.v:2888.3-2948.53"
  cell $mux $ternary$isa_rv32ic.v:2888$1895
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2889$1894_Y
    connect \B \spec_insn_addi_mem_addr
    connect \S \spec_insn_addi_valid
    connect \Y $ternary$isa_rv32ic.v:2888$1895_Y
  end
  attribute \src "isa_rv32ic.v:2889.3-2948.53"
  cell $mux $ternary$isa_rv32ic.v:2889$1894
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2890$1893_Y
    connect \B \spec_insn_and_mem_addr
    connect \S \spec_insn_and_valid
    connect \Y $ternary$isa_rv32ic.v:2889$1894_Y
  end
  attribute \src "isa_rv32ic.v:2890.3-2948.53"
  cell $mux $ternary$isa_rv32ic.v:2890$1893
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2891$1892_Y
    connect \B \spec_insn_andi_mem_addr
    connect \S \spec_insn_andi_valid
    connect \Y $ternary$isa_rv32ic.v:2890$1893_Y
  end
  attribute \src "isa_rv32ic.v:2891.3-2948.53"
  cell $mux $ternary$isa_rv32ic.v:2891$1892
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2892$1891_Y
    connect \B \spec_insn_auipc_mem_addr
    connect \S \spec_insn_auipc_valid
    connect \Y $ternary$isa_rv32ic.v:2891$1892_Y
  end
  attribute \src "isa_rv32ic.v:2892.3-2948.53"
  cell $mux $ternary$isa_rv32ic.v:2892$1891
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2893$1890_Y
    connect \B \spec_insn_beq_mem_addr
    connect \S \spec_insn_beq_valid
    connect \Y $ternary$isa_rv32ic.v:2892$1891_Y
  end
  attribute \src "isa_rv32ic.v:2893.3-2948.53"
  cell $mux $ternary$isa_rv32ic.v:2893$1890
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2894$1889_Y
    connect \B \spec_insn_bge_mem_addr
    connect \S \spec_insn_bge_valid
    connect \Y $ternary$isa_rv32ic.v:2893$1890_Y
  end
  attribute \src "isa_rv32ic.v:2894.3-2948.53"
  cell $mux $ternary$isa_rv32ic.v:2894$1889
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2895$1888_Y
    connect \B \spec_insn_bgeu_mem_addr
    connect \S \spec_insn_bgeu_valid
    connect \Y $ternary$isa_rv32ic.v:2894$1889_Y
  end
  attribute \src "isa_rv32ic.v:2895.3-2948.53"
  cell $mux $ternary$isa_rv32ic.v:2895$1888
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2896$1887_Y
    connect \B \spec_insn_blt_mem_addr
    connect \S \spec_insn_blt_valid
    connect \Y $ternary$isa_rv32ic.v:2895$1888_Y
  end
  attribute \src "isa_rv32ic.v:2896.3-2948.53"
  cell $mux $ternary$isa_rv32ic.v:2896$1887
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2897$1886_Y
    connect \B \spec_insn_bltu_mem_addr
    connect \S \spec_insn_bltu_valid
    connect \Y $ternary$isa_rv32ic.v:2896$1887_Y
  end
  attribute \src "isa_rv32ic.v:2897.3-2948.53"
  cell $mux $ternary$isa_rv32ic.v:2897$1886
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2898$1885_Y
    connect \B \spec_insn_bne_mem_addr
    connect \S \spec_insn_bne_valid
    connect \Y $ternary$isa_rv32ic.v:2897$1886_Y
  end
  attribute \src "isa_rv32ic.v:2898.3-2948.53"
  cell $mux $ternary$isa_rv32ic.v:2898$1885
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2899$1884_Y
    connect \B \spec_insn_c_add_mem_addr
    connect \S \spec_insn_c_add_valid
    connect \Y $ternary$isa_rv32ic.v:2898$1885_Y
  end
  attribute \src "isa_rv32ic.v:2899.3-2948.53"
  cell $mux $ternary$isa_rv32ic.v:2899$1884
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2900$1883_Y
    connect \B \spec_insn_c_addi_mem_addr
    connect \S \spec_insn_c_addi_valid
    connect \Y $ternary$isa_rv32ic.v:2899$1884_Y
  end
  attribute \src "isa_rv32ic.v:2900.3-2948.53"
  cell $mux $ternary$isa_rv32ic.v:2900$1883
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2901$1882_Y
    connect \B \spec_insn_c_addi16sp_mem_addr
    connect \S \spec_insn_c_addi16sp_valid
    connect \Y $ternary$isa_rv32ic.v:2900$1883_Y
  end
  attribute \src "isa_rv32ic.v:2901.3-2948.53"
  cell $mux $ternary$isa_rv32ic.v:2901$1882
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2902$1881_Y
    connect \B \spec_insn_c_addi4spn_mem_addr
    connect \S \spec_insn_c_addi4spn_valid
    connect \Y $ternary$isa_rv32ic.v:2901$1882_Y
  end
  attribute \src "isa_rv32ic.v:2902.3-2948.53"
  cell $mux $ternary$isa_rv32ic.v:2902$1881
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2903$1880_Y
    connect \B \spec_insn_c_and_mem_addr
    connect \S \spec_insn_c_and_valid
    connect \Y $ternary$isa_rv32ic.v:2902$1881_Y
  end
  attribute \src "isa_rv32ic.v:2903.3-2948.53"
  cell $mux $ternary$isa_rv32ic.v:2903$1880
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2904$1879_Y
    connect \B \spec_insn_c_andi_mem_addr
    connect \S \spec_insn_c_andi_valid
    connect \Y $ternary$isa_rv32ic.v:2903$1880_Y
  end
  attribute \src "isa_rv32ic.v:2904.3-2948.53"
  cell $mux $ternary$isa_rv32ic.v:2904$1879
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2905$1878_Y
    connect \B \spec_insn_c_beqz_mem_addr
    connect \S \spec_insn_c_beqz_valid
    connect \Y $ternary$isa_rv32ic.v:2904$1879_Y
  end
  attribute \src "isa_rv32ic.v:2905.3-2948.53"
  cell $mux $ternary$isa_rv32ic.v:2905$1878
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2906$1877_Y
    connect \B \spec_insn_c_bnez_mem_addr
    connect \S \spec_insn_c_bnez_valid
    connect \Y $ternary$isa_rv32ic.v:2905$1878_Y
  end
  attribute \src "isa_rv32ic.v:2906.3-2948.53"
  cell $mux $ternary$isa_rv32ic.v:2906$1877
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2907$1876_Y
    connect \B \spec_insn_c_j_mem_addr
    connect \S \spec_insn_c_j_valid
    connect \Y $ternary$isa_rv32ic.v:2906$1877_Y
  end
  attribute \src "isa_rv32ic.v:2907.3-2948.53"
  cell $mux $ternary$isa_rv32ic.v:2907$1876
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2908$1875_Y
    connect \B \spec_insn_c_jal_mem_addr
    connect \S \spec_insn_c_jal_valid
    connect \Y $ternary$isa_rv32ic.v:2907$1876_Y
  end
  attribute \src "isa_rv32ic.v:2908.3-2948.53"
  cell $mux $ternary$isa_rv32ic.v:2908$1875
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2909$1874_Y
    connect \B \spec_insn_c_jalr_mem_addr
    connect \S \spec_insn_c_jalr_valid
    connect \Y $ternary$isa_rv32ic.v:2908$1875_Y
  end
  attribute \src "isa_rv32ic.v:2909.3-2948.53"
  cell $mux $ternary$isa_rv32ic.v:2909$1874
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2910$1873_Y
    connect \B \spec_insn_c_jr_mem_addr
    connect \S \spec_insn_c_jr_valid
    connect \Y $ternary$isa_rv32ic.v:2909$1874_Y
  end
  attribute \src "isa_rv32ic.v:2910.3-2948.53"
  cell $mux $ternary$isa_rv32ic.v:2910$1873
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2911$1872_Y
    connect \B \spec_insn_c_li_mem_addr
    connect \S \spec_insn_c_li_valid
    connect \Y $ternary$isa_rv32ic.v:2910$1873_Y
  end
  attribute \src "isa_rv32ic.v:2911.3-2948.53"
  cell $mux $ternary$isa_rv32ic.v:2911$1872
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2912$1871_Y
    connect \B \spec_insn_c_lui_mem_addr
    connect \S \spec_insn_c_lui_valid
    connect \Y $ternary$isa_rv32ic.v:2911$1872_Y
  end
  attribute \src "isa_rv32ic.v:2912.3-2948.53"
  cell $mux $ternary$isa_rv32ic.v:2912$1871
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2913$1870_Y
    connect \B \spec_insn_c_lw_mem_addr
    connect \S \spec_insn_c_lw_valid
    connect \Y $ternary$isa_rv32ic.v:2912$1871_Y
  end
  attribute \src "isa_rv32ic.v:2913.3-2948.53"
  cell $mux $ternary$isa_rv32ic.v:2913$1870
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2914$1869_Y
    connect \B \spec_insn_c_lwsp_mem_addr
    connect \S \spec_insn_c_lwsp_valid
    connect \Y $ternary$isa_rv32ic.v:2913$1870_Y
  end
  attribute \src "isa_rv32ic.v:2914.3-2948.53"
  cell $mux $ternary$isa_rv32ic.v:2914$1869
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2915$1868_Y
    connect \B \spec_insn_c_mv_mem_addr
    connect \S \spec_insn_c_mv_valid
    connect \Y $ternary$isa_rv32ic.v:2914$1869_Y
  end
  attribute \src "isa_rv32ic.v:2915.3-2948.53"
  cell $mux $ternary$isa_rv32ic.v:2915$1868
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2916$1867_Y
    connect \B \spec_insn_c_or_mem_addr
    connect \S \spec_insn_c_or_valid
    connect \Y $ternary$isa_rv32ic.v:2915$1868_Y
  end
  attribute \src "isa_rv32ic.v:2916.3-2948.53"
  cell $mux $ternary$isa_rv32ic.v:2916$1867
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2917$1866_Y
    connect \B \spec_insn_c_slli_mem_addr
    connect \S \spec_insn_c_slli_valid
    connect \Y $ternary$isa_rv32ic.v:2916$1867_Y
  end
  attribute \src "isa_rv32ic.v:2917.3-2948.53"
  cell $mux $ternary$isa_rv32ic.v:2917$1866
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2918$1865_Y
    connect \B \spec_insn_c_srai_mem_addr
    connect \S \spec_insn_c_srai_valid
    connect \Y $ternary$isa_rv32ic.v:2917$1866_Y
  end
  attribute \src "isa_rv32ic.v:2918.3-2948.53"
  cell $mux $ternary$isa_rv32ic.v:2918$1865
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2919$1864_Y
    connect \B \spec_insn_c_srli_mem_addr
    connect \S \spec_insn_c_srli_valid
    connect \Y $ternary$isa_rv32ic.v:2918$1865_Y
  end
  attribute \src "isa_rv32ic.v:2919.3-2948.53"
  cell $mux $ternary$isa_rv32ic.v:2919$1864
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2920$1863_Y
    connect \B \spec_insn_c_sub_mem_addr
    connect \S \spec_insn_c_sub_valid
    connect \Y $ternary$isa_rv32ic.v:2919$1864_Y
  end
  attribute \src "isa_rv32ic.v:2920.3-2948.53"
  cell $mux $ternary$isa_rv32ic.v:2920$1863
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2921$1862_Y
    connect \B \spec_insn_c_sw_mem_addr
    connect \S \spec_insn_c_sw_valid
    connect \Y $ternary$isa_rv32ic.v:2920$1863_Y
  end
  attribute \src "isa_rv32ic.v:2921.3-2948.53"
  cell $mux $ternary$isa_rv32ic.v:2921$1862
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2922$1861_Y
    connect \B \spec_insn_c_swsp_mem_addr
    connect \S \spec_insn_c_swsp_valid
    connect \Y $ternary$isa_rv32ic.v:2921$1862_Y
  end
  attribute \src "isa_rv32ic.v:2922.3-2948.53"
  cell $mux $ternary$isa_rv32ic.v:2922$1861
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2923$1860_Y
    connect \B \spec_insn_c_xor_mem_addr
    connect \S \spec_insn_c_xor_valid
    connect \Y $ternary$isa_rv32ic.v:2922$1861_Y
  end
  attribute \src "isa_rv32ic.v:2923.3-2948.53"
  cell $mux $ternary$isa_rv32ic.v:2923$1860
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2924$1859_Y
    connect \B \spec_insn_jal_mem_addr
    connect \S \spec_insn_jal_valid
    connect \Y $ternary$isa_rv32ic.v:2923$1860_Y
  end
  attribute \src "isa_rv32ic.v:2924.3-2948.53"
  cell $mux $ternary$isa_rv32ic.v:2924$1859
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2925$1858_Y
    connect \B \spec_insn_jalr_mem_addr
    connect \S \spec_insn_jalr_valid
    connect \Y $ternary$isa_rv32ic.v:2924$1859_Y
  end
  attribute \src "isa_rv32ic.v:2925.3-2948.53"
  cell $mux $ternary$isa_rv32ic.v:2925$1858
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2926$1857_Y
    connect \B \spec_insn_lb_mem_addr
    connect \S \spec_insn_lb_valid
    connect \Y $ternary$isa_rv32ic.v:2925$1858_Y
  end
  attribute \src "isa_rv32ic.v:2926.3-2948.53"
  cell $mux $ternary$isa_rv32ic.v:2926$1857
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2927$1856_Y
    connect \B \spec_insn_lbu_mem_addr
    connect \S \spec_insn_lbu_valid
    connect \Y $ternary$isa_rv32ic.v:2926$1857_Y
  end
  attribute \src "isa_rv32ic.v:2927.3-2948.53"
  cell $mux $ternary$isa_rv32ic.v:2927$1856
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2928$1855_Y
    connect \B \spec_insn_lh_mem_addr
    connect \S \spec_insn_lh_valid
    connect \Y $ternary$isa_rv32ic.v:2927$1856_Y
  end
  attribute \src "isa_rv32ic.v:2928.3-2948.53"
  cell $mux $ternary$isa_rv32ic.v:2928$1855
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2929$1854_Y
    connect \B \spec_insn_lhu_mem_addr
    connect \S \spec_insn_lhu_valid
    connect \Y $ternary$isa_rv32ic.v:2928$1855_Y
  end
  attribute \src "isa_rv32ic.v:2929.3-2948.53"
  cell $mux $ternary$isa_rv32ic.v:2929$1854
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2930$1853_Y
    connect \B \spec_insn_lui_mem_addr
    connect \S \spec_insn_lui_valid
    connect \Y $ternary$isa_rv32ic.v:2929$1854_Y
  end
  attribute \src "isa_rv32ic.v:2930.3-2948.53"
  cell $mux $ternary$isa_rv32ic.v:2930$1853
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2931$1852_Y
    connect \B \spec_insn_lw_mem_addr
    connect \S \spec_insn_lw_valid
    connect \Y $ternary$isa_rv32ic.v:2930$1853_Y
  end
  attribute \src "isa_rv32ic.v:2931.3-2948.53"
  cell $mux $ternary$isa_rv32ic.v:2931$1852
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2932$1851_Y
    connect \B \spec_insn_or_mem_addr
    connect \S \spec_insn_or_valid
    connect \Y $ternary$isa_rv32ic.v:2931$1852_Y
  end
  attribute \src "isa_rv32ic.v:2932.3-2948.53"
  cell $mux $ternary$isa_rv32ic.v:2932$1851
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2933$1850_Y
    connect \B \spec_insn_ori_mem_addr
    connect \S \spec_insn_ori_valid
    connect \Y $ternary$isa_rv32ic.v:2932$1851_Y
  end
  attribute \src "isa_rv32ic.v:2933.3-2948.53"
  cell $mux $ternary$isa_rv32ic.v:2933$1850
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2934$1849_Y
    connect \B \spec_insn_sb_mem_addr
    connect \S \spec_insn_sb_valid
    connect \Y $ternary$isa_rv32ic.v:2933$1850_Y
  end
  attribute \src "isa_rv32ic.v:2934.3-2948.53"
  cell $mux $ternary$isa_rv32ic.v:2934$1849
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2935$1848_Y
    connect \B \spec_insn_sh_mem_addr
    connect \S \spec_insn_sh_valid
    connect \Y $ternary$isa_rv32ic.v:2934$1849_Y
  end
  attribute \src "isa_rv32ic.v:2935.3-2948.53"
  cell $mux $ternary$isa_rv32ic.v:2935$1848
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2936$1847_Y
    connect \B \spec_insn_sll_mem_addr
    connect \S \spec_insn_sll_valid
    connect \Y $ternary$isa_rv32ic.v:2935$1848_Y
  end
  attribute \src "isa_rv32ic.v:2936.3-2948.53"
  cell $mux $ternary$isa_rv32ic.v:2936$1847
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2937$1846_Y
    connect \B \spec_insn_slli_mem_addr
    connect \S \spec_insn_slli_valid
    connect \Y $ternary$isa_rv32ic.v:2936$1847_Y
  end
  attribute \src "isa_rv32ic.v:2937.3-2948.53"
  cell $mux $ternary$isa_rv32ic.v:2937$1846
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2938$1845_Y
    connect \B \spec_insn_slt_mem_addr
    connect \S \spec_insn_slt_valid
    connect \Y $ternary$isa_rv32ic.v:2937$1846_Y
  end
  attribute \src "isa_rv32ic.v:2938.3-2948.53"
  cell $mux $ternary$isa_rv32ic.v:2938$1845
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2939$1844_Y
    connect \B \spec_insn_slti_mem_addr
    connect \S \spec_insn_slti_valid
    connect \Y $ternary$isa_rv32ic.v:2938$1845_Y
  end
  attribute \src "isa_rv32ic.v:2939.3-2948.53"
  cell $mux $ternary$isa_rv32ic.v:2939$1844
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2940$1843_Y
    connect \B \spec_insn_sltiu_mem_addr
    connect \S \spec_insn_sltiu_valid
    connect \Y $ternary$isa_rv32ic.v:2939$1844_Y
  end
  attribute \src "isa_rv32ic.v:2940.3-2948.53"
  cell $mux $ternary$isa_rv32ic.v:2940$1843
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2941$1842_Y
    connect \B \spec_insn_sltu_mem_addr
    connect \S \spec_insn_sltu_valid
    connect \Y $ternary$isa_rv32ic.v:2940$1843_Y
  end
  attribute \src "isa_rv32ic.v:2941.3-2948.53"
  cell $mux $ternary$isa_rv32ic.v:2941$1842
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2942$1841_Y
    connect \B \spec_insn_sra_mem_addr
    connect \S \spec_insn_sra_valid
    connect \Y $ternary$isa_rv32ic.v:2941$1842_Y
  end
  attribute \src "isa_rv32ic.v:2942.3-2948.53"
  cell $mux $ternary$isa_rv32ic.v:2942$1841
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2943$1840_Y
    connect \B \spec_insn_srai_mem_addr
    connect \S \spec_insn_srai_valid
    connect \Y $ternary$isa_rv32ic.v:2942$1841_Y
  end
  attribute \src "isa_rv32ic.v:2943.3-2948.53"
  cell $mux $ternary$isa_rv32ic.v:2943$1840
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2944$1839_Y
    connect \B \spec_insn_srl_mem_addr
    connect \S \spec_insn_srl_valid
    connect \Y $ternary$isa_rv32ic.v:2943$1840_Y
  end
  attribute \src "isa_rv32ic.v:2944.3-2948.53"
  cell $mux $ternary$isa_rv32ic.v:2944$1839
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2945$1838_Y
    connect \B \spec_insn_srli_mem_addr
    connect \S \spec_insn_srli_valid
    connect \Y $ternary$isa_rv32ic.v:2944$1839_Y
  end
  attribute \src "isa_rv32ic.v:2945.3-2948.53"
  cell $mux $ternary$isa_rv32ic.v:2945$1838
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2946$1837_Y
    connect \B \spec_insn_sub_mem_addr
    connect \S \spec_insn_sub_valid
    connect \Y $ternary$isa_rv32ic.v:2945$1838_Y
  end
  attribute \src "isa_rv32ic.v:2946.3-2948.53"
  cell $mux $ternary$isa_rv32ic.v:2946$1837
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2947$1836_Y
    connect \B \spec_insn_sw_mem_addr
    connect \S \spec_insn_sw_valid
    connect \Y $ternary$isa_rv32ic.v:2946$1837_Y
  end
  attribute \src "isa_rv32ic.v:2947.3-2948.53"
  cell $mux $ternary$isa_rv32ic.v:2947$1836
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:2948$1835_Y
    connect \B \spec_insn_xor_mem_addr
    connect \S \spec_insn_xor_valid
    connect \Y $ternary$isa_rv32ic.v:2947$1836_Y
  end
  attribute \src "isa_rv32ic.v:2948.3-2948.53"
  cell $mux $ternary$isa_rv32ic.v:2948$1835
    parameter \WIDTH 32
    connect \A 0
    connect \B \spec_insn_xori_mem_addr
    connect \S \spec_insn_xori_valid
    connect \Y $ternary$isa_rv32ic.v:2948$1835_Y
  end
  attribute \src "isa_rv32ic.v:2950.3-3011.54"
  cell $mux $ternary$isa_rv32ic.v:2950$2020
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:2951$2018_Y [3:0]
    connect \B \spec_insn_add_mem_rmask
    connect \S \spec_insn_add_valid
    connect \Y \spec_mem_rmask
  end
  attribute \src "isa_rv32ic.v:2951.3-3011.54"
  cell $mux $ternary$isa_rv32ic.v:2951$2018
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:2952$2016_Y [3:0]
    connect \B \spec_insn_addi_mem_rmask
    connect \S \spec_insn_addi_valid
    connect \Y $ternary$isa_rv32ic.v:2951$2018_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:2952.3-3011.54"
  cell $mux $ternary$isa_rv32ic.v:2952$2016
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:2953$2014_Y [3:0]
    connect \B \spec_insn_and_mem_rmask
    connect \S \spec_insn_and_valid
    connect \Y $ternary$isa_rv32ic.v:2952$2016_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:2953.3-3011.54"
  cell $mux $ternary$isa_rv32ic.v:2953$2014
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:2954$2012_Y [3:0]
    connect \B \spec_insn_andi_mem_rmask
    connect \S \spec_insn_andi_valid
    connect \Y $ternary$isa_rv32ic.v:2953$2014_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:2954.3-3011.54"
  cell $mux $ternary$isa_rv32ic.v:2954$2012
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:2955$2010_Y [3:0]
    connect \B \spec_insn_auipc_mem_rmask
    connect \S \spec_insn_auipc_valid
    connect \Y $ternary$isa_rv32ic.v:2954$2012_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:2955.3-3011.54"
  cell $mux $ternary$isa_rv32ic.v:2955$2010
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:2956$2008_Y [3:0]
    connect \B \spec_insn_beq_mem_rmask
    connect \S \spec_insn_beq_valid
    connect \Y $ternary$isa_rv32ic.v:2955$2010_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:2956.3-3011.54"
  cell $mux $ternary$isa_rv32ic.v:2956$2008
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:2957$2006_Y [3:0]
    connect \B \spec_insn_bge_mem_rmask
    connect \S \spec_insn_bge_valid
    connect \Y $ternary$isa_rv32ic.v:2956$2008_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:2957.3-3011.54"
  cell $mux $ternary$isa_rv32ic.v:2957$2006
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:2958$2004_Y [3:0]
    connect \B \spec_insn_bgeu_mem_rmask
    connect \S \spec_insn_bgeu_valid
    connect \Y $ternary$isa_rv32ic.v:2957$2006_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:2958.3-3011.54"
  cell $mux $ternary$isa_rv32ic.v:2958$2004
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:2959$2002_Y [3:0]
    connect \B \spec_insn_blt_mem_rmask
    connect \S \spec_insn_blt_valid
    connect \Y $ternary$isa_rv32ic.v:2958$2004_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:2959.3-3011.54"
  cell $mux $ternary$isa_rv32ic.v:2959$2002
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:2960$2000_Y [3:0]
    connect \B \spec_insn_bltu_mem_rmask
    connect \S \spec_insn_bltu_valid
    connect \Y $ternary$isa_rv32ic.v:2959$2002_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:2960.3-3011.54"
  cell $mux $ternary$isa_rv32ic.v:2960$2000
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:2961$1998_Y [3:0]
    connect \B \spec_insn_bne_mem_rmask
    connect \S \spec_insn_bne_valid
    connect \Y $ternary$isa_rv32ic.v:2960$2000_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:2961.3-3011.54"
  cell $mux $ternary$isa_rv32ic.v:2961$1998
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:2962$1996_Y [3:0]
    connect \B \spec_insn_c_add_mem_rmask
    connect \S \spec_insn_c_add_valid
    connect \Y $ternary$isa_rv32ic.v:2961$1998_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:2962.3-3011.54"
  cell $mux $ternary$isa_rv32ic.v:2962$1996
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:2963$1994_Y [3:0]
    connect \B \spec_insn_c_addi_mem_rmask
    connect \S \spec_insn_c_addi_valid
    connect \Y $ternary$isa_rv32ic.v:2962$1996_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:2963.3-3011.54"
  cell $mux $ternary$isa_rv32ic.v:2963$1994
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:2964$1992_Y [3:0]
    connect \B \spec_insn_c_addi16sp_mem_rmask
    connect \S \spec_insn_c_addi16sp_valid
    connect \Y $ternary$isa_rv32ic.v:2963$1994_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:2964.3-3011.54"
  cell $mux $ternary$isa_rv32ic.v:2964$1992
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:2965$1990_Y [3:0]
    connect \B \spec_insn_c_addi4spn_mem_rmask
    connect \S \spec_insn_c_addi4spn_valid
    connect \Y $ternary$isa_rv32ic.v:2964$1992_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:2965.3-3011.54"
  cell $mux $ternary$isa_rv32ic.v:2965$1990
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:2966$1988_Y [3:0]
    connect \B \spec_insn_c_and_mem_rmask
    connect \S \spec_insn_c_and_valid
    connect \Y $ternary$isa_rv32ic.v:2965$1990_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:2966.3-3011.54"
  cell $mux $ternary$isa_rv32ic.v:2966$1988
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:2967$1986_Y [3:0]
    connect \B \spec_insn_c_andi_mem_rmask
    connect \S \spec_insn_c_andi_valid
    connect \Y $ternary$isa_rv32ic.v:2966$1988_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:2967.3-3011.54"
  cell $mux $ternary$isa_rv32ic.v:2967$1986
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:2968$1984_Y [3:0]
    connect \B \spec_insn_c_beqz_mem_rmask
    connect \S \spec_insn_c_beqz_valid
    connect \Y $ternary$isa_rv32ic.v:2967$1986_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:2968.3-3011.54"
  cell $mux $ternary$isa_rv32ic.v:2968$1984
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:2969$1982_Y [3:0]
    connect \B \spec_insn_c_bnez_mem_rmask
    connect \S \spec_insn_c_bnez_valid
    connect \Y $ternary$isa_rv32ic.v:2968$1984_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:2969.3-3011.54"
  cell $mux $ternary$isa_rv32ic.v:2969$1982
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:2970$1980_Y [3:0]
    connect \B \spec_insn_c_j_mem_rmask
    connect \S \spec_insn_c_j_valid
    connect \Y $ternary$isa_rv32ic.v:2969$1982_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:2970.3-3011.54"
  cell $mux $ternary$isa_rv32ic.v:2970$1980
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:2971$1978_Y [3:0]
    connect \B \spec_insn_c_jal_mem_rmask
    connect \S \spec_insn_c_jal_valid
    connect \Y $ternary$isa_rv32ic.v:2970$1980_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:2971.3-3011.54"
  cell $mux $ternary$isa_rv32ic.v:2971$1978
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:2972$1976_Y [3:0]
    connect \B \spec_insn_c_jalr_mem_rmask
    connect \S \spec_insn_c_jalr_valid
    connect \Y $ternary$isa_rv32ic.v:2971$1978_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:2972.3-3011.54"
  cell $mux $ternary$isa_rv32ic.v:2972$1976
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:2973$1974_Y [3:0]
    connect \B \spec_insn_c_jr_mem_rmask
    connect \S \spec_insn_c_jr_valid
    connect \Y $ternary$isa_rv32ic.v:2972$1976_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:2973.3-3011.54"
  cell $mux $ternary$isa_rv32ic.v:2973$1974
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:2974$1972_Y [3:0]
    connect \B \spec_insn_c_li_mem_rmask
    connect \S \spec_insn_c_li_valid
    connect \Y $ternary$isa_rv32ic.v:2973$1974_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:2974.3-3011.54"
  cell $mux $ternary$isa_rv32ic.v:2974$1972
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:2975$1970_Y [3:0]
    connect \B \spec_insn_c_lui_mem_rmask
    connect \S \spec_insn_c_lui_valid
    connect \Y $ternary$isa_rv32ic.v:2974$1972_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:2975.3-3011.54"
  cell $mux $ternary$isa_rv32ic.v:2975$1970
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:2976$1968_Y [3:0]
    connect \B \spec_insn_c_lw_mem_rmask
    connect \S \spec_insn_c_lw_valid
    connect \Y $ternary$isa_rv32ic.v:2975$1970_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:2976.3-3011.54"
  cell $mux $ternary$isa_rv32ic.v:2976$1968
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:2977$1966_Y [3:0]
    connect \B \spec_insn_c_lwsp_mem_rmask
    connect \S \spec_insn_c_lwsp_valid
    connect \Y $ternary$isa_rv32ic.v:2976$1968_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:2977.3-3011.54"
  cell $mux $ternary$isa_rv32ic.v:2977$1966
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:2978$1964_Y [3:0]
    connect \B \spec_insn_c_mv_mem_rmask
    connect \S \spec_insn_c_mv_valid
    connect \Y $ternary$isa_rv32ic.v:2977$1966_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:2978.3-3011.54"
  cell $mux $ternary$isa_rv32ic.v:2978$1964
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:2979$1962_Y [3:0]
    connect \B \spec_insn_c_or_mem_rmask
    connect \S \spec_insn_c_or_valid
    connect \Y $ternary$isa_rv32ic.v:2978$1964_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:2979.3-3011.54"
  cell $mux $ternary$isa_rv32ic.v:2979$1962
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:2980$1960_Y [3:0]
    connect \B \spec_insn_c_slli_mem_rmask
    connect \S \spec_insn_c_slli_valid
    connect \Y $ternary$isa_rv32ic.v:2979$1962_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:2980.3-3011.54"
  cell $mux $ternary$isa_rv32ic.v:2980$1960
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:2981$1958_Y [3:0]
    connect \B \spec_insn_c_srai_mem_rmask
    connect \S \spec_insn_c_srai_valid
    connect \Y $ternary$isa_rv32ic.v:2980$1960_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:2981.3-3011.54"
  cell $mux $ternary$isa_rv32ic.v:2981$1958
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:2982$1956_Y [3:0]
    connect \B \spec_insn_c_srli_mem_rmask
    connect \S \spec_insn_c_srli_valid
    connect \Y $ternary$isa_rv32ic.v:2981$1958_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:2982.3-3011.54"
  cell $mux $ternary$isa_rv32ic.v:2982$1956
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:2983$1954_Y [3:0]
    connect \B \spec_insn_c_sub_mem_rmask
    connect \S \spec_insn_c_sub_valid
    connect \Y $ternary$isa_rv32ic.v:2982$1956_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:2983.3-3011.54"
  cell $mux $ternary$isa_rv32ic.v:2983$1954
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:2984$1952_Y [3:0]
    connect \B \spec_insn_c_sw_mem_rmask
    connect \S \spec_insn_c_sw_valid
    connect \Y $ternary$isa_rv32ic.v:2983$1954_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:2984.3-3011.54"
  cell $mux $ternary$isa_rv32ic.v:2984$1952
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:2985$1950_Y [3:0]
    connect \B \spec_insn_c_swsp_mem_rmask
    connect \S \spec_insn_c_swsp_valid
    connect \Y $ternary$isa_rv32ic.v:2984$1952_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:2985.3-3011.54"
  cell $mux $ternary$isa_rv32ic.v:2985$1950
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:2986$1948_Y [3:0]
    connect \B \spec_insn_c_xor_mem_rmask
    connect \S \spec_insn_c_xor_valid
    connect \Y $ternary$isa_rv32ic.v:2985$1950_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:2986.3-3011.54"
  cell $mux $ternary$isa_rv32ic.v:2986$1948
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:2987$1946_Y [3:0]
    connect \B \spec_insn_jal_mem_rmask
    connect \S \spec_insn_jal_valid
    connect \Y $ternary$isa_rv32ic.v:2986$1948_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:2987.3-3011.54"
  cell $mux $ternary$isa_rv32ic.v:2987$1946
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:2988$1944_Y [3:0]
    connect \B \spec_insn_jalr_mem_rmask
    connect \S \spec_insn_jalr_valid
    connect \Y $ternary$isa_rv32ic.v:2987$1946_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:2988.3-3011.54"
  cell $mux $ternary$isa_rv32ic.v:2988$1944
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:2989$1942_Y [3:0]
    connect \B \spec_insn_lb_mem_rmask
    connect \S \spec_insn_lb_valid
    connect \Y $ternary$isa_rv32ic.v:2988$1944_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:2989.3-3011.54"
  cell $mux $ternary$isa_rv32ic.v:2989$1942
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:2990$1940_Y [3:0]
    connect \B \spec_insn_lbu_mem_rmask
    connect \S \spec_insn_lbu_valid
    connect \Y $ternary$isa_rv32ic.v:2989$1942_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:2990.3-3011.54"
  cell $mux $ternary$isa_rv32ic.v:2990$1940
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:2991$1938_Y [3:0]
    connect \B \spec_insn_lh_mem_rmask
    connect \S \spec_insn_lh_valid
    connect \Y $ternary$isa_rv32ic.v:2990$1940_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:2991.3-3011.54"
  cell $mux $ternary$isa_rv32ic.v:2991$1938
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:2992$1936_Y [3:0]
    connect \B \spec_insn_lhu_mem_rmask
    connect \S \spec_insn_lhu_valid
    connect \Y $ternary$isa_rv32ic.v:2991$1938_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:2992.3-3011.54"
  cell $mux $ternary$isa_rv32ic.v:2992$1936
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:2993$1934_Y [3:0]
    connect \B \spec_insn_lui_mem_rmask
    connect \S \spec_insn_lui_valid
    connect \Y $ternary$isa_rv32ic.v:2992$1936_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:2993.3-3011.54"
  cell $mux $ternary$isa_rv32ic.v:2993$1934
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:2994$1932_Y [3:0]
    connect \B \spec_insn_lw_mem_rmask
    connect \S \spec_insn_lw_valid
    connect \Y $ternary$isa_rv32ic.v:2993$1934_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:2994.3-3011.54"
  cell $mux $ternary$isa_rv32ic.v:2994$1932
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:2995$1930_Y [3:0]
    connect \B \spec_insn_or_mem_rmask
    connect \S \spec_insn_or_valid
    connect \Y $ternary$isa_rv32ic.v:2994$1932_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:2995.3-3011.54"
  cell $mux $ternary$isa_rv32ic.v:2995$1930
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:2996$1928_Y [3:0]
    connect \B \spec_insn_ori_mem_rmask
    connect \S \spec_insn_ori_valid
    connect \Y $ternary$isa_rv32ic.v:2995$1930_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:2996.3-3011.54"
  cell $mux $ternary$isa_rv32ic.v:2996$1928
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:2997$1926_Y [3:0]
    connect \B \spec_insn_sb_mem_rmask
    connect \S \spec_insn_sb_valid
    connect \Y $ternary$isa_rv32ic.v:2996$1928_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:2997.3-3011.54"
  cell $mux $ternary$isa_rv32ic.v:2997$1926
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:2998$1924_Y [3:0]
    connect \B \spec_insn_sh_mem_rmask
    connect \S \spec_insn_sh_valid
    connect \Y $ternary$isa_rv32ic.v:2997$1926_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:2998.3-3011.54"
  cell $mux $ternary$isa_rv32ic.v:2998$1924
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:2999$1922_Y [3:0]
    connect \B \spec_insn_sll_mem_rmask
    connect \S \spec_insn_sll_valid
    connect \Y $ternary$isa_rv32ic.v:2998$1924_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:2999.3-3011.54"
  cell $mux $ternary$isa_rv32ic.v:2999$1922
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:3000$1920_Y [3:0]
    connect \B \spec_insn_slli_mem_rmask
    connect \S \spec_insn_slli_valid
    connect \Y $ternary$isa_rv32ic.v:2999$1922_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:3000.3-3011.54"
  cell $mux $ternary$isa_rv32ic.v:3000$1920
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:3001$1918_Y [3:0]
    connect \B \spec_insn_slt_mem_rmask
    connect \S \spec_insn_slt_valid
    connect \Y $ternary$isa_rv32ic.v:3000$1920_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:3001.3-3011.54"
  cell $mux $ternary$isa_rv32ic.v:3001$1918
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:3002$1916_Y [3:0]
    connect \B \spec_insn_slti_mem_rmask
    connect \S \spec_insn_slti_valid
    connect \Y $ternary$isa_rv32ic.v:3001$1918_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:3002.3-3011.54"
  cell $mux $ternary$isa_rv32ic.v:3002$1916
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:3003$1914_Y [3:0]
    connect \B \spec_insn_sltiu_mem_rmask
    connect \S \spec_insn_sltiu_valid
    connect \Y $ternary$isa_rv32ic.v:3002$1916_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:3003.3-3011.54"
  cell $mux $ternary$isa_rv32ic.v:3003$1914
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:3004$1912_Y [3:0]
    connect \B \spec_insn_sltu_mem_rmask
    connect \S \spec_insn_sltu_valid
    connect \Y $ternary$isa_rv32ic.v:3003$1914_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:3004.3-3011.54"
  cell $mux $ternary$isa_rv32ic.v:3004$1912
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:3005$1910_Y [3:0]
    connect \B \spec_insn_sra_mem_rmask
    connect \S \spec_insn_sra_valid
    connect \Y $ternary$isa_rv32ic.v:3004$1912_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:3005.3-3011.54"
  cell $mux $ternary$isa_rv32ic.v:3005$1910
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:3006$1908_Y [3:0]
    connect \B \spec_insn_srai_mem_rmask
    connect \S \spec_insn_srai_valid
    connect \Y $ternary$isa_rv32ic.v:3005$1910_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:3006.3-3011.54"
  cell $mux $ternary$isa_rv32ic.v:3006$1908
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:3007$1906_Y [3:0]
    connect \B \spec_insn_srl_mem_rmask
    connect \S \spec_insn_srl_valid
    connect \Y $ternary$isa_rv32ic.v:3006$1908_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:3007.3-3011.54"
  cell $mux $ternary$isa_rv32ic.v:3007$1906
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:3008$1904_Y [3:0]
    connect \B \spec_insn_srli_mem_rmask
    connect \S \spec_insn_srli_valid
    connect \Y $ternary$isa_rv32ic.v:3007$1906_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:3008.3-3011.54"
  cell $mux $ternary$isa_rv32ic.v:3008$1904
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:3009$1902_Y [3:0]
    connect \B \spec_insn_sub_mem_rmask
    connect \S \spec_insn_sub_valid
    connect \Y $ternary$isa_rv32ic.v:3008$1904_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:3009.3-3011.54"
  cell $mux $ternary$isa_rv32ic.v:3009$1902
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:3010$1900_Y [3:0]
    connect \B \spec_insn_sw_mem_rmask
    connect \S \spec_insn_sw_valid
    connect \Y $ternary$isa_rv32ic.v:3009$1902_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:3010.3-3011.54"
  cell $mux $ternary$isa_rv32ic.v:3010$1900
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:3011$1898_Y [3:0]
    connect \B \spec_insn_xor_mem_rmask
    connect \S \spec_insn_xor_valid
    connect \Y $ternary$isa_rv32ic.v:3010$1900_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:3011.3-3011.54"
  cell $mux $ternary$isa_rv32ic.v:3011$1898
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B \spec_insn_xori_mem_rmask
    connect \S \spec_insn_xori_valid
    connect \Y $ternary$isa_rv32ic.v:3011$1898_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:3013.3-3074.54"
  cell $mux $ternary$isa_rv32ic.v:3013$2144
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:3014$2142_Y [3:0]
    connect \B \spec_insn_add_mem_wmask
    connect \S \spec_insn_add_valid
    connect \Y \spec_mem_wmask
  end
  attribute \src "isa_rv32ic.v:3014.3-3074.54"
  cell $mux $ternary$isa_rv32ic.v:3014$2142
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:3015$2140_Y [3:0]
    connect \B \spec_insn_addi_mem_wmask
    connect \S \spec_insn_addi_valid
    connect \Y $ternary$isa_rv32ic.v:3014$2142_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:3015.3-3074.54"
  cell $mux $ternary$isa_rv32ic.v:3015$2140
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:3016$2138_Y [3:0]
    connect \B \spec_insn_and_mem_wmask
    connect \S \spec_insn_and_valid
    connect \Y $ternary$isa_rv32ic.v:3015$2140_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:3016.3-3074.54"
  cell $mux $ternary$isa_rv32ic.v:3016$2138
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:3017$2136_Y [3:0]
    connect \B \spec_insn_andi_mem_wmask
    connect \S \spec_insn_andi_valid
    connect \Y $ternary$isa_rv32ic.v:3016$2138_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:3017.3-3074.54"
  cell $mux $ternary$isa_rv32ic.v:3017$2136
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:3018$2134_Y [3:0]
    connect \B \spec_insn_auipc_mem_wmask
    connect \S \spec_insn_auipc_valid
    connect \Y $ternary$isa_rv32ic.v:3017$2136_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:3018.3-3074.54"
  cell $mux $ternary$isa_rv32ic.v:3018$2134
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:3019$2132_Y [3:0]
    connect \B \spec_insn_beq_mem_wmask
    connect \S \spec_insn_beq_valid
    connect \Y $ternary$isa_rv32ic.v:3018$2134_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:3019.3-3074.54"
  cell $mux $ternary$isa_rv32ic.v:3019$2132
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:3020$2130_Y [3:0]
    connect \B \spec_insn_bge_mem_wmask
    connect \S \spec_insn_bge_valid
    connect \Y $ternary$isa_rv32ic.v:3019$2132_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:3020.3-3074.54"
  cell $mux $ternary$isa_rv32ic.v:3020$2130
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:3021$2128_Y [3:0]
    connect \B \spec_insn_bgeu_mem_wmask
    connect \S \spec_insn_bgeu_valid
    connect \Y $ternary$isa_rv32ic.v:3020$2130_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:3021.3-3074.54"
  cell $mux $ternary$isa_rv32ic.v:3021$2128
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:3022$2126_Y [3:0]
    connect \B \spec_insn_blt_mem_wmask
    connect \S \spec_insn_blt_valid
    connect \Y $ternary$isa_rv32ic.v:3021$2128_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:3022.3-3074.54"
  cell $mux $ternary$isa_rv32ic.v:3022$2126
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:3023$2124_Y [3:0]
    connect \B \spec_insn_bltu_mem_wmask
    connect \S \spec_insn_bltu_valid
    connect \Y $ternary$isa_rv32ic.v:3022$2126_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:3023.3-3074.54"
  cell $mux $ternary$isa_rv32ic.v:3023$2124
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:3024$2122_Y [3:0]
    connect \B \spec_insn_bne_mem_wmask
    connect \S \spec_insn_bne_valid
    connect \Y $ternary$isa_rv32ic.v:3023$2124_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:3024.3-3074.54"
  cell $mux $ternary$isa_rv32ic.v:3024$2122
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:3025$2120_Y [3:0]
    connect \B \spec_insn_c_add_mem_wmask
    connect \S \spec_insn_c_add_valid
    connect \Y $ternary$isa_rv32ic.v:3024$2122_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:3025.3-3074.54"
  cell $mux $ternary$isa_rv32ic.v:3025$2120
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:3026$2118_Y [3:0]
    connect \B \spec_insn_c_addi_mem_wmask
    connect \S \spec_insn_c_addi_valid
    connect \Y $ternary$isa_rv32ic.v:3025$2120_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:3026.3-3074.54"
  cell $mux $ternary$isa_rv32ic.v:3026$2118
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:3027$2116_Y [3:0]
    connect \B \spec_insn_c_addi16sp_mem_wmask
    connect \S \spec_insn_c_addi16sp_valid
    connect \Y $ternary$isa_rv32ic.v:3026$2118_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:3027.3-3074.54"
  cell $mux $ternary$isa_rv32ic.v:3027$2116
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:3028$2114_Y [3:0]
    connect \B \spec_insn_c_addi4spn_mem_wmask
    connect \S \spec_insn_c_addi4spn_valid
    connect \Y $ternary$isa_rv32ic.v:3027$2116_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:3028.3-3074.54"
  cell $mux $ternary$isa_rv32ic.v:3028$2114
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:3029$2112_Y [3:0]
    connect \B \spec_insn_c_and_mem_wmask
    connect \S \spec_insn_c_and_valid
    connect \Y $ternary$isa_rv32ic.v:3028$2114_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:3029.3-3074.54"
  cell $mux $ternary$isa_rv32ic.v:3029$2112
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:3030$2110_Y [3:0]
    connect \B \spec_insn_c_andi_mem_wmask
    connect \S \spec_insn_c_andi_valid
    connect \Y $ternary$isa_rv32ic.v:3029$2112_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:3030.3-3074.54"
  cell $mux $ternary$isa_rv32ic.v:3030$2110
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:3031$2108_Y [3:0]
    connect \B \spec_insn_c_beqz_mem_wmask
    connect \S \spec_insn_c_beqz_valid
    connect \Y $ternary$isa_rv32ic.v:3030$2110_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:3031.3-3074.54"
  cell $mux $ternary$isa_rv32ic.v:3031$2108
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:3032$2106_Y [3:0]
    connect \B \spec_insn_c_bnez_mem_wmask
    connect \S \spec_insn_c_bnez_valid
    connect \Y $ternary$isa_rv32ic.v:3031$2108_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:3032.3-3074.54"
  cell $mux $ternary$isa_rv32ic.v:3032$2106
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:3033$2104_Y [3:0]
    connect \B \spec_insn_c_j_mem_wmask
    connect \S \spec_insn_c_j_valid
    connect \Y $ternary$isa_rv32ic.v:3032$2106_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:3033.3-3074.54"
  cell $mux $ternary$isa_rv32ic.v:3033$2104
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:3034$2102_Y [3:0]
    connect \B \spec_insn_c_jal_mem_wmask
    connect \S \spec_insn_c_jal_valid
    connect \Y $ternary$isa_rv32ic.v:3033$2104_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:3034.3-3074.54"
  cell $mux $ternary$isa_rv32ic.v:3034$2102
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:3035$2100_Y [3:0]
    connect \B \spec_insn_c_jalr_mem_wmask
    connect \S \spec_insn_c_jalr_valid
    connect \Y $ternary$isa_rv32ic.v:3034$2102_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:3035.3-3074.54"
  cell $mux $ternary$isa_rv32ic.v:3035$2100
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:3036$2098_Y [3:0]
    connect \B \spec_insn_c_jr_mem_wmask
    connect \S \spec_insn_c_jr_valid
    connect \Y $ternary$isa_rv32ic.v:3035$2100_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:3036.3-3074.54"
  cell $mux $ternary$isa_rv32ic.v:3036$2098
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:3037$2096_Y [3:0]
    connect \B \spec_insn_c_li_mem_wmask
    connect \S \spec_insn_c_li_valid
    connect \Y $ternary$isa_rv32ic.v:3036$2098_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:3037.3-3074.54"
  cell $mux $ternary$isa_rv32ic.v:3037$2096
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:3038$2094_Y [3:0]
    connect \B \spec_insn_c_lui_mem_wmask
    connect \S \spec_insn_c_lui_valid
    connect \Y $ternary$isa_rv32ic.v:3037$2096_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:3038.3-3074.54"
  cell $mux $ternary$isa_rv32ic.v:3038$2094
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:3039$2092_Y [3:0]
    connect \B \spec_insn_c_lw_mem_wmask
    connect \S \spec_insn_c_lw_valid
    connect \Y $ternary$isa_rv32ic.v:3038$2094_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:3039.3-3074.54"
  cell $mux $ternary$isa_rv32ic.v:3039$2092
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:3040$2090_Y [3:0]
    connect \B \spec_insn_c_lwsp_mem_wmask
    connect \S \spec_insn_c_lwsp_valid
    connect \Y $ternary$isa_rv32ic.v:3039$2092_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:3040.3-3074.54"
  cell $mux $ternary$isa_rv32ic.v:3040$2090
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:3041$2088_Y [3:0]
    connect \B \spec_insn_c_mv_mem_wmask
    connect \S \spec_insn_c_mv_valid
    connect \Y $ternary$isa_rv32ic.v:3040$2090_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:3041.3-3074.54"
  cell $mux $ternary$isa_rv32ic.v:3041$2088
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:3042$2086_Y [3:0]
    connect \B \spec_insn_c_or_mem_wmask
    connect \S \spec_insn_c_or_valid
    connect \Y $ternary$isa_rv32ic.v:3041$2088_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:3042.3-3074.54"
  cell $mux $ternary$isa_rv32ic.v:3042$2086
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:3043$2084_Y [3:0]
    connect \B \spec_insn_c_slli_mem_wmask
    connect \S \spec_insn_c_slli_valid
    connect \Y $ternary$isa_rv32ic.v:3042$2086_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:3043.3-3074.54"
  cell $mux $ternary$isa_rv32ic.v:3043$2084
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:3044$2082_Y [3:0]
    connect \B \spec_insn_c_srai_mem_wmask
    connect \S \spec_insn_c_srai_valid
    connect \Y $ternary$isa_rv32ic.v:3043$2084_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:3044.3-3074.54"
  cell $mux $ternary$isa_rv32ic.v:3044$2082
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:3045$2080_Y [3:0]
    connect \B \spec_insn_c_srli_mem_wmask
    connect \S \spec_insn_c_srli_valid
    connect \Y $ternary$isa_rv32ic.v:3044$2082_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:3045.3-3074.54"
  cell $mux $ternary$isa_rv32ic.v:3045$2080
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:3046$2078_Y [3:0]
    connect \B \spec_insn_c_sub_mem_wmask
    connect \S \spec_insn_c_sub_valid
    connect \Y $ternary$isa_rv32ic.v:3045$2080_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:3046.3-3074.54"
  cell $mux $ternary$isa_rv32ic.v:3046$2078
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:3047$2076_Y [3:0]
    connect \B \spec_insn_c_sw_mem_wmask
    connect \S \spec_insn_c_sw_valid
    connect \Y $ternary$isa_rv32ic.v:3046$2078_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:3047.3-3074.54"
  cell $mux $ternary$isa_rv32ic.v:3047$2076
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:3048$2074_Y [3:0]
    connect \B \spec_insn_c_swsp_mem_wmask
    connect \S \spec_insn_c_swsp_valid
    connect \Y $ternary$isa_rv32ic.v:3047$2076_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:3048.3-3074.54"
  cell $mux $ternary$isa_rv32ic.v:3048$2074
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:3049$2072_Y [3:0]
    connect \B \spec_insn_c_xor_mem_wmask
    connect \S \spec_insn_c_xor_valid
    connect \Y $ternary$isa_rv32ic.v:3048$2074_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:3049.3-3074.54"
  cell $mux $ternary$isa_rv32ic.v:3049$2072
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:3050$2070_Y [3:0]
    connect \B \spec_insn_jal_mem_wmask
    connect \S \spec_insn_jal_valid
    connect \Y $ternary$isa_rv32ic.v:3049$2072_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:3050.3-3074.54"
  cell $mux $ternary$isa_rv32ic.v:3050$2070
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:3051$2068_Y [3:0]
    connect \B \spec_insn_jalr_mem_wmask
    connect \S \spec_insn_jalr_valid
    connect \Y $ternary$isa_rv32ic.v:3050$2070_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:3051.3-3074.54"
  cell $mux $ternary$isa_rv32ic.v:3051$2068
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:3052$2066_Y [3:0]
    connect \B \spec_insn_lb_mem_wmask
    connect \S \spec_insn_lb_valid
    connect \Y $ternary$isa_rv32ic.v:3051$2068_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:3052.3-3074.54"
  cell $mux $ternary$isa_rv32ic.v:3052$2066
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:3053$2064_Y [3:0]
    connect \B \spec_insn_lbu_mem_wmask
    connect \S \spec_insn_lbu_valid
    connect \Y $ternary$isa_rv32ic.v:3052$2066_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:3053.3-3074.54"
  cell $mux $ternary$isa_rv32ic.v:3053$2064
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:3054$2062_Y [3:0]
    connect \B \spec_insn_lh_mem_wmask
    connect \S \spec_insn_lh_valid
    connect \Y $ternary$isa_rv32ic.v:3053$2064_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:3054.3-3074.54"
  cell $mux $ternary$isa_rv32ic.v:3054$2062
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:3055$2060_Y [3:0]
    connect \B \spec_insn_lhu_mem_wmask
    connect \S \spec_insn_lhu_valid
    connect \Y $ternary$isa_rv32ic.v:3054$2062_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:3055.3-3074.54"
  cell $mux $ternary$isa_rv32ic.v:3055$2060
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:3056$2058_Y [3:0]
    connect \B \spec_insn_lui_mem_wmask
    connect \S \spec_insn_lui_valid
    connect \Y $ternary$isa_rv32ic.v:3055$2060_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:3056.3-3074.54"
  cell $mux $ternary$isa_rv32ic.v:3056$2058
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:3057$2056_Y [3:0]
    connect \B \spec_insn_lw_mem_wmask
    connect \S \spec_insn_lw_valid
    connect \Y $ternary$isa_rv32ic.v:3056$2058_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:3057.3-3074.54"
  cell $mux $ternary$isa_rv32ic.v:3057$2056
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:3058$2054_Y [3:0]
    connect \B \spec_insn_or_mem_wmask
    connect \S \spec_insn_or_valid
    connect \Y $ternary$isa_rv32ic.v:3057$2056_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:3058.3-3074.54"
  cell $mux $ternary$isa_rv32ic.v:3058$2054
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:3059$2052_Y [3:0]
    connect \B \spec_insn_ori_mem_wmask
    connect \S \spec_insn_ori_valid
    connect \Y $ternary$isa_rv32ic.v:3058$2054_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:3059.3-3074.54"
  cell $mux $ternary$isa_rv32ic.v:3059$2052
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:3060$2050_Y [3:0]
    connect \B \spec_insn_sb_mem_wmask
    connect \S \spec_insn_sb_valid
    connect \Y $ternary$isa_rv32ic.v:3059$2052_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:3060.3-3074.54"
  cell $mux $ternary$isa_rv32ic.v:3060$2050
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:3061$2048_Y [3:0]
    connect \B \spec_insn_sh_mem_wmask
    connect \S \spec_insn_sh_valid
    connect \Y $ternary$isa_rv32ic.v:3060$2050_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:3061.3-3074.54"
  cell $mux $ternary$isa_rv32ic.v:3061$2048
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:3062$2046_Y [3:0]
    connect \B \spec_insn_sll_mem_wmask
    connect \S \spec_insn_sll_valid
    connect \Y $ternary$isa_rv32ic.v:3061$2048_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:3062.3-3074.54"
  cell $mux $ternary$isa_rv32ic.v:3062$2046
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:3063$2044_Y [3:0]
    connect \B \spec_insn_slli_mem_wmask
    connect \S \spec_insn_slli_valid
    connect \Y $ternary$isa_rv32ic.v:3062$2046_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:3063.3-3074.54"
  cell $mux $ternary$isa_rv32ic.v:3063$2044
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:3064$2042_Y [3:0]
    connect \B \spec_insn_slt_mem_wmask
    connect \S \spec_insn_slt_valid
    connect \Y $ternary$isa_rv32ic.v:3063$2044_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:3064.3-3074.54"
  cell $mux $ternary$isa_rv32ic.v:3064$2042
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:3065$2040_Y [3:0]
    connect \B \spec_insn_slti_mem_wmask
    connect \S \spec_insn_slti_valid
    connect \Y $ternary$isa_rv32ic.v:3064$2042_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:3065.3-3074.54"
  cell $mux $ternary$isa_rv32ic.v:3065$2040
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:3066$2038_Y [3:0]
    connect \B \spec_insn_sltiu_mem_wmask
    connect \S \spec_insn_sltiu_valid
    connect \Y $ternary$isa_rv32ic.v:3065$2040_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:3066.3-3074.54"
  cell $mux $ternary$isa_rv32ic.v:3066$2038
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:3067$2036_Y [3:0]
    connect \B \spec_insn_sltu_mem_wmask
    connect \S \spec_insn_sltu_valid
    connect \Y $ternary$isa_rv32ic.v:3066$2038_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:3067.3-3074.54"
  cell $mux $ternary$isa_rv32ic.v:3067$2036
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:3068$2034_Y [3:0]
    connect \B \spec_insn_sra_mem_wmask
    connect \S \spec_insn_sra_valid
    connect \Y $ternary$isa_rv32ic.v:3067$2036_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:3068.3-3074.54"
  cell $mux $ternary$isa_rv32ic.v:3068$2034
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:3069$2032_Y [3:0]
    connect \B \spec_insn_srai_mem_wmask
    connect \S \spec_insn_srai_valid
    connect \Y $ternary$isa_rv32ic.v:3068$2034_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:3069.3-3074.54"
  cell $mux $ternary$isa_rv32ic.v:3069$2032
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:3070$2030_Y [3:0]
    connect \B \spec_insn_srl_mem_wmask
    connect \S \spec_insn_srl_valid
    connect \Y $ternary$isa_rv32ic.v:3069$2032_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:3070.3-3074.54"
  cell $mux $ternary$isa_rv32ic.v:3070$2030
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:3071$2028_Y [3:0]
    connect \B \spec_insn_srli_mem_wmask
    connect \S \spec_insn_srli_valid
    connect \Y $ternary$isa_rv32ic.v:3070$2030_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:3071.3-3074.54"
  cell $mux $ternary$isa_rv32ic.v:3071$2028
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:3072$2026_Y [3:0]
    connect \B \spec_insn_sub_mem_wmask
    connect \S \spec_insn_sub_valid
    connect \Y $ternary$isa_rv32ic.v:3071$2028_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:3072.3-3074.54"
  cell $mux $ternary$isa_rv32ic.v:3072$2026
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:3073$2024_Y [3:0]
    connect \B \spec_insn_sw_mem_wmask
    connect \S \spec_insn_sw_valid
    connect \Y $ternary$isa_rv32ic.v:3072$2026_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:3073.3-3074.54"
  cell $mux $ternary$isa_rv32ic.v:3073$2024
    parameter \WIDTH 4
    connect \A $ternary$isa_rv32ic.v:3074$2022_Y [3:0]
    connect \B \spec_insn_xor_mem_wmask
    connect \S \spec_insn_xor_valid
    connect \Y $ternary$isa_rv32ic.v:3073$2024_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:3074.3-3074.54"
  cell $mux $ternary$isa_rv32ic.v:3074$2022
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B \spec_insn_xori_mem_wmask
    connect \S \spec_insn_xori_valid
    connect \Y $ternary$isa_rv32ic.v:3074$2022_Y [3:0]
  end
  attribute \src "isa_rv32ic.v:3076.3-3137.54"
  cell $mux $ternary$isa_rv32ic.v:3076$2206
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:3077$2205_Y
    connect \B \spec_insn_add_mem_wdata
    connect \S \spec_insn_add_valid
    connect \Y \spec_mem_wdata
  end
  attribute \src "isa_rv32ic.v:3077.3-3137.54"
  cell $mux $ternary$isa_rv32ic.v:3077$2205
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:3078$2204_Y
    connect \B \spec_insn_addi_mem_wdata
    connect \S \spec_insn_addi_valid
    connect \Y $ternary$isa_rv32ic.v:3077$2205_Y
  end
  attribute \src "isa_rv32ic.v:3078.3-3137.54"
  cell $mux $ternary$isa_rv32ic.v:3078$2204
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:3079$2203_Y
    connect \B \spec_insn_and_mem_wdata
    connect \S \spec_insn_and_valid
    connect \Y $ternary$isa_rv32ic.v:3078$2204_Y
  end
  attribute \src "isa_rv32ic.v:3079.3-3137.54"
  cell $mux $ternary$isa_rv32ic.v:3079$2203
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:3080$2202_Y
    connect \B \spec_insn_andi_mem_wdata
    connect \S \spec_insn_andi_valid
    connect \Y $ternary$isa_rv32ic.v:3079$2203_Y
  end
  attribute \src "isa_rv32ic.v:3080.3-3137.54"
  cell $mux $ternary$isa_rv32ic.v:3080$2202
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:3081$2201_Y
    connect \B \spec_insn_auipc_mem_wdata
    connect \S \spec_insn_auipc_valid
    connect \Y $ternary$isa_rv32ic.v:3080$2202_Y
  end
  attribute \src "isa_rv32ic.v:3081.3-3137.54"
  cell $mux $ternary$isa_rv32ic.v:3081$2201
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:3082$2200_Y
    connect \B \spec_insn_beq_mem_wdata
    connect \S \spec_insn_beq_valid
    connect \Y $ternary$isa_rv32ic.v:3081$2201_Y
  end
  attribute \src "isa_rv32ic.v:3082.3-3137.54"
  cell $mux $ternary$isa_rv32ic.v:3082$2200
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:3083$2199_Y
    connect \B \spec_insn_bge_mem_wdata
    connect \S \spec_insn_bge_valid
    connect \Y $ternary$isa_rv32ic.v:3082$2200_Y
  end
  attribute \src "isa_rv32ic.v:3083.3-3137.54"
  cell $mux $ternary$isa_rv32ic.v:3083$2199
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:3084$2198_Y
    connect \B \spec_insn_bgeu_mem_wdata
    connect \S \spec_insn_bgeu_valid
    connect \Y $ternary$isa_rv32ic.v:3083$2199_Y
  end
  attribute \src "isa_rv32ic.v:3084.3-3137.54"
  cell $mux $ternary$isa_rv32ic.v:3084$2198
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:3085$2197_Y
    connect \B \spec_insn_blt_mem_wdata
    connect \S \spec_insn_blt_valid
    connect \Y $ternary$isa_rv32ic.v:3084$2198_Y
  end
  attribute \src "isa_rv32ic.v:3085.3-3137.54"
  cell $mux $ternary$isa_rv32ic.v:3085$2197
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:3086$2196_Y
    connect \B \spec_insn_bltu_mem_wdata
    connect \S \spec_insn_bltu_valid
    connect \Y $ternary$isa_rv32ic.v:3085$2197_Y
  end
  attribute \src "isa_rv32ic.v:3086.3-3137.54"
  cell $mux $ternary$isa_rv32ic.v:3086$2196
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:3087$2195_Y
    connect \B \spec_insn_bne_mem_wdata
    connect \S \spec_insn_bne_valid
    connect \Y $ternary$isa_rv32ic.v:3086$2196_Y
  end
  attribute \src "isa_rv32ic.v:3087.3-3137.54"
  cell $mux $ternary$isa_rv32ic.v:3087$2195
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:3088$2194_Y
    connect \B \spec_insn_c_add_mem_wdata
    connect \S \spec_insn_c_add_valid
    connect \Y $ternary$isa_rv32ic.v:3087$2195_Y
  end
  attribute \src "isa_rv32ic.v:3088.3-3137.54"
  cell $mux $ternary$isa_rv32ic.v:3088$2194
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:3089$2193_Y
    connect \B \spec_insn_c_addi_mem_wdata
    connect \S \spec_insn_c_addi_valid
    connect \Y $ternary$isa_rv32ic.v:3088$2194_Y
  end
  attribute \src "isa_rv32ic.v:3089.3-3137.54"
  cell $mux $ternary$isa_rv32ic.v:3089$2193
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:3090$2192_Y
    connect \B \spec_insn_c_addi16sp_mem_wdata
    connect \S \spec_insn_c_addi16sp_valid
    connect \Y $ternary$isa_rv32ic.v:3089$2193_Y
  end
  attribute \src "isa_rv32ic.v:3090.3-3137.54"
  cell $mux $ternary$isa_rv32ic.v:3090$2192
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:3091$2191_Y
    connect \B \spec_insn_c_addi4spn_mem_wdata
    connect \S \spec_insn_c_addi4spn_valid
    connect \Y $ternary$isa_rv32ic.v:3090$2192_Y
  end
  attribute \src "isa_rv32ic.v:3091.3-3137.54"
  cell $mux $ternary$isa_rv32ic.v:3091$2191
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:3092$2190_Y
    connect \B \spec_insn_c_and_mem_wdata
    connect \S \spec_insn_c_and_valid
    connect \Y $ternary$isa_rv32ic.v:3091$2191_Y
  end
  attribute \src "isa_rv32ic.v:3092.3-3137.54"
  cell $mux $ternary$isa_rv32ic.v:3092$2190
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:3093$2189_Y
    connect \B \spec_insn_c_andi_mem_wdata
    connect \S \spec_insn_c_andi_valid
    connect \Y $ternary$isa_rv32ic.v:3092$2190_Y
  end
  attribute \src "isa_rv32ic.v:3093.3-3137.54"
  cell $mux $ternary$isa_rv32ic.v:3093$2189
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:3094$2188_Y
    connect \B \spec_insn_c_beqz_mem_wdata
    connect \S \spec_insn_c_beqz_valid
    connect \Y $ternary$isa_rv32ic.v:3093$2189_Y
  end
  attribute \src "isa_rv32ic.v:3094.3-3137.54"
  cell $mux $ternary$isa_rv32ic.v:3094$2188
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:3095$2187_Y
    connect \B \spec_insn_c_bnez_mem_wdata
    connect \S \spec_insn_c_bnez_valid
    connect \Y $ternary$isa_rv32ic.v:3094$2188_Y
  end
  attribute \src "isa_rv32ic.v:3095.3-3137.54"
  cell $mux $ternary$isa_rv32ic.v:3095$2187
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:3096$2186_Y
    connect \B \spec_insn_c_j_mem_wdata
    connect \S \spec_insn_c_j_valid
    connect \Y $ternary$isa_rv32ic.v:3095$2187_Y
  end
  attribute \src "isa_rv32ic.v:3096.3-3137.54"
  cell $mux $ternary$isa_rv32ic.v:3096$2186
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:3097$2185_Y
    connect \B \spec_insn_c_jal_mem_wdata
    connect \S \spec_insn_c_jal_valid
    connect \Y $ternary$isa_rv32ic.v:3096$2186_Y
  end
  attribute \src "isa_rv32ic.v:3097.3-3137.54"
  cell $mux $ternary$isa_rv32ic.v:3097$2185
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:3098$2184_Y
    connect \B \spec_insn_c_jalr_mem_wdata
    connect \S \spec_insn_c_jalr_valid
    connect \Y $ternary$isa_rv32ic.v:3097$2185_Y
  end
  attribute \src "isa_rv32ic.v:3098.3-3137.54"
  cell $mux $ternary$isa_rv32ic.v:3098$2184
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:3099$2183_Y
    connect \B \spec_insn_c_jr_mem_wdata
    connect \S \spec_insn_c_jr_valid
    connect \Y $ternary$isa_rv32ic.v:3098$2184_Y
  end
  attribute \src "isa_rv32ic.v:3099.3-3137.54"
  cell $mux $ternary$isa_rv32ic.v:3099$2183
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:3100$2182_Y
    connect \B \spec_insn_c_li_mem_wdata
    connect \S \spec_insn_c_li_valid
    connect \Y $ternary$isa_rv32ic.v:3099$2183_Y
  end
  attribute \src "isa_rv32ic.v:3100.3-3137.54"
  cell $mux $ternary$isa_rv32ic.v:3100$2182
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:3101$2181_Y
    connect \B \spec_insn_c_lui_mem_wdata
    connect \S \spec_insn_c_lui_valid
    connect \Y $ternary$isa_rv32ic.v:3100$2182_Y
  end
  attribute \src "isa_rv32ic.v:3101.3-3137.54"
  cell $mux $ternary$isa_rv32ic.v:3101$2181
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:3102$2180_Y
    connect \B \spec_insn_c_lw_mem_wdata
    connect \S \spec_insn_c_lw_valid
    connect \Y $ternary$isa_rv32ic.v:3101$2181_Y
  end
  attribute \src "isa_rv32ic.v:3102.3-3137.54"
  cell $mux $ternary$isa_rv32ic.v:3102$2180
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:3103$2179_Y
    connect \B \spec_insn_c_lwsp_mem_wdata
    connect \S \spec_insn_c_lwsp_valid
    connect \Y $ternary$isa_rv32ic.v:3102$2180_Y
  end
  attribute \src "isa_rv32ic.v:3103.3-3137.54"
  cell $mux $ternary$isa_rv32ic.v:3103$2179
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:3104$2178_Y
    connect \B \spec_insn_c_mv_mem_wdata
    connect \S \spec_insn_c_mv_valid
    connect \Y $ternary$isa_rv32ic.v:3103$2179_Y
  end
  attribute \src "isa_rv32ic.v:3104.3-3137.54"
  cell $mux $ternary$isa_rv32ic.v:3104$2178
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:3105$2177_Y
    connect \B \spec_insn_c_or_mem_wdata
    connect \S \spec_insn_c_or_valid
    connect \Y $ternary$isa_rv32ic.v:3104$2178_Y
  end
  attribute \src "isa_rv32ic.v:3105.3-3137.54"
  cell $mux $ternary$isa_rv32ic.v:3105$2177
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:3106$2176_Y
    connect \B \spec_insn_c_slli_mem_wdata
    connect \S \spec_insn_c_slli_valid
    connect \Y $ternary$isa_rv32ic.v:3105$2177_Y
  end
  attribute \src "isa_rv32ic.v:3106.3-3137.54"
  cell $mux $ternary$isa_rv32ic.v:3106$2176
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:3107$2175_Y
    connect \B \spec_insn_c_srai_mem_wdata
    connect \S \spec_insn_c_srai_valid
    connect \Y $ternary$isa_rv32ic.v:3106$2176_Y
  end
  attribute \src "isa_rv32ic.v:3107.3-3137.54"
  cell $mux $ternary$isa_rv32ic.v:3107$2175
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:3108$2174_Y
    connect \B \spec_insn_c_srli_mem_wdata
    connect \S \spec_insn_c_srli_valid
    connect \Y $ternary$isa_rv32ic.v:3107$2175_Y
  end
  attribute \src "isa_rv32ic.v:3108.3-3137.54"
  cell $mux $ternary$isa_rv32ic.v:3108$2174
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:3109$2173_Y
    connect \B \spec_insn_c_sub_mem_wdata
    connect \S \spec_insn_c_sub_valid
    connect \Y $ternary$isa_rv32ic.v:3108$2174_Y
  end
  attribute \src "isa_rv32ic.v:3109.3-3137.54"
  cell $mux $ternary$isa_rv32ic.v:3109$2173
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:3110$2172_Y
    connect \B \spec_insn_c_sw_mem_wdata
    connect \S \spec_insn_c_sw_valid
    connect \Y $ternary$isa_rv32ic.v:3109$2173_Y
  end
  attribute \src "isa_rv32ic.v:3110.3-3137.54"
  cell $mux $ternary$isa_rv32ic.v:3110$2172
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:3111$2171_Y
    connect \B \spec_insn_c_swsp_mem_wdata
    connect \S \spec_insn_c_swsp_valid
    connect \Y $ternary$isa_rv32ic.v:3110$2172_Y
  end
  attribute \src "isa_rv32ic.v:3111.3-3137.54"
  cell $mux $ternary$isa_rv32ic.v:3111$2171
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:3112$2170_Y
    connect \B \spec_insn_c_xor_mem_wdata
    connect \S \spec_insn_c_xor_valid
    connect \Y $ternary$isa_rv32ic.v:3111$2171_Y
  end
  attribute \src "isa_rv32ic.v:3112.3-3137.54"
  cell $mux $ternary$isa_rv32ic.v:3112$2170
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:3113$2169_Y
    connect \B \spec_insn_jal_mem_wdata
    connect \S \spec_insn_jal_valid
    connect \Y $ternary$isa_rv32ic.v:3112$2170_Y
  end
  attribute \src "isa_rv32ic.v:3113.3-3137.54"
  cell $mux $ternary$isa_rv32ic.v:3113$2169
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:3114$2168_Y
    connect \B \spec_insn_jalr_mem_wdata
    connect \S \spec_insn_jalr_valid
    connect \Y $ternary$isa_rv32ic.v:3113$2169_Y
  end
  attribute \src "isa_rv32ic.v:3114.3-3137.54"
  cell $mux $ternary$isa_rv32ic.v:3114$2168
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:3115$2167_Y
    connect \B \spec_insn_lb_mem_wdata
    connect \S \spec_insn_lb_valid
    connect \Y $ternary$isa_rv32ic.v:3114$2168_Y
  end
  attribute \src "isa_rv32ic.v:3115.3-3137.54"
  cell $mux $ternary$isa_rv32ic.v:3115$2167
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:3116$2166_Y
    connect \B \spec_insn_lbu_mem_wdata
    connect \S \spec_insn_lbu_valid
    connect \Y $ternary$isa_rv32ic.v:3115$2167_Y
  end
  attribute \src "isa_rv32ic.v:3116.3-3137.54"
  cell $mux $ternary$isa_rv32ic.v:3116$2166
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:3117$2165_Y
    connect \B \spec_insn_lh_mem_wdata
    connect \S \spec_insn_lh_valid
    connect \Y $ternary$isa_rv32ic.v:3116$2166_Y
  end
  attribute \src "isa_rv32ic.v:3117.3-3137.54"
  cell $mux $ternary$isa_rv32ic.v:3117$2165
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:3118$2164_Y
    connect \B \spec_insn_lhu_mem_wdata
    connect \S \spec_insn_lhu_valid
    connect \Y $ternary$isa_rv32ic.v:3117$2165_Y
  end
  attribute \src "isa_rv32ic.v:3118.3-3137.54"
  cell $mux $ternary$isa_rv32ic.v:3118$2164
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:3119$2163_Y
    connect \B \spec_insn_lui_mem_wdata
    connect \S \spec_insn_lui_valid
    connect \Y $ternary$isa_rv32ic.v:3118$2164_Y
  end
  attribute \src "isa_rv32ic.v:3119.3-3137.54"
  cell $mux $ternary$isa_rv32ic.v:3119$2163
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:3120$2162_Y
    connect \B \spec_insn_lw_mem_wdata
    connect \S \spec_insn_lw_valid
    connect \Y $ternary$isa_rv32ic.v:3119$2163_Y
  end
  attribute \src "isa_rv32ic.v:3120.3-3137.54"
  cell $mux $ternary$isa_rv32ic.v:3120$2162
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:3121$2161_Y
    connect \B \spec_insn_or_mem_wdata
    connect \S \spec_insn_or_valid
    connect \Y $ternary$isa_rv32ic.v:3120$2162_Y
  end
  attribute \src "isa_rv32ic.v:3121.3-3137.54"
  cell $mux $ternary$isa_rv32ic.v:3121$2161
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:3122$2160_Y
    connect \B \spec_insn_ori_mem_wdata
    connect \S \spec_insn_ori_valid
    connect \Y $ternary$isa_rv32ic.v:3121$2161_Y
  end
  attribute \src "isa_rv32ic.v:3122.3-3137.54"
  cell $mux $ternary$isa_rv32ic.v:3122$2160
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:3123$2159_Y
    connect \B \spec_insn_sb_mem_wdata
    connect \S \spec_insn_sb_valid
    connect \Y $ternary$isa_rv32ic.v:3122$2160_Y
  end
  attribute \src "isa_rv32ic.v:3123.3-3137.54"
  cell $mux $ternary$isa_rv32ic.v:3123$2159
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:3124$2158_Y
    connect \B \spec_insn_sh_mem_wdata
    connect \S \spec_insn_sh_valid
    connect \Y $ternary$isa_rv32ic.v:3123$2159_Y
  end
  attribute \src "isa_rv32ic.v:3124.3-3137.54"
  cell $mux $ternary$isa_rv32ic.v:3124$2158
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:3125$2157_Y
    connect \B \spec_insn_sll_mem_wdata
    connect \S \spec_insn_sll_valid
    connect \Y $ternary$isa_rv32ic.v:3124$2158_Y
  end
  attribute \src "isa_rv32ic.v:3125.3-3137.54"
  cell $mux $ternary$isa_rv32ic.v:3125$2157
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:3126$2156_Y
    connect \B \spec_insn_slli_mem_wdata
    connect \S \spec_insn_slli_valid
    connect \Y $ternary$isa_rv32ic.v:3125$2157_Y
  end
  attribute \src "isa_rv32ic.v:3126.3-3137.54"
  cell $mux $ternary$isa_rv32ic.v:3126$2156
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:3127$2155_Y
    connect \B \spec_insn_slt_mem_wdata
    connect \S \spec_insn_slt_valid
    connect \Y $ternary$isa_rv32ic.v:3126$2156_Y
  end
  attribute \src "isa_rv32ic.v:3127.3-3137.54"
  cell $mux $ternary$isa_rv32ic.v:3127$2155
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:3128$2154_Y
    connect \B \spec_insn_slti_mem_wdata
    connect \S \spec_insn_slti_valid
    connect \Y $ternary$isa_rv32ic.v:3127$2155_Y
  end
  attribute \src "isa_rv32ic.v:3128.3-3137.54"
  cell $mux $ternary$isa_rv32ic.v:3128$2154
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:3129$2153_Y
    connect \B \spec_insn_sltiu_mem_wdata
    connect \S \spec_insn_sltiu_valid
    connect \Y $ternary$isa_rv32ic.v:3128$2154_Y
  end
  attribute \src "isa_rv32ic.v:3129.3-3137.54"
  cell $mux $ternary$isa_rv32ic.v:3129$2153
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:3130$2152_Y
    connect \B \spec_insn_sltu_mem_wdata
    connect \S \spec_insn_sltu_valid
    connect \Y $ternary$isa_rv32ic.v:3129$2153_Y
  end
  attribute \src "isa_rv32ic.v:3130.3-3137.54"
  cell $mux $ternary$isa_rv32ic.v:3130$2152
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:3131$2151_Y
    connect \B \spec_insn_sra_mem_wdata
    connect \S \spec_insn_sra_valid
    connect \Y $ternary$isa_rv32ic.v:3130$2152_Y
  end
  attribute \src "isa_rv32ic.v:3131.3-3137.54"
  cell $mux $ternary$isa_rv32ic.v:3131$2151
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:3132$2150_Y
    connect \B \spec_insn_srai_mem_wdata
    connect \S \spec_insn_srai_valid
    connect \Y $ternary$isa_rv32ic.v:3131$2151_Y
  end
  attribute \src "isa_rv32ic.v:3132.3-3137.54"
  cell $mux $ternary$isa_rv32ic.v:3132$2150
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:3133$2149_Y
    connect \B \spec_insn_srl_mem_wdata
    connect \S \spec_insn_srl_valid
    connect \Y $ternary$isa_rv32ic.v:3132$2150_Y
  end
  attribute \src "isa_rv32ic.v:3133.3-3137.54"
  cell $mux $ternary$isa_rv32ic.v:3133$2149
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:3134$2148_Y
    connect \B \spec_insn_srli_mem_wdata
    connect \S \spec_insn_srli_valid
    connect \Y $ternary$isa_rv32ic.v:3133$2149_Y
  end
  attribute \src "isa_rv32ic.v:3134.3-3137.54"
  cell $mux $ternary$isa_rv32ic.v:3134$2148
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:3135$2147_Y
    connect \B \spec_insn_sub_mem_wdata
    connect \S \spec_insn_sub_valid
    connect \Y $ternary$isa_rv32ic.v:3134$2148_Y
  end
  attribute \src "isa_rv32ic.v:3135.3-3137.54"
  cell $mux $ternary$isa_rv32ic.v:3135$2147
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:3136$2146_Y
    connect \B \spec_insn_sw_mem_wdata
    connect \S \spec_insn_sw_valid
    connect \Y $ternary$isa_rv32ic.v:3135$2147_Y
  end
  attribute \src "isa_rv32ic.v:3136.3-3137.54"
  cell $mux $ternary$isa_rv32ic.v:3136$2146
    parameter \WIDTH 32
    connect \A $ternary$isa_rv32ic.v:3137$2145_Y
    connect \B \spec_insn_xor_mem_wdata
    connect \S \spec_insn_xor_valid
    connect \Y $ternary$isa_rv32ic.v:3136$2146_Y
  end
  attribute \src "isa_rv32ic.v:3137.3-3137.54"
  cell $mux $ternary$isa_rv32ic.v:3137$2145
    parameter \WIDTH 32
    connect \A 0
    connect \B \spec_insn_xori_mem_wdata
    connect \S \spec_insn_xori_valid
    connect \Y $ternary$isa_rv32ic.v:3137$2145_Y
  end
  attribute \module_not_derived 1
  attribute \src "isa_rv32ic.v:42.17-64.4"
  cell \rvfi_insn_add \insn_add
    connect \rvfi_insn \rvfi_insn
    connect \rvfi_mem_rdata \rvfi_mem_rdata
    connect \rvfi_pc_rdata \rvfi_pc_rdata
    connect \rvfi_rs1_rdata \rvfi_rs1_rdata
    connect \rvfi_rs2_rdata \rvfi_rs2_rdata
    connect \rvfi_valid \rvfi_valid
    connect \spec_mem_addr \spec_insn_add_mem_addr
    connect \spec_mem_rmask \spec_insn_add_mem_rmask
    connect \spec_mem_wdata \spec_insn_add_mem_wdata
    connect \spec_mem_wmask \spec_insn_add_mem_wmask
    connect \spec_pc_wdata \spec_insn_add_pc_wdata
    connect \spec_rd_addr \spec_insn_add_rd_addr
    connect \spec_rd_wdata \spec_insn_add_rd_wdata
    connect \spec_rs1_addr \spec_insn_add_rs1_addr
    connect \spec_rs2_addr \spec_insn_add_rs2_addr
    connect \spec_trap \spec_insn_add_trap
    connect \spec_valid \spec_insn_add_valid
  end
  attribute \module_not_derived 1
  attribute \src "isa_rv32ic.v:81.18-103.4"
  cell \rvfi_insn_addi \insn_addi
    connect \rvfi_insn \rvfi_insn
    connect \rvfi_mem_rdata \rvfi_mem_rdata
    connect \rvfi_pc_rdata \rvfi_pc_rdata
    connect \rvfi_rs1_rdata \rvfi_rs1_rdata
    connect \rvfi_rs2_rdata \rvfi_rs2_rdata
    connect \rvfi_valid \rvfi_valid
    connect \spec_mem_addr \spec_insn_addi_mem_addr
    connect \spec_mem_rmask \spec_insn_addi_mem_rmask
    connect \spec_mem_wdata \spec_insn_addi_mem_wdata
    connect \spec_mem_wmask \spec_insn_addi_mem_wmask
    connect \spec_pc_wdata \spec_insn_addi_pc_wdata
    connect \spec_rd_addr \spec_insn_addi_rd_addr
    connect \spec_rd_wdata \spec_insn_addi_rd_wdata
    connect \spec_rs1_addr \spec_insn_addi_rs1_addr
    connect \spec_rs2_addr \spec_insn_addi_rs2_addr
    connect \spec_trap \spec_insn_addi_trap
    connect \spec_valid \spec_insn_addi_valid
  end
  attribute \module_not_derived 1
  attribute \src "isa_rv32ic.v:120.17-142.4"
  cell \rvfi_insn_and \insn_and
    connect \rvfi_insn \rvfi_insn
    connect \rvfi_mem_rdata \rvfi_mem_rdata
    connect \rvfi_pc_rdata \rvfi_pc_rdata
    connect \rvfi_rs1_rdata \rvfi_rs1_rdata
    connect \rvfi_rs2_rdata \rvfi_rs2_rdata
    connect \rvfi_valid \rvfi_valid
    connect \spec_mem_addr \spec_insn_and_mem_addr
    connect \spec_mem_rmask \spec_insn_and_mem_rmask
    connect \spec_mem_wdata \spec_insn_and_mem_wdata
    connect \spec_mem_wmask \spec_insn_and_mem_wmask
    connect \spec_pc_wdata \spec_insn_and_pc_wdata
    connect \spec_rd_addr \spec_insn_and_rd_addr
    connect \spec_rd_wdata \spec_insn_and_rd_wdata
    connect \spec_rs1_addr \spec_insn_and_rs1_addr
    connect \spec_rs2_addr \spec_insn_and_rs2_addr
    connect \spec_trap \spec_insn_and_trap
    connect \spec_valid \spec_insn_and_valid
  end
  attribute \module_not_derived 1
  attribute \src "isa_rv32ic.v:159.18-181.4"
  cell \rvfi_insn_andi \insn_andi
    connect \rvfi_insn \rvfi_insn
    connect \rvfi_mem_rdata \rvfi_mem_rdata
    connect \rvfi_pc_rdata \rvfi_pc_rdata
    connect \rvfi_rs1_rdata \rvfi_rs1_rdata
    connect \rvfi_rs2_rdata \rvfi_rs2_rdata
    connect \rvfi_valid \rvfi_valid
    connect \spec_mem_addr \spec_insn_andi_mem_addr
    connect \spec_mem_rmask \spec_insn_andi_mem_rmask
    connect \spec_mem_wdata \spec_insn_andi_mem_wdata
    connect \spec_mem_wmask \spec_insn_andi_mem_wmask
    connect \spec_pc_wdata \spec_insn_andi_pc_wdata
    connect \spec_rd_addr \spec_insn_andi_rd_addr
    connect \spec_rd_wdata \spec_insn_andi_rd_wdata
    connect \spec_rs1_addr \spec_insn_andi_rs1_addr
    connect \spec_rs2_addr \spec_insn_andi_rs2_addr
    connect \spec_trap \spec_insn_andi_trap
    connect \spec_valid \spec_insn_andi_valid
  end
  attribute \module_not_derived 1
  attribute \src "isa_rv32ic.v:198.19-220.4"
  cell \rvfi_insn_auipc \insn_auipc
    connect \rvfi_insn \rvfi_insn
    connect \rvfi_mem_rdata \rvfi_mem_rdata
    connect \rvfi_pc_rdata \rvfi_pc_rdata
    connect \rvfi_rs1_rdata \rvfi_rs1_rdata
    connect \rvfi_rs2_rdata \rvfi_rs2_rdata
    connect \rvfi_valid \rvfi_valid
    connect \spec_mem_addr \spec_insn_auipc_mem_addr
    connect \spec_mem_rmask \spec_insn_auipc_mem_rmask
    connect \spec_mem_wdata \spec_insn_auipc_mem_wdata
    connect \spec_mem_wmask \spec_insn_auipc_mem_wmask
    connect \spec_pc_wdata \spec_insn_auipc_pc_wdata
    connect \spec_rd_addr \spec_insn_auipc_rd_addr
    connect \spec_rd_wdata \spec_insn_auipc_rd_wdata
    connect \spec_rs1_addr \spec_insn_auipc_rs1_addr
    connect \spec_rs2_addr \spec_insn_auipc_rs2_addr
    connect \spec_trap \spec_insn_auipc_trap
    connect \spec_valid \spec_insn_auipc_valid
  end
  attribute \module_not_derived 1
  attribute \src "isa_rv32ic.v:237.17-259.4"
  cell \rvfi_insn_beq \insn_beq
    connect \rvfi_insn \rvfi_insn
    connect \rvfi_mem_rdata \rvfi_mem_rdata
    connect \rvfi_pc_rdata \rvfi_pc_rdata
    connect \rvfi_rs1_rdata \rvfi_rs1_rdata
    connect \rvfi_rs2_rdata \rvfi_rs2_rdata
    connect \rvfi_valid \rvfi_valid
    connect \spec_mem_addr \spec_insn_beq_mem_addr
    connect \spec_mem_rmask \spec_insn_beq_mem_rmask
    connect \spec_mem_wdata \spec_insn_beq_mem_wdata
    connect \spec_mem_wmask \spec_insn_beq_mem_wmask
    connect \spec_pc_wdata \spec_insn_beq_pc_wdata
    connect \spec_rd_addr \spec_insn_beq_rd_addr
    connect \spec_rd_wdata \spec_insn_beq_rd_wdata
    connect \spec_rs1_addr \spec_insn_beq_rs1_addr
    connect \spec_rs2_addr \spec_insn_beq_rs2_addr
    connect \spec_trap \spec_insn_beq_trap
    connect \spec_valid \spec_insn_beq_valid
  end
  attribute \module_not_derived 1
  attribute \src "isa_rv32ic.v:276.17-298.4"
  cell \rvfi_insn_bge \insn_bge
    connect \rvfi_insn \rvfi_insn
    connect \rvfi_mem_rdata \rvfi_mem_rdata
    connect \rvfi_pc_rdata \rvfi_pc_rdata
    connect \rvfi_rs1_rdata \rvfi_rs1_rdata
    connect \rvfi_rs2_rdata \rvfi_rs2_rdata
    connect \rvfi_valid \rvfi_valid
    connect \spec_mem_addr \spec_insn_bge_mem_addr
    connect \spec_mem_rmask \spec_insn_bge_mem_rmask
    connect \spec_mem_wdata \spec_insn_bge_mem_wdata
    connect \spec_mem_wmask \spec_insn_bge_mem_wmask
    connect \spec_pc_wdata \spec_insn_bge_pc_wdata
    connect \spec_rd_addr \spec_insn_bge_rd_addr
    connect \spec_rd_wdata \spec_insn_bge_rd_wdata
    connect \spec_rs1_addr \spec_insn_bge_rs1_addr
    connect \spec_rs2_addr \spec_insn_bge_rs2_addr
    connect \spec_trap \spec_insn_bge_trap
    connect \spec_valid \spec_insn_bge_valid
  end
  attribute \module_not_derived 1
  attribute \src "isa_rv32ic.v:315.18-337.4"
  cell \rvfi_insn_bgeu \insn_bgeu
    connect \rvfi_insn \rvfi_insn
    connect \rvfi_mem_rdata \rvfi_mem_rdata
    connect \rvfi_pc_rdata \rvfi_pc_rdata
    connect \rvfi_rs1_rdata \rvfi_rs1_rdata
    connect \rvfi_rs2_rdata \rvfi_rs2_rdata
    connect \rvfi_valid \rvfi_valid
    connect \spec_mem_addr \spec_insn_bgeu_mem_addr
    connect \spec_mem_rmask \spec_insn_bgeu_mem_rmask
    connect \spec_mem_wdata \spec_insn_bgeu_mem_wdata
    connect \spec_mem_wmask \spec_insn_bgeu_mem_wmask
    connect \spec_pc_wdata \spec_insn_bgeu_pc_wdata
    connect \spec_rd_addr \spec_insn_bgeu_rd_addr
    connect \spec_rd_wdata \spec_insn_bgeu_rd_wdata
    connect \spec_rs1_addr \spec_insn_bgeu_rs1_addr
    connect \spec_rs2_addr \spec_insn_bgeu_rs2_addr
    connect \spec_trap \spec_insn_bgeu_trap
    connect \spec_valid \spec_insn_bgeu_valid
  end
  attribute \module_not_derived 1
  attribute \src "isa_rv32ic.v:354.17-376.4"
  cell \rvfi_insn_blt \insn_blt
    connect \rvfi_insn \rvfi_insn
    connect \rvfi_mem_rdata \rvfi_mem_rdata
    connect \rvfi_pc_rdata \rvfi_pc_rdata
    connect \rvfi_rs1_rdata \rvfi_rs1_rdata
    connect \rvfi_rs2_rdata \rvfi_rs2_rdata
    connect \rvfi_valid \rvfi_valid
    connect \spec_mem_addr \spec_insn_blt_mem_addr
    connect \spec_mem_rmask \spec_insn_blt_mem_rmask
    connect \spec_mem_wdata \spec_insn_blt_mem_wdata
    connect \spec_mem_wmask \spec_insn_blt_mem_wmask
    connect \spec_pc_wdata \spec_insn_blt_pc_wdata
    connect \spec_rd_addr \spec_insn_blt_rd_addr
    connect \spec_rd_wdata \spec_insn_blt_rd_wdata
    connect \spec_rs1_addr \spec_insn_blt_rs1_addr
    connect \spec_rs2_addr \spec_insn_blt_rs2_addr
    connect \spec_trap \spec_insn_blt_trap
    connect \spec_valid \spec_insn_blt_valid
  end
  attribute \module_not_derived 1
  attribute \src "isa_rv32ic.v:393.18-415.4"
  cell \rvfi_insn_bltu \insn_bltu
    connect \rvfi_insn \rvfi_insn
    connect \rvfi_mem_rdata \rvfi_mem_rdata
    connect \rvfi_pc_rdata \rvfi_pc_rdata
    connect \rvfi_rs1_rdata \rvfi_rs1_rdata
    connect \rvfi_rs2_rdata \rvfi_rs2_rdata
    connect \rvfi_valid \rvfi_valid
    connect \spec_mem_addr \spec_insn_bltu_mem_addr
    connect \spec_mem_rmask \spec_insn_bltu_mem_rmask
    connect \spec_mem_wdata \spec_insn_bltu_mem_wdata
    connect \spec_mem_wmask \spec_insn_bltu_mem_wmask
    connect \spec_pc_wdata \spec_insn_bltu_pc_wdata
    connect \spec_rd_addr \spec_insn_bltu_rd_addr
    connect \spec_rd_wdata \spec_insn_bltu_rd_wdata
    connect \spec_rs1_addr \spec_insn_bltu_rs1_addr
    connect \spec_rs2_addr \spec_insn_bltu_rs2_addr
    connect \spec_trap \spec_insn_bltu_trap
    connect \spec_valid \spec_insn_bltu_valid
  end
  attribute \module_not_derived 1
  attribute \src "isa_rv32ic.v:432.17-454.4"
  cell \rvfi_insn_bne \insn_bne
    connect \rvfi_insn \rvfi_insn
    connect \rvfi_mem_rdata \rvfi_mem_rdata
    connect \rvfi_pc_rdata \rvfi_pc_rdata
    connect \rvfi_rs1_rdata \rvfi_rs1_rdata
    connect \rvfi_rs2_rdata \rvfi_rs2_rdata
    connect \rvfi_valid \rvfi_valid
    connect \spec_mem_addr \spec_insn_bne_mem_addr
    connect \spec_mem_rmask \spec_insn_bne_mem_rmask
    connect \spec_mem_wdata \spec_insn_bne_mem_wdata
    connect \spec_mem_wmask \spec_insn_bne_mem_wmask
    connect \spec_pc_wdata \spec_insn_bne_pc_wdata
    connect \spec_rd_addr \spec_insn_bne_rd_addr
    connect \spec_rd_wdata \spec_insn_bne_rd_wdata
    connect \spec_rs1_addr \spec_insn_bne_rs1_addr
    connect \spec_rs2_addr \spec_insn_bne_rs2_addr
    connect \spec_trap \spec_insn_bne_trap
    connect \spec_valid \spec_insn_bne_valid
  end
  attribute \module_not_derived 1
  attribute \src "isa_rv32ic.v:471.19-493.4"
  cell \rvfi_insn_c_add \insn_c_add
    connect \rvfi_insn \rvfi_insn
    connect \rvfi_mem_rdata \rvfi_mem_rdata
    connect \rvfi_pc_rdata \rvfi_pc_rdata
    connect \rvfi_rs1_rdata \rvfi_rs1_rdata
    connect \rvfi_rs2_rdata \rvfi_rs2_rdata
    connect \rvfi_valid \rvfi_valid
    connect \spec_mem_addr \spec_insn_c_add_mem_addr
    connect \spec_mem_rmask \spec_insn_c_add_mem_rmask
    connect \spec_mem_wdata \spec_insn_c_add_mem_wdata
    connect \spec_mem_wmask \spec_insn_c_add_mem_wmask
    connect \spec_pc_wdata \spec_insn_c_add_pc_wdata
    connect \spec_rd_addr \spec_insn_c_add_rd_addr
    connect \spec_rd_wdata \spec_insn_c_add_rd_wdata
    connect \spec_rs1_addr \spec_insn_c_add_rs1_addr
    connect \spec_rs2_addr \spec_insn_c_add_rs2_addr
    connect \spec_trap \spec_insn_c_add_trap
    connect \spec_valid \spec_insn_c_add_valid
  end
  attribute \module_not_derived 1
  attribute \src "isa_rv32ic.v:510.20-532.4"
  cell \rvfi_insn_c_addi \insn_c_addi
    connect \rvfi_insn \rvfi_insn
    connect \rvfi_mem_rdata \rvfi_mem_rdata
    connect \rvfi_pc_rdata \rvfi_pc_rdata
    connect \rvfi_rs1_rdata \rvfi_rs1_rdata
    connect \rvfi_rs2_rdata \rvfi_rs2_rdata
    connect \rvfi_valid \rvfi_valid
    connect \spec_mem_addr \spec_insn_c_addi_mem_addr
    connect \spec_mem_rmask \spec_insn_c_addi_mem_rmask
    connect \spec_mem_wdata \spec_insn_c_addi_mem_wdata
    connect \spec_mem_wmask \spec_insn_c_addi_mem_wmask
    connect \spec_pc_wdata \spec_insn_c_addi_pc_wdata
    connect \spec_rd_addr \spec_insn_c_addi_rd_addr
    connect \spec_rd_wdata \spec_insn_c_addi_rd_wdata
    connect \spec_rs1_addr \spec_insn_c_addi_rs1_addr
    connect \spec_rs2_addr \spec_insn_c_addi_rs2_addr
    connect \spec_trap \spec_insn_c_addi_trap
    connect \spec_valid \spec_insn_c_addi_valid
  end
  attribute \module_not_derived 1
  attribute \src "isa_rv32ic.v:549.24-571.4"
  cell \rvfi_insn_c_addi16sp \insn_c_addi16sp
    connect \rvfi_insn \rvfi_insn
    connect \rvfi_mem_rdata \rvfi_mem_rdata
    connect \rvfi_pc_rdata \rvfi_pc_rdata
    connect \rvfi_rs1_rdata \rvfi_rs1_rdata
    connect \rvfi_rs2_rdata \rvfi_rs2_rdata
    connect \rvfi_valid \rvfi_valid
    connect \spec_mem_addr \spec_insn_c_addi16sp_mem_addr
    connect \spec_mem_rmask \spec_insn_c_addi16sp_mem_rmask
    connect \spec_mem_wdata \spec_insn_c_addi16sp_mem_wdata
    connect \spec_mem_wmask \spec_insn_c_addi16sp_mem_wmask
    connect \spec_pc_wdata \spec_insn_c_addi16sp_pc_wdata
    connect \spec_rd_addr \spec_insn_c_addi16sp_rd_addr
    connect \spec_rd_wdata \spec_insn_c_addi16sp_rd_wdata
    connect \spec_rs1_addr \spec_insn_c_addi16sp_rs1_addr
    connect \spec_rs2_addr \spec_insn_c_addi16sp_rs2_addr
    connect \spec_trap \spec_insn_c_addi16sp_trap
    connect \spec_valid \spec_insn_c_addi16sp_valid
  end
  attribute \module_not_derived 1
  attribute \src "isa_rv32ic.v:588.24-610.4"
  cell \rvfi_insn_c_addi4spn \insn_c_addi4spn
    connect \rvfi_insn \rvfi_insn
    connect \rvfi_mem_rdata \rvfi_mem_rdata
    connect \rvfi_pc_rdata \rvfi_pc_rdata
    connect \rvfi_rs1_rdata \rvfi_rs1_rdata
    connect \rvfi_rs2_rdata \rvfi_rs2_rdata
    connect \rvfi_valid \rvfi_valid
    connect \spec_mem_addr \spec_insn_c_addi4spn_mem_addr
    connect \spec_mem_rmask \spec_insn_c_addi4spn_mem_rmask
    connect \spec_mem_wdata \spec_insn_c_addi4spn_mem_wdata
    connect \spec_mem_wmask \spec_insn_c_addi4spn_mem_wmask
    connect \spec_pc_wdata \spec_insn_c_addi4spn_pc_wdata
    connect \spec_rd_addr \spec_insn_c_addi4spn_rd_addr
    connect \spec_rd_wdata \spec_insn_c_addi4spn_rd_wdata
    connect \spec_rs1_addr \spec_insn_c_addi4spn_rs1_addr
    connect \spec_rs2_addr \spec_insn_c_addi4spn_rs2_addr
    connect \spec_trap \spec_insn_c_addi4spn_trap
    connect \spec_valid \spec_insn_c_addi4spn_valid
  end
  attribute \module_not_derived 1
  attribute \src "isa_rv32ic.v:627.19-649.4"
  cell \rvfi_insn_c_and \insn_c_and
    connect \rvfi_insn \rvfi_insn
    connect \rvfi_mem_rdata \rvfi_mem_rdata
    connect \rvfi_pc_rdata \rvfi_pc_rdata
    connect \rvfi_rs1_rdata \rvfi_rs1_rdata
    connect \rvfi_rs2_rdata \rvfi_rs2_rdata
    connect \rvfi_valid \rvfi_valid
    connect \spec_mem_addr \spec_insn_c_and_mem_addr
    connect \spec_mem_rmask \spec_insn_c_and_mem_rmask
    connect \spec_mem_wdata \spec_insn_c_and_mem_wdata
    connect \spec_mem_wmask \spec_insn_c_and_mem_wmask
    connect \spec_pc_wdata \spec_insn_c_and_pc_wdata
    connect \spec_rd_addr \spec_insn_c_and_rd_addr
    connect \spec_rd_wdata \spec_insn_c_and_rd_wdata
    connect \spec_rs1_addr \spec_insn_c_and_rs1_addr
    connect \spec_rs2_addr \spec_insn_c_and_rs2_addr
    connect \spec_trap \spec_insn_c_and_trap
    connect \spec_valid \spec_insn_c_and_valid
  end
  attribute \module_not_derived 1
  attribute \src "isa_rv32ic.v:666.20-688.4"
  cell \rvfi_insn_c_andi \insn_c_andi
    connect \rvfi_insn \rvfi_insn
    connect \rvfi_mem_rdata \rvfi_mem_rdata
    connect \rvfi_pc_rdata \rvfi_pc_rdata
    connect \rvfi_rs1_rdata \rvfi_rs1_rdata
    connect \rvfi_rs2_rdata \rvfi_rs2_rdata
    connect \rvfi_valid \rvfi_valid
    connect \spec_mem_addr \spec_insn_c_andi_mem_addr
    connect \spec_mem_rmask \spec_insn_c_andi_mem_rmask
    connect \spec_mem_wdata \spec_insn_c_andi_mem_wdata
    connect \spec_mem_wmask \spec_insn_c_andi_mem_wmask
    connect \spec_pc_wdata \spec_insn_c_andi_pc_wdata
    connect \spec_rd_addr \spec_insn_c_andi_rd_addr
    connect \spec_rd_wdata \spec_insn_c_andi_rd_wdata
    connect \spec_rs1_addr \spec_insn_c_andi_rs1_addr
    connect \spec_rs2_addr \spec_insn_c_andi_rs2_addr
    connect \spec_trap \spec_insn_c_andi_trap
    connect \spec_valid \spec_insn_c_andi_valid
  end
  attribute \module_not_derived 1
  attribute \src "isa_rv32ic.v:705.20-727.4"
  cell \rvfi_insn_c_beqz \insn_c_beqz
    connect \rvfi_insn \rvfi_insn
    connect \rvfi_mem_rdata \rvfi_mem_rdata
    connect \rvfi_pc_rdata \rvfi_pc_rdata
    connect \rvfi_rs1_rdata \rvfi_rs1_rdata
    connect \rvfi_rs2_rdata \rvfi_rs2_rdata
    connect \rvfi_valid \rvfi_valid
    connect \spec_mem_addr \spec_insn_c_beqz_mem_addr
    connect \spec_mem_rmask \spec_insn_c_beqz_mem_rmask
    connect \spec_mem_wdata \spec_insn_c_beqz_mem_wdata
    connect \spec_mem_wmask \spec_insn_c_beqz_mem_wmask
    connect \spec_pc_wdata \spec_insn_c_beqz_pc_wdata
    connect \spec_rd_addr \spec_insn_c_beqz_rd_addr
    connect \spec_rd_wdata \spec_insn_c_beqz_rd_wdata
    connect \spec_rs1_addr \spec_insn_c_beqz_rs1_addr
    connect \spec_rs2_addr \spec_insn_c_beqz_rs2_addr
    connect \spec_trap \spec_insn_c_beqz_trap
    connect \spec_valid \spec_insn_c_beqz_valid
  end
  attribute \module_not_derived 1
  attribute \src "isa_rv32ic.v:744.20-766.4"
  cell \rvfi_insn_c_bnez \insn_c_bnez
    connect \rvfi_insn \rvfi_insn
    connect \rvfi_mem_rdata \rvfi_mem_rdata
    connect \rvfi_pc_rdata \rvfi_pc_rdata
    connect \rvfi_rs1_rdata \rvfi_rs1_rdata
    connect \rvfi_rs2_rdata \rvfi_rs2_rdata
    connect \rvfi_valid \rvfi_valid
    connect \spec_mem_addr \spec_insn_c_bnez_mem_addr
    connect \spec_mem_rmask \spec_insn_c_bnez_mem_rmask
    connect \spec_mem_wdata \spec_insn_c_bnez_mem_wdata
    connect \spec_mem_wmask \spec_insn_c_bnez_mem_wmask
    connect \spec_pc_wdata \spec_insn_c_bnez_pc_wdata
    connect \spec_rd_addr \spec_insn_c_bnez_rd_addr
    connect \spec_rd_wdata \spec_insn_c_bnez_rd_wdata
    connect \spec_rs1_addr \spec_insn_c_bnez_rs1_addr
    connect \spec_rs2_addr \spec_insn_c_bnez_rs2_addr
    connect \spec_trap \spec_insn_c_bnez_trap
    connect \spec_valid \spec_insn_c_bnez_valid
  end
  attribute \module_not_derived 1
  attribute \src "isa_rv32ic.v:783.17-805.4"
  cell \rvfi_insn_c_j \insn_c_j
    connect \rvfi_insn \rvfi_insn
    connect \rvfi_mem_rdata \rvfi_mem_rdata
    connect \rvfi_pc_rdata \rvfi_pc_rdata
    connect \rvfi_rs1_rdata \rvfi_rs1_rdata
    connect \rvfi_rs2_rdata \rvfi_rs2_rdata
    connect \rvfi_valid \rvfi_valid
    connect \spec_mem_addr \spec_insn_c_j_mem_addr
    connect \spec_mem_rmask \spec_insn_c_j_mem_rmask
    connect \spec_mem_wdata \spec_insn_c_j_mem_wdata
    connect \spec_mem_wmask \spec_insn_c_j_mem_wmask
    connect \spec_pc_wdata \spec_insn_c_j_pc_wdata
    connect \spec_rd_addr \spec_insn_c_j_rd_addr
    connect \spec_rd_wdata \spec_insn_c_j_rd_wdata
    connect \spec_rs1_addr \spec_insn_c_j_rs1_addr
    connect \spec_rs2_addr \spec_insn_c_j_rs2_addr
    connect \spec_trap \spec_insn_c_j_trap
    connect \spec_valid \spec_insn_c_j_valid
  end
  attribute \module_not_derived 1
  attribute \src "isa_rv32ic.v:822.19-844.4"
  cell \rvfi_insn_c_jal \insn_c_jal
    connect \rvfi_insn \rvfi_insn
    connect \rvfi_mem_rdata \rvfi_mem_rdata
    connect \rvfi_pc_rdata \rvfi_pc_rdata
    connect \rvfi_rs1_rdata \rvfi_rs1_rdata
    connect \rvfi_rs2_rdata \rvfi_rs2_rdata
    connect \rvfi_valid \rvfi_valid
    connect \spec_mem_addr \spec_insn_c_jal_mem_addr
    connect \spec_mem_rmask \spec_insn_c_jal_mem_rmask
    connect \spec_mem_wdata \spec_insn_c_jal_mem_wdata
    connect \spec_mem_wmask \spec_insn_c_jal_mem_wmask
    connect \spec_pc_wdata \spec_insn_c_jal_pc_wdata
    connect \spec_rd_addr \spec_insn_c_jal_rd_addr
    connect \spec_rd_wdata \spec_insn_c_jal_rd_wdata
    connect \spec_rs1_addr \spec_insn_c_jal_rs1_addr
    connect \spec_rs2_addr \spec_insn_c_jal_rs2_addr
    connect \spec_trap \spec_insn_c_jal_trap
    connect \spec_valid \spec_insn_c_jal_valid
  end
  attribute \module_not_derived 1
  attribute \src "isa_rv32ic.v:861.20-883.4"
  cell \rvfi_insn_c_jalr \insn_c_jalr
    connect \rvfi_insn \rvfi_insn
    connect \rvfi_mem_rdata \rvfi_mem_rdata
    connect \rvfi_pc_rdata \rvfi_pc_rdata
    connect \rvfi_rs1_rdata \rvfi_rs1_rdata
    connect \rvfi_rs2_rdata \rvfi_rs2_rdata
    connect \rvfi_valid \rvfi_valid
    connect \spec_mem_addr \spec_insn_c_jalr_mem_addr
    connect \spec_mem_rmask \spec_insn_c_jalr_mem_rmask
    connect \spec_mem_wdata \spec_insn_c_jalr_mem_wdata
    connect \spec_mem_wmask \spec_insn_c_jalr_mem_wmask
    connect \spec_pc_wdata \spec_insn_c_jalr_pc_wdata
    connect \spec_rd_addr \spec_insn_c_jalr_rd_addr
    connect \spec_rd_wdata \spec_insn_c_jalr_rd_wdata
    connect \spec_rs1_addr \spec_insn_c_jalr_rs1_addr
    connect \spec_rs2_addr \spec_insn_c_jalr_rs2_addr
    connect \spec_trap \spec_insn_c_jalr_trap
    connect \spec_valid \spec_insn_c_jalr_valid
  end
  attribute \module_not_derived 1
  attribute \src "isa_rv32ic.v:900.18-922.4"
  cell \rvfi_insn_c_jr \insn_c_jr
    connect \rvfi_insn \rvfi_insn
    connect \rvfi_mem_rdata \rvfi_mem_rdata
    connect \rvfi_pc_rdata \rvfi_pc_rdata
    connect \rvfi_rs1_rdata \rvfi_rs1_rdata
    connect \rvfi_rs2_rdata \rvfi_rs2_rdata
    connect \rvfi_valid \rvfi_valid
    connect \spec_mem_addr \spec_insn_c_jr_mem_addr
    connect \spec_mem_rmask \spec_insn_c_jr_mem_rmask
    connect \spec_mem_wdata \spec_insn_c_jr_mem_wdata
    connect \spec_mem_wmask \spec_insn_c_jr_mem_wmask
    connect \spec_pc_wdata \spec_insn_c_jr_pc_wdata
    connect \spec_rd_addr \spec_insn_c_jr_rd_addr
    connect \spec_rd_wdata \spec_insn_c_jr_rd_wdata
    connect \spec_rs1_addr \spec_insn_c_jr_rs1_addr
    connect \spec_rs2_addr \spec_insn_c_jr_rs2_addr
    connect \spec_trap \spec_insn_c_jr_trap
    connect \spec_valid \spec_insn_c_jr_valid
  end
  attribute \module_not_derived 1
  attribute \src "isa_rv32ic.v:939.18-961.4"
  cell \rvfi_insn_c_li \insn_c_li
    connect \rvfi_insn \rvfi_insn
    connect \rvfi_mem_rdata \rvfi_mem_rdata
    connect \rvfi_pc_rdata \rvfi_pc_rdata
    connect \rvfi_rs1_rdata \rvfi_rs1_rdata
    connect \rvfi_rs2_rdata \rvfi_rs2_rdata
    connect \rvfi_valid \rvfi_valid
    connect \spec_mem_addr \spec_insn_c_li_mem_addr
    connect \spec_mem_rmask \spec_insn_c_li_mem_rmask
    connect \spec_mem_wdata \spec_insn_c_li_mem_wdata
    connect \spec_mem_wmask \spec_insn_c_li_mem_wmask
    connect \spec_pc_wdata \spec_insn_c_li_pc_wdata
    connect \spec_rd_addr \spec_insn_c_li_rd_addr
    connect \spec_rd_wdata \spec_insn_c_li_rd_wdata
    connect \spec_rs1_addr \spec_insn_c_li_rs1_addr
    connect \spec_rs2_addr \spec_insn_c_li_rs2_addr
    connect \spec_trap \spec_insn_c_li_trap
    connect \spec_valid \spec_insn_c_li_valid
  end
  attribute \module_not_derived 1
  attribute \src "isa_rv32ic.v:978.19-1000.4"
  cell \rvfi_insn_c_lui \insn_c_lui
    connect \rvfi_insn \rvfi_insn
    connect \rvfi_mem_rdata \rvfi_mem_rdata
    connect \rvfi_pc_rdata \rvfi_pc_rdata
    connect \rvfi_rs1_rdata \rvfi_rs1_rdata
    connect \rvfi_rs2_rdata \rvfi_rs2_rdata
    connect \rvfi_valid \rvfi_valid
    connect \spec_mem_addr \spec_insn_c_lui_mem_addr
    connect \spec_mem_rmask \spec_insn_c_lui_mem_rmask
    connect \spec_mem_wdata \spec_insn_c_lui_mem_wdata
    connect \spec_mem_wmask \spec_insn_c_lui_mem_wmask
    connect \spec_pc_wdata \spec_insn_c_lui_pc_wdata
    connect \spec_rd_addr \spec_insn_c_lui_rd_addr
    connect \spec_rd_wdata \spec_insn_c_lui_rd_wdata
    connect \spec_rs1_addr \spec_insn_c_lui_rs1_addr
    connect \spec_rs2_addr \spec_insn_c_lui_rs2_addr
    connect \spec_trap \spec_insn_c_lui_trap
    connect \spec_valid \spec_insn_c_lui_valid
  end
  attribute \module_not_derived 1
  attribute \src "isa_rv32ic.v:1017.18-1039.4"
  cell \rvfi_insn_c_lw \insn_c_lw
    connect \rvfi_insn \rvfi_insn
    connect \rvfi_mem_rdata \rvfi_mem_rdata
    connect \rvfi_pc_rdata \rvfi_pc_rdata
    connect \rvfi_rs1_rdata \rvfi_rs1_rdata
    connect \rvfi_rs2_rdata \rvfi_rs2_rdata
    connect \rvfi_valid \rvfi_valid
    connect \spec_mem_addr \spec_insn_c_lw_mem_addr
    connect \spec_mem_rmask \spec_insn_c_lw_mem_rmask
    connect \spec_mem_wdata \spec_insn_c_lw_mem_wdata
    connect \spec_mem_wmask \spec_insn_c_lw_mem_wmask
    connect \spec_pc_wdata \spec_insn_c_lw_pc_wdata
    connect \spec_rd_addr \spec_insn_c_lw_rd_addr
    connect \spec_rd_wdata \spec_insn_c_lw_rd_wdata
    connect \spec_rs1_addr \spec_insn_c_lw_rs1_addr
    connect \spec_rs2_addr \spec_insn_c_lw_rs2_addr
    connect \spec_trap \spec_insn_c_lw_trap
    connect \spec_valid \spec_insn_c_lw_valid
  end
  attribute \module_not_derived 1
  attribute \src "isa_rv32ic.v:1056.20-1078.4"
  cell \rvfi_insn_c_lwsp \insn_c_lwsp
    connect \rvfi_insn \rvfi_insn
    connect \rvfi_mem_rdata \rvfi_mem_rdata
    connect \rvfi_pc_rdata \rvfi_pc_rdata
    connect \rvfi_rs1_rdata \rvfi_rs1_rdata
    connect \rvfi_rs2_rdata \rvfi_rs2_rdata
    connect \rvfi_valid \rvfi_valid
    connect \spec_mem_addr \spec_insn_c_lwsp_mem_addr
    connect \spec_mem_rmask \spec_insn_c_lwsp_mem_rmask
    connect \spec_mem_wdata \spec_insn_c_lwsp_mem_wdata
    connect \spec_mem_wmask \spec_insn_c_lwsp_mem_wmask
    connect \spec_pc_wdata \spec_insn_c_lwsp_pc_wdata
    connect \spec_rd_addr \spec_insn_c_lwsp_rd_addr
    connect \spec_rd_wdata \spec_insn_c_lwsp_rd_wdata
    connect \spec_rs1_addr \spec_insn_c_lwsp_rs1_addr
    connect \spec_rs2_addr \spec_insn_c_lwsp_rs2_addr
    connect \spec_trap \spec_insn_c_lwsp_trap
    connect \spec_valid \spec_insn_c_lwsp_valid
  end
  attribute \module_not_derived 1
  attribute \src "isa_rv32ic.v:1095.18-1117.4"
  cell \rvfi_insn_c_mv \insn_c_mv
    connect \rvfi_insn \rvfi_insn
    connect \rvfi_mem_rdata \rvfi_mem_rdata
    connect \rvfi_pc_rdata \rvfi_pc_rdata
    connect \rvfi_rs1_rdata \rvfi_rs1_rdata
    connect \rvfi_rs2_rdata \rvfi_rs2_rdata
    connect \rvfi_valid \rvfi_valid
    connect \spec_mem_addr \spec_insn_c_mv_mem_addr
    connect \spec_mem_rmask \spec_insn_c_mv_mem_rmask
    connect \spec_mem_wdata \spec_insn_c_mv_mem_wdata
    connect \spec_mem_wmask \spec_insn_c_mv_mem_wmask
    connect \spec_pc_wdata \spec_insn_c_mv_pc_wdata
    connect \spec_rd_addr \spec_insn_c_mv_rd_addr
    connect \spec_rd_wdata \spec_insn_c_mv_rd_wdata
    connect \spec_rs1_addr \spec_insn_c_mv_rs1_addr
    connect \spec_rs2_addr \spec_insn_c_mv_rs2_addr
    connect \spec_trap \spec_insn_c_mv_trap
    connect \spec_valid \spec_insn_c_mv_valid
  end
  attribute \module_not_derived 1
  attribute \src "isa_rv32ic.v:1134.18-1156.4"
  cell \rvfi_insn_c_or \insn_c_or
    connect \rvfi_insn \rvfi_insn
    connect \rvfi_mem_rdata \rvfi_mem_rdata
    connect \rvfi_pc_rdata \rvfi_pc_rdata
    connect \rvfi_rs1_rdata \rvfi_rs1_rdata
    connect \rvfi_rs2_rdata \rvfi_rs2_rdata
    connect \rvfi_valid \rvfi_valid
    connect \spec_mem_addr \spec_insn_c_or_mem_addr
    connect \spec_mem_rmask \spec_insn_c_or_mem_rmask
    connect \spec_mem_wdata \spec_insn_c_or_mem_wdata
    connect \spec_mem_wmask \spec_insn_c_or_mem_wmask
    connect \spec_pc_wdata \spec_insn_c_or_pc_wdata
    connect \spec_rd_addr \spec_insn_c_or_rd_addr
    connect \spec_rd_wdata \spec_insn_c_or_rd_wdata
    connect \spec_rs1_addr \spec_insn_c_or_rs1_addr
    connect \spec_rs2_addr \spec_insn_c_or_rs2_addr
    connect \spec_trap \spec_insn_c_or_trap
    connect \spec_valid \spec_insn_c_or_valid
  end
  attribute \module_not_derived 1
  attribute \src "isa_rv32ic.v:1173.20-1195.4"
  cell \rvfi_insn_c_slli \insn_c_slli
    connect \rvfi_insn \rvfi_insn
    connect \rvfi_mem_rdata \rvfi_mem_rdata
    connect \rvfi_pc_rdata \rvfi_pc_rdata
    connect \rvfi_rs1_rdata \rvfi_rs1_rdata
    connect \rvfi_rs2_rdata \rvfi_rs2_rdata
    connect \rvfi_valid \rvfi_valid
    connect \spec_mem_addr \spec_insn_c_slli_mem_addr
    connect \spec_mem_rmask \spec_insn_c_slli_mem_rmask
    connect \spec_mem_wdata \spec_insn_c_slli_mem_wdata
    connect \spec_mem_wmask \spec_insn_c_slli_mem_wmask
    connect \spec_pc_wdata \spec_insn_c_slli_pc_wdata
    connect \spec_rd_addr \spec_insn_c_slli_rd_addr
    connect \spec_rd_wdata \spec_insn_c_slli_rd_wdata
    connect \spec_rs1_addr \spec_insn_c_slli_rs1_addr
    connect \spec_rs2_addr \spec_insn_c_slli_rs2_addr
    connect \spec_trap \spec_insn_c_slli_trap
    connect \spec_valid \spec_insn_c_slli_valid
  end
  attribute \module_not_derived 1
  attribute \src "isa_rv32ic.v:1212.20-1234.4"
  cell \rvfi_insn_c_srai \insn_c_srai
    connect \rvfi_insn \rvfi_insn
    connect \rvfi_mem_rdata \rvfi_mem_rdata
    connect \rvfi_pc_rdata \rvfi_pc_rdata
    connect \rvfi_rs1_rdata \rvfi_rs1_rdata
    connect \rvfi_rs2_rdata \rvfi_rs2_rdata
    connect \rvfi_valid \rvfi_valid
    connect \spec_mem_addr \spec_insn_c_srai_mem_addr
    connect \spec_mem_rmask \spec_insn_c_srai_mem_rmask
    connect \spec_mem_wdata \spec_insn_c_srai_mem_wdata
    connect \spec_mem_wmask \spec_insn_c_srai_mem_wmask
    connect \spec_pc_wdata \spec_insn_c_srai_pc_wdata
    connect \spec_rd_addr \spec_insn_c_srai_rd_addr
    connect \spec_rd_wdata \spec_insn_c_srai_rd_wdata
    connect \spec_rs1_addr \spec_insn_c_srai_rs1_addr
    connect \spec_rs2_addr \spec_insn_c_srai_rs2_addr
    connect \spec_trap \spec_insn_c_srai_trap
    connect \spec_valid \spec_insn_c_srai_valid
  end
  attribute \module_not_derived 1
  attribute \src "isa_rv32ic.v:1251.20-1273.4"
  cell \rvfi_insn_c_srli \insn_c_srli
    connect \rvfi_insn \rvfi_insn
    connect \rvfi_mem_rdata \rvfi_mem_rdata
    connect \rvfi_pc_rdata \rvfi_pc_rdata
    connect \rvfi_rs1_rdata \rvfi_rs1_rdata
    connect \rvfi_rs2_rdata \rvfi_rs2_rdata
    connect \rvfi_valid \rvfi_valid
    connect \spec_mem_addr \spec_insn_c_srli_mem_addr
    connect \spec_mem_rmask \spec_insn_c_srli_mem_rmask
    connect \spec_mem_wdata \spec_insn_c_srli_mem_wdata
    connect \spec_mem_wmask \spec_insn_c_srli_mem_wmask
    connect \spec_pc_wdata \spec_insn_c_srli_pc_wdata
    connect \spec_rd_addr \spec_insn_c_srli_rd_addr
    connect \spec_rd_wdata \spec_insn_c_srli_rd_wdata
    connect \spec_rs1_addr \spec_insn_c_srli_rs1_addr
    connect \spec_rs2_addr \spec_insn_c_srli_rs2_addr
    connect \spec_trap \spec_insn_c_srli_trap
    connect \spec_valid \spec_insn_c_srli_valid
  end
  attribute \module_not_derived 1
  attribute \src "isa_rv32ic.v:1290.19-1312.4"
  cell \rvfi_insn_c_sub \insn_c_sub
    connect \rvfi_insn \rvfi_insn
    connect \rvfi_mem_rdata \rvfi_mem_rdata
    connect \rvfi_pc_rdata \rvfi_pc_rdata
    connect \rvfi_rs1_rdata \rvfi_rs1_rdata
    connect \rvfi_rs2_rdata \rvfi_rs2_rdata
    connect \rvfi_valid \rvfi_valid
    connect \spec_mem_addr \spec_insn_c_sub_mem_addr
    connect \spec_mem_rmask \spec_insn_c_sub_mem_rmask
    connect \spec_mem_wdata \spec_insn_c_sub_mem_wdata
    connect \spec_mem_wmask \spec_insn_c_sub_mem_wmask
    connect \spec_pc_wdata \spec_insn_c_sub_pc_wdata
    connect \spec_rd_addr \spec_insn_c_sub_rd_addr
    connect \spec_rd_wdata \spec_insn_c_sub_rd_wdata
    connect \spec_rs1_addr \spec_insn_c_sub_rs1_addr
    connect \spec_rs2_addr \spec_insn_c_sub_rs2_addr
    connect \spec_trap \spec_insn_c_sub_trap
    connect \spec_valid \spec_insn_c_sub_valid
  end
  attribute \module_not_derived 1
  attribute \src "isa_rv32ic.v:1329.18-1351.4"
  cell \rvfi_insn_c_sw \insn_c_sw
    connect \rvfi_insn \rvfi_insn
    connect \rvfi_mem_rdata \rvfi_mem_rdata
    connect \rvfi_pc_rdata \rvfi_pc_rdata
    connect \rvfi_rs1_rdata \rvfi_rs1_rdata
    connect \rvfi_rs2_rdata \rvfi_rs2_rdata
    connect \rvfi_valid \rvfi_valid
    connect \spec_mem_addr \spec_insn_c_sw_mem_addr
    connect \spec_mem_rmask \spec_insn_c_sw_mem_rmask
    connect \spec_mem_wdata \spec_insn_c_sw_mem_wdata
    connect \spec_mem_wmask \spec_insn_c_sw_mem_wmask
    connect \spec_pc_wdata \spec_insn_c_sw_pc_wdata
    connect \spec_rd_addr \spec_insn_c_sw_rd_addr
    connect \spec_rd_wdata \spec_insn_c_sw_rd_wdata
    connect \spec_rs1_addr \spec_insn_c_sw_rs1_addr
    connect \spec_rs2_addr \spec_insn_c_sw_rs2_addr
    connect \spec_trap \spec_insn_c_sw_trap
    connect \spec_valid \spec_insn_c_sw_valid
  end
  attribute \module_not_derived 1
  attribute \src "isa_rv32ic.v:1368.20-1390.4"
  cell \rvfi_insn_c_swsp \insn_c_swsp
    connect \rvfi_insn \rvfi_insn
    connect \rvfi_mem_rdata \rvfi_mem_rdata
    connect \rvfi_pc_rdata \rvfi_pc_rdata
    connect \rvfi_rs1_rdata \rvfi_rs1_rdata
    connect \rvfi_rs2_rdata \rvfi_rs2_rdata
    connect \rvfi_valid \rvfi_valid
    connect \spec_mem_addr \spec_insn_c_swsp_mem_addr
    connect \spec_mem_rmask \spec_insn_c_swsp_mem_rmask
    connect \spec_mem_wdata \spec_insn_c_swsp_mem_wdata
    connect \spec_mem_wmask \spec_insn_c_swsp_mem_wmask
    connect \spec_pc_wdata \spec_insn_c_swsp_pc_wdata
    connect \spec_rd_addr \spec_insn_c_swsp_rd_addr
    connect \spec_rd_wdata \spec_insn_c_swsp_rd_wdata
    connect \spec_rs1_addr \spec_insn_c_swsp_rs1_addr
    connect \spec_rs2_addr \spec_insn_c_swsp_rs2_addr
    connect \spec_trap \spec_insn_c_swsp_trap
    connect \spec_valid \spec_insn_c_swsp_valid
  end
  attribute \module_not_derived 1
  attribute \src "isa_rv32ic.v:1407.19-1429.4"
  cell \rvfi_insn_c_xor \insn_c_xor
    connect \rvfi_insn \rvfi_insn
    connect \rvfi_mem_rdata \rvfi_mem_rdata
    connect \rvfi_pc_rdata \rvfi_pc_rdata
    connect \rvfi_rs1_rdata \rvfi_rs1_rdata
    connect \rvfi_rs2_rdata \rvfi_rs2_rdata
    connect \rvfi_valid \rvfi_valid
    connect \spec_mem_addr \spec_insn_c_xor_mem_addr
    connect \spec_mem_rmask \spec_insn_c_xor_mem_rmask
    connect \spec_mem_wdata \spec_insn_c_xor_mem_wdata
    connect \spec_mem_wmask \spec_insn_c_xor_mem_wmask
    connect \spec_pc_wdata \spec_insn_c_xor_pc_wdata
    connect \spec_rd_addr \spec_insn_c_xor_rd_addr
    connect \spec_rd_wdata \spec_insn_c_xor_rd_wdata
    connect \spec_rs1_addr \spec_insn_c_xor_rs1_addr
    connect \spec_rs2_addr \spec_insn_c_xor_rs2_addr
    connect \spec_trap \spec_insn_c_xor_trap
    connect \spec_valid \spec_insn_c_xor_valid
  end
  attribute \module_not_derived 1
  attribute \src "isa_rv32ic.v:1446.17-1468.4"
  cell \rvfi_insn_jal \insn_jal
    connect \rvfi_insn \rvfi_insn
    connect \rvfi_mem_rdata \rvfi_mem_rdata
    connect \rvfi_pc_rdata \rvfi_pc_rdata
    connect \rvfi_rs1_rdata \rvfi_rs1_rdata
    connect \rvfi_rs2_rdata \rvfi_rs2_rdata
    connect \rvfi_valid \rvfi_valid
    connect \spec_mem_addr \spec_insn_jal_mem_addr
    connect \spec_mem_rmask \spec_insn_jal_mem_rmask
    connect \spec_mem_wdata \spec_insn_jal_mem_wdata
    connect \spec_mem_wmask \spec_insn_jal_mem_wmask
    connect \spec_pc_wdata \spec_insn_jal_pc_wdata
    connect \spec_rd_addr \spec_insn_jal_rd_addr
    connect \spec_rd_wdata \spec_insn_jal_rd_wdata
    connect \spec_rs1_addr \spec_insn_jal_rs1_addr
    connect \spec_rs2_addr \spec_insn_jal_rs2_addr
    connect \spec_trap \spec_insn_jal_trap
    connect \spec_valid \spec_insn_jal_valid
  end
  attribute \module_not_derived 1
  attribute \src "isa_rv32ic.v:1485.18-1507.4"
  cell \rvfi_insn_jalr \insn_jalr
    connect \rvfi_insn \rvfi_insn
    connect \rvfi_mem_rdata \rvfi_mem_rdata
    connect \rvfi_pc_rdata \rvfi_pc_rdata
    connect \rvfi_rs1_rdata \rvfi_rs1_rdata
    connect \rvfi_rs2_rdata \rvfi_rs2_rdata
    connect \rvfi_valid \rvfi_valid
    connect \spec_mem_addr \spec_insn_jalr_mem_addr
    connect \spec_mem_rmask \spec_insn_jalr_mem_rmask
    connect \spec_mem_wdata \spec_insn_jalr_mem_wdata
    connect \spec_mem_wmask \spec_insn_jalr_mem_wmask
    connect \spec_pc_wdata \spec_insn_jalr_pc_wdata
    connect \spec_rd_addr \spec_insn_jalr_rd_addr
    connect \spec_rd_wdata \spec_insn_jalr_rd_wdata
    connect \spec_rs1_addr \spec_insn_jalr_rs1_addr
    connect \spec_rs2_addr \spec_insn_jalr_rs2_addr
    connect \spec_trap \spec_insn_jalr_trap
    connect \spec_valid \spec_insn_jalr_valid
  end
  attribute \module_not_derived 1
  attribute \src "isa_rv32ic.v:1524.16-1546.4"
  cell \rvfi_insn_lb \insn_lb
    connect \rvfi_insn \rvfi_insn
    connect \rvfi_mem_rdata \rvfi_mem_rdata
    connect \rvfi_pc_rdata \rvfi_pc_rdata
    connect \rvfi_rs1_rdata \rvfi_rs1_rdata
    connect \rvfi_rs2_rdata \rvfi_rs2_rdata
    connect \rvfi_valid \rvfi_valid
    connect \spec_mem_addr \spec_insn_lb_mem_addr
    connect \spec_mem_rmask \spec_insn_lb_mem_rmask
    connect \spec_mem_wdata \spec_insn_lb_mem_wdata
    connect \spec_mem_wmask \spec_insn_lb_mem_wmask
    connect \spec_pc_wdata \spec_insn_lb_pc_wdata
    connect \spec_rd_addr \spec_insn_lb_rd_addr
    connect \spec_rd_wdata \spec_insn_lb_rd_wdata
    connect \spec_rs1_addr \spec_insn_lb_rs1_addr
    connect \spec_rs2_addr \spec_insn_lb_rs2_addr
    connect \spec_trap \spec_insn_lb_trap
    connect \spec_valid \spec_insn_lb_valid
  end
  attribute \module_not_derived 1
  attribute \src "isa_rv32ic.v:1563.17-1585.4"
  cell \rvfi_insn_lbu \insn_lbu
    connect \rvfi_insn \rvfi_insn
    connect \rvfi_mem_rdata \rvfi_mem_rdata
    connect \rvfi_pc_rdata \rvfi_pc_rdata
    connect \rvfi_rs1_rdata \rvfi_rs1_rdata
    connect \rvfi_rs2_rdata \rvfi_rs2_rdata
    connect \rvfi_valid \rvfi_valid
    connect \spec_mem_addr \spec_insn_lbu_mem_addr
    connect \spec_mem_rmask \spec_insn_lbu_mem_rmask
    connect \spec_mem_wdata \spec_insn_lbu_mem_wdata
    connect \spec_mem_wmask \spec_insn_lbu_mem_wmask
    connect \spec_pc_wdata \spec_insn_lbu_pc_wdata
    connect \spec_rd_addr \spec_insn_lbu_rd_addr
    connect \spec_rd_wdata \spec_insn_lbu_rd_wdata
    connect \spec_rs1_addr \spec_insn_lbu_rs1_addr
    connect \spec_rs2_addr \spec_insn_lbu_rs2_addr
    connect \spec_trap \spec_insn_lbu_trap
    connect \spec_valid \spec_insn_lbu_valid
  end
  attribute \module_not_derived 1
  attribute \src "isa_rv32ic.v:1602.16-1624.4"
  cell \rvfi_insn_lh \insn_lh
    connect \rvfi_insn \rvfi_insn
    connect \rvfi_mem_rdata \rvfi_mem_rdata
    connect \rvfi_pc_rdata \rvfi_pc_rdata
    connect \rvfi_rs1_rdata \rvfi_rs1_rdata
    connect \rvfi_rs2_rdata \rvfi_rs2_rdata
    connect \rvfi_valid \rvfi_valid
    connect \spec_mem_addr \spec_insn_lh_mem_addr
    connect \spec_mem_rmask \spec_insn_lh_mem_rmask
    connect \spec_mem_wdata \spec_insn_lh_mem_wdata
    connect \spec_mem_wmask \spec_insn_lh_mem_wmask
    connect \spec_pc_wdata \spec_insn_lh_pc_wdata
    connect \spec_rd_addr \spec_insn_lh_rd_addr
    connect \spec_rd_wdata \spec_insn_lh_rd_wdata
    connect \spec_rs1_addr \spec_insn_lh_rs1_addr
    connect \spec_rs2_addr \spec_insn_lh_rs2_addr
    connect \spec_trap \spec_insn_lh_trap
    connect \spec_valid \spec_insn_lh_valid
  end
  attribute \module_not_derived 1
  attribute \src "isa_rv32ic.v:1641.17-1663.4"
  cell \rvfi_insn_lhu \insn_lhu
    connect \rvfi_insn \rvfi_insn
    connect \rvfi_mem_rdata \rvfi_mem_rdata
    connect \rvfi_pc_rdata \rvfi_pc_rdata
    connect \rvfi_rs1_rdata \rvfi_rs1_rdata
    connect \rvfi_rs2_rdata \rvfi_rs2_rdata
    connect \rvfi_valid \rvfi_valid
    connect \spec_mem_addr \spec_insn_lhu_mem_addr
    connect \spec_mem_rmask \spec_insn_lhu_mem_rmask
    connect \spec_mem_wdata \spec_insn_lhu_mem_wdata
    connect \spec_mem_wmask \spec_insn_lhu_mem_wmask
    connect \spec_pc_wdata \spec_insn_lhu_pc_wdata
    connect \spec_rd_addr \spec_insn_lhu_rd_addr
    connect \spec_rd_wdata \spec_insn_lhu_rd_wdata
    connect \spec_rs1_addr \spec_insn_lhu_rs1_addr
    connect \spec_rs2_addr \spec_insn_lhu_rs2_addr
    connect \spec_trap \spec_insn_lhu_trap
    connect \spec_valid \spec_insn_lhu_valid
  end
  attribute \module_not_derived 1
  attribute \src "isa_rv32ic.v:1680.17-1702.4"
  cell \rvfi_insn_lui \insn_lui
    connect \rvfi_insn \rvfi_insn
    connect \rvfi_mem_rdata \rvfi_mem_rdata
    connect \rvfi_pc_rdata \rvfi_pc_rdata
    connect \rvfi_rs1_rdata \rvfi_rs1_rdata
    connect \rvfi_rs2_rdata \rvfi_rs2_rdata
    connect \rvfi_valid \rvfi_valid
    connect \spec_mem_addr \spec_insn_lui_mem_addr
    connect \spec_mem_rmask \spec_insn_lui_mem_rmask
    connect \spec_mem_wdata \spec_insn_lui_mem_wdata
    connect \spec_mem_wmask \spec_insn_lui_mem_wmask
    connect \spec_pc_wdata \spec_insn_lui_pc_wdata
    connect \spec_rd_addr \spec_insn_lui_rd_addr
    connect \spec_rd_wdata \spec_insn_lui_rd_wdata
    connect \spec_rs1_addr \spec_insn_lui_rs1_addr
    connect \spec_rs2_addr \spec_insn_lui_rs2_addr
    connect \spec_trap \spec_insn_lui_trap
    connect \spec_valid \spec_insn_lui_valid
  end
  attribute \module_not_derived 1
  attribute \src "isa_rv32ic.v:1719.16-1741.4"
  cell \rvfi_insn_lw \insn_lw
    connect \rvfi_insn \rvfi_insn
    connect \rvfi_mem_rdata \rvfi_mem_rdata
    connect \rvfi_pc_rdata \rvfi_pc_rdata
    connect \rvfi_rs1_rdata \rvfi_rs1_rdata
    connect \rvfi_rs2_rdata \rvfi_rs2_rdata
    connect \rvfi_valid \rvfi_valid
    connect \spec_mem_addr \spec_insn_lw_mem_addr
    connect \spec_mem_rmask \spec_insn_lw_mem_rmask
    connect \spec_mem_wdata \spec_insn_lw_mem_wdata
    connect \spec_mem_wmask \spec_insn_lw_mem_wmask
    connect \spec_pc_wdata \spec_insn_lw_pc_wdata
    connect \spec_rd_addr \spec_insn_lw_rd_addr
    connect \spec_rd_wdata \spec_insn_lw_rd_wdata
    connect \spec_rs1_addr \spec_insn_lw_rs1_addr
    connect \spec_rs2_addr \spec_insn_lw_rs2_addr
    connect \spec_trap \spec_insn_lw_trap
    connect \spec_valid \spec_insn_lw_valid
  end
  attribute \module_not_derived 1
  attribute \src "isa_rv32ic.v:1758.16-1780.4"
  cell \rvfi_insn_or \insn_or
    connect \rvfi_insn \rvfi_insn
    connect \rvfi_mem_rdata \rvfi_mem_rdata
    connect \rvfi_pc_rdata \rvfi_pc_rdata
    connect \rvfi_rs1_rdata \rvfi_rs1_rdata
    connect \rvfi_rs2_rdata \rvfi_rs2_rdata
    connect \rvfi_valid \rvfi_valid
    connect \spec_mem_addr \spec_insn_or_mem_addr
    connect \spec_mem_rmask \spec_insn_or_mem_rmask
    connect \spec_mem_wdata \spec_insn_or_mem_wdata
    connect \spec_mem_wmask \spec_insn_or_mem_wmask
    connect \spec_pc_wdata \spec_insn_or_pc_wdata
    connect \spec_rd_addr \spec_insn_or_rd_addr
    connect \spec_rd_wdata \spec_insn_or_rd_wdata
    connect \spec_rs1_addr \spec_insn_or_rs1_addr
    connect \spec_rs2_addr \spec_insn_or_rs2_addr
    connect \spec_trap \spec_insn_or_trap
    connect \spec_valid \spec_insn_or_valid
  end
  attribute \module_not_derived 1
  attribute \src "isa_rv32ic.v:1797.17-1819.4"
  cell \rvfi_insn_ori \insn_ori
    connect \rvfi_insn \rvfi_insn
    connect \rvfi_mem_rdata \rvfi_mem_rdata
    connect \rvfi_pc_rdata \rvfi_pc_rdata
    connect \rvfi_rs1_rdata \rvfi_rs1_rdata
    connect \rvfi_rs2_rdata \rvfi_rs2_rdata
    connect \rvfi_valid \rvfi_valid
    connect \spec_mem_addr \spec_insn_ori_mem_addr
    connect \spec_mem_rmask \spec_insn_ori_mem_rmask
    connect \spec_mem_wdata \spec_insn_ori_mem_wdata
    connect \spec_mem_wmask \spec_insn_ori_mem_wmask
    connect \spec_pc_wdata \spec_insn_ori_pc_wdata
    connect \spec_rd_addr \spec_insn_ori_rd_addr
    connect \spec_rd_wdata \spec_insn_ori_rd_wdata
    connect \spec_rs1_addr \spec_insn_ori_rs1_addr
    connect \spec_rs2_addr \spec_insn_ori_rs2_addr
    connect \spec_trap \spec_insn_ori_trap
    connect \spec_valid \spec_insn_ori_valid
  end
  attribute \module_not_derived 1
  attribute \src "isa_rv32ic.v:1836.16-1858.4"
  cell \rvfi_insn_sb \insn_sb
    connect \rvfi_insn \rvfi_insn
    connect \rvfi_mem_rdata \rvfi_mem_rdata
    connect \rvfi_pc_rdata \rvfi_pc_rdata
    connect \rvfi_rs1_rdata \rvfi_rs1_rdata
    connect \rvfi_rs2_rdata \rvfi_rs2_rdata
    connect \rvfi_valid \rvfi_valid
    connect \spec_mem_addr \spec_insn_sb_mem_addr
    connect \spec_mem_rmask \spec_insn_sb_mem_rmask
    connect \spec_mem_wdata \spec_insn_sb_mem_wdata
    connect \spec_mem_wmask \spec_insn_sb_mem_wmask
    connect \spec_pc_wdata \spec_insn_sb_pc_wdata
    connect \spec_rd_addr \spec_insn_sb_rd_addr
    connect \spec_rd_wdata \spec_insn_sb_rd_wdata
    connect \spec_rs1_addr \spec_insn_sb_rs1_addr
    connect \spec_rs2_addr \spec_insn_sb_rs2_addr
    connect \spec_trap \spec_insn_sb_trap
    connect \spec_valid \spec_insn_sb_valid
  end
  attribute \module_not_derived 1
  attribute \src "isa_rv32ic.v:1875.16-1897.4"
  cell \rvfi_insn_sh \insn_sh
    connect \rvfi_insn \rvfi_insn
    connect \rvfi_mem_rdata \rvfi_mem_rdata
    connect \rvfi_pc_rdata \rvfi_pc_rdata
    connect \rvfi_rs1_rdata \rvfi_rs1_rdata
    connect \rvfi_rs2_rdata \rvfi_rs2_rdata
    connect \rvfi_valid \rvfi_valid
    connect \spec_mem_addr \spec_insn_sh_mem_addr
    connect \spec_mem_rmask \spec_insn_sh_mem_rmask
    connect \spec_mem_wdata \spec_insn_sh_mem_wdata
    connect \spec_mem_wmask \spec_insn_sh_mem_wmask
    connect \spec_pc_wdata \spec_insn_sh_pc_wdata
    connect \spec_rd_addr \spec_insn_sh_rd_addr
    connect \spec_rd_wdata \spec_insn_sh_rd_wdata
    connect \spec_rs1_addr \spec_insn_sh_rs1_addr
    connect \spec_rs2_addr \spec_insn_sh_rs2_addr
    connect \spec_trap \spec_insn_sh_trap
    connect \spec_valid \spec_insn_sh_valid
  end
  attribute \module_not_derived 1
  attribute \src "isa_rv32ic.v:1914.17-1936.4"
  cell \rvfi_insn_sll \insn_sll
    connect \rvfi_insn \rvfi_insn
    connect \rvfi_mem_rdata \rvfi_mem_rdata
    connect \rvfi_pc_rdata \rvfi_pc_rdata
    connect \rvfi_rs1_rdata \rvfi_rs1_rdata
    connect \rvfi_rs2_rdata \rvfi_rs2_rdata
    connect \rvfi_valid \rvfi_valid
    connect \spec_mem_addr \spec_insn_sll_mem_addr
    connect \spec_mem_rmask \spec_insn_sll_mem_rmask
    connect \spec_mem_wdata \spec_insn_sll_mem_wdata
    connect \spec_mem_wmask \spec_insn_sll_mem_wmask
    connect \spec_pc_wdata \spec_insn_sll_pc_wdata
    connect \spec_rd_addr \spec_insn_sll_rd_addr
    connect \spec_rd_wdata \spec_insn_sll_rd_wdata
    connect \spec_rs1_addr \spec_insn_sll_rs1_addr
    connect \spec_rs2_addr \spec_insn_sll_rs2_addr
    connect \spec_trap \spec_insn_sll_trap
    connect \spec_valid \spec_insn_sll_valid
  end
  attribute \module_not_derived 1
  attribute \src "isa_rv32ic.v:1953.18-1975.4"
  cell \rvfi_insn_slli \insn_slli
    connect \rvfi_insn \rvfi_insn
    connect \rvfi_mem_rdata \rvfi_mem_rdata
    connect \rvfi_pc_rdata \rvfi_pc_rdata
    connect \rvfi_rs1_rdata \rvfi_rs1_rdata
    connect \rvfi_rs2_rdata \rvfi_rs2_rdata
    connect \rvfi_valid \rvfi_valid
    connect \spec_mem_addr \spec_insn_slli_mem_addr
    connect \spec_mem_rmask \spec_insn_slli_mem_rmask
    connect \spec_mem_wdata \spec_insn_slli_mem_wdata
    connect \spec_mem_wmask \spec_insn_slli_mem_wmask
    connect \spec_pc_wdata \spec_insn_slli_pc_wdata
    connect \spec_rd_addr \spec_insn_slli_rd_addr
    connect \spec_rd_wdata \spec_insn_slli_rd_wdata
    connect \spec_rs1_addr \spec_insn_slli_rs1_addr
    connect \spec_rs2_addr \spec_insn_slli_rs2_addr
    connect \spec_trap \spec_insn_slli_trap
    connect \spec_valid \spec_insn_slli_valid
  end
  attribute \module_not_derived 1
  attribute \src "isa_rv32ic.v:1992.17-2014.4"
  cell \rvfi_insn_slt \insn_slt
    connect \rvfi_insn \rvfi_insn
    connect \rvfi_mem_rdata \rvfi_mem_rdata
    connect \rvfi_pc_rdata \rvfi_pc_rdata
    connect \rvfi_rs1_rdata \rvfi_rs1_rdata
    connect \rvfi_rs2_rdata \rvfi_rs2_rdata
    connect \rvfi_valid \rvfi_valid
    connect \spec_mem_addr \spec_insn_slt_mem_addr
    connect \spec_mem_rmask \spec_insn_slt_mem_rmask
    connect \spec_mem_wdata \spec_insn_slt_mem_wdata
    connect \spec_mem_wmask \spec_insn_slt_mem_wmask
    connect \spec_pc_wdata \spec_insn_slt_pc_wdata
    connect \spec_rd_addr \spec_insn_slt_rd_addr
    connect \spec_rd_wdata \spec_insn_slt_rd_wdata
    connect \spec_rs1_addr \spec_insn_slt_rs1_addr
    connect \spec_rs2_addr \spec_insn_slt_rs2_addr
    connect \spec_trap \spec_insn_slt_trap
    connect \spec_valid \spec_insn_slt_valid
  end
  attribute \module_not_derived 1
  attribute \src "isa_rv32ic.v:2031.18-2053.4"
  cell \rvfi_insn_slti \insn_slti
    connect \rvfi_insn \rvfi_insn
    connect \rvfi_mem_rdata \rvfi_mem_rdata
    connect \rvfi_pc_rdata \rvfi_pc_rdata
    connect \rvfi_rs1_rdata \rvfi_rs1_rdata
    connect \rvfi_rs2_rdata \rvfi_rs2_rdata
    connect \rvfi_valid \rvfi_valid
    connect \spec_mem_addr \spec_insn_slti_mem_addr
    connect \spec_mem_rmask \spec_insn_slti_mem_rmask
    connect \spec_mem_wdata \spec_insn_slti_mem_wdata
    connect \spec_mem_wmask \spec_insn_slti_mem_wmask
    connect \spec_pc_wdata \spec_insn_slti_pc_wdata
    connect \spec_rd_addr \spec_insn_slti_rd_addr
    connect \spec_rd_wdata \spec_insn_slti_rd_wdata
    connect \spec_rs1_addr \spec_insn_slti_rs1_addr
    connect \spec_rs2_addr \spec_insn_slti_rs2_addr
    connect \spec_trap \spec_insn_slti_trap
    connect \spec_valid \spec_insn_slti_valid
  end
  attribute \module_not_derived 1
  attribute \src "isa_rv32ic.v:2070.19-2092.4"
  cell \rvfi_insn_sltiu \insn_sltiu
    connect \rvfi_insn \rvfi_insn
    connect \rvfi_mem_rdata \rvfi_mem_rdata
    connect \rvfi_pc_rdata \rvfi_pc_rdata
    connect \rvfi_rs1_rdata \rvfi_rs1_rdata
    connect \rvfi_rs2_rdata \rvfi_rs2_rdata
    connect \rvfi_valid \rvfi_valid
    connect \spec_mem_addr \spec_insn_sltiu_mem_addr
    connect \spec_mem_rmask \spec_insn_sltiu_mem_rmask
    connect \spec_mem_wdata \spec_insn_sltiu_mem_wdata
    connect \spec_mem_wmask \spec_insn_sltiu_mem_wmask
    connect \spec_pc_wdata \spec_insn_sltiu_pc_wdata
    connect \spec_rd_addr \spec_insn_sltiu_rd_addr
    connect \spec_rd_wdata \spec_insn_sltiu_rd_wdata
    connect \spec_rs1_addr \spec_insn_sltiu_rs1_addr
    connect \spec_rs2_addr \spec_insn_sltiu_rs2_addr
    connect \spec_trap \spec_insn_sltiu_trap
    connect \spec_valid \spec_insn_sltiu_valid
  end
  attribute \module_not_derived 1
  attribute \src "isa_rv32ic.v:2109.18-2131.4"
  cell \rvfi_insn_sltu \insn_sltu
    connect \rvfi_insn \rvfi_insn
    connect \rvfi_mem_rdata \rvfi_mem_rdata
    connect \rvfi_pc_rdata \rvfi_pc_rdata
    connect \rvfi_rs1_rdata \rvfi_rs1_rdata
    connect \rvfi_rs2_rdata \rvfi_rs2_rdata
    connect \rvfi_valid \rvfi_valid
    connect \spec_mem_addr \spec_insn_sltu_mem_addr
    connect \spec_mem_rmask \spec_insn_sltu_mem_rmask
    connect \spec_mem_wdata \spec_insn_sltu_mem_wdata
    connect \spec_mem_wmask \spec_insn_sltu_mem_wmask
    connect \spec_pc_wdata \spec_insn_sltu_pc_wdata
    connect \spec_rd_addr \spec_insn_sltu_rd_addr
    connect \spec_rd_wdata \spec_insn_sltu_rd_wdata
    connect \spec_rs1_addr \spec_insn_sltu_rs1_addr
    connect \spec_rs2_addr \spec_insn_sltu_rs2_addr
    connect \spec_trap \spec_insn_sltu_trap
    connect \spec_valid \spec_insn_sltu_valid
  end
  attribute \module_not_derived 1
  attribute \src "isa_rv32ic.v:2148.17-2170.4"
  cell \rvfi_insn_sra \insn_sra
    connect \rvfi_insn \rvfi_insn
    connect \rvfi_mem_rdata \rvfi_mem_rdata
    connect \rvfi_pc_rdata \rvfi_pc_rdata
    connect \rvfi_rs1_rdata \rvfi_rs1_rdata
    connect \rvfi_rs2_rdata \rvfi_rs2_rdata
    connect \rvfi_valid \rvfi_valid
    connect \spec_mem_addr \spec_insn_sra_mem_addr
    connect \spec_mem_rmask \spec_insn_sra_mem_rmask
    connect \spec_mem_wdata \spec_insn_sra_mem_wdata
    connect \spec_mem_wmask \spec_insn_sra_mem_wmask
    connect \spec_pc_wdata \spec_insn_sra_pc_wdata
    connect \spec_rd_addr \spec_insn_sra_rd_addr
    connect \spec_rd_wdata \spec_insn_sra_rd_wdata
    connect \spec_rs1_addr \spec_insn_sra_rs1_addr
    connect \spec_rs2_addr \spec_insn_sra_rs2_addr
    connect \spec_trap \spec_insn_sra_trap
    connect \spec_valid \spec_insn_sra_valid
  end
  attribute \module_not_derived 1
  attribute \src "isa_rv32ic.v:2187.18-2209.4"
  cell \rvfi_insn_srai \insn_srai
    connect \rvfi_insn \rvfi_insn
    connect \rvfi_mem_rdata \rvfi_mem_rdata
    connect \rvfi_pc_rdata \rvfi_pc_rdata
    connect \rvfi_rs1_rdata \rvfi_rs1_rdata
    connect \rvfi_rs2_rdata \rvfi_rs2_rdata
    connect \rvfi_valid \rvfi_valid
    connect \spec_mem_addr \spec_insn_srai_mem_addr
    connect \spec_mem_rmask \spec_insn_srai_mem_rmask
    connect \spec_mem_wdata \spec_insn_srai_mem_wdata
    connect \spec_mem_wmask \spec_insn_srai_mem_wmask
    connect \spec_pc_wdata \spec_insn_srai_pc_wdata
    connect \spec_rd_addr \spec_insn_srai_rd_addr
    connect \spec_rd_wdata \spec_insn_srai_rd_wdata
    connect \spec_rs1_addr \spec_insn_srai_rs1_addr
    connect \spec_rs2_addr \spec_insn_srai_rs2_addr
    connect \spec_trap \spec_insn_srai_trap
    connect \spec_valid \spec_insn_srai_valid
  end
  attribute \module_not_derived 1
  attribute \src "isa_rv32ic.v:2226.17-2248.4"
  cell \rvfi_insn_srl \insn_srl
    connect \rvfi_insn \rvfi_insn
    connect \rvfi_mem_rdata \rvfi_mem_rdata
    connect \rvfi_pc_rdata \rvfi_pc_rdata
    connect \rvfi_rs1_rdata \rvfi_rs1_rdata
    connect \rvfi_rs2_rdata \rvfi_rs2_rdata
    connect \rvfi_valid \rvfi_valid
    connect \spec_mem_addr \spec_insn_srl_mem_addr
    connect \spec_mem_rmask \spec_insn_srl_mem_rmask
    connect \spec_mem_wdata \spec_insn_srl_mem_wdata
    connect \spec_mem_wmask \spec_insn_srl_mem_wmask
    connect \spec_pc_wdata \spec_insn_srl_pc_wdata
    connect \spec_rd_addr \spec_insn_srl_rd_addr
    connect \spec_rd_wdata \spec_insn_srl_rd_wdata
    connect \spec_rs1_addr \spec_insn_srl_rs1_addr
    connect \spec_rs2_addr \spec_insn_srl_rs2_addr
    connect \spec_trap \spec_insn_srl_trap
    connect \spec_valid \spec_insn_srl_valid
  end
  attribute \module_not_derived 1
  attribute \src "isa_rv32ic.v:2265.18-2287.4"
  cell \rvfi_insn_srli \insn_srli
    connect \rvfi_insn \rvfi_insn
    connect \rvfi_mem_rdata \rvfi_mem_rdata
    connect \rvfi_pc_rdata \rvfi_pc_rdata
    connect \rvfi_rs1_rdata \rvfi_rs1_rdata
    connect \rvfi_rs2_rdata \rvfi_rs2_rdata
    connect \rvfi_valid \rvfi_valid
    connect \spec_mem_addr \spec_insn_srli_mem_addr
    connect \spec_mem_rmask \spec_insn_srli_mem_rmask
    connect \spec_mem_wdata \spec_insn_srli_mem_wdata
    connect \spec_mem_wmask \spec_insn_srli_mem_wmask
    connect \spec_pc_wdata \spec_insn_srli_pc_wdata
    connect \spec_rd_addr \spec_insn_srli_rd_addr
    connect \spec_rd_wdata \spec_insn_srli_rd_wdata
    connect \spec_rs1_addr \spec_insn_srli_rs1_addr
    connect \spec_rs2_addr \spec_insn_srli_rs2_addr
    connect \spec_trap \spec_insn_srli_trap
    connect \spec_valid \spec_insn_srli_valid
  end
  attribute \module_not_derived 1
  attribute \src "isa_rv32ic.v:2304.17-2326.4"
  cell \rvfi_insn_sub \insn_sub
    connect \rvfi_insn \rvfi_insn
    connect \rvfi_mem_rdata \rvfi_mem_rdata
    connect \rvfi_pc_rdata \rvfi_pc_rdata
    connect \rvfi_rs1_rdata \rvfi_rs1_rdata
    connect \rvfi_rs2_rdata \rvfi_rs2_rdata
    connect \rvfi_valid \rvfi_valid
    connect \spec_mem_addr \spec_insn_sub_mem_addr
    connect \spec_mem_rmask \spec_insn_sub_mem_rmask
    connect \spec_mem_wdata \spec_insn_sub_mem_wdata
    connect \spec_mem_wmask \spec_insn_sub_mem_wmask
    connect \spec_pc_wdata \spec_insn_sub_pc_wdata
    connect \spec_rd_addr \spec_insn_sub_rd_addr
    connect \spec_rd_wdata \spec_insn_sub_rd_wdata
    connect \spec_rs1_addr \spec_insn_sub_rs1_addr
    connect \spec_rs2_addr \spec_insn_sub_rs2_addr
    connect \spec_trap \spec_insn_sub_trap
    connect \spec_valid \spec_insn_sub_valid
  end
  attribute \module_not_derived 1
  attribute \src "isa_rv32ic.v:2343.16-2365.4"
  cell \rvfi_insn_sw \insn_sw
    connect \rvfi_insn \rvfi_insn
    connect \rvfi_mem_rdata \rvfi_mem_rdata
    connect \rvfi_pc_rdata \rvfi_pc_rdata
    connect \rvfi_rs1_rdata \rvfi_rs1_rdata
    connect \rvfi_rs2_rdata \rvfi_rs2_rdata
    connect \rvfi_valid \rvfi_valid
    connect \spec_mem_addr \spec_insn_sw_mem_addr
    connect \spec_mem_rmask \spec_insn_sw_mem_rmask
    connect \spec_mem_wdata \spec_insn_sw_mem_wdata
    connect \spec_mem_wmask \spec_insn_sw_mem_wmask
    connect \spec_pc_wdata \spec_insn_sw_pc_wdata
    connect \spec_rd_addr \spec_insn_sw_rd_addr
    connect \spec_rd_wdata \spec_insn_sw_rd_wdata
    connect \spec_rs1_addr \spec_insn_sw_rs1_addr
    connect \spec_rs2_addr \spec_insn_sw_rs2_addr
    connect \spec_trap \spec_insn_sw_trap
    connect \spec_valid \spec_insn_sw_valid
  end
  attribute \module_not_derived 1
  attribute \src "isa_rv32ic.v:2382.17-2404.4"
  cell \rvfi_insn_xor \insn_xor
    connect \rvfi_insn \rvfi_insn
    connect \rvfi_mem_rdata \rvfi_mem_rdata
    connect \rvfi_pc_rdata \rvfi_pc_rdata
    connect \rvfi_rs1_rdata \rvfi_rs1_rdata
    connect \rvfi_rs2_rdata \rvfi_rs2_rdata
    connect \rvfi_valid \rvfi_valid
    connect \spec_mem_addr \spec_insn_xor_mem_addr
    connect \spec_mem_rmask \spec_insn_xor_mem_rmask
    connect \spec_mem_wdata \spec_insn_xor_mem_wdata
    connect \spec_mem_wmask \spec_insn_xor_mem_wmask
    connect \spec_pc_wdata \spec_insn_xor_pc_wdata
    connect \spec_rd_addr \spec_insn_xor_rd_addr
    connect \spec_rd_wdata \spec_insn_xor_rd_wdata
    connect \spec_rs1_addr \spec_insn_xor_rs1_addr
    connect \spec_rs2_addr \spec_insn_xor_rs2_addr
    connect \spec_trap \spec_insn_xor_trap
    connect \spec_valid \spec_insn_xor_valid
  end
  attribute \module_not_derived 1
  attribute \src "isa_rv32ic.v:2421.18-2443.4"
  cell \rvfi_insn_xori \insn_xori
    connect \rvfi_insn \rvfi_insn
    connect \rvfi_mem_rdata \rvfi_mem_rdata
    connect \rvfi_pc_rdata \rvfi_pc_rdata
    connect \rvfi_rs1_rdata \rvfi_rs1_rdata
    connect \rvfi_rs2_rdata \rvfi_rs2_rdata
    connect \rvfi_valid \rvfi_valid
    connect \spec_mem_addr \spec_insn_xori_mem_addr
    connect \spec_mem_rmask \spec_insn_xori_mem_rmask
    connect \spec_mem_wdata \spec_insn_xori_mem_wdata
    connect \spec_mem_wmask \spec_insn_xori_mem_wmask
    connect \spec_pc_wdata \spec_insn_xori_pc_wdata
    connect \spec_rd_addr \spec_insn_xori_rd_addr
    connect \spec_rd_wdata \spec_insn_xori_rd_wdata
    connect \spec_rs1_addr \spec_insn_xori_rs1_addr
    connect \spec_rs2_addr \spec_insn_xori_rs2_addr
    connect \spec_trap \spec_insn_xori_trap
    connect \spec_valid \spec_insn_xori_valid
  end
  connect $auto$wreduce.cc:454:run$3918 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3919 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3920 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3921 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3922 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3923 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3924 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3925 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3926 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3927 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3928 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3929 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3930 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3931 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3932 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3933 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3934 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3935 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3936 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3937 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3938 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3939 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3940 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3941 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3942 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3943 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3944 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3945 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3946 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3947 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3948 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3949 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3950 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3951 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3952 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3953 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3954 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3955 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3956 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3957 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3958 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3959 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3960 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3961 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3962 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3963 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3964 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3965 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3966 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3967 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3968 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3969 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3970 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3971 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3972 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3973 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3974 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3975 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3976 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3977 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3978 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3979 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3980 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3981 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3982 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3983 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3984 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3985 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3986 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3987 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3988 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3989 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3990 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3991 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3992 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3993 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3994 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3995 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3996 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3997 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3998 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3999 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4000 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4001 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4002 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4003 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4004 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4005 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4006 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4007 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4008 [31:5] 27'000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4009 [31:5] 27'000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4010 [31:5] 27'000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4011 [31:5] 27'000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4012 [31:5] 27'000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4013 [31:5] 27'000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4014 [31:5] 27'000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4015 [31:5] 27'000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4016 [31:5] 27'000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4017 [31:5] 27'000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4018 [31:5] 27'000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4019 [31:5] 27'000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4020 [31:5] 27'000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4021 [31:5] 27'000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4022 [31:5] 27'000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4023 [31:5] 27'000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4024 [31:5] 27'000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4025 [31:5] 27'000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4026 [31:5] 27'000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4027 [31:5] 27'000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4028 [31:5] 27'000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4029 [31:5] 27'000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4030 [31:5] 27'000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4031 [31:5] 27'000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4032 [31:5] 27'000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4033 [31:5] 27'000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4034 [31:5] 27'000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4035 [31:5] 27'000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4036 [31:5] 27'000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4037 [31:5] 27'000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4038 [31:5] 27'000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4039 [31:5] 27'000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4040 [31:5] 27'000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4041 [31:5] 27'000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4042 [31:5] 27'000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4043 [31:5] 27'000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4044 [31:5] 27'000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4045 [31:5] 27'000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4046 [31:5] 27'000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4047 [31:5] 27'000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4048 [31:5] 27'000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4049 [31:5] 27'000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4050 [31:5] 27'000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4051 [31:5] 27'000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4052 [31:5] 27'000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4053 [31:5] 27'000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4054 [31:5] 27'000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4055 [31:5] 27'000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4056 [31:5] 27'000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4057 [31:5] 27'000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4058 [31:5] 27'000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4059 [31:5] 27'000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4060 [31:5] 27'000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4061 [31:5] 27'000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4062 [31:5] 27'000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4063 [31:5] 27'000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4064 [31:5] 27'000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4065 [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2539$1278_Y [31:1] 31'0000000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2540$1276_Y [31:1] 31'0000000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2541$1274_Y [31:1] 31'0000000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2542$1272_Y [31:1] 31'0000000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2543$1270_Y [31:1] 31'0000000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2544$1268_Y [31:1] 31'0000000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2545$1266_Y [31:1] 31'0000000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2546$1264_Y [31:1] 31'0000000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2547$1262_Y [31:1] 31'0000000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2548$1260_Y [31:1] 31'0000000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2549$1258_Y [31:1] 31'0000000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2550$1256_Y [31:1] 31'0000000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2551$1254_Y [31:1] 31'0000000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2552$1252_Y [31:1] 31'0000000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2553$1250_Y [31:1] 31'0000000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2554$1248_Y [31:1] 31'0000000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2555$1246_Y [31:1] 31'0000000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2556$1244_Y [31:1] 31'0000000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2557$1242_Y [31:1] 31'0000000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2558$1240_Y [31:1] 31'0000000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2559$1238_Y [31:1] 31'0000000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2560$1236_Y [31:1] 31'0000000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2561$1234_Y [31:1] 31'0000000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2562$1232_Y [31:1] 31'0000000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2563$1230_Y [31:1] 31'0000000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2564$1228_Y [31:1] 31'0000000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2565$1226_Y [31:1] 31'0000000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2566$1224_Y [31:1] 31'0000000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2567$1222_Y [31:1] 31'0000000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2568$1220_Y [31:1] 31'0000000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2569$1218_Y [31:1] 31'0000000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2570$1216_Y [31:1] 31'0000000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2631$1344_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2632$1342_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2633$1340_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2636$1584_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2637$1582_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2638$1580_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2639$1578_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2640$1576_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2641$1574_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2642$1572_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2643$1570_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2644$1568_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2645$1566_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2646$1564_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2647$1562_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2648$1560_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2649$1558_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2650$1556_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2651$1554_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2652$1552_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2653$1550_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2654$1548_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2655$1546_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2656$1544_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2657$1542_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2658$1540_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2659$1538_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2660$1536_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2661$1534_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2662$1532_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2663$1530_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2664$1528_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2665$1526_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2666$1524_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2667$1522_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2668$1520_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2669$1518_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2670$1516_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2671$1514_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2672$1512_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2673$1510_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2674$1508_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2675$1506_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2676$1504_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2677$1502_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2678$1500_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2679$1498_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2680$1496_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2681$1494_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2682$1492_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2683$1490_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2684$1488_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2685$1486_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2686$1484_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2687$1482_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2688$1480_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2689$1478_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2690$1476_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2691$1474_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2692$1472_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2693$1470_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2694$1468_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2695$1466_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2696$1464_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2699$1708_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2700$1706_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2701$1704_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2702$1702_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2703$1700_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2704$1698_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2705$1696_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2706$1694_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2707$1692_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2708$1690_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2709$1688_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2710$1686_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2711$1684_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2712$1682_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2713$1680_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2714$1678_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2715$1676_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2716$1674_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2717$1672_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2718$1670_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2719$1668_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2720$1666_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2721$1664_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2722$1662_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2723$1660_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2724$1658_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2725$1656_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2726$1654_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2727$1652_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2728$1650_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2729$1648_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2730$1646_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2731$1644_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2732$1642_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2733$1640_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2734$1638_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2735$1636_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2736$1634_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2737$1632_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2738$1630_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2739$1628_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2740$1626_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2741$1624_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2742$1622_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2743$1620_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2744$1618_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2745$1616_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2746$1614_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2747$1612_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2748$1610_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2749$1608_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2750$1606_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2751$1604_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2752$1602_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2753$1600_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2754$1598_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2755$1596_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2756$1594_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2757$1592_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2758$1590_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2759$1588_Y [31:5] 27'000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2951$2018_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2952$2016_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2953$2014_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2954$2012_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2955$2010_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2956$2008_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2957$2006_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2958$2004_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2959$2002_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2960$2000_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2961$1998_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2962$1996_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2963$1994_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2964$1992_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2965$1990_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2966$1988_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2967$1986_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2968$1984_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2969$1982_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2970$1980_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2971$1978_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2972$1976_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2973$1974_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2974$1972_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2975$1970_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2976$1968_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2977$1966_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2978$1964_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2979$1962_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2980$1960_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2981$1958_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2982$1956_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2983$1954_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2984$1952_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2985$1950_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2986$1948_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2987$1946_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2988$1944_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2989$1942_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2990$1940_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2991$1938_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2992$1936_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2993$1934_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2994$1932_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2995$1930_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2996$1928_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2997$1926_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2998$1924_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:2999$1922_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:3000$1920_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:3001$1918_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:3002$1916_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:3003$1914_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:3004$1912_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:3005$1910_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:3006$1908_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:3007$1906_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:3008$1904_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:3009$1902_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:3010$1900_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:3011$1898_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:3014$2142_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:3015$2140_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:3016$2138_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:3017$2136_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:3018$2134_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:3019$2132_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:3020$2130_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:3021$2128_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:3022$2126_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:3023$2124_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:3024$2122_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:3025$2120_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:3026$2118_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:3027$2116_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:3028$2114_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:3029$2112_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:3030$2110_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:3031$2108_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:3032$2106_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:3033$2104_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:3034$2102_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:3035$2100_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:3036$2098_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:3037$2096_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:3038$2094_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:3039$2092_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:3040$2090_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:3041$2088_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:3042$2086_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:3043$2084_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:3044$2082_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:3045$2080_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:3046$2078_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:3047$2076_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:3048$2074_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:3049$2072_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:3050$2070_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:3051$2068_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:3052$2066_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:3053$2064_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:3054$2062_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:3055$2060_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:3056$2058_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:3057$2056_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:3058$2054_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:3059$2052_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:3060$2050_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:3061$2048_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:3062$2046_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:3063$2044_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:3064$2042_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:3065$2040_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:3066$2038_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:3067$2036_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:3068$2034_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:3069$2032_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:3070$2030_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:3071$2028_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:3072$2026_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:3073$2024_Y [31:4] 28'0000000000000000000000000000
  connect $ternary$isa_rv32ic.v:3074$2022_Y [31:4] 28'0000000000000000000000000000
end
attribute \keep 1
attribute \top 1
attribute \src "complete.sv:1.1-70.10"
module \testbench
  attribute \src "complete.sv:64.2-69.5"
  wire $0$formal$complete.sv:66$2207_CHECK[0:0]$2210
  attribute \src "complete.sv:64.2-69.5"
  wire $0$formal$complete.sv:66$2207_EN[0:0]$2211
  wire $auto$rtlil.cc:3097:Anyseq$5008
  wire $auto$rtlil.cc:3097:Anyseq$5010
  attribute \src "complete.sv:65.7-65.27"
  wire $logic_and$complete.sv:65$2213_Y
  attribute \src "complete.sv:65.7-65.41"
  wire $logic_and$complete.sv:65$2215_Y
  attribute \src "complete.sv:67.12-67.36"
  wire $logic_and$complete.sv:67$2218_Y
  attribute \src "complete.sv:65.7-65.13"
  wire $logic_not$complete.sv:65$2212_Y
  attribute \src "complete.sv:65.31-65.41"
  wire $logic_not$complete.sv:65$2214_Y
  attribute \src "complete.sv:67.26-67.36"
  wire $logic_not$complete.sv:67$2217_Y
  attribute \src "complete.sv:66.8-66.36"
  wire $ne$complete.sv:66$2216_Y
  wire $procmux$2221_Y
  wire $procmux$2225_Y
  attribute \src "complete.sv:8.25-8.29"
  wire width 32 output 6 \addr
  attribute \src "complete.sv:2.8-2.11"
  wire input 1 \clk
  attribute \src "complete.sv:4.25-4.30"
  wire width 32 input 2 \instr
  attribute \src "complete.sv:7.25-7.27"
  wire width 32 output 5 \pc
  attribute \src "complete.sv:5.25-5.32"
  wire width 32 input 3 \rd_data
  attribute \init 1'1
  attribute \src "complete.sv:11.6-11.11"
  wire \reset
  attribute \keep 1
  attribute \src "complete.sv:16.314-16.323"
  attribute \unused_bits "0"
  wire \rvfi_halt
  attribute \keep 1
  attribute \src "complete.sv:16.176-16.185"
  wire width 32 \rvfi_insn
  attribute \keep 1
  attribute \src "complete.sv:16.383-16.392"
  attribute \unused_bits "0"
  wire \rvfi_intr
  attribute \keep 1
  attribute \src "complete.sv:16.521-16.529"
  attribute \unused_bits "0 1"
  wire width 2 \rvfi_ixl
  attribute \keep 1
  attribute \src "complete.sv:16.1046-16.1059"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 \rvfi_mem_addr
  attribute \keep 1
  attribute \src "complete.sv:16.1205-16.1219"
  wire width 32 \rvfi_mem_rdata
  attribute \keep 1
  attribute \src "complete.sv:16.1099-16.1113"
  attribute \unused_bits "0 1 2 3"
  wire width 4 \rvfi_mem_rmask
  attribute \keep 1
  attribute \src "complete.sv:16.1258-16.1272"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 \rvfi_mem_wdata
  attribute \keep 1
  attribute \src "complete.sv:16.1152-16.1166"
  attribute \unused_bits "0 1 2 3"
  wire width 4 \rvfi_mem_wmask
  attribute \keep 1
  attribute \src "complete.sv:16.452-16.461"
  attribute \unused_bits "0 1"
  wire width 2 \rvfi_mode
  attribute \keep 1
  attribute \src "complete.sv:16.123-16.133"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63"
  wire width 64 \rvfi_order
  attribute \keep 1
  attribute \src "complete.sv:16.940-16.953"
  wire width 32 \rvfi_pc_rdata
  attribute \keep 1
  attribute \src "complete.sv:16.993-16.1006"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 \rvfi_pc_wdata
  attribute \keep 1
  attribute \src "complete.sv:16.834-16.846"
  attribute \unused_bits "0 1 2 3 4"
  wire width 5 \rvfi_rd_addr
  attribute \keep 1
  attribute \src "complete.sv:16.887-16.900"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 \rvfi_rd_wdata
  attribute \keep 1
  attribute \src "complete.sv:16.590-16.603"
  attribute \unused_bits "0 1 2 3 4"
  wire width 5 \rvfi_rs1_addr
  attribute \keep 1
  attribute \src "complete.sv:16.712-16.726"
  wire width 32 \rvfi_rs1_rdata
  attribute \keep 1
  attribute \src "complete.sv:16.659-16.672"
  attribute \unused_bits "0 1 2 3 4"
  wire width 5 \rvfi_rs2_addr
  attribute \keep 1
  attribute \src "complete.sv:16.765-16.779"
  wire width 32 \rvfi_rs2_rdata
  attribute \keep 1
  attribute \src "complete.sv:16.245-16.254"
  wire \rvfi_trap
  attribute \keep 1
  attribute \src "complete.sv:16.54-16.64"
  wire \rvfi_valid
  attribute \keep 1
  attribute \src "complete.sv:38.33-38.46"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 \spec_mem_addr
  attribute \keep 1
  attribute \src "complete.sv:39.33-39.47"
  attribute \unused_bits "0 1 2 3"
  wire width 4 \spec_mem_rmask
  attribute \keep 1
  attribute \src "complete.sv:41.33-41.47"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 \spec_mem_wdata
  attribute \keep 1
  attribute \src "complete.sv:40.33-40.47"
  attribute \unused_bits "0 1 2 3"
  wire width 4 \spec_mem_wmask
  attribute \keep 1
  attribute \src "complete.sv:37.33-37.46"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 \spec_pc_wdata
  attribute \keep 1
  attribute \src "complete.sv:35.49-35.61"
  attribute \unused_bits "0 1 2 3 4"
  wire width 5 \spec_rd_addr
  attribute \keep 1
  attribute \src "complete.sv:36.33-36.46"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 \spec_rd_wdata
  attribute \keep 1
  attribute \src "complete.sv:33.49-33.62"
  attribute \unused_bits "0 1 2 3 4"
  wire width 5 \spec_rs1_addr
  attribute \keep 1
  attribute \src "complete.sv:34.49-34.62"
  attribute \unused_bits "0 1 2 3 4"
  wire width 5 \spec_rs2_addr
  attribute \keep 1
  attribute \src "complete.sv:32.49-32.58"
  wire \spec_trap
  attribute \keep 1
  attribute \src "complete.sv:31.49-31.59"
  wire \spec_valid
  attribute \src "complete.sv:9.25-9.32"
  wire width 32 output 7 \wr_data
  attribute \src "complete.sv:6.25-6.30"
  wire width 4 output 4 \wr_en
  attribute \src "complete.sv:66.37-67.37"
  cell $assert $assert$complete.sv:66$2219
    connect \A $0$formal$complete.sv:66$2207_CHECK[0:0]$2210
    connect \EN $0$formal$complete.sv:66$2207_EN[0:0]$2211
  end
  cell $anyseq $auto$setundef.cc:501:execute$5007
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$5008
  end
  cell $anyseq $auto$setundef.cc:501:execute$5009
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$5010
  end
  attribute \src "complete.sv:65.7-65.27"
  cell $logic_and $logic_and$complete.sv:65$2213
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$complete.sv:65$2212_Y
    connect \B \rvfi_valid
    connect \Y $logic_and$complete.sv:65$2213_Y
  end
  attribute \src "complete.sv:65.7-65.41"
  cell $logic_and $logic_and$complete.sv:65$2215
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$complete.sv:65$2213_Y
    connect \B $logic_not$complete.sv:65$2214_Y
    connect \Y $logic_and$complete.sv:65$2215_Y
  end
  attribute \src "complete.sv:67.12-67.36"
  cell $logic_and $logic_and$complete.sv:67$2218
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \spec_valid
    connect \B $logic_not$complete.sv:67$2217_Y
    connect \Y $logic_and$complete.sv:67$2218_Y
  end
  attribute \src "complete.sv:65.7-65.13"
  cell $logic_not $logic_not$complete.sv:65$2212
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \reset
    connect \Y $logic_not$complete.sv:65$2212_Y
  end
  attribute \src "complete.sv:65.31-65.41"
  cell $logic_not $logic_not$complete.sv:65$2214
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvfi_trap
    connect \Y $logic_not$complete.sv:65$2214_Y
  end
  attribute \src "complete.sv:67.26-67.36"
  cell $logic_not $logic_not$complete.sv:67$2217
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \spec_trap
    connect \Y $logic_not$complete.sv:67$2217_Y
  end
  attribute \src "complete.sv:66.8-66.36"
  cell $ne $ne$complete.sv:66$2216
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \rvfi_insn [6:0]
    connect \B 7'1110011
    connect \Y $ne$complete.sv:66$2216_Y
  end
  attribute \src "complete.sv:13.2-14.14"
  cell $dff $procdff$3836
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D 1'0
    connect \Q \reset
  end
  attribute \src "complete.sv:66.8-66.36|complete.sv:66.4-67.38"
  cell $mux $procmux$2221
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $ne$complete.sv:66$2216_Y
    connect \Y $procmux$2221_Y
  end
  attribute \src "complete.sv:65.7-65.41|complete.sv:65.3-68.6"
  cell $mux $procmux$2223
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2221_Y
    connect \S $logic_and$complete.sv:65$2215_Y
    connect \Y $0$formal$complete.sv:66$2207_EN[0:0]$2211
  end
  attribute \src "complete.sv:66.8-66.36|complete.sv:66.4-67.38"
  cell $mux $procmux$2225
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$5008
    connect \B $logic_and$complete.sv:67$2218_Y
    connect \S $ne$complete.sv:66$2216_Y
    connect \Y $procmux$2225_Y
  end
  attribute \src "complete.sv:65.7-65.41|complete.sv:65.3-68.6"
  cell $mux $procmux$2227
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$5010
    connect \B $procmux$2225_Y
    connect \S $logic_and$complete.sv:65$2215_Y
    connect \Y $0$formal$complete.sv:66$2207_CHECK[0:0]$2210
  end
  attribute \module_not_derived 1
  attribute \src "complete.sv:43.18-62.3"
  cell \rvfi_isa_rv32ic \isa_spec
    connect \rvfi_insn \rvfi_insn
    connect \rvfi_mem_rdata \rvfi_mem_rdata
    connect \rvfi_pc_rdata \rvfi_pc_rdata
    connect \rvfi_rs1_rdata \rvfi_rs1_rdata
    connect \rvfi_rs2_rdata \rvfi_rs2_rdata
    connect \rvfi_valid \rvfi_valid
    connect \spec_mem_addr \spec_mem_addr
    connect \spec_mem_rmask \spec_mem_rmask
    connect \spec_mem_wdata \spec_mem_wdata
    connect \spec_mem_wmask \spec_mem_wmask
    connect \spec_pc_wdata \spec_pc_wdata
    connect \spec_rd_addr \spec_rd_addr
    connect \spec_rd_wdata \spec_rd_wdata
    connect \spec_rs1_addr \spec_rs1_addr
    connect \spec_rs2_addr \spec_rs2_addr
    connect \spec_trap \spec_trap
    connect \spec_valid \spec_valid
  end
  attribute \module_not_derived 1
  attribute \src "complete.sv:18.10-29.3"
  cell \myRiscv \uut
    connect \addr \addr
    connect \clk \clk
    connect \instr \instr
    connect \pc \pc
    connect \rd_data \rd_data
    connect \reset \reset
    connect \rvfi_halt \rvfi_halt
    connect \rvfi_insn \rvfi_insn
    connect \rvfi_intr \rvfi_intr
    connect \rvfi_ixl \rvfi_ixl
    connect \rvfi_mem_addr \rvfi_mem_addr
    connect \rvfi_mem_rdata \rvfi_mem_rdata
    connect \rvfi_mem_rmask \rvfi_mem_rmask
    connect \rvfi_mem_wdata \rvfi_mem_wdata
    connect \rvfi_mem_wmask \rvfi_mem_wmask
    connect \rvfi_mode \rvfi_mode
    connect \rvfi_order \rvfi_order
    connect \rvfi_pc_rdata \rvfi_pc_rdata
    connect \rvfi_pc_wdata \rvfi_pc_wdata
    connect \rvfi_rd_addr \rvfi_rd_addr
    connect \rvfi_rd_wdata \rvfi_rd_wdata
    connect \rvfi_rs1_addr \rvfi_rs1_addr
    connect \rvfi_rs1_rdata \rvfi_rs1_rdata
    connect \rvfi_rs2_addr \rvfi_rs2_addr
    connect \rvfi_rs2_rdata \rvfi_rs2_rdata
    connect \rvfi_trap \rvfi_trap
    connect \rvfi_valid \rvfi_valid
    connect \wr_data \wr_data
    connect \wr_en \wr_en
  end
end
