# vsim tbench2 -sv_seed 10 -c -do "run -all" 
# Start time: 22:43:13 on Oct 27,2019
# //  ModelSim DE 2019.3 Jul 24 2019 Linux 3.10.0-957.5.1.el7.x86_64
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.tbench2
# Loading work.conv_128_32
# Loading work.ctrl_mem_write
# Loading work.memory
# Loading work.ctrl_conv_output
# run -all
# ** Warning: (vsim-PLI-3407) Too many data words read on line 1281 of file "random_in_x.hex". (Current address [1280], address range [0:1279])    : part2_random_tb.sv(52)
#    Time: 0 ns  Iteration: 0  Instance: /tbench2
# ** Warning: (vsim-PLI-3407) Too many data words read on line 321 of file "random_in_f.hex". (Current address [320], address range [0:319])    : part2_random_tb.sv(53)
#    Time: 0 ns  Iteration: 0  Instance: /tbench2
# ** Warning: (vsim-PLI-3407) Too many data words read on line 971 of file "expected_out.hex". (Current address [970], address range [0:969])    : part2_random_tb.sv(57)
#    Time: 0 ns  Iteration: 0  Instance: /tbench2
# 
# ------------- simulation finished ------------------
# Simulated          10 iterations;         970 outputs
# No errors detected
# ----------------------------------------------------
# 
# ** Note: $finish    : part2_random_tb.sv(163)
#    Time: 45665 ns  Iteration: 2  Instance: /tbench2
# End time: 22:43:14 on Oct 27,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 3
