
---------- Begin Simulation Statistics ----------
final_tick                               943303969000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  90117                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740160                       # Number of bytes of host memory used
host_op_rate                                    90411                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 12309.93                       # Real time elapsed on the host
host_tick_rate                               76629503                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1109330828                       # Number of instructions simulated
sim_ops                                    1112957293                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.943304                       # Number of seconds simulated
sim_ticks                                943303969000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.603493                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              133283700                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           150427140                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         12213520                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        205405129                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          16870667                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       16958579                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           87912                       # Number of indirect misses.
system.cpu0.branchPred.lookups              261456421                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1850999                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        905995                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7992957                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 252656784                       # Number of branches committed
system.cpu0.commit.bw_lim_events             34595116                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2725321                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       19493726                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1016596208                       # Number of instructions committed
system.cpu0.commit.committedOps            1017504750                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1673613257                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.607969                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.411447                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1191827808     71.21%     71.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    285557760     17.06%     88.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     74081107      4.43%     92.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     62081051      3.71%     96.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     14445538      0.86%     97.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5494633      0.33%     97.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3186330      0.19%     97.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2343914      0.14%     97.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     34595116      2.07%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1673613257                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20545061                       # Number of function calls committed.
system.cpu0.commit.int_insts                983005801                       # Number of committed integer instructions.
system.cpu0.commit.loads                    316445320                       # Number of loads committed
system.cpu0.commit.membars                    1814456                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1814462      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       563653501     55.40%     55.57% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8031684      0.79%     56.36% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811039      0.18%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      317351307     31.19%     87.73% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     124842707     12.27%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1017504750                       # Class of committed instruction
system.cpu0.commit.refs                     442194042                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1016596208                       # Number of Instructions Simulated
system.cpu0.committedOps                   1017504750                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.834826                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.834826                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            182645734                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4224655                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           131856348                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1055935028                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               745356496                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                743821842                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8002326                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              4134264                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2528851                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  261456421                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                168539883                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    930463027                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3821789                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          152                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1065790022                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  45                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           66                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               24445800                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.140170                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         739669059                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         150154367                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.571384                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1682355249                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.634051                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.900653                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               918953836     54.62%     54.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               574352256     34.14%     88.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               110269226      6.55%     95.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                60475345      3.59%     98.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                10607066      0.63%     99.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3848007      0.23%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  134453      0.01%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1813155      0.11%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1901905      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1682355249                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       49                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      182921509                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8112398                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               254996289                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.554272                       # Inst execution rate
system.cpu0.iew.exec_refs                   451782881                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 127287873                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              150210189                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            323201444                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            911360                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5339884                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           128072775                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1036988121                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            324495008                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4316271                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1033870754                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                717163                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3455235                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8002326                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              5207077                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        98686                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        20095880                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         8498                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         9452                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3653630                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      6756124                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2324042                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          9452                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1137828                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       6974570                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                455783956                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1027478567                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.828150                       # average fanout of values written-back
system.cpu0.iew.wb_producers                377457510                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.550845                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1027550641                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1267710788                       # number of integer regfile reads
system.cpu0.int_regfile_writes              653784898                       # number of integer regfile writes
system.cpu0.ipc                              0.545011                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.545011                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1816098      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            572302000     55.13%     55.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8145938      0.78%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811750      0.17%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              1      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           327492963     31.54%     87.80% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          126618224     12.20%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            22      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1038187026                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                108                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           53                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                56                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1217496                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001173                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 213331     17.52%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                880618     72.33%     89.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               123545     10.15%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1037588369                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3760019343                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1027478514                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1056479899                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1034262131                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1038187026                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            2725990                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       19483286                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            72655                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           669                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      9624530                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1682355249                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.617103                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.850540                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          936078805     55.64%     55.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          537068675     31.92%     87.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          148729248      8.84%     96.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           46691644      2.78%     99.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            8763552      0.52%     99.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2564495      0.15%     99.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1623423      0.10%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             715554      0.04%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             119853      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1682355249                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.556586                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         14794880                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1018879                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           323201444                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          128072775                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1657                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1865276758                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    21331195                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              163357849                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            647554709                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6301228                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               754292217                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               6681087                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                31044                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1287732052                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1049593552                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          670973457                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                736676601                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               6456314                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8002326                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             19772564                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                23418681                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               49                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1287732003                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        253692                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5069                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 14187840                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5070                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2675995635                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2082748828                       # The number of ROB writes
system.cpu0.timesIdled                       26977062                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1623                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            80.124097                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                5803297                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             7242886                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           773264                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          9585448                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            224851                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         234091                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            9240                       # Number of indirect misses.
system.cpu1.branchPred.lookups               10861209                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        13535                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        905778                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           630241                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   8759202                       # Number of branches committed
system.cpu1.commit.bw_lim_events               737646                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2717971                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        4276275                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            37156879                       # Number of instructions committed
system.cpu1.commit.committedOps              38062834                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    209865474                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.181368                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.814443                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    193600557     92.25%     92.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7941572      3.78%     96.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2885668      1.38%     97.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2594243      1.24%     98.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       890036      0.42%     99.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       256708      0.12%     99.19% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       890963      0.42%     99.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        68081      0.03%     99.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       737646      0.35%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    209865474                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              375960                       # Number of function calls committed.
system.cpu1.commit.int_insts                 35772287                       # Number of committed integer instructions.
system.cpu1.commit.loads                     10293495                       # Number of loads committed
system.cpu1.commit.membars                    1811641                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1811641      4.76%      4.76% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        22332255     58.67%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       11199273     29.42%     92.86% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2719524      7.14%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         38062834                       # Class of committed instruction
system.cpu1.commit.refs                      13918809                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   37156879                       # Number of Instructions Simulated
system.cpu1.committedOps                     38062834                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.692819                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.692819                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            184600388                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               151703                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             5569462                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              44708741                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5758742                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 17730405                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                631090                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               348693                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2045141                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   10861209                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5616820                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    203681849                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                80630                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      45518187                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1548226                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.051347                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           6309803                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           6028148                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.215188                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         210765766                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.220268                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.644970                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               181757786     86.24%     86.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                17722502      8.41%     94.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 6867066      3.26%     97.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3032341      1.44%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1155370      0.55%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  169871      0.08%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   43034      0.02%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      77      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   17719      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           210765766                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         761619                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              669296                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 9315386                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.193120                       # Inst execution rate
system.cpu1.iew.exec_refs                    14916833                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   3869384                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              163403966                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             11339799                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            906535                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           672559                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             4036873                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           42332816                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             11047449                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           694543                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             40850194                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                643375                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1254741                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                631090                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3023246                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        16642                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          159851                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4560                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1225                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2982                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1046304                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       411559                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1225                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       244523                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        424773                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 21827757                       # num instructions consuming a value
system.cpu1.iew.wb_count                     40423691                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.848546                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 18521855                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.191104                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      40440284                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                51766246                       # number of integer regfile reads
system.cpu1.int_regfile_writes               26556776                       # number of integer regfile writes
system.cpu1.ipc                              0.175660                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.175660                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1811810      4.36%      4.36% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             24585556     59.18%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.54% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            12148756     29.24%     92.78% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            2998468      7.22%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              41544737                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     984646                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.023701                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 154287     15.67%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                745493     75.71%     91.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                84864      8.62%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              40717559                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         294874058                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     40423679                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         46603613                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  39614466                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 41544737                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            2718350                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        4269981                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            34198                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           379                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1984221                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    210765766                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.197113                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.641181                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          185152577     87.85%     87.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           16105048      7.64%     95.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5817251      2.76%     98.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1908871      0.91%     99.15% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1268057      0.60%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             219312      0.10%     99.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             182829      0.09%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              81756      0.04%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              30065      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      210765766                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.196404                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          5990121                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          608398                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            11339799                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            4036873                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    169                       # number of misc regfile reads
system.cpu1.numCycles                       211527385                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1675063389                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              173489480                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             24955908                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               5881137                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6716893                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1158847                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                22575                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             55833618                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              43842098                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           28701847                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 18215459                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4348063                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                631090                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             11691689                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 3745939                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        55833606                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         21155                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               706                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 12607613                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           706                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   251466118                       # The number of ROB reads
system.cpu1.rob.rob_writes                   85582279                       # The number of ROB writes
system.cpu1.timesIdled                          12628                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            74.166359                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                3828328                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             5161812                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           425150                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          7064682                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            158515                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         162959                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            4444                       # Number of indirect misses.
system.cpu2.branchPred.lookups                7699824                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         4367                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        905832                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           314897                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   6444970                       # Number of branches committed
system.cpu2.commit.bw_lim_events               610158                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        2718115                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        2697141                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            28889340                       # Number of instructions committed
system.cpu2.commit.committedOps              29795344                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    200372100                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.148700                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.758511                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    188089051     93.87%     93.87% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      6018845      3.00%     96.87% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1921779      0.96%     97.83% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      2015168      1.01%     98.84% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       577910      0.29%     99.13% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       195167      0.10%     99.22% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       889456      0.44%     99.67% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        54566      0.03%     99.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       610158      0.30%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    200372100                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              279839                       # Number of function calls committed.
system.cpu2.commit.int_insts                 27799374                       # Number of committed integer instructions.
system.cpu2.commit.loads                      8344123                       # Number of loads committed
system.cpu2.commit.membars                    1811688                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1811688      6.08%      6.08% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        16911274     56.76%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             43      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              86      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        9249955     31.04%     93.88% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       1822286      6.12%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         29795344                       # Class of committed instruction
system.cpu2.commit.refs                      11072253                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   28889340                       # Number of Instructions Simulated
system.cpu2.committedOps                     29795344                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.967012                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.967012                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            184412785                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               116013                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             3666394                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              33723701                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 3698811                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 10461426                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                315461                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               283181                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2030390                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    7699824                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  4171368                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    195971839                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                33620                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      33945085                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu2.fetch.SquashCycles                 851430                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.038256                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           4521310                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           3986843                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.168652                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         200918873                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.173464                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.587240                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               179752700     89.47%     89.47% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                12430266      6.19%     95.65% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 5195084      2.59%     98.24% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 2296522      1.14%     99.38% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1099695      0.55%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  130221      0.06%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   11335      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      40      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    3010      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           200918873                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         353495                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              344260                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 6829096                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.157203                       # Inst execution rate
system.cpu2.iew.exec_refs                    11648058                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   2794599                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              163636507                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              8975358                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            906679                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           313601                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             2845654                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           32488047                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              8853459                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           372560                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             31640523                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                634195                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              1263728                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                315461                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2953137                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        12809                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          134615                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         4593                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          527                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         3214                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       631235                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       117524                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           527                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       118186                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        226074                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 17913434                       # num instructions consuming a value
system.cpu2.iew.wb_count                     31427643                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.866085                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 15514555                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.156145                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      31437910                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                39467874                       # number of integer regfile reads
system.cpu2.int_regfile_writes               21061136                       # number of integer regfile writes
system.cpu2.ipc                              0.143534                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.143534                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1811899      5.66%      5.66% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             18442272     57.61%     63.27% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  45      0.00%     63.27% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   88      0.00%     63.27% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     63.27% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     63.27% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     63.27% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     63.27% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     63.27% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     63.27% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     63.27% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     63.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     63.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     63.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     63.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     63.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     63.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     63.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     63.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     63.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     63.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     63.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     63.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     63.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     63.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     63.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     63.27% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             9862496     30.81%     94.08% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1896271      5.92%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              32013083                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     962764                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.030074                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 155174     16.12%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     16.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                730923     75.92%     92.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                76665      7.96%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              31163934                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         265944660                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     31427631                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         35181144                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  29769536                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 32013083                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            2718511                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        2692702                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            36883                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           396                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      1053359                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    200918873                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.159333                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.593540                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          181455361     90.31%     90.31% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           12443709      6.19%     96.51% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            4010101      2.00%     98.50% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1333602      0.66%     99.17% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1201491      0.60%     99.76% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             208884      0.10%     99.87% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             180454      0.09%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              66910      0.03%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              18361      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      200918873                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.159054                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          5655831                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          584883                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             8975358                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            2845654                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    210                       # number of misc regfile reads
system.cpu2.numCycles                       201272368                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1685318440                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              173753980                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             19854686                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               5882847                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 4326451                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               1096147                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                15400                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             41553570                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              33237994                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           22248951                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 11227985                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               4017978                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                315461                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             11273707                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 2394265                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        41553558                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         21289                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               818                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 12181080                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           818                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   232253387                       # The number of ROB reads
system.cpu2.rob.rob_writes                   65534088                       # The number of ROB writes
system.cpu2.timesIdled                           5268                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            90.369716                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                3673125                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             4064553                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           764911                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          6636463                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            174021                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         369930                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses          195909                       # Number of indirect misses.
system.cpu3.branchPred.lookups                7373960                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1145                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        905809                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           451499                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   5864230                       # Number of branches committed
system.cpu3.commit.bw_lim_events               469783                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        2718040                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        3387134                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            26688401                       # Number of instructions committed
system.cpu3.commit.committedOps              27594365                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    166584389                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.165648                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.783277                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    154755145     92.90%     92.90% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      5972752      3.59%     96.48% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      2001948      1.20%     97.69% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1798776      1.08%     98.77% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       462319      0.28%     99.04% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       177787      0.11%     99.15% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       896239      0.54%     99.69% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        49640      0.03%     99.72% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       469783      0.28%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    166584389                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              240695                       # Number of function calls committed.
system.cpu3.commit.int_insts                 25660054                       # Number of committed integer instructions.
system.cpu3.commit.loads                      7863803                       # Number of loads committed
system.cpu3.commit.membars                    1811641                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1811641      6.57%      6.57% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        15431460     55.92%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             43      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              86      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        8769612     31.78%     94.27% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       1581511      5.73%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         27594365                       # Class of committed instruction
system.cpu3.commit.refs                      10351135                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   26688401                       # Number of Instructions Simulated
system.cpu3.committedOps                     27594365                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.277703                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.277703                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            150647706                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               314630                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             3527971                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              33653175                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 4371479                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  9806457                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                451866                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               467244                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2093495                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    7373960                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  4161823                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    161808972                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                63885                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      34488974                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                1530556                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.044013                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           4796752                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           3847146                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.205853                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         167371003                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.211483                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.650151                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               146469427     87.51%     87.51% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                11804091      7.05%     94.56% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 5094934      3.04%     97.61% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 2735169      1.63%     99.24% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1143695      0.68%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  121556      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                    1491      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      20      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     620      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           167371003                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         170839                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              477593                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 6403286                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.179418                       # Inst execution rate
system.cpu3.iew.exec_refs                    10981247                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   2524588                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              129806130                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              8536010                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            906683                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           670404                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             2540540                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           30977877                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              8456659                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           325787                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             30060052                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                610490                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1392537                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                451866                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              3138939                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        11719                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          115120                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         2680                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          225                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1274                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       672207                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores        53208                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           225                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        92175                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        385418                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 17082835                       # num instructions consuming a value
system.cpu3.iew.wb_count                     29872053                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.877716                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 14993876                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.178296                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      29878249                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                37157934                       # number of integer regfile reads
system.cpu3.int_regfile_writes               20182826                       # number of integer regfile writes
system.cpu3.ipc                              0.159294                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.159294                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1811844      5.96%      5.96% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             17519363     57.66%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  46      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   88      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             9433061     31.04%     94.66% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            1621425      5.34%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              30385839                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     936899                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.030833                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 129688     13.84%     13.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     13.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     13.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     13.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     13.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     13.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     13.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     13.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     13.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     13.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     13.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     13.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     13.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     13.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     13.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     13.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     13.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     13.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     13.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     13.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     13.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     13.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     13.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     13.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     13.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     13.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     13.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     13.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     13.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     13.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     13.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     13.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     13.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     13.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     13.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     13.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     13.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     13.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     13.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     13.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     13.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     13.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     13.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                727596     77.66%     91.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                79613      8.50%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              29510880                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         229139181                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     29872041                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         34361555                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  28259398                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 30385839                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            2718479                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        3383511                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            59627                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           439                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      1131279                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    167371003                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.181548                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.629331                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          148657936     88.82%     88.82% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           12422742      7.42%     96.24% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            3368258      2.01%     98.25% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1214077      0.73%     98.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1285299      0.77%     99.75% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             186632      0.11%     99.86% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             160635      0.10%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              57208      0.03%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              18216      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      167371003                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.181363                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          5528221                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          510228                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             8536010                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            2540540                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    203                       # number of misc regfile reads
system.cpu3.numCycles                       167541842                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1719049040                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              140012415                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             18457382                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               5930841                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 5359605                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               1045599                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 9634                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             40411131                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              32692176                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           22535307                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 10341366                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               3991035                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                451866                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             11184175                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 4077925                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        40411119                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         21576                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               789                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 12475055                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           788                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   197095000                       # The number of ROB reads
system.cpu3.rob.rob_writes                   62751422                       # The number of ROB writes
system.cpu3.timesIdled                           1984                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          7054489                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              3893335                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            12157781                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             601411                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                778063                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      9178996                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      18284519                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2080315                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       140945                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     62345700                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5087656                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    124893896                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5228601                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 943303969000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6826472                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2850129                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6255266                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1042                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            602                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2349066                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2349025                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6826477                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1925                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     27460004                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               27460004                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    769640064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               769640064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1559                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           9179112                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9179112    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             9179112                       # Request fanout histogram
system.membus.respLayer1.occupancy        47407602539                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         31987571373                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                259                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          130                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    6479600538.461538                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   37688147188.354225                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          126     96.92%     96.92% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.77%     97.69% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.77%     98.46% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.77%     99.23% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::3e+11-3.5e+11            1      0.77%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        13000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 342166005500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            130                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   100955899000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 842348070000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 943303969000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      4163166                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         4163166                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      4163166                       # number of overall hits
system.cpu2.icache.overall_hits::total        4163166                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         8202                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          8202                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         8202                       # number of overall misses
system.cpu2.icache.overall_misses::total         8202                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    348272000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    348272000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    348272000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    348272000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      4171368                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      4171368                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      4171368                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      4171368                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.001966                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001966                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.001966                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001966                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 42461.838576                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 42461.838576                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 42461.838576                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 42461.838576                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          422                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs   105.500000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         6506                       # number of writebacks
system.cpu2.icache.writebacks::total             6506                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1664                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1664                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1664                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1664                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         6538                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         6538                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         6538                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         6538                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    288975500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    288975500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    288975500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    288975500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001567                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001567                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001567                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001567                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 44199.372897                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 44199.372897                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 44199.372897                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 44199.372897                       # average overall mshr miss latency
system.cpu2.icache.replacements                  6506                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      4163166                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        4163166                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         8202                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         8202                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    348272000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    348272000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      4171368                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      4171368                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.001966                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001966                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 42461.838576                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 42461.838576                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1664                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1664                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         6538                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         6538                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    288975500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    288975500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001567                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001567                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 44199.372897                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 44199.372897                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 943303969000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.989091                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3827638                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             6506                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           588.324316                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        319794000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.989091                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999659                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999659                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          8349274                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         8349274                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 943303969000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      8494880                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8494880                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      8494880                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8494880                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      1989264                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1989264                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      1989264                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1989264                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 179879456766                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 179879456766                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 179879456766                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 179879456766                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     10484144                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     10484144                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     10484144                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     10484144                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.189740                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.189740                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.189740                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.189740                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 90425.130483                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 90425.130483                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 90425.130483                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 90425.130483                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1018860                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       134872                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            13586                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            992                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    74.993376                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   135.959677                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       938532                       # number of writebacks
system.cpu2.dcache.writebacks::total           938532                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1445652                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1445652                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1445652                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1445652                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       543612                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       543612                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       543612                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       543612                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  54445910088                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  54445910088                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  54445910088                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  54445910088                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.051851                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.051851                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.051851                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.051851                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 100155.828216                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 100155.828216                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 100155.828216                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 100155.828216                       # average overall mshr miss latency
system.cpu2.dcache.replacements                938532                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      7541874                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        7541874                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1120357                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1120357                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  91017895000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  91017895000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      8662231                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8662231                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.129338                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.129338                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 81240.082402                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 81240.082402                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       861571                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       861571                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       258786                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       258786                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  21131364500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  21131364500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.029875                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.029875                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 81655.748379                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 81655.748379                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       953006                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        953006                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       868907                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       868907                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  88861561766                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  88861561766                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      1821913                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1821913                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.476920                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.476920                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 102268.207951                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 102268.207951                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       584081                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       584081                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       284826                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       284826                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  33314545588                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  33314545588                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.156333                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.156333                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 116964.552351                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 116964.552351                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          390                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          390                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          149                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          149                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      3006000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      3006000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          539                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          539                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.276438                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.276438                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 20174.496644                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 20174.496644                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           89                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           89                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           60                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           60                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       456500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       456500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.111317                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.111317                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  7608.333333                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7608.333333                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          208                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          208                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          147                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          147                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       611500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       611500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          355                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          355                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.414085                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.414085                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  4159.863946                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  4159.863946                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          143                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          143                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       490500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       490500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.402817                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.402817                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  3430.069930                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  3430.069930                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       338500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       338500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       316500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       316500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       496473                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         496473                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       409359                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       409359                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  41915589500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  41915589500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       905832                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       905832                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.451915                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.451915                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 102393.228193                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 102393.228193                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       409359                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       409359                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  41506230500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  41506230500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.451915                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.451915                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 101393.228193                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 101393.228193                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 943303969000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.169054                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            9941558                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           952732                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            10.434790                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        319805500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.169054                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.911533                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.911533                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         23734500                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        23734500                       # Number of data accesses
system.cpu3.numPwrStateTransitions                235                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          118                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    7281419491.525424                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   39506622039.970329                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          114     96.61%     96.61% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.85%     97.46% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.85%     98.31% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.85%     99.15% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::3e+11-3.5e+11            1      0.85%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 342166245000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            118                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    84096469000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 859207500000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 943303969000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      4158879                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         4158879                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      4158879                       # number of overall hits
system.cpu3.icache.overall_hits::total        4158879                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         2944                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2944                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         2944                       # number of overall misses
system.cpu3.icache.overall_misses::total         2944                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    172524500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    172524500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    172524500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    172524500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      4161823                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      4161823                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      4161823                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      4161823                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000707                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000707                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000707                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000707                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 58602.072011                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 58602.072011                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 58602.072011                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 58602.072011                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          709                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs   118.166667                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         2359                       # number of writebacks
system.cpu3.icache.writebacks::total             2359                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          553                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          553                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          553                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          553                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         2391                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2391                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         2391                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2391                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    138726000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    138726000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    138726000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    138726000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000575                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000575                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000575                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000575                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 58020.075282                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 58020.075282                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 58020.075282                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 58020.075282                       # average overall mshr miss latency
system.cpu3.icache.replacements                  2359                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      4158879                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        4158879                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         2944                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2944                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    172524500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    172524500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      4161823                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      4161823                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000707                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000707                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 58602.072011                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 58602.072011                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          553                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          553                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         2391                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2391                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    138726000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    138726000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000575                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000575                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 58020.075282                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 58020.075282                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 943303969000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.988919                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            4025260                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2359                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1706.341670                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        325621000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.988919                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999654                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999654                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          8326037                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         8326037                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 943303969000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      8005742                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         8005742                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      8005742                       # number of overall hits
system.cpu3.dcache.overall_hits::total        8005742                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1867205                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1867205                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1867205                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1867205                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 169194198960                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 169194198960                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 169194198960                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 169194198960                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      9872947                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      9872947                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      9872947                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      9872947                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.189123                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.189123                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.189123                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.189123                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 90613.617123                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 90613.617123                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 90613.617123                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 90613.617123                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       961086                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        55662                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            12851                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            399                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    74.786865                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   139.503759                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       770453                       # number of writebacks
system.cpu3.dcache.writebacks::total           770453                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1384593                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1384593                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1384593                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1384593                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       482612                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       482612                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       482612                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       482612                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  46591058617                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  46591058617                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  46591058617                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  46591058617                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.048882                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.048882                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.048882                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.048882                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 96539.370378                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 96539.370378                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 96539.370378                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 96539.370378                       # average overall mshr miss latency
system.cpu3.dcache.replacements                770453                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      7209262                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7209262                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1082549                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1082549                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  89187471000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  89187471000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      8291811                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8291811                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.130556                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.130556                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 82386.544166                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 82386.544166                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       832159                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       832159                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       250390                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       250390                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  20027586500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  20027586500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.030197                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.030197                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 79985.568513                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 79985.568513                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       796480                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        796480                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       784656                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       784656                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  80006727960                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  80006727960                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1581136                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1581136                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.496261                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.496261                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 101964.081024                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 101964.081024                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       552434                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       552434                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       232222                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       232222                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  26563472117                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  26563472117                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.146870                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.146870                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 114388.266904                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 114388.266904                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          390                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          390                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          128                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          128                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      2901000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      2901000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          518                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          518                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.247104                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.247104                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 22664.062500                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 22664.062500                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           91                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           91                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           37                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           37                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       298500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       298500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  8067.567568                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8067.567568                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          212                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          212                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          160                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          160                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       920500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       920500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          372                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          372                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.430108                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.430108                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  5753.125000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  5753.125000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          158                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          158                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       779500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       779500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.424731                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.424731                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  4933.544304                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  4933.544304                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       261500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       261500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       244500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       244500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       607653                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         607653                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       298156                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       298156                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  30778587000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  30778587000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       905809                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       905809                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.329160                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.329160                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 103229.809227                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 103229.809227                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       298156                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       298156                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  30480431000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  30480431000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.329160                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.329160                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 102229.809227                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 102229.809227                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 943303969000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.647607                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            9390742                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           780481                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            12.031993                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        325632500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.647607                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.863988                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.863988                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         22339799                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        22339799                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 22                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    969600272.727273                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1756212971.278759                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           11    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       125000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   4966543500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   932638366000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  10665603000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 943303969000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    135552837                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       135552837                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    135552837                       # number of overall hits
system.cpu0.icache.overall_hits::total      135552837                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     32987045                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      32987045                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     32987045                       # number of overall misses
system.cpu0.icache.overall_misses::total     32987045                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 443655335997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 443655335997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 443655335997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 443655335997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    168539882                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    168539882                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    168539882                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    168539882                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.195722                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.195722                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.195722                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.195722                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13449.380992                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13449.380992                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13449.380992                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13449.380992                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2391                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               72                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    33.208333                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     30289767                       # number of writebacks
system.cpu0.icache.writebacks::total         30289767                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2697244                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2697244                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2697244                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2697244                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     30289801                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     30289801                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     30289801                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     30289801                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 387126953499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 387126953499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 387126953499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 387126953499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.179719                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.179719                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.179719                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.179719                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12780.769128                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12780.769128                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12780.769128                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12780.769128                       # average overall mshr miss latency
system.cpu0.icache.replacements              30289767                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    135552837                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      135552837                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     32987045                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     32987045                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 443655335997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 443655335997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    168539882                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    168539882                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.195722                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.195722                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13449.380992                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13449.380992                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2697244                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2697244                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     30289801                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     30289801                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 387126953499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 387126953499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.179719                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.179719                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12780.769128                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12780.769128                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 943303969000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999949                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          165842379                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         30289768                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             5.475195                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999949                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        367369564                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       367369564                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 943303969000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    384156266                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       384156266                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    384156266                       # number of overall hits
system.cpu0.dcache.overall_hits::total      384156266                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     41073545                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      41073545                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     41073545                       # number of overall misses
system.cpu0.dcache.overall_misses::total     41073545                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 811299449995                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 811299449995                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 811299449995                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 811299449995                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    425229811                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    425229811                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    425229811                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    425229811                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.096591                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.096591                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.096591                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.096591                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 19752.360065                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 19752.360065                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 19752.360065                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 19752.360065                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4563284                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       170602                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           113348                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1490                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    40.259061                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   114.497987                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     29389564                       # number of writebacks
system.cpu0.dcache.writebacks::total         29389564                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     12016438                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     12016438                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     12016438                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     12016438                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     29057107                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     29057107                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     29057107                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     29057107                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 447249843574                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 447249843574                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 447249843574                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 447249843574                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.068333                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.068333                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.068333                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.068333                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 15392.098173                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 15392.098173                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 15392.098173                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15392.098173                       # average overall mshr miss latency
system.cpu0.dcache.replacements              29389564                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    265242727                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      265242727                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     35147598                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     35147598                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 606879092000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 606879092000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    300390325                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    300390325                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.117006                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.117006                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 17266.587947                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 17266.587947                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      9683141                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      9683141                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     25464457                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     25464457                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 358495059500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 358495059500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.084771                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.084771                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14078.252660                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14078.252660                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    118913539                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     118913539                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      5925947                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      5925947                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 204420357995                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 204420357995                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    124839486                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    124839486                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.047469                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.047469                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 34495.812736                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 34495.812736                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2333297                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2333297                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3592650                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3592650                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  88754784074                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  88754784074                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.028778                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.028778                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 24704.545134                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 24704.545134                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1828                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1828                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1479                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1479                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     66277500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     66277500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3307                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3307                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.447233                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.447233                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 44812.373225                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 44812.373225                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1450                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1450                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           29                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           29                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1193000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1193000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.008769                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.008769                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 41137.931034                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41137.931034                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2962                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2962                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          277                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          277                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1828000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1828000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3239                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3239                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.085520                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.085520                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6599.277978                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6599.277978                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          275                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          275                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1553000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1553000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.084903                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.084903                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5647.272727                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5647.272727                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       558851                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         558851                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       347144                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       347144                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  33794881000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  33794881000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       905995                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       905995                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.383163                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.383163                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 97351.188556                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 97351.188556                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       347144                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       347144                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  33447737000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  33447737000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.383163                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.383163                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 96351.188556                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 96351.188556                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 943303969000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.937431                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          414124391                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         29403981                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            14.083957                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.937431                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998045                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998045                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        881688717                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       881688717                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 943303969000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            30045876                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            28160853                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               13090                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              206891                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                4243                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              177232                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1183                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              186451                       # number of demand (read+write) hits
system.l2.demand_hits::total                 58795819                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           30045876                       # number of overall hits
system.l2.overall_hits::.cpu0.data           28160853                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              13090                       # number of overall hits
system.l2.overall_hits::.cpu1.data             206891                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               4243                       # number of overall hits
system.l2.overall_hits::.cpu2.data             177232                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1183                       # number of overall hits
system.l2.overall_hits::.cpu3.data             186451                       # number of overall hits
system.l2.overall_hits::total                58795819                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            243920                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1226930                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4869                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            777067                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              2295                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            760806                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1208                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            583257                       # number of demand (read+write) misses
system.l2.demand_misses::total                3600352                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           243920                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1226930                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4869                       # number of overall misses
system.l2.overall_misses::.cpu1.data           777067                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             2295                       # number of overall misses
system.l2.overall_misses::.cpu2.data           760806                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1208                       # number of overall misses
system.l2.overall_misses::.cpu3.data           583257                       # number of overall misses
system.l2.overall_misses::total               3600352                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  20749276982                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 129008646359                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    477794988                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  93994284080                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    229680491                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  91914670831                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    120462491                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  73188405101                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     409683221323                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  20749276982                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 129008646359                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    477794988                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  93994284080                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    229680491                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  91914670831                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    120462491                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  73188405101                       # number of overall miss cycles
system.l2.overall_miss_latency::total    409683221323                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        30289796                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        29387783                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           17959                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          983958                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            6538                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          938038                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            2391                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          769708                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             62396171                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       30289796                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       29387783                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          17959                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         983958                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           6538                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         938038                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           2391                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         769708                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            62396171                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.008053                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.041750                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.271118                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.789736                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.351025                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.811061                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.505228                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.757764                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.057701                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.008053                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.041750                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.271118                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.789736                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.351025                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.811061                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.505228                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.757764                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.057701                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85065.910881                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 105147.519711                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 98130.003697                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 120960.334283                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 100078.645316                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 120812.231805                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 99720.605132                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 125482.257566                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 113789.768701                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85065.910881                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 105147.519711                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 98130.003697                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 120960.334283                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 100078.645316                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 120812.231805                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 99720.605132                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 125482.257566                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 113789.768701                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            2179824                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     69873                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      31.196943                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   4841099                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2850130                       # number of writebacks
system.l2.writebacks::total                   2850130                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            135                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          84271                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            270                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          26390                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            305                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          21872                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            179                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          21438                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              154860                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           135                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         84271                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           270                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         26390                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           305                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         21872                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           179                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         21438                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             154860                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       243785                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1142659                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4599                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       750677                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1990                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       738934                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1029                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       561819                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3445492                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       243785                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1142659                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4599                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       750677                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1990                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       738934                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1029                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       561819                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      5884686                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          9330178                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  18303068482                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 111508324141                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    412735488                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  84007408674                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    188239495                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  82388500884                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     96809991                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  65465490094                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 362370577249                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  18303068482                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 111508324141                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    412735488                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  84007408674                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    188239495                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  82388500884                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     96809991                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  65465490094                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 584832751498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 947203328747                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.008048                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.038882                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.256083                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.762916                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.304374                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.787744                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.430364                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.729912                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.055220                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.008048                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.038882                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.256083                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.762916                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.304374                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.787744                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.430364                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.729912                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.149531                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75078.731185                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 97586.702718                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 89744.615786                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 111908.861833                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 94592.711055                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 111496.427129                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 94081.623907                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 116524.165423                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105172.375164                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75078.731185                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 97586.702718                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 89744.615786                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 111908.861833                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 94592.711055                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 111496.427129                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 94081.623907                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 116524.165423                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 99382.150806                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 101520.392081                       # average overall mshr miss latency
system.l2.replacements                       14092877                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6094494                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6094494                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6094494                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6094494                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     56163213                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         56163213                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     56163213                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     56163213                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      5884686                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        5884686                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 584832751498                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 584832751498                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 99382.150806                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 99382.150806                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              61                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              23                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              35                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  124                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            73                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 94                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1537500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1596500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           78                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           71                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           28                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           41                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              218                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.935897                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.140845                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.178571                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.146341                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.431193                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 21061.643836                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         2950                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  4916.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 16984.042553                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           73                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            94                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1473000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       204000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       102500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       125000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1904500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.935897                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.140845                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.178571                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.146341                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.431193                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20178.082192                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20400                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20833.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20260.638298                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            21                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            33                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            20                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 78                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               28                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        29000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        29000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           38                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           36                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            106                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.447368                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.083333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.428571                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.200000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.264151                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  1705.882353                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1035.714286                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           17                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           28                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       341000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        60000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data        59500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       102000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       562500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.447368                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.083333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.428571                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.200000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.264151                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20058.823529                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        20400                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20089.285714                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          3191736                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            79136                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            62681                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            72120                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3405673                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         732185                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         619327                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         617121                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         447800                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2416433                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  78679846764                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  73266596644                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  72736249885                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  55083054459                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  279765747752                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3923921                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       698463                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       679802                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       519920                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5822106                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.186595                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.886700                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.907795                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.861286                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.415044                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 107458.971112                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 118300.343185                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 117863.838510                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 123008.160918                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 115776.331374                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        37989                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        11389                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         9822                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         9302                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            68502                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       694196                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       607938                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       607299                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       438498                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2347931                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  68671871528                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  66010064378                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  65656940083                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  49707469131                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 250046345120                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.176914                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.870394                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.893347                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.843395                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.403279                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 98922.885652                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 108580.257161                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 108113.038360                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 113358.485400                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 106496.462255                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      30045876                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         13090                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          4243                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1183                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           30064392                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       243920                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4869                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         2295                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1208                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           252292                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  20749276982                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    477794988                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    229680491                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    120462491                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  21577214952                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     30289796                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        17959                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         6538                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         2391                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       30316684                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.008053                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.271118                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.351025                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.505228                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.008322                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85065.910881                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 98130.003697                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 100078.645316                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 99720.605132                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85524.768728                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          135                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          270                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          305                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          179                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           889                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       243785                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4599                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1990                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1029                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       251403                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  18303068482                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    412735488                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    188239495                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     96809991                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  19000853456                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.008048                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.256083                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.304374                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.430364                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.008293                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75078.731185                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 89744.615786                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 94592.711055                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 94081.623907                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75579.263000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     24969117                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       127755                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       114551                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       114331                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          25325754                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       494745                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       157740                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       143685                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       135457                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          931627                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  50328799595                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  20727687436                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  19178420946                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  18105350642                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 108340258619                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     25463862                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       285495                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       258236                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       249788                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      26257381                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.019429                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.552514                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.556410                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.542288                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.035481                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 101726.747304                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 131404.129809                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 133475.456352                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 133661.240408                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 116291.454218                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        46282                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        15001                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        12050                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        12136                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        85469                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       448463                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       142739                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       131635                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       123321                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       846158                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  42836452613                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  17997344296                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  16731560801                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  15758020963                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  93323378673                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.017612                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.499970                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.509747                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.493703                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.032226                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 95518.365201                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 126085.682932                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 127105.715053                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 127780.515589                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 110290.724277                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          559                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          308                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data          299                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data          312                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              1478                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          868                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          602                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data          573                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data          581                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2624                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     17566868                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     15324404                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data     13005884                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data     14341889                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     60239045                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1427                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          910                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          872                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data          893                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          4102                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.608269                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.661538                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.657110                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.650616                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.639688                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 20238.327189                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 25455.820598                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 22697.877836                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 24684.834768                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 22956.953125                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          222                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          152                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data          162                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data          163                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          699                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          646                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          450                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data          411                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data          418                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1925                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     13221892                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      9276398                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      8563405                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      8667404                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     39729099                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.452698                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.494505                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.471330                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.468085                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.469283                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20467.325077                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20614.217778                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20835.535280                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20735.416268                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20638.492987                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 943303969000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 943303969000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999907                       # Cycle average of tags in use
system.l2.tags.total_refs                   130230696                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  14095054                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.239461                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.420947                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.986471                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.490675                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.016688                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.516352                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.003084                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.490034                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.000962                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.334860                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.739834                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.428452                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.077914                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.148292                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000261                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.008068                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.007657                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.005232                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.324060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            29                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.453125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.546875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1011361574                       # Number of tag accesses
system.l2.tags.data_accesses               1011361574                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 943303969000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      15602176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      73191424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        294336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      48062016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        127360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      47307904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         65856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      35971840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    366608896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          587231808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     15602176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       294336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       127360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        65856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      16089728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    182408256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       182408256                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         243784                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1143616                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4599                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         750969                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1990                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         739186                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1029                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         562060                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      5728264                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             9175497                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2850129                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2850129                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         16539924                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         77590497                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           312027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         50950720                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           135015                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         50151283                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst            69814                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         38133880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    388643436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             622526595                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     16539924                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       312027                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       135015                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst        69814                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         17056780                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      193371662                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            193371662                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      193371662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        16539924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        77590497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          312027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        50950720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          135015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        50151283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst           69814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        38133880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    388643436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            815898257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2763252.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    243783.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1041054.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4599.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    744728.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1990.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    729601.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1029.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    551619.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   5714946.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003647528750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       170386                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       170387                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            14573061                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2607813                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     9175502                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2850129                       # Number of write requests accepted
system.mem_ctrls.readBursts                   9175502                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2850129                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 142153                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 86877                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            483769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            483205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            509982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            465384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            869347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            654475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            600346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            598504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            609118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            526710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           567337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           518840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           562312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           465587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           617804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           500624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            161784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            158725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            169965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            145843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            178137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            167493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            188637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            210377                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            231925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            183186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           197043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           175643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           157026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           144951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           143684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           148813                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.03                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 453115513975                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                45166720000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            622490713975                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     50160.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                68910.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        12                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  6774980                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1605733                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                58.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               9175502                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2850129                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1079054                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  985458                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  997760                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  912484                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  730887                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  588921                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  449350                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  363153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  293774                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  284466                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 388647                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 845188                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 480112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 194445                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 153562                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 121242                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  88713                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  52420                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  15908                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   7805                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  26952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  57907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  96993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 130558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 153463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 167651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 175843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 181968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 186401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 190213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 185792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 183708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 179464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 174263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 173006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 171439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  29980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  17507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  10940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   7220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  11049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  13506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  15447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  16852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  17512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  17655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  17848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  18015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  17729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  18005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  20200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  10803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     29                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3415852                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    221.021960                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   146.490109                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   244.193990                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1219269     35.69%     35.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1268055     37.12%     72.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       309806      9.07%     81.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       181081      5.30%     87.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       150658      4.41%     91.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        62944      1.84%     93.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        37829      1.11%     94.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        26828      0.79%     95.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       159382      4.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3415852                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       170387                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      53.016627                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    280.985243                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       170382    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::110592-114687            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        170387                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       170386                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.217400                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.199277                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.825671                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           156287     91.73%     91.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              997      0.59%     92.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8139      4.78%     97.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2615      1.53%     98.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1208      0.71%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              540      0.32%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              285      0.17%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              117      0.07%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               89      0.05%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               47      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               22      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               15      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               11      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                5      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        170386                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              578134016                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 9097792                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               176846848                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               587232128                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            182408256                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       612.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       187.48                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    622.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    193.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.79                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  943303935500                       # Total gap between requests
system.mem_ctrls.avgGap                      78441.12                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     15602112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     66627456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       294336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     47662592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       127360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     46694464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        65856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     35303616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    365756224                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    176846848                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 16539856.199841771275                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 70632010.666330605745                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 312026.673980844847                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 50527288.728072762489                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 135014.803483775002                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 49500972.681691326201                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 69814.187329047476                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 37425492.905988186598                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 387739515.596165180206                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 187475992.693506836891                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       243784                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1143616                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4599                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       750969                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1990                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       739186                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1029                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       562060                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      5728269                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2850129                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   8241914425                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  64859671212                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    218831394                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  52595425120                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    103996854                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  51495075417                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     53280802                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  41985069451                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 402937449300                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 22706131789050                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33808.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     56714.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     47582.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     70036.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     52259.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     69664.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     51779.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     74698.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     70341.92                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7966703.19                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11735546760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6237568260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         31189890480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7215428520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     74463021360.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     217203157470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     179320802400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       527365415250                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        559.062012                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 463929542581                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  31498740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 447875686419                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          12653715060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6725586285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         33308185680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7208616420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     74463021360.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     265442230680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     138698424960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       538499780445                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        570.865594                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 357674427376                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  31498740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 554130801624                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                211                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          106                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7898361051.886792                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   41622296865.305267                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          102     96.23%     96.23% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.94%     97.17% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.94%     98.11% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.94%     99.06% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      0.94%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        34000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 342165954500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            106                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   106077697500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 837226271500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 943303969000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5593994                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5593994                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5593994                       # number of overall hits
system.cpu1.icache.overall_hits::total        5593994                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        22826                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         22826                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        22826                       # number of overall misses
system.cpu1.icache.overall_misses::total        22826                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    789908500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    789908500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    789908500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    789908500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5616820                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5616820                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5616820                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5616820                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004064                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004064                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004064                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004064                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 34605.647069                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 34605.647069                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 34605.647069                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 34605.647069                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            2                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs            2                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        17927                       # number of writebacks
system.cpu1.icache.writebacks::total            17927                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         4867                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         4867                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         4867                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         4867                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        17959                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        17959                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        17959                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        17959                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    652022500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    652022500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    652022500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    652022500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003197                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003197                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003197                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003197                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 36306.169609                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 36306.169609                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 36306.169609                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 36306.169609                       # average overall mshr miss latency
system.cpu1.icache.replacements                 17927                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5593994                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5593994                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        22826                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        22826                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    789908500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    789908500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5616820                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5616820                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004064                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004064                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 34605.647069                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 34605.647069                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         4867                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         4867                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        17959                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        17959                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    652022500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    652022500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003197                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003197                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 36306.169609                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 36306.169609                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 943303969000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.989266                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5423081                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            17927                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           302.509120                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        314072000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.989266                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999665                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999665                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         11251599                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        11251599                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 943303969000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     11323877                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        11323877                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     11323877                       # number of overall hits
system.cpu1.dcache.overall_hits::total       11323877                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2210928                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2210928                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2210928                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2210928                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 198339287469                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 198339287469                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 198339287469                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 198339287469                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     13534805                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     13534805                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     13534805                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     13534805                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.163351                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.163351                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.163351                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.163351                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 89708.614423                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 89708.614423                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 89708.614423                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 89708.614423                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1283742                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       159533                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            17850                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1262                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    71.918319                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   126.412837                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       984751                       # number of writebacks
system.cpu1.dcache.writebacks::total           984751                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1622397                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1622397                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1622397                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1622397                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       588531                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       588531                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       588531                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       588531                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  57916735086                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  57916735086                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  57916735086                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  57916735086                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.043483                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.043483                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.043483                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.043483                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 98408.979452                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 98408.979452                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 98408.979452                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 98408.979452                       # average overall mshr miss latency
system.cpu1.dcache.replacements                984751                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      9561070                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9561070                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1254582                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1254582                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 100694479500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 100694479500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     10815652                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10815652                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.115997                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.115997                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 80261.377495                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 80261.377495                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       968587                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       968587                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       285995                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       285995                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  22865177500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  22865177500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.026443                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.026443                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 79949.570797                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 79949.570797                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1762807                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1762807                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       956346                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       956346                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  97644807969                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  97644807969                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2719153                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2719153                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.351707                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.351707                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 102101.967247                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 102101.967247                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       653810                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       653810                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       302536                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       302536                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  35051557586                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  35051557586                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.111261                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.111261                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 115859.129446                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 115859.129446                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          356                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          356                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          130                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          130                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      2760500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      2760500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          486                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          486                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.267490                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.267490                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 21234.615385                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 21234.615385                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           99                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           99                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           31                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           31                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       313500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       313500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.063786                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.063786                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 10112.903226                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10112.903226                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          214                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          214                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          158                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          158                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       997000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       997000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          372                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          372                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.424731                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.424731                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6310.126582                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6310.126582                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          158                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          158                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       854000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       854000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.424731                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.424731                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5405.063291                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5405.063291                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       254500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       254500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       239500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       239500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       494995                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         494995                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       410783                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       410783                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  40936123000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  40936123000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       905778                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       905778                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.453514                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.453514                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 99653.887819                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 99653.887819                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       410783                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       410783                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  40525340000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  40525340000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.453514                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.453514                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 98653.887819                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 98653.887819                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 943303969000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.658646                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           12816748                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           999049                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.828948                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        314083500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.658646                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.926833                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.926833                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         29881961                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        29881961                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 943303969000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          56576453                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      8944624                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     56305350                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        11242747                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          9476040                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              15                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1162                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           680                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1842                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           54                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           54                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5872437                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5872436                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      30316689                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     26259767                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         4102                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         4102                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     90869363                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     88183447                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        53845                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2969230                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        19582                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      2830653                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         7141                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      2322084                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             187255345                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3877091968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3761750208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2296704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    125997248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       834816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    120100544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       304000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     98570304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7986945792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        23623226                       # Total snoops (count)
system.tol2bus.snoopTraffic                 185786944                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         86044035                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.090762                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.323490                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               78808333     91.59%     91.59% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6967787      8.10%     99.69% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  33921      0.04%     99.73% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 162078      0.19%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  71899      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                     17      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           86044035                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       124865451939                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1429861669                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           9966626                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1171331499                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           3682760                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       44108376451                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       45436301784                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1499446411                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          27074678                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            22503                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1381888873500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 121904                       # Simulator instruction rate (inst/s)
host_mem_usage                                 785904                       # Number of bytes of host memory used
host_op_rate                                   123150                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13276.34                       # Real time elapsed on the host
host_tick_rate                               33035075                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1618436315                       # Number of instructions simulated
sim_ops                                    1634986555                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.438585                       # Number of seconds simulated
sim_ticks                                438584904500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            98.805558                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               32502023                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            32894934                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          4725397                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         55315273                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             60391                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         101489                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           41098                       # Number of indirect misses.
system.cpu0.branchPred.lookups               56836554                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        11984                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        890456                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3154572                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  24759840                       # Number of branches committed
system.cpu0.commit.bw_lim_events              7354430                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        7445508                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       68110970                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           127918630                       # Number of instructions committed
system.cpu0.commit.committedOps             131192459                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    820767786                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.159841                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.869654                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    769250374     93.72%     93.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     28414300      3.46%     97.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      9068926      1.10%     98.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2979029      0.36%     98.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      2307279      0.28%     98.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       918187      0.11%     99.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       279098      0.03%     99.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       196163      0.02%     99.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      7354430      0.90%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    820767786                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                   9118495                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               84222                       # Number of function calls committed.
system.cpu0.commit.int_insts                121770591                       # Number of committed integer instructions.
system.cpu0.commit.loads                     34155937                       # Number of loads committed
system.cpu0.commit.membars                    5353360                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      5353555      4.08%      4.08% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        81377209     62.03%     66.11% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           3279      0.00%     66.11% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             472      0.00%     66.11% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       1158390      0.88%     67.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp        309586      0.24%     67.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt       2008134      1.53%     68.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc       849337      0.65%     69.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv       1158842      0.88%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          243      0.00%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.29% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       32959150     25.12%     95.42% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2380299      1.81%     97.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead      2087243      1.59%     98.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite      1546720      1.18%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        131192459                       # Class of committed instruction
system.cpu0.commit.refs                      38973412                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  127918630                       # Number of Instructions Simulated
system.cpu0.committedOps                    131192459                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              6.553833                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        6.553833                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            710107141                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1573501                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            24475382                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             214528788                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                30841429                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 80474624                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3168419                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              4082588                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6661322                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   56836554                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 27621559                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    794595253                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               481682                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          227                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     270345585                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 468                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                9478492                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.067795                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          31917724                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          32562414                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.322471                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         831252935                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.337711                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.882857                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               659287826     79.31%     79.31% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               121630716     14.63%     93.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                23442741      2.82%     96.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                11907239      1.43%     98.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8610918      1.04%     99.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  482769      0.06%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 2880261      0.35%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1737135      0.21%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1273330      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           831252935                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                  9898699                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                 7896435                       # number of floating regfile writes
system.cpu0.idleCycles                        7104443                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3582630                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                31801712                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.226397                       # Inst execution rate
system.cpu0.iew.exec_refs                    66355743                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   5086260                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              117431787                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             50096558                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2848660                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1541050                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             6243343                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          198666335                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             61269483                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2027533                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            189801985                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                740036                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            119273390                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3168419                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            120436535                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      3016773                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            9708                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          222                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         9830                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           58                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     15940621                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1425879                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          9830                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       849202                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2733428                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                140147312                       # num instructions consuming a value
system.cpu0.iew.wb_count                    171304516                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.833694                       # average fanout of values written-back
system.cpu0.iew.wb_producers                116840004                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.204334                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     171561108                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               240119724                       # number of integer regfile reads
system.cpu0.int_regfile_writes              123595281                       # number of integer regfile writes
system.cpu0.ipc                              0.152582                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.152582                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          5357704      2.79%      2.79% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            113397001     59.11%     61.91% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                3607      0.00%     61.91% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  506      0.00%     61.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            1207124      0.63%     62.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp             329142      0.17%     62.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            2270680      1.18%     63.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     63.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc         849492      0.44%     64.34% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv            1159189      0.60%     64.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc            406418      0.21%     65.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     65.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     65.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     65.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     65.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     65.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     65.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     65.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     65.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     65.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     65.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     65.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     65.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     65.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     65.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     65.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     65.15% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            59271215     30.90%     96.05% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2405632      1.25%     97.30% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead        3331150      1.74%     99.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite       1840657      0.96%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             191829517                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               12233241                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           23721494                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses     10020065                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          13820427                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4745862                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.024740                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 798235     16.82%     16.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     4      0.00%     16.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      5      0.00%     16.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                   76      0.00%     16.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    2      0.00%     16.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                  677      0.01%     16.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc           155379      3.27%     20.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv               459525      9.68%     29.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc               27981      0.59%     30.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     30.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     30.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     30.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     30.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     30.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     30.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     30.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     30.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     30.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     30.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     30.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     30.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     30.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     30.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     30.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     30.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     30.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     30.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     30.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     30.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     30.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     30.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     30.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     30.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     30.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     30.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     30.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     30.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     30.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     30.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     30.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     30.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     30.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     30.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     30.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3063717     64.56%     94.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                44512      0.94%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead           192868      4.06%     99.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite            2881      0.06%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             178984434                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1196700438                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    161284451                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        252329666                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 189251773                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                191829517                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            9414562                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       67473960                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           764100                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       1969054                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     33151481                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    831252935                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.230772                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.718950                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          716186343     86.16%     86.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           73795852      8.88%     95.04% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           23679128      2.85%     97.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            7195358      0.87%     98.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5706781      0.69%     99.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2353474      0.28%     99.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1956047      0.24%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             281057      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              98895      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      831252935                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.228816                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         15825717                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          646620                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            50096558                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            6243343                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               10800288                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               5484532                       # number of misc regfile writes
system.cpu0.numCycles                       838357378                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    38812432                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              310823086                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             98398005                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7161693                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                36848934                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              69698740                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              2916015                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            277013370                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             204827250                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          155231964                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 79564283                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               6882092                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3168419                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             83686828                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                56834026                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         12660249                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       264353121                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     317161385                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           1958586                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 37755688                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       1960839                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1012677224                       # The number of ROB reads
system.cpu0.rob.rob_writes                  409096134                       # The number of ROB writes
system.cpu0.timesIdled                          86831                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 4134                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.093972                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               30803275                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            31084913                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          4354160                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         52592137                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             55401                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          77346                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           21945                       # Number of indirect misses.
system.cpu1.branchPred.lookups               54053010                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         5405                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        877566                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2969719                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  24581139                       # Number of branches committed
system.cpu1.commit.bw_lim_events              7488755                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        7318067                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       68675539                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           126948420                       # Number of instructions committed
system.cpu1.commit.committedOps             130166109                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    816986226                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.159325                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.875194                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    767044447     93.89%     93.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     26988059      3.30%     97.19% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8667542      1.06%     98.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3174540      0.39%     98.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2392259      0.29%     98.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       749445      0.09%     99.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       275208      0.03%     99.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       205971      0.03%     99.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      7488755      0.92%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    816986226                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                   9184327                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               63854                       # Number of function calls committed.
system.cpu1.commit.int_insts                120822438                       # Number of committed integer instructions.
system.cpu1.commit.loads                     34020947                       # Number of loads committed
system.cpu1.commit.membars                    5262407                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      5262407      4.04%      4.04% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        80893825     62.15%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            268      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             192      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd       1169343      0.90%     67.09% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp        309456      0.24%     67.33% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt       2030789      1.56%     68.89% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     68.89% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc       861414      0.66%     69.55% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv       1170854      0.90%     70.45% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc          106      0.00%     70.45% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.45% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32800522     25.20%     95.65% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2024568      1.56%     97.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead      2097991      1.61%     98.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite      1544374      1.19%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        130166109                       # Class of committed instruction
system.cpu1.commit.refs                      38467455                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  126948420                       # Number of Instructions Simulated
system.cpu1.committedOps                    130166109                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.546109                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.546109                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            710571420                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1387507                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            24140989                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             214377987                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                29482057                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 77527800                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2982684                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              3039672                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              6873027                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   54053010                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 27539547                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    792270052                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               477900                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles          172                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     265490469                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                 244                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          283                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                8734304                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.065044                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          30799085                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          30858676                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.319476                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         827436988                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.329581                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.853637                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               656246342     79.31%     79.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               122504636     14.81%     94.12% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                23194984      2.80%     96.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                11988356      1.45%     98.37% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 8541781      1.03%     99.40% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  443351      0.05%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1459999      0.18%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 1756368      0.21%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 1301171      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           827436988                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                  9977108                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                 7967562                       # number of floating regfile writes
system.cpu1.idleCycles                        3581226                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             3411503                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31759870                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.228460                       # Inst execution rate
system.cpu1.iew.exec_refs                    66265024                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   4709319                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              120205749                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             50056155                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2659356                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1535679                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             5707377                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          198194267                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             61555705                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2031799                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            189854345                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                756337                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            120397526                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2982684                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            121589099                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      3050175                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            5099                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           51                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         9407                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     16035208                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1260869                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          9407                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       846634                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       2564869                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                141610203                       # num instructions consuming a value
system.cpu1.iew.wb_count                    171088998                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.834269                       # average fanout of values written-back
system.cpu1.iew.wb_producers                118141025                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.205879                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     171348686                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               240134862                       # number of integer regfile reads
system.cpu1.int_regfile_writes              123773781                       # number of integer regfile writes
system.cpu1.ipc                              0.152763                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.152763                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          5266052      2.74%      2.74% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            113581577     59.19%     61.94% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 294      0.00%     61.94% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  192      0.00%     61.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd            1217898      0.63%     62.57% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp             328984      0.17%     62.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt            2295052      1.20%     63.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc         861553      0.45%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv            1171152      0.61%     65.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc            406262      0.21%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            59511089     31.01%     96.22% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            2042448      1.06%     97.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead        3366555      1.75%     99.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite       1837036      0.96%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             191886144                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses               12326751                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads           23906509                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses     10088058                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes          13909919                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4777790                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.024899                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 819193     17.15%     17.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                   92      0.00%     17.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    3      0.00%     17.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                  761      0.02%     17.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc           157395      3.29%     20.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv               452217      9.46%     29.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc               28023      0.59%     30.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     30.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     30.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     30.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     30.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     30.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     30.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     30.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     30.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     30.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     30.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     30.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     30.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     30.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     30.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     30.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     30.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     30.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     30.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     30.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     30.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     30.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     30.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     30.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     30.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     30.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     30.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     30.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     30.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     30.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     30.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     30.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     30.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     30.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     30.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     30.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3108496     65.06%     95.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 7842      0.16%     95.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead           200712      4.20%     99.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite            3056      0.06%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             179071131                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1192859557                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    161000940                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        252321910                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 189214136                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                191886144                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            8980131                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       68028158                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           779000                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       1662064                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     33190977                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    827436988                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.231904                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.726769                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          713857381     86.27%     86.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           72107590      8.71%     94.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           23114386      2.79%     97.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            7585838      0.92%     98.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5961459      0.72%     99.42% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            2420461      0.29%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1992115      0.24%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             290627      0.04%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             107131      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      827436988                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.230905                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16380545                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          737568                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            50056155                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            5707377                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads               10917566                       # number of misc regfile reads
system.cpu1.misc_regfile_writes               5541962                       # number of misc regfile writes
system.cpu1.numCycles                       831018214                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    46076955                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              315203506                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             97965728                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               7150541                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                35408718                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              70126354                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              2961584                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            276857492                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             204548771                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          155560582                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 76889057                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5723592                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2982684                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             83255804                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                57594854                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         12748785                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       264108707                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     313697219                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           1782800                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 40159057                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       1785787                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1008312807                       # The number of ROB reads
system.cpu1.rob.rob_writes                  408138230                       # The number of ROB writes
system.cpu1.timesIdled                          45599                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.141424                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               31276154                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            31547009                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          4435432                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         53437925                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             56229                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          87061                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           30832                       # Number of indirect misses.
system.cpu2.branchPred.lookups               54851287                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         6091                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        863818                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          3002631                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  24394287                       # Number of branches committed
system.cpu2.commit.bw_lim_events              7432864                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        7209284                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       68870393                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts           126217375                       # Number of instructions committed
system.cpu2.commit.committedOps             129387614                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    813952590                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.158962                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.873623                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    764135844     93.88%     93.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     27043317      3.32%     97.20% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      8666890      1.06%     98.27% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3085256      0.38%     98.65% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      2325106      0.29%     98.93% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       788634      0.10%     99.03% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       274510      0.03%     99.06% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       200169      0.02%     99.09% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      7432864      0.91%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    813952590                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                   9244538                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               63782                       # Number of function calls committed.
system.cpu2.commit.int_insts                120103034                       # Number of committed integer instructions.
system.cpu2.commit.loads                     33739240                       # Number of loads committed
system.cpu2.commit.membars                    5184379                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      5184379      4.01%      4.01% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        80460427     62.19%     66.19% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            252      0.00%     66.19% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             192      0.00%     66.19% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd       1179663      0.91%     67.10% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp        309457      0.24%     67.34% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt       2049692      1.58%     68.93% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     68.93% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc       869995      0.67%     69.60% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv       1179435      0.91%     70.51% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc          133      0.00%     70.51% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     70.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     70.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     70.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     70.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     70.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     70.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     70.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     70.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     70.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     70.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     70.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     70.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     70.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     70.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     70.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     70.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     70.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     70.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     70.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     70.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     70.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     70.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     70.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     70.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     70.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     70.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     70.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     70.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     70.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     70.51% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       32494747     25.11%     95.63% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       2003079      1.55%     97.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead      2108311      1.63%     98.80% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite      1547852      1.20%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        129387614                       # Class of committed instruction
system.cpu2.commit.refs                      38153989                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                  126217375                       # Number of Instructions Simulated
system.cpu2.committedOps                    129387614                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.560619                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.560619                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            706789446                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred              1435071                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            24192896                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             213488816                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                29553158                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 78291766                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               3015621                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              3384167                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              6789866                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   54851287                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 27377549                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    789455482                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               473285                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           85                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                     265953140                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   9                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.cpu2.fetch.SquashCycles                8896844                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.066240                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          30535851                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          31332383                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.321175                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         824439857                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.332878                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.867570                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               654413183     79.38%     79.38% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1               120851124     14.66%     94.04% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                23141282      2.81%     96.84% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                11794746      1.43%     98.27% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 8683452      1.05%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  417008      0.05%     99.38% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 2118721      0.26%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                 1774224      0.22%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                 1246117      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           824439857                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                 10044322                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                 8023363                       # number of floating regfile writes
system.cpu2.idleCycles                        3624195                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             3450552                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                31590010                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.228517                       # Inst execution rate
system.cpu2.iew.exec_refs                    65874897                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   4679646                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              119139041                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             49676062                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           2672345                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1467761                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             5723257                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          197621140                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             61195251                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          2023976                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            189226687                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                754033                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents            119212077                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               3015621                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles            120401073                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked      3049207                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads            5557                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           86                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         9602                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     15936822                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      1308508                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          9602                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       837139                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       2613413                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                140848812                       # num instructions consuming a value
system.cpu2.iew.wb_count                    170471255                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.834991                       # average fanout of values written-back
system.cpu2.iew.wb_producers                117607441                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.205867                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     170728313                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               239250695                       # number of integer regfile reads
system.cpu2.int_regfile_writes              123342639                       # number of integer regfile writes
system.cpu2.ipc                              0.152425                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.152425                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          5187939      2.71%      2.71% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu            113373061     59.28%     61.99% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 277      0.00%     61.99% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  192      0.00%     61.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd            1227981      0.64%     62.63% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp             329031      0.17%     62.81% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt            2312876      1.21%     64.02% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.02% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc         870151      0.45%     64.47% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv            1179753      0.62%     65.09% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc            406227      0.21%     65.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     65.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     65.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     65.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     65.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     65.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     65.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     65.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     65.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     65.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     65.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     65.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     65.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     65.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     65.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     65.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     65.30% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            59106105     30.91%     96.21% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            2023153      1.06%     97.26% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead        3392401      1.77%     99.04% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite       1841516      0.96%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             191250663                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses               12395276                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads           24050723                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses     10147525                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes          13979856                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    4762881                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.024904                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 816997     17.15%     17.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     17.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     17.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                   86      0.00%     17.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    3      0.00%     17.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                  768      0.02%     17.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     17.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc           151358      3.18%     20.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv               447850      9.40%     29.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc               28060      0.59%     30.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     30.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     30.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     30.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     30.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     30.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     30.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     30.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     30.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     30.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     30.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     30.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     30.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     30.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     30.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     30.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     30.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     30.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     30.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     30.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     30.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     30.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     30.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     30.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     30.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     30.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     30.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     30.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     30.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     30.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     30.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     30.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     30.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     30.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     30.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     30.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead               3098138     65.05%     95.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                12406      0.26%     95.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead           204357      4.29%     99.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite            2858      0.06%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             178430329                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads        1188435649                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    160323730                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        251884297                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 188674340                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                191250663                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            8946800                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       68233526                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           782308                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       1737516                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     33135677                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    824439857                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.231976                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.724754                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          710712785     86.21%     86.21% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           72489404      8.79%     95.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           23175353      2.81%     97.81% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            7453916      0.90%     98.71% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            5844549      0.71%     99.42% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            2395948      0.29%     99.71% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            1985152      0.24%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             282043      0.03%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             100707      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      824439857                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.230961                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads         15898691                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          700851                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            49676062                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            5723257                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads               11007247                       # number of misc regfile reads
system.cpu2.misc_regfile_writes               5588375                       # number of misc regfile writes
system.cpu2.numCycles                       828064052                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    49031106                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              313126515                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             97453122                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               7035273                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                35441947                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              69711677                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents              2996470                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            275859883                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             203802018                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          155074957                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 77597202                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               5668780                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               3015621                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             82725443                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                57621835                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups         12827114                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       263032769                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles     312533129                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts           1808883                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 39239023                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts       1811803                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                  1004752299                       # The number of ROB reads
system.cpu2.rob.rob_writes                  407007578                       # The number of ROB writes
system.cpu2.timesIdled                          44343                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.504497                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               30089749                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            30239587                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          4192865                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         51217627                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             53260                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          81704                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           28444                       # Number of indirect misses.
system.cpu3.branchPred.lookups               52728172                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         5815                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        889815                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          2887905                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  24718532                       # Number of branches committed
system.cpu3.commit.bw_lim_events              7621477                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        7419082                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       68298130                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts           128021062                       # Number of instructions committed
system.cpu3.commit.committedOps             131283080                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    821629769                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.159784                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.879356                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    771874864     93.94%     93.94% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     26541789      3.23%     97.17% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      8574475      1.04%     98.22% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3313222      0.40%     98.62% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      2543070      0.31%     98.93% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       669277      0.08%     99.01% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       278971      0.03%     99.05% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       212624      0.03%     99.07% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      7621477      0.93%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    821629769                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                   9302486                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               64143                       # Number of function calls committed.
system.cpu3.commit.int_insts                121797550                       # Number of committed integer instructions.
system.cpu3.commit.loads                     34243108                       # Number of loads committed
system.cpu3.commit.membars                    5335125                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      5335125      4.06%      4.06% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        81582770     62.14%     66.21% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            324      0.00%     66.21% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             192      0.00%     66.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd       1189574      0.91%     67.11% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp        309456      0.24%     67.35% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt       2068054      1.58%     68.92% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     68.92% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc       878448      0.67%     69.59% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv       1187888      0.90%     70.50% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc           73      0.00%     70.50% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.50% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       33014698     25.15%     95.65% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       2047485      1.56%     97.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead      2118225      1.61%     98.82% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite      1550768      1.18%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        131283080                       # Class of committed instruction
system.cpu3.commit.refs                      38731176                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                  128021062                       # Number of Instructions Simulated
system.cpu3.committedOps                    131283080                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.525931                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.525931                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            716466577                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred              1307163                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            24092413                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             215772738                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                29369996                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 76239855                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               2901041                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              2461558                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              7010218                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   52728172                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 27748973                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    796905746                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               473094                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           87                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                     263547581                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                  10                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                8412002                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.063113                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          30875843                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          30143009                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.315453                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         831987687                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.324010                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.840288                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               661181634     79.47%     79.47% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1               122817442     14.76%     94.23% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                23141297      2.78%     97.01% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                11811599      1.42%     98.43% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 8613846      1.04%     99.47% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  389877      0.05%     99.52% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  920242      0.11%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                 1782635      0.21%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                 1329115      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           831987687                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                 10110619                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                 8076227                       # number of floating regfile writes
system.cpu3.idleCycles                        3468926                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             3331876                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                31905238                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.228672                       # Inst execution rate
system.cpu3.iew.exec_refs                    66482205                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   4753603                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              119990691                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             50098731                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           2583378                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1711505                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             5647588                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          198940603                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             61728602                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          2056551                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            191045141                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                755543                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents            120010406                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               2901041                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles            121204102                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked      3054421                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads            6895                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses          111                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         9705                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     15855623                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      1159520                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          9705                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       843385                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       2488491                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                143087131                       # num instructions consuming a value
system.cpu3.iew.wb_count                    172291278                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.834969                       # average fanout of values written-back
system.cpu3.iew.wb_producers                119473326                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.206224                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     172549622                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               241559283                       # number of integer regfile reads
system.cpu3.int_regfile_writes              124631818                       # number of integer regfile writes
system.cpu3.ipc                              0.153235                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.153235                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          5338694      2.76%      2.76% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu            114409181     59.25%     62.01% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 356      0.00%     62.01% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  192      0.00%     62.01% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd            1238589      0.64%     62.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp             329132      0.17%     62.83% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt            2331522      1.21%     64.03% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.03% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc         878625      0.46%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv            1188186      0.62%     65.10% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc            401680      0.21%     65.31% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     65.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     65.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     65.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     65.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     65.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     65.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     65.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     65.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     65.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     65.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     65.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     65.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     65.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     65.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     65.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     65.31% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            59685718     30.91%     96.22% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            2066207      1.07%     97.29% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead        3387087      1.75%     99.04% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite       1846523      0.96%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             193101692                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses               12468149                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads           24163260                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses     10205216                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes          14014338                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    4797792                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.024846                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 817897     17.05%     17.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     17.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     17.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                   88      0.00%     17.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    4      0.00%     17.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                  729      0.02%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc           161735      3.37%     20.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv               473214      9.86%     30.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc               27741      0.58%     30.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     30.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     30.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     30.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     30.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     30.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     30.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     30.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     30.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     30.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     30.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     30.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     30.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     30.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     30.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     30.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     30.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     30.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     30.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     30.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     30.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     30.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     30.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     30.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     30.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     30.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     30.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     30.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     30.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     30.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     30.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     30.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     30.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     30.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     30.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     30.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead               3103056     64.68%     95.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                10034      0.21%     95.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead           200445      4.18%     99.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite            2849      0.06%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             180092641                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads        1199601069                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    162086062                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        252593407                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 190071914                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                193101692                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            8868689                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       67657523                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           775466                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       1449607                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     32785393                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    831987687                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.232097                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.728511                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          718224620     86.33%     86.33% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           71887633      8.64%     94.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           23045514      2.77%     97.74% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            7913751      0.95%     98.69% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            6082019      0.73%     99.42% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            2449493      0.29%     99.71% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            1990882      0.24%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             289255      0.03%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             104520      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      831987687                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.231133                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads         16771308                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          787403                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            50098731                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            5647588                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads               11096718                       # number of misc regfile reads
system.cpu3.misc_regfile_writes               5633493                       # number of misc regfile writes
system.cpu3.numCycles                       835456613                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    41638786                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              315118393                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             98859572                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               7133065                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                35350083                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              69976091                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents              2976931                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            278410504                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             205752592                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          156707875                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 75669207                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               5769322                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               2901041                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             83360038                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                57848303                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups         12868382                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups       265542122                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles     319588925                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts           1692253                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 41674217                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts       1696152                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                  1013562995                       # The number of ROB reads
system.cpu3.rob.rob_writes                  409524556                       # The number of ROB writes
system.cpu3.timesIdled                          43387                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued         24748422                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2363778                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            29575653                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull            1311453                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                695480                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     48734978                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      96116057                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      3069452                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      1705449                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     30696018                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     25754757                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     63287463                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       27460206                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 438584904500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           45130542                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5778857                       # Transaction distribution
system.membus.trans_dist::CleanEvict         41610362                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            25075                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          27152                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3542614                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3541430                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      45130539                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1326                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    144787899                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              144787899                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   3484853056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              3484853056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            42097                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          48726708                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                48726708    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            48726708                       # Request fanout histogram
system.membus.respLayer1.occupancy       251037918785                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             57.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        133118564594                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              30.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               3206                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         1604                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    15307780.548628                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   119656270.850930                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         1604    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         5500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value   2469164000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           1604                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   414031224500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  24553680000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 438584904500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     27326655                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        27326655                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     27326655                       # number of overall hits
system.cpu2.icache.overall_hits::total       27326655                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        50893                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         50893                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        50893                       # number of overall misses
system.cpu2.icache.overall_misses::total        50893                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   3554993998                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   3554993998                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   3554993998                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   3554993998                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     27377548                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     27377548                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     27377548                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     27377548                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.001859                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001859                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.001859                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001859                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 69852.317568                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 69852.317568                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 69852.317568                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 69852.317568                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         2615                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               82                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    31.890244                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        46673                       # number of writebacks
system.cpu2.icache.writebacks::total            46673                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         4220                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         4220                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         4220                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         4220                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        46673                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        46673                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        46673                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        46673                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   3242626498                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   3242626498                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   3242626498                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   3242626498                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001705                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001705                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001705                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001705                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 69475.424721                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 69475.424721                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 69475.424721                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 69475.424721                       # average overall mshr miss latency
system.cpu2.icache.replacements                 46673                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     27326655                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       27326655                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        50893                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        50893                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   3554993998                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   3554993998                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     27377548                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     27377548                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.001859                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001859                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 69852.317568                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 69852.317568                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         4220                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         4220                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        46673                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        46673                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   3242626498                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   3242626498                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001705                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001705                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 69475.424721                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 69475.424721                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 438584904500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           27715394                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            46705                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           593.413853                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         54801769                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        54801769                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 438584904500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     33803300                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        33803300                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     33803300                       # number of overall hits
system.cpu2.dcache.overall_hits::total       33803300                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     11793974                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      11793974                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     11793974                       # number of overall misses
system.cpu2.dcache.overall_misses::total     11793974                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 1275863816153                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1275863816153                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 1275863816153                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1275863816153                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     45597274                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     45597274                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     45597274                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     45597274                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.258655                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.258655                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.258655                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.258655                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 108179.297000                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 108179.297000                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 108179.297000                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 108179.297000                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs    238878907                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        20991                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs          3299974                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            198                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    72.388118                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   106.015152                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      7417416                       # number of writebacks
system.cpu2.dcache.writebacks::total          7417416                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      5001437                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      5001437                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      5001437                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      5001437                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      6792537                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      6792537                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      6792537                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      6792537                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 789381086903                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 789381086903                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 789381086903                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 789381086903                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.148968                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.148968                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.148968                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.148968                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 116212.997721                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 116212.997721                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 116212.997721                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 116212.997721                       # average overall mshr miss latency
system.cpu2.dcache.replacements               7417415                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     32735038                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       32735038                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data     10468833                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     10468833                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 1138867320000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 1138867320000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     43203871                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     43203871                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.242312                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.242312                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 108786.463592                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 108786.463592                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      4065872                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      4065872                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      6402961                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      6402961                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 744126134500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 744126134500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.148203                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.148203                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 116215.940484                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 116215.940484                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1068262                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1068262                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1325141                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1325141                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 136996496153                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 136996496153                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2393403                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2393403                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.553664                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.553664                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 103382.580535                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 103382.580535                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       935565                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       935565                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       389576                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       389576                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  45254952403                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  45254952403                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.162771                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.162771                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 116164.631299                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 116164.631299                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data      1156833                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      1156833                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         3645                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         3645                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     73905000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     73905000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data      1160478                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      1160478                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.003141                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.003141                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 20275.720165                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 20275.720165                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          387                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          387                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         3258                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         3258                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     54874500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     54874500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.002807                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.002807                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 16843.001842                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16843.001842                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data      1149603                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      1149603                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         7526                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         7526                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     82844500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     82844500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data      1157129                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      1157129                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.006504                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.006504                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data 11007.773053                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 11007.773053                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         7416                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         7416                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     75652500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     75652500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.006409                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.006409                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data 10201.254045                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 10201.254045                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      3053500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      3053500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      2829500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      2829500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       199460                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         199460                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       664358                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       664358                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  68469498669                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  68469498669                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       863818                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       863818                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.769095                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.769095                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 103061.148762                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 103061.148762                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       664357                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       664357                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  67805140669                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  67805140669                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.769094                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.769094                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 102061.302386                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 102061.302386                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 438584904500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.588874                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           43782748                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          7453888                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             5.873814                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.588874                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.987152                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.987152                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        105011258                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       105011258                       # Number of data accesses
system.cpu3.numPwrStateTransitions               3062                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         1532                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    13614467.362924                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   115627251.705007                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         1532    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         9000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   2729028000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           1532                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   417727540500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  20857364000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 438584904500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     27699011                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        27699011                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     27699011                       # number of overall hits
system.cpu3.icache.overall_hits::total       27699011                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        49962                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         49962                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        49962                       # number of overall misses
system.cpu3.icache.overall_misses::total        49962                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   3396005998                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   3396005998                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   3396005998                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   3396005998                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     27748973                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     27748973                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     27748973                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     27748973                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001800                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001800                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001800                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001800                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 67971.778512                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 67971.778512                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 67971.778512                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 67971.778512                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         3132                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               84                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    37.285714                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        46124                       # number of writebacks
system.cpu3.icache.writebacks::total            46124                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         3838                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         3838                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         3838                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         3838                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        46124                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        46124                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        46124                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        46124                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   3105577498                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   3105577498                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   3105577498                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   3105577498                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001662                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001662                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001662                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001662                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 67331.053204                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 67331.053204                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 67331.053204                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 67331.053204                       # average overall mshr miss latency
system.cpu3.icache.replacements                 46124                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     27699011                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       27699011                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        49962                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        49962                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   3396005998                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   3396005998                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     27748973                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     27748973                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001800                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001800                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 67971.778512                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 67971.778512                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         3838                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         3838                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        46124                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        46124                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   3105577498                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   3105577498                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001662                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001662                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 67331.053204                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 67331.053204                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 438584904500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           27881145                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            46156                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           604.063285                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         55544070                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        55544070                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 438584904500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     34271653                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        34271653                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     34271653                       # number of overall hits
system.cpu3.dcache.overall_hits::total       34271653                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data     11841564                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      11841564                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data     11841564                       # number of overall misses
system.cpu3.dcache.overall_misses::total     11841564                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 1283461891208                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 1283461891208                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 1283461891208                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 1283461891208                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     46113217                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     46113217                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     46113217                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     46113217                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.256793                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.256793                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.256793                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.256793                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 108386.180340                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 108386.180340                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 108386.180340                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 108386.180340                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs    239198638                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        19883                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs          3301865                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            191                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    72.443494                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   104.099476                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      7465486                       # number of writebacks
system.cpu3.dcache.writebacks::total          7465486                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      5015317                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      5015317                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      5015317                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      5015317                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      6826247                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      6826247                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      6826247                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      6826247                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 792339876976                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 792339876976                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 792339876976                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 792339876976                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.148032                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.148032                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.148032                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.148032                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 116072.547181                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 116072.547181                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 116072.547181                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 116072.547181                       # average overall mshr miss latency
system.cpu3.dcache.replacements               7465485                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     33195402                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       33195402                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data     10510135                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     10510135                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 1143451369000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 1143451369000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     43705537                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     43705537                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.240476                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.240476                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 108795.117189                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 108795.117189                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      4075683                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      4075683                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      6434452                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      6434452                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 746687904000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 746687904000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.147223                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.147223                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 116045.298652                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 116045.298652                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1076251                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1076251                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1331429                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1331429                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 140010522208                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 140010522208                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      2407680                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2407680                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.552993                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.552993                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 105158.083689                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 105158.083689                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       939634                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       939634                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       391795                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       391795                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  45651972976                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  45651972976                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.162727                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.162727                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 116520.049965                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 116520.049965                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data      1189869                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total      1189869                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         3583                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         3583                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     71391500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     71391500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data      1193452                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total      1193452                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.003002                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.003002                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 19925.062797                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 19925.062797                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          311                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          311                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         3272                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         3272                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     56075000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     56075000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.002742                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.002742                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 17137.836186                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17137.836186                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data      1182737                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total      1182737                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         7461                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         7461                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     81455500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     81455500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data      1190198                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total      1190198                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.006269                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.006269                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data 10917.504356                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 10917.504356                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         7376                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         7376                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     74291500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     74291500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.006197                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.006197                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data 10072.058026                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 10072.058026                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      2938500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      2938500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      2726500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      2726500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       210466                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         210466                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       679349                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       679349                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  69374114279                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  69374114279                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       889815                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       889815                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.763472                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.763472                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 102118.519758                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 102118.519758                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       679348                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       679348                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  68694765279                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  68694765279                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.763471                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.763471                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 101118.668604                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 101118.668604                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 438584904500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.619865                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           44377562                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          7501993                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             5.915436                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.619865                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.988121                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.988121                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        106275331                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       106275331                       # Number of data accesses
system.cpu0.numPwrStateTransitions               2184                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         1092                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    17771760.073260                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   128610883.935562                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::underflows            1      0.09%      0.09% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         1091     99.91%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value          500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2020680000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           1092                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   419178142500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  19406762000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 438584904500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     27527067                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        27527067                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     27527067                       # number of overall hits
system.cpu0.icache.overall_hits::total       27527067                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        94490                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         94490                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        94490                       # number of overall misses
system.cpu0.icache.overall_misses::total        94490                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   6283806495                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   6283806495                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   6283806495                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   6283806495                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     27621557                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     27621557                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     27621557                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     27621557                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.003421                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003421                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.003421                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003421                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 66502.344110                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 66502.344110                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 66502.344110                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 66502.344110                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         8628                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              198                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    43.575758                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        86928                       # number of writebacks
system.cpu0.icache.writebacks::total            86928                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         7550                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         7550                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         7550                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         7550                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        86940                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        86940                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        86940                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        86940                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5752979497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5752979497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5752979497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5752979497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003148                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003148                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003148                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003148                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 66171.836865                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 66171.836865                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 66171.836865                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 66171.836865                       # average overall mshr miss latency
system.cpu0.icache.replacements                 86928                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     27527067                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       27527067                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        94490                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        94490                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   6283806495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   6283806495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     27621557                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     27621557                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.003421                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003421                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 66502.344110                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 66502.344110                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         7550                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         7550                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        86940                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        86940                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5752979497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5752979497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003148                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003148                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 66171.836865                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 66171.836865                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 438584904500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999980                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           27614264                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            86971                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           317.511170                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999980                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         55330053                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        55330053                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 438584904500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     34245154                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        34245154                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     34245154                       # number of overall hits
system.cpu0.dcache.overall_hits::total       34245154                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     11975719                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      11975719                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     11975719                       # number of overall misses
system.cpu0.dcache.overall_misses::total     11975719                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1284251126539                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1284251126539                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1284251126539                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1284251126539                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     46220873                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     46220873                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     46220873                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     46220873                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.259098                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.259098                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.259098                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.259098                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 107237.914194                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 107237.914194                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 107237.914194                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 107237.914194                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    236789456                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        18077                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          3274141                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            180                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    72.321093                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   100.427778                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      7425508                       # number of writebacks
system.cpu0.dcache.writebacks::total          7425508                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      5187830                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      5187830                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      5187830                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      5187830                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      6787889                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      6787889                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      6787889                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      6787889                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 786690004850                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 786690004850                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 786690004850                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 786690004850                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.146858                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.146858                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.146858                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.146858                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 115896.120996                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 115896.120996                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 115896.120996                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 115896.120996                       # average overall mshr miss latency
system.cpu0.dcache.replacements               7425506                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     33079582                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       33079582                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     10411635                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     10411635                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1131030061500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1131030061500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     43491217                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     43491217                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.239396                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.239396                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 108631.359196                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 108631.359196                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4053744                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4053744                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      6357891                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      6357891                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 738487723500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 738487723500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.146188                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.146188                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 116152.938687                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 116152.938687                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1165572                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1165572                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1564084                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1564084                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 153221065039                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 153221065039                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2729656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2729656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.572997                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.572997                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 97962.171494                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 97962.171494                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1134086                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1134086                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       429998                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       429998                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  48202281350                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  48202281350                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.157528                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.157528                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 112098.850111                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 112098.850111                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1195867                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1195867                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         4008                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         4008                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     83295000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     83295000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1199875                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1199875                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.003340                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.003340                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 20782.185629                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 20782.185629                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          894                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          894                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         3114                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         3114                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data     50395000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     50395000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002595                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002595                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 16183.365446                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16183.365446                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1188653                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1188653                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         8461                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         8461                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     95387500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     95387500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1197114                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1197114                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.007068                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.007068                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 11273.785605                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 11273.785605                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         8318                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         8318                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     87219500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     87219500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.006948                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.006948                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 10485.633566                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 10485.633566                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data      1875500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      1875500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data      1725500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      1725500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       216429                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         216429                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       674027                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       674027                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  68782266645                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  68782266645                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       890456                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       890456                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.756946                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.756946                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 102046.752793                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 102046.752793                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            6                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            6                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       674021                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       674021                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  68108232645                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  68108232645                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.756939                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.756939                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 101047.641906                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 101047.641906                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 438584904500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.706809                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           44321924                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          7458299                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.942632                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.706809                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.990838                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.990838                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        106474903                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       106474903                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 438584904500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               33940                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              881484                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               22709                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              868863                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               20897                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              858678                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               21317                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              874490                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3582378                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              33940                       # number of overall hits
system.l2.overall_hits::.cpu0.data             881484                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              22709                       # number of overall hits
system.l2.overall_hits::.cpu1.data             868863                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              20897                       # number of overall hits
system.l2.overall_hits::.cpu2.data             858678                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              21317                       # number of overall hits
system.l2.overall_hits::.cpu3.data             874490                       # number of overall hits
system.l2.overall_hits::total                 3582378                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             52998                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           6538746                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             26277                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           6565139                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             25776                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           6559051                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             24807                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           6590920                       # number of demand (read+write) misses
system.l2.demand_misses::total               26383714                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            52998                       # number of overall misses
system.l2.overall_misses::.cpu0.data          6538746                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            26277                       # number of overall misses
system.l2.overall_misses::.cpu1.data          6565139                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            25776                       # number of overall misses
system.l2.overall_misses::.cpu2.data          6559051                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            24807                       # number of overall misses
system.l2.overall_misses::.cpu3.data          6590920                       # number of overall misses
system.l2.overall_misses::total              26383714                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5215956950                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 823780666946                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   2916317931                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 828024621355                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   2906318934                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 826490196432                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   2768840000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 829987536884                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     3322090455432                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5215956950                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 823780666946                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   2916317931                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 828024621355                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   2906318934                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 826490196432                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   2768840000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 829987536884                       # number of overall miss cycles
system.l2.overall_miss_latency::total    3322090455432                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           86938                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         7420230                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           48986                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         7434002                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           46673                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         7417729                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           46124                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         7465410                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             29966092                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          86938                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        7420230                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          48986                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        7434002                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          46673                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        7417729                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          46124                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        7465410                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            29966092                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.609607                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.881205                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.536419                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.883123                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.552268                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.884240                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.537833                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.882861                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.880452                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.609607                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.881205                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.536419                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.883123                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.552268                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.884240                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.537833                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.882861                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.880452                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 98417.995962                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 125984.503289                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 110983.671310                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 126124.461547                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 112752.907123                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 126007.588054                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 111615.269884                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 125928.935093                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 125914.435528                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 98417.995962                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 125984.503289                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 110983.671310                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 126124.461547                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 112752.907123                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 126007.588054                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 111615.269884                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 125928.935093                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 125914.435528                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           60982783                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                   5055909                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      12.061685                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  22022549                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5778856                       # number of writebacks
system.l2.writebacks::total                   5778856                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           2142                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         234920                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           3375                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         221790                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           3265                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         221730                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           3252                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data         225146                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              915620                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          2142                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        234920                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          3375                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        221790                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          3265                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        221730                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          3252                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data        225146                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             915620                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        50856                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      6303826                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        22902                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      6343349                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        22511                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      6337321                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        21555                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      6365774                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          25468094                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        50856                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      6303826                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        22902                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      6343349                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        22511                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      6337321                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        21555                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      6365774                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     23868155                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         49336249                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4541512472                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 741748765233                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   2418311448                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 746372025057                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst   2420601446                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 745071919935                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst   2292260009                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 747981904525                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 2992847300125                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4541512472                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 741748765233                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   2418311448                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 746372025057                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst   2420601446                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 745071919935                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst   2292260009                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 747981904525                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 2413847611971                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 5406694912096                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.584969                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.849546                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.467521                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.853289                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.482313                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.854348                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.467327                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.852703                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.849897                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.584969                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.849546                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.467521                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.853289                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.482313                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.854348                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.467327                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.852703                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.646403                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 89301.409313                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 117666.440227                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 105593.897826                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 117662.141096                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 107529.716405                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 117568.909628                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 106344.700023                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 117500.543457                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 117513.595643                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 89301.409313                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 117666.440227                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 105593.897826                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 117662.141096                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 107529.716405                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 117568.909628                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 106344.700023                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 117500.543457                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 101132.559763                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 109588.690297                       # average overall mshr miss latency
system.l2.replacements                       73814257                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6283599                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6283599                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6283599                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6283599                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     21784457                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         21784457                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     21784457                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     21784457                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     23868155                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       23868155                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 2413847611971                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 2413847611971                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 101132.559763                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 101132.559763                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             558                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             817                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             707                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             691                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2773                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1387                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          1058                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data          1036                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data          1019                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               4500                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     10278972                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      7482976                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data      8383986                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data      7632470                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     33778404                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         1945                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         1875                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         1743                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         1710                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             7273                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.713111                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.564267                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.594378                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.595906                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.618727                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7410.938717                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  7072.756144                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  8092.650579                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  7490.157017                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7506.312000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           12                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           16                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data           16                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data           14                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              58                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1375                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         1042                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data         1020                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data         1005                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          4442                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     28163984                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     21924986                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     21448488                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     20686977                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     92224435                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.706941                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.555733                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.585198                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.587719                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.610752                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20482.897455                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 21041.253359                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 21027.929412                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20584.056716                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20761.916929                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           850                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           671                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           726                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           657                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               2904                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         1855                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         1627                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data         1585                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data         1582                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             6649                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     32294991                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     28759993                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data     29713497                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data     28309494                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total    119077975                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         2705                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         2298                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data         2311                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data         2239                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           9553                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.685767                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.708007                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.685850                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.706565                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.696012                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 17409.698652                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 17676.701291                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data 18746.685804                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data 17894.749684                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 17909.155512                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           11                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            5                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data           16                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            8                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            40                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         1844                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         1622                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data         1569                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data         1574                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         6609                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     37480487                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     32569493                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     32096497                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data     31793488                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    133939965                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.681701                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.705831                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.678927                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.702992                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.691825                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20325.643709                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20079.835388                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20456.658381                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20199.166455                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20266.298230                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           129908                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           115636                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data           112341                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data           117279                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                475164                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         948622                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         920974                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         917897                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         929701                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3717194                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 112270234384                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 109373829370                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data 109335368931                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data 110497449645                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  441476882330                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1078530                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1036610                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data      1030238                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data      1046980                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4192358                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.879551                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.888448                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.890956                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.887984                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.886659                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 118350.865133                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 118758.867644                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 119115.073838                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 118852.673757                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 118766.166719                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        57705                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        40371                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        39859                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        41927                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           179862                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       890917                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       880603                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       878038                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       887774                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3537332                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  97988944520                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  96399618681                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  96444283484                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  97267697208                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 388100543893                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.826047                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.849503                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.852267                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.847938                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.843757                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 109986.614376                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 109470.009392                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 109840.671456                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 109563.579479                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 109715.611623                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         33940                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         22709                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         20897                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         21317                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              98863                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        52998                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        26277                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        25776                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        24807                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           129858                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5215956950                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   2916317931                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   2906318934                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   2768840000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  13807433815                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        86938                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        48986                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        46673                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        46124                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         228721                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.609607                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.536419                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.552268                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.537833                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.567757                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 98417.995962                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 110983.671310                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 112752.907123                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 111615.269884                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 106327.171333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         2142                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         3375                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         3265                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         3252                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         12034                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        50856                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        22902                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        22511                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        21555                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       117824                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4541512472                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   2418311448                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst   2420601446                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst   2292260009                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  11672685375                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.584969                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.467521                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.482313                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.467327                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.515143                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 89301.409313                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 105593.897826                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 107529.716405                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 106344.700023                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 99068.826173                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       751576                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       753227                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       746337                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       757211                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3008351                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      5590124                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      5644165                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      5641154                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      5661219                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        22536662                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 711510432562                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 718650791985                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 717154827501                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 719490087239                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 2866806139287                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      6341700                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      6397392                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      6387491                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      6418430                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      25545013                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.881487                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.882260                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.883156                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.882026                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.882233                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 127279.901584                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 127326.325858                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 127129.099383                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 127091.018249                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 127206.333364                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       177215                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       181419                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data       181871                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data       183219                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       723724                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      5412909                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      5462746                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      5459283                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      5478000                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     21812938                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 643759820713                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 649972406376                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 648627636451                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 650714207317                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 2593074070857                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.853542                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.853902                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.854683                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.853480                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.853902                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 118930.471714                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 118982.725240                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 118811.872631                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 118786.821343                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 118877.799536                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          442                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          140                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data          107                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data          157                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               846                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          785                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          394                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data          393                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data          463                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2035                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     27680416                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      9724934                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data      9766428                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data     14113161                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     61284939                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1227                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          534                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          500                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data          620                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2881                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.639772                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.737828                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.786000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.746774                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.706352                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 35261.676433                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 24682.573604                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 24850.961832                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 30481.989201                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 30115.449140                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          359                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          109                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data          112                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data          135                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          715                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          426                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          285                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data          281                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data          328                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1320                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      8919929                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      6034435                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      5886703                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      6910180                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     27751247                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.347188                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.533708                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.562000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.529032                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.458174                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20938.800469                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 21173.456140                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20949.120996                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 21067.621951                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 21023.671970                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 438584904500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 438584904500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999941                       # Cycle average of tags in use
system.l2.tags.total_refs                    80334042                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  73815877                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.088303                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      21.843766                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.121076                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        5.163595                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.041046                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        5.095764                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.038683                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        5.039322                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.039007                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        5.217695                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    21.399988                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.341309                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001892                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.080681                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000641                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.079621                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000604                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.078739                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000609                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.081526                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.334375                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            15                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            49                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.234375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.765625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 538250365                       # Number of tag accesses
system.l2.tags.data_accesses                538250365                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 438584904500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3255040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     404066368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1466048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     406578112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst       1440896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     406164992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst       1379712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     408003072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1482651968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         3115006208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3255040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1466048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst      1440896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst      1379712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7541696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    369846848                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       369846848                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          50860                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        6313537                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          22907                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        6352783                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          22514                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        6346328                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          21558                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        6375048                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     23166437                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            48671972                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5778857                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5778857                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          7421687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        921295658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          3342678                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        927022585                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          3285330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        926080647                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          3145826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        930271580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   3380535793                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            7102401784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      7421687                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      3342678                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      3285330                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      3145826                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         17195521                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      843273091                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            843273091                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      843273091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         7421687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       921295658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         3342678                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       927022585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         3285330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       926080647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         3145826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       930271580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   3380535793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           7945674874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5618280.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     50861.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   6237681.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     22907.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   6272897.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     22514.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   6268377.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     21558.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   6296693.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  23110930.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000977244250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       349596                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       349595                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            59167009                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5306838                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    48671969                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5778857                       # Number of write requests accepted
system.mem_ctrls.readBursts                  48671969                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5778857                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 367551                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                160577                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           2761860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           2876877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           2929648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2398849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           2386714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2265935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1916685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1932586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           4022885                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           3859464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          4705655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          3159067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          4799063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          3245029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          2505642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          2538464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            350718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            406630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            483831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            376773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            406077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            393214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            322709                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            348305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            342350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            338413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           342404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           325551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           338542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           308875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           261158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           272733                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       9.62                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      31.35                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 2701864519509                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               241522115000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            3607572450759                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     55934.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                74684.11                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       130                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 32109196                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3841804                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 66.47                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                68.38                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              48671969                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5778857                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1193541                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1820867                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1971506                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2103208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 2080172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 2108891                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 2116858                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 2162919                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 2183675                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 2415956                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                4461987                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                9106435                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                8808294                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                2596938                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                1399153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 816898                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 464892                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 268197                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 137765                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  86266                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  68374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 141335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 193152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 223192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 240216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 250616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 257886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 262983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 267722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 273228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 270081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 270275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 269961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 269971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 270374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 271973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  83140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  59122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  45950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  37600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  31891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  27541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  31679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  39591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  52455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  67280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  80688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  89789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  95584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  98287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  99308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  99934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                 100928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                 101593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                 103188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                 105309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                 111978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                 128956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  76144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  19766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   6276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   3993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    237                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     17971712                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    192.027051                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   137.009792                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   204.408566                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      6172062     34.34%     34.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      7666201     42.66%     77.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1794885      9.99%     86.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       898728      5.00%     91.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       420096      2.34%     94.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       245124      1.36%     95.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       164822      0.92%     96.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       120494      0.67%     97.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       489300      2.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     17971712                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       349595                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     138.172454                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     85.431006                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    247.450002                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       346844     99.21%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047         1830      0.52%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071          536      0.15%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095          186      0.05%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119          105      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143           37      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167           24      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191           13      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-9215            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-10239            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-11263            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-12287            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-13311            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15360-16383            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-21503            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        349595                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       349596                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.070827                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.064853                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.470109                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           339840     97.21%     97.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1821      0.52%     97.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3821      1.09%     98.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2382      0.68%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              999      0.29%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              440      0.13%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              180      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               72      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               21      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        349596                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             3091483072                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                23523264                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               359570112                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              3115006016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            369846848                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      7048.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       819.84                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   7102.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    843.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        61.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    55.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  438584914500                       # Total gap between requests
system.mem_ctrls.avgGap                       8054.70                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3255104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    399211584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1466048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    401465408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst      1440896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    401176128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst      1379712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    402988352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1479099840                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    359570112                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 7421833.188059485517                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 910226457.645899295807                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 3342677.745991597418                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 915365312.122820734978                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 3285329.670985062607                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 914705736.298318028450                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 3145826.465625653975                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 918837716.175888180733                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3372436727.356629848480                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 819841513.719950675964                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        50861                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      6313537                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        22907                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      6352783                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        22514                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      6346328                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        21558                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      6375048                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     23166433                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5778857                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2416350926                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 477496085101                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   1450119049                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 480510948064                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst   1468285282                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 479461427206                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst   1381431283                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 481185687730                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1682202116118                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13418557291372                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     47508.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     75630.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     63304.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     75637.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     65216.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     75549.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     64079.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     75479.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     72613.77                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2322008.88                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          70020816180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          37216957800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        205883820660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13206761820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      34622056560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     198847304400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        966241440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       560763958860                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1278.575603                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    859859485                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  14645540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 423079505015                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          58297164660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          30985693035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        139009759560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        16120701540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      34622056560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     198624319830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1154017920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       478813713105                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1091.724107                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1373767488                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  14645540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 422565597012                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               3190                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1596                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    14459019.423559                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   110828420.229533                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1596    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   2338919000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1596                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   415508309500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  23076595000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 438584904500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     27486474                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        27486474                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     27486474                       # number of overall hits
system.cpu1.icache.overall_hits::total       27486474                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        53072                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         53072                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        53072                       # number of overall misses
system.cpu1.icache.overall_misses::total        53072                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   3586759999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   3586759999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   3586759999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   3586759999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     27539546                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     27539546                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     27539546                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     27539546                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001927                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001927                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001927                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001927                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 67582.906222                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 67582.906222                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 67582.906222                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 67582.906222                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         6063                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs              125                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    48.504000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        48986                       # number of writebacks
system.cpu1.icache.writebacks::total            48986                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         4086                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         4086                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         4086                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         4086                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        48986                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        48986                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        48986                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        48986                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   3276614000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   3276614000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   3276614000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   3276614000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001779                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001779                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001779                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001779                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 66888.784551                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 66888.784551                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 66888.784551                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 66888.784551                       # average overall mshr miss latency
system.cpu1.icache.replacements                 48986                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     27486474                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       27486474                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        53072                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        53072                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   3586759999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   3586759999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     27539546                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     27539546                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001927                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001927                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 67582.906222                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 67582.906222                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         4086                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         4086                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        48986                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        48986                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   3276614000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   3276614000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001779                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001779                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 66888.784551                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 66888.784551                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 438584904500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           27724332                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            49018                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           565.594924                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         55128078                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        55128078                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 438584904500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     34123881                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        34123881                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     34123881                       # number of overall hits
system.cpu1.dcache.overall_hits::total       34123881                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     11823555                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      11823555                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     11823555                       # number of overall misses
system.cpu1.dcache.overall_misses::total     11823555                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1280976376168                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1280976376168                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1280976376168                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1280976376168                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     45947436                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     45947436                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     45947436                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     45947436                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.257328                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.257328                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.257328                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.257328                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 108341.051077                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 108341.051077                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 108341.051077                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 108341.051077                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    239213667                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        18690                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          3298554                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            196                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    72.520767                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    95.357143                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      7434632                       # number of writebacks
system.cpu1.dcache.writebacks::total          7434632                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      5021082                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      5021082                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      5021082                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      5021082                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      6802473                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      6802473                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      6802473                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      6802473                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 790911904728                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 790911904728                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 790911904728                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 790911904728                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.148049                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.148049                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.148049                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.148049                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 116268.290183                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 116268.290183                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 116268.290183                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 116268.290183                       # average overall mshr miss latency
system.cpu1.dcache.replacements               7434629                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     33056279                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       33056279                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     10496692                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     10496692                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1142549607500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1142549607500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     43552971                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     43552971                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.241010                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.241010                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 108848.540807                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 108848.540807                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4083255                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4083255                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      6413437                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      6413437                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 745715043500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 745715043500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.147256                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.147256                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 116273.854955                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 116273.854955                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1067602                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1067602                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1326863                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1326863                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 138426768668                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 138426768668                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2394465                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2394465                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.554138                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.554138                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 104326.346177                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 104326.346177                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       937827                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       937827                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       389036                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       389036                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  45196861228                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  45196861228                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.162473                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.162473                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 116176.552370                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 116176.552370                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1173793                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1173793                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         3818                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         3818                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     73057000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     73057000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1177611                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1177611                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.003242                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.003242                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 19134.887376                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 19134.887376                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          356                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          356                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         3462                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         3462                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     55936500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     55936500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.002940                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.002940                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 16157.279029                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16157.279029                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1166120                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1166120                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         7913                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         7913                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     84589000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     84589000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1174033                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1174033                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.006740                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.006740                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 10689.877417                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 10689.877417                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         7776                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         7776                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     77049000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     77049000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.006623                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.006623                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  9908.564815                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  9908.564815                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      3076000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      3076000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      2840000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      2840000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       205792                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         205792                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       671774                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       671774                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  68633033319                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  68633033319                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       877566                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       877566                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.765497                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.765497                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 102166.849743                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 102166.849743                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       671773                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       671773                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  67961248819                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  67961248819                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.765496                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.765496                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 101166.984709                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 101166.984709                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 438584904500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.608741                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           44159730                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          7471138                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.910710                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.608741                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.987773                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.987773                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        105824400                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       105824400                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 438584904500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          25848998                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           27                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12062455                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     23688072                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        68035401                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         34336567                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              23                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           27673                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         30064                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          57737                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          822                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          822                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4261203                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4261204                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        228723                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     25620304                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2881                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2881                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       260805                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     22325028                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       146958                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     22358883                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       140019                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     22307320                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       138372                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     22451777                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              90129162                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     11127360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    950126464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      6270208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    951591488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      5974144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    949448256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      5903872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    955576448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3836018240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       108336718                       # Total snoops (count)
system.tol2bus.snoopTraffic                 379125696                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        139878894                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.247272                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.543606                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              110223726     78.80%     78.80% # Request fanout histogram
system.tol2bus.snoop_fanout::1               26872136     19.21%     98.01% # Request fanout histogram
system.tol2bus.snoop_fanout::2                1200116      0.86%     98.87% # Request fanout histogram
system.tol2bus.snoop_fanout::3                1015913      0.73%     99.59% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 567003      0.41%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          139878894                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        63139114031                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             14.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       11213565613                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          71726210                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy       11286050367                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          70905213                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       11219130836                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         131535649                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       11239777568                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          75263099                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            34512                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
