m255
K3
13
cModel Technology
Z0 dC:\Users\bogda\OneDrive\Documents\GitHub\Code\Verilog\FACULTA\Lab 9
vfdivby3
!s100 h7PKaCNadMQJIQ1ejH0ja1
I52ckIom]P>cmP416T4iG21
VHJ=[mX9BM^OL9GA7D[fJ_1
Z1 w1606396467
Z2 8fdivby3.v
Z3 Ffdivby3.v
L0 1
Z4 OV;L;6.5b;42
r1
!s85 0
31
!s101 -O0
o-O0
vfdivby3_tb
!s100 =?R[X1QAV5<o3<`4`b35c1
I2QljAQ5CW0C;`o@RA49C33
V3mLiTb?EdoCQX9bQQ`5<I1
R1
R2
R3
L0 35
R4
r1
!s85 0
31
!s101 -O0
o-O0
