#-----------------------------------------------------------
# Vivado v2020.1.1 (64-bit)
# SW Build 2960000 on Wed Aug  5 22:57:21 MDT 2020
# IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
# Start of session at: Thu Mar 25 15:04:39 2021
# Process ID: 26548
# Current directory: /tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.runs/zcu104_base_pyr_dense_optical_flow_accel_1_0_synth_1
# Command line: vivado -log zcu104_base_pyr_dense_optical_flow_accel_1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source zcu104_base_pyr_dense_optical_flow_accel_1_0.tcl
# Log file: /tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.runs/zcu104_base_pyr_dense_optical_flow_accel_1_0_synth_1/zcu104_base_pyr_dense_optical_flow_accel_1_0.vds
# Journal file: /tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.runs/zcu104_base_pyr_dense_optical_flow_accel_1_0_synth_1/vivado.jou
#-----------------------------------------------------------
source zcu104_base_pyr_dense_optical_flow_accel_1_0.tcl -notrace
INFO: Dispatch client connection id - 41279
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/int/xo/ip_repo/xilinx_com_hls_cornerupdate_accel_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/int/xo/ip_repo/xilinx_com_hls_pyr_down_accel_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/int/xo/ip_repo/xilinx_com_hls_pyr_dense_optical_flow_accel_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/int/xo/ip_repo/xilinx_com_hls_cornerTracker_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2020.1/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2020.1/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2162.422 ; gain = 0.000 ; free physical = 4143 ; free virtual = 18088
Command: synth_design -top zcu104_base_pyr_dense_optical_flow_accel_1_0 -part xczu7ev-ffvc1156-2-e -directive sdx_optimization_effort_high -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26788
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2799.727 ; gain = 15.902 ; free physical = 1444 ; free virtual = 12947
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'zcu104_base_pyr_dense_optical_flow_accel_1_0' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_pyr_dense_optical_flow_accel_1_0/synth/zcu104_base_pyr_dense_optical_flow_accel_1_0.v:61]
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel.v:12]
	Parameter C_S_AXI_CONTROL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM1_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM1_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_GMEM1_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM1_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM1_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM1_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM1_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM1_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM1_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM1_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM1_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM2_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM2_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_GMEM2_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM2_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM2_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM2_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM2_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM2_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM2_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM2_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM2_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_GMEM3_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM3_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_GMEM3_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM3_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM3_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM3_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM3_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM3_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM3_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM3_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM3_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_GMEM4_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM4_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_GMEM4_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM4_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM4_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM4_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM4_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM4_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM4_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM4_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM4_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_S_AXI_CONTROL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_GMEM1_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_GMEM2_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_GMEM3_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_GMEM4_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_control_s_axi' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_control_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 8'b00000000 
	Parameter ADDR_GIE bound to: 8'b00000100 
	Parameter ADDR_IER bound to: 8'b00001000 
	Parameter ADDR_ISR bound to: 8'b00001100 
	Parameter ADDR_P_CURRENT_IMG_DATA_0 bound to: 8'b00010000 
	Parameter ADDR_P_CURRENT_IMG_DATA_1 bound to: 8'b00010100 
	Parameter ADDR_P_CURRENT_IMG_CTRL bound to: 8'b00011000 
	Parameter ADDR_P_NEXT_IMAGE_DATA_0 bound to: 8'b00011100 
	Parameter ADDR_P_NEXT_IMAGE_DATA_1 bound to: 8'b00100000 
	Parameter ADDR_P_NEXT_IMAGE_CTRL bound to: 8'b00100100 
	Parameter ADDR_P_STREAMFLOWIN_DATA_0 bound to: 8'b00101000 
	Parameter ADDR_P_STREAMFLOWIN_DATA_1 bound to: 8'b00101100 
	Parameter ADDR_P_STREAMFLOWIN_CTRL bound to: 8'b00110000 
	Parameter ADDR_P_STREAMFLOWOUT_DATA_0 bound to: 8'b00110100 
	Parameter ADDR_P_STREAMFLOWOUT_DATA_1 bound to: 8'b00111000 
	Parameter ADDR_P_STREAMFLOWOUT_CTRL bound to: 8'b00111100 
	Parameter ADDR_LEVEL_DATA_0 bound to: 8'b01000000 
	Parameter ADDR_LEVEL_CTRL bound to: 8'b01000100 
	Parameter ADDR_SCALE_UP_FLAG_DATA_0 bound to: 8'b01001000 
	Parameter ADDR_SCALE_UP_FLAG_CTRL bound to: 8'b01001100 
	Parameter ADDR_SCALE_IN_DATA_0 bound to: 8'b01010000 
	Parameter ADDR_SCALE_IN_CTRL bound to: 8'b01010100 
	Parameter ADDR_INIT_FLAG_DATA_0 bound to: 8'b01011000 
	Parameter ADDR_INIT_FLAG_CTRL bound to: 8'b01011100 
	Parameter ADDR_CUR_IMG_ROWS_DATA_0 bound to: 8'b01100000 
	Parameter ADDR_CUR_IMG_ROWS_CTRL bound to: 8'b01100100 
	Parameter ADDR_CUR_IMG_COLS_DATA_0 bound to: 8'b01101000 
	Parameter ADDR_CUR_IMG_COLS_CTRL bound to: 8'b01101100 
	Parameter ADDR_NEXT_IMG_ROWS_DATA_0 bound to: 8'b01110000 
	Parameter ADDR_NEXT_IMG_ROWS_CTRL bound to: 8'b01110100 
	Parameter ADDR_NEXT_IMG_COLS_DATA_0 bound to: 8'b01111000 
	Parameter ADDR_NEXT_IMG_COLS_CTRL bound to: 8'b01111100 
	Parameter ADDR_FLOW_ROWS_DATA_0 bound to: 8'b10000000 
	Parameter ADDR_FLOW_ROWS_CTRL bound to: 8'b10000100 
	Parameter ADDR_FLOW_COLS_DATA_0 bound to: 8'b10001000 
	Parameter ADDR_FLOW_COLS_CTRL bound to: 8'b10001100 
	Parameter ADDR_FLOW_ITER_ROWS_DATA_0 bound to: 8'b10010000 
	Parameter ADDR_FLOW_ITER_ROWS_CTRL bound to: 8'b10010100 
	Parameter ADDR_FLOW_ITER_COLS_DATA_0 bound to: 8'b10011000 
	Parameter ADDR_FLOW_ITER_COLS_CTRL bound to: 8'b10011100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 8 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_control_s_axi.v:312]
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_control_s_axi' (1#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_control_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_gmem1_m_axi' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem1_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_gmem1_m_axi_throttl' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem1_m_axi.v:710]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_gmem1_m_axi_reg_slice' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem1_m_axi.v:314]
	Parameter N bound to: 72 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_gmem1_m_axi_reg_slice' (2#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem1_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_gmem1_m_axi_fifo' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem1_m_axi.v:418]
	Parameter DATA_BITS bound to: 72 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_gmem1_m_axi_fifo' (3#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem1_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_gmem1_m_axi_fifo__parameterized0' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem1_m_axi.v:418]
	Parameter DATA_BITS bound to: 37 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_gmem1_m_axi_fifo__parameterized0' (3#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem1_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_gmem1_m_axi_throttl' (4#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem1_m_axi.v:710]
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_gmem1_m_axi_write' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem1_m_axi.v:1729]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_gmem1_m_axi_fifo__parameterized1' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem1_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_gmem1_m_axi_fifo__parameterized1' (4#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem1_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_gmem1_m_axi_reg_slice__parameterized0' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem1_m_axi.v:314]
	Parameter N bound to: 96 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_gmem1_m_axi_reg_slice__parameterized0' (4#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem1_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_gmem1_m_axi_fifo__parameterized2' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem1_m_axi.v:418]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_gmem1_m_axi_fifo__parameterized2' (4#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem1_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_gmem1_m_axi_buffer' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem1_m_axi.v:529]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_gmem1_m_axi_buffer' (5#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem1_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_gmem1_m_axi_fifo__parameterized3' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem1_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_gmem1_m_axi_fifo__parameterized3' (5#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem1_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_gmem1_m_axi_fifo__parameterized4' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem1_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_gmem1_m_axi_fifo__parameterized4' (5#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem1_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_gmem1_m_axi_write' (6#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem1_m_axi.v:1729]
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_gmem1_m_axi_read' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem1_m_axi.v:932]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_gmem1_m_axi_buffer__parameterized0' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem1_m_axi.v:529]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_gmem1_m_axi_buffer__parameterized0' (6#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem1_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_gmem1_m_axi_reg_slice__parameterized1' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem1_m_axi.v:314]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_gmem1_m_axi_reg_slice__parameterized1' (6#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem1_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_gmem1_m_axi_read' (7#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem1_m_axi.v:932]
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_gmem1_m_axi' (8#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem1_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_gmem2_m_axi' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem2_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_gmem2_m_axi_throttl' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem2_m_axi.v:710]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_gmem2_m_axi_reg_slice' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem2_m_axi.v:314]
	Parameter N bound to: 72 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_gmem2_m_axi_reg_slice' (9#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem2_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_gmem2_m_axi_fifo' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem2_m_axi.v:418]
	Parameter DATA_BITS bound to: 72 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_gmem2_m_axi_fifo' (10#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem2_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_gmem2_m_axi_fifo__parameterized0' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem2_m_axi.v:418]
	Parameter DATA_BITS bound to: 37 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_gmem2_m_axi_fifo__parameterized0' (10#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem2_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_gmem2_m_axi_throttl' (11#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem2_m_axi.v:710]
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_gmem2_m_axi_write' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem2_m_axi.v:1729]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_gmem2_m_axi_fifo__parameterized1' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem2_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_gmem2_m_axi_fifo__parameterized1' (11#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem2_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_gmem2_m_axi_reg_slice__parameterized0' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem2_m_axi.v:314]
	Parameter N bound to: 96 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_gmem2_m_axi_reg_slice__parameterized0' (11#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem2_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_gmem2_m_axi_fifo__parameterized2' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem2_m_axi.v:418]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_gmem2_m_axi_fifo__parameterized2' (11#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem2_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_gmem2_m_axi_buffer' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem2_m_axi.v:529]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_gmem2_m_axi_buffer' (12#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem2_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_gmem2_m_axi_fifo__parameterized3' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem2_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_gmem2_m_axi_fifo__parameterized3' (12#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem2_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_gmem2_m_axi_fifo__parameterized4' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem2_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_gmem2_m_axi_fifo__parameterized4' (12#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem2_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_gmem2_m_axi_write' (13#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem2_m_axi.v:1729]
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_gmem2_m_axi_read' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem2_m_axi.v:932]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_gmem2_m_axi_buffer__parameterized0' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem2_m_axi.v:529]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_gmem2_m_axi_buffer__parameterized0' (13#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem2_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_gmem2_m_axi_reg_slice__parameterized1' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem2_m_axi.v:314]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_gmem2_m_axi_reg_slice__parameterized1' (13#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem2_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_gmem2_m_axi_read' (14#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem2_m_axi.v:932]
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_gmem2_m_axi' (15#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem2_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_gmem3_m_axi' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem3_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_gmem3_m_axi_throttl' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem3_m_axi.v:710]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_gmem3_m_axi_reg_slice' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem3_m_axi.v:314]
	Parameter N bound to: 72 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_gmem3_m_axi_reg_slice' (16#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem3_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_gmem3_m_axi_fifo' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem3_m_axi.v:418]
	Parameter DATA_BITS bound to: 72 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_gmem3_m_axi_fifo' (17#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem3_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_gmem3_m_axi_fifo__parameterized0' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem3_m_axi.v:418]
	Parameter DATA_BITS bound to: 37 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_gmem3_m_axi_fifo__parameterized0' (17#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem3_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_gmem3_m_axi_throttl' (18#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem3_m_axi.v:710]
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_gmem3_m_axi_write' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem3_m_axi.v:1729]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_gmem3_m_axi_fifo__parameterized1' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem3_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_gmem3_m_axi_fifo__parameterized1' (18#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem3_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_gmem3_m_axi_reg_slice__parameterized0' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem3_m_axi.v:314]
	Parameter N bound to: 96 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_gmem3_m_axi_reg_slice__parameterized0' (18#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem3_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_gmem3_m_axi_fifo__parameterized2' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem3_m_axi.v:418]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_gmem3_m_axi_fifo__parameterized2' (18#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem3_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_gmem3_m_axi_buffer' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem3_m_axi.v:529]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_gmem3_m_axi_buffer' (19#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem3_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_gmem3_m_axi_fifo__parameterized3' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem3_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_gmem3_m_axi_fifo__parameterized3' (19#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem3_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_gmem3_m_axi_fifo__parameterized4' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem3_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_gmem3_m_axi_fifo__parameterized4' (19#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem3_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_gmem3_m_axi_write' (20#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem3_m_axi.v:1729]
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_gmem3_m_axi_read' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem3_m_axi.v:932]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_gmem3_m_axi_buffer__parameterized0' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem3_m_axi.v:529]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_gmem3_m_axi_buffer__parameterized0' (20#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem3_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_gmem3_m_axi_reg_slice__parameterized1' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem3_m_axi.v:314]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_gmem3_m_axi_reg_slice__parameterized1' (20#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem3_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_gmem3_m_axi_read' (21#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem3_m_axi.v:932]
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_gmem3_m_axi' (22#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem3_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_gmem4_m_axi' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem4_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_gmem4_m_axi_throttl' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem4_m_axi.v:710]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_gmem4_m_axi_reg_slice' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem4_m_axi.v:314]
	Parameter N bound to: 72 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_gmem4_m_axi_reg_slice' (23#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem4_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_gmem4_m_axi_fifo' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem4_m_axi.v:418]
	Parameter DATA_BITS bound to: 72 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_gmem4_m_axi_fifo' (24#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem4_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_gmem4_m_axi_fifo__parameterized0' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem4_m_axi.v:418]
	Parameter DATA_BITS bound to: 37 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_gmem4_m_axi_fifo__parameterized0' (24#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem4_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_gmem4_m_axi_throttl' (25#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem4_m_axi.v:710]
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_gmem4_m_axi_write' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem4_m_axi.v:1729]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_gmem4_m_axi_fifo__parameterized1' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem4_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_gmem4_m_axi_fifo__parameterized1' (25#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem4_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_gmem4_m_axi_reg_slice__parameterized0' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem4_m_axi.v:314]
	Parameter N bound to: 96 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_gmem4_m_axi_reg_slice__parameterized0' (25#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem4_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_gmem4_m_axi_fifo__parameterized2' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem4_m_axi.v:418]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_gmem4_m_axi_fifo__parameterized2' (25#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem4_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_gmem4_m_axi_buffer' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem4_m_axi.v:529]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_gmem4_m_axi_buffer' (26#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem4_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_gmem4_m_axi_fifo__parameterized3' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem4_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_gmem4_m_axi_fifo__parameterized3' (26#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem4_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_gmem4_m_axi_fifo__parameterized4' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem4_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_gmem4_m_axi_fifo__parameterized4' (26#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem4_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_gmem4_m_axi_write' (27#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem4_m_axi.v:1729]
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_gmem4_m_axi_read' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem4_m_axi.v:932]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_gmem4_m_axi_buffer__parameterized0' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem4_m_axi.v:529]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_gmem4_m_axi_buffer__parameterized0' (27#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem4_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_gmem4_m_axi_reg_slice__parameterized1' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem4_m_axi.v:314]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_gmem4_m_axi_reg_slice__parameterized1' (27#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem4_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_gmem4_m_axi_read' (28#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem4_m_axi.v:932]
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_gmem4_m_axi' (29#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_gmem4_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_Block_split2_proc66' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_Block_split2_proc66.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_Block_split2_proc66' (30#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_Block_split2_proc66.v:10]
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_Array2xfMat_32_0_1080_1920_1_25' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_Array2xfMat_32_0_1080_1920_1_25.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_Axi2Mat_1' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_Axi2Mat_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_Axi2Mat_1_entry3' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_Axi2Mat_1_entry3.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_Axi2Mat_1_entry3' (31#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_Axi2Mat_1_entry3.v:10]
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_Axi2Mat_entry36' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_Axi2Mat_entry36.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_Axi2Mat_entry36' (32#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_Axi2Mat_entry36.v:10]
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_last_blk_pxl_width' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_last_blk_pxl_width.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_last_blk_pxl_width' (33#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_last_blk_pxl_width.v:10]
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_addrbound_1' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_addrbound_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_mul_22s_22s_22_1_1' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_mul_22s_22s_22_1_1.v:16]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 22 - type: integer 
	Parameter din1_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_mul_22s_22s_22_1_1_Multiplier_0' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_mul_22s_22s_22_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_mul_22s_22s_22_1_1_Multiplier_0' (34#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_mul_22s_22s_22_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_mul_22s_22s_22_1_1' (35#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_mul_22s_22s_22_1_1.v:16]
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_addrbound_1' (36#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_addrbound_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_Axi2Mat_Block_split37_proc' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_Axi2Mat_Block_split37_proc.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_Axi2Mat_Block_split37_proc' (37#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_Axi2Mat_Block_split37_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_Axi2AxiStream_1' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_Axi2AxiStream_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 73'b0000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 73'b0000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 73'b0000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 73'b0000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 73'b0000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 73'b0000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 73'b0000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 73'b0000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 73'b0000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 73'b0000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 73'b0000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 73'b0000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 73'b0000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 73'b0000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 73'b0000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 73'b0000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 73'b0000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 73'b0000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 73'b0000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 73'b0000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 73'b0000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 73'b0000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 73'b0000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 73'b0000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 73'b0000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 73'b0000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 73'b0000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 73'b0000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 73'b0000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 73'b0000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 73'b0000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 73'b0000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 73'b0000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 73'b0000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 73'b0000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 73'b0000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 73'b0000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 73'b0000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 73'b0000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 73'b0000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 73'b0000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 73'b0000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 73'b0000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 73'b0000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 73'b0000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 73'b0000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 73'b0000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 73'b0000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 73'b0000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 73'b0000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 73'b0000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 73'b0000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 73'b0000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 73'b0000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 73'b0000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 73'b0000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 73'b0000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 73'b0000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 73'b0000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 73'b0000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 73'b0000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 73'b0000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 73'b0000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 73'b0000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 73'b0000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 73'b0000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 73'b0000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 73'b0000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 73'b0000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 73'b0001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state71 bound to: 73'b0010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 73'b0100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state75 bound to: 73'b1000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_Axi2AxiStream_1' (38#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_Axi2AxiStream_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_AxiStream2MatStream_1' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_AxiStream2MatStream_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1.v:16]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1' (39#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1' (40#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1.v:16]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_AxiStream2MatStream_1.v:638]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_AxiStream2MatStream_1.v:670]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_AxiStream2MatStream_1.v:672]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_AxiStream2MatStream_1.v:678]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_AxiStream2MatStream_1.v:680]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_AxiStream2MatStream_1.v:682]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_AxiStream2MatStream_1.v:684]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_AxiStream2MatStream_1.v:686]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_AxiStream2MatStream_1.v:688]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_AxiStream2MatStream_1.v:690]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_AxiStream2MatStream_1.v:692]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_AxiStream2MatStream_1.v:694]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_AxiStream2MatStream_1.v:696]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_AxiStream2MatStream_1.v:698]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_AxiStream2MatStream_1.v:790]
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_AxiStream2MatStream_1' (41#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_AxiStream2MatStream_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_fifo_w64_d2_S' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_fifo_w64_d2_S.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_fifo_w64_d2_S_shiftReg' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_fifo_w64_d2_S.v:8]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_fifo_w64_d2_S_shiftReg' (42#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_fifo_w64_d2_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_fifo_w64_d2_S' (43#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_fifo_w64_d2_S.v:42]
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_fifo_w32_d2_S' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_fifo_w32_d2_S.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_fifo_w32_d2_S_shiftReg' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_fifo_w32_d2_S.v:8]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_fifo_w32_d2_S_shiftReg' (44#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_fifo_w32_d2_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_fifo_w32_d2_S' (45#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_fifo_w32_d2_S.v:42]
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_fifo_w64_d4_S' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_fifo_w64_d4_S.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_fifo_w64_d4_S_shiftReg' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_fifo_w64_d4_S.v:8]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_fifo_w64_d4_S_shiftReg' (46#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_fifo_w64_d4_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_fifo_w64_d4_S' (47#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_fifo_w64_d4_S.v:42]
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_fifo_w4_d6_S' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_fifo_w4_d6_S.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0110 
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_fifo_w4_d6_S_shiftReg' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_fifo_w4_d6_S.v:8]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0110 
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_fifo_w4_d6_S_shiftReg' (48#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_fifo_w4_d6_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_fifo_w4_d6_S' (49#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_fifo_w4_d6_S.v:42]
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_fifo_w20_d2_S' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_fifo_w20_d2_S.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 20 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_fifo_w20_d2_S_shiftReg' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_fifo_w20_d2_S.v:8]
	Parameter DATA_WIDTH bound to: 20 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_fifo_w20_d2_S_shiftReg' (50#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_fifo_w20_d2_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_fifo_w20_d2_S' (51#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_fifo_w20_d2_S.v:42]
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_fifo_w32_d4_S' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_fifo_w32_d4_S.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_fifo_w32_d4_S_shiftReg' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_fifo_w32_d4_S.v:8]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_fifo_w32_d4_S_shiftReg' (52#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_fifo_w32_d4_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_fifo_w32_d4_S' (53#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_fifo_w32_d4_S.v:42]
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_start_for_Axi2Mat_entry36_U0' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_start_for_Axi2Mat_entry36_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_start_for_Axi2Mat_entry36_U0_shiftReg' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_start_for_Axi2Mat_entry36_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_start_for_Axi2Mat_entry36_U0_shiftReg' (54#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_start_for_Axi2Mat_entry36_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_start_for_Axi2Mat_entry36_U0' (55#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_start_for_Axi2Mat_entry36_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_start_for_addrbound_1_U0' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_start_for_addrbound_1_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_start_for_addrbound_1_U0_shiftReg' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_start_for_addrbound_1_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_start_for_addrbound_1_U0_shiftReg' (56#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_start_for_addrbound_1_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_start_for_addrbound_1_U0' (57#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_start_for_addrbound_1_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_start_for_AxiStream2MatStream_1_U0' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_start_for_AxiStream2MatStream_1_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0110 
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_start_for_AxiStream2MatStream_1_U0_shiftReg' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_start_for_AxiStream2MatStream_1_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0110 
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_start_for_AxiStream2MatStream_1_U0_shiftReg' (58#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_start_for_AxiStream2MatStream_1_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_start_for_AxiStream2MatStream_1_U0' (59#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_start_for_AxiStream2MatStream_1_U0.v:42]
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_Axi2Mat_1' (60#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_Axi2Mat_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_Array2xfMat_32_0_1080_1920_1_25' (61#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_Array2xfMat_32_0_1080_1920_1_25.v:10]
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_Array2xfMat_32_0_1080_1920_1_s' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_Array2xfMat_32_0_1080_1920_1_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_Array2xfMat_32_0_1080_1920_1_s' (62#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_Array2xfMat_32_0_1080_1920_1_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_Array2xfMat_32_3_1080_1920_1_s' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_Array2xfMat_32_3_1080_1920_1_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_Axi2Mat' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_Axi2Mat.v:10]
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_Axi2Mat_entry6' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_Axi2Mat_entry6.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_Axi2Mat_entry6' (63#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_Axi2Mat_entry6.v:10]
INFO: [Synth 8-6157] synthesizing module 'pyr_dense_optical_flow_accel_Axi2Mat_entry42' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_Axi2Mat_entry42.v:10]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_Axi2Mat_entry42' (64#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_Axi2Mat_entry42.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_last_blk_pxl_width21' (65#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_last_blk_pxl_width21.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_addrbound22' (66#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_addrbound22.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_Axi2Mat_Block_split15_proc' (67#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_Axi2Mat_Block_split15_proc.v:10]
	Parameter ap_ST_fsm_state1 bound to: 73'b0000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 73'b0000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 73'b0000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 73'b0000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 73'b0000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 73'b0000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 73'b0000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 73'b0000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 73'b0000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 73'b0000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 73'b0000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 73'b0000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 73'b0000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 73'b0000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 73'b0000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 73'b0000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 73'b0000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 73'b0000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 73'b0000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 73'b0000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 73'b0000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 73'b0000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 73'b0000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 73'b0000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 73'b0000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 73'b0000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 73'b0000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 73'b0000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 73'b0000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 73'b0000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 73'b0000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 73'b0000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 73'b0000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 73'b0000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 73'b0000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 73'b0000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 73'b0000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 73'b0000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 73'b0000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 73'b0000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 73'b0000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 73'b0000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 73'b0000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 73'b0000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 73'b0000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 73'b0000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 73'b0000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 73'b0000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 73'b0000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 73'b0000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 73'b0000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 73'b0000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 73'b0000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 73'b0000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 73'b0000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 73'b0000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 73'b0000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 73'b0000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 73'b0000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 73'b0000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 73'b0000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 73'b0000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 73'b0000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 73'b0000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 73'b0000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 73'b0000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 73'b0000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 73'b0000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 73'b0000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 73'b0001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state71 bound to: 73'b0010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 73'b0100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state75 bound to: 73'b1000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'pyr_dense_optical_flow_accel_Axi2AxiStream' (68#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_Axi2AxiStream.v:10]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_AxiStream2MatStream.v:633]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_AxiStream2MatStream.v:661]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_AxiStream2MatStream.v:663]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_AxiStream2MatStream.v:669]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_AxiStream2MatStream.v:671]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_AxiStream2MatStream.v:673]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_AxiStream2MatStream.v:675]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_AxiStream2MatStream.v:677]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_AxiStream2MatStream.v:679]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_AxiStream2MatStream.v:681]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_AxiStream2MatStream.v:683]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_AxiStream2MatStream.v:685]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_AxiStream2MatStream.v:687]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_AxiStream2MatStream.v:689]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_AxiStream2MatStream.v:783]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0110 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0110 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 22 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 22 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0110 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0110 
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state5 bound to: 4'b1000 
	Parameter ap_ST_fsm_state1 bound to: 11'b00000000001 
	Parameter ap_ST_fsm_state2 bound to: 11'b00000000010 
	Parameter ap_ST_fsm_state3 bound to: 11'b00000000100 
	Parameter ap_ST_fsm_state4 bound to: 11'b00000001000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 11'b00000010000 
	Parameter ap_ST_fsm_state7 bound to: 11'b00000100000 
	Parameter ap_ST_fsm_state8 bound to: 11'b00001000000 
	Parameter ap_ST_fsm_state9 bound to: 11'b00010000000 
	Parameter ap_ST_fsm_state10 bound to: 11'b00100000000 
	Parameter ap_ST_fsm_state11 bound to: 11'b01000000000 
	Parameter ap_ST_fsm_state12 bound to: 11'b10000000000 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 1920 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1920 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 1920 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1920 - type: integer 
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_state2 bound to: 6'b000010 
	Parameter ap_ST_fsm_state3 bound to: 6'b000100 
	Parameter ap_ST_fsm_state4 bound to: 6'b001000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 6'b010000 
	Parameter ap_ST_fsm_state14 bound to: 6'b100000 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 36 - type: integer 
	Parameter din1_WIDTH bound to: 36 - type: integer 
	Parameter dout_WIDTH bound to: 71 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 20 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 17 - type: integer 
	Parameter din1_WIDTH bound to: 17 - type: integer 
	Parameter dout_WIDTH bound to: 34 - type: integer 
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_state2 bound to: 6'b000010 
	Parameter ap_ST_fsm_state3 bound to: 6'b000100 
	Parameter ap_ST_fsm_state4 bound to: 6'b001000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 6'b010000 
	Parameter ap_ST_fsm_state7 bound to: 6'b100000 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 17 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 33 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pyr_dense_optical_flow_accel_ap_fpext_0_no_dsp_32' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/ip/pyr_dense_optical_flow_accel_ap_fpext_0_no_dsp_32.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_PART bound to: xczu7ev-ffvc1156-2-e - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_10' declared at '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/248c/hdl/floating_point_v7_1_rfs.vhd:94738' bound to instance 'U0' of component 'floating_point_v7_1_10' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/ip/pyr_dense_optical_flow_accel_ap_fpext_0_no_dsp_32.vhd:200]
INFO: [Synth 8-256] done synthesizing module 'pyr_dense_optical_flow_accel_ap_fpext_0_no_dsp_32' (120#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/ip/pyr_dense_optical_flow_accel_ap_fpext_0_no_dsp_32.vhd:68]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23.v:1267]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23.v:1269]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23.v:1271]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23.v:1273]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23.v:1275]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23.v:1277]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23.v:1279]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23.v:1285]
	Parameter ap_ST_fsm_state1 bound to: 11'b00000000001 
	Parameter ap_ST_fsm_state2 bound to: 11'b00000000010 
	Parameter ap_ST_fsm_state3 bound to: 11'b00000000100 
	Parameter ap_ST_fsm_state4 bound to: 11'b00000001000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 11'b00000010000 
	Parameter ap_ST_fsm_state7 bound to: 11'b00000100000 
	Parameter ap_ST_fsm_state8 bound to: 11'b00001000000 
	Parameter ap_ST_fsm_state9 bound to: 11'b00010000000 
	Parameter ap_ST_fsm_state10 bound to: 11'b00100000000 
	Parameter ap_ST_fsm_state11 bound to: 11'b01000000000 
	Parameter ap_ST_fsm_state12 bound to: 11'b10000000000 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 1920 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1920 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 1920 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1920 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_s.v:1213]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_s.v:1215]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_s.v:1217]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_s.v:1219]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_s.v:1221]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_s.v:1223]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_s.v:1225]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_s.v:1231]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 5'b01000 
	Parameter ap_ST_fsm_state11 bound to: 5'b10000 
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 1920 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1920 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 1920 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1920 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 1920 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1920 - type: integer 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 8 - type: integer 
	Parameter din4_WIDTH bound to: 8 - type: integer 
	Parameter din5_WIDTH bound to: 8 - type: integer 
	Parameter din6_WIDTH bound to: 8 - type: integer 
	Parameter din7_WIDTH bound to: 8 - type: integer 
	Parameter din8_WIDTH bound to: 8 - type: integer 
	Parameter din9_WIDTH bound to: 8 - type: integer 
	Parameter din10_WIDTH bound to: 8 - type: integer 
	Parameter din11_WIDTH bound to: 8 - type: integer 
	Parameter din12_WIDTH bound to: 8 - type: integer 
	Parameter din13_WIDTH bound to: 8 - type: integer 
	Parameter din14_WIDTH bound to: 8 - type: integer 
	Parameter din15_WIDTH bound to: 8 - type: integer 
	Parameter din16_WIDTH bound to: 8 - type: integer 
	Parameter din17_WIDTH bound to: 8 - type: integer 
	Parameter din18_WIDTH bound to: 8 - type: integer 
	Parameter din19_WIDTH bound to: 8 - type: integer 
	Parameter din20_WIDTH bound to: 8 - type: integer 
	Parameter din21_WIDTH bound to: 8 - type: integer 
	Parameter din22_WIDTH bound to: 8 - type: integer 
	Parameter din23_WIDTH bound to: 8 - type: integer 
	Parameter din24_WIDTH bound to: 8 - type: integer 
	Parameter din25_WIDTH bound to: 8 - type: integer 
	Parameter din26_WIDTH bound to: 8 - type: integer 
	Parameter din27_WIDTH bound to: 8 - type: integer 
	Parameter din28_WIDTH bound to: 8 - type: integer 
	Parameter din29_WIDTH bound to: 8 - type: integer 
	Parameter din30_WIDTH bound to: 8 - type: integer 
	Parameter din31_WIDTH bound to: 8 - type: integer 
	Parameter din32_WIDTH bound to: 8 - type: integer 
	Parameter din33_WIDTH bound to: 8 - type: integer 
	Parameter din34_WIDTH bound to: 8 - type: integer 
	Parameter din35_WIDTH bound to: 8 - type: integer 
	Parameter din36_WIDTH bound to: 8 - type: integer 
	Parameter din37_WIDTH bound to: 8 - type: integer 
	Parameter din38_WIDTH bound to: 8 - type: integer 
	Parameter din39_WIDTH bound to: 8 - type: integer 
	Parameter din40_WIDTH bound to: 8 - type: integer 
	Parameter din41_WIDTH bound to: 8 - type: integer 
	Parameter din42_WIDTH bound to: 8 - type: integer 
	Parameter din43_WIDTH bound to: 8 - type: integer 
	Parameter din44_WIDTH bound to: 8 - type: integer 
	Parameter din45_WIDTH bound to: 8 - type: integer 
	Parameter din46_WIDTH bound to: 8 - type: integer 
	Parameter din47_WIDTH bound to: 8 - type: integer 
	Parameter din48_WIDTH bound to: 8 - type: integer 
	Parameter din49_WIDTH bound to: 8 - type: integer 
	Parameter din50_WIDTH bound to: 8 - type: integer 
	Parameter din51_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s.v:3414]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s.v:3416]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s.v:3420]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s.v:3428]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s.v:3440]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s.v:3620]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s.v:3622]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s.v:3624]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s.v:3626]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s.v:3676]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_s.v:6135]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_s.v:6261]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_s.v:6279]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_s.v:6281]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_s.v:6283]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_state2 bound to: 7'b0000010 
	Parameter ap_ST_fsm_state3 bound to: 7'b0000100 
	Parameter ap_ST_fsm_state4 bound to: 7'b0001000 
	Parameter ap_ST_fsm_state5 bound to: 7'b0010000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state13 bound to: 7'b1000000 
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 1925 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1925 - type: integer 
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 1925 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1925 - type: integer 
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 1925 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1925 - type: integer 
	Parameter DataWidth bound to: 27 - type: integer 
	Parameter AddressRange bound to: 1925 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
	Parameter DWIDTH bound to: 27 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1925 - type: integer 
	Parameter DataWidth bound to: 34 - type: integer 
	Parameter AddressRange bound to: 1925 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
	Parameter DWIDTH bound to: 34 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1925 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 17 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 17 - type: integer 
	Parameter din2_WIDTH bound to: 26 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_s.v:4126]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_s.v:4128]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_s.v:4130]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_s.v:4132]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_s.v:4134]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_s.v:4136]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_s.v:4138]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_s.v:4140]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_s.v:4142]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_s.v:4144]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_s.v:4146]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_s.v:4148]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_s.v:4150]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state87 bound to: 4'b1000 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pyr_dense_optical_flow_accel_ap_fsub_4_full_dsp_32' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/ip/pyr_dense_optical_flow_accel_ap_fsub_4_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_PART bound to: xczu7ev-ffvc1156-2-e - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 1 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_10' declared at '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/248c/hdl/floating_point_v7_1_rfs.vhd:94738' bound to instance 'U0' of component 'floating_point_v7_1_10' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/ip/pyr_dense_optical_flow_accel_ap_fsub_4_full_dsp_32.vhd:211]
INFO: [Synth 8-256] done synthesizing module 'pyr_dense_optical_flow_accel_ap_fsub_4_full_dsp_32' (167#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/ip/pyr_dense_optical_flow_accel_ap_fsub_4_full_dsp_32.vhd:72]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pyr_dense_optical_flow_accel_ap_fmul_2_max_dsp_32' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/ip/pyr_dense_optical_flow_accel_ap_fmul_2_max_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_PART bound to: xczu7ev-ffvc1156-2-e - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_10' declared at '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/248c/hdl/floating_point_v7_1_rfs.vhd:94738' bound to instance 'U0' of component 'floating_point_v7_1_10' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/ip/pyr_dense_optical_flow_accel_ap_fmul_2_max_dsp_32.vhd:211]
INFO: [Synth 8-256] done synthesizing module 'pyr_dense_optical_flow_accel_ap_fmul_2_max_dsp_32' (176#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/ip/pyr_dense_optical_flow_accel_ap_fmul_2_max_dsp_32.vhd:72]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
	Parameter AP_OEQ bound to: 5'b00001 
	Parameter AP_OGT bound to: 5'b00010 
	Parameter AP_OGE bound to: 5'b00011 
	Parameter AP_OLT bound to: 5'b00100 
	Parameter AP_OLE bound to: 5'b00101 
	Parameter AP_ONE bound to: 5'b00110 
	Parameter AP_UNO bound to: 5'b01000 
	Parameter OP_EQ bound to: 8'b00010100 
	Parameter OP_GT bound to: 8'b00100100 
	Parameter OP_GE bound to: 8'b00110100 
	Parameter OP_LT bound to: 8'b00001100 
	Parameter OP_LE bound to: 8'b00011100 
	Parameter OP_NE bound to: 8'b00101100 
	Parameter OP_UO bound to: 8'b00000100 
INFO: [Synth 8-638] synthesizing module 'pyr_dense_optical_flow_accel_ap_fcmp_0_no_dsp_32' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/ip/pyr_dense_optical_flow_accel_ap_fcmp_0_no_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_PART bound to: xczu7ev-ffvc1156-2-e - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 1 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_10' declared at '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/248c/hdl/floating_point_v7_1_rfs.vhd:94738' bound to instance 'U0' of component 'floating_point_v7_1_10' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/ip/pyr_dense_optical_flow_accel_ap_fcmp_0_no_dsp_32.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'pyr_dense_optical_flow_accel_ap_fcmp_0_no_dsp_32' (181#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/ip/pyr_dense_optical_flow_accel_ap_fcmp_0_no_dsp_32.vhd:72]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 12 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pyr_dense_optical_flow_accel_ap_fsqrt_10_no_dsp_32' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/ip/pyr_dense_optical_flow_accel_ap_fsqrt_10_no_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_PART bound to: xczu7ev-ffvc1156-2-e - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 1 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 10 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_10' declared at '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/248c/hdl/floating_point_v7_1_rfs.vhd:94738' bound to instance 'U0' of component 'floating_point_v7_1_10' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/ip/pyr_dense_optical_flow_accel_ap_fsqrt_10_no_dsp_32.vhd:206]
INFO: [Synth 8-256] done synthesizing module 'pyr_dense_optical_flow_accel_ap_fsqrt_10_no_dsp_32' (189#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/ip/pyr_dense_optical_flow_accel_ap_fsqrt_10_no_dsp_32.vhd:70]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
	Parameter AP_OEQ bound to: 5'b00001 
	Parameter AP_OGT bound to: 5'b00010 
	Parameter AP_OGE bound to: 5'b00011 
	Parameter AP_OLT bound to: 5'b00100 
	Parameter AP_OLE bound to: 5'b00101 
	Parameter AP_ONE bound to: 5'b00110 
	Parameter AP_UNO bound to: 5'b01000 
	Parameter OP_EQ bound to: 8'b00010100 
	Parameter OP_GT bound to: 8'b00100100 
	Parameter OP_GE bound to: 8'b00110100 
	Parameter OP_LT bound to: 8'b00001100 
	Parameter OP_LE bound to: 8'b00011100 
	Parameter OP_NE bound to: 8'b00101100 
	Parameter OP_UO bound to: 8'b00000100 
INFO: [Synth 8-638] synthesizing module 'pyr_dense_optical_flow_accel_ap_dcmp_0_no_dsp_64' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/ip/pyr_dense_optical_flow_accel_ap_dcmp_0_no_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_PART bound to: xczu7ev-ffvc1156-2-e - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 1 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_10' declared at '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/248c/hdl/floating_point_v7_1_rfs.vhd:94738' bound to instance 'U0' of component 'floating_point_v7_1_10' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/ip/pyr_dense_optical_flow_accel_ap_dcmp_0_no_dsp_64.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'pyr_dense_optical_flow_accel_ap_dcmp_0_no_dsp_64' (191#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/ip/pyr_dense_optical_flow_accel_ap_dcmp_0_no_dsp_64.vhd:72]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 27 - type: integer 
	Parameter din1_WIDTH bound to: 27 - type: integer 
	Parameter dout_WIDTH bound to: 54 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 56 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 49 - type: integer 
	Parameter din0_WIDTH bound to: 45 - type: integer 
	Parameter din1_WIDTH bound to: 54 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter in0_WIDTH bound to: 45 - type: integer 
	Parameter in1_WIDTH bound to: 54 - type: integer 
	Parameter out_WIDTH bound to: 40 - type: integer 
	Parameter in0_WIDTH bound to: 45 - type: integer 
	Parameter in1_WIDTH bound to: 54 - type: integer 
	Parameter out_WIDTH bound to: 40 - type: integer 
	Parameter cal_WIDTH bound to: 54 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 41 - type: integer 
	Parameter din1_WIDTH bound to: 34 - type: integer 
	Parameter dout_WIDTH bound to: 72 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 72 - type: integer 
	Parameter din1_WIDTH bound to: 40 - type: integer 
	Parameter dout_WIDTH bound to: 72 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_s.v:4296]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_s.v:4298]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_s.v:4572]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_s.v:4697]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_s.v:4701]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_s.v:4705]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_s.v:4791]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_s.v:4799]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_s.v:4801]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_s.v:4803]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_s.v:4805]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
	Parameter ap_ST_fsm_state1 bound to: 11'b00000000001 
	Parameter ap_ST_fsm_state2 bound to: 11'b00000000010 
	Parameter ap_ST_fsm_state3 bound to: 11'b00000000100 
	Parameter ap_ST_fsm_state4 bound to: 11'b00000001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 11'b00000010000 
	Parameter ap_ST_fsm_state7 bound to: 11'b00000100000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 11'b00001000000 
	Parameter ap_ST_fsm_state10 bound to: 11'b00010000000 
	Parameter ap_ST_fsm_state11 bound to: 11'b00100000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 11'b01000000000 
	Parameter ap_ST_fsm_state24 bound to: 11'b10000000000 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 1920 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1920 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter din2_WIDTH bound to: 13 - type: integer 
	Parameter din3_WIDTH bound to: 13 - type: integer 
	Parameter din4_WIDTH bound to: 13 - type: integer 
	Parameter din5_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_auMedian3x3_1080_1920_0_0_0_1922_5_25_16_10_false_s.v:2800]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_auMedian3x3_1080_1920_0_0_0_1922_5_25_16_10_false_s.v:3294]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_auMedian3x3_1080_1920_0_0_0_1922_5_25_16_10_false_s.v:3296]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_auMedian3x3_1080_1920_0_0_0_1922_5_25_16_10_false_s.v:3298]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_auMedian3x3_1080_1920_0_0_0_1922_5_25_16_10_false_s.v:3300]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_auMedian3x3_1080_1920_0_0_0_1922_5_25_16_10_false_s.v:3302]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_auMedian3x3_1080_1920_0_0_0_1922_5_25_16_10_false_s.v:3304]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_auMedian3x3_1080_1920_0_0_0_1922_5_25_16_10_false_s.v:3306]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_auMedian3x3_1080_1920_0_0_0_1922_5_25_16_10_false_s.v:3308]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_auMedian3x3_1080_1920_0_0_0_1922_5_25_16_10_false_s.v:3310]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_auMedian3x3_1080_1920_0_0_0_1922_5_25_16_10_false_s.v:3312]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_auMedian3x3_1080_1920_0_0_0_1922_5_25_16_10_false_s.v:3314]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_auMedian3x3_1080_1920_0_0_0_1922_5_25_16_10_false_s.v:3316]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_auMedian3x3_1080_1920_0_0_0_1922_5_25_16_10_false_s.v:3318]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_auMedian3x3_1080_1920_0_0_0_1922_5_25_16_10_false_s.v:3320]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state5 bound to: 4'b1000 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0101 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0101 
	Parameter DATA_WIDTH bound to: 17 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 63 - type: integer 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 7'b1000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 7'b1000000 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 15 - type: integer 
	Parameter DEPTH bound to: 32639 - type: integer 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 27 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 27 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 13 - type: integer 
	Parameter DEPTH bound to: 4999 - type: integer 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0101 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0101 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter ap_ST_fsm_state1 bound to: 71'b00000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 71'b00000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 71'b00000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state6 bound to: 71'b00000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state7 bound to: 71'b00000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state8 bound to: 71'b00000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state9 bound to: 71'b00000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state10 bound to: 71'b00000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state11 bound to: 71'b00000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state12 bound to: 71'b00000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state13 bound to: 71'b00000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state14 bound to: 71'b00000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state15 bound to: 71'b00000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state16 bound to: 71'b00000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state17 bound to: 71'b00000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state18 bound to: 71'b00000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 71'b00000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 71'b00000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 71'b00000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 71'b00000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 71'b00000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 71'b00000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 71'b00000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 71'b00000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 71'b00000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 71'b00000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 71'b00000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 71'b00000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 71'b00000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 71'b00000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 71'b00000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 71'b00000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 71'b00000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 71'b00000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 71'b00000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 71'b00000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 71'b00000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 71'b00000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 71'b00000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 71'b00000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 71'b00000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 71'b00000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 71'b00000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 71'b00000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 71'b00000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 71'b00000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 71'b00000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 71'b00000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 71'b00000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 71'b00000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 71'b00000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 71'b00000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 71'b00000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 71'b00000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 71'b00000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 71'b00000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 71'b00000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 71'b00000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 71'b00000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 71'b00000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 71'b00000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 71'b00000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 71'b00000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 71'b00000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 71'b00000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 71'b00000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 71'b00001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 71'b00010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state71 bound to: 71'b00100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state72 bound to: 71'b01000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 71'b10000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 22 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 22 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter DEPTH bound to: 1919 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter DEPTH bound to: 1919 - type: integer 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 3265.758 ; gain = 481.934 ; free physical = 339 ; free virtual = 11810
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 3277.633 ; gain = 493.809 ; free physical = 359 ; free virtual = 11879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 3277.633 ; gain = 493.809 ; free physical = 359 ; free virtual = 11879
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3288.602 ; gain = 0.000 ; free physical = 404 ; free virtual = 11872
INFO: [Netlist 29-17] Analyzing 1117 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_pyr_dense_optical_flow_accel_1_0/constraints/pyr_dense_optical_flow_accel_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_pyr_dense_optical_flow_accel_1_0/constraints/pyr_dense_optical_flow_accel_ooc.xdc] for cell 'inst'
Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.runs/zcu104_base_pyr_dense_optical_flow_accel_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.runs/zcu104_base_pyr_dense_optical_flow_accel_1_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3551.066 ; gain = 0.000 ; free physical = 308 ; free virtual = 11700
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 5 instances
  FDE => FDRE: 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3591.973 ; gain = 40.906 ; free physical = 328 ; free virtual = 11656
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:56 ; elapsed = 00:01:07 . Memory (MB): peak = 3591.973 ; gain = 808.148 ; free physical = 549 ; free virtual = 11902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:56 ; elapsed = 00:01:07 . Memory (MB): peak = 3603.895 ; gain = 820.070 ; free physical = 559 ; free virtual = 11912
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.runs/zcu104_base_pyr_dense_optical_flow_accel_1_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:56 ; elapsed = 00:01:07 . Memory (MB): peak = 3603.895 ; gain = 820.070 ; free physical = 552 ; free virtual = 11905
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'pyr_dense_optical_flow_accel_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'pyr_dense_optical_flow_accel_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pyr_dense_optical_flow_accel_gmem1_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pyr_dense_optical_flow_accel_gmem1_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pyr_dense_optical_flow_accel_gmem1_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pyr_dense_optical_flow_accel_gmem2_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pyr_dense_optical_flow_accel_gmem2_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pyr_dense_optical_flow_accel_gmem2_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pyr_dense_optical_flow_accel_gmem3_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pyr_dense_optical_flow_accel_gmem3_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pyr_dense_optical_flow_accel_gmem3_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pyr_dense_optical_flow_accel_gmem4_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pyr_dense_optical_flow_accel_gmem4_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pyr_dense_optical_flow_accel_gmem4_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'pyr_dense_optical_flow_accel_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'pyr_dense_optical_flow_accel_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pyr_dense_optical_flow_accel_gmem1_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pyr_dense_optical_flow_accel_gmem1_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pyr_dense_optical_flow_accel_gmem1_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pyr_dense_optical_flow_accel_gmem2_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pyr_dense_optical_flow_accel_gmem2_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pyr_dense_optical_flow_accel_gmem2_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pyr_dense_optical_flow_accel_gmem3_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pyr_dense_optical_flow_accel_gmem3_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pyr_dense_optical_flow_accel_gmem3_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pyr_dense_optical_flow_accel_gmem4_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pyr_dense_optical_flow_accel_gmem4_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pyr_dense_optical_flow_accel_gmem4_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"pyr_dense_optical_flow_accel_scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_falsebkb_ram:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "pyr_dense_optical_flow_accel_scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_falsebkb_ram:/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"pyr_dense_optical_flow_accel_scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_falsedEe_ram:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "pyr_dense_optical_flow_accel_scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_falsedEe_ram:/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"pyr_dense_optical_flow_accel_scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_falsefYi_ram:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "pyr_dense_optical_flow_accel_scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_falsefYi_ram:/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"pyr_dense_optical_flow_accel_scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_falsehbi_ram:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "pyr_dense_optical_flow_accel_scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_falsehbi_ram:/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram:/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_18jQ_ram:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_18jQ_ram:/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_19j0_ram:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_19j0_ram:/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak_ram:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak_ram:/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bwn_ram:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 17 for RAM "pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bwn_ram:/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bxn_ram:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 17 for RAM "pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bxn_ram:/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bHp_ram:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bHp_ram:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bHp_ram:/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bKp_ram:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bKp_ram:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bKp_ram:/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"pyr_dense_optical_flow_accel_auMedian3x3_1080_1920_0_0_0_1922_5_25_16_10_false_s_buf_0_V_ram:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "pyr_dense_optical_flow_accel_auMedian3x3_1080_1920_0_0_0_1922_5_25_16_10_false_s_buf_0_V_ram:/ram_reg"
INFO: [Synth 8-6904] The RAM "pyr_dense_optical_flow_accel_fifo_w17_d64_A:/mem_reg" of size (depth=63 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"pyr_dense_optical_flow_accel_fifo_w16_d32640_A:/mem_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 9 for RAM "pyr_dense_optical_flow_accel_fifo_w16_d32640_A:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 4 for RAM "pyr_dense_optical_flow_accel_fifo_w16_d32640_A:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 2 for RAM "pyr_dense_optical_flow_accel_fifo_w16_d32640_A:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "pyr_dense_optical_flow_accel_fifo_w16_d32640_A:/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"pyr_dense_optical_flow_accel_fifo_w1_d5000_A:/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "pyr_dense_optical_flow_accel_fifo_w1_d5000_A:/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"pyr_dense_optical_flow_accel_fifo_w8_d1920_A:/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "pyr_dense_optical_flow_accel_fifo_w8_d1920_A:/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"pyr_dense_optical_flow_accel_fifo_w32_d1920_A:/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "pyr_dense_optical_flow_accel_fifo_w32_d1920_A:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 14 for RAM "pyr_dense_optical_flow_accel_fifo_w32_d1920_A:/mem_reg"
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:17 ; elapsed = 00:01:30 . Memory (MB): peak = 3603.895 ; gain = 820.070 ; free physical = 534 ; free virtual = 11910
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'pyr_dense_optical_flow_accel_fpext_32ns_64_2_no_dsp_1:/pyr_dense_optical_flow_accel_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'pyr_dense_optical_flow_accel_fpext_32ns_64_2_no_dsp_1:/pyr_dense_optical_flow_accel_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'pyr_dense_optical_flow_accel_fpext_32ns_64_2_no_dsp_1:/pyr_dense_optical_flow_accel_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'pyr_dense_optical_flow_accel_fpext_32ns_64_2_no_dsp_1:/pyr_dense_optical_flow_accel_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'pyr_dense_optical_flow_accel_fpext_32ns_64_2_no_dsp_1:/pyr_dense_optical_flow_accel_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'pyr_dense_optical_flow_accel_fpext_32ns_64_2_no_dsp_1:/pyr_dense_optical_flow_accel_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/fsub_32ns_32ns_32_6_full_dsp_1_U359/pyr_dense_optical_flow_accel_ap_fsub_4_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized2) to 'inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/fsub_32ns_32ns_32_6_full_dsp_1_U359/pyr_dense_optical_flow_accel_ap_fsub_4_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/fsub_32ns_32ns_32_6_full_dsp_1_U359/pyr_dense_optical_flow_accel_ap_fsub_4_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/fsub_32ns_32ns_32_6_full_dsp_1_U359/pyr_dense_optical_flow_accel_ap_fsub_4_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/fsub_32ns_32ns_32_6_full_dsp_1_U359/pyr_dense_optical_flow_accel_ap_fsub_4_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/fsub_32ns_32ns_32_6_full_dsp_1_U359/pyr_dense_optical_flow_accel_ap_fsub_4_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/fmul_32ns_32ns_32_4_max_dsp_1_U360/pyr_dense_optical_flow_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/fmul_32ns_32ns_32_4_max_dsp_1_U360/pyr_dense_optical_flow_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/fmul_32ns_32ns_32_4_max_dsp_1_U360/pyr_dense_optical_flow_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/fmul_32ns_32ns_32_4_max_dsp_1_U360/pyr_dense_optical_flow_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/fcmp_32ns_32ns_1_2_no_dsp_1_U362/pyr_dense_optical_flow_accel_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/fcmp_32ns_32ns_1_2_no_dsp_1_U362/pyr_dense_optical_flow_accel_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/fcmp_32ns_32ns_1_2_no_dsp_1_U362/pyr_dense_optical_flow_accel_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/fcmp_32ns_32ns_1_2_no_dsp_1_U362/pyr_dense_optical_flow_accel_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/fcmp_32ns_32ns_1_2_no_dsp_1_U362/pyr_dense_optical_flow_accel_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/fcmp_32ns_32ns_1_2_no_dsp_1_U362/pyr_dense_optical_flow_accel_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/fcmp_32ns_32ns_1_2_no_dsp_1_U362/pyr_dense_optical_flow_accel_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/fcmp_32ns_32ns_1_2_no_dsp_1_U362/pyr_dense_optical_flow_accel_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/fsqrt_32ns_32ns_32_12_no_dsp_1_U363/pyr_dense_optical_flow_accel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized2) to 'inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/fsqrt_32ns_32ns_32_12_no_dsp_1_U363/pyr_dense_optical_flow_accel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/fsqrt_32ns_32ns_32_12_no_dsp_1_U363/pyr_dense_optical_flow_accel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_INC_DELAY' (delay__parameterized2) to 'inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/fsqrt_32ns_32ns_32_12_no_dsp_1_U363/pyr_dense_optical_flow_accel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/fsqrt_32ns_32ns_32_12_no_dsp_1_U363/pyr_dense_optical_flow_accel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized1) to 'inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/fsqrt_32ns_32ns_32_12_no_dsp_1_U363/pyr_dense_optical_flow_accel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/fsqrt_32ns_32ns_32_12_no_dsp_1_U363/pyr_dense_optical_flow_accel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized1) to 'inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/fsqrt_32ns_32ns_32_12_no_dsp_1_U363/pyr_dense_optical_flow_accel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/fsqrt_32ns_32ns_32_12_no_dsp_1_U363/pyr_dense_optical_flow_accel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/fsqrt_32ns_32ns_32_12_no_dsp_1_U363/pyr_dense_optical_flow_accel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/fsqrt_32ns_32ns_32_12_no_dsp_1_U363/pyr_dense_optical_flow_accel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/fsqrt_32ns_32ns_32_12_no_dsp_1_U363/pyr_dense_optical_flow_accel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/fsqrt_32ns_32ns_32_12_no_dsp_1_U363/pyr_dense_optical_flow_accel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/fsqrt_32ns_32ns_32_12_no_dsp_1_U363/pyr_dense_optical_flow_accel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/fsqrt_32ns_32ns_32_12_no_dsp_1_U363/pyr_dense_optical_flow_accel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/fsqrt_32ns_32ns_32_12_no_dsp_1_U363/pyr_dense_optical_flow_accel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/dcmp_64ns_64ns_1_2_no_dsp_1_U364/pyr_dense_optical_flow_accel_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/dcmp_64ns_64ns_1_2_no_dsp_1_U364/pyr_dense_optical_flow_accel_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/dcmp_64ns_64ns_1_2_no_dsp_1_U364/pyr_dense_optical_flow_accel_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/dcmp_64ns_64ns_1_2_no_dsp_1_U364/pyr_dense_optical_flow_accel_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/dcmp_64ns_64ns_1_2_no_dsp_1_U364/pyr_dense_optical_flow_accel_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/dcmp_64ns_64ns_1_2_no_dsp_1_U364/pyr_dense_optical_flow_accel_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/dcmp_64ns_64ns_1_2_no_dsp_1_U364/pyr_dense_optical_flow_accel_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/dcmp_64ns_64ns_1_2_no_dsp_1_U364/pyr_dense_optical_flow_accel_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'pyr_dense_optical_flow_accel_auMedian3x3_1080_1920_0_0_0_1922_5_25_16_10_false_s:/mux_53_16_1_1_U406' (pyr_dense_optical_flow_accel_mux_53_16_1_1) to 'pyr_dense_optical_flow_accel_auMedian3x3_1080_1920_0_0_0_1922_5_25_16_10_false_s:/mux_53_16_1_1_U408'
INFO: [Synth 8-223] decloning instance 'pyr_dense_optical_flow_accel_auMedian3x3_1080_1920_0_0_0_1922_5_25_16_10_false_s:/mux_53_16_1_1_U406' (pyr_dense_optical_flow_accel_mux_53_16_1_1) to 'pyr_dense_optical_flow_accel_auMedian3x3_1080_1920_0_0_0_1922_5_25_16_10_false_s:/mux_53_16_1_1_U410'
INFO: [Synth 8-223] decloning instance 'pyr_dense_optical_flow_accel_auMedian3x3_1080_1920_0_0_0_1922_5_25_16_10_false_s:/mux_53_16_1_1_U406' (pyr_dense_optical_flow_accel_mux_53_16_1_1) to 'pyr_dense_optical_flow_accel_auMedian3x3_1080_1920_0_0_0_1922_5_25_16_10_false_s:/mux_53_16_1_1_U412'
INFO: [Synth 8-223] decloning instance 'pyr_dense_optical_flow_accel_auMedian3x3_1080_1920_0_0_0_1922_5_25_16_10_false_s:/mux_53_16_1_1_U406' (pyr_dense_optical_flow_accel_mux_53_16_1_1) to 'pyr_dense_optical_flow_accel_auMedian3x3_1080_1920_0_0_0_1922_5_25_16_10_false_s:/mux_53_16_1_1_U414'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/buf_4_V_U/pyr_dense_optical_flow_accel_auMedian3x3_1080_1920_0_0_0_1922_5_25_16_10_false_s_buf_0_V_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/buf_4_V_U/pyr_dense_optical_flow_accel_auMedian3x3_1080_1920_0_0_0_1922_5_25_16_10_false_s_buf_0_V_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/buf_3_V_U/pyr_dense_optical_flow_accel_auMedian3x3_1080_1920_0_0_0_1922_5_25_16_10_false_s_buf_0_V_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/buf_3_V_U/pyr_dense_optical_flow_accel_auMedian3x3_1080_1920_0_0_0_1922_5_25_16_10_false_s_buf_0_V_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/buf_2_V_U/pyr_dense_optical_flow_accel_auMedian3x3_1080_1920_0_0_0_1922_5_25_16_10_false_s_buf_0_V_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/buf_2_V_U/pyr_dense_optical_flow_accel_auMedian3x3_1080_1920_0_0_0_1922_5_25_16_10_false_s_buf_0_V_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/buf_1_V_U/pyr_dense_optical_flow_accel_auMedian3x3_1080_1920_0_0_0_1922_5_25_16_10_false_s_buf_0_V_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/buf_1_V_U/pyr_dense_optical_flow_accel_auMedian3x3_1080_1920_0_0_0_1922_5_25_16_10_false_s_buf_0_V_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/buf_0_V_U/pyr_dense_optical_flow_accel_auMedian3x3_1080_1920_0_0_0_1922_5_25_16_10_false_s_buf_0_V_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/buf_0_V_U/pyr_dense_optical_flow_accel_auMedian3x3_1080_1920_0_0_0_1922_5_25_16_10_false_s_buf_0_V_ram_U/ram_reg"
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[11].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '4' to '3' bits. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[8].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '10' to '9' bits. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '15' bits. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[2].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '22' to '21' bits. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/Q_MANT_LP_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '23' bits. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
DSP Report: Generating DSP pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p, operation Mode is: A*B.
DSP Report: operator pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p is absorbed into DSP pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p.
DSP Report: operator pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p is absorbed into DSP pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p.
DSP Report: Generating DSP pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p is absorbed into DSP pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p.
DSP Report: operator pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p is absorbed into DSP pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p.
DSP Report: Generating DSP pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p, operation Mode is: A*B.
DSP Report: operator pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p is absorbed into DSP pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p.
DSP Report: operator pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p is absorbed into DSP pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p.
DSP Report: Generating DSP pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p is absorbed into DSP pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p.
DSP Report: operator pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p is absorbed into DSP pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p.
INFO: [Synth 8-4471] merging register 'dcmp_64ns_64ns_1_2_no_dsp_1_U364/ce_r_reg' into 'fcmp_32ns_32ns_1_2_no_dsp_1_U362/ce_r_reg' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_dcmp_64ns_64ns_1_2_no_dsp_1.v:99]
INFO: [Synth 8-4471] merging register 'dcmp_64ns_64ns_1_2_no_dsp_1_U364/opcode_buf1_reg[4:0]' into 'fcmp_32ns_32ns_1_2_no_dsp_1_U362/opcode_buf1_reg[4:0]' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_dcmp_64ns_64ns_1_2_no_dsp_1.v:94]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1.v:13]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1.v:13]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 9 [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1.v:13]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1.v:13]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1.v:13]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 9 [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1.v:13]
WARNING: [Synth 8-6014] Unused sequential element trunc_ln_reg_1700_reg was removed.  [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_s.v:3806]
WARNING: [Synth 8-6014] Unused sequential element trunc_ln708_1_reg_1705_reg was removed.  [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_s.v:3805]
DSP Report: Generating DSP mul_27s_27s_54_1_1_U365/pyr_dense_optical_flow_accel_mul_27s_27s_54_1_1_Multiplier_6_U/p, operation Mode is: A2*B2.
DSP Report: register mul_27s_27s_54_1_1_U365/pyr_dense_optical_flow_accel_mul_27s_27s_54_1_1_Multiplier_6_U/p is absorbed into DSP mul_27s_27s_54_1_1_U365/pyr_dense_optical_flow_accel_mul_27s_27s_54_1_1_Multiplier_6_U/p.
DSP Report: register sigmaIxIy7_read_reg_1496_reg is absorbed into DSP mul_27s_27s_54_1_1_U365/pyr_dense_optical_flow_accel_mul_27s_27s_54_1_1_Multiplier_6_U/p.
DSP Report: operator mul_27s_27s_54_1_1_U365/pyr_dense_optical_flow_accel_mul_27s_27s_54_1_1_Multiplier_6_U/p is absorbed into DSP mul_27s_27s_54_1_1_U365/pyr_dense_optical_flow_accel_mul_27s_27s_54_1_1_Multiplier_6_U/p.
DSP Report: operator mul_27s_27s_54_1_1_U365/pyr_dense_optical_flow_accel_mul_27s_27s_54_1_1_Multiplier_6_U/p is absorbed into DSP mul_27s_27s_54_1_1_U365/pyr_dense_optical_flow_accel_mul_27s_27s_54_1_1_Multiplier_6_U/p.
DSP Report: Generating DSP mul_27s_27s_54_1_1_U365/pyr_dense_optical_flow_accel_mul_27s_27s_54_1_1_Multiplier_6_U/p, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register sigmaIxIy7_read_reg_1496_reg is absorbed into DSP mul_27s_27s_54_1_1_U365/pyr_dense_optical_flow_accel_mul_27s_27s_54_1_1_Multiplier_6_U/p.
DSP Report: operator mul_27s_27s_54_1_1_U365/pyr_dense_optical_flow_accel_mul_27s_27s_54_1_1_Multiplier_6_U/p is absorbed into DSP mul_27s_27s_54_1_1_U365/pyr_dense_optical_flow_accel_mul_27s_27s_54_1_1_Multiplier_6_U/p.
DSP Report: operator mul_27s_27s_54_1_1_U365/pyr_dense_optical_flow_accel_mul_27s_27s_54_1_1_Multiplier_6_U/p is absorbed into DSP mul_27s_27s_54_1_1_U365/pyr_dense_optical_flow_accel_mul_27s_27s_54_1_1_Multiplier_6_U/p.
DSP Report: Generating DSP mul_27s_27s_54_1_1_U367/pyr_dense_optical_flow_accel_mul_27s_27s_54_1_1_Multiplier_6_U/p, operation Mode is: A''*B''.
DSP Report: register mul_27s_27s_54_1_1_U367/pyr_dense_optical_flow_accel_mul_27s_27s_54_1_1_Multiplier_6_U/p is absorbed into DSP mul_27s_27s_54_1_1_U367/pyr_dense_optical_flow_accel_mul_27s_27s_54_1_1_Multiplier_6_U/p.
DSP Report: register mul_27s_27s_54_1_1_U367/pyr_dense_optical_flow_accel_mul_27s_27s_54_1_1_Multiplier_6_U/p is absorbed into DSP mul_27s_27s_54_1_1_U367/pyr_dense_optical_flow_accel_mul_27s_27s_54_1_1_Multiplier_6_U/p.
DSP Report: register sigmaIy24_read_reg_1489_pp0_iter30_reg_reg is absorbed into DSP mul_27s_27s_54_1_1_U367/pyr_dense_optical_flow_accel_mul_27s_27s_54_1_1_Multiplier_6_U/p.
DSP Report: register sigmaIy24_read_reg_1489_pp0_iter31_reg_reg is absorbed into DSP mul_27s_27s_54_1_1_U367/pyr_dense_optical_flow_accel_mul_27s_27s_54_1_1_Multiplier_6_U/p.
DSP Report: operator mul_27s_27s_54_1_1_U367/pyr_dense_optical_flow_accel_mul_27s_27s_54_1_1_Multiplier_6_U/p is absorbed into DSP mul_27s_27s_54_1_1_U367/pyr_dense_optical_flow_accel_mul_27s_27s_54_1_1_Multiplier_6_U/p.
DSP Report: operator mul_27s_27s_54_1_1_U367/pyr_dense_optical_flow_accel_mul_27s_27s_54_1_1_Multiplier_6_U/p is absorbed into DSP mul_27s_27s_54_1_1_U367/pyr_dense_optical_flow_accel_mul_27s_27s_54_1_1_Multiplier_6_U/p.
DSP Report: Generating DSP mul_27s_27s_54_1_1_U367/pyr_dense_optical_flow_accel_mul_27s_27s_54_1_1_Multiplier_6_U/p, operation Mode is: (PCIN>>17)+ACIN2*B''.
DSP Report: register sigmaIx23_read_reg_1482_pp0_iter30_reg_reg is absorbed into DSP mul_27s_27s_54_1_1_U367/pyr_dense_optical_flow_accel_mul_27s_27s_54_1_1_Multiplier_6_U/p.
DSP Report: register sigmaIx23_read_reg_1482_pp0_iter31_reg_reg is absorbed into DSP mul_27s_27s_54_1_1_U367/pyr_dense_optical_flow_accel_mul_27s_27s_54_1_1_Multiplier_6_U/p.
DSP Report: register sigmaIy24_read_reg_1489_pp0_iter31_reg_reg is absorbed into DSP mul_27s_27s_54_1_1_U367/pyr_dense_optical_flow_accel_mul_27s_27s_54_1_1_Multiplier_6_U/p.
DSP Report: operator mul_27s_27s_54_1_1_U367/pyr_dense_optical_flow_accel_mul_27s_27s_54_1_1_Multiplier_6_U/p is absorbed into DSP mul_27s_27s_54_1_1_U367/pyr_dense_optical_flow_accel_mul_27s_27s_54_1_1_Multiplier_6_U/p.
DSP Report: operator mul_27s_27s_54_1_1_U367/pyr_dense_optical_flow_accel_mul_27s_27s_54_1_1_Multiplier_6_U/p is absorbed into DSP mul_27s_27s_54_1_1_U367/pyr_dense_optical_flow_accel_mul_27s_27s_54_1_1_Multiplier_6_U/p.
DSP Report: Generating DSP mul_41s_34s_72_1_1_U370/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p, operation Mode is: A''*B.
DSP Report: register mul_41s_34s_72_1_1_U370/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p is absorbed into DSP mul_41s_34s_72_1_1_U370/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p.
DSP Report: register mul_41s_34s_72_1_1_U370/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p is absorbed into DSP mul_41s_34s_72_1_1_U370/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p.
DSP Report: operator mul_41s_34s_72_1_1_U370/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p is absorbed into DSP mul_41s_34s_72_1_1_U370/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p.
DSP Report: operator mul_41s_34s_72_1_1_U370/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p is absorbed into DSP mul_41s_34s_72_1_1_U370/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p.
DSP Report: Generating DSP mul_41s_34s_72_1_1_U370/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_41s_34s_72_1_1_U370/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p is absorbed into DSP mul_41s_34s_72_1_1_U370/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p.
DSP Report: register mul_41s_34s_72_1_1_U370/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p is absorbed into DSP mul_41s_34s_72_1_1_U370/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p.
DSP Report: operator mul_41s_34s_72_1_1_U370/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p is absorbed into DSP mul_41s_34s_72_1_1_U370/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p.
DSP Report: operator mul_41s_34s_72_1_1_U370/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p is absorbed into DSP mul_41s_34s_72_1_1_U370/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p.
DSP Report: Generating DSP mul_41s_34s_72_1_1_U370/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p, operation Mode is: A''*B.
DSP Report: register mul_41s_34s_72_1_1_U370/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p is absorbed into DSP mul_41s_34s_72_1_1_U370/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p.
DSP Report: register mul_41s_34s_72_1_1_U370/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p is absorbed into DSP mul_41s_34s_72_1_1_U370/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p.
DSP Report: operator mul_41s_34s_72_1_1_U370/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p is absorbed into DSP mul_41s_34s_72_1_1_U370/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p.
DSP Report: operator mul_41s_34s_72_1_1_U370/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p is absorbed into DSP mul_41s_34s_72_1_1_U370/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p.
DSP Report: Generating DSP mul_41s_34s_72_1_1_U370/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_41s_34s_72_1_1_U370/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p is absorbed into DSP mul_41s_34s_72_1_1_U370/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p.
DSP Report: register mul_41s_34s_72_1_1_U370/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p is absorbed into DSP mul_41s_34s_72_1_1_U370/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p.
DSP Report: operator mul_41s_34s_72_1_1_U370/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p is absorbed into DSP mul_41s_34s_72_1_1_U370/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p.
DSP Report: operator mul_41s_34s_72_1_1_U370/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p is absorbed into DSP mul_41s_34s_72_1_1_U370/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p.
DSP Report: Generating DSP mul_41s_34s_72_1_1_U369/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p, operation Mode is: A''*B.
DSP Report: register mul_41s_34s_72_1_1_U369/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p is absorbed into DSP mul_41s_34s_72_1_1_U369/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p.
DSP Report: register mul_41s_34s_72_1_1_U369/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p is absorbed into DSP mul_41s_34s_72_1_1_U369/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p.
DSP Report: operator mul_41s_34s_72_1_1_U369/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p is absorbed into DSP mul_41s_34s_72_1_1_U369/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p.
DSP Report: operator mul_41s_34s_72_1_1_U369/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p is absorbed into DSP mul_41s_34s_72_1_1_U369/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p.
DSP Report: Generating DSP mul_41s_34s_72_1_1_U369/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_41s_34s_72_1_1_U369/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p is absorbed into DSP mul_41s_34s_72_1_1_U369/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p.
DSP Report: register mul_41s_34s_72_1_1_U369/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p is absorbed into DSP mul_41s_34s_72_1_1_U369/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p.
DSP Report: operator mul_41s_34s_72_1_1_U369/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p is absorbed into DSP mul_41s_34s_72_1_1_U369/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p.
DSP Report: operator mul_41s_34s_72_1_1_U369/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p is absorbed into DSP mul_41s_34s_72_1_1_U369/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p.
DSP Report: Generating DSP mul_41s_34s_72_1_1_U369/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p, operation Mode is: A''*B.
DSP Report: register mul_41s_34s_72_1_1_U369/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p is absorbed into DSP mul_41s_34s_72_1_1_U369/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p.
DSP Report: register mul_41s_34s_72_1_1_U369/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p is absorbed into DSP mul_41s_34s_72_1_1_U369/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p.
DSP Report: operator mul_41s_34s_72_1_1_U369/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p is absorbed into DSP mul_41s_34s_72_1_1_U369/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p.
DSP Report: operator mul_41s_34s_72_1_1_U369/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p is absorbed into DSP mul_41s_34s_72_1_1_U369/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p.
DSP Report: Generating DSP mul_41s_34s_72_1_1_U369/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_41s_34s_72_1_1_U369/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p is absorbed into DSP mul_41s_34s_72_1_1_U369/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p.
DSP Report: register mul_41s_34s_72_1_1_U369/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p is absorbed into DSP mul_41s_34s_72_1_1_U369/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p.
DSP Report: operator mul_41s_34s_72_1_1_U369/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p is absorbed into DSP mul_41s_34s_72_1_1_U369/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p.
DSP Report: operator mul_41s_34s_72_1_1_U369/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p is absorbed into DSP mul_41s_34s_72_1_1_U369/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p.
DSP Report: Generating DSP mul_72s_40s_72_1_1_U373/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p, operation Mode is: A''*B2.
DSP Report: register mul_72s_40s_72_1_1_U373/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p is absorbed into DSP mul_72s_40s_72_1_1_U373/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p.
DSP Report: register mul_72s_40s_72_1_1_U373/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p is absorbed into DSP mul_72s_40s_72_1_1_U373/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p.
DSP Report: register mul_72s_40s_72_1_1_U373/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p is absorbed into DSP mul_72s_40s_72_1_1_U373/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p.
DSP Report: operator mul_72s_40s_72_1_1_U373/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p is absorbed into DSP mul_72s_40s_72_1_1_U373/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p.
DSP Report: operator mul_72s_40s_72_1_1_U373/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p is absorbed into DSP mul_72s_40s_72_1_1_U373/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p.
DSP Report: Generating DSP mul_72s_40s_72_1_1_U373/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register mul_72s_40s_72_1_1_U373/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p is absorbed into DSP mul_72s_40s_72_1_1_U373/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p.
DSP Report: register mul_72s_40s_72_1_1_U373/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p is absorbed into DSP mul_72s_40s_72_1_1_U373/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p.
DSP Report: operator mul_72s_40s_72_1_1_U373/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p is absorbed into DSP mul_72s_40s_72_1_1_U373/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p.
DSP Report: operator mul_72s_40s_72_1_1_U373/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p is absorbed into DSP mul_72s_40s_72_1_1_U373/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p.
DSP Report: Generating DSP mul_72s_40s_72_1_1_U373/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p, operation Mode is: A*B''.
DSP Report: register mul_72s_40s_72_1_1_U373/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p is absorbed into DSP mul_72s_40s_72_1_1_U373/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p.
DSP Report: register mul_72s_40s_72_1_1_U373/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p is absorbed into DSP mul_72s_40s_72_1_1_U373/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p.
DSP Report: operator mul_72s_40s_72_1_1_U373/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p is absorbed into DSP mul_72s_40s_72_1_1_U373/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p.
DSP Report: operator mul_72s_40s_72_1_1_U373/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p is absorbed into DSP mul_72s_40s_72_1_1_U373/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p.
DSP Report: Generating DSP mul_72s_40s_72_1_1_U373/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p, operation Mode is: PCIN+A''*B2.
DSP Report: register mul_72s_40s_72_1_1_U373/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p is absorbed into DSP mul_72s_40s_72_1_1_U373/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p.
DSP Report: register mul_72s_40s_72_1_1_U373/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p is absorbed into DSP mul_72s_40s_72_1_1_U373/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p.
DSP Report: register mul_72s_40s_72_1_1_U373/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p is absorbed into DSP mul_72s_40s_72_1_1_U373/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p.
DSP Report: operator mul_72s_40s_72_1_1_U373/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p is absorbed into DSP mul_72s_40s_72_1_1_U373/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p.
DSP Report: operator mul_72s_40s_72_1_1_U373/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p is absorbed into DSP mul_72s_40s_72_1_1_U373/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p.
DSP Report: Generating DSP trunc_ln_reg_1700_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register trunc_ln_reg_1700_reg is absorbed into DSP trunc_ln_reg_1700_reg.
DSP Report: register trunc_ln_reg_1700_reg is absorbed into DSP trunc_ln_reg_1700_reg.
DSP Report: register trunc_ln_reg_1700_reg is absorbed into DSP trunc_ln_reg_1700_reg.
DSP Report: operator mul_72s_40s_72_1_1_U373/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p is absorbed into DSP trunc_ln_reg_1700_reg.
DSP Report: operator mul_72s_40s_72_1_1_U373/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p is absorbed into DSP trunc_ln_reg_1700_reg.
DSP Report: Generating DSP mul_72s_40s_72_1_1_U373/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p, operation Mode is: A''*B2.
DSP Report: register mul_72s_40s_72_1_1_U373/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p is absorbed into DSP mul_72s_40s_72_1_1_U373/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p.
DSP Report: register mul_72s_40s_72_1_1_U373/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p is absorbed into DSP mul_72s_40s_72_1_1_U373/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p.
DSP Report: register mul_72s_40s_72_1_1_U373/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p is absorbed into DSP mul_72s_40s_72_1_1_U373/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p.
DSP Report: operator mul_72s_40s_72_1_1_U373/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p is absorbed into DSP mul_72s_40s_72_1_1_U373/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p.
DSP Report: operator mul_72s_40s_72_1_1_U373/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p is absorbed into DSP mul_72s_40s_72_1_1_U373/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p.
DSP Report: Generating DSP mul_72s_40s_72_1_1_U373/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register mul_72s_40s_72_1_1_U373/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p is absorbed into DSP mul_72s_40s_72_1_1_U373/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p.
DSP Report: register mul_72s_40s_72_1_1_U373/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p is absorbed into DSP mul_72s_40s_72_1_1_U373/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p.
DSP Report: operator mul_72s_40s_72_1_1_U373/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p is absorbed into DSP mul_72s_40s_72_1_1_U373/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p.
DSP Report: operator mul_72s_40s_72_1_1_U373/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p is absorbed into DSP mul_72s_40s_72_1_1_U373/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p.
DSP Report: Generating DSP trunc_ln_reg_1700_reg, operation Mode is: (PCIN+A''*B2)'.
DSP Report: register trunc_ln_reg_1700_reg is absorbed into DSP trunc_ln_reg_1700_reg.
DSP Report: register trunc_ln_reg_1700_reg is absorbed into DSP trunc_ln_reg_1700_reg.
DSP Report: register trunc_ln_reg_1700_reg is absorbed into DSP trunc_ln_reg_1700_reg.
DSP Report: register trunc_ln_reg_1700_reg is absorbed into DSP trunc_ln_reg_1700_reg.
DSP Report: operator mul_72s_40s_72_1_1_U373/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p is absorbed into DSP trunc_ln_reg_1700_reg.
DSP Report: operator mul_72s_40s_72_1_1_U373/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p is absorbed into DSP trunc_ln_reg_1700_reg.
DSP Report: Generating DSP mul_41s_34s_72_1_1_U372/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p, operation Mode is: A''*B.
DSP Report: register mul_41s_34s_72_1_1_U372/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p is absorbed into DSP mul_41s_34s_72_1_1_U372/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p.
DSP Report: register mul_41s_34s_72_1_1_U372/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p is absorbed into DSP mul_41s_34s_72_1_1_U372/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p.
DSP Report: operator mul_41s_34s_72_1_1_U372/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p is absorbed into DSP mul_41s_34s_72_1_1_U372/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p.
DSP Report: operator mul_41s_34s_72_1_1_U372/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p is absorbed into DSP mul_41s_34s_72_1_1_U372/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p.
DSP Report: Generating DSP mul_41s_34s_72_1_1_U372/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_41s_34s_72_1_1_U372/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p is absorbed into DSP mul_41s_34s_72_1_1_U372/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p.
DSP Report: register mul_41s_34s_72_1_1_U372/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p is absorbed into DSP mul_41s_34s_72_1_1_U372/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p.
DSP Report: operator mul_41s_34s_72_1_1_U372/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p is absorbed into DSP mul_41s_34s_72_1_1_U372/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p.
DSP Report: operator mul_41s_34s_72_1_1_U372/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p is absorbed into DSP mul_41s_34s_72_1_1_U372/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p.
DSP Report: Generating DSP mul_41s_34s_72_1_1_U372/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p, operation Mode is: A''*B.
DSP Report: register mul_41s_34s_72_1_1_U372/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p is absorbed into DSP mul_41s_34s_72_1_1_U372/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p.
DSP Report: register mul_41s_34s_72_1_1_U372/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p is absorbed into DSP mul_41s_34s_72_1_1_U372/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p.
DSP Report: operator mul_41s_34s_72_1_1_U372/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p is absorbed into DSP mul_41s_34s_72_1_1_U372/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p.
DSP Report: operator mul_41s_34s_72_1_1_U372/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p is absorbed into DSP mul_41s_34s_72_1_1_U372/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p.
DSP Report: Generating DSP mul_41s_34s_72_1_1_U372/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_41s_34s_72_1_1_U372/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p is absorbed into DSP mul_41s_34s_72_1_1_U372/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p.
DSP Report: register mul_41s_34s_72_1_1_U372/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p is absorbed into DSP mul_41s_34s_72_1_1_U372/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p.
DSP Report: operator mul_41s_34s_72_1_1_U372/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p is absorbed into DSP mul_41s_34s_72_1_1_U372/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p.
DSP Report: operator mul_41s_34s_72_1_1_U372/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p is absorbed into DSP mul_41s_34s_72_1_1_U372/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p.
DSP Report: Generating DSP mul_41s_34s_72_1_1_U371/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p, operation Mode is: A''*B.
DSP Report: register mul_41s_34s_72_1_1_U371/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p is absorbed into DSP mul_41s_34s_72_1_1_U371/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p.
DSP Report: register mul_41s_34s_72_1_1_U371/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p is absorbed into DSP mul_41s_34s_72_1_1_U371/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p.
DSP Report: operator mul_41s_34s_72_1_1_U371/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p is absorbed into DSP mul_41s_34s_72_1_1_U371/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p.
DSP Report: operator mul_41s_34s_72_1_1_U371/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p is absorbed into DSP mul_41s_34s_72_1_1_U371/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p.
DSP Report: Generating DSP mul_41s_34s_72_1_1_U371/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_41s_34s_72_1_1_U371/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p is absorbed into DSP mul_41s_34s_72_1_1_U371/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p.
DSP Report: register mul_41s_34s_72_1_1_U371/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p is absorbed into DSP mul_41s_34s_72_1_1_U371/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p.
DSP Report: operator mul_41s_34s_72_1_1_U371/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p is absorbed into DSP mul_41s_34s_72_1_1_U371/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p.
DSP Report: operator mul_41s_34s_72_1_1_U371/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p is absorbed into DSP mul_41s_34s_72_1_1_U371/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p.
DSP Report: Generating DSP mul_41s_34s_72_1_1_U371/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p, operation Mode is: A''*B.
DSP Report: register mul_41s_34s_72_1_1_U371/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p is absorbed into DSP mul_41s_34s_72_1_1_U371/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p.
DSP Report: register mul_41s_34s_72_1_1_U371/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p is absorbed into DSP mul_41s_34s_72_1_1_U371/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p.
DSP Report: operator mul_41s_34s_72_1_1_U371/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p is absorbed into DSP mul_41s_34s_72_1_1_U371/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p.
DSP Report: operator mul_41s_34s_72_1_1_U371/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p is absorbed into DSP mul_41s_34s_72_1_1_U371/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p.
DSP Report: Generating DSP mul_41s_34s_72_1_1_U371/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_41s_34s_72_1_1_U371/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p is absorbed into DSP mul_41s_34s_72_1_1_U371/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p.
DSP Report: register mul_41s_34s_72_1_1_U371/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p is absorbed into DSP mul_41s_34s_72_1_1_U371/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p.
DSP Report: operator mul_41s_34s_72_1_1_U371/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p is absorbed into DSP mul_41s_34s_72_1_1_U371/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p.
DSP Report: operator mul_41s_34s_72_1_1_U371/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p is absorbed into DSP mul_41s_34s_72_1_1_U371/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p.
DSP Report: Generating DSP mul_72s_40s_72_1_1_U374/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p, operation Mode is: A''*B2.
DSP Report: register mul_72s_40s_72_1_1_U374/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p is absorbed into DSP mul_72s_40s_72_1_1_U374/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p.
DSP Report: register mul_72s_40s_72_1_1_U374/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p is absorbed into DSP mul_72s_40s_72_1_1_U374/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p.
DSP Report: register mul_72s_40s_72_1_1_U374/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p is absorbed into DSP mul_72s_40s_72_1_1_U374/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p.
DSP Report: operator mul_72s_40s_72_1_1_U374/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p is absorbed into DSP mul_72s_40s_72_1_1_U374/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p.
DSP Report: operator mul_72s_40s_72_1_1_U374/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p is absorbed into DSP mul_72s_40s_72_1_1_U374/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p.
DSP Report: Generating DSP mul_72s_40s_72_1_1_U374/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register mul_72s_40s_72_1_1_U374/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p is absorbed into DSP mul_72s_40s_72_1_1_U374/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p.
DSP Report: register mul_72s_40s_72_1_1_U374/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p is absorbed into DSP mul_72s_40s_72_1_1_U374/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p.
DSP Report: operator mul_72s_40s_72_1_1_U374/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p is absorbed into DSP mul_72s_40s_72_1_1_U374/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p.
DSP Report: operator mul_72s_40s_72_1_1_U374/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p is absorbed into DSP mul_72s_40s_72_1_1_U374/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p.
DSP Report: Generating DSP mul_72s_40s_72_1_1_U374/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p, operation Mode is: A*B''.
DSP Report: register mul_72s_40s_72_1_1_U374/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p is absorbed into DSP mul_72s_40s_72_1_1_U374/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p.
DSP Report: register mul_72s_40s_72_1_1_U374/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p is absorbed into DSP mul_72s_40s_72_1_1_U374/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p.
DSP Report: operator mul_72s_40s_72_1_1_U374/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p is absorbed into DSP mul_72s_40s_72_1_1_U374/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p.
DSP Report: operator mul_72s_40s_72_1_1_U374/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p is absorbed into DSP mul_72s_40s_72_1_1_U374/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p.
DSP Report: Generating DSP mul_72s_40s_72_1_1_U374/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p, operation Mode is: PCIN+A''*B2.
DSP Report: register mul_72s_40s_72_1_1_U374/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p is absorbed into DSP mul_72s_40s_72_1_1_U374/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p.
DSP Report: register mul_72s_40s_72_1_1_U374/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p is absorbed into DSP mul_72s_40s_72_1_1_U374/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p.
DSP Report: register mul_72s_40s_72_1_1_U374/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p is absorbed into DSP mul_72s_40s_72_1_1_U374/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p.
DSP Report: operator mul_72s_40s_72_1_1_U374/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p is absorbed into DSP mul_72s_40s_72_1_1_U374/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p.
DSP Report: operator mul_72s_40s_72_1_1_U374/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p is absorbed into DSP mul_72s_40s_72_1_1_U374/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p.
DSP Report: Generating DSP trunc_ln708_1_reg_1705_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register trunc_ln708_1_reg_1705_reg is absorbed into DSP trunc_ln708_1_reg_1705_reg.
DSP Report: register trunc_ln708_1_reg_1705_reg is absorbed into DSP trunc_ln708_1_reg_1705_reg.
DSP Report: register trunc_ln708_1_reg_1705_reg is absorbed into DSP trunc_ln708_1_reg_1705_reg.
DSP Report: operator mul_72s_40s_72_1_1_U374/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p is absorbed into DSP trunc_ln708_1_reg_1705_reg.
DSP Report: operator mul_72s_40s_72_1_1_U374/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p is absorbed into DSP trunc_ln708_1_reg_1705_reg.
DSP Report: Generating DSP mul_72s_40s_72_1_1_U374/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p, operation Mode is: A''*B2.
DSP Report: register mul_72s_40s_72_1_1_U374/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p is absorbed into DSP mul_72s_40s_72_1_1_U374/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p.
DSP Report: register mul_72s_40s_72_1_1_U374/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p is absorbed into DSP mul_72s_40s_72_1_1_U374/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p.
DSP Report: register mul_72s_40s_72_1_1_U374/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p is absorbed into DSP mul_72s_40s_72_1_1_U374/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p.
DSP Report: operator mul_72s_40s_72_1_1_U374/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p is absorbed into DSP mul_72s_40s_72_1_1_U374/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p.
DSP Report: operator mul_72s_40s_72_1_1_U374/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p is absorbed into DSP mul_72s_40s_72_1_1_U374/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p.
DSP Report: Generating DSP mul_72s_40s_72_1_1_U374/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register mul_72s_40s_72_1_1_U374/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p is absorbed into DSP mul_72s_40s_72_1_1_U374/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p.
DSP Report: register mul_72s_40s_72_1_1_U374/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p is absorbed into DSP mul_72s_40s_72_1_1_U374/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p.
DSP Report: operator mul_72s_40s_72_1_1_U374/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p is absorbed into DSP mul_72s_40s_72_1_1_U374/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p.
DSP Report: operator mul_72s_40s_72_1_1_U374/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p is absorbed into DSP mul_72s_40s_72_1_1_U374/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p.
DSP Report: Generating DSP trunc_ln708_1_reg_1705_reg, operation Mode is: (PCIN+A''*B2)'.
DSP Report: register trunc_ln708_1_reg_1705_reg is absorbed into DSP trunc_ln708_1_reg_1705_reg.
DSP Report: register trunc_ln708_1_reg_1705_reg is absorbed into DSP trunc_ln708_1_reg_1705_reg.
DSP Report: register trunc_ln708_1_reg_1705_reg is absorbed into DSP trunc_ln708_1_reg_1705_reg.
DSP Report: register trunc_ln708_1_reg_1705_reg is absorbed into DSP trunc_ln708_1_reg_1705_reg.
DSP Report: operator mul_72s_40s_72_1_1_U374/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p is absorbed into DSP trunc_ln708_1_reg_1705_reg.
DSP Report: operator mul_72s_40s_72_1_1_U374/pyr_dense_optical_flow_accel_mul_72s_40s_72_1_1_Multiplier_9_U/p is absorbed into DSP trunc_ln708_1_reg_1705_reg.
WARNING: [Synth 8-7129] Port aclk in module floating_point_v7_1_10_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module floating_point_v7_1_10_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module floating_point_v7_1_10_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tuser[0] in module floating_point_v7_1_10_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tlast in module floating_point_v7_1_10_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tuser[0] in module floating_point_v7_1_10_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tlast in module floating_point_v7_1_10_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tvalid in module floating_point_v7_1_10_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[63] in module floating_point_v7_1_10_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[62] in module floating_point_v7_1_10_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[61] in module floating_point_v7_1_10_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[60] in module floating_point_v7_1_10_viv__parameterized9 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_conv_i_i_i70119_i_reg_380_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1058_reg_1553_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1058_reg_1553_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1058_reg_1553_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsqrt_32ns_32ns_32_12_no_dsp_1_U363/\pyr_dense_optical_flow_accel_ap_fsqrt_10_no_dsp_32_u/U0 /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U360/\din1_buf1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U360/\din1_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fcmp_32ns_32ns_1_2_no_dsp_1_U362/opcode_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fcmp_32ns_32ns_1_2_no_dsp_1_U362/opcode_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter3_conv_i_i_i70119_i_reg_380_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsqrt_32ns_32ns_32_12_no_dsp_1_U363/\pyr_dense_optical_flow_accel_ap_fsqrt_10_no_dsp_32_u/U0 /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter4_conv_i_i_i70119_i_reg_380_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsqrt_32ns_32ns_32_12_no_dsp_1_U363/\pyr_dense_optical_flow_accel_ap_fsqrt_10_no_dsp_32_u/U0 /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter5_conv_i_i_i70119_i_reg_380_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsqrt_32ns_32ns_32_12_no_dsp_1_U363/\pyr_dense_optical_flow_accel_ap_fsqrt_10_no_dsp_32_u/U0 /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter6_conv_i_i_i70119_i_reg_380_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsqrt_32ns_32ns_32_12_no_dsp_1_U363/\pyr_dense_optical_flow_accel_ap_fsqrt_10_no_dsp_32_u/U0 /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter7_conv_i_i_i70119_i_reg_380_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsqrt_32ns_32ns_32_12_no_dsp_1_U363/\pyr_dense_optical_flow_accel_ap_fsqrt_10_no_dsp_32_u/U0 /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter8_conv_i_i_i70119_i_reg_380_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsqrt_32ns_32ns_32_12_no_dsp_1_U363/\pyr_dense_optical_flow_accel_ap_fsqrt_10_no_dsp_32_u/U0 /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter9_conv_i_i_i70119_i_reg_380_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter10_conv_i_i_i70119_i_reg_380_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter11_conv_i_i_i70119_i_reg_380_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter12_conv_i_i_i70119_i_reg_380_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter13_conv_i_i_i70119_i_reg_380_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter14_conv_i_i_i70119_i_reg_380_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter15_conv_i_i_i70119_i_reg_380_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter16_conv_i_i_i70119_i_reg_380_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter17_conv_i_i_i70119_i_reg_380_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter18_conv_i_i_i70119_i_reg_380_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter19_conv_i_i_i70119_i_reg_380_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter20_conv_i_i_i70119_i_reg_380_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter21_conv_i_i_i70119_i_reg_380_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter22_conv_i_i_i70119_i_reg_380_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter23_conv_i_i_i70119_i_reg_380_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter24_conv_i_i_i70119_i_reg_380_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter25_conv_i_i_i70119_i_reg_380_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter26_conv_i_i_i70119_i_reg_380_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter27_conv_i_i_i70119_i_reg_380_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter28_conv_i_i_i70119_i_reg_380_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter29_conv_i_i_i70119_i_reg_380_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter30_conv_i_i_i70119_i_reg_380_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter31_conv_i_i_i70119_i_reg_380_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter32_conv_i_i_i70119_i_reg_380_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter33_conv_i_i_i70119_i_reg_380_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter35_conv_i_i_i70119_i_reg_380_reg[15] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_10_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_10_viv__parameterized1.
INFO: [Synth 8-4471] merging register 'grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_mul_18s_16s_32_4_0_U188/pyr_dense_optical_flow_accel_mul_mul_18s_16s_32_4_0_DSP48_1_U/a_reg_reg[17:0]' into 'grp_compute_result_16_10_45_22_48_16_s_fu_392/p1_V_reg_314_pp0_iter1_reg_reg[17:0]' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_mul_mul_18s_16s_32_4_0.v:21]
INFO: [Synth 8-4471] merging register 'grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_mul_18s_16s_32_4_0_U189/pyr_dense_optical_flow_accel_mul_mul_18s_16s_32_4_0_DSP48_1_U/a_reg_reg[17:0]' into 'grp_compute_result_16_10_45_22_48_16_s_fu_392/p2_V_reg_308_pp0_iter1_reg_reg[17:0]' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_mul_mul_18s_16s_32_4_0.v:21]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0.v:13]
DSP Report: Generating DSP mul_mul_17s_17ns_34_4_1_U202/pyr_dense_optical_flow_accel_mul_mul_17s_17ns_34_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17ns_34_4_1_U202/pyr_dense_optical_flow_accel_mul_mul_17s_17ns_34_4_1_DSP48_4_U/a_reg_reg is absorbed into DSP mul_mul_17s_17ns_34_4_1_U202/pyr_dense_optical_flow_accel_mul_mul_17s_17ns_34_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mul_mul_17s_17ns_34_4_1_U202/pyr_dense_optical_flow_accel_mul_mul_17s_17ns_34_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mul_mul_17s_17ns_34_4_1_U202/pyr_dense_optical_flow_accel_mul_mul_17s_17ns_34_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mul_mul_17s_17ns_34_4_1_U202/pyr_dense_optical_flow_accel_mul_mul_17s_17ns_34_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mul_mul_17s_17ns_34_4_1_U202/pyr_dense_optical_flow_accel_mul_mul_17s_17ns_34_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mul_mul_17s_17ns_34_4_1_U202/pyr_dense_optical_flow_accel_mul_mul_17s_17ns_34_4_1_DSP48_4_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17ns_34_4_1_U202/pyr_dense_optical_flow_accel_mul_mul_17s_17ns_34_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17ns_34_4_1_U202/pyr_dense_optical_flow_accel_mul_mul_17s_17ns_34_4_1_DSP48_4_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17ns_34_4_1_U202/pyr_dense_optical_flow_accel_mul_mul_17s_17ns_34_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p, operation Mode is: A2*B.
DSP Report: register grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p.
DSP Report: operator grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p.
DSP Report: operator grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p.
DSP Report: Generating DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p.
DSP Report: register grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p.
DSP Report: operator grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p.
DSP Report: operator grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p.
DSP Report: Generating DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p, operation Mode is: A*B.
DSP Report: operator grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p.
DSP Report: operator grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p.
DSP Report: Generating DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p.
DSP Report: operator grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p.
DSP Report: operator grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p.
DSP Report: Generating DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_mul_18s_16s_32_4_0_U188/pyr_dense_optical_flow_accel_mul_mul_18s_16s_32_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register grp_compute_result_16_10_45_22_48_16_s_fu_392/i1_read_reg_292_reg is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_mul_18s_16s_32_4_0_U188/pyr_dense_optical_flow_accel_mul_mul_18s_16s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_mul_18s_16s_32_4_0_U188/pyr_dense_optical_flow_accel_mul_mul_18s_16s_32_4_0_DSP48_1_U/b_reg_reg is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_mul_18s_16s_32_4_0_U188/pyr_dense_optical_flow_accel_mul_mul_18s_16s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register grp_compute_result_16_10_45_22_48_16_s_fu_392/p1_V_reg_314_reg is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_mul_18s_16s_32_4_0_U188/pyr_dense_optical_flow_accel_mul_mul_18s_16s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register grp_compute_result_16_10_45_22_48_16_s_fu_392/p1_V_reg_314_pp0_iter1_reg_reg is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_mul_18s_16s_32_4_0_U188/pyr_dense_optical_flow_accel_mul_mul_18s_16s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_mul_18s_16s_32_4_0_U188/pyr_dense_optical_flow_accel_mul_mul_18s_16s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_mul_18s_16s_32_4_0_U188/pyr_dense_optical_flow_accel_mul_mul_18s_16s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_mul_18s_16s_32_4_0_U188/pyr_dense_optical_flow_accel_mul_mul_18s_16s_32_4_0_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_mul_18s_16s_32_4_0_U188/pyr_dense_optical_flow_accel_mul_mul_18s_16s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_mul_18s_16s_32_4_0_U188/pyr_dense_optical_flow_accel_mul_mul_18s_16s_32_4_0_DSP48_1_U/p_reg_tmp0 is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_mul_18s_16s_32_4_0_U188/pyr_dense_optical_flow_accel_mul_mul_18s_16s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/ama_submuladd_20s_18s_16s_32s_32_4_0_U190/pyr_dense_optical_flow_accel_ama_submuladd_20s_18s_16s_32s_32_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (C+((D-A'')*B'')')'.
DSP Report: register grp_compute_result_16_10_45_22_48_16_s_fu_392/ama_submuladd_20s_18s_16s_32s_32_4_0_U190/pyr_dense_optical_flow_accel_ama_submuladd_20s_18s_16s_32s_32_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/ama_submuladd_20s_18s_16s_32s_32_4_0_U190/pyr_dense_optical_flow_accel_ama_submuladd_20s_18s_16s_32s_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register grp_compute_result_16_10_45_22_48_16_s_fu_392/ama_submuladd_20s_18s_16s_32s_32_4_0_U190/pyr_dense_optical_flow_accel_ama_submuladd_20s_18s_16s_32s_32_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/ama_submuladd_20s_18s_16s_32s_32_4_0_U190/pyr_dense_optical_flow_accel_ama_submuladd_20s_18s_16s_32s_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register grp_compute_result_16_10_45_22_48_16_s_fu_392/ama_submuladd_20s_18s_16s_32s_32_4_0_U190/pyr_dense_optical_flow_accel_ama_submuladd_20s_18s_16s_32s_32_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/ama_submuladd_20s_18s_16s_32s_32_4_0_U190/pyr_dense_optical_flow_accel_ama_submuladd_20s_18s_16s_32s_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register grp_compute_result_16_10_45_22_48_16_s_fu_392/ama_submuladd_20s_18s_16s_32s_32_4_0_U190/pyr_dense_optical_flow_accel_ama_submuladd_20s_18s_16s_32s_32_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/ama_submuladd_20s_18s_16s_32s_32_4_0_U190/pyr_dense_optical_flow_accel_ama_submuladd_20s_18s_16s_32s_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register grp_compute_result_16_10_45_22_48_16_s_fu_392/ama_submuladd_20s_18s_16s_32s_32_4_0_U190/pyr_dense_optical_flow_accel_ama_submuladd_20s_18s_16s_32s_32_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/ama_submuladd_20s_18s_16s_32s_32_4_0_U190/pyr_dense_optical_flow_accel_ama_submuladd_20s_18s_16s_32s_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register grp_compute_result_16_10_45_22_48_16_s_fu_392/ama_submuladd_20s_18s_16s_32s_32_4_0_U190/pyr_dense_optical_flow_accel_ama_submuladd_20s_18s_16s_32s_32_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/ama_submuladd_20s_18s_16s_32s_32_4_0_U190/pyr_dense_optical_flow_accel_ama_submuladd_20s_18s_16s_32s_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register grp_compute_result_16_10_45_22_48_16_s_fu_392/ama_submuladd_20s_18s_16s_32s_32_4_0_U190/pyr_dense_optical_flow_accel_ama_submuladd_20s_18s_16s_32s_32_4_0_DSP48_2_U/ad_reg_reg is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/ama_submuladd_20s_18s_16s_32s_32_4_0_U190/pyr_dense_optical_flow_accel_ama_submuladd_20s_18s_16s_32s_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator grp_compute_result_16_10_45_22_48_16_s_fu_392/ama_submuladd_20s_18s_16s_32s_32_4_0_U190/pyr_dense_optical_flow_accel_ama_submuladd_20s_18s_16s_32s_32_4_0_DSP48_2_U/p is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/ama_submuladd_20s_18s_16s_32s_32_4_0_U190/pyr_dense_optical_flow_accel_ama_submuladd_20s_18s_16s_32s_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator grp_compute_result_16_10_45_22_48_16_s_fu_392/ama_submuladd_20s_18s_16s_32s_32_4_0_U190/pyr_dense_optical_flow_accel_ama_submuladd_20s_18s_16s_32s_32_4_0_DSP48_2_U/m is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/ama_submuladd_20s_18s_16s_32s_32_4_0_U190/pyr_dense_optical_flow_accel_ama_submuladd_20s_18s_16s_32s_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator grp_compute_result_16_10_45_22_48_16_s_fu_392/ama_submuladd_20s_18s_16s_32s_32_4_0_U190/pyr_dense_optical_flow_accel_ama_submuladd_20s_18s_16s_32s_32_4_0_DSP48_2_U/ad is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/ama_submuladd_20s_18s_16s_32s_32_4_0_U190/pyr_dense_optical_flow_accel_ama_submuladd_20s_18s_16s_32s_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_mul_18s_16s_32_4_0_U189/pyr_dense_optical_flow_accel_mul_mul_18s_16s_32_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register grp_compute_result_16_10_45_22_48_16_s_fu_392/i2_read_reg_287_reg is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_mul_18s_16s_32_4_0_U189/pyr_dense_optical_flow_accel_mul_mul_18s_16s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_mul_18s_16s_32_4_0_U189/pyr_dense_optical_flow_accel_mul_mul_18s_16s_32_4_0_DSP48_1_U/b_reg_reg is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_mul_18s_16s_32_4_0_U189/pyr_dense_optical_flow_accel_mul_mul_18s_16s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register grp_compute_result_16_10_45_22_48_16_s_fu_392/p2_V_reg_308_reg is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_mul_18s_16s_32_4_0_U189/pyr_dense_optical_flow_accel_mul_mul_18s_16s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register grp_compute_result_16_10_45_22_48_16_s_fu_392/p2_V_reg_308_pp0_iter1_reg_reg is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_mul_18s_16s_32_4_0_U189/pyr_dense_optical_flow_accel_mul_mul_18s_16s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_mul_18s_16s_32_4_0_U189/pyr_dense_optical_flow_accel_mul_mul_18s_16s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_mul_18s_16s_32_4_0_U189/pyr_dense_optical_flow_accel_mul_mul_18s_16s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_mul_18s_16s_32_4_0_U189/pyr_dense_optical_flow_accel_mul_mul_18s_16s_32_4_0_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_mul_18s_16s_32_4_0_U189/pyr_dense_optical_flow_accel_mul_mul_18s_16s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_mul_18s_16s_32_4_0_U189/pyr_dense_optical_flow_accel_mul_mul_18s_16s_32_4_0_DSP48_1_U/p_reg_tmp0 is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_mul_18s_16s_32_4_0_U189/pyr_dense_optical_flow_accel_mul_mul_18s_16s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mac_muladd_18s_16s_32s_32_4_0_U191/pyr_dense_optical_flow_accel_mac_muladd_18s_16s_32s_32_4_0_DSP48_3_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register grp_compute_result_16_10_45_22_48_16_s_fu_392/mac_muladd_18s_16s_32s_32_4_0_U191/pyr_dense_optical_flow_accel_mac_muladd_18s_16s_32s_32_4_0_DSP48_3_U/p_reg_reg is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mac_muladd_18s_16s_32s_32_4_0_U191/pyr_dense_optical_flow_accel_mac_muladd_18s_16s_32s_32_4_0_DSP48_3_U/p_reg_reg.
DSP Report: register grp_compute_result_16_10_45_22_48_16_s_fu_392/mac_muladd_18s_16s_32s_32_4_0_U191/pyr_dense_optical_flow_accel_mac_muladd_18s_16s_32s_32_4_0_DSP48_3_U/p_reg_reg is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mac_muladd_18s_16s_32s_32_4_0_U191/pyr_dense_optical_flow_accel_mac_muladd_18s_16s_32s_32_4_0_DSP48_3_U/p_reg_reg.
DSP Report: register grp_compute_result_16_10_45_22_48_16_s_fu_392/mac_muladd_18s_16s_32s_32_4_0_U191/pyr_dense_optical_flow_accel_mac_muladd_18s_16s_32s_32_4_0_DSP48_3_U/p_reg_reg is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mac_muladd_18s_16s_32s_32_4_0_U191/pyr_dense_optical_flow_accel_mac_muladd_18s_16s_32s_32_4_0_DSP48_3_U/p_reg_reg.
DSP Report: register grp_compute_result_16_10_45_22_48_16_s_fu_392/mac_muladd_18s_16s_32s_32_4_0_U191/pyr_dense_optical_flow_accel_mac_muladd_18s_16s_32s_32_4_0_DSP48_3_U/p_reg_reg is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mac_muladd_18s_16s_32s_32_4_0_U191/pyr_dense_optical_flow_accel_mac_muladd_18s_16s_32s_32_4_0_DSP48_3_U/p_reg_reg.
DSP Report: register grp_compute_result_16_10_45_22_48_16_s_fu_392/mac_muladd_18s_16s_32s_32_4_0_U191/pyr_dense_optical_flow_accel_mac_muladd_18s_16s_32s_32_4_0_DSP48_3_U/p_reg_reg is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mac_muladd_18s_16s_32s_32_4_0_U191/pyr_dense_optical_flow_accel_mac_muladd_18s_16s_32s_32_4_0_DSP48_3_U/p_reg_reg.
DSP Report: register grp_compute_result_16_10_45_22_48_16_s_fu_392/mac_muladd_18s_16s_32s_32_4_0_U191/pyr_dense_optical_flow_accel_mac_muladd_18s_16s_32s_32_4_0_DSP48_3_U/m_reg_reg is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mac_muladd_18s_16s_32s_32_4_0_U191/pyr_dense_optical_flow_accel_mac_muladd_18s_16s_32s_32_4_0_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_compute_result_16_10_45_22_48_16_s_fu_392/mac_muladd_18s_16s_32s_32_4_0_U191/pyr_dense_optical_flow_accel_mac_muladd_18s_16s_32s_32_4_0_DSP48_3_U/p is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mac_muladd_18s_16s_32s_32_4_0_U191/pyr_dense_optical_flow_accel_mac_muladd_18s_16s_32s_32_4_0_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_compute_result_16_10_45_22_48_16_s_fu_392/mac_muladd_18s_16s_32s_32_4_0_U191/pyr_dense_optical_flow_accel_mac_muladd_18s_16s_32s_32_4_0_DSP48_3_U/m is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mac_muladd_18s_16s_32s_32_4_0_U191/pyr_dense_optical_flow_accel_mac_muladd_18s_16s_32s_32_4_0_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17ns_16ns_33_4_1_U177/pyr_dense_optical_flow_accel_mul_mul_17ns_16ns_33_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17ns_16ns_33_4_1_U177/pyr_dense_optical_flow_accel_mul_mul_17ns_16ns_33_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17ns_16ns_33_4_1_U177/pyr_dense_optical_flow_accel_mul_mul_17ns_16ns_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17ns_16ns_33_4_1_U177/pyr_dense_optical_flow_accel_mul_mul_17ns_16ns_33_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_17ns_16ns_33_4_1_U177/pyr_dense_optical_flow_accel_mul_mul_17ns_16ns_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17ns_16ns_33_4_1_U177/pyr_dense_optical_flow_accel_mul_mul_17ns_16ns_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17ns_16ns_33_4_1_U177/pyr_dense_optical_flow_accel_mul_mul_17ns_16ns_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17ns_16ns_33_4_1_U177/pyr_dense_optical_flow_accel_mul_mul_17ns_16ns_33_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17ns_16ns_33_4_1_U177/pyr_dense_optical_flow_accel_mul_mul_17ns_16ns_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17ns_16ns_33_4_1_U177/pyr_dense_optical_flow_accel_mul_mul_17ns_16ns_33_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17ns_16ns_33_4_1_U177/pyr_dense_optical_flow_accel_mul_mul_17ns_16ns_33_4_1_DSP48_0_U/p_reg_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'fracy_fx_V_reg_4227_reg' and it is trimmed from '25' to '15' bits. [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s.v:1735]
DSP Report: Generating DSP mul_24s_29s_29_1_1_U244/pyr_dense_optical_flow_accel_mul_24s_29s_29_1_1_Multiplier_3_U/p, operation Mode is: A*B.
DSP Report: operator mul_24s_29s_29_1_1_U244/pyr_dense_optical_flow_accel_mul_24s_29s_29_1_1_Multiplier_3_U/p is absorbed into DSP mul_24s_29s_29_1_1_U244/pyr_dense_optical_flow_accel_mul_24s_29s_29_1_1_Multiplier_3_U/p.
DSP Report: operator mul_24s_29s_29_1_1_U244/pyr_dense_optical_flow_accel_mul_24s_29s_29_1_1_Multiplier_3_U/p is absorbed into DSP mul_24s_29s_29_1_1_U244/pyr_dense_optical_flow_accel_mul_24s_29s_29_1_1_Multiplier_3_U/p.
DSP Report: Generating DSP mul_24s_29s_29_1_1_U244/pyr_dense_optical_flow_accel_mul_24s_29s_29_1_1_Multiplier_3_U/p, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_24s_29s_29_1_1_U244/pyr_dense_optical_flow_accel_mul_24s_29s_29_1_1_Multiplier_3_U/p is absorbed into DSP mul_24s_29s_29_1_1_U244/pyr_dense_optical_flow_accel_mul_24s_29s_29_1_1_Multiplier_3_U/p.
DSP Report: operator mul_24s_29s_29_1_1_U244/pyr_dense_optical_flow_accel_mul_24s_29s_29_1_1_Multiplier_3_U/p is absorbed into DSP mul_24s_29s_29_1_1_U244/pyr_dense_optical_flow_accel_mul_24s_29s_29_1_1_Multiplier_3_U/p.
DSP Report: Generating DSP mul_8ns_29s_29_1_1_U248/pyr_dense_optical_flow_accel_mul_8ns_29s_29_1_1_Multiplier_4_U/p, operation Mode is: A2*B2.
DSP Report: register mul_8ns_29s_29_1_1_U248/pyr_dense_optical_flow_accel_mul_8ns_29s_29_1_1_Multiplier_4_U/p is absorbed into DSP mul_8ns_29s_29_1_1_U248/pyr_dense_optical_flow_accel_mul_8ns_29s_29_1_1_Multiplier_4_U/p.
DSP Report: register mul_8ns_29s_29_1_1_U248/pyr_dense_optical_flow_accel_mul_8ns_29s_29_1_1_Multiplier_4_U/p is absorbed into DSP mul_8ns_29s_29_1_1_U248/pyr_dense_optical_flow_accel_mul_8ns_29s_29_1_1_Multiplier_4_U/p.
DSP Report: operator mul_8ns_29s_29_1_1_U248/pyr_dense_optical_flow_accel_mul_8ns_29s_29_1_1_Multiplier_4_U/p is absorbed into DSP mul_8ns_29s_29_1_1_U248/pyr_dense_optical_flow_accel_mul_8ns_29s_29_1_1_Multiplier_4_U/p.
DSP Report: operator mul_8ns_29s_29_1_1_U248/pyr_dense_optical_flow_accel_mul_8ns_29s_29_1_1_Multiplier_4_U/p is absorbed into DSP mul_8ns_29s_29_1_1_U248/pyr_dense_optical_flow_accel_mul_8ns_29s_29_1_1_Multiplier_4_U/p.
DSP Report: Generating DSP mul_8ns_29s_29_1_1_U247/pyr_dense_optical_flow_accel_mul_8ns_29s_29_1_1_Multiplier_4_U/p, operation Mode is: A*B2.
DSP Report: register mul_8ns_29s_29_1_1_U247/pyr_dense_optical_flow_accel_mul_8ns_29s_29_1_1_Multiplier_4_U/p is absorbed into DSP mul_8ns_29s_29_1_1_U247/pyr_dense_optical_flow_accel_mul_8ns_29s_29_1_1_Multiplier_4_U/p.
DSP Report: operator mul_8ns_29s_29_1_1_U247/pyr_dense_optical_flow_accel_mul_8ns_29s_29_1_1_Multiplier_4_U/p is absorbed into DSP mul_8ns_29s_29_1_1_U247/pyr_dense_optical_flow_accel_mul_8ns_29s_29_1_1_Multiplier_4_U/p.
DSP Report: operator mul_8ns_29s_29_1_1_U247/pyr_dense_optical_flow_accel_mul_8ns_29s_29_1_1_Multiplier_4_U/p is absorbed into DSP mul_8ns_29s_29_1_1_U247/pyr_dense_optical_flow_accel_mul_8ns_29s_29_1_1_Multiplier_4_U/p.
DSP Report: Generating DSP mul_8ns_29s_29_1_1_U245/pyr_dense_optical_flow_accel_mul_8ns_29s_29_1_1_Multiplier_4_U/p, operation Mode is: A*B2.
DSP Report: register mul_8ns_29s_29_1_1_U245/pyr_dense_optical_flow_accel_mul_8ns_29s_29_1_1_Multiplier_4_U/p is absorbed into DSP mul_8ns_29s_29_1_1_U245/pyr_dense_optical_flow_accel_mul_8ns_29s_29_1_1_Multiplier_4_U/p.
DSP Report: operator mul_8ns_29s_29_1_1_U245/pyr_dense_optical_flow_accel_mul_8ns_29s_29_1_1_Multiplier_4_U/p is absorbed into DSP mul_8ns_29s_29_1_1_U245/pyr_dense_optical_flow_accel_mul_8ns_29s_29_1_1_Multiplier_4_U/p.
DSP Report: operator mul_8ns_29s_29_1_1_U245/pyr_dense_optical_flow_accel_mul_8ns_29s_29_1_1_Multiplier_4_U/p is absorbed into DSP mul_8ns_29s_29_1_1_U245/pyr_dense_optical_flow_accel_mul_8ns_29s_29_1_1_Multiplier_4_U/p.
DSP Report: Generating DSP mul_8ns_29s_29_1_1_U246/pyr_dense_optical_flow_accel_mul_8ns_29s_29_1_1_Multiplier_4_U/p, operation Mode is: A*B2.
DSP Report: register mul_8ns_29s_29_1_1_U246/pyr_dense_optical_flow_accel_mul_8ns_29s_29_1_1_Multiplier_4_U/p is absorbed into DSP mul_8ns_29s_29_1_1_U246/pyr_dense_optical_flow_accel_mul_8ns_29s_29_1_1_Multiplier_4_U/p.
DSP Report: operator mul_8ns_29s_29_1_1_U246/pyr_dense_optical_flow_accel_mul_8ns_29s_29_1_1_Multiplier_4_U/p is absorbed into DSP mul_8ns_29s_29_1_1_U246/pyr_dense_optical_flow_accel_mul_8ns_29s_29_1_1_Multiplier_4_U/p.
DSP Report: operator mul_8ns_29s_29_1_1_U246/pyr_dense_optical_flow_accel_mul_8ns_29s_29_1_1_Multiplier_4_U/p is absorbed into DSP mul_8ns_29s_29_1_1_U246/pyr_dense_optical_flow_accel_mul_8ns_29s_29_1_1_Multiplier_4_U/p.
INFO: [Synth 8-4471] merging register 'mul_mul_9s_17s_26_4_1_U336/pyr_dense_optical_flow_accel_mul_mul_9s_17s_26_4_1_DSP48_5_U/b_reg_reg[16:0]' into 'mul_mul_9s_17s_26_4_1_U335/pyr_dense_optical_flow_accel_mul_mul_9s_17s_26_4_1_DSP48_5_U/b_reg_reg[16:0]' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_mul_mul_9s_17s_26_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mac_mulsub_9s_17s_26s_26_4_1_U338/pyr_dense_optical_flow_accel_mac_mulsub_9s_17s_26s_26_4_1_DSP48_6_U/b_reg_reg[17:0]' into 'mac_mulsub_9s_17s_26s_26_4_1_U337/pyr_dense_optical_flow_accel_mac_mulsub_9s_17s_26s_26_4_1_DSP48_6_U/b_reg_reg[17:0]' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_mac_mulsub_9s_17s_26s_26_4_1.v:30]
DSP Report: Generating DSP mul_9s_9s_18_1_1_U330/pyr_dense_optical_flow_accel_mul_9s_9s_18_1_1_Multiplier_5_U/p, operation Mode is: A2*B2.
DSP Report: register select_ln882_2_reg_3435_reg is absorbed into DSP mul_9s_9s_18_1_1_U330/pyr_dense_optical_flow_accel_mul_9s_9s_18_1_1_Multiplier_5_U/p.
DSP Report: register select_ln882_2_reg_3435_reg is absorbed into DSP mul_9s_9s_18_1_1_U330/pyr_dense_optical_flow_accel_mul_9s_9s_18_1_1_Multiplier_5_U/p.
DSP Report: operator mul_9s_9s_18_1_1_U330/pyr_dense_optical_flow_accel_mul_9s_9s_18_1_1_Multiplier_5_U/p is absorbed into DSP mul_9s_9s_18_1_1_U330/pyr_dense_optical_flow_accel_mul_9s_9s_18_1_1_Multiplier_5_U/p.
DSP Report: Generating DSP mul_9s_9s_18_1_1_U329/pyr_dense_optical_flow_accel_mul_9s_9s_18_1_1_Multiplier_5_U/p, operation Mode is: A2*B2.
DSP Report: register empty_191_reg_1627_reg is absorbed into DSP mul_9s_9s_18_1_1_U329/pyr_dense_optical_flow_accel_mul_9s_9s_18_1_1_Multiplier_5_U/p.
DSP Report: register empty_191_reg_1627_reg is absorbed into DSP mul_9s_9s_18_1_1_U329/pyr_dense_optical_flow_accel_mul_9s_9s_18_1_1_Multiplier_5_U/p.
DSP Report: operator mul_9s_9s_18_1_1_U329/pyr_dense_optical_flow_accel_mul_9s_9s_18_1_1_Multiplier_5_U/p is absorbed into DSP mul_9s_9s_18_1_1_U329/pyr_dense_optical_flow_accel_mul_9s_9s_18_1_1_Multiplier_5_U/p.
DSP Report: Generating DSP mul_9s_9s_18_1_1_U334/pyr_dense_optical_flow_accel_mul_9s_9s_18_1_1_Multiplier_5_U/p, operation Mode is: A2*B2.
DSP Report: register select_ln882_1_reg_3429_reg is absorbed into DSP mul_9s_9s_18_1_1_U334/pyr_dense_optical_flow_accel_mul_9s_9s_18_1_1_Multiplier_5_U/p.
DSP Report: register select_ln882_1_reg_3429_reg is absorbed into DSP mul_9s_9s_18_1_1_U334/pyr_dense_optical_flow_accel_mul_9s_9s_18_1_1_Multiplier_5_U/p.
DSP Report: operator mul_9s_9s_18_1_1_U334/pyr_dense_optical_flow_accel_mul_9s_9s_18_1_1_Multiplier_5_U/p is absorbed into DSP mul_9s_9s_18_1_1_U334/pyr_dense_optical_flow_accel_mul_9s_9s_18_1_1_Multiplier_5_U/p.
DSP Report: Generating DSP mul_9s_9s_18_1_1_U333/pyr_dense_optical_flow_accel_mul_9s_9s_18_1_1_Multiplier_5_U/p, operation Mode is: A2*B2.
DSP Report: register empty_190_reg_1613_reg is absorbed into DSP mul_9s_9s_18_1_1_U333/pyr_dense_optical_flow_accel_mul_9s_9s_18_1_1_Multiplier_5_U/p.
DSP Report: register empty_190_reg_1613_reg is absorbed into DSP mul_9s_9s_18_1_1_U333/pyr_dense_optical_flow_accel_mul_9s_9s_18_1_1_Multiplier_5_U/p.
DSP Report: operator mul_9s_9s_18_1_1_U333/pyr_dense_optical_flow_accel_mul_9s_9s_18_1_1_Multiplier_5_U/p is absorbed into DSP mul_9s_9s_18_1_1_U333/pyr_dense_optical_flow_accel_mul_9s_9s_18_1_1_Multiplier_5_U/p.
DSP Report: Generating DSP mul_9s_9s_18_1_1_U332/pyr_dense_optical_flow_accel_mul_9s_9s_18_1_1_Multiplier_5_U/p, operation Mode is: A2*B2.
DSP Report: register select_ln882_2_reg_3435_reg is absorbed into DSP mul_9s_9s_18_1_1_U332/pyr_dense_optical_flow_accel_mul_9s_9s_18_1_1_Multiplier_5_U/p.
DSP Report: register select_ln882_1_reg_3429_reg is absorbed into DSP mul_9s_9s_18_1_1_U332/pyr_dense_optical_flow_accel_mul_9s_9s_18_1_1_Multiplier_5_U/p.
DSP Report: operator mul_9s_9s_18_1_1_U332/pyr_dense_optical_flow_accel_mul_9s_9s_18_1_1_Multiplier_5_U/p is absorbed into DSP mul_9s_9s_18_1_1_U332/pyr_dense_optical_flow_accel_mul_9s_9s_18_1_1_Multiplier_5_U/p.
DSP Report: Generating DSP mul_9s_9s_18_1_1_U331/pyr_dense_optical_flow_accel_mul_9s_9s_18_1_1_Multiplier_5_U/p, operation Mode is: A2*B2.
DSP Report: register empty_191_reg_1627_reg is absorbed into DSP mul_9s_9s_18_1_1_U331/pyr_dense_optical_flow_accel_mul_9s_9s_18_1_1_Multiplier_5_U/p.
DSP Report: register empty_190_reg_1613_reg is absorbed into DSP mul_9s_9s_18_1_1_U331/pyr_dense_optical_flow_accel_mul_9s_9s_18_1_1_Multiplier_5_U/p.
DSP Report: operator mul_9s_9s_18_1_1_U331/pyr_dense_optical_flow_accel_mul_9s_9s_18_1_1_Multiplier_5_U/p is absorbed into DSP mul_9s_9s_18_1_1_U331/pyr_dense_optical_flow_accel_mul_9s_9s_18_1_1_Multiplier_5_U/p.
DSP Report: Generating DSP mul_mul_9s_17s_26_4_1_U335/pyr_dense_optical_flow_accel_mul_mul_9s_17s_26_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_9s_17s_26_4_1_U335/pyr_dense_optical_flow_accel_mul_mul_9s_17s_26_4_1_DSP48_5_U/a_reg_reg is absorbed into DSP mul_mul_9s_17s_26_4_1_U335/pyr_dense_optical_flow_accel_mul_mul_9s_17s_26_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mul_mul_9s_17s_26_4_1_U335/pyr_dense_optical_flow_accel_mul_mul_9s_17s_26_4_1_DSP48_5_U/b_reg_reg is absorbed into DSP mul_mul_9s_17s_26_4_1_U335/pyr_dense_optical_flow_accel_mul_mul_9s_17s_26_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mul_mul_9s_17s_26_4_1_U335/pyr_dense_optical_flow_accel_mul_mul_9s_17s_26_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mul_mul_9s_17s_26_4_1_U335/pyr_dense_optical_flow_accel_mul_mul_9s_17s_26_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mul_mul_9s_17s_26_4_1_U335/pyr_dense_optical_flow_accel_mul_mul_9s_17s_26_4_1_DSP48_5_U/p_reg_tmp_reg is absorbed into DSP mul_mul_9s_17s_26_4_1_U335/pyr_dense_optical_flow_accel_mul_mul_9s_17s_26_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mul_mul_9s_17s_26_4_1_U335/pyr_dense_optical_flow_accel_mul_mul_9s_17s_26_4_1_DSP48_5_U/p_reg_tmp0 is absorbed into DSP mul_mul_9s_17s_26_4_1_U335/pyr_dense_optical_flow_accel_mul_mul_9s_17s_26_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mac_mulsub_9s_17s_26s_26_4_1_U337/pyr_dense_optical_flow_accel_mac_mulsub_9s_17s_26s_26_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (PCIN-(A''*B2)')'.
DSP Report: register mac_mulsub_9s_17s_26s_26_4_1_U337/pyr_dense_optical_flow_accel_mac_mulsub_9s_17s_26s_26_4_1_DSP48_6_U/b_reg_reg is absorbed into DSP mac_mulsub_9s_17s_26s_26_4_1_U337/pyr_dense_optical_flow_accel_mac_mulsub_9s_17s_26s_26_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_mulsub_9s_17s_26s_26_4_1_U337/pyr_dense_optical_flow_accel_mac_mulsub_9s_17s_26s_26_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_mulsub_9s_17s_26s_26_4_1_U337/pyr_dense_optical_flow_accel_mac_mulsub_9s_17s_26s_26_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_mulsub_9s_17s_26s_26_4_1_U337/pyr_dense_optical_flow_accel_mac_mulsub_9s_17s_26s_26_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_mulsub_9s_17s_26s_26_4_1_U337/pyr_dense_optical_flow_accel_mac_mulsub_9s_17s_26s_26_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_mulsub_9s_17s_26s_26_4_1_U337/pyr_dense_optical_flow_accel_mac_mulsub_9s_17s_26s_26_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_mulsub_9s_17s_26s_26_4_1_U337/pyr_dense_optical_flow_accel_mac_mulsub_9s_17s_26s_26_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_mulsub_9s_17s_26s_26_4_1_U337/pyr_dense_optical_flow_accel_mac_mulsub_9s_17s_26s_26_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP mac_mulsub_9s_17s_26s_26_4_1_U337/pyr_dense_optical_flow_accel_mac_mulsub_9s_17s_26s_26_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_mulsub_9s_17s_26s_26_4_1_U337/pyr_dense_optical_flow_accel_mac_mulsub_9s_17s_26s_26_4_1_DSP48_6_U/p is absorbed into DSP mac_mulsub_9s_17s_26s_26_4_1_U337/pyr_dense_optical_flow_accel_mac_mulsub_9s_17s_26s_26_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_mulsub_9s_17s_26s_26_4_1_U337/pyr_dense_optical_flow_accel_mac_mulsub_9s_17s_26s_26_4_1_DSP48_6_U/m is absorbed into DSP mac_mulsub_9s_17s_26s_26_4_1_U337/pyr_dense_optical_flow_accel_mac_mulsub_9s_17s_26s_26_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_9s_17s_26_4_1_U336/pyr_dense_optical_flow_accel_mul_mul_9s_17s_26_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_9s_17s_26_4_1_U336/pyr_dense_optical_flow_accel_mul_mul_9s_17s_26_4_1_DSP48_5_U/a_reg_reg is absorbed into DSP mul_mul_9s_17s_26_4_1_U336/pyr_dense_optical_flow_accel_mul_mul_9s_17s_26_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mul_mul_9s_17s_26_4_1_U335/pyr_dense_optical_flow_accel_mul_mul_9s_17s_26_4_1_DSP48_5_U/b_reg_reg is absorbed into DSP mul_mul_9s_17s_26_4_1_U336/pyr_dense_optical_flow_accel_mul_mul_9s_17s_26_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mul_mul_9s_17s_26_4_1_U336/pyr_dense_optical_flow_accel_mul_mul_9s_17s_26_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mul_mul_9s_17s_26_4_1_U336/pyr_dense_optical_flow_accel_mul_mul_9s_17s_26_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mul_mul_9s_17s_26_4_1_U336/pyr_dense_optical_flow_accel_mul_mul_9s_17s_26_4_1_DSP48_5_U/p_reg_tmp_reg is absorbed into DSP mul_mul_9s_17s_26_4_1_U336/pyr_dense_optical_flow_accel_mul_mul_9s_17s_26_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mul_mul_9s_17s_26_4_1_U336/pyr_dense_optical_flow_accel_mul_mul_9s_17s_26_4_1_DSP48_5_U/p_reg_tmp0 is absorbed into DSP mul_mul_9s_17s_26_4_1_U336/pyr_dense_optical_flow_accel_mul_mul_9s_17s_26_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mac_mulsub_9s_17s_26s_26_4_1_U338/pyr_dense_optical_flow_accel_mac_mulsub_9s_17s_26s_26_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (PCIN-(A''*B2)')'.
DSP Report: register mac_mulsub_9s_17s_26s_26_4_1_U337/pyr_dense_optical_flow_accel_mac_mulsub_9s_17s_26s_26_4_1_DSP48_6_U/b_reg_reg is absorbed into DSP mac_mulsub_9s_17s_26s_26_4_1_U338/pyr_dense_optical_flow_accel_mac_mulsub_9s_17s_26s_26_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_mulsub_9s_17s_26s_26_4_1_U338/pyr_dense_optical_flow_accel_mac_mulsub_9s_17s_26s_26_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_mulsub_9s_17s_26s_26_4_1_U338/pyr_dense_optical_flow_accel_mac_mulsub_9s_17s_26s_26_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_mulsub_9s_17s_26s_26_4_1_U338/pyr_dense_optical_flow_accel_mac_mulsub_9s_17s_26s_26_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_mulsub_9s_17s_26s_26_4_1_U338/pyr_dense_optical_flow_accel_mac_mulsub_9s_17s_26s_26_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_mulsub_9s_17s_26s_26_4_1_U338/pyr_dense_optical_flow_accel_mac_mulsub_9s_17s_26s_26_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_mulsub_9s_17s_26s_26_4_1_U338/pyr_dense_optical_flow_accel_mac_mulsub_9s_17s_26s_26_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_mulsub_9s_17s_26s_26_4_1_U338/pyr_dense_optical_flow_accel_mac_mulsub_9s_17s_26s_26_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP mac_mulsub_9s_17s_26s_26_4_1_U338/pyr_dense_optical_flow_accel_mac_mulsub_9s_17s_26s_26_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_mulsub_9s_17s_26s_26_4_1_U338/pyr_dense_optical_flow_accel_mac_mulsub_9s_17s_26s_26_4_1_DSP48_6_U/p is absorbed into DSP mac_mulsub_9s_17s_26s_26_4_1_U338/pyr_dense_optical_flow_accel_mac_mulsub_9s_17s_26s_26_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_mulsub_9s_17s_26s_26_4_1_U338/pyr_dense_optical_flow_accel_mac_mulsub_9s_17s_26s_26_4_1_DSP48_6_U/m is absorbed into DSP mac_mulsub_9s_17s_26s_26_4_1_U338/pyr_dense_optical_flow_accel_mac_mulsub_9s_17s_26s_26_4_1_DSP48_6_U/p_reg_reg.
INFO: [Synth 8-6904] The RAM "pyr_dense_optical_flow_accel_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s__GCB0/strmIt_float_U/mem_reg" of size (depth=63 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-7129] Port aclk in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tuser[0] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tlast in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tvalid in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[31] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[30] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[29] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[28] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[27] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[26] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[25] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[24] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[23] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[22] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[21] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[20] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[19] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[18] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[17] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[16] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[15] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[14] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[13] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[12] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[11] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[10] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[9] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[8] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[7] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[6] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[5] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[4] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[3] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[2] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[1] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[0] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tuser[0] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tlast in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tvalid in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[31] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[30] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[29] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[28] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[27] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[26] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[25] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[24] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[23] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[22] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[21] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[20] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[19] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[18] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[17] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[16] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[15] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[14] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[13] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[12] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[11] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[10] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[9] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[8] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[7] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[6] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[5] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[4] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[3] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[2] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[1] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[0] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tuser[0] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tlast in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tvalid in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[7] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[6] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[5] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[4] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[3] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[2] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[1] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[0] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tuser[0] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tlast in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tready in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module pyr_dense_optical_flow_accel_fpext_32ns_64_2_no_dsp_1__2 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0/buffer_0_V_U/pyr_dense_optical_flow_accel_scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_falsebkb_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0/buffer_0_V_U/pyr_dense_optical_flow_accel_scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_falsebkb_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0/buffer_1_V_U/pyr_dense_optical_flow_accel_scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_falsebkb_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0/buffer_1_V_U/pyr_dense_optical_flow_accel_scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_falsebkb_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0/buf0_V_U/pyr_dense_optical_flow_accel_scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_falsedEe_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0/buf0_V_U/pyr_dense_optical_flow_accel_scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_falsedEe_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0/buf1_V_U/pyr_dense_optical_flow_accel_scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_falsedEe_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0/buf1_V_U/pyr_dense_optical_flow_accel_scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_falsedEe_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_0_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_0_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_1_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_1_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_2_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_2_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_3_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_3_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_4_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_4_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_5_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_5_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_6_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_6_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_7_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_7_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_8_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_8_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_9_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_9_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_10_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_10_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_11_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_11_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_12_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_12_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_13_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_13_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_14_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_14_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_15_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_15_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_16_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_16_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_17_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_17_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_18_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_18_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_19_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_19_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_20_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_20_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_21_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_21_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_22_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_22_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_23_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_23_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_24_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_24_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_25_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_25_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_26_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_26_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_27_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_27_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_28_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_28_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_29_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_29_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_30_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_30_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_31_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_31_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_32_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_32_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_33_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_33_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_34_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_34_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_35_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_35_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_36_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_36_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_37_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_37_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_38_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_38_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_39_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_39_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_40_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_40_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_41_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_41_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_42_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_42_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_43_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_43_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_44_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_44_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_45_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_45_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_46_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_46_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_47_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_47_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_48_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_48_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_49_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_49_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_50_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_50_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/curr_img_buf_0_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_18jQ_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/curr_img_buf_0_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_18jQ_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/curr_img_buf_1_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_19j0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/curr_img_buf_1_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_19j0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_ix_V_0_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_ix_V_0_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_ix_V_1_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_ix_V_1_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_ix_V_2_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_ix_V_2_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_ix_V_3_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_ix_V_3_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_ix_V_4_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_ix_V_4_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_ix_V_5_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_ix_V_5_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_ix_V_6_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_ix_V_6_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_ix_V_7_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_ix_V_7_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_ix_V_8_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_ix_V_8_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_ix_V_9_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_ix_V_9_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_ix_V_10_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_ix_V_10_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_iy_V_0_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_iy_V_0_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_iy_V_1_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_iy_V_1_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_iy_V_2_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_iy_V_2_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_iy_V_3_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_iy_V_3_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_iy_V_4_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_iy_V_4_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_iy_V_5_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_iy_V_5_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_iy_V_6_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_iy_V_6_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak_ram_U/ram_reg"
INFO: [Common 17-14] Message 'Synth 8-7030' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_iy_V_7_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak_ram_U/ram_reg"'.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_iy_V_8_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak_ram_U/ram_reg"'.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_iy_V_9_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak_ram_U/ram_reg"'.
INFO: [Common 17-14] Message 'Synth 8-5779' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7030' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "pyr_dense_optical_flow_accel_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s__GCB0/strmIt_float_U/mem_reg" of size (depth=63 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/zext_ln205_reg_2167_reg[0]' (FDE) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/effBufferedLines_reg_2162_reg[0]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/zext_ln205_reg_2167_reg[1]' (FDE) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/effBufferedLines_reg_2162_reg[1]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/zext_ln205_reg_2167_reg[2]' (FDE) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/effBufferedLines_reg_2162_reg[2]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/zext_ln205_reg_2167_reg[3]' (FDE) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/effBufferedLines_reg_2162_reg[3]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/zext_ln205_reg_2167_reg[4]' (FDE) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/effBufferedLines_reg_2162_reg[4]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/zext_ln205_reg_2167_reg[5]' (FDE) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/effBufferedLines_reg_2162_reg[5]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/zext_ln205_reg_2167_reg[6]' (FDE) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/effBufferedLines_reg_2162_reg[6]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/zext_ln205_reg_2167_reg[7]' (FDE) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/effBufferedLines_reg_2162_reg[7]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/zext_ln205_reg_2167_reg[8]' (FD) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/conv_i8_i25_i_reg_2192_reg[10]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/zext_ln205_reg_2167_reg[9]' (FD) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/conv_i8_i25_i_reg_2192_reg[10]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/zext_ln205_reg_2167_reg[10]' (FD) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/conv_i8_i25_i_reg_2192_reg[10]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/zext_ln205_reg_2167_reg[11]' (FD) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/conv_i8_i25_i_reg_2192_reg[10]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/zext_ln205_reg_2167_reg[12]' (FD) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/conv_i8_i25_i_reg_2192_reg[10]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/zext_ln205_reg_2167_reg[13]' (FD) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/conv_i8_i25_i_reg_2192_reg[10]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/zext_ln205_reg_2167_reg[14]' (FD) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/conv_i8_i25_i_reg_2192_reg[10]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/zext_ln205_reg_2167_reg[15]' (FD) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/conv_i8_i25_i_reg_2192_reg[10]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/zext_ln205_reg_2167_reg[16]' (FD) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/conv_i8_i25_i_reg_2192_reg[10]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/zext_ln205_reg_2167_reg[17]' (FD) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/conv_i8_i25_i_reg_2192_reg[10]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/zext_ln205_reg_2167_reg[18]' (FD) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/conv_i8_i25_i_reg_2192_reg[10]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/zext_ln205_reg_2167_reg[19]' (FD) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/conv_i8_i25_i_reg_2192_reg[10]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/zext_ln205_reg_2167_reg[20]' (FD) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/conv_i8_i25_i_reg_2192_reg[10]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/zext_ln205_reg_2167_reg[21]' (FD) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/conv_i8_i25_i_reg_2192_reg[10]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/zext_ln205_reg_2167_reg[22]' (FD) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/conv_i8_i25_i_reg_2192_reg[10]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/zext_ln205_reg_2167_reg[23]' (FD) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/conv_i8_i25_i_reg_2192_reg[10]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/zext_ln205_reg_2167_reg[24]' (FD) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/conv_i8_i25_i_reg_2192_reg[10]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/zext_ln205_reg_2167_reg[25]' (FD) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/conv_i8_i25_i_reg_2192_reg[10]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/zext_ln205_reg_2167_reg[26]' (FD) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/conv_i8_i25_i_reg_2192_reg[10]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/zext_ln205_reg_2167_reg[27]' (FD) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/conv_i8_i25_i_reg_2192_reg[10]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/zext_ln205_reg_2167_reg[28]' (FD) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/conv_i8_i25_i_reg_2192_reg[10]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/zext_ln205_reg_2167_reg[29]' (FD) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/conv_i8_i25_i_reg_2192_reg[10]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/zext_ln205_reg_2167_reg[30]' (FD) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/conv_i8_i25_i_reg_2192_reg[10]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/zext_ln205_reg_2167_reg[31]' (FD) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/conv_i8_i25_i_reg_2192_reg[10]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/totalLinesInBuffer_read_reg_3362_reg[0]' (FDE) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/trunc_ln32_1_reg_3372_reg[0]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/totalLinesInBuffer_V_reg_2172_reg[1]' (FDE) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/zext_ln207_1_reg_2177_reg[0]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/totalLinesInBuffer_V_reg_2172_reg[7]' (FDE) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/zext_ln207_1_reg_2177_reg[6]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/totalLinesInBuffer_V_reg_2172_reg[2]' (FDE) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/zext_ln207_1_reg_2177_reg[1]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/totalLinesInBuffer_V_reg_2172_reg[3]' (FDE) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/zext_ln207_1_reg_2177_reg[2]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/totalLinesInBuffer_V_reg_2172_reg[4]' (FDE) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/zext_ln207_1_reg_2177_reg[3]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/totalLinesInBuffer_V_reg_2172_reg[5]' (FDE) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/zext_ln207_1_reg_2177_reg[4]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/totalLinesInBuffer_V_reg_2172_reg[6]' (FDE) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/zext_ln207_1_reg_2177_reg[5]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/tmp_locj_V_reg_3377_reg[19]' (FDE) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/lx0_reg_3434_reg[9]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/tmp_locj_V_reg_3377_reg[20]' (FDE) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/lx0_reg_3434_reg[10]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/lx0_reg_3434_reg[11]' (FDE) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/tmp_locj_V_reg_3377_reg[21]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/lx0_reg_3434_reg[12]' (FDE) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/tmp_locj_V_reg_3377_reg[22]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/tmp_locj_V_reg_3377_reg[22]' (FDE) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/tmp_13_reg_3390_reg[0]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/trunc_ln32_1_reg_3372_reg[1]' (FDE) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/totalLinesInBuffer_read_reg_3362_reg[1]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/trunc_ln32_1_reg_3372_reg[2]' (FDE) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/totalLinesInBuffer_read_reg_3362_reg[2]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/trunc_ln32_1_reg_3372_reg[3]' (FDE) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/totalLinesInBuffer_read_reg_3362_reg[3]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/trunc_ln32_1_reg_3372_reg[4]' (FDE) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/totalLinesInBuffer_read_reg_3362_reg[4]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/trunc_ln32_1_reg_3372_reg[5]' (FDE) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/totalLinesInBuffer_read_reg_3362_reg[5]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/trunc_ln52_reg_3398_reg[0]' (FDE) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/effBufferedLines_read_reg_3356_reg[0]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/trunc_ln52_reg_3398_reg[1]' (FDE) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/effBufferedLines_read_reg_3356_reg[1]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/trunc_ln52_reg_3398_reg[2]' (FDE) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/effBufferedLines_read_reg_3356_reg[2]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/trunc_ln52_reg_3398_reg[3]' (FDE) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/effBufferedLines_read_reg_3356_reg[3]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/trunc_ln52_reg_3398_reg[4]' (FDE) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/effBufferedLines_read_reg_3356_reg[4]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/trunc_ln52_reg_3398_reg[5]' (FDE) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/effBufferedLines_read_reg_3356_reg[5]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/tmp_locj_V_reg_3377_reg[17]' (FDE) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/lx0_reg_3434_reg[7]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/tmp_locj_V_reg_3377_reg[18]' (FDE) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/lx0_reg_3434_reg[8]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/lx0_reg_3434_reg[7]' (FDE) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/lx0_cast_reg_3440_reg[7]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/lx0_reg_3434_reg[8]' (FDE) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/lx0_cast_reg_3440_reg[8]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/lx0_reg_3434_reg[9]' (FDE) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/lx0_cast_reg_3440_reg[9]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/lx0_reg_3434_reg[10]' (FDE) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/lx0_cast_reg_3440_reg[10]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/lx0_cast_reg_3440_reg[6]' (FDE) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/tmp_locj_V_reg_3377_reg[16]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/lx0_cast_reg_3440_reg[5]' (FDE) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/tmp_locj_V_reg_3377_reg[15]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/lx0_cast_reg_3440_reg[4]' (FDE) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/tmp_locj_V_reg_3377_reg[14]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/lx0_cast_reg_3440_reg[3]' (FDE) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/tmp_locj_V_reg_3377_reg[13]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/lx0_cast_reg_3440_reg[2]' (FDE) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/tmp_locj_V_reg_3377_reg[12]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/lx0_cast_reg_3440_reg[1]' (FDE) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/tmp_locj_V_reg_3377_reg[11]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/lx0_cast_reg_3440_reg[0]' (FDE) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/tmp_locj_V_reg_3377_reg[10]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/lx0_reg_3434_pp0_iter1_reg_reg[9]' (FDE) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/tmp_locj_V_reg_3377_pp0_iter1_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/lx0_reg_3434_pp0_iter1_reg_reg[10]' (FDE) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/tmp_locj_V_reg_3377_pp0_iter1_reg_reg[20]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/lx0_reg_3434_pp0_iter1_reg_reg[11]' (FDE) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/tmp_locj_V_reg_3377_pp0_iter1_reg_reg[21]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/lx0_reg_3434_pp0_iter1_reg_reg[12]' (FDE) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/tmp_locj_V_reg_3377_pp0_iter1_reg_reg[22]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/tmp_locj_V_reg_3377_reg[10]' (FDE) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/lx0_reg_3434_reg[0]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/lx0_reg_3434_reg[1]' (FDE) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/tmp_locj_V_reg_3377_reg[11]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/lx0_reg_3434_reg[2]' (FDE) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/tmp_locj_V_reg_3377_reg[12]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/lx0_reg_3434_reg[3]' (FDE) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/tmp_locj_V_reg_3377_reg[13]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/lx0_reg_3434_reg[4]' (FDE) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/tmp_locj_V_reg_3377_reg[14]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/lx0_reg_3434_reg[5]' (FDE) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/tmp_locj_V_reg_3377_reg[15]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/tmp_locj_V_reg_3377_reg[16]' (FDE) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/lx0_reg_3434_reg[6]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/lx0_reg_3434_pp0_iter1_reg_reg[7]' (FDE) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/tmp_locj_V_reg_3377_pp0_iter1_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/tmp_locj_V_reg_3377_pp0_iter1_reg_reg[18]' (FDE) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/lx0_reg_3434_pp0_iter1_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/tmp_locj_V_reg_3377_pp0_iter1_reg_reg[10]' (FDE) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/lx0_reg_3434_pp0_iter1_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/lx0_reg_3434_pp0_iter1_reg_reg[1]' (FDE) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/tmp_locj_V_reg_3377_pp0_iter1_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/lx0_reg_3434_pp0_iter1_reg_reg[2]' (FDE) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/tmp_locj_V_reg_3377_pp0_iter1_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/lx0_reg_3434_pp0_iter1_reg_reg[3]' (FDE) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/tmp_locj_V_reg_3377_pp0_iter1_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/lx0_reg_3434_pp0_iter1_reg_reg[4]' (FDE) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/tmp_locj_V_reg_3377_pp0_iter1_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/lx0_reg_3434_pp0_iter1_reg_reg[5]' (FDE) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/tmp_locj_V_reg_3377_pp0_iter1_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/tmp_locj_V_reg_3377_pp0_iter1_reg_reg[16]' (FDE) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/lx0_reg_3434_pp0_iter1_reg_reg[6]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/tmp_locj_V_reg_3377_reg[0]' (FD) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/tmp_locj_V_reg_3377_reg[1]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/tmp_locj_V_reg_3377_reg[1]' (FD) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/tmp_locj_V_reg_3377_reg[2]'
INFO: [Synth 8-3886] merging instance 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/tmp_locj_V_reg_3377_reg[2]' (FD) to 'findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/tmp_locj_V_reg_3377_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/\tmp_locj_V_reg_3377_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0/\grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286/conv7_i_i463_reg_846_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0/\grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286/conv7_i_i463_reg_846_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0/\grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286/conv7_i_i463_reg_846_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0/\grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286/conv7_i_i463_reg_846_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0/\grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286/conv7_i_i463_reg_846_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0/\grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286/conv7_i_i463_reg_846_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0/\grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286/conv7_i_i463_reg_846_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0/\grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286/conv7_i_i463_reg_846_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0/\grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286/conv7_i_i463_reg_846_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0/\grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286/conv7_i_i463_reg_846_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0/\grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286/conv7_i_i463_reg_846_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0/\grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286/conv7_i_i463_reg_846_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0/\grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286/conv7_i_i463_reg_846_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0/\grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286/conv7_i_i463_reg_846_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0/\grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286/conv7_i_i463_reg_846_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0/\grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286/conv7_i_i463_reg_846_reg[32] )
INFO: [Synth 8-3886] merging instance 'find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/ap_phi_reg_pp1_iter1_empty_189_reg_1600_reg[0]' (FDRE) to 'find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/ap_phi_reg_pp1_iter1_empty_189_reg_1600_reg[1]'
INFO: [Synth 8-3886] merging instance 'find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/ap_phi_reg_pp1_iter1_empty_189_reg_1600_reg[1]' (FDRE) to 'find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/ap_phi_reg_pp1_iter1_empty_189_reg_1600_reg[2]'
INFO: [Synth 8-3886] merging instance 'find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/ap_phi_reg_pp1_iter1_empty_189_reg_1600_reg[2]' (FDRE) to 'find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/ap_phi_reg_pp1_iter1_empty_189_reg_1600_reg[3]'
INFO: [Synth 8-3886] merging instance 'find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/ap_phi_reg_pp1_iter1_empty_189_reg_1600_reg[3]' (FDRE) to 'find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/ap_phi_reg_pp1_iter1_empty_189_reg_1600_reg[4]'
INFO: [Synth 8-3886] merging instance 'find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/ap_phi_reg_pp1_iter1_empty_189_reg_1600_reg[4]' (FDRE) to 'find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/ap_phi_reg_pp1_iter1_empty_189_reg_1600_reg[5]'
INFO: [Synth 8-3886] merging instance 'find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/ap_phi_reg_pp1_iter1_empty_189_reg_1600_reg[5]' (FDRE) to 'find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/ap_phi_reg_pp1_iter1_empty_189_reg_1600_reg[6]'
INFO: [Synth 8-3886] merging instance 'find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/ap_phi_reg_pp1_iter1_empty_189_reg_1600_reg[6]' (FDRE) to 'find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/ap_phi_reg_pp1_iter1_empty_189_reg_1600_reg[7]'
INFO: [Synth 8-3886] merging instance 'find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/ap_phi_reg_pp1_iter1_empty_189_reg_1600_reg[7]' (FDRE) to 'find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/ap_phi_reg_pp1_iter1_empty_189_reg_1600_reg[8]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/\ap_phi_reg_pp1_iter1_empty_189_reg_1600_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/\ap_phi_reg_pp1_iter1_empty_190_reg_1613_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0/\zext_ln882_reg_831_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0/\grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286/p_Val2_1_reg_857_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0/\grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286/p_Val2_1_reg_857_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0/\grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286/p_Val2_1_reg_857_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0/\grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286/p_Val2_1_reg_857_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0/\grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286/p_Val2_1_reg_857_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0/\grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286/p_Val2_1_reg_857_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0/\grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286/p_Val2_1_reg_857_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0/\grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286/ap_phi_reg_pp0_iter1_agg_tmp141_0_reg_328_reg[22] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0/\grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286/ap_phi_reg_pp0_iter1_agg_tmp141_0_reg_328_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0/\grp_load_data_1920_16_10_45_22_17_1_s_fu_302/zext_ln41_reg_307_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0/\grp_load_data_1920_16_10_45_22_17_1_s_fu_302/zext_ln41_reg_307_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0/\grp_load_data_1920_16_10_45_22_17_1_s_fu_302/zext_ln41_reg_307_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0/\grp_load_data_1920_16_10_45_22_17_1_s_fu_302/zext_ln41_reg_307_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0/\grp_load_data_1920_16_10_45_22_17_1_s_fu_302/zext_ln41_reg_307_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0/\grp_load_data_1920_16_10_45_22_17_1_s_fu_302/zext_ln41_reg_307_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0/\grp_load_data_1920_16_10_45_22_17_1_s_fu_302/zext_ln41_reg_307_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0/\grp_load_data_1920_16_10_45_22_17_1_s_fu_302/zext_ln41_reg_307_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0/\grp_load_data_1920_16_10_45_22_17_1_s_fu_302/zext_ln41_reg_307_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0/\grp_load_data_1920_16_10_45_22_17_1_s_fu_302/zext_ln41_reg_307_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0/\grp_load_data_1920_16_10_45_22_17_1_s_fu_302/zext_ln41_reg_307_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0/\grp_load_data_1920_16_10_45_22_17_1_s_fu_302/zext_ln41_reg_307_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0/\grp_load_data_1920_16_10_45_22_17_1_s_fu_302/zext_ln41_reg_307_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0/\grp_load_data_1920_16_10_45_22_17_1_s_fu_302/zext_ln41_reg_307_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/\zext_ln207_1_reg_2177_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/\trunc_ln203_reg_2157_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/\trunc_ln1193_reg_4257_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0/\grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286/grp_compute_result_16_10_45_22_48_16_s_fu_392/fracJ_int_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/grp_findIntensity_unsigned_short_1080_unsigned_short_1920_50_17_9_32_22_16_10_48_16_s_fu_1601/\trunc_ln1193_reg_4257_reg[11] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_mul_18s_16s_32_4_0_U188/pyr_dense_optical_flow_accel_mul_mul_18s_16s_32_4_0_DSP48_1_U/a_reg_reg[17:0]' into 'grp_compute_result_16_10_45_22_48_16_s_fu_392/p1_V_reg_314_pp0_iter1_reg_reg[17:0]' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_mul_mul_18s_16s_32_4_0.v:21]
INFO: [Synth 8-4471] merging register 'grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_mul_18s_16s_32_4_0_U189/pyr_dense_optical_flow_accel_mul_mul_18s_16s_32_4_0_DSP48_1_U/a_reg_reg[17:0]' into 'grp_compute_result_16_10_45_22_48_16_s_fu_392/p2_V_reg_308_pp0_iter1_reg_reg[17:0]' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_mul_mul_18s_16s_32_4_0.v:21]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0.v:13]
DSP Report: Generating DSP mul_mul_17s_17ns_34_4_1_U202/pyr_dense_optical_flow_accel_mul_mul_17s_17ns_34_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17ns_34_4_1_U202/pyr_dense_optical_flow_accel_mul_mul_17s_17ns_34_4_1_DSP48_4_U/a_reg_reg is absorbed into DSP mul_mul_17s_17ns_34_4_1_U202/pyr_dense_optical_flow_accel_mul_mul_17s_17ns_34_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mul_mul_17s_17ns_34_4_1_U202/pyr_dense_optical_flow_accel_mul_mul_17s_17ns_34_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mul_mul_17s_17ns_34_4_1_U202/pyr_dense_optical_flow_accel_mul_mul_17s_17ns_34_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mul_mul_17s_17ns_34_4_1_U202/pyr_dense_optical_flow_accel_mul_mul_17s_17ns_34_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mul_mul_17s_17ns_34_4_1_U202/pyr_dense_optical_flow_accel_mul_mul_17s_17ns_34_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mul_mul_17s_17ns_34_4_1_U202/pyr_dense_optical_flow_accel_mul_mul_17s_17ns_34_4_1_DSP48_4_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17ns_34_4_1_U202/pyr_dense_optical_flow_accel_mul_mul_17s_17ns_34_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17ns_34_4_1_U202/pyr_dense_optical_flow_accel_mul_mul_17s_17ns_34_4_1_DSP48_4_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17ns_34_4_1_U202/pyr_dense_optical_flow_accel_mul_mul_17s_17ns_34_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p, operation Mode is: A2*B.
DSP Report: register grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p.
DSP Report: operator grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p.
DSP Report: operator grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p.
DSP Report: Generating DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p.
DSP Report: register grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p.
DSP Report: operator grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p.
DSP Report: operator grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p.
DSP Report: Generating DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p, operation Mode is: A*B.
DSP Report: operator grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p.
DSP Report: operator grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p.
DSP Report: Generating DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p.
DSP Report: operator grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p.
DSP Report: operator grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_36s_36s_71_1_0_U187/pyr_dense_optical_flow_accel_mul_36s_36s_71_1_0_Multiplier_2_U/p.
DSP Report: Generating DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_mul_18s_16s_32_4_0_U188/pyr_dense_optical_flow_accel_mul_mul_18s_16s_32_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register grp_compute_result_16_10_45_22_48_16_s_fu_392/i1_read_reg_292_reg is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_mul_18s_16s_32_4_0_U188/pyr_dense_optical_flow_accel_mul_mul_18s_16s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_mul_18s_16s_32_4_0_U188/pyr_dense_optical_flow_accel_mul_mul_18s_16s_32_4_0_DSP48_1_U/b_reg_reg is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_mul_18s_16s_32_4_0_U188/pyr_dense_optical_flow_accel_mul_mul_18s_16s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register grp_compute_result_16_10_45_22_48_16_s_fu_392/p1_V_reg_314_reg is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_mul_18s_16s_32_4_0_U188/pyr_dense_optical_flow_accel_mul_mul_18s_16s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register grp_compute_result_16_10_45_22_48_16_s_fu_392/p1_V_reg_314_pp0_iter1_reg_reg is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_mul_18s_16s_32_4_0_U188/pyr_dense_optical_flow_accel_mul_mul_18s_16s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_mul_18s_16s_32_4_0_U188/pyr_dense_optical_flow_accel_mul_mul_18s_16s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_mul_18s_16s_32_4_0_U188/pyr_dense_optical_flow_accel_mul_mul_18s_16s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_mul_18s_16s_32_4_0_U188/pyr_dense_optical_flow_accel_mul_mul_18s_16s_32_4_0_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_mul_18s_16s_32_4_0_U188/pyr_dense_optical_flow_accel_mul_mul_18s_16s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_mul_18s_16s_32_4_0_U188/pyr_dense_optical_flow_accel_mul_mul_18s_16s_32_4_0_DSP48_1_U/p_reg_tmp0 is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_mul_18s_16s_32_4_0_U188/pyr_dense_optical_flow_accel_mul_mul_18s_16s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/ama_submuladd_20s_18s_16s_32s_32_4_0_U190/pyr_dense_optical_flow_accel_ama_submuladd_20s_18s_16s_32s_32_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (C+((D-A'')*B'')')'.
DSP Report: register grp_compute_result_16_10_45_22_48_16_s_fu_392/ama_submuladd_20s_18s_16s_32s_32_4_0_U190/pyr_dense_optical_flow_accel_ama_submuladd_20s_18s_16s_32s_32_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/ama_submuladd_20s_18s_16s_32s_32_4_0_U190/pyr_dense_optical_flow_accel_ama_submuladd_20s_18s_16s_32s_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register grp_compute_result_16_10_45_22_48_16_s_fu_392/ama_submuladd_20s_18s_16s_32s_32_4_0_U190/pyr_dense_optical_flow_accel_ama_submuladd_20s_18s_16s_32s_32_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/ama_submuladd_20s_18s_16s_32s_32_4_0_U190/pyr_dense_optical_flow_accel_ama_submuladd_20s_18s_16s_32s_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register grp_compute_result_16_10_45_22_48_16_s_fu_392/ama_submuladd_20s_18s_16s_32s_32_4_0_U190/pyr_dense_optical_flow_accel_ama_submuladd_20s_18s_16s_32s_32_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/ama_submuladd_20s_18s_16s_32s_32_4_0_U190/pyr_dense_optical_flow_accel_ama_submuladd_20s_18s_16s_32s_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register grp_compute_result_16_10_45_22_48_16_s_fu_392/ama_submuladd_20s_18s_16s_32s_32_4_0_U190/pyr_dense_optical_flow_accel_ama_submuladd_20s_18s_16s_32s_32_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/ama_submuladd_20s_18s_16s_32s_32_4_0_U190/pyr_dense_optical_flow_accel_ama_submuladd_20s_18s_16s_32s_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register grp_compute_result_16_10_45_22_48_16_s_fu_392/ama_submuladd_20s_18s_16s_32s_32_4_0_U190/pyr_dense_optical_flow_accel_ama_submuladd_20s_18s_16s_32s_32_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/ama_submuladd_20s_18s_16s_32s_32_4_0_U190/pyr_dense_optical_flow_accel_ama_submuladd_20s_18s_16s_32s_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register grp_compute_result_16_10_45_22_48_16_s_fu_392/ama_submuladd_20s_18s_16s_32s_32_4_0_U190/pyr_dense_optical_flow_accel_ama_submuladd_20s_18s_16s_32s_32_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/ama_submuladd_20s_18s_16s_32s_32_4_0_U190/pyr_dense_optical_flow_accel_ama_submuladd_20s_18s_16s_32s_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register grp_compute_result_16_10_45_22_48_16_s_fu_392/ama_submuladd_20s_18s_16s_32s_32_4_0_U190/pyr_dense_optical_flow_accel_ama_submuladd_20s_18s_16s_32s_32_4_0_DSP48_2_U/ad_reg_reg is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/ama_submuladd_20s_18s_16s_32s_32_4_0_U190/pyr_dense_optical_flow_accel_ama_submuladd_20s_18s_16s_32s_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator grp_compute_result_16_10_45_22_48_16_s_fu_392/ama_submuladd_20s_18s_16s_32s_32_4_0_U190/pyr_dense_optical_flow_accel_ama_submuladd_20s_18s_16s_32s_32_4_0_DSP48_2_U/p is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/ama_submuladd_20s_18s_16s_32s_32_4_0_U190/pyr_dense_optical_flow_accel_ama_submuladd_20s_18s_16s_32s_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator grp_compute_result_16_10_45_22_48_16_s_fu_392/ama_submuladd_20s_18s_16s_32s_32_4_0_U190/pyr_dense_optical_flow_accel_ama_submuladd_20s_18s_16s_32s_32_4_0_DSP48_2_U/m is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/ama_submuladd_20s_18s_16s_32s_32_4_0_U190/pyr_dense_optical_flow_accel_ama_submuladd_20s_18s_16s_32s_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator grp_compute_result_16_10_45_22_48_16_s_fu_392/ama_submuladd_20s_18s_16s_32s_32_4_0_U190/pyr_dense_optical_flow_accel_ama_submuladd_20s_18s_16s_32s_32_4_0_DSP48_2_U/ad is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/ama_submuladd_20s_18s_16s_32s_32_4_0_U190/pyr_dense_optical_flow_accel_ama_submuladd_20s_18s_16s_32s_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_mul_18s_16s_32_4_0_U189/pyr_dense_optical_flow_accel_mul_mul_18s_16s_32_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register grp_compute_result_16_10_45_22_48_16_s_fu_392/i2_read_reg_287_reg is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_mul_18s_16s_32_4_0_U189/pyr_dense_optical_flow_accel_mul_mul_18s_16s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_mul_18s_16s_32_4_0_U189/pyr_dense_optical_flow_accel_mul_mul_18s_16s_32_4_0_DSP48_1_U/b_reg_reg is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_mul_18s_16s_32_4_0_U189/pyr_dense_optical_flow_accel_mul_mul_18s_16s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register grp_compute_result_16_10_45_22_48_16_s_fu_392/p2_V_reg_308_reg is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_mul_18s_16s_32_4_0_U189/pyr_dense_optical_flow_accel_mul_mul_18s_16s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register grp_compute_result_16_10_45_22_48_16_s_fu_392/p2_V_reg_308_pp0_iter1_reg_reg is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_mul_18s_16s_32_4_0_U189/pyr_dense_optical_flow_accel_mul_mul_18s_16s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_mul_18s_16s_32_4_0_U189/pyr_dense_optical_flow_accel_mul_mul_18s_16s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_mul_18s_16s_32_4_0_U189/pyr_dense_optical_flow_accel_mul_mul_18s_16s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_mul_18s_16s_32_4_0_U189/pyr_dense_optical_flow_accel_mul_mul_18s_16s_32_4_0_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_mul_18s_16s_32_4_0_U189/pyr_dense_optical_flow_accel_mul_mul_18s_16s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_mul_18s_16s_32_4_0_U189/pyr_dense_optical_flow_accel_mul_mul_18s_16s_32_4_0_DSP48_1_U/p_reg_tmp0 is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mul_mul_18s_16s_32_4_0_U189/pyr_dense_optical_flow_accel_mul_mul_18s_16s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mac_muladd_18s_16s_32s_32_4_0_U191/pyr_dense_optical_flow_accel_mac_muladd_18s_16s_32s_32_4_0_DSP48_3_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register grp_compute_result_16_10_45_22_48_16_s_fu_392/mac_muladd_18s_16s_32s_32_4_0_U191/pyr_dense_optical_flow_accel_mac_muladd_18s_16s_32s_32_4_0_DSP48_3_U/p_reg_reg is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mac_muladd_18s_16s_32s_32_4_0_U191/pyr_dense_optical_flow_accel_mac_muladd_18s_16s_32s_32_4_0_DSP48_3_U/p_reg_reg.
DSP Report: register grp_compute_result_16_10_45_22_48_16_s_fu_392/mac_muladd_18s_16s_32s_32_4_0_U191/pyr_dense_optical_flow_accel_mac_muladd_18s_16s_32s_32_4_0_DSP48_3_U/p_reg_reg is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mac_muladd_18s_16s_32s_32_4_0_U191/pyr_dense_optical_flow_accel_mac_muladd_18s_16s_32s_32_4_0_DSP48_3_U/p_reg_reg.
DSP Report: register grp_compute_result_16_10_45_22_48_16_s_fu_392/mac_muladd_18s_16s_32s_32_4_0_U191/pyr_dense_optical_flow_accel_mac_muladd_18s_16s_32s_32_4_0_DSP48_3_U/p_reg_reg is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mac_muladd_18s_16s_32s_32_4_0_U191/pyr_dense_optical_flow_accel_mac_muladd_18s_16s_32s_32_4_0_DSP48_3_U/p_reg_reg.
DSP Report: register grp_compute_result_16_10_45_22_48_16_s_fu_392/mac_muladd_18s_16s_32s_32_4_0_U191/pyr_dense_optical_flow_accel_mac_muladd_18s_16s_32s_32_4_0_DSP48_3_U/p_reg_reg is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mac_muladd_18s_16s_32s_32_4_0_U191/pyr_dense_optical_flow_accel_mac_muladd_18s_16s_32s_32_4_0_DSP48_3_U/p_reg_reg.
DSP Report: register grp_compute_result_16_10_45_22_48_16_s_fu_392/mac_muladd_18s_16s_32s_32_4_0_U191/pyr_dense_optical_flow_accel_mac_muladd_18s_16s_32s_32_4_0_DSP48_3_U/p_reg_reg is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mac_muladd_18s_16s_32s_32_4_0_U191/pyr_dense_optical_flow_accel_mac_muladd_18s_16s_32s_32_4_0_DSP48_3_U/p_reg_reg.
DSP Report: register grp_compute_result_16_10_45_22_48_16_s_fu_392/mac_muladd_18s_16s_32s_32_4_0_U191/pyr_dense_optical_flow_accel_mac_muladd_18s_16s_32s_32_4_0_DSP48_3_U/m_reg_reg is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mac_muladd_18s_16s_32s_32_4_0_U191/pyr_dense_optical_flow_accel_mac_muladd_18s_16s_32s_32_4_0_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_compute_result_16_10_45_22_48_16_s_fu_392/mac_muladd_18s_16s_32s_32_4_0_U191/pyr_dense_optical_flow_accel_mac_muladd_18s_16s_32s_32_4_0_DSP48_3_U/p is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mac_muladd_18s_16s_32s_32_4_0_U191/pyr_dense_optical_flow_accel_mac_muladd_18s_16s_32s_32_4_0_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_compute_result_16_10_45_22_48_16_s_fu_392/mac_muladd_18s_16s_32s_32_4_0_U191/pyr_dense_optical_flow_accel_mac_muladd_18s_16s_32s_32_4_0_DSP48_3_U/m is absorbed into DSP grp_compute_result_16_10_45_22_48_16_s_fu_392/mac_muladd_18s_16s_32s_32_4_0_U191/pyr_dense_optical_flow_accel_mac_muladd_18s_16s_32s_32_4_0_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17ns_16ns_33_4_1_U177/pyr_dense_optical_flow_accel_mul_mul_17ns_16ns_33_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17ns_16ns_33_4_1_U177/pyr_dense_optical_flow_accel_mul_mul_17ns_16ns_33_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17ns_16ns_33_4_1_U177/pyr_dense_optical_flow_accel_mul_mul_17ns_16ns_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17ns_16ns_33_4_1_U177/pyr_dense_optical_flow_accel_mul_mul_17ns_16ns_33_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_17ns_16ns_33_4_1_U177/pyr_dense_optical_flow_accel_mul_mul_17ns_16ns_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17ns_16ns_33_4_1_U177/pyr_dense_optical_flow_accel_mul_mul_17ns_16ns_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17ns_16ns_33_4_1_U177/pyr_dense_optical_flow_accel_mul_mul_17ns_16ns_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17ns_16ns_33_4_1_U177/pyr_dense_optical_flow_accel_mul_mul_17ns_16ns_33_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17ns_16ns_33_4_1_U177/pyr_dense_optical_flow_accel_mul_mul_17ns_16ns_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17ns_16ns_33_4_1_U177/pyr_dense_optical_flow_accel_mul_mul_17ns_16ns_33_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17ns_16ns_33_4_1_U177/pyr_dense_optical_flow_accel_mul_mul_17ns_16ns_33_4_1_DSP48_0_U/p_reg_reg.
INFO: [Synth 8-7124] RAM ("pyr_dense_optical_flow_accel_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s__GCB1/strmFlowV_in1_U/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Common 17-14] Message 'Synth 8-5779' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 9 for RAM "pyr_dense_optical_flow_accel_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s__GCB1/strmFlowV_in1_U/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 4 for RAM "pyr_dense_optical_flow_accel_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s__GCB1/strmFlowV_in1_U/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 2 for RAM "pyr_dense_optical_flow_accel_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s__GCB1/strmFlowV_in1_U/mem_reg"
INFO: [Synth 8-7124] RAM ("pyr_dense_optical_flow_accel_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s__GCB1/strmFlowU_in1_U/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 9 for RAM "pyr_dense_optical_flow_accel_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s__GCB1/strmFlowU_in1_U/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 4 for RAM "pyr_dense_optical_flow_accel_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s__GCB1/strmFlowU_in1_U/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 2 for RAM "pyr_dense_optical_flow_accel_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s__GCB1/strmFlowU_in1_U/mem_reg"
INFO: [Synth 8-7124] RAM ("pyr_dense_optical_flow_accel_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s__GCB1/flagU_U/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7124] RAM ("pyr_dense_optical_flow_accel_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s__GCB1/flagV_U/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1.v:13]
DSP Report: Generating DSP mul_32s_32s_32_1_1_U58/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_1_1_U58/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p is absorbed into DSP mul_32s_32s_32_1_1_U58/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p.
DSP Report: operator mul_32s_32s_32_1_1_U58/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p is absorbed into DSP mul_32s_32s_32_1_1_U58/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p.
DSP Report: operator mul_32s_32s_32_1_1_U58/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p is absorbed into DSP mul_32s_32s_32_1_1_U58/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p.
DSP Report: Generating DSP bound_reg_761_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register bound_reg_761_reg is absorbed into DSP bound_reg_761_reg.
DSP Report: operator mul_32s_32s_32_1_1_U58/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p is absorbed into DSP bound_reg_761_reg.
DSP Report: operator mul_32s_32s_32_1_1_U58/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p is absorbed into DSP bound_reg_761_reg.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U58/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_1_1_U58/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p is absorbed into DSP mul_32s_32s_32_1_1_U58/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p.
DSP Report: register mul_32s_32s_32_1_1_U58/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p is absorbed into DSP mul_32s_32s_32_1_1_U58/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p.
DSP Report: operator mul_32s_32s_32_1_1_U58/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p is absorbed into DSP mul_32s_32s_32_1_1_U58/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p.
DSP Report: operator mul_32s_32s_32_1_1_U58/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p is absorbed into DSP mul_32s_32s_32_1_1_U58/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p.
DSP Report: Generating DSP bound_reg_761_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register bound_reg_761_reg is absorbed into DSP bound_reg_761_reg.
DSP Report: register bound_reg_761_reg is absorbed into DSP bound_reg_761_reg.
DSP Report: operator mul_32s_32s_32_1_1_U58/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p is absorbed into DSP bound_reg_761_reg.
DSP Report: operator mul_32s_32s_32_1_1_U58/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p is absorbed into DSP bound_reg_761_reg.
INFO: [Synth 8-4471] merging register 'Axi2Mat_entry36_U0/ap_CS_fsm_reg[0:0]' into 'Axi2Mat_1_entry3_U0/ap_CS_fsm_reg[0:0]' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_Axi2Mat_entry36.v:106]
INFO: [Synth 8-4471] merging register 'last_blk_pxl_width_U0/ap_CS_fsm_reg[0:0]' into 'Axi2Mat_1_entry3_U0/ap_CS_fsm_reg[0:0]' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_last_blk_pxl_width.v:66]
DSP Report: Generating DSP addrbound_1_U0/mul_22s_22s_22_1_1_U46/pyr_dense_optical_flow_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p, operation Mode is: A*B.
DSP Report: operator addrbound_1_U0/mul_22s_22s_22_1_1_U46/pyr_dense_optical_flow_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p is absorbed into DSP addrbound_1_U0/mul_22s_22s_22_1_1_U46/pyr_dense_optical_flow_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p.
DSP Report: operator addrbound_1_U0/mul_22s_22s_22_1_1_U46/pyr_dense_optical_flow_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p is absorbed into DSP addrbound_1_U0/mul_22s_22s_22_1_1_U46/pyr_dense_optical_flow_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1.v:13]
DSP Report: Generating DSP mul_32s_32s_32_1_1_U121/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_1_1_U121/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p is absorbed into DSP mul_32s_32s_32_1_1_U121/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p.
DSP Report: operator mul_32s_32s_32_1_1_U121/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p is absorbed into DSP mul_32s_32s_32_1_1_U121/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p.
DSP Report: operator mul_32s_32s_32_1_1_U121/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p is absorbed into DSP mul_32s_32s_32_1_1_U121/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p.
DSP Report: Generating DSP bound_reg_741_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register bound_reg_741_reg is absorbed into DSP bound_reg_741_reg.
DSP Report: operator mul_32s_32s_32_1_1_U121/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p is absorbed into DSP bound_reg_741_reg.
DSP Report: operator mul_32s_32s_32_1_1_U121/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p is absorbed into DSP bound_reg_741_reg.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U121/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_1_1_U121/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p is absorbed into DSP mul_32s_32s_32_1_1_U121/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p.
DSP Report: register mul_32s_32s_32_1_1_U121/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p is absorbed into DSP mul_32s_32s_32_1_1_U121/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p.
DSP Report: operator mul_32s_32s_32_1_1_U121/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p is absorbed into DSP mul_32s_32s_32_1_1_U121/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p.
DSP Report: operator mul_32s_32s_32_1_1_U121/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p is absorbed into DSP mul_32s_32s_32_1_1_U121/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p.
DSP Report: Generating DSP bound_reg_741_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register bound_reg_741_reg is absorbed into DSP bound_reg_741_reg.
DSP Report: register bound_reg_741_reg is absorbed into DSP bound_reg_741_reg.
DSP Report: operator mul_32s_32s_32_1_1_U121/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p is absorbed into DSP bound_reg_741_reg.
DSP Report: operator mul_32s_32s_32_1_1_U121/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p is absorbed into DSP bound_reg_741_reg.
INFO: [Synth 8-4471] merging register 'grp_Axi2Mat_fu_56/Axi2Mat_entry42_U0/ap_CS_fsm_reg[0:0]' into 'grp_Axi2Mat_fu_56/Axi2Mat_entry6_U0/ap_CS_fsm_reg[0:0]' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_Axi2Mat_entry42.v:106]
INFO: [Synth 8-4471] merging register 'grp_Axi2Mat_fu_56/last_blk_pxl_width21_U0/ap_CS_fsm_reg[0:0]' into 'grp_Axi2Mat_fu_56/Axi2Mat_entry6_U0/ap_CS_fsm_reg[0:0]' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_last_blk_pxl_width21.v:66]
INFO: [Synth 8-4471] merging register 'grp_Axi2Mat_fu_56/addrbound22_U0/ap_CS_fsm_reg[0:0]' into 'grp_Axi2Mat_fu_56/Axi2Mat_entry6_U0/ap_CS_fsm_reg[0:0]' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_addrbound22.v:103]
INFO: [Synth 8-4471] merging register 'grp_Axi2Mat_fu_56/Axi2Mat_Block_split15_proc_U0/ap_CS_fsm_reg[0:0]' into 'grp_Axi2Mat_fu_56/Axi2Mat_entry6_U0/ap_CS_fsm_reg[0:0]' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_Axi2Mat_Block_split15_proc.v:55]
DSP Report: Generating DSP grp_Axi2Mat_fu_56/addrbound22_U0/mul_22s_22s_22_1_1_U110/pyr_dense_optical_flow_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p, operation Mode is: A*B.
DSP Report: operator grp_Axi2Mat_fu_56/addrbound22_U0/mul_22s_22s_22_1_1_U110/pyr_dense_optical_flow_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p is absorbed into DSP grp_Axi2Mat_fu_56/addrbound22_U0/mul_22s_22s_22_1_1_U110/pyr_dense_optical_flow_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p.
DSP Report: operator grp_Axi2Mat_fu_56/addrbound22_U0/mul_22s_22s_22_1_1_U110/pyr_dense_optical_flow_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p is absorbed into DSP grp_Axi2Mat_fu_56/addrbound22_U0/mul_22s_22s_22_1_1_U110/pyr_dense_optical_flow_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p.
DSP Report: Generating DSP mul_22s_22s_22_1_1_U526/pyr_dense_optical_flow_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p, operation Mode is: A*B.
DSP Report: operator mul_22s_22s_22_1_1_U526/pyr_dense_optical_flow_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p is absorbed into DSP mul_22s_22s_22_1_1_U526/pyr_dense_optical_flow_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p.
DSP Report: operator mul_22s_22s_22_1_1_U526/pyr_dense_optical_flow_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p is absorbed into DSP mul_22s_22s_22_1_1_U526/pyr_dense_optical_flow_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_mul_32ns_32ns_64_1_1.v:13]
DSP Report: Generating DSP MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U536/pyr_dense_optical_flow_accel_mul_32ns_32ns_64_1_1_Multiplier_10_U/p, operation Mode is: A2*B2.
DSP Report: register MatStream2AxiStream_U0/cols_bound_per_npc_1_reg_367_reg is absorbed into DSP MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U536/pyr_dense_optical_flow_accel_mul_32ns_32ns_64_1_1_Multiplier_10_U/p.
DSP Report: register MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U536/pyr_dense_optical_flow_accel_mul_32ns_32ns_64_1_1_Multiplier_10_U/p is absorbed into DSP MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U536/pyr_dense_optical_flow_accel_mul_32ns_32ns_64_1_1_Multiplier_10_U/p.
DSP Report: operator MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U536/pyr_dense_optical_flow_accel_mul_32ns_32ns_64_1_1_Multiplier_10_U/p is absorbed into DSP MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U536/pyr_dense_optical_flow_accel_mul_32ns_32ns_64_1_1_Multiplier_10_U/p.
DSP Report: operator MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U536/pyr_dense_optical_flow_accel_mul_32ns_32ns_64_1_1_Multiplier_10_U/p is absorbed into DSP MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U536/pyr_dense_optical_flow_accel_mul_32ns_32ns_64_1_1_Multiplier_10_U/p.
DSP Report: Generating DSP MatStream2AxiStream_U0/mul_ln1231_reg_384_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register MatStream2AxiStream_U0/rows_1_reg_362_reg is absorbed into DSP MatStream2AxiStream_U0/mul_ln1231_reg_384_reg.
DSP Report: register MatStream2AxiStream_U0/cols_bound_per_npc_1_reg_367_reg is absorbed into DSP MatStream2AxiStream_U0/mul_ln1231_reg_384_reg.
DSP Report: register MatStream2AxiStream_U0/mul_ln1231_reg_384_reg is absorbed into DSP MatStream2AxiStream_U0/mul_ln1231_reg_384_reg.
DSP Report: operator MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U536/pyr_dense_optical_flow_accel_mul_32ns_32ns_64_1_1_Multiplier_10_U/p is absorbed into DSP MatStream2AxiStream_U0/mul_ln1231_reg_384_reg.
DSP Report: operator MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U536/pyr_dense_optical_flow_accel_mul_32ns_32ns_64_1_1_Multiplier_10_U/p is absorbed into DSP MatStream2AxiStream_U0/mul_ln1231_reg_384_reg.
DSP Report: Generating DSP MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U536/pyr_dense_optical_flow_accel_mul_32ns_32ns_64_1_1_Multiplier_10_U/p, operation Mode is: A2*B2.
DSP Report: register MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U536/pyr_dense_optical_flow_accel_mul_32ns_32ns_64_1_1_Multiplier_10_U/p is absorbed into DSP MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U536/pyr_dense_optical_flow_accel_mul_32ns_32ns_64_1_1_Multiplier_10_U/p.
DSP Report: register MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U536/pyr_dense_optical_flow_accel_mul_32ns_32ns_64_1_1_Multiplier_10_U/p is absorbed into DSP MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U536/pyr_dense_optical_flow_accel_mul_32ns_32ns_64_1_1_Multiplier_10_U/p.
DSP Report: operator MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U536/pyr_dense_optical_flow_accel_mul_32ns_32ns_64_1_1_Multiplier_10_U/p is absorbed into DSP MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U536/pyr_dense_optical_flow_accel_mul_32ns_32ns_64_1_1_Multiplier_10_U/p.
DSP Report: operator MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U536/pyr_dense_optical_flow_accel_mul_32ns_32ns_64_1_1_Multiplier_10_U/p is absorbed into DSP MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U536/pyr_dense_optical_flow_accel_mul_32ns_32ns_64_1_1_Multiplier_10_U/p.
DSP Report: Generating DSP MatStream2AxiStream_U0/mul_ln1231_reg_384_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register MatStream2AxiStream_U0/rows_1_reg_362_reg is absorbed into DSP MatStream2AxiStream_U0/mul_ln1231_reg_384_reg.
DSP Report: register MatStream2AxiStream_U0/mul_ln1231_reg_384_reg is absorbed into DSP MatStream2AxiStream_U0/mul_ln1231_reg_384_reg.
DSP Report: register MatStream2AxiStream_U0/mul_ln1231_reg_384_reg is absorbed into DSP MatStream2AxiStream_U0/mul_ln1231_reg_384_reg.
DSP Report: operator MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U536/pyr_dense_optical_flow_accel_mul_32ns_32ns_64_1_1_Multiplier_10_U/p is absorbed into DSP MatStream2AxiStream_U0/mul_ln1231_reg_384_reg.
DSP Report: operator MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U536/pyr_dense_optical_flow_accel_mul_32ns_32ns_64_1_1_Multiplier_10_U/p is absorbed into DSP MatStream2AxiStream_U0/mul_ln1231_reg_384_reg.
INFO: [Synth 8-7124] RAM ("current_img_mat_data_U/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7124] RAM ("next_img_mat_data_U/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7124] RAM ("streamFlowin_mat_data_U/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7124] RAM ("streamFlowout_mat_data_U/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module pyr_dense_optical_flow_accel_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module pyr_dense_optical_flow_accel_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_1_fu_78/AxiStream2MatStream_1_U0/bound_reg_761_reg[47]) is unused and will be removed from module pyr_dense_optical_flow_accel_Array2xfMat_32_0_1080_1920_1_25.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_1_fu_78/AxiStream2MatStream_1_U0/bound_reg_761_reg[46]) is unused and will be removed from module pyr_dense_optical_flow_accel_Array2xfMat_32_0_1080_1920_1_25.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_1_fu_78/AxiStream2MatStream_1_U0/bound_reg_761_reg[45]) is unused and will be removed from module pyr_dense_optical_flow_accel_Array2xfMat_32_0_1080_1920_1_25.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_1_fu_78/AxiStream2MatStream_1_U0/bound_reg_761_reg[44]) is unused and will be removed from module pyr_dense_optical_flow_accel_Array2xfMat_32_0_1080_1920_1_25.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_1_fu_78/AxiStream2MatStream_1_U0/bound_reg_761_reg[43]) is unused and will be removed from module pyr_dense_optical_flow_accel_Array2xfMat_32_0_1080_1920_1_25.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_1_fu_78/AxiStream2MatStream_1_U0/bound_reg_761_reg[42]) is unused and will be removed from module pyr_dense_optical_flow_accel_Array2xfMat_32_0_1080_1920_1_25.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_1_fu_78/AxiStream2MatStream_1_U0/bound_reg_761_reg[41]) is unused and will be removed from module pyr_dense_optical_flow_accel_Array2xfMat_32_0_1080_1920_1_25.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_1_fu_78/AxiStream2MatStream_1_U0/bound_reg_761_reg[40]) is unused and will be removed from module pyr_dense_optical_flow_accel_Array2xfMat_32_0_1080_1920_1_25.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_1_fu_78/AxiStream2MatStream_1_U0/bound_reg_761_reg[39]) is unused and will be removed from module pyr_dense_optical_flow_accel_Array2xfMat_32_0_1080_1920_1_25.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_1_fu_78/AxiStream2MatStream_1_U0/bound_reg_761_reg[38]) is unused and will be removed from module pyr_dense_optical_flow_accel_Array2xfMat_32_0_1080_1920_1_25.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_1_fu_78/AxiStream2MatStream_1_U0/bound_reg_761_reg[37]) is unused and will be removed from module pyr_dense_optical_flow_accel_Array2xfMat_32_0_1080_1920_1_25.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_1_fu_78/AxiStream2MatStream_1_U0/bound_reg_761_reg[36]) is unused and will be removed from module pyr_dense_optical_flow_accel_Array2xfMat_32_0_1080_1920_1_25.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_1_fu_78/AxiStream2MatStream_1_U0/bound_reg_761_reg[35]) is unused and will be removed from module pyr_dense_optical_flow_accel_Array2xfMat_32_0_1080_1920_1_25.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_1_fu_78/AxiStream2MatStream_1_U0/bound_reg_761_reg[34]) is unused and will be removed from module pyr_dense_optical_flow_accel_Array2xfMat_32_0_1080_1920_1_25.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_1_fu_78/AxiStream2MatStream_1_U0/bound_reg_761_reg[33]) is unused and will be removed from module pyr_dense_optical_flow_accel_Array2xfMat_32_0_1080_1920_1_25.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_1_fu_78/AxiStream2MatStream_1_U0/bound_reg_761_reg[32]) is unused and will be removed from module pyr_dense_optical_flow_accel_Array2xfMat_32_0_1080_1920_1_25.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_1_fu_78/AxiStream2MatStream_1_U0/bound_reg_761_reg[31]) is unused and will be removed from module pyr_dense_optical_flow_accel_Array2xfMat_32_0_1080_1920_1_25.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_1_fu_78/AxiStream2MatStream_1_U0/bound_reg_761_reg[30]) is unused and will be removed from module pyr_dense_optical_flow_accel_Array2xfMat_32_0_1080_1920_1_25.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_1_fu_78/AxiStream2MatStream_1_U0/bound_reg_761_reg[29]) is unused and will be removed from module pyr_dense_optical_flow_accel_Array2xfMat_32_0_1080_1920_1_25.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_1_fu_78/AxiStream2MatStream_1_U0/bound_reg_761_reg[28]) is unused and will be removed from module pyr_dense_optical_flow_accel_Array2xfMat_32_0_1080_1920_1_25.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_1_fu_78/AxiStream2MatStream_1_U0/bound_reg_761_reg[27]) is unused and will be removed from module pyr_dense_optical_flow_accel_Array2xfMat_32_0_1080_1920_1_25.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_1_fu_78/AxiStream2MatStream_1_U0/bound_reg_761_reg[26]) is unused and will be removed from module pyr_dense_optical_flow_accel_Array2xfMat_32_0_1080_1920_1_25.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_1_fu_78/AxiStream2MatStream_1_U0/bound_reg_761_reg[25]) is unused and will be removed from module pyr_dense_optical_flow_accel_Array2xfMat_32_0_1080_1920_1_25.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_1_fu_78/AxiStream2MatStream_1_U0/bound_reg_761_reg[24]) is unused and will be removed from module pyr_dense_optical_flow_accel_Array2xfMat_32_0_1080_1920_1_25.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_1_fu_78/AxiStream2MatStream_1_U0/bound_reg_761_reg[23]) is unused and will be removed from module pyr_dense_optical_flow_accel_Array2xfMat_32_0_1080_1920_1_25.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_1_fu_78/AxiStream2MatStream_1_U0/bound_reg_761_reg[22]) is unused and will be removed from module pyr_dense_optical_flow_accel_Array2xfMat_32_0_1080_1920_1_25.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_1_fu_78/AxiStream2MatStream_1_U0/bound_reg_761_reg[21]) is unused and will be removed from module pyr_dense_optical_flow_accel_Array2xfMat_32_0_1080_1920_1_25.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_1_fu_78/AxiStream2MatStream_1_U0/bound_reg_761_reg[20]) is unused and will be removed from module pyr_dense_optical_flow_accel_Array2xfMat_32_0_1080_1920_1_25.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_1_fu_78/AxiStream2MatStream_1_U0/bound_reg_761_reg[19]) is unused and will be removed from module pyr_dense_optical_flow_accel_Array2xfMat_32_0_1080_1920_1_25.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_1_fu_78/AxiStream2MatStream_1_U0/bound_reg_761_reg[18]) is unused and will be removed from module pyr_dense_optical_flow_accel_Array2xfMat_32_0_1080_1920_1_25.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_1_fu_78/AxiStream2MatStream_1_U0/bound_reg_761_reg[17]) is unused and will be removed from module pyr_dense_optical_flow_accel_Array2xfMat_32_0_1080_1920_1_25.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_1_fu_78/AxiStream2MatStream_1_U0/bound_reg_761_reg[16]) is unused and will be removed from module pyr_dense_optical_flow_accel_Array2xfMat_32_0_1080_1920_1_25.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_1_fu_78/AxiStream2MatStream_1_U0/bound_reg_761_reg[15]) is unused and will be removed from module pyr_dense_optical_flow_accel_Array2xfMat_32_0_1080_1920_1_25.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_1_fu_78/AxiStream2MatStream_1_U0/bound_reg_761_reg[47]__0) is unused and will be removed from module pyr_dense_optical_flow_accel_Array2xfMat_32_0_1080_1920_1_25.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_1_fu_78/AxiStream2MatStream_1_U0/bound_reg_761_reg[46]__0) is unused and will be removed from module pyr_dense_optical_flow_accel_Array2xfMat_32_0_1080_1920_1_25.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_1_fu_78/AxiStream2MatStream_1_U0/bound_reg_761_reg[45]__0) is unused and will be removed from module pyr_dense_optical_flow_accel_Array2xfMat_32_0_1080_1920_1_25.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_1_fu_78/AxiStream2MatStream_1_U0/bound_reg_761_reg[44]__0) is unused and will be removed from module pyr_dense_optical_flow_accel_Array2xfMat_32_0_1080_1920_1_25.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_1_fu_78/AxiStream2MatStream_1_U0/bound_reg_761_reg[43]__0) is unused and will be removed from module pyr_dense_optical_flow_accel_Array2xfMat_32_0_1080_1920_1_25.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_1_fu_78/AxiStream2MatStream_1_U0/bound_reg_761_reg[42]__0) is unused and will be removed from module pyr_dense_optical_flow_accel_Array2xfMat_32_0_1080_1920_1_25.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_1_fu_78/AxiStream2MatStream_1_U0/bound_reg_761_reg[41]__0) is unused and will be removed from module pyr_dense_optical_flow_accel_Array2xfMat_32_0_1080_1920_1_25.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_1_fu_78/AxiStream2MatStream_1_U0/bound_reg_761_reg[40]__0) is unused and will be removed from module pyr_dense_optical_flow_accel_Array2xfMat_32_0_1080_1920_1_25.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_1_fu_78/AxiStream2MatStream_1_U0/bound_reg_761_reg[39]__0) is unused and will be removed from module pyr_dense_optical_flow_accel_Array2xfMat_32_0_1080_1920_1_25.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_1_fu_78/AxiStream2MatStream_1_U0/bound_reg_761_reg[38]__0) is unused and will be removed from module pyr_dense_optical_flow_accel_Array2xfMat_32_0_1080_1920_1_25.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_1_fu_78/AxiStream2MatStream_1_U0/bound_reg_761_reg[37]__0) is unused and will be removed from module pyr_dense_optical_flow_accel_Array2xfMat_32_0_1080_1920_1_25.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_1_fu_78/AxiStream2MatStream_1_U0/bound_reg_761_reg[36]__0) is unused and will be removed from module pyr_dense_optical_flow_accel_Array2xfMat_32_0_1080_1920_1_25.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_1_fu_78/AxiStream2MatStream_1_U0/bound_reg_761_reg[35]__0) is unused and will be removed from module pyr_dense_optical_flow_accel_Array2xfMat_32_0_1080_1920_1_25.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_1_fu_78/AxiStream2MatStream_1_U0/bound_reg_761_reg[34]__0) is unused and will be removed from module pyr_dense_optical_flow_accel_Array2xfMat_32_0_1080_1920_1_25.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_1_fu_78/AxiStream2MatStream_1_U0/bound_reg_761_reg[33]__0) is unused and will be removed from module pyr_dense_optical_flow_accel_Array2xfMat_32_0_1080_1920_1_25.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_1_fu_78/AxiStream2MatStream_1_U0/bound_reg_761_reg[32]__0) is unused and will be removed from module pyr_dense_optical_flow_accel_Array2xfMat_32_0_1080_1920_1_25.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_1_fu_78/AxiStream2MatStream_1_U0/bound_reg_761_reg[31]__0) is unused and will be removed from module pyr_dense_optical_flow_accel_Array2xfMat_32_0_1080_1920_1_25.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_1_fu_78/AxiStream2MatStream_1_U0/bound_reg_761_reg[30]__0) is unused and will be removed from module pyr_dense_optical_flow_accel_Array2xfMat_32_0_1080_1920_1_25.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_1_fu_78/AxiStream2MatStream_1_U0/bound_reg_761_reg[29]__0) is unused and will be removed from module pyr_dense_optical_flow_accel_Array2xfMat_32_0_1080_1920_1_25.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_1_fu_78/AxiStream2MatStream_1_U0/bound_reg_761_reg[28]__0) is unused and will be removed from module pyr_dense_optical_flow_accel_Array2xfMat_32_0_1080_1920_1_25.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_1_fu_78/AxiStream2MatStream_1_U0/bound_reg_761_reg[27]__0) is unused and will be removed from module pyr_dense_optical_flow_accel_Array2xfMat_32_0_1080_1920_1_25.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_1_fu_78/AxiStream2MatStream_1_U0/bound_reg_761_reg[26]__0) is unused and will be removed from module pyr_dense_optical_flow_accel_Array2xfMat_32_0_1080_1920_1_25.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_1_fu_78/AxiStream2MatStream_1_U0/bound_reg_761_reg[25]__0) is unused and will be removed from module pyr_dense_optical_flow_accel_Array2xfMat_32_0_1080_1920_1_25.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_1_fu_78/AxiStream2MatStream_1_U0/bound_reg_761_reg[24]__0) is unused and will be removed from module pyr_dense_optical_flow_accel_Array2xfMat_32_0_1080_1920_1_25.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_1_fu_78/AxiStream2MatStream_1_U0/bound_reg_761_reg[23]__0) is unused and will be removed from module pyr_dense_optical_flow_accel_Array2xfMat_32_0_1080_1920_1_25.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_1_fu_78/AxiStream2MatStream_1_U0/bound_reg_761_reg[22]__0) is unused and will be removed from module pyr_dense_optical_flow_accel_Array2xfMat_32_0_1080_1920_1_25.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_1_fu_78/AxiStream2MatStream_1_U0/bound_reg_761_reg[21]__0) is unused and will be removed from module pyr_dense_optical_flow_accel_Array2xfMat_32_0_1080_1920_1_25.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_1_fu_78/AxiStream2MatStream_1_U0/bound_reg_761_reg[20]__0) is unused and will be removed from module pyr_dense_optical_flow_accel_Array2xfMat_32_0_1080_1920_1_25.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_1_fu_78/AxiStream2MatStream_1_U0/bound_reg_761_reg[19]__0) is unused and will be removed from module pyr_dense_optical_flow_accel_Array2xfMat_32_0_1080_1920_1_25.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_1_fu_78/AxiStream2MatStream_1_U0/bound_reg_761_reg[18]__0) is unused and will be removed from module pyr_dense_optical_flow_accel_Array2xfMat_32_0_1080_1920_1_25.
WARNING: [Synth 8-3332] Sequential element (grp_Axi2Mat_1_fu_78/AxiStream2MatStream_1_U0/bound_reg_761_reg[17]__0) is unused and will be removed from module pyr_dense_optical_flow_accel_Array2xfMat_32_0_1080_1920_1_25.
WARNING: [Synth 8-3332] Sequential element (bound_reg_741_reg[47]) is unused and will be removed from module pyr_dense_optical_flow_accel_AxiStream2MatStream.
WARNING: [Synth 8-3332] Sequential element (bound_reg_741_reg[46]) is unused and will be removed from module pyr_dense_optical_flow_accel_AxiStream2MatStream.
WARNING: [Synth 8-3332] Sequential element (bound_reg_741_reg[45]) is unused and will be removed from module pyr_dense_optical_flow_accel_AxiStream2MatStream.
WARNING: [Synth 8-3332] Sequential element (bound_reg_741_reg[44]) is unused and will be removed from module pyr_dense_optical_flow_accel_AxiStream2MatStream.
WARNING: [Synth 8-3332] Sequential element (bound_reg_741_reg[43]) is unused and will be removed from module pyr_dense_optical_flow_accel_AxiStream2MatStream.
WARNING: [Synth 8-3332] Sequential element (bound_reg_741_reg[42]) is unused and will be removed from module pyr_dense_optical_flow_accel_AxiStream2MatStream.
WARNING: [Synth 8-3332] Sequential element (bound_reg_741_reg[41]) is unused and will be removed from module pyr_dense_optical_flow_accel_AxiStream2MatStream.
WARNING: [Synth 8-3332] Sequential element (bound_reg_741_reg[40]) is unused and will be removed from module pyr_dense_optical_flow_accel_AxiStream2MatStream.
WARNING: [Synth 8-3332] Sequential element (bound_reg_741_reg[39]) is unused and will be removed from module pyr_dense_optical_flow_accel_AxiStream2MatStream.
WARNING: [Synth 8-3332] Sequential element (bound_reg_741_reg[38]) is unused and will be removed from module pyr_dense_optical_flow_accel_AxiStream2MatStream.
WARNING: [Synth 8-3332] Sequential element (bound_reg_741_reg[37]) is unused and will be removed from module pyr_dense_optical_flow_accel_AxiStream2MatStream.
WARNING: [Synth 8-3332] Sequential element (bound_reg_741_reg[36]) is unused and will be removed from module pyr_dense_optical_flow_accel_AxiStream2MatStream.
WARNING: [Synth 8-3332] Sequential element (bound_reg_741_reg[35]) is unused and will be removed from module pyr_dense_optical_flow_accel_AxiStream2MatStream.
WARNING: [Synth 8-3332] Sequential element (bound_reg_741_reg[34]) is unused and will be removed from module pyr_dense_optical_flow_accel_AxiStream2MatStream.
WARNING: [Synth 8-3332] Sequential element (bound_reg_741_reg[33]) is unused and will be removed from module pyr_dense_optical_flow_accel_AxiStream2MatStream.
WARNING: [Synth 8-3332] Sequential element (bound_reg_741_reg[32]) is unused and will be removed from module pyr_dense_optical_flow_accel_AxiStream2MatStream.
WARNING: [Synth 8-3332] Sequential element (bound_reg_741_reg[31]) is unused and will be removed from module pyr_dense_optical_flow_accel_AxiStream2MatStream.
WARNING: [Synth 8-3332] Sequential element (bound_reg_741_reg[30]) is unused and will be removed from module pyr_dense_optical_flow_accel_AxiStream2MatStream.
WARNING: [Synth 8-3332] Sequential element (bound_reg_741_reg[29]) is unused and will be removed from module pyr_dense_optical_flow_accel_AxiStream2MatStream.
WARNING: [Synth 8-3332] Sequential element (bound_reg_741_reg[28]) is unused and will be removed from module pyr_dense_optical_flow_accel_AxiStream2MatStream.
WARNING: [Synth 8-3332] Sequential element (bound_reg_741_reg[27]) is unused and will be removed from module pyr_dense_optical_flow_accel_AxiStream2MatStream.
WARNING: [Synth 8-3332] Sequential element (bound_reg_741_reg[26]) is unused and will be removed from module pyr_dense_optical_flow_accel_AxiStream2MatStream.
WARNING: [Synth 8-3332] Sequential element (bound_reg_741_reg[25]) is unused and will be removed from module pyr_dense_optical_flow_accel_AxiStream2MatStream.
WARNING: [Synth 8-3332] Sequential element (bound_reg_741_reg[24]) is unused and will be removed from module pyr_dense_optical_flow_accel_AxiStream2MatStream.
WARNING: [Synth 8-3332] Sequential element (bound_reg_741_reg[23]) is unused and will be removed from module pyr_dense_optical_flow_accel_AxiStream2MatStream.
WARNING: [Synth 8-3332] Sequential element (bound_reg_741_reg[22]) is unused and will be removed from module pyr_dense_optical_flow_accel_AxiStream2MatStream.
WARNING: [Synth 8-3332] Sequential element (bound_reg_741_reg[21]) is unused and will be removed from module pyr_dense_optical_flow_accel_AxiStream2MatStream.
WARNING: [Synth 8-3332] Sequential element (bound_reg_741_reg[20]) is unused and will be removed from module pyr_dense_optical_flow_accel_AxiStream2MatStream.
WARNING: [Synth 8-3332] Sequential element (bound_reg_741_reg[19]) is unused and will be removed from module pyr_dense_optical_flow_accel_AxiStream2MatStream.
WARNING: [Synth 8-3332] Sequential element (bound_reg_741_reg[18]) is unused and will be removed from module pyr_dense_optical_flow_accel_AxiStream2MatStream.
WARNING: [Synth 8-3332] Sequential element (bound_reg_741_reg[17]) is unused and will be removed from module pyr_dense_optical_flow_accel_AxiStream2MatStream.
WARNING: [Synth 8-3332] Sequential element (bound_reg_741_reg[16]) is unused and will be removed from module pyr_dense_optical_flow_accel_AxiStream2MatStream.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element bus_write/buff_wdata/mem_reg was removed. 
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element bus_write/buff_wdata/mem_reg was removed. 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1.v:13]
DSP Report: Generating DSP mul_32s_32s_32_1_1_U58/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_1_1_U58/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p is absorbed into DSP mul_32s_32s_32_1_1_U58/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p.
DSP Report: operator mul_32s_32s_32_1_1_U58/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p is absorbed into DSP mul_32s_32s_32_1_1_U58/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p.
DSP Report: operator mul_32s_32s_32_1_1_U58/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p is absorbed into DSP mul_32s_32s_32_1_1_U58/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p.
DSP Report: Generating DSP bound_reg_761_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register bound_reg_761_reg is absorbed into DSP bound_reg_761_reg.
DSP Report: operator mul_32s_32s_32_1_1_U58/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p is absorbed into DSP bound_reg_761_reg.
DSP Report: operator mul_32s_32s_32_1_1_U58/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p is absorbed into DSP bound_reg_761_reg.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U58/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_1_1_U58/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p is absorbed into DSP mul_32s_32s_32_1_1_U58/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p.
DSP Report: register mul_32s_32s_32_1_1_U58/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p is absorbed into DSP mul_32s_32s_32_1_1_U58/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p.
DSP Report: operator mul_32s_32s_32_1_1_U58/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p is absorbed into DSP mul_32s_32s_32_1_1_U58/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p.
DSP Report: operator mul_32s_32s_32_1_1_U58/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p is absorbed into DSP mul_32s_32s_32_1_1_U58/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p.
DSP Report: Generating DSP bound_reg_761_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register bound_reg_761_reg is absorbed into DSP bound_reg_761_reg.
DSP Report: register bound_reg_761_reg is absorbed into DSP bound_reg_761_reg.
DSP Report: operator mul_32s_32s_32_1_1_U58/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p is absorbed into DSP bound_reg_761_reg.
DSP Report: operator mul_32s_32s_32_1_1_U58/pyr_dense_optical_flow_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p is absorbed into DSP bound_reg_761_reg.
INFO: [Synth 8-4471] merging register 'Axi2Mat_entry36_U0/ap_CS_fsm_reg[0:0]' into 'Axi2Mat_1_entry3_U0/ap_CS_fsm_reg[0:0]' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_Axi2Mat_entry36.v:106]
INFO: [Synth 8-4471] merging register 'last_blk_pxl_width_U0/ap_CS_fsm_reg[0:0]' into 'Axi2Mat_1_entry3_U0/ap_CS_fsm_reg[0:0]' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/c97c/hdl/verilog/pyr_dense_optical_flow_accel_last_blk_pxl_width.v:66]
DSP Report: Generating DSP addrbound_1_U0/mul_22s_22s_22_1_1_U46/pyr_dense_optical_flow_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p, operation Mode is: A*B.
DSP Report: operator addrbound_1_U0/mul_22s_22s_22_1_1_U46/pyr_dense_optical_flow_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p is absorbed into DSP addrbound_1_U0/mul_22s_22s_22_1_1_U46/pyr_dense_optical_flow_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p.
DSP Report: operator addrbound_1_U0/mul_22s_22s_22_1_1_U46/pyr_dense_optical_flow_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p is absorbed into DSP addrbound_1_U0/mul_22s_22s_22_1_1_U46/pyr_dense_optical_flow_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p.
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element bus_write/buff_wdata/mem_reg was removed. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:16 ; elapsed = 00:05:00 . Memory (MB): peak = 3619.906 ; gain = 836.082 ; free physical = 4191 ; free virtual = 15122
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:46 ; elapsed = 00:05:48 . Memory (MB): peak = 3695.984 ; gain = 912.160 ; free physical = 2799 ; free virtual = 13798
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5556] The block RAM "inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/strmFlowU_in1_U/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/strmFlowU_in1_U/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 9 for RAM "inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/strmFlowU_in1_U/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 4 for RAM "inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/strmFlowU_in1_U/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 2 for RAM "inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/strmFlowU_in1_U/mem_reg"
INFO: [Synth 8-5556] The block RAM "inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/strmFlowV_in1_U/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/strmFlowV_in1_U/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 9 for RAM "inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/strmFlowV_in1_U/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 4 for RAM "inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/strmFlowV_in1_U/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 2 for RAM "inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/strmFlowV_in1_U/mem_reg"
INFO: [Synth 8-5556] The block RAM "inst/i_0/\densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0 /colsum_IxIx_V_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bHp_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "inst/i_0/\densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0 /colsum_IxIy_V_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bHp_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "inst/i_0/\densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0 /colsum_IyIy_V_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bHp_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "inst/i_0/\densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0 /colsum_IxIt_V_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bKp_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "inst/i_0/\densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0 /colsum_IyIt_V_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bKp_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "inst/i_3/streamFlowin_mat_data_U/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/i_3/streamFlowin_mat_data_U/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5556] The block RAM "inst/i_3/streamFlowout_mat_data_U/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/i_3/streamFlowout_mat_data_U/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:52 ; elapsed = 00:06:56 . Memory (MB): peak = 3932.648 ; gain = 1148.824 ; free physical = 2744 ; free virtual = 13781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/grp_auMedian3x3_1080_1920_0_0_0_1922_5_25_16_10_false_s_fu_66i_6/buf_4_V_U/pyr_dense_optical_flow_accel_auMedian3x3_1080_1920_0_0_0_1922_5_25_16_10_false_s_buf_0_V_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_auMedian3x3_1080_1920_0_0_0_1922_5_25_16_10_false_s_fu_66i_6/buf_3_V_U/pyr_dense_optical_flow_accel_auMedian3x3_1080_1920_0_0_0_1922_5_25_16_10_false_s_buf_0_V_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_auMedian3x3_1080_1920_0_0_0_1922_5_25_16_10_false_s_fu_66i_6/buf_2_V_U/pyr_dense_optical_flow_accel_auMedian3x3_1080_1920_0_0_0_1922_5_25_16_10_false_s_buf_0_V_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_auMedian3x3_1080_1920_0_0_0_1922_5_25_16_10_false_s_fu_66i_6/buf_1_V_U/pyr_dense_optical_flow_accel_auMedian3x3_1080_1920_0_0_0_1922_5_25_16_10_false_s_buf_0_V_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_auMedian3x3_1080_1920_0_0_0_1922_5_25_16_10_false_s_fu_66i_6/buf_0_V_U/pyr_dense_optical_flow_accel_auMedian3x3_1080_1920_0_0_0_1922_5_25_16_10_false_s_buf_0_V_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_auMedian3x3_1080_1920_0_0_0_1922_5_25_16_10_false_s_fu_44i_9/buf_4_V_U/pyr_dense_optical_flow_accel_auMedian3x3_1080_1920_0_0_0_1922_5_25_16_10_false_s_buf_0_V_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_auMedian3x3_1080_1920_0_0_0_1922_5_25_16_10_false_s_fu_44i_9/buf_3_V_U/pyr_dense_optical_flow_accel_auMedian3x3_1080_1920_0_0_0_1922_5_25_16_10_false_s_buf_0_V_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_auMedian3x3_1080_1920_0_0_0_1922_5_25_16_10_false_s_fu_44i_9/buf_2_V_U/pyr_dense_optical_flow_accel_auMedian3x3_1080_1920_0_0_0_1922_5_25_16_10_false_s_buf_0_V_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_auMedian3x3_1080_1920_0_0_0_1922_5_25_16_10_false_s_fu_44i_9/buf_1_V_U/pyr_dense_optical_flow_accel_auMedian3x3_1080_1920_0_0_0_1922_5_25_16_10_false_s_buf_0_V_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_auMedian3x3_1080_1920_0_0_0_1922_5_25_16_10_false_s_fu_44i_9/buf_0_V_U/pyr_dense_optical_flow_accel_auMedian3x3_1080_1920_0_0_0_1922_5_25_16_10_false_s_buf_0_V_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/gmem3_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/gmem4_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/gmem2_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_ix_V_0_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_ix_V_1_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_ix_V_2_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_ix_V_3_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_ix_V_4_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_ix_V_5_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_ix_V_6_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_ix_V_7_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_ix_V_8_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_ix_V_9_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_ix_V_10_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_iy_V_0_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_iy_V_1_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_iy_V_2_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_iy_V_3_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_iy_V_4_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_iy_V_5_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_iy_V_6_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_iy_V_7_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_iy_V_8_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_iy_V_9_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_iy_V_10_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_it_V_0_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bwn_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_it_V_1_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bxn_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_it_V_2_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bxn_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_it_V_3_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bxn_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_it_V_4_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bxn_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_it_V_5_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bxn_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_it_V_6_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bxn_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_it_V_7_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bxn_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_it_V_8_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bxn_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_it_V_9_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bxn_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_it_V_10_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bxn_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/colsum_IxIx_V_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bHp_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/colsum_IxIx_V_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bHp_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/colsum_IxIy_V_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bHp_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/colsum_IxIy_V_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bHp_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/colsum_IyIy_V_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bHp_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/colsum_IyIy_V_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bHp_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/colsum_IxIt_V_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bKp_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/colsum_IxIt_V_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bKp_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/colsum_IyIt_V_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bKp_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/colsum_IyIt_V_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bKp_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_12/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/strmFlowU_in1_U/mem_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_12/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/strmFlowU_in1_U/mem_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_12/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/strmFlowU_in1_U/mem_reg_bram_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_12/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/strmFlowU_in1_U/mem_reg_bram_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_12/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0/buffer_0_V_U/pyr_dense_optical_flow_accel_scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_falsebkb_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_12/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0/buffer_1_V_U/pyr_dense_optical_flow_accel_scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_falsebkb_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_12/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0/buf0_V_U/pyr_dense_optical_flow_accel_scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_falsedEe_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_12/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0/buf1_V_U/pyr_dense_optical_flow_accel_scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_falsedEe_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_12/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_0_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_12/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_0_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_12/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_1_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_12/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_1_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_12/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_2_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_12/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_2_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_12/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_3_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_12/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_3_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_12/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_4_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_12/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_4_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_12/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_5_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_12/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_5_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_12/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_6_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_12/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_6_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_12/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_7_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_12/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_7_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_12/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_8_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_12/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_8_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_12/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_9_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_12/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_9_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_12/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_10_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_12/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_10_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_12/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_11_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_12/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_11_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_12/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_12_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_12/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_12_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_12/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_13_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_12/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_13_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_12/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_14_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_12/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_14_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_12/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_15_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_12/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_15_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_12/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_16_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_12/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_16_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_12/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_17_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:06:30 ; elapsed = 00:08:28 . Memory (MB): peak = 3952.582 ; gain = 1168.758 ; free physical = 1055 ; free virtual = 11539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:47 ; elapsed = 00:08:46 . Memory (MB): peak = 3987.918 ; gain = 1204.094 ; free physical = 1380 ; free virtual = 11863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:47 ; elapsed = 00:08:46 . Memory (MB): peak = 3987.918 ; gain = 1204.094 ; free physical = 1203 ; free virtual = 11689
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:06:59 ; elapsed = 00:08:58 . Memory (MB): peak = 3987.918 ; gain = 1204.094 ; free physical = 1046 ; free virtual = 11537
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:06:59 ; elapsed = 00:08:58 . Memory (MB): peak = 3987.918 ; gain = 1204.094 ; free physical = 983 ; free virtual = 11474
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:07:02 ; elapsed = 00:09:01 . Memory (MB): peak = 3987.918 ; gain = 1204.094 ; free physical = 729 ; free virtual = 11222
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:07:02 ; elapsed = 00:09:01 . Memory (MB): peak = 3987.918 ; gain = 1204.094 ; free physical = 741 ; free virtual = 11235
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |  1712|
|2     |DSP48E1         |     5|
|3     |DSP_ALU         |    93|
|5     |DSP_A_B_DATA    |    93|
|15    |DSP_C_DATA      |    93|
|17    |DSP_MULTIPLIER  |    93|
|19    |DSP_M_DATA      |    93|
|21    |DSP_OUTPUT      |    93|
|23    |DSP_PREADD      |    93|
|24    |DSP_PREADD_DATA |    93|
|26    |LUT1            |  1894|
|27    |LUT2            |  5675|
|28    |LUT3            | 15475|
|29    |LUT4            |  9698|
|30    |LUT5            |  8511|
|31    |LUT6            |  8613|
|32    |MUXCY           |   627|
|33    |MUXF7           |   667|
|34    |MUXF8           |   122|
|35    |RAM64M8         |     3|
|36    |RAMB18E2        |    84|
|40    |RAMB36E2        |    70|
|52    |SRL16E          |  1070|
|53    |SRLC32E         |  1659|
|54    |XORCY           |   429|
|55    |FDE             |     3|
|56    |FDRE            | 30533|
|57    |FDSE            |   347|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:07:02 ; elapsed = 00:09:01 . Memory (MB): peak = 3987.918 ; gain = 1204.094 ; free physical = 750 ; free virtual = 11244
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 204 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:06:46 ; elapsed = 00:08:42 . Memory (MB): peak = 3991.828 ; gain = 893.664 ; free physical = 4747 ; free virtual = 15239
Synthesis Optimization Complete : Time (s): cpu = 00:07:07 ; elapsed = 00:09:04 . Memory (MB): peak = 3991.828 ; gain = 1208.004 ; free physical = 4772 ; free virtual = 15240
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.83 . Memory (MB): peak = 3991.828 ; gain = 0.000 ; free physical = 4044 ; free virtual = 14516
INFO: [Netlist 29-17] Analyzing 3661 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4070.145 ; gain = 0.000 ; free physical = 5651 ; free virtual = 16109
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 205 instances were transformed.
  (CARRY4) => CARRY8: 101 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 5 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 93 instances
  FDE => FDRE: 3 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
920 Infos, 304 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:07:34 ; elapsed = 00:09:40 . Memory (MB): peak = 4070.145 ; gain = 1907.723 ; free physical = 5932 ; free virtual = 16391
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.runs/zcu104_base_pyr_dense_optical_flow_accel_1_0_synth_1/zcu104_base_pyr_dense_optical_flow_accel_1_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 4070.145 ; gain = 0.000 ; free physical = 7814 ; free virtual = 18285
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP zcu104_base_pyr_dense_optical_flow_accel_1_0, cache-ID = 56e08c44fb82997e
INFO: [Coretcl 2-1174] Renamed 949 cell refs.
INFO: [Common 17-1381] The checkpoint '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.runs/zcu104_base_pyr_dense_optical_flow_accel_1_0_synth_1/zcu104_base_pyr_dense_optical_flow_accel_1_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 4070.145 ; gain = 0.000 ; free physical = 9606 ; free virtual = 20158
INFO: [runtcl-4] Executing : report_utilization -file zcu104_base_pyr_dense_optical_flow_accel_1_0_utilization_synth.rpt -pb zcu104_base_pyr_dense_optical_flow_accel_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 25 15:15:14 2021...
