xst -intstyle ise -ifn "H:/BUAA_workshop/verilog/CPU-Single/mips.xst" -ofn "H:/BUAA_workshop/verilog/CPU-Single/mips.syr" 
xst -intstyle ise -ifn "H:/BUAA_workshop/verilog/CPU-Single/mips.xst" -ofn "H:/BUAA_workshop/verilog/CPU-Single/mips.syr" 
xst -intstyle ise -ifn "H:/BUAA_workshop/verilog/CPU-Single/mips.xst" -ofn "H:/BUAA_workshop/verilog/CPU-Single/mips.syr" 
netgen -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim mips.ngc mips_synthesis.v 
xst -intstyle ise -ifn "H:/BUAA_workshop/verilog/CPU-Single/mips.xst" -ofn "H:/BUAA_workshop/verilog/CPU-Single/mips.syr" 
xst -intstyle ise -ifn "H:/BUAA_workshop/verilog/CPU-Single/mips.xst" -ofn "H:/BUAA_workshop/verilog/CPU-Single/mips.syr" 
xst -intstyle ise -ifn "H:/BUAA_workshop/verilog/CPU-Single/mips.xst" -ofn "H:/BUAA_workshop/verilog/CPU-Single/mips.syr" 
netgen -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim mips.ngc mips_synthesis.v 
xst -intstyle ise -ifn "H:/BUAA_workshop/verilog/CPU-Single/mips.xst" -ofn "H:/BUAA_workshop/verilog/CPU-Single/mips.syr" 
xst -intstyle ise -ifn "H:/BUAA_workshop/verilog/CPU-Single/mips.xst" -ofn "H:/BUAA_workshop/verilog/CPU-Single/mips.syr" 
netgen -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim mips.ngc mips_synthesis.v 
