Info: Generated by version: 19.2 build 57
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/msgdma_bbb/msgdma_bbb_afu_id_avmm_slave_0.ip --synthesis=VERILOG --output-directory=/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/msgdma_bbb/msgdma_bbb_afu_id_avmm_slave_0 --family="Arria 10" --part=10AX115N2F40E2LG
Info: msgdma_bbb_afu_id_avmm_slave_0: "Transforming system: msgdma_bbb_afu_id_avmm_slave_0"
Info: msgdma_bbb_afu_id_avmm_slave_0: "Naming system components in system: msgdma_bbb_afu_id_avmm_slave_0"
Info: msgdma_bbb_afu_id_avmm_slave_0: "Processing generation queue"
Info: msgdma_bbb_afu_id_avmm_slave_0: "Generating: msgdma_bbb_afu_id_avmm_slave_0"
Info: msgdma_bbb_afu_id_avmm_slave_0: "Generating: afu_id_avmm_slave"
Info: msgdma_bbb_afu_id_avmm_slave_0: Done "msgdma_bbb_afu_id_avmm_slave_0" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
