#
# This file is distributed as part of Xilinx ARM SDK
#
# Copyright (c) 2020 - 2021,  Xilinx, Inc.
# All rights reserved.
#
Index: rcw/lx2162au26z/GGGG_NNNN_PPPP_PPPP_RR_17_2/rcw_1600_700_2900_17_2.rcw
===================================================================
--- /dev/null
+++ rcw/lx2162au26z/GGGG_NNNN_PPPP_PPPP_RR_17_2/rcw_1600_700_2900_17_2.rcw
@@ -0,0 +1,78 @@
+/*
+ * SerDes Protocol 1 -  17
+ * SerDes Protocol 2 -  2
+ *
+ * Frequencies:
+ * Core     -- 1600 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ */
+
+#include <../lx2160asi/lx2160a.rcwi>
+
+SYS_PLL_RAT=14
+MEM_PLL_CFG=3
+MEM_PLL_RAT=29
+CGA_PLL1_RAT=16
+CGA_PLL2_RAT=16
+CGB_PLL1_RAT=16
+CGB_PLL2_RAT=9
+HWA_CGA_M1_CLK_SEL=1
+HWA_CGB_M1_CLK_SEL=7
+BOOT_LOC=26
+IRQ11_08_PMUX=1
+SYSCLK_FREQ=600
+IIC1_PMUX=0
+IIC2_PMUX=1
+IIC3_PMUX=1
+IIC4_PMUX=1
+IIC5_PMUX=1
+IIC6_PMUX=1
+USB3_CLK_FSEL=39
+SRDS_PLL_PD_PLL2=1
+SRDS_PLL_PD_PLL3=1
+SRDS_PLL_PD_PLL5=1
+SRDS_PLL_PD_PLL6=1
+SRDS_PRTCL_S1=17
+SRDS_PRTCL_S2=2
+SRDS_PRTCL_S3=0
+SRDS_DIV_PEX_S2=1
+IRQ03_00_PMUX=1
+USB_EXT_PMUX=1
+
+.pbi
+/* Release PERST_N (GPIO3_03) */
+write 0x02320000,0x10000000
+write 0x02320008,0x10000000
+/* Drive USB1_DRVVBUS (GPIO4_26) */
+write 0x02330000,0x00000010
+write 0x02330008,0x00000010
+.end
+
+/* Errata to write on scratch reg for validation */
+#include <../lx2160asi/scratchrw1.rcw>
+
+/* Boot Location Pointer */
+#include <../lx2160asi/bootlocptr_nor.rcw>
+
+/* common PBI commands */
+#include <../lx2160asi/common.rcw>
+
+/*PCIe Errata A-009531*/
+#include <../lx2160asi/a009531_PEX3.rcw>
+
+/*PCIe Errata A-008851*/
+#include <../lx2160asi/a008851_PEX3.rcw>
+
+/*SerDes Errata A-050479*/
+#include <../lx2160asi/a050479_PEX3.rcw>
+
+/* Modify FlexSPI Clock Divisor value */
+#include <../lx2160asi/flexspi_divisor_28.rcw>
+
+/* Serdes lane equalization settings for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+
Index: rcw/lx2162au26z/GGGG_NNNN_PPPP_PPPP_RR_17_2/rcw_2000_600_2900_17_2.rcw
===================================================================
--- /dev/null
+++ rcw/lx2162au26z/GGGG_NNNN_PPPP_PPPP_RR_17_2/rcw_2000_600_2900_17_2.rcw
@@ -0,0 +1,78 @@
+/*
+ * SerDes Protocol 1 -  17
+ * SerDes Protocol 2 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 600  MHz
+ * DDR      -- 2900 MT/s
+ */
+
+#include <../lx2160asi/lx2160a.rcwi>
+
+SYS_PLL_RAT=12
+MEM_PLL_CFG=3
+MEM_PLL_RAT=29
+CGA_PLL1_RAT=20
+CGA_PLL2_RAT=20
+CGB_PLL1_RAT=20
+CGB_PLL2_RAT=9
+HWA_CGA_M1_CLK_SEL=1
+HWA_CGB_M1_CLK_SEL=7
+BOOT_LOC=26
+IRQ11_08_PMUX=1
+SYSCLK_FREQ=600
+IIC1_PMUX=0
+IIC2_PMUX=1
+IIC3_PMUX=1
+IIC4_PMUX=1
+IIC5_PMUX=1
+IIC6_PMUX=1
+USB3_CLK_FSEL=39
+SRDS_PLL_PD_PLL2=1
+SRDS_PLL_PD_PLL3=1
+SRDS_PLL_PD_PLL5=1
+SRDS_PLL_PD_PLL6=1
+SRDS_PRTCL_S1=17
+SRDS_PRTCL_S2=2
+SRDS_PRTCL_S3=0
+SRDS_DIV_PEX_S2=1
+IRQ03_00_PMUX=1
+USB_EXT_PMUX=1
+
+.pbi
+/* Release PERST_N (GPIO3_03) */
+write 0x02320000,0x10000000
+write 0x02320008,0x10000000
+/* Drive USB1_DRVVBUS (GPIO4_26) */
+write 0x02330000,0x00000010
+write 0x02330008,0x00000010
+.end
+
+/* Errata to write on scratch reg for validation */
+#include <../lx2160asi/scratchrw1.rcw>
+
+/* Boot Location Pointer */
+#include <../lx2160asi/bootlocptr_nor.rcw>
+
+/* common PBI commands */
+#include <../lx2160asi/common.rcw>
+
+/*PCIe Errata A-009531*/
+#include <../lx2160asi/a009531_PEX3.rcw>
+
+/*PCIe Errata A-008851*/
+#include <../lx2160asi/a008851_PEX3.rcw>
+
+/*SerDes Errata A-050479*/
+#include <../lx2160asi/a050479_PEX3.rcw>
+
+/* Modify FlexSPI Clock Divisor value */
+#include <../lx2160asi/flexspi_divisor_28.rcw>
+
+/* Serdes lane equalization settings for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+
Index: rcw/lx2162au26z/GGGG_NNNN_PPPP_PPPP_RR_17_2/rcw_2000_700_2900_17_2.rcw
===================================================================
--- /dev/null
+++ rcw/lx2162au26z/GGGG_NNNN_PPPP_PPPP_RR_17_2/rcw_2000_700_2900_17_2.rcw
@@ -0,0 +1,78 @@
+/*
+ * SerDes Protocol 1 -  17
+ * SerDes Protocol 2 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ */
+
+#include <../lx2160asi/lx2160a.rcwi>
+
+SYS_PLL_RAT=14
+MEM_PLL_CFG=3
+MEM_PLL_RAT=29
+CGA_PLL1_RAT=20
+CGA_PLL2_RAT=20
+CGB_PLL1_RAT=20
+CGB_PLL2_RAT=9
+HWA_CGA_M1_CLK_SEL=1
+HWA_CGB_M1_CLK_SEL=7
+BOOT_LOC=26
+IRQ11_08_PMUX=1
+SYSCLK_FREQ=600
+IIC1_PMUX=0
+IIC2_PMUX=1
+IIC3_PMUX=1
+IIC4_PMUX=1
+IIC5_PMUX=1
+IIC6_PMUX=1
+USB3_CLK_FSEL=39
+SRDS_PLL_PD_PLL2=1
+SRDS_PLL_PD_PLL3=1
+SRDS_PLL_PD_PLL5=1
+SRDS_PLL_PD_PLL6=1
+SRDS_PRTCL_S1=17
+SRDS_PRTCL_S2=2
+SRDS_PRTCL_S3=0
+SRDS_DIV_PEX_S2=1
+IRQ03_00_PMUX=1
+USB_EXT_PMUX=1
+
+.pbi
+/* Release PERST_N (GPIO3_03) */
+write 0x02320000,0x10000000
+write 0x02320008,0x10000000
+/* Drive USB1_DRVVBUS (GPIO4_26) */
+write 0x02330000,0x00000010
+write 0x02330008,0x00000010
+.end
+
+/* Errata to write on scratch reg for validation */
+#include <../lx2160asi/scratchrw1.rcw>
+
+/* Boot Location Pointer */
+#include <../lx2160asi/bootlocptr_nor.rcw>
+
+/* common PBI commands */
+#include <../lx2160asi/common.rcw>
+
+/*PCIe Errata A-009531*/
+#include <../lx2160asi/a009531_PEX3.rcw>
+
+/*PCIe Errata A-008851*/
+#include <../lx2160asi/a008851_PEX3.rcw>
+
+/*SerDes Errata A-050479*/
+#include <../lx2160asi/a050479_PEX3.rcw>
+
+/* Modify FlexSPI Clock Divisor value */
+#include <../lx2160asi/flexspi_divisor_28.rcw>
+
+/* Serdes lane equalization settings for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+
Index: rcw/lx2162au26z/GGGG_NNNN_PPPP_PPPP_RR_17_2/rcw_2000_700_2900_17_2_sd.rcw
===================================================================
--- /dev/null
+++ rcw/lx2162au26z/GGGG_NNNN_PPPP_PPPP_RR_17_2/rcw_2000_700_2900_17_2_sd.rcw
@@ -0,0 +1,83 @@
+/*
+ * SerDes Protocol 1 -  17
+ * SerDes Protocol 2 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ */
+
+#include <../lx2160asi/lx2160a.rcwi>
+
+SYS_PLL_RAT=14
+MEM_PLL_CFG=3
+MEM_PLL_RAT=29
+CGA_PLL1_RAT=20
+CGA_PLL2_RAT=20
+CGB_PLL1_RAT=20
+CGB_PLL2_RAT=9
+HWA_CGA_M1_CLK_SEL=1
+HWA_CGB_M1_CLK_SEL=7
+BOOT_LOC=26
+IRQ11_08_PMUX=1
+SYSCLK_FREQ=600
+IIC1_PMUX=0
+IIC2_PMUX=1
+IIC3_PMUX=1
+IIC4_PMUX=1
+IIC5_PMUX=1
+IIC6_PMUX=1
+USB3_CLK_FSEL=39
+SRDS_PLL_PD_PLL2=1
+SRDS_PLL_PD_PLL3=1
+SRDS_PLL_PD_PLL5=1
+SRDS_PLL_PD_PLL6=1
+SRDS_PRTCL_S1=17
+SRDS_PRTCL_S2=2
+SRDS_PRTCL_S3=0
+SRDS_DIV_PEX_S2=1
+IRQ03_00_PMUX=1
+USB_EXT_PMUX=1
+
+.pbi
+/* Release PERST_N (GPIO3_03) */
+write 0x02320000,0x10000000
+write 0x02320008,0x10000000
+/* Drive USB1_DRVVBUS (GPIO4_26) */
+write 0x02330000,0x00000010
+write 0x02330008,0x00000010
+.end
+
+/* Errata to write on scratch reg for validation */
+#include <../lx2160asi/scratchrw1.rcw>
+
+/* Copy SPL Uboot to Ocram */
+.pbi
+blockcopy 0x08,0x00100000,0x1800a000,0x00015000
+.end
+
+/* Boot Location Pointer */
+#include <../lx2160asi/bootlocptr_sd.rcw>
+
+/* common PBI commands */
+#include <../lx2160asi/common.rcw>
+
+/*PCIe Errata A-009531*/
+#include <../lx2160asi/a009531_PEX3.rcw>
+
+/*PCIe Errata A-008851*/
+#include <../lx2160asi/a008851_PEX3.rcw>
+
+/*SerDes Errata A-050479*/
+#include <../lx2160asi/a050479_PEX3.rcw>
+
+/* Modify FlexSPI Clock Divisor value */
+#include <../lx2160asi/flexspi_divisor_28.rcw>
+
+/* Serdes lane equalization settings for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+
Index: rcw/lx2162au26z/GGGG_NNNN_PPPP_PPPP_RR_17_2/rcw_2000_800_2900_17_2.rcw
===================================================================
--- /dev/null
+++ rcw/lx2162au26z/GGGG_NNNN_PPPP_PPPP_RR_17_2/rcw_2000_800_2900_17_2.rcw
@@ -0,0 +1,78 @@
+/*
+ * SerDes Protocol 1 -  17
+ * SerDes Protocol 2 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 800  MHz
+ * DDR      -- 2900 MT/s
+ */
+
+#include <../lx2160asi/lx2160a.rcwi>
+
+SYS_PLL_RAT=16
+MEM_PLL_CFG=3
+MEM_PLL_RAT=29
+CGA_PLL1_RAT=20
+CGA_PLL2_RAT=20
+CGB_PLL1_RAT=20
+CGB_PLL2_RAT=9
+HWA_CGA_M1_CLK_SEL=1
+HWA_CGB_M1_CLK_SEL=7
+BOOT_LOC=26
+IRQ11_08_PMUX=1
+SYSCLK_FREQ=600
+IIC1_PMUX=0
+IIC2_PMUX=1
+IIC3_PMUX=1
+IIC4_PMUX=1
+IIC5_PMUX=1
+IIC6_PMUX=1
+USB3_CLK_FSEL=39
+SRDS_PLL_PD_PLL2=1
+SRDS_PLL_PD_PLL3=1
+SRDS_PLL_PD_PLL5=1
+SRDS_PLL_PD_PLL6=1
+SRDS_PRTCL_S1=17
+SRDS_PRTCL_S2=2
+SRDS_PRTCL_S3=0
+SRDS_DIV_PEX_S2=1
+IRQ03_00_PMUX=1
+USB_EXT_PMUX=1
+
+.pbi
+/* Release PERST_N (GPIO3_03) */
+write 0x02320000,0x10000000
+write 0x02320008,0x10000000
+/* Drive USB1_DRVVBUS (GPIO4_26) */
+write 0x02330000,0x00000010
+write 0x02330008,0x00000010
+.end
+
+/* Errata to write on scratch reg for validation */
+#include <../lx2160asi/scratchrw1.rcw>
+
+/* Boot Location Pointer */
+#include <../lx2160asi/bootlocptr_nor.rcw>
+
+/* common PBI commands */
+#include <../lx2160asi/common.rcw>
+
+/*PCIe Errata A-009531*/
+#include <../lx2160asi/a009531_PEX3.rcw>
+
+/*PCIe Errata A-008851*/
+#include <../lx2160asi/a008851_PEX3.rcw>
+
+/*SerDes Errata A-050479*/
+#include <../lx2160asi/a050479_PEX3.rcw>
+
+/* Modify FlexSPI Clock Divisor value */
+#include <../lx2160asi/flexspi_divisor_28.rcw>
+
+/* Serdes lane equalization settings for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+
Index: rcw/lx2162au26z/Makefile
===================================================================
--- /dev/null
+++ rcw/lx2162au26z/Makefile
@@ -0,0 +1 @@
+include ../Makefile.inc
Index: rcw/lx2162au26z/NNNN_NNNN_PPPP_PPPP_RR_0_2/rcw_2000_600_2900_0_2.rcw
===================================================================
--- /dev/null
+++ rcw/lx2162au26z/NNNN_NNNN_PPPP_PPPP_RR_0_2/rcw_2000_600_2900_0_2.rcw
@@ -0,0 +1,81 @@
+/*
+ * SerDes Protocol 1 -  0
+ * SerDes Protocol 2 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 600  MHz
+ * DDR      -- 2900 MT/s
+ */
+
+#include <../lx2160asi/lx2160a.rcwi>
+
+SYS_PLL_RAT=12
+MEM_PLL_CFG=3
+MEM_PLL_RAT=29
+CGA_PLL1_RAT=20
+CGA_PLL2_RAT=20
+CGB_PLL1_RAT=20
+CGB_PLL2_RAT=9
+HWA_CGA_M1_CLK_SEL=1
+HWA_CGB_M1_CLK_SEL=7
+BOOT_LOC=26
+IRQ11_08_PMUX=1
+SYSCLK_FREQ=600
+IIC1_PMUX=0
+IIC2_PMUX=1
+IIC3_PMUX=1
+IIC4_PMUX=1
+IIC5_PMUX=1
+IIC6_PMUX=1
+USB3_CLK_FSEL=39
+SRDS_PLL_PD_PLL1=1
+SRDS_PLL_PD_PLL2=1
+SRDS_PLL_PD_PLL3=1
+SRDS_PLL_PD_PLL4=0
+SRDS_PLL_PD_PLL5=1
+SRDS_PLL_PD_PLL6=1
+SRDS_PRTCL_S1=0
+SRDS_PRTCL_S2=2
+SRDS_PRTCL_S3=0
+SRDS_DIV_PEX_S2=1
+SRDS_REFCLKF_DIS_S1=1
+SRDS_REFCLKF_DIS_S2=1
+SRDS_REFCLKF_DIS_S3=1
+IRQ03_00_PMUX=1
+USB_EXT_PMUX=1
+
+.pbi
+write 0x01eb1220,0x0800fa00
+.end
+
+.pbi
+/* Release PERST_N (GPIO3_03) */
+write 0x02320000,0x10000000
+write 0x02320008,0x10000000
+/* Drive USB1_DRVVBUS (GPIO4_26) */
+write 0x02330000,0x00000010
+write 0x02330008,0x00000010
+.end
+
+/* Errata to write on scratch reg for validation */
+#include <../lx2160asi/scratchrw1.rcw>
+
+/* Boot Location Pointer */
+#include <../lx2160asi/bootlocptr_nor.rcw>
+
+/* common PBI commands */
+#include <../lx2160asi/common.rcw>
+
+/*PCIe Errata A-009531*/
+#include <../lx2160asi/a009531_PEX3.rcw>
+
+/*PCIe Errata A-008851*/
+#include <../lx2160asi/a008851_PEX3.rcw>
+
+/*SerDes Errata A-050479*/
+#include <../lx2160asi/a050479_PEX3.rcw>
+
+/* Modify FlexSPI Clock Divisor value */
+#include <../lx2160asi/flexspi_divisor_28.rcw>
+
Index: rcw/lx2162au26z/NNNN_NNNN_PPPP_PPPP_RR_0_2/rcw_2000_600_2900_0_2_sd.rcw
===================================================================
--- /dev/null
+++ rcw/lx2162au26z/NNNN_NNNN_PPPP_PPPP_RR_0_2/rcw_2000_600_2900_0_2_sd.rcw
@@ -0,0 +1,81 @@
+/*
+ * SerDes Protocol 1 -  0
+ * SerDes Protocol 2 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 600  MHz
+ * DDR      -- 2900 MT/s
+ */
+
+#include <../lx2160asi/lx2160a.rcwi>
+
+SYS_PLL_RAT=12
+MEM_PLL_CFG=3
+MEM_PLL_RAT=29
+CGA_PLL1_RAT=20
+CGA_PLL2_RAT=20
+CGB_PLL1_RAT=20
+CGB_PLL2_RAT=9
+HWA_CGA_M1_CLK_SEL=1
+HWA_CGB_M1_CLK_SEL=7
+BOOT_LOC=26
+IRQ11_08_PMUX=1
+SYSCLK_FREQ=600
+IIC1_PMUX=0
+IIC2_PMUX=1
+IIC3_PMUX=1
+IIC4_PMUX=1
+IIC5_PMUX=1
+IIC6_PMUX=1
+USB3_CLK_FSEL=39
+SRDS_PLL_PD_PLL1=1
+SRDS_PLL_PD_PLL2=1
+SRDS_PLL_PD_PLL3=1
+SRDS_PLL_PD_PLL5=1
+SRDS_PLL_PD_PLL6=1
+SRDS_PRTCL_S1=0
+SRDS_PRTCL_S2=2
+SRDS_PRTCL_S3=0
+SRDS_DIV_PEX_S2=1
+SRDS_REFCLKF_DIS_S1=1
+SRDS_REFCLKF_DIS_S2=1
+SRDS_REFCLKF_DIS_S3=1
+IRQ03_00_PMUX=1
+USB_EXT_PMUX=1
+
+.pbi
+/* Release PERST_N (GPIO3_03) */
+write 0x02320000,0x10000000
+write 0x02320008,0x10000000
+/* Drive USB1_DRVVBUS (GPIO4_26) */
+write 0x02330000,0x00000010
+write 0x02330008,0x00000010
+.end
+
+/* Errata to write on scratch reg for validation */
+#include <../lx2160asi/scratchrw1.rcw>
+
+/* Copy SPL Uboot to Ocram */
+.pbi
+blockcopy 0x08,0x00100000,0x1800a000,0x00015000
+.end
+
+/* Boot Location Pointer */
+#include <../lx2160asi/bootlocptr_sd.rcw>
+
+/* common PBI commands */
+#include <../lx2160asi/common.rcw>
+
+/*PCIe Errata A-009531*/
+#include <../lx2160asi/a009531_PEX3.rcw>
+
+/*PCIe Errata A-008851*/
+#include <../lx2160asi/a008851_PEX3.rcw>
+
+/*SerDes Errata A-050479*/
+#include <../lx2160asi/a050479_PEX3.rcw>
+
+/* Modify FlexSPI Clock Divisor value */
+#include <../lx2160asi/flexspi_divisor_28.rcw>
+
Index: rcw/lx2162au26z/NNNN_NNNN_PPPP_PPPP_RR_0_2/rcw_2000_800_2900_0_2.rcw
===================================================================
--- /dev/null
+++ rcw/lx2162au26z/NNNN_NNNN_PPPP_PPPP_RR_0_2/rcw_2000_800_2900_0_2.rcw
@@ -0,0 +1,76 @@
+/*
+ * SerDes Protocol 1 -  0
+ * SerDes Protocol 2 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 800  MHz
+ * DDR      -- 2900 MT/s
+ */
+
+#include <../lx2160asi/lx2160a.rcwi>
+
+SYS_PLL_RAT=16
+MEM_PLL_CFG=3
+MEM_PLL_RAT=29
+CGA_PLL1_RAT=20
+CGA_PLL2_RAT=20
+CGB_PLL1_RAT=20
+CGB_PLL2_RAT=9
+HWA_CGA_M1_CLK_SEL=1
+HWA_CGB_M1_CLK_SEL=7
+BOOT_LOC=26
+IRQ11_08_PMUX=1
+SYSCLK_FREQ=600
+IIC1_PMUX=0
+IIC2_PMUX=1
+IIC3_PMUX=1
+IIC4_PMUX=1
+IIC5_PMUX=1
+IIC6_PMUX=1
+USB3_CLK_FSEL=39
+SRDS_PLL_PD_PLL1=1
+SRDS_PLL_PD_PLL2=1
+SRDS_PLL_PD_PLL3=1
+SRDS_PLL_PD_PLL5=1
+SRDS_PLL_PD_PLL6=1
+SRDS_PRTCL_S1=0
+SRDS_PRTCL_S2=2
+SRDS_PRTCL_S3=0
+SRDS_DIV_PEX_S2=1
+SRDS_REFCLKF_DIS_S1=1
+SRDS_REFCLKF_DIS_S2=1
+SRDS_REFCLKF_DIS_S3=1
+IRQ03_00_PMUX=1
+USB_EXT_PMUX=1
+
+.pbi
+/* Release PERST_N (GPIO3_03) */
+write 0x02320000,0x10000000
+write 0x02320008,0x10000000
+/* Drive USB1_DRVVBUS (GPIO4_26) */
+write 0x02330000,0x00000010
+write 0x02330008,0x00000010
+.end
+
+/* Errata to write on scratch reg for validation */
+#include <../lx2160asi/scratchrw1.rcw>
+
+/* Boot Location Pointer */
+#include <../lx2160asi/bootlocptr_nor.rcw>
+
+/* common PBI commands */
+#include <../lx2160asi/common.rcw>
+
+/*PCIe Errata A-009531*/
+#include <../lx2160asi/a009531_PEX3.rcw>
+
+/*PCIe Errata A-008851*/
+#include <../lx2160asi/a008851_PEX3.rcw>
+
+/*SerDes Errata A-050479*/
+#include <../lx2160asi/a050479_PEX3.rcw>
+
+/* Modify FlexSPI Clock Divisor value */
+#include <../lx2160asi/flexspi_divisor_28.rcw>
+
Index: rcw/lx2162au26z/README
===================================================================
--- /dev/null
+++ rcw/lx2162au26z/README
@@ -0,0 +1,74 @@
+
+LX2162U26Z supports 2 serdes, one 1x25G, one PCIex8
+
+The RCW directories names for the LX2162AU26Z boards conform to the following
+naming convention:
+
+abcd_efgh_ijkl_mnop_RR_A_B:
+
+For Serdes1:
+a = What is available on serdes 1 slot 1, LANE 0
+b = What is available on serdes 1 slot 1, LANE 1
+c = What is available on serdes 1 slot 1, LANE 2
+d = What is available on serdes 1 slot 1, LANE 3
+e = What is available on serdes 1 slot 2, LANE 4
+f = What is available on serdes 1 slot 2, LANE 5
+g = What is available on serdes 1 slot 2, LANE 6
+h = What is available on serdes 1 slot 2, LANE 7
+
+For Serdes2:
+i = What is available on serdes 2 slot 3, LANE 0
+j = What is available on serdes 2 slot 3, LANE 1
+k = What is available on serdes 2 slot 3, LANE 2
+l = What is available on serdes 2 slot 3, LANE 3
+m = What is available on serdes 2 slot 4, LANE 4
+n = What is available on serdes 2 slot 4, LANE 5
+o = What is available on serdes 2 slot 4, LANE 6
+p = What is available on serdes 2 slot 4, LANE 7
+
+For the Serdes(6 Slots) Lanes (a..x):
+ 'N' is NULL, not available/not used
+ 'H' is SATA
+ 'S' is SGMII
+ 'P' is PCIe
+ 'F' is XFI/USXGMII
+ 'G' is 25G
+ 'L' is 50G
+ 'X' is 40G
+ 'C' is 100G
+
+RGMII Interface (R):
+  'R' is RGMII Interface 1G
+
+Serdes1 protocol (A):
+A = 'serdes1 protocol value (decimal)'
+
+Serdes2 protocol (B):
+B = 'serdes2 protocol value (decimal)'
+
+Ref clock setting on board
+==========================
+DDR Ref clock: 100 MHz
+Sys PLL Ref clock: 100MHz
+
+Files naming convention
+=============================
+rcw_x_l_m.rcw
+rcw_x_l_m_bootmode.rcw
+rcw_x_y_l_m.rcw
+rcw_x_y_z_l_m.rcw
+
+x = Core frequency
+y = Platform frequency
+z = DDR frequency
+bootmode = nor(default)/sd
+l = 'serdes1 protocol value'
+m = 'serdes2 protocol value'
+
+For example,
+  rcw_2000_17_2.rcw means rcw for core frequency of 2000MHz, with serdes1=17 serdes2=2.
+  rcw_2000_700_17_2.rcw means rcw for core frequency 2000MHz and Platform frequecny 700MHz, with serdes1=17 serdes2=2.
+  rcw_2000_700_2900_17_2.rcw means rcw for core frequency 2000MHz, Platform frequecny 700MHz and DDR Memory Data Rate as 2900 MT/s, with serdes1=17 serdes2=2.
+  rcw_2000_17_2_sd.rcw means rcw for core frequency of 2000MHz with SD boot, with serdes1=17 serdes2=2.
+
+
Index: rcw/Makefile
===================================================================
--- rcw.orig/Makefile
+++ rcw/Makefile
@@ -8,7 +8,7 @@ BOARDS = b4420qds b4860qds \
 	 ls1028ardb ls1028aqds\
 	 ls2088ardb ls2088ardb_rev1.1 ls2088aqds \
 	 lx2160ardb lx2160aqds lx2160ardb_rev2 lx2160aqds_rev2 lx2162aqds \
-	 lx2160ayrk \
+	 lx2160ayrk lx2162au26z \
 	 p2041rdb p3041ds p4080ds p5020ds p5040ds \
 	 t1024qds t1023rdb t1024rdb t1040rdb t1042rdb t1042rdb_pi t1040qds \
 	 t2080rdb t2080qds t2081qds t4240qds t4240rdb t1040d4rdb t1042d4rdb \
Index: rcw/lx2162au26z/GGGG_NNNN_PPPP_PPPP_RR_17_2/rcw_2000_650_2900_17_2.rcw
===================================================================
--- /dev/null
+++ rcw/lx2162au26z/GGGG_NNNN_PPPP_PPPP_RR_17_2/rcw_2000_650_2900_17_2.rcw
@@ -0,0 +1,96 @@
+/*
+ * SerDes Protocol 1 -  17
+ * SerDes Protocol 2 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 650  MHz
+ * DDR      -- 2900 MT/s
+ */
+
+#include <../lx2160asi/lx2160a.rcwi>
+
+SYS_PLL_RAT=13
+MEM_PLL_CFG=3
+MEM_PLL_RAT=29
+CGA_PLL1_RAT=20
+CGA_PLL2_RAT=20
+CGB_PLL1_RAT=20
+CGB_PLL2_RAT=9
+HWA_CGA_M1_CLK_SEL=1
+HWA_CGB_M1_CLK_SEL=7
+BOOT_LOC=26
+IRQ11_08_PMUX=1
+SYSCLK_FREQ=600
+IIC1_PMUX=0
+IIC2_PMUX=1
+IIC3_PMUX=1
+IIC4_PMUX=1
+IIC5_PMUX=1
+IIC6_PMUX=1
+USB3_CLK_FSEL=39
+SRDS_PLL_PD_PLL1=0
+SRDS_PLL_PD_PLL2=1
+SRDS_PLL_PD_PLL3=1
+SRDS_PLL_PD_PLL4=0
+SRDS_PLL_PD_PLL5=1
+SRDS_PLL_PD_PLL6=1
+SRDS_REFCLKF_DIS_S1=0
+SRDS_REFCLKF_DIS_S2=1
+SRDS_REFCLKF_DIS_S3=1
+SRDS_DIV_PEX_S2=1
+SRDS_PRTCL_S1=17
+SRDS_PRTCL_S2=2
+SRDS_PRTCL_S3=0
+IRQ03_00_PMUX=1
+USB_EXT_PMUX=1
+
+.pbi
+write 0x01eb1220,0x0800fa00
+.end
+
+.pbi
+/* Release PERST_N (GPIO3_03) */
+write 0x02320000,0x10000000
+write 0x02320008,0x10000000
+/* Drive USB1_DRVVBUS (GPIO4_26) */
+write 0x02330000,0x00000010
+write 0x02330008,0x00000010
+.end
+
+.pbi
+/* Lane H specific settings */
+write 0x01EA0F44, 0x03000330
+write 0x01EA0F48, 0x10000000
+write 0x01EA0F50, 0x00000085
+write 0x01EA0F58, 0xA1000023
+write 0x01EA0F74, 0x00002020
+write 0x01EA0F28, 0x00000000
+/* Common setting */
+write 0x01EA0428, 0x03100000
+.end
+
+/* Serdes lane equalization settings for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+
+/* Errata to write on scratch reg for validation */
+#include <../lx2160asi/scratchrw1.rcw>
+
+/* Boot Location Pointer */
+#include <../lx2160asi/bootlocptr_nor.rcw>
+
+/* common PBI commands */
+#include <../lx2160asi/common.rcw>
+
+/*PCIe Errata A-009531*/
+#include <../lx2160asi/a009531_PEX3.rcw>
+
+/*PCIe Errata A-008851*/
+#include <../lx2160asi/a008851_PEX3.rcw>
+
+/*SerDes Errata A-050479*/
+#include <../lx2160asi/a050479_PEX3.rcw>
+
+/* Modify FlexSPI Clock Divisor value */
+#include <../lx2160asi/flexspi_divisor_28.rcw>
+
