<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="2">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="AF038F8270345A4B8FDFD2D089BDBC22"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="sistema_i/ila_0"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="sistema_i/IP_seno_0_s_seno[11]"/>
        <net name="sistema_i/IP_seno_0_s_seno[10]"/>
        <net name="sistema_i/IP_seno_0_s_seno[9]"/>
        <net name="sistema_i/IP_seno_0_s_seno[8]"/>
        <net name="sistema_i/IP_seno_0_s_seno[7]"/>
        <net name="sistema_i/IP_seno_0_s_seno[6]"/>
        <net name="sistema_i/IP_seno_0_s_seno[5]"/>
        <net name="sistema_i/IP_seno_0_s_seno[4]"/>
        <net name="sistema_i/IP_seno_0_s_seno[3]"/>
        <net name="sistema_i/IP_seno_0_s_seno[2]"/>
        <net name="sistema_i/IP_seno_0_s_seno[1]"/>
        <net name="sistema_i/IP_seno_0_s_seno[0]"/>
      </nets>
    </probe>
  </probeset>
</probeData>
