$date
	Tue Sep 24 22:04:10 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module alu $end
$var wire 32 ! A [31:0] $end
$var wire 3 " ALU_Sel [2:0] $end
$var wire 32 # B [31:0] $end
$var parameter 3 $ ADD $end
$var parameter 3 % AND $end
$var parameter 32 & DATA_WIDTH $end
$var parameter 3 ' EQ $end
$var parameter 3 ( GT $end
$var parameter 3 ) GTU $end
$var parameter 3 * OR $end
$var parameter 3 + SUB $end
$var parameter 3 , XOR $end
$var reg 32 - ALU_Result [31:0] $end
$var reg 1 . Zero $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 ,
b1 +
b11 *
b110 )
b101 (
b111 '
b100000 &
b10 %
b0 $
$end
#0
$dumpvars
0.
b11111111111111111111111111110110 -
b11111111111111111111111111101100 #
b0 "
b1010 !
$end
#2000
b11110 -
b1 "
#4000
b1000 -
b10 "
#6000
b11111111111111111111111111101110 -
b11 "
#8000
b11111111111111111111111111100110 -
b100 "
#10000
b1 -
b101 "
#12000
1.
b0 -
b110 "
#14000
b111 "
#16001
0.
b110000 -
b10 "
b110100 #
b100111111001 !
#18001
b11111111111111111111101111011111 -
b11 "
b11111111111111111111101110011111 #
b11111111111111111111101101011111 !
#20001
1.
b0 -
b111 "
b11111111111111111111100001011001 #
b100100100110 !
#22001
b100010100110 #
b11111111111111111111101011101011 !
#24001
0.
b1 -
b110 "
b10001001001 #
b11111111111111111111011110100011 !
#26001
1.
b0 -
b11111111111111111111111010010010 #
b100101101101 !
#28001
0.
b10111101001 -
b0 "
b100001111011 #
b11111111111111111111110101101110 !
#30001
b11111111111111111111111010111010 -
b1 "
b11111111111111111111111110111111 #
b11111111111111111111111001111001 !
#32001
b100011011 -
b100 "
b11001110101 #
b11101101110 !
#34001
1.
b0 -
b101 "
b11111000110 #
b11111111111111111111110110110010 !
#36002
