.include "macros.inc"

.section .text

.org 0x800A03C4

.global __ieee754_rem_pio2
__ieee754_rem_pio2:
/* 800A03C4 0009D324  94 21 FF A0 */	stwu r1, -0x60(r1)
/* 800A03C8 0009D328  7C 08 02 A6 */	mflr r0
/* 800A03CC 0009D32C  3C 80 3F E9 */	lis r4, 0x3FE921FB@ha
/* 800A03D0 0009D330  90 01 00 64 */	stw r0, 0x64(r1)
/* 800A03D4 0009D334  38 04 21 FB */	addi r0, r4, 0x3FE921FB@l
/* 800A03D8 0009D338  93 E1 00 5C */	stw r31, 0x5c(r1)
/* 800A03DC 0009D33C  D8 21 00 08 */	stfd f1, 8(r1)
/* 800A03E0 0009D340  83 E1 00 08 */	lwz r31, 8(r1)
/* 800A03E4 0009D344  93 C1 00 58 */	stw r30, 0x58(r1)
/* 800A03E8 0009D348  7C 7E 1B 78 */	mr r30, r3
/* 800A03EC 0009D34C  57 E6 00 7E */	clrlwi r6, r31, 1
/* 800A03F0 0009D350  7C 06 00 00 */	cmpw r6, r0
/* 800A03F4 0009D354  41 81 00 18 */	bgt lbl_800A040C
/* 800A03F8 0009D358  D8 3E 00 00 */	stfd f1, 0(r30)
/* 800A03FC 0009D35C  38 60 00 00 */	li r3, 0
/* 800A0400 0009D360  C8 02 89 A0 */	lfd f0, @146-_SDA2_BASE_(r2)
/* 800A0404 0009D364  D8 1E 00 08 */	stfd f0, 8(r30)
/* 800A0408 0009D368  48 00 03 44 */	b lbl_800A074C
lbl_800A040C:
/* 800A040C 0009D36C  3C 60 40 03 */	lis r3, 0x4002D97C@ha
/* 800A0410 0009D370  38 03 D9 7C */	addi r0, r3, 0x4002D97C@l
/* 800A0414 0009D374  7C 06 00 00 */	cmpw r6, r0
/* 800A0418 0009D378  40 80 00 DC */	bge lbl_800A04F4
/* 800A041C 0009D37C  2C 1F 00 00 */	cmpwi r31, 0
/* 800A0420 0009D380  40 81 00 6C */	ble lbl_800A048C
/* 800A0424 0009D384  C8 02 89 A8 */	lfd f0, @147-_SDA2_BASE_(r2)
/* 800A0428 0009D388  3C 06 C0 07 */	addis r0, r6, 0xc007
/* 800A042C 0009D38C  28 00 21 FB */	cmplwi r0, 0x21fb
/* 800A0430 0009D390  FC 41 00 28 */	fsub f2, f1, f0
/* 800A0434 0009D394  D8 41 00 10 */	stfd f2, 0x10(r1)
/* 800A0438 0009D398  41 82 00 24 */	beq lbl_800A045C
/* 800A043C 0009D39C  C8 22 89 B0 */	lfd f1, @148-_SDA2_BASE_(r2)
/* 800A0440 0009D3A0  FC 02 08 28 */	fsub f0, f2, f1
/* 800A0444 0009D3A4  D8 1E 00 00 */	stfd f0, 0(r30)
/* 800A0448 0009D3A8  C8 1E 00 00 */	lfd f0, 0(r30)
/* 800A044C 0009D3AC  FC 02 00 28 */	fsub f0, f2, f0
/* 800A0450 0009D3B0  FC 00 08 28 */	fsub f0, f0, f1
/* 800A0454 0009D3B4  D8 1E 00 08 */	stfd f0, 8(r30)
/* 800A0458 0009D3B8  48 00 00 2C */	b lbl_800A0484
lbl_800A045C:
/* 800A045C 0009D3BC  C8 02 89 B8 */	lfd f0, @149-_SDA2_BASE_(r2)
/* 800A0460 0009D3C0  C8 22 89 C0 */	lfd f1, @150-_SDA2_BASE_(r2)
/* 800A0464 0009D3C4  FC 42 00 28 */	fsub f2, f2, f0
/* 800A0468 0009D3C8  FC 02 08 28 */	fsub f0, f2, f1
/* 800A046C 0009D3CC  D8 41 00 10 */	stfd f2, 0x10(r1)
/* 800A0470 0009D3D0  D8 1E 00 00 */	stfd f0, 0(r30)
/* 800A0474 0009D3D4  C8 1E 00 00 */	lfd f0, 0(r30)
/* 800A0478 0009D3D8  FC 02 00 28 */	fsub f0, f2, f0
/* 800A047C 0009D3DC  FC 00 08 28 */	fsub f0, f0, f1
/* 800A0480 0009D3E0  D8 1E 00 08 */	stfd f0, 8(r30)
lbl_800A0484:
/* 800A0484 0009D3E4  38 60 00 01 */	li r3, 1
/* 800A0488 0009D3E8  48 00 02 C4 */	b lbl_800A074C
lbl_800A048C:
/* 800A048C 0009D3EC  C8 02 89 A8 */	lfd f0, @147-_SDA2_BASE_(r2)
/* 800A0490 0009D3F0  3C 06 C0 07 */	addis r0, r6, 0xc007
/* 800A0494 0009D3F4  28 00 21 FB */	cmplwi r0, 0x21fb
/* 800A0498 0009D3F8  FC 40 08 2A */	fadd f2, f0, f1
/* 800A049C 0009D3FC  D8 41 00 10 */	stfd f2, 0x10(r1)
/* 800A04A0 0009D400  41 82 00 24 */	beq lbl_800A04C4
/* 800A04A4 0009D404  C8 22 89 B0 */	lfd f1, @148-_SDA2_BASE_(r2)
/* 800A04A8 0009D408  FC 01 10 2A */	fadd f0, f1, f2
/* 800A04AC 0009D40C  D8 1E 00 00 */	stfd f0, 0(r30)
/* 800A04B0 0009D410  C8 1E 00 00 */	lfd f0, 0(r30)
/* 800A04B4 0009D414  FC 02 00 28 */	fsub f0, f2, f0
/* 800A04B8 0009D418  FC 01 00 2A */	fadd f0, f1, f0
/* 800A04BC 0009D41C  D8 1E 00 08 */	stfd f0, 8(r30)
/* 800A04C0 0009D420  48 00 00 2C */	b lbl_800A04EC
lbl_800A04C4:
/* 800A04C4 0009D424  C8 02 89 B8 */	lfd f0, @149-_SDA2_BASE_(r2)
/* 800A04C8 0009D428  C8 22 89 C0 */	lfd f1, @150-_SDA2_BASE_(r2)
/* 800A04CC 0009D42C  FC 42 00 2A */	fadd f2, f2, f0
/* 800A04D0 0009D430  FC 01 10 2A */	fadd f0, f1, f2
/* 800A04D4 0009D434  D8 41 00 10 */	stfd f2, 0x10(r1)
/* 800A04D8 0009D438  D8 1E 00 00 */	stfd f0, 0(r30)
/* 800A04DC 0009D43C  C8 1E 00 00 */	lfd f0, 0(r30)
/* 800A04E0 0009D440  FC 02 00 28 */	fsub f0, f2, f0
/* 800A04E4 0009D444  FC 01 00 2A */	fadd f0, f1, f0
/* 800A04E8 0009D448  D8 1E 00 08 */	stfd f0, 8(r30)
lbl_800A04EC:
/* 800A04EC 0009D44C  38 60 FF FF */	li r3, -1
/* 800A04F0 0009D450  48 00 02 5C */	b lbl_800A074C
lbl_800A04F4:
/* 800A04F4 0009D454  3C 60 41 39 */	lis r3, 0x413921FB@ha
/* 800A04F8 0009D458  38 03 21 FB */	addi r0, r3, 0x413921FB@l
/* 800A04FC 0009D45C  7C 06 00 00 */	cmpw r6, r0
/* 800A0500 0009D460  41 81 01 3C */	bgt lbl_800A063C
/* 800A0504 0009D464  FC 80 0A 10 */	fabs f4, f1
/* 800A0508 0009D468  3C 00 43 30 */	lis r0, 0x4330
/* 800A050C 0009D46C  C8 22 89 D0 */	lfd f1, @152-_SDA2_BASE_(r2)
/* 800A0510 0009D470  C8 02 89 C8 */	lfd f0, @151-_SDA2_BASE_(r2)
/* 800A0514 0009D474  90 01 00 38 */	stw r0, 0x38(r1)
/* 800A0518 0009D478  FC 41 01 3A */	fmadd f2, f1, f4, f0
/* 800A051C 0009D47C  C8 62 89 F0 */	lfd f3, @158-_SDA2_BASE_(r2)
/* 800A0520 0009D480  C8 22 89 A8 */	lfd f1, @147-_SDA2_BASE_(r2)
/* 800A0524 0009D484  C8 02 89 B0 */	lfd f0, @148-_SDA2_BASE_(r2)
/* 800A0528 0009D488  FC 40 10 1E */	fctiwz f2, f2
/* 800A052C 0009D48C  D8 41 00 30 */	stfd f2, 0x30(r1)
/* 800A0530 0009D490  80 61 00 34 */	lwz r3, 0x34(r1)
/* 800A0534 0009D494  6C 60 80 00 */	xoris r0, r3, 0x8000
/* 800A0538 0009D498  2C 03 00 20 */	cmpwi r3, 0x20
/* 800A053C 0009D49C  90 01 00 3C */	stw r0, 0x3c(r1)
/* 800A0540 0009D4A0  C8 41 00 38 */	lfd f2, 0x38(r1)
/* 800A0544 0009D4A4  FC A2 18 28 */	fsub f5, f2, f3
/* 800A0548 0009D4A8  FC 81 21 7C */	fnmsub f4, f1, f5, f4
/* 800A054C 0009D4AC  FC 20 01 72 */	fmul f1, f0, f5
/* 800A0550 0009D4B0  40 80 00 2C */	bge lbl_800A057C
/* 800A0554 0009D4B4  3C 80 80 0B */	lis r4, npio2_hw@ha
/* 800A0558 0009D4B8  54 60 10 3A */	slwi r0, r3, 2
/* 800A055C 0009D4BC  38 84 F5 E8 */	addi r4, r4, npio2_hw@l
/* 800A0560 0009D4C0  7C 84 02 14 */	add r4, r4, r0
/* 800A0564 0009D4C4  80 04 FF FC */	lwz r0, -4(r4)
/* 800A0568 0009D4C8  7C 06 00 00 */	cmpw r6, r0
/* 800A056C 0009D4CC  41 82 00 10 */	beq lbl_800A057C
/* 800A0570 0009D4D0  FC 04 08 28 */	fsub f0, f4, f1
/* 800A0574 0009D4D4  D8 1E 00 00 */	stfd f0, 0(r30)
/* 800A0578 0009D4D8  48 00 00 88 */	b lbl_800A0600
lbl_800A057C:
/* 800A057C 0009D4DC  FC 04 08 28 */	fsub f0, f4, f1
/* 800A0580 0009D4E0  7C C4 A6 70 */	srawi r4, r6, 0x14
/* 800A0584 0009D4E4  D8 1E 00 00 */	stfd f0, 0(r30)
/* 800A0588 0009D4E8  80 1E 00 00 */	lwz r0, 0(r30)
/* 800A058C 0009D4EC  54 00 65 7E */	rlwinm r0, r0, 0xc, 0x15, 0x1f
/* 800A0590 0009D4F0  7C 00 20 50 */	subf r0, r0, r4
/* 800A0594 0009D4F4  2C 00 00 10 */	cmpwi r0, 0x10
/* 800A0598 0009D4F8  40 81 00 68 */	ble lbl_800A0600
/* 800A059C 0009D4FC  C8 02 89 B8 */	lfd f0, @149-_SDA2_BASE_(r2)
/* 800A05A0 0009D500  FC 60 20 90 */	fmr f3, f4
/* 800A05A4 0009D504  C8 22 89 C0 */	lfd f1, @150-_SDA2_BASE_(r2)
/* 800A05A8 0009D508  FC 40 01 72 */	fmul f2, f0, f5
/* 800A05AC 0009D50C  FC 84 10 28 */	fsub f4, f4, f2
/* 800A05B0 0009D510  FC 03 20 28 */	fsub f0, f3, f4
/* 800A05B4 0009D514  FC 00 10 28 */	fsub f0, f0, f2
/* 800A05B8 0009D518  FC 21 01 78 */	fmsub f1, f1, f5, f0
/* 800A05BC 0009D51C  FC 04 08 28 */	fsub f0, f4, f1
/* 800A05C0 0009D520  D8 1E 00 00 */	stfd f0, 0(r30)
/* 800A05C4 0009D524  80 1E 00 00 */	lwz r0, 0(r30)
/* 800A05C8 0009D528  54 00 65 7E */	rlwinm r0, r0, 0xc, 0x15, 0x1f
/* 800A05CC 0009D52C  7C 00 20 50 */	subf r0, r0, r4
/* 800A05D0 0009D530  2C 00 00 31 */	cmpwi r0, 0x31
/* 800A05D4 0009D534  40 81 00 2C */	ble lbl_800A0600
/* 800A05D8 0009D538  C8 02 89 D8 */	lfd f0, @153-_SDA2_BASE_(r2)
/* 800A05DC 0009D53C  FC 40 20 90 */	fmr f2, f4
/* 800A05E0 0009D540  C8 22 89 E0 */	lfd f1, @154-_SDA2_BASE_(r2)
/* 800A05E4 0009D544  FC 60 01 72 */	fmul f3, f0, f5
/* 800A05E8 0009D548  FC 84 18 28 */	fsub f4, f4, f3
/* 800A05EC 0009D54C  FC 02 20 28 */	fsub f0, f2, f4
/* 800A05F0 0009D550  FC 00 18 28 */	fsub f0, f0, f3
/* 800A05F4 0009D554  FC 21 01 78 */	fmsub f1, f1, f5, f0
/* 800A05F8 0009D558  FC 04 08 28 */	fsub f0, f4, f1
/* 800A05FC 0009D55C  D8 1E 00 00 */	stfd f0, 0(r30)
lbl_800A0600:
/* 800A0600 0009D560  C8 1E 00 00 */	lfd f0, 0(r30)
/* 800A0604 0009D564  2C 1F 00 00 */	cmpwi r31, 0
/* 800A0608 0009D568  FC 04 00 28 */	fsub f0, f4, f0
/* 800A060C 0009D56C  FC 00 08 28 */	fsub f0, f0, f1
/* 800A0610 0009D570  D8 1E 00 08 */	stfd f0, 8(r30)
/* 800A0614 0009D574  40 80 01 38 */	bge lbl_800A074C
/* 800A0618 0009D578  C8 1E 00 00 */	lfd f0, 0(r30)
/* 800A061C 0009D57C  7C 63 00 D0 */	neg r3, r3
/* 800A0620 0009D580  FC 00 00 50 */	fneg f0, f0
/* 800A0624 0009D584  D8 1E 00 00 */	stfd f0, 0(r30)
/* 800A0628 0009D588  C8 1E 00 08 */	lfd f0, 8(r30)
/* 800A062C 0009D58C  FC 00 00 50 */	fneg f0, f0
/* 800A0630 0009D590  D8 1E 00 08 */	stfd f0, 8(r30)
/* 800A0634 0009D594  48 00 01 18 */	b lbl_800A074C
/* 800A0638 0009D598  48 00 01 14 */	b lbl_800A074C
lbl_800A063C:
/* 800A063C 0009D59C  3C 00 7F F0 */	lis r0, 0x7ff0
/* 800A0640 0009D5A0  7C 06 00 00 */	cmpw r6, r0
/* 800A0644 0009D5A4  41 80 00 18 */	blt lbl_800A065C
/* 800A0648 0009D5A8  FC 01 08 28 */	fsub f0, f1, f1
/* 800A064C 0009D5AC  38 60 00 00 */	li r3, 0
/* 800A0650 0009D5B0  D8 1E 00 08 */	stfd f0, 8(r30)
/* 800A0654 0009D5B4  D8 1E 00 00 */	stfd f0, 0(r30)
/* 800A0658 0009D5B8  48 00 00 F4 */	b lbl_800A074C
lbl_800A065C:
/* 800A065C 0009D5BC  7C C3 A6 70 */	srawi r3, r6, 0x14
/* 800A0660 0009D5C0  3C 00 43 30 */	lis r0, 0x4330
/* 800A0664 0009D5C4  38 A3 FB EA */	addi r5, r3, -1046
/* 800A0668 0009D5C8  80 81 00 0C */	lwz r4, 0xc(r1)
/* 800A066C 0009D5CC  54 A3 A0 16 */	slwi r3, r5, 0x14
/* 800A0670 0009D5D0  90 01 00 30 */	stw r0, 0x30(r1)
/* 800A0674 0009D5D4  7C 63 30 50 */	subf r3, r3, r6
/* 800A0678 0009D5D8  C8 A2 89 F0 */	lfd f5, @158-_SDA2_BASE_(r2)
/* 800A067C 0009D5DC  90 81 00 14 */	stw r4, 0x14(r1)
/* 800A0680 0009D5E0  38 81 00 30 */	addi r4, r1, 0x30
/* 800A0684 0009D5E4  C8 82 89 E8 */	lfd f4, @155-_SDA2_BASE_(r2)
/* 800A0688 0009D5E8  38 C0 00 03 */	li r6, 3
/* 800A068C 0009D5EC  90 61 00 10 */	stw r3, 0x10(r1)
/* 800A0690 0009D5F0  C8 22 89 A0 */	lfd f1, @146-_SDA2_BASE_(r2)
/* 800A0694 0009D5F4  C8 61 00 10 */	lfd f3, 0x10(r1)
/* 800A0698 0009D5F8  90 01 00 48 */	stw r0, 0x48(r1)
/* 800A069C 0009D5FC  FC 00 18 1E */	fctiwz f0, f3
/* 800A06A0 0009D600  D8 01 00 38 */	stfd f0, 0x38(r1)
/* 800A06A4 0009D604  80 01 00 3C */	lwz r0, 0x3c(r1)
/* 800A06A8 0009D608  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 800A06AC 0009D60C  90 01 00 34 */	stw r0, 0x34(r1)
/* 800A06B0 0009D610  C8 01 00 30 */	lfd f0, 0x30(r1)
/* 800A06B4 0009D614  FC 40 28 28 */	fsub f2, f0, f5
/* 800A06B8 0009D618  FC 03 10 28 */	fsub f0, f3, f2
/* 800A06BC 0009D61C  D8 41 00 18 */	stfd f2, 0x18(r1)
/* 800A06C0 0009D620  FC 64 00 32 */	fmul f3, f4, f0
/* 800A06C4 0009D624  FC 00 18 1E */	fctiwz f0, f3
/* 800A06C8 0009D628  D8 61 00 10 */	stfd f3, 0x10(r1)
/* 800A06CC 0009D62C  D8 01 00 40 */	stfd f0, 0x40(r1)
/* 800A06D0 0009D630  80 01 00 44 */	lwz r0, 0x44(r1)
/* 800A06D4 0009D634  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 800A06D8 0009D638  90 01 00 4C */	stw r0, 0x4c(r1)
/* 800A06DC 0009D63C  C8 01 00 48 */	lfd f0, 0x48(r1)
/* 800A06E0 0009D640  FC 40 28 28 */	fsub f2, f0, f5
/* 800A06E4 0009D644  FC 03 10 28 */	fsub f0, f3, f2
/* 800A06E8 0009D648  D8 41 00 20 */	stfd f2, 0x20(r1)
/* 800A06EC 0009D64C  FC 04 00 32 */	fmul f0, f4, f0
/* 800A06F0 0009D650  D8 01 00 10 */	stfd f0, 0x10(r1)
/* 800A06F4 0009D654  D8 01 00 28 */	stfd f0, 0x28(r1)
/* 800A06F8 0009D658  48 00 00 0C */	b lbl_800A0704
lbl_800A06FC:
/* 800A06FC 0009D65C  38 84 FF F8 */	addi r4, r4, -8
/* 800A0700 0009D660  38 C6 FF FF */	addi r6, r6, -1
lbl_800A0704:
/* 800A0704 0009D664  C8 04 FF F8 */	lfd f0, -8(r4)
/* 800A0708 0009D668  FC 01 00 00 */	fcmpu cr0, f1, f0
/* 800A070C 0009D66C  41 82 FF F0 */	beq lbl_800A06FC
/* 800A0710 0009D670  3C 60 80 0B */	lis r3, two_over_pi@ha
/* 800A0714 0009D674  7F C4 F3 78 */	mr r4, r30
/* 800A0718 0009D678  39 03 F4 E0 */	addi r8, r3, two_over_pi@l
/* 800A071C 0009D67C  38 E0 00 02 */	li r7, 2
/* 800A0720 0009D680  38 61 00 18 */	addi r3, r1, 0x18
/* 800A0724 0009D684  48 00 01 35 */	bl __kernel_rem_pio2
/* 800A0728 0009D688  2C 1F 00 00 */	cmpwi r31, 0
/* 800A072C 0009D68C  40 80 00 20 */	bge lbl_800A074C
/* 800A0730 0009D690  C8 1E 00 00 */	lfd f0, 0(r30)
/* 800A0734 0009D694  7C 63 00 D0 */	neg r3, r3
/* 800A0738 0009D698  FC 00 00 50 */	fneg f0, f0
/* 800A073C 0009D69C  D8 1E 00 00 */	stfd f0, 0(r30)
/* 800A0740 0009D6A0  C8 1E 00 08 */	lfd f0, 8(r30)
/* 800A0744 0009D6A4  FC 00 00 50 */	fneg f0, f0
/* 800A0748 0009D6A8  D8 1E 00 08 */	stfd f0, 8(r30)
lbl_800A074C:
/* 800A074C 0009D6AC  80 01 00 64 */	lwz r0, 0x64(r1)
/* 800A0750 0009D6B0  83 E1 00 5C */	lwz r31, 0x5c(r1)
/* 800A0754 0009D6B4  83 C1 00 58 */	lwz r30, 0x58(r1)
/* 800A0758 0009D6B8  7C 08 03 A6 */	mtlr r0
/* 800A075C 0009D6BC  38 21 00 60 */	addi r1, r1, 0x60
/* 800A0760 0009D6C0  4E 80 00 20 */	blr 
