Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto f6ee17d75d7c4d648d0ffb16fde6d4d6 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MAINDEC
Compiling module xil_defaultlib.ALUDEC
Compiling module xil_defaultlib.CONTROL
Compiling module xil_defaultlib.FLOPR(WIDTH=32)
Compiling module xil_defaultlib.ADDER
Compiling module xil_defaultlib.SL2
Compiling module xil_defaultlib.MUX2(WIDTH=32)
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.MUX2(WIDTH=5)
Compiling module xil_defaultlib.SIGNEXT
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DATAPATH
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.PROCESSOR
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
