.nh
.TH "X86-VPCOMPRESSQ" "7" "May 2019" "TTMO" "Intel x86-64 ISA Manual"
.SH NAME
VPCOMPRESSQ - STORE SPARSE PACKED QUADWORD INTEGER VALUES INTO DENSE MEMORY-REGISTER
.TS
allbox;
l l l l l 
l l l l l .
\fB\fCOpcode/Instruction\fR	\fB\fCOp/En\fR	\fB\fC64/32 bit Mode Support\fR	\fB\fCCPUID Feature Flag\fR	\fB\fCDescription\fR
T{
EVEX.128.66.0F38.W1 8B /r VPCOMPRESSQ xmm1/m128 {k1}{z}, xmm2
T}
	A	V/V	AVX512VL AVX512F	T{
Compress packed quadword integer values from xmm2 to xmm1/m128 using controlmask k1.
T}
T{
EVEX.256.66.0F38.W1 8B /r VPCOMPRESSQ ymm1/m256 {k1}{z}, ymm2
T}
	A	V/V	AVX512VL AVX512F	T{
Compress packed quadword integer values from ymm2 to ymm1/m256 using controlmask k1.
T}
T{
EVEX.512.66.0F38.W1 8B /r VPCOMPRESSQ zmm1/m512 {k1}{z}, zmm2
T}
	A	V/V	AVX512F	T{
Compress packed quadword integer values from zmm2 to zmm1/m512 using controlmask k1.
T}
.TE

.SH INSTRUCTION OPERAND ENCODING
.TS
allbox;
l l l l l l 
l l l l l l .
Op/En	Tuple Type	Operand 1	Operand 2	Operand 3	Operand 4
A	Tuple1 Scalar	ModRM:r/m (w)	ModRM:reg (r)	NA	NA
.TE

.SS Description
.PP
Compress (stores) up to 8/4/2 quadword integer values from the source
operand (second operand) to the destination operand (first operand). The
source operand is a ZMM/YMM/XMM register, the destination operand can be
a ZMM/YMM/XMM register or a 512/256/128\-bit memory location.

.PP
The opmask register k1 selects the active elements (partial vector or
possibly non\-contiguous if less than 8 active elements) from the source
operand to compress into a contiguous vector. The contiguous vector is
written to the destination starting from the low element of the
destination operand.

.PP
Memory destination version: Only the contiguous vector is written to the
destination memory location. EVEX.z must be zero.

.PP
Register destination version: If the vector length of the contiguous
vector is less than that of the input vector in the source operand, the
upper bits of the destination register are unmodified if EVEX.z is not
set, otherwise the upper bits are zeroed.

.PP
Note: EVEX.vvvv is reserved and must be 1111b otherwise instructions
will #UD.

.PP
Note that the compressed displacement assumes a pre\-scaling (N)
corresponding to the size of one single element instead of the size of
the full vector.

.SS Operation
.SS VPCOMPRESSQ (EVEX encoded versions) store form
.PP
.RS

.nf
(KL, VL) = (2, 128), (4, 256), (8, 512)
SIZE ← 64
k←0
FOR j←0 TO KL\-1
    i←j * 64
    IF k1[j] OR *no controlmask*
        THEN
            DEST[k+SIZE\-1:k]← SRC[i+63:i]
            k←k + SIZE
    FI;
ENFOR

.fi
.RE

.SS VPCOMPRESSQ (EVEX encoded versions) reg\-reg form
.PP
.RS

.nf
(KL, VL) = (2, 128), (4, 256), (8, 512)
SIZE ← 64
k←0
FOR j←0 TO KL\-1
    i←j * 64
    IF k1[j] OR *no controlmask*
        THEN
                DEST[k+SIZE\-1:k]← SRC[i+63:i]
                k←k + SIZE
    FI;
ENDFOR
IF *merging\-masking*
            THEN *DEST[VL\-1:k] remains unchanged*
            ELSE DEST[VL\-1:k] ← 0
FI
DEST[MAXVL\-1:VL] ← 0

.fi
.RE

.SS Intel C/C++ Compiler Intrinsic Equivalent
.PP
.RS

.nf
VPCOMPRESSQ \_\_m512i \_mm512\_mask\_compress\_epi64(\_\_m512i s, \_\_mmask8 c, \_\_m512i a);

VPCOMPRESSQ \_\_m512i \_mm512\_maskz\_compress\_epi64( \_\_mmask8 c, \_\_m512i a);

VPCOMPRESSQ void \_mm512\_mask\_compressstoreu\_epi64(void * a, \_\_mmask8 c, \_\_m512i s);

VPCOMPRESSQ \_\_m256i \_mm256\_mask\_compress\_epi64(\_\_m256i s, \_\_mmask8 c, \_\_m256i a);

VPCOMPRESSQ \_\_m256i \_mm256\_maskz\_compress\_epi64( \_\_mmask8 c, \_\_m256i a);

VPCOMPRESSQ void \_mm256\_mask\_compressstoreu\_epi64(void * a, \_\_mmask8 c, \_\_m256i s);

VPCOMPRESSQ \_\_m128i \_mm\_mask\_compress\_epi64(\_\_m128i s, \_\_mmask8 c, \_\_m128i a);

VPCOMPRESSQ \_\_m128i \_mm\_maskz\_compress\_epi64( \_\_mmask8 c, \_\_m128i a);

VPCOMPRESSQ void \_mm\_mask\_compressstoreu\_epi64(void * a, \_\_mmask8 c, \_\_m128i s);

.fi
.RE

.SS SIMD Floating\-Point Exceptions
.PP
None

.SS Other Exceptions
.PP
EVEX\-encoded instruction, see Exceptions Type E4.nb.

.SH SEE ALSO
.PP
x86\-manpages(7) for a list of other x86\-64 man pages.

.SH COLOPHON
.PP
This UNOFFICIAL, mechanically\-separated, non\-verified reference is
provided for convenience, but it may be incomplete or broken in
various obvious or non\-obvious ways. Refer to Intel® 64 and IA\-32
Architectures Software Developer’s Manual for anything serious.

.br
This page is generated by scripts; therefore may contain visual or semantical bugs. Please report them (or better, fix them) on https://github.com/ttmo-O/x86-manpages.

.br
Copyleft TTMO 2020 (Turkish Unofficial Chamber of Reverse Engineers - https://ttmo.re).
