![http://i219.photobucket.com/albums/cc244/leonardoaraujo/Diagrama_Blocos_2.png](http://i219.photobucket.com/albums/cc244/leonardoaraujo/Diagrama_Blocos_2.png)

This project will be my EE final project. It will be used in my Xilinx ML403 kit. All testbenchs will be posted in progress. I will also post results using Xilinx Chipscope tool.

My design is largely based on on Zet Processor and CPU86 wich is an x86 implementation in Verilog/VHDL, thanks to Zeus and ht-lab.
![http://i219.photobucket.com/albums/cc244/leonardoaraujo/S6302320.jpg](http://i219.photobucket.com/albums/cc244/leonardoaraujo/S6302320.jpg)

![http://i219.photobucket.com/albums/cc244/leonardoaraujo/modelsim60a.jpg](http://i219.photobucket.com/albums/cc244/leonardoaraujo/modelsim60a.jpg)

Also I will use emu8086 for test and compare results...

![http://i219.photobucket.com/albums/cc244/leonardoaraujo/assembler_and_virtual_8086_hardware.gif](http://i219.photobucket.com/albums/cc244/leonardoaraujo/assembler_and_virtual_8086_hardware.gif)

![http://i219.photobucket.com/albums/cc244/leonardoaraujo/top.gif](http://i219.photobucket.com/albums/cc244/leonardoaraujo/top.gif)