\hypertarget{struct_i_t_m___type}{\section{I\-T\-M\-\_\-\-Type Struct Reference}
\label{struct_i_t_m___type}\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}}
}


Structure type to access the Instrumentation Trace Macrocell Register (I\-T\-M).  




{\ttfamily \#include $<$core\-\_\-cm3.\-h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\_\_OM uint8\_t \hyperlink{struct_i_t_m___type_ae773bf9f9dac64e6c28b14aa39f74275}{u8}\\
\>\_\_OM uint16\_t \hyperlink{struct_i_t_m___type_a962a970dfd286cad7f8a8577e87d4ad3}{u16}\\
\>\_\_OM uint32\_t \hyperlink{struct_i_t_m___type_a5834885903a557674f078f3b71fa8bc8}{u32}\\
\} \hyperlink{struct_i_t_m___type_ad14bee8adf4bcc5807610d664432350e}{PORT} \mbox{[}32U\mbox{]}\\

\end{tabbing}\item 
\hypertarget{struct_i_t_m___type_ad50da09e70f739596fe3f2d9ea33f414}{uint32\-\_\-t {\bfseries R\-E\-S\-E\-R\-V\-E\-D0} \mbox{[}864\-U\mbox{]}}\label{struct_i_t_m___type_ad50da09e70f739596fe3f2d9ea33f414}

\item 
\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t \hyperlink{struct_i_t_m___type_acd03c6858f7b678dab6a6121462e7807}{T\-E\-R}
\item 
\hypertarget{struct_i_t_m___type_ae4d156d0fc83519f984c1388e232aeab}{uint32\-\_\-t {\bfseries R\-E\-S\-E\-R\-V\-E\-D1} \mbox{[}15\-U\mbox{]}}\label{struct_i_t_m___type_ae4d156d0fc83519f984c1388e232aeab}

\item 
\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t \hyperlink{struct_i_t_m___type_ae907229ba50538bf370fbdfd54c099a2}{T\-P\-R}
\item 
\hypertarget{struct_i_t_m___type_a9ad73d87a673a206268958c84949ad15}{uint32\-\_\-t {\bfseries R\-E\-S\-E\-R\-V\-E\-D2} \mbox{[}15\-U\mbox{]}}\label{struct_i_t_m___type_a9ad73d87a673a206268958c84949ad15}

\item 
\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t \hyperlink{struct_i_t_m___type_a04b9fbc83759cb818dfa161d39628426}{T\-C\-R}
\item 
\hypertarget{struct_i_t_m___type_a69ad0c7295a64174e1967c8a6d9e95b5}{uint32\-\_\-t {\bfseries R\-E\-S\-E\-R\-V\-E\-D3} \mbox{[}29\-U\mbox{]}}\label{struct_i_t_m___type_a69ad0c7295a64174e1967c8a6d9e95b5}

\item 
\-\_\-\-\_\-\-O\-M uint32\-\_\-t \hyperlink{struct_i_t_m___type_aa9da04891e48d1a2f054de186e9c4c94}{I\-W\-R}
\item 
\-\_\-\-\_\-\-I\-M uint32\-\_\-t \hyperlink{struct_i_t_m___type_a66eb82a070953f09909f39b8e516fb91}{I\-R\-R}
\item 
\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t \hyperlink{struct_i_t_m___type_ae2ce4d3a54df2fd11a197ccac4406cd0}{I\-M\-C\-R}
\item 
\hypertarget{struct_i_t_m___type_a1975f3bb58d3feba11c275f5406b34f4}{uint32\-\_\-t {\bfseries R\-E\-S\-E\-R\-V\-E\-D4} \mbox{[}43\-U\mbox{]}}\label{struct_i_t_m___type_a1975f3bb58d3feba11c275f5406b34f4}

\item 
\-\_\-\-\_\-\-O\-M uint32\-\_\-t \hyperlink{struct_i_t_m___type_a7f9c2a2113a11c7f3e98915f95b669d5}{L\-A\-R}
\item 
\-\_\-\-\_\-\-I\-M uint32\-\_\-t \hyperlink{struct_i_t_m___type_a3861c67933a24dd6632288c4ed0b80c8}{L\-S\-R}
\item 
\hypertarget{struct_i_t_m___type_a80d3c63efc2e68b754cf96d7f886ba9b}{uint32\-\_\-t {\bfseries R\-E\-S\-E\-R\-V\-E\-D5} \mbox{[}6\-U\mbox{]}}\label{struct_i_t_m___type_a80d3c63efc2e68b754cf96d7f886ba9b}

\item 
\-\_\-\-\_\-\-I\-M uint32\-\_\-t \hyperlink{struct_i_t_m___type_aad5e11dd4baf6d941bd6c7450f60a158}{P\-I\-D4}
\item 
\-\_\-\-\_\-\-I\-M uint32\-\_\-t \hyperlink{struct_i_t_m___type_af9085648bf18f69b5f9d1136d45e1d37}{P\-I\-D5}
\item 
\-\_\-\-\_\-\-I\-M uint32\-\_\-t \hyperlink{struct_i_t_m___type_ad34dbe6b1072c77d36281049c8b169f6}{P\-I\-D6}
\item 
\-\_\-\-\_\-\-I\-M uint32\-\_\-t \hyperlink{struct_i_t_m___type_a2bcec6803f28f30d5baf5e20e3517d3d}{P\-I\-D7}
\item 
\-\_\-\-\_\-\-I\-M uint32\-\_\-t \hyperlink{struct_i_t_m___type_ab4a4cc97ad658e9c46cf17490daffb8a}{P\-I\-D0}
\item 
\-\_\-\-\_\-\-I\-M uint32\-\_\-t \hyperlink{struct_i_t_m___type_a89ea1d805a668d6589b22d8e678eb6a4}{P\-I\-D1}
\item 
\-\_\-\-\_\-\-I\-M uint32\-\_\-t \hyperlink{struct_i_t_m___type_a8471c4d77b7107cf580587509da69f38}{P\-I\-D2}
\item 
\-\_\-\-\_\-\-I\-M uint32\-\_\-t \hyperlink{struct_i_t_m___type_af317d5e2d946d70e6fb67c02b92cc8a3}{P\-I\-D3}
\item 
\-\_\-\-\_\-\-I\-M uint32\-\_\-t \hyperlink{struct_i_t_m___type_a30bb2b166b1723867da4a708935677ba}{C\-I\-D0}
\item 
\-\_\-\-\_\-\-I\-M uint32\-\_\-t \hyperlink{struct_i_t_m___type_ac40df2c3a6cef02f90b4e82c8204756f}{C\-I\-D1}
\item 
\-\_\-\-\_\-\-I\-M uint32\-\_\-t \hyperlink{struct_i_t_m___type_a8000b92e4e528ae7ac4cb8b8d9f6757d}{C\-I\-D2}
\item 
\-\_\-\-\_\-\-I\-M uint32\-\_\-t \hyperlink{struct_i_t_m___type_a43451f43f514108d9eaed5b017f8d921}{C\-I\-D3}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\_\_OM uint8\_t \hyperlink{struct_i_t_m___type_ae773bf9f9dac64e6c28b14aa39f74275}{u8}\\
\>\_\_OM uint16\_t \hyperlink{struct_i_t_m___type_a962a970dfd286cad7f8a8577e87d4ad3}{u16}\\
\>\_\_OM uint32\_t \hyperlink{struct_i_t_m___type_a5834885903a557674f078f3b71fa8bc8}{u32}\\
\} \hyperlink{struct_i_t_m___type_a2de1bb72a92abfeb659ae7d4c5f06420}{PORT} \mbox{[}32U\mbox{]}\\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\_\_OM uint8\_t \hyperlink{struct_i_t_m___type_ae773bf9f9dac64e6c28b14aa39f74275}{u8}\\
\>\_\_OM uint16\_t \hyperlink{struct_i_t_m___type_a962a970dfd286cad7f8a8577e87d4ad3}{u16}\\
\>\_\_OM uint32\_t \hyperlink{struct_i_t_m___type_a5834885903a557674f078f3b71fa8bc8}{u32}\\
\} \hyperlink{struct_i_t_m___type_a4fb98d5d5771d3b2f37c9a483b5793cc}{PORT} \mbox{[}32U\mbox{]}\\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\_\_OM uint8\_t \hyperlink{struct_i_t_m___type_ae773bf9f9dac64e6c28b14aa39f74275}{u8}\\
\>\_\_OM uint16\_t \hyperlink{struct_i_t_m___type_a962a970dfd286cad7f8a8577e87d4ad3}{u16}\\
\>\_\_OM uint32\_t \hyperlink{struct_i_t_m___type_a5834885903a557674f078f3b71fa8bc8}{u32}\\
\} \hyperlink{struct_i_t_m___type_a1f61b04815065bea9ae1d2c4435fcd94}{PORT} \mbox{[}32U\mbox{]}\\

\end{tabbing}\end{DoxyCompactItemize}


\subsection{Detailed Description}
Structure type to access the Instrumentation Trace Macrocell Register (I\-T\-M). 

\subsection{Member Data Documentation}
\hypertarget{struct_i_t_m___type_a30bb2b166b1723867da4a708935677ba}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!C\-I\-D0@{C\-I\-D0}}
\index{C\-I\-D0@{C\-I\-D0}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{C\-I\-D0}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-M uint32\-\_\-t I\-T\-M\-\_\-\-Type\-::\-C\-I\-D0}}\label{struct_i_t_m___type_a30bb2b166b1723867da4a708935677ba}
Offset\-: 0x\-F\-F0 (R/ ) I\-T\-M Component Identification Register \#0 \hypertarget{struct_i_t_m___type_ac40df2c3a6cef02f90b4e82c8204756f}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!C\-I\-D1@{C\-I\-D1}}
\index{C\-I\-D1@{C\-I\-D1}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{C\-I\-D1}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-M uint32\-\_\-t I\-T\-M\-\_\-\-Type\-::\-C\-I\-D1}}\label{struct_i_t_m___type_ac40df2c3a6cef02f90b4e82c8204756f}
Offset\-: 0x\-F\-F4 (R/ ) I\-T\-M Component Identification Register \#1 \hypertarget{struct_i_t_m___type_a8000b92e4e528ae7ac4cb8b8d9f6757d}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!C\-I\-D2@{C\-I\-D2}}
\index{C\-I\-D2@{C\-I\-D2}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{C\-I\-D2}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-M uint32\-\_\-t I\-T\-M\-\_\-\-Type\-::\-C\-I\-D2}}\label{struct_i_t_m___type_a8000b92e4e528ae7ac4cb8b8d9f6757d}
Offset\-: 0x\-F\-F8 (R/ ) I\-T\-M Component Identification Register \#2 \hypertarget{struct_i_t_m___type_a43451f43f514108d9eaed5b017f8d921}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!C\-I\-D3@{C\-I\-D3}}
\index{C\-I\-D3@{C\-I\-D3}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{C\-I\-D3}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-M uint32\-\_\-t I\-T\-M\-\_\-\-Type\-::\-C\-I\-D3}}\label{struct_i_t_m___type_a43451f43f514108d9eaed5b017f8d921}
Offset\-: 0x\-F\-F\-C (R/ ) I\-T\-M Component Identification Register \#3 \hypertarget{struct_i_t_m___type_ae2ce4d3a54df2fd11a197ccac4406cd0}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!I\-M\-C\-R@{I\-M\-C\-R}}
\index{I\-M\-C\-R@{I\-M\-C\-R}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{I\-M\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t I\-T\-M\-\_\-\-Type\-::\-I\-M\-C\-R}}\label{struct_i_t_m___type_ae2ce4d3a54df2fd11a197ccac4406cd0}
Offset\-: 0x\-F00 (R/\-W) I\-T\-M Integration Mode Control Register \hypertarget{struct_i_t_m___type_a66eb82a070953f09909f39b8e516fb91}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!I\-R\-R@{I\-R\-R}}
\index{I\-R\-R@{I\-R\-R}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{I\-R\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-M uint32\-\_\-t I\-T\-M\-\_\-\-Type\-::\-I\-R\-R}}\label{struct_i_t_m___type_a66eb82a070953f09909f39b8e516fb91}
Offset\-: 0x\-E\-F\-C (R/ ) I\-T\-M Integration Read Register \hypertarget{struct_i_t_m___type_aa9da04891e48d1a2f054de186e9c4c94}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!I\-W\-R@{I\-W\-R}}
\index{I\-W\-R@{I\-W\-R}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{I\-W\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-O\-M uint32\-\_\-t I\-T\-M\-\_\-\-Type\-::\-I\-W\-R}}\label{struct_i_t_m___type_aa9da04891e48d1a2f054de186e9c4c94}
Offset\-: 0x\-E\-F8 ( /\-W) I\-T\-M Integration Write Register \hypertarget{struct_i_t_m___type_a7f9c2a2113a11c7f3e98915f95b669d5}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!L\-A\-R@{L\-A\-R}}
\index{L\-A\-R@{L\-A\-R}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{L\-A\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-O\-M uint32\-\_\-t I\-T\-M\-\_\-\-Type\-::\-L\-A\-R}}\label{struct_i_t_m___type_a7f9c2a2113a11c7f3e98915f95b669d5}
Offset\-: 0x\-F\-B0 ( /\-W) I\-T\-M Lock Access Register \hypertarget{struct_i_t_m___type_a3861c67933a24dd6632288c4ed0b80c8}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!L\-S\-R@{L\-S\-R}}
\index{L\-S\-R@{L\-S\-R}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{L\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-M uint32\-\_\-t I\-T\-M\-\_\-\-Type\-::\-L\-S\-R}}\label{struct_i_t_m___type_a3861c67933a24dd6632288c4ed0b80c8}
Offset\-: 0x\-F\-B4 (R/ ) I\-T\-M Lock Status Register \hypertarget{struct_i_t_m___type_ab4a4cc97ad658e9c46cf17490daffb8a}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!P\-I\-D0@{P\-I\-D0}}
\index{P\-I\-D0@{P\-I\-D0}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{P\-I\-D0}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-M uint32\-\_\-t I\-T\-M\-\_\-\-Type\-::\-P\-I\-D0}}\label{struct_i_t_m___type_ab4a4cc97ad658e9c46cf17490daffb8a}
Offset\-: 0x\-F\-E0 (R/ ) I\-T\-M Peripheral Identification Register \#0 \hypertarget{struct_i_t_m___type_a89ea1d805a668d6589b22d8e678eb6a4}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!P\-I\-D1@{P\-I\-D1}}
\index{P\-I\-D1@{P\-I\-D1}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{P\-I\-D1}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-M uint32\-\_\-t I\-T\-M\-\_\-\-Type\-::\-P\-I\-D1}}\label{struct_i_t_m___type_a89ea1d805a668d6589b22d8e678eb6a4}
Offset\-: 0x\-F\-E4 (R/ ) I\-T\-M Peripheral Identification Register \#1 \hypertarget{struct_i_t_m___type_a8471c4d77b7107cf580587509da69f38}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!P\-I\-D2@{P\-I\-D2}}
\index{P\-I\-D2@{P\-I\-D2}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{P\-I\-D2}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-M uint32\-\_\-t I\-T\-M\-\_\-\-Type\-::\-P\-I\-D2}}\label{struct_i_t_m___type_a8471c4d77b7107cf580587509da69f38}
Offset\-: 0x\-F\-E8 (R/ ) I\-T\-M Peripheral Identification Register \#2 \hypertarget{struct_i_t_m___type_af317d5e2d946d70e6fb67c02b92cc8a3}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!P\-I\-D3@{P\-I\-D3}}
\index{P\-I\-D3@{P\-I\-D3}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{P\-I\-D3}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-M uint32\-\_\-t I\-T\-M\-\_\-\-Type\-::\-P\-I\-D3}}\label{struct_i_t_m___type_af317d5e2d946d70e6fb67c02b92cc8a3}
Offset\-: 0x\-F\-E\-C (R/ ) I\-T\-M Peripheral Identification Register \#3 \hypertarget{struct_i_t_m___type_aad5e11dd4baf6d941bd6c7450f60a158}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!P\-I\-D4@{P\-I\-D4}}
\index{P\-I\-D4@{P\-I\-D4}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{P\-I\-D4}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-M uint32\-\_\-t I\-T\-M\-\_\-\-Type\-::\-P\-I\-D4}}\label{struct_i_t_m___type_aad5e11dd4baf6d941bd6c7450f60a158}
Offset\-: 0x\-F\-D0 (R/ ) I\-T\-M Peripheral Identification Register \#4 \hypertarget{struct_i_t_m___type_af9085648bf18f69b5f9d1136d45e1d37}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!P\-I\-D5@{P\-I\-D5}}
\index{P\-I\-D5@{P\-I\-D5}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{P\-I\-D5}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-M uint32\-\_\-t I\-T\-M\-\_\-\-Type\-::\-P\-I\-D5}}\label{struct_i_t_m___type_af9085648bf18f69b5f9d1136d45e1d37}
Offset\-: 0x\-F\-D4 (R/ ) I\-T\-M Peripheral Identification Register \#5 \hypertarget{struct_i_t_m___type_ad34dbe6b1072c77d36281049c8b169f6}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!P\-I\-D6@{P\-I\-D6}}
\index{P\-I\-D6@{P\-I\-D6}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{P\-I\-D6}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-M uint32\-\_\-t I\-T\-M\-\_\-\-Type\-::\-P\-I\-D6}}\label{struct_i_t_m___type_ad34dbe6b1072c77d36281049c8b169f6}
Offset\-: 0x\-F\-D8 (R/ ) I\-T\-M Peripheral Identification Register \#6 \hypertarget{struct_i_t_m___type_a2bcec6803f28f30d5baf5e20e3517d3d}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!P\-I\-D7@{P\-I\-D7}}
\index{P\-I\-D7@{P\-I\-D7}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{P\-I\-D7}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-M uint32\-\_\-t I\-T\-M\-\_\-\-Type\-::\-P\-I\-D7}}\label{struct_i_t_m___type_a2bcec6803f28f30d5baf5e20e3517d3d}
Offset\-: 0x\-F\-D\-C (R/ ) I\-T\-M Peripheral Identification Register \#7 \hypertarget{struct_i_t_m___type_a1f61b04815065bea9ae1d2c4435fcd94}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!P\-O\-R\-T@{P\-O\-R\-T}}
\index{P\-O\-R\-T@{P\-O\-R\-T}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{P\-O\-R\-T}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-O\-M \{ ... \}    I\-T\-M\-\_\-\-Type\-::\-P\-O\-R\-T\mbox{[}32\-U\mbox{]}}}\label{struct_i_t_m___type_a1f61b04815065bea9ae1d2c4435fcd94}
Offset\-: 0x000 ( /\-W) I\-T\-M Stimulus Port Registers \hypertarget{struct_i_t_m___type_ad14bee8adf4bcc5807610d664432350e}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!P\-O\-R\-T@{P\-O\-R\-T}}
\index{P\-O\-R\-T@{P\-O\-R\-T}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{P\-O\-R\-T}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-O\-M \{ ... \}    I\-T\-M\-\_\-\-Type\-::\-P\-O\-R\-T\mbox{[}32\-U\mbox{]}}}\label{struct_i_t_m___type_ad14bee8adf4bcc5807610d664432350e}
Offset\-: 0x000 ( /\-W) I\-T\-M Stimulus Port Registers \hypertarget{struct_i_t_m___type_a2de1bb72a92abfeb659ae7d4c5f06420}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!P\-O\-R\-T@{P\-O\-R\-T}}
\index{P\-O\-R\-T@{P\-O\-R\-T}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{P\-O\-R\-T}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-O\-M \{ ... \}    I\-T\-M\-\_\-\-Type\-::\-P\-O\-R\-T\mbox{[}32\-U\mbox{]}}}\label{struct_i_t_m___type_a2de1bb72a92abfeb659ae7d4c5f06420}
Offset\-: 0x000 ( /\-W) I\-T\-M Stimulus Port Registers \hypertarget{struct_i_t_m___type_a4fb98d5d5771d3b2f37c9a483b5793cc}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!P\-O\-R\-T@{P\-O\-R\-T}}
\index{P\-O\-R\-T@{P\-O\-R\-T}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{P\-O\-R\-T}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-O\-M \{ ... \}    I\-T\-M\-\_\-\-Type\-::\-P\-O\-R\-T\mbox{[}32\-U\mbox{]}}}\label{struct_i_t_m___type_a4fb98d5d5771d3b2f37c9a483b5793cc}
Offset\-: 0x000 ( /\-W) I\-T\-M Stimulus Port Registers \hypertarget{struct_i_t_m___type_a04b9fbc83759cb818dfa161d39628426}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!T\-C\-R@{T\-C\-R}}
\index{T\-C\-R@{T\-C\-R}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{T\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t I\-T\-M\-\_\-\-Type\-::\-T\-C\-R}}\label{struct_i_t_m___type_a04b9fbc83759cb818dfa161d39628426}
Offset\-: 0x\-E80 (R/\-W) I\-T\-M Trace Control Register \hypertarget{struct_i_t_m___type_acd03c6858f7b678dab6a6121462e7807}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!T\-E\-R@{T\-E\-R}}
\index{T\-E\-R@{T\-E\-R}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{T\-E\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t I\-T\-M\-\_\-\-Type\-::\-T\-E\-R}}\label{struct_i_t_m___type_acd03c6858f7b678dab6a6121462e7807}
Offset\-: 0x\-E00 (R/\-W) I\-T\-M Trace Enable Register \hypertarget{struct_i_t_m___type_ae907229ba50538bf370fbdfd54c099a2}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!T\-P\-R@{T\-P\-R}}
\index{T\-P\-R@{T\-P\-R}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{T\-P\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t I\-T\-M\-\_\-\-Type\-::\-T\-P\-R}}\label{struct_i_t_m___type_ae907229ba50538bf370fbdfd54c099a2}
Offset\-: 0x\-E40 (R/\-W) I\-T\-M Trace Privilege Register \hypertarget{struct_i_t_m___type_a962a970dfd286cad7f8a8577e87d4ad3}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!u16@{u16}}
\index{u16@{u16}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{u16}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-O\-M uint16\-\_\-t I\-T\-M\-\_\-\-Type\-::u16}}\label{struct_i_t_m___type_a962a970dfd286cad7f8a8577e87d4ad3}
Offset\-: 0x000 ( /\-W) I\-T\-M Stimulus Port 16-\/bit \hypertarget{struct_i_t_m___type_a5834885903a557674f078f3b71fa8bc8}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!u32@{u32}}
\index{u32@{u32}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{u32}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-O\-M uint32\-\_\-t I\-T\-M\-\_\-\-Type\-::u32}}\label{struct_i_t_m___type_a5834885903a557674f078f3b71fa8bc8}
Offset\-: 0x000 ( /\-W) I\-T\-M Stimulus Port 32-\/bit \hypertarget{struct_i_t_m___type_ae773bf9f9dac64e6c28b14aa39f74275}{\index{I\-T\-M\-\_\-\-Type@{I\-T\-M\-\_\-\-Type}!u8@{u8}}
\index{u8@{u8}!ITM_Type@{I\-T\-M\-\_\-\-Type}}
\subsubsection[{u8}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-O\-M uint8\-\_\-t I\-T\-M\-\_\-\-Type\-::u8}}\label{struct_i_t_m___type_ae773bf9f9dac64e6c28b14aa39f74275}
Offset\-: 0x000 ( /\-W) I\-T\-M Stimulus Port 8-\/bit 

The documentation for this struct was generated from the following files\-:\begin{DoxyCompactItemize}
\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Include/\hyperlink{core__cm3_8h}{core\-\_\-cm3.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Include/\hyperlink{core__cm4_8h}{core\-\_\-cm4.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Include/\hyperlink{core__cm7_8h}{core\-\_\-cm7.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Include/\hyperlink{core__sc300_8h}{core\-\_\-sc300.\-h}\end{DoxyCompactItemize}
