{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741300135575 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741300135586 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 06 17:28:55 2025 " "Processing started: Thu Mar 06 17:28:55 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741300135586 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741300135586 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sls_8bit_alu_struc_v -c sls_8bit_alu_struc_v " "Command: quartus_map --read_settings_files=on --write_settings_files=off sls_8bit_alu_struc_v -c sls_8bit_alu_struc_v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741300135586 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1741300136068 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1741300136068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_8bit_alu_struc_v.v 1 1 " "Found 1 design units, including 1 entities, in source file sls_8bit_alu_struc_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 sls_8bit_alu_struc_v " "Found entity 1: sls_8bit_alu_struc_v" {  } { { "sls_8bit_alu_struc_v.v" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_v_restored/sls_8bit_alu_struc_v/sls_8bit_alu_struc_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741300143331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741300143331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_nbit_mux2to1_v.v 1 1 " "Found 1 design units, including 1 entities, in source file sls_nbit_mux2to1_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 sls_nbit_mux2to1_v " "Found entity 1: sls_nbit_mux2to1_v" {  } { { "sls_nbit_mux2to1_v.v" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_v_restored/sls_8bit_alu_struc_v/sls_nbit_mux2to1_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741300143336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741300143336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_nbit_mux4to1_v.v 1 1 " "Found 1 design units, including 1 entities, in source file sls_nbit_mux4to1_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 sls_nbit_mux4to1_v " "Found entity 1: sls_nbit_mux4to1_v" {  } { { "sls_nbit_mux4to1_v.v" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_v_restored/sls_8bit_alu_struc_v/sls_nbit_mux4to1_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741300143341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741300143341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_nbit_add_sub_v.v 1 1 " "Found 1 design units, including 1 entities, in source file sls_nbit_add_sub_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 sls_nbit_add_sub_v " "Found entity 1: sls_nbit_add_sub_v" {  } { { "sls_nbit_add_sub_v.v" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_v_restored/sls_8bit_alu_struc_v/sls_nbit_add_sub_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741300143346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741300143346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_8bit_arith_unit_v.v 1 1 " "Found 1 design units, including 1 entities, in source file sls_8bit_arith_unit_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 sls_8bit_arith_unit_v " "Found entity 1: sls_8bit_arith_unit_v" {  } { { "sls_8bit_arith_unit_v.v" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_v_restored/sls_8bit_alu_struc_v/sls_8bit_arith_unit_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741300143351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741300143351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_8bit_logic_unit_v.v 1 1 " "Found 1 design units, including 1 entities, in source file sls_8bit_logic_unit_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 sls_8bit_logic_unit_v " "Found entity 1: sls_8bit_logic_unit_v" {  } { { "sls_8bit_logic_unit_v.v" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_v_restored/sls_8bit_alu_struc_v/sls_8bit_logic_unit_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741300143356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741300143356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_8bit_sr_unit_v.v 1 1 " "Found 1 design units, including 1 entities, in source file sls_8bit_sr_unit_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 sls_8bit_sr_unit_v " "Found entity 1: sls_8bit_sr_unit_v" {  } { { "sls_8bit_sr_unit_v.v" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_v_restored/sls_8bit_alu_struc_v/sls_8bit_sr_unit_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741300143361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741300143361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_8bit_const_unit_v.v 1 1 " "Found 1 design units, including 1 entities, in source file sls_8bit_const_unit_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 sls_8bit_const_unit_v " "Found entity 1: sls_8bit_const_unit_v" {  } { { "sls_8bit_const_unit_v.v" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_v_restored/sls_8bit_alu_struc_v/sls_8bit_const_unit_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741300143366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741300143366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_8bit_alu_struc_v_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sls_8bit_alu_struc_v_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sls_8bit_alu_struc_v_tb " "Found entity 1: sls_8bit_alu_struc_v_tb" {  } { { "sls_8bit_alu_struc_v_tb.v" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_v_restored/sls_8bit_alu_struc_v/sls_8bit_alu_struc_v_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741300143371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741300143371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_alu_fpga_emulation.v 1 1 " "Found 1 design units, including 1 entities, in source file sls_alu_fpga_emulation.v" { { "Info" "ISGN_ENTITY_NAME" "1 sls_alu_fpga_emulation " "Found entity 1: sls_alu_fpga_emulation" {  } { { "sls_alu_fpga_emulation.v" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_v_restored/sls_8bit_alu_struc_v/sls_alu_fpga_emulation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741300143376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741300143376 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rlc3 sls_8bit_sr_unit_v.v(24) " "Verilog HDL Implicit Net warning at sls_8bit_sr_unit_v.v(24): created implicit net for \"rlc3\"" {  } { { "sls_8bit_sr_unit_v.v" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_v_restored/sls_8bit_alu_struc_v/sls_8bit_sr_unit_v.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741300143377 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sls_alu_fpga_emulation " "Elaborating entity \"sls_alu_fpga_emulation\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1741300143402 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mut sls_4bit_alu_beh_v " "Node instance \"mut\" instantiates undefined entity \"sls_4bit_alu_beh_v\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "sls_alu_fpga_emulation.v" "mut" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_v_restored/sls_8bit_alu_struc_v/sls_alu_fpga_emulation.v" 29 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1741300143421 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4717 " "Peak virtual memory: 4717 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741300143467 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 06 17:29:03 2025 " "Processing ended: Thu Mar 06 17:29:03 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741300143467 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741300143467 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741300143467 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741300143467 ""}
