DIV_ROUND_UP,FUNC_0
EINVAL,VAR_0
SPI_CPHA,VAR_1
SPI_CPOL,VAR_2
SPI_CS_HIGH,VAR_3
SPI_LSB_FIRST,VAR_4
SPI_RX_DUAL,VAR_5
SPI_RX_QUAD,VAR_6
SPI_TX_DUAL,VAR_7
SPI_TX_QUAD,VAR_8
SYNQUACER_HSSPI_DMTRP_BUS_WIDTH_SHIFT,VAR_9
SYNQUACER_HSSPI_DMTRP_DATA_MASK,VAR_10
SYNQUACER_HSSPI_DMTRP_DATA_RX,VAR_11
SYNQUACER_HSSPI_DMTRP_DATA_SHIFT,VAR_12
SYNQUACER_HSSPI_DMTRP_DATA_TX,VAR_13
SYNQUACER_HSSPI_FIFOCFG_FIFO_WIDTH_MASK,VAR_14
SYNQUACER_HSSPI_FIFOCFG_FIFO_WIDTH_SHIFT,VAR_15
SYNQUACER_HSSPI_PCC_ACES,VAR_16
SYNQUACER_HSSPI_PCC_CDRS_MASK,VAR_17
SYNQUACER_HSSPI_PCC_CDRS_SHIFT,VAR_18
SYNQUACER_HSSPI_PCC_CPHA,VAR_19
SYNQUACER_HSSPI_PCC_CPOL,VAR_20
SYNQUACER_HSSPI_PCC_RTM,VAR_21
SYNQUACER_HSSPI_PCC_SAFESYNC,VAR_22
SYNQUACER_HSSPI_PCC_SDIR,VAR_23
SYNQUACER_HSSPI_PCC_SENDIAN,VAR_24
SYNQUACER_HSSPI_PCC_SS2CD_SHIFT,VAR_25
SYNQUACER_HSSPI_PCC_SSPOL,VAR_26
SYNQUACER_HSSPI_REG_DMSTART,VAR_27
SYNQUACER_HSSPI_REG_FIFOCFG,VAR_28
SYNQUACER_HSSPI_REG_PCC,FUNC_1
SYNQUACER_HSSPI_TRANSFER_MODE_RX,VAR_29
SYNQUACER_HSSPI_TRANSFER_MODE_TX,VAR_30
dev_err,FUNC_2
readl,FUNC_3
spi_master_get_devdata,FUNC_4
writel,FUNC_5
synquacer_spi_config,FUNC_6
master,VAR_31
spi,VAR_32
xfer,VAR_33
sspi,VAR_34
speed,VAR_35
mode,VAR_36
bpw,VAR_37
cs,VAR_38
bus_width,VAR_39
transfer_mode,VAR_40
rate,VAR_41
val,VAR_42
div,VAR_43
