{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651458638719 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651458638725 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 01 21:30:38 2022 " "Processing started: Sun May 01 21:30:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651458638725 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651458638725 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Swap -c Swap " "Command: quartus_map --read_settings_files=on --write_settings_files=off Swap -c Swap" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651458638725 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651458639045 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651458639045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "swap.bdf 1 1 " "Found 1 design units, including 1 entities, in source file swap.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Swap " "Found entity 1: Swap" {  } { { "Swap.bdf" "" { Schematic "U:/CPR E 281/Final Project/FSM/Swap/Swap.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651458643897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651458643897 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Swap " "Elaborating entity \"Swap\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651458644009 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_decoder.v 1 1 " "Using design file seven_seg_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "U:/CPR E 281/Final Project/FSM/Swap/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651458644237 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1651458644237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:inst8 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:inst8\"" {  } { { "Swap.bdf" "inst8" { Schematic "U:/CPR E 281/Final Project/FSM/Swap/Swap.bdf" { { -136 1160 1280 40 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651458644237 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg_8b.v 1 1 " "Using design file reg_8b.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 reg_8b " "Found entity 1: reg_8b" {  } { { "reg_8b.v" "" { Text "U:/CPR E 281/Final Project/FSM/Swap/reg_8b.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651458644361 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1651458644361 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "reg_8b " "Found the following files while searching for definition of entity \"reg_8b\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "reg_8b.bdf " "File: reg_8b.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1651458644363 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1651458644363 "|Swap|reg_8b:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8b reg_8b:inst2 " "Elaborating entity \"reg_8b\" for hierarchy \"reg_8b:inst2\"" {  } { { "Swap.bdf" "inst2" { Schematic "U:/CPR E 281/Final Project/FSM/Swap/Swap.bdf" { { 184 568 704 280 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651458644363 ""}
{ "Warning" "WSGN_SEARCH_FILE" "register.v 1 1 " "Using design file register.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "register.v" "" { Text "U:/CPR E 281/Final Project/FSM/Swap/register.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651458644491 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1651458644491 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "Register " "Found the following files while searching for definition of entity \"Register\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "Register.bdf " "File: Register.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1651458644491 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1651458644491 "|Swap|reg_8b:inst2|Register:b2v_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register reg_8b:inst2\|Register:b2v_inst " "Elaborating entity \"Register\" for hierarchy \"reg_8b:inst2\|Register:b2v_inst\"" {  } { { "reg_8b.v" "b2v_inst" { Text "U:/CPR E 281/Final Project/FSM/Swap/reg_8b.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651458644491 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux21.v 1 1 " "Using design file mux21.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MUX21 " "Found entity 1: MUX21" {  } { { "mux21.v" "" { Text "U:/CPR E 281/Final Project/FSM/Swap/mux21.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651458644613 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1651458644613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX21 reg_8b:inst2\|Register:b2v_inst\|MUX21:b2v_inst1 " "Elaborating entity \"MUX21\" for hierarchy \"reg_8b:inst2\|Register:b2v_inst\|MUX21:b2v_inst1\"" {  } { { "register.v" "b2v_inst1" { Text "U:/CPR E 281/Final Project/FSM/Swap/register.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651458644613 ""}
{ "Warning" "WSGN_SEARCH_FILE" "control_circuit.bdf 1 1 " "Using design file control_circuit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Control_circuit " "Found entity 1: Control_circuit" {  } { { "control_circuit.bdf" "" { Schematic "U:/CPR E 281/Final Project/FSM/Swap/control_circuit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651458644753 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1651458644753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_circuit Control_circuit:inst " "Elaborating entity \"Control_circuit\" for hierarchy \"Control_circuit:inst\"" {  } { { "Swap.bdf" "inst" { Schematic "U:/CPR E 281/Final Project/FSM/Swap/Swap.bdf" { { 344 -72 48 504 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651458644753 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "gdfx_temp0 inst6\[7\] " "Net \"gdfx_temp0\", which fans out to \"inst6\[7\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Clock " "Net is fed by \"Clock\"" {  } { { "Swap.bdf" "Clock" { Schematic "U:/CPR E 281/Final Project/FSM/Swap/Swap.bdf" { { 240 -304 -136 256 "Clock" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651458645080 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Control_circuit:inst\|R2out " "Net is fed by \"Control_circuit:inst\|R2out\"" {  } { { "control_circuit.bdf" "R2out" { Schematic "U:/CPR E 281/Final Project/FSM/Swap/control_circuit.bdf" { { 400 904 1080 416 "R2out" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1651458645080 ""}  } { { "Swap.bdf" "inst6\[7\]" { Schematic "U:/CPR E 281/Final Project/FSM/Swap/Swap.bdf" { { 368 792 840 400 "inst6" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1651458645080 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4712 " "Peak virtual memory: 4712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651458645332 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun May 01 21:30:45 2022 " "Processing ended: Sun May 01 21:30:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651458645332 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651458645332 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651458645332 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651458645332 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 10 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 10 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651458646197 ""}
