Timestamp,CPUs,Area,Value,Unit,Description,Sample,Stddev,Multiplex,Bottleneck
1.003760312,S0-C0,Frontend_Bound,23.63,% Slots,,,0.00,6.85,
1.003760312,S0-C0,Bad_Speculation,13.00,% Slots,,,0.00,6.46,
1.003760312,S0-C0,Backend_Bound,42.98,% Slots,,,0.00,6.46,
1.003760312,S0-C0,Frontend_Bound.Frontend_Latency,19.68,% Slots,This metric represents fraction of slots the CPU was stalled due to Frontend latency issues...,rs_events.empty_end,0.00,5.51,
1.003760312,S0-C0,Bad_Speculation.Branch_Mispredicts,12.69,% Slots,This metric represents fraction of slots the CPU has wasted due to Branch Misprediction...,br_misp_retired.all_branches,0.00,5.8,
1.003760312,S0-C0,Backend_Bound.Memory_Bound,25.41,% Slots,This metric represents fraction of slots the Memory subsystem within the Backend was a bottleneck...,,0.00,5.51,<==
1.003760312,S0-C0,Backend_Bound.Core_Bound,17.57,% Slots,This metric represents fraction of slots where Core non- memory issues were of a bottleneck...,,0.00,5.51,
1.003760312,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.60,% Clocks,This metric represents fraction of cycles the CPU was stalled due to instruction cache misses...,,0.00,5.57,
1.003760312,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.80,% Clocks_est,This metric represents fraction of cycles the CPU was stalled due to Branch Resteers...,br_misp_retired.all_branches,0.00,5.33,
1.003760312,S0-C0-T0,MUX,5.01,%,PerfMon Event Multiplexing accuracy indicator,,0.00,100.0,
1.003760312,S0-C1,Frontend_Bound,26.80,% Slots,,,0.00,6.84,
1.003760312,S0-C1,Backend_Bound,45.43,% Slots,This category represents fraction of slots where no uops are being delivered due to a lack of required resources for accepting new uops in the Backend...,,0.00,6.45,<==
1.003760312,S0-C1,Frontend_Bound.Frontend_Latency,46.99,% Slots,,rs_events.empty_end,0.00,5.51,
1.003760312,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.74,% Clocks,,,0.00,5.57,
1.003760312,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
1.003760312,S0-C1-T0,MUX,5.01,%,,,0.00,100.0,
1.003760312,S0-C2,Frontend_Bound,26.88,% Slots,,,0.00,6.84,
1.003760312,S0-C2,Bad_Speculation,10.86,% Slots,,,0.00,6.45,
1.003760312,S0-C2,Backend_Bound,46.21,% Slots,,,0.00,6.45,
1.003760312,S0-C2,Frontend_Bound.Frontend_Latency,15.91,% Slots,,rs_events.empty_end,0.00,5.52,
1.003760312,S0-C2,Bad_Speculation.Branch_Mispredicts,10.62,% Slots,,br_misp_retired.all_branches,0.00,5.81,
1.003760312,S0-C2,Backend_Bound.Memory_Bound,17.03,% Slots,,,0.00,5.51,
1.003760312,S0-C2,Backend_Bound.Core_Bound,29.18,% Slots,,,0.00,5.51,<==
1.003760312,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
1.003760312,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.68,% Stalls,This metric estimates how often the CPU was stalled without loads missing the L1 data cache...,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,
1.003760312,S0-C2-T0,MUX,5.01,%,,,0.00,100.0,
1.003760312,S0-C3,Frontend_Bound,25.09,% Slots,,,0.00,6.83,
1.003760312,S0-C3,Bad_Speculation,17.25,% Slots,,,0.00,6.44,
1.003760312,S0-C3,Backend_Bound,37.27,% Slots,,,0.00,6.44,
1.003760312,S0-C3,Frontend_Bound.Frontend_Latency,20.43,% Slots,,rs_events.empty_end,0.00,5.52,
1.003760312,S0-C3,Bad_Speculation.Branch_Mispredicts,16.79,% Slots,,br_misp_retired.all_branches,0.00,5.81,
1.003760312,S0-C3,Backend_Bound.Memory_Bound,32.87,% Slots,,,0.00,5.51,
1.003760312,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.41,% Clocks,,,0.00,5.58,
1.003760312,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
1.003760312,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.56,% Stalls,This metric estimates how often the CPU was stalled due to loads accesses to L3 cache or contended with a sibling Core...,mem_load_uops_retired.l3_hit:pp,0.00,5.01,<==
1.003760312,S0-C3-T0,MUX,5.01,%,,,0.00,100.0,
1.003760312,S0-C4,Frontend_Bound,32.71,% Slots,,,0.00,6.83,
1.003760312,S0-C4,Backend_Bound,47.09,% Slots,,,0.00,6.44,
1.003760312,S0-C4,Frontend_Bound.Frontend_Latency,21.29,% Slots,,rs_events.empty_end,0.00,5.52,
1.003760312,S0-C4,Backend_Bound.Memory_Bound,13.99,% Slots,,,0.00,5.51,
1.003760312,S0-C4,Backend_Bound.Core_Bound,33.11,% Slots,,,0.00,5.51,
1.003760312,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.58,% Clocks,,,0.00,5.57,
1.003760312,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
1.003760312,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.01,
1.003760312,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.03,% Clocks,This metric estimates fraction of cycles the CPU performance was potentially limited due to Core computation issues (non divider-related)...,,0.00,5.1,<==
1.003760312,S0-C4-T0,MUX,5.01,%,,,0.00,100.0,
1.003760312,S0-C5,Frontend_Bound,24.90,% Slots,,,0.00,6.82,
1.003760312,S0-C5,Backend_Bound,46.42,% Slots,,,0.00,6.42,
1.003760312,S0-C5,Retiring,16.33,% Slots,,uops_retired.retire_slots:pp,0.00,6.29,
1.003760312,S0-C5,Frontend_Bound.Frontend_Latency,44.45,% Slots,,rs_events.empty_end,0.00,5.52,
1.003760312,S0-C5,Retiring.Microcode_Sequencer,6.25,% Slots,This metric represents fraction of slots the CPU was retiring uops fetched by the Microcode Sequencer (MS) unit...,idq.ms_uops,0.00,6.16,
1.003760312,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.79,% Clocks,,,0.00,5.57,
1.003760312,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
1.003760312,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.82,% Clocks,This metric estimates the fraction of cycles when the CPU was stalled due to switches of uop delivery to the Microcode Sequencer (MS)...,idq.ms_switches,0.00,5.56,
1.003760312,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.01,<==
1.003760312,S0-C5-T0,MUX,5.01,%,,,0.00,100.0,
1.003760312,S0-C6,Frontend_Bound,22.95,% Slots,,,0.00,6.82,
1.003760312,S0-C6,Backend_Bound,60.73,% Slots,,,0.00,6.42,
1.003760312,S0-C6,Frontend_Bound.Frontend_Latency,32.18,% Slots,,rs_events.empty_end,0.00,5.52,
1.003760312,S0-C6,Backend_Bound.Memory_Bound,102.00,% Slots,,,0.00,5.51,
1.003760312,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.21,% Clocks,,,0.00,5.57,
1.003760312,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
1.003760312,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,<==
1.003760312,S0-C6-T0,MUX,5.01,%,,,0.00,100.0,
1.003760312,S0-C7,Frontend_Bound,44.73,% Slots,,,0.00,6.82,
1.003760312,S0-C7,Bad_Speculation,15.95,% Slots,,,0.00,6.42,
1.003760312,S0-C7,Frontend_Bound.Frontend_Latency,27.54,% Slots,,rs_events.empty_end,0.00,5.52,
1.003760312,S0-C7,Bad_Speculation.Branch_Mispredicts,15.69,% Slots,,br_misp_retired.all_branches,0.00,5.8,
1.003760312,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.80,% Clocks,,,0.00,5.58,
1.003760312,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
1.003760312,S0-C7-T0,MUX,5.01,%,,,0.00,100.0,
1.003760312,S1-C0,Backend_Bound,74.78,% Slots,,,0.00,6.43,
1.003760312,S1-C0,Retiring,21.58,% Slots,,uops_retired.retire_slots:pp,0.00,6.28,
1.003760312,S1-C0,Backend_Bound.Memory_Bound,15.91,% Slots,,,0.00,5.54,
1.003760312,S1-C0,Backend_Bound.Core_Bound,58.87,% Slots,,,0.00,5.54,<==
1.003760312,S1-C0,Retiring.Microcode_Sequencer,6.33,% Slots,,idq.ms_uops,0.00,6.17,
1.003760312,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.09,% Clocks,,idq.ms_switches,0.00,5.57,
1.003760312,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,
1.003760312,S1-C0-T0,MUX,5.01,%,,,0.00,100.0,
1.003760312,S1-C1,Frontend_Bound,35.29,% Slots,,,0.00,6.81,
1.003760312,S1-C1,Bad_Speculation,14.61,% Slots,,,0.00,6.42,
1.003760312,S1-C1,Backend_Bound,21.66,% Slots,,,0.00,6.42,
1.003760312,S1-C1,Frontend_Bound.Frontend_Latency,32.06,% Slots,,rs_events.empty_end,0.00,5.53,
1.003760312,S1-C1,Bad_Speculation.Branch_Mispredicts,14.40,% Slots,,br_misp_retired.all_branches,0.00,5.8,
1.003760312,S1-C1,Backend_Bound.Memory_Bound,17.40,% Slots,,,0.00,5.52,
1.003760312,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.93,% Clocks,,,0.00,5.57,
1.003760312,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
1.003760312,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.01,
1.003760312,S1-C1-T0,MUX,5.01,%,,,0.00,100.0,
1.003760312,S1-C2,Frontend_Bound,31.59,% Slots,,,0.00,6.81,
1.003760312,S1-C2,Bad_Speculation,11.55,% Slots,,,0.00,6.41,
1.003760312,S1-C2,Backend_Bound,36.09,% Slots,,,0.00,6.41,
1.003760312,S1-C2,Frontend_Bound.Frontend_Latency,37.25,% Slots,,rs_events.empty_end,0.00,5.53,
1.003760312,S1-C2,Bad_Speculation.Branch_Mispredicts,11.35,% Slots,,br_misp_retired.all_branches,0.00,5.81,
1.003760312,S1-C2,Backend_Bound.Memory_Bound,20.60,% Slots,,,0.00,5.52,<==
1.003760312,S1-C2,Backend_Bound.Core_Bound,15.49,% Slots,,,0.00,5.52,
1.003760312,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.90,% Clocks,,,0.00,5.58,
1.003760312,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
1.003760312,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,
1.003760312,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.01,
1.003760312,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.13,% Clocks,,,0.00,5.11,
1.003760312,S1-C2-T0,MUX,5.01,%,,,0.00,100.0,
1.003760312,S1-C3,Frontend_Bound,28.81,% Slots,,,0.00,6.81,
1.003760312,S1-C3,Bad_Speculation,22.01,% Slots,,,0.00,6.42,
1.003760312,S1-C3,Backend_Bound,11.94,% Slots,,,0.00,6.42,
1.003760312,S1-C3,Frontend_Bound.Frontend_Latency,15.49,% Slots,,rs_events.empty_end,0.00,5.53,
1.003760312,S1-C3,Bad_Speculation.Branch_Mispredicts,21.70,% Slots,,br_misp_retired.all_branches,0.00,5.81,
1.003760312,S1-C3,Backend_Bound.Memory_Bound,99.22,% Slots,,,0.00,5.52,
1.003760312,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.79,% Clocks,,,0.00,5.58,
1.003760312,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
1.003760312,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,
1.003760312,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.79,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.01,
1.003760312,S1-C3-T0,MUX,5.01,%,,,0.00,100.0,
1.003760312,S1-C4,Bad_Speculation,21.91,% Slots,,,0.00,6.41,
1.003760312,S1-C4,Bad_Speculation.Branch_Mispredicts,21.46,% Slots,,br_misp_retired.all_branches,0.00,5.8,
1.003760312,S1-C4,Backend_Bound,35.34,% Slots,,,0.00,6.41,<==
1.003760312,S1-C4,Backend_Bound.Memory_Bound,17.26,% Slots,,,0.00,5.52,
1.003760312,S1-C4,Backend_Bound.Core_Bound,18.08,% Slots,,,0.00,5.52,
1.003760312,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
1.003760312,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.01,
1.003760312,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.69,% Clocks,,,0.00,5.11,
1.003760312,S1-C4-T0,MUX,5.01,%,,,0.00,100.0,
1.003760312,S1-C5,Frontend_Bound,20.14,% Slots,This category represents fraction of slots where the processor's Frontend undersupplies its Backend...,,0.00,6.8,
1.003760312,S1-C5,Bad_Speculation,18.09,% Slots,,,0.00,6.41,
1.003760312,S1-C5,Backend_Bound,26.67,% Slots,,,0.00,6.41,
1.003760312,S1-C5,Bad_Speculation.Branch_Mispredicts,17.90,% Slots,,br_misp_retired.all_branches,0.00,5.81,
1.003760312,S1-C5,Backend_Bound.Core_Bound,19.57,% Slots,,,0.00,5.53,
1.003760312,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,56.47,% Clocks,,,0.00,5.11,<==
1.003760312,S1-C5-T0,MUX,5.01,%,,,0.00,100.0,
1.003760312,S1-C6,Frontend_Bound,27.65,% Slots,,,0.00,6.8,
1.003760312,S1-C6,Bad_Speculation,26.35,% Slots,,,0.00,6.4,
1.003760312,S1-C6,Backend_Bound,18.32,% Slots,,,0.00,6.4,
1.003760312,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.81,% Slots,This metric represents fraction of slots the CPU was stalled due to Frontend bandwidth issues...,,0.00,5.82,
1.003760312,S1-C6,Bad_Speculation.Branch_Mispredicts,25.98,% Slots,,br_misp_retired.all_branches,0.00,5.81,
1.003760312,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,43.17,% Core_Clocks,This metric represents Core fraction of cycles in which CPU was likely limited due to the MITE pipeline (Legacy Decode Pipeline)...,,0.00,5.25,<==
1.003760312,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.41,% Core_Clocks,This metric represents Core fraction of cycles in which CPU was likely limited due to DSB (decoded uop cache) fetch pipeline...,,0.00,5.28,
1.003760312,S1-C6-T0,MUX,5.01,%,,,0.00,100.0,
1.003760312,S1-C7,Frontend_Bound,21.01,% Slots,,,0.00,6.8,
1.003760312,S1-C7,Bad_Speculation,22.32,% Slots,,,0.00,6.41,
1.003760312,S1-C7,Backend_Bound,24.23,% Slots,,,0.00,6.41,<==
1.003760312,S1-C7,Retiring,21.03,% Slots,,uops_retired.retire_slots:pp,0.00,6.25,
1.003760312,S1-C7,Frontend_Bound.Frontend_Latency,18.40,% Slots,,rs_events.empty_end,0.00,5.52,
1.003760312,S1-C7,Bad_Speculation.Branch_Mispredicts,22.03,% Slots,,br_misp_retired.all_branches,0.00,6.18,
1.003760312,S1-C7,Backend_Bound.Memory_Bound,11.73,% Slots,,,0.00,5.52,
1.003760312,S1-C7,Backend_Bound.Core_Bound,12.50,% Slots,,,0.00,5.52,
1.003760312,S1-C7,Retiring.Microcode_Sequencer,3.29,% Slots,,idq.ms_uops,0.00,6.17,
1.003760312,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.33,% Clocks,,,0.00,5.58,
1.003760312,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
1.003760312,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.68,% Clocks,,idq.ms_switches,0.00,5.57,
1.003760312,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
1.003760312,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.01,
1.003760312,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.19,% Clocks,,,0.00,5.11,
1.003760312,S1-C7-T0,MUX,5.01,%,,,0.00,100.0,
1.003760312,S0-C0-T1,MUX,5.02,%,,,0.00,100.0,
1.003760312,S0-C1-T1,MUX,5.01,%,,,0.00,100.0,
1.003760312,S0-C2-T1,MUX,5.01,%,,,0.00,100.0,
1.003760312,S0-C3-T1,MUX,5.01,%,,,0.00,100.0,
1.003760312,S0-C4-T1,MUX,5.02,%,,,0.00,100.0,
1.003760312,S0-C5-T1,MUX,5.01,%,,,0.00,100.0,
1.003760312,S0-C6-T1,MUX,5.02,%,,,0.00,100.0,
1.003760312,S0-C7-T1,MUX,5.01,%,,,0.00,100.0,
1.003760312,S1-C0-T1,MUX,5.01,%,,,0.00,100.0,
1.003760312,S1-C1-T1,MUX,5.02,%,,,0.00,100.0,
1.003760312,S1-C2-T1,MUX,5.01,%,,,0.00,100.0,
1.003760312,S1-C3-T1,MUX,5.01,%,,,0.00,100.0,
1.003760312,S1-C4-T1,MUX,5.01,%,,,0.00,100.0,
1.003760312,S1-C5-T1,MUX,5.01,%,,,0.00,100.0,
1.003760312,S1-C6-T1,MUX,5.02,%,,,0.00,100.0,
1.003760312,S1-C7-T1,MUX,5.01,%,,,0.00,100.0,
2.068619402,S0-C0,Frontend_Bound,28.45,% Slots,,,0.00,5.26,
2.068619402,S0-C0,Backend_Bound,18.36,% Slots,,,0.00,5.26,
2.068619402,S0-C0,Frontend_Bound.Frontend_Bandwidth,14.79,% Slots,,,0.00,5.26,
2.068619402,S0-C0,Backend_Bound.Core_Bound,24.50,% Slots,,,0.00,5.26,
2.068619402,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.69,% Core_Clocks,,,0.00,5.26,<==
2.068619402,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.70,% Core_Clocks,,,0.00,5.25,
2.068619402,S0-C0-T0,MUX,5.25,%,,,0.00,100.0,
2.068619402,S0-C1,Backend_Bound,60.90,% Slots,,,0.00,5.26,
2.068619402,S0-C1,Retiring,20.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
2.068619402,S0-C1,Backend_Bound.Core_Bound,69.89,% Slots,,,0.00,5.26,<==
2.068619402,S0-C1,Retiring.Microcode_Sequencer,8.77,% Slots,,idq.ms_uops,0.00,5.26,
2.068619402,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.70,% Clocks,,idq.ms_switches,0.00,5.26,
2.068619402,S0-C1-T0,MUX,5.25,%,,,0.00,100.0,
2.068619402,S0-C2,Frontend_Bound,28.03,% Slots,,,0.00,5.26,
2.068619402,S0-C2,Bad_Speculation,12.23,% Slots,,,0.00,5.26,
2.068619402,S0-C2,Backend_Bound,35.34,% Slots,,,0.00,5.26,
2.068619402,S0-C2,Frontend_Bound.Frontend_Bandwidth,23.74,% Slots,,,0.00,5.26,
2.068619402,S0-C2,Bad_Speculation.Branch_Mispredicts,12.15,% Slots,,br_misp_retired.all_branches,0.00,5.26,
2.068619402,S0-C2,Backend_Bound.Memory_Bound,34.97,% Slots,,,0.00,5.26,<==
2.068619402,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.70,% Core_Clocks,,,0.00,5.26,
2.068619402,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.58,% Core_Clocks,,,0.00,5.26,
2.068619402,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
2.068619402,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
2.068619402,S0-C2-T0,MUX,5.25,%,,,0.00,100.0,
2.068619402,S0-C3,Frontend_Bound,33.06,% Slots,,,0.00,5.26,
2.068619402,S0-C3,Backend_Bound,36.19,% Slots,,,0.00,5.26,
2.068619402,S0-C3,Retiring,28.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
2.068619402,S0-C3,Backend_Bound.Memory_Bound,13.60,% Slots,,,0.00,5.26,
2.068619402,S0-C3,Backend_Bound.Core_Bound,22.60,% Slots,,,0.00,5.26,<==
2.068619402,S0-C3,Retiring.Microcode_Sequencer,10.47,% Slots,,idq.ms_uops,0.00,5.26,
2.068619402,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.70,% Clocks,,idq.ms_switches,0.00,5.26,
2.068619402,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
2.068619402,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
2.068619402,S0-C3-T0,MUX,5.25,%,,,0.00,100.0,
2.068619402,S0-C4,Frontend_Bound,42.44,% Slots,,,0.00,5.26,
2.068619402,S0-C4,Bad_Speculation,11.71,% Slots,,,0.00,5.26,
2.068619402,S0-C4,Backend_Bound,20.87,% Slots,,,0.00,5.26,
2.068619402,S0-C4,Retiring,25.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
2.068619402,S0-C4,Frontend_Bound.Frontend_Latency,17.92,% Slots,,rs_events.empty_end,0.00,5.26,
2.068619402,S0-C4,Frontend_Bound.Frontend_Bandwidth,23.50,% Slots,,,0.00,5.26,
2.068619402,S0-C4,Bad_Speculation.Branch_Mispredicts,11.47,% Slots,,br_misp_retired.all_branches,0.00,5.26,
2.068619402,S0-C4,Backend_Bound.Core_Bound,13.95,% Slots,,,0.00,5.26,
2.068619402,S0-C4,Retiring.Microcode_Sequencer,3.90,% Slots,,idq.ms_uops,0.00,5.26,
2.068619402,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.85,% Clocks,,,0.00,5.26,
2.068619402,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
2.068619402,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.23,% Clocks,,idq.ms_switches,0.00,5.26,
2.068619402,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.43,% Core_Clocks,,,0.00,5.26,<==
2.068619402,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.53,% Core_Clocks,,,0.00,5.26,
2.068619402,S0-C4-T0,MUX,5.25,%,,,0.00,100.0,
2.068619402,S0-C5,Frontend_Bound,49.70,% Slots,,,0.00,5.26,
2.068619402,S0-C5,Bad_Speculation,11.99,% Slots,,,0.00,5.26,
2.068619402,S0-C5,Retiring,28.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
2.068619402,S0-C5,Frontend_Bound.Frontend_Bandwidth,102.45,% Slots,,,0.00,5.26,<==
2.068619402,S0-C5,Bad_Speculation.Branch_Mispredicts,10.13,% Slots,,br_misp_retired.all_branches,0.00,5.26,
2.068619402,S0-C5,Retiring.Microcode_Sequencer,11.32,% Slots,,idq.ms_uops,0.00,5.26,
2.068619402,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.64,% Clocks,,idq.ms_switches,0.00,5.26,
2.068619402,S0-C5-T0,MUX,5.26,%,,,0.00,100.0,
2.068619402,S0-C6,Frontend_Bound,52.42,% Slots,,,0.00,5.26,<==
2.068619402,S0-C6,Bad_Speculation,27.27,% Slots,,,0.00,5.26,
2.068619402,S0-C6,Retiring,27.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
2.068619402,S0-C6,Bad_Speculation.Branch_Mispredicts,25.73,% Slots,,br_misp_retired.all_branches,0.00,5.26,
2.068619402,S0-C6,Retiring.Microcode_Sequencer,5.50,% Slots,,idq.ms_uops,0.00,5.26,
2.068619402,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.30,% Clocks,,idq.ms_switches,0.00,5.26,
2.068619402,S0-C6-T0,MUX,5.25,%,,,0.00,100.0,
2.068619402,S0-C7,Frontend_Bound,38.87,% Slots,,,0.00,5.26,
2.068619402,S0-C7,Backend_Bound,37.70,% Slots,,,0.00,5.26,
2.068619402,S0-C7,Retiring,19.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
2.068619402,S0-C7,Frontend_Bound.Frontend_Latency,31.21,% Slots,,rs_events.empty_end,0.00,5.25,
2.068619402,S0-C7,Backend_Bound.Memory_Bound,27.09,% Slots,,,0.00,5.25,
2.068619402,S0-C7,Backend_Bound.Core_Bound,10.61,% Slots,,,0.00,5.25,
2.068619402,S0-C7,Retiring.Microcode_Sequencer,7.55,% Slots,,idq.ms_uops,0.00,5.26,
2.068619402,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.53,% Clocks,,idq.ms_switches,0.00,5.26,<==
2.068619402,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
2.068619402,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
2.068619402,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.24,% Stalls,This metric estimates how often the CPU was stalled on accesses to external memory (DRAM) by loads...,mem_load_uops_retired.l3_miss:pp,0.00,5.25,
2.068619402,S0-C7-T0,MUX,5.25,%,,,0.00,100.0,
2.068619402,S1-C0,Frontend_Bound,36.86,% Slots,,,0.00,5.26,
2.068619402,S1-C0,Bad_Speculation,10.73,% Slots,,,0.00,5.26,
2.068619402,S1-C0,Backend_Bound,22.10,% Slots,,,0.00,5.26,
2.068619402,S1-C0,Frontend_Bound.Frontend_Latency,25.97,% Slots,,rs_events.empty_end,0.00,5.26,
2.068619402,S1-C0,Frontend_Bound.Frontend_Bandwidth,15.31,% Slots,,,0.00,5.26,
2.068619402,S1-C0,Bad_Speculation.Branch_Mispredicts,10.53,% Slots,,br_misp_retired.all_branches,0.00,5.26,
2.068619402,S1-C0,Backend_Bound.Memory_Bound,18.04,% Slots,,,0.00,5.25,
2.068619402,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.84,% Clocks,,,0.00,5.25,
2.068619402,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
2.068619402,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.26,% Core_Clocks,,,0.00,5.26,
2.068619402,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.99,% Core_Clocks,,,0.00,5.26,
2.068619402,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,9.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
2.068619402,S1-C0-T0,MUX,5.25,%,,,0.00,100.0,
2.068619402,S1-C1,Frontend_Bound,38.52,% Slots,,,0.00,5.26,
2.068619402,S1-C1,Bad_Speculation,13.67,% Slots,,,0.00,5.26,
2.068619402,S1-C1,Frontend_Bound.Frontend_Latency,16.53,% Slots,,rs_events.empty_end,0.00,5.26,
2.068619402,S1-C1,Bad_Speculation.Branch_Mispredicts,13.46,% Slots,,br_misp_retired.all_branches,0.00,5.26,
2.068619402,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
2.068619402,S1-C1-T0,MUX,5.25,%,,,0.00,100.0,
2.068619402,S1-C2,Frontend_Bound,25.43,% Slots,,,0.00,5.26,
2.068619402,S1-C2,Bad_Speculation,20.53,% Slots,,,0.00,5.26,
2.068619402,S1-C2,Backend_Bound,13.71,% Slots,,,0.00,5.26,
2.068619402,S1-C2,Retiring,39.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
2.068619402,S1-C2,Frontend_Bound.Frontend_Latency,18.22,% Slots,,rs_events.empty_end,0.00,5.26,
2.068619402,S1-C2,Frontend_Bound.Frontend_Bandwidth,10.22,% Slots,,,0.00,5.26,
2.068619402,S1-C2,Bad_Speculation.Branch_Mispredicts,20.15,% Slots,,br_misp_retired.all_branches,0.00,5.26,
2.068619402,S1-C2,Backend_Bound.Memory_Bound,44.89,% Slots,,,0.00,5.26,
2.068619402,S1-C2,Retiring.Microcode_Sequencer,1.08,% Slots,,idq.ms_uops,0.00,5.27,<==
2.068619402,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.40,% Clocks,,,0.00,5.26,
2.068619402,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
2.068619402,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.77,% Clocks,,idq.ms_switches,0.00,5.26,
2.068619402,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.19,% Core_Clocks,,,0.00,5.26,
2.068619402,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.71,% Core_Clocks,,,0.00,5.26,
2.068619402,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
2.068619402,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
2.068619402,S1-C2-T0,MUX,5.25,%,,,0.00,100.0,
2.068619402,S1-C3,Frontend_Bound,46.57,% Slots,,,0.00,5.26,<==
2.068619402,S1-C3,Bad_Speculation,30.78,% Slots,,,0.00,5.26,
2.068619402,S1-C3,Retiring,17.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
2.068619402,S1-C3,Frontend_Bound.Frontend_Latency,17.04,% Slots,,rs_events.empty_end,0.00,5.26,
2.068619402,S1-C3,Frontend_Bound.Frontend_Bandwidth,16.11,% Slots,,,0.00,5.26,
2.068619402,S1-C3,Bad_Speculation.Branch_Mispredicts,30.06,% Slots,,br_misp_retired.all_branches,0.00,5.26,
2.068619402,S1-C3,Retiring.Microcode_Sequencer,13.00,% Slots,,idq.ms_uops,0.00,5.27,
2.068619402,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.45,% Clocks,,,0.00,5.25,
2.068619402,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
2.068619402,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.75,% Clocks,,idq.ms_switches,0.00,5.25,
2.068619402,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.49,% Core_Clocks,,,0.00,5.26,
2.068619402,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,31.84,% Core_Clocks,,,0.00,5.26,
2.068619402,S1-C3-T0,MUX,5.25,%,,,0.00,100.0,
2.068619402,S1-C4,Frontend_Bound,32.36,% Slots,,,0.00,5.26,
2.068619402,S1-C4,Bad_Speculation,26.62,% Slots,,,0.00,5.26,
2.068619402,S1-C4,Frontend_Bound.Frontend_Bandwidth,17.85,% Slots,,,0.00,5.26,
2.068619402,S1-C4,Bad_Speculation.Branch_Mispredicts,26.14,% Slots,,br_misp_retired.all_branches,0.00,5.26,
2.068619402,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.63,% Core_Clocks,,,0.00,5.26,<==
2.068619402,S1-C4-T0,MUX,5.25,%,,,0.00,100.0,
2.068619402,S1-C5,Frontend_Bound,22.37,% Slots,,,0.00,5.26,
2.068619402,S1-C5,Bad_Speculation,15.52,% Slots,,,0.00,5.26,
2.068619402,S1-C5,Backend_Bound,27.58,% Slots,,,0.00,5.26,<==
2.068619402,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.15,% Slots,,,0.00,5.26,
2.068619402,S1-C5,Bad_Speculation.Branch_Mispredicts,15.30,% Slots,,br_misp_retired.all_branches,0.00,5.26,
2.068619402,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.38,% Core_Clocks,,,0.00,5.26,
2.068619402,S1-C5-T0,MUX,5.25,%,,,0.00,100.0,
2.068619402,S1-C6,Frontend_Bound,23.65,% Slots,,,0.00,5.26,
2.068619402,S1-C6,Bad_Speculation,25.45,% Slots,,,0.00,5.26,
2.068619402,S1-C6,Backend_Bound,18.65,% Slots,,,0.00,5.26,
2.068619402,S1-C6,Frontend_Bound.Frontend_Bandwidth,12.34,% Slots,,,0.00,5.26,
2.068619402,S1-C6,Bad_Speculation.Branch_Mispredicts,25.25,% Slots,,br_misp_retired.all_branches,0.00,5.25,<==
2.068619402,S1-C6,Backend_Bound.Memory_Bound,10.51,% Slots,,,0.00,5.25,
2.068619402,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.72,% Core_Clocks,,,0.00,5.25,
2.068619402,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
2.068619402,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
2.068619402,S1-C6-T0,MUX,5.25,%,,,0.00,100.0,
2.068619402,S1-C7,Frontend_Bound,45.19,% Slots,,,0.00,5.27,
2.068619402,S1-C7,Bad_Speculation,13.45,% Slots,,,0.00,5.27,
2.068619402,S1-C7,Backend_Bound,18.38,% Slots,,,0.00,5.27,
2.068619402,S1-C7,Retiring,28.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
2.068619402,S1-C7,Frontend_Bound.Frontend_Latency,31.58,% Slots,,rs_events.empty_end,0.00,5.26,
2.068619402,S1-C7,Bad_Speculation.Branch_Mispredicts,13.34,% Slots,,br_misp_retired.all_branches,0.00,5.27,
2.068619402,S1-C7,Backend_Bound.Core_Bound,13.36,% Slots,,,0.00,5.26,
2.068619402,S1-C7,Retiring.Microcode_Sequencer,2.13,% Slots,,idq.ms_uops,0.00,5.26,
2.068619402,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.54,% Clocks,,,0.00,5.26,
2.068619402,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
2.068619402,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.66,% Clocks,,idq.ms_switches,0.00,5.26,
2.068619402,S1-C7-T0,MUX,5.25,%,,,0.00,100.0,
2.068619402,S0-C0-T1,MUX,5.25,%,,,0.00,100.0,
2.068619402,S0-C1-T1,MUX,5.25,%,,,0.00,100.0,
2.068619402,S0-C2-T1,MUX,5.25,%,,,0.00,100.0,
2.068619402,S0-C3-T1,MUX,5.25,%,,,0.00,100.0,
2.068619402,S0-C4-T1,MUX,5.25,%,,,0.00,100.0,
2.068619402,S0-C5-T1,MUX,5.26,%,,,0.00,100.0,
2.068619402,S0-C6-T1,MUX,5.25,%,,,0.00,100.0,
2.068619402,S0-C7-T1,MUX,5.25,%,,,0.00,100.0,
2.068619402,S1-C0-T1,MUX,5.25,%,,,0.00,100.0,
2.068619402,S1-C1-T1,MUX,5.25,%,,,0.00,100.0,
2.068619402,S1-C2-T1,MUX,5.25,%,,,0.00,100.0,
2.068619402,S1-C3-T1,MUX,5.25,%,,,0.00,100.0,
2.068619402,S1-C4-T1,MUX,5.25,%,,,0.00,100.0,
2.068619402,S1-C5-T1,MUX,5.25,%,,,0.00,100.0,
2.068619402,S1-C6-T1,MUX,5.25,%,,,0.00,100.0,
2.068619402,S1-C7-T1,MUX,5.25,%,,,0.00,100.0,
3.57018151,S0-C0,Backend_Bound,58.77,% Slots,,,0.00,5.3,
3.57018151,S0-C0,Backend_Bound.Memory_Bound,57.49,% Slots,,,0.00,5.3,<==
3.57018151,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
3.57018151,S0-C1,Frontend_Bound,36.02,% Slots,,,0.00,5.3,
3.57018151,S0-C1,Bad_Speculation,11.16,% Slots,,,0.00,5.3,
3.57018151,S0-C1,Backend_Bound,19.43,% Slots,,,0.00,5.3,
3.57018151,S0-C1,Frontend_Bound.Frontend_Latency,25.63,% Slots,,rs_events.empty_end,0.00,5.3,
3.57018151,S0-C1,Frontend_Bound.Frontend_Bandwidth,15.80,% Slots,,,0.00,5.31,
3.57018151,S0-C1,Bad_Speculation.Branch_Mispredicts,10.97,% Slots,,br_misp_retired.all_branches,0.00,5.3,
3.57018151,S0-C1,Backend_Bound.Memory_Bound,19.72,% Slots,,,0.00,5.3,
3.57018151,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,<==
3.57018151,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.12,
3.57018151,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,10.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
3.57018151,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
3.57018151,S0-C2,Frontend_Bound,23.15,% Slots,,,0.00,5.31,
3.57018151,S0-C2,Bad_Speculation,11.48,% Slots,,,0.00,5.31,
3.57018151,S0-C2,Backend_Bound,37.92,% Slots,,,0.00,5.31,
3.57018151,S0-C2,Retiring,21.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
3.57018151,S0-C2,Frontend_Bound.Frontend_Latency,18.36,% Slots,,rs_events.empty_end,0.00,5.31,
3.57018151,S0-C2,Bad_Speculation.Branch_Mispredicts,11.32,% Slots,,br_misp_retired.all_branches,0.00,5.31,
3.57018151,S0-C2,Backend_Bound.Core_Bound,46.77,% Slots,,,0.00,5.31,<==
3.57018151,S0-C2,Retiring.Microcode_Sequencer,5.19,% Slots,,idq.ms_uops,0.00,5.06,
3.57018151,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.09,% Clocks,,,0.00,5.06,
3.57018151,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
3.57018151,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.08,% Clocks,,idq.ms_switches,0.00,5.06,
3.57018151,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
3.57018151,S0-C3,Frontend_Bound,22.23,% Slots,,,0.00,5.3,
3.57018151,S0-C3,Backend_Bound,48.33,% Slots,,,0.00,5.3,
3.57018151,S0-C3,Retiring,30.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
3.57018151,S0-C3,Frontend_Bound.Frontend_Latency,25.75,% Slots,,rs_events.empty_end,0.00,5.3,
3.57018151,S0-C3,Backend_Bound.Core_Bound,97.73,% Slots,,,0.00,5.3,
3.57018151,S0-C3,Retiring.Microcode_Sequencer,1.66,% Slots,,idq.ms_uops,0.00,5.06,
3.57018151,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.37,% Clocks,,,0.00,5.06,
3.57018151,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
3.57018151,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.61,% Clocks,,idq.ms_switches,0.00,5.06,
3.57018151,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.54,% Clocks,,,0.00,5.33,<==
3.57018151,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
3.57018151,S0-C4,Frontend_Bound,24.09,% Slots,,,0.00,5.3,
3.57018151,S0-C4,Bad_Speculation,12.43,% Slots,,,0.00,5.3,
3.57018151,S0-C4,Backend_Bound,36.70,% Slots,,,0.00,5.3,
3.57018151,S0-C4,Frontend_Bound.Frontend_Latency,25.02,% Slots,,rs_events.empty_end,0.00,5.3,
3.57018151,S0-C4,Bad_Speculation.Branch_Mispredicts,12.26,% Slots,,br_misp_retired.all_branches,0.00,5.3,
3.57018151,S0-C4,Backend_Bound.Memory_Bound,14.41,% Slots,,,0.00,5.3,
3.57018151,S0-C4,Backend_Bound.Core_Bound,22.29,% Slots,,,0.00,5.3,<==
3.57018151,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
3.57018151,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
3.57018151,S0-C5,Frontend_Bound,34.84,% Slots,,,0.00,5.3,
3.57018151,S0-C5,Bad_Speculation,16.13,% Slots,,,0.00,5.3,
3.57018151,S0-C5,Backend_Bound,16.41,% Slots,,,0.00,5.3,
3.57018151,S0-C5,Retiring,29.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
3.57018151,S0-C5,Frontend_Bound.Frontend_Latency,23.49,% Slots,,rs_events.empty_end,0.00,5.3,
3.57018151,S0-C5,Frontend_Bound.Frontend_Bandwidth,18.08,% Slots,,,0.00,5.31,
3.57018151,S0-C5,Bad_Speculation.Branch_Mispredicts,15.89,% Slots,,br_misp_retired.all_branches,0.00,5.3,
3.57018151,S0-C5,Retiring.Microcode_Sequencer,2.59,% Slots,,idq.ms_uops,0.00,5.06,
3.57018151,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.37,% Clocks,,,0.00,5.06,
3.57018151,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,<==
3.57018151,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.47,% Clocks,,idq.ms_switches,0.00,5.06,
3.57018151,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.58,% Core_Clocks,,,0.00,5.33,
3.57018151,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
3.57018151,S0-C6,Frontend_Bound,29.55,% Slots,,,0.00,5.33,
3.57018151,S0-C6,Bad_Speculation,22.93,% Slots,,,0.00,5.33,
3.57018151,S0-C6,Retiring,34.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
3.57018151,S0-C6,Frontend_Bound.Frontend_Latency,16.02,% Slots,,rs_events.empty_end,0.00,5.33,
3.57018151,S0-C6,Bad_Speculation.Branch_Mispredicts,22.56,% Slots,,br_misp_retired.all_branches,0.00,5.32,
3.57018151,S0-C6,Retiring.Microcode_Sequencer,1.54,% Slots,,idq.ms_uops,0.00,5.06,<==
3.57018151,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.89,% Clocks,,,0.00,5.06,
3.57018151,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
3.57018151,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.36,% Clocks,,idq.ms_switches,0.00,5.06,
3.57018151,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
3.57018151,S0-C7,Frontend_Bound.Frontend_Bandwidth,19.98,% Slots,,,0.00,5.33,
3.57018151,S0-C7,Bad_Speculation.Branch_Mispredicts,14.14,% Slots,,br_misp_retired.all_branches,0.00,5.32,
3.57018151,S0-C7,Backend_Bound.Memory_Bound,96.43,% Slots,,,0.00,5.32,<==
3.57018151,S0-C7,Bad_Speculation,14.30,% Slots,This category represents fraction of slots wasted due to incorrect speculations...,,0.00,5.33,
3.57018151,S0-C7,Backend_Bound,44.26,% Slots,,,0.00,5.33,
3.57018151,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.68,% Core_Clocks,,,0.00,5.32,
3.57018151,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,38.03,% Core_Clocks,,,0.00,5.33,
3.57018151,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.12,
3.57018151,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
3.57018151,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
3.57018151,S1-C0,Frontend_Bound,45.20,% Slots,,,0.00,5.33,
3.57018151,S1-C0,Backend_Bound,22.83,% Slots,,,0.00,5.33,
3.57018151,S1-C0,Frontend_Bound.Frontend_Latency,35.39,% Slots,,rs_events.empty_end,0.00,5.33,<==
3.57018151,S1-C0,Frontend_Bound.Frontend_Bandwidth,10.03,% Slots,,,0.00,5.33,
3.57018151,S1-C0,Backend_Bound.Memory_Bound,16.18,% Slots,,,0.00,5.33,
3.57018151,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,15.16,% Clocks,,,0.00,5.06,
3.57018151,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
3.57018151,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.19,% Core_Clocks,,,0.00,5.33,
3.57018151,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.12,
3.57018151,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
3.57018151,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
3.57018151,S1-C1,Frontend_Bound,30.93,% Slots,,,0.00,5.33,
3.57018151,S1-C1,Bad_Speculation,11.75,% Slots,,,0.00,5.32,
3.57018151,S1-C1,Backend_Bound,14.68,% Slots,,,0.00,5.32,
3.57018151,S1-C1,Frontend_Bound.Frontend_Latency,17.59,% Slots,,rs_events.empty_end,0.00,5.33,<==
3.57018151,S1-C1,Frontend_Bound.Frontend_Bandwidth,11.29,% Slots,,,0.00,5.33,
3.57018151,S1-C1,Bad_Speculation.Branch_Mispredicts,11.44,% Slots,,br_misp_retired.all_branches,0.00,5.32,
3.57018151,S1-C1,Backend_Bound.Memory_Bound,26.04,% Slots,,,0.00,5.32,
3.57018151,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.67,% Clocks,,,0.00,5.06,
3.57018151,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
3.57018151,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,67.33,% Core_Clocks,,,0.00,5.33,
3.57018151,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
3.57018151,S1-C2,Bad_Speculation,11.37,% Slots,,,0.00,5.33,
3.57018151,S1-C2,Bad_Speculation.Branch_Mispredicts,11.21,% Slots,,br_misp_retired.all_branches,0.00,5.32,
3.57018151,S1-C2,Backend_Bound,56.60,% Slots,,,0.00,5.33,
3.57018151,S1-C2,Backend_Bound.Memory_Bound,54.58,% Slots,,,0.00,5.33,<==
3.57018151,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
3.57018151,S1-C3,Frontend_Bound,30.81,% Slots,,,0.00,5.33,
3.57018151,S1-C3,Bad_Speculation,26.25,% Slots,,,0.00,5.33,
3.57018151,S1-C3,Backend_Bound,10.06,% Slots,,,0.00,5.33,
3.57018151,S1-C3,Retiring,34.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
3.57018151,S1-C3,Frontend_Bound.Frontend_Latency,28.85,% Slots,,rs_events.empty_end,0.00,5.33,
3.57018151,S1-C3,Bad_Speculation.Branch_Mispredicts,25.59,% Slots,,br_misp_retired.all_branches,0.00,5.32,
3.57018151,S1-C3,Retiring.Microcode_Sequencer,2.16,% Slots,,idq.ms_uops,0.00,5.07,<==
3.57018151,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.53,% Clocks,,,0.00,5.06,
3.57018151,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
3.57018151,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.17,% Clocks,,idq.ms_switches,0.00,5.06,
3.57018151,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
3.57018151,S1-C4,Frontend_Bound,23.66,% Slots,,,0.00,5.33,
3.57018151,S1-C4,Backend_Bound,59.33,% Slots,,,0.00,5.33,
3.57018151,S1-C4,Retiring,23.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
3.57018151,S1-C4,Frontend_Bound.Frontend_Latency,38.05,% Slots,,rs_events.empty_end,0.00,5.33,
3.57018151,S1-C4,Backend_Bound.Memory_Bound,19.32,% Slots,,,0.00,5.33,
3.57018151,S1-C4,Backend_Bound.Core_Bound,40.01,% Slots,,,0.00,5.33,
3.57018151,S1-C4,Retiring.Microcode_Sequencer,7.45,% Slots,,idq.ms_uops,0.00,5.06,
3.57018151,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.97,% Clocks,,,0.00,5.06,
3.57018151,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
3.57018151,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.94,% Clocks,,idq.ms_switches,0.00,5.06,
3.57018151,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.12,
3.57018151,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.63,% Clocks,,,0.00,5.32,<==
3.57018151,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
3.57018151,S1-C5,Frontend_Bound,42.41,% Slots,,,0.00,5.33,
3.57018151,S1-C5,Bad_Speculation,11.95,% Slots,,,0.00,5.33,
3.57018151,S1-C5,Backend_Bound,25.80,% Slots,,,0.00,5.33,
3.57018151,S1-C5,Frontend_Bound.Frontend_Latency,48.40,% Slots,,rs_events.empty_end,0.00,5.33,
3.57018151,S1-C5,Bad_Speculation.Branch_Mispredicts,11.16,% Slots,,br_misp_retired.all_branches,0.00,5.32,
3.57018151,S1-C5,Backend_Bound.Core_Bound,17.91,% Slots,,,0.00,5.33,
3.57018151,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,<==
3.57018151,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.51,% Clocks,,,0.00,5.32,
3.57018151,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
3.57018151,S1-C6,Frontend_Bound,35.25,% Slots,,,0.00,5.32,
3.57018151,S1-C6,Bad_Speculation,20.20,% Slots,,,0.00,5.32,
3.57018151,S1-C6,Backend_Bound,15.68,% Slots,,,0.00,5.32,
3.57018151,S1-C6,Frontend_Bound.Frontend_Latency,15.10,% Slots,,rs_events.empty_end,0.00,5.32,
3.57018151,S1-C6,Frontend_Bound.Frontend_Bandwidth,31.37,% Slots,,,0.00,5.32,
3.57018151,S1-C6,Bad_Speculation.Branch_Mispredicts,19.98,% Slots,,br_misp_retired.all_branches,0.00,5.32,
3.57018151,S1-C6,Backend_Bound.Core_Bound,11.05,% Slots,,,0.00,5.32,
3.57018151,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
3.57018151,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.53,% Core_Clocks,,,0.00,5.33,<==
3.57018151,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.32,% Clocks,,,0.00,5.32,
3.57018151,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
3.57018151,S1-C7,Frontend_Bound,35.46,% Slots,,,0.00,5.33,
3.57018151,S1-C7,Bad_Speculation,15.73,% Slots,,,0.00,5.33,
3.57018151,S1-C7,Backend_Bound,22.43,% Slots,,,0.00,5.33,
3.57018151,S1-C7,Retiring,29.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
3.57018151,S1-C7,Frontend_Bound.Frontend_Latency,53.03,% Slots,,rs_events.empty_end,0.00,5.32,
3.57018151,S1-C7,Bad_Speculation.Branch_Mispredicts,15.51,% Slots,,br_misp_retired.all_branches,0.00,5.33,
3.57018151,S1-C7,Backend_Bound.Core_Bound,14.49,% Slots,,,0.00,5.32,
3.57018151,S1-C7,Retiring.Microcode_Sequencer,1.87,% Slots,,idq.ms_uops,0.00,5.06,
3.57018151,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.78,% Clocks,,,0.00,5.06,
3.57018151,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,<==
3.57018151,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.48,% Clocks,,idq.ms_switches,0.00,5.06,
3.57018151,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
3.57018151,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
3.57018151,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
3.57018151,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
3.57018151,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
3.57018151,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
3.57018151,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
3.57018151,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
3.57018151,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
3.57018151,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
3.57018151,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
3.57018151,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
3.57018151,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
3.57018151,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
3.57018151,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
3.57018151,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
3.57018151,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
5.050958499,S0-C0,Frontend_Bound,30.02,% Slots,,,0.00,5.13,
5.050958499,S0-C0,Bad_Speculation,13.47,% Slots,,,0.00,5.13,
5.050958499,S0-C0,Backend_Bound,28.33,% Slots,,,0.00,5.13,
5.050958499,S0-C0,Frontend_Bound.Frontend_Latency,23.47,% Slots,,rs_events.empty_end,0.00,5.13,
5.050958499,S0-C0,Bad_Speculation.Branch_Mispredicts,13.18,% Slots,,br_misp_retired.all_branches,0.00,5.13,
5.050958499,S0-C0,Backend_Bound.Memory_Bound,18.67,% Slots,,,0.00,5.13,
5.050958499,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.09,% Clocks,,,0.00,5.41,
5.050958499,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,<==
5.050958499,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.81,
5.050958499,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
5.050958499,S0-C0-T0,MUX,5.13,%,,,0.00,100.0,
5.050958499,S0-C1,Frontend_Bound,23.16,% Slots,,,0.00,5.13,
5.050958499,S0-C1,Backend_Bound,46.00,% Slots,,,0.00,5.13,
5.050958499,S0-C1,Retiring,29.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
5.050958499,S0-C1,Frontend_Bound.Frontend_Latency,32.92,% Slots,,rs_events.empty_end,0.00,5.13,
5.050958499,S0-C1,Backend_Bound.Memory_Bound,26.39,% Slots,,,0.00,5.13,
5.050958499,S0-C1,Backend_Bound.Core_Bound,19.61,% Slots,,,0.00,5.13,
5.050958499,S0-C1,Retiring.Microcode_Sequencer,11.82,% Slots,,idq.ms_uops,0.00,5.36,
5.050958499,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.56,% Clocks,,idq.ms_switches,0.00,5.41,
5.050958499,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.8,<==
5.050958499,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.18,% Clocks,,,0.00,5.13,
5.050958499,S0-C1-T0,MUX,5.13,%,,,0.00,100.0,
5.050958499,S0-C2,Backend_Bound,63.35,% Slots,,,0.00,5.13,
5.050958499,S0-C2,Retiring,21.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
5.050958499,S0-C2,Backend_Bound.Memory_Bound,37.92,% Slots,,,0.00,5.13,
5.050958499,S0-C2,Backend_Bound.Core_Bound,25.43,% Slots,,,0.00,5.13,
5.050958499,S0-C2,Retiring.Microcode_Sequencer,9.09,% Slots,,idq.ms_uops,0.00,5.36,
5.050958499,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.55,% Clocks,,idq.ms_switches,0.00,5.41,
5.050958499,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.81,<==
5.050958499,S0-C2-T0,MUX,5.13,%,,,0.00,100.0,
5.050958499,S0-C3,Frontend_Bound,22.32,% Slots,,,0.00,5.13,
5.050958499,S0-C3,Backend_Bound,47.91,% Slots,,,0.00,5.13,<==
5.050958499,S0-C3,Retiring,29.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
5.050958499,S0-C3,Frontend_Bound.Frontend_Latency,33.10,% Slots,,rs_events.empty_end,0.00,5.13,
5.050958499,S0-C3,Backend_Bound.Memory_Bound,22.75,% Slots,,,0.00,5.13,
5.050958499,S0-C3,Backend_Bound.Core_Bound,25.17,% Slots,,,0.00,5.13,
5.050958499,S0-C3,Retiring.Microcode_Sequencer,11.90,% Slots,,idq.ms_uops,0.00,5.36,
5.050958499,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.46,% Clocks,,idq.ms_switches,0.00,5.41,
5.050958499,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.81,
5.050958499,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,84.43,% Clocks,,,0.00,5.13,
5.050958499,S0-C3-T0,MUX,5.13,%,,,0.00,100.0,
5.050958499,S0-C4,Frontend_Bound,30.80,% Slots,,,0.00,5.13,
5.050958499,S0-C4,Backend_Bound,43.45,% Slots,,,0.00,5.13,
5.050958499,S0-C4,Retiring,39.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
5.050958499,S0-C4,Frontend_Bound.Frontend_Latency,29.08,% Slots,,rs_events.empty_end,0.00,5.13,
5.050958499,S0-C4,Backend_Bound.Memory_Bound,27.41,% Slots,,,0.00,5.13,
5.050958499,S0-C4,Backend_Bound.Core_Bound,16.04,% Slots,,,0.00,5.13,
5.050958499,S0-C4,Retiring.Microcode_Sequencer,6.35,% Slots,,idq.ms_uops,0.00,5.36,
5.050958499,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,24.70,% Clocks,,idq.ms_switches,0.00,5.41,
5.050958499,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.81,<==
5.050958499,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,76.42,% Clocks,,,0.00,5.13,
5.050958499,S0-C4-T0,MUX,5.13,%,,,0.00,100.0,
5.050958499,S0-C5,Frontend_Bound,24.29,% Slots,,,0.00,5.13,
5.050958499,S0-C5,Backend_Bound,45.72,% Slots,,,0.00,5.13,
5.050958499,S0-C5,Retiring,28.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
5.050958499,S0-C5,Frontend_Bound.Frontend_Latency,30.87,% Slots,,rs_events.empty_end,0.00,5.13,
5.050958499,S0-C5,Backend_Bound.Memory_Bound,26.09,% Slots,,,0.00,5.13,
5.050958499,S0-C5,Backend_Bound.Core_Bound,19.63,% Slots,,,0.00,5.13,
5.050958499,S0-C5,Retiring.Microcode_Sequencer,11.82,% Slots,,idq.ms_uops,0.00,5.36,
5.050958499,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.77,% Clocks,,idq.ms_switches,0.00,5.41,
5.050958499,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.81,<==
5.050958499,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,79.67,% Clocks,,,0.00,5.13,
5.050958499,S0-C5-T0,MUX,5.13,%,,,0.00,100.0,
5.050958499,S0-C6,Frontend_Bound,24.09,% Slots,,,0.00,5.13,
5.050958499,S0-C6,Backend_Bound,41.18,% Slots,,,0.00,5.13,<==
5.050958499,S0-C6,Retiring,28.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
5.050958499,S0-C6,Frontend_Bound.Frontend_Latency,15.25,% Slots,,rs_events.empty_end,0.00,5.13,
5.050958499,S0-C6,Frontend_Bound.Frontend_Bandwidth,53.87,% Slots,,,0.00,5.13,
5.050958499,S0-C6,Backend_Bound.Memory_Bound,23.03,% Slots,,,0.00,5.13,
5.050958499,S0-C6,Backend_Bound.Core_Bound,18.14,% Slots,,,0.00,5.13,
5.050958499,S0-C6,Retiring.Microcode_Sequencer,11.99,% Slots,,idq.ms_uops,0.00,5.36,
5.050958499,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.30,% Clocks,,idq.ms_switches,0.00,5.41,
5.050958499,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,47.74,% Core_Clocks,,,0.00,5.13,
5.050958499,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.81,
5.050958499,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,70.18,% Clocks,,,0.00,5.13,
5.050958499,S0-C6-T0,MUX,5.13,%,,,0.00,100.0,
5.050958499,S0-C7,Frontend_Bound,21.50,% Slots,,,0.00,5.13,
5.050958499,S0-C7,Backend_Bound,41.30,% Slots,,,0.00,5.13,<==
5.050958499,S0-C7,Retiring,29.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
5.050958499,S0-C7,Frontend_Bound.Frontend_Latency,16.89,% Slots,,rs_events.empty_end,0.00,5.13,
5.050958499,S0-C7,Backend_Bound.Memory_Bound,19.12,% Slots,,,0.00,5.13,
5.050958499,S0-C7,Backend_Bound.Core_Bound,22.17,% Slots,,,0.00,5.13,
5.050958499,S0-C7,Retiring.Microcode_Sequencer,12.00,% Slots,,idq.ms_uops,0.00,5.36,
5.050958499,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.10,% Clocks,,idq.ms_switches,0.00,5.41,
5.050958499,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.8,
5.050958499,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,77.01,% Clocks,,,0.00,5.13,
5.050958499,S0-C7-T0,MUX,5.13,%,,,0.00,100.0,
5.050958499,S1-C0,Frontend_Bound.Frontend_Bandwidth,11.62,% Slots,,,0.00,5.13,
5.050958499,S1-C0,Backend_Bound,48.77,% Slots,,,0.00,5.13,
5.050958499,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.15,% Core_Clocks,,,0.00,5.4,
5.050958499,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,46.20,% Core_Clocks,,,0.00,5.13,
5.050958499,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.81,<==
5.050958499,S1-C0-T0,MUX,5.13,%,,,0.00,100.0,
5.050958499,S1-C1,Frontend_Bound,37.16,% Slots,,,0.00,5.13,<==
5.050958499,S1-C1,Bad_Speculation,11.52,% Slots,,,0.00,5.13,
5.050958499,S1-C1,Frontend_Bound.Frontend_Latency,18.15,% Slots,,rs_events.empty_end,0.00,5.13,
5.050958499,S1-C1,Frontend_Bound.Frontend_Bandwidth,15.76,% Slots,,,0.00,5.13,
5.050958499,S1-C1,Bad_Speculation.Branch_Mispredicts,11.19,% Slots,,br_misp_retired.all_branches,0.00,5.13,
5.050958499,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.00,% Clocks,,,0.00,5.41,
5.050958499,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,
5.050958499,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.00,% Core_Clocks,,,0.00,5.41,
5.050958499,S1-C1-T0,MUX,5.13,%,,,0.00,100.0,
5.050958499,S1-C2,Frontend_Bound,35.57,% Slots,,,0.00,5.13,
5.050958499,S1-C2,Bad_Speculation,19.66,% Slots,,,0.00,5.13,
5.050958499,S1-C2,Backend_Bound,12.35,% Slots,,,0.00,5.13,
5.050958499,S1-C2,Retiring,18.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
5.050958499,S1-C2,Frontend_Bound.Frontend_Bandwidth,42.05,% Slots,,,0.00,5.13,
5.050958499,S1-C2,Bad_Speculation.Branch_Mispredicts,19.48,% Slots,,br_misp_retired.all_branches,0.00,5.13,
5.050958499,S1-C2,Retiring.Microcode_Sequencer,10.90,% Slots,,idq.ms_uops,0.00,5.36,
5.050958499,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.98,% Clocks,,idq.ms_switches,0.00,5.41,
5.050958499,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.20,% Core_Clocks,,,0.00,5.4,
5.050958499,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,31.07,% Core_Clocks,,,0.00,5.13,<==
5.050958499,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.81,
5.050958499,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
5.050958499,S1-C2-T0,MUX,5.13,%,,,0.00,100.0,
5.050958499,S1-C3,Frontend_Bound,39.48,% Slots,,,0.00,5.13,
5.050958499,S1-C3,Bad_Speculation,21.00,% Slots,,,0.00,5.13,
5.050958499,S1-C3,Frontend_Bound.Frontend_Latency,22.43,% Slots,,rs_events.empty_end,0.00,5.13,
5.050958499,S1-C3,Frontend_Bound.Frontend_Bandwidth,14.75,% Slots,,,0.00,5.13,
5.050958499,S1-C3,Bad_Speculation.Branch_Mispredicts,20.77,% Slots,,br_misp_retired.all_branches,0.00,5.13,
5.050958499,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,<==
5.050958499,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.59,% Core_Clocks,,,0.00,5.41,
5.050958499,S1-C3-T0,MUX,5.13,%,,,0.00,100.0,
5.050958499,S1-C4,Frontend_Bound,28.77,% Slots,,,0.00,5.13,
5.050958499,S1-C4,Bad_Speculation,23.10,% Slots,,,0.00,5.13,
5.050958499,S1-C4,Retiring,17.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
5.050958499,S1-C4,Frontend_Bound.Frontend_Latency,22.15,% Slots,,rs_events.empty_end,0.00,5.13,
5.050958499,S1-C4,Frontend_Bound.Frontend_Bandwidth,28.62,% Slots,,,0.00,5.13,
5.050958499,S1-C4,Bad_Speculation.Branch_Mispredicts,22.55,% Slots,,br_misp_retired.all_branches,0.00,5.13,
5.050958499,S1-C4,Retiring.Microcode_Sequencer,13.25,% Slots,,idq.ms_uops,0.00,5.36,
5.050958499,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.42,% Clocks,,,0.00,5.41,
5.050958499,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,
5.050958499,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.21,% Clocks,,idq.ms_switches,0.00,5.41,
5.050958499,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.05,% Core_Clocks,,,0.00,5.4,<==
5.050958499,S1-C4-T0,MUX,5.13,%,,,0.00,100.0,
5.050958499,S1-C5,Frontend_Bound,22.96,% Slots,,,0.00,5.13,
5.050958499,S1-C5,Bad_Speculation,21.26,% Slots,,,0.00,5.13,
5.050958499,S1-C5,Backend_Bound,24.45,% Slots,,,0.00,5.13,
5.050958499,S1-C5,Frontend_Bound.Frontend_Latency,15.91,% Slots,,rs_events.empty_end,0.00,5.13,
5.050958499,S1-C5,Bad_Speculation.Branch_Mispredicts,20.88,% Slots,,br_misp_retired.all_branches,0.00,5.13,
5.050958499,S1-C5,Backend_Bound.Core_Bound,26.28,% Slots,,,0.00,5.13,
5.050958499,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,
5.050958499,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.20,% Clocks,,,0.00,5.13,<==
5.050958499,S1-C5-T0,MUX,5.13,%,,,0.00,100.0,
5.050958499,S1-C6,Frontend_Bound.Frontend_Bandwidth,14.39,% Slots,,,0.00,5.13,
5.050958499,S1-C6,Bad_Speculation.Branch_Mispredicts,14.11,% Slots,,br_misp_retired.all_branches,0.00,5.13,
5.050958499,S1-C6,Backend_Bound.Memory_Bound,42.47,% Slots,,,0.00,5.13,
5.050958499,S1-C6,Retiring.Microcode_Sequencer,12.55,% Slots,,idq.ms_uops,0.00,5.36,
5.050958499,S1-C6,Bad_Speculation,14.26,% Slots,,,0.00,5.13,
5.050958499,S1-C6,Backend_Bound,40.59,% Slots,,,0.00,5.13,
5.050958499,S1-C6,Retiring,17.21,% Slots,This category represents fraction of slots utilized by useful work i...,uops_retired.retire_slots:pp,0.00,5.37,
5.050958499,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.97,% Clocks,,idq.ms_switches,0.00,5.41,
5.050958499,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.81,<==
5.050958499,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
5.050958499,S1-C6-T0,MUX,5.13,%,,,0.00,100.0,
5.050958499,S1-C7,Bad_Speculation,24.79,% Slots,,,0.00,5.13,
5.050958499,S1-C7,Bad_Speculation.Branch_Mispredicts,24.46,% Slots,,br_misp_retired.all_branches,0.00,5.13,<==
5.050958499,S1-C7,Backend_Bound,18.97,% Slots,,,0.00,5.13,
5.050958499,S1-C7,Backend_Bound.Core_Bound,11.61,% Slots,,,0.00,5.13,
5.050958499,S1-C7-T0,MUX,5.13,%,,,0.00,100.0,
5.050958499,S0-C0-T1,MUX,5.13,%,,,0.00,100.0,
5.050958499,S0-C1-T1,MUX,5.13,%,,,0.00,100.0,
5.050958499,S0-C2-T1,MUX,5.13,%,,,0.00,100.0,
5.050958499,S0-C3-T1,MUX,5.13,%,,,0.00,100.0,
5.050958499,S0-C4-T1,MUX,5.13,%,,,0.00,100.0,
5.050958499,S0-C5-T1,MUX,5.13,%,,,0.00,100.0,
5.050958499,S0-C6-T1,MUX,5.13,%,,,0.00,100.0,
5.050958499,S0-C7-T1,MUX,5.13,%,,,0.00,100.0,
5.050958499,S1-C0-T1,MUX,5.13,%,,,0.00,100.0,
5.050958499,S1-C1-T1,MUX,5.13,%,,,0.00,100.0,
5.050958499,S1-C2-T1,MUX,5.13,%,,,0.00,100.0,
5.050958499,S1-C3-T1,MUX,5.13,%,,,0.00,100.0,
5.050958499,S1-C4-T1,MUX,5.13,%,,,0.00,100.0,
5.050958499,S1-C5-T1,MUX,5.13,%,,,0.00,100.0,
5.050958499,S1-C6-T1,MUX,5.13,%,,,0.00,100.0,
5.050958499,S1-C7-T1,MUX,5.13,%,,,0.00,100.0,
6.540290979,S0-C0,Frontend_Bound,29.64,% Slots,,,0.00,5.38,
6.540290979,S0-C0,Bad_Speculation,12.59,% Slots,,,0.00,5.38,
6.540290979,S0-C0,Backend_Bound,28.12,% Slots,,,0.00,5.38,
6.540290979,S0-C0,Retiring,30.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
6.540290979,S0-C0,Frontend_Bound.Frontend_Latency,19.50,% Slots,,rs_events.empty_end,0.00,5.38,
6.540290979,S0-C0,Bad_Speculation.Branch_Mispredicts,12.34,% Slots,,br_misp_retired.all_branches,0.00,5.38,
6.540290979,S0-C0,Backend_Bound.Memory_Bound,18.42,% Slots,,,0.00,5.11,
6.540290979,S0-C0,Retiring.Microcode_Sequencer,2.54,% Slots,,idq.ms_uops,0.00,5.31,<==
6.540290979,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
6.540290979,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.78,% Clocks,,idq.ms_switches,0.00,5.11,
6.540290979,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.2,
6.540290979,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
6.540290979,S0-C0-T0,MUX,5.10,%,,,0.00,100.0,
6.540290979,S0-C1,Frontend_Bound,20.99,% Slots,,,0.00,5.38,
6.540290979,S0-C1,Bad_Speculation,11.81,% Slots,,,0.00,5.38,
6.540290979,S0-C1,Backend_Bound,43.97,% Slots,,,0.00,5.38,
6.540290979,S0-C1,Frontend_Bound.Frontend_Latency,16.89,% Slots,,rs_events.empty_end,0.00,5.38,
6.540290979,S0-C1,Bad_Speculation.Branch_Mispredicts,11.39,% Slots,,br_misp_retired.all_branches,0.00,5.37,
6.540290979,S0-C1,Backend_Bound.Memory_Bound,50.92,% Slots,,,0.00,5.11,
6.540290979,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.74,% Clocks,,,0.00,5.11,
6.540290979,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
6.540290979,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.2,<==
6.540290979,S0-C1-T0,MUX,5.10,%,,,0.00,100.0,
6.540290979,S0-C2,Backend_Bound,69.91,% Slots,,,0.00,5.38,
6.540290979,S0-C2,Backend_Bound.Memory_Bound,38.60,% Slots,,,0.00,5.11,
6.540290979,S0-C2,Backend_Bound.Core_Bound,31.31,% Slots,,,0.00,5.11,
6.540290979,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,36.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.2,<==
6.540290979,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
6.540290979,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.92,% Clocks,,,0.00,5.37,
6.540290979,S0-C2-T0,MUX,5.10,%,,,0.00,100.0,
6.540290979,S0-C3,Backend_Bound,68.10,% Slots,,,0.00,5.38,
6.540290979,S0-C3,Retiring,31.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
6.540290979,S0-C3,Backend_Bound.Core_Bound,76.80,% Slots,,,0.00,5.11,<==
6.540290979,S0-C3,Retiring.Microcode_Sequencer,12.05,% Slots,,idq.ms_uops,0.00,5.32,
6.540290979,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.91,% Clocks,,idq.ms_switches,0.00,5.11,
6.540290979,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
6.540290979,S0-C4,Frontend_Bound,20.65,% Slots,,,0.00,5.38,
6.540290979,S0-C4,Backend_Bound,43.96,% Slots,,,0.00,5.38,
6.540290979,S0-C4,Retiring,31.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
6.540290979,S0-C4,Frontend_Bound.Frontend_Latency,18.90,% Slots,,rs_events.empty_end,0.00,5.38,
6.540290979,S0-C4,Backend_Bound.Core_Bound,49.68,% Slots,,,0.00,5.11,<==
6.540290979,S0-C4,Retiring.Microcode_Sequencer,11.95,% Slots,,idq.ms_uops,0.00,5.32,
6.540290979,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.16,% Clocks,,,0.00,5.11,
6.540290979,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
6.540290979,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.58,% Clocks,,idq.ms_switches,0.00,5.11,
6.540290979,S0-C4-T0,MUX,5.10,%,,,0.00,100.0,
6.540290979,S0-C5,Backend_Bound,69.67,% Slots,,,0.00,5.38,
6.540290979,S0-C5,Retiring,31.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
6.540290979,S0-C5,Backend_Bound.Core_Bound,76.66,% Slots,,,0.00,5.11,
6.540290979,S0-C5,Retiring.Microcode_Sequencer,11.84,% Slots,,idq.ms_uops,0.00,5.32,
6.540290979,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.97,% Clocks,,idq.ms_switches,0.00,5.11,
6.540290979,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.60,% Clocks,,,0.00,5.37,<==
6.540290979,S0-C5-T0,MUX,5.10,%,,,0.00,100.0,
6.540290979,S0-C6,Frontend_Bound,21.09,% Slots,,,0.00,5.38,
6.540290979,S0-C6,Backend_Bound,45.50,% Slots,,,0.00,5.38,
6.540290979,S0-C6,Retiring,31.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
6.540290979,S0-C6,Frontend_Bound.Frontend_Latency,19.48,% Slots,,rs_events.empty_end,0.00,5.38,
6.540290979,S0-C6,Backend_Bound.Core_Bound,51.18,% Slots,,,0.00,5.11,<==
6.540290979,S0-C6,Retiring.Microcode_Sequencer,11.71,% Slots,,idq.ms_uops,0.00,5.33,
6.540290979,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.23,% Clocks,,,0.00,5.11,
6.540290979,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
6.540290979,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.22,% Clocks,,idq.ms_switches,0.00,5.11,
6.540290979,S0-C6-T0,MUX,5.10,%,,,0.00,100.0,
6.540290979,S0-C7,Frontend_Bound,20.59,% Slots,,,0.00,5.38,
6.540290979,S0-C7,Backend_Bound,45.86,% Slots,,,0.00,5.38,
6.540290979,S0-C7,Retiring,32.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
6.540290979,S0-C7,Frontend_Bound.Frontend_Latency,17.99,% Slots,,rs_events.empty_end,0.00,5.38,
6.540290979,S0-C7,Backend_Bound.Core_Bound,51.98,% Slots,,,0.00,5.11,<==
6.540290979,S0-C7,Retiring.Microcode_Sequencer,11.80,% Slots,,idq.ms_uops,0.00,5.33,
6.540290979,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.60,% Clocks,,,0.00,5.11,
6.540290979,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
6.540290979,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.97,% Clocks,,idq.ms_switches,0.00,5.11,
6.540290979,S0-C7-T0,MUX,5.10,%,,,0.00,100.0,
6.540290979,S1-C0,Frontend_Bound,22.90,% Slots,,,0.00,5.38,
6.540290979,S1-C0,Backend_Bound,48.80,% Slots,,,0.00,5.38,
6.540290979,S1-C0,Backend_Bound.Memory_Bound,49.15,% Slots,,,0.00,5.11,
6.540290979,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,27.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.2,<==
6.540290979,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.82,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.1,
6.540290979,S1-C0-T0,MUX,5.10,%,,,0.00,100.0,
6.540290979,S1-C1,Frontend_Bound,34.10,% Slots,,,0.00,5.38,<==
6.540290979,S1-C1,Backend_Bound,13.61,% Slots,,,0.00,5.38,
6.540290979,S1-C1,Frontend_Bound.Frontend_Latency,17.80,% Slots,,rs_events.empty_end,0.00,5.37,
6.540290979,S1-C1,Frontend_Bound.Frontend_Bandwidth,15.85,% Slots,,,0.00,5.38,
6.540290979,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.55,% Clocks,,,0.00,5.11,
6.540290979,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
6.540290979,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,81.02,% Core_Clocks,,,0.00,5.11,
6.540290979,S1-C1-T0,MUX,5.10,%,,,0.00,100.0,
6.540290979,S1-C2,Bad_Speculation,23.63,% Slots,,,0.00,5.38,
6.540290979,S1-C2,Bad_Speculation.Branch_Mispredicts,21.95,% Slots,,br_misp_retired.all_branches,0.00,5.38,<==
6.540290979,S1-C2,Backend_Bound,16.71,% Slots,,,0.00,5.38,
6.540290979,S1-C2,Backend_Bound.Core_Bound,11.54,% Slots,,,0.00,5.11,
6.540290979,S1-C2-T0,MUX,5.10,%,,,0.00,100.0,
6.540290979,S1-C3,Frontend_Bound,34.41,% Slots,,,0.00,5.38,<==
6.540290979,S1-C3,Backend_Bound,32.18,% Slots,,,0.00,5.38,
6.540290979,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.2,
6.540290979,S1-C3-T0,MUX,5.10,%,,,0.00,100.0,
6.540290979,S1-C4,Frontend_Bound,42.38,% Slots,,,0.00,5.38,
6.540290979,S1-C4,Backend_Bound,33.25,% Slots,,,0.00,5.38,
6.540290979,S1-C4,Retiring,20.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
6.540290979,S1-C4,Frontend_Bound.Frontend_Latency,30.78,% Slots,,rs_events.empty_end,0.00,5.37,<==
6.540290979,S1-C4,Frontend_Bound.Frontend_Bandwidth,16.36,% Slots,,,0.00,5.38,
6.540290979,S1-C4,Backend_Bound.Core_Bound,24.87,% Slots,,,0.00,5.11,
6.540290979,S1-C4,Retiring.Microcode_Sequencer,5.40,% Slots,,idq.ms_uops,0.00,5.33,
6.540290979,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.96,% Clocks,,,0.00,5.11,
6.540290979,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
6.540290979,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.52,% Clocks,,idq.ms_switches,0.00,5.11,
6.540290979,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.64,% Core_Clocks,,,0.00,5.11,
6.540290979,S1-C4-T0,MUX,5.10,%,,,0.00,100.0,
6.540290979,S1-C5,Frontend_Bound,35.99,% Slots,,,0.00,5.38,
6.540290979,S1-C5,Backend_Bound,39.57,% Slots,,,0.00,5.38,
6.540290979,S1-C5,Retiring,18.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
6.540290979,S1-C5,Frontend_Bound.Frontend_Latency,48.15,% Slots,,rs_events.empty_end,0.00,5.37,
6.540290979,S1-C5,Backend_Bound.Memory_Bound,67.60,% Slots,,,0.00,5.11,
6.540290979,S1-C5,Retiring.Microcode_Sequencer,14.16,% Slots,,idq.ms_uops,0.00,5.33,
6.540290979,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.39,% Clocks,,,0.00,5.11,
6.540290979,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
6.540290979,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.55,% Clocks,,idq.ms_switches,0.00,5.11,
6.540290979,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.2,<==
6.540290979,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
6.540290979,S1-C5-T0,MUX,5.10,%,,,0.00,100.0,
6.540290979,S1-C6,Frontend_Bound,35.72,% Slots,,,0.00,5.38,
6.540290979,S1-C6,Backend_Bound,40.07,% Slots,,,0.00,5.38,
6.540290979,S1-C6,Retiring,21.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
6.540290979,S1-C6,Backend_Bound.Core_Bound,48.64,% Slots,,,0.00,5.11,<==
6.540290979,S1-C6,Retiring.Microcode_Sequencer,6.18,% Slots,,idq.ms_uops,0.00,5.34,
6.540290979,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.00,% Clocks,,,0.00,5.11,
6.540290979,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
6.540290979,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.49,% Clocks,,idq.ms_switches,0.00,5.11,
6.540290979,S1-C6-T0,MUX,5.10,%,,,0.00,100.0,
6.540290979,S1-C7,Frontend_Bound.Frontend_Bandwidth,11.46,% Slots,,,0.00,5.38,
6.540290979,S1-C7,Backend_Bound.Memory_Bound,25.65,% Slots,,,0.00,5.11,
6.540290979,S1-C7,Backend_Bound.Core_Bound,47.46,% Slots,,,0.00,5.11,<==
6.540290979,S1-C7,Retiring.Microcode_Sequencer,7.16,% Slots,,idq.ms_uops,0.00,5.33,
6.540290979,S1-C7,Backend_Bound,73.11,% Slots,,,0.00,5.38,
6.540290979,S1-C7,Retiring,18.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
6.540290979,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.53,% Clocks,,idq.ms_switches,0.00,5.11,
6.540290979,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.2,
6.540290979,S1-C7-T0,MUX,5.10,%,,,0.00,100.0,
6.540290979,S0-C0-T1,MUX,5.10,%,,,0.00,100.0,
6.540290979,S0-C1-T1,MUX,5.10,%,,,0.00,100.0,
6.540290979,S0-C2-T1,MUX,5.10,%,,,0.00,100.0,
6.540290979,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
6.540290979,S0-C4-T1,MUX,5.10,%,,,0.00,100.0,
6.540290979,S0-C5-T1,MUX,5.10,%,,,0.00,100.0,
6.540290979,S0-C6-T1,MUX,5.10,%,,,0.00,100.0,
6.540290979,S0-C7-T1,MUX,5.10,%,,,0.00,100.0,
6.540290979,S1-C0-T1,MUX,5.10,%,,,0.00,100.0,
6.540290979,S1-C1-T1,MUX,5.10,%,,,0.00,100.0,
6.540290979,S1-C2-T1,MUX,5.10,%,,,0.00,100.0,
6.540290979,S1-C3-T1,MUX,5.10,%,,,0.00,100.0,
6.540290979,S1-C4-T1,MUX,5.10,%,,,0.00,100.0,
6.540290979,S1-C5-T1,MUX,5.10,%,,,0.00,100.0,
6.540290979,S1-C6-T1,MUX,5.11,%,,,0.00,100.0,
6.540290979,S1-C7-T1,MUX,5.11,%,,,0.00,100.0,
8.067721136,S0-C0,Frontend_Bound,28.32,% Slots,,,0.00,5.23,
8.067721136,S0-C0,Bad_Speculation,14.37,% Slots,,,0.00,5.23,
8.067721136,S0-C0,Backend_Bound,24.40,% Slots,,,0.00,5.23,
8.067721136,S0-C0,Frontend_Bound.Frontend_Latency,20.09,% Slots,,rs_events.empty_end,0.00,5.23,<==
8.067721136,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.33,% Slots,,,0.00,5.23,
8.067721136,S0-C0,Bad_Speculation.Branch_Mispredicts,14.18,% Slots,,br_misp_retired.all_branches,0.00,5.23,
8.067721136,S0-C0,Backend_Bound.Memory_Bound,16.55,% Slots,,,0.00,5.23,
8.067721136,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.19,% Clocks,,,0.00,5.5,
8.067721136,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
8.067721136,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.90,% Core_Clocks,,,0.00,5.23,
8.067721136,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.18,% Core_Clocks,,,0.00,5.23,
8.067721136,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
8.067721136,S0-C0-T0,MUX,5.23,%,,,0.00,100.0,
8.067721136,S0-C1,Frontend_Bound,31.81,% Slots,,,0.00,5.23,<==
8.067721136,S0-C1,Backend_Bound,19.33,% Slots,,,0.00,5.23,
8.067721136,S0-C1,Frontend_Bound.Frontend_Latency,16.92,% Slots,,rs_events.empty_end,0.00,5.23,
8.067721136,S0-C1,Frontend_Bound.Frontend_Bandwidth,17.82,% Slots,,,0.00,5.23,
8.067721136,S0-C1,Backend_Bound.Memory_Bound,18.72,% Slots,,,0.00,5.23,
8.067721136,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.33,% Clocks,,,0.00,5.5,
8.067721136,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
8.067721136,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,67.88,% Core_Clocks,,,0.00,5.24,
8.067721136,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.49,% Core_Clocks,,,0.00,5.23,
8.067721136,S0-C1-T0,MUX,5.23,%,,,0.00,100.0,
8.067721136,S0-C2,Bad_Speculation,14.55,% Slots,,,0.00,5.23,
8.067721136,S0-C2,Bad_Speculation.Branch_Mispredicts,14.26,% Slots,,br_misp_retired.all_branches,0.00,5.23,
8.067721136,S0-C2,Backend_Bound,44.04,% Slots,,,0.00,5.23,
8.067721136,S0-C2,Backend_Bound.Memory_Bound,18.59,% Slots,,,0.00,5.23,
8.067721136,S0-C2,Backend_Bound.Core_Bound,25.45,% Slots,,,0.00,5.23,
8.067721136,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,
8.067721136,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.21,% Clocks,,,0.00,5.23,<==
8.067721136,S0-C2-T0,MUX,5.23,%,,,0.00,100.0,
8.067721136,S0-C3,Frontend_Bound,26.99,% Slots,,,0.00,5.22,
8.067721136,S0-C3,Bad_Speculation,11.36,% Slots,,,0.00,5.22,
8.067721136,S0-C3,Backend_Bound,36.55,% Slots,,,0.00,5.22,
8.067721136,S0-C3,Frontend_Bound.Frontend_Latency,26.11,% Slots,,rs_events.empty_end,0.00,5.22,
8.067721136,S0-C3,Frontend_Bound.Frontend_Bandwidth,10.23,% Slots,,,0.00,5.22,
8.067721136,S0-C3,Bad_Speculation.Branch_Mispredicts,11.23,% Slots,,br_misp_retired.all_branches,0.00,5.22,
8.067721136,S0-C3,Backend_Bound.Memory_Bound,67.00,% Slots,,,0.00,5.22,
8.067721136,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.75,% Clocks,,,0.00,5.5,
8.067721136,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
8.067721136,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.29,% Core_Clocks,,,0.00,5.23,
8.067721136,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.95,% Core_Clocks,,,0.00,5.23,
8.067721136,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,<==
8.067721136,S0-C3-T0,MUX,5.22,%,,,0.00,100.0,
8.067721136,S0-C4,Frontend_Bound,27.50,% Slots,,,0.00,5.23,
8.067721136,S0-C4,Bad_Speculation,12.43,% Slots,,,0.00,5.23,
8.067721136,S0-C4,Backend_Bound,32.44,% Slots,,,0.00,5.23,
8.067721136,S0-C4,Frontend_Bound.Frontend_Latency,24.10,% Slots,,rs_events.empty_end,0.00,5.23,
8.067721136,S0-C4,Frontend_Bound.Frontend_Bandwidth,17.24,% Slots,,,0.00,5.23,
8.067721136,S0-C4,Bad_Speculation.Branch_Mispredicts,12.31,% Slots,,br_misp_retired.all_branches,0.00,5.23,
8.067721136,S0-C4,Backend_Bound.Memory_Bound,67.13,% Slots,,,0.00,5.23,
8.067721136,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.30,% Clocks,,,0.00,5.49,
8.067721136,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
8.067721136,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.04,% Core_Clocks,,,0.00,5.23,
8.067721136,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.74,% Core_Clocks,,,0.00,5.23,
8.067721136,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,<==
8.067721136,S0-C4-T0,MUX,5.23,%,,,0.00,100.0,
8.067721136,S0-C5,Frontend_Bound,28.48,% Slots,,,0.00,5.23,<==
8.067721136,S0-C5,Bad_Speculation,19.35,% Slots,,,0.00,5.23,
8.067721136,S0-C5,Backend_Bound,18.37,% Slots,,,0.00,5.23,
8.067721136,S0-C5,Bad_Speculation.Branch_Mispredicts,19.08,% Slots,,br_misp_retired.all_branches,0.00,5.23,
8.067721136,S0-C5,Backend_Bound.Core_Bound,10.84,% Slots,,,0.00,5.23,
8.067721136,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.26,% Clocks,,,0.00,5.24,
8.067721136,S0-C5-T0,MUX,5.23,%,,,0.00,100.0,
8.067721136,S0-C6,Frontend_Bound,32.38,% Slots,,,0.00,5.23,
8.067721136,S0-C6,Bad_Speculation,16.57,% Slots,,,0.00,5.23,
8.067721136,S0-C6,Backend_Bound,18.29,% Slots,,,0.00,5.23,
8.067721136,S0-C6,Frontend_Bound.Frontend_Latency,22.06,% Slots,,rs_events.empty_end,0.00,5.23,
8.067721136,S0-C6,Bad_Speculation.Branch_Mispredicts,16.22,% Slots,,br_misp_retired.all_branches,0.00,5.23,
8.067721136,S0-C6,Backend_Bound.Memory_Bound,10.72,% Slots,,,0.00,5.23,
8.067721136,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.14,% Clocks,,,0.00,5.49,
8.067721136,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,<==
8.067721136,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
8.067721136,S0-C6-T0,MUX,5.23,%,,,0.00,100.0,
8.067721136,S0-C7,Frontend_Bound,34.44,% Slots,,,0.00,5.23,
8.067721136,S0-C7,Bad_Speculation,14.98,% Slots,,,0.00,5.23,
8.067721136,S0-C7,Backend_Bound,25.86,% Slots,,,0.00,5.23,
8.067721136,S0-C7,Retiring,19.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
8.067721136,S0-C7,Frontend_Bound.Frontend_Latency,37.31,% Slots,,rs_events.empty_end,0.00,5.22,
8.067721136,S0-C7,Bad_Speculation.Branch_Mispredicts,14.74,% Slots,,br_misp_retired.all_branches,0.00,5.23,
8.067721136,S0-C7,Backend_Bound.Memory_Bound,10.66,% Slots,,,0.00,5.22,
8.067721136,S0-C7,Backend_Bound.Core_Bound,15.20,% Slots,,,0.00,5.22,
8.067721136,S0-C7,Retiring.Microcode_Sequencer,7.69,% Slots,,idq.ms_uops,0.00,5.24,
8.067721136,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.19,% Clocks,,,0.00,5.5,
8.067721136,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,<==
8.067721136,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.70,% Clocks,,idq.ms_switches,0.00,5.5,
8.067721136,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,
8.067721136,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.09,% Clocks,,,0.00,5.24,
8.067721136,S0-C7-T0,MUX,5.23,%,,,0.00,100.0,
8.067721136,S1-C0,Frontend_Bound,27.42,% Slots,,,0.00,5.23,<==
8.067721136,S1-C0,Bad_Speculation,14.19,% Slots,,,0.00,5.23,
8.067721136,S1-C0,Backend_Bound,22.86,% Slots,,,0.00,5.23,
8.067721136,S1-C0,Frontend_Bound.Frontend_Latency,17.06,% Slots,,rs_events.empty_end,0.00,5.23,
8.067721136,S1-C0,Frontend_Bound.Frontend_Bandwidth,16.74,% Slots,,,0.00,5.23,
8.067721136,S1-C0,Bad_Speculation.Branch_Mispredicts,14.02,% Slots,,br_misp_retired.all_branches,0.00,5.23,
8.067721136,S1-C0,Backend_Bound.Core_Bound,14.61,% Slots,,,0.00,5.23,
8.067721136,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
8.067721136,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.70,% Core_Clocks,,,0.00,5.23,
8.067721136,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.24,% Core_Clocks,,,0.00,5.24,
8.067721136,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,59.86,% Clocks,,,0.00,5.24,
8.067721136,S1-C0-T0,MUX,5.23,%,,,0.00,100.0,
8.067721136,S1-C1,Frontend_Bound,29.36,% Slots,,,0.00,5.23,
8.067721136,S1-C1,Bad_Speculation,15.84,% Slots,,,0.00,5.23,
8.067721136,S1-C1,Backend_Bound,20.28,% Slots,,,0.00,5.23,
8.067721136,S1-C1,Frontend_Bound.Frontend_Bandwidth,20.49,% Slots,,,0.00,5.23,
8.067721136,S1-C1,Bad_Speculation.Branch_Mispredicts,15.60,% Slots,,br_misp_retired.all_branches,0.00,5.23,
8.067721136,S1-C1,Backend_Bound.Memory_Bound,10.64,% Slots,,,0.00,5.23,
8.067721136,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.51,% Core_Clocks,,,0.00,5.23,
8.067721136,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,31.70,% Core_Clocks,,,0.00,5.23,<==
8.067721136,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
8.067721136,S1-C1-T0,MUX,5.23,%,,,0.00,100.0,
8.067721136,S1-C2,Frontend_Bound,21.19,% Slots,,,0.00,5.22,
8.067721136,S1-C2,Bad_Speculation,12.01,% Slots,,,0.00,5.22,
8.067721136,S1-C2,Backend_Bound,36.52,% Slots,,,0.00,5.22,
8.067721136,S1-C2,Frontend_Bound.Frontend_Latency,18.35,% Slots,,rs_events.empty_end,0.00,5.22,
8.067721136,S1-C2,Frontend_Bound.Frontend_Bandwidth,12.38,% Slots,,,0.00,5.22,
8.067721136,S1-C2,Bad_Speculation.Branch_Mispredicts,11.79,% Slots,,br_misp_retired.all_branches,0.00,5.22,
8.067721136,S1-C2,Backend_Bound.Memory_Bound,77.09,% Slots,,,0.00,5.22,<==
8.067721136,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
8.067721136,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.96,% Core_Clocks,,,0.00,5.24,
8.067721136,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.30,% Core_Clocks,,,0.00,5.24,
8.067721136,S1-C2-T0,MUX,5.23,%,,,0.00,100.0,
8.067721136,S1-C3,Frontend_Bound.Frontend_Bandwidth,11.18,% Slots,,,0.00,5.22,
8.067721136,S1-C3,Backend_Bound.Memory_Bound,13.45,% Slots,,,0.00,5.22,
8.067721136,S1-C3,Backend_Bound.Core_Bound,28.96,% Slots,,,0.00,5.22,
8.067721136,S1-C3,Backend_Bound,42.41,% Slots,,,0.00,5.22,
8.067721136,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.46,% Core_Clocks,,,0.00,5.23,
8.067721136,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,31.54,% Core_Clocks,,,0.00,5.23,
8.067721136,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,
8.067721136,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.66,% Clocks,,,0.00,5.24,<==
8.067721136,S1-C3-T0,MUX,5.22,%,,,0.00,100.0,
8.067721136,S1-C4,Frontend_Bound,24.69,% Slots,,,0.00,5.23,
8.067721136,S1-C4,Bad_Speculation,11.29,% Slots,,,0.00,5.23,
8.067721136,S1-C4,Backend_Bound,31.61,% Slots,,,0.00,5.23,
8.067721136,S1-C4,Frontend_Bound.Frontend_Latency,16.09,% Slots,,rs_events.empty_end,0.00,5.23,
8.067721136,S1-C4,Frontend_Bound.Frontend_Bandwidth,11.70,% Slots,,,0.00,5.23,
8.067721136,S1-C4,Bad_Speculation.Branch_Mispredicts,11.04,% Slots,,br_misp_retired.all_branches,0.00,5.23,
8.067721136,S1-C4,Backend_Bound.Memory_Bound,12.82,% Slots,,,0.00,5.23,
8.067721136,S1-C4,Backend_Bound.Core_Bound,18.79,% Slots,,,0.00,5.23,<==
8.067721136,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.79,% Clocks,,,0.00,5.5,
8.067721136,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
8.067721136,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,51.23,% Core_Clocks,,,0.00,5.23,
8.067721136,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.39,% Core_Clocks,,,0.00,5.24,
8.067721136,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
8.067721136,S1-C4-T0,MUX,5.23,%,,,0.00,100.0,
8.067721136,S1-C5,Frontend_Bound,21.07,% Slots,,,0.00,5.23,
8.067721136,S1-C5,Backend_Bound,43.12,% Slots,,,0.00,5.23,
8.067721136,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,<==
8.067721136,S1-C5-T0,MUX,5.23,%,,,0.00,100.0,
8.067721136,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.34,% Slots,,,0.00,5.23,
8.067721136,S1-C6,Bad_Speculation.Branch_Mispredicts,10.35,% Slots,,br_misp_retired.all_branches,0.00,5.23,
8.067721136,S1-C6,Backend_Bound.Memory_Bound,11.88,% Slots,,,0.00,5.23,
8.067721136,S1-C6,Backend_Bound.Core_Bound,21.98,% Slots,,,0.00,5.23,<==
8.067721136,S1-C6,Bad_Speculation,10.47,% Slots,,,0.00,5.23,
8.067721136,S1-C6,Backend_Bound,33.86,% Slots,,,0.00,5.23,
8.067721136,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.07,% Core_Clocks,,,0.00,5.23,
8.067721136,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.48,% Core_Clocks,,,0.00,5.24,
8.067721136,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,
8.067721136,S1-C6-T0,MUX,5.23,%,,,0.00,100.0,
8.067721136,S1-C7,Bad_Speculation,14.70,% Slots,,,0.00,5.23,
8.067721136,S1-C7,Bad_Speculation.Branch_Mispredicts,14.52,% Slots,,br_misp_retired.all_branches,0.00,5.23,
8.067721136,S1-C7,Backend_Bound,32.99,% Slots,,,0.00,5.23,
8.067721136,S1-C7,Backend_Bound.Memory_Bound,12.17,% Slots,,,0.00,5.22,
8.067721136,S1-C7,Backend_Bound.Core_Bound,20.82,% Slots,,,0.00,5.22,
8.067721136,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,
8.067721136,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.83,% Clocks,,,0.00,5.24,<==
8.067721136,S1-C7-T0,MUX,5.22,%,,,0.00,100.0,
8.067721136,S0-C0-T1,MUX,5.23,%,,,0.00,100.0,
8.067721136,S0-C1-T1,MUX,5.23,%,,,0.00,100.0,
8.067721136,S0-C2-T1,MUX,5.23,%,,,0.00,100.0,
8.067721136,S0-C3-T1,MUX,5.22,%,,,0.00,100.0,
8.067721136,S0-C4-T1,MUX,5.23,%,,,0.00,100.0,
8.067721136,S0-C5-T1,MUX,5.23,%,,,0.00,100.0,
8.067721136,S0-C6-T1,MUX,5.23,%,,,0.00,100.0,
8.067721136,S0-C7-T1,MUX,5.22,%,,,0.00,100.0,
8.067721136,S1-C0-T1,MUX,5.23,%,,,0.00,100.0,
8.067721136,S1-C1-T1,MUX,5.23,%,,,0.00,100.0,
8.067721136,S1-C2-T1,MUX,5.22,%,,,0.00,100.0,
8.067721136,S1-C3-T1,MUX,5.23,%,,,0.00,100.0,
8.067721136,S1-C4-T1,MUX,5.23,%,,,0.00,100.0,
8.067721136,S1-C5-T1,MUX,5.23,%,,,0.00,100.0,
8.067721136,S1-C6-T1,MUX,5.23,%,,,0.00,100.0,
8.067721136,S1-C7-T1,MUX,5.22,%,,,0.00,100.0,
9.579460758,S0-C0,Frontend_Bound,22.29,% Slots,,,0.00,5.3,
9.579460758,S0-C0,Bad_Speculation,12.56,% Slots,,,0.00,5.3,
9.579460758,S0-C0,Backend_Bound,36.15,% Slots,,,0.00,5.3,
9.579460758,S0-C0,Frontend_Bound.Frontend_Latency,17.05,% Slots,,rs_events.empty_end,0.00,5.3,
9.579460758,S0-C0,Frontend_Bound.Frontend_Bandwidth,12.16,% Slots,,,0.00,5.3,
9.579460758,S0-C0,Bad_Speculation.Branch_Mispredicts,12.39,% Slots,,br_misp_retired.all_branches,0.00,5.29,
9.579460758,S0-C0,Backend_Bound.Memory_Bound,29.77,% Slots,,,0.00,5.3,
9.579460758,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.23,% Clocks,,,0.00,5.03,
9.579460758,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
9.579460758,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.39,% Core_Clocks,,,0.00,5.3,
9.579460758,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.58,% Core_Clocks,,,0.00,5.29,
9.579460758,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,<==
9.579460758,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
9.579460758,S0-C1,Frontend_Bound,34.96,% Slots,,,0.00,5.3,<==
9.579460758,S0-C1,Bad_Speculation,14.27,% Slots,,,0.00,5.3,
9.579460758,S0-C1,Backend_Bound,21.66,% Slots,,,0.00,5.3,
9.579460758,S0-C1,Retiring,29.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
9.579460758,S0-C1,Frontend_Bound.Frontend_Latency,17.55,% Slots,,rs_events.empty_end,0.00,5.3,
9.579460758,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.38,% Slots,,,0.00,5.3,
9.579460758,S0-C1,Bad_Speculation.Branch_Mispredicts,14.00,% Slots,,br_misp_retired.all_branches,0.00,5.29,
9.579460758,S0-C1,Backend_Bound.Core_Bound,11.99,% Slots,,,0.00,5.3,
9.579460758,S0-C1,Retiring.Microcode_Sequencer,1.84,% Slots,,idq.ms_uops,0.00,5.15,
9.579460758,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
9.579460758,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.09,% Clocks,,idq.ms_switches,0.00,5.04,
9.579460758,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.88,% Core_Clocks,,,0.00,5.3,
9.579460758,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
9.579460758,S0-C2,Frontend_Bound,28.65,% Slots,,,0.00,5.3,
9.579460758,S0-C2,Bad_Speculation,11.29,% Slots,,,0.00,5.3,
9.579460758,S0-C2,Backend_Bound,30.97,% Slots,,,0.00,5.3,<==
9.579460758,S0-C2,Retiring,29.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
9.579460758,S0-C2,Frontend_Bound.Frontend_Latency,19.44,% Slots,,rs_events.empty_end,0.00,5.3,
9.579460758,S0-C2,Bad_Speculation.Branch_Mispredicts,11.11,% Slots,,br_misp_retired.all_branches,0.00,5.29,
9.579460758,S0-C2,Backend_Bound.Memory_Bound,15.50,% Slots,,,0.00,5.3,
9.579460758,S0-C2,Backend_Bound.Core_Bound,15.47,% Slots,,,0.00,5.3,
9.579460758,S0-C2,Retiring.Microcode_Sequencer,1.65,% Slots,,idq.ms_uops,0.00,5.16,
9.579460758,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.27,% Clocks,,,0.00,5.03,
9.579460758,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
9.579460758,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.62,% Clocks,,idq.ms_switches,0.00,5.03,
9.579460758,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,9.97,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
9.579460758,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
9.579460758,S0-C3,Bad_Speculation,10.80,% Slots,,,0.00,5.3,
9.579460758,S0-C3,Bad_Speculation.Branch_Mispredicts,10.61,% Slots,,br_misp_retired.all_branches,0.00,5.29,
9.579460758,S0-C3,Backend_Bound,42.89,% Slots,,,0.00,5.3,
9.579460758,S0-C3,Backend_Bound.Memory_Bound,93.47,% Slots,,,0.00,5.3,
9.579460758,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,<==
9.579460758,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
9.579460758,S0-C4,Backend_Bound,58.46,% Slots,,,0.00,5.3,
9.579460758,S0-C4,Backend_Bound.Memory_Bound,34.69,% Slots,,,0.00,5.29,<==
9.579460758,S0-C4,Backend_Bound.Core_Bound,23.77,% Slots,,,0.00,5.29,
9.579460758,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
9.579460758,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
9.579460758,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.21,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
9.579460758,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.15,% Clocks,,,0.00,5.29,
9.579460758,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
9.579460758,S0-C5,Frontend_Bound,21.73,% Slots,,,0.00,5.3,
9.579460758,S0-C5,Backend_Bound,37.38,% Slots,,,0.00,5.3,<==
9.579460758,S0-C5,Retiring,27.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
9.579460758,S0-C5,Frontend_Bound.Frontend_Latency,19.85,% Slots,,rs_events.empty_end,0.00,5.29,
9.579460758,S0-C5,Frontend_Bound.Frontend_Bandwidth,12.20,% Slots,,,0.00,5.29,
9.579460758,S0-C5,Backend_Bound.Memory_Bound,20.08,% Slots,,,0.00,5.29,
9.579460758,S0-C5,Backend_Bound.Core_Bound,17.30,% Slots,,,0.00,5.29,
9.579460758,S0-C5,Retiring.Microcode_Sequencer,2.94,% Slots,,idq.ms_uops,0.00,5.16,
9.579460758,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.63,% Clocks,,,0.00,5.03,
9.579460758,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
9.579460758,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.74,% Clocks,,idq.ms_switches,0.00,5.03,
9.579460758,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.77,% Core_Clocks,,,0.00,5.3,
9.579460758,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
9.579460758,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.66,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
9.579460758,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
9.579460758,S0-C6,Frontend_Bound,20.23,% Slots,,,0.00,5.3,
9.579460758,S0-C6,Bad_Speculation,12.42,% Slots,,,0.00,5.3,
9.579460758,S0-C6,Backend_Bound,37.97,% Slots,,,0.00,5.3,
9.579460758,S0-C6,Retiring,30.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
9.579460758,S0-C6,Frontend_Bound.Frontend_Latency,17.59,% Slots,,rs_events.empty_end,0.00,5.3,
9.579460758,S0-C6,Bad_Speculation.Branch_Mispredicts,12.25,% Slots,,br_misp_retired.all_branches,0.00,5.3,
9.579460758,S0-C6,Backend_Bound.Memory_Bound,14.40,% Slots,,,0.00,5.3,
9.579460758,S0-C6,Backend_Bound.Core_Bound,23.57,% Slots,,,0.00,5.3,
9.579460758,S0-C6,Retiring.Microcode_Sequencer,2.08,% Slots,,idq.ms_uops,0.00,5.16,
9.579460758,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.42,% Clocks,,,0.00,5.03,
9.579460758,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
9.579460758,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.02,% Clocks,,idq.ms_switches,0.00,5.03,
9.579460758,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
9.579460758,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.21,% Clocks,,,0.00,5.29,<==
9.579460758,S0-C6-T0,MUX,5.03,%,,,0.00,100.0,
9.579460758,S0-C7,Bad_Speculation,13.54,% Slots,,,0.00,5.3,
9.579460758,S0-C7,Bad_Speculation.Branch_Mispredicts,13.34,% Slots,,br_misp_retired.all_branches,0.00,5.29,
9.579460758,S0-C7,Backend_Bound,34.11,% Slots,,,0.00,5.3,
9.579460758,S0-C7,Backend_Bound.Memory_Bound,12.17,% Slots,,,0.00,5.3,
9.579460758,S0-C7,Backend_Bound.Core_Bound,21.94,% Slots,,,0.00,5.3,<==
9.579460758,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,9.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
9.579460758,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
9.579460758,S1-C0,Bad_Speculation,12.74,% Slots,,,0.00,5.3,
9.579460758,S1-C0,Bad_Speculation.Branch_Mispredicts,12.62,% Slots,,br_misp_retired.all_branches,0.00,5.29,
9.579460758,S1-C0,Backend_Bound,38.10,% Slots,,,0.00,5.3,<==
9.579460758,S1-C0,Backend_Bound.Memory_Bound,19.15,% Slots,,,0.00,5.29,
9.579460758,S1-C0,Backend_Bound.Core_Bound,18.95,% Slots,,,0.00,5.29,
9.579460758,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
9.579460758,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
9.579460758,S1-C0-T0,MUX,5.03,%,,,0.00,100.0,
9.579460758,S1-C1,Bad_Speculation,11.41,% Slots,,,0.00,5.3,
9.579460758,S1-C1,Bad_Speculation.Branch_Mispredicts,11.22,% Slots,,br_misp_retired.all_branches,0.00,5.3,
9.579460758,S1-C1,Backend_Bound,46.99,% Slots,,,0.00,5.3,
9.579460758,S1-C1,Backend_Bound.Memory_Bound,15.04,% Slots,,,0.00,5.3,
9.579460758,S1-C1,Backend_Bound.Core_Bound,31.95,% Slots,,,0.00,5.3,<==
9.579460758,S1-C1-T0,MUX,5.03,%,,,0.00,100.0,
9.579460758,S1-C2,Bad_Speculation,10.32,% Slots,,,0.00,5.3,
9.579460758,S1-C2,Bad_Speculation.Branch_Mispredicts,10.16,% Slots,,br_misp_retired.all_branches,0.00,5.3,
9.579460758,S1-C2,Backend_Bound,45.02,% Slots,,,0.00,5.3,
9.579460758,S1-C2,Backend_Bound.Memory_Bound,14.72,% Slots,,,0.00,5.3,
9.579460758,S1-C2,Backend_Bound.Core_Bound,30.29,% Slots,,,0.00,5.3,<==
9.579460758,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,9.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
9.579460758,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
9.579460758,S1-C3,Backend_Bound,44.35,% Slots,,,0.00,5.3,
9.579460758,S1-C3,Backend_Bound.Memory_Bound,19.40,% Slots,,,0.00,5.3,
9.579460758,S1-C3,Backend_Bound.Core_Bound,24.95,% Slots,,,0.00,5.3,<==
9.579460758,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
9.579460758,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
9.579460758,S1-C4,Frontend_Bound,22.28,% Slots,,,0.00,5.3,
9.579460758,S1-C4,Bad_Speculation,12.41,% Slots,,,0.00,5.3,
9.579460758,S1-C4,Backend_Bound,29.86,% Slots,,,0.00,5.3,<==
9.579460758,S1-C4,Frontend_Bound.Frontend_Latency,15.03,% Slots,,rs_events.empty_end,0.00,5.3,
9.579460758,S1-C4,Bad_Speculation.Branch_Mispredicts,12.24,% Slots,,br_misp_retired.all_branches,0.00,5.3,
9.579460758,S1-C4,Backend_Bound.Memory_Bound,17.21,% Slots,,,0.00,5.3,
9.579460758,S1-C4,Backend_Bound.Core_Bound,12.65,% Slots,,,0.00,5.3,
9.579460758,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
9.579460758,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
9.579460758,S1-C4-T0,MUX,5.03,%,,,0.00,100.0,
9.579460758,S1-C5,Frontend_Bound,24.16,% Slots,,,0.00,5.3,
9.579460758,S1-C5,Bad_Speculation,13.18,% Slots,,,0.00,5.3,
9.579460758,S1-C5,Backend_Bound,35.05,% Slots,,,0.00,5.3,
9.579460758,S1-C5,Frontend_Bound.Frontend_Latency,20.35,% Slots,,rs_events.empty_end,0.00,5.3,
9.579460758,S1-C5,Bad_Speculation.Branch_Mispredicts,13.05,% Slots,,br_misp_retired.all_branches,0.00,5.3,
9.579460758,S1-C5,Backend_Bound.Memory_Bound,32.06,% Slots,,,0.00,5.3,
9.579460758,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.53,% Clocks,,,0.00,5.03,
9.579460758,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
9.579460758,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.89,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,<==
9.579460758,S1-C5-T0,MUX,5.03,%,,,0.00,100.0,
9.579460758,S1-C6,Bad_Speculation,12.68,% Slots,,,0.00,5.3,
9.579460758,S1-C6,Bad_Speculation.Branch_Mispredicts,12.56,% Slots,,br_misp_retired.all_branches,0.00,5.29,
9.579460758,S1-C6,Backend_Bound,30.95,% Slots,,,0.00,5.3,
9.579460758,S1-C6,Backend_Bound.Memory_Bound,12.12,% Slots,,,0.00,5.3,
9.579460758,S1-C6,Backend_Bound.Core_Bound,18.83,% Slots,,,0.00,5.3,
9.579460758,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
9.579460758,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.33,% Clocks,,,0.00,5.29,<==
9.579460758,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
9.579460758,S1-C7,Bad_Speculation,14.91,% Slots,,,0.00,5.3,
9.579460758,S1-C7,Bad_Speculation.Branch_Mispredicts,14.70,% Slots,,br_misp_retired.all_branches,0.00,5.3,
9.579460758,S1-C7,Backend_Bound,31.54,% Slots,,,0.00,5.3,
9.579460758,S1-C7,Backend_Bound.Core_Bound,21.94,% Slots,,,0.00,5.3,
9.579460758,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.18,% Clocks,,,0.00,5.28,<==
9.579460758,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
9.579460758,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
9.579460758,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
9.579460758,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
9.579460758,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
9.579460758,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
9.579460758,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
9.579460758,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
9.579460758,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
9.579460758,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
9.579460758,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
9.579460758,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
9.579460758,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
9.579460758,S1-C4-T1,MUX,5.03,%,,,0.00,100.0,
9.579460758,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
9.579460758,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
9.579460758,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
11.086249463,S0-C0,Frontend_Bound,32.23,% Slots,,,0.00,5.04,<==
11.086249463,S0-C0,Backend_Bound,21.74,% Slots,,,0.00,5.04,
11.086249463,S0-C0,Frontend_Bound.Frontend_Latency,18.05,% Slots,,rs_events.empty_end,0.00,5.04,
11.086249463,S0-C0,Frontend_Bound.Frontend_Bandwidth,15.78,% Slots,,,0.00,5.04,
11.086249463,S0-C0,Backend_Bound.Core_Bound,11.91,% Slots,,,0.00,5.04,
11.086249463,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
11.086249463,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.61,% Core_Clocks,,,0.00,5.32,
11.086249463,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
11.086249463,S0-C1,Frontend_Bound,26.38,% Slots,,,0.00,5.04,
11.086249463,S0-C1,Bad_Speculation,14.05,% Slots,,,0.00,5.04,
11.086249463,S0-C1,Backend_Bound,23.63,% Slots,,,0.00,5.04,
11.086249463,S0-C1,Frontend_Bound.Frontend_Latency,19.16,% Slots,,rs_events.empty_end,0.00,5.04,
11.086249463,S0-C1,Bad_Speculation.Branch_Mispredicts,13.79,% Slots,,br_misp_retired.all_branches,0.00,5.04,
11.086249463,S0-C1,Backend_Bound.Memory_Bound,17.63,% Slots,,,0.00,5.04,
11.086249463,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,<==
11.086249463,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
11.086249463,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
11.086249463,S0-C2,Frontend_Bound,36.19,% Slots,,,0.00,5.04,
11.086249463,S0-C2,Bad_Speculation,20.48,% Slots,,,0.00,5.04,
11.086249463,S0-C2,Backend_Bound,13.88,% Slots,,,0.00,5.04,
11.086249463,S0-C2,Frontend_Bound.Frontend_Latency,16.76,% Slots,,rs_events.empty_end,0.00,5.04,
11.086249463,S0-C2,Bad_Speculation.Branch_Mispredicts,20.27,% Slots,,br_misp_retired.all_branches,0.00,5.04,
11.086249463,S0-C2,Backend_Bound.Memory_Bound,10.92,% Slots,,,0.00,5.04,
11.086249463,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.68,% Clocks,,,0.00,5.31,
11.086249463,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,<==
11.086249463,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
11.086249463,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
11.086249463,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
11.086249463,S0-C3,Frontend_Bound,24.24,% Slots,,,0.00,5.05,
11.086249463,S0-C3,Backend_Bound,49.64,% Slots,,,0.00,5.05,<==
11.086249463,S0-C3,Frontend_Bound.Frontend_Latency,35.60,% Slots,,rs_events.empty_end,0.00,5.05,
11.086249463,S0-C3,Backend_Bound.Memory_Bound,26.98,% Slots,,,0.00,5.05,
11.086249463,S0-C3,Backend_Bound.Core_Bound,22.66,% Slots,,,0.00,5.05,
11.086249463,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.26,% Clocks,,,0.00,5.3,
11.086249463,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
11.086249463,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
11.086249463,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
11.086249463,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,69.17,% Clocks,,,0.00,5.18,
11.086249463,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
11.086249463,S0-C4,Frontend_Bound,42.61,% Slots,,,0.00,5.04,
11.086249463,S0-C4,Bad_Speculation,24.94,% Slots,,,0.00,5.04,
11.086249463,S0-C4,Frontend_Bound.Frontend_Bandwidth,12.98,% Slots,,,0.00,5.04,
11.086249463,S0-C4,Bad_Speculation.Branch_Mispredicts,24.52,% Slots,,br_misp_retired.all_branches,0.00,5.04,
11.086249463,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.99,% Core_Clocks,,,0.00,5.31,<==
11.086249463,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.12,% Core_Clocks,,,0.00,5.31,
11.086249463,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
11.086249463,S0-C5,Frontend_Bound,22.44,% Slots,,,0.00,5.04,
11.086249463,S0-C5,Bad_Speculation,14.30,% Slots,,,0.00,5.04,
11.086249463,S0-C5,Backend_Bound,42.83,% Slots,,,0.00,5.04,
11.086249463,S0-C5,Frontend_Bound.Frontend_Latency,24.24,% Slots,,rs_events.empty_end,0.00,5.04,
11.086249463,S0-C5,Bad_Speculation.Branch_Mispredicts,14.13,% Slots,,br_misp_retired.all_branches,0.00,5.04,
11.086249463,S0-C5,Backend_Bound.Core_Bound,70.58,% Slots,,,0.00,5.04,<==
11.086249463,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.76,% Clocks,,,0.00,5.31,
11.086249463,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
11.086249463,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
11.086249463,S0-C6,Frontend_Bound,34.24,% Slots,,,0.00,5.31,
11.086249463,S0-C6,Bad_Speculation,12.22,% Slots,,,0.00,5.31,
11.086249463,S0-C6,Backend_Bound,30.92,% Slots,,,0.00,5.31,
11.086249463,S0-C6,Retiring,34.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
11.086249463,S0-C6,Frontend_Bound.Frontend_Latency,32.11,% Slots,,rs_events.empty_end,0.00,5.3,
11.086249463,S0-C6,Bad_Speculation.Branch_Mispredicts,12.06,% Slots,,br_misp_retired.all_branches,0.00,5.31,
11.086249463,S0-C6,Backend_Bound.Memory_Bound,23.47,% Slots,,,0.00,5.3,
11.086249463,S0-C6,Retiring.Microcode_Sequencer,1.45,% Slots,,idq.ms_uops,0.00,5.06,
11.086249463,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.53,% Clocks,,,0.00,5.31,
11.086249463,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,23.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,<==
11.086249463,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.35,% Clocks,,idq.ms_switches,0.00,5.31,
11.086249463,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
11.086249463,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
11.086249463,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
11.086249463,S0-C7,Frontend_Bound,26.69,% Slots,,,0.00,5.3,
11.086249463,S0-C7,Bad_Speculation,14.54,% Slots,,,0.00,5.3,
11.086249463,S0-C7,Backend_Bound,35.00,% Slots,,,0.00,5.3,<==
11.086249463,S0-C7,Frontend_Bound.Frontend_Latency,21.54,% Slots,,rs_events.empty_end,0.00,5.3,
11.086249463,S0-C7,Bad_Speculation.Branch_Mispredicts,14.33,% Slots,,br_misp_retired.all_branches,0.00,5.3,
11.086249463,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.01,% Clocks,,,0.00,5.31,
11.086249463,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
11.086249463,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
11.086249463,S1-C0,Bad_Speculation,15.47,% Slots,,,0.00,5.31,
11.086249463,S1-C0,Bad_Speculation.Branch_Mispredicts,15.25,% Slots,,br_misp_retired.all_branches,0.00,5.31,
11.086249463,S1-C0,Backend_Bound,36.17,% Slots,,,0.00,5.31,
11.086249463,S1-C0,Backend_Bound.Memory_Bound,12.32,% Slots,,,0.00,5.31,
11.086249463,S1-C0,Backend_Bound.Core_Bound,23.85,% Slots,,,0.00,5.31,<==
11.086249463,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,9.97,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
11.086249463,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
11.086249463,S1-C1,Frontend_Bound,32.81,% Slots,,,0.00,5.31,<==
11.086249463,S1-C1,Backend_Bound,18.86,% Slots,,,0.00,5.31,
11.086249463,S1-C1,Frontend_Bound.Frontend_Latency,19.98,% Slots,,rs_events.empty_end,0.00,5.31,
11.086249463,S1-C1,Frontend_Bound.Frontend_Bandwidth,15.75,% Slots,,,0.00,5.11,
11.086249463,S1-C1,Backend_Bound.Memory_Bound,10.52,% Slots,,,0.00,5.31,
11.086249463,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.03,% Clocks,,,0.00,5.31,
11.086249463,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
11.086249463,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.98,% Core_Clocks,,,0.00,5.32,
11.086249463,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
11.086249463,S1-C2,Frontend_Bound,27.00,% Slots,,,0.00,5.3,
11.086249463,S1-C2,Backend_Bound,55.20,% Slots,,,0.00,5.3,
11.086249463,S1-C2,Retiring,30.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
11.086249463,S1-C2,Frontend_Bound.Frontend_Latency,45.89,% Slots,,rs_events.empty_end,0.00,5.3,
11.086249463,S1-C2,Retiring.Microcode_Sequencer,1.59,% Slots,,idq.ms_uops,0.00,5.05,
11.086249463,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.58,% Clocks,,,0.00,5.31,
11.086249463,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
11.086249463,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.04,% Clocks,,idq.ms_switches,0.00,5.31,
11.086249463,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
11.086249463,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
11.086249463,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
11.086249463,S1-C3,Frontend_Bound,33.58,% Slots,,,0.00,5.31,
11.086249463,S1-C3,Bad_Speculation,13.03,% Slots,,,0.00,5.31,
11.086249463,S1-C3,Backend_Bound,21.56,% Slots,,,0.00,5.31,
11.086249463,S1-C3,Frontend_Bound.Frontend_Latency,29.90,% Slots,,rs_events.empty_end,0.00,5.31,
11.086249463,S1-C3,Bad_Speculation.Branch_Mispredicts,12.81,% Slots,,br_misp_retired.all_branches,0.00,5.31,
11.086249463,S1-C3,Backend_Bound.Core_Bound,12.74,% Slots,,,0.00,5.31,
11.086249463,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.22,% Clocks,,,0.00,5.32,
11.086249463,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,<==
11.086249463,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
11.086249463,S1-C4,Backend_Bound,48.98,% Slots,,,0.00,5.31,
11.086249463,S1-C4,Backend_Bound.Memory_Bound,40.39,% Slots,,,0.00,5.31,
11.086249463,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
11.086249463,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,21.67,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,<==
11.086249463,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
11.086249463,S1-C5,Frontend_Bound,32.41,% Slots,,,0.00,5.31,<==
11.086249463,S1-C5,Bad_Speculation,16.03,% Slots,,,0.00,5.31,
11.086249463,S1-C5,Backend_Bound,21.11,% Slots,,,0.00,5.31,
11.086249463,S1-C5,Bad_Speculation.Branch_Mispredicts,15.82,% Slots,,br_misp_retired.all_branches,0.00,5.31,
11.086249463,S1-C5,Backend_Bound.Core_Bound,17.07,% Slots,,,0.00,5.31,
11.086249463,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,57.47,% Clocks,,,0.00,5.2,
11.086249463,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
11.086249463,S1-C6,Frontend_Bound,33.11,% Slots,,,0.00,5.3,
11.086249463,S1-C6,Bad_Speculation,11.07,% Slots,,,0.00,5.3,
11.086249463,S1-C6,Backend_Bound,29.26,% Slots,,,0.00,5.3,
11.086249463,S1-C6,Frontend_Bound.Frontend_Latency,31.00,% Slots,,rs_events.empty_end,0.00,5.3,
11.086249463,S1-C6,Frontend_Bound.Frontend_Bandwidth,12.28,% Slots,,,0.00,5.12,
11.086249463,S1-C6,Bad_Speculation.Branch_Mispredicts,10.87,% Slots,,br_misp_retired.all_branches,0.00,5.3,
11.086249463,S1-C6,Backend_Bound.Memory_Bound,25.24,% Slots,,,0.00,5.3,
11.086249463,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.68,% Clocks,,,0.00,5.31,
11.086249463,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,<==
11.086249463,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.61,% Core_Clocks,,,0.00,5.32,
11.086249463,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.52,% Core_Clocks,,,0.00,5.31,
11.086249463,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
11.086249463,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
11.086249463,S1-C7,Frontend_Bound,21.50,% Slots,,,0.00,5.31,
11.086249463,S1-C7,Bad_Speculation,15.99,% Slots,,,0.00,5.31,
11.086249463,S1-C7,Backend_Bound,28.71,% Slots,,,0.00,5.31,
11.086249463,S1-C7,Frontend_Bound.Frontend_Bandwidth,22.07,% Slots,,,0.00,5.12,
11.086249463,S1-C7,Bad_Speculation.Branch_Mispredicts,15.85,% Slots,,br_misp_retired.all_branches,0.00,5.31,
11.086249463,S1-C7,Backend_Bound.Core_Bound,19.49,% Slots,,,0.00,5.31,<==
11.086249463,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,33.65,% Core_Clocks,,,0.00,5.31,
11.086249463,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
11.086249463,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
11.086249463,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
11.086249463,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
11.086249463,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
11.086249463,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
11.086249463,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
11.086249463,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
11.086249463,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
11.086249463,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
11.086249463,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
11.086249463,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
11.086249463,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
11.086249463,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
11.086249463,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
11.086249463,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
11.086249463,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
12.574948946,S0-C0,Frontend_Bound,20.67,% Slots,,,0.00,5.09,
12.574948946,S0-C0,Bad_Speculation,12.40,% Slots,,,0.00,5.09,
12.574948946,S0-C0,Backend_Bound,24.90,% Slots,,,0.00,5.09,
12.574948946,S0-C0,Frontend_Bound.Frontend_Latency,16.58,% Slots,,rs_events.empty_end,0.00,5.09,
12.574948946,S0-C0,Bad_Speculation.Branch_Mispredicts,12.25,% Slots,,br_misp_retired.all_branches,0.00,5.09,
12.574948946,S0-C0,Backend_Bound.Memory_Bound,38.28,% Slots,,,0.00,5.09,
12.574948946,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
12.574948946,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,<==
12.574948946,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
12.574948946,S0-C1,Frontend_Bound,37.39,% Slots,,,0.00,5.1,<==
12.574948946,S0-C1,Bad_Speculation,18.73,% Slots,,,0.00,5.1,
12.574948946,S0-C1,Backend_Bound,10.16,% Slots,,,0.00,5.1,
12.574948946,S0-C1,Frontend_Bound.Frontend_Latency,18.97,% Slots,,rs_events.empty_end,0.00,5.1,
12.574948946,S0-C1,Frontend_Bound.Frontend_Bandwidth,21.63,% Slots,,,0.00,5.09,
12.574948946,S0-C1,Bad_Speculation.Branch_Mispredicts,18.43,% Slots,,br_misp_retired.all_branches,0.00,5.09,
12.574948946,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.46,% Clocks,,,0.00,5.36,
12.574948946,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
12.574948946,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.51,% Core_Clocks,,,0.00,5.37,
12.574948946,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
12.574948946,S0-C2,Frontend_Bound,30.21,% Slots,,,0.00,5.1,
12.574948946,S0-C2,Bad_Speculation,13.04,% Slots,,,0.00,5.1,
12.574948946,S0-C2,Backend_Bound,26.48,% Slots,,,0.00,5.1,
12.574948946,S0-C2,Frontend_Bound.Frontend_Latency,18.75,% Slots,,rs_events.empty_end,0.00,5.1,
12.574948946,S0-C2,Frontend_Bound.Frontend_Bandwidth,10.14,% Slots,,,0.00,5.1,
12.574948946,S0-C2,Bad_Speculation.Branch_Mispredicts,12.83,% Slots,,br_misp_retired.all_branches,0.00,5.1,
12.574948946,S0-C2,Backend_Bound.Memory_Bound,15.00,% Slots,,,0.00,5.1,
12.574948946,S0-C2,Backend_Bound.Core_Bound,11.47,% Slots,,,0.00,5.1,
12.574948946,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.58,% Clocks,,,0.00,5.37,
12.574948946,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,<==
12.574948946,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.47,% Core_Clocks,,,0.00,5.38,
12.574948946,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.10,% Core_Clocks,,,0.00,5.1,
12.574948946,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,
12.574948946,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,9.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
12.574948946,S0-C2-T0,MUX,5.10,%,,,0.00,100.0,
12.574948946,S0-C3,Frontend_Bound,44.36,% Slots,,,0.00,5.1,
12.574948946,S0-C3,Bad_Speculation,11.01,% Slots,,,0.00,5.1,
12.574948946,S0-C3,Backend_Bound,28.58,% Slots,,,0.00,5.1,
12.574948946,S0-C3,Retiring,17.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
12.574948946,S0-C3,Frontend_Bound.Frontend_Latency,31.99,% Slots,,rs_events.empty_end,0.00,5.1,
12.574948946,S0-C3,Bad_Speculation.Branch_Mispredicts,10.51,% Slots,,br_misp_retired.all_branches,0.00,5.1,
12.574948946,S0-C3,Backend_Bound.Core_Bound,22.79,% Slots,,,0.00,5.1,
12.574948946,S0-C3,Retiring.Microcode_Sequencer,12.63,% Slots,,idq.ms_uops,0.00,5.37,
12.574948946,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.57,% Clocks,,,0.00,5.36,
12.574948946,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,<==
12.574948946,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.58,% Clocks,,idq.ms_switches,0.00,5.36,
12.574948946,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
12.574948946,S0-C4,Frontend_Bound,37.36,% Slots,,,0.00,5.09,
12.574948946,S0-C4,Bad_Speculation,15.36,% Slots,,,0.00,5.09,
12.574948946,S0-C4,Backend_Bound,12.84,% Slots,,,0.00,5.09,
12.574948946,S0-C4,Frontend_Bound.Frontend_Latency,27.68,% Slots,,rs_events.empty_end,0.00,5.09,
12.574948946,S0-C4,Bad_Speculation.Branch_Mispredicts,15.03,% Slots,,br_misp_retired.all_branches,0.00,5.09,
12.574948946,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.62,% Clocks,,,0.00,5.37,
12.574948946,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,<==
12.574948946,S0-C4-T0,MUX,5.10,%,,,0.00,100.0,
12.574948946,S0-C5,Bad_Speculation,15.07,% Slots,,,0.00,5.1,
12.574948946,S0-C5,Bad_Speculation.Branch_Mispredicts,14.94,% Slots,,br_misp_retired.all_branches,0.00,5.09,
12.574948946,S0-C5,Backend_Bound,46.82,% Slots,,,0.00,5.1,
12.574948946,S0-C5,Backend_Bound.Memory_Bound,26.51,% Slots,,,0.00,5.1,
12.574948946,S0-C5,Backend_Bound.Core_Bound,20.31,% Slots,,,0.00,5.1,
12.574948946,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,<==
12.574948946,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
12.574948946,S0-C6,Frontend_Bound,21.17,% Slots,,,0.00,5.09,
12.574948946,S0-C6,Bad_Speculation,18.12,% Slots,,,0.00,5.09,
12.574948946,S0-C6,Backend_Bound,26.43,% Slots,,,0.00,5.09,
12.574948946,S0-C6,Bad_Speculation.Branch_Mispredicts,17.96,% Slots,,br_misp_retired.all_branches,0.00,5.09,
12.574948946,S0-C6,Backend_Bound.Memory_Bound,10.41,% Slots,,,0.00,5.09,
12.574948946,S0-C6,Backend_Bound.Core_Bound,16.01,% Slots,,,0.00,5.09,
12.574948946,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,21.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,
12.574948946,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,53.39,% Clocks,,,0.00,5.1,<==
12.574948946,S0-C6-T0,MUX,5.10,%,,,0.00,100.0,
12.574948946,S0-C7,Frontend_Bound,24.99,% Slots,,,0.00,5.1,<==
12.574948946,S0-C7,Bad_Speculation,19.32,% Slots,,,0.00,5.1,
12.574948946,S0-C7,Bad_Speculation.Branch_Mispredicts,19.08,% Slots,,br_misp_retired.all_branches,0.00,5.1,
12.574948946,S0-C7-T0,MUX,5.10,%,,,0.00,100.0,
12.574948946,S1-C0,Bad_Speculation,11.04,% Slots,,,0.00,5.1,
12.574948946,S1-C0,Bad_Speculation.Branch_Mispredicts,10.95,% Slots,,br_misp_retired.all_branches,0.00,5.09,
12.574948946,S1-C0,Backend_Bound,43.38,% Slots,,,0.00,5.1,
12.574948946,S1-C0,Backend_Bound.Memory_Bound,26.60,% Slots,,,0.00,5.1,
12.574948946,S1-C0,Backend_Bound.Core_Bound,16.78,% Slots,,,0.00,5.1,
12.574948946,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,14.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,<==
12.574948946,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.82,% Clocks,,,0.00,5.1,
12.574948946,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
12.574948946,S1-C1,Frontend_Bound,32.17,% Slots,,,0.00,5.1,<==
12.574948946,S1-C1,Bad_Speculation,13.14,% Slots,,,0.00,5.1,
12.574948946,S1-C1,Backend_Bound,12.54,% Slots,,,0.00,5.1,
12.574948946,S1-C1,Frontend_Bound.Frontend_Latency,18.93,% Slots,,rs_events.empty_end,0.00,5.1,
12.574948946,S1-C1,Frontend_Bound.Frontend_Bandwidth,21.17,% Slots,,,0.00,5.1,
12.574948946,S1-C1,Bad_Speculation.Branch_Mispredicts,12.81,% Slots,,br_misp_retired.all_branches,0.00,5.09,
12.574948946,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.90,% Clocks,,,0.00,5.37,
12.574948946,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
12.574948946,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,71.40,% Core_Clocks,,,0.00,5.37,
12.574948946,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.13,% Core_Clocks,,,0.00,5.1,
12.574948946,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
12.574948946,S1-C2,Frontend_Bound,53.65,% Slots,,,0.00,5.1,
12.574948946,S1-C2,Bad_Speculation,19.34,% Slots,,,0.00,5.1,
12.574948946,S1-C2,Frontend_Bound.Frontend_Latency,19.32,% Slots,,rs_events.empty_end,0.00,5.1,
12.574948946,S1-C2,Bad_Speculation.Branch_Mispredicts,18.88,% Slots,,br_misp_retired.all_branches,0.00,5.09,
12.574948946,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,<==
12.574948946,S1-C2-T0,MUX,5.09,%,,,0.00,100.0,
12.574948946,S1-C3,Frontend_Bound,36.63,% Slots,,,0.00,5.1,
12.574948946,S1-C3,Bad_Speculation,11.03,% Slots,,,0.00,5.1,
12.574948946,S1-C3,Backend_Bound,36.59,% Slots,,,0.00,5.1,
12.574948946,S1-C3,Retiring,26.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
12.574948946,S1-C3,Frontend_Bound.Frontend_Latency,36.44,% Slots,,rs_events.empty_end,0.00,5.1,
12.574948946,S1-C3,Frontend_Bound.Frontend_Bandwidth,26.95,% Slots,,,0.00,5.1,
12.574948946,S1-C3,Bad_Speculation.Branch_Mispredicts,10.80,% Slots,,br_misp_retired.all_branches,0.00,5.09,
12.574948946,S1-C3,Retiring.Microcode_Sequencer,3.60,% Slots,,idq.ms_uops,0.00,5.37,
12.574948946,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.65,% Clocks,,,0.00,5.37,
12.574948946,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,<==
12.574948946,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.81,% Clocks,,idq.ms_switches,0.00,5.37,
12.574948946,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
12.574948946,S1-C4,Frontend_Bound,31.85,% Slots,,,0.00,5.1,
12.574948946,S1-C4,Bad_Speculation,13.65,% Slots,,,0.00,5.1,
12.574948946,S1-C4,Backend_Bound,26.49,% Slots,,,0.00,5.1,
12.574948946,S1-C4,Frontend_Bound.Frontend_Latency,24.17,% Slots,,rs_events.empty_end,0.00,5.1,
12.574948946,S1-C4,Bad_Speculation.Branch_Mispredicts,13.46,% Slots,,br_misp_retired.all_branches,0.00,5.1,
12.574948946,S1-C4,Backend_Bound.Memory_Bound,14.30,% Slots,,,0.00,5.1,
12.574948946,S1-C4,Backend_Bound.Core_Bound,12.19,% Slots,,,0.00,5.1,
12.574948946,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.75,% Clocks,,,0.00,5.38,
12.574948946,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,<==
12.574948946,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
12.574948946,S1-C4-T0,MUX,5.10,%,,,0.00,100.0,
12.574948946,S1-C5,Backend_Bound,46.54,% Slots,,,0.00,5.1,<==
12.574948946,S1-C5,Backend_Bound.Memory_Bound,25.71,% Slots,,,0.00,5.1,
12.574948946,S1-C5,Backend_Bound.Core_Bound,20.82,% Slots,,,0.00,5.1,
12.574948946,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
12.574948946,S1-C6,Frontend_Bound,39.68,% Slots,,,0.00,5.1,
12.574948946,S1-C6,Bad_Speculation,11.86,% Slots,,,0.00,5.1,
12.574948946,S1-C6,Backend_Bound,34.05,% Slots,,,0.00,5.1,
12.574948946,S1-C6,Retiring,23.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
12.574948946,S1-C6,Frontend_Bound.Frontend_Latency,24.35,% Slots,,rs_events.empty_end,0.00,5.1,
12.574948946,S1-C6,Frontend_Bound.Frontend_Bandwidth,11.88,% Slots,,,0.00,5.1,
12.574948946,S1-C6,Bad_Speculation.Branch_Mispredicts,11.58,% Slots,,br_misp_retired.all_branches,0.00,5.09,
12.574948946,S1-C6,Backend_Bound.Memory_Bound,48.41,% Slots,,,0.00,5.1,
12.574948946,S1-C6,Retiring.Microcode_Sequencer,5.19,% Slots,,idq.ms_uops,0.00,5.37,
12.574948946,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,<==
12.574948946,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.08,% Clocks,,idq.ms_switches,0.00,5.37,
12.574948946,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.68,% Core_Clocks,,,0.00,5.37,
12.574948946,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
12.574948946,S1-C6-T0,MUX,5.09,%,,,0.00,100.0,
12.574948946,S1-C7,Frontend_Bound,35.56,% Slots,,,0.00,5.1,
12.574948946,S1-C7,Bad_Speculation,12.18,% Slots,,,0.00,5.1,
12.574948946,S1-C7,Backend_Bound,28.09,% Slots,,,0.00,5.1,
12.574948946,S1-C7,Frontend_Bound.Frontend_Latency,15.27,% Slots,,rs_events.empty_end,0.00,5.1,
12.574948946,S1-C7,Frontend_Bound.Frontend_Bandwidth,26.52,% Slots,,,0.00,5.1,
12.574948946,S1-C7,Bad_Speculation.Branch_Mispredicts,11.98,% Slots,,br_misp_retired.all_branches,0.00,5.1,
12.574948946,S1-C7,Backend_Bound.Memory_Bound,25.82,% Slots,,,0.00,5.1,
12.574948946,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.38,% Clocks,,,0.00,5.37,
12.574948946,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
12.574948946,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.25,% Core_Clocks,,,0.00,5.1,<==
12.574948946,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.30,% Core_Clocks,,,0.00,5.1,
12.574948946,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,9.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
12.574948946,S1-C7-T0,MUX,5.10,%,,,0.00,100.0,
12.574948946,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
12.574948946,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
12.574948946,S0-C2-T1,MUX,5.10,%,,,0.00,100.0,
12.574948946,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
12.574948946,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
12.574948946,S0-C5-T1,MUX,5.10,%,,,0.00,100.0,
12.574948946,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
12.574948946,S0-C7-T1,MUX,5.10,%,,,0.00,100.0,
12.574948946,S1-C0-T1,MUX,5.10,%,,,0.00,100.0,
12.574948946,S1-C1-T1,MUX,5.10,%,,,0.00,100.0,
12.574948946,S1-C2-T1,MUX,5.10,%,,,0.00,100.0,
12.574948946,S1-C3-T1,MUX,5.10,%,,,0.00,100.0,
12.574948946,S1-C4-T1,MUX,5.10,%,,,0.00,100.0,
12.574948946,S1-C5-T1,MUX,5.10,%,,,0.00,100.0,
12.574948946,S1-C6-T1,MUX,5.10,%,,,0.00,100.0,
12.574948946,S1-C7-T1,MUX,5.10,%,,,0.00,100.0,
14.074209151,S0-C0,Frontend_Bound,35.02,% Slots,,,0.00,5.33,<==
14.074209151,S0-C0,Bad_Speculation,10.33,% Slots,,,0.00,5.33,
14.074209151,S0-C0,Backend_Bound,24.87,% Slots,,,0.00,5.33,
14.074209151,S0-C0,Retiring,26.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
14.074209151,S0-C0,Frontend_Bound.Frontend_Latency,16.54,% Slots,,rs_events.empty_end,0.00,5.33,
14.074209151,S0-C0,Frontend_Bound.Frontend_Bandwidth,12.50,% Slots,,,0.00,5.33,
14.074209151,S0-C0,Bad_Speculation.Branch_Mispredicts,10.13,% Slots,,br_misp_retired.all_branches,0.00,5.33,
14.074209151,S0-C0,Backend_Bound.Memory_Bound,11.46,% Slots,,,0.00,5.07,
14.074209151,S0-C0,Backend_Bound.Core_Bound,13.41,% Slots,,,0.00,5.07,
14.074209151,S0-C0,Retiring.Microcode_Sequencer,2.50,% Slots,,idq.ms_uops,0.00,5.33,
14.074209151,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.15,% Clocks,,,0.00,5.34,
14.074209151,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
14.074209151,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.53,% Clocks,,idq.ms_switches,0.00,5.34,
14.074209151,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.51,% Core_Clocks,,,0.00,5.07,
14.074209151,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.42,% Core_Clocks,,,0.00,5.33,
14.074209151,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
14.074209151,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
14.074209151,S0-C1,Frontend_Bound,26.12,% Slots,,,0.00,5.33,
14.074209151,S0-C1,Backend_Bound,42.11,% Slots,,,0.00,5.33,
14.074209151,S0-C1,Retiring,27.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
14.074209151,S0-C1,Frontend_Bound.Frontend_Latency,26.08,% Slots,,rs_events.empty_end,0.00,5.33,
14.074209151,S0-C1,Backend_Bound.Memory_Bound,25.95,% Slots,,,0.00,5.06,<==
14.074209151,S0-C1,Backend_Bound.Core_Bound,16.16,% Slots,,,0.00,5.06,
14.074209151,S0-C1,Retiring.Microcode_Sequencer,2.19,% Slots,,idq.ms_uops,0.00,5.32,
14.074209151,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.45,% Clocks,,,0.00,5.34,
14.074209151,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
14.074209151,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.16,% Clocks,,idq.ms_switches,0.00,5.34,
14.074209151,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
14.074209151,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
14.074209151,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.96,% Clocks,,,0.00,5.34,
14.074209151,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
14.074209151,S0-C2,Bad_Speculation,13.90,% Slots,,,0.00,5.33,
14.074209151,S0-C2,Bad_Speculation.Branch_Mispredicts,13.67,% Slots,,br_misp_retired.all_branches,0.00,5.33,
14.074209151,S0-C2,Backend_Bound,38.97,% Slots,,,0.00,5.33,<==
14.074209151,S0-C2,Backend_Bound.Memory_Bound,18.52,% Slots,,,0.00,5.06,
14.074209151,S0-C2,Backend_Bound.Core_Bound,20.46,% Slots,,,0.00,5.06,
14.074209151,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
14.074209151,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
14.074209151,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.56,% Clocks,,,0.00,5.34,
14.074209151,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
14.074209151,S0-C3,Frontend_Bound,20.82,% Slots,,,0.00,5.33,
14.074209151,S0-C3,Backend_Bound,48.25,% Slots,,,0.00,5.33,
14.074209151,S0-C3,Frontend_Bound.Frontend_Bandwidth,12.64,% Slots,,,0.00,5.33,
14.074209151,S0-C3,Backend_Bound.Memory_Bound,21.46,% Slots,,,0.00,5.07,
14.074209151,S0-C3,Backend_Bound.Core_Bound,26.79,% Slots,,,0.00,5.07,<==
14.074209151,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.36,% Core_Clocks,,,0.00,5.33,
14.074209151,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,14.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
14.074209151,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
14.074209151,S0-C4,Frontend_Bound,25.27,% Slots,,,0.00,5.33,
14.074209151,S0-C4,Bad_Speculation,12.26,% Slots,,,0.00,5.33,
14.074209151,S0-C4,Backend_Bound,34.78,% Slots,,,0.00,5.33,
14.074209151,S0-C4,Bad_Speculation.Branch_Mispredicts,11.97,% Slots,,br_misp_retired.all_branches,0.00,5.33,
14.074209151,S0-C4,Backend_Bound.Memory_Bound,10.92,% Slots,,,0.00,5.07,
14.074209151,S0-C4,Backend_Bound.Core_Bound,23.86,% Slots,,,0.00,5.07,
14.074209151,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
14.074209151,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.29,% Clocks,,,0.00,5.34,<==
14.074209151,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
14.074209151,S0-C5,Frontend_Bound,31.08,% Slots,,,0.00,5.33,
14.074209151,S0-C5,Backend_Bound,34.95,% Slots,,,0.00,5.33,
14.074209151,S0-C5,Retiring,28.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
14.074209151,S0-C5,Frontend_Bound.Frontend_Latency,17.18,% Slots,,rs_events.empty_end,0.00,5.33,
14.074209151,S0-C5,Backend_Bound.Memory_Bound,10.65,% Slots,,,0.00,5.06,
14.074209151,S0-C5,Backend_Bound.Core_Bound,24.30,% Slots,,,0.00,5.06,<==
14.074209151,S0-C5,Retiring.Microcode_Sequencer,5.49,% Slots,,idq.ms_uops,0.00,5.32,
14.074209151,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
14.074209151,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.48,% Clocks,,idq.ms_switches,0.00,5.33,
14.074209151,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
14.074209151,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
14.074209151,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
14.074209151,S0-C6,Backend_Bound,57.54,% Slots,,,0.00,5.33,
14.074209151,S0-C6,Retiring,31.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
14.074209151,S0-C6,Backend_Bound.Memory_Bound,17.31,% Slots,,,0.00,5.06,
14.074209151,S0-C6,Backend_Bound.Core_Bound,40.23,% Slots,,,0.00,5.06,
14.074209151,S0-C6,Retiring.Microcode_Sequencer,6.08,% Slots,,idq.ms_uops,0.00,5.33,
14.074209151,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.08,% Clocks,,idq.ms_switches,0.00,5.33,
14.074209151,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
14.074209151,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
14.074209151,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.07,% Clocks,,,0.00,5.33,<==
14.074209151,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
14.074209151,S0-C7,Backend_Bound,49.93,% Slots,,,0.00,5.33,
14.074209151,S0-C7,Retiring,27.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
14.074209151,S0-C7,Backend_Bound.Memory_Bound,20.44,% Slots,,,0.00,5.07,
14.074209151,S0-C7,Backend_Bound.Core_Bound,29.49,% Slots,,,0.00,5.07,
14.074209151,S0-C7,Retiring.Microcode_Sequencer,6.59,% Slots,,idq.ms_uops,0.00,5.33,
14.074209151,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.98,% Clocks,,idq.ms_switches,0.00,5.33,
14.074209151,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
14.074209151,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
14.074209151,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.48,% Clocks,,,0.00,5.33,<==
14.074209151,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
14.074209151,S1-C0,Frontend_Bound,33.43,% Slots,,,0.00,5.33,
14.074209151,S1-C0,Bad_Speculation,14.68,% Slots,,,0.00,5.33,
14.074209151,S1-C0,Backend_Bound,16.04,% Slots,,,0.00,5.33,
14.074209151,S1-C0,Frontend_Bound.Frontend_Latency,20.42,% Slots,,rs_events.empty_end,0.00,5.33,
14.074209151,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.08,% Slots,,,0.00,5.33,
14.074209151,S1-C0,Bad_Speculation.Branch_Mispredicts,14.48,% Slots,,br_misp_retired.all_branches,0.00,5.33,
14.074209151,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
14.074209151,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.70,% Core_Clocks,,,0.00,5.07,
14.074209151,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.41,% Core_Clocks,,,0.00,5.33,
14.074209151,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
14.074209151,S1-C1,Frontend_Bound,32.59,% Slots,,,0.00,5.33,<==
14.074209151,S1-C1,Bad_Speculation,10.95,% Slots,,,0.00,5.33,
14.074209151,S1-C1,Backend_Bound,17.69,% Slots,,,0.00,5.33,
14.074209151,S1-C1,Frontend_Bound.Frontend_Latency,15.60,% Slots,,rs_events.empty_end,0.00,5.33,
14.074209151,S1-C1,Frontend_Bound.Frontend_Bandwidth,12.86,% Slots,,,0.00,5.33,
14.074209151,S1-C1,Bad_Speculation.Branch_Mispredicts,10.63,% Slots,,br_misp_retired.all_branches,0.00,5.33,
14.074209151,S1-C1,Backend_Bound.Memory_Bound,10.69,% Slots,,,0.00,5.06,
14.074209151,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.62,% Clocks,,,0.00,5.33,
14.074209151,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
14.074209151,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,55.83,% Core_Clocks,,,0.00,5.06,
14.074209151,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
14.074209151,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
14.074209151,S1-C2,Frontend_Bound,22.39,% Slots,,,0.00,5.33,
14.074209151,S1-C2,Bad_Speculation,13.16,% Slots,,,0.00,5.33,
14.074209151,S1-C2,Backend_Bound,28.24,% Slots,,,0.00,5.33,<==
14.074209151,S1-C2,Bad_Speculation.Branch_Mispredicts,12.91,% Slots,,br_misp_retired.all_branches,0.00,5.32,
14.074209151,S1-C2,Backend_Bound.Memory_Bound,14.54,% Slots,,,0.00,5.06,
14.074209151,S1-C2,Backend_Bound.Core_Bound,13.71,% Slots,,,0.00,5.06,
14.074209151,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.64,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.06,
14.074209151,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.79,% Clocks,,,0.00,5.34,
14.074209151,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
14.074209151,S1-C3,Frontend_Bound,36.23,% Slots,,,0.00,5.33,
14.074209151,S1-C3,Bad_Speculation,18.99,% Slots,,,0.00,5.33,
14.074209151,S1-C3,Backend_Bound,22.86,% Slots,,,0.00,5.33,
14.074209151,S1-C3,Frontend_Bound.Frontend_Latency,21.22,% Slots,,rs_events.empty_end,0.00,5.32,
14.074209151,S1-C3,Bad_Speculation.Branch_Mispredicts,18.68,% Slots,,br_misp_retired.all_branches,0.00,5.32,
14.074209151,S1-C3,Backend_Bound.Memory_Bound,20.95,% Slots,,,0.00,5.06,
14.074209151,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.08,% Clocks,,,0.00,5.33,
14.074209151,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
14.074209151,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
14.074209151,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
14.074209151,S1-C4,Frontend_Bound,23.08,% Slots,,,0.00,5.33,
14.074209151,S1-C4,Bad_Speculation,15.12,% Slots,,,0.00,5.33,
14.074209151,S1-C4,Backend_Bound,26.99,% Slots,,,0.00,5.33,<==
14.074209151,S1-C4,Bad_Speculation.Branch_Mispredicts,14.81,% Slots,,br_misp_retired.all_branches,0.00,5.32,
14.074209151,S1-C4,Backend_Bound.Memory_Bound,14.38,% Slots,,,0.00,5.06,
14.074209151,S1-C4,Backend_Bound.Core_Bound,12.61,% Slots,,,0.00,5.06,
14.074209151,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
14.074209151,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
14.074209151,S1-C5,Frontend_Bound,37.12,% Slots,,,0.00,5.34,
14.074209151,S1-C5,Bad_Speculation,15.66,% Slots,,,0.00,5.34,
14.074209151,S1-C5,Backend_Bound,20.01,% Slots,,,0.00,5.34,
14.074209151,S1-C5,Retiring,27.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
14.074209151,S1-C5,Frontend_Bound.Frontend_Latency,20.61,% Slots,,rs_events.empty_end,0.00,5.33,<==
14.074209151,S1-C5,Frontend_Bound.Frontend_Bandwidth,10.03,% Slots,,,0.00,5.33,
14.074209151,S1-C5,Bad_Speculation.Branch_Mispredicts,15.41,% Slots,,br_misp_retired.all_branches,0.00,5.33,
14.074209151,S1-C5,Backend_Bound.Core_Bound,13.52,% Slots,,,0.00,5.06,
14.074209151,S1-C5,Retiring.Microcode_Sequencer,1.07,% Slots,,idq.ms_uops,0.00,5.33,
14.074209151,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
14.074209151,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.31,% Clocks,,idq.ms_switches,0.00,5.33,
14.074209151,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.29,% Core_Clocks,,,0.00,5.07,
14.074209151,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.27,% Clocks,,,0.00,5.33,
14.074209151,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
14.074209151,S1-C6,Frontend_Bound,21.37,% Slots,,,0.00,5.33,
14.074209151,S1-C6,Bad_Speculation,23.30,% Slots,,,0.00,5.33,
14.074209151,S1-C6,Backend_Bound,20.86,% Slots,,,0.00,5.33,
14.074209151,S1-C6,Retiring,19.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
14.074209151,S1-C6,Bad_Speculation.Branch_Mispredicts,23.07,% Slots,,br_misp_retired.all_branches,0.00,5.06,<==
14.074209151,S1-C6,Backend_Bound.Memory_Bound,10.80,% Slots,,,0.00,5.06,
14.074209151,S1-C6,Backend_Bound.Core_Bound,10.06,% Slots,,,0.00,5.06,
14.074209151,S1-C6,Retiring.Microcode_Sequencer,6.30,% Slots,,idq.ms_uops,0.00,5.33,
14.074209151,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.91,% Clocks,,idq.ms_switches,0.00,5.33,
14.074209151,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
14.074209151,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
14.074209151,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
14.074209151,S1-C7,Frontend_Bound,35.27,% Slots,,,0.00,5.34,
14.074209151,S1-C7,Bad_Speculation,12.58,% Slots,,,0.00,5.34,
14.074209151,S1-C7,Backend_Bound,29.74,% Slots,,,0.00,5.34,
14.074209151,S1-C7,Frontend_Bound.Frontend_Latency,63.93,% Slots,,rs_events.empty_end,0.00,5.33,
14.074209151,S1-C7,Bad_Speculation.Branch_Mispredicts,12.45,% Slots,,br_misp_retired.all_branches,0.00,5.06,
14.074209151,S1-C7,Backend_Bound.Memory_Bound,13.31,% Slots,,,0.00,5.07,
14.074209151,S1-C7,Backend_Bound.Core_Bound,16.42,% Slots,,,0.00,5.07,
14.074209151,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.04,% Clocks,,,0.00,5.33,
14.074209151,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
14.074209151,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,68.24,% Clocks,,,0.00,5.34,
14.074209151,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
14.074209151,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
14.074209151,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
14.074209151,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
14.074209151,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
14.074209151,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
14.074209151,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
14.074209151,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
14.074209151,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
14.074209151,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
14.074209151,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
14.074209151,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
14.074209151,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
14.074209151,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
14.074209151,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
14.074209151,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
14.074209151,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
15.562459705,S0-C0,Frontend_Bound,25.33,% Slots,,,0.00,5.12,
15.562459705,S0-C0,Bad_Speculation,15.49,% Slots,,,0.00,5.12,
15.562459705,S0-C0,Backend_Bound,32.80,% Slots,,,0.00,5.12,
15.562459705,S0-C0,Frontend_Bound.Frontend_Bandwidth,11.50,% Slots,,,0.00,5.12,
15.562459705,S0-C0,Bad_Speculation.Branch_Mispredicts,15.28,% Slots,,br_misp_retired.all_branches,0.00,5.12,
15.562459705,S0-C0,Backend_Bound.Memory_Bound,21.46,% Slots,,,0.00,5.12,<==
15.562459705,S0-C0,Backend_Bound.Core_Bound,11.34,% Slots,,,0.00,5.12,
15.562459705,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.04,% Core_Clocks,,,0.00,5.38,
15.562459705,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.04,% Core_Clocks,,,0.00,5.39,
15.562459705,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,
15.562459705,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
15.562459705,S0-C0-T0,MUX,5.11,%,,,0.00,100.0,
15.562459705,S0-C1,Frontend_Bound,39.21,% Slots,,,0.00,5.12,
15.562459705,S0-C1,Bad_Speculation,20.02,% Slots,,,0.00,5.12,
15.562459705,S0-C1,Frontend_Bound.Frontend_Latency,32.52,% Slots,,rs_events.empty_end,0.00,5.12,
15.562459705,S0-C1,Bad_Speculation.Branch_Mispredicts,19.57,% Slots,,br_misp_retired.all_branches,0.00,5.12,
15.562459705,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.80,% Clocks,,,0.00,5.12,
15.562459705,S0-C1-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.10,% Clocks,This metric represents fraction of cycles the CPU was stalled due to Instruction TLB (ITLB) misses...,itlb_misses.walk_completed,0.00,5.11,
15.562459705,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,<==
15.562459705,S0-C1-T0,MUX,5.10,%,,,0.00,100.0,
15.562459705,S0-C2,Frontend_Bound,21.26,% Slots,,,0.00,5.12,
15.562459705,S0-C2,Bad_Speculation,19.25,% Slots,,,0.00,5.12,
15.562459705,S0-C2,Backend_Bound,20.93,% Slots,,,0.00,5.12,
15.562459705,S0-C2,Frontend_Bound.Frontend_Latency,25.17,% Slots,,rs_events.empty_end,0.00,5.12,<==
15.562459705,S0-C2,Bad_Speculation.Branch_Mispredicts,18.97,% Slots,,br_misp_retired.all_branches,0.00,5.12,
15.562459705,S0-C2,Backend_Bound.Memory_Bound,15.13,% Slots,,,0.00,5.12,
15.562459705,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.39,% Clocks,,,0.00,5.11,
15.562459705,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
15.562459705,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
15.562459705,S0-C2-T0,MUX,5.11,%,,,0.00,100.0,
15.562459705,S0-C3,Backend_Bound,57.55,% Slots,,,0.00,5.12,<==
15.562459705,S0-C3,Backend_Bound.Memory_Bound,30.19,% Slots,,,0.00,5.12,
15.562459705,S0-C3,Backend_Bound.Core_Bound,27.36,% Slots,,,0.00,5.12,
15.562459705,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,
15.562459705,S0-C3-T0,Backend_Bound.Memory_Bound.L2_Bound,5.03,% Stalls,This metric estimates how often the CPU was stalled due to L2 cache accesses by loads...,mem_load_uops_retired.l2_hit:pp,0.00,10.3,
15.562459705,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
15.562459705,S0-C3-T0,MUX,5.11,%,,,0.00,100.0,
15.562459705,S0-C4,Frontend_Bound,22.36,% Slots,,,0.00,5.12,
15.562459705,S0-C4,Bad_Speculation,15.02,% Slots,,,0.00,5.12,
15.562459705,S0-C4,Backend_Bound,36.63,% Slots,,,0.00,5.12,
15.562459705,S0-C4,Retiring,36.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
15.562459705,S0-C4,Frontend_Bound.Frontend_Latency,34.90,% Slots,,rs_events.empty_end,0.00,5.12,
15.562459705,S0-C4,Bad_Speculation.Branch_Mispredicts,14.82,% Slots,,br_misp_retired.all_branches,0.00,5.12,
15.562459705,S0-C4,Backend_Bound.Core_Bound,56.97,% Slots,,,0.00,5.12,
15.562459705,S0-C4,Retiring.Microcode_Sequencer,1.72,% Slots,,idq.ms_uops,0.00,5.12,
15.562459705,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.22,% Clocks,,,0.00,5.13,
15.562459705,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
15.562459705,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.93,% Clocks,,idq.ms_switches,0.00,5.13,
15.562459705,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.75,% Clocks,,,0.00,5.11,<==
15.562459705,S0-C4-T0,MUX,5.11,%,,,0.00,100.0,
15.562459705,S0-C5,Frontend_Bound,39.00,% Slots,,,0.00,5.12,<==
15.562459705,S0-C5,Bad_Speculation,19.22,% Slots,,,0.00,5.12,
15.562459705,S0-C5,Frontend_Bound.Frontend_Latency,30.34,% Slots,,rs_events.empty_end,0.00,5.12,
15.562459705,S0-C5,Frontend_Bound.Frontend_Bandwidth,27.86,% Slots,,,0.00,5.12,
15.562459705,S0-C5,Bad_Speculation.Branch_Mispredicts,18.58,% Slots,,br_misp_retired.all_branches,0.00,5.12,
15.562459705,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.29,% Clocks,,,0.00,5.12,
15.562459705,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
15.562459705,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.22,% Core_Clocks,,,0.00,5.39,
15.562459705,S0-C5-T0,MUX,5.11,%,,,0.00,100.0,
15.562459705,S0-C6,Frontend_Bound,34.29,% Slots,,,0.00,5.13,
15.562459705,S0-C6,Bad_Speculation,15.53,% Slots,,,0.00,5.13,
15.562459705,S0-C6,Backend_Bound,17.50,% Slots,,,0.00,5.13,
15.562459705,S0-C6,Frontend_Bound.Frontend_Latency,17.45,% Slots,,rs_events.empty_end,0.00,5.13,
15.562459705,S0-C6,Bad_Speculation.Branch_Mispredicts,15.36,% Slots,,br_misp_retired.all_branches,0.00,5.13,
15.562459705,S0-C6,Backend_Bound.Memory_Bound,16.04,% Slots,,,0.00,5.13,
15.562459705,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.52,% Clocks,,,0.00,5.12,
15.562459705,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,<==
15.562459705,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
15.562459705,S0-C6-T0,MUX,5.11,%,,,0.00,100.0,
15.562459705,S0-C7,Bad_Speculation,14.98,% Slots,,,0.00,5.13,
15.562459705,S0-C7,Bad_Speculation.Branch_Mispredicts,14.82,% Slots,,br_misp_retired.all_branches,0.00,5.13,
15.562459705,S0-C7,Backend_Bound,34.63,% Slots,,,0.00,5.13,
15.562459705,S0-C7,Backend_Bound.Memory_Bound,23.62,% Slots,,,0.00,5.13,
15.562459705,S0-C7,Backend_Bound.Core_Bound,11.01,% Slots,,,0.00,5.13,
15.562459705,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
15.562459705,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.17,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.39,<==
15.562459705,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.58,% Clocks,,,0.00,5.11,
15.562459705,S0-C7-T0,MUX,5.11,%,,,0.00,100.0,
15.562459705,S1-C0,Bad_Speculation,10.46,% Slots,,,0.00,5.12,
15.562459705,S1-C0,Bad_Speculation.Branch_Mispredicts,10.37,% Slots,,br_misp_retired.all_branches,0.00,5.12,
15.562459705,S1-C0,Backend_Bound,34.77,% Slots,,,0.00,5.12,
15.562459705,S1-C0,Backend_Bound.Memory_Bound,14.67,% Slots,,,0.00,5.12,
15.562459705,S1-C0,Backend_Bound.Core_Bound,20.10,% Slots,,,0.00,5.12,<==
15.562459705,S1-C0-T0,Backend_Bound.Memory_Bound.L2_Bound,5.62,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.31,
15.562459705,S1-C0-T0,MUX,5.11,%,,,0.00,100.0,
15.562459705,S1-C1,Bad_Speculation,10.59,% Slots,,,0.00,5.12,
15.562459705,S1-C1,Bad_Speculation.Branch_Mispredicts,10.48,% Slots,,br_misp_retired.all_branches,0.00,5.12,
15.562459705,S1-C1,Backend_Bound,50.20,% Slots,,,0.00,5.12,<==
15.562459705,S1-C1,Backend_Bound.Memory_Bound,24.20,% Slots,,,0.00,5.12,
15.562459705,S1-C1,Backend_Bound.Core_Bound,26.00,% Slots,,,0.00,5.12,
15.562459705,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,9.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
15.562459705,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.37,% Clocks,,,0.00,5.11,
15.562459705,S1-C1-T0,MUX,5.11,%,,,0.00,100.0,
15.562459705,S1-C2,Frontend_Bound,33.13,% Slots,,,0.00,5.12,
15.562459705,S1-C2,Backend_Bound,18.95,% Slots,,,0.00,5.12,
15.562459705,S1-C2,Frontend_Bound.Frontend_Latency,18.92,% Slots,,rs_events.empty_end,0.00,5.12,<==
15.562459705,S1-C2,Frontend_Bound.Frontend_Bandwidth,11.40,% Slots,,,0.00,5.12,
15.562459705,S1-C2,Backend_Bound.Memory_Bound,10.60,% Slots,,,0.00,5.12,
15.562459705,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.96,% Clocks,,,0.00,5.12,
15.562459705,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
15.562459705,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,79.64,% Core_Clocks,,,0.00,5.39,
15.562459705,S1-C2-T0,MUX,5.11,%,,,0.00,100.0,
15.562459705,S1-C3,Bad_Speculation,13.37,% Slots,,,0.00,5.12,
15.562459705,S1-C3,Bad_Speculation.Branch_Mispredicts,13.21,% Slots,,br_misp_retired.all_branches,0.00,5.12,
15.562459705,S1-C3,Backend_Bound,43.99,% Slots,,,0.00,5.12,<==
15.562459705,S1-C3-T0,MUX,5.11,%,,,0.00,100.0,
15.562459705,S1-C4,Backend_Bound,78.02,% Slots,,,0.00,5.12,
15.562459705,S1-C4,Backend_Bound.Core_Bound,95.40,% Slots,,,0.00,5.12,<==
15.562459705,S1-C4-T0,MUX,5.11,%,,,0.00,100.0,
15.562459705,S1-C5,Bad_Speculation,15.95,% Slots,,,0.00,5.39,
15.562459705,S1-C5,Bad_Speculation.Branch_Mispredicts,15.90,% Slots,,br_misp_retired.all_branches,0.00,5.39,
15.562459705,S1-C5,Backend_Bound,42.03,% Slots,,,0.00,5.39,
15.562459705,S1-C5,Backend_Bound.Memory_Bound,18.42,% Slots,,,0.00,5.19,
15.562459705,S1-C5,Backend_Bound.Core_Bound,23.61,% Slots,,,0.00,5.19,
15.562459705,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,
15.562459705,S1-C5-T0,Backend_Bound.Memory_Bound.L2_Bound,6.10,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.3,
15.562459705,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
15.562459705,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.15,% Clocks,,,0.00,5.11,<==
15.562459705,S1-C5-T0,MUX,5.11,%,,,0.00,100.0,
15.562459705,S1-C6,Frontend_Bound,38.02,% Slots,,,0.00,5.39,<==
15.562459705,S1-C6,Bad_Speculation,12.21,% Slots,,,0.00,5.39,
15.562459705,S1-C6,Backend_Bound,28.84,% Slots,,,0.00,5.39,
15.562459705,S1-C6,Retiring,18.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
15.562459705,S1-C6,Frontend_Bound.Frontend_Latency,39.65,% Slots,,rs_events.empty_end,0.00,5.18,
15.562459705,S1-C6,Frontend_Bound.Frontend_Bandwidth,38.49,% Slots,,,0.00,5.12,
15.562459705,S1-C6,Bad_Speculation.Branch_Mispredicts,12.04,% Slots,,br_misp_retired.all_branches,0.00,5.39,
15.562459705,S1-C6,Backend_Bound.Core_Bound,38.53,% Slots,,,0.00,5.17,
15.562459705,S1-C6,Retiring.Microcode_Sequencer,3.60,% Slots,,idq.ms_uops,0.00,5.12,
15.562459705,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.20,% Clocks,,,0.00,5.12,
15.562459705,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
15.562459705,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.96,% Clocks,,idq.ms_switches,0.00,5.12,
15.562459705,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.02,% Core_Clocks,,,0.00,5.39,
15.562459705,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.94,% Core_Clocks,,,0.00,5.39,
15.562459705,S1-C6-T0,MUX,5.10,%,,,0.00,100.0,
15.562459705,S1-C7,Frontend_Bound,38.17,% Slots,,,0.00,5.39,
15.562459705,S1-C7,Backend_Bound,21.60,% Slots,,,0.00,5.39,
15.562459705,S1-C7,Retiring,30.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
15.562459705,S1-C7,Frontend_Bound.Frontend_Latency,29.83,% Slots,,rs_events.empty_end,0.00,5.18,
15.562459705,S1-C7,Frontend_Bound.Frontend_Bandwidth,21.48,% Slots,,,0.00,5.12,
15.562459705,S1-C7,Backend_Bound.Core_Bound,26.00,% Slots,,,0.00,5.17,
15.562459705,S1-C7,Retiring.Microcode_Sequencer,2.00,% Slots,,idq.ms_uops,0.00,5.12,
15.562459705,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.54,% Clocks,,,0.00,5.12,
15.562459705,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,<==
15.562459705,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.61,% Clocks,,idq.ms_switches,0.00,5.12,
15.562459705,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.00,% Core_Clocks,,,0.00,5.39,
15.562459705,S1-C7-T0,MUX,5.11,%,,,0.00,100.0,
15.562459705,S0-C0-T1,MUX,5.11,%,,,0.00,100.0,
15.562459705,S0-C1-T1,MUX,5.10,%,,,0.00,100.0,
15.562459705,S0-C2-T1,MUX,5.11,%,,,0.00,100.0,
15.562459705,S0-C3-T1,MUX,5.11,%,,,0.00,100.0,
15.562459705,S0-C4-T1,MUX,5.11,%,,,0.00,100.0,
15.562459705,S0-C5-T1,MUX,5.11,%,,,0.00,100.0,
15.562459705,S0-C6-T1,MUX,5.11,%,,,0.00,100.0,
15.562459705,S0-C7-T1,MUX,5.11,%,,,0.00,100.0,
15.562459705,S1-C0-T1,MUX,5.11,%,,,0.00,100.0,
15.562459705,S1-C1-T1,MUX,5.11,%,,,0.00,100.0,
15.562459705,S1-C2-T1,MUX,5.11,%,,,0.00,100.0,
15.562459705,S1-C3-T1,MUX,5.11,%,,,0.00,100.0,
15.562459705,S1-C4-T1,MUX,5.11,%,,,0.00,100.0,
15.562459705,S1-C5-T1,MUX,5.11,%,,,0.00,100.0,
15.562459705,S1-C6-T1,MUX,5.10,%,,,0.00,100.0,
15.562459705,S1-C7-T1,MUX,5.11,%,,,0.00,100.0,
17.051890216,S0-C0,Backend_Bound,68.97,% Slots,,,0.00,5.09,<==
17.051890216,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
17.051890216,S0-C1,Backend_Bound,71.58,% Slots,,,0.00,5.09,
17.051890216,S0-C1,Backend_Bound.Core_Bound,97.61,% Slots,,,0.00,5.09,
17.051890216,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.67,% Clocks,,,0.00,5.1,<==
17.051890216,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
17.051890216,S0-C2,Frontend_Bound,46.76,% Slots,,,0.00,5.09,
17.051890216,S0-C2,Bad_Speculation,12.83,% Slots,,,0.00,5.09,
17.051890216,S0-C2,Backend_Bound,13.86,% Slots,,,0.00,5.09,
17.051890216,S0-C2,Frontend_Bound.Frontend_Latency,25.82,% Slots,,rs_events.empty_end,0.00,5.09,
17.051890216,S0-C2,Frontend_Bound.Frontend_Bandwidth,18.94,% Slots,,,0.00,5.09,
17.051890216,S0-C2,Bad_Speculation.Branch_Mispredicts,12.43,% Slots,,br_misp_retired.all_branches,0.00,5.08,
17.051890216,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.40,% Clocks,,,0.00,5.35,
17.051890216,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
17.051890216,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.34,% Core_Clocks,,,0.00,5.08,
17.051890216,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,31.53,% Core_Clocks,,,0.00,5.09,
17.051890216,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
17.051890216,S0-C3,Backend_Bound,68.41,% Slots,,,0.00,5.09,
17.051890216,S0-C3,Retiring,15.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
17.051890216,S0-C3,Backend_Bound.Memory_Bound,49.10,% Slots,,,0.00,5.08,
17.051890216,S0-C3,Backend_Bound.Core_Bound,19.31,% Slots,,,0.00,5.08,
17.051890216,S0-C3,Retiring.Microcode_Sequencer,11.36,% Slots,,idq.ms_uops,0.00,5.35,
17.051890216,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.42,% Clocks,,idq.ms_switches,0.00,5.35,
17.051890216,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,<==
17.051890216,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
17.051890216,S0-C4,Bad_Speculation,10.50,% Slots,,,0.00,5.09,
17.051890216,S0-C4,Bad_Speculation.Branch_Mispredicts,10.41,% Slots,,br_misp_retired.all_branches,0.00,5.09,
17.051890216,S0-C4,Backend_Bound,59.33,% Slots,,,0.00,5.09,
17.051890216,S0-C4,Backend_Bound.Memory_Bound,53.36,% Slots,,,0.00,5.09,
17.051890216,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,<==
17.051890216,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
17.051890216,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
17.051890216,S0-C5,Frontend_Bound,33.64,% Slots,,,0.00,5.09,
17.051890216,S0-C5,Bad_Speculation,12.13,% Slots,,,0.00,5.09,
17.051890216,S0-C5,Backend_Bound,35.61,% Slots,,,0.00,5.09,
17.051890216,S0-C5,Frontend_Bound.Frontend_Latency,30.27,% Slots,,rs_events.empty_end,0.00,5.09,
17.051890216,S0-C5,Bad_Speculation.Branch_Mispredicts,11.85,% Slots,,br_misp_retired.all_branches,0.00,5.08,
17.051890216,S0-C5,Backend_Bound.Memory_Bound,27.49,% Slots,,,0.00,5.09,<==
17.051890216,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.19,% Clocks,,,0.00,5.35,
17.051890216,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
17.051890216,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,
17.051890216,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
17.051890216,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
17.051890216,S0-C6,Bad_Speculation,10.43,% Slots,,,0.00,5.09,
17.051890216,S0-C6,Bad_Speculation.Branch_Mispredicts,10.34,% Slots,,br_misp_retired.all_branches,0.00,5.08,
17.051890216,S0-C6,Backend_Bound,53.40,% Slots,,,0.00,5.09,
17.051890216,S0-C6,Retiring,20.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
17.051890216,S0-C6,Backend_Bound.Memory_Bound,63.84,% Slots,,,0.00,5.09,
17.051890216,S0-C6,Retiring.Microcode_Sequencer,5.55,% Slots,,idq.ms_uops,0.00,5.35,
17.051890216,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.91,% Clocks,,idq.ms_switches,0.00,5.35,
17.051890216,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,<==
17.051890216,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
17.051890216,S0-C7,Backend_Bound,81.67,% Slots,,,0.00,5.09,
17.051890216,S0-C7,Retiring,22.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
17.051890216,S0-C7,Backend_Bound.Core_Bound,93.13,% Slots,,,0.00,5.09,<==
17.051890216,S0-C7,Retiring.Microcode_Sequencer,7.10,% Slots,,idq.ms_uops,0.00,5.35,
17.051890216,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.04,% Clocks,,idq.ms_switches,0.00,5.35,
17.051890216,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
17.051890216,S1-C0,Backend_Bound,61.02,% Slots,,,0.00,5.09,<==
17.051890216,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
17.051890216,S1-C1,Frontend_Bound,37.23,% Slots,,,0.00,5.09,
17.051890216,S1-C1,Bad_Speculation,13.33,% Slots,,,0.00,5.09,
17.051890216,S1-C1,Backend_Bound,20.56,% Slots,,,0.00,5.09,
17.051890216,S1-C1,Retiring,17.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
17.051890216,S1-C1,Frontend_Bound.Frontend_Latency,17.15,% Slots,,rs_events.empty_end,0.00,5.09,
17.051890216,S1-C1,Frontend_Bound.Frontend_Bandwidth,70.36,% Slots,,,0.00,5.09,
17.051890216,S1-C1,Bad_Speculation.Branch_Mispredicts,12.73,% Slots,,br_misp_retired.all_branches,0.00,5.08,
17.051890216,S1-C1,Backend_Bound.Core_Bound,13.73,% Slots,,,0.00,5.09,
17.051890216,S1-C1,Retiring.Microcode_Sequencer,7.66,% Slots,,idq.ms_uops,0.00,5.36,
17.051890216,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.84,% Clocks,,,0.00,5.36,
17.051890216,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
17.051890216,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.54,% Clocks,,idq.ms_switches,0.00,5.36,
17.051890216,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.94,% Core_Clocks,,,0.00,5.09,<==
17.051890216,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
17.051890216,S1-C2,Frontend_Bound,32.36,% Slots,,,0.00,5.09,
17.051890216,S1-C2,Backend_Bound,18.64,% Slots,,,0.00,5.09,
17.051890216,S1-C2,Frontend_Bound.Frontend_Latency,22.60,% Slots,,rs_events.empty_end,0.00,5.09,<==
17.051890216,S1-C2,Frontend_Bound.Frontend_Bandwidth,12.85,% Slots,,,0.00,5.09,
17.051890216,S1-C2,Backend_Bound.Core_Bound,10.01,% Slots,,,0.00,5.09,
17.051890216,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.35,% Clocks,,,0.00,5.36,
17.051890216,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
17.051890216,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.91,% Core_Clocks,,,0.00,5.09,
17.051890216,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
17.051890216,S1-C3,Frontend_Bound,27.70,% Slots,,,0.00,5.09,
17.051890216,S1-C3,Backend_Bound,42.57,% Slots,,,0.00,5.09,
17.051890216,S1-C3,Retiring,21.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
17.051890216,S1-C3,Frontend_Bound.Frontend_Latency,28.01,% Slots,,rs_events.empty_end,0.00,5.09,
17.051890216,S1-C3,Backend_Bound.Memory_Bound,43.59,% Slots,,,0.00,5.09,
17.051890216,S1-C3,Retiring.Microcode_Sequencer,5.51,% Slots,,idq.ms_uops,0.00,5.36,
17.051890216,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
17.051890216,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.13,% Clocks,,idq.ms_switches,0.00,5.36,
17.051890216,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,16.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,<==
17.051890216,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
17.051890216,S1-C4,Frontend_Bound,29.88,% Slots,,,0.00,5.09,
17.051890216,S1-C4,Bad_Speculation,11.44,% Slots,,,0.00,5.09,
17.051890216,S1-C4,Backend_Bound,30.75,% Slots,,,0.00,5.09,
17.051890216,S1-C4,Frontend_Bound.Frontend_Latency,23.88,% Slots,,rs_events.empty_end,0.00,5.09,
17.051890216,S1-C4,Frontend_Bound.Frontend_Bandwidth,14.77,% Slots,,,0.00,5.09,
17.051890216,S1-C4,Bad_Speculation.Branch_Mispredicts,11.32,% Slots,,br_misp_retired.all_branches,0.00,5.08,
17.051890216,S1-C4,Backend_Bound.Memory_Bound,30.50,% Slots,,,0.00,5.09,<==
17.051890216,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.73,% Clocks,,,0.00,5.36,
17.051890216,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
17.051890216,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.93,% Core_Clocks,,,0.00,5.09,
17.051890216,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.25,% Core_Clocks,,,0.00,5.09,
17.051890216,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,
17.051890216,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
17.051890216,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
17.051890216,S1-C5,Frontend_Bound,39.06,% Slots,,,0.00,5.09,
17.051890216,S1-C5,Bad_Speculation,12.88,% Slots,,,0.00,5.09,
17.051890216,S1-C5,Backend_Bound,30.74,% Slots,,,0.00,5.09,
17.051890216,S1-C5,Retiring,20.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
17.051890216,S1-C5,Frontend_Bound.Frontend_Latency,29.67,% Slots,,rs_events.empty_end,0.00,5.09,<==
17.051890216,S1-C5,Bad_Speculation.Branch_Mispredicts,12.20,% Slots,,br_misp_retired.all_branches,0.00,5.08,
17.051890216,S1-C5,Backend_Bound.Memory_Bound,21.70,% Slots,,,0.00,5.09,
17.051890216,S1-C5,Retiring.Microcode_Sequencer,3.06,% Slots,,idq.ms_uops,0.00,5.36,
17.051890216,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.52,% Clocks,,,0.00,5.36,
17.051890216,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
17.051890216,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.33,% Clocks,,idq.ms_switches,0.00,5.36,
17.051890216,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
17.051890216,S1-C5-T0,MUX,5.08,%,,,0.00,100.0,
17.051890216,S1-C6,Frontend_Bound,33.99,% Slots,,,0.00,5.09,<==
17.051890216,S1-C6,Bad_Speculation,17.46,% Slots,,,0.00,5.09,
17.051890216,S1-C6,Backend_Bound,23.29,% Slots,,,0.00,5.09,
17.051890216,S1-C6,Retiring,32.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
17.051890216,S1-C6,Frontend_Bound.Frontend_Latency,15.21,% Slots,,rs_events.empty_end,0.00,5.09,
17.051890216,S1-C6,Frontend_Bound.Frontend_Bandwidth,14.56,% Slots,,,0.00,5.09,
17.051890216,S1-C6,Bad_Speculation.Branch_Mispredicts,16.73,% Slots,,br_misp_retired.all_branches,0.00,5.08,
17.051890216,S1-C6,Backend_Bound.Memory_Bound,12.08,% Slots,,,0.00,5.09,
17.051890216,S1-C6,Backend_Bound.Core_Bound,11.21,% Slots,,,0.00,5.09,
17.051890216,S1-C6,Retiring.Microcode_Sequencer,1.99,% Slots,,idq.ms_uops,0.00,5.36,
17.051890216,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.43,% Clocks,,,0.00,5.36,
17.051890216,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
17.051890216,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.94,% Clocks,,idq.ms_switches,0.00,5.36,
17.051890216,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.24,% Core_Clocks,,,0.00,5.08,
17.051890216,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,
17.051890216,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
17.051890216,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.54,% Clocks,,,0.00,5.16,
17.051890216,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
17.051890216,S1-C7,Frontend_Bound,41.93,% Slots,,,0.00,5.09,
17.051890216,S1-C7,Backend_Bound,33.43,% Slots,,,0.00,5.09,
17.051890216,S1-C7,Retiring,21.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
17.051890216,S1-C7,Frontend_Bound.Frontend_Latency,23.92,% Slots,,rs_events.empty_end,0.00,5.09,
17.051890216,S1-C7,Frontend_Bound.Frontend_Bandwidth,39.23,% Slots,,,0.00,5.09,
17.051890216,S1-C7,Backend_Bound.Memory_Bound,15.67,% Slots,,,0.00,5.09,
17.051890216,S1-C7,Backend_Bound.Core_Bound,17.76,% Slots,,,0.00,5.09,
17.051890216,S1-C7,Retiring.Microcode_Sequencer,7.55,% Slots,,idq.ms_uops,0.00,5.36,
17.051890216,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.52,% Clocks,,,0.00,5.35,
17.051890216,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
17.051890216,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.40,% Clocks,,idq.ms_switches,0.00,5.35,
17.051890216,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.38,% Core_Clocks,,,0.00,5.08,<==
17.051890216,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
17.051890216,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
17.051890216,S0-C1-T1,MUX,5.08,%,,,0.00,100.0,
17.051890216,S0-C2-T1,MUX,5.08,%,,,0.00,100.0,
17.051890216,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
17.051890216,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
17.051890216,S0-C5-T1,MUX,5.08,%,,,0.00,100.0,
17.051890216,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
17.051890216,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
17.051890216,S1-C0-T1,MUX,5.08,%,,,0.00,100.0,
17.051890216,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
17.051890216,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
17.051890216,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
17.051890216,S1-C4-T1,MUX,5.08,%,,,0.00,100.0,
17.051890216,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
17.051890216,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
17.051890216,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
18.547903733,S0-C0,Frontend_Bound,20.52,% Slots,,,0.00,5.34,
18.547903733,S0-C0,Bad_Speculation,13.29,% Slots,,,0.00,5.34,
18.547903733,S0-C0,Backend_Bound,30.49,% Slots,,,0.00,5.34,
18.547903733,S0-C0,Frontend_Bound.Frontend_Latency,18.06,% Slots,,rs_events.empty_end,0.00,5.34,
18.547903733,S0-C0,Frontend_Bound.Frontend_Bandwidth,10.98,% Slots,,,0.00,5.34,
18.547903733,S0-C0,Bad_Speculation.Branch_Mispredicts,13.16,% Slots,,br_misp_retired.all_branches,0.00,5.34,
18.547903733,S0-C0,Backend_Bound.Memory_Bound,18.52,% Slots,,,0.00,5.08,
18.547903733,S0-C0,Backend_Bound.Core_Bound,11.97,% Slots,,,0.00,5.08,
18.547903733,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
18.547903733,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.49,% Core_Clocks,,,0.00,5.35,
18.547903733,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.60,% Core_Clocks,,,0.00,5.36,
18.547903733,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,<==
18.547903733,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
18.547903733,S0-C1,Frontend_Bound,20.42,% Slots,,,0.00,5.34,
18.547903733,S0-C1,Bad_Speculation,13.21,% Slots,,,0.00,5.34,
18.547903733,S0-C1,Backend_Bound,51.84,% Slots,,,0.00,5.34,<==
18.547903733,S0-C1,Bad_Speculation.Branch_Mispredicts,13.11,% Slots,,br_misp_retired.all_branches,0.00,5.34,
18.547903733,S0-C1,Backend_Bound.Memory_Bound,28.26,% Slots,,,0.00,5.08,
18.547903733,S0-C1,Backend_Bound.Core_Bound,23.57,% Slots,,,0.00,5.08,
18.547903733,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.15,
18.547903733,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
18.547903733,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,59.57,% Clocks,,,0.00,5.35,
18.547903733,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
18.547903733,S0-C2,Frontend_Bound,28.04,% Slots,,,0.00,5.34,
18.547903733,S0-C2,Bad_Speculation,12.68,% Slots,,,0.00,5.34,
18.547903733,S0-C2,Backend_Bound,35.38,% Slots,,,0.00,5.34,
18.547903733,S0-C2,Frontend_Bound.Frontend_Latency,31.95,% Slots,,rs_events.empty_end,0.00,5.34,
18.547903733,S0-C2,Bad_Speculation.Branch_Mispredicts,12.52,% Slots,,br_misp_retired.all_branches,0.00,5.34,
18.547903733,S0-C2,Backend_Bound.Memory_Bound,23.76,% Slots,,,0.00,5.08,
18.547903733,S0-C2,Backend_Bound.Core_Bound,11.62,% Slots,,,0.00,5.08,
18.547903733,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.69,% Clocks,,,0.00,5.08,
18.547903733,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
18.547903733,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.16,<==
18.547903733,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
18.547903733,S0-C3,Frontend_Bound,33.87,% Slots,,,0.00,5.34,
18.547903733,S0-C3,Bad_Speculation,17.79,% Slots,,,0.00,5.34,
18.547903733,S0-C3,Backend_Bound,15.35,% Slots,,,0.00,5.34,
18.547903733,S0-C3,Frontend_Bound.Frontend_Latency,20.75,% Slots,,rs_events.empty_end,0.00,5.34,
18.547903733,S0-C3,Bad_Speculation.Branch_Mispredicts,17.59,% Slots,,br_misp_retired.all_branches,0.00,5.34,
18.547903733,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.85,% Clocks,,,0.00,5.08,
18.547903733,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,<==
18.547903733,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
18.547903733,S0-C4,Frontend_Bound,29.45,% Slots,,,0.00,5.34,<==
18.547903733,S0-C4,Bad_Speculation,20.67,% Slots,,,0.00,5.34,
18.547903733,S0-C4,Backend_Bound,14.58,% Slots,,,0.00,5.34,
18.547903733,S0-C4,Frontend_Bound.Frontend_Latency,23.84,% Slots,,rs_events.empty_end,0.00,5.34,
18.547903733,S0-C4,Frontend_Bound.Frontend_Bandwidth,20.52,% Slots,,,0.00,5.34,
18.547903733,S0-C4,Bad_Speculation.Branch_Mispredicts,20.43,% Slots,,br_misp_retired.all_branches,0.00,5.34,
18.547903733,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
18.547903733,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.97,% Core_Clocks,,,0.00,5.35,
18.547903733,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.44,% Core_Clocks,,,0.00,5.36,
18.547903733,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
18.547903733,S0-C5,Bad_Speculation,13.71,% Slots,,,0.00,5.34,
18.547903733,S0-C5,Bad_Speculation.Branch_Mispredicts,13.55,% Slots,,br_misp_retired.all_branches,0.00,5.34,
18.547903733,S0-C5,Backend_Bound,57.61,% Slots,,,0.00,5.34,
18.547903733,S0-C5,Backend_Bound.Memory_Bound,34.25,% Slots,,,0.00,5.08,
18.547903733,S0-C5,Backend_Bound.Core_Bound,23.36,% Slots,,,0.00,5.08,
18.547903733,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.15,<==
18.547903733,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
18.547903733,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
18.547903733,S0-C6,Frontend_Bound,28.81,% Slots,,,0.00,5.34,
18.547903733,S0-C6,Bad_Speculation,13.71,% Slots,,,0.00,5.34,
18.547903733,S0-C6,Backend_Bound,30.58,% Slots,,,0.00,5.34,
18.547903733,S0-C6,Retiring,30.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
18.547903733,S0-C6,Frontend_Bound.Frontend_Latency,29.60,% Slots,,rs_events.empty_end,0.00,5.34,
18.547903733,S0-C6,Frontend_Bound.Frontend_Bandwidth,15.58,% Slots,,,0.00,5.34,
18.547903733,S0-C6,Bad_Speculation.Branch_Mispredicts,13.50,% Slots,,br_misp_retired.all_branches,0.00,5.34,
18.547903733,S0-C6,Backend_Bound.Memory_Bound,27.97,% Slots,,,0.00,5.08,
18.547903733,S0-C6,Retiring.Microcode_Sequencer,1.32,% Slots,,idq.ms_uops,0.00,5.35,
18.547903733,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.98,% Clocks,,,0.00,5.09,
18.547903733,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
18.547903733,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.06,% Clocks,,idq.ms_switches,0.00,5.09,
18.547903733,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.15,<==
18.547903733,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
18.547903733,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
18.547903733,S0-C7,Frontend_Bound,29.02,% Slots,,,0.00,5.34,
18.547903733,S0-C7,Bad_Speculation,16.98,% Slots,,,0.00,5.34,
18.547903733,S0-C7,Backend_Bound,22.33,% Slots,,,0.00,5.34,
18.547903733,S0-C7,Frontend_Bound.Frontend_Latency,21.73,% Slots,,rs_events.empty_end,0.00,5.34,
18.547903733,S0-C7,Frontend_Bound.Frontend_Bandwidth,10.60,% Slots,,,0.00,5.34,
18.547903733,S0-C7,Bad_Speculation.Branch_Mispredicts,16.79,% Slots,,br_misp_retired.all_branches,0.00,5.34,
18.547903733,S0-C7,Backend_Bound.Memory_Bound,10.76,% Slots,,,0.00,5.08,
18.547903733,S0-C7,Backend_Bound.Core_Bound,11.57,% Slots,,,0.00,5.08,
18.547903733,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.44,% Clocks,,,0.00,5.08,
18.547903733,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,<==
18.547903733,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.48,% Core_Clocks,,,0.00,5.35,
18.547903733,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.25,% Core_Clocks,,,0.00,5.35,
18.547903733,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.15,
18.547903733,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
18.547903733,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.76,% Clocks,,,0.00,5.35,
18.547903733,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
18.547903733,S1-C0,Frontend_Bound,23.44,% Slots,,,0.00,5.35,
18.547903733,S1-C0,Bad_Speculation,15.90,% Slots,,,0.00,5.35,
18.547903733,S1-C0,Backend_Bound,25.48,% Slots,,,0.00,5.35,<==
18.547903733,S1-C0,Frontend_Bound.Frontend_Latency,19.10,% Slots,,rs_events.empty_end,0.00,5.34,
18.547903733,S1-C0,Bad_Speculation.Branch_Mispredicts,15.67,% Slots,,br_misp_retired.all_branches,0.00,5.35,
18.547903733,S1-C0,Backend_Bound.Memory_Bound,12.59,% Slots,,,0.00,5.09,
18.547903733,S1-C0,Backend_Bound.Core_Bound,12.89,% Slots,,,0.00,5.09,
18.547903733,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
18.547903733,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
18.547903733,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
18.547903733,S1-C1,Frontend_Bound,40.85,% Slots,,,0.00,5.35,
18.547903733,S1-C1,Backend_Bound,31.82,% Slots,,,0.00,5.35,
18.547903733,S1-C1,Frontend_Bound.Frontend_Latency,52.08,% Slots,,rs_events.empty_end,0.00,5.35,
18.547903733,S1-C1,Backend_Bound.Memory_Bound,11.57,% Slots,,,0.00,5.09,
18.547903733,S1-C1,Backend_Bound.Core_Bound,20.24,% Slots,,,0.00,5.09,
18.547903733,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.70,% Clocks,,,0.00,5.08,
18.547903733,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,<==
18.547903733,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
18.547903733,S1-C2,Frontend_Bound,34.02,% Slots,,,0.00,5.34,
18.547903733,S1-C2,Backend_Bound,17.11,% Slots,,,0.00,5.34,
18.547903733,S1-C2,Frontend_Bound.Frontend_Latency,18.71,% Slots,,rs_events.empty_end,0.00,5.34,<==
18.547903733,S1-C2,Frontend_Bound.Frontend_Bandwidth,12.91,% Slots,,,0.00,5.34,
18.547903733,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.05,% Clocks,,,0.00,5.08,
18.547903733,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
18.547903733,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,67.33,% Core_Clocks,,,0.00,5.35,
18.547903733,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
18.547903733,S1-C3,Bad_Speculation,11.87,% Slots,,,0.00,5.34,
18.547903733,S1-C3,Bad_Speculation.Branch_Mispredicts,11.77,% Slots,,br_misp_retired.all_branches,0.00,5.34,
18.547903733,S1-C3,Backend_Bound,53.03,% Slots,,,0.00,5.34,
18.547903733,S1-C3,Backend_Bound.Memory_Bound,30.39,% Slots,,,0.00,5.08,
18.547903733,S1-C3,Backend_Bound.Core_Bound,22.64,% Slots,,,0.00,5.08,
18.547903733,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.16,<==
18.547903733,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
18.547903733,S1-C4,Frontend_Bound,37.87,% Slots,,,0.00,5.35,
18.547903733,S1-C4,Bad_Speculation,11.33,% Slots,,,0.00,5.35,
18.547903733,S1-C4,Backend_Bound,15.86,% Slots,,,0.00,5.35,
18.547903733,S1-C4,Frontend_Bound.Frontend_Latency,26.52,% Slots,,rs_events.empty_end,0.00,5.34,
18.547903733,S1-C4,Bad_Speculation.Branch_Mispredicts,11.21,% Slots,,br_misp_retired.all_branches,0.00,5.35,
18.547903733,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.68,% Clocks,,,0.00,5.08,
18.547903733,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,<==
18.547903733,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
18.547903733,S1-C5,Frontend_Bound,41.10,% Slots,,,0.00,5.34,
18.547903733,S1-C5,Bad_Speculation,10.98,% Slots,,,0.00,5.34,
18.547903733,S1-C5,Backend_Bound,30.31,% Slots,,,0.00,5.34,
18.547903733,S1-C5,Frontend_Bound.Frontend_Latency,65.35,% Slots,,rs_events.empty_end,0.00,5.34,
18.547903733,S1-C5,Bad_Speculation.Branch_Mispredicts,10.74,% Slots,,br_misp_retired.all_branches,0.00,5.34,
18.547903733,S1-C5,Backend_Bound.Memory_Bound,23.51,% Slots,,,0.00,5.09,
18.547903733,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.43,% Clocks,,,0.00,5.08,
18.547903733,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,<==
18.547903733,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.16,
18.547903733,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
18.547903733,S1-C5-T0,MUX,5.08,%,,,0.00,100.0,
18.547903733,S1-C6,Frontend_Bound,27.59,% Slots,,,0.00,5.35,
18.547903733,S1-C6,Bad_Speculation,13.74,% Slots,,,0.00,5.35,
18.547903733,S1-C6,Backend_Bound,29.23,% Slots,,,0.00,5.35,
18.547903733,S1-C6,Frontend_Bound.Frontend_Latency,20.02,% Slots,,rs_events.empty_end,0.00,5.34,
18.547903733,S1-C6,Frontend_Bound.Frontend_Bandwidth,11.38,% Slots,,,0.00,5.34,
18.547903733,S1-C6,Bad_Speculation.Branch_Mispredicts,13.56,% Slots,,br_misp_retired.all_branches,0.00,5.35,
18.547903733,S1-C6,Backend_Bound.Memory_Bound,21.43,% Slots,,,0.00,5.08,<==
18.547903733,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.72,% Clocks,,,0.00,5.08,
18.547903733,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
18.547903733,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.93,% Core_Clocks,,,0.00,5.35,
18.547903733,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.15,
18.547903733,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
18.547903733,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
18.547903733,S1-C7,Frontend_Bound,27.21,% Slots,,,0.00,5.34,
18.547903733,S1-C7,Bad_Speculation,20.66,% Slots,,,0.00,5.34,
18.547903733,S1-C7,Backend_Bound,20.67,% Slots,,,0.00,5.34,
18.547903733,S1-C7,Frontend_Bound.Frontend_Bandwidth,46.81,% Slots,,,0.00,5.34,
18.547903733,S1-C7,Bad_Speculation.Branch_Mispredicts,20.40,% Slots,,br_misp_retired.all_branches,0.00,5.34,
18.547903733,S1-C7,Backend_Bound.Memory_Bound,11.31,% Slots,,,0.00,5.08,
18.547903733,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.49,% Core_Clocks,,,0.00,5.35,<==
18.547903733,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.17,% Core_Clocks,,,0.00,5.35,
18.547903733,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
18.547903733,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
18.547903733,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
18.547903733,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
18.547903733,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
18.547903733,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
18.547903733,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
18.547903733,S0-C5-T1,MUX,5.07,%,,,0.00,100.0,
18.547903733,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
18.547903733,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
18.547903733,S1-C0-T1,MUX,5.08,%,,,0.00,100.0,
18.547903733,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
18.547903733,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
18.547903733,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
18.547903733,S1-C4-T1,MUX,5.08,%,,,0.00,100.0,
18.547903733,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
18.547903733,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
18.547903733,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
20.034780748,S0-C0,Frontend_Bound,22.08,% Slots,,,0.00,5.12,<==
20.034780748,S0-C0,Bad_Speculation,13.64,% Slots,,,0.00,5.11,
20.034780748,S0-C0,Backend_Bound,20.98,% Slots,,,0.00,5.11,
20.034780748,S0-C0,Bad_Speculation.Branch_Mispredicts,13.41,% Slots,,br_misp_retired.all_branches,0.00,5.11,
20.034780748,S0-C0,Backend_Bound.Core_Bound,14.92,% Slots,,,0.00,5.11,
20.034780748,S0-C0-T0,MUX,5.11,%,,,0.00,100.0,
20.034780748,S0-C1,Frontend_Bound,20.07,% Slots,,,0.00,5.12,
20.034780748,S0-C1,Bad_Speculation,15.42,% Slots,,,0.00,5.11,
20.034780748,S0-C1,Backend_Bound,41.38,% Slots,,,0.00,5.11,<==
20.034780748,S0-C1,Frontend_Bound.Frontend_Latency,20.01,% Slots,,rs_events.empty_end,0.00,5.12,
20.034780748,S0-C1,Bad_Speculation.Branch_Mispredicts,15.17,% Slots,,br_misp_retired.all_branches,0.00,5.11,
20.034780748,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
20.034780748,S0-C1-T0,MUX,5.11,%,,,0.00,100.0,
20.034780748,S0-C2,Frontend_Bound,42.94,% Slots,,,0.00,5.12,
20.034780748,S0-C2,Bad_Speculation,18.49,% Slots,,,0.00,5.12,
20.034780748,S0-C2,Frontend_Bound.Frontend_Latency,21.80,% Slots,,rs_events.empty_end,0.00,5.12,
20.034780748,S0-C2,Frontend_Bound.Frontend_Bandwidth,15.38,% Slots,,,0.00,5.11,
20.034780748,S0-C2,Bad_Speculation.Branch_Mispredicts,17.83,% Slots,,br_misp_retired.all_branches,0.00,5.12,
20.034780748,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,19.79,% Clocks,,,0.00,5.38,<==
20.034780748,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
20.034780748,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.42,% Core_Clocks,,,0.00,5.39,
20.034780748,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.03,% Core_Clocks,,,0.00,5.11,
20.034780748,S0-C2-T0,MUX,5.11,%,,,0.00,100.0,
20.034780748,S0-C3,Bad_Speculation,10.75,% Slots,,,0.00,5.12,
20.034780748,S0-C3,Bad_Speculation.Branch_Mispredicts,10.64,% Slots,,br_misp_retired.all_branches,0.00,5.12,
20.034780748,S0-C3,Backend_Bound,57.41,% Slots,,,0.00,5.12,
20.034780748,S0-C3,Backend_Bound.Core_Bound,66.87,% Slots,,,0.00,5.12,<==
20.034780748,S0-C3-T0,MUX,5.11,%,,,0.00,100.0,
20.034780748,S0-C4,Frontend_Bound,23.67,% Slots,,,0.00,5.12,
20.034780748,S0-C4,Backend_Bound,51.67,% Slots,,,0.00,5.12,
20.034780748,S0-C4,Frontend_Bound.Frontend_Latency,28.68,% Slots,,rs_events.empty_end,0.00,5.12,
20.034780748,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.14,% Clocks,,,0.00,5.38,
20.034780748,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
20.034780748,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.77,<==
20.034780748,S0-C4-T0,MUX,5.11,%,,,0.00,100.0,
20.034780748,S0-C5,Frontend_Bound,22.62,% Slots,,,0.00,5.12,
20.034780748,S0-C5,Bad_Speculation,10.60,% Slots,,,0.00,5.12,
20.034780748,S0-C5,Backend_Bound,53.99,% Slots,,,0.00,5.12,
20.034780748,S0-C5,Retiring,18.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
20.034780748,S0-C5,Frontend_Bound.Frontend_Latency,43.43,% Slots,,rs_events.empty_end,0.00,5.11,
20.034780748,S0-C5,Bad_Speculation.Branch_Mispredicts,10.36,% Slots,,br_misp_retired.all_branches,0.00,5.12,
20.034780748,S0-C5,Retiring.Microcode_Sequencer,4.38,% Slots,,idq.ms_uops,0.00,5.12,
20.034780748,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.86,% Clocks,,,0.00,5.38,
20.034780748,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
20.034780748,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.43,% Clocks,,idq.ms_switches,0.00,5.38,
20.034780748,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.77,<==
20.034780748,S0-C5-T0,MUX,5.11,%,,,0.00,100.0,
20.034780748,S0-C6,Frontend_Bound,20.18,% Slots,,,0.00,5.12,
20.034780748,S0-C6,Bad_Speculation,13.81,% Slots,,,0.00,5.11,
20.034780748,S0-C6,Backend_Bound,36.18,% Slots,,,0.00,5.11,
20.034780748,S0-C6,Frontend_Bound.Frontend_Latency,36.66,% Slots,,rs_events.empty_end,0.00,5.12,
20.034780748,S0-C6,Bad_Speculation.Branch_Mispredicts,13.33,% Slots,,br_misp_retired.all_branches,0.00,5.11,
20.034780748,S0-C6,Backend_Bound.Memory_Bound,55.45,% Slots,,,0.00,5.11,
20.034780748,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.24,% Clocks,,,0.00,5.38,
20.034780748,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
20.034780748,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.77,<==
20.034780748,S0-C6-T0,MUX,5.11,%,,,0.00,100.0,
20.034780748,S0-C7,Frontend_Bound,34.84,% Slots,,,0.00,5.12,
20.034780748,S0-C7,Bad_Speculation,13.07,% Slots,,,0.00,5.12,
20.034780748,S0-C7,Backend_Bound,21.45,% Slots,,,0.00,5.12,
20.034780748,S0-C7,Frontend_Bound.Frontend_Latency,20.56,% Slots,,rs_events.empty_end,0.00,5.11,
20.034780748,S0-C7,Bad_Speculation.Branch_Mispredicts,12.77,% Slots,,br_misp_retired.all_branches,0.00,5.12,
20.034780748,S0-C7,Backend_Bound.Memory_Bound,25.69,% Slots,,,0.00,5.11,
20.034780748,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.52,% Clocks,,,0.00,5.38,
20.034780748,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,<==
20.034780748,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.77,
20.034780748,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
20.034780748,S0-C7-T0,MUX,5.11,%,,,0.00,100.0,
20.034780748,S1-C0,Frontend_Bound,33.14,% Slots,,,0.00,5.13,
20.034780748,S1-C0,Bad_Speculation,16.93,% Slots,,,0.00,5.12,
20.034780748,S1-C0,Backend_Bound,16.34,% Slots,,,0.00,5.12,
20.034780748,S1-C0,Frontend_Bound.Frontend_Latency,23.77,% Slots,,rs_events.empty_end,0.00,5.12,
20.034780748,S1-C0,Frontend_Bound.Frontend_Bandwidth,49.09,% Slots,,,0.00,5.11,
20.034780748,S1-C0,Bad_Speculation.Branch_Mispredicts,16.65,% Slots,,br_misp_retired.all_branches,0.00,5.12,
20.034780748,S1-C0,Backend_Bound.Memory_Bound,11.33,% Slots,,,0.00,5.12,
20.034780748,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.11,% Clocks,,,0.00,5.38,
20.034780748,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
20.034780748,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.26,% Core_Clocks,,,0.00,5.39,
20.034780748,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,37.42,% Core_Clocks,,,0.00,5.12,<==
20.034780748,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.78,
20.034780748,S1-C0-T0,MUX,5.11,%,,,0.00,100.0,
20.034780748,S1-C1,Frontend_Bound,35.72,% Slots,,,0.00,5.12,<==
20.034780748,S1-C1,Bad_Speculation,10.31,% Slots,,,0.00,5.12,
20.034780748,S1-C1,Backend_Bound,15.73,% Slots,,,0.00,5.12,
20.034780748,S1-C1,Frontend_Bound.Frontend_Latency,19.10,% Slots,,rs_events.empty_end,0.00,5.12,
20.034780748,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.26,% Slots,,,0.00,5.11,
20.034780748,S1-C1,Bad_Speculation.Branch_Mispredicts,9.93,% Slots,,br_misp_retired.all_branches,0.00,5.12,
20.034780748,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
20.034780748,S1-C1-T0,MUX,5.11,%,,,0.00,100.0,
20.034780748,S1-C2,Frontend_Bound,21.87,% Slots,,,0.00,5.12,
20.034780748,S1-C2,Bad_Speculation,17.16,% Slots,,,0.00,5.12,
20.034780748,S1-C2,Backend_Bound,23.69,% Slots,,,0.00,5.12,
20.034780748,S1-C2,Frontend_Bound.Frontend_Bandwidth,23.93,% Slots,,,0.00,5.11,
20.034780748,S1-C2,Bad_Speculation.Branch_Mispredicts,16.97,% Slots,,br_misp_retired.all_branches,0.00,5.12,
20.034780748,S1-C2,Backend_Bound.Core_Bound,17.57,% Slots,,,0.00,5.12,
20.034780748,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.57,% Core_Clocks,,,0.00,5.12,
20.034780748,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,104.60,% Clocks,,,0.00,5.11,<==
20.034780748,S1-C2-T0,MUX,5.11,%,,,0.00,100.0,
20.034780748,S1-C3,Frontend_Bound,34.91,% Slots,,,0.00,5.12,<==
20.034780748,S1-C3,Bad_Speculation,17.82,% Slots,,,0.00,5.11,
20.034780748,S1-C3,Backend_Bound,11.36,% Slots,,,0.00,5.11,
20.034780748,S1-C3,Frontend_Bound.Frontend_Latency,15.04,% Slots,,rs_events.empty_end,0.00,5.12,
20.034780748,S1-C3,Frontend_Bound.Frontend_Bandwidth,11.31,% Slots,,,0.00,5.11,
20.034780748,S1-C3,Bad_Speculation.Branch_Mispredicts,17.17,% Slots,,br_misp_retired.all_branches,0.00,5.11,
20.034780748,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.86,% Clocks,,,0.00,5.39,
20.034780748,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
20.034780748,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,35.97,% Core_Clocks,,,0.00,5.12,
20.034780748,S1-C3-T0,MUX,5.11,%,,,0.00,100.0,
20.034780748,S1-C4,Frontend_Bound,28.00,% Slots,,,0.00,5.13,
20.034780748,S1-C4,Bad_Speculation,11.66,% Slots,,,0.00,5.12,
20.034780748,S1-C4,Backend_Bound,44.95,% Slots,,,0.00,5.12,
20.034780748,S1-C4,Frontend_Bound.Frontend_Latency,32.26,% Slots,,rs_events.empty_end,0.00,5.12,
20.034780748,S1-C4,Bad_Speculation.Branch_Mispredicts,11.44,% Slots,,br_misp_retired.all_branches,0.00,5.12,
20.034780748,S1-C4,Backend_Bound.Memory_Bound,11.74,% Slots,,,0.00,5.12,
20.034780748,S1-C4,Backend_Bound.Core_Bound,33.21,% Slots,,,0.00,5.12,<==
20.034780748,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
20.034780748,S1-C4-T0,MUX,5.11,%,,,0.00,100.0,
20.034780748,S1-C5,Bad_Speculation,18.99,% Slots,,,0.00,5.16,
20.034780748,S1-C5,Bad_Speculation.Branch_Mispredicts,18.92,% Slots,,br_misp_retired.all_branches,0.00,5.16,
20.034780748,S1-C5,Backend_Bound,40.47,% Slots,,,0.00,5.16,
20.034780748,S1-C5,Backend_Bound.Memory_Bound,31.41,% Slots,,,0.00,5.12,
20.034780748,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,18.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.78,<==
20.034780748,S1-C5-T0,Backend_Bound.Memory_Bound.L2_Bound,6.54,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.78,
20.034780748,S1-C5-T0,MUX,5.11,%,,,0.00,100.0,
20.034780748,S1-C6,Frontend_Bound,20.98,% Slots,,,0.00,5.16,
20.034780748,S1-C6,Bad_Speculation,15.41,% Slots,,,0.00,5.16,
20.034780748,S1-C6,Backend_Bound,28.00,% Slots,,,0.00,5.16,<==
20.034780748,S1-C6,Frontend_Bound.Frontend_Latency,22.89,% Slots,,rs_events.empty_end,0.00,5.12,
20.034780748,S1-C6,Bad_Speculation.Branch_Mispredicts,14.94,% Slots,,br_misp_retired.all_branches,0.00,5.16,
20.034780748,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.76,% Clocks,,,0.00,5.38,
20.034780748,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,24.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
20.034780748,S1-C6-T0,MUX,5.11,%,,,0.00,100.0,
20.034780748,S1-C7,Frontend_Bound,26.30,% Slots,,,0.00,5.16,
20.034780748,S1-C7,Bad_Speculation,16.96,% Slots,,,0.00,5.16,
20.034780748,S1-C7,Backend_Bound,27.95,% Slots,,,0.00,5.16,
20.034780748,S1-C7,Retiring,33.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
20.034780748,S1-C7,Frontend_Bound.Frontend_Latency,15.24,% Slots,,rs_events.empty_end,0.00,5.12,
20.034780748,S1-C7,Frontend_Bound.Frontend_Bandwidth,20.81,% Slots,,,0.00,5.11,
20.034780748,S1-C7,Bad_Speculation.Branch_Mispredicts,16.53,% Slots,,br_misp_retired.all_branches,0.00,5.16,
20.034780748,S1-C7,Backend_Bound.Memory_Bound,14.96,% Slots,,,0.00,5.12,
20.034780748,S1-C7,Backend_Bound.Core_Bound,12.99,% Slots,,,0.00,5.12,
20.034780748,S1-C7,Retiring.Microcode_Sequencer,1.86,% Slots,,idq.ms_uops,0.00,5.11,<==
20.034780748,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
20.034780748,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.36,% Clocks,,idq.ms_switches,0.00,5.38,
20.034780748,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.07,% Core_Clocks,,,0.00,5.39,
20.034780748,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,47.52,% Core_Clocks,,,0.00,5.12,
20.034780748,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.77,
20.034780748,S1-C7-T0,MUX,5.11,%,,,0.00,100.0,
20.034780748,S0-C0-T1,MUX,5.11,%,,,0.00,100.0,
20.034780748,S0-C1-T1,MUX,5.11,%,,,0.00,100.0,
20.034780748,S0-C2-T1,MUX,5.11,%,,,0.00,100.0,
20.034780748,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
20.034780748,S0-C4-T1,MUX,5.11,%,,,0.00,100.0,
20.034780748,S0-C5-T1,MUX,5.11,%,,,0.00,100.0,
20.034780748,S0-C6-T1,MUX,5.11,%,,,0.00,100.0,
20.034780748,S0-C7-T1,MUX,5.11,%,,,0.00,100.0,
20.034780748,S1-C0-T1,MUX,5.11,%,,,0.00,100.0,
20.034780748,S1-C1-T1,MUX,5.11,%,,,0.00,100.0,
20.034780748,S1-C2-T1,MUX,5.11,%,,,0.00,100.0,
20.034780748,S1-C3-T1,MUX,5.11,%,,,0.00,100.0,
20.034780748,S1-C4-T1,MUX,5.11,%,,,0.00,100.0,
20.034780748,S1-C5-T1,MUX,5.11,%,,,0.00,100.0,
20.034780748,S1-C6-T1,MUX,5.11,%,,,0.00,100.0,
20.034780748,S1-C7-T1,MUX,5.11,%,,,0.00,100.0,
21.543005674,S0-C0,Frontend_Bound,59.92,% Slots,,,0.00,5.23,
21.543005674,S0-C0,Bad_Speculation,13.70,% Slots,,,0.00,5.13,
21.543005674,S0-C0,Retiring,14.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
21.543005674,S0-C0,Frontend_Bound.Frontend_Bandwidth,32.92,% Slots,,,0.00,5.23,
21.543005674,S0-C0,Bad_Speculation.Branch_Mispredicts,13.06,% Slots,,br_misp_retired.all_branches,0.00,5.04,
21.543005674,S0-C0,Retiring.Microcode_Sequencer,8.38,% Slots,,idq.ms_uops,0.00,5.32,
21.543005674,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.74,% Clocks,,idq.ms_switches,0.00,5.3,
21.543005674,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.79,% Core_Clocks,,,0.00,5.29,<==
21.543005674,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
21.543005674,S0-C1,Frontend_Bound,36.43,% Slots,,,0.00,5.23,
21.543005674,S0-C1,Bad_Speculation,10.83,% Slots,,,0.00,5.12,
21.543005674,S0-C1,Backend_Bound,32.30,% Slots,,,0.00,5.12,
21.543005674,S0-C1,Retiring,16.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
21.543005674,S0-C1,Frontend_Bound.Frontend_Latency,20.08,% Slots,,rs_events.empty_end,0.00,5.05,
21.543005674,S0-C1,Frontend_Bound.Frontend_Bandwidth,34.37,% Slots,,,0.00,5.23,
21.543005674,S0-C1,Bad_Speculation.Branch_Mispredicts,10.29,% Slots,,br_misp_retired.all_branches,0.00,5.04,
21.543005674,S0-C1,Backend_Bound.Memory_Bound,18.44,% Slots,,,0.00,5.05,
21.543005674,S0-C1,Backend_Bound.Core_Bound,13.86,% Slots,,,0.00,5.05,
21.543005674,S0-C1,Retiring.Microcode_Sequencer,10.73,% Slots,,idq.ms_uops,0.00,5.31,
21.543005674,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.07,% Clocks,,,0.00,5.3,
21.543005674,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
21.543005674,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.47,% Clocks,,idq.ms_switches,0.00,5.3,
21.543005674,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.84,% Core_Clocks,,,0.00,5.29,<==
21.543005674,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
21.543005674,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.51,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
21.543005674,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.86,% Clocks,,,0.00,5.3,
21.543005674,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
21.543005674,S0-C2,Frontend_Bound,41.04,% Slots,,,0.00,5.22,<==
21.543005674,S0-C2,Backend_Bound,31.83,% Slots,,,0.00,5.12,
21.543005674,S0-C2,Retiring,19.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
21.543005674,S0-C2,Frontend_Bound.Frontend_Latency,23.78,% Slots,,rs_events.empty_end,0.00,5.05,
21.543005674,S0-C2,Frontend_Bound.Frontend_Bandwidth,20.01,% Slots,,,0.00,5.22,
21.543005674,S0-C2,Backend_Bound.Memory_Bound,19.78,% Slots,,,0.00,5.05,
21.543005674,S0-C2,Backend_Bound.Core_Bound,12.06,% Slots,,,0.00,5.05,
21.543005674,S0-C2,Retiring.Microcode_Sequencer,4.03,% Slots,,idq.ms_uops,0.00,5.32,
21.543005674,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.32,% Clocks,,,0.00,5.3,
21.543005674,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
21.543005674,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.62,% Clocks,,idq.ms_switches,0.00,5.3,
21.543005674,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.05,% Core_Clocks,,,0.00,5.29,
21.543005674,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
21.543005674,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
21.543005674,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.65,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
21.543005674,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,77.87,% Clocks,,,0.00,5.3,
21.543005674,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
21.543005674,S0-C3,Frontend_Bound,43.25,% Slots,,,0.00,5.22,
21.543005674,S0-C3,Backend_Bound,34.28,% Slots,,,0.00,5.12,
21.543005674,S0-C3,Frontend_Bound.Frontend_Latency,24.06,% Slots,,rs_events.empty_end,0.00,5.05,
21.543005674,S0-C3,Frontend_Bound.Frontend_Bandwidth,94.03,% Slots,,,0.00,5.22,
21.543005674,S0-C3,Backend_Bound.Memory_Bound,52.22,% Slots,,,0.00,5.05,
21.543005674,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
21.543005674,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.69,% Core_Clocks,,,0.00,5.29,<==
21.543005674,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.64,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
21.543005674,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
21.543005674,S0-C4,Bad_Speculation,10.21,% Slots,,,0.00,5.11,
21.543005674,S0-C4,Bad_Speculation.Branch_Mispredicts,9.89,% Slots,,br_misp_retired.all_branches,0.00,5.04,
21.543005674,S0-C4,Backend_Bound,52.89,% Slots,,,0.00,5.11,
21.543005674,S0-C4,Retiring,17.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
21.543005674,S0-C4,Backend_Bound.Core_Bound,77.04,% Slots,,,0.00,5.05,
21.543005674,S0-C4,Retiring.Microcode_Sequencer,8.71,% Slots,,idq.ms_uops,0.00,5.31,
21.543005674,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.50,% Clocks,,idq.ms_switches,0.00,5.3,
21.543005674,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,57.45,% Clocks,,,0.00,5.3,<==
21.543005674,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
21.543005674,S0-C5,Frontend_Bound,20.88,% Slots,,,0.00,5.22,
21.543005674,S0-C5,Backend_Bound,61.06,% Slots,,,0.00,5.11,
21.543005674,S0-C5,Retiring,18.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
21.543005674,S0-C5,Backend_Bound.Memory_Bound,43.62,% Slots,,,0.00,5.05,
21.543005674,S0-C5,Backend_Bound.Core_Bound,17.44,% Slots,,,0.00,5.05,
21.543005674,S0-C5,Retiring.Microcode_Sequencer,6.82,% Slots,,idq.ms_uops,0.00,5.32,
21.543005674,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.63,% Clocks,,idq.ms_switches,0.00,5.3,
21.543005674,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,<==
21.543005674,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,88.42,% Clocks,,,0.00,5.3,
21.543005674,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
21.543005674,S0-C6,Frontend_Bound.Frontend_Bandwidth,22.14,% Slots,,,0.00,5.21,
21.543005674,S0-C6,Retiring.Microcode_Sequencer,7.15,% Slots,,idq.ms_uops,0.00,5.31,
21.543005674,S0-C6,Backend_Bound,68.96,% Slots,,,0.00,5.11,
21.543005674,S0-C6,Retiring,17.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
21.543005674,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.13,% Clocks,,idq.ms_switches,0.00,5.3,
21.543005674,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.98,% Core_Clocks,,,0.00,5.3,
21.543005674,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
21.543005674,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
21.543005674,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
21.543005674,S0-C7,Frontend_Bound,51.15,% Slots,,,0.00,5.21,
21.543005674,S0-C7,Bad_Speculation,11.13,% Slots,,,0.00,5.11,
21.543005674,S0-C7,Backend_Bound,19.30,% Slots,,,0.00,5.11,
21.543005674,S0-C7,Retiring,15.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
21.543005674,S0-C7,Frontend_Bound.Frontend_Latency,30.11,% Slots,,rs_events.empty_end,0.00,5.05,
21.543005674,S0-C7,Frontend_Bound.Frontend_Bandwidth,57.86,% Slots,,,0.00,5.21,
21.543005674,S0-C7,Bad_Speculation.Branch_Mispredicts,10.55,% Slots,,br_misp_retired.all_branches,0.00,5.04,
21.543005674,S0-C7,Backend_Bound.Memory_Bound,10.94,% Slots,,,0.00,5.05,
21.543005674,S0-C7,Retiring.Microcode_Sequencer,8.84,% Slots,,idq.ms_uops,0.00,5.31,
21.543005674,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.84,% Clocks,,,0.00,5.3,
21.543005674,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
21.543005674,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.66,% Clocks,,idq.ms_switches,0.00,5.3,
21.543005674,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.23,% Core_Clocks,,,0.00,5.31,<==
21.543005674,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
21.543005674,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
21.543005674,S1-C0,Frontend_Bound,44.21,% Slots,,,0.00,5.2,
21.543005674,S1-C0,Bad_Speculation,10.85,% Slots,,,0.00,5.1,
21.543005674,S1-C0,Backend_Bound,27.61,% Slots,,,0.00,5.1,
21.543005674,S1-C0,Retiring,18.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
21.543005674,S1-C0,Frontend_Bound.Frontend_Latency,22.00,% Slots,,rs_events.empty_end,0.00,5.05,
21.543005674,S1-C0,Frontend_Bound.Frontend_Bandwidth,36.57,% Slots,,,0.00,5.2,
21.543005674,S1-C0,Bad_Speculation.Branch_Mispredicts,9.79,% Slots,,br_misp_retired.all_branches,0.00,5.05,
21.543005674,S1-C0,Backend_Bound.Memory_Bound,14.96,% Slots,,,0.00,5.05,
21.543005674,S1-C0,Backend_Bound.Core_Bound,12.65,% Slots,,,0.00,5.05,
21.543005674,S1-C0,Retiring.Microcode_Sequencer,14.37,% Slots,,idq.ms_uops,0.00,5.31,
21.543005674,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.25,% Clocks,,,0.00,5.31,
21.543005674,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
21.543005674,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.93,% Clocks,,idq.ms_switches,0.00,5.31,
21.543005674,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.94,% Core_Clocks,,,0.00,5.3,<==
21.543005674,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
21.543005674,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,11.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
21.543005674,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
21.543005674,S1-C1,Frontend_Bound,34.78,% Slots,,,0.00,5.21,
21.543005674,S1-C1,Bad_Speculation,10.43,% Slots,,,0.00,5.1,
21.543005674,S1-C1,Backend_Bound,15.59,% Slots,,,0.00,5.1,
21.543005674,S1-C1,Retiring,42.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
21.543005674,S1-C1,Frontend_Bound.Frontend_Latency,19.40,% Slots,,rs_events.empty_end,0.00,5.05,
21.543005674,S1-C1,Frontend_Bound.Frontend_Bandwidth,15.23,% Slots,,,0.00,5.21,
21.543005674,S1-C1,Bad_Speculation.Branch_Mispredicts,10.09,% Slots,,br_misp_retired.all_branches,0.00,5.05,
21.543005674,S1-C1,Retiring.Microcode_Sequencer,2.12,% Slots,,idq.ms_uops,0.00,5.31,<==
21.543005674,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.74,% Clocks,,,0.00,5.31,
21.543005674,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
21.543005674,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.95,% Clocks,,idq.ms_switches,0.00,5.31,
21.543005674,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
21.543005674,S1-C2,Frontend_Bound,38.73,% Slots,,,0.00,5.2,<==
21.543005674,S1-C2,Bad_Speculation,12.14,% Slots,,,0.00,5.1,
21.543005674,S1-C2,Backend_Bound,23.54,% Slots,,,0.00,5.1,
21.543005674,S1-C2,Retiring,20.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
21.543005674,S1-C2,Frontend_Bound.Frontend_Latency,21.53,% Slots,,rs_events.empty_end,0.00,5.05,
21.543005674,S1-C2,Frontend_Bound.Frontend_Bandwidth,22.43,% Slots,,,0.00,5.2,
21.543005674,S1-C2,Bad_Speculation.Branch_Mispredicts,11.23,% Slots,,br_misp_retired.all_branches,0.00,5.05,
21.543005674,S1-C2,Backend_Bound.Memory_Bound,17.42,% Slots,,,0.00,5.05,
21.543005674,S1-C2,Retiring.Microcode_Sequencer,8.04,% Slots,,idq.ms_uops,0.00,5.31,
21.543005674,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.73,% Clocks,,,0.00,5.31,
21.543005674,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
21.543005674,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.24,% Clocks,,idq.ms_switches,0.00,5.31,
21.543005674,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.14,% Core_Clocks,,,0.00,5.31,
21.543005674,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
21.543005674,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.78,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
21.543005674,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
21.543005674,S1-C3,Frontend_Bound,36.43,% Slots,,,0.00,5.2,
21.543005674,S1-C3,Backend_Bound,43.19,% Slots,,,0.00,5.09,
21.543005674,S1-C3,Retiring,16.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
21.543005674,S1-C3,Frontend_Bound.Frontend_Latency,25.82,% Slots,,rs_events.empty_end,0.00,5.04,
21.543005674,S1-C3,Frontend_Bound.Frontend_Bandwidth,26.39,% Slots,,,0.00,5.2,
21.543005674,S1-C3,Backend_Bound.Memory_Bound,38.79,% Slots,,,0.00,5.04,<==
21.543005674,S1-C3,Retiring.Microcode_Sequencer,6.85,% Slots,,idq.ms_uops,0.00,5.31,
21.543005674,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.96,% Clocks,,,0.00,5.31,
21.543005674,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
21.543005674,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.18,% Clocks,,idq.ms_switches,0.00,5.31,
21.543005674,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.25,% Core_Clocks,,,0.00,5.31,
21.543005674,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
21.543005674,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
21.543005674,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.88,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
21.543005674,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
21.543005674,S1-C4,Frontend_Bound,30.14,% Slots,,,0.00,5.2,
21.543005674,S1-C4,Backend_Bound,38.92,% Slots,,,0.00,5.1,
21.543005674,S1-C4,Retiring,16.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
21.543005674,S1-C4,Frontend_Bound.Frontend_Bandwidth,82.01,% Slots,,,0.00,5.2,
21.543005674,S1-C4,Backend_Bound.Memory_Bound,27.54,% Slots,,,0.00,5.05,<==
21.543005674,S1-C4,Backend_Bound.Core_Bound,11.37,% Slots,,,0.00,5.05,
21.543005674,S1-C4,Retiring.Microcode_Sequencer,11.27,% Slots,,idq.ms_uops,0.00,5.31,
21.543005674,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.72,% Clocks,,idq.ms_switches,0.00,5.31,
21.543005674,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.10,% Core_Clocks,,,0.00,5.31,
21.543005674,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
21.543005674,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.82,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
21.543005674,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
21.543005674,S1-C5,Frontend_Bound,32.49,% Slots,,,0.00,5.2,
21.543005674,S1-C5,Backend_Bound,41.51,% Slots,,,0.00,5.09,
21.543005674,S1-C5,Retiring,16.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
21.543005674,S1-C5,Backend_Bound.Memory_Bound,35.36,% Slots,,,0.00,5.09,<==
21.543005674,S1-C5,Retiring.Microcode_Sequencer,12.54,% Slots,,idq.ms_uops,0.00,5.31,
21.543005674,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.96,% Clocks,,idq.ms_switches,0.00,5.31,
21.543005674,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
21.543005674,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,9.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
21.543005674,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
21.543005674,S1-C6,Frontend_Bound,30.43,% Slots,,,0.00,5.2,
21.543005674,S1-C6,Backend_Bound,48.69,% Slots,,,0.00,5.1,
21.543005674,S1-C6,Retiring,26.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
21.543005674,S1-C6,Frontend_Bound.Frontend_Latency,49.10,% Slots,,rs_events.empty_end,0.00,5.24,
21.543005674,S1-C6,Backend_Bound.Memory_Bound,48.39,% Slots,,,0.00,5.1,<==
21.543005674,S1-C6,Retiring.Microcode_Sequencer,8.19,% Slots,,idq.ms_uops,0.00,5.32,
21.543005674,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
21.543005674,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.94,% Clocks,,idq.ms_switches,0.00,5.32,
21.543005674,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
21.543005674,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
21.543005674,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.55,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
21.543005674,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
21.543005674,S1-C7,Frontend_Bound,30.03,% Slots,,,0.00,5.19,
21.543005674,S1-C7,Bad_Speculation,11.71,% Slots,,,0.00,5.09,
21.543005674,S1-C7,Backend_Bound,35.48,% Slots,,,0.00,5.09,
21.543005674,S1-C7,Retiring,17.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
21.543005674,S1-C7,Frontend_Bound.Frontend_Latency,17.99,% Slots,,rs_events.empty_end,0.00,5.23,
21.543005674,S1-C7,Frontend_Bound.Frontend_Bandwidth,21.63,% Slots,,,0.00,5.19,
21.543005674,S1-C7,Bad_Speculation.Branch_Mispredicts,10.93,% Slots,,br_misp_retired.all_branches,0.00,5.09,
21.543005674,S1-C7,Retiring.Microcode_Sequencer,13.19,% Slots,,idq.ms_uops,0.00,5.32,
21.543005674,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
21.543005674,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.49,% Clocks,,idq.ms_switches,0.00,5.31,
21.543005674,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.49,% Core_Clocks,,,0.00,5.04,
21.543005674,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,<==
21.543005674,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
21.543005674,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
21.543005674,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
21.543005674,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
21.543005674,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
21.543005674,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
21.543005674,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
21.543005674,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
21.543005674,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
21.543005674,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
21.543005674,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
21.543005674,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
21.543005674,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
21.543005674,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
21.543005674,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
21.543005674,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
21.543005674,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
23.039460648,S0-C0,Frontend_Bound,33.69,% Slots,,,0.00,5.35,
23.039460648,S0-C0,Bad_Speculation,28.06,% Slots,,,0.00,5.35,
23.039460648,S0-C0,Retiring,34.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
23.039460648,S0-C0,Frontend_Bound.Frontend_Latency,20.90,% Slots,,rs_events.empty_end,0.00,5.35,
23.039460648,S0-C0,Bad_Speculation.Branch_Mispredicts,25.99,% Slots,,br_misp_retired.all_branches,0.00,5.35,
23.039460648,S0-C0,Retiring.Microcode_Sequencer,2.28,% Slots,,idq.ms_uops,0.00,5.35,<==
23.039460648,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.92,% Clocks,,,0.00,5.18,
23.039460648,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
23.039460648,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.72,% Clocks,,idq.ms_switches,0.00,5.11,
23.039460648,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
23.039460648,S0-C1,Backend_Bound,65.19,% Slots,,,0.00,5.35,<==
23.039460648,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
23.039460648,S0-C2,Frontend_Bound,37.02,% Slots,,,0.00,5.34,<==
23.039460648,S0-C2,Backend_Bound,19.46,% Slots,,,0.00,5.34,
23.039460648,S0-C2,Retiring,31.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
23.039460648,S0-C2,Frontend_Bound.Frontend_Latency,23.10,% Slots,,rs_events.empty_end,0.00,5.34,
23.039460648,S0-C2,Frontend_Bound.Frontend_Bandwidth,27.96,% Slots,,,0.00,5.34,
23.039460648,S0-C2,Backend_Bound.Memory_Bound,14.45,% Slots,,,0.00,5.09,
23.039460648,S0-C2,Retiring.Microcode_Sequencer,4.80,% Slots,,idq.ms_uops,0.00,5.35,
23.039460648,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.96,% Clocks,,,0.00,5.18,
23.039460648,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
23.039460648,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.08,% Clocks,,idq.ms_switches,0.00,5.11,
23.039460648,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.31,% Core_Clocks,,,0.00,5.35,
23.039460648,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
23.039460648,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
23.039460648,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
23.039460648,S0-C3,Frontend_Bound,23.63,% Slots,,,0.00,5.35,
23.039460648,S0-C3,Backend_Bound,37.12,% Slots,,,0.00,5.35,
23.039460648,S0-C3,Frontend_Bound.Frontend_Latency,19.32,% Slots,,rs_events.empty_end,0.00,5.35,
23.039460648,S0-C3,Backend_Bound.Memory_Bound,96.66,% Slots,,,0.00,5.09,
23.039460648,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
23.039460648,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,<==
23.039460648,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
23.039460648,S0-C4,Frontend_Bound,27.42,% Slots,,,0.00,5.34,
23.039460648,S0-C4,Bad_Speculation,17.07,% Slots,,,0.00,5.34,
23.039460648,S0-C4,Backend_Bound,21.46,% Slots,,,0.00,5.34,
23.039460648,S0-C4,Retiring,16.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
23.039460648,S0-C4,Frontend_Bound.Frontend_Latency,36.34,% Slots,,rs_events.empty_end,0.00,5.34,<==
23.039460648,S0-C4,Bad_Speculation.Branch_Mispredicts,16.06,% Slots,,br_misp_retired.all_branches,0.00,5.34,
23.039460648,S0-C4,Backend_Bound.Core_Bound,30.27,% Slots,,,0.00,5.09,
23.039460648,S0-C4,Retiring.Microcode_Sequencer,12.60,% Slots,,idq.ms_uops,0.00,5.35,
23.039460648,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
23.039460648,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.88,% Clocks,,idq.ms_switches,0.00,5.12,
23.039460648,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.34,% Clocks,,,0.00,5.35,
23.039460648,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
23.039460648,S0-C5,Frontend_Bound,23.92,% Slots,,,0.00,5.34,
23.039460648,S0-C5,Backend_Bound,48.22,% Slots,,,0.00,5.34,<==
23.039460648,S0-C5,Retiring,30.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
23.039460648,S0-C5,Frontend_Bound.Frontend_Latency,29.57,% Slots,,rs_events.empty_end,0.00,5.34,
23.039460648,S0-C5,Frontend_Bound.Frontend_Bandwidth,19.65,% Slots,,,0.00,5.34,
23.039460648,S0-C5,Retiring.Microcode_Sequencer,3.42,% Slots,,idq.ms_uops,0.00,5.35,
23.039460648,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
23.039460648,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.80,% Clocks,,idq.ms_switches,0.00,5.12,
23.039460648,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,41.55,% Core_Clocks,,,0.00,5.08,
23.039460648,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.55,% Core_Clocks,,,0.00,5.35,
23.039460648,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
23.039460648,S0-C6,Frontend_Bound,27.28,% Slots,,,0.00,5.35,
23.039460648,S0-C6,Backend_Bound,55.28,% Slots,,,0.00,5.35,
23.039460648,S0-C6,Retiring,15.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
23.039460648,S0-C6,Frontend_Bound.Frontend_Latency,34.29,% Slots,,rs_events.empty_end,0.00,5.35,
23.039460648,S0-C6,Frontend_Bound.Frontend_Bandwidth,47.59,% Slots,,,0.00,5.35,
23.039460648,S0-C6,Backend_Bound.Core_Bound,70.78,% Slots,,,0.00,5.09,<==
23.039460648,S0-C6,Retiring.Microcode_Sequencer,11.57,% Slots,,idq.ms_uops,0.00,5.35,
23.039460648,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.09,% Clocks,,,0.00,5.19,
23.039460648,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
23.039460648,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.08,% Clocks,,idq.ms_switches,0.00,5.12,
23.039460648,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.73,% Core_Clocks,,,0.00,5.08,
23.039460648,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.47,% Core_Clocks,,,0.00,5.35,
23.039460648,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
23.039460648,S0-C7,Frontend_Bound,51.59,% Slots,,,0.00,5.34,
23.039460648,S0-C7,Bad_Speculation,11.97,% Slots,,,0.00,5.34,
23.039460648,S0-C7,Backend_Bound,14.86,% Slots,,,0.00,5.34,
23.039460648,S0-C7,Retiring,36.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
23.039460648,S0-C7,Frontend_Bound.Frontend_Latency,27.07,% Slots,,rs_events.empty_end,0.00,5.34,<==
23.039460648,S0-C7,Frontend_Bound.Frontend_Bandwidth,14.17,% Slots,,,0.00,5.34,
23.039460648,S0-C7,Bad_Speculation.Branch_Mispredicts,10.98,% Slots,,br_misp_retired.all_branches,0.00,5.34,
23.039460648,S0-C7,Backend_Bound.Core_Bound,22.67,% Slots,,,0.00,5.09,
23.039460648,S0-C7,Retiring.Microcode_Sequencer,2.39,% Slots,,idq.ms_uops,0.00,5.35,
23.039460648,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.52,% Clocks,,,0.00,5.19,
23.039460648,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
23.039460648,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.60,% Clocks,,idq.ms_switches,0.00,5.13,
23.039460648,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.60,% Core_Clocks,,,0.00,5.08,
23.039460648,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.00,% Core_Clocks,,,0.00,5.35,
23.039460648,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
23.039460648,S1-C0,Frontend_Bound,21.91,% Slots,,,0.00,5.35,
23.039460648,S1-C0,Backend_Bound,61.43,% Slots,,,0.00,5.35,<==
23.039460648,S1-C0,Retiring,31.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
23.039460648,S1-C0,Frontend_Bound.Frontend_Latency,23.06,% Slots,,rs_events.empty_end,0.00,5.35,
23.039460648,S1-C0,Backend_Bound.Memory_Bound,31.37,% Slots,,,0.00,5.09,
23.039460648,S1-C0,Backend_Bound.Core_Bound,30.07,% Slots,,,0.00,5.09,
23.039460648,S1-C0,Retiring.Microcode_Sequencer,5.38,% Slots,,idq.ms_uops,0.00,5.35,
23.039460648,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
23.039460648,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.88,% Clocks,,idq.ms_switches,0.00,5.13,
23.039460648,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,
23.039460648,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
23.039460648,S1-C1,Frontend_Bound,34.21,% Slots,,,0.00,5.35,
23.039460648,S1-C1,Backend_Bound,14.07,% Slots,,,0.00,5.35,
23.039460648,S1-C1,Retiring,40.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
23.039460648,S1-C1,Frontend_Bound.Frontend_Latency,17.61,% Slots,,rs_events.empty_end,0.00,5.35,
23.039460648,S1-C1,Frontend_Bound.Frontend_Bandwidth,16.72,% Slots,,,0.00,5.35,
23.039460648,S1-C1,Retiring.Microcode_Sequencer,2.24,% Slots,,idq.ms_uops,0.00,5.35,<==
23.039460648,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.28,% Clocks,,,0.00,5.19,
23.039460648,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
23.039460648,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.79,% Clocks,,idq.ms_switches,0.00,5.13,
23.039460648,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
23.039460648,S1-C2,Frontend_Bound,42.19,% Slots,,,0.00,5.35,
23.039460648,S1-C2,Backend_Bound,29.26,% Slots,,,0.00,5.35,
23.039460648,S1-C2,Retiring,17.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
23.039460648,S1-C2,Frontend_Bound.Frontend_Latency,24.55,% Slots,,rs_events.empty_end,0.00,5.35,<==
23.039460648,S1-C2,Frontend_Bound.Frontend_Bandwidth,12.52,% Slots,,,0.00,5.35,
23.039460648,S1-C2,Backend_Bound.Memory_Bound,21.50,% Slots,,,0.00,5.09,
23.039460648,S1-C2,Retiring.Microcode_Sequencer,13.25,% Slots,,idq.ms_uops,0.00,5.35,
23.039460648,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.71,% Clocks,,,0.00,5.19,
23.039460648,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
23.039460648,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.00,% Clocks,,idq.ms_switches,0.00,5.13,
23.039460648,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,
23.039460648,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
23.039460648,S1-C3,Frontend_Bound,24.13,% Slots,,,0.00,5.35,
23.039460648,S1-C3,Backend_Bound,54.30,% Slots,,,0.00,5.35,
23.039460648,S1-C3,Frontend_Bound.Frontend_Latency,27.70,% Slots,,rs_events.empty_end,0.00,5.35,
23.039460648,S1-C3,Backend_Bound.Core_Bound,62.67,% Slots,,,0.00,5.09,<==
23.039460648,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.85,% Clocks,,,0.00,5.2,
23.039460648,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
23.039460648,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
23.039460648,S1-C4,Frontend_Bound,26.83,% Slots,,,0.00,5.35,
23.039460648,S1-C4,Bad_Speculation,21.95,% Slots,,,0.00,5.35,
23.039460648,S1-C4,Backend_Bound,17.68,% Slots,,,0.00,5.35,
23.039460648,S1-C4,Retiring,17.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
23.039460648,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.68,% Slots,,,0.00,5.35,
23.039460648,S1-C4,Bad_Speculation.Branch_Mispredicts,21.60,% Slots,,br_misp_retired.all_branches,0.00,5.35,
23.039460648,S1-C4,Backend_Bound.Core_Bound,22.58,% Slots,,,0.00,5.09,
23.039460648,S1-C4,Retiring.Microcode_Sequencer,13.49,% Slots,,idq.ms_uops,0.00,5.35,
23.039460648,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.86,% Clocks,,idq.ms_switches,0.00,5.14,
23.039460648,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.87,% Core_Clocks,,,0.00,5.08,<==
23.039460648,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.66,% Core_Clocks,,,0.00,5.34,
23.039460648,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
23.039460648,S1-C5,Frontend_Bound,34.04,% Slots,,,0.00,5.35,
23.039460648,S1-C5,Backend_Bound,41.31,% Slots,,,0.00,5.35,
23.039460648,S1-C5,Retiring,18.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
23.039460648,S1-C5,Frontend_Bound.Frontend_Latency,81.47,% Slots,,rs_events.empty_end,0.00,5.35,
23.039460648,S1-C5,Backend_Bound.Core_Bound,98.38,% Slots,,,0.00,5.09,
23.039460648,S1-C5,Retiring.Microcode_Sequencer,13.99,% Slots,,idq.ms_uops,0.00,5.35,
23.039460648,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.63,% Clocks,,,0.00,5.2,
23.039460648,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
23.039460648,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.86,% Clocks,,idq.ms_switches,0.00,5.14,
23.039460648,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,60.10,% Clocks,,,0.00,5.34,<==
23.039460648,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
23.039460648,S1-C6,Frontend_Bound,40.64,% Slots,,,0.00,5.35,
23.039460648,S1-C6,Bad_Speculation,19.10,% Slots,,,0.00,5.35,
23.039460648,S1-C6,Backend_Bound,16.50,% Slots,,,0.00,5.35,
23.039460648,S1-C6,Retiring,17.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
23.039460648,S1-C6,Frontend_Bound.Frontend_Latency,20.25,% Slots,,rs_events.empty_end,0.00,5.35,
23.039460648,S1-C6,Frontend_Bound.Frontend_Bandwidth,33.53,% Slots,,,0.00,5.35,
23.039460648,S1-C6,Bad_Speculation.Branch_Mispredicts,17.88,% Slots,,br_misp_retired.all_branches,0.00,5.24,
23.039460648,S1-C6,Backend_Bound.Core_Bound,19.78,% Slots,,,0.00,5.09,
23.039460648,S1-C6,Retiring.Microcode_Sequencer,14.08,% Slots,,idq.ms_uops,0.00,5.35,
23.039460648,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.02,% Clocks,,,0.00,5.2,
23.039460648,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
23.039460648,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.27,% Clocks,,idq.ms_switches,0.00,5.14,
23.039460648,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.68,% Core_Clocks,,,0.00,5.08,<==
23.039460648,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,31.13,% Core_Clocks,,,0.00,5.34,
23.039460648,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
23.039460648,S1-C7,Backend_Bound,71.52,% Slots,,,0.00,5.35,
23.039460648,S1-C7,Retiring,19.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
23.039460648,S1-C7,Backend_Bound.Memory_Bound,17.60,% Slots,,,0.00,5.09,
23.039460648,S1-C7,Backend_Bound.Core_Bound,53.92,% Slots,,,0.00,5.09,
23.039460648,S1-C7,Retiring.Microcode_Sequencer,10.27,% Slots,,idq.ms_uops,0.00,5.35,
23.039460648,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.83,% Clocks,,idq.ms_switches,0.00,5.14,
23.039460648,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.32,
23.039460648,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
23.039460648,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.99,% Clocks,,,0.00,5.34,<==
23.039460648,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
23.039460648,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
23.039460648,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
23.039460648,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
23.039460648,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
23.039460648,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
23.039460648,S0-C5-T1,MUX,5.07,%,,,0.00,100.0,
23.039460648,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
23.039460648,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
23.039460648,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
23.039460648,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
23.039460648,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
23.039460648,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
23.039460648,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
23.039460648,S1-C5-T1,MUX,5.07,%,,,0.00,100.0,
23.039460648,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
23.039460648,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
24.435898245,S0-C0,Frontend_Bound,50.14,% Slots,,,0.00,5.14,
24.435898245,S0-C0,Bad_Speculation,15.17,% Slots,,,0.00,5.14,
24.435898245,S0-C0,Frontend_Bound.Frontend_Latency,24.63,% Slots,,rs_events.empty_end,0.00,5.14,
24.435898245,S0-C0,Bad_Speculation.Branch_Mispredicts,14.58,% Slots,,br_misp_retired.all_branches,0.00,5.14,
24.435898245,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.08,% Clocks,,,0.00,5.16,
24.435898245,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,<==
24.435898245,S0-C0-T0,MUX,5.14,%,,,0.00,100.0,
24.435898245,S0-C1,Frontend_Bound,29.94,% Slots,,,0.00,5.14,
24.435898245,S0-C1,Bad_Speculation,16.77,% Slots,,,0.00,5.14,
24.435898245,S0-C1,Backend_Bound,34.55,% Slots,,,0.00,5.14,
24.435898245,S0-C1,Retiring,30.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
24.435898245,S0-C1,Frontend_Bound.Frontend_Latency,34.23,% Slots,,rs_events.empty_end,0.00,5.14,
24.435898245,S0-C1,Bad_Speculation.Branch_Mispredicts,16.53,% Slots,,br_misp_retired.all_branches,0.00,5.14,
24.435898245,S0-C1,Backend_Bound.Memory_Bound,32.43,% Slots,,,0.00,5.14,
24.435898245,S0-C1,Retiring.Microcode_Sequencer,1.87,% Slots,,idq.ms_uops,0.00,5.14,
24.435898245,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.05,% Clocks,,,0.00,5.15,
24.435898245,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,23.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
24.435898245,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.27,% Clocks,,idq.ms_switches,0.00,5.15,
24.435898245,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,<==
24.435898245,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.44,
24.435898245,S0-C1-T0,MUX,5.14,%,,,0.00,100.0,
24.435898245,S0-C2,Frontend_Bound,44.63,% Slots,,,0.00,5.14,<==
24.435898245,S0-C2,Bad_Speculation,11.45,% Slots,,,0.00,5.14,
24.435898245,S0-C2,Backend_Bound,16.72,% Slots,,,0.00,5.14,
24.435898245,S0-C2,Frontend_Bound.Frontend_Latency,26.00,% Slots,,rs_events.empty_end,0.00,5.13,
24.435898245,S0-C2,Frontend_Bound.Frontend_Bandwidth,22.42,% Slots,,,0.00,5.14,
24.435898245,S0-C2,Bad_Speculation.Branch_Mispredicts,11.13,% Slots,,br_misp_retired.all_branches,0.00,5.14,
24.435898245,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.13,% Clocks,,,0.00,5.15,
24.435898245,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
24.435898245,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.51,% Core_Clocks,,,0.00,5.43,
24.435898245,S0-C2-T0,MUX,5.14,%,,,0.00,100.0,
24.435898245,S0-C3,Frontend_Bound,27.03,% Slots,,,0.00,5.14,
24.435898245,S0-C3,Backend_Bound,31.47,% Slots,,,0.00,5.14,
24.435898245,S0-C3,Retiring,35.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
24.435898245,S0-C3,Frontend_Bound.Frontend_Latency,15.98,% Slots,,rs_events.empty_end,0.00,5.14,
24.435898245,S0-C3,Frontend_Bound.Frontend_Bandwidth,12.50,% Slots,,,0.00,5.14,
24.435898245,S0-C3,Backend_Bound.Memory_Bound,17.31,% Slots,,,0.00,5.14,
24.435898245,S0-C3,Backend_Bound.Core_Bound,14.16,% Slots,,,0.00,5.14,
24.435898245,S0-C3,Retiring.Microcode_Sequencer,3.30,% Slots,,idq.ms_uops,0.00,5.14,<==
24.435898245,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.10,% Clocks,,,0.00,5.15,
24.435898245,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
24.435898245,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.17,% Clocks,,idq.ms_switches,0.00,5.15,
24.435898245,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,57.85,% Core_Clocks,,,0.00,5.44,
24.435898245,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
24.435898245,S0-C3-T0,MUX,5.14,%,,,0.00,100.0,
24.435898245,S0-C4,Frontend_Bound,32.49,% Slots,,,0.00,5.14,
24.435898245,S0-C4,Backend_Bound,43.72,% Slots,,,0.00,5.14,
24.435898245,S0-C4,Retiring,19.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
24.435898245,S0-C4,Frontend_Bound.Frontend_Latency,33.73,% Slots,,rs_events.empty_end,0.00,5.14,
24.435898245,S0-C4,Frontend_Bound.Frontend_Bandwidth,16.40,% Slots,,,0.00,5.14,
24.435898245,S0-C4,Backend_Bound.Memory_Bound,25.23,% Slots,,,0.00,5.14,
24.435898245,S0-C4,Backend_Bound.Core_Bound,18.49,% Slots,,,0.00,5.14,
24.435898245,S0-C4,Retiring.Microcode_Sequencer,5.79,% Slots,,idq.ms_uops,0.00,5.14,
24.435898245,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.22,% Clocks,,,0.00,5.15,
24.435898245,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,24.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
24.435898245,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.65,% Clocks,,idq.ms_switches,0.00,5.15,
24.435898245,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.92,% Core_Clocks,,,0.00,5.43,
24.435898245,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,<==
24.435898245,S0-C4-T0,MUX,5.14,%,,,0.00,100.0,
24.435898245,S0-C5,Frontend_Bound,34.92,% Slots,,,0.00,5.14,
24.435898245,S0-C5,Bad_Speculation,11.79,% Slots,,,0.00,5.14,
24.435898245,S0-C5,Backend_Bound,32.29,% Slots,,,0.00,5.14,
24.435898245,S0-C5,Frontend_Bound.Frontend_Latency,32.26,% Slots,,rs_events.empty_end,0.00,5.14,<==
24.435898245,S0-C5,Bad_Speculation.Branch_Mispredicts,11.64,% Slots,,br_misp_retired.all_branches,0.00,5.14,
24.435898245,S0-C5,Backend_Bound.Memory_Bound,22.87,% Slots,,,0.00,5.14,
24.435898245,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.16,% Clocks,,,0.00,5.15,
24.435898245,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
24.435898245,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,10.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.44,
24.435898245,S0-C5-T0,MUX,5.14,%,,,0.00,100.0,
24.435898245,S0-C6,Frontend_Bound,24.36,% Slots,,,0.00,5.14,
24.435898245,S0-C6,Backend_Bound,58.70,% Slots,,,0.00,5.14,
24.435898245,S0-C6,Retiring,22.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
24.435898245,S0-C6,Frontend_Bound.Frontend_Latency,32.70,% Slots,,rs_events.empty_end,0.00,5.14,
24.435898245,S0-C6,Backend_Bound.Memory_Bound,32.31,% Slots,,,0.00,5.14,
24.435898245,S0-C6,Backend_Bound.Core_Bound,26.39,% Slots,,,0.00,5.14,
24.435898245,S0-C6,Retiring.Microcode_Sequencer,2.17,% Slots,,idq.ms_uops,0.00,5.14,
24.435898245,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.70,% Clocks,,,0.00,5.15,
24.435898245,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
24.435898245,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.89,% Clocks,,idq.ms_switches,0.00,5.15,
24.435898245,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,<==
24.435898245,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.44,
24.435898245,S0-C6-T0,MUX,5.13,%,,,0.00,100.0,
24.435898245,S0-C7,Frontend_Bound,45.58,% Slots,,,0.00,5.14,
24.435898245,S0-C7,Bad_Speculation,30.54,% Slots,,,0.00,5.14,
24.435898245,S0-C7,Retiring,19.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
24.435898245,S0-C7,Frontend_Bound.Frontend_Latency,16.18,% Slots,,rs_events.empty_end,0.00,5.14,
24.435898245,S0-C7,Bad_Speculation.Branch_Mispredicts,29.26,% Slots,,br_misp_retired.all_branches,0.00,5.14,
24.435898245,S0-C7,Retiring.Microcode_Sequencer,4.40,% Slots,,idq.ms_uops,0.00,5.14,
24.435898245,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.75,% Clocks,,,0.00,5.15,
24.435898245,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,25.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,<==
24.435898245,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.66,% Clocks,,idq.ms_switches,0.00,5.15,
24.435898245,S0-C7-T0,MUX,5.14,%,,,0.00,100.0,
24.435898245,S1-C0,Frontend_Bound,22.06,% Slots,,,0.00,5.14,
24.435898245,S1-C0,Bad_Speculation,16.49,% Slots,,,0.00,5.14,
24.435898245,S1-C0,Backend_Bound,29.50,% Slots,,,0.00,5.14,
24.435898245,S1-C0,Bad_Speculation.Branch_Mispredicts,16.33,% Slots,,br_misp_retired.all_branches,0.00,5.14,
24.435898245,S1-C0,Backend_Bound.Memory_Bound,29.11,% Slots,,,0.00,5.14,
24.435898245,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.44,<==
24.435898245,S1-C0-T0,MUX,5.13,%,,,0.00,100.0,
24.435898245,S1-C1,Frontend_Bound,34.20,% Slots,,,0.00,5.14,<==
24.435898245,S1-C1,Bad_Speculation,10.26,% Slots,,,0.00,5.14,
24.435898245,S1-C1,Backend_Bound,17.07,% Slots,,,0.00,5.14,
24.435898245,S1-C1,Frontend_Bound.Frontend_Latency,19.30,% Slots,,rs_events.empty_end,0.00,5.14,
24.435898245,S1-C1,Frontend_Bound.Frontend_Bandwidth,15.38,% Slots,,,0.00,5.14,
24.435898245,S1-C1,Bad_Speculation.Branch_Mispredicts,9.94,% Slots,,br_misp_retired.all_branches,0.00,5.14,
24.435898245,S1-C1,Backend_Bound.Core_Bound,10.02,% Slots,,,0.00,5.14,
24.435898245,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.53,% Clocks,,,0.00,5.15,
24.435898245,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
24.435898245,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.66,% Clocks,,,0.00,5.15,
24.435898245,S1-C1-T0,MUX,5.14,%,,,0.00,100.0,
24.435898245,S1-C2,Frontend_Bound.Frontend_Bandwidth,15.32,% Slots,,,0.00,5.14,
24.435898245,S1-C2,Bad_Speculation.Branch_Mispredicts,20.22,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
24.435898245,S1-C2,Bad_Speculation,20.51,% Slots,,,0.00,5.14,
24.435898245,S1-C2,Backend_Bound,11.96,% Slots,,,0.00,5.14,
24.435898245,S1-C2-T0,MUX,5.14,%,,,0.00,100.0,
24.435898245,S1-C3,Frontend_Bound,46.07,% Slots,,,0.00,5.14,
24.435898245,S1-C3,Bad_Speculation,34.81,% Slots,,,0.00,5.14,
24.435898245,S1-C3,Frontend_Bound.Frontend_Bandwidth,16.98,% Slots,,,0.00,5.14,
24.435898245,S1-C3,Bad_Speculation.Branch_Mispredicts,33.47,% Slots,,br_misp_retired.all_branches,0.00,5.14,
24.435898245,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.46,% Core_Clocks,,,0.00,5.14,<==
24.435898245,S1-C3-T0,MUX,5.14,%,,,0.00,100.0,
24.435898245,S1-C4,Frontend_Bound,23.57,% Slots,,,0.00,5.14,
24.435898245,S1-C4,Bad_Speculation,19.08,% Slots,,,0.00,5.14,
24.435898245,S1-C4,Backend_Bound,33.28,% Slots,,,0.00,5.14,
24.435898245,S1-C4,Frontend_Bound.Frontend_Latency,15.41,% Slots,,rs_events.empty_end,0.00,5.14,
24.435898245,S1-C4,Frontend_Bound.Frontend_Bandwidth,22.10,% Slots,,,0.00,5.14,
24.435898245,S1-C4,Bad_Speculation.Branch_Mispredicts,18.75,% Slots,,br_misp_retired.all_branches,0.00,5.14,
24.435898245,S1-C4,Backend_Bound.Memory_Bound,21.07,% Slots,,,0.00,5.14,
24.435898245,S1-C4,Backend_Bound.Core_Bound,12.20,% Slots,,,0.00,5.14,
24.435898245,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.03,% Clocks,,,0.00,5.15,
24.435898245,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
24.435898245,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.45,% Core_Clocks,,,0.00,5.43,
24.435898245,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,31.56,% Core_Clocks,,,0.00,5.14,
24.435898245,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.44,<==
24.435898245,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.70,% Clocks,,,0.00,5.15,
24.435898245,S1-C4-T0,MUX,5.14,%,,,0.00,100.0,
24.435898245,S1-C5,Frontend_Bound,32.74,% Slots,,,0.00,5.14,
24.435898245,S1-C5,Backend_Bound,22.30,% Slots,,,0.00,5.14,
24.435898245,S1-C5,Frontend_Bound.Frontend_Latency,24.55,% Slots,,rs_events.empty_end,0.00,5.14,
24.435898245,S1-C5,Backend_Bound.Core_Bound,13.75,% Slots,,,0.00,5.14,
24.435898245,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.82,% Clocks,,,0.00,5.15,
24.435898245,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,<==
24.435898245,S1-C5-T0,MUX,5.14,%,,,0.00,100.0,
24.435898245,S1-C6,Frontend_Bound,36.87,% Slots,,,0.00,5.14,
24.435898245,S1-C6,Bad_Speculation,16.46,% Slots,,,0.00,5.14,
24.435898245,S1-C6,Backend_Bound,22.29,% Slots,,,0.00,5.14,
24.435898245,S1-C6,Frontend_Bound.Frontend_Latency,28.17,% Slots,,rs_events.empty_end,0.00,5.14,
24.435898245,S1-C6,Frontend_Bound.Frontend_Bandwidth,37.39,% Slots,,,0.00,5.14,
24.435898245,S1-C6,Bad_Speculation.Branch_Mispredicts,15.37,% Slots,,br_misp_retired.all_branches,0.00,5.14,
24.435898245,S1-C6,Backend_Bound.Core_Bound,17.31,% Slots,,,0.00,5.14,
24.435898245,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.76,% Clocks,,,0.00,5.15,
24.435898245,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
24.435898245,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.13,% Core_Clocks,,,0.00,5.43,<==
24.435898245,S1-C6-T0,MUX,5.14,%,,,0.00,100.0,
24.435898245,S1-C7,Frontend_Bound,36.43,% Slots,,,0.00,5.14,
24.435898245,S1-C7,Backend_Bound,38.79,% Slots,,,0.00,5.14,
24.435898245,S1-C7,Retiring,31.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
24.435898245,S1-C7,Frontend_Bound.Frontend_Latency,31.20,% Slots,,rs_events.empty_end,0.00,5.14,
24.435898245,S1-C7,Backend_Bound.Memory_Bound,14.20,% Slots,,,0.00,5.14,
24.435898245,S1-C7,Backend_Bound.Core_Bound,24.59,% Slots,,,0.00,5.14,<==
24.435898245,S1-C7,Retiring.Microcode_Sequencer,4.26,% Slots,,idq.ms_uops,0.00,5.14,
24.435898245,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.00,% Clocks,,,0.00,5.15,
24.435898245,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
24.435898245,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.89,% Clocks,,idq.ms_switches,0.00,5.15,
24.435898245,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
24.435898245,S1-C7-T0,MUX,5.14,%,,,0.00,100.0,
24.435898245,S0-C0-T1,MUX,5.14,%,,,0.00,100.0,
24.435898245,S0-C1-T1,MUX,5.14,%,,,0.00,100.0,
24.435898245,S0-C2-T1,MUX,5.13,%,,,0.00,100.0,
24.435898245,S0-C3-T1,MUX,5.14,%,,,0.00,100.0,
24.435898245,S0-C4-T1,MUX,5.14,%,,,0.00,100.0,
24.435898245,S0-C5-T1,MUX,5.14,%,,,0.00,100.0,
24.435898245,S0-C6-T1,MUX,5.14,%,,,0.00,100.0,
24.435898245,S0-C7-T1,MUX,5.14,%,,,0.00,100.0,
24.435898245,S1-C0-T1,MUX,5.13,%,,,0.00,100.0,
24.435898245,S1-C1-T1,MUX,5.14,%,,,0.00,100.0,
24.435898245,S1-C2-T1,MUX,5.14,%,,,0.00,100.0,
24.435898245,S1-C3-T1,MUX,5.14,%,,,0.00,100.0,
24.435898245,S1-C4-T1,MUX,5.14,%,,,0.00,100.0,
24.435898245,S1-C5-T1,MUX,5.14,%,,,0.00,100.0,
24.435898245,S1-C6-T1,MUX,5.14,%,,,0.00,100.0,
24.435898245,S1-C7-T1,MUX,5.14,%,,,0.00,100.0,
25.93113502,S0-C0,Frontend_Bound,35.13,% Slots,,,0.00,5.35,
25.93113502,S0-C0,Bad_Speculation,10.83,% Slots,,,0.00,5.35,
25.93113502,S0-C0,Backend_Bound,26.57,% Slots,,,0.00,5.35,
25.93113502,S0-C0,Frontend_Bound.Frontend_Latency,25.52,% Slots,,rs_events.empty_end,0.00,5.35,<==
25.93113502,S0-C0,Bad_Speculation.Branch_Mispredicts,10.59,% Slots,,br_misp_retired.all_branches,0.00,5.34,
25.93113502,S0-C0,Backend_Bound.Memory_Bound,16.23,% Slots,,,0.00,5.08,
25.93113502,S0-C0,Backend_Bound.Core_Bound,10.34,% Slots,,,0.00,5.08,
25.93113502,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.03,% Clocks,,,0.00,5.35,
25.93113502,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
25.93113502,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
25.93113502,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
25.93113502,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
25.93113502,S0-C1,Backend_Bound,57.31,% Slots,,,0.00,5.35,
25.93113502,S0-C1,Backend_Bound.Memory_Bound,14.41,% Slots,,,0.00,5.08,
25.93113502,S0-C1,Backend_Bound.Core_Bound,42.90,% Slots,,,0.00,5.08,
25.93113502,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
25.93113502,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.38,% Clocks,,,0.00,5.35,<==
25.93113502,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
25.93113502,S0-C2,Backend_Bound,62.44,% Slots,,,0.00,5.35,<==
25.93113502,S0-C2,Retiring,26.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
25.93113502,S0-C2,Retiring.Microcode_Sequencer,12.18,% Slots,,idq.ms_uops,0.00,5.35,
25.93113502,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.18,% Clocks,,idq.ms_switches,0.00,5.35,
25.93113502,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
25.93113502,S0-C3,Bad_Speculation,14.56,% Slots,,,0.00,5.35,
25.93113502,S0-C3,Bad_Speculation.Branch_Mispredicts,14.10,% Slots,,br_misp_retired.all_branches,0.00,5.34,
25.93113502,S0-C3,Backend_Bound,25.47,% Slots,,,0.00,5.35,<==
25.93113502,S0-C3,Backend_Bound.Memory_Bound,13.60,% Slots,,,0.00,5.08,
25.93113502,S0-C3,Backend_Bound.Core_Bound,11.86,% Slots,,,0.00,5.08,
25.93113502,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.63,% Clocks,,,0.00,5.35,
25.93113502,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
25.93113502,S0-C4,Backend_Bound,53.56,% Slots,,,0.00,5.35,
25.93113502,S0-C4,Retiring,25.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
25.93113502,S0-C4,Backend_Bound.Memory_Bound,73.12,% Slots,,,0.00,5.08,
25.93113502,S0-C4,Retiring.Microcode_Sequencer,12.17,% Slots,,idq.ms_uops,0.00,5.35,
25.93113502,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.56,% Clocks,,idq.ms_switches,0.00,5.35,
25.93113502,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
25.93113502,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
25.93113502,S0-C5,Backend_Bound,42.59,% Slots,,,0.00,5.35,
25.93113502,S0-C5,Backend_Bound.Memory_Bound,32.66,% Slots,,,0.00,5.08,
25.93113502,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
25.93113502,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
25.93113502,S0-C6,Frontend_Bound,29.69,% Slots,,,0.00,5.35,
25.93113502,S0-C6,Bad_Speculation,11.86,% Slots,,,0.00,5.35,
25.93113502,S0-C6,Backend_Bound,32.01,% Slots,,,0.00,5.35,
25.93113502,S0-C6,Bad_Speculation.Branch_Mispredicts,10.71,% Slots,,br_misp_retired.all_branches,0.00,5.34,
25.93113502,S0-C6,Backend_Bound.Core_Bound,25.31,% Slots,,,0.00,5.08,
25.93113502,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.29,% Clocks,,,0.00,5.35,<==
25.93113502,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
25.93113502,S0-C7,Frontend_Bound,33.24,% Slots,,,0.00,5.35,
25.93113502,S0-C7,Backend_Bound,12.61,% Slots,,,0.00,5.35,
25.93113502,S0-C7,Retiring,41.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
25.93113502,S0-C7,Frontend_Bound.Frontend_Latency,16.42,% Slots,,rs_events.empty_end,0.00,5.35,
25.93113502,S0-C7,Retiring.Microcode_Sequencer,5.13,% Slots,,idq.ms_uops,0.00,5.35,<==
25.93113502,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.60,% Clocks,,,0.00,5.35,
25.93113502,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
25.93113502,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.22,% Clocks,,idq.ms_switches,0.00,5.35,
25.93113502,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
25.93113502,S1-C0,Bad_Speculation,11.16,% Slots,,,0.00,5.34,
25.93113502,S1-C0,Bad_Speculation.Branch_Mispredicts,11.02,% Slots,,br_misp_retired.all_branches,0.00,5.34,
25.93113502,S1-C0,Backend_Bound,55.77,% Slots,,,0.00,5.34,
25.93113502,S1-C0,Backend_Bound.Memory_Bound,58.26,% Slots,,,0.00,5.09,<==
25.93113502,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
25.93113502,S1-C1,Frontend_Bound,29.77,% Slots,,,0.00,5.34,
25.93113502,S1-C1,Backend_Bound,23.98,% Slots,,,0.00,5.34,
25.93113502,S1-C1,Retiring,41.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
25.93113502,S1-C1,Frontend_Bound.Frontend_Latency,16.13,% Slots,,rs_events.empty_end,0.00,5.34,
25.93113502,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.42,% Slots,,,0.00,5.34,
25.93113502,S1-C1,Backend_Bound.Memory_Bound,14.30,% Slots,,,0.00,5.09,
25.93113502,S1-C1,Retiring.Microcode_Sequencer,2.05,% Slots,,idq.ms_uops,0.00,5.36,<==
25.93113502,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.10,% Clocks,,,0.00,5.35,
25.93113502,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
25.93113502,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.97,% Clocks,,idq.ms_switches,0.00,5.35,
25.93113502,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
25.93113502,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
25.93113502,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
25.93113502,S1-C2,Bad_Speculation,10.81,% Slots,,,0.00,5.33,
25.93113502,S1-C2,Bad_Speculation.Branch_Mispredicts,10.67,% Slots,,br_misp_retired.all_branches,0.00,5.33,
25.93113502,S1-C2,Backend_Bound,55.23,% Slots,,,0.00,5.33,
25.93113502,S1-C2,Backend_Bound.Memory_Bound,82.44,% Slots,,,0.00,5.08,<==
25.93113502,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
25.93113502,S1-C3,Frontend_Bound,26.33,% Slots,,,0.00,5.35,
25.93113502,S1-C3,Backend_Bound,49.75,% Slots,,,0.00,5.35,
25.93113502,S1-C3,Frontend_Bound.Frontend_Latency,24.52,% Slots,,rs_events.empty_end,0.00,5.35,
25.93113502,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.48,% Clocks,,,0.00,5.35,
25.93113502,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
25.93113502,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
25.93113502,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,9.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
25.93113502,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
25.93113502,S1-C4,Bad_Speculation,16.64,% Slots,,,0.00,5.35,
25.93113502,S1-C4,Bad_Speculation.Branch_Mispredicts,16.25,% Slots,,br_misp_retired.all_branches,0.00,5.33,
25.93113502,S1-C4,Backend_Bound,45.25,% Slots,,,0.00,5.35,
25.93113502,S1-C4,Backend_Bound.Memory_Bound,38.19,% Slots,,,0.00,5.09,
25.93113502,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
25.93113502,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
25.93113502,S1-C5,Frontend_Bound,23.07,% Slots,,,0.00,5.35,
25.93113502,S1-C5,Bad_Speculation,17.38,% Slots,,,0.00,5.35,
25.93113502,S1-C5,Backend_Bound,32.31,% Slots,,,0.00,5.35,
25.93113502,S1-C5,Frontend_Bound.Frontend_Bandwidth,14.43,% Slots,,,0.00,5.35,
25.93113502,S1-C5,Bad_Speculation.Branch_Mispredicts,17.18,% Slots,,br_misp_retired.all_branches,0.00,5.33,
25.93113502,S1-C5,Backend_Bound.Core_Bound,22.61,% Slots,,,0.00,5.08,<==
25.93113502,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.36,% Core_Clocks,,,0.00,5.08,
25.93113502,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,31.01,% Core_Clocks,,,0.00,5.35,
25.93113502,S1-C5-T0,MUX,5.08,%,,,0.00,100.0,
25.93113502,S1-C6,Frontend_Bound,21.47,% Slots,,,0.00,5.35,
25.93113502,S1-C6,Bad_Speculation,16.87,% Slots,,,0.00,5.35,
25.93113502,S1-C6,Backend_Bound,33.80,% Slots,,,0.00,5.35,
25.93113502,S1-C6,Frontend_Bound.Frontend_Bandwidth,16.37,% Slots,,,0.00,5.35,
25.93113502,S1-C6,Bad_Speculation.Branch_Mispredicts,16.66,% Slots,,br_misp_retired.all_branches,0.00,5.08,
25.93113502,S1-C6,Backend_Bound.Memory_Bound,11.80,% Slots,,,0.00,5.09,
25.93113502,S1-C6,Backend_Bound.Core_Bound,22.00,% Slots,,,0.00,5.09,
25.93113502,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.48,% Core_Clocks,,,0.00,5.08,
25.93113502,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,37.74,% Core_Clocks,,,0.00,5.36,
25.93113502,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,9.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
25.93113502,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.13,% Clocks,,,0.00,5.35,<==
25.93113502,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
25.93113502,S1-C7,Frontend_Bound,24.45,% Slots,,,0.00,5.34,
25.93113502,S1-C7,Bad_Speculation,20.06,% Slots,,,0.00,5.34,
25.93113502,S1-C7,Backend_Bound,24.51,% Slots,,,0.00,5.34,
25.93113502,S1-C7,Frontend_Bound.Frontend_Bandwidth,21.78,% Slots,,,0.00,5.34,
25.93113502,S1-C7,Bad_Speculation.Branch_Mispredicts,19.83,% Slots,,br_misp_retired.all_branches,0.00,5.08,
25.93113502,S1-C7,Backend_Bound.Core_Bound,14.58,% Slots,,,0.00,5.09,<==
25.93113502,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.89,% Core_Clocks,,,0.00,5.16,
25.93113502,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.92,% Core_Clocks,,,0.00,5.36,
25.93113502,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
25.93113502,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
25.93113502,S0-C1-T1,MUX,5.08,%,,,0.00,100.0,
25.93113502,S0-C2-T1,MUX,5.08,%,,,0.00,100.0,
25.93113502,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
25.93113502,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
25.93113502,S0-C5-T1,MUX,5.08,%,,,0.00,100.0,
25.93113502,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
25.93113502,S0-C7-T1,MUX,5.08,%,,,0.00,100.0,
25.93113502,S1-C0-T1,MUX,5.08,%,,,0.00,100.0,
25.93113502,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
25.93113502,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
25.93113502,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
25.93113502,S1-C4-T1,MUX,5.08,%,,,0.00,100.0,
25.93113502,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
25.93113502,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
25.93113502,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
27.431705219,S0-C0,Frontend_Bound,32.92,% Slots,,,0.00,5.06,
27.431705219,S0-C0,Bad_Speculation,12.69,% Slots,,,0.00,5.06,
27.431705219,S0-C0,Backend_Bound,24.89,% Slots,,,0.00,5.06,
27.431705219,S0-C0,Frontend_Bound.Frontend_Latency,22.02,% Slots,,rs_events.empty_end,0.00,5.06,
27.431705219,S0-C0,Bad_Speculation.Branch_Mispredicts,12.48,% Slots,,br_misp_retired.all_branches,0.00,5.06,
27.431705219,S0-C0,Backend_Bound.Memory_Bound,13.37,% Slots,,,0.00,5.06,
27.431705219,S0-C0,Backend_Bound.Core_Bound,11.52,% Slots,,,0.00,5.06,
27.431705219,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.90,% Clocks,,,0.00,5.07,
27.431705219,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,<==
27.431705219,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.13,
27.431705219,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
27.431705219,S0-C1,Frontend_Bound,33.76,% Slots,,,0.00,5.07,
27.431705219,S0-C1,Backend_Bound,39.12,% Slots,,,0.00,5.07,
27.431705219,S0-C1,Retiring,18.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
27.431705219,S0-C1,Frontend_Bound.Frontend_Latency,32.01,% Slots,,rs_events.empty_end,0.00,5.07,
27.431705219,S0-C1,Frontend_Bound.Frontend_Bandwidth,11.01,% Slots,,,0.00,5.07,
27.431705219,S0-C1,Backend_Bound.Core_Bound,31.98,% Slots,,,0.00,5.07,<==
27.431705219,S0-C1,Retiring.Microcode_Sequencer,10.34,% Slots,,idq.ms_uops,0.00,5.06,
27.431705219,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.78,% Clocks,,,0.00,5.06,
27.431705219,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
27.431705219,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.32,% Clocks,,idq.ms_switches,0.00,5.06,
27.431705219,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.60,% Core_Clocks,,,0.00,5.34,
27.431705219,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
27.431705219,S0-C2,Frontend_Bound,23.38,% Slots,,,0.00,5.06,
27.431705219,S0-C2,Backend_Bound,59.10,% Slots,,,0.00,5.06,
27.431705219,S0-C2,Retiring,18.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
27.431705219,S0-C2,Frontend_Bound.Frontend_Latency,26.97,% Slots,,rs_events.empty_end,0.00,5.06,
27.431705219,S0-C2,Backend_Bound.Memory_Bound,10.48,% Slots,,,0.00,5.06,
27.431705219,S0-C2,Backend_Bound.Core_Bound,48.62,% Slots,,,0.00,5.06,
27.431705219,S0-C2,Retiring.Microcode_Sequencer,13.19,% Slots,,idq.ms_uops,0.00,5.06,
27.431705219,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.06,% Clocks,,,0.00,5.06,
27.431705219,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
27.431705219,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.12,% Clocks,,idq.ms_switches,0.00,5.06,
27.431705219,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.13,
27.431705219,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.62,% Clocks,,,0.00,5.33,<==
27.431705219,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
27.431705219,S0-C3,Frontend_Bound,45.49,% Slots,,,0.00,5.06,
27.431705219,S0-C3,Bad_Speculation,15.54,% Slots,,,0.00,5.06,
27.431705219,S0-C3,Retiring,16.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
27.431705219,S0-C3,Frontend_Bound.Frontend_Latency,21.66,% Slots,,rs_events.empty_end,0.00,5.06,
27.431705219,S0-C3,Frontend_Bound.Frontend_Bandwidth,49.49,% Slots,,,0.00,5.06,
27.431705219,S0-C3,Bad_Speculation.Branch_Mispredicts,15.04,% Slots,,br_misp_retired.all_branches,0.00,5.06,
27.431705219,S0-C3,Retiring.Microcode_Sequencer,11.67,% Slots,,idq.ms_uops,0.00,5.06,
27.431705219,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.18,% Clocks,,,0.00,5.06,
27.431705219,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
27.431705219,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.93,% Clocks,,idq.ms_switches,0.00,5.06,
27.431705219,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.77,% Core_Clocks,,,0.00,5.34,<==
27.431705219,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
27.431705219,S0-C4,Frontend_Bound,40.73,% Slots,,,0.00,5.07,
27.431705219,S0-C4,Backend_Bound,32.19,% Slots,,,0.00,5.07,
27.431705219,S0-C4,Retiring,14.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
27.431705219,S0-C4,Frontend_Bound.Frontend_Latency,23.81,% Slots,,rs_events.empty_end,0.00,5.07,
27.431705219,S0-C4,Frontend_Bound.Frontend_Bandwidth,14.68,% Slots,,,0.00,5.07,
27.431705219,S0-C4,Backend_Bound.Core_Bound,25.13,% Slots,,,0.00,5.07,
27.431705219,S0-C4,Retiring.Microcode_Sequencer,5.79,% Slots,,idq.ms_uops,0.00,5.06,
27.431705219,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.37,% Clocks,,,0.00,5.06,
27.431705219,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,<==
27.431705219,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.44,% Clocks,,idq.ms_switches,0.00,5.06,
27.431705219,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.82,% Core_Clocks,,,0.00,5.33,
27.431705219,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.72,% Clocks,,,0.00,5.33,
27.431705219,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
27.431705219,S0-C5,Frontend_Bound,21.91,% Slots,,,0.00,5.07,
27.431705219,S0-C5,Bad_Speculation,11.71,% Slots,,,0.00,5.07,
27.431705219,S0-C5,Backend_Bound,50.65,% Slots,,,0.00,5.07,<==
27.431705219,S0-C5,Retiring,18.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
27.431705219,S0-C5,Frontend_Bound.Frontend_Latency,15.45,% Slots,,rs_events.empty_end,0.00,5.07,
27.431705219,S0-C5,Frontend_Bound.Frontend_Bandwidth,53.78,% Slots,,,0.00,5.07,
27.431705219,S0-C5,Bad_Speculation.Branch_Mispredicts,6.46,% Slots,,br_misp_retired.all_branches,0.00,5.07,
27.431705219,S0-C5,Bad_Speculation.Machine_Clears,5.25,% Slots,This metric represents fraction of slots the CPU has wasted due to Machine Clears...,machine_clears.count,0.00,5.07,
27.431705219,S0-C5,Backend_Bound.Memory_Bound,26.41,% Slots,,,0.00,5.07,
27.431705219,S0-C5,Backend_Bound.Core_Bound,24.24,% Slots,,,0.00,5.07,
27.431705219,S0-C5,Retiring.Microcode_Sequencer,10.03,% Slots,,idq.ms_uops,0.00,5.06,
27.431705219,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.89,% Clocks,,,0.00,5.06,
27.431705219,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
27.431705219,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.80,% Clocks,,idq.ms_switches,0.00,5.06,
27.431705219,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.13,
27.431705219,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
27.431705219,S0-C6,Frontend_Bound,29.39,% Slots,,,0.00,5.33,
27.431705219,S0-C6,Backend_Bound,48.61,% Slots,,,0.00,5.33,
27.431705219,S0-C6,Retiring,18.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
27.431705219,S0-C6,Frontend_Bound.Frontend_Latency,35.23,% Slots,,rs_events.empty_end,0.00,5.33,
27.431705219,S0-C6,Backend_Bound.Core_Bound,39.45,% Slots,,,0.00,5.33,
27.431705219,S0-C6,Retiring.Microcode_Sequencer,13.81,% Slots,,idq.ms_uops,0.00,5.06,
27.431705219,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.54,% Clocks,,,0.00,5.06,
27.431705219,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
27.431705219,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.95,% Clocks,,idq.ms_switches,0.00,5.06,
27.431705219,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.80,% Clocks,,,0.00,5.33,<==
27.431705219,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
27.431705219,S0-C7,Frontend_Bound,31.67,% Slots,,,0.00,5.33,
27.431705219,S0-C7,Backend_Bound,43.20,% Slots,,,0.00,5.33,
27.431705219,S0-C7,Retiring,18.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
27.431705219,S0-C7,Frontend_Bound.Frontend_Latency,28.08,% Slots,,rs_events.empty_end,0.00,5.33,
27.431705219,S0-C7,Backend_Bound.Core_Bound,35.37,% Slots,,,0.00,5.33,
27.431705219,S0-C7,Retiring.Microcode_Sequencer,14.03,% Slots,,idq.ms_uops,0.00,5.06,
27.431705219,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.27,% Clocks,,,0.00,5.06,
27.431705219,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
27.431705219,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.15,% Clocks,,idq.ms_switches,0.00,5.06,
27.431705219,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.90,% Clocks,,,0.00,5.33,<==
27.431705219,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
27.431705219,S1-C0,Backend_Bound,71.05,% Slots,,,0.00,5.33,
27.431705219,S1-C0,Backend_Bound.Memory_Bound,44.00,% Slots,,,0.00,5.33,<==
27.431705219,S1-C0,Backend_Bound.Core_Bound,27.05,% Slots,,,0.00,5.33,
27.431705219,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,24.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.13,
27.431705219,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.92,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
27.431705219,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,66.62,% Clocks,,,0.00,5.32,
27.431705219,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
27.431705219,S1-C1,Frontend_Bound,33.77,% Slots,,,0.00,5.33,
27.431705219,S1-C1,Backend_Bound,14.66,% Slots,,,0.00,5.33,
27.431705219,S1-C1,Retiring,40.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
27.431705219,S1-C1,Frontend_Bound.Frontend_Latency,18.04,% Slots,,rs_events.empty_end,0.00,5.33,
27.431705219,S1-C1,Frontend_Bound.Frontend_Bandwidth,19.86,% Slots,,,0.00,5.33,
27.431705219,S1-C1,Retiring.Microcode_Sequencer,2.18,% Slots,,idq.ms_uops,0.00,5.06,<==
27.431705219,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
27.431705219,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.95,% Clocks,,idq.ms_switches,0.00,5.07,
27.431705219,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
27.431705219,S1-C2,Backend_Bound,79.09,% Slots,,,0.00,5.33,
27.431705219,S1-C2,Backend_Bound.Memory_Bound,19.24,% Slots,,,0.00,5.33,
27.431705219,S1-C2,Backend_Bound.Core_Bound,59.85,% Slots,,,0.00,5.33,<==
27.431705219,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.12,
27.431705219,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
27.431705219,S1-C3,Frontend_Bound,37.58,% Slots,,,0.00,5.33,
27.431705219,S1-C3,Backend_Bound,36.66,% Slots,,,0.00,5.33,
27.431705219,S1-C3,Retiring,17.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
27.431705219,S1-C3,Frontend_Bound.Frontend_Latency,28.74,% Slots,,rs_events.empty_end,0.00,5.33,<==
27.431705219,S1-C3,Backend_Bound.Core_Bound,30.75,% Slots,,,0.00,5.33,
27.431705219,S1-C3,Retiring.Microcode_Sequencer,12.80,% Slots,,idq.ms_uops,0.00,5.07,
27.431705219,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.60,% Clocks,,,0.00,5.07,
27.431705219,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
27.431705219,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.11,% Clocks,,idq.ms_switches,0.00,5.07,
27.431705219,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.26,% Clocks,,,0.00,5.33,
27.431705219,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
27.431705219,S1-C4,Frontend_Bound,21.60,% Slots,,,0.00,5.33,
27.431705219,S1-C4,Backend_Bound,55.89,% Slots,,,0.00,5.33,
27.431705219,S1-C4,Retiring,19.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
27.431705219,S1-C4,Frontend_Bound.Frontend_Latency,23.80,% Slots,,rs_events.empty_end,0.00,5.33,
27.431705219,S1-C4,Frontend_Bound.Frontend_Bandwidth,41.09,% Slots,,,0.00,5.33,
27.431705219,S1-C4,Backend_Bound.Memory_Bound,13.24,% Slots,,,0.00,5.33,
27.431705219,S1-C4,Backend_Bound.Core_Bound,42.65,% Slots,,,0.00,5.33,<==
27.431705219,S1-C4,Retiring.Microcode_Sequencer,5.76,% Slots,,idq.ms_uops,0.00,5.06,
27.431705219,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.61,% Clocks,,,0.00,5.07,
27.431705219,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
27.431705219,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,1.88,% Clocks,,idq.ms_switches,0.00,5.07,
27.431705219,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.87,% Core_Clocks,,,0.00,5.34,
27.431705219,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.12,
27.431705219,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
27.431705219,S1-C5,Frontend_Bound.Frontend_Bandwidth,12.98,% Slots,,,0.00,5.33,
27.431705219,S1-C5,Bad_Speculation.Branch_Mispredicts,13.43,% Slots,,br_misp_retired.all_branches,0.00,5.33,
27.431705219,S1-C5,Backend_Bound.Memory_Bound,11.62,% Slots,,,0.00,5.33,
27.431705219,S1-C5,Backend_Bound.Core_Bound,29.55,% Slots,,,0.00,5.33,<==
27.431705219,S1-C5,Retiring.Microcode_Sequencer,6.09,% Slots,,idq.ms_uops,0.00,5.07,
27.431705219,S1-C5,Bad_Speculation,13.88,% Slots,,,0.00,5.33,
27.431705219,S1-C5,Backend_Bound,41.17,% Slots,,,0.00,5.33,
27.431705219,S1-C5,Retiring,18.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
27.431705219,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.65,% Clocks,,idq.ms_switches,0.00,5.07,
27.431705219,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.01,% Core_Clocks,,,0.00,5.34,
27.431705219,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.12,
27.431705219,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
27.431705219,S1-C6,Frontend_Bound,32.06,% Slots,,,0.00,5.33,
27.431705219,S1-C6,Backend_Bound,43.64,% Slots,,,0.00,5.33,
27.431705219,S1-C6,Retiring,17.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
27.431705219,S1-C6,Frontend_Bound.Frontend_Latency,23.21,% Slots,,rs_events.empty_end,0.00,5.33,
27.431705219,S1-C6,Frontend_Bound.Frontend_Bandwidth,43.36,% Slots,,,0.00,5.33,
27.431705219,S1-C6,Backend_Bound.Core_Bound,33.77,% Slots,,,0.00,5.33,<==
27.431705219,S1-C6,Retiring.Microcode_Sequencer,13.93,% Slots,,idq.ms_uops,0.00,5.07,
27.431705219,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.38,% Clocks,,,0.00,5.07,
27.431705219,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
27.431705219,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.47,% Clocks,,idq.ms_switches,0.00,5.07,
27.431705219,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.92,% Core_Clocks,,,0.00,5.34,
27.431705219,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
27.431705219,S1-C7,Frontend_Bound,24.70,% Slots,,,0.00,5.34,
27.431705219,S1-C7,Bad_Speculation,17.06,% Slots,,,0.00,5.34,
27.431705219,S1-C7,Backend_Bound,25.47,% Slots,,,0.00,5.34,
27.431705219,S1-C7,Retiring,16.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
27.431705219,S1-C7,Frontend_Bound.Frontend_Latency,22.56,% Slots,,rs_events.empty_end,0.00,5.33,
27.431705219,S1-C7,Frontend_Bound.Frontend_Bandwidth,46.08,% Slots,,,0.00,5.33,
27.431705219,S1-C7,Bad_Speculation.Branch_Mispredicts,16.84,% Slots,,br_misp_retired.all_branches,0.00,5.34,
27.431705219,S1-C7,Backend_Bound.Core_Bound,19.75,% Slots,,,0.00,5.33,<==
27.431705219,S1-C7,Retiring.Microcode_Sequencer,12.38,% Slots,,idq.ms_uops,0.00,5.07,
27.431705219,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.50,% Clocks,,,0.00,5.07,
27.431705219,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
27.431705219,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.13,% Clocks,,idq.ms_switches,0.00,5.07,
27.431705219,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.19,% Core_Clocks,,,0.00,5.33,
27.431705219,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
27.431705219,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
27.431705219,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
27.431705219,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
27.431705219,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
27.431705219,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
27.431705219,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
27.431705219,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
27.431705219,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
27.431705219,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
27.431705219,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
27.431705219,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
27.431705219,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
27.431705219,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
27.431705219,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
27.431705219,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
27.431705219,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
28.903089724,S0-C0,Frontend_Bound,34.95,% Slots,,,0.00,5.16,
28.903089724,S0-C0,Bad_Speculation,13.88,% Slots,,,0.00,5.16,
28.903089724,S0-C0,Backend_Bound,20.46,% Slots,,,0.00,5.16,
28.903089724,S0-C0,Frontend_Bound.Frontend_Latency,21.95,% Slots,,rs_events.empty_end,0.00,5.16,
28.903089724,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.29,% Slots,,,0.00,5.16,
28.903089724,S0-C0,Bad_Speculation.Branch_Mispredicts,13.65,% Slots,,br_misp_retired.all_branches,0.00,5.16,
28.903089724,S0-C0,Backend_Bound.Memory_Bound,10.52,% Slots,,,0.00,5.16,
28.903089724,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.53,% Clocks,,,0.00,5.43,
28.903089724,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.44,<==
28.903089724,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.09,% Core_Clocks,,,0.00,5.16,
28.903089724,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.84,% Core_Clocks,,,0.00,5.16,
28.903089724,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.88,
28.903089724,S0-C0-T0,MUX,5.16,%,,,0.00,100.0,
28.903089724,S0-C1,Frontend_Bound,28.88,% Slots,,,0.00,5.17,
28.903089724,S0-C1,Bad_Speculation,16.09,% Slots,,,0.00,5.17,
28.903089724,S0-C1,Backend_Bound,25.82,% Slots,,,0.00,5.17,
28.903089724,S0-C1,Frontend_Bound.Frontend_Latency,20.38,% Slots,,rs_events.empty_end,0.00,5.16,
28.903089724,S0-C1,Bad_Speculation.Branch_Mispredicts,15.90,% Slots,,br_misp_retired.all_branches,0.00,5.15,
28.903089724,S0-C1,Backend_Bound.Memory_Bound,19.63,% Slots,,,0.00,5.16,
28.903089724,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.36,% Clocks,,,0.00,5.43,
28.903089724,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.44,<==
28.903089724,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.88,
28.903089724,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
28.903089724,S0-C1-T0,MUX,5.15,%,,,0.00,100.0,
28.903089724,S0-C2,Frontend_Bound,29.71,% Slots,,,0.00,5.16,
28.903089724,S0-C2,Backend_Bound,49.69,% Slots,,,0.00,5.16,
28.903089724,S0-C2,Retiring,18.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.43,
28.903089724,S0-C2,Frontend_Bound.Frontend_Latency,38.83,% Slots,,rs_events.empty_end,0.00,5.16,
28.903089724,S0-C2,Backend_Bound.Memory_Bound,36.55,% Slots,,,0.00,5.16,
28.903089724,S0-C2,Backend_Bound.Core_Bound,13.14,% Slots,,,0.00,5.16,
28.903089724,S0-C2,Retiring.Microcode_Sequencer,13.82,% Slots,,idq.ms_uops,0.00,5.43,
28.903089724,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.86,% Clocks,,,0.00,5.43,
28.903089724,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.44,
28.903089724,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.67,% Clocks,,idq.ms_switches,0.00,5.43,
28.903089724,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.88,<==
28.903089724,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
28.903089724,S0-C2-T0,MUX,5.15,%,,,0.00,100.0,
28.903089724,S0-C3,Frontend_Bound,21.90,% Slots,,,0.00,5.16,
28.903089724,S0-C3,Backend_Bound,62.29,% Slots,,,0.00,5.16,
28.903089724,S0-C3,Retiring,17.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.43,
28.903089724,S0-C3,Frontend_Bound.Frontend_Latency,47.68,% Slots,,rs_events.empty_end,0.00,5.16,
28.903089724,S0-C3,Frontend_Bound.Frontend_Bandwidth,14.85,% Slots,,,0.00,5.16,
28.903089724,S0-C3,Backend_Bound.Memory_Bound,76.06,% Slots,,,0.00,5.16,
28.903089724,S0-C3,Retiring.Microcode_Sequencer,12.75,% Slots,,idq.ms_uops,0.00,5.43,
28.903089724,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.01,% Clocks,,,0.00,5.43,
28.903089724,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,24.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.44,
28.903089724,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.58,% Clocks,,idq.ms_switches,0.00,5.43,
28.903089724,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.40,% Core_Clocks,,,0.00,5.16,
28.903089724,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.88,<==
28.903089724,S0-C3-T0,MUX,5.15,%,,,0.00,100.0,
28.903089724,S0-C4,Frontend_Bound,25.42,% Slots,,,0.00,5.16,
28.903089724,S0-C4,Bad_Speculation,10.09,% Slots,,,0.00,5.16,
28.903089724,S0-C4,Backend_Bound,30.04,% Slots,,,0.00,5.16,
28.903089724,S0-C4,Frontend_Bound.Frontend_Latency,17.62,% Slots,,rs_events.empty_end,0.00,5.16,
28.903089724,S0-C4,Bad_Speculation.Branch_Mispredicts,9.99,% Slots,,br_misp_retired.all_branches,0.00,5.15,
28.903089724,S0-C4,Backend_Bound.Memory_Bound,12.09,% Slots,,,0.00,5.16,
28.903089724,S0-C4,Backend_Bound.Core_Bound,17.94,% Slots,,,0.00,5.16,<==
28.903089724,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.43,% Clocks,,,0.00,5.43,
28.903089724,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.44,
28.903089724,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
28.903089724,S0-C4-T0,MUX,5.15,%,,,0.00,100.0,
28.903089724,S0-C5,Frontend_Bound,57.18,% Slots,,,0.00,5.17,
28.903089724,S0-C5,Bad_Speculation,11.64,% Slots,,,0.00,5.17,
28.903089724,S0-C5,Retiring,16.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.43,
28.903089724,S0-C5,Frontend_Bound.Frontend_Latency,26.59,% Slots,,rs_events.empty_end,0.00,5.16,<==
28.903089724,S0-C5,Frontend_Bound.Frontend_Bandwidth,21.03,% Slots,,,0.00,5.16,
28.903089724,S0-C5,Bad_Speculation.Branch_Mispredicts,10.88,% Slots,,br_misp_retired.all_branches,0.00,5.15,
28.903089724,S0-C5,Retiring.Microcode_Sequencer,11.36,% Slots,,idq.ms_uops,0.00,5.43,
28.903089724,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.35,% Clocks,,,0.00,5.43,
28.903089724,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.44,
28.903089724,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.62,% Clocks,,idq.ms_switches,0.00,5.43,
28.903089724,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.48,% Core_Clocks,,,0.00,5.16,
28.903089724,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.22,% Core_Clocks,,,0.00,5.16,
28.903089724,S0-C5-T0,MUX,5.15,%,,,0.00,100.0,
28.903089724,S0-C6,Frontend_Bound,33.03,% Slots,,,0.00,5.16,
28.903089724,S0-C6,Backend_Bound,38.38,% Slots,,,0.00,5.16,
28.903089724,S0-C6,Frontend_Bound.Frontend_Latency,39.26,% Slots,,rs_events.empty_end,0.00,5.15,
28.903089724,S0-C6,Backend_Bound.Memory_Bound,10.89,% Slots,,,0.00,5.15,
28.903089724,S0-C6,Backend_Bound.Core_Bound,27.49,% Slots,,,0.00,5.15,<==
28.903089724,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.59,% Clocks,,,0.00,5.43,
28.903089724,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.44,
28.903089724,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.88,
28.903089724,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
28.903089724,S0-C6-T0,MUX,5.15,%,,,0.00,100.0,
28.903089724,S0-C7,Frontend_Bound,50.41,% Slots,,,0.00,5.16,<==
28.903089724,S0-C7,Bad_Speculation,22.88,% Slots,,,0.00,5.16,
28.903089724,S0-C7,Retiring,22.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.43,
28.903089724,S0-C7,Frontend_Bound.Frontend_Latency,16.44,% Slots,,rs_events.empty_end,0.00,5.15,
28.903089724,S0-C7,Frontend_Bound.Frontend_Bandwidth,15.94,% Slots,,,0.00,5.16,
28.903089724,S0-C7,Bad_Speculation.Branch_Mispredicts,19.68,% Slots,,br_misp_retired.all_branches,0.00,5.15,
28.903089724,S0-C7,Retiring.Microcode_Sequencer,3.44,% Slots,,idq.ms_uops,0.00,5.43,
28.903089724,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.43,% Clocks,,,0.00,5.43,
28.903089724,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.44,
28.903089724,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.24,% Clocks,,idq.ms_switches,0.00,5.43,
28.903089724,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.20,% Core_Clocks,,,0.00,5.16,
28.903089724,S0-C7-T0,MUX,5.15,%,,,0.00,100.0,
28.903089724,S1-C0,Frontend_Bound,29.15,% Slots,,,0.00,5.16,
28.903089724,S1-C0,Backend_Bound,47.00,% Slots,,,0.00,5.16,<==
28.903089724,S1-C0,Frontend_Bound.Frontend_Latency,27.08,% Slots,,rs_events.empty_end,0.00,5.16,
28.903089724,S1-C0,Frontend_Bound.Frontend_Bandwidth,16.93,% Slots,,,0.00,5.16,
28.903089724,S1-C0,Backend_Bound.Memory_Bound,21.39,% Slots,,,0.00,5.16,
28.903089724,S1-C0,Backend_Bound.Core_Bound,25.61,% Slots,,,0.00,5.16,
28.903089724,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.12,% Clocks,,,0.00,5.43,
28.903089724,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.43,
28.903089724,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.77,% Core_Clocks,,,0.00,5.16,
28.903089724,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.14,% Core_Clocks,,,0.00,5.16,
28.903089724,S1-C0-T0,MUX,5.16,%,,,0.00,100.0,
28.903089724,S1-C1,Frontend_Bound,34.11,% Slots,,,0.00,5.16,<==
28.903089724,S1-C1,Backend_Bound,16.79,% Slots,,,0.00,5.16,
28.903089724,S1-C1,Frontend_Bound.Frontend_Latency,18.50,% Slots,,rs_events.empty_end,0.00,5.16,
28.903089724,S1-C1,Frontend_Bound.Frontend_Bandwidth,17.25,% Slots,,,0.00,5.16,
28.903089724,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.93,% Clocks,,,0.00,5.43,
28.903089724,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.44,
28.903089724,S1-C1-T0,MUX,5.16,%,,,0.00,100.0,
28.903089724,S1-C2,Backend_Bound,46.17,% Slots,,,0.00,5.16,<==
28.903089724,S1-C2,Backend_Bound.Memory_Bound,22.92,% Slots,,,0.00,5.16,
28.903089724,S1-C2,Backend_Bound.Core_Bound,23.25,% Slots,,,0.00,5.16,
28.903089724,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.76,% Clocks,,,0.00,5.16,
28.903089724,S1-C2-T0,MUX,5.16,%,,,0.00,100.0,
28.903089724,S1-C3,Frontend_Bound,39.34,% Slots,,,0.00,5.16,
28.903089724,S1-C3,Bad_Speculation,13.22,% Slots,,,0.00,5.16,
28.903089724,S1-C3,Backend_Bound,29.29,% Slots,,,0.00,5.16,
28.903089724,S1-C3,Frontend_Bound.Frontend_Latency,21.70,% Slots,,rs_events.empty_end,0.00,5.16,
28.903089724,S1-C3,Frontend_Bound.Frontend_Bandwidth,90.71,% Slots,,,0.00,5.16,<==
28.903089724,S1-C3,Bad_Speculation.Branch_Mispredicts,12.24,% Slots,,br_misp_retired.all_branches,0.00,5.16,
28.903089724,S1-C3,Backend_Bound.Core_Bound,22.76,% Slots,,,0.00,5.16,
28.903089724,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.03,% Clocks,,,0.00,5.43,
28.903089724,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.44,
28.903089724,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.94,% Clocks,,,0.00,5.16,
28.903089724,S1-C3-T0,MUX,5.16,%,,,0.00,100.0,
28.903089724,S1-C4,Frontend_Bound,48.00,% Slots,,,0.00,5.15,
28.903089724,S1-C4,Bad_Speculation,22.06,% Slots,,,0.00,5.15,
28.903089724,S1-C4,Retiring,27.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.43,
28.903089724,S1-C4,Frontend_Bound.Frontend_Bandwidth,51.00,% Slots,,,0.00,5.15,<==
28.903089724,S1-C4,Bad_Speculation.Branch_Mispredicts,21.72,% Slots,,br_misp_retired.all_branches,0.00,5.15,
28.903089724,S1-C4,Retiring.Microcode_Sequencer,5.54,% Slots,,idq.ms_uops,0.00,5.43,
28.903089724,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.02,% Clocks,,idq.ms_switches,0.00,5.43,
28.903089724,S1-C4-T0,MUX,5.16,%,,,0.00,100.0,
28.903089724,S1-C5,Frontend_Bound,31.72,% Slots,,,0.00,5.15,
28.903089724,S1-C5,Backend_Bound,36.83,% Slots,,,0.00,5.15,
28.903089724,S1-C5,Backend_Bound.Memory_Bound,13.38,% Slots,,,0.00,5.15,
28.903089724,S1-C5,Backend_Bound.Core_Bound,23.45,% Slots,,,0.00,5.15,<==
28.903089724,S1-C5-T0,MUX,5.16,%,,,0.00,100.0,
28.903089724,S1-C6,Frontend_Bound,33.44,% Slots,,,0.00,5.16,
28.903089724,S1-C6,Bad_Speculation,15.10,% Slots,,,0.00,5.16,
28.903089724,S1-C6,Backend_Bound,23.90,% Slots,,,0.00,5.16,
28.903089724,S1-C6,Frontend_Bound.Frontend_Latency,26.17,% Slots,,rs_events.empty_end,0.00,5.16,
28.903089724,S1-C6,Frontend_Bound.Frontend_Bandwidth,12.79,% Slots,,,0.00,5.16,
28.903089724,S1-C6,Bad_Speculation.Branch_Mispredicts,14.96,% Slots,,br_misp_retired.all_branches,0.00,5.16,
28.903089724,S1-C6,Backend_Bound.Memory_Bound,14.87,% Slots,,,0.00,5.16,
28.903089724,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.81,% Clocks,,,0.00,5.43,
28.903089724,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.44,<==
28.903089724,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.55,% Core_Clocks,,,0.00,5.16,
28.903089724,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.68,% Core_Clocks,,,0.00,5.16,
28.903089724,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.88,
28.903089724,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
28.903089724,S1-C6-T0,MUX,5.16,%,,,0.00,100.0,
28.903089724,S1-C7,Frontend_Bound,24.94,% Slots,,,0.00,5.16,<==
28.903089724,S1-C7,Bad_Speculation,20.02,% Slots,,,0.00,5.16,
28.903089724,S1-C7,Backend_Bound,22.69,% Slots,,,0.00,5.16,
28.903089724,S1-C7,Retiring,17.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.43,
28.903089724,S1-C7,Bad_Speculation.Branch_Mispredicts,19.63,% Slots,,br_misp_retired.all_branches,0.00,5.15,
28.903089724,S1-C7,Backend_Bound.Core_Bound,15.63,% Slots,,,0.00,5.16,
28.903089724,S1-C7,Retiring.Microcode_Sequencer,6.68,% Slots,,idq.ms_uops,0.00,5.43,
28.903089724,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.42,% Clocks,,idq.ms_switches,0.00,5.43,
28.903089724,S1-C7-T0,MUX,5.16,%,,,0.00,100.0,
28.903089724,S0-C0-T1,MUX,5.16,%,,,0.00,100.0,
28.903089724,S0-C1-T1,MUX,5.15,%,,,0.00,100.0,
28.903089724,S0-C2-T1,MUX,5.15,%,,,0.00,100.0,
28.903089724,S0-C3-T1,MUX,5.15,%,,,0.00,100.0,
28.903089724,S0-C4-T1,MUX,5.16,%,,,0.00,100.0,
28.903089724,S0-C5-T1,MUX,5.15,%,,,0.00,100.0,
28.903089724,S0-C6-T1,MUX,5.15,%,,,0.00,100.0,
28.903089724,S0-C7-T1,MUX,5.15,%,,,0.00,100.0,
28.903089724,S1-C0-T1,MUX,5.16,%,,,0.00,100.0,
28.903089724,S1-C1-T1,MUX,5.16,%,,,0.00,100.0,
28.903089724,S1-C2-T1,MUX,5.16,%,,,0.00,100.0,
28.903089724,S1-C3-T1,MUX,5.16,%,,,0.00,100.0,
28.903089724,S1-C4-T1,MUX,5.15,%,,,0.00,100.0,
28.903089724,S1-C5-T1,MUX,5.15,%,,,0.00,100.0,
28.903089724,S1-C6-T1,MUX,5.16,%,,,0.00,100.0,
28.903089724,S1-C7-T1,MUX,5.15,%,,,0.00,100.0,
30.427595294,S0-C0,Frontend_Bound,25.15,% Slots,,,0.00,5.25,
30.427595294,S0-C0,Bad_Speculation,10.75,% Slots,,,0.00,5.25,
30.427595294,S0-C0,Backend_Bound,36.56,% Slots,,,0.00,5.25,
30.427595294,S0-C0,Frontend_Bound.Frontend_Latency,19.73,% Slots,,rs_events.empty_end,0.00,5.25,
30.427595294,S0-C0,Bad_Speculation.Branch_Mispredicts,10.55,% Slots,,br_misp_retired.all_branches,0.00,5.25,
30.427595294,S0-C0,Backend_Bound.Memory_Bound,22.43,% Slots,,,0.00,5.25,
30.427595294,S0-C0,Backend_Bound.Core_Bound,14.13,% Slots,,,0.00,5.25,
30.427595294,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.09,% Clocks,,,0.00,5.25,
30.427595294,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
30.427595294,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,<==
30.427595294,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
30.427595294,S0-C0-T0,MUX,5.24,%,,,0.00,100.0,
30.427595294,S0-C1,Frontend_Bound,23.48,% Slots,,,0.00,5.25,
30.427595294,S0-C1,Backend_Bound,45.03,% Slots,,,0.00,5.25,<==
30.427595294,S0-C1,Retiring,28.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
30.427595294,S0-C1,Frontend_Bound.Frontend_Latency,22.32,% Slots,,rs_events.empty_end,0.00,5.25,
30.427595294,S0-C1,Retiring.Microcode_Sequencer,6.70,% Slots,,idq.ms_uops,0.00,5.25,
30.427595294,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.56,% Clocks,,,0.00,5.25,
30.427595294,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.71,% Clocks,,idq.ms_switches,0.00,5.25,
30.427595294,S0-C1-T0,MUX,5.24,%,,,0.00,100.0,
30.427595294,S0-C2,Backend_Bound,54.10,% Slots,,,0.00,5.25,
30.427595294,S0-C2,Backend_Bound.Core_Bound,81.41,% Slots,,,0.00,5.25,
30.427595294,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.41,% Clocks,,,0.00,5.24,<==
30.427595294,S0-C2-T0,MUX,5.24,%,,,0.00,100.0,
30.427595294,S0-C3,Backend_Bound,54.44,% Slots,,,0.00,5.25,
30.427595294,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,19.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,<==
30.427595294,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
30.427595294,S0-C3-T0,MUX,5.24,%,,,0.00,100.0,
30.427595294,S0-C4,Frontend_Bound,22.88,% Slots,,,0.00,5.25,
30.427595294,S0-C4,Backend_Bound,48.74,% Slots,,,0.00,5.25,
30.427595294,S0-C4,Retiring,37.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
30.427595294,S0-C4,Frontend_Bound.Frontend_Latency,23.96,% Slots,,rs_events.empty_end,0.00,5.25,
30.427595294,S0-C4,Backend_Bound.Core_Bound,73.25,% Slots,,,0.00,5.25,
30.427595294,S0-C4,Retiring.Microcode_Sequencer,5.61,% Slots,,idq.ms_uops,0.00,5.25,
30.427595294,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.60,% Clocks,,idq.ms_switches,0.00,5.25,
30.427595294,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.86,% Clocks,,,0.00,5.24,<==
30.427595294,S0-C4-T0,MUX,5.24,%,,,0.00,100.0,
30.427595294,S0-C5,Frontend_Bound,23.85,% Slots,,,0.00,5.25,
30.427595294,S0-C5,Backend_Bound,37.36,% Slots,,,0.00,5.25,
30.427595294,S0-C5,Retiring,23.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
30.427595294,S0-C5,Frontend_Bound.Frontend_Latency,21.30,% Slots,,rs_events.empty_end,0.00,5.25,
30.427595294,S0-C5,Backend_Bound.Core_Bound,55.63,% Slots,,,0.00,5.25,<==
30.427595294,S0-C5,Retiring.Microcode_Sequencer,4.36,% Slots,,idq.ms_uops,0.00,5.25,
30.427595294,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.33,% Clocks,,,0.00,5.25,
30.427595294,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
30.427595294,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.55,% Clocks,,idq.ms_switches,0.00,5.25,
30.427595294,S0-C5-T0,MUX,5.24,%,,,0.00,100.0,
30.427595294,S0-C6,Frontend_Bound,30.69,% Slots,,,0.00,5.25,
30.427595294,S0-C6,Backend_Bound,31.50,% Slots,,,0.00,5.25,
30.427595294,S0-C6,Retiring,29.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
30.427595294,S0-C6,Frontend_Bound.Frontend_Latency,25.25,% Slots,,rs_events.empty_end,0.00,5.25,
30.427595294,S0-C6,Frontend_Bound.Frontend_Bandwidth,22.37,% Slots,,,0.00,5.25,
30.427595294,S0-C6,Backend_Bound.Core_Bound,74.57,% Slots,,,0.00,5.25,
30.427595294,S0-C6,Retiring.Microcode_Sequencer,5.39,% Slots,,idq.ms_uops,0.00,5.26,
30.427595294,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.61,% Clocks,,,0.00,5.25,
30.427595294,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
30.427595294,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.56,% Clocks,,idq.ms_switches,0.00,5.25,
30.427595294,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.22,% Core_Clocks,,,0.00,5.25,
30.427595294,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.20,% Core_Clocks,,,0.00,5.25,
30.427595294,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.38,% Clocks,,,0.00,5.24,<==
30.427595294,S0-C6-T0,MUX,5.24,%,,,0.00,100.0,
30.427595294,S0-C7,Backend_Bound,65.54,% Slots,,,0.00,5.25,
30.427595294,S0-C7,Retiring,34.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
30.427595294,S0-C7,Backend_Bound.Memory_Bound,48.46,% Slots,,,0.00,5.25,
30.427595294,S0-C7,Backend_Bound.Core_Bound,17.08,% Slots,,,0.00,5.25,
30.427595294,S0-C7,Retiring.Microcode_Sequencer,6.41,% Slots,,idq.ms_uops,0.00,5.25,
30.427595294,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.68,% Clocks,,idq.ms_switches,0.00,5.25,
30.427595294,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,28.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,
30.427595294,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,36.11,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.25,<==
30.427595294,S0-C7-T0,MUX,5.24,%,,,0.00,100.0,
30.427595294,S1-C0,Frontend_Bound,24.88,% Slots,,,0.00,5.25,
30.427595294,S1-C0,Backend_Bound,43.15,% Slots,,,0.00,5.25,
30.427595294,S1-C0,Retiring,33.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
30.427595294,S1-C0,Frontend_Bound.Frontend_Latency,18.24,% Slots,,rs_events.empty_end,0.00,5.25,
30.427595294,S1-C0,Backend_Bound.Core_Bound,75.60,% Slots,,,0.00,5.25,<==
30.427595294,S1-C0,Retiring.Microcode_Sequencer,3.24,% Slots,,idq.ms_uops,0.00,5.24,
30.427595294,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
30.427595294,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.38,% Clocks,,idq.ms_switches,0.00,5.25,
30.427595294,S1-C0-T0,MUX,5.24,%,,,0.00,100.0,
30.427595294,S1-C1,Frontend_Bound,30.39,% Slots,,,0.00,5.25,
30.427595294,S1-C1,Bad_Speculation,11.00,% Slots,,,0.00,5.25,
30.427595294,S1-C1,Backend_Bound,13.72,% Slots,,,0.00,5.25,
30.427595294,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.34,% Slots,,,0.00,5.25,
30.427595294,S1-C1,Bad_Speculation.Branch_Mispredicts,10.75,% Slots,,br_misp_retired.all_branches,0.00,5.25,
30.427595294,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.34,% Core_Clocks,,,0.00,5.24,<==
30.427595294,S1-C1-T0,MUX,5.24,%,,,0.00,100.0,
30.427595294,S1-C2,Frontend_Bound.Frontend_Bandwidth,10.12,% Slots,,,0.00,5.24,
30.427595294,S1-C2,Bad_Speculation.Branch_Mispredicts,10.40,% Slots,,br_misp_retired.all_branches,0.00,5.25,
30.427595294,S1-C2,Backend_Bound.Memory_Bound,39.68,% Slots,,,0.00,5.25,
30.427595294,S1-C2,Backend_Bound.Core_Bound,17.49,% Slots,,,0.00,5.25,
30.427595294,S1-C2,Bad_Speculation,10.56,% Slots,,,0.00,5.25,
30.427595294,S1-C2,Backend_Bound,57.18,% Slots,,,0.00,5.25,
30.427595294,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.09,% Core_Clocks,,,0.00,5.25,
30.427595294,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,37.97,% Core_Clocks,,,0.00,5.25,
30.427595294,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,<==
30.427595294,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
30.427595294,S1-C2-T0,MUX,5.24,%,,,0.00,100.0,
30.427595294,S1-C3,Frontend_Bound,23.60,% Slots,,,0.00,5.25,
30.427595294,S1-C3,Bad_Speculation,21.34,% Slots,,,0.00,5.25,
30.427595294,S1-C3,Backend_Bound,25.84,% Slots,,,0.00,5.25,
30.427595294,S1-C3,Frontend_Bound.Frontend_Latency,31.90,% Slots,,rs_events.empty_end,0.00,5.25,
30.427595294,S1-C3,Bad_Speculation.Branch_Mispredicts,21.06,% Slots,,br_misp_retired.all_branches,0.00,5.25,
30.427595294,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
30.427595294,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,21.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,<==
30.427595294,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
30.427595294,S1-C3-T0,MUX,5.24,%,,,0.00,100.0,
30.427595294,S1-C4,Frontend_Bound,20.49,% Slots,,,0.00,5.25,
30.427595294,S1-C4,Backend_Bound,44.23,% Slots,,,0.00,5.25,<==
30.427595294,S1-C4,Frontend_Bound.Frontend_Bandwidth,16.69,% Slots,,,0.00,5.25,
30.427595294,S1-C4-T0,MUX,5.24,%,,,0.00,100.0,
30.427595294,S1-C5,Frontend_Bound,22.87,% Slots,,,0.00,5.25,
30.427595294,S1-C5,Bad_Speculation,15.48,% Slots,,,0.00,5.25,
30.427595294,S1-C5,Backend_Bound,31.47,% Slots,,,0.00,5.25,
30.427595294,S1-C5,Frontend_Bound.Frontend_Bandwidth,23.13,% Slots,,,0.00,5.24,
30.427595294,S1-C5,Bad_Speculation.Branch_Mispredicts,15.28,% Slots,,br_misp_retired.all_branches,0.00,5.25,
30.427595294,S1-C5,Backend_Bound.Core_Bound,22.47,% Slots,,,0.00,5.25,<==
30.427595294,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.91,% Core_Clocks,,,0.00,5.25,
30.427595294,S1-C5-T0,MUX,5.24,%,,,0.00,100.0,
30.427595294,S1-C6,Frontend_Bound,22.32,% Slots,,,0.00,5.25,
30.427595294,S1-C6,Bad_Speculation,12.41,% Slots,,,0.00,5.25,
30.427595294,S1-C6,Backend_Bound,38.10,% Slots,,,0.00,5.25,
30.427595294,S1-C6,Frontend_Bound.Frontend_Bandwidth,12.16,% Slots,,,0.00,5.25,
30.427595294,S1-C6,Bad_Speculation.Branch_Mispredicts,12.11,% Slots,,br_misp_retired.all_branches,0.00,5.25,
30.427595294,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.41,% Core_Clocks,,,0.00,5.25,
30.427595294,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,35.19,% Core_Clocks,,,0.00,5.25,
30.427595294,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,20.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,<==
30.427595294,S1-C6-T0,MUX,5.24,%,,,0.00,100.0,
30.427595294,S1-C7,Frontend_Bound,28.28,% Slots,,,0.00,5.25,
30.427595294,S1-C7,Bad_Speculation,15.04,% Slots,,,0.00,5.25,
30.427595294,S1-C7,Backend_Bound,18.06,% Slots,,,0.00,5.25,
30.427595294,S1-C7,Frontend_Bound.Frontend_Bandwidth,16.46,% Slots,,,0.00,5.25,<==
30.427595294,S1-C7,Bad_Speculation.Branch_Mispredicts,14.65,% Slots,,br_misp_retired.all_branches,0.00,5.25,
30.427595294,S1-C7,Backend_Bound.Memory_Bound,14.54,% Slots,,,0.00,5.25,
30.427595294,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.30,% Core_Clocks,,,0.00,5.25,
30.427595294,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.28,% Core_Clocks,,,0.00,5.25,
30.427595294,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
30.427595294,S1-C7-T0,MUX,5.24,%,,,0.00,100.0,
30.427595294,S0-C0-T1,MUX,5.24,%,,,0.00,100.0,
30.427595294,S0-C1-T1,MUX,5.24,%,,,0.00,100.0,
30.427595294,S0-C2-T1,MUX,5.24,%,,,0.00,100.0,
30.427595294,S0-C3-T1,MUX,5.24,%,,,0.00,100.0,
30.427595294,S0-C4-T1,MUX,5.24,%,,,0.00,100.0,
30.427595294,S0-C5-T1,MUX,5.24,%,,,0.00,100.0,
30.427595294,S0-C6-T1,MUX,5.24,%,,,0.00,100.0,
30.427595294,S0-C7-T1,MUX,5.24,%,,,0.00,100.0,
30.427595294,S1-C0-T1,MUX,5.24,%,,,0.00,100.0,
30.427595294,S1-C1-T1,MUX,5.24,%,,,0.00,100.0,
30.427595294,S1-C2-T1,MUX,5.24,%,,,0.00,100.0,
30.427595294,S1-C3-T1,MUX,5.24,%,,,0.00,100.0,
30.427595294,S1-C4-T1,MUX,5.24,%,,,0.00,100.0,
30.427595294,S1-C5-T1,MUX,5.24,%,,,0.00,100.0,
30.427595294,S1-C6-T1,MUX,5.24,%,,,0.00,100.0,
30.427595294,S1-C7-T1,MUX,5.24,%,,,0.00,100.0,
31.861956513,S0-C0,Bad_Speculation,12.39,% Slots,,,0.00,5.29,
31.861956513,S0-C0,Bad_Speculation.Branch_Mispredicts,12.29,% Slots,,br_misp_retired.all_branches,0.00,5.29,
31.861956513,S0-C0,Backend_Bound,33.08,% Slots,,,0.00,5.29,<==
31.861956513,S0-C0,Backend_Bound.Memory_Bound,18.52,% Slots,,,0.00,5.01,
31.861956513,S0-C0,Backend_Bound.Core_Bound,14.55,% Slots,,,0.00,5.01,
31.861956513,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.02,
31.861956513,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.78,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.02,
31.861956513,S0-C0-T0,MUX,5.01,%,,,0.00,100.0,
31.861956513,S0-C1,Frontend_Bound,38.51,% Slots,,,0.00,5.29,<==
31.861956513,S0-C1,Bad_Speculation,14.00,% Slots,,,0.00,5.29,
31.861956513,S0-C1,Backend_Bound,15.49,% Slots,,,0.00,5.29,
31.861956513,S0-C1,Frontend_Bound.Frontend_Latency,16.02,% Slots,,rs_events.empty_end,0.00,5.29,
31.861956513,S0-C1,Frontend_Bound.Frontend_Bandwidth,18.64,% Slots,,,0.00,5.29,
31.861956513,S0-C1,Bad_Speculation.Branch_Mispredicts,13.78,% Slots,,br_misp_retired.all_branches,0.00,5.29,
31.861956513,S0-C1,Backend_Bound.Core_Bound,10.20,% Slots,,,0.00,5.02,
31.861956513,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.30,% Clocks,,,0.00,5.29,
31.861956513,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
31.861956513,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.69,% Core_Clocks,,,0.00,5.3,
31.861956513,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.51,% Core_Clocks,,,0.00,5.3,
31.861956513,S0-C1-T0,MUX,5.02,%,,,0.00,100.0,
31.861956513,S0-C2,Frontend_Bound,39.48,% Slots,,,0.00,5.29,
31.861956513,S0-C2,Bad_Speculation,10.12,% Slots,,,0.00,5.29,
31.861956513,S0-C2,Backend_Bound,27.33,% Slots,,,0.00,5.29,
31.861956513,S0-C2,Frontend_Bound.Frontend_Latency,26.11,% Slots,,rs_events.empty_end,0.00,5.29,
31.861956513,S0-C2,Frontend_Bound.Frontend_Bandwidth,58.51,% Slots,,,0.00,5.29,
31.861956513,S0-C2,Bad_Speculation.Branch_Mispredicts,9.85,% Slots,,br_misp_retired.all_branches,0.00,5.29,
31.861956513,S0-C2,Backend_Bound.Memory_Bound,18.42,% Slots,,,0.00,5.01,
31.861956513,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.13,% Clocks,,,0.00,5.29,
31.861956513,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
31.861956513,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,40.37,% Core_Clocks,,,0.00,5.3,<==
31.861956513,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.52,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.02,
31.861956513,S0-C2-T0,MUX,5.01,%,,,0.00,100.0,
31.861956513,S0-C3,Frontend_Bound,44.73,% Slots,,,0.00,5.29,
31.861956513,S0-C3,Backend_Bound,32.27,% Slots,,,0.00,5.29,
31.861956513,S0-C3,Frontend_Bound.Frontend_Latency,19.12,% Slots,,rs_events.empty_end,0.00,5.29,
31.861956513,S0-C3,Frontend_Bound.Frontend_Bandwidth,11.60,% Slots,,,0.00,5.29,
31.861956513,S0-C3,Backend_Bound.Memory_Bound,10.22,% Slots,,,0.00,5.01,
31.861956513,S0-C3,Backend_Bound.Core_Bound,22.05,% Slots,,,0.00,5.01,
31.861956513,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.27,% Clocks,,,0.00,5.29,
31.861956513,S0-C3-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.36,% Clocks,,itlb_misses.walk_completed,0.00,5.3,
31.861956513,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
31.861956513,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.02,
31.861956513,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.41,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.02,
31.861956513,S0-C3-T0,MUX,5.01,%,,,0.00,100.0,
31.861956513,S0-C4,Backend_Bound,47.14,% Slots,,,0.00,5.29,
31.861956513,S0-C4,Backend_Bound.Memory_Bound,30.61,% Slots,,,0.00,5.02,
31.861956513,S0-C4,Backend_Bound.Core_Bound,16.53,% Slots,,,0.00,5.02,
31.861956513,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.02,
31.861956513,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.68,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.02,<==
31.861956513,S0-C4-T0,MUX,5.02,%,,,0.00,100.0,
31.861956513,S0-C5,Bad_Speculation,15.65,% Slots,,,0.00,5.29,
31.861956513,S0-C5,Bad_Speculation.Branch_Mispredicts,15.53,% Slots,,br_misp_retired.all_branches,0.00,5.29,
31.861956513,S0-C5,Backend_Bound,35.16,% Slots,,,0.00,5.29,
31.861956513,S0-C5,Backend_Bound.Core_Bound,65.11,% Slots,,,0.00,5.02,
31.861956513,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.41,% Clocks,,,0.00,5.3,<==
31.861956513,S0-C5-T0,MUX,5.02,%,,,0.00,100.0,
31.861956513,S0-C6,Frontend_Bound,27.89,% Slots,,,0.00,5.29,
31.861956513,S0-C6,Backend_Bound,50.77,% Slots,,,0.00,5.29,
31.861956513,S0-C6,Retiring,16.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
31.861956513,S0-C6,Frontend_Bound.Frontend_Latency,25.12,% Slots,,rs_events.empty_end,0.00,5.29,
31.861956513,S0-C6,Backend_Bound.Memory_Bound,20.63,% Slots,,,0.00,5.01,
31.861956513,S0-C6,Backend_Bound.Core_Bound,30.13,% Slots,,,0.00,5.01,<==
31.861956513,S0-C6,Retiring.Microcode_Sequencer,7.36,% Slots,,idq.ms_uops,0.00,5.29,
31.861956513,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.58,% Clocks,,,0.00,5.29,
31.861956513,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,23.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
31.861956513,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.69,% Clocks,,idq.ms_switches,0.00,5.29,
31.861956513,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
31.861956513,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.56,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.02,
31.861956513,S0-C6-T0,MUX,5.01,%,,,0.00,100.0,
31.861956513,S0-C7,Bad_Speculation,15.90,% Slots,,,0.00,5.29,
31.861956513,S0-C7,Bad_Speculation.Branch_Mispredicts,15.68,% Slots,,br_misp_retired.all_branches,0.00,5.29,
31.861956513,S0-C7,Backend_Bound,16.73,% Slots,,,0.00,5.29,
31.861956513,S0-C7,Backend_Bound.Core_Bound,10.60,% Slots,,,0.00,5.02,<==
31.861956513,S0-C7-T0,MUX,5.02,%,,,0.00,100.0,
31.861956513,S1-C0,Bad_Speculation,14.01,% Slots,,,0.00,5.29,
31.861956513,S1-C0,Bad_Speculation.Branch_Mispredicts,13.86,% Slots,,br_misp_retired.all_branches,0.00,5.29,
31.861956513,S1-C0,Backend_Bound,35.91,% Slots,,,0.00,5.29,
31.861956513,S1-C0,Backend_Bound.Memory_Bound,14.56,% Slots,,,0.00,5.02,
31.861956513,S1-C0,Backend_Bound.Core_Bound,21.35,% Slots,,,0.00,5.02,<==
31.861956513,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,14.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.01,
31.861956513,S1-C0-T0,MUX,5.01,%,,,0.00,100.0,
31.861956513,S1-C1,Frontend_Bound,33.86,% Slots,,,0.00,5.29,<==
31.861956513,S1-C1,Bad_Speculation,10.50,% Slots,,,0.00,5.29,
31.861956513,S1-C1,Backend_Bound,16.04,% Slots,,,0.00,5.29,
31.861956513,S1-C1,Frontend_Bound.Frontend_Latency,20.15,% Slots,,rs_events.empty_end,0.00,5.28,
31.861956513,S1-C1,Frontend_Bound.Frontend_Bandwidth,18.11,% Slots,,,0.00,5.29,
31.861956513,S1-C1,Bad_Speculation.Branch_Mispredicts,10.19,% Slots,,br_misp_retired.all_branches,0.00,5.29,
31.861956513,S1-C1,Backend_Bound.Memory_Bound,10.05,% Slots,,,0.00,5.01,
31.861956513,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.60,% Clocks,,,0.00,5.29,
31.861956513,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
31.861956513,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
31.861956513,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.02,
31.861956513,S1-C1-T0,MUX,5.02,%,,,0.00,100.0,
31.861956513,S1-C2,Bad_Speculation,16.98,% Slots,,,0.00,5.29,
31.861956513,S1-C2,Bad_Speculation.Branch_Mispredicts,16.75,% Slots,,br_misp_retired.all_branches,0.00,5.29,
31.861956513,S1-C2,Backend_Bound,44.61,% Slots,,,0.00,5.29,<==
31.861956513,S1-C2,Backend_Bound.Memory_Bound,20.33,% Slots,,,0.00,5.02,
31.861956513,S1-C2,Backend_Bound.Core_Bound,24.28,% Slots,,,0.00,5.02,
31.861956513,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
31.861956513,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.01,
31.861956513,S1-C2-T0,MUX,5.01,%,,,0.00,100.0,
31.861956513,S1-C3,Bad_Speculation,12.80,% Slots,,,0.00,5.29,
31.861956513,S1-C3,Bad_Speculation.Branch_Mispredicts,12.60,% Slots,,br_misp_retired.all_branches,0.00,5.29,
31.861956513,S1-C3,Backend_Bound,37.48,% Slots,,,0.00,5.29,<==
31.861956513,S1-C3,Backend_Bound.Memory_Bound,20.48,% Slots,,,0.00,5.02,
31.861956513,S1-C3,Backend_Bound.Core_Bound,17.00,% Slots,,,0.00,5.02,
31.861956513,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,15.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.01,
31.861956513,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.84,% Clocks,,,0.00,5.29,
31.861956513,S1-C3-T0,MUX,5.01,%,,,0.00,100.0,
31.861956513,S1-C4,Frontend_Bound,29.29,% Slots,,,0.00,5.29,
31.861956513,S1-C4,Bad_Speculation,14.49,% Slots,,,0.00,5.29,
31.861956513,S1-C4,Backend_Bound,23.69,% Slots,,,0.00,5.29,
31.861956513,S1-C4,Frontend_Bound.Frontend_Latency,27.05,% Slots,,rs_events.empty_end,0.00,5.29,
31.861956513,S1-C4,Bad_Speculation.Branch_Mispredicts,14.32,% Slots,,br_misp_retired.all_branches,0.00,5.29,
31.861956513,S1-C4,Backend_Bound.Memory_Bound,24.94,% Slots,,,0.00,5.02,
31.861956513,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
31.861956513,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.01,
31.861956513,S1-C4-T0,MUX,5.01,%,,,0.00,100.0,
31.861956513,S1-C5,Frontend_Bound,40.53,% Slots,,,0.00,5.29,<==
31.861956513,S1-C5,Bad_Speculation,17.01,% Slots,,,0.00,5.29,
31.861956513,S1-C5,Backend_Bound,19.95,% Slots,,,0.00,5.29,
31.861956513,S1-C5,Bad_Speculation.Branch_Mispredicts,16.75,% Slots,,br_misp_retired.all_branches,0.00,5.29,
31.861956513,S1-C5,Backend_Bound.Core_Bound,11.39,% Slots,,,0.00,5.02,
31.861956513,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.97,% Clocks,,,0.00,5.3,
31.861956513,S1-C5-T0,MUX,5.01,%,,,0.00,100.0,
31.861956513,S1-C6,Frontend_Bound,34.82,% Slots,,,0.00,5.28,
31.861956513,S1-C6,Bad_Speculation,18.37,% Slots,,,0.00,5.28,
31.861956513,S1-C6,Backend_Bound,17.77,% Slots,,,0.00,5.28,
31.861956513,S1-C6,Retiring,23.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
31.861956513,S1-C6,Frontend_Bound.Frontend_Latency,21.31,% Slots,,rs_events.empty_end,0.00,5.28,
31.861956513,S1-C6,Bad_Speculation.Branch_Mispredicts,18.11,% Slots,,br_misp_retired.all_branches,0.00,5.28,
31.861956513,S1-C6,Backend_Bound.Core_Bound,11.25,% Slots,,,0.00,5.02,
31.861956513,S1-C6,Retiring.Microcode_Sequencer,4.52,% Slots,,idq.ms_uops,0.00,5.29,
31.861956513,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.90,% Clocks,,,0.00,5.3,
31.861956513,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
31.861956513,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.02,% Clocks,,idq.ms_switches,0.00,5.3,
31.861956513,S1-C6-T0,MUX,5.02,%,,,0.00,100.0,
31.861956513,S1-C7,Frontend_Bound,39.42,% Slots,,,0.00,5.29,
31.861956513,S1-C7,Bad_Speculation,15.81,% Slots,,,0.00,5.29,
31.861956513,S1-C7,Backend_Bound,21.02,% Slots,,,0.00,5.29,
31.861956513,S1-C7,Frontend_Bound.Frontend_Latency,35.03,% Slots,,rs_events.empty_end,0.00,5.29,
31.861956513,S1-C7,Bad_Speculation.Branch_Mispredicts,15.66,% Slots,,br_misp_retired.all_branches,0.00,5.29,
31.861956513,S1-C7,Backend_Bound.Memory_Bound,18.07,% Slots,,,0.00,5.02,
31.861956513,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.22,% Clocks,,,0.00,5.29,
31.861956513,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
31.861956513,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
31.861956513,S1-C7-T0,MUX,5.01,%,,,0.00,100.0,
31.861956513,S0-C0-T1,MUX,5.01,%,,,0.00,100.0,
31.861956513,S0-C1-T1,MUX,5.02,%,,,0.00,100.0,
31.861956513,S0-C2-T1,MUX,5.01,%,,,0.00,100.0,
31.861956513,S0-C3-T1,MUX,5.01,%,,,0.00,100.0,
31.861956513,S0-C4-T1,MUX,5.02,%,,,0.00,100.0,
31.861956513,S0-C5-T1,MUX,5.02,%,,,0.00,100.0,
31.861956513,S0-C6-T1,MUX,5.01,%,,,0.00,100.0,
31.861956513,S0-C7-T1,MUX,5.02,%,,,0.00,100.0,
31.861956513,S1-C0-T1,MUX,5.01,%,,,0.00,100.0,
31.861956513,S1-C1-T1,MUX,5.01,%,,,0.00,100.0,
31.861956513,S1-C2-T1,MUX,5.01,%,,,0.00,100.0,
31.861956513,S1-C3-T1,MUX,5.01,%,,,0.00,100.0,
31.861956513,S1-C4-T1,MUX,5.01,%,,,0.00,100.0,
31.861956513,S1-C5-T1,MUX,5.01,%,,,0.00,100.0,
31.861956513,S1-C6-T1,MUX,5.01,%,,,0.00,100.0,
31.861956513,S1-C7-T1,MUX,5.01,%,,,0.00,100.0,
33.367910016,S0-C0,Bad_Speculation,17.35,% Slots,,,0.00,5.3,
33.367910016,S0-C0,Bad_Speculation.Branch_Mispredicts,17.12,% Slots,,br_misp_retired.all_branches,0.00,5.3,
33.367910016,S0-C0,Backend_Bound,21.05,% Slots,,,0.00,5.3,
33.367910016,S0-C0,Backend_Bound.Core_Bound,12.05,% Slots,,,0.00,5.28,
33.367910016,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.41,% Clocks,,,0.00,5.31,<==
33.367910016,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
33.367910016,S0-C1,Frontend_Bound,48.03,% Slots,,,0.00,5.3,<==
33.367910016,S0-C1,Bad_Speculation,16.10,% Slots,,,0.00,5.3,
33.367910016,S0-C1,Bad_Speculation.Branch_Mispredicts,15.26,% Slots,,br_misp_retired.all_branches,0.00,5.3,
33.367910016,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
33.367910016,S0-C2,Frontend_Bound,51.59,% Slots,,,0.00,5.3,<==
33.367910016,S0-C2,Bad_Speculation,28.95,% Slots,,,0.00,5.3,
33.367910016,S0-C2,Frontend_Bound.Frontend_Latency,17.47,% Slots,,rs_events.empty_end,0.00,5.3,
33.367910016,S0-C2,Frontend_Bound.Frontend_Bandwidth,21.06,% Slots,,,0.00,5.3,
33.367910016,S0-C2,Bad_Speculation.Branch_Mispredicts,28.62,% Slots,,br_misp_retired.all_branches,0.00,5.3,
33.367910016,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.83,% Clocks,,,0.00,5.04,
33.367910016,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
33.367910016,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,34.67,% Core_Clocks,,,0.00,5.31,
33.367910016,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
33.367910016,S0-C3,Frontend_Bound,29.06,% Slots,,,0.00,5.31,<==
33.367910016,S0-C3,Bad_Speculation,19.09,% Slots,,,0.00,5.31,
33.367910016,S0-C3,Bad_Speculation.Branch_Mispredicts,18.77,% Slots,,br_misp_retired.all_branches,0.00,5.31,
33.367910016,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
33.367910016,S0-C4,Frontend_Bound,51.89,% Slots,,,0.00,5.3,
33.367910016,S0-C4,Bad_Speculation,33.12,% Slots,,,0.00,5.3,
33.367910016,S0-C4,Frontend_Bound.Frontend_Latency,18.98,% Slots,,rs_events.empty_end,0.00,5.3,
33.367910016,S0-C4,Frontend_Bound.Frontend_Bandwidth,32.35,% Slots,,,0.00,5.3,
33.367910016,S0-C4,Bad_Speculation.Branch_Mispredicts,32.67,% Slots,,br_misp_retired.all_branches,0.00,5.3,
33.367910016,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.48,% Clocks,,,0.00,5.04,
33.367910016,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
33.367910016,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,39.58,% Core_Clocks,,,0.00,5.31,<==
33.367910016,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
33.367910016,S0-C5,Frontend_Bound,48.89,% Slots,,,0.00,5.3,
33.367910016,S0-C5,Bad_Speculation,12.90,% Slots,,,0.00,5.3,
33.367910016,S0-C5,Backend_Bound,12.46,% Slots,,,0.00,5.3,
33.367910016,S0-C5,Frontend_Bound.Frontend_Latency,23.82,% Slots,,rs_events.empty_end,0.00,5.3,
33.367910016,S0-C5,Frontend_Bound.Frontend_Bandwidth,15.56,% Slots,,,0.00,5.3,
33.367910016,S0-C5,Bad_Speculation.Branch_Mispredicts,12.69,% Slots,,br_misp_retired.all_branches,0.00,5.3,
33.367910016,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.87,% Clocks,,,0.00,5.04,
33.367910016,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
33.367910016,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,41.13,% Core_Clocks,,,0.00,5.31,
33.367910016,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.49,% Core_Clocks,,,0.00,5.31,
33.367910016,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
33.367910016,S0-C6,Frontend_Bound,32.73,% Slots,,,0.00,5.3,
33.367910016,S0-C6,Bad_Speculation,18.68,% Slots,,,0.00,5.3,
33.367910016,S0-C6,Frontend_Bound.Frontend_Bandwidth,19.05,% Slots,,,0.00,5.3,
33.367910016,S0-C6,Bad_Speculation.Branch_Mispredicts,18.31,% Slots,,br_misp_retired.all_branches,0.00,5.3,
33.367910016,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.10,% Core_Clocks,,,0.00,5.32,
33.367910016,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,42.66,% Core_Clocks,,,0.00,5.31,<==
33.367910016,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
33.367910016,S0-C7,Frontend_Bound,61.56,% Slots,,,0.00,5.3,<==
33.367910016,S0-C7,Bad_Speculation,21.83,% Slots,,,0.00,5.3,
33.367910016,S0-C7,Bad_Speculation.Branch_Mispredicts,19.75,% Slots,,br_misp_retired.all_branches,0.00,5.3,
33.367910016,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
33.367910016,S1-C0,Frontend_Bound,43.29,% Slots,,,0.00,5.3,
33.367910016,S1-C0,Bad_Speculation,22.27,% Slots,,,0.00,5.3,
33.367910016,S1-C0,Frontend_Bound.Frontend_Latency,28.79,% Slots,,rs_events.empty_end,0.00,5.3,
33.367910016,S1-C0,Bad_Speculation.Branch_Mispredicts,21.71,% Slots,,br_misp_retired.all_branches,0.00,5.3,
33.367910016,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
33.367910016,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
33.367910016,S1-C1,Frontend_Bound,29.26,% Slots,,,0.00,5.3,
33.367910016,S1-C1,Bad_Speculation,11.86,% Slots,,,0.00,5.3,
33.367910016,S1-C1,Backend_Bound,19.55,% Slots,,,0.00,5.3,
33.367910016,S1-C1,Frontend_Bound.Frontend_Latency,16.60,% Slots,,rs_events.empty_end,0.00,5.3,
33.367910016,S1-C1,Bad_Speculation.Branch_Mispredicts,11.59,% Slots,,br_misp_retired.all_branches,0.00,5.3,
33.367910016,S1-C1,Backend_Bound.Memory_Bound,10.26,% Slots,,,0.00,5.26,
33.367910016,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
33.367910016,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.09,
33.367910016,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
33.367910016,S1-C2,Frontend_Bound,20.21,% Slots,,,0.00,5.3,
33.367910016,S1-C2,Bad_Speculation,15.34,% Slots,,,0.00,5.3,
33.367910016,S1-C2,Backend_Bound,29.74,% Slots,,,0.00,5.3,
33.367910016,S1-C2,Frontend_Bound.Frontend_Latency,15.72,% Slots,,rs_events.empty_end,0.00,5.3,
33.367910016,S1-C2,Bad_Speculation.Branch_Mispredicts,15.19,% Slots,,br_misp_retired.all_branches,0.00,5.3,
33.367910016,S1-C2,Backend_Bound.Memory_Bound,25.45,% Slots,,,0.00,5.26,
33.367910016,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
33.367910016,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,17.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.09,<==
33.367910016,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
33.367910016,S1-C3,Frontend_Bound,35.25,% Slots,,,0.00,5.3,
33.367910016,S1-C3,Bad_Speculation,20.43,% Slots,,,0.00,5.3,
33.367910016,S1-C3,Backend_Bound,12.15,% Slots,,,0.00,5.3,
33.367910016,S1-C3,Frontend_Bound.Frontend_Latency,17.01,% Slots,,rs_events.empty_end,0.00,5.3,
33.367910016,S1-C3,Bad_Speculation.Branch_Mispredicts,20.25,% Slots,,br_misp_retired.all_branches,0.00,5.3,
33.367910016,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
33.367910016,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
33.367910016,S1-C4,Frontend_Bound,32.85,% Slots,,,0.00,5.3,
33.367910016,S1-C4,Backend_Bound,24.86,% Slots,,,0.00,5.3,
33.367910016,S1-C4,Frontend_Bound.Frontend_Latency,27.67,% Slots,,rs_events.empty_end,0.00,5.3,
33.367910016,S1-C4,Backend_Bound.Memory_Bound,11.16,% Slots,,,0.00,5.26,
33.367910016,S1-C4,Backend_Bound.Core_Bound,13.70,% Slots,,,0.00,5.26,
33.367910016,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.28,% Clocks,,,0.00,5.04,
33.367910016,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,24.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
33.367910016,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,17.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.09,
33.367910016,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
33.367910016,S1-C5,Frontend_Bound,28.44,% Slots,,,0.00,5.3,
33.367910016,S1-C5,Bad_Speculation,19.56,% Slots,,,0.00,5.3,
33.367910016,S1-C5,Backend_Bound,13.46,% Slots,,,0.00,5.3,
33.367910016,S1-C5,Frontend_Bound.Frontend_Latency,15.70,% Slots,,rs_events.empty_end,0.00,5.3,
33.367910016,S1-C5,Bad_Speculation.Branch_Mispredicts,19.39,% Slots,,br_misp_retired.all_branches,0.00,5.3,
33.367910016,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
33.367910016,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
33.367910016,S1-C6,Frontend_Bound,33.48,% Slots,,,0.00,5.31,
33.367910016,S1-C6,Bad_Speculation,13.02,% Slots,,,0.00,5.31,
33.367910016,S1-C6,Backend_Bound,23.69,% Slots,,,0.00,5.31,
33.367910016,S1-C6,Frontend_Bound.Frontend_Latency,24.98,% Slots,,rs_events.empty_end,0.00,5.31,
33.367910016,S1-C6,Bad_Speculation.Branch_Mispredicts,12.81,% Slots,,br_misp_retired.all_branches,0.00,5.3,
33.367910016,S1-C6,Backend_Bound.Memory_Bound,13.11,% Slots,,,0.00,5.26,
33.367910016,S1-C6,Backend_Bound.Core_Bound,10.58,% Slots,,,0.00,5.26,
33.367910016,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.62,% Clocks,,,0.00,5.04,
33.367910016,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
33.367910016,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.09,
33.367910016,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,10.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
33.367910016,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
33.367910016,S1-C7,Frontend_Bound,32.74,% Slots,,,0.00,5.3,
33.367910016,S1-C7,Bad_Speculation,19.40,% Slots,,,0.00,5.3,
33.367910016,S1-C7,Backend_Bound,18.50,% Slots,,,0.00,5.3,
33.367910016,S1-C7,Frontend_Bound.Frontend_Latency,39.79,% Slots,,rs_events.empty_end,0.00,5.3,
33.367910016,S1-C7,Bad_Speculation.Branch_Mispredicts,19.15,% Slots,,br_misp_retired.all_branches,0.00,5.3,
33.367910016,S1-C7,Backend_Bound.Memory_Bound,16.24,% Slots,,,0.00,5.25,
33.367910016,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
33.367910016,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,18.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.1,
33.367910016,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,22.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
33.367910016,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
33.367910016,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
33.367910016,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
33.367910016,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
33.367910016,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
33.367910016,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
33.367910016,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
33.367910016,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
33.367910016,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
33.367910016,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
33.367910016,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
33.367910016,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
33.367910016,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
33.367910016,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
33.367910016,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
33.367910016,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
33.367910016,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
34.811778558,S0-C0,Frontend_Bound,24.49,% Slots,,,0.00,5.26,
34.811778558,S0-C0,Bad_Speculation,10.43,% Slots,,,0.00,5.26,
34.811778558,S0-C0,Backend_Bound,41.26,% Slots,,,0.00,5.26,
34.811778558,S0-C0,Frontend_Bound.Frontend_Latency,18.76,% Slots,,rs_events.empty_end,0.00,5.26,
34.811778558,S0-C0,Bad_Speculation.Branch_Mispredicts,10.21,% Slots,,br_misp_retired.all_branches,0.00,5.26,
34.811778558,S0-C0,Backend_Bound.Memory_Bound,25.98,% Slots,,,0.00,5.26,
34.811778558,S0-C0,Backend_Bound.Core_Bound,15.28,% Slots,,,0.00,5.26,
34.811778558,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.91,% Clocks,,,0.00,5.26,
34.811778558,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
34.811778558,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,<==
34.811778558,S0-C0-T0,MUX,5.26,%,,,0.00,100.0,
34.811778558,S0-C1,Frontend_Bound,30.34,% Slots,,,0.00,5.26,
34.811778558,S0-C1,Bad_Speculation,15.46,% Slots,,,0.00,5.26,
34.811778558,S0-C1,Backend_Bound,21.45,% Slots,,,0.00,5.26,
34.811778558,S0-C1,Frontend_Bound.Frontend_Latency,24.18,% Slots,,rs_events.empty_end,0.00,5.26,
34.811778558,S0-C1,Bad_Speculation.Branch_Mispredicts,15.22,% Slots,,br_misp_retired.all_branches,0.00,5.26,
34.811778558,S0-C1,Backend_Bound.Memory_Bound,11.51,% Slots,,,0.00,5.26,
34.811778558,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.67,% Clocks,,,0.00,5.26,
34.811778558,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
34.811778558,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
34.811778558,S0-C1-T0,MUX,5.26,%,,,0.00,100.0,
34.811778558,S0-C2,Frontend_Bound,33.53,% Slots,,,0.00,5.26,
34.811778558,S0-C2,Bad_Speculation,10.61,% Slots,,,0.00,5.26,
34.811778558,S0-C2,Backend_Bound,36.44,% Slots,,,0.00,5.26,
34.811778558,S0-C2,Frontend_Bound.Frontend_Latency,25.82,% Slots,,rs_events.empty_end,0.00,5.26,
34.811778558,S0-C2,Bad_Speculation.Branch_Mispredicts,10.48,% Slots,,br_misp_retired.all_branches,0.00,5.26,
34.811778558,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.62,% Clocks,,,0.00,5.26,
34.811778558,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
34.811778558,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
34.811778558,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
34.811778558,S0-C2-T0,MUX,5.26,%,,,0.00,100.0,
34.811778558,S0-C3,Frontend_Bound,31.81,% Slots,,,0.00,5.27,
34.811778558,S0-C3,Bad_Speculation,20.68,% Slots,,,0.00,5.27,
34.811778558,S0-C3,Backend_Bound,24.93,% Slots,,,0.00,5.27,
34.811778558,S0-C3,Frontend_Bound.Frontend_Latency,24.66,% Slots,,rs_events.empty_end,0.00,5.27,
34.811778558,S0-C3,Frontend_Bound.Frontend_Bandwidth,13.65,% Slots,,,0.00,5.26,
34.811778558,S0-C3,Bad_Speculation.Branch_Mispredicts,20.46,% Slots,,br_misp_retired.all_branches,0.00,5.26,
34.811778558,S0-C3,Backend_Bound.Core_Bound,36.24,% Slots,,,0.00,5.27,
34.811778558,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.63,% Clocks,,,0.00,5.26,
34.811778558,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
34.811778558,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.70,% Core_Clocks,,,0.00,5.26,
34.811778558,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,61.02,% Clocks,,,0.00,5.26,
34.811778558,S0-C3-T0,MUX,5.26,%,,,0.00,100.0,
34.811778558,S0-C4,Frontend_Bound,33.11,% Slots,,,0.00,5.26,
34.811778558,S0-C4,Bad_Speculation,14.67,% Slots,,,0.00,5.26,
34.811778558,S0-C4,Backend_Bound,20.62,% Slots,,,0.00,5.26,
34.811778558,S0-C4,Frontend_Bound.Frontend_Latency,22.65,% Slots,,rs_events.empty_end,0.00,5.26,
34.811778558,S0-C4,Frontend_Bound.Frontend_Bandwidth,11.05,% Slots,,,0.00,5.26,
34.811778558,S0-C4,Bad_Speculation.Branch_Mispredicts,14.47,% Slots,,br_misp_retired.all_branches,0.00,5.26,
34.811778558,S0-C4,Backend_Bound.Memory_Bound,30.77,% Slots,,,0.00,5.26,
34.811778558,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.98,% Clocks,,,0.00,5.26,
34.811778558,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
34.811778558,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.32,% Core_Clocks,,,0.00,5.26,
34.811778558,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.77,% Core_Clocks,,,0.00,5.27,
34.811778558,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.67,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
34.811778558,S0-C4-T0,MUX,5.26,%,,,0.00,100.0,
34.811778558,S0-C5,Frontend_Bound,38.97,% Slots,,,0.00,5.27,
34.811778558,S0-C5,Bad_Speculation,12.27,% Slots,,,0.00,5.27,
34.811778558,S0-C5,Backend_Bound,20.26,% Slots,,,0.00,5.27,
34.811778558,S0-C5,Frontend_Bound.Frontend_Latency,25.46,% Slots,,rs_events.empty_end,0.00,5.27,
34.811778558,S0-C5,Bad_Speculation.Branch_Mispredicts,11.86,% Slots,,br_misp_retired.all_branches,0.00,5.27,
34.811778558,S0-C5,Backend_Bound.Core_Bound,14.86,% Slots,,,0.00,5.27,
34.811778558,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.29,% Clocks,,,0.00,5.26,
34.811778558,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
34.811778558,S0-C5-T0,MUX,5.26,%,,,0.00,100.0,
34.811778558,S0-C6,Frontend_Bound.Frontend_Bandwidth,10.11,% Slots,,,0.00,5.26,
34.811778558,S0-C6,Backend_Bound.Memory_Bound,28.89,% Slots,,,0.00,5.26,
34.811778558,S0-C6,Backend_Bound.Core_Bound,34.44,% Slots,,,0.00,5.26,<==
34.811778558,S0-C6,Backend_Bound,63.34,% Slots,,,0.00,5.26,
34.811778558,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,43.14,% Core_Clocks,,,0.00,5.26,
34.811778558,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.08,% Core_Clocks,,,0.00,5.27,
34.811778558,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
34.811778558,S0-C6-T0,MUX,5.26,%,,,0.00,100.0,
34.811778558,S0-C7,Frontend_Bound,22.36,% Slots,,,0.00,5.26,
34.811778558,S0-C7,Bad_Speculation,17.91,% Slots,,,0.00,5.26,
34.811778558,S0-C7,Backend_Bound,23.47,% Slots,,,0.00,5.26,
34.811778558,S0-C7,Frontend_Bound.Frontend_Latency,20.51,% Slots,,rs_events.empty_end,0.00,5.26,
34.811778558,S0-C7,Bad_Speculation.Branch_Mispredicts,17.65,% Slots,,br_misp_retired.all_branches,0.00,5.26,
34.811778558,S0-C7,Backend_Bound.Memory_Bound,74.92,% Slots,,,0.00,5.26,
34.811778558,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.28,% Clocks,,,0.00,5.26,
34.811778558,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
34.811778558,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,<==
34.811778558,S0-C7-T0,MUX,5.26,%,,,0.00,100.0,
34.811778558,S1-C0,Bad_Speculation,15.93,% Slots,,,0.00,5.26,
34.811778558,S1-C0,Bad_Speculation.Branch_Mispredicts,15.83,% Slots,,br_misp_retired.all_branches,0.00,5.26,
34.811778558,S1-C0,Backend_Bound,33.94,% Slots,,,0.00,5.26,<==
34.811778558,S1-C0,Backend_Bound.Memory_Bound,19.05,% Slots,,,0.00,5.26,
34.811778558,S1-C0,Backend_Bound.Core_Bound,14.89,% Slots,,,0.00,5.26,
34.811778558,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
34.811778558,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
34.811778558,S1-C0-T0,MUX,5.26,%,,,0.00,100.0,
34.811778558,S1-C1,Frontend_Bound,21.44,% Slots,,,0.00,5.27,
34.811778558,S1-C1,Bad_Speculation,12.98,% Slots,,,0.00,5.27,
34.811778558,S1-C1,Backend_Bound,25.73,% Slots,,,0.00,5.27,<==
34.811778558,S1-C1,Bad_Speculation.Branch_Mispredicts,12.76,% Slots,,br_misp_retired.all_branches,0.00,5.27,
34.811778558,S1-C1,Backend_Bound.Memory_Bound,14.10,% Slots,,,0.00,5.27,
34.811778558,S1-C1,Backend_Bound.Core_Bound,11.63,% Slots,,,0.00,5.27,
34.811778558,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,9.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
34.811778558,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.12,% Clocks,,,0.00,5.26,
34.811778558,S1-C1-T0,MUX,5.26,%,,,0.00,100.0,
34.811778558,S1-C2,Bad_Speculation,12.50,% Slots,,,0.00,5.26,
34.811778558,S1-C2,Bad_Speculation.Branch_Mispredicts,12.33,% Slots,,br_misp_retired.all_branches,0.00,5.26,
34.811778558,S1-C2,Backend_Bound,27.98,% Slots,,,0.00,5.26,
34.811778558,S1-C2,Backend_Bound.Core_Bound,18.31,% Slots,,,0.00,5.26,
34.811778558,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.99,% Clocks,,,0.00,5.26,<==
34.811778558,S1-C2-T0,MUX,5.26,%,,,0.00,100.0,
34.811778558,S1-C3,Frontend_Bound,38.24,% Slots,,,0.00,5.27,
34.811778558,S1-C3,Backend_Bound,16.07,% Slots,,,0.00,5.27,
34.811778558,S1-C3,Frontend_Bound.Frontend_Latency,20.13,% Slots,,rs_events.empty_end,0.00,5.27,
34.811778558,S1-C3,Backend_Bound.Memory_Bound,29.45,% Slots,,,0.00,5.27,
34.811778558,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
34.811778558,S1-C3-T0,MUX,5.26,%,,,0.00,100.0,
34.811778558,S1-C4,Backend_Bound,63.70,% Slots,,,0.00,5.27,<==
34.811778558,S1-C4-T0,MUX,5.26,%,,,0.00,100.0,
34.811778558,S1-C5,Frontend_Bound,29.52,% Slots,,,0.00,5.27,
34.811778558,S1-C5,Bad_Speculation,15.45,% Slots,,,0.00,5.27,
34.811778558,S1-C5,Backend_Bound,24.64,% Slots,,,0.00,5.27,
34.811778558,S1-C5,Frontend_Bound.Frontend_Latency,17.49,% Slots,,rs_events.empty_end,0.00,5.26,<==
34.811778558,S1-C5,Bad_Speculation.Branch_Mispredicts,15.22,% Slots,,br_misp_retired.all_branches,0.00,5.26,
34.811778558,S1-C5,Backend_Bound.Memory_Bound,37.27,% Slots,,,0.00,5.26,
34.811778558,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.18,% Clocks,,,0.00,5.26,
34.811778558,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
34.811778558,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
34.811778558,S1-C5-T0,MUX,5.26,%,,,0.00,100.0,
34.811778558,S1-C6,Frontend_Bound,36.70,% Slots,,,0.00,5.27,
34.811778558,S1-C6,Bad_Speculation,10.53,% Slots,,,0.00,5.27,
34.811778558,S1-C6,Backend_Bound,29.17,% Slots,,,0.00,5.27,
34.811778558,S1-C6,Frontend_Bound.Frontend_Latency,24.26,% Slots,,rs_events.empty_end,0.00,5.27,
34.811778558,S1-C6,Bad_Speculation.Branch_Mispredicts,10.26,% Slots,,br_misp_retired.all_branches,0.00,5.27,
34.811778558,S1-C6,Backend_Bound.Memory_Bound,13.60,% Slots,,,0.00,5.27,
34.811778558,S1-C6,Backend_Bound.Core_Bound,15.57,% Slots,,,0.00,5.27,
34.811778558,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.17,% Clocks,,,0.00,5.26,
34.811778558,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
34.811778558,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
34.811778558,S1-C6-T0,MUX,5.26,%,,,0.00,100.0,
34.811778558,S1-C7,Frontend_Bound,40.50,% Slots,,,0.00,5.26,
34.811778558,S1-C7,Bad_Speculation,10.68,% Slots,,,0.00,5.26,
34.811778558,S1-C7,Backend_Bound,24.06,% Slots,,,0.00,5.26,
34.811778558,S1-C7,Frontend_Bound.Frontend_Latency,27.47,% Slots,,rs_events.empty_end,0.00,5.26,
34.811778558,S1-C7,Frontend_Bound.Frontend_Bandwidth,10.43,% Slots,,,0.00,5.26,
34.811778558,S1-C7,Bad_Speculation.Branch_Mispredicts,10.48,% Slots,,br_misp_retired.all_branches,0.00,5.26,
34.811778558,S1-C7,Backend_Bound.Memory_Bound,10.91,% Slots,,,0.00,5.26,
34.811778558,S1-C7,Backend_Bound.Core_Bound,13.15,% Slots,,,0.00,5.26,
34.811778558,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
34.811778558,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.85,% Core_Clocks,,,0.00,5.27,
34.811778558,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.20,% Core_Clocks,,,0.00,5.27,
34.811778558,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
34.811778558,S1-C7-T0,MUX,5.26,%,,,0.00,100.0,
34.811778558,S0-C0-T1,MUX,5.25,%,,,0.00,100.0,
34.811778558,S0-C1-T1,MUX,5.26,%,,,0.00,100.0,
34.811778558,S0-C2-T1,MUX,5.26,%,,,0.00,100.0,
34.811778558,S0-C3-T1,MUX,5.26,%,,,0.00,100.0,
34.811778558,S0-C4-T1,MUX,5.26,%,,,0.00,100.0,
34.811778558,S0-C5-T1,MUX,5.26,%,,,0.00,100.0,
34.811778558,S0-C6-T1,MUX,5.26,%,,,0.00,100.0,
34.811778558,S0-C7-T1,MUX,5.25,%,,,0.00,100.0,
34.811778558,S1-C0-T1,MUX,5.25,%,,,0.00,100.0,
34.811778558,S1-C1-T1,MUX,5.26,%,,,0.00,100.0,
34.811778558,S1-C2-T1,MUX,5.25,%,,,0.00,100.0,
34.811778558,S1-C3-T1,MUX,5.26,%,,,0.00,100.0,
34.811778558,S1-C4-T1,MUX,5.26,%,,,0.00,100.0,
34.811778558,S1-C5-T1,MUX,5.26,%,,,0.00,100.0,
34.811778558,S1-C6-T1,MUX,5.26,%,,,0.00,100.0,
34.811778558,S1-C7-T1,MUX,5.25,%,,,0.00,100.0,
36.204476375,S0-C0,Frontend_Bound,40.81,% Slots,,,0.00,5.17,
36.204476375,S0-C0,Bad_Speculation,12.43,% Slots,,,0.00,5.17,
36.204476375,S0-C0,Backend_Bound,19.61,% Slots,,,0.00,5.17,
36.204476375,S0-C0,Frontend_Bound.Frontend_Latency,28.83,% Slots,,rs_events.empty_end,0.00,5.17,
36.204476375,S0-C0,Bad_Speculation.Branch_Mispredicts,12.27,% Slots,,br_misp_retired.all_branches,0.00,5.17,
36.204476375,S0-C0,Backend_Bound.Memory_Bound,15.77,% Slots,,,0.00,5.17,
36.204476375,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.41,% Clocks,,,0.00,5.46,
36.204476375,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,<==
36.204476375,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.91,
36.204476375,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,10.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,
36.204476375,S0-C0-T0,MUX,5.16,%,,,0.00,100.0,
36.204476375,S0-C1,Frontend_Bound,21.94,% Slots,,,0.00,5.16,
36.204476375,S0-C1,Bad_Speculation,19.02,% Slots,,,0.00,5.16,
36.204476375,S0-C1,Backend_Bound,22.03,% Slots,,,0.00,5.16,
36.204476375,S0-C1,Retiring,32.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
36.204476375,S0-C1,Frontend_Bound.Frontend_Latency,19.94,% Slots,,rs_events.empty_end,0.00,5.16,
36.204476375,S0-C1,Bad_Speculation.Branch_Mispredicts,18.57,% Slots,,br_misp_retired.all_branches,0.00,5.16,
36.204476375,S0-C1,Backend_Bound.Memory_Bound,51.23,% Slots,,,0.00,5.16,
36.204476375,S0-C1,Retiring.Microcode_Sequencer,1.05,% Slots,,idq.ms_uops,0.00,5.18,<==
36.204476375,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.54,% Clocks,,,0.00,5.46,
36.204476375,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
36.204476375,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.37,% Clocks,,idq.ms_switches,0.00,5.46,
36.204476375,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.91,
36.204476375,S0-C1-T0,MUX,5.16,%,,,0.00,100.0,
36.204476375,S0-C2,Frontend_Bound,20.54,% Slots,,,0.00,5.16,
36.204476375,S0-C2,Bad_Speculation,16.38,% Slots,,,0.00,5.16,
36.204476375,S0-C2,Backend_Bound,24.79,% Slots,,,0.00,5.16,
36.204476375,S0-C2,Bad_Speculation.Branch_Mispredicts,16.16,% Slots,,br_misp_retired.all_branches,0.00,5.16,
36.204476375,S0-C2,Backend_Bound.Core_Bound,14.84,% Slots,,,0.00,5.16,<==
36.204476375,S0-C2-T0,MUX,5.16,%,,,0.00,100.0,
36.204476375,S0-C3,Frontend_Bound,28.67,% Slots,,,0.00,5.17,
36.204476375,S0-C3,Bad_Speculation,23.09,% Slots,,,0.00,5.17,
36.204476375,S0-C3,Backend_Bound,14.20,% Slots,,,0.00,5.17,
36.204476375,S0-C3,Retiring,34.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
36.204476375,S0-C3,Frontend_Bound.Frontend_Latency,26.47,% Slots,,rs_events.empty_end,0.00,5.17,
36.204476375,S0-C3,Bad_Speculation.Branch_Mispredicts,22.68,% Slots,,br_misp_retired.all_branches,0.00,5.17,
36.204476375,S0-C3,Backend_Bound.Core_Bound,56.44,% Slots,,,0.00,5.17,
36.204476375,S0-C3,Retiring.Microcode_Sequencer,0.92,% Slots,,idq.ms_uops,0.00,5.18,<==
36.204476375,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.59,% Clocks,,,0.00,5.46,
36.204476375,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
36.204476375,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.33,% Clocks,,idq.ms_switches,0.00,5.46,
36.204476375,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,70.72,% Clocks,,,0.00,5.17,
36.204476375,S0-C3-T0,MUX,5.16,%,,,0.00,100.0,
36.204476375,S0-C4,Frontend_Bound,23.62,% Slots,,,0.00,5.16,
36.204476375,S0-C4,Bad_Speculation,15.89,% Slots,,,0.00,5.16,
36.204476375,S0-C4,Backend_Bound,28.47,% Slots,,,0.00,5.16,<==
36.204476375,S0-C4,Frontend_Bound.Frontend_Latency,17.55,% Slots,,rs_events.empty_end,0.00,5.16,
36.204476375,S0-C4,Bad_Speculation.Branch_Mispredicts,15.67,% Slots,,br_misp_retired.all_branches,0.00,5.16,
36.204476375,S0-C4,Backend_Bound.Memory_Bound,16.71,% Slots,,,0.00,5.16,
36.204476375,S0-C4,Backend_Bound.Core_Bound,11.75,% Slots,,,0.00,5.16,
36.204476375,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
36.204476375,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,
36.204476375,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.02,% Clocks,,,0.00,5.17,
36.204476375,S0-C4-T0,MUX,5.16,%,,,0.00,100.0,
36.204476375,S0-C5,Backend_Bound,47.45,% Slots,,,0.00,5.17,
36.204476375,S0-C5,Backend_Bound.Memory_Bound,26.80,% Slots,,,0.00,5.17,
36.204476375,S0-C5,Backend_Bound.Core_Bound,20.65,% Slots,,,0.00,5.17,
36.204476375,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,17.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.92,<==
36.204476375,S0-C5-T0,Backend_Bound.Memory_Bound.L2_Bound,5.24,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.92,
36.204476375,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,
36.204476375,S0-C5-T0,MUX,5.16,%,,,0.00,100.0,
36.204476375,S0-C6,Frontend_Bound,30.34,% Slots,,,0.00,5.17,
36.204476375,S0-C6,Bad_Speculation,22.38,% Slots,,,0.00,5.17,
36.204476375,S0-C6,Backend_Bound,13.08,% Slots,,,0.00,5.17,
36.204476375,S0-C6,Frontend_Bound.Frontend_Latency,17.19,% Slots,,rs_events.empty_end,0.00,5.17,
36.204476375,S0-C6,Bad_Speculation.Branch_Mispredicts,22.09,% Slots,,br_misp_retired.all_branches,0.00,5.17,
36.204476375,S0-C6,Backend_Bound.Core_Bound,18.09,% Slots,,,0.00,5.17,
36.204476375,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.50,% Clocks,,,0.00,5.46,
36.204476375,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,<==
36.204476375,S0-C6-T0,MUX,5.16,%,,,0.00,100.0,
36.204476375,S0-C7,Bad_Speculation,12.40,% Slots,,,0.00,5.16,
36.204476375,S0-C7,Bad_Speculation.Branch_Mispredicts,12.27,% Slots,,br_misp_retired.all_branches,0.00,5.16,
36.204476375,S0-C7,Backend_Bound,33.52,% Slots,,,0.00,5.16,<==
36.204476375,S0-C7,Backend_Bound.Memory_Bound,15.82,% Slots,,,0.00,5.16,
36.204476375,S0-C7,Backend_Bound.Core_Bound,17.70,% Slots,,,0.00,5.16,
36.204476375,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,58.72,% Clocks,,,0.00,5.17,
36.204476375,S0-C7-T0,MUX,5.16,%,,,0.00,100.0,
36.204476375,S1-C0,Frontend_Bound,26.01,% Slots,,,0.00,5.17,<==
36.204476375,S1-C0,Bad_Speculation,16.91,% Slots,,,0.00,5.17,
36.204476375,S1-C0,Backend_Bound,20.89,% Slots,,,0.00,5.17,
36.204476375,S1-C0,Bad_Speculation.Branch_Mispredicts,16.61,% Slots,,br_misp_retired.all_branches,0.00,5.17,
36.204476375,S1-C0,Backend_Bound.Memory_Bound,16.95,% Slots,,,0.00,5.16,
36.204476375,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.92,
36.204476375,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,
36.204476375,S1-C0-T0,MUX,5.16,%,,,0.00,100.0,
36.204476375,S1-C1,Frontend_Bound,32.65,% Slots,,,0.00,5.17,<==
36.204476375,S1-C1,Bad_Speculation,10.58,% Slots,,,0.00,5.17,
36.204476375,S1-C1,Backend_Bound,15.91,% Slots,,,0.00,5.17,
36.204476375,S1-C1,Frontend_Bound.Frontend_Latency,16.27,% Slots,,rs_events.empty_end,0.00,5.17,
36.204476375,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.55,% Slots,,,0.00,5.17,
36.204476375,S1-C1,Bad_Speculation.Branch_Mispredicts,10.36,% Slots,,br_misp_retired.all_branches,0.00,5.17,
36.204476375,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.40,% Clocks,,,0.00,5.45,
36.204476375,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
36.204476375,S1-C1-T0,MUX,5.17,%,,,0.00,100.0,
36.204476375,S1-C2,Frontend_Bound,50.71,% Slots,,,0.00,5.17,
36.204476375,S1-C2,Bad_Speculation,13.38,% Slots,,,0.00,5.17,
36.204476375,S1-C2,Frontend_Bound.Frontend_Latency,25.06,% Slots,,rs_events.empty_end,0.00,5.16,
36.204476375,S1-C2,Bad_Speculation.Branch_Mispredicts,13.19,% Slots,,br_misp_retired.all_branches,0.00,5.17,
36.204476375,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,<==
36.204476375,S1-C2-T0,MUX,5.16,%,,,0.00,100.0,
36.204476375,S1-C3,Bad_Speculation,13.00,% Slots,,,0.00,5.17,
36.204476375,S1-C3,Bad_Speculation.Branch_Mispredicts,12.85,% Slots,,br_misp_retired.all_branches,0.00,5.17,
36.204476375,S1-C3,Backend_Bound,39.46,% Slots,,,0.00,5.17,<==
36.204476375,S1-C3,Backend_Bound.Memory_Bound,17.33,% Slots,,,0.00,5.16,
36.204476375,S1-C3,Backend_Bound.Core_Bound,22.13,% Slots,,,0.00,5.16,
36.204476375,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,9.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,
36.204476375,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.23,% Clocks,,,0.00,5.17,
36.204476375,S1-C3-T0,MUX,5.16,%,,,0.00,100.0,
36.204476375,S1-C4,Bad_Speculation,10.33,% Slots,,,0.00,5.17,
36.204476375,S1-C4,Bad_Speculation.Branch_Mispredicts,10.21,% Slots,,br_misp_retired.all_branches,0.00,5.17,
36.204476375,S1-C4,Backend_Bound,50.26,% Slots,,,0.00,5.17,
36.204476375,S1-C4,Backend_Bound.Core_Bound,80.44,% Slots,,,0.00,5.17,<==
36.204476375,S1-C4-T0,MUX,5.16,%,,,0.00,100.0,
36.204476375,S1-C5,Bad_Speculation,18.16,% Slots,,,0.00,5.17,
36.204476375,S1-C5,Bad_Speculation.Branch_Mispredicts,17.98,% Slots,,br_misp_retired.all_branches,0.00,5.17,
36.204476375,S1-C5,Backend_Bound,34.45,% Slots,,,0.00,5.17,
36.204476375,S1-C5,Backend_Bound.Memory_Bound,12.59,% Slots,,,0.00,5.17,
36.204476375,S1-C5,Backend_Bound.Core_Bound,21.85,% Slots,,,0.00,5.17,
36.204476375,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.92,
36.204476375,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.79,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,
36.204476375,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.42,% Clocks,,,0.00,5.17,<==
36.204476375,S1-C5-T0,MUX,5.16,%,,,0.00,100.0,
36.204476375,S1-C6,Frontend_Bound,24.99,% Slots,,,0.00,5.18,
36.204476375,S1-C6,Bad_Speculation,17.21,% Slots,,,0.00,5.18,
36.204476375,S1-C6,Backend_Bound,19.34,% Slots,,,0.00,5.18,
36.204476375,S1-C6,Frontend_Bound.Frontend_Latency,16.53,% Slots,,rs_events.empty_end,0.00,5.17,
36.204476375,S1-C6,Bad_Speculation.Branch_Mispredicts,16.97,% Slots,,br_misp_retired.all_branches,0.00,5.17,
36.204476375,S1-C6,Backend_Bound.Memory_Bound,23.41,% Slots,,,0.00,5.17,
36.204476375,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,<==
36.204476375,S1-C6-T0,MUX,5.16,%,,,0.00,100.0,
36.204476375,S1-C7,Frontend_Bound,35.60,% Slots,,,0.00,5.17,
36.204476375,S1-C7,Bad_Speculation,18.92,% Slots,,,0.00,5.17,
36.204476375,S1-C7,Backend_Bound,18.17,% Slots,,,0.00,5.17,
36.204476375,S1-C7,Frontend_Bound.Frontend_Latency,85.39,% Slots,,rs_events.empty_end,0.00,5.16,
36.204476375,S1-C7,Bad_Speculation.Branch_Mispredicts,18.72,% Slots,,br_misp_retired.all_branches,0.00,5.17,
36.204476375,S1-C7,Backend_Bound.Memory_Bound,83.47,% Slots,,,0.00,5.16,
36.204476375,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,<==
36.204476375,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.92,
36.204476375,S1-C7-T0,MUX,5.16,%,,,0.00,100.0,
36.204476375,S0-C0-T1,MUX,5.16,%,,,0.00,100.0,
36.204476375,S0-C1-T1,MUX,5.16,%,,,0.00,100.0,
36.204476375,S0-C2-T1,MUX,5.16,%,,,0.00,100.0,
36.204476375,S0-C3-T1,MUX,5.16,%,,,0.00,100.0,
36.204476375,S0-C4-T1,MUX,5.16,%,,,0.00,100.0,
36.204476375,S0-C5-T1,MUX,5.16,%,,,0.00,100.0,
36.204476375,S0-C6-T1,MUX,5.16,%,,,0.00,100.0,
36.204476375,S0-C7-T1,MUX,5.16,%,,,0.00,100.0,
36.204476375,S1-C0-T1,MUX,5.16,%,,,0.00,100.0,
36.204476375,S1-C1-T1,MUX,5.17,%,,,0.00,100.0,
36.204476375,S1-C2-T1,MUX,5.16,%,,,0.00,100.0,
36.204476375,S1-C3-T1,MUX,5.16,%,,,0.00,100.0,
36.204476375,S1-C4-T1,MUX,5.16,%,,,0.00,100.0,
36.204476375,S1-C5-T1,MUX,5.16,%,,,0.00,100.0,
36.204476375,S1-C6-T1,MUX,5.17,%,,,0.00,100.0,
36.204476375,S1-C7-T1,MUX,5.16,%,,,0.00,100.0,
37.746259261,S0-C0,Frontend_Bound,28.55,% Slots,,,0.00,5.19,
37.746259261,S0-C0,Backend_Bound,32.54,% Slots,,,0.00,5.19,<==
37.746259261,S0-C0,Frontend_Bound.Frontend_Latency,18.27,% Slots,,rs_events.empty_end,0.00,5.19,
37.746259261,S0-C0,Backend_Bound.Memory_Bound,15.24,% Slots,,,0.00,5.19,
37.746259261,S0-C0,Backend_Bound.Core_Bound,17.30,% Slots,,,0.00,5.19,
37.746259261,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.79,% Clocks,,,0.00,5.19,
37.746259261,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
37.746259261,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,
37.746259261,S0-C0-T0,MUX,5.18,%,,,0.00,100.0,
37.746259261,S0-C1,Backend_Bound,81.38,% Slots,,,0.00,5.19,<==
37.746259261,S0-C1,Retiring,34.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
37.746259261,S0-C1,Retiring.Microcode_Sequencer,5.58,% Slots,,idq.ms_uops,0.00,5.19,
37.746259261,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.76,% Clocks,,idq.ms_switches,0.00,5.19,
37.746259261,S0-C1-T0,MUX,5.18,%,,,0.00,100.0,
37.746259261,S0-C2,Frontend_Bound,29.98,% Slots,,,0.00,5.19,
37.746259261,S0-C2,Backend_Bound,49.26,% Slots,,,0.00,5.19,
37.746259261,S0-C2,Retiring,17.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
37.746259261,S0-C2,Frontend_Bound.Frontend_Latency,46.10,% Slots,,rs_events.empty_end,0.00,5.19,
37.746259261,S0-C2,Backend_Bound.Memory_Bound,42.38,% Slots,,,0.00,5.19,
37.746259261,S0-C2,Retiring.Microcode_Sequencer,13.96,% Slots,,idq.ms_uops,0.00,5.19,
37.746259261,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.39,% Clocks,,,0.00,5.19,
37.746259261,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
37.746259261,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.05,% Clocks,,idq.ms_switches,0.00,5.19,
37.746259261,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,<==
37.746259261,S0-C2-T0,MUX,5.18,%,,,0.00,100.0,
37.746259261,S0-C3,Frontend_Bound,37.50,% Slots,,,0.00,5.19,
37.746259261,S0-C3,Backend_Bound,39.61,% Slots,,,0.00,5.19,
37.746259261,S0-C3,Retiring,18.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
37.746259261,S0-C3,Frontend_Bound.Frontend_Latency,28.74,% Slots,,rs_events.empty_end,0.00,5.19,
37.746259261,S0-C3,Backend_Bound.Memory_Bound,25.92,% Slots,,,0.00,5.19,
37.746259261,S0-C3,Backend_Bound.Core_Bound,13.69,% Slots,,,0.00,5.19,
37.746259261,S0-C3,Retiring.Microcode_Sequencer,14.47,% Slots,,idq.ms_uops,0.00,5.19,
37.746259261,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
37.746259261,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.76,% Clocks,,idq.ms_switches,0.00,5.19,
37.746259261,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,<==
37.746259261,S0-C3-T0,MUX,5.18,%,,,0.00,100.0,
37.746259261,S0-C4,Frontend_Bound,36.30,% Slots,,,0.00,5.19,
37.746259261,S0-C4,Backend_Bound,42.14,% Slots,,,0.00,5.19,
37.746259261,S0-C4,Retiring,17.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
37.746259261,S0-C4,Frontend_Bound.Frontend_Latency,40.25,% Slots,,rs_events.empty_end,0.00,5.19,
37.746259261,S0-C4,Frontend_Bound.Frontend_Bandwidth,11.00,% Slots,,,0.00,5.19,
37.746259261,S0-C4,Backend_Bound.Memory_Bound,39.34,% Slots,,,0.00,5.19,<==
37.746259261,S0-C4,Retiring.Microcode_Sequencer,14.17,% Slots,,idq.ms_uops,0.00,5.19,
37.746259261,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.35,% Clocks,,,0.00,5.19,
37.746259261,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
37.746259261,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.78,% Clocks,,idq.ms_switches,0.00,5.19,
37.746259261,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.92,% Core_Clocks,,,0.00,5.43,
37.746259261,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,
37.746259261,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
37.746259261,S0-C4-T0,MUX,5.18,%,,,0.00,100.0,
37.746259261,S0-C5,Frontend_Bound,34.87,% Slots,,,0.00,5.19,<==
37.746259261,S0-C5,Backend_Bound,11.09,% Slots,,,0.00,5.19,
37.746259261,S0-C5,Frontend_Bound.Frontend_Latency,18.52,% Slots,,rs_events.empty_end,0.00,5.19,
37.746259261,S0-C5,Frontend_Bound.Frontend_Bandwidth,14.86,% Slots,,,0.00,5.19,
37.746259261,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.13,% Clocks,,,0.00,5.19,
37.746259261,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
37.746259261,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,80.01,% Core_Clocks,,,0.00,5.43,
37.746259261,S0-C5-T0,MUX,5.19,%,,,0.00,100.0,
37.746259261,S0-C6,Backend_Bound,73.92,% Slots,,,0.00,5.2,
37.746259261,S0-C6,Retiring,18.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
37.746259261,S0-C6,Backend_Bound.Memory_Bound,24.73,% Slots,,,0.00,5.19,
37.746259261,S0-C6,Backend_Bound.Core_Bound,49.19,% Slots,,,0.00,5.19,
37.746259261,S0-C6,Retiring.Microcode_Sequencer,9.85,% Slots,,idq.ms_uops,0.00,5.19,
37.746259261,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,34.24,% Clocks,,idq.ms_switches,0.00,5.19,
37.746259261,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,17.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,
37.746259261,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.19,% Clocks,,,0.00,5.18,<==
37.746259261,S0-C6-T0,MUX,5.18,%,,,0.00,100.0,
37.746259261,S0-C7,Frontend_Bound,34.68,% Slots,,,0.00,5.2,
37.746259261,S0-C7,Backend_Bound,41.20,% Slots,,,0.00,5.19,
37.746259261,S0-C7,Retiring,19.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
37.746259261,S0-C7,Frontend_Bound.Frontend_Latency,27.04,% Slots,,rs_events.empty_end,0.00,5.2,
37.746259261,S0-C7,Backend_Bound.Memory_Bound,28.20,% Slots,,,0.00,5.19,
37.746259261,S0-C7,Backend_Bound.Core_Bound,13.00,% Slots,,,0.00,5.19,
37.746259261,S0-C7,Retiring.Microcode_Sequencer,15.65,% Slots,,idq.ms_uops,0.00,5.19,
37.746259261,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,20.11,% Clocks,,,0.00,5.19,
37.746259261,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
37.746259261,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.38,% Clocks,,idq.ms_switches,0.00,5.19,
37.746259261,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,<==
37.746259261,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
37.746259261,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.30,% Clocks,,,0.00,5.19,
37.746259261,S0-C7-T0,MUX,5.19,%,,,0.00,100.0,
37.746259261,S1-C0,Frontend_Bound,23.95,% Slots,,,0.00,5.2,
37.746259261,S1-C0,Bad_Speculation,11.19,% Slots,,,0.00,5.2,
37.746259261,S1-C0,Backend_Bound,44.24,% Slots,,,0.00,5.2,
37.746259261,S1-C0,Frontend_Bound.Frontend_Latency,24.62,% Slots,,rs_events.empty_end,0.00,5.2,
37.746259261,S1-C0,Bad_Speculation.Branch_Mispredicts,11.06,% Slots,,br_misp_retired.all_branches,0.00,5.2,
37.746259261,S1-C0,Backend_Bound.Memory_Bound,38.89,% Slots,,,0.00,5.19,
37.746259261,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
37.746259261,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,9.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,<==
37.746259261,S1-C0-T0,MUX,5.18,%,,,0.00,100.0,
37.746259261,S1-C1,Frontend_Bound,31.51,% Slots,,,0.00,5.2,
37.746259261,S1-C1,Backend_Bound,24.78,% Slots,,,0.00,5.2,
37.746259261,S1-C1,Retiring,40.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
37.746259261,S1-C1,Frontend_Bound.Frontend_Latency,20.46,% Slots,,rs_events.empty_end,0.00,5.2,
37.746259261,S1-C1,Backend_Bound.Core_Bound,51.37,% Slots,,,0.00,5.19,
37.746259261,S1-C1,Retiring.Microcode_Sequencer,1.98,% Slots,,idq.ms_uops,0.00,5.19,<==
37.746259261,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.97,% Clocks,,,0.00,5.2,
37.746259261,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
37.746259261,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.80,% Clocks,,idq.ms_switches,0.00,5.2,
37.746259261,S1-C1-T0,MUX,5.19,%,,,0.00,100.0,
37.746259261,S1-C2,Bad_Speculation,23.57,% Slots,,,0.00,5.19,
37.746259261,S1-C2,Bad_Speculation.Branch_Mispredicts,23.26,% Slots,,br_misp_retired.all_branches,0.00,5.19,<==
37.746259261,S1-C2,Backend_Bound,19.97,% Slots,,,0.00,5.19,
37.746259261,S1-C2,Backend_Bound.Memory_Bound,86.62,% Slots,,,0.00,5.19,
37.746259261,S1-C2-T0,MUX,5.18,%,,,0.00,100.0,
37.746259261,S1-C3,Frontend_Bound,31.66,% Slots,,,0.00,5.19,
37.746259261,S1-C3,Backend_Bound,32.46,% Slots,,,0.00,5.19,
37.746259261,S1-C3,Retiring,27.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
37.746259261,S1-C3,Frontend_Bound.Frontend_Latency,22.41,% Slots,,rs_events.empty_end,0.00,5.19,
37.746259261,S1-C3,Backend_Bound.Memory_Bound,78.09,% Slots,,,0.00,5.19,<==
37.746259261,S1-C3,Retiring.Microcode_Sequencer,7.98,% Slots,,idq.ms_uops,0.00,5.19,
37.746259261,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.28,% Clocks,,,0.00,5.19,
37.746259261,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
37.746259261,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.35,% Clocks,,idq.ms_switches,0.00,5.19,
37.746259261,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,
37.746259261,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.14,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.19,
37.746259261,S1-C3-T0,MUX,5.19,%,,,0.00,100.0,
37.746259261,S1-C4,Frontend_Bound,38.33,% Slots,,,0.00,5.19,
37.746259261,S1-C4,Bad_Speculation,10.05,% Slots,,,0.00,5.19,
37.746259261,S1-C4,Backend_Bound,24.87,% Slots,,,0.00,5.19,
37.746259261,S1-C4,Retiring,19.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
37.746259261,S1-C4,Frontend_Bound.Frontend_Latency,24.75,% Slots,,rs_events.empty_end,0.00,5.19,<==
37.746259261,S1-C4,Bad_Speculation.Branch_Mispredicts,9.68,% Slots,,br_misp_retired.all_branches,0.00,5.19,
37.746259261,S1-C4,Backend_Bound.Memory_Bound,31.59,% Slots,,,0.00,5.19,
37.746259261,S1-C4,Retiring.Microcode_Sequencer,2.75,% Slots,,idq.ms_uops,0.00,5.19,
37.746259261,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.87,% Clocks,,,0.00,5.2,
37.746259261,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
37.746259261,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.46,% Clocks,,idq.ms_switches,0.00,5.2,
37.746259261,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,
37.746259261,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.39,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.19,
37.746259261,S1-C4-T0,MUX,5.18,%,,,0.00,100.0,
37.746259261,S1-C5,Bad_Speculation,14.05,% Slots,,,0.00,5.45,
37.746259261,S1-C5,Bad_Speculation.Branch_Mispredicts,13.96,% Slots,,br_misp_retired.all_branches,0.00,5.45,
37.746259261,S1-C5,Backend_Bound,43.01,% Slots,,,0.00,5.45,<==
37.746259261,S1-C5,Backend_Bound.Memory_Bound,23.99,% Slots,,,0.00,5.19,
37.746259261,S1-C5,Backend_Bound.Core_Bound,19.02,% Slots,,,0.00,5.19,
37.746259261,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.37,
37.746259261,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
37.746259261,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.27,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.19,
37.746259261,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,58.83,% Clocks,,,0.00,5.19,
37.746259261,S1-C5-T0,MUX,5.19,%,,,0.00,100.0,
37.746259261,S1-C6,Frontend_Bound,20.83,% Slots,,,0.00,5.45,
37.746259261,S1-C6,Backend_Bound,51.11,% Slots,,,0.00,5.45,<==
37.746259261,S1-C6,Retiring,21.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
37.746259261,S1-C6,Frontend_Bound.Frontend_Latency,18.54,% Slots,,rs_events.empty_end,0.00,5.19,
37.746259261,S1-C6,Frontend_Bound.Frontend_Bandwidth,29.13,% Slots,,,0.00,5.2,
37.746259261,S1-C6,Backend_Bound.Memory_Bound,25.42,% Slots,,,0.00,5.19,
37.746259261,S1-C6,Backend_Bound.Core_Bound,25.69,% Slots,,,0.00,5.19,
37.746259261,S1-C6,Retiring.Microcode_Sequencer,9.02,% Slots,,idq.ms_uops,0.00,5.19,
37.746259261,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
37.746259261,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.29,% Clocks,,idq.ms_switches,0.00,5.2,
37.746259261,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,45.99,% Core_Clocks,,,0.00,5.43,
37.746259261,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,
37.746259261,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,53.56,% Clocks,,,0.00,5.19,
37.746259261,S1-C6-T0,MUX,5.19,%,,,0.00,100.0,
37.746259261,S1-C7,Frontend_Bound,40.44,% Slots,,,0.00,5.45,
37.746259261,S1-C7,Backend_Bound,37.31,% Slots,,,0.00,5.45,
37.746259261,S1-C7,Retiring,16.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
37.746259261,S1-C7,Frontend_Bound.Frontend_Latency,83.92,% Slots,,rs_events.empty_end,0.00,5.19,<==
37.746259261,S1-C7,Backend_Bound.Core_Bound,90.80,% Slots,,,0.00,5.19,
37.746259261,S1-C7,Retiring.Microcode_Sequencer,11.44,% Slots,,idq.ms_uops,0.00,5.19,
37.746259261,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.93,% Clocks,,,0.00,5.19,
37.746259261,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
37.746259261,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.65,% Clocks,,idq.ms_switches,0.00,5.19,
37.746259261,S1-C7-T0,MUX,5.19,%,,,0.00,100.0,
37.746259261,S0-C0-T1,MUX,5.18,%,,,0.00,100.0,
37.746259261,S0-C1-T1,MUX,5.18,%,,,0.00,100.0,
37.746259261,S0-C2-T1,MUX,5.18,%,,,0.00,100.0,
37.746259261,S0-C3-T1,MUX,5.18,%,,,0.00,100.0,
37.746259261,S0-C4-T1,MUX,5.18,%,,,0.00,100.0,
37.746259261,S0-C5-T1,MUX,5.19,%,,,0.00,100.0,
37.746259261,S0-C6-T1,MUX,5.18,%,,,0.00,100.0,
37.746259261,S0-C7-T1,MUX,5.19,%,,,0.00,100.0,
37.746259261,S1-C0-T1,MUX,5.18,%,,,0.00,100.0,
37.746259261,S1-C1-T1,MUX,5.19,%,,,0.00,100.0,
37.746259261,S1-C2-T1,MUX,5.19,%,,,0.00,100.0,
37.746259261,S1-C3-T1,MUX,5.19,%,,,0.00,100.0,
37.746259261,S1-C4-T1,MUX,5.19,%,,,0.00,100.0,
37.746259261,S1-C5-T1,MUX,5.19,%,,,0.00,100.0,
37.746259261,S1-C6-T1,MUX,5.19,%,,,0.00,100.0,
37.746259261,S1-C7-T1,MUX,5.19,%,,,0.00,100.0,
39.238831585,S0-C0,Frontend_Bound,34.58,% Slots,,,0.00,5.09,
39.238831585,S0-C0,Bad_Speculation,11.43,% Slots,,,0.00,5.09,
39.238831585,S0-C0,Backend_Bound,14.56,% Slots,,,0.00,5.09,
39.238831585,S0-C0,Frontend_Bound.Frontend_Bandwidth,25.78,% Slots,,,0.00,5.09,<==
39.238831585,S0-C0,Bad_Speculation.Branch_Mispredicts,11.12,% Slots,,br_misp_retired.all_branches,0.00,5.09,
39.238831585,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
39.238831585,S0-C1,Frontend_Bound,29.84,% Slots,,,0.00,5.1,
39.238831585,S0-C1,Bad_Speculation,19.12,% Slots,,,0.00,5.1,
39.238831585,S0-C1,Backend_Bound,26.77,% Slots,,,0.00,5.1,
39.238831585,S0-C1,Frontend_Bound.Frontend_Latency,29.08,% Slots,,rs_events.empty_end,0.00,5.1,
39.238831585,S0-C1,Bad_Speculation.Branch_Mispredicts,18.59,% Slots,,br_misp_retired.all_branches,0.00,5.09,
39.238831585,S0-C1,Backend_Bound.Memory_Bound,24.55,% Slots,,,0.00,5.1,
39.238831585,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,<==
39.238831585,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
39.238831585,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
39.238831585,S0-C2,Frontend_Bound,44.05,% Slots,,,0.00,5.1,
39.238831585,S0-C2,Bad_Speculation,27.26,% Slots,,,0.00,5.1,
39.238831585,S0-C2,Frontend_Bound.Frontend_Latency,16.46,% Slots,,rs_events.empty_end,0.00,5.09,
39.238831585,S0-C2,Frontend_Bound.Frontend_Bandwidth,36.93,% Slots,,,0.00,5.1,
39.238831585,S0-C2,Bad_Speculation.Branch_Mispredicts,26.81,% Slots,,br_misp_retired.all_branches,0.00,5.1,
39.238831585,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.21,% Clocks,,,0.00,5.36,
39.238831585,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
39.238831585,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.73,% Core_Clocks,,,0.00,5.1,<==
39.238831585,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
39.238831585,S0-C3,Frontend_Bound,42.63,% Slots,,,0.00,5.09,<==
39.238831585,S0-C3,Bad_Speculation,14.66,% Slots,,,0.00,5.09,
39.238831585,S0-C3,Retiring,28.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
39.238831585,S0-C3,Frontend_Bound.Frontend_Latency,22.55,% Slots,,rs_events.empty_end,0.00,5.09,
39.238831585,S0-C3,Frontend_Bound.Frontend_Bandwidth,26.16,% Slots,,,0.00,5.09,
39.238831585,S0-C3,Bad_Speculation.Branch_Mispredicts,14.45,% Slots,,br_misp_retired.all_branches,0.00,5.09,
39.238831585,S0-C3,Retiring.Microcode_Sequencer,1.54,% Slots,,idq.ms_uops,0.00,5.37,
39.238831585,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.84,% Clocks,,,0.00,5.36,
39.238831585,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,23.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
39.238831585,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.75,% Clocks,,idq.ms_switches,0.00,5.36,
39.238831585,S0-C3-T0,MUX,5.09,%,,,0.00,100.0,
39.238831585,S0-C4,Frontend_Bound,33.77,% Slots,,,0.00,5.09,
39.238831585,S0-C4,Bad_Speculation,24.02,% Slots,,,0.00,5.09,
39.238831585,S0-C4,Frontend_Bound.Frontend_Latency,23.09,% Slots,,rs_events.empty_end,0.00,5.09,
39.238831585,S0-C4,Frontend_Bound.Frontend_Bandwidth,17.54,% Slots,,,0.00,5.09,
39.238831585,S0-C4,Bad_Speculation.Branch_Mispredicts,22.63,% Slots,,br_misp_retired.all_branches,0.00,5.09,
39.238831585,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.36,% Clocks,,,0.00,5.36,
39.238831585,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
39.238831585,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.19,% Core_Clocks,,,0.00,5.1,
39.238831585,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.87,% Core_Clocks,,,0.00,5.25,
39.238831585,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
39.238831585,S0-C5,Frontend_Bound,42.89,% Slots,,,0.00,5.1,
39.238831585,S0-C5,Bad_Speculation,14.10,% Slots,,,0.00,5.1,
39.238831585,S0-C5,Backend_Bound,13.31,% Slots,,,0.00,5.1,
39.238831585,S0-C5,Frontend_Bound.Frontend_Latency,24.25,% Slots,,rs_events.empty_end,0.00,5.09,
39.238831585,S0-C5,Bad_Speculation.Branch_Mispredicts,13.73,% Slots,,br_misp_retired.all_branches,0.00,5.1,
39.238831585,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.02,% Clocks,,,0.00,5.36,
39.238831585,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,<==
39.238831585,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
39.238831585,S0-C6,Frontend_Bound,33.11,% Slots,,,0.00,5.09,
39.238831585,S0-C6,Bad_Speculation,20.93,% Slots,,,0.00,5.09,
39.238831585,S0-C6,Frontend_Bound.Frontend_Latency,15.31,% Slots,,rs_events.empty_end,0.00,5.09,
39.238831585,S0-C6,Frontend_Bound.Frontend_Bandwidth,21.07,% Slots,,,0.00,5.09,<==
39.238831585,S0-C6,Bad_Speculation.Branch_Mispredicts,20.69,% Slots,,br_misp_retired.all_branches,0.00,5.09,
39.238831585,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.97,% Clocks,,,0.00,5.36,
39.238831585,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
39.238831585,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.54,% Core_Clocks,,,0.00,5.1,
39.238831585,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.87,% Core_Clocks,,,0.00,5.25,
39.238831585,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
39.238831585,S0-C7,Bad_Speculation,17.60,% Slots,,,0.00,5.1,
39.238831585,S0-C7,Bad_Speculation.Branch_Mispredicts,17.00,% Slots,,br_misp_retired.all_branches,0.00,5.1,
39.238831585,S0-C7,Backend_Bound,44.44,% Slots,,,0.00,5.1,
39.238831585,S0-C7,Backend_Bound.Memory_Bound,24.94,% Slots,,,0.00,5.09,
39.238831585,S0-C7,Backend_Bound.Core_Bound,19.50,% Slots,,,0.00,5.09,
39.238831585,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,<==
39.238831585,S0-C7-T0,MUX,5.09,%,,,0.00,100.0,
39.238831585,S1-C0,Frontend_Bound,35.35,% Slots,,,0.00,5.09,
39.238831585,S1-C0,Bad_Speculation,13.81,% Slots,,,0.00,5.09,
39.238831585,S1-C0,Backend_Bound,24.34,% Slots,,,0.00,5.09,
39.238831585,S1-C0,Retiring,27.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
39.238831585,S1-C0,Frontend_Bound.Frontend_Latency,29.68,% Slots,,rs_events.empty_end,0.00,5.09,<==
39.238831585,S1-C0,Bad_Speculation.Branch_Mispredicts,13.66,% Slots,,br_misp_retired.all_branches,0.00,5.09,
39.238831585,S1-C0,Backend_Bound.Memory_Bound,17.11,% Slots,,,0.00,5.09,
39.238831585,S1-C0,Retiring.Microcode_Sequencer,1.00,% Slots,,idq.ms_uops,0.00,5.37,
39.238831585,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.53,% Clocks,,,0.00,5.36,
39.238831585,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
39.238831585,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.59,% Clocks,,idq.ms_switches,0.00,5.36,
39.238831585,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
39.238831585,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.49,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.19,
39.238831585,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
39.238831585,S1-C1,Frontend_Bound,26.09,% Slots,,,0.00,5.09,
39.238831585,S1-C1,Bad_Speculation,11.86,% Slots,,,0.00,5.09,
39.238831585,S1-C1,Backend_Bound,48.68,% Slots,,,0.00,5.09,
39.238831585,S1-C1,Retiring,27.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
39.238831585,S1-C1,Frontend_Bound.Frontend_Latency,35.96,% Slots,,rs_events.empty_end,0.00,5.09,
39.238831585,S1-C1,Bad_Speculation.Branch_Mispredicts,11.70,% Slots,,br_misp_retired.all_branches,0.00,5.09,
39.238831585,S1-C1,Backend_Bound.Memory_Bound,89.31,% Slots,,,0.00,5.09,
39.238831585,S1-C1,Retiring.Microcode_Sequencer,2.27,% Slots,,idq.ms_uops,0.00,5.37,
39.238831585,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.25,% Clocks,,,0.00,5.37,
39.238831585,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
39.238831585,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.84,% Clocks,,idq.ms_switches,0.00,5.37,
39.238831585,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,<==
39.238831585,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
39.238831585,S1-C2,Frontend_Bound,26.69,% Slots,,,0.00,5.1,
39.238831585,S1-C2,Bad_Speculation,21.14,% Slots,,,0.00,5.1,
39.238831585,S1-C2,Backend_Bound,24.48,% Slots,,,0.00,5.1,
39.238831585,S1-C2,Frontend_Bound.Frontend_Latency,18.24,% Slots,,rs_events.empty_end,0.00,5.09,
39.238831585,S1-C2,Bad_Speculation.Branch_Mispredicts,20.77,% Slots,,br_misp_retired.all_branches,0.00,5.1,
39.238831585,S1-C2,Backend_Bound.Core_Bound,50.20,% Slots,,,0.00,5.09,
39.238831585,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,<==
39.238831585,S1-C2-T0,MUX,5.09,%,,,0.00,100.0,
39.238831585,S1-C3,Frontend_Bound,46.08,% Slots,,,0.00,5.1,
39.238831585,S1-C3,Bad_Speculation,15.04,% Slots,,,0.00,5.1,
39.238831585,S1-C3,Frontend_Bound.Frontend_Latency,19.35,% Slots,,rs_events.empty_end,0.00,5.09,
39.238831585,S1-C3,Frontend_Bound.Frontend_Bandwidth,50.53,% Slots,,,0.00,5.1,
39.238831585,S1-C3,Bad_Speculation.Branch_Mispredicts,14.87,% Slots,,br_misp_retired.all_branches,0.00,5.1,
39.238831585,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.36,% Clocks,,,0.00,5.36,
39.238831585,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
39.238831585,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,48.44,% Core_Clocks,,,0.00,5.1,<==
39.238831585,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.83,% Core_Clocks,,,0.00,5.23,
39.238831585,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
39.238831585,S1-C4,Frontend_Bound,43.85,% Slots,,,0.00,5.1,
39.238831585,S1-C4,Bad_Speculation,25.33,% Slots,,,0.00,5.1,
39.238831585,S1-C4,Frontend_Bound.Frontend_Latency,23.76,% Slots,,rs_events.empty_end,0.00,5.09,
39.238831585,S1-C4,Frontend_Bound.Frontend_Bandwidth,15.32,% Slots,,,0.00,5.1,
39.238831585,S1-C4,Bad_Speculation.Branch_Mispredicts,25.06,% Slots,,br_misp_retired.all_branches,0.00,5.1,
39.238831585,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,<==
39.238831585,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.74,% Core_Clocks,,,0.00,5.1,
39.238831585,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
39.238831585,S1-C5,Frontend_Bound,28.57,% Slots,,,0.00,5.1,
39.238831585,S1-C5,Bad_Speculation,18.37,% Slots,,,0.00,5.1,
39.238831585,S1-C5,Backend_Bound,13.23,% Slots,,,0.00,5.1,
39.238831585,S1-C5,Frontend_Bound.Frontend_Latency,31.65,% Slots,,rs_events.empty_end,0.00,5.1,
39.238831585,S1-C5,Bad_Speculation.Branch_Mispredicts,18.10,% Slots,,br_misp_retired.all_branches,0.00,5.1,
39.238831585,S1-C5,Backend_Bound.Memory_Bound,27.24,% Slots,,,0.00,5.1,
39.238831585,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.35,% Clocks,,,0.00,5.37,
39.238831585,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,<==
39.238831585,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,
39.238831585,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,11.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
39.238831585,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
39.238831585,S1-C6,Frontend_Bound,27.45,% Slots,,,0.00,5.1,
39.238831585,S1-C6,Bad_Speculation,20.74,% Slots,,,0.00,5.1,
39.238831585,S1-C6,Backend_Bound,17.49,% Slots,,,0.00,5.1,
39.238831585,S1-C6,Retiring,25.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
39.238831585,S1-C6,Frontend_Bound.Frontend_Latency,21.79,% Slots,,rs_events.empty_end,0.00,5.1,
39.238831585,S1-C6,Frontend_Bound.Frontend_Bandwidth,16.35,% Slots,,,0.00,5.1,
39.238831585,S1-C6,Bad_Speculation.Branch_Mispredicts,20.49,% Slots,,br_misp_retired.all_branches,0.00,5.1,
39.238831585,S1-C6,Retiring.Microcode_Sequencer,2.07,% Slots,,idq.ms_uops,0.00,5.38,
39.238831585,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.55,% Clocks,,,0.00,5.36,
39.238831585,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
39.238831585,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.10,% Clocks,,idq.ms_switches,0.00,5.36,
39.238831585,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.69,% Core_Clocks,,,0.00,5.09,
39.238831585,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.79,% Core_Clocks,,,0.00,5.23,
39.238831585,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
39.238831585,S1-C7,Frontend_Bound,33.72,% Slots,,,0.00,5.1,
39.238831585,S1-C7,Bad_Speculation,10.46,% Slots,,,0.00,5.1,
39.238831585,S1-C7,Backend_Bound,16.10,% Slots,,,0.00,5.1,
39.238831585,S1-C7,Frontend_Bound.Frontend_Latency,23.10,% Slots,,rs_events.empty_end,0.00,5.1,<==
39.238831585,S1-C7,Bad_Speculation.Branch_Mispredicts,10.22,% Slots,,br_misp_retired.all_branches,0.00,5.1,
39.238831585,S1-C7,Backend_Bound.Memory_Bound,11.73,% Slots,,,0.00,5.1,
39.238831585,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.13,% Clocks,,,0.00,5.37,
39.238831585,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
39.238831585,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
39.238831585,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
39.238831585,S0-C1-T1,MUX,5.08,%,,,0.00,100.0,
39.238831585,S0-C2-T1,MUX,5.09,%,,,0.00,100.0,
39.238831585,S0-C3-T1,MUX,5.09,%,,,0.00,100.0,
39.238831585,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
39.238831585,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
39.238831585,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
39.238831585,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
39.238831585,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
39.238831585,S1-C1-T1,MUX,5.09,%,,,0.00,100.0,
39.238831585,S1-C2-T1,MUX,5.09,%,,,0.00,100.0,
39.238831585,S1-C3-T1,MUX,5.09,%,,,0.00,100.0,
39.238831585,S1-C4-T1,MUX,5.09,%,,,0.00,100.0,
39.238831585,S1-C5-T1,MUX,5.09,%,,,0.00,100.0,
39.238831585,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
39.238831585,S1-C7-T1,MUX,5.09,%,,,0.00,100.0,
40.739667253,S0-C0,Frontend_Bound,32.47,% Slots,,,0.00,5.33,
40.739667253,S0-C0,Bad_Speculation,14.41,% Slots,,,0.00,5.33,
40.739667253,S0-C0,Backend_Bound,20.37,% Slots,,,0.00,5.33,
40.739667253,S0-C0,Retiring,31.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
40.739667253,S0-C0,Frontend_Bound.Frontend_Latency,22.10,% Slots,,rs_events.empty_end,0.00,5.33,
40.739667253,S0-C0,Bad_Speculation.Branch_Mispredicts,14.21,% Slots,,br_misp_retired.all_branches,0.00,5.32,
40.739667253,S0-C0,Backend_Bound.Core_Bound,10.52,% Slots,,,0.00,5.08,
40.739667253,S0-C0,Retiring.Microcode_Sequencer,3.07,% Slots,,idq.ms_uops,0.00,5.09,
40.739667253,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.64,% Clocks,,,0.00,5.07,
40.739667253,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,<==
40.739667253,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.23,% Clocks,,idq.ms_switches,0.00,5.07,
40.739667253,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
40.739667253,S0-C1,Frontend_Bound,35.02,% Slots,,,0.00,5.33,
40.739667253,S0-C1,Bad_Speculation,13.25,% Slots,,,0.00,5.33,
40.739667253,S0-C1,Backend_Bound,14.09,% Slots,,,0.00,5.33,
40.739667253,S0-C1,Retiring,29.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
40.739667253,S0-C1,Frontend_Bound.Frontend_Latency,19.00,% Slots,,rs_events.empty_end,0.00,5.33,<==
40.739667253,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.00,% Slots,,,0.00,5.32,
40.739667253,S0-C1,Bad_Speculation.Branch_Mispredicts,12.86,% Slots,,br_misp_retired.all_branches,0.00,5.32,
40.739667253,S0-C1,Retiring.Microcode_Sequencer,3.00,% Slots,,idq.ms_uops,0.00,5.09,
40.739667253,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.25,% Clocks,,,0.00,5.07,
40.739667253,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
40.739667253,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.86,% Clocks,,idq.ms_switches,0.00,5.07,
40.739667253,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.23,% Core_Clocks,,,0.00,5.33,
40.739667253,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
40.739667253,S0-C2,Frontend_Bound,35.84,% Slots,,,0.00,5.33,
40.739667253,S0-C2,Bad_Speculation,17.46,% Slots,,,0.00,5.33,
40.739667253,S0-C2,Backend_Bound,10.87,% Slots,,,0.00,5.33,
40.739667253,S0-C2,Frontend_Bound.Frontend_Bandwidth,20.06,% Slots,,,0.00,5.32,<==
40.739667253,S0-C2,Bad_Speculation.Branch_Mispredicts,17.20,% Slots,,br_misp_retired.all_branches,0.00,5.32,
40.739667253,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.53,% Core_Clocks,,,0.00,5.33,
40.739667253,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.77,% Core_Clocks,,,0.00,5.33,
40.739667253,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
40.739667253,S0-C3,Frontend_Bound,22.26,% Slots,,,0.00,5.33,<==
40.739667253,S0-C3,Bad_Speculation,16.89,% Slots,,,0.00,5.33,
40.739667253,S0-C3,Backend_Bound,20.67,% Slots,,,0.00,5.33,
40.739667253,S0-C3,Bad_Speculation.Branch_Mispredicts,16.55,% Slots,,br_misp_retired.all_branches,0.00,5.32,
40.739667253,S0-C3,Backend_Bound.Core_Bound,14.37,% Slots,,,0.00,5.08,
40.739667253,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
40.739667253,S0-C4,Frontend_Bound,34.37,% Slots,,,0.00,5.33,
40.739667253,S0-C4,Bad_Speculation,11.58,% Slots,,,0.00,5.33,
40.739667253,S0-C4,Backend_Bound,20.53,% Slots,,,0.00,5.33,
40.739667253,S0-C4,Retiring,26.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
40.739667253,S0-C4,Frontend_Bound.Frontend_Latency,23.93,% Slots,,rs_events.empty_end,0.00,5.33,
40.739667253,S0-C4,Bad_Speculation.Branch_Mispredicts,11.39,% Slots,,br_misp_retired.all_branches,0.00,5.32,
40.739667253,S0-C4,Backend_Bound.Memory_Bound,17.67,% Slots,,,0.00,5.07,
40.739667253,S0-C4,Retiring.Microcode_Sequencer,2.61,% Slots,,idq.ms_uops,0.00,5.09,
40.739667253,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.09,% Clocks,,,0.00,5.07,
40.739667253,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,<==
40.739667253,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.97,% Clocks,,idq.ms_switches,0.00,5.07,
40.739667253,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.11,
40.739667253,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
40.739667253,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
40.739667253,S0-C5,Frontend_Bound,21.82,% Slots,,,0.00,5.33,
40.739667253,S0-C5,Bad_Speculation,19.14,% Slots,,,0.00,5.33,
40.739667253,S0-C5,Backend_Bound,22.03,% Slots,,,0.00,5.33,<==
40.739667253,S0-C5,Frontend_Bound.Frontend_Bandwidth,12.76,% Slots,,,0.00,5.32,
40.739667253,S0-C5,Bad_Speculation.Branch_Mispredicts,18.91,% Slots,,br_misp_retired.all_branches,0.00,5.32,
40.739667253,S0-C5,Backend_Bound.Memory_Bound,11.14,% Slots,,,0.00,5.08,
40.739667253,S0-C5,Backend_Bound.Core_Bound,10.89,% Slots,,,0.00,5.08,
40.739667253,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.56,% Core_Clocks,,,0.00,5.33,
40.739667253,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.91,% Core_Clocks,,,0.00,5.33,
40.739667253,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
40.739667253,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
40.739667253,S0-C6,Frontend_Bound,24.39,% Slots,,,0.00,5.33,
40.739667253,S0-C6,Backend_Bound,39.58,% Slots,,,0.00,5.33,
40.739667253,S0-C6,Retiring,24.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
40.739667253,S0-C6,Backend_Bound.Memory_Bound,11.23,% Slots,,,0.00,5.07,
40.739667253,S0-C6,Backend_Bound.Core_Bound,28.35,% Slots,,,0.00,5.07,<==
40.739667253,S0-C6,Retiring.Microcode_Sequencer,6.78,% Slots,,idq.ms_uops,0.00,5.1,
40.739667253,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.91,% Clocks,,idq.ms_switches,0.00,5.06,
40.739667253,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.1,
40.739667253,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
40.739667253,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
40.739667253,S0-C7,Bad_Speculation,11.78,% Slots,,,0.00,5.33,
40.739667253,S0-C7,Bad_Speculation.Branch_Mispredicts,11.64,% Slots,,br_misp_retired.all_branches,0.00,5.32,
40.739667253,S0-C7,Backend_Bound,54.79,% Slots,,,0.00,5.33,
40.739667253,S0-C7,Backend_Bound.Memory_Bound,34.36,% Slots,,,0.00,5.08,<==
40.739667253,S0-C7,Backend_Bound.Core_Bound,20.43,% Slots,,,0.00,5.08,
40.739667253,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.11,
40.739667253,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
40.739667253,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
40.739667253,S1-C0,Frontend_Bound,29.00,% Slots,,,0.00,5.33,
40.739667253,S1-C0,Bad_Speculation,10.30,% Slots,,,0.00,5.33,
40.739667253,S1-C0,Backend_Bound,27.14,% Slots,,,0.00,5.33,
40.739667253,S1-C0,Frontend_Bound.Frontend_Latency,33.65,% Slots,,rs_events.empty_end,0.00,5.33,
40.739667253,S1-C0,Bad_Speculation.Branch_Mispredicts,10.14,% Slots,,br_misp_retired.all_branches,0.00,5.32,
40.739667253,S1-C0,Backend_Bound.Core_Bound,17.27,% Slots,,,0.00,5.08,
40.739667253,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.85,% Clocks,,,0.00,5.07,
40.739667253,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
40.739667253,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
40.739667253,S1-C1,Bad_Speculation,10.49,% Slots,,,0.00,5.34,
40.739667253,S1-C1,Bad_Speculation.Branch_Mispredicts,10.38,% Slots,,br_misp_retired.all_branches,0.00,5.32,
40.739667253,S1-C1,Backend_Bound,40.18,% Slots,,,0.00,5.34,
40.739667253,S1-C1,Backend_Bound.Memory_Bound,14.28,% Slots,,,0.00,5.07,
40.739667253,S1-C1,Backend_Bound.Core_Bound,25.90,% Slots,,,0.00,5.07,
40.739667253,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
40.739667253,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.76,% Clocks,,,0.00,5.33,<==
40.739667253,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
40.739667253,S1-C2,Frontend_Bound,29.00,% Slots,,,0.00,5.33,
40.739667253,S1-C2,Bad_Speculation,22.77,% Slots,,,0.00,5.33,
40.739667253,S1-C2,Backend_Bound,12.59,% Slots,,,0.00,5.33,
40.739667253,S1-C2,Retiring,18.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
40.739667253,S1-C2,Frontend_Bound.Frontend_Latency,16.12,% Slots,,rs_events.empty_end,0.00,5.33,
40.739667253,S1-C2,Frontend_Bound.Frontend_Bandwidth,50.92,% Slots,,,0.00,5.33,<==
40.739667253,S1-C2,Bad_Speculation.Branch_Mispredicts,22.56,% Slots,,br_misp_retired.all_branches,0.00,5.32,
40.739667253,S1-C2,Retiring.Microcode_Sequencer,8.96,% Slots,,idq.ms_uops,0.00,5.11,
40.739667253,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.29,% Clocks,,,0.00,5.06,
40.739667253,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
40.739667253,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.44,% Clocks,,idq.ms_switches,0.00,5.06,
40.739667253,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.74,% Core_Clocks,,,0.00,5.33,
40.739667253,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.93,% Core_Clocks,,,0.00,5.33,
40.739667253,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
40.739667253,S1-C3,Frontend_Bound,29.27,% Slots,,,0.00,5.33,
40.739667253,S1-C3,Bad_Speculation,13.64,% Slots,,,0.00,5.33,
40.739667253,S1-C3,Backend_Bound,33.93,% Slots,,,0.00,5.33,
40.739667253,S1-C3,Retiring,42.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
40.739667253,S1-C3,Frontend_Bound.Frontend_Bandwidth,32.23,% Slots,,,0.00,5.32,
40.739667253,S1-C3,Bad_Speculation.Branch_Mispredicts,13.50,% Slots,,br_misp_retired.all_branches,0.00,5.32,
40.739667253,S1-C3,Backend_Bound.Memory_Bound,14.32,% Slots,,,0.00,5.07,
40.739667253,S1-C3,Backend_Bound.Core_Bound,19.60,% Slots,,,0.00,5.07,
40.739667253,S1-C3,Retiring.Microcode_Sequencer,10.84,% Slots,,idq.ms_uops,0.00,5.11,<==
40.739667253,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.02,% Clocks,,idq.ms_switches,0.00,5.06,
40.739667253,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.11,
40.739667253,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.08,% Clocks,,,0.00,5.33,
40.739667253,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
40.739667253,S1-C4,Frontend_Bound,21.27,% Slots,,,0.00,5.34,
40.739667253,S1-C4,Backend_Bound,56.84,% Slots,,,0.00,5.34,
40.739667253,S1-C4,Backend_Bound.Memory_Bound,19.16,% Slots,,,0.00,5.07,
40.739667253,S1-C4,Backend_Bound.Core_Bound,37.68,% Slots,,,0.00,5.07,<==
40.739667253,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
40.739667253,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
40.739667253,S1-C5,Frontend_Bound,29.53,% Slots,,,0.00,5.34,<==
40.739667253,S1-C5,Bad_Speculation,12.14,% Slots,,,0.00,5.34,
40.739667253,S1-C5,Backend_Bound,28.76,% Slots,,,0.00,5.34,
40.739667253,S1-C5,Frontend_Bound.Frontend_Latency,19.26,% Slots,,rs_events.empty_end,0.00,5.33,
40.739667253,S1-C5,Frontend_Bound.Frontend_Bandwidth,15.95,% Slots,,,0.00,5.32,
40.739667253,S1-C5,Bad_Speculation.Branch_Mispredicts,11.96,% Slots,,br_misp_retired.all_branches,0.00,5.32,
40.739667253,S1-C5,Backend_Bound.Memory_Bound,15.34,% Slots,,,0.00,5.07,
40.739667253,S1-C5,Backend_Bound.Core_Bound,13.41,% Slots,,,0.00,5.07,
40.739667253,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.68,% Clocks,,,0.00,5.06,
40.739667253,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
40.739667253,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.60,% Core_Clocks,,,0.00,5.33,
40.739667253,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.18,% Core_Clocks,,,0.00,5.34,
40.739667253,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.11,
40.739667253,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
40.739667253,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
40.739667253,S1-C6,Frontend_Bound,27.04,% Slots,,,0.00,5.34,
40.739667253,S1-C6,Bad_Speculation,22.18,% Slots,,,0.00,5.34,
40.739667253,S1-C6,Backend_Bound,19.44,% Slots,,,0.00,5.34,
40.739667253,S1-C6,Retiring,26.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
40.739667253,S1-C6,Frontend_Bound.Frontend_Latency,15.29,% Slots,,rs_events.empty_end,0.00,5.33,
40.739667253,S1-C6,Frontend_Bound.Frontend_Bandwidth,90.22,% Slots,,,0.00,5.32,
40.739667253,S1-C6,Bad_Speculation.Branch_Mispredicts,21.98,% Slots,,br_misp_retired.all_branches,0.00,5.32,
40.739667253,S1-C6,Backend_Bound.Memory_Bound,18.20,% Slots,,,0.00,5.07,
40.739667253,S1-C6,Retiring.Microcode_Sequencer,2.30,% Slots,,idq.ms_uops,0.00,5.12,
40.739667253,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
40.739667253,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.09,% Clocks,,idq.ms_switches,0.00,5.07,
40.739667253,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.03,% Core_Clocks,,,0.00,5.33,<==
40.739667253,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.11,
40.739667253,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
40.739667253,S1-C7,Frontend_Bound,33.59,% Slots,,,0.00,5.34,<==
40.739667253,S1-C7,Bad_Speculation,11.12,% Slots,,,0.00,5.34,
40.739667253,S1-C7,Backend_Bound,13.80,% Slots,,,0.00,5.34,
40.739667253,S1-C7,Frontend_Bound.Frontend_Latency,16.88,% Slots,,rs_events.empty_end,0.00,5.33,
40.739667253,S1-C7,Frontend_Bound.Frontend_Bandwidth,15.29,% Slots,,,0.00,5.32,
40.739667253,S1-C7,Bad_Speculation.Branch_Mispredicts,10.75,% Slots,,br_misp_retired.all_branches,0.00,5.32,
40.739667253,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.11,% Clocks,,,0.00,5.06,
40.739667253,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
40.739667253,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,73.51,% Core_Clocks,,,0.00,5.32,
40.739667253,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
40.739667253,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
40.739667253,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
40.739667253,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
40.739667253,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
40.739667253,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
40.739667253,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
40.739667253,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
40.739667253,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
40.739667253,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
40.739667253,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
40.739667253,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
40.739667253,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
40.739667253,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
40.739667253,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
40.739667253,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
40.739667253,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
42.22674053,S0-C0,Frontend_Bound,46.76,% Slots,,,0.00,5.11,
42.22674053,S0-C0,Backend_Bound,29.86,% Slots,,,0.00,5.11,
42.22674053,S0-C0,Retiring,17.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
42.22674053,S0-C0,Frontend_Bound.Frontend_Latency,28.57,% Slots,,rs_events.empty_end,0.00,5.11,
42.22674053,S0-C0,Backend_Bound.Core_Bound,20.36,% Slots,,,0.00,5.11,
42.22674053,S0-C0,Retiring.Microcode_Sequencer,5.40,% Slots,,idq.ms_uops,0.00,5.13,
42.22674053,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.20,% Clocks,,,0.00,5.39,
42.22674053,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,<==
42.22674053,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.38,% Clocks,,idq.ms_switches,0.00,5.39,
42.22674053,S0-C0-T0,MUX,5.11,%,,,0.00,100.0,
42.22674053,S0-C1,Frontend_Bound,36.52,% Slots,,,0.00,5.11,
42.22674053,S0-C1,Bad_Speculation,17.62,% Slots,,,0.00,5.11,
42.22674053,S0-C1,Backend_Bound,14.70,% Slots,,,0.00,5.11,
42.22674053,S0-C1,Retiring,16.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
42.22674053,S0-C1,Frontend_Bound.Frontend_Latency,20.87,% Slots,,rs_events.empty_end,0.00,5.11,
42.22674053,S0-C1,Frontend_Bound.Frontend_Bandwidth,63.70,% Slots,,,0.00,5.11,
42.22674053,S0-C1,Bad_Speculation.Branch_Mispredicts,17.28,% Slots,,br_misp_retired.all_branches,0.00,5.11,
42.22674053,S0-C1,Backend_Bound.Memory_Bound,17.26,% Slots,,,0.00,5.11,
42.22674053,S0-C1,Retiring.Microcode_Sequencer,8.34,% Slots,,idq.ms_uops,0.00,5.13,
42.22674053,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.89,% Clocks,,,0.00,5.38,
42.22674053,S0-C1-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.61,% Clocks,,itlb_misses.walk_completed,0.00,5.12,
42.22674053,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
42.22674053,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.02,% Clocks,,idq.ms_switches,0.00,5.38,
42.22674053,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.92,% Core_Clocks,,,0.00,5.38,<==
42.22674053,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.78,
42.22674053,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
42.22674053,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.78,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.39,
42.22674053,S0-C1-T0,MUX,5.11,%,,,0.00,100.0,
42.22674053,S0-C2,Backend_Bound,67.01,% Slots,,,0.00,5.11,
42.22674053,S0-C2,Backend_Bound.Memory_Bound,19.05,% Slots,,,0.00,5.11,
42.22674053,S0-C2,Backend_Bound.Core_Bound,47.96,% Slots,,,0.00,5.11,
42.22674053,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.78,
42.22674053,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.46,% Clocks,,,0.00,5.11,<==
42.22674053,S0-C2-T0,MUX,5.11,%,,,0.00,100.0,
42.22674053,S0-C3,Frontend_Bound,44.18,% Slots,,,0.00,5.11,
42.22674053,S0-C3,Bad_Speculation,29.39,% Slots,,,0.00,5.11,
42.22674053,S0-C3,Retiring,31.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
42.22674053,S0-C3,Frontend_Bound.Frontend_Latency,25.42,% Slots,,rs_events.empty_end,0.00,5.11,
42.22674053,S0-C3,Bad_Speculation.Branch_Mispredicts,28.61,% Slots,,br_misp_retired.all_branches,0.00,5.11,
42.22674053,S0-C3,Retiring.Microcode_Sequencer,1.73,% Slots,,idq.ms_uops,0.00,5.12,
42.22674053,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,<==
42.22674053,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.63,% Clocks,,idq.ms_switches,0.00,5.39,
42.22674053,S0-C3-T0,MUX,5.11,%,,,0.00,100.0,
42.22674053,S0-C4,Frontend_Bound,44.51,% Slots,,,0.00,5.11,
42.22674053,S0-C4,Retiring,29.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
42.22674053,S0-C4,Frontend_Bound.Frontend_Latency,15.58,% Slots,,rs_events.empty_end,0.00,5.11,
42.22674053,S0-C4,Frontend_Bound.Frontend_Bandwidth,21.02,% Slots,,,0.00,5.11,
42.22674053,S0-C4,Retiring.Microcode_Sequencer,3.18,% Slots,,idq.ms_uops,0.00,5.13,
42.22674053,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.88,% Clocks,,,0.00,5.38,
42.22674053,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
42.22674053,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.36,% Clocks,,idq.ms_switches,0.00,5.38,
42.22674053,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.52,% Core_Clocks,,,0.00,5.38,<==
42.22674053,S0-C4-T0,MUX,5.11,%,,,0.00,100.0,
42.22674053,S0-C5,Frontend_Bound,36.91,% Slots,,,0.00,5.11,
42.22674053,S0-C5,Bad_Speculation,10.46,% Slots,,,0.00,5.11,
42.22674053,S0-C5,Backend_Bound,38.68,% Slots,,,0.00,5.11,<==
42.22674053,S0-C5,Retiring,26.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
42.22674053,S0-C5,Frontend_Bound.Frontend_Latency,74.37,% Slots,,rs_events.empty_end,0.00,5.11,
42.22674053,S0-C5,Bad_Speculation.Branch_Mispredicts,10.30,% Slots,,br_misp_retired.all_branches,0.00,5.11,
42.22674053,S0-C5,Backend_Bound.Memory_Bound,19.59,% Slots,,,0.00,5.11,
42.22674053,S0-C5,Backend_Bound.Core_Bound,19.09,% Slots,,,0.00,5.11,
42.22674053,S0-C5,Retiring.Microcode_Sequencer,2.28,% Slots,,idq.ms_uops,0.00,5.12,
42.22674053,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.58,% Clocks,,,0.00,5.38,
42.22674053,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
42.22674053,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.16,% Clocks,,idq.ms_switches,0.00,5.38,
42.22674053,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.77,
42.22674053,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
42.22674053,S0-C5-T0,MUX,5.11,%,,,0.00,100.0,
42.22674053,S0-C6,Bad_Speculation,18.39,% Slots,,,0.00,5.1,
42.22674053,S0-C6,Bad_Speculation.Branch_Mispredicts,18.34,% Slots,,br_misp_retired.all_branches,0.00,5.1,
42.22674053,S0-C6,Backend_Bound,44.93,% Slots,,,0.00,5.1,
42.22674053,S0-C6,Backend_Bound.Memory_Bound,27.22,% Slots,,,0.00,5.1,
42.22674053,S0-C6,Backend_Bound.Core_Bound,17.71,% Slots,,,0.00,5.1,
42.22674053,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,23.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.78,<==
42.22674053,S0-C6-T0,Backend_Bound.Memory_Bound.L2_Bound,9.54,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.78,
42.22674053,S0-C6-T0,MUX,5.10,%,,,0.00,100.0,
42.22674053,S0-C7,Frontend_Bound,45.19,% Slots,,,0.00,5.1,
42.22674053,S0-C7,Bad_Speculation,12.03,% Slots,,,0.00,5.1,
42.22674053,S0-C7,Backend_Bound,23.66,% Slots,,,0.00,5.1,
42.22674053,S0-C7,Frontend_Bound.Frontend_Latency,28.50,% Slots,,rs_events.empty_end,0.00,5.1,<==
42.22674053,S0-C7,Bad_Speculation.Branch_Mispredicts,11.49,% Slots,,br_misp_retired.all_branches,0.00,5.1,
42.22674053,S0-C7,Backend_Bound.Core_Bound,14.36,% Slots,,,0.00,5.1,
42.22674053,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.25,% Clocks,,,0.00,5.38,
42.22674053,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
42.22674053,S0-C7-T0,MUX,5.10,%,,,0.00,100.0,
42.22674053,S1-C0,Frontend_Bound,22.75,% Slots,,,0.00,5.11,
42.22674053,S1-C0,Bad_Speculation,12.32,% Slots,,,0.00,5.11,
42.22674053,S1-C0,Backend_Bound,44.08,% Slots,,,0.00,5.11,
42.22674053,S1-C0,Frontend_Bound.Frontend_Latency,45.26,% Slots,,rs_events.empty_end,0.00,5.11,
42.22674053,S1-C0,Frontend_Bound.Frontend_Bandwidth,10.98,% Slots,,,0.00,5.11,
42.22674053,S1-C0,Bad_Speculation.Branch_Mispredicts,12.04,% Slots,,br_misp_retired.all_branches,0.00,5.11,
42.22674053,S1-C0,Backend_Bound.Memory_Bound,66.96,% Slots,,,0.00,5.11,
42.22674053,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.89,% Clocks,,,0.00,5.39,
42.22674053,S1-C0-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.05,% Clocks,,itlb_misses.walk_completed,0.00,5.11,
42.22674053,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
42.22674053,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.25,% Core_Clocks,,,0.00,5.39,
42.22674053,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.91,% Core_Clocks,,,0.00,5.12,
42.22674053,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.78,<==
42.22674053,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
42.22674053,S1-C0-T0,MUX,5.10,%,,,0.00,100.0,
42.22674053,S1-C1,Frontend_Bound,20.67,% Slots,,,0.00,5.11,
42.22674053,S1-C1,Backend_Bound,59.88,% Slots,,,0.00,5.11,
42.22674053,S1-C1,Frontend_Bound.Frontend_Latency,43.74,% Slots,,rs_events.empty_end,0.00,5.11,
42.22674053,S1-C1,Backend_Bound.Memory_Bound,72.31,% Slots,,,0.00,5.11,
42.22674053,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.59,% Clocks,,,0.00,5.38,
42.22674053,S1-C1-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.31,% Clocks,,itlb_misses.walk_completed,0.00,5.1,
42.22674053,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
42.22674053,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.78,<==
42.22674053,S1-C1-T0,MUX,5.10,%,,,0.00,100.0,
42.22674053,S1-C2,Frontend_Bound,20.25,% Slots,,,0.00,5.11,
42.22674053,S1-C2,Backend_Bound,65.06,% Slots,,,0.00,5.11,
42.22674053,S1-C2,Retiring,16.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
42.22674053,S1-C2,Frontend_Bound.Frontend_Latency,49.85,% Slots,,rs_events.empty_end,0.00,5.11,
42.22674053,S1-C2,Backend_Bound.Memory_Bound,29.72,% Slots,,,0.00,5.11,
42.22674053,S1-C2,Backend_Bound.Core_Bound,35.34,% Slots,,,0.00,5.11,
42.22674053,S1-C2,Retiring.Microcode_Sequencer,3.08,% Slots,,idq.ms_uops,0.00,5.13,
42.22674053,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.79,% Clocks,,,0.00,5.38,
42.22674053,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
42.22674053,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.90,% Clocks,,idq.ms_switches,0.00,5.38,
42.22674053,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.79,
42.22674053,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
42.22674053,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.71,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.39,
42.22674053,S1-C2-T0,Backend_Bound.Memory_Bound.Store_Bound,34.37,% Stalls,This metric estimates how often CPU was stalled due to store memory accesses...,mem_uops_retired.all_stores:pp,0.00,5.38,
42.22674053,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,61.72,% Clocks,,,0.00,5.11,<==
42.22674053,S1-C2-T0,MUX,5.10,%,,,0.00,100.0,
42.22674053,S1-C3,Frontend_Bound,35.59,% Slots,,,0.00,5.11,
42.22674053,S1-C3,Backend_Bound,42.99,% Slots,,,0.00,5.11,
42.22674053,S1-C3,Retiring,15.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
42.22674053,S1-C3,Frontend_Bound.Frontend_Latency,36.43,% Slots,,rs_events.empty_end,0.00,5.11,
42.22674053,S1-C3,Backend_Bound.Memory_Bound,15.27,% Slots,,,0.00,5.11,
42.22674053,S1-C3,Backend_Bound.Core_Bound,27.72,% Slots,,,0.00,5.11,
42.22674053,S1-C3,Retiring.Microcode_Sequencer,3.63,% Slots,,idq.ms_uops,0.00,5.12,
42.22674053,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.57,% Clocks,,,0.00,5.38,
42.22674053,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
42.22674053,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.98,% Clocks,,idq.ms_switches,0.00,5.38,
42.22674053,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.78,
42.22674053,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
42.22674053,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,63.18,% Clocks,,,0.00,5.11,<==
42.22674053,S1-C3-T0,MUX,5.11,%,,,0.00,100.0,
42.22674053,S1-C4,Frontend_Bound,25.33,% Slots,,,0.00,5.11,
42.22674053,S1-C4,Backend_Bound,56.73,% Slots,,,0.00,5.11,
42.22674053,S1-C4,Retiring,25.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
42.22674053,S1-C4,Frontend_Bound.Frontend_Latency,42.65,% Slots,,rs_events.empty_end,0.00,5.11,
42.22674053,S1-C4,Backend_Bound.Memory_Bound,16.06,% Slots,,,0.00,5.11,
42.22674053,S1-C4,Backend_Bound.Core_Bound,40.67,% Slots,,,0.00,5.11,<==
42.22674053,S1-C4,Retiring.Microcode_Sequencer,2.97,% Slots,,idq.ms_uops,0.00,5.12,
42.22674053,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
42.22674053,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.71,% Clocks,,idq.ms_switches,0.00,5.38,
42.22674053,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.78,
42.22674053,S1-C4-T0,MUX,5.11,%,,,0.00,100.0,
42.22674053,S1-C5,Frontend_Bound,32.21,% Slots,,,0.00,5.11,
42.22674053,S1-C5,Bad_Speculation,11.81,% Slots,,,0.00,5.11,
42.22674053,S1-C5,Backend_Bound,35.20,% Slots,,,0.00,5.11,
42.22674053,S1-C5,Retiring,14.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
42.22674053,S1-C5,Bad_Speculation.Branch_Mispredicts,11.58,% Slots,,br_misp_retired.all_branches,0.00,5.11,
42.22674053,S1-C5,Backend_Bound.Memory_Bound,14.82,% Slots,,,0.00,5.11,
42.22674053,S1-C5,Backend_Bound.Core_Bound,20.38,% Slots,,,0.00,5.11,<==
42.22674053,S1-C5,Retiring.Microcode_Sequencer,5.33,% Slots,,idq.ms_uops,0.00,5.12,
42.22674053,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.61,% Clocks,,idq.ms_switches,0.00,5.39,
42.22674053,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.78,
42.22674053,S1-C5-T0,MUX,5.10,%,,,0.00,100.0,
42.22674053,S1-C6,Frontend_Bound,39.25,% Slots,,,0.00,5.12,<==
42.22674053,S1-C6,Bad_Speculation,10.23,% Slots,,,0.00,5.12,
42.22674053,S1-C6,Backend_Bound,30.72,% Slots,,,0.00,5.12,
42.22674053,S1-C6,Bad_Speculation.Branch_Mispredicts,10.05,% Slots,,br_misp_retired.all_branches,0.00,5.12,
42.22674053,S1-C6,Backend_Bound.Memory_Bound,10.40,% Slots,,,0.00,5.12,
42.22674053,S1-C6,Backend_Bound.Core_Bound,20.32,% Slots,,,0.00,5.12,
42.22674053,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
42.22674053,S1-C6-T0,MUX,5.11,%,,,0.00,100.0,
42.22674053,S1-C7,Frontend_Bound,35.22,% Slots,,,0.00,5.11,
42.22674053,S1-C7,Bad_Speculation,10.02,% Slots,,,0.00,5.11,
42.22674053,S1-C7,Backend_Bound,14.25,% Slots,,,0.00,5.11,
42.22674053,S1-C7,Frontend_Bound.Frontend_Latency,22.28,% Slots,,rs_events.empty_end,0.00,5.11,<==
42.22674053,S1-C7,Frontend_Bound.Frontend_Bandwidth,11.49,% Slots,,,0.00,5.11,
42.22674053,S1-C7,Bad_Speculation.Branch_Mispredicts,9.68,% Slots,,br_misp_retired.all_branches,0.00,5.11,
42.22674053,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.71,% Clocks,,,0.00,5.39,
42.22674053,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
42.22674053,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.16,% Core_Clocks,,,0.00,5.38,
42.22674053,S1-C7-T0,MUX,5.11,%,,,0.00,100.0,
42.22674053,S0-C0-T1,MUX,5.10,%,,,0.00,100.0,
42.22674053,S0-C1-T1,MUX,5.10,%,,,0.00,100.0,
42.22674053,S0-C2-T1,MUX,5.10,%,,,0.00,100.0,
42.22674053,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
42.22674053,S0-C4-T1,MUX,5.11,%,,,0.00,100.0,
42.22674053,S0-C5-T1,MUX,5.10,%,,,0.00,100.0,
42.22674053,S0-C6-T1,MUX,5.10,%,,,0.00,100.0,
42.22674053,S0-C7-T1,MUX,5.10,%,,,0.00,100.0,
42.22674053,S1-C0-T1,MUX,5.11,%,,,0.00,100.0,
42.22674053,S1-C1-T1,MUX,5.10,%,,,0.00,100.0,
42.22674053,S1-C2-T1,MUX,5.11,%,,,0.00,100.0,
42.22674053,S1-C3-T1,MUX,5.11,%,,,0.00,100.0,
42.22674053,S1-C4-T1,MUX,5.11,%,,,0.00,100.0,
42.22674053,S1-C5-T1,MUX,5.10,%,,,0.00,100.0,
42.22674053,S1-C6-T1,MUX,5.11,%,,,0.00,100.0,
42.22674053,S1-C7-T1,MUX,5.11,%,,,0.00,100.0,
43.734920068,S0-C0,Backend_Bound,77.98,% Slots,,,0.00,5.31,
43.734920068,S0-C0,Retiring,17.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
43.734920068,S0-C0,Retiring.Microcode_Sequencer,13.91,% Slots,,idq.ms_uops,0.00,5.31,
43.734920068,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.27,% Clocks,,idq.ms_switches,0.00,5.32,
43.734920068,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
43.734920068,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
43.734920068,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.37,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
43.734920068,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
43.734920068,S0-C1,Frontend_Bound,34.22,% Slots,,,0.00,5.31,
43.734920068,S0-C1,Backend_Bound,44.60,% Slots,,,0.00,5.31,<==
43.734920068,S0-C1,Retiring,15.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
43.734920068,S0-C1,Frontend_Bound.Frontend_Latency,72.00,% Slots,,rs_events.empty_end,0.00,5.24,
43.734920068,S0-C1,Retiring.Microcode_Sequencer,10.67,% Slots,,idq.ms_uops,0.00,5.3,
43.734920068,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.47,% Clocks,,,0.00,5.31,
43.734920068,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
43.734920068,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.13,% Clocks,,idq.ms_switches,0.00,5.31,
43.734920068,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
43.734920068,S0-C2,Backend_Bound,74.00,% Slots,,,0.00,5.31,<==
43.734920068,S0-C2,Retiring,16.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
43.734920068,S0-C2,Retiring.Microcode_Sequencer,12.01,% Slots,,idq.ms_uops,0.00,5.31,
43.734920068,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.10,% Clocks,,idq.ms_switches,0.00,5.31,
43.734920068,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
43.734920068,S0-C3,Frontend_Bound,49.38,% Slots,,,0.00,5.31,
43.734920068,S0-C3,Bad_Speculation,12.27,% Slots,,,0.00,5.31,
43.734920068,S0-C3,Frontend_Bound.Frontend_Bandwidth,23.36,% Slots,,,0.00,5.3,
43.734920068,S0-C3,Bad_Speculation.Branch_Mispredicts,11.48,% Slots,,br_misp_retired.all_branches,0.00,5.04,
43.734920068,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.12,% Core_Clocks,,,0.00,5.16,<==
43.734920068,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
43.734920068,S0-C4,Backend_Bound,73.56,% Slots,,,0.00,5.31,
43.734920068,S0-C4,Retiring,15.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
43.734920068,S0-C4,Backend_Bound.Core_Bound,91.36,% Slots,,,0.00,5.21,
43.734920068,S0-C4,Retiring.Microcode_Sequencer,12.03,% Slots,,idq.ms_uops,0.00,5.3,
43.734920068,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.01,% Clocks,,idq.ms_switches,0.00,5.31,
43.734920068,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,54.66,% Clocks,,,0.00,5.3,<==
43.734920068,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
43.734920068,S0-C5,Frontend_Bound,34.11,% Slots,,,0.00,5.31,
43.734920068,S0-C5,Backend_Bound,40.59,% Slots,,,0.00,5.31,
43.734920068,S0-C5,Retiring,16.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
43.734920068,S0-C5,Frontend_Bound.Frontend_Latency,28.53,% Slots,,rs_events.empty_end,0.00,5.23,
43.734920068,S0-C5,Backend_Bound.Memory_Bound,33.76,% Slots,,,0.00,5.21,
43.734920068,S0-C5,Retiring.Microcode_Sequencer,12.04,% Slots,,idq.ms_uops,0.00,5.3,
43.734920068,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.34,% Clocks,,,0.00,5.31,
43.734920068,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
43.734920068,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.94,% Clocks,,idq.ms_switches,0.00,5.31,
43.734920068,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
43.734920068,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
43.734920068,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
43.734920068,S0-C6,Frontend_Bound,44.77,% Slots,,,0.00,5.31,
43.734920068,S0-C6,Bad_Speculation,11.11,% Slots,,,0.00,5.31,
43.734920068,S0-C6,Backend_Bound,26.89,% Slots,,,0.00,5.31,
43.734920068,S0-C6,Retiring,16.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
43.734920068,S0-C6,Frontend_Bound.Frontend_Latency,23.77,% Slots,,rs_events.empty_end,0.00,5.23,
43.734920068,S0-C6,Frontend_Bound.Frontend_Bandwidth,38.55,% Slots,,,0.00,5.31,
43.734920068,S0-C6,Bad_Speculation.Branch_Mispredicts,10.07,% Slots,,br_misp_retired.all_branches,0.00,5.04,
43.734920068,S0-C6,Backend_Bound.Memory_Bound,25.80,% Slots,,,0.00,5.2,
43.734920068,S0-C6,Retiring.Microcode_Sequencer,12.15,% Slots,,idq.ms_uops,0.00,5.3,
43.734920068,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.35,% Clocks,,,0.00,5.32,
43.734920068,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
43.734920068,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.29,% Clocks,,idq.ms_switches,0.00,5.32,
43.734920068,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.58,% Core_Clocks,,,0.00,5.17,<==
43.734920068,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
43.734920068,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
43.734920068,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
43.734920068,S0-C7,Frontend_Bound,35.80,% Slots,,,0.00,5.31,
43.734920068,S0-C7,Bad_Speculation,11.99,% Slots,,,0.00,5.31,
43.734920068,S0-C7,Backend_Bound,25.98,% Slots,,,0.00,5.31,
43.734920068,S0-C7,Retiring,32.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
43.734920068,S0-C7,Frontend_Bound.Frontend_Latency,22.55,% Slots,,rs_events.empty_end,0.00,5.23,<==
43.734920068,S0-C7,Bad_Speculation.Branch_Mispredicts,11.81,% Slots,,br_misp_retired.all_branches,0.00,5.04,
43.734920068,S0-C7,Backend_Bound.Core_Bound,33.34,% Slots,,,0.00,5.2,
43.734920068,S0-C7,Retiring.Microcode_Sequencer,2.67,% Slots,,idq.ms_uops,0.00,5.3,
43.734920068,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.84,% Clocks,,,0.00,5.31,
43.734920068,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
43.734920068,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.59,% Clocks,,idq.ms_switches,0.00,5.31,
43.734920068,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
43.734920068,S1-C0,Frontend_Bound,42.34,% Slots,,,0.00,5.31,
43.734920068,S1-C0,Bad_Speculation,13.56,% Slots,,,0.00,5.31,
43.734920068,S1-C0,Backend_Bound,16.90,% Slots,,,0.00,5.31,
43.734920068,S1-C0,Retiring,18.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
43.734920068,S1-C0,Frontend_Bound.Frontend_Latency,22.21,% Slots,,rs_events.empty_end,0.00,5.22,
43.734920068,S1-C0,Frontend_Bound.Frontend_Bandwidth,70.52,% Slots,,,0.00,5.31,
43.734920068,S1-C0,Bad_Speculation.Branch_Mispredicts,12.78,% Slots,,br_misp_retired.all_branches,0.00,5.04,
43.734920068,S1-C0,Retiring.Microcode_Sequencer,14.93,% Slots,,idq.ms_uops,0.00,5.31,
43.734920068,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.73,% Clocks,,,0.00,5.31,
43.734920068,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
43.734920068,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.45,% Clocks,,idq.ms_switches,0.00,5.31,
43.734920068,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.07,% Core_Clocks,,,0.00,5.18,<==
43.734920068,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.76,% Core_Clocks,,,0.00,5.31,
43.734920068,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
43.734920068,S1-C1,Frontend_Bound,26.87,% Slots,,,0.00,5.31,
43.734920068,S1-C1,Backend_Bound,54.71,% Slots,,,0.00,5.31,
43.734920068,S1-C1,Retiring,17.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
43.734920068,S1-C1,Frontend_Bound.Frontend_Latency,34.59,% Slots,,rs_events.empty_end,0.00,5.22,
43.734920068,S1-C1,Backend_Bound.Memory_Bound,14.23,% Slots,,,0.00,5.2,
43.734920068,S1-C1,Backend_Bound.Core_Bound,40.48,% Slots,,,0.00,5.2,
43.734920068,S1-C1,Retiring.Microcode_Sequencer,13.84,% Slots,,idq.ms_uops,0.00,5.31,
43.734920068,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.15,% Clocks,,,0.00,5.31,
43.734920068,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
43.734920068,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.63,% Clocks,,idq.ms_switches,0.00,5.31,
43.734920068,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
43.734920068,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.83,% Clocks,,,0.00,5.31,<==
43.734920068,S1-C1-T0,MUX,5.03,%,,,0.00,100.0,
43.734920068,S1-C2,Frontend_Bound,20.49,% Slots,,,0.00,5.31,
43.734920068,S1-C2,Bad_Speculation,24.12,% Slots,,,0.00,5.31,
43.734920068,S1-C2,Backend_Bound,15.02,% Slots,,,0.00,5.31,
43.734920068,S1-C2,Frontend_Bound.Frontend_Latency,15.08,% Slots,,rs_events.empty_end,0.00,5.22,
43.734920068,S1-C2,Bad_Speculation.Branch_Mispredicts,23.77,% Slots,,br_misp_retired.all_branches,0.00,5.04,<==
43.734920068,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.92,% Clocks,,,0.00,5.3,
43.734920068,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
43.734920068,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
43.734920068,S1-C3,Backend_Bound,63.41,% Slots,,,0.00,5.31,
43.734920068,S1-C3,Retiring,28.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
43.734920068,S1-C3,Backend_Bound.Memory_Bound,50.17,% Slots,,,0.00,5.2,<==
43.734920068,S1-C3,Backend_Bound.Core_Bound,13.24,% Slots,,,0.00,5.2,
43.734920068,S1-C3,Retiring.Microcode_Sequencer,8.74,% Slots,,idq.ms_uops,0.00,5.31,
43.734920068,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.43,% Clocks,,idq.ms_switches,0.00,5.31,
43.734920068,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
43.734920068,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
43.734920068,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.53,% Clocks,,,0.00,5.3,
43.734920068,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
43.734920068,S1-C4,Frontend_Bound,22.63,% Slots,,,0.00,5.31,
43.734920068,S1-C4,Bad_Speculation,21.16,% Slots,,,0.00,5.31,
43.734920068,S1-C4,Backend_Bound,33.51,% Slots,,,0.00,5.31,
43.734920068,S1-C4,Retiring,17.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
43.734920068,S1-C4,Frontend_Bound.Frontend_Latency,23.80,% Slots,,rs_events.empty_end,0.00,5.22,
43.734920068,S1-C4,Frontend_Bound.Frontend_Bandwidth,14.51,% Slots,,,0.00,5.31,
43.734920068,S1-C4,Bad_Speculation.Branch_Mispredicts,20.91,% Slots,,br_misp_retired.all_branches,0.00,5.04,
43.734920068,S1-C4,Backend_Bound.Memory_Bound,80.32,% Slots,,,0.00,5.2,
43.734920068,S1-C4,Retiring.Microcode_Sequencer,12.82,% Slots,,idq.ms_uops,0.00,5.31,
43.734920068,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.37,% Clocks,,,0.00,5.31,
43.734920068,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,23.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
43.734920068,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.17,% Clocks,,idq.ms_switches,0.00,5.31,
43.734920068,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.68,% Core_Clocks,,,0.00,5.19,
43.734920068,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.99,% Core_Clocks,,,0.00,5.31,
43.734920068,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
43.734920068,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
43.734920068,S1-C5,Frontend_Bound,23.21,% Slots,,,0.00,5.3,
43.734920068,S1-C5,Bad_Speculation,19.82,% Slots,,,0.00,5.3,
43.734920068,S1-C5,Backend_Bound,22.72,% Slots,,,0.00,5.3,
43.734920068,S1-C5,Retiring,28.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
43.734920068,S1-C5,Frontend_Bound.Frontend_Latency,18.15,% Slots,,rs_events.empty_end,0.00,5.3,
43.734920068,S1-C5,Bad_Speculation.Branch_Mispredicts,19.56,% Slots,,br_misp_retired.all_branches,0.00,5.03,
43.734920068,S1-C5,Backend_Bound.Memory_Bound,39.27,% Slots,,,0.00,5.3,
43.734920068,S1-C5,Retiring.Microcode_Sequencer,4.14,% Slots,,idq.ms_uops,0.00,5.31,<==
43.734920068,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.03,% Clocks,,,0.00,5.31,
43.734920068,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
43.734920068,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.62,% Clocks,,idq.ms_switches,0.00,5.31,
43.734920068,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
43.734920068,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
43.734920068,S1-C5-T0,MUX,5.03,%,,,0.00,100.0,
43.734920068,S1-C6,Frontend_Bound,31.47,% Slots,,,0.00,5.3,
43.734920068,S1-C6,Backend_Bound,43.59,% Slots,,,0.00,5.3,
43.734920068,S1-C6,Retiring,17.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
43.734920068,S1-C6,Frontend_Bound.Frontend_Latency,36.97,% Slots,,rs_events.empty_end,0.00,5.3,
43.734920068,S1-C6,Frontend_Bound.Frontend_Bandwidth,15.61,% Slots,,,0.00,5.3,
43.734920068,S1-C6,Backend_Bound.Memory_Bound,17.29,% Slots,,,0.00,5.3,
43.734920068,S1-C6,Backend_Bound.Core_Bound,26.31,% Slots,,,0.00,5.3,
43.734920068,S1-C6,Retiring.Microcode_Sequencer,14.00,% Slots,,idq.ms_uops,0.00,5.31,
43.734920068,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
43.734920068,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.36,% Clocks,,idq.ms_switches,0.00,5.31,
43.734920068,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.45,% Core_Clocks,,,0.00,5.19,
43.734920068,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
43.734920068,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.32,% Clocks,,,0.00,5.3,<==
43.734920068,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
43.734920068,S1-C7,Frontend_Bound,34.02,% Slots,,,0.00,5.31,
43.734920068,S1-C7,Backend_Bound,18.97,% Slots,,,0.00,5.31,
43.734920068,S1-C7,Frontend_Bound.Frontend_Latency,22.60,% Slots,,rs_events.empty_end,0.00,5.31,<==
43.734920068,S1-C7,Backend_Bound.Memory_Bound,10.21,% Slots,,,0.00,5.31,
43.734920068,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.07,% Clocks,,,0.00,5.31,
43.734920068,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
43.734920068,S1-C7-T0,MUX,5.03,%,,,0.00,100.0,
43.734920068,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
43.734920068,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
43.734920068,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
43.734920068,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
43.734920068,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
43.734920068,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
43.734920068,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
43.734920068,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
43.734920068,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
43.734920068,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
43.734920068,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
43.734920068,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
43.734920068,S1-C4-T1,MUX,5.03,%,,,0.00,100.0,
43.734920068,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
43.734920068,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
43.734920068,S1-C7-T1,MUX,5.03,%,,,0.00,100.0,
45.266799424,S0-C0,Frontend_Bound,26.39,% Slots,,,0.00,5.2,
45.266799424,S0-C0,Bad_Speculation,12.09,% Slots,,,0.00,5.2,
45.266799424,S0-C0,Backend_Bound,40.91,% Slots,,,0.00,5.2,
45.266799424,S0-C0,Frontend_Bound.Frontend_Latency,26.61,% Slots,,rs_events.empty_end,0.00,5.2,
45.266799424,S0-C0,Frontend_Bound.Frontend_Bandwidth,21.86,% Slots,,,0.00,5.2,
45.266799424,S0-C0,Bad_Speculation.Branch_Mispredicts,11.94,% Slots,,br_misp_retired.all_branches,0.00,5.2,
45.266799424,S0-C0,Backend_Bound.Memory_Bound,35.76,% Slots,,,0.00,5.2,
45.266799424,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.93,% Clocks,,,0.00,5.21,
45.266799424,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
45.266799424,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.74,% Core_Clocks,,,0.00,5.29,
45.266799424,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,<==
45.266799424,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
45.266799424,S0-C0-T0,MUX,5.20,%,,,0.00,100.0,
45.266799424,S0-C1,Bad_Speculation,10.95,% Slots,,,0.00,5.21,
45.266799424,S0-C1,Bad_Speculation.Branch_Mispredicts,10.79,% Slots,,br_misp_retired.all_branches,0.00,5.21,
45.266799424,S0-C1,Backend_Bound,59.01,% Slots,,,0.00,5.21,
45.266799424,S0-C1,Backend_Bound.Memory_Bound,43.61,% Slots,,,0.00,5.2,<==
45.266799424,S0-C1,Backend_Bound.Core_Bound,15.40,% Slots,,,0.00,5.2,
45.266799424,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
45.266799424,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
45.266799424,S0-C1-T0,MUX,5.20,%,,,0.00,100.0,
45.266799424,S0-C2,Frontend_Bound,20.58,% Slots,,,0.00,5.21,
45.266799424,S0-C2,Bad_Speculation,22.86,% Slots,,,0.00,5.21,
45.266799424,S0-C2,Bad_Speculation.Branch_Mispredicts,22.46,% Slots,,br_misp_retired.all_branches,0.00,5.21,<==
45.266799424,S0-C2-T0,MUX,5.20,%,,,0.00,100.0,
45.266799424,S0-C3,Frontend_Bound,41.71,% Slots,,,0.00,5.21,
45.266799424,S0-C3,Backend_Bound,33.57,% Slots,,,0.00,5.21,
45.266799424,S0-C3,Retiring,18.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
45.266799424,S0-C3,Frontend_Bound.Frontend_Latency,41.61,% Slots,,rs_events.empty_end,0.00,5.21,
45.266799424,S0-C3,Backend_Bound.Memory_Bound,10.75,% Slots,,,0.00,5.2,
45.266799424,S0-C3,Backend_Bound.Core_Bound,22.82,% Slots,,,0.00,5.2,
45.266799424,S0-C3,Retiring.Microcode_Sequencer,4.71,% Slots,,idq.ms_uops,0.00,5.2,
45.266799424,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.98,% Clocks,,,0.00,5.21,
45.266799424,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
45.266799424,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.84,% Clocks,,idq.ms_switches,0.00,5.21,
45.266799424,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,
45.266799424,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
45.266799424,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,103.26,% Clocks,,,0.00,5.22,
45.266799424,S0-C3-T0,MUX,5.20,%,,,0.00,100.0,
45.266799424,S0-C4,Frontend_Bound,25.94,% Slots,,,0.00,5.2,
45.266799424,S0-C4,Backend_Bound,40.84,% Slots,,,0.00,5.2,
45.266799424,S0-C4,Frontend_Bound.Frontend_Latency,32.76,% Slots,,rs_events.empty_end,0.00,5.2,
45.266799424,S0-C4,Backend_Bound.Memory_Bound,74.44,% Slots,,,0.00,5.2,
45.266799424,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.28,% Clocks,,,0.00,5.21,
45.266799424,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
45.266799424,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,<==
45.266799424,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
45.266799424,S0-C4-T0,MUX,5.20,%,,,0.00,100.0,
45.266799424,S0-C5,Frontend_Bound,30.71,% Slots,,,0.00,5.2,
45.266799424,S0-C5,Backend_Bound,26.81,% Slots,,,0.00,5.2,
45.266799424,S0-C5,Frontend_Bound.Frontend_Latency,17.39,% Slots,,rs_events.empty_end,0.00,5.2,<==
45.266799424,S0-C5,Frontend_Bound.Frontend_Bandwidth,12.04,% Slots,,,0.00,5.2,
45.266799424,S0-C5,Backend_Bound.Memory_Bound,14.83,% Slots,,,0.00,5.2,
45.266799424,S0-C5,Backend_Bound.Core_Bound,11.98,% Slots,,,0.00,5.2,
45.266799424,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.47,% Clocks,,,0.00,5.2,
45.266799424,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
45.266799424,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,53.82,% Core_Clocks,,,0.00,5.28,
45.266799424,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,
45.266799424,S0-C5-T0,MUX,5.20,%,,,0.00,100.0,
45.266799424,S0-C6,Frontend_Bound,40.04,% Slots,,,0.00,5.21,
45.266799424,S0-C6,Bad_Speculation,14.64,% Slots,,,0.00,5.21,
45.266799424,S0-C6,Backend_Bound,18.73,% Slots,,,0.00,5.21,
45.266799424,S0-C6,Frontend_Bound.Frontend_Latency,26.08,% Slots,,rs_events.empty_end,0.00,5.21,
45.266799424,S0-C6,Bad_Speculation.Branch_Mispredicts,14.35,% Slots,,br_misp_retired.all_branches,0.00,5.21,
45.266799424,S0-C6,Backend_Bound.Memory_Bound,10.52,% Slots,,,0.00,5.2,
45.266799424,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.79,% Clocks,,,0.00,5.21,
45.266799424,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
45.266799424,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,9.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
45.266799424,S0-C6-T0,MUX,5.20,%,,,0.00,100.0,
45.266799424,S0-C7,Frontend_Bound,48.90,% Slots,,,0.00,5.2,
45.266799424,S0-C7,Bad_Speculation,11.75,% Slots,,,0.00,5.2,
45.266799424,S0-C7,Backend_Bound,18.41,% Slots,,,0.00,5.2,
45.266799424,S0-C7,Retiring,29.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
45.266799424,S0-C7,Frontend_Bound.Frontend_Latency,23.72,% Slots,,rs_events.empty_end,0.00,5.2,
45.266799424,S0-C7,Bad_Speculation.Branch_Mispredicts,11.54,% Slots,,br_misp_retired.all_branches,0.00,5.2,
45.266799424,S0-C7,Backend_Bound.Core_Bound,10.53,% Slots,,,0.00,5.2,
45.266799424,S0-C7,Retiring.Microcode_Sequencer,1.67,% Slots,,idq.ms_uops,0.00,5.2,
45.266799424,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.93,% Clocks,,,0.00,5.21,
45.266799424,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
45.266799424,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.16,% Clocks,,idq.ms_switches,0.00,5.21,
45.266799424,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,79.29,% Clocks,,,0.00,5.22,
45.266799424,S0-C7-T0,MUX,5.20,%,,,0.00,100.0,
45.266799424,S1-C0,Frontend_Bound,32.25,% Slots,,,0.00,5.21,
45.266799424,S1-C0,Bad_Speculation,12.27,% Slots,,,0.00,5.21,
45.266799424,S1-C0,Backend_Bound,27.83,% Slots,,,0.00,5.21,
45.266799424,S1-C0,Retiring,16.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
45.266799424,S1-C0,Frontend_Bound.Frontend_Latency,21.23,% Slots,,rs_events.empty_end,0.00,5.21,
45.266799424,S1-C0,Frontend_Bound.Frontend_Bandwidth,92.24,% Slots,,,0.00,5.21,
45.266799424,S1-C0,Bad_Speculation.Branch_Mispredicts,12.08,% Slots,,br_misp_retired.all_branches,0.00,5.21,
45.266799424,S1-C0,Backend_Bound.Core_Bound,74.72,% Slots,,,0.00,5.21,
45.266799424,S1-C0,Retiring.Microcode_Sequencer,11.93,% Slots,,idq.ms_uops,0.00,5.2,
45.266799424,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.52,% Clocks,,,0.00,5.2,
45.266799424,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
45.266799424,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.05,% Clocks,,idq.ms_switches,0.00,5.2,
45.266799424,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.22,% Core_Clocks,,,0.00,5.28,<==
45.266799424,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.39,% Core_Clocks,,,0.00,5.21,
45.266799424,S1-C0-T0,MUX,5.20,%,,,0.00,100.0,
45.266799424,S1-C1,Frontend_Bound,36.45,% Slots,,,0.00,5.21,<==
45.266799424,S1-C1,Bad_Speculation,10.42,% Slots,,,0.00,5.21,
45.266799424,S1-C1,Backend_Bound,10.88,% Slots,,,0.00,5.21,
45.266799424,S1-C1,Frontend_Bound.Frontend_Latency,18.36,% Slots,,rs_events.empty_end,0.00,5.21,
45.266799424,S1-C1,Frontend_Bound.Frontend_Bandwidth,15.88,% Slots,,,0.00,5.21,
45.266799424,S1-C1,Bad_Speculation.Branch_Mispredicts,10.06,% Slots,,br_misp_retired.all_branches,0.00,5.21,
45.266799424,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.08,% Clocks,,,0.00,5.21,
45.266799424,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
45.266799424,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,79.70,% Core_Clocks,,,0.00,5.27,
45.266799424,S1-C1-T0,MUX,5.20,%,,,0.00,100.0,
45.266799424,S1-C2,Frontend_Bound,22.92,% Slots,,,0.00,5.21,
45.266799424,S1-C2,Bad_Speculation,15.38,% Slots,,,0.00,5.21,
45.266799424,S1-C2,Backend_Bound,26.79,% Slots,,,0.00,5.21,
45.266799424,S1-C2,Frontend_Bound.Frontend_Latency,16.65,% Slots,,rs_events.empty_end,0.00,5.21,
45.266799424,S1-C2,Bad_Speculation.Branch_Mispredicts,14.95,% Slots,,br_misp_retired.all_branches,0.00,5.21,
45.266799424,S1-C2,Backend_Bound.Core_Bound,17.16,% Slots,,,0.00,5.21,<==
45.266799424,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
45.266799424,S1-C2-T0,MUX,5.20,%,,,0.00,100.0,
45.266799424,S1-C3,Frontend_Bound,37.09,% Slots,,,0.00,5.21,
45.266799424,S1-C3,Backend_Bound,38.49,% Slots,,,0.00,5.21,
45.266799424,S1-C3,Retiring,27.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
45.266799424,S1-C3,Frontend_Bound.Frontend_Latency,35.09,% Slots,,rs_events.empty_end,0.00,5.21,
45.266799424,S1-C3,Backend_Bound.Memory_Bound,13.90,% Slots,,,0.00,5.2,
45.266799424,S1-C3,Backend_Bound.Core_Bound,24.59,% Slots,,,0.00,5.2,<==
45.266799424,S1-C3,Retiring.Microcode_Sequencer,9.09,% Slots,,idq.ms_uops,0.00,5.2,
45.266799424,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.86,% Clocks,,,0.00,5.2,
45.266799424,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
45.266799424,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.73,% Clocks,,idq.ms_switches,0.00,5.2,
45.266799424,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,
45.266799424,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
45.266799424,S1-C3-T0,MUX,5.20,%,,,0.00,100.0,
45.266799424,S1-C4,Frontend_Bound,27.50,% Slots,,,0.00,5.21,<==
45.266799424,S1-C4,Backend_Bound,21.05,% Slots,,,0.00,5.21,
45.266799424,S1-C4,Backend_Bound.Core_Bound,12.62,% Slots,,,0.00,5.2,
45.266799424,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.59,% Clocks,,,0.00,5.22,
45.266799424,S1-C4-T0,MUX,5.20,%,,,0.00,100.0,
45.266799424,S1-C5,Frontend_Bound,21.62,% Slots,,,0.00,5.46,
45.266799424,S1-C5,Backend_Bound,15.17,% Slots,,,0.00,5.46,
45.266799424,S1-C5,Retiring,19.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
45.266799424,S1-C5,Frontend_Bound.Frontend_Latency,16.01,% Slots,,rs_events.empty_end,0.00,5.21,
45.266799424,S1-C5,Frontend_Bound.Frontend_Bandwidth,86.58,% Slots,,,0.00,5.21,
45.266799424,S1-C5,Backend_Bound.Core_Bound,33.86,% Slots,,,0.00,5.2,
45.266799424,S1-C5,Retiring.Microcode_Sequencer,7.68,% Slots,,idq.ms_uops,0.00,5.2,
45.266799424,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
45.266799424,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.29,% Clocks,,idq.ms_switches,0.00,5.2,
45.266799424,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.98,% Core_Clocks,,,0.00,5.27,<==
45.266799424,S1-C5-T0,MUX,5.20,%,,,0.00,100.0,
45.266799424,S1-C6,Backend_Bound,45.75,% Slots,,,0.00,5.46,
45.266799424,S1-C6,Backend_Bound.Memory_Bound,48.59,% Slots,,,0.00,5.2,
45.266799424,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,<==
45.266799424,S1-C6-T0,MUX,5.20,%,,,0.00,100.0,
45.266799424,S1-C7,Frontend_Bound,46.36,% Slots,,,0.00,5.46,
45.266799424,S1-C7,Backend_Bound,10.63,% Slots,,,0.00,5.46,
45.266799424,S1-C7,Frontend_Bound.Frontend_Latency,32.63,% Slots,,rs_events.empty_end,0.00,5.2,<==
45.266799424,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.54,% Clocks,,,0.00,5.2,
45.266799424,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
45.266799424,S1-C7-T0,MUX,5.20,%,,,0.00,100.0,
45.266799424,S0-C0-T1,MUX,5.20,%,,,0.00,100.0,
45.266799424,S0-C1-T1,MUX,5.20,%,,,0.00,100.0,
45.266799424,S0-C2-T1,MUX,5.20,%,,,0.00,100.0,
45.266799424,S0-C3-T1,MUX,5.20,%,,,0.00,100.0,
45.266799424,S0-C4-T1,MUX,5.20,%,,,0.00,100.0,
45.266799424,S0-C5-T1,MUX,5.20,%,,,0.00,100.0,
45.266799424,S0-C6-T1,MUX,5.20,%,,,0.00,100.0,
45.266799424,S0-C7-T1,MUX,5.20,%,,,0.00,100.0,
45.266799424,S1-C0-T1,MUX,5.20,%,,,0.00,100.0,
45.266799424,S1-C1-T1,MUX,5.20,%,,,0.00,100.0,
45.266799424,S1-C2-T1,MUX,5.20,%,,,0.00,100.0,
45.266799424,S1-C3-T1,MUX,5.20,%,,,0.00,100.0,
45.266799424,S1-C4-T1,MUX,5.20,%,,,0.00,100.0,
45.266799424,S1-C5-T1,MUX,5.20,%,,,0.00,100.0,
45.266799424,S1-C6-T1,MUX,5.20,%,,,0.00,100.0,
45.266799424,S1-C7-T1,MUX,5.20,%,,,0.00,100.0,
46.755445723,S0-C0,Frontend_Bound,32.23,% Slots,,,0.00,5.11,
46.755445723,S0-C0,Backend_Bound,32.83,% Slots,,,0.00,5.11,
46.755445723,S0-C0,Frontend_Bound.Frontend_Latency,27.01,% Slots,,rs_events.empty_end,0.00,5.11,
46.755445723,S0-C0,Frontend_Bound.Frontend_Bandwidth,12.66,% Slots,,,0.00,5.11,
46.755445723,S0-C0,Backend_Bound.Memory_Bound,24.37,% Slots,,,0.00,5.11,<==
46.755445723,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.16,% Clocks,,,0.00,5.38,
46.755445723,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
46.755445723,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.44,% Core_Clocks,,,0.00,5.11,
46.755445723,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,
46.755445723,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
46.755445723,S0-C0-T0,MUX,5.10,%,,,0.00,100.0,
46.755445723,S0-C1,Backend_Bound,73.41,% Slots,,,0.00,5.11,
46.755445723,S0-C1,Backend_Bound.Memory_Bound,73.52,% Slots,,,0.00,5.11,
46.755445723,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.48,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.1,<==
46.755445723,S0-C1-T0,MUX,5.10,%,,,0.00,100.0,
46.755445723,S0-C2,Frontend_Bound,22.20,% Slots,,,0.00,5.11,
46.755445723,S0-C2,Bad_Speculation,13.72,% Slots,,,0.00,5.11,
46.755445723,S0-C2,Backend_Bound,31.50,% Slots,,,0.00,5.11,
46.755445723,S0-C2,Frontend_Bound.Frontend_Latency,18.08,% Slots,,rs_events.empty_end,0.00,5.11,
46.755445723,S0-C2,Bad_Speculation.Branch_Mispredicts,13.54,% Slots,,br_misp_retired.all_branches,0.00,5.1,
46.755445723,S0-C2,Backend_Bound.Core_Bound,100.43,% Slots,,,0.00,5.11,<==
46.755445723,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
46.755445723,S0-C2-T0,MUX,5.10,%,,,0.00,100.0,
46.755445723,S0-C3,Frontend_Bound,25.64,% Slots,,,0.00,5.11,<==
46.755445723,S0-C3,Bad_Speculation,16.28,% Slots,,,0.00,5.11,
46.755445723,S0-C3,Backend_Bound,20.34,% Slots,,,0.00,5.11,
46.755445723,S0-C3,Bad_Speculation.Branch_Mispredicts,15.99,% Slots,,br_misp_retired.all_branches,0.00,5.1,
46.755445723,S0-C3,Backend_Bound.Core_Bound,28.34,% Slots,,,0.00,5.11,
46.755445723,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.12,% Clocks,,,0.00,5.38,
46.755445723,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
46.755445723,S0-C4,Frontend_Bound,37.80,% Slots,,,0.00,5.11,
46.755445723,S0-C4,Bad_Speculation,22.86,% Slots,,,0.00,5.11,
46.755445723,S0-C4,Frontend_Bound.Frontend_Latency,19.07,% Slots,,rs_events.empty_end,0.00,5.11,
46.755445723,S0-C4,Frontend_Bound.Frontend_Bandwidth,39.88,% Slots,,,0.00,5.11,<==
46.755445723,S0-C4,Bad_Speculation.Branch_Mispredicts,22.68,% Slots,,br_misp_retired.all_branches,0.00,5.1,
46.755445723,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.15,% Clocks,,,0.00,5.37,
46.755445723,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
46.755445723,S0-C4-T0,MUX,5.10,%,,,0.00,100.0,
46.755445723,S0-C5,Frontend_Bound,20.45,% Slots,,,0.00,5.11,
46.755445723,S0-C5,Bad_Speculation,18.06,% Slots,,,0.00,5.11,
46.755445723,S0-C5,Backend_Bound,29.32,% Slots,,,0.00,5.11,
46.755445723,S0-C5,Bad_Speculation.Branch_Mispredicts,17.89,% Slots,,br_misp_retired.all_branches,0.00,5.11,
46.755445723,S0-C5,Backend_Bound.Core_Bound,19.51,% Slots,,,0.00,5.11,
46.755445723,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.56,% Clocks,,,0.00,5.37,<==
46.755445723,S0-C5-T0,MUX,5.10,%,,,0.00,100.0,
46.755445723,S0-C6,Frontend_Bound,32.31,% Slots,,,0.00,5.11,
46.755445723,S0-C6,Bad_Speculation,19.97,% Slots,,,0.00,5.11,
46.755445723,S0-C6,Retiring,31.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
46.755445723,S0-C6,Frontend_Bound.Frontend_Latency,23.17,% Slots,,rs_events.empty_end,0.00,5.11,
46.755445723,S0-C6,Frontend_Bound.Frontend_Bandwidth,16.12,% Slots,,,0.00,5.11,
46.755445723,S0-C6,Bad_Speculation.Branch_Mispredicts,19.68,% Slots,,br_misp_retired.all_branches,0.00,5.1,
46.755445723,S0-C6,Retiring.Microcode_Sequencer,1.95,% Slots,,idq.ms_uops,0.00,5.38,
46.755445723,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.41,% Clocks,,,0.00,5.37,
46.755445723,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,<==
46.755445723,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.42,% Clocks,,idq.ms_switches,0.00,5.37,
46.755445723,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.15,% Core_Clocks,,,0.00,5.37,
46.755445723,S0-C6-T0,MUX,5.10,%,,,0.00,100.0,
46.755445723,S0-C7,Frontend_Bound,28.47,% Slots,,,0.00,5.11,
46.755445723,S0-C7,Bad_Speculation,10.81,% Slots,,,0.00,5.11,
46.755445723,S0-C7,Backend_Bound,35.12,% Slots,,,0.00,5.11,
46.755445723,S0-C7,Frontend_Bound.Frontend_Latency,21.11,% Slots,,rs_events.empty_end,0.00,5.11,
46.755445723,S0-C7,Bad_Speculation.Branch_Mispredicts,10.56,% Slots,,br_misp_retired.all_branches,0.00,5.11,
46.755445723,S0-C7,Backend_Bound.Memory_Bound,24.99,% Slots,,,0.00,5.1,
46.755445723,S0-C7,Backend_Bound.Core_Bound,10.13,% Slots,,,0.00,5.1,
46.755445723,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.62,% Clocks,,,0.00,5.37,
46.755445723,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
46.755445723,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,<==
46.755445723,S0-C7-T0,MUX,5.10,%,,,0.00,100.0,
46.755445723,S1-C0,Frontend_Bound,35.13,% Slots,,,0.00,5.1,
46.755445723,S1-C0,Backend_Bound,27.26,% Slots,,,0.00,5.1,
46.755445723,S1-C0,Retiring,26.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
46.755445723,S1-C0,Frontend_Bound.Frontend_Latency,17.31,% Slots,,rs_events.empty_end,0.00,5.1,<==
46.755445723,S1-C0,Backend_Bound.Core_Bound,29.12,% Slots,,,0.00,5.1,
46.755445723,S1-C0,Retiring.Microcode_Sequencer,3.26,% Slots,,idq.ms_uops,0.00,5.38,
46.755445723,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.38,% Clocks,,,0.00,5.37,
46.755445723,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
46.755445723,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.32,% Clocks,,idq.ms_switches,0.00,5.37,
46.755445723,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.78,% Clocks,,,0.00,5.38,
46.755445723,S1-C0-T0,MUX,5.10,%,,,0.00,100.0,
46.755445723,S1-C1,Frontend_Bound,33.27,% Slots,,,0.00,5.11,<==
46.755445723,S1-C1,Backend_Bound,16.30,% Slots,,,0.00,5.11,
46.755445723,S1-C1,Frontend_Bound.Frontend_Latency,17.15,% Slots,,rs_events.empty_end,0.00,5.11,
46.755445723,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.58,% Slots,,,0.00,5.11,
46.755445723,S1-C1,Backend_Bound.Memory_Bound,16.26,% Slots,,,0.00,5.11,
46.755445723,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.66,% Clocks,,,0.00,5.38,
46.755445723,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
46.755445723,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,70.51,% Core_Clocks,,,0.00,5.11,
46.755445723,S1-C1-T0,MUX,5.10,%,,,0.00,100.0,
46.755445723,S1-C2,Frontend_Bound,25.90,% Slots,,,0.00,5.11,
46.755445723,S1-C2,Backend_Bound,42.26,% Slots,,,0.00,5.11,
46.755445723,S1-C2,Retiring,23.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
46.755445723,S1-C2,Frontend_Bound.Frontend_Latency,20.85,% Slots,,rs_events.empty_end,0.00,5.11,
46.755445723,S1-C2,Backend_Bound.Core_Bound,46.05,% Slots,,,0.00,5.11,
46.755445723,S1-C2,Retiring.Microcode_Sequencer,10.38,% Slots,,idq.ms_uops,0.00,5.37,
46.755445723,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.48,% Clocks,,,0.00,5.38,
46.755445723,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
46.755445723,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.78,% Clocks,,idq.ms_switches,0.00,5.38,
46.755445723,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.55,% Clocks,,,0.00,5.37,<==
46.755445723,S1-C2-T0,MUX,5.10,%,,,0.00,100.0,
46.755445723,S1-C3,Frontend_Bound,27.45,% Slots,,,0.00,5.11,
46.755445723,S1-C3,Backend_Bound,37.43,% Slots,,,0.00,5.11,
46.755445723,S1-C3,Retiring,26.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
46.755445723,S1-C3,Frontend_Bound.Frontend_Latency,25.02,% Slots,,rs_events.empty_end,0.00,5.11,
46.755445723,S1-C3,Backend_Bound.Core_Bound,46.76,% Slots,,,0.00,5.11,
46.755445723,S1-C3,Retiring.Microcode_Sequencer,8.99,% Slots,,idq.ms_uops,0.00,5.38,
46.755445723,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.15,% Clocks,,,0.00,5.37,
46.755445723,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
46.755445723,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.76,% Clocks,,idq.ms_switches,0.00,5.37,
46.755445723,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.45,% Clocks,,,0.00,5.37,<==
46.755445723,S1-C3-T0,MUX,5.10,%,,,0.00,100.0,
46.755445723,S1-C4,Frontend_Bound,24.74,% Slots,,,0.00,5.11,
46.755445723,S1-C4,Backend_Bound,43.39,% Slots,,,0.00,5.11,
46.755445723,S1-C4,Retiring,27.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
46.755445723,S1-C4,Frontend_Bound.Frontend_Latency,21.24,% Slots,,rs_events.empty_end,0.00,5.11,
46.755445723,S1-C4,Backend_Bound.Core_Bound,50.46,% Slots,,,0.00,5.11,<==
46.755445723,S1-C4,Retiring.Microcode_Sequencer,12.92,% Slots,,idq.ms_uops,0.00,5.38,
46.755445723,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.97,% Clocks,,,0.00,5.38,
46.755445723,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
46.755445723,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.87,% Clocks,,idq.ms_switches,0.00,5.38,
46.755445723,S1-C4-T0,MUX,5.10,%,,,0.00,100.0,
46.755445723,S1-C5,Backend_Bound,53.71,% Slots,,,0.00,5.11,
46.755445723,S1-C5,Retiring,27.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
46.755445723,S1-C5,Backend_Bound.Core_Bound,56.87,% Slots,,,0.00,5.1,<==
46.755445723,S1-C5,Retiring.Microcode_Sequencer,12.63,% Slots,,idq.ms_uops,0.00,5.38,
46.755445723,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.05,% Clocks,,idq.ms_switches,0.00,5.38,
46.755445723,S1-C5-T0,MUX,5.10,%,,,0.00,100.0,
46.755445723,S1-C6,Frontend_Bound,24.01,% Slots,,,0.00,5.1,
46.755445723,S1-C6,Backend_Bound,44.11,% Slots,,,0.00,5.1,
46.755445723,S1-C6,Retiring,27.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
46.755445723,S1-C6,Frontend_Bound.Frontend_Latency,23.47,% Slots,,rs_events.empty_end,0.00,5.1,
46.755445723,S1-C6,Backend_Bound.Core_Bound,47.69,% Slots,,,0.00,5.1,<==
46.755445723,S1-C6,Retiring.Microcode_Sequencer,7.98,% Slots,,idq.ms_uops,0.00,5.38,
46.755445723,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.44,% Clocks,,,0.00,5.37,
46.755445723,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
46.755445723,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.43,% Clocks,,idq.ms_switches,0.00,5.37,
46.755445723,S1-C6-T0,MUX,5.10,%,,,0.00,100.0,
46.755445723,S1-C7,Frontend_Bound,24.32,% Slots,,,0.00,5.1,
46.755445723,S1-C7,Backend_Bound,43.77,% Slots,,,0.00,5.1,
46.755445723,S1-C7,Retiring,26.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
46.755445723,S1-C7,Frontend_Bound.Frontend_Latency,22.85,% Slots,,rs_events.empty_end,0.00,5.1,
46.755445723,S1-C7,Backend_Bound.Core_Bound,47.49,% Slots,,,0.00,5.1,<==
46.755445723,S1-C7,Retiring.Microcode_Sequencer,12.69,% Slots,,idq.ms_uops,0.00,5.38,
46.755445723,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.49,% Clocks,,,0.00,5.37,
46.755445723,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
46.755445723,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.88,% Clocks,,idq.ms_switches,0.00,5.37,
46.755445723,S1-C7-T0,MUX,5.10,%,,,0.00,100.0,
46.755445723,S0-C0-T1,MUX,5.10,%,,,0.00,100.0,
46.755445723,S0-C1-T1,MUX,5.10,%,,,0.00,100.0,
46.755445723,S0-C2-T1,MUX,5.10,%,,,0.00,100.0,
46.755445723,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
46.755445723,S0-C4-T1,MUX,5.10,%,,,0.00,100.0,
46.755445723,S0-C5-T1,MUX,5.10,%,,,0.00,100.0,
46.755445723,S0-C6-T1,MUX,5.10,%,,,0.00,100.0,
46.755445723,S0-C7-T1,MUX,5.10,%,,,0.00,100.0,
46.755445723,S1-C0-T1,MUX,5.10,%,,,0.00,100.0,
46.755445723,S1-C1-T1,MUX,5.10,%,,,0.00,100.0,
46.755445723,S1-C2-T1,MUX,5.10,%,,,0.00,100.0,
46.755445723,S1-C3-T1,MUX,5.10,%,,,0.00,100.0,
46.755445723,S1-C4-T1,MUX,5.10,%,,,0.00,100.0,
46.755445723,S1-C5-T1,MUX,5.10,%,,,0.00,100.0,
46.755445723,S1-C6-T1,MUX,5.10,%,,,0.00,100.0,
46.755445723,S1-C7-T1,MUX,5.10,%,,,0.00,100.0,
48.271641551,S0-C0,Backend_Bound,49.72,% Slots,,,0.00,5.27,
48.271641551,S0-C0,Retiring,20.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
48.271641551,S0-C0,Backend_Bound.Memory_Bound,18.50,% Slots,,,0.00,5.27,
48.271641551,S0-C0,Backend_Bound.Core_Bound,31.22,% Slots,,,0.00,5.27,
48.271641551,S0-C0,Retiring.Microcode_Sequencer,14.83,% Slots,,idq.ms_uops,0.00,5.27,
48.271641551,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.81,% Clocks,,idq.ms_switches,0.00,5.27,
48.271641551,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
48.271641551,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.70,% Clocks,,,0.00,5.28,<==
48.271641551,S0-C0-T0,MUX,5.10,%,,,0.00,100.0,
48.271641551,S0-C1,Backend_Bound,67.75,% Slots,,,0.00,5.28,
48.271641551,S0-C1,Retiring,19.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
48.271641551,S0-C1,Backend_Bound.Memory_Bound,72.42,% Slots,,,0.00,5.27,
48.271641551,S0-C1,Retiring.Microcode_Sequencer,8.04,% Slots,,idq.ms_uops,0.00,5.28,
48.271641551,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.85,% Clocks,,idq.ms_switches,0.00,5.27,
48.271641551,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.88,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,<==
48.271641551,S0-C1-T0,MUX,5.10,%,,,0.00,100.0,
48.271641551,S0-C2,Frontend_Bound.Frontend_Bandwidth,31.98,% Slots,,,0.00,5.27,
48.271641551,S0-C2,Backend_Bound.Core_Bound,55.32,% Slots,,,0.00,5.27,<==
48.271641551,S0-C2,Retiring.Microcode_Sequencer,14.91,% Slots,,idq.ms_uops,0.00,5.27,
48.271641551,S0-C2,Backend_Bound,48.65,% Slots,,,0.00,5.27,
48.271641551,S0-C2,Retiring,19.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
48.271641551,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.42,% Clocks,,idq.ms_switches,0.00,5.27,
48.271641551,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,37.45,% Core_Clocks,,,0.00,5.28,
48.271641551,S0-C2-T0,MUX,5.10,%,,,0.00,100.0,
48.271641551,S0-C3,Backend_Bound,83.13,% Slots,,,0.00,5.27,
48.271641551,S0-C3,Retiring,20.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
48.271641551,S0-C3,Backend_Bound.Core_Bound,103.60,% Slots,,,0.00,5.27,
48.271641551,S0-C3,Retiring.Microcode_Sequencer,16.93,% Slots,,idq.ms_uops,0.00,5.27,
48.271641551,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.98,% Clocks,,idq.ms_switches,0.00,5.27,
48.271641551,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.96,% Clocks,,,0.00,5.28,<==
48.271641551,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
48.271641551,S0-C4,Frontend_Bound,21.57,% Slots,,,0.00,5.27,
48.271641551,S0-C4,Backend_Bound,46.73,% Slots,,,0.00,5.27,
48.271641551,S0-C4,Retiring,20.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
48.271641551,S0-C4,Frontend_Bound.Frontend_Latency,29.12,% Slots,,rs_events.empty_end,0.00,5.27,
48.271641551,S0-C4,Frontend_Bound.Frontend_Bandwidth,35.17,% Slots,,,0.00,5.27,
48.271641551,S0-C4,Backend_Bound.Core_Bound,53.97,% Slots,,,0.00,5.27,
48.271641551,S0-C4,Retiring.Microcode_Sequencer,16.00,% Slots,,idq.ms_uops,0.00,5.27,
48.271641551,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
48.271641551,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.51,% Clocks,,idq.ms_switches,0.00,5.27,
48.271641551,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,38.07,% Core_Clocks,,,0.00,5.27,
48.271641551,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,104.69,% Clocks,,,0.00,5.28,<==
48.271641551,S0-C4-T0,MUX,5.10,%,,,0.00,100.0,
48.271641551,S0-C5,Frontend_Bound.Frontend_Bandwidth,10.32,% Slots,,,0.00,5.27,
48.271641551,S0-C5,Backend_Bound.Core_Bound,100.83,% Slots,,,0.00,5.27,<==
48.271641551,S0-C5,Retiring.Microcode_Sequencer,15.08,% Slots,,idq.ms_uops,0.00,5.27,
48.271641551,S0-C5,Backend_Bound,82.48,% Slots,,,0.00,5.27,
48.271641551,S0-C5,Retiring,19.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
48.271641551,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.20,% Clocks,,idq.ms_switches,0.00,5.27,
48.271641551,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,53.57,% Core_Clocks,,,0.00,5.28,
48.271641551,S0-C5-T0,MUX,5.11,%,,,0.00,100.0,
48.271641551,S0-C6,Frontend_Bound,21.58,% Slots,,,0.00,5.27,
48.271641551,S0-C6,Backend_Bound,46.12,% Slots,,,0.00,5.27,
48.271641551,S0-C6,Retiring,17.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
48.271641551,S0-C6,Frontend_Bound.Frontend_Latency,27.48,% Slots,,rs_events.empty_end,0.00,5.27,
48.271641551,S0-C6,Frontend_Bound.Frontend_Bandwidth,42.56,% Slots,,,0.00,5.27,
48.271641551,S0-C6,Backend_Bound.Core_Bound,51.14,% Slots,,,0.00,5.27,
48.271641551,S0-C6,Retiring.Microcode_Sequencer,12.23,% Slots,,idq.ms_uops,0.00,5.28,
48.271641551,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.79,% Clocks,,,0.00,5.27,
48.271641551,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
48.271641551,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.49,% Clocks,,idq.ms_switches,0.00,5.27,
48.271641551,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,42.93,% Core_Clocks,,,0.00,5.27,
48.271641551,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.63,% Clocks,,,0.00,5.28,<==
48.271641551,S0-C6-T0,MUX,5.11,%,,,0.00,100.0,
48.271641551,S0-C7,Frontend_Bound,27.94,% Slots,,,0.00,5.27,
48.271641551,S0-C7,Bad_Speculation,14.38,% Slots,,,0.00,5.27,
48.271641551,S0-C7,Backend_Bound,27.89,% Slots,,,0.00,5.27,
48.271641551,S0-C7,Frontend_Bound.Frontend_Latency,18.88,% Slots,,rs_events.empty_end,0.00,5.27,
48.271641551,S0-C7,Bad_Speculation.Branch_Mispredicts,14.12,% Slots,,br_misp_retired.all_branches,0.00,5.27,
48.271641551,S0-C7,Backend_Bound.Memory_Bound,16.79,% Slots,,,0.00,5.27,
48.271641551,S0-C7,Backend_Bound.Core_Bound,11.10,% Slots,,,0.00,5.27,
48.271641551,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.20,% Clocks,,,0.00,5.27,
48.271641551,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
48.271641551,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,
48.271641551,S0-C7-T0,MUX,5.11,%,,,0.00,100.0,
48.271641551,S1-C0,Backend_Bound,88.77,% Slots,,,0.00,5.27,<==
48.271641551,S1-C0,Retiring,16.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
48.271641551,S1-C0,Retiring.Microcode_Sequencer,11.27,% Slots,,idq.ms_uops,0.00,5.28,
48.271641551,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.05,% Clocks,,idq.ms_switches,0.00,5.28,
48.271641551,S1-C0-T0,MUX,5.11,%,,,0.00,100.0,
48.271641551,S1-C1,Frontend_Bound,30.35,% Slots,,,0.00,5.27,<==
48.271641551,S1-C1,Backend_Bound,19.84,% Slots,,,0.00,5.27,
48.271641551,S1-C1,Frontend_Bound.Frontend_Latency,18.43,% Slots,,rs_events.empty_end,0.00,5.27,
48.271641551,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.66,% Slots,,,0.00,5.27,
48.271641551,S1-C1,Backend_Bound.Memory_Bound,13.13,% Slots,,,0.00,5.26,
48.271641551,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.57,% Clocks,,,0.00,5.28,
48.271641551,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
48.271641551,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,59.96,% Core_Clocks,,,0.00,5.28,
48.271641551,S1-C1-T0,MUX,5.11,%,,,0.00,100.0,
48.271641551,S1-C2,Backend_Bound,55.29,% Slots,,,0.00,5.28,
48.271641551,S1-C2,Backend_Bound.Memory_Bound,41.93,% Slots,,,0.00,5.27,<==
48.271641551,S1-C2,Backend_Bound.Core_Bound,13.35,% Slots,,,0.00,5.27,
48.271641551,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.70,% Clocks,,,0.00,5.27,
48.271641551,S1-C2-T0,MUX,5.11,%,,,0.00,100.0,
48.271641551,S1-C3,Frontend_Bound,20.45,% Slots,,,0.00,5.28,
48.271641551,S1-C3,Bad_Speculation,16.52,% Slots,,,0.00,5.28,
48.271641551,S1-C3,Backend_Bound,22.08,% Slots,,,0.00,5.28,
48.271641551,S1-C3,Frontend_Bound.Frontend_Latency,17.39,% Slots,,rs_events.empty_end,0.00,5.28,
48.271641551,S1-C3,Frontend_Bound.Frontend_Bandwidth,21.63,% Slots,,,0.00,5.28,
48.271641551,S1-C3,Bad_Speculation.Branch_Mispredicts,16.21,% Slots,,br_misp_retired.all_branches,0.00,5.28,
48.271641551,S1-C3,Backend_Bound.Core_Bound,63.27,% Slots,,,0.00,5.27,<==
48.271641551,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
48.271641551,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.45,% Core_Clocks,,,0.00,5.27,
48.271641551,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.96,% Core_Clocks,,,0.00,5.28,
48.271641551,S1-C3-T0,MUX,5.11,%,,,0.00,100.0,
48.271641551,S1-C4,Backend_Bound,58.58,% Slots,,,0.00,5.28,
48.271641551,S1-C4,Backend_Bound.Memory_Bound,33.28,% Slots,,,0.00,5.27,
48.271641551,S1-C4,Backend_Bound.Core_Bound,25.29,% Slots,,,0.00,5.27,
48.271641551,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,22.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,<==
48.271641551,S1-C4-T0,MUX,5.12,%,,,0.00,100.0,
48.271641551,S1-C5,Backend_Bound,69.72,% Slots,,,0.00,5.28,<==
48.271641551,S1-C5,Retiring,17.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
48.271641551,S1-C5,Backend_Bound.Memory_Bound,36.81,% Slots,,,0.00,5.27,
48.271641551,S1-C5,Backend_Bound.Core_Bound,32.91,% Slots,,,0.00,5.27,
48.271641551,S1-C5,Retiring.Microcode_Sequencer,13.46,% Slots,,idq.ms_uops,0.00,5.28,
48.271641551,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.43,% Clocks,,idq.ms_switches,0.00,5.28,
48.271641551,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,17.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,
48.271641551,S1-C5-T0,MUX,5.11,%,,,0.00,100.0,
48.271641551,S1-C6,Frontend_Bound,37.29,% Slots,,,0.00,5.28,
48.271641551,S1-C6,Backend_Bound,37.80,% Slots,,,0.00,5.28,
48.271641551,S1-C6,Retiring,36.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
48.271641551,S1-C6,Frontend_Bound.Frontend_Latency,21.82,% Slots,,rs_events.empty_end,0.00,5.27,
48.271641551,S1-C6,Backend_Bound.Memory_Bound,21.54,% Slots,,,0.00,5.27,<==
48.271641551,S1-C6,Backend_Bound.Core_Bound,16.26,% Slots,,,0.00,5.27,
48.271641551,S1-C6,Retiring.Microcode_Sequencer,2.64,% Slots,,idq.ms_uops,0.00,5.28,
48.271641551,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.76,% Clocks,,,0.00,5.28,
48.271641551,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
48.271641551,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.60,% Clocks,,idq.ms_switches,0.00,5.28,
48.271641551,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,53.83,% Clocks,,,0.00,5.27,
48.271641551,S1-C6-T0,MUX,5.12,%,,,0.00,100.0,
48.271641551,S1-C7,Backend_Bound,70.23,% Slots,,,0.00,5.27,<==
48.271641551,S1-C7,Retiring,17.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
48.271641551,S1-C7,Backend_Bound.Memory_Bound,35.40,% Slots,,,0.00,5.27,
48.271641551,S1-C7,Backend_Bound.Core_Bound,34.83,% Slots,,,0.00,5.27,
48.271641551,S1-C7,Retiring.Microcode_Sequencer,13.64,% Slots,,idq.ms_uops,0.00,5.28,
48.271641551,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.94,% Clocks,,idq.ms_switches,0.00,5.28,
48.271641551,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,16.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,
48.271641551,S1-C7-T0,MUX,5.12,%,,,0.00,100.0,
48.271641551,S0-C0-T1,MUX,5.12,%,,,0.00,100.0,
48.271641551,S0-C1-T1,MUX,5.12,%,,,0.00,100.0,
48.271641551,S0-C2-T1,MUX,5.13,%,,,0.00,100.0,
48.271641551,S0-C3-T1,MUX,5.13,%,,,0.00,100.0,
48.271641551,S0-C4-T1,MUX,5.13,%,,,0.00,100.0,
48.271641551,S0-C5-T1,MUX,5.13,%,,,0.00,100.0,
48.271641551,S0-C6-T1,MUX,5.13,%,,,0.00,100.0,
48.271641551,S0-C7-T1,MUX,5.13,%,,,0.00,100.0,
48.271641551,S1-C0-T1,MUX,5.13,%,,,0.00,100.0,
48.271641551,S1-C1-T1,MUX,5.14,%,,,0.00,100.0,
48.271641551,S1-C2-T1,MUX,5.14,%,,,0.00,100.0,
48.271641551,S1-C3-T1,MUX,5.14,%,,,0.00,100.0,
48.271641551,S1-C4-T1,MUX,5.14,%,,,0.00,100.0,
48.271641551,S1-C5-T1,MUX,5.14,%,,,0.00,100.0,
48.271641551,S1-C6-T1,MUX,5.15,%,,,0.00,100.0,
48.271641551,S1-C7-T1,MUX,5.15,%,,,0.00,100.0,
49.715682066,S0-C0,Frontend_Bound,42.09,% Slots,,,0.00,5.26,
49.715682066,S0-C0,Bad_Speculation,19.17,% Slots,,,0.00,5.26,
49.715682066,S0-C0,Frontend_Bound.Frontend_Latency,24.58,% Slots,,rs_events.empty_end,0.00,5.26,
49.715682066,S0-C0,Frontend_Bound.Frontend_Bandwidth,15.61,% Slots,,,0.00,5.26,
49.715682066,S0-C0,Bad_Speculation.Branch_Mispredicts,18.89,% Slots,,br_misp_retired.all_branches,0.00,5.26,
49.715682066,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.37,% Clocks,,,0.00,5.27,
49.715682066,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
49.715682066,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,43.14,% Core_Clocks,,,0.00,5.28,
49.715682066,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.28,% Core_Clocks,,,0.00,5.26,
49.715682066,S0-C0-T0,MUX,5.21,%,,,0.00,100.0,
49.715682066,S0-C1,Frontend_Bound,25.66,% Slots,,,0.00,5.26,
49.715682066,S0-C1,Bad_Speculation,15.09,% Slots,,,0.00,5.26,
49.715682066,S0-C1,Backend_Bound,40.08,% Slots,,,0.00,5.26,
49.715682066,S0-C1,Retiring,16.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
49.715682066,S0-C1,Frontend_Bound.Frontend_Latency,20.56,% Slots,,rs_events.empty_end,0.00,5.26,
49.715682066,S0-C1,Frontend_Bound.Frontend_Bandwidth,26.87,% Slots,,,0.00,5.26,
49.715682066,S0-C1,Bad_Speculation.Branch_Mispredicts,14.54,% Slots,,br_misp_retired.all_branches,0.00,5.26,
49.715682066,S0-C1,Backend_Bound.Memory_Bound,28.01,% Slots,,,0.00,5.26,<==
49.715682066,S0-C1,Backend_Bound.Core_Bound,12.07,% Slots,,,0.00,5.26,
49.715682066,S0-C1,Retiring.Microcode_Sequencer,7.99,% Slots,,idq.ms_uops,0.00,5.26,
49.715682066,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.47,% Clocks,,,0.00,5.26,
49.715682066,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,26.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
49.715682066,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.45,% Clocks,,idq.ms_switches,0.00,5.26,
49.715682066,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.31,% Core_Clocks,,,0.00,5.27,
49.715682066,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
49.715682066,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.34,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
49.715682066,S0-C1-T0,MUX,5.21,%,,,0.00,100.0,
49.715682066,S0-C2,Frontend_Bound,35.19,% Slots,,,0.00,5.26,
49.715682066,S0-C2,Bad_Speculation,30.88,% Slots,,,0.00,5.26,
49.715682066,S0-C2,Frontend_Bound.Frontend_Bandwidth,35.01,% Slots,,,0.00,5.26,<==
49.715682066,S0-C2,Bad_Speculation.Branch_Mispredicts,30.41,% Slots,,br_misp_retired.all_branches,0.00,5.26,
49.715682066,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.60,% Core_Clocks,,,0.00,5.27,
49.715682066,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.64,% Core_Clocks,,,0.00,5.26,
49.715682066,S0-C2-T0,MUX,5.21,%,,,0.00,100.0,
49.715682066,S0-C3,Frontend_Bound,51.11,% Slots,,,0.00,5.26,
49.715682066,S0-C3,Bad_Speculation,23.11,% Slots,,,0.00,5.26,
49.715682066,S0-C3,Frontend_Bound.Frontend_Latency,20.06,% Slots,,rs_events.empty_end,0.00,5.26,
49.715682066,S0-C3,Frontend_Bound.Frontend_Bandwidth,37.25,% Slots,,,0.00,5.26,
49.715682066,S0-C3,Bad_Speculation.Branch_Mispredicts,22.32,% Slots,,br_misp_retired.all_branches,0.00,5.26,
49.715682066,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
49.715682066,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.39,% Core_Clocks,,,0.00,5.27,<==
49.715682066,S0-C3-T0,MUX,5.21,%,,,0.00,100.0,
49.715682066,S0-C4,Backend_Bound,62.84,% Slots,,,0.00,5.26,
49.715682066,S0-C4,Backend_Bound.Memory_Bound,16.27,% Slots,,,0.00,5.26,
49.715682066,S0-C4,Backend_Bound.Core_Bound,46.57,% Slots,,,0.00,5.26,
49.715682066,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
49.715682066,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.90,% Clocks,,,0.00,5.26,<==
49.715682066,S0-C4-T0,MUX,5.21,%,,,0.00,100.0,
49.715682066,S0-C5,Frontend_Bound,28.85,% Slots,,,0.00,5.26,
49.715682066,S0-C5,Bad_Speculation,25.00,% Slots,,,0.00,5.26,
49.715682066,S0-C5,Frontend_Bound.Frontend_Bandwidth,21.28,% Slots,,,0.00,5.26,<==
49.715682066,S0-C5,Bad_Speculation.Branch_Mispredicts,24.76,% Slots,,br_misp_retired.all_branches,0.00,5.26,
49.715682066,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.61,% Core_Clocks,,,0.00,5.27,
49.715682066,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,31.35,% Core_Clocks,,,0.00,5.26,
49.715682066,S0-C5-T0,MUX,5.21,%,,,0.00,100.0,
49.715682066,S0-C6,Bad_Speculation,17.40,% Slots,,,0.00,5.27,
49.715682066,S0-C6,Bad_Speculation.Branch_Mispredicts,17.10,% Slots,,br_misp_retired.all_branches,0.00,5.26,
49.715682066,S0-C6,Backend_Bound,47.51,% Slots,,,0.00,5.27,
49.715682066,S0-C6,Backend_Bound.Memory_Bound,15.34,% Slots,,,0.00,5.26,
49.715682066,S0-C6,Backend_Bound.Core_Bound,32.17,% Slots,,,0.00,5.26,
49.715682066,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
49.715682066,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,51.71,% Clocks,,,0.00,5.26,<==
49.715682066,S0-C6-T0,MUX,5.20,%,,,0.00,100.0,
49.715682066,S0-C7,Frontend_Bound,31.45,% Slots,,,0.00,5.27,
49.715682066,S0-C7,Bad_Speculation,13.62,% Slots,,,0.00,5.27,
49.715682066,S0-C7,Backend_Bound,24.53,% Slots,,,0.00,5.27,
49.715682066,S0-C7,Frontend_Bound.Frontend_Latency,21.35,% Slots,,rs_events.empty_end,0.00,5.26,
49.715682066,S0-C7,Bad_Speculation.Branch_Mispredicts,13.41,% Slots,,br_misp_retired.all_branches,0.00,5.26,
49.715682066,S0-C7,Backend_Bound.Memory_Bound,13.21,% Slots,,,0.00,5.26,
49.715682066,S0-C7,Backend_Bound.Core_Bound,11.33,% Slots,,,0.00,5.26,
49.715682066,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.09,% Clocks,,,0.00,5.27,
49.715682066,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
49.715682066,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
49.715682066,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
49.715682066,S0-C7-T0,MUX,5.21,%,,,0.00,100.0,
49.715682066,S1-C0,Frontend_Bound,37.42,% Slots,,,0.00,5.27,
49.715682066,S1-C0,Bad_Speculation,20.26,% Slots,,,0.00,5.27,
49.715682066,S1-C0,Frontend_Bound.Frontend_Latency,25.32,% Slots,,rs_events.empty_end,0.00,5.26,
49.715682066,S1-C0,Frontend_Bound.Frontend_Bandwidth,16.52,% Slots,,,0.00,5.27,
49.715682066,S1-C0,Bad_Speculation.Branch_Mispredicts,19.99,% Slots,,br_misp_retired.all_branches,0.00,5.27,
49.715682066,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.72,% Clocks,,,0.00,5.27,
49.715682066,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
49.715682066,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.46,% Core_Clocks,,,0.00,5.26,
49.715682066,S1-C0-T0,MUX,5.21,%,,,0.00,100.0,
49.715682066,S1-C1,Frontend_Bound,35.39,% Slots,,,0.00,5.26,<==
49.715682066,S1-C1,Backend_Bound,12.33,% Slots,,,0.00,5.26,
49.715682066,S1-C1,Frontend_Bound.Frontend_Latency,17.70,% Slots,,rs_events.empty_end,0.00,5.26,
49.715682066,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.99,% Slots,,,0.00,5.26,
49.715682066,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.83,% Clocks,,,0.00,5.26,
49.715682066,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
49.715682066,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.07,% Core_Clocks,,,0.00,5.26,
49.715682066,S1-C1-T0,MUX,5.21,%,,,0.00,100.0,
49.715682066,S1-C2,Frontend_Bound,33.45,% Slots,,,0.00,5.27,
49.715682066,S1-C2,Bad_Speculation,13.78,% Slots,,,0.00,5.27,
49.715682066,S1-C2,Backend_Bound,14.38,% Slots,,,0.00,5.27,
49.715682066,S1-C2,Retiring,16.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
49.715682066,S1-C2,Frontend_Bound.Frontend_Latency,17.23,% Slots,,rs_events.empty_end,0.00,5.26,
49.715682066,S1-C2,Bad_Speculation.Branch_Mispredicts,13.60,% Slots,,br_misp_retired.all_branches,0.00,5.26,
49.715682066,S1-C2,Retiring.Microcode_Sequencer,6.80,% Slots,,idq.ms_uops,0.00,5.26,
49.715682066,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.26,% Clocks,,,0.00,5.27,
49.715682066,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
49.715682066,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.40,% Clocks,,idq.ms_switches,0.00,5.27,
49.715682066,S1-C2-T0,MUX,5.21,%,,,0.00,100.0,
49.715682066,S1-C3,Frontend_Bound,34.52,% Slots,,,0.00,5.27,
49.715682066,S1-C3,Backend_Bound,29.92,% Slots,,,0.00,5.27,
49.715682066,S1-C3,Retiring,15.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
49.715682066,S1-C3,Frontend_Bound.Frontend_Latency,26.36,% Slots,,rs_events.empty_end,0.00,5.27,
49.715682066,S1-C3,Backend_Bound.Core_Bound,20.25,% Slots,,,0.00,5.27,
49.715682066,S1-C3,Retiring.Microcode_Sequencer,7.78,% Slots,,idq.ms_uops,0.00,5.27,
49.715682066,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.74,% Clocks,,,0.00,5.27,
49.715682066,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
49.715682066,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.19,% Clocks,,idq.ms_switches,0.00,5.27,
49.715682066,S1-C3-T0,MUX,5.21,%,,,0.00,100.0,
49.715682066,S1-C4,Backend_Bound,66.63,% Slots,,,0.00,5.27,
49.715682066,S1-C4,Retiring,23.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
49.715682066,S1-C4,Backend_Bound.Memory_Bound,38.76,% Slots,,,0.00,5.27,<==
49.715682066,S1-C4,Backend_Bound.Core_Bound,27.87,% Slots,,,0.00,5.27,
49.715682066,S1-C4,Retiring.Microcode_Sequencer,7.43,% Slots,,idq.ms_uops,0.00,5.26,
49.715682066,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.12,% Clocks,,idq.ms_switches,0.00,5.27,
49.715682066,S1-C4-T0,MUX,5.21,%,,,0.00,100.0,
49.715682066,S1-C5,Frontend_Bound,34.15,% Slots,,,0.00,5.27,
49.715682066,S1-C5,Bad_Speculation,15.41,% Slots,,,0.00,5.27,
49.715682066,S1-C5,Backend_Bound,23.12,% Slots,,,0.00,5.27,
49.715682066,S1-C5,Retiring,16.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
49.715682066,S1-C5,Frontend_Bound.Frontend_Latency,21.56,% Slots,,rs_events.empty_end,0.00,5.27,
49.715682066,S1-C5,Bad_Speculation.Branch_Mispredicts,15.08,% Slots,,br_misp_retired.all_branches,0.00,5.26,
49.715682066,S1-C5,Backend_Bound.Core_Bound,17.56,% Slots,,,0.00,5.27,
49.715682066,S1-C5,Retiring.Microcode_Sequencer,7.04,% Slots,,idq.ms_uops,0.00,5.27,
49.715682066,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.96,% Clocks,,,0.00,5.27,
49.715682066,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
49.715682066,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.15,% Clocks,,idq.ms_switches,0.00,5.27,
49.715682066,S1-C5-T0,MUX,5.21,%,,,0.00,100.0,
49.715682066,S1-C6,Frontend_Bound,39.09,% Slots,,,0.00,5.27,
49.715682066,S1-C6,Bad_Speculation,14.75,% Slots,,,0.00,5.27,
49.715682066,S1-C6,Backend_Bound,22.40,% Slots,,,0.00,5.27,
49.715682066,S1-C6,Retiring,15.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
49.715682066,S1-C6,Frontend_Bound.Frontend_Latency,26.30,% Slots,,rs_events.empty_end,0.00,5.26,
49.715682066,S1-C6,Bad_Speculation.Branch_Mispredicts,14.46,% Slots,,br_misp_retired.all_branches,0.00,5.27,
49.715682066,S1-C6,Backend_Bound.Core_Bound,15.68,% Slots,,,0.00,5.26,
49.715682066,S1-C6,Retiring.Microcode_Sequencer,7.44,% Slots,,idq.ms_uops,0.00,5.27,
49.715682066,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.18,% Clocks,,,0.00,5.26,
49.715682066,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,25.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
49.715682066,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.27,% Clocks,,idq.ms_switches,0.00,5.26,
49.715682066,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.18,% Clocks,,,0.00,5.26,
49.715682066,S1-C6-T0,MUX,5.21,%,,,0.00,100.0,
49.715682066,S1-C7,Frontend_Bound,45.93,% Slots,,,0.00,5.26,
49.715682066,S1-C7,Bad_Speculation,15.52,% Slots,,,0.00,5.26,
49.715682066,S1-C7,Backend_Bound,20.41,% Slots,,,0.00,5.26,
49.715682066,S1-C7,Frontend_Bound.Frontend_Latency,35.80,% Slots,,rs_events.empty_end,0.00,5.26,
49.715682066,S1-C7,Bad_Speculation.Branch_Mispredicts,15.19,% Slots,,br_misp_retired.all_branches,0.00,5.26,
49.715682066,S1-C7,Backend_Bound.Core_Bound,13.80,% Slots,,,0.00,5.26,
49.715682066,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.30,% Clocks,,,0.00,5.27,
49.715682066,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
49.715682066,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.24,% Clocks,,,0.00,5.26,
49.715682066,S1-C7-T0,MUX,5.21,%,,,0.00,100.0,
49.715682066,S0-C0-T1,MUX,5.21,%,,,0.00,100.0,
49.715682066,S0-C1-T1,MUX,5.21,%,,,0.00,100.0,
49.715682066,S0-C2-T1,MUX,5.20,%,,,0.00,100.0,
49.715682066,S0-C3-T1,MUX,5.20,%,,,0.00,100.0,
49.715682066,S0-C4-T1,MUX,5.21,%,,,0.00,100.0,
49.715682066,S0-C5-T1,MUX,5.20,%,,,0.00,100.0,
49.715682066,S0-C6-T1,MUX,5.20,%,,,0.00,100.0,
49.715682066,S0-C7-T1,MUX,5.21,%,,,0.00,100.0,
49.715682066,S1-C0-T1,MUX,5.21,%,,,0.00,100.0,
49.715682066,S1-C1-T1,MUX,5.21,%,,,0.00,100.0,
49.715682066,S1-C2-T1,MUX,5.21,%,,,0.00,100.0,
49.715682066,S1-C3-T1,MUX,5.21,%,,,0.00,100.0,
49.715682066,S1-C4-T1,MUX,5.21,%,,,0.00,100.0,
49.715682066,S1-C5-T1,MUX,5.21,%,,,0.00,100.0,
49.715682066,S1-C6-T1,MUX,5.21,%,,,0.00,100.0,
49.715682066,S1-C7-T1,MUX,5.21,%,,,0.00,100.0,
51.218251435,S0-C0,Frontend_Bound,28.83,% Slots,,,0.00,5.06,
51.218251435,S0-C0,Bad_Speculation,17.15,% Slots,,,0.00,5.06,
51.218251435,S0-C0,Backend_Bound,17.35,% Slots,,,0.00,5.06,
51.218251435,S0-C0,Retiring,38.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
51.218251435,S0-C0,Frontend_Bound.Frontend_Latency,17.41,% Slots,,rs_events.empty_end,0.00,5.06,
51.218251435,S0-C0,Bad_Speculation.Branch_Mispredicts,16.92,% Slots,,br_misp_retired.all_branches,0.00,5.06,
51.218251435,S0-C0,Backend_Bound.Memory_Bound,12.90,% Slots,,,0.00,5.06,
51.218251435,S0-C0,Retiring.Microcode_Sequencer,1.44,% Slots,,idq.ms_uops,0.00,5.06,<==
51.218251435,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
51.218251435,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.03,% Clocks,,idq.ms_switches,0.00,5.06,
51.218251435,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
51.218251435,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
51.218251435,S0-C1,Frontend_Bound,23.68,% Slots,,,0.00,5.06,
51.218251435,S0-C1,Bad_Speculation,18.46,% Slots,,,0.00,5.06,
51.218251435,S0-C1,Backend_Bound,27.98,% Slots,,,0.00,5.06,<==
51.218251435,S0-C1,Bad_Speculation.Branch_Mispredicts,18.27,% Slots,,br_misp_retired.all_branches,0.00,5.06,
51.218251435,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
51.218251435,S0-C2,Frontend_Bound,30.02,% Slots,,,0.00,5.06,
51.218251435,S0-C2,Bad_Speculation,10.51,% Slots,,,0.00,5.06,
51.218251435,S0-C2,Backend_Bound,24.12,% Slots,,,0.00,5.06,
51.218251435,S0-C2,Retiring,34.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
51.218251435,S0-C2,Frontend_Bound.Frontend_Latency,25.49,% Slots,,rs_events.empty_end,0.00,5.06,
51.218251435,S0-C2,Bad_Speculation.Branch_Mispredicts,10.37,% Slots,,br_misp_retired.all_branches,0.00,5.06,
51.218251435,S0-C2,Backend_Bound.Memory_Bound,12.22,% Slots,,,0.00,5.06,
51.218251435,S0-C2,Backend_Bound.Core_Bound,11.90,% Slots,,,0.00,5.06,
51.218251435,S0-C2,Retiring.Microcode_Sequencer,2.77,% Slots,,idq.ms_uops,0.00,5.05,<==
51.218251435,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.24,% Clocks,,,0.00,5.05,
51.218251435,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
51.218251435,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.60,% Clocks,,idq.ms_switches,0.00,5.05,
51.218251435,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
51.218251435,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
51.218251435,S0-C3,Frontend_Bound,32.26,% Slots,,,0.00,5.06,<==
51.218251435,S0-C3,Bad_Speculation,16.49,% Slots,,,0.00,5.06,
51.218251435,S0-C3,Backend_Bound,23.90,% Slots,,,0.00,5.06,
51.218251435,S0-C3,Frontend_Bound.Frontend_Latency,18.33,% Slots,,rs_events.empty_end,0.00,5.06,
51.218251435,S0-C3,Frontend_Bound.Frontend_Bandwidth,13.58,% Slots,,,0.00,5.06,
51.218251435,S0-C3,Bad_Speculation.Branch_Mispredicts,16.22,% Slots,,br_misp_retired.all_branches,0.00,5.06,
51.218251435,S0-C3,Backend_Bound.Memory_Bound,11.27,% Slots,,,0.00,5.06,
51.218251435,S0-C3,Backend_Bound.Core_Bound,12.63,% Slots,,,0.00,5.06,
51.218251435,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.13,% Clocks,,,0.00,5.05,
51.218251435,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
51.218251435,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.39,% Core_Clocks,,,0.00,5.32,
51.218251435,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.43,% Core_Clocks,,,0.00,5.31,
51.218251435,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
51.218251435,S0-C4,Frontend_Bound,29.12,% Slots,,,0.00,5.06,<==
51.218251435,S0-C4,Bad_Speculation,18.71,% Slots,,,0.00,5.06,
51.218251435,S0-C4,Backend_Bound,19.62,% Slots,,,0.00,5.06,
51.218251435,S0-C4,Bad_Speculation.Branch_Mispredicts,18.56,% Slots,,br_misp_retired.all_branches,0.00,5.06,
51.218251435,S0-C4,Backend_Bound.Memory_Bound,18.37,% Slots,,,0.00,5.06,
51.218251435,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
51.218251435,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.73,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
51.218251435,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
51.218251435,S0-C5,Frontend_Bound,36.26,% Slots,,,0.00,5.06,<==
51.218251435,S0-C5,Bad_Speculation,14.74,% Slots,,,0.00,5.06,
51.218251435,S0-C5,Backend_Bound,25.98,% Slots,,,0.00,5.06,
51.218251435,S0-C5,Bad_Speculation.Branch_Mispredicts,14.44,% Slots,,br_misp_retired.all_branches,0.00,5.06,
51.218251435,S0-C5,Backend_Bound.Memory_Bound,11.12,% Slots,,,0.00,5.06,
51.218251435,S0-C5,Backend_Bound.Core_Bound,14.85,% Slots,,,0.00,5.06,
51.218251435,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
51.218251435,S0-C6,Frontend_Bound,23.87,% Slots,,,0.00,5.31,
51.218251435,S0-C6,Backend_Bound,47.63,% Slots,,,0.00,5.31,
51.218251435,S0-C6,Retiring,21.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
51.218251435,S0-C6,Frontend_Bound.Frontend_Latency,17.47,% Slots,,rs_events.empty_end,0.00,5.31,
51.218251435,S0-C6,Backend_Bound.Memory_Bound,53.73,% Slots,,,0.00,5.31,<==
51.218251435,S0-C6,Retiring.Microcode_Sequencer,5.58,% Slots,,idq.ms_uops,0.00,5.05,
51.218251435,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
51.218251435,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.33,% Clocks,,idq.ms_switches,0.00,5.06,
51.218251435,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.37,
51.218251435,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
51.218251435,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
51.218251435,S0-C7,Bad_Speculation,14.00,% Slots,,,0.00,5.32,
51.218251435,S0-C7,Bad_Speculation.Branch_Mispredicts,13.79,% Slots,,br_misp_retired.all_branches,0.00,5.32,
51.218251435,S0-C7,Backend_Bound,33.91,% Slots,,,0.00,5.32,<==
51.218251435,S0-C7,Backend_Bound.Memory_Bound,17.42,% Slots,,,0.00,5.31,
51.218251435,S0-C7,Backend_Bound.Core_Bound,16.49,% Slots,,,0.00,5.31,
51.218251435,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.36,
51.218251435,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
51.218251435,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
51.218251435,S1-C0,Backend_Bound,51.54,% Slots,,,0.00,5.31,<==
51.218251435,S1-C0,Backend_Bound.Memory_Bound,24.32,% Slots,,,0.00,5.31,
51.218251435,S1-C0,Backend_Bound.Core_Bound,27.21,% Slots,,,0.00,5.31,
51.218251435,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
51.218251435,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.44,% Clocks,,,0.00,5.32,
51.218251435,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
51.218251435,S1-C1,Frontend_Bound,32.15,% Slots,,,0.00,5.32,
51.218251435,S1-C1,Backend_Bound,25.57,% Slots,,,0.00,5.32,
51.218251435,S1-C1,Frontend_Bound.Frontend_Latency,21.37,% Slots,,rs_events.empty_end,0.00,5.32,<==
51.218251435,S1-C1,Frontend_Bound.Frontend_Bandwidth,12.74,% Slots,,,0.00,5.32,
51.218251435,S1-C1,Backend_Bound.Memory_Bound,19.71,% Slots,,,0.00,5.32,
51.218251435,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.21,% Clocks,,,0.00,5.06,
51.218251435,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
51.218251435,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,65.31,% Core_Clocks,,,0.00,5.32,
51.218251435,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.87,% Core_Clocks,,,0.00,5.32,
51.218251435,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
51.218251435,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
51.218251435,S1-C2,Frontend_Bound,21.98,% Slots,,,0.00,5.32,
51.218251435,S1-C2,Backend_Bound,53.20,% Slots,,,0.00,5.32,
51.218251435,S1-C2,Retiring,33.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
51.218251435,S1-C2,Frontend_Bound.Frontend_Latency,17.55,% Slots,,rs_events.empty_end,0.00,5.32,
51.218251435,S1-C2,Backend_Bound.Core_Bound,71.02,% Slots,,,0.00,5.32,<==
51.218251435,S1-C2,Retiring.Microcode_Sequencer,2.52,% Slots,,idq.ms_uops,0.00,5.05,
51.218251435,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
51.218251435,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.35,% Clocks,,idq.ms_switches,0.00,5.05,
51.218251435,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
51.218251435,S1-C3,Frontend_Bound,26.67,% Slots,,,0.00,5.32,
51.218251435,S1-C3,Backend_Bound,39.33,% Slots,,,0.00,5.32,<==
51.218251435,S1-C3,Frontend_Bound.Frontend_Bandwidth,19.45,% Slots,,,0.00,5.32,
51.218251435,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.92,% Core_Clocks,,,0.00,5.33,
51.218251435,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
51.218251435,S1-C4,Frontend_Bound,32.50,% Slots,,,0.00,5.32,
51.218251435,S1-C4,Bad_Speculation,11.10,% Slots,,,0.00,5.32,
51.218251435,S1-C4,Backend_Bound,22.49,% Slots,,,0.00,5.32,
51.218251435,S1-C4,Frontend_Bound.Frontend_Bandwidth,28.97,% Slots,,,0.00,5.32,
51.218251435,S1-C4,Bad_Speculation.Branch_Mispredicts,10.86,% Slots,,br_misp_retired.all_branches,0.00,5.32,
51.218251435,S1-C4,Backend_Bound.Memory_Bound,18.13,% Slots,,,0.00,5.32,
51.218251435,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.79,% Core_Clocks,,,0.00,5.32,<==
51.218251435,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.36,
51.218251435,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
51.218251435,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
51.218251435,S1-C5,Frontend_Bound,20.83,% Slots,,,0.00,5.31,
51.218251435,S1-C5,Bad_Speculation,14.14,% Slots,,,0.00,5.31,
51.218251435,S1-C5,Backend_Bound,38.35,% Slots,,,0.00,5.31,
51.218251435,S1-C5,Retiring,28.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
51.218251435,S1-C5,Frontend_Bound.Frontend_Latency,20.50,% Slots,,rs_events.empty_end,0.00,5.31,
51.218251435,S1-C5,Bad_Speculation.Branch_Mispredicts,13.94,% Slots,,br_misp_retired.all_branches,0.00,5.31,
51.218251435,S1-C5,Backend_Bound.Memory_Bound,32.53,% Slots,,,0.00,5.31,
51.218251435,S1-C5,Retiring.Microcode_Sequencer,5.11,% Slots,,idq.ms_uops,0.00,5.05,
51.218251435,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
51.218251435,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.53,% Clocks,,idq.ms_switches,0.00,5.05,
51.218251435,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.36,<==
51.218251435,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
51.218251435,S1-C6,Backend_Bound,48.59,% Slots,,,0.00,5.32,
51.218251435,S1-C6,Backend_Bound.Memory_Bound,38.60,% Slots,,,0.00,5.32,
51.218251435,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.36,
51.218251435,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.96,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,<==
51.218251435,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
51.218251435,S1-C7,Backend_Bound,61.55,% Slots,,,0.00,5.32,
51.218251435,S1-C7,Backend_Bound.Memory_Bound,26.39,% Slots,,,0.00,5.32,
51.218251435,S1-C7,Backend_Bound.Core_Bound,35.16,% Slots,,,0.00,5.32,
51.218251435,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,9.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
51.218251435,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,75.60,% Clocks,,,0.00,5.33,<==
51.218251435,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
51.218251435,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
51.218251435,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
51.218251435,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
51.218251435,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
51.218251435,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
51.218251435,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
51.218251435,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
51.218251435,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
51.218251435,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
51.218251435,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
51.218251435,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
51.218251435,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
51.218251435,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
51.218251435,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
51.218251435,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
51.218251435,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
52.722421892,S0-C0,Frontend_Bound,33.89,% Slots,,,0.00,5.32,<==
52.722421892,S0-C0,Bad_Speculation,11.58,% Slots,,,0.00,5.31,
52.722421892,S0-C0,Backend_Bound,17.46,% Slots,,,0.00,5.31,
52.722421892,S0-C0,Frontend_Bound.Frontend_Latency,21.72,% Slots,,rs_events.empty_end,0.00,5.06,
52.722421892,S0-C0,Frontend_Bound.Frontend_Bandwidth,18.53,% Slots,,,0.00,5.07,
52.722421892,S0-C0,Bad_Speculation.Branch_Mispredicts,11.33,% Slots,,br_misp_retired.all_branches,0.00,5.31,
52.722421892,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.47,% Clocks,,,0.00,5.32,
52.722421892,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
52.722421892,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,64.08,% Core_Clocks,,,0.00,5.33,
52.722421892,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.89,% Core_Clocks,,,0.00,5.32,
52.722421892,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
52.722421892,S0-C1,Bad_Speculation,18.90,% Slots,,,0.00,5.31,
52.722421892,S0-C1,Bad_Speculation.Branch_Mispredicts,18.68,% Slots,,br_misp_retired.all_branches,0.00,5.31,<==
52.722421892,S0-C1,Backend_Bound,18.57,% Slots,,,0.00,5.31,
52.722421892,S0-C1,Backend_Bound.Memory_Bound,11.04,% Slots,,,0.00,5.06,
52.722421892,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
52.722421892,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
52.722421892,S0-C2,Frontend_Bound,44.49,% Slots,,,0.00,5.32,
52.722421892,S0-C2,Bad_Speculation,10.40,% Slots,,,0.00,5.31,
52.722421892,S0-C2,Frontend_Bound.Frontend_Bandwidth,10.24,% Slots,,,0.00,5.06,<==
52.722421892,S0-C2,Bad_Speculation.Branch_Mispredicts,10.12,% Slots,,br_misp_retired.all_branches,0.00,5.31,
52.722421892,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
52.722421892,S0-C3,Frontend_Bound,22.40,% Slots,,,0.00,5.32,
52.722421892,S0-C3,Backend_Bound,32.63,% Slots,,,0.00,5.31,<==
52.722421892,S0-C3,Backend_Bound.Memory_Bound,17.28,% Slots,,,0.00,5.18,
52.722421892,S0-C3,Backend_Bound.Core_Bound,15.35,% Slots,,,0.00,5.18,
52.722421892,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
52.722421892,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
52.722421892,S0-C4,Frontend_Bound,37.31,% Slots,,,0.00,5.32,
52.722421892,S0-C4,Bad_Speculation,15.89,% Slots,,,0.00,5.31,
52.722421892,S0-C4,Frontend_Bound.Frontend_Bandwidth,24.47,% Slots,,,0.00,5.06,
52.722421892,S0-C4,Bad_Speculation.Branch_Mispredicts,15.73,% Slots,,br_misp_retired.all_branches,0.00,5.31,
52.722421892,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.47,% Core_Clocks,,,0.00,5.33,<==
52.722421892,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
52.722421892,S0-C5,Frontend_Bound,39.05,% Slots,,,0.00,5.31,
52.722421892,S0-C5,Backend_Bound,34.77,% Slots,,,0.00,5.3,
52.722421892,S0-C5,Frontend_Bound.Frontend_Latency,21.41,% Slots,,rs_events.empty_end,0.00,5.21,
52.722421892,S0-C5,Backend_Bound.Memory_Bound,25.79,% Slots,,,0.00,5.18,
52.722421892,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
52.722421892,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
52.722421892,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
52.722421892,S0-C6,Bad_Speculation,14.18,% Slots,,,0.00,5.07,
52.722421892,S0-C6,Bad_Speculation.Branch_Mispredicts,14.08,% Slots,,br_misp_retired.all_branches,0.00,5.07,
52.722421892,S0-C6,Backend_Bound,36.74,% Slots,,,0.00,5.07,<==
52.722421892,S0-C6,Backend_Bound.Memory_Bound,18.65,% Slots,,,0.00,5.07,
52.722421892,S0-C6,Backend_Bound.Core_Bound,18.09,% Slots,,,0.00,5.07,
52.722421892,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
52.722421892,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
52.722421892,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
52.722421892,S0-C7,Frontend_Bound,48.91,% Slots,,,0.00,5.07,
52.722421892,S0-C7,Bad_Speculation,14.85,% Slots,,,0.00,5.07,
52.722421892,S0-C7,Frontend_Bound.Frontend_Bandwidth,16.47,% Slots,,,0.00,5.06,
52.722421892,S0-C7,Bad_Speculation.Branch_Mispredicts,14.35,% Slots,,br_misp_retired.all_branches,0.00,5.07,
52.722421892,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.44,% Core_Clocks,,,0.00,5.33,<==
52.722421892,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
52.722421892,S1-C0,Frontend_Bound,29.01,% Slots,,,0.00,5.06,
52.722421892,S1-C0,Backend_Bound,50.74,% Slots,,,0.00,5.06,
52.722421892,S1-C0,Frontend_Bound.Frontend_Latency,30.97,% Slots,,rs_events.empty_end,0.00,5.06,
52.722421892,S1-C0,Frontend_Bound.Frontend_Bandwidth,55.31,% Slots,,,0.00,5.06,
52.722421892,S1-C0,Backend_Bound.Memory_Bound,12.30,% Slots,,,0.00,5.06,
52.722421892,S1-C0,Backend_Bound.Core_Bound,38.44,% Slots,,,0.00,5.06,<==
52.722421892,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.26,% Clocks,,,0.00,5.32,
52.722421892,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
52.722421892,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.81,% Core_Clocks,,,0.00,5.33,
52.722421892,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
52.722421892,S1-C1,Bad_Speculation,14.94,% Slots,,,0.00,5.07,
52.722421892,S1-C1,Bad_Speculation.Branch_Mispredicts,14.86,% Slots,,br_misp_retired.all_branches,0.00,5.07,
52.722421892,S1-C1,Backend_Bound,33.97,% Slots,,,0.00,5.07,
52.722421892,S1-C1,Backend_Bound.Memory_Bound,12.31,% Slots,,,0.00,5.07,
52.722421892,S1-C1,Backend_Bound.Core_Bound,21.65,% Slots,,,0.00,5.07,
52.722421892,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
52.722421892,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.18,% Clocks,,,0.00,5.06,<==
52.722421892,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
52.722421892,S1-C2,Frontend_Bound,31.38,% Slots,,,0.00,5.07,
52.722421892,S1-C2,Backend_Bound,36.13,% Slots,,,0.00,5.07,
52.722421892,S1-C2,Retiring,14.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
52.722421892,S1-C2,Frontend_Bound.Frontend_Latency,24.61,% Slots,,rs_events.empty_end,0.00,5.07,
52.722421892,S1-C2,Frontend_Bound.Frontend_Bandwidth,62.75,% Slots,,,0.00,5.07,
52.722421892,S1-C2,Backend_Bound.Core_Bound,65.14,% Slots,,,0.00,5.07,<==
52.722421892,S1-C2,Retiring.Microcode_Sequencer,5.34,% Slots,,idq.ms_uops,0.00,5.32,
52.722421892,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.00,% Clocks,,,0.00,5.32,
52.722421892,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
52.722421892,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.16,% Clocks,,idq.ms_switches,0.00,5.32,
52.722421892,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.90,% Core_Clocks,,,0.00,5.33,
52.722421892,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
52.722421892,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.40,% Slots,,,0.00,5.07,
52.722421892,S1-C3,Backend_Bound.Memory_Bound,52.06,% Slots,,,0.00,5.07,
52.722421892,S1-C3,Backend_Bound.Core_Bound,26.55,% Slots,,,0.00,5.07,
52.722421892,S1-C3,Backend_Bound,78.62,% Slots,,,0.00,5.07,
52.722421892,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.66,% Core_Clocks,,,0.00,5.33,
52.722421892,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
52.722421892,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.83,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,<==
52.722421892,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
52.722421892,S1-C4,Backend_Bound,71.40,% Slots,,,0.00,5.07,
52.722421892,S1-C4,Backend_Bound.Memory_Bound,67.51,% Slots,,,0.00,5.07,
52.722421892,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,9.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,<==
52.722421892,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
52.722421892,S1-C5,Frontend_Bound,23.57,% Slots,,,0.00,5.34,
52.722421892,S1-C5,Backend_Bound,44.66,% Slots,,,0.00,5.34,
52.722421892,S1-C5,Retiring,11.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
52.722421892,S1-C5,Frontend_Bound.Frontend_Bandwidth,23.10,% Slots,,,0.00,5.06,
52.722421892,S1-C5,Backend_Bound.Memory_Bound,19.31,% Slots,,,0.00,5.06,
52.722421892,S1-C5,Backend_Bound.Core_Bound,25.34,% Slots,,,0.00,5.06,<==
52.722421892,S1-C5,Retiring.Microcode_Sequencer,5.39,% Slots,,idq.ms_uops,0.00,5.33,
52.722421892,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.26,% Clocks,,idq.ms_switches,0.00,5.32,
52.722421892,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.34,% Core_Clocks,,,0.00,5.33,
52.722421892,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
52.722421892,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
52.722421892,S1-C6,Backend_Bound,60.72,% Slots,,,0.00,5.34,
52.722421892,S1-C6,Retiring,29.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
52.722421892,S1-C6,Backend_Bound.Memory_Bound,14.33,% Slots,,,0.00,5.07,
52.722421892,S1-C6,Backend_Bound.Core_Bound,46.39,% Slots,,,0.00,5.07,
52.722421892,S1-C6,Retiring.Microcode_Sequencer,5.67,% Slots,,idq.ms_uops,0.00,5.33,
52.722421892,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.48,% Clocks,,idq.ms_switches,0.00,5.33,
52.722421892,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
52.722421892,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
52.722421892,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.11,% Clocks,,,0.00,5.05,<==
52.722421892,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
52.722421892,S1-C7,Bad_Speculation,16.92,% Slots,,,0.00,5.33,
52.722421892,S1-C7,Bad_Speculation.Branch_Mispredicts,16.72,% Slots,,br_misp_retired.all_branches,0.00,5.33,
52.722421892,S1-C7,Backend_Bound,29.03,% Slots,,,0.00,5.33,<==
52.722421892,S1-C7,Backend_Bound.Memory_Bound,15.21,% Slots,,,0.00,5.06,
52.722421892,S1-C7,Backend_Bound.Core_Bound,13.82,% Slots,,,0.00,5.06,
52.722421892,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
52.722421892,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
52.722421892,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
52.722421892,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
52.722421892,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
52.722421892,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
52.722421892,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
52.722421892,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
52.722421892,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
52.722421892,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
52.722421892,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
52.722421892,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
52.722421892,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
52.722421892,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
52.722421892,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
52.722421892,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
52.722421892,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
52.722421892,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
54.242167318,S0-C0,Frontend_Bound,24.81,% Slots,,,0.00,5.26,
54.242167318,S0-C0,Bad_Speculation,24.38,% Slots,,,0.00,5.26,
54.242167318,S0-C0,Backend_Bound,20.55,% Slots,,,0.00,5.26,
54.242167318,S0-C0,Frontend_Bound.Frontend_Bandwidth,12.21,% Slots,,,0.00,5.26,
54.242167318,S0-C0,Bad_Speculation.Branch_Mispredicts,24.09,% Slots,,br_misp_retired.all_branches,0.00,5.26,
54.242167318,S0-C0,Backend_Bound.Core_Bound,13.68,% Slots,,,0.00,5.26,
54.242167318,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.31,% Core_Clocks,,,0.00,5.26,<==
54.242167318,S0-C0-T0,MUX,5.25,%,,,0.00,100.0,
54.242167318,S0-C1,Frontend_Bound,30.55,% Slots,,,0.00,5.25,
54.242167318,S0-C1,Bad_Speculation,13.55,% Slots,,,0.00,5.25,
54.242167318,S0-C1,Backend_Bound,33.56,% Slots,,,0.00,5.25,
54.242167318,S0-C1,Frontend_Bound.Frontend_Latency,28.64,% Slots,,rs_events.empty_end,0.00,5.25,
54.242167318,S0-C1,Bad_Speculation.Branch_Mispredicts,13.38,% Slots,,br_misp_retired.all_branches,0.00,5.25,
54.242167318,S0-C1,Backend_Bound.Memory_Bound,57.41,% Slots,,,0.00,5.25,
54.242167318,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.22,% Clocks,,,0.00,5.26,
54.242167318,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
54.242167318,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,<==
54.242167318,S0-C1-T0,MUX,5.24,%,,,0.00,100.0,
54.242167318,S0-C2,Frontend_Bound,22.65,% Slots,,,0.00,5.26,<==
54.242167318,S0-C2,Bad_Speculation,18.24,% Slots,,,0.00,5.26,
54.242167318,S0-C2,Backend_Bound,18.54,% Slots,,,0.00,5.26,
54.242167318,S0-C2,Bad_Speculation.Branch_Mispredicts,17.64,% Slots,,br_misp_retired.all_branches,0.00,5.26,
54.242167318,S0-C2,Backend_Bound.Core_Bound,10.14,% Slots,,,0.00,5.26,
54.242167318,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.15,% Clocks,,,0.00,5.25,
54.242167318,S0-C2-T0,MUX,5.25,%,,,0.00,100.0,
54.242167318,S0-C3,Frontend_Bound,39.06,% Slots,,,0.00,5.26,
54.242167318,S0-C3,Bad_Speculation,19.81,% Slots,,,0.00,5.26,
54.242167318,S0-C3,Frontend_Bound.Frontend_Latency,17.21,% Slots,,rs_events.empty_end,0.00,5.26,
54.242167318,S0-C3,Bad_Speculation.Branch_Mispredicts,19.61,% Slots,,br_misp_retired.all_branches,0.00,5.26,
54.242167318,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.07,% Clocks,,,0.00,5.26,
54.242167318,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
54.242167318,S0-C3-T0,MUX,5.25,%,,,0.00,100.0,
54.242167318,S0-C4,Frontend_Bound,25.27,% Slots,,,0.00,5.26,
54.242167318,S0-C4,Bad_Speculation,14.98,% Slots,,,0.00,5.26,
54.242167318,S0-C4,Backend_Bound,32.02,% Slots,,,0.00,5.26,
54.242167318,S0-C4,Frontend_Bound.Frontend_Latency,24.46,% Slots,,rs_events.empty_end,0.00,5.26,
54.242167318,S0-C4,Bad_Speculation.Branch_Mispredicts,14.81,% Slots,,br_misp_retired.all_branches,0.00,5.26,
54.242167318,S0-C4,Backend_Bound.Core_Bound,95.86,% Slots,,,0.00,5.26,<==
54.242167318,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
54.242167318,S0-C4-T0,MUX,5.25,%,,,0.00,100.0,
54.242167318,S0-C5,Frontend_Bound,36.28,% Slots,,,0.00,5.26,
54.242167318,S0-C5,Bad_Speculation,12.50,% Slots,,,0.00,5.26,
54.242167318,S0-C5,Backend_Bound,22.52,% Slots,,,0.00,5.26,
54.242167318,S0-C5,Frontend_Bound.Frontend_Latency,26.56,% Slots,,rs_events.empty_end,0.00,5.26,
54.242167318,S0-C5,Frontend_Bound.Frontend_Bandwidth,10.96,% Slots,,,0.00,5.26,
54.242167318,S0-C5,Bad_Speculation.Branch_Mispredicts,12.34,% Slots,,br_misp_retired.all_branches,0.00,5.26,
54.242167318,S0-C5,Backend_Bound.Memory_Bound,14.59,% Slots,,,0.00,5.26,
54.242167318,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.80,% Clocks,,,0.00,5.26,
54.242167318,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
54.242167318,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.69,% Core_Clocks,,,0.00,5.27,
54.242167318,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.86,% Core_Clocks,,,0.00,5.26,
54.242167318,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,9.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
54.242167318,S0-C5-T0,MUX,5.25,%,,,0.00,100.0,
54.242167318,S0-C6,Frontend_Bound,33.39,% Slots,,,0.00,5.25,
54.242167318,S0-C6,Bad_Speculation,19.60,% Slots,,,0.00,5.25,
54.242167318,S0-C6,Backend_Bound,19.15,% Slots,,,0.00,5.25,
54.242167318,S0-C6,Frontend_Bound.Frontend_Latency,24.97,% Slots,,rs_events.empty_end,0.00,5.25,
54.242167318,S0-C6,Bad_Speculation.Branch_Mispredicts,19.38,% Slots,,br_misp_retired.all_branches,0.00,5.25,
54.242167318,S0-C6,Backend_Bound.Memory_Bound,18.09,% Slots,,,0.00,5.25,
54.242167318,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.48,% Clocks,,,0.00,5.26,
54.242167318,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
54.242167318,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
54.242167318,S0-C6-T0,MUX,5.25,%,,,0.00,100.0,
54.242167318,S0-C7,Frontend_Bound,43.49,% Slots,,,0.00,5.26,
54.242167318,S0-C7,Bad_Speculation,24.88,% Slots,,,0.00,5.26,
54.242167318,S0-C7,Frontend_Bound.Frontend_Latency,19.50,% Slots,,rs_events.empty_end,0.00,5.26,
54.242167318,S0-C7,Frontend_Bound.Frontend_Bandwidth,30.49,% Slots,,,0.00,5.26,
54.242167318,S0-C7,Bad_Speculation.Branch_Mispredicts,24.50,% Slots,,br_misp_retired.all_branches,0.00,5.26,
54.242167318,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.78,% Clocks,,,0.00,5.26,
54.242167318,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,23.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
54.242167318,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.66,% Core_Clocks,,,0.00,5.27,<==
54.242167318,S0-C7-T0,MUX,5.25,%,,,0.00,100.0,
54.242167318,S1-C0,Frontend_Bound,32.10,% Slots,,,0.00,5.26,
54.242167318,S1-C0,Bad_Speculation,11.35,% Slots,,,0.00,5.26,
54.242167318,S1-C0,Backend_Bound,19.41,% Slots,,,0.00,5.26,
54.242167318,S1-C0,Frontend_Bound.Frontend_Latency,19.97,% Slots,,rs_events.empty_end,0.00,5.26,<==
54.242167318,S1-C0,Bad_Speculation.Branch_Mispredicts,11.08,% Slots,,br_misp_retired.all_branches,0.00,5.26,
54.242167318,S1-C0,Backend_Bound.Core_Bound,12.25,% Slots,,,0.00,5.26,
54.242167318,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.02,% Clocks,,,0.00,5.26,
54.242167318,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
54.242167318,S1-C0-T0,MUX,5.26,%,,,0.00,100.0,
54.242167318,S1-C1,Frontend_Bound,34.88,% Slots,,,0.00,5.26,
54.242167318,S1-C1,Backend_Bound,39.93,% Slots,,,0.00,5.26,
54.242167318,S1-C1,Frontend_Bound.Frontend_Latency,52.10,% Slots,,rs_events.empty_end,0.00,5.26,
54.242167318,S1-C1,Frontend_Bound.Frontend_Bandwidth,15.69,% Slots,,,0.00,5.26,
54.242167318,S1-C1,Backend_Bound.Memory_Bound,13.13,% Slots,,,0.00,5.26,
54.242167318,S1-C1,Backend_Bound.Core_Bound,26.79,% Slots,,,0.00,5.26,<==
54.242167318,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
54.242167318,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,41.12,% Core_Clocks,,,0.00,5.27,
54.242167318,S1-C1-T0,MUX,5.26,%,,,0.00,100.0,
54.242167318,S1-C2,Frontend_Bound,60.31,% Slots,,,0.00,5.26,<==
54.242167318,S1-C2,Bad_Speculation,19.99,% Slots,,,0.00,5.26,
54.242167318,S1-C2,Frontend_Bound.Frontend_Latency,15.63,% Slots,,rs_events.empty_end,0.00,5.26,
54.242167318,S1-C2,Frontend_Bound.Frontend_Bandwidth,17.97,% Slots,,,0.00,5.26,
54.242167318,S1-C2,Bad_Speculation.Branch_Mispredicts,19.62,% Slots,,br_misp_retired.all_branches,0.00,5.26,
54.242167318,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.28,% Clocks,,,0.00,5.26,
54.242167318,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
54.242167318,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.56,% Core_Clocks,,,0.00,5.27,
54.242167318,S1-C2-T0,MUX,5.26,%,,,0.00,100.0,
54.242167318,S1-C3,Frontend_Bound,46.25,% Slots,,,0.00,5.26,
54.242167318,S1-C3,Bad_Speculation,16.07,% Slots,,,0.00,5.26,
54.242167318,S1-C3,Frontend_Bound.Frontend_Latency,20.87,% Slots,,rs_events.empty_end,0.00,5.26,
54.242167318,S1-C3,Frontend_Bound.Frontend_Bandwidth,43.10,% Slots,,,0.00,5.26,
54.242167318,S1-C3,Bad_Speculation.Branch_Mispredicts,15.52,% Slots,,br_misp_retired.all_branches,0.00,5.26,
54.242167318,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.55,% Clocks,,,0.00,5.26,
54.242167318,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
54.242167318,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.34,% Core_Clocks,,,0.00,5.27,<==
54.242167318,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.54,% Core_Clocks,,,0.00,5.26,
54.242167318,S1-C3-T0,MUX,5.26,%,,,0.00,100.0,
54.242167318,S1-C4,Frontend_Bound,60.70,% Slots,,,0.00,5.26,<==
54.242167318,S1-C4,Bad_Speculation,20.46,% Slots,,,0.00,5.26,
54.242167318,S1-C4,Bad_Speculation.Branch_Mispredicts,20.22,% Slots,,br_misp_retired.all_branches,0.00,5.26,
54.242167318,S1-C4-T0,MUX,5.26,%,,,0.00,100.0,
54.242167318,S1-C5,Frontend_Bound,23.12,% Slots,,,0.00,5.26,
54.242167318,S1-C5,Bad_Speculation,18.97,% Slots,,,0.00,5.26,
54.242167318,S1-C5,Backend_Bound,28.56,% Slots,,,0.00,5.26,
54.242167318,S1-C5,Retiring,16.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
54.242167318,S1-C5,Frontend_Bound.Frontend_Latency,15.30,% Slots,,rs_events.empty_end,0.00,5.26,
54.242167318,S1-C5,Frontend_Bound.Frontend_Bandwidth,81.66,% Slots,,,0.00,5.26,
54.242167318,S1-C5,Bad_Speculation.Branch_Mispredicts,18.75,% Slots,,br_misp_retired.all_branches,0.00,5.26,
54.242167318,S1-C5,Backend_Bound.Core_Bound,35.04,% Slots,,,0.00,5.26,
54.242167318,S1-C5,Retiring.Microcode_Sequencer,5.90,% Slots,,idq.ms_uops,0.00,5.26,
54.242167318,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.32,% Clocks,,,0.00,5.26,
54.242167318,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
54.242167318,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.49,% Clocks,,idq.ms_switches,0.00,5.26,
54.242167318,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,40.93,% Core_Clocks,,,0.00,5.26,
54.242167318,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.60,% Core_Clocks,,,0.00,5.26,
54.242167318,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,62.88,% Clocks,,,0.00,5.26,<==
54.242167318,S1-C5-T0,MUX,5.26,%,,,0.00,100.0,
54.242167318,S1-C6,Frontend_Bound,40.36,% Slots,,,0.00,5.26,
54.242167318,S1-C6,Backend_Bound,36.54,% Slots,,,0.00,5.26,
54.242167318,S1-C6,Retiring,35.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
54.242167318,S1-C6,Frontend_Bound.Frontend_Latency,38.95,% Slots,,rs_events.empty_end,0.00,5.26,
54.242167318,S1-C6,Backend_Bound.Memory_Bound,13.30,% Slots,,,0.00,5.26,
54.242167318,S1-C6,Backend_Bound.Core_Bound,23.25,% Slots,,,0.00,5.26,
54.242167318,S1-C6,Retiring.Microcode_Sequencer,2.44,% Slots,,idq.ms_uops,0.00,5.26,
54.242167318,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.23,% Clocks,,,0.00,5.26,
54.242167318,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
54.242167318,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.61,% Clocks,,idq.ms_switches,0.00,5.26,
54.242167318,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
54.242167318,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
54.242167318,S1-C6-T0,MUX,5.25,%,,,0.00,100.0,
54.242167318,S1-C7,Frontend_Bound,32.64,% Slots,,,0.00,5.26,
54.242167318,S1-C7,Bad_Speculation,18.20,% Slots,,,0.00,5.26,
54.242167318,S1-C7,Backend_Bound,22.30,% Slots,,,0.00,5.26,
54.242167318,S1-C7,Frontend_Bound.Frontend_Latency,22.08,% Slots,,rs_events.empty_end,0.00,5.26,
54.242167318,S1-C7,Frontend_Bound.Frontend_Bandwidth,12.93,% Slots,,,0.00,5.26,
54.242167318,S1-C7,Bad_Speculation.Branch_Mispredicts,17.85,% Slots,,br_misp_retired.all_branches,0.00,5.26,
54.242167318,S1-C7,Backend_Bound.Memory_Bound,31.50,% Slots,,,0.00,5.26,
54.242167318,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.43,% Clocks,,,0.00,5.26,
54.242167318,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
54.242167318,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.07,% Core_Clocks,,,0.00,5.26,
54.242167318,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.88,% Core_Clocks,,,0.00,5.26,
54.242167318,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,9.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
54.242167318,S1-C7-T0,MUX,5.26,%,,,0.00,100.0,
54.242167318,S0-C0-T1,MUX,5.26,%,,,0.00,100.0,
54.242167318,S0-C1-T1,MUX,5.25,%,,,0.00,100.0,
54.242167318,S0-C2-T1,MUX,5.26,%,,,0.00,100.0,
54.242167318,S0-C3-T1,MUX,5.26,%,,,0.00,100.0,
54.242167318,S0-C4-T1,MUX,5.26,%,,,0.00,100.0,
54.242167318,S0-C5-T1,MUX,5.26,%,,,0.00,100.0,
54.242167318,S0-C6-T1,MUX,5.25,%,,,0.00,100.0,
54.242167318,S0-C7-T1,MUX,5.26,%,,,0.00,100.0,
54.242167318,S1-C0-T1,MUX,5.26,%,,,0.00,100.0,
54.242167318,S1-C1-T1,MUX,5.26,%,,,0.00,100.0,
54.242167318,S1-C2-T1,MUX,5.26,%,,,0.00,100.0,
54.242167318,S1-C3-T1,MUX,5.26,%,,,0.00,100.0,
54.242167318,S1-C4-T1,MUX,5.26,%,,,0.00,100.0,
54.242167318,S1-C5-T1,MUX,5.26,%,,,0.00,100.0,
54.242167318,S1-C6-T1,MUX,5.26,%,,,0.00,100.0,
54.242167318,S1-C7-T1,MUX,5.26,%,,,0.00,100.0,
55.754779807,S0-C0,Frontend_Bound,29.32,% Slots,,,0.00,5.13,
55.754779807,S0-C0,Backend_Bound,43.00,% Slots,,,0.00,5.13,<==
55.754779807,S0-C0,Retiring,23.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
55.754779807,S0-C0,Frontend_Bound.Frontend_Latency,19.37,% Slots,,rs_events.empty_end,0.00,5.13,
55.754779807,S0-C0,Frontend_Bound.Frontend_Bandwidth,20.00,% Slots,,,0.00,5.16,
55.754779807,S0-C0,Backend_Bound.Memory_Bound,23.31,% Slots,,,0.00,5.13,
55.754779807,S0-C0,Backend_Bound.Core_Bound,19.69,% Slots,,,0.00,5.13,
55.754779807,S0-C0,Retiring.Microcode_Sequencer,2.60,% Slots,,idq.ms_uops,0.00,5.28,
55.754779807,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
55.754779807,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.63,% Clocks,,idq.ms_switches,0.00,5.29,
55.754779807,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.46,% Core_Clocks,,,0.00,5.29,
55.754779807,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.11,% Core_Clocks,,,0.00,5.03,
55.754779807,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
55.754779807,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,55.86,% Clocks,,,0.00,5.05,
55.754779807,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
55.754779807,S0-C1,Frontend_Bound,21.74,% Slots,,,0.00,5.14,
55.754779807,S0-C1,Bad_Speculation,14.75,% Slots,,,0.00,5.14,
55.754779807,S0-C1,Backend_Bound,33.63,% Slots,,,0.00,5.14,
55.754779807,S0-C1,Bad_Speculation.Branch_Mispredicts,14.54,% Slots,,br_misp_retired.all_branches,0.00,5.14,
55.754779807,S0-C1,Backend_Bound.Memory_Bound,66.32,% Slots,,,0.00,5.14,
55.754779807,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,<==
55.754779807,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
55.754779807,S0-C2,Bad_Speculation,14.04,% Slots,,,0.00,5.13,
55.754779807,S0-C2,Bad_Speculation.Branch_Mispredicts,13.61,% Slots,,br_misp_retired.all_branches,0.00,5.13,
55.754779807,S0-C2,Backend_Bound,14.06,% Slots,,,0.00,5.13,<==
55.754779807,S0-C2-T0,MUX,5.02,%,,,0.00,100.0,
55.754779807,S0-C3,Frontend_Bound,20.10,% Slots,,,0.00,5.13,
55.754779807,S0-C3,Bad_Speculation,11.67,% Slots,,,0.00,5.13,
55.754779807,S0-C3,Backend_Bound,44.64,% Slots,,,0.00,5.13,<==
55.754779807,S0-C3,Frontend_Bound.Frontend_Latency,31.20,% Slots,,rs_events.empty_end,0.00,5.1,
55.754779807,S0-C3,Bad_Speculation.Branch_Mispredicts,11.36,% Slots,,br_misp_retired.all_branches,0.00,5.13,
55.754779807,S0-C3,Backend_Bound.Memory_Bound,21.73,% Slots,,,0.00,5.08,
55.754779807,S0-C3,Backend_Bound.Core_Bound,22.91,% Slots,,,0.00,5.08,
55.754779807,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
55.754779807,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.25,% Clocks,,,0.00,5.05,
55.754779807,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
55.754779807,S0-C4,Frontend_Bound,29.19,% Slots,,,0.00,5.14,
55.754779807,S0-C4,Backend_Bound,31.99,% Slots,,,0.00,5.14,
55.754779807,S0-C4,Frontend_Bound.Frontend_Latency,22.74,% Slots,,rs_events.empty_end,0.00,5.11,
55.754779807,S0-C4,Backend_Bound.Memory_Bound,28.14,% Slots,,,0.00,5.08,
55.754779807,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.24,% Clocks,,,0.00,5.29,
55.754779807,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
55.754779807,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,<==
55.754779807,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
55.754779807,S0-C5,Frontend_Bound,31.21,% Slots,,,0.00,5.14,
55.754779807,S0-C5,Bad_Speculation,12.22,% Slots,,,0.00,5.14,
55.754779807,S0-C5,Backend_Bound,29.10,% Slots,,,0.00,5.14,
55.754779807,S0-C5,Frontend_Bound.Frontend_Latency,22.39,% Slots,,rs_events.empty_end,0.00,5.1,
55.754779807,S0-C5,Bad_Speculation.Branch_Mispredicts,12.08,% Slots,,br_misp_retired.all_branches,0.00,5.14,
55.754779807,S0-C5,Backend_Bound.Memory_Bound,14.65,% Slots,,,0.00,5.07,
55.754779807,S0-C5,Backend_Bound.Core_Bound,14.45,% Slots,,,0.00,5.07,
55.754779807,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.98,% Clocks,,,0.00,5.29,
55.754779807,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
55.754779807,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
55.754779807,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.10,% Clocks,,,0.00,5.04,
55.754779807,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
55.754779807,S0-C6,Frontend_Bound,32.90,% Slots,,,0.00,5.14,<==
55.754779807,S0-C6,Bad_Speculation,12.67,% Slots,,,0.00,5.14,
55.754779807,S0-C6,Backend_Bound,13.35,% Slots,,,0.00,5.14,
55.754779807,S0-C6,Frontend_Bound.Frontend_Latency,17.23,% Slots,,rs_events.empty_end,0.00,5.1,
55.754779807,S0-C6,Frontend_Bound.Frontend_Bandwidth,14.00,% Slots,,,0.00,5.17,
55.754779807,S0-C6,Bad_Speculation.Branch_Mispredicts,12.40,% Slots,,br_misp_retired.all_branches,0.00,5.14,
55.754779807,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.88,% Clocks,,,0.00,5.29,
55.754779807,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
55.754779807,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.55,% Core_Clocks,,,0.00,5.29,
55.754779807,S0-C6-T0,MUX,5.03,%,,,0.00,100.0,
55.754779807,S0-C7,Backend_Bound,50.52,% Slots,,,0.00,5.14,
55.754779807,S0-C7,Backend_Bound.Memory_Bound,32.67,% Slots,,,0.00,5.07,
55.754779807,S0-C7,Backend_Bound.Core_Bound,17.85,% Slots,,,0.00,5.07,
55.754779807,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,<==
55.754779807,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.50,% Clocks,,,0.00,5.05,
55.754779807,S0-C7-T0,MUX,5.02,%,,,0.00,100.0,
55.754779807,S1-C0,Frontend_Bound,30.43,% Slots,,,0.00,5.14,
55.754779807,S1-C0,Bad_Speculation,13.14,% Slots,,,0.00,5.14,
55.754779807,S1-C0,Backend_Bound,25.09,% Slots,,,0.00,5.14,
55.754779807,S1-C0,Frontend_Bound.Frontend_Latency,22.15,% Slots,,rs_events.empty_end,0.00,5.09,<==
55.754779807,S1-C0,Bad_Speculation.Branch_Mispredicts,12.90,% Slots,,br_misp_retired.all_branches,0.00,5.14,
55.754779807,S1-C0,Backend_Bound.Memory_Bound,12.56,% Slots,,,0.00,5.06,
55.754779807,S1-C0,Backend_Bound.Core_Bound,12.53,% Slots,,,0.00,5.06,
55.754779807,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.87,% Clocks,,,0.00,5.29,
55.754779807,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
55.754779807,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
55.754779807,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
55.754779807,S1-C0-T0,MUX,5.02,%,,,0.00,100.0,
55.754779807,S1-C1,Bad_Speculation,13.22,% Slots,,,0.00,5.14,
55.754779807,S1-C1,Bad_Speculation.Branch_Mispredicts,13.11,% Slots,,br_misp_retired.all_branches,0.00,5.14,
55.754779807,S1-C1,Backend_Bound,44.14,% Slots,,,0.00,5.14,
55.754779807,S1-C1,Backend_Bound.Memory_Bound,25.06,% Slots,,,0.00,5.06,
55.754779807,S1-C1,Backend_Bound.Core_Bound,19.08,% Slots,,,0.00,5.06,
55.754779807,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,<==
55.754779807,S1-C1-T0,MUX,5.02,%,,,0.00,100.0,
55.754779807,S1-C2,Frontend_Bound,22.66,% Slots,,,0.00,5.14,
55.754779807,S1-C2,Bad_Speculation,16.14,% Slots,,,0.00,5.14,
55.754779807,S1-C2,Backend_Bound,34.00,% Slots,,,0.00,5.14,
55.754779807,S1-C2,Frontend_Bound.Frontend_Latency,20.20,% Slots,,rs_events.empty_end,0.00,5.09,
55.754779807,S1-C2,Frontend_Bound.Frontend_Bandwidth,56.22,% Slots,,,0.00,5.17,
55.754779807,S1-C2,Bad_Speculation.Branch_Mispredicts,15.73,% Slots,,br_misp_retired.all_branches,0.00,5.14,
55.754779807,S1-C2,Backend_Bound.Core_Bound,39.49,% Slots,,,0.00,5.06,<==
55.754779807,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
55.754779807,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.38,% Core_Clocks,,,0.00,5.29,
55.754779807,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.93,% Core_Clocks,,,0.00,5.02,
55.754779807,S1-C2-T0,MUX,5.02,%,,,0.00,100.0,
55.754779807,S1-C3,Frontend_Bound,27.99,% Slots,,,0.00,5.14,
55.754779807,S1-C3,Bad_Speculation,18.59,% Slots,,,0.00,5.14,
55.754779807,S1-C3,Backend_Bound,29.72,% Slots,,,0.00,5.14,
55.754779807,S1-C3,Frontend_Bound.Frontend_Latency,18.51,% Slots,,rs_events.empty_end,0.00,5.09,
55.754779807,S1-C3,Frontend_Bound.Frontend_Bandwidth,27.49,% Slots,,,0.00,5.18,
55.754779807,S1-C3,Bad_Speculation.Branch_Mispredicts,18.28,% Slots,,br_misp_retired.all_branches,0.00,5.14,
55.754779807,S1-C3,Backend_Bound.Core_Bound,49.51,% Slots,,,0.00,5.06,
55.754779807,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.12,% Clocks,,,0.00,5.29,
55.754779807,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
55.754779807,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.29,% Core_Clocks,,,0.00,5.29,
55.754779807,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.29,% Core_Clocks,,,0.00,5.02,
55.754779807,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,98.63,% Clocks,,,0.00,5.29,<==
55.754779807,S1-C3-T0,MUX,5.02,%,,,0.00,100.0,
55.754779807,S1-C4,Frontend_Bound,28.59,% Slots,,,0.00,5.15,
55.754779807,S1-C4,Backend_Bound,43.69,% Slots,,,0.00,5.15,
55.754779807,S1-C4,Frontend_Bound.Frontend_Latency,25.62,% Slots,,rs_events.empty_end,0.00,5.08,
55.754779807,S1-C4,Frontend_Bound.Frontend_Bandwidth,21.81,% Slots,,,0.00,5.18,
55.754779807,S1-C4,Backend_Bound.Core_Bound,73.76,% Slots,,,0.00,5.06,
55.754779807,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
55.754779807,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,53.94,% Clocks,,,0.00,5.29,<==
55.754779807,S1-C4-T0,MUX,5.02,%,,,0.00,100.0,
55.754779807,S1-C5,Frontend_Bound,26.38,% Slots,,,0.00,5.12,
55.754779807,S1-C5,Bad_Speculation,11.11,% Slots,,,0.00,5.12,
55.754779807,S1-C5,Backend_Bound,28.83,% Slots,,,0.00,5.12,
55.754779807,S1-C5,Frontend_Bound.Frontend_Latency,23.88,% Slots,,rs_events.empty_end,0.00,5.08,
55.754779807,S1-C5,Bad_Speculation.Branch_Mispredicts,10.82,% Slots,,br_misp_retired.all_branches,0.00,5.12,
55.754779807,S1-C5,Backend_Bound.Core_Bound,99.97,% Slots,,,0.00,5.05,
55.754779807,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.23,% Clocks,,,0.00,5.28,
55.754779807,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
55.754779807,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.31,% Clocks,,,0.00,5.29,<==
55.754779807,S1-C5-T0,MUX,5.02,%,,,0.00,100.0,
55.754779807,S1-C6,Frontend_Bound,22.72,% Slots,,,0.00,5.12,
55.754779807,S1-C6,Backend_Bound,49.41,% Slots,,,0.00,5.12,
55.754779807,S1-C6,Frontend_Bound.Frontend_Latency,15.91,% Slots,,rs_events.empty_end,0.00,5.08,
55.754779807,S1-C6,Frontend_Bound.Frontend_Bandwidth,58.13,% Slots,,,0.00,5.16,
55.754779807,S1-C6,Backend_Bound.Core_Bound,64.87,% Slots,,,0.00,5.05,<==
55.754779807,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.99,% Clocks,,,0.00,5.29,
55.754779807,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
55.754779807,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.77,% Core_Clocks,,,0.00,5.29,
55.754779807,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.21,% Core_Clocks,,,0.00,5.02,
55.754779807,S1-C6-T0,MUX,5.02,%,,,0.00,100.0,
55.754779807,S1-C7,Backend_Bound,38.35,% Slots,,,0.00,5.12,
55.754779807,S1-C7,Backend_Bound.Memory_Bound,14.89,% Slots,,,0.00,5.05,
55.754779807,S1-C7,Backend_Bound.Core_Bound,23.46,% Slots,,,0.00,5.05,<==
55.754779807,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
55.754779807,S1-C7-T0,MUX,5.02,%,,,0.00,100.0,
55.754779807,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
55.754779807,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
55.754779807,S0-C2-T1,MUX,5.02,%,,,0.00,100.0,
55.754779807,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
55.754779807,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
55.754779807,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
55.754779807,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
55.754779807,S0-C7-T1,MUX,5.02,%,,,0.00,100.0,
55.754779807,S1-C0-T1,MUX,5.02,%,,,0.00,100.0,
55.754779807,S1-C1-T1,MUX,5.02,%,,,0.00,100.0,
55.754779807,S1-C2-T1,MUX,5.02,%,,,0.00,100.0,
55.754779807,S1-C3-T1,MUX,5.02,%,,,0.00,100.0,
55.754779807,S1-C4-T1,MUX,5.02,%,,,0.00,100.0,
55.754779807,S1-C5-T1,MUX,5.02,%,,,0.00,100.0,
55.754779807,S1-C6-T1,MUX,5.02,%,,,0.00,100.0,
55.754779807,S1-C7-T1,MUX,5.02,%,,,0.00,100.0,
57.28160755,S0-C0,Bad_Speculation,14.68,% Slots,,,0.00,5.23,
57.28160755,S0-C0,Bad_Speculation.Branch_Mispredicts,14.54,% Slots,,br_misp_retired.all_branches,0.00,5.23,
57.28160755,S0-C0,Backend_Bound,37.32,% Slots,,,0.00,5.23,
57.28160755,S0-C0,Backend_Bound.Memory_Bound,28.96,% Slots,,,0.00,5.23,
57.28160755,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,<==
57.28160755,S0-C0-T0,MUX,5.23,%,,,0.00,100.0,
57.28160755,S0-C1,Bad_Speculation,18.00,% Slots,,,0.00,5.24,
57.28160755,S0-C1,Bad_Speculation.Branch_Mispredicts,17.78,% Slots,,br_misp_retired.all_branches,0.00,5.24,
57.28160755,S0-C1,Backend_Bound,30.86,% Slots,,,0.00,5.24,
57.28160755,S0-C1,Backend_Bound.Core_Bound,21.42,% Slots,,,0.00,5.24,<==
57.28160755,S0-C1-T0,MUX,5.23,%,,,0.00,100.0,
57.28160755,S0-C2,Bad_Speculation,15.26,% Slots,,,0.00,5.23,
57.28160755,S0-C2,Bad_Speculation.Branch_Mispredicts,14.88,% Slots,,br_misp_retired.all_branches,0.00,5.23,
57.28160755,S0-C2,Backend_Bound,44.67,% Slots,,,0.00,5.23,<==
57.28160755,S0-C2,Backend_Bound.Memory_Bound,22.20,% Slots,,,0.00,5.23,
57.28160755,S0-C2,Backend_Bound.Core_Bound,22.47,% Slots,,,0.00,5.23,
57.28160755,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,
57.28160755,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,65.24,% Clocks,,,0.00,5.23,
57.28160755,S0-C2-T0,MUX,5.23,%,,,0.00,100.0,
57.28160755,S0-C3,Frontend_Bound,26.85,% Slots,,,0.00,5.24,
57.28160755,S0-C3,Bad_Speculation,10.05,% Slots,,,0.00,5.24,
57.28160755,S0-C3,Backend_Bound,53.19,% Slots,,,0.00,5.24,
57.28160755,S0-C3,Retiring,23.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
57.28160755,S0-C3,Frontend_Bound.Frontend_Latency,48.88,% Slots,,rs_events.empty_end,0.00,5.24,
57.28160755,S0-C3,Bad_Speculation.Branch_Mispredicts,9.60,% Slots,,br_misp_retired.all_branches,0.00,5.24,
57.28160755,S0-C3,Backend_Bound.Memory_Bound,23.53,% Slots,,,0.00,5.24,
57.28160755,S0-C3,Backend_Bound.Core_Bound,29.67,% Slots,,,0.00,5.24,
57.28160755,S0-C3,Retiring.Microcode_Sequencer,4.68,% Slots,,idq.ms_uops,0.00,5.24,
57.28160755,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.89,% Clocks,,,0.00,5.24,
57.28160755,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
57.28160755,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.33,% Clocks,,idq.ms_switches,0.00,5.24,
57.28160755,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,
57.28160755,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
57.28160755,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,63.91,% Clocks,,,0.00,5.24,<==
57.28160755,S0-C3-T0,MUX,5.23,%,,,0.00,100.0,
57.28160755,S0-C4,Bad_Speculation,11.65,% Slots,,,0.00,5.23,
57.28160755,S0-C4,Bad_Speculation.Branch_Mispredicts,11.55,% Slots,,br_misp_retired.all_branches,0.00,5.23,
57.28160755,S0-C4,Backend_Bound,43.90,% Slots,,,0.00,5.23,<==
57.28160755,S0-C4,Backend_Bound.Memory_Bound,24.33,% Slots,,,0.00,5.23,
57.28160755,S0-C4,Backend_Bound.Core_Bound,19.57,% Slots,,,0.00,5.23,
57.28160755,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,20.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,
57.28160755,S0-C4-T0,Backend_Bound.Memory_Bound.L2_Bound,5.95,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.48,
57.28160755,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,9.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
57.28160755,S0-C4-T0,MUX,5.23,%,,,0.00,100.0,
57.28160755,S0-C5,Frontend_Bound,22.14,% Slots,,,0.00,5.23,
57.28160755,S0-C5,Bad_Speculation,18.74,% Slots,,,0.00,5.23,
57.28160755,S0-C5,Backend_Bound,24.13,% Slots,,,0.00,5.23,
57.28160755,S0-C5,Retiring,32.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
57.28160755,S0-C5,Frontend_Bound.Frontend_Latency,21.71,% Slots,,rs_events.empty_end,0.00,5.23,
57.28160755,S0-C5,Bad_Speculation.Branch_Mispredicts,18.35,% Slots,,br_misp_retired.all_branches,0.00,5.23,
57.28160755,S0-C5,Backend_Bound.Memory_Bound,25.38,% Slots,,,0.00,5.23,
57.28160755,S0-C5,Retiring.Microcode_Sequencer,1.26,% Slots,,idq.ms_uops,0.00,5.24,<==
57.28160755,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.04,% Clocks,,,0.00,5.24,
57.28160755,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
57.28160755,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.27,% Clocks,,idq.ms_switches,0.00,5.24,
57.28160755,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,
57.28160755,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
57.28160755,S0-C5-T0,MUX,5.23,%,,,0.00,100.0,
57.28160755,S0-C6,Frontend_Bound,35.00,% Slots,,,0.00,5.24,
57.28160755,S0-C6,Bad_Speculation,10.86,% Slots,,,0.00,5.24,
57.28160755,S0-C6,Backend_Bound,23.53,% Slots,,,0.00,5.24,
57.28160755,S0-C6,Frontend_Bound.Frontend_Latency,24.92,% Slots,,rs_events.empty_end,0.00,5.24,
57.28160755,S0-C6,Bad_Speculation.Branch_Mispredicts,10.69,% Slots,,br_misp_retired.all_branches,0.00,5.24,
57.28160755,S0-C6,Backend_Bound.Memory_Bound,16.52,% Slots,,,0.00,5.24,
57.28160755,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.08,% Clocks,,,0.00,5.24,
57.28160755,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,<==
57.28160755,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
57.28160755,S0-C6-T0,MUX,5.23,%,,,0.00,100.0,
57.28160755,S0-C7,Frontend_Bound,50.18,% Slots,,,0.00,5.23,<==
57.28160755,S0-C7,Bad_Speculation,21.49,% Slots,,,0.00,5.23,
57.28160755,S0-C7,Frontend_Bound.Frontend_Latency,20.21,% Slots,,rs_events.empty_end,0.00,5.23,
57.28160755,S0-C7,Frontend_Bound.Frontend_Bandwidth,20.63,% Slots,,,0.00,5.23,
57.28160755,S0-C7,Bad_Speculation.Branch_Mispredicts,21.04,% Slots,,br_misp_retired.all_branches,0.00,5.23,
57.28160755,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
57.28160755,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.15,% Core_Clocks,,,0.00,5.24,
57.28160755,S0-C7-T0,MUX,5.23,%,,,0.00,100.0,
57.28160755,S1-C0,Frontend_Bound,21.48,% Slots,,,0.00,5.24,
57.28160755,S1-C0,Bad_Speculation,11.04,% Slots,,,0.00,5.24,
57.28160755,S1-C0,Backend_Bound,30.68,% Slots,,,0.00,5.24,<==
57.28160755,S1-C0,Frontend_Bound.Frontend_Bandwidth,12.27,% Slots,,,0.00,5.24,
57.28160755,S1-C0,Bad_Speculation.Branch_Mispredicts,10.75,% Slots,,br_misp_retired.all_branches,0.00,5.24,
57.28160755,S1-C0,Backend_Bound.Memory_Bound,16.81,% Slots,,,0.00,5.24,
57.28160755,S1-C0,Backend_Bound.Core_Bound,13.87,% Slots,,,0.00,5.24,
57.28160755,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.06,% Core_Clocks,,,0.00,5.24,
57.28160755,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.08,% Core_Clocks,,,0.00,5.5,
57.28160755,S1-C0-T0,MUX,5.23,%,,,0.00,100.0,
57.28160755,S1-C1,Bad_Speculation,13.61,% Slots,,,0.00,5.24,
57.28160755,S1-C1,Bad_Speculation.Branch_Mispredicts,13.41,% Slots,,br_misp_retired.all_branches,0.00,5.24,
57.28160755,S1-C1,Backend_Bound,36.42,% Slots,,,0.00,5.24,
57.28160755,S1-C1,Backend_Bound.Memory_Bound,22.18,% Slots,,,0.00,5.24,
57.28160755,S1-C1,Backend_Bound.Core_Bound,14.24,% Slots,,,0.00,5.24,
57.28160755,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,11.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,<==
57.28160755,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.11,% Clocks,,,0.00,5.24,
57.28160755,S1-C1-T0,MUX,5.23,%,,,0.00,100.0,
57.28160755,S1-C2,Frontend_Bound,43.07,% Slots,,,0.00,5.23,
57.28160755,S1-C2,Bad_Speculation,18.74,% Slots,,,0.00,5.23,
57.28160755,S1-C2,Retiring,28.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
57.28160755,S1-C2,Frontend_Bound.Frontend_Latency,18.84,% Slots,,rs_events.empty_end,0.00,5.23,
57.28160755,S1-C2,Bad_Speculation.Branch_Mispredicts,17.87,% Slots,,br_misp_retired.all_branches,0.00,5.23,
57.28160755,S1-C2,Retiring.Microcode_Sequencer,2.04,% Slots,,idq.ms_uops,0.00,5.25,
57.28160755,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.13,% Clocks,,,0.00,5.23,
57.28160755,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,<==
57.28160755,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.25,% Clocks,,idq.ms_switches,0.00,5.23,
57.28160755,S1-C2-T0,MUX,5.23,%,,,0.00,100.0,
57.28160755,S1-C3,Bad_Speculation,16.86,% Slots,,,0.00,5.24,
57.28160755,S1-C3,Bad_Speculation.Branch_Mispredicts,16.70,% Slots,,br_misp_retired.all_branches,0.00,5.24,
57.28160755,S1-C3,Backend_Bound,23.24,% Slots,,,0.00,5.24,
57.28160755,S1-C3,Backend_Bound.Memory_Bound,13.89,% Slots,,,0.00,5.24,
57.28160755,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.67,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.24,<==
57.28160755,S1-C3-T0,MUX,5.24,%,,,0.00,100.0,
57.28160755,S1-C4,Frontend_Bound,35.16,% Slots,,,0.00,5.24,
57.28160755,S1-C4,Bad_Speculation,13.25,% Slots,,,0.00,5.24,
57.28160755,S1-C4,Backend_Bound,35.52,% Slots,,,0.00,5.24,
57.28160755,S1-C4,Retiring,31.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
57.28160755,S1-C4,Frontend_Bound.Frontend_Latency,21.46,% Slots,,rs_events.empty_end,0.00,5.24,
57.28160755,S1-C4,Bad_Speculation.Branch_Mispredicts,12.61,% Slots,,br_misp_retired.all_branches,0.00,5.24,
57.28160755,S1-C4,Backend_Bound.Memory_Bound,13.05,% Slots,,,0.00,5.24,
57.28160755,S1-C4,Backend_Bound.Core_Bound,22.47,% Slots,,,0.00,5.24,<==
57.28160755,S1-C4,Retiring.Microcode_Sequencer,2.63,% Slots,,idq.ms_uops,0.00,5.24,
57.28160755,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
57.28160755,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.41,% Clocks,,idq.ms_switches,0.00,5.24,
57.28160755,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,17.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
57.28160755,S1-C4-T0,MUX,5.23,%,,,0.00,100.0,
57.28160755,S1-C5,Frontend_Bound,36.12,% Slots,,,0.00,5.34,
57.28160755,S1-C5,Bad_Speculation,18.35,% Slots,,,0.00,5.26,
57.28160755,S1-C5,Backend_Bound,21.89,% Slots,,,0.00,5.26,
57.28160755,S1-C5,Retiring,28.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
57.28160755,S1-C5,Frontend_Bound.Frontend_Latency,24.55,% Slots,,rs_events.empty_end,0.00,5.24,
57.28160755,S1-C5,Frontend_Bound.Frontend_Bandwidth,80.08,% Slots,,,0.00,5.25,
57.28160755,S1-C5,Bad_Speculation.Branch_Mispredicts,17.76,% Slots,,br_misp_retired.all_branches,0.00,5.24,
57.28160755,S1-C5,Backend_Bound.Core_Bound,15.76,% Slots,,,0.00,5.24,
57.28160755,S1-C5,Retiring.Microcode_Sequencer,2.90,% Slots,,idq.ms_uops,0.00,5.24,
57.28160755,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
57.28160755,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.02,% Clocks,,idq.ms_switches,0.00,5.24,
57.28160755,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.36,% Core_Clocks,,,0.00,5.24,<==
57.28160755,S1-C5-T0,MUX,5.23,%,,,0.00,100.0,
57.28160755,S1-C6,Frontend_Bound,37.38,% Slots,,,0.00,5.34,
57.28160755,S1-C6,Bad_Speculation,15.12,% Slots,,,0.00,5.25,
57.28160755,S1-C6,Backend_Bound,21.70,% Slots,,,0.00,5.25,
57.28160755,S1-C6,Retiring,31.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
57.28160755,S1-C6,Frontend_Bound.Frontend_Latency,24.87,% Slots,,rs_events.empty_end,0.00,5.25,
57.28160755,S1-C6,Frontend_Bound.Frontend_Bandwidth,42.11,% Slots,,,0.00,5.25,
57.28160755,S1-C6,Bad_Speculation.Branch_Mispredicts,13.60,% Slots,,br_misp_retired.all_branches,0.00,5.24,
57.28160755,S1-C6,Backend_Bound.Core_Bound,14.14,% Slots,,,0.00,5.24,
57.28160755,S1-C6,Retiring.Microcode_Sequencer,1.22,% Slots,,idq.ms_uops,0.00,5.25,
57.28160755,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.00,% Clocks,,,0.00,5.24,
57.28160755,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
57.28160755,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.84,% Clocks,,idq.ms_switches,0.00,5.24,
57.28160755,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.41,% Core_Clocks,,,0.00,5.24,<==
57.28160755,S1-C6-T0,MUX,5.23,%,,,0.00,100.0,
57.28160755,S1-C7,Backend_Bound,54.98,% Slots,,,0.00,5.26,
57.28160755,S1-C7,Backend_Bound.Memory_Bound,31.52,% Slots,,,0.00,5.24,
57.28160755,S1-C7,Backend_Bound.Core_Bound,23.45,% Slots,,,0.00,5.24,
57.28160755,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,23.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,<==
57.28160755,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
57.28160755,S1-C7-T0,MUX,5.23,%,,,0.00,100.0,
57.28160755,S0-C0-T1,MUX,5.23,%,,,0.00,100.0,
57.28160755,S0-C1-T1,MUX,5.23,%,,,0.00,100.0,
57.28160755,S0-C2-T1,MUX,5.23,%,,,0.00,100.0,
57.28160755,S0-C3-T1,MUX,5.23,%,,,0.00,100.0,
57.28160755,S0-C4-T1,MUX,5.23,%,,,0.00,100.0,
57.28160755,S0-C5-T1,MUX,5.23,%,,,0.00,100.0,
57.28160755,S0-C6-T1,MUX,5.23,%,,,0.00,100.0,
57.28160755,S0-C7-T1,MUX,5.23,%,,,0.00,100.0,
57.28160755,S1-C0-T1,MUX,5.23,%,,,0.00,100.0,
57.28160755,S1-C1-T1,MUX,5.23,%,,,0.00,100.0,
57.28160755,S1-C2-T1,MUX,5.23,%,,,0.00,100.0,
57.28160755,S1-C3-T1,MUX,5.23,%,,,0.00,100.0,
57.28160755,S1-C4-T1,MUX,5.23,%,,,0.00,100.0,
57.28160755,S1-C5-T1,MUX,5.23,%,,,0.00,100.0,
57.28160755,S1-C6-T1,MUX,5.23,%,,,0.00,100.0,
57.28160755,S1-C7-T1,MUX,5.23,%,,,0.00,100.0,
58.771287545,S0-C0,Bad_Speculation,11.26,% Slots,,,0.00,5.1,
58.771287545,S0-C0,Bad_Speculation.Branch_Mispredicts,11.14,% Slots,,br_misp_retired.all_branches,0.00,5.1,
58.771287545,S0-C0,Backend_Bound,46.98,% Slots,,,0.00,5.1,
58.771287545,S0-C0,Backend_Bound.Memory_Bound,30.37,% Slots,,,0.00,5.1,
58.771287545,S0-C0,Backend_Bound.Core_Bound,16.62,% Slots,,,0.00,5.1,
58.771287545,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,<==
58.771287545,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
58.771287545,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.07,% Clocks,,,0.00,5.16,
58.771287545,S0-C0-T0,MUX,5.10,%,,,0.00,100.0,
58.771287545,S0-C1,Bad_Speculation,11.69,% Slots,,,0.00,5.1,
58.771287545,S0-C1,Bad_Speculation.Branch_Mispredicts,11.61,% Slots,,br_misp_retired.all_branches,0.00,5.1,
58.771287545,S0-C1,Backend_Bound,53.00,% Slots,,,0.00,5.1,
58.771287545,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
58.771287545,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,13.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
58.771287545,S0-C1-T0,MUX,5.10,%,,,0.00,100.0,
58.771287545,S0-C2,Frontend_Bound,66.26,% Slots,,,0.00,5.1,
58.771287545,S0-C2,Bad_Speculation,18.89,% Slots,,,0.00,5.1,
58.771287545,S0-C2,Frontend_Bound.Frontend_Bandwidth,37.59,% Slots,,,0.00,5.1,
58.771287545,S0-C2,Bad_Speculation.Branch_Mispredicts,17.81,% Slots,,br_misp_retired.all_branches,0.00,5.1,
58.771287545,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.46,% Core_Clocks,,,0.00,5.1,<==
58.771287545,S0-C2-T0,MUX,5.10,%,,,0.00,100.0,
58.771287545,S0-C3,Frontend_Bound.Frontend_Bandwidth,12.45,% Slots,,,0.00,5.1,
58.771287545,S0-C3,Bad_Speculation.Branch_Mispredicts,18.03,% Slots,,br_misp_retired.all_branches,0.00,5.1,
58.771287545,S0-C3,Backend_Bound.Memory_Bound,57.69,% Slots,,,0.00,5.1,<==
58.771287545,S0-C3,Bad_Speculation,18.22,% Slots,,,0.00,5.1,
58.771287545,S0-C3,Backend_Bound,35.84,% Slots,,,0.00,5.1,
58.771287545,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.27,% Core_Clocks,,,0.00,5.1,
58.771287545,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.10,% Core_Clocks,,,0.00,5.11,
58.771287545,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
58.771287545,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
58.771287545,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
58.771287545,S0-C4,Frontend_Bound.Frontend_Bandwidth,30.52,% Slots,,,0.00,5.1,
58.771287545,S0-C4,Backend_Bound.Memory_Bound,42.67,% Slots,,,0.00,5.1,<==
58.771287545,S0-C4,Backend_Bound.Core_Bound,23.57,% Slots,,,0.00,5.1,
58.771287545,S0-C4,Retiring.Microcode_Sequencer,12.58,% Slots,,idq.ms_uops,0.00,5.37,
58.771287545,S0-C4,Backend_Bound,66.24,% Slots,,,0.00,5.1,
58.771287545,S0-C4,Retiring,16.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
58.771287545,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.70,% Clocks,,idq.ms_switches,0.00,5.37,
58.771287545,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.46,% Core_Clocks,,,0.00,5.1,
58.771287545,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
58.771287545,S0-C5,Backend_Bound,71.60,% Slots,,,0.00,5.1,
58.771287545,S0-C5,Retiring,16.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
58.771287545,S0-C5,Backend_Bound.Memory_Bound,71.24,% Slots,,,0.00,5.1,
58.771287545,S0-C5,Retiring.Microcode_Sequencer,12.07,% Slots,,idq.ms_uops,0.00,5.37,
58.771287545,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.00,% Clocks,,idq.ms_switches,0.00,5.37,
58.771287545,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,<==
58.771287545,S0-C5-T0,MUX,5.10,%,,,0.00,100.0,
58.771287545,S0-C6,Frontend_Bound,42.29,% Slots,,,0.00,5.1,
58.771287545,S0-C6,Backend_Bound,33.49,% Slots,,,0.00,5.1,
58.771287545,S0-C6,Retiring,19.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
58.771287545,S0-C6,Frontend_Bound.Frontend_Latency,44.48,% Slots,,rs_events.empty_end,0.00,5.1,
58.771287545,S0-C6,Backend_Bound.Memory_Bound,15.96,% Slots,,,0.00,5.1,
58.771287545,S0-C6,Backend_Bound.Core_Bound,17.53,% Slots,,,0.00,5.1,
58.771287545,S0-C6,Retiring.Microcode_Sequencer,4.49,% Slots,,idq.ms_uops,0.00,5.38,
58.771287545,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.70,% Clocks,,,0.00,5.37,
58.771287545,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,25.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,<==
58.771287545,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.19,% Clocks,,idq.ms_switches,0.00,5.37,
58.771287545,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
58.771287545,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
58.771287545,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,21.53,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,
58.771287545,S0-C6-T0,MUX,5.10,%,,,0.00,100.0,
58.771287545,S0-C7,Frontend_Bound,43.11,% Slots,,,0.00,5.1,
58.771287545,S0-C7,Backend_Bound,31.32,% Slots,,,0.00,5.1,
58.771287545,S0-C7,Frontend_Bound.Frontend_Latency,24.31,% Slots,,rs_events.empty_end,0.00,5.1,
58.771287545,S0-C7,Frontend_Bound.Frontend_Bandwidth,30.35,% Slots,,,0.00,5.1,
58.771287545,S0-C7,Backend_Bound.Core_Bound,24.34,% Slots,,,0.00,5.1,
58.771287545,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
58.771287545,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.98,% Core_Clocks,,,0.00,5.1,<==
58.771287545,S0-C7-T0,MUX,5.10,%,,,0.00,100.0,
58.771287545,S1-C0,Frontend_Bound,25.30,% Slots,,,0.00,5.1,
58.771287545,S1-C0,Bad_Speculation,14.44,% Slots,,,0.00,5.1,
58.771287545,S1-C0,Backend_Bound,16.98,% Slots,,,0.00,5.1,
58.771287545,S1-C0,Frontend_Bound.Frontend_Bandwidth,31.34,% Slots,,,0.00,5.1,<==
58.771287545,S1-C0,Bad_Speculation.Branch_Mispredicts,14.31,% Slots,,br_misp_retired.all_branches,0.00,5.1,
58.771287545,S1-C0-T0,MUX,5.10,%,,,0.00,100.0,
58.771287545,S1-C1,Frontend_Bound,28.77,% Slots,,,0.00,5.1,
58.771287545,S1-C1,Bad_Speculation,20.48,% Slots,,,0.00,5.1,
58.771287545,S1-C1,Backend_Bound,19.71,% Slots,,,0.00,5.1,
58.771287545,S1-C1,Frontend_Bound.Frontend_Bandwidth,18.02,% Slots,,,0.00,5.1,
58.771287545,S1-C1,Bad_Speculation.Branch_Mispredicts,20.30,% Slots,,br_misp_retired.all_branches,0.00,5.1,
58.771287545,S1-C1,Backend_Bound.Memory_Bound,13.58,% Slots,,,0.00,5.1,
58.771287545,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,47.31,% Core_Clocks,,,0.00,5.1,<==
58.771287545,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.82,% Core_Clocks,,,0.00,5.1,
58.771287545,S1-C1-T0,MUX,5.10,%,,,0.00,100.0,
58.771287545,S1-C2,Frontend_Bound,46.10,% Slots,,,0.00,5.1,
58.771287545,S1-C2,Backend_Bound,31.13,% Slots,,,0.00,5.1,
58.771287545,S1-C2,Frontend_Bound.Frontend_Bandwidth,74.41,% Slots,,,0.00,5.1,
58.771287545,S1-C2,Backend_Bound.Memory_Bound,14.27,% Slots,,,0.00,5.1,
58.771287545,S1-C2,Backend_Bound.Core_Bound,16.86,% Slots,,,0.00,5.1,
58.771287545,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.71,% Core_Clocks,,,0.00,5.1,<==
58.771287545,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
58.771287545,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,62.44,% Clocks,,,0.00,5.37,
58.771287545,S1-C2-T0,MUX,5.10,%,,,0.00,100.0,
58.771287545,S1-C3,Frontend_Bound.Frontend_Bandwidth,11.37,% Slots,,,0.00,5.1,
58.771287545,S1-C3,Bad_Speculation.Branch_Mispredicts,16.56,% Slots,,br_misp_retired.all_branches,0.00,5.1,
58.771287545,S1-C3,Backend_Bound.Memory_Bound,64.10,% Slots,,,0.00,5.1,
58.771287545,S1-C3,Retiring.Microcode_Sequencer,8.17,% Slots,,idq.ms_uops,0.00,5.37,
58.771287545,S1-C3,Bad_Speculation,16.74,% Slots,,,0.00,5.1,
58.771287545,S1-C3,Backend_Bound,30.48,% Slots,,,0.00,5.1,
58.771287545,S1-C3,Retiring,18.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
58.771287545,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.44,% Clocks,,idq.ms_switches,0.00,5.37,
58.771287545,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.59,% Core_Clocks,,,0.00,5.1,
58.771287545,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.18,% Core_Clocks,,,0.00,5.1,
58.771287545,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,<==
58.771287545,S1-C3-T0,MUX,5.10,%,,,0.00,100.0,
58.771287545,S1-C4,Bad_Speculation,18.21,% Slots,,,0.00,5.11,
58.771287545,S1-C4,Bad_Speculation.Branch_Mispredicts,18.10,% Slots,,br_misp_retired.all_branches,0.00,5.1,
58.771287545,S1-C4,Backend_Bound,35.92,% Slots,,,0.00,5.11,<==
58.771287545,S1-C4,Backend_Bound.Memory_Bound,16.44,% Slots,,,0.00,5.11,
58.771287545,S1-C4,Backend_Bound.Core_Bound,19.48,% Slots,,,0.00,5.11,
58.771287545,S1-C4-T0,Backend_Bound.Memory_Bound.L2_Bound,5.46,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.75,
58.771287545,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.03,% Clocks,,,0.00,5.37,
58.771287545,S1-C4-T0,MUX,5.10,%,,,0.00,100.0,
58.771287545,S1-C5,Frontend_Bound,33.74,% Slots,,,0.00,5.11,<==
58.771287545,S1-C5,Backend_Bound,16.13,% Slots,,,0.00,5.1,
58.771287545,S1-C5,Frontend_Bound.Frontend_Latency,18.40,% Slots,,rs_events.empty_end,0.00,5.11,
58.771287545,S1-C5,Frontend_Bound.Frontend_Bandwidth,17.41,% Slots,,,0.00,5.11,
58.771287545,S1-C5,Backend_Bound.Memory_Bound,10.48,% Slots,,,0.00,5.1,
58.771287545,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.02,% Clocks,,,0.00,5.37,
58.771287545,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
58.771287545,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,71.57,% Core_Clocks,,,0.00,5.1,
58.771287545,S1-C5-T0,MUX,5.10,%,,,0.00,100.0,
58.771287545,S1-C6,Frontend_Bound,24.62,% Slots,,,0.00,5.1,
58.771287545,S1-C6,Bad_Speculation,19.39,% Slots,,,0.00,5.1,
58.771287545,S1-C6,Backend_Bound,11.04,% Slots,,,0.00,5.1,
58.771287545,S1-C6,Retiring,15.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
58.771287545,S1-C6,Frontend_Bound.Frontend_Bandwidth,72.21,% Slots,,,0.00,5.1,
58.771287545,S1-C6,Bad_Speculation.Branch_Mispredicts,19.20,% Slots,,br_misp_retired.all_branches,0.00,5.1,
58.771287545,S1-C6,Retiring.Microcode_Sequencer,9.74,% Slots,,idq.ms_uops,0.00,5.37,
58.771287545,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.58,% Clocks,,idq.ms_switches,0.00,5.37,
58.771287545,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.30,% Core_Clocks,,,0.00,5.1,<==
58.771287545,S1-C6-T0,MUX,5.10,%,,,0.00,100.0,
58.771287545,S1-C7,Frontend_Bound,33.41,% Slots,,,0.00,5.1,
58.771287545,S1-C7,Backend_Bound,44.72,% Slots,,,0.00,5.1,
58.771287545,S1-C7,Backend_Bound.Memory_Bound,17.70,% Slots,,,0.00,5.1,
58.771287545,S1-C7,Backend_Bound.Core_Bound,27.02,% Slots,,,0.00,5.1,<==
58.771287545,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.65,% Clocks,,,0.00,5.37,
58.771287545,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
58.771287545,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
58.771287545,S1-C7-T0,MUX,5.10,%,,,0.00,100.0,
58.771287545,S0-C0-T1,MUX,5.10,%,,,0.00,100.0,
58.771287545,S0-C1-T1,MUX,5.10,%,,,0.00,100.0,
58.771287545,S0-C2-T1,MUX,5.10,%,,,0.00,100.0,
58.771287545,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
58.771287545,S0-C4-T1,MUX,5.10,%,,,0.00,100.0,
58.771287545,S0-C5-T1,MUX,5.10,%,,,0.00,100.0,
58.771287545,S0-C6-T1,MUX,5.10,%,,,0.00,100.0,
58.771287545,S0-C7-T1,MUX,5.10,%,,,0.00,100.0,
58.771287545,S1-C0-T1,MUX,5.10,%,,,0.00,100.0,
58.771287545,S1-C1-T1,MUX,5.10,%,,,0.00,100.0,
58.771287545,S1-C2-T1,MUX,5.10,%,,,0.00,100.0,
58.771287545,S1-C3-T1,MUX,5.10,%,,,0.00,100.0,
58.771287545,S1-C4-T1,MUX,5.10,%,,,0.00,100.0,
58.771287545,S1-C5-T1,MUX,5.10,%,,,0.00,100.0,
58.771287545,S1-C6-T1,MUX,5.10,%,,,0.00,100.0,
58.771287545,S1-C7-T1,MUX,5.10,%,,,0.00,100.0,
60.278888695,S0-C0,Frontend_Bound,35.93,% Slots,,,0.00,5.31,
60.278888695,S0-C0,Backend_Bound,39.49,% Slots,,,0.00,5.31,
60.278888695,S0-C0,Frontend_Bound.Frontend_Latency,21.87,% Slots,,rs_events.empty_end,0.00,5.31,
60.278888695,S0-C0,Frontend_Bound.Frontend_Bandwidth,20.09,% Slots,,,0.00,5.31,
60.278888695,S0-C0,Backend_Bound.Core_Bound,53.70,% Slots,,,0.00,5.06,<==
60.278888695,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.23,% Clocks,,,0.00,5.15,
60.278888695,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
60.278888695,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.65,% Core_Clocks,,,0.00,5.31,
60.278888695,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.23,% Core_Clocks,,,0.00,5.3,
60.278888695,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
60.278888695,S0-C1,Frontend_Bound,46.51,% Slots,,,0.00,5.32,<==
60.278888695,S0-C1,Bad_Speculation,14.09,% Slots,,,0.00,5.32,
60.278888695,S0-C1,Backend_Bound,13.59,% Slots,,,0.00,5.32,
60.278888695,S0-C1,Frontend_Bound.Frontend_Latency,25.76,% Slots,,rs_events.empty_end,0.00,5.32,
60.278888695,S0-C1,Frontend_Bound.Frontend_Bandwidth,20.87,% Slots,,,0.00,5.32,
60.278888695,S0-C1,Bad_Speculation.Branch_Mispredicts,13.87,% Slots,,br_misp_retired.all_branches,0.00,5.32,
60.278888695,S0-C1,Backend_Bound.Memory_Bound,11.39,% Slots,,,0.00,5.06,
60.278888695,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.34,% Clocks,,,0.00,5.15,
60.278888695,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
60.278888695,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.97,% Core_Clocks,,,0.00,5.31,
60.278888695,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.29,% Core_Clocks,,,0.00,5.31,
60.278888695,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
60.278888695,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
60.278888695,S0-C2,Frontend_Bound,38.92,% Slots,,,0.00,5.32,
60.278888695,S0-C2,Bad_Speculation,17.57,% Slots,,,0.00,5.32,
60.278888695,S0-C2,Backend_Bound,21.87,% Slots,,,0.00,5.32,
60.278888695,S0-C2,Frontend_Bound.Frontend_Latency,20.50,% Slots,,rs_events.empty_end,0.00,5.31,
60.278888695,S0-C2,Bad_Speculation.Branch_Mispredicts,17.16,% Slots,,br_misp_retired.all_branches,0.00,5.32,
60.278888695,S0-C2,Backend_Bound.Core_Bound,15.75,% Slots,,,0.00,5.06,
60.278888695,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.46,% Clocks,,,0.00,5.15,
60.278888695,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
60.278888695,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
60.278888695,S0-C3,Frontend_Bound,28.35,% Slots,,,0.00,5.31,
60.278888695,S0-C3,Bad_Speculation,15.63,% Slots,,,0.00,5.31,
60.278888695,S0-C3,Backend_Bound,28.01,% Slots,,,0.00,5.31,
60.278888695,S0-C3,Frontend_Bound.Frontend_Latency,25.06,% Slots,,rs_events.empty_end,0.00,5.31,
60.278888695,S0-C3,Frontend_Bound.Frontend_Bandwidth,16.22,% Slots,,,0.00,5.31,
60.278888695,S0-C3,Bad_Speculation.Branch_Mispredicts,15.50,% Slots,,br_misp_retired.all_branches,0.00,5.31,
60.278888695,S0-C3,Backend_Bound.Memory_Bound,21.96,% Slots,,,0.00,5.06,
60.278888695,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.87,% Clocks,,,0.00,5.15,
60.278888695,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
60.278888695,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.07,% Core_Clocks,,,0.00,5.31,
60.278888695,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.44,% Core_Clocks,,,0.00,5.31,
60.278888695,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,
60.278888695,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
60.278888695,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
60.278888695,S0-C4,Frontend_Bound,40.53,% Slots,,,0.00,5.31,
60.278888695,S0-C4,Bad_Speculation,12.70,% Slots,,,0.00,5.31,
60.278888695,S0-C4,Backend_Bound,19.54,% Slots,,,0.00,5.31,
60.278888695,S0-C4,Frontend_Bound.Frontend_Latency,27.34,% Slots,,rs_events.empty_end,0.00,5.31,
60.278888695,S0-C4,Frontend_Bound.Frontend_Bandwidth,16.32,% Slots,,,0.00,5.31,
60.278888695,S0-C4,Bad_Speculation.Branch_Mispredicts,12.53,% Slots,,br_misp_retired.all_branches,0.00,5.31,
60.278888695,S0-C4,Backend_Bound.Memory_Bound,17.81,% Slots,,,0.00,5.06,
60.278888695,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.47,% Clocks,,,0.00,5.16,
60.278888695,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
60.278888695,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.11,% Core_Clocks,,,0.00,5.31,
60.278888695,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.24,% Core_Clocks,,,0.00,5.31,
60.278888695,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,
60.278888695,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,9.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,
60.278888695,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
60.278888695,S0-C5,Frontend_Bound,39.91,% Slots,,,0.00,5.32,<==
60.278888695,S0-C5,Bad_Speculation,16.25,% Slots,,,0.00,5.32,
60.278888695,S0-C5,Frontend_Bound.Frontend_Latency,23.45,% Slots,,rs_events.empty_end,0.00,5.32,
60.278888695,S0-C5,Frontend_Bound.Frontend_Bandwidth,24.97,% Slots,,,0.00,5.32,
60.278888695,S0-C5,Bad_Speculation.Branch_Mispredicts,15.97,% Slots,,br_misp_retired.all_branches,0.00,5.32,
60.278888695,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.78,% Clocks,,,0.00,5.15,
60.278888695,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
60.278888695,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
60.278888695,S0-C6,Frontend_Bound,30.27,% Slots,,,0.00,5.31,
60.278888695,S0-C6,Bad_Speculation,18.37,% Slots,,,0.00,5.31,
60.278888695,S0-C6,Backend_Bound,22.12,% Slots,,,0.00,5.31,
60.278888695,S0-C6,Frontend_Bound.Frontend_Latency,29.74,% Slots,,rs_events.empty_end,0.00,5.31,
60.278888695,S0-C6,Frontend_Bound.Frontend_Bandwidth,57.18,% Slots,,,0.00,5.31,<==
60.278888695,S0-C6,Bad_Speculation.Branch_Mispredicts,17.99,% Slots,,br_misp_retired.all_branches,0.00,5.31,
60.278888695,S0-C6,Backend_Bound.Memory_Bound,13.39,% Slots,,,0.00,5.06,
60.278888695,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.41,% Clocks,,,0.00,5.16,
60.278888695,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
60.278888695,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.11,% Core_Clocks,,,0.00,5.31,
60.278888695,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.62,% Core_Clocks,,,0.00,5.3,
60.278888695,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,
60.278888695,S0-C6-T0,MUX,5.03,%,,,0.00,100.0,
60.278888695,S0-C7,Frontend_Bound,31.21,% Slots,,,0.00,5.31,<==
60.278888695,S0-C7,Bad_Speculation,22.71,% Slots,,,0.00,5.31,
60.278888695,S0-C7,Frontend_Bound.Frontend_Latency,15.21,% Slots,,rs_events.empty_end,0.00,5.31,
60.278888695,S0-C7,Frontend_Bound.Frontend_Bandwidth,14.69,% Slots,,,0.00,5.31,
60.278888695,S0-C7,Bad_Speculation.Branch_Mispredicts,22.35,% Slots,,br_misp_retired.all_branches,0.00,5.31,
60.278888695,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.80,% Clocks,,,0.00,5.16,
60.278888695,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
60.278888695,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.80,% Core_Clocks,,,0.00,5.31,
60.278888695,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.93,% Core_Clocks,,,0.00,5.31,
60.278888695,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
60.278888695,S1-C0,Frontend_Bound,34.96,% Slots,,,0.00,5.32,<==
60.278888695,S1-C0,Bad_Speculation,14.32,% Slots,,,0.00,5.32,
60.278888695,S1-C0,Backend_Bound,24.25,% Slots,,,0.00,5.32,
60.278888695,S1-C0,Frontend_Bound.Frontend_Latency,26.48,% Slots,,rs_events.empty_end,0.00,5.32,
60.278888695,S1-C0,Frontend_Bound.Frontend_Bandwidth,30.06,% Slots,,,0.00,5.32,
60.278888695,S1-C0,Bad_Speculation.Branch_Mispredicts,14.16,% Slots,,br_misp_retired.all_branches,0.00,5.32,
60.278888695,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.86,% Clocks,,,0.00,5.16,
60.278888695,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
60.278888695,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.57,% Core_Clocks,,,0.00,5.31,
60.278888695,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.84,% Core_Clocks,,,0.00,5.31,
60.278888695,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
60.278888695,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
60.278888695,S1-C1,Backend_Bound,79.65,% Slots,,,0.00,5.32,<==
60.278888695,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
60.278888695,S1-C2,Frontend_Bound,38.07,% Slots,,,0.00,5.31,
60.278888695,S1-C2,Bad_Speculation,17.69,% Slots,,,0.00,5.31,
60.278888695,S1-C2,Frontend_Bound.Frontend_Latency,22.28,% Slots,,rs_events.empty_end,0.00,5.31,
60.278888695,S1-C2,Frontend_Bound.Frontend_Bandwidth,29.80,% Slots,,,0.00,5.31,<==
60.278888695,S1-C2,Bad_Speculation.Branch_Mispredicts,17.49,% Slots,,br_misp_retired.all_branches,0.00,5.31,
60.278888695,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.20,% Clocks,,,0.00,5.16,
60.278888695,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
60.278888695,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.86,% Core_Clocks,,,0.00,5.3,
60.278888695,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.85,% Core_Clocks,,,0.00,5.31,
60.278888695,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
60.278888695,S1-C3,Frontend_Bound,26.41,% Slots,,,0.00,5.31,
60.278888695,S1-C3,Bad_Speculation,18.22,% Slots,,,0.00,5.31,
60.278888695,S1-C3,Backend_Bound,33.52,% Slots,,,0.00,5.31,
60.278888695,S1-C3,Frontend_Bound.Frontend_Latency,22.83,% Slots,,rs_events.empty_end,0.00,5.31,
60.278888695,S1-C3,Frontend_Bound.Frontend_Bandwidth,12.14,% Slots,,,0.00,5.31,
60.278888695,S1-C3,Bad_Speculation.Branch_Mispredicts,17.98,% Slots,,br_misp_retired.all_branches,0.00,5.31,
60.278888695,S1-C3,Backend_Bound.Memory_Bound,19.86,% Slots,,,0.00,5.06,
60.278888695,S1-C3,Backend_Bound.Core_Bound,13.66,% Slots,,,0.00,5.06,
60.278888695,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
60.278888695,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.91,% Core_Clocks,,,0.00,5.31,
60.278888695,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.94,% Core_Clocks,,,0.00,5.31,
60.278888695,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,<==
60.278888695,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
60.278888695,S1-C4,Frontend_Bound,27.56,% Slots,,,0.00,5.32,
60.278888695,S1-C4,Bad_Speculation,13.51,% Slots,,,0.00,5.32,
60.278888695,S1-C4,Backend_Bound,32.75,% Slots,,,0.00,5.32,<==
60.278888695,S1-C4,Frontend_Bound.Frontend_Latency,28.35,% Slots,,rs_events.empty_end,0.00,5.32,
60.278888695,S1-C4,Frontend_Bound.Frontend_Bandwidth,11.92,% Slots,,,0.00,5.32,
60.278888695,S1-C4,Bad_Speculation.Branch_Mispredicts,13.28,% Slots,,br_misp_retired.all_branches,0.00,5.32,
60.278888695,S1-C4,Backend_Bound.Memory_Bound,18.08,% Slots,,,0.00,5.05,
60.278888695,S1-C4,Backend_Bound.Core_Bound,14.67,% Slots,,,0.00,5.05,
60.278888695,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
60.278888695,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,40.80,% Core_Clocks,,,0.00,5.31,
60.278888695,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.79,% Core_Clocks,,,0.00,5.3,
60.278888695,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
60.278888695,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
60.278888695,S1-C5,Frontend_Bound,33.37,% Slots,,,0.00,5.31,<==
60.278888695,S1-C5,Bad_Speculation,10.72,% Slots,,,0.00,5.31,
60.278888695,S1-C5,Backend_Bound,15.10,% Slots,,,0.00,5.31,
60.278888695,S1-C5,Frontend_Bound.Frontend_Latency,20.55,% Slots,,rs_events.empty_end,0.00,5.31,
60.278888695,S1-C5,Frontend_Bound.Frontend_Bandwidth,16.35,% Slots,,,0.00,5.31,
60.278888695,S1-C5,Bad_Speculation.Branch_Mispredicts,10.38,% Slots,,br_misp_retired.all_branches,0.00,5.31,
60.278888695,S1-C5,Backend_Bound.Memory_Bound,10.76,% Slots,,,0.00,5.05,
60.278888695,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.05,% Clocks,,,0.00,5.17,
60.278888695,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
60.278888695,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,74.31,% Core_Clocks,,,0.00,5.31,
60.278888695,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
60.278888695,S1-C6,Frontend_Bound,33.78,% Slots,,,0.00,5.32,<==
60.278888695,S1-C6,Bad_Speculation,11.38,% Slots,,,0.00,5.32,
60.278888695,S1-C6,Backend_Bound,22.66,% Slots,,,0.00,5.32,
60.278888695,S1-C6,Frontend_Bound.Frontend_Latency,17.81,% Slots,,rs_events.empty_end,0.00,5.32,
60.278888695,S1-C6,Frontend_Bound.Frontend_Bandwidth,19.65,% Slots,,,0.00,5.32,
60.278888695,S1-C6,Bad_Speculation.Branch_Mispredicts,11.25,% Slots,,br_misp_retired.all_branches,0.00,5.32,
60.278888695,S1-C6,Backend_Bound.Core_Bound,14.62,% Slots,,,0.00,5.05,
60.278888695,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.72,% Clocks,,,0.00,5.16,
60.278888695,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
60.278888695,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.29,% Core_Clocks,,,0.00,5.31,
60.278888695,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.17,% Core_Clocks,,,0.00,5.31,
60.278888695,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
60.278888695,S1-C7,Frontend_Bound,24.13,% Slots,,,0.00,5.32,
60.278888695,S1-C7,Bad_Speculation,22.02,% Slots,,,0.00,5.32,
60.278888695,S1-C7,Backend_Bound,18.97,% Slots,,,0.00,5.32,
60.278888695,S1-C7,Frontend_Bound.Frontend_Bandwidth,12.54,% Slots,,,0.00,5.32,<==
60.278888695,S1-C7,Bad_Speculation.Branch_Mispredicts,21.72,% Slots,,br_misp_retired.all_branches,0.00,5.32,
60.278888695,S1-C7,Backend_Bound.Core_Bound,11.83,% Slots,,,0.00,5.05,
60.278888695,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.44,% Core_Clocks,,,0.00,5.31,
60.278888695,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.14,% Core_Clocks,,,0.00,5.31,
60.278888695,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
60.278888695,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
60.278888695,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
60.278888695,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
60.278888695,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
60.278888695,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
60.278888695,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
60.278888695,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
60.278888695,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
60.278888695,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
60.278888695,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
60.278888695,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
60.278888695,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
60.278888695,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
60.278888695,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
60.278888695,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
60.278888695,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
61.77238377,S0-C0,Frontend_Bound,34.64,% Slots,,,0.00,5.07,
61.77238377,S0-C0,Bad_Speculation,11.72,% Slots,,,0.00,5.07,
61.77238377,S0-C0,Backend_Bound,28.98,% Slots,,,0.00,5.07,
61.77238377,S0-C0,Frontend_Bound.Frontend_Latency,29.10,% Slots,,rs_events.empty_end,0.00,5.07,
61.77238377,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.95,% Slots,,,0.00,5.07,
61.77238377,S0-C0,Bad_Speculation.Branch_Mispredicts,11.52,% Slots,,br_misp_retired.all_branches,0.00,5.07,
61.77238377,S0-C0,Backend_Bound.Memory_Bound,14.04,% Slots,,,0.00,5.07,
61.77238377,S0-C0,Backend_Bound.Core_Bound,14.94,% Slots,,,0.00,5.07,
61.77238377,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.42,% Clocks,,,0.00,5.09,
61.77238377,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,<==
61.77238377,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,40.10,% Core_Clocks,,,0.00,5.35,
61.77238377,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
61.77238377,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
61.77238377,S0-C1,Frontend_Bound,30.69,% Slots,,,0.00,5.07,
61.77238377,S0-C1,Bad_Speculation,11.98,% Slots,,,0.00,5.07,
61.77238377,S0-C1,Backend_Bound,18.28,% Slots,,,0.00,5.07,
61.77238377,S0-C1,Frontend_Bound.Frontend_Bandwidth,17.62,% Slots,,,0.00,5.06,<==
61.77238377,S0-C1,Bad_Speculation.Branch_Mispredicts,11.82,% Slots,,br_misp_retired.all_branches,0.00,5.07,
61.77238377,S0-C1,Backend_Bound.Core_Bound,10.37,% Slots,,,0.00,5.07,
61.77238377,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.34,% Core_Clocks,,,0.00,5.35,
61.77238377,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.60,% Core_Clocks,,,0.00,5.35,
61.77238377,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.32,% Clocks,,,0.00,5.09,
61.77238377,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
61.77238377,S0-C2,Frontend_Bound,25.51,% Slots,,,0.00,5.07,<==
61.77238377,S0-C2,Bad_Speculation,20.70,% Slots,,,0.00,5.07,
61.77238377,S0-C2,Backend_Bound,24.69,% Slots,,,0.00,5.07,
61.77238377,S0-C2,Frontend_Bound.Frontend_Latency,16.51,% Slots,,rs_events.empty_end,0.00,5.07,
61.77238377,S0-C2,Frontend_Bound.Frontend_Bandwidth,15.67,% Slots,,,0.00,5.07,
61.77238377,S0-C2,Bad_Speculation.Branch_Mispredicts,20.32,% Slots,,br_misp_retired.all_branches,0.00,5.07,
61.77238377,S0-C2,Backend_Bound.Memory_Bound,21.34,% Slots,,,0.00,5.07,
61.77238377,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
61.77238377,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.93,% Core_Clocks,,,0.00,5.35,
61.77238377,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.57,% Core_Clocks,,,0.00,5.35,
61.77238377,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,
61.77238377,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
61.77238377,S0-C3,Frontend_Bound,27.99,% Slots,,,0.00,5.07,
61.77238377,S0-C3,Bad_Speculation,14.46,% Slots,,,0.00,5.07,
61.77238377,S0-C3,Backend_Bound,24.70,% Slots,,,0.00,5.07,
61.77238377,S0-C3,Frontend_Bound.Frontend_Latency,23.74,% Slots,,rs_events.empty_end,0.00,5.07,
61.77238377,S0-C3,Bad_Speculation.Branch_Mispredicts,14.26,% Slots,,br_misp_retired.all_branches,0.00,5.07,
61.77238377,S0-C3,Backend_Bound.Core_Bound,15.08,% Slots,,,0.00,5.07,
61.77238377,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.88,% Clocks,,,0.00,5.08,
61.77238377,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,<==
61.77238377,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.18,% Clocks,,,0.00,5.09,
61.77238377,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
61.77238377,S0-C4,Frontend_Bound,31.12,% Slots,,,0.00,5.07,
61.77238377,S0-C4,Bad_Speculation,27.38,% Slots,,,0.00,5.07,
61.77238377,S0-C4,Frontend_Bound.Frontend_Bandwidth,30.28,% Slots,,,0.00,5.07,
61.77238377,S0-C4,Bad_Speculation.Branch_Mispredicts,27.08,% Slots,,br_misp_retired.all_branches,0.00,5.07,
61.77238377,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.37,% Core_Clocks,,,0.00,5.35,<==
61.77238377,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
61.77238377,S0-C5,Frontend_Bound,23.01,% Slots,,,0.00,5.07,
61.77238377,S0-C5,Bad_Speculation,20.29,% Slots,,,0.00,5.07,
61.77238377,S0-C5,Backend_Bound,26.25,% Slots,,,0.00,5.07,
61.77238377,S0-C5,Frontend_Bound.Frontend_Bandwidth,29.13,% Slots,,,0.00,5.07,
61.77238377,S0-C5,Bad_Speculation.Branch_Mispredicts,19.98,% Slots,,br_misp_retired.all_branches,0.00,5.07,
61.77238377,S0-C5,Backend_Bound.Memory_Bound,10.58,% Slots,,,0.00,5.07,
61.77238377,S0-C5,Backend_Bound.Core_Bound,15.67,% Slots,,,0.00,5.07,
61.77238377,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.65,% Core_Clocks,,,0.00,5.36,
61.77238377,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.60,% Core_Clocks,,,0.00,5.36,
61.77238377,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,
61.77238377,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.26,% Clocks,,,0.00,5.09,<==
61.77238377,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
61.77238377,S0-C6,Frontend_Bound,26.17,% Slots,,,0.00,5.21,
61.77238377,S0-C6,Bad_Speculation,13.03,% Slots,,,0.00,5.21,
61.77238377,S0-C6,Backend_Bound,30.22,% Slots,,,0.00,5.21,
61.77238377,S0-C6,Frontend_Bound.Frontend_Latency,20.28,% Slots,,rs_events.empty_end,0.00,5.21,
61.77238377,S0-C6,Bad_Speculation.Branch_Mispredicts,12.93,% Slots,,br_misp_retired.all_branches,0.00,5.21,
61.77238377,S0-C6,Backend_Bound.Memory_Bound,11.89,% Slots,,,0.00,5.21,
61.77238377,S0-C6,Backend_Bound.Core_Bound,18.33,% Slots,,,0.00,5.21,
61.77238377,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.18,% Clocks,,,0.00,5.08,
61.77238377,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
61.77238377,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,
61.77238377,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
61.77238377,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.60,% Clocks,,,0.00,5.09,<==
61.77238377,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
61.77238377,S0-C7,Bad_Speculation,17.70,% Slots,,,0.00,5.21,
61.77238377,S0-C7,Bad_Speculation.Branch_Mispredicts,17.47,% Slots,,br_misp_retired.all_branches,0.00,5.21,<==
61.77238377,S0-C7,Backend_Bound,15.76,% Slots,,,0.00,5.21,
61.77238377,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
61.77238377,S1-C0,Frontend_Bound,23.02,% Slots,,,0.00,5.34,
61.77238377,S1-C0,Bad_Speculation,20.34,% Slots,,,0.00,5.34,
61.77238377,S1-C0,Retiring,16.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
61.77238377,S1-C0,Frontend_Bound.Frontend_Latency,18.70,% Slots,,rs_events.empty_end,0.00,5.34,
61.77238377,S1-C0,Bad_Speculation.Branch_Mispredicts,19.95,% Slots,,br_misp_retired.all_branches,0.00,5.33,
61.77238377,S1-C0,Retiring.Microcode_Sequencer,6.20,% Slots,,idq.ms_uops,0.00,5.07,
61.77238377,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.37,% Clocks,,,0.00,5.08,
61.77238377,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,<==
61.77238377,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.58,% Clocks,,idq.ms_switches,0.00,5.08,
61.77238377,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
61.77238377,S1-C1,Frontend_Bound,22.93,% Slots,,,0.00,5.33,
61.77238377,S1-C1,Bad_Speculation,12.40,% Slots,,,0.00,5.33,
61.77238377,S1-C1,Backend_Bound,43.16,% Slots,,,0.00,5.33,
61.77238377,S1-C1,Retiring,14.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
61.77238377,S1-C1,Frontend_Bound.Frontend_Bandwidth,32.34,% Slots,,,0.00,5.07,
61.77238377,S1-C1,Bad_Speculation.Branch_Mispredicts,12.19,% Slots,,br_misp_retired.all_branches,0.00,5.33,
61.77238377,S1-C1,Backend_Bound.Core_Bound,61.13,% Slots,,,0.00,5.33,<==
61.77238377,S1-C1,Retiring.Microcode_Sequencer,5.85,% Slots,,idq.ms_uops,0.00,5.07,
61.77238377,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.75,% Clocks,,idq.ms_switches,0.00,5.08,
61.77238377,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.74,% Core_Clocks,,,0.00,5.35,
61.77238377,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
61.77238377,S1-C2,Frontend_Bound,37.75,% Slots,,,0.00,5.33,
61.77238377,S1-C2,Bad_Speculation,13.50,% Slots,,,0.00,5.33,
61.77238377,S1-C2,Backend_Bound,17.75,% Slots,,,0.00,5.33,
61.77238377,S1-C2,Frontend_Bound.Frontend_Latency,18.48,% Slots,,rs_events.empty_end,0.00,5.33,
61.77238377,S1-C2,Frontend_Bound.Frontend_Bandwidth,12.46,% Slots,,,0.00,5.07,
61.77238377,S1-C2,Bad_Speculation.Branch_Mispredicts,13.24,% Slots,,br_misp_retired.all_branches,0.00,5.33,
61.77238377,S1-C2,Backend_Bound.Memory_Bound,42.64,% Slots,,,0.00,5.33,
61.77238377,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.39,% Clocks,,,0.00,5.08,
61.77238377,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,<==
61.77238377,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.68,% Core_Clocks,,,0.00,5.35,
61.77238377,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.38,% Core_Clocks,,,0.00,5.35,
61.77238377,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
61.77238377,S1-C3,Frontend_Bound,20.02,% Slots,,,0.00,5.34,
61.77238377,S1-C3,Bad_Speculation,10.28,% Slots,,,0.00,5.34,
61.77238377,S1-C3,Backend_Bound,44.53,% Slots,,,0.00,5.34,<==
61.77238377,S1-C3,Retiring,17.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
61.77238377,S1-C3,Frontend_Bound.Frontend_Latency,22.90,% Slots,,rs_events.empty_end,0.00,5.34,
61.77238377,S1-C3,Frontend_Bound.Frontend_Bandwidth,26.87,% Slots,,,0.00,5.07,
61.77238377,S1-C3,Bad_Speculation.Branch_Mispredicts,10.17,% Slots,,br_misp_retired.all_branches,0.00,5.33,
61.77238377,S1-C3,Backend_Bound.Memory_Bound,21.70,% Slots,,,0.00,5.33,
61.77238377,S1-C3,Backend_Bound.Core_Bound,22.82,% Slots,,,0.00,5.33,
61.77238377,S1-C3,Retiring.Microcode_Sequencer,5.13,% Slots,,idq.ms_uops,0.00,5.08,
61.77238377,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.01,% Clocks,,,0.00,5.07,
61.77238377,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,23.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
61.77238377,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.40,% Clocks,,idq.ms_switches,0.00,5.07,
61.77238377,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.19,% Core_Clocks,,,0.00,5.35,
61.77238377,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,
61.77238377,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,104.63,% Clocks,,,0.00,5.09,
61.77238377,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
61.77238377,S1-C4,Backend_Bound,43.36,% Slots,,,0.00,5.34,
61.77238377,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
61.77238377,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.46,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
61.77238377,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
61.77238377,S1-C5,Frontend_Bound,27.09,% Slots,,,0.00,5.33,
61.77238377,S1-C5,Bad_Speculation,12.33,% Slots,,,0.00,5.33,
61.77238377,S1-C5,Backend_Bound,27.38,% Slots,,,0.00,5.33,
61.77238377,S1-C5,Frontend_Bound.Frontend_Latency,15.29,% Slots,,rs_events.empty_end,0.00,5.33,
61.77238377,S1-C5,Bad_Speculation.Branch_Mispredicts,11.64,% Slots,,br_misp_retired.all_branches,0.00,5.33,
61.77238377,S1-C5,Backend_Bound.Memory_Bound,92.55,% Slots,,,0.00,5.33,
61.77238377,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
61.77238377,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.55,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,<==
61.77238377,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
61.77238377,S1-C6,Frontend_Bound.Frontend_Bandwidth,12.49,% Slots,,,0.00,5.07,
61.77238377,S1-C6,Bad_Speculation.Branch_Mispredicts,17.29,% Slots,,br_misp_retired.all_branches,0.00,5.33,
61.77238377,S1-C6,Backend_Bound.Memory_Bound,18.30,% Slots,,,0.00,5.33,
61.77238377,S1-C6,Bad_Speculation,17.44,% Slots,,,0.00,5.34,
61.77238377,S1-C6,Backend_Bound,27.87,% Slots,,,0.00,5.34,
61.77238377,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.05,% Core_Clocks,,,0.00,5.35,
61.77238377,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,<==
61.77238377,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
61.77238377,S1-C7,Frontend_Bound,34.04,% Slots,,,0.00,5.34,<==
61.77238377,S1-C7,Backend_Bound,14.60,% Slots,,,0.00,5.34,
61.77238377,S1-C7,Frontend_Bound.Frontend_Latency,19.00,% Slots,,rs_events.empty_end,0.00,5.34,
61.77238377,S1-C7,Frontend_Bound.Frontend_Bandwidth,15.00,% Slots,,,0.00,5.07,
61.77238377,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.71,% Clocks,,,0.00,5.08,
61.77238377,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
61.77238377,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.85,% Core_Clocks,,,0.00,5.34,
61.77238377,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
61.77238377,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
61.77238377,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
61.77238377,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
61.77238377,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
61.77238377,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
61.77238377,S0-C5-T1,MUX,5.07,%,,,0.00,100.0,
61.77238377,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
61.77238377,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
61.77238377,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
61.77238377,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
61.77238377,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
61.77238377,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
61.77238377,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
61.77238377,S1-C5-T1,MUX,5.07,%,,,0.00,100.0,
61.77238377,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
61.77238377,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
63.323522454,S0-C0,Frontend_Bound,24.62,% Slots,,,0.00,5.16,
63.323522454,S0-C0,Backend_Bound,47.15,% Slots,,,0.00,5.16,
63.323522454,S0-C0,Retiring,26.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.43,
63.323522454,S0-C0,Frontend_Bound.Frontend_Latency,25.81,% Slots,,rs_events.empty_end,0.00,5.16,
63.323522454,S0-C0,Frontend_Bound.Frontend_Bandwidth,25.36,% Slots,,,0.00,5.16,
63.323522454,S0-C0,Backend_Bound.Memory_Bound,65.80,% Slots,,,0.00,5.16,
63.323522454,S0-C0,Retiring.Microcode_Sequencer,4.33,% Slots,,idq.ms_uops,0.00,5.43,
63.323522454,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
63.323522454,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.85,% Clocks,,idq.ms_switches,0.00,5.42,
63.323522454,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.62,% Core_Clocks,,,0.00,5.16,
63.323522454,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.81,<==
63.323522454,S0-C0-T0,MUX,5.15,%,,,0.00,100.0,
63.323522454,S0-C1,Frontend_Bound,25.78,% Slots,,,0.00,5.16,
63.323522454,S0-C1,Backend_Bound,46.70,% Slots,,,0.00,5.16,<==
63.323522454,S0-C1,Retiring,21.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
63.323522454,S0-C1,Frontend_Bound.Frontend_Latency,22.70,% Slots,,rs_events.empty_end,0.00,5.16,
63.323522454,S0-C1,Frontend_Bound.Frontend_Bandwidth,35.90,% Slots,,,0.00,5.16,
63.323522454,S0-C1,Retiring.Microcode_Sequencer,3.89,% Slots,,idq.ms_uops,0.00,5.42,
63.323522454,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
63.323522454,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.02,% Clocks,,idq.ms_switches,0.00,5.42,
63.323522454,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.89,% Core_Clocks,,,0.00,5.16,
63.323522454,S0-C1-T0,MUX,5.16,%,,,0.00,100.0,
63.323522454,S0-C2,Frontend_Bound,35.40,% Slots,,,0.00,5.16,
63.323522454,S0-C2,Bad_Speculation,21.14,% Slots,,,0.00,5.16,
63.323522454,S0-C2,Frontend_Bound.Frontend_Bandwidth,22.68,% Slots,,,0.00,5.16,
63.323522454,S0-C2,Bad_Speculation.Branch_Mispredicts,20.85,% Slots,,br_misp_retired.all_branches,0.00,5.16,
63.323522454,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,32.85,% Core_Clocks,,,0.00,5.16,<==
63.323522454,S0-C2-T0,MUX,5.15,%,,,0.00,100.0,
63.323522454,S0-C3,Bad_Speculation,11.09,% Slots,,,0.00,5.17,
63.323522454,S0-C3,Bad_Speculation.Branch_Mispredicts,10.70,% Slots,,br_misp_retired.all_branches,0.00,5.16,
63.323522454,S0-C3,Backend_Bound,50.48,% Slots,,,0.00,5.17,
63.323522454,S0-C3,Backend_Bound.Memory_Bound,36.91,% Slots,,,0.00,5.16,<==
63.323522454,S0-C3,Backend_Bound.Core_Bound,13.57,% Slots,,,0.00,5.16,
63.323522454,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.76,% Clocks,,,0.00,5.16,
63.323522454,S0-C3-T0,MUX,5.15,%,,,0.00,100.0,
63.323522454,S0-C4,Frontend_Bound,29.17,% Slots,,,0.00,5.16,
63.323522454,S0-C4,Bad_Speculation,10.95,% Slots,,,0.00,5.16,
63.323522454,S0-C4,Backend_Bound,36.50,% Slots,,,0.00,5.16,<==
63.323522454,S0-C4,Retiring,31.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
63.323522454,S0-C4,Frontend_Bound.Frontend_Latency,24.80,% Slots,,rs_events.empty_end,0.00,5.16,
63.323522454,S0-C4,Frontend_Bound.Frontend_Bandwidth,19.71,% Slots,,,0.00,5.16,
63.323522454,S0-C4,Bad_Speculation.Branch_Mispredicts,10.86,% Slots,,br_misp_retired.all_branches,0.00,5.16,
63.323522454,S0-C4,Retiring.Microcode_Sequencer,2.25,% Slots,,idq.ms_uops,0.00,5.42,
63.323522454,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.16,% Clocks,,,0.00,5.42,
63.323522454,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
63.323522454,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.49,% Clocks,,idq.ms_switches,0.00,5.42,
63.323522454,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.17,% Core_Clocks,,,0.00,5.16,
63.323522454,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.51,% Core_Clocks,,,0.00,5.16,
63.323522454,S0-C4-T0,MUX,5.16,%,,,0.00,100.0,
63.323522454,S0-C5,Frontend_Bound,32.60,% Slots,,,0.00,5.16,
63.323522454,S0-C5,Bad_Speculation,16.30,% Slots,,,0.00,5.16,
63.323522454,S0-C5,Backend_Bound,24.98,% Slots,,,0.00,5.16,
63.323522454,S0-C5,Retiring,23.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
63.323522454,S0-C5,Frontend_Bound.Frontend_Latency,18.78,% Slots,,rs_events.empty_end,0.00,5.16,
63.323522454,S0-C5,Bad_Speculation.Branch_Mispredicts,15.29,% Slots,,br_misp_retired.all_branches,0.00,5.16,
63.323522454,S0-C5,Backend_Bound.Memory_Bound,14.88,% Slots,,,0.00,5.16,
63.323522454,S0-C5,Backend_Bound.Core_Bound,10.10,% Slots,,,0.00,5.16,
63.323522454,S0-C5,Retiring.Microcode_Sequencer,3.62,% Slots,,idq.ms_uops,0.00,5.42,
63.323522454,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,<==
63.323522454,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.53,% Clocks,,idq.ms_switches,0.00,5.42,
63.323522454,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.82,
63.323522454,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.64,% Clocks,,,0.00,5.16,
63.323522454,S0-C5-T0,MUX,5.15,%,,,0.00,100.0,
63.323522454,S0-C6,Backend_Bound,73.74,% Slots,,,0.00,5.16,
63.323522454,S0-C6,Retiring,18.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
63.323522454,S0-C6,Retiring.Microcode_Sequencer,10.26,% Slots,,idq.ms_uops,0.00,5.42,
63.323522454,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.27,% Clocks,,idq.ms_switches,0.00,5.42,
63.323522454,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.82,
63.323522454,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.41,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.15,
63.323522454,S0-C6-T0,MUX,5.15,%,,,0.00,100.0,
63.323522454,S0-C7,Backend_Bound,58.33,% Slots,,,0.00,5.16,
63.323522454,S0-C7,Backend_Bound.Memory_Bound,37.54,% Slots,,,0.00,5.16,<==
63.323522454,S0-C7,Backend_Bound.Core_Bound,20.79,% Slots,,,0.00,5.16,
63.323522454,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.83,
63.323522454,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
63.323522454,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.39,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.15,
63.323522454,S0-C7-T0,MUX,5.15,%,,,0.00,100.0,
63.323522454,S1-C0,Frontend_Bound,41.38,% Slots,,,0.00,5.16,
63.323522454,S1-C0,Backend_Bound,10.50,% Slots,,,0.00,5.16,
63.323522454,S1-C0,Frontend_Bound.Frontend_Latency,26.30,% Slots,,rs_events.empty_end,0.00,5.16,<==
63.323522454,S1-C0,Frontend_Bound.Frontend_Bandwidth,16.74,% Slots,,,0.00,5.16,
63.323522454,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.80,% Clocks,,,0.00,5.42,
63.323522454,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.43,
63.323522454,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,64.31,% Core_Clocks,,,0.00,5.16,
63.323522454,S1-C0-T0,MUX,5.16,%,,,0.00,100.0,
63.323522454,S1-C1,Backend_Bound,68.66,% Slots,,,0.00,5.16,
63.323522454,S1-C1,Backend_Bound.Memory_Bound,45.24,% Slots,,,0.00,5.16,<==
63.323522454,S1-C1,Backend_Bound.Core_Bound,23.42,% Slots,,,0.00,5.16,
63.323522454,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,16.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.83,
63.323522454,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.73,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.16,
63.323522454,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,68.62,% Clocks,,,0.00,5.16,
63.323522454,S1-C1-T0,MUX,5.16,%,,,0.00,100.0,
63.323522454,S1-C2,Backend_Bound,65.44,% Slots,,,0.00,5.16,<==
63.323522454,S1-C2,Backend_Bound.Memory_Bound,33.47,% Slots,,,0.00,5.16,
63.323522454,S1-C2,Backend_Bound.Core_Bound,31.98,% Slots,,,0.00,5.16,
63.323522454,S1-C2-T0,MUX,5.16,%,,,0.00,100.0,
63.323522454,S1-C3,Backend_Bound,52.74,% Slots,,,0.00,5.16,
63.323522454,S1-C3,Backend_Bound.Memory_Bound,18.73,% Slots,,,0.00,5.16,
63.323522454,S1-C3,Backend_Bound.Core_Bound,34.01,% Slots,,,0.00,5.16,<==
63.323522454,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.83,
63.323522454,S1-C3-T0,MUX,5.16,%,,,0.00,100.0,
63.323522454,S1-C4,Backend_Bound,58.77,% Slots,,,0.00,5.16,<==
63.323522454,S1-C4,Backend_Bound.Memory_Bound,27.85,% Slots,,,0.00,5.16,
63.323522454,S1-C4,Backend_Bound.Core_Bound,30.92,% Slots,,,0.00,5.16,
63.323522454,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.83,
63.323522454,S1-C4-T0,MUX,5.15,%,,,0.00,100.0,
63.323522454,S1-C5,Frontend_Bound,30.62,% Slots,,,0.00,5.16,
63.323522454,S1-C5,Bad_Speculation,13.33,% Slots,,,0.00,5.16,
63.323522454,S1-C5,Backend_Bound,29.05,% Slots,,,0.00,5.16,
63.323522454,S1-C5,Frontend_Bound.Frontend_Bandwidth,20.50,% Slots,,,0.00,5.16,
63.323522454,S1-C5,Bad_Speculation.Branch_Mispredicts,13.21,% Slots,,br_misp_retired.all_branches,0.00,5.16,
63.323522454,S1-C5,Backend_Bound.Memory_Bound,10.49,% Slots,,,0.00,5.16,
63.323522454,S1-C5,Backend_Bound.Core_Bound,18.56,% Slots,,,0.00,5.16,
63.323522454,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.38,% Core_Clocks,,,0.00,5.15,
63.323522454,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,33.16,% Core_Clocks,,,0.00,5.16,<==
63.323522454,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.83,
63.323522454,S1-C5-T0,MUX,5.15,%,,,0.00,100.0,
63.323522454,S1-C6,Frontend_Bound,30.16,% Slots,,,0.00,5.16,
63.323522454,S1-C6,Backend_Bound,38.67,% Slots,,,0.00,5.16,
63.323522454,S1-C6,Retiring,27.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
63.323522454,S1-C6,Frontend_Bound.Frontend_Latency,20.17,% Slots,,rs_events.empty_end,0.00,5.16,
63.323522454,S1-C6,Backend_Bound.Memory_Bound,65.75,% Slots,,,0.00,5.16,<==
63.323522454,S1-C6,Retiring.Microcode_Sequencer,1.76,% Slots,,idq.ms_uops,0.00,5.42,
63.323522454,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.14,% Clocks,,,0.00,5.42,
63.323522454,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
63.323522454,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.05,% Clocks,,idq.ms_switches,0.00,5.42,
63.323522454,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.83,
63.323522454,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
63.323522454,S1-C6-T0,MUX,5.15,%,,,0.00,100.0,
63.323522454,S1-C7,Backend_Bound,60.90,% Slots,,,0.00,5.16,
63.323522454,S1-C7,Backend_Bound.Memory_Bound,11.89,% Slots,,,0.00,5.16,
63.323522454,S1-C7,Backend_Bound.Core_Bound,49.01,% Slots,,,0.00,5.16,
63.323522454,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.83,
63.323522454,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,72.26,% Clocks,,,0.00,5.16,<==
63.323522454,S1-C7-T0,MUX,5.16,%,,,0.00,100.0,
63.323522454,S0-C0-T1,MUX,5.15,%,,,0.00,100.0,
63.323522454,S0-C1-T1,MUX,5.16,%,,,0.00,100.0,
63.323522454,S0-C2-T1,MUX,5.15,%,,,0.00,100.0,
63.323522454,S0-C3-T1,MUX,5.15,%,,,0.00,100.0,
63.323522454,S0-C4-T1,MUX,5.16,%,,,0.00,100.0,
63.323522454,S0-C5-T1,MUX,5.15,%,,,0.00,100.0,
63.323522454,S0-C6-T1,MUX,5.15,%,,,0.00,100.0,
63.323522454,S0-C7-T1,MUX,5.15,%,,,0.00,100.0,
63.323522454,S1-C0-T1,MUX,5.16,%,,,0.00,100.0,
63.323522454,S1-C1-T1,MUX,5.16,%,,,0.00,100.0,
63.323522454,S1-C2-T1,MUX,5.16,%,,,0.00,100.0,
63.323522454,S1-C3-T1,MUX,5.16,%,,,0.00,100.0,
63.323522454,S1-C4-T1,MUX,5.15,%,,,0.00,100.0,
63.323522454,S1-C5-T1,MUX,5.16,%,,,0.00,100.0,
63.323522454,S1-C6-T1,MUX,5.15,%,,,0.00,100.0,
63.323522454,S1-C7-T1,MUX,5.16,%,,,0.00,100.0,
64.850940127,S0-C0,Frontend_Bound,25.79,% Slots,,,0.00,5.24,
64.850940127,S0-C0,Backend_Bound,38.05,% Slots,,,0.00,5.24,
64.850940127,S0-C0,Retiring,19.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
64.850940127,S0-C0,Frontend_Bound.Frontend_Latency,16.27,% Slots,,rs_events.empty_end,0.00,5.24,
64.850940127,S0-C0,Backend_Bound.Memory_Bound,47.10,% Slots,,,0.00,5.24,
64.850940127,S0-C0,Retiring.Microcode_Sequencer,8.45,% Slots,,idq.ms_uops,0.00,5.25,
64.850940127,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.28,% Clocks,,,0.00,5.24,
64.850940127,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
64.850940127,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.95,% Clocks,,idq.ms_switches,0.00,5.24,
64.850940127,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,<==
64.850940127,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
64.850940127,S0-C0-T0,MUX,5.24,%,,,0.00,100.0,
64.850940127,S0-C1,Frontend_Bound,38.94,% Slots,,,0.00,5.24,
64.850940127,S0-C1,Backend_Bound,37.05,% Slots,,,0.00,5.24,
64.850940127,S0-C1,Retiring,17.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
64.850940127,S0-C1,Frontend_Bound.Frontend_Latency,30.79,% Slots,,rs_events.empty_end,0.00,5.24,<==
64.850940127,S0-C1,Backend_Bound.Memory_Bound,16.64,% Slots,,,0.00,5.24,
64.850940127,S0-C1,Backend_Bound.Core_Bound,20.41,% Slots,,,0.00,5.24,
64.850940127,S0-C1,Retiring.Microcode_Sequencer,13.36,% Slots,,idq.ms_uops,0.00,5.25,
64.850940127,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.64,% Clocks,,,0.00,5.24,
64.850940127,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
64.850940127,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.11,% Clocks,,idq.ms_switches,0.00,5.24,
64.850940127,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,
64.850940127,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
64.850940127,S0-C1-T0,MUX,5.24,%,,,0.00,100.0,
64.850940127,S0-C2,Frontend_Bound,41.57,% Slots,,,0.00,5.24,
64.850940127,S0-C2,Backend_Bound,32.19,% Slots,,,0.00,5.24,
64.850940127,S0-C2,Retiring,17.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
64.850940127,S0-C2,Frontend_Bound.Frontend_Latency,27.64,% Slots,,rs_events.empty_end,0.00,5.24,<==
64.850940127,S0-C2,Frontend_Bound.Frontend_Bandwidth,12.51,% Slots,,,0.00,5.24,
64.850940127,S0-C2,Backend_Bound.Memory_Bound,17.54,% Slots,,,0.00,5.24,
64.850940127,S0-C2,Backend_Bound.Core_Bound,14.65,% Slots,,,0.00,5.24,
64.850940127,S0-C2,Retiring.Microcode_Sequencer,13.67,% Slots,,idq.ms_uops,0.00,5.25,
64.850940127,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.28,% Clocks,,,0.00,5.24,
64.850940127,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
64.850940127,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.58,% Clocks,,idq.ms_switches,0.00,5.24,
64.850940127,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.88,% Core_Clocks,,,0.00,5.24,
64.850940127,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,
64.850940127,S0-C2-T0,MUX,5.23,%,,,0.00,100.0,
64.850940127,S0-C3,Backend_Bound,78.15,% Slots,,,0.00,5.25,
64.850940127,S0-C3,Retiring,19.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
64.850940127,S0-C3,Backend_Bound.Memory_Bound,18.79,% Slots,,,0.00,5.23,
64.850940127,S0-C3,Backend_Bound.Core_Bound,59.36,% Slots,,,0.00,5.23,
64.850940127,S0-C3,Retiring.Microcode_Sequencer,10.13,% Slots,,idq.ms_uops,0.00,5.25,
64.850940127,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.41,% Clocks,,idq.ms_switches,0.00,5.24,
64.850940127,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,
64.850940127,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
64.850940127,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,51.13,% Clocks,,,0.00,5.24,<==
64.850940127,S0-C3-T0,MUX,5.23,%,,,0.00,100.0,
64.850940127,S0-C4,Frontend_Bound,59.55,% Slots,,,0.00,5.25,
64.850940127,S0-C4,Bad_Speculation,15.98,% Slots,,,0.00,5.25,
64.850940127,S0-C4,Retiring,17.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
64.850940127,S0-C4,Frontend_Bound.Frontend_Bandwidth,77.52,% Slots,,,0.00,5.24,
64.850940127,S0-C4,Bad_Speculation.Branch_Mispredicts,14.60,% Slots,,br_misp_retired.all_branches,0.00,5.24,
64.850940127,S0-C4,Retiring.Microcode_Sequencer,14.35,% Slots,,idq.ms_uops,0.00,5.25,
64.850940127,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.01,% Clocks,,idq.ms_switches,0.00,5.24,
64.850940127,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.26,% Core_Clocks,,,0.00,5.24,<==
64.850940127,S0-C4-T0,MUX,5.23,%,,,0.00,100.0,
64.850940127,S0-C5,Frontend_Bound,50.11,% Slots,,,0.00,5.24,
64.850940127,S0-C5,Backend_Bound,24.11,% Slots,,,0.00,5.24,
64.850940127,S0-C5,Retiring,17.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
64.850940127,S0-C5,Frontend_Bound.Frontend_Latency,21.71,% Slots,,rs_events.empty_end,0.00,5.24,
64.850940127,S0-C5,Frontend_Bound.Frontend_Bandwidth,32.13,% Slots,,,0.00,5.24,
64.850940127,S0-C5,Backend_Bound.Memory_Bound,11.89,% Slots,,,0.00,5.24,
64.850940127,S0-C5,Backend_Bound.Core_Bound,12.21,% Slots,,,0.00,5.24,
64.850940127,S0-C5,Retiring.Microcode_Sequencer,14.00,% Slots,,idq.ms_uops,0.00,5.25,
64.850940127,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.33,% Clocks,,,0.00,5.24,
64.850940127,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
64.850940127,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.21,% Clocks,,idq.ms_switches,0.00,5.24,
64.850940127,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.55,% Core_Clocks,,,0.00,5.24,<==
64.850940127,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,
64.850940127,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
64.850940127,S0-C5-T0,MUX,5.23,%,,,0.00,100.0,
64.850940127,S0-C6,Frontend_Bound,30.94,% Slots,,,0.00,5.24,
64.850940127,S0-C6,Backend_Bound,46.10,% Slots,,,0.00,5.24,
64.850940127,S0-C6,Retiring,15.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
64.850940127,S0-C6,Frontend_Bound.Frontend_Latency,26.44,% Slots,,rs_events.empty_end,0.00,5.24,
64.850940127,S0-C6,Backend_Bound.Memory_Bound,16.88,% Slots,,,0.00,5.24,
64.850940127,S0-C6,Backend_Bound.Core_Bound,29.22,% Slots,,,0.00,5.24,<==
64.850940127,S0-C6,Retiring.Microcode_Sequencer,11.50,% Slots,,idq.ms_uops,0.00,5.25,
64.850940127,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.72,% Clocks,,,0.00,5.23,
64.850940127,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
64.850940127,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.03,% Clocks,,idq.ms_switches,0.00,5.23,
64.850940127,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
64.850940127,S0-C6-T0,MUX,5.23,%,,,0.00,100.0,
64.850940127,S0-C7,Frontend_Bound,36.06,% Slots,,,0.00,5.25,
64.850940127,S0-C7,Backend_Bound,36.95,% Slots,,,0.00,5.25,<==
64.850940127,S0-C7,Retiring,16.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
64.850940127,S0-C7,Frontend_Bound.Frontend_Latency,28.66,% Slots,,rs_events.empty_end,0.00,5.24,
64.850940127,S0-C7,Backend_Bound.Memory_Bound,16.26,% Slots,,,0.00,5.24,
64.850940127,S0-C7,Backend_Bound.Core_Bound,20.69,% Slots,,,0.00,5.24,
64.850940127,S0-C7,Retiring.Microcode_Sequencer,12.09,% Slots,,idq.ms_uops,0.00,5.24,
64.850940127,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.07,% Clocks,,,0.00,5.24,
64.850940127,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
64.850940127,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.01,% Clocks,,idq.ms_switches,0.00,5.24,
64.850940127,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,
64.850940127,S0-C7-T0,MUX,5.23,%,,,0.00,100.0,
64.850940127,S1-C0,Frontend_Bound,38.99,% Slots,,,0.00,5.24,
64.850940127,S1-C0,Backend_Bound,11.23,% Slots,,,0.00,5.24,
64.850940127,S1-C0,Frontend_Bound.Frontend_Latency,22.73,% Slots,,rs_events.empty_end,0.00,5.24,<==
64.850940127,S1-C0,Frontend_Bound.Frontend_Bandwidth,15.40,% Slots,,,0.00,5.24,
64.850940127,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.79,% Clocks,,,0.00,5.24,
64.850940127,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
64.850940127,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,71.94,% Core_Clocks,,,0.00,5.24,
64.850940127,S1-C0-T0,MUX,5.24,%,,,0.00,100.0,
64.850940127,S1-C1,Frontend_Bound,33.94,% Slots,,,0.00,5.25,
64.850940127,S1-C1,Backend_Bound,41.92,% Slots,,,0.00,5.25,<==
64.850940127,S1-C1,Retiring,18.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
64.850940127,S1-C1,Frontend_Bound.Frontend_Latency,30.75,% Slots,,rs_events.empty_end,0.00,5.24,
64.850940127,S1-C1,Backend_Bound.Memory_Bound,21.30,% Slots,,,0.00,5.24,
64.850940127,S1-C1,Backend_Bound.Core_Bound,20.62,% Slots,,,0.00,5.24,
64.850940127,S1-C1,Retiring.Microcode_Sequencer,14.13,% Slots,,idq.ms_uops,0.00,5.25,
64.850940127,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.90,% Clocks,,,0.00,5.24,
64.850940127,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
64.850940127,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.84,% Clocks,,idq.ms_switches,0.00,5.24,
64.850940127,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,17.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,
64.850940127,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
64.850940127,S1-C1-T0,MUX,5.23,%,,,0.00,100.0,
64.850940127,S1-C2,Frontend_Bound,35.22,% Slots,,,0.00,5.25,
64.850940127,S1-C2,Backend_Bound,40.15,% Slots,,,0.00,5.25,<==
64.850940127,S1-C2,Retiring,18.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
64.850940127,S1-C2,Frontend_Bound.Frontend_Latency,26.19,% Slots,,rs_events.empty_end,0.00,5.24,
64.850940127,S1-C2,Backend_Bound.Memory_Bound,20.36,% Slots,,,0.00,5.24,
64.850940127,S1-C2,Backend_Bound.Core_Bound,19.80,% Slots,,,0.00,5.24,
64.850940127,S1-C2,Retiring.Microcode_Sequencer,14.95,% Slots,,idq.ms_uops,0.00,5.25,
64.850940127,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.48,% Clocks,,,0.00,5.23,
64.850940127,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
64.850940127,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.35,% Clocks,,idq.ms_switches,0.00,5.23,
64.850940127,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,
64.850940127,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
64.850940127,S1-C2-T0,MUX,5.23,%,,,0.00,100.0,
64.850940127,S1-C3,Frontend_Bound,30.60,% Slots,,,0.00,5.24,
64.850940127,S1-C3,Backend_Bound,46.49,% Slots,,,0.00,5.24,<==
64.850940127,S1-C3,Retiring,18.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
64.850940127,S1-C3,Frontend_Bound.Frontend_Latency,31.70,% Slots,,rs_events.empty_end,0.00,5.24,
64.850940127,S1-C3,Backend_Bound.Memory_Bound,21.87,% Slots,,,0.00,5.24,
64.850940127,S1-C3,Backend_Bound.Core_Bound,24.61,% Slots,,,0.00,5.24,
64.850940127,S1-C3,Retiring.Microcode_Sequencer,15.37,% Slots,,idq.ms_uops,0.00,5.25,
64.850940127,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.47,% Clocks,,,0.00,5.24,
64.850940127,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
64.850940127,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.04,% Clocks,,idq.ms_switches,0.00,5.24,
64.850940127,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,
64.850940127,S1-C3-T0,MUX,5.23,%,,,0.00,100.0,
64.850940127,S1-C4,Frontend_Bound,34.41,% Slots,,,0.00,5.24,
64.850940127,S1-C4,Backend_Bound,38.96,% Slots,,,0.00,5.24,<==
64.850940127,S1-C4,Retiring,19.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
64.850940127,S1-C4,Frontend_Bound.Frontend_Latency,25.59,% Slots,,rs_events.empty_end,0.00,5.24,
64.850940127,S1-C4,Backend_Bound.Memory_Bound,19.25,% Slots,,,0.00,5.24,
64.850940127,S1-C4,Backend_Bound.Core_Bound,19.71,% Slots,,,0.00,5.24,
64.850940127,S1-C4,Retiring.Microcode_Sequencer,12.36,% Slots,,idq.ms_uops,0.00,5.24,
64.850940127,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.93,% Clocks,,,0.00,5.24,
64.850940127,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
64.850940127,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.33,% Clocks,,idq.ms_switches,0.00,5.24,
64.850940127,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,
64.850940127,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
64.850940127,S1-C4-T0,MUX,5.24,%,,,0.00,100.0,
64.850940127,S1-C5,Frontend_Bound,23.55,% Slots,,,0.00,5.24,
64.850940127,S1-C5,Backend_Bound,42.37,% Slots,,,0.00,5.24,
64.850940127,S1-C5,Retiring,28.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
64.850940127,S1-C5,Frontend_Bound.Frontend_Latency,26.34,% Slots,,rs_events.empty_end,0.00,5.24,
64.850940127,S1-C5,Backend_Bound.Core_Bound,64.73,% Slots,,,0.00,5.24,<==
64.850940127,S1-C5,Retiring.Microcode_Sequencer,4.19,% Slots,,idq.ms_uops,0.00,5.24,
64.850940127,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.51,% Clocks,,,0.00,5.24,
64.850940127,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
64.850940127,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.68,% Clocks,,idq.ms_switches,0.00,5.24,
64.850940127,S1-C5-T0,MUX,5.23,%,,,0.00,100.0,
64.850940127,S1-C6,Frontend_Bound,34.82,% Slots,,,0.00,5.25,
64.850940127,S1-C6,Backend_Bound,41.43,% Slots,,,0.00,5.25,<==
64.850940127,S1-C6,Retiring,18.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
64.850940127,S1-C6,Frontend_Bound.Frontend_Latency,22.08,% Slots,,rs_events.empty_end,0.00,5.24,
64.850940127,S1-C6,Frontend_Bound.Frontend_Bandwidth,11.63,% Slots,,,0.00,5.25,
64.850940127,S1-C6,Backend_Bound.Memory_Bound,20.54,% Slots,,,0.00,5.24,
64.850940127,S1-C6,Backend_Bound.Core_Bound,20.88,% Slots,,,0.00,5.24,
64.850940127,S1-C6,Retiring.Microcode_Sequencer,14.59,% Slots,,idq.ms_uops,0.00,5.25,
64.850940127,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.38,% Clocks,,,0.00,5.24,
64.850940127,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
64.850940127,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.92,% Clocks,,idq.ms_switches,0.00,5.24,
64.850940127,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.19,% Core_Clocks,,,0.00,5.24,
64.850940127,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,
64.850940127,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
64.850940127,S1-C6-T0,MUX,5.24,%,,,0.00,100.0,
64.850940127,S1-C7,Frontend_Bound,30.44,% Slots,,,0.00,5.24,
64.850940127,S1-C7,Backend_Bound,44.31,% Slots,,,0.00,5.24,
64.850940127,S1-C7,Retiring,20.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
64.850940127,S1-C7,Frontend_Bound.Frontend_Latency,23.35,% Slots,,rs_events.empty_end,0.00,5.24,
64.850940127,S1-C7,Backend_Bound.Memory_Bound,19.11,% Slots,,,0.00,5.24,
64.850940127,S1-C7,Backend_Bound.Core_Bound,25.20,% Slots,,,0.00,5.24,<==
64.850940127,S1-C7,Retiring.Microcode_Sequencer,10.65,% Slots,,idq.ms_uops,0.00,5.25,
64.850940127,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.56,% Clocks,,,0.00,5.24,
64.850940127,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
64.850940127,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.86,% Clocks,,idq.ms_switches,0.00,5.24,
64.850940127,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,
64.850940127,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
64.850940127,S1-C7-T0,MUX,5.24,%,,,0.00,100.0,
64.850940127,S0-C0-T1,MUX,5.24,%,,,0.00,100.0,
64.850940127,S0-C1-T1,MUX,5.23,%,,,0.00,100.0,
64.850940127,S0-C2-T1,MUX,5.23,%,,,0.00,100.0,
64.850940127,S0-C3-T1,MUX,5.23,%,,,0.00,100.0,
64.850940127,S0-C4-T1,MUX,5.24,%,,,0.00,100.0,
64.850940127,S0-C5-T1,MUX,5.24,%,,,0.00,100.0,
64.850940127,S0-C6-T1,MUX,5.23,%,,,0.00,100.0,
64.850940127,S0-C7-T1,MUX,5.24,%,,,0.00,100.0,
64.850940127,S1-C0-T1,MUX,5.24,%,,,0.00,100.0,
64.850940127,S1-C1-T1,MUX,5.24,%,,,0.00,100.0,
64.850940127,S1-C2-T1,MUX,5.23,%,,,0.00,100.0,
64.850940127,S1-C3-T1,MUX,5.23,%,,,0.00,100.0,
64.850940127,S1-C4-T1,MUX,5.24,%,,,0.00,100.0,
64.850940127,S1-C5-T1,MUX,5.23,%,,,0.00,100.0,
64.850940127,S1-C6-T1,MUX,5.24,%,,,0.00,100.0,
64.850940127,S1-C7-T1,MUX,5.24,%,,,0.00,100.0,
66.371150226,S0-C0,Frontend_Bound,21.87,% Slots,,,0.00,5.25,
66.371150226,S0-C0,Backend_Bound,43.20,% Slots,,,0.00,5.25,
66.371150226,S0-C0,Frontend_Bound.Frontend_Latency,28.55,% Slots,,rs_events.empty_end,0.00,5.25,
66.371150226,S0-C0,Backend_Bound.Memory_Bound,53.66,% Slots,,,0.00,5.25,<==
66.371150226,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.65,% Clocks,,,0.00,5.26,
66.371150226,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
66.371150226,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
66.371150226,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
66.371150226,S0-C0-T0,MUX,5.25,%,,,0.00,100.0,
66.371150226,S0-C1,Frontend_Bound,34.52,% Slots,,,0.00,5.25,
66.371150226,S0-C1,Bad_Speculation,14.32,% Slots,,,0.00,5.25,
66.371150226,S0-C1,Backend_Bound,30.43,% Slots,,,0.00,5.25,
66.371150226,S0-C1,Frontend_Bound.Frontend_Latency,32.46,% Slots,,rs_events.empty_end,0.00,5.25,
66.371150226,S0-C1,Bad_Speculation.Branch_Mispredicts,14.15,% Slots,,br_misp_retired.all_branches,0.00,5.25,
66.371150226,S0-C1,Backend_Bound.Memory_Bound,18.00,% Slots,,,0.00,5.25,
66.371150226,S0-C1,Backend_Bound.Core_Bound,12.43,% Slots,,,0.00,5.25,
66.371150226,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.91,% Clocks,,,0.00,5.25,
66.371150226,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
66.371150226,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
66.371150226,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.90,% Clocks,,,0.00,5.25,
66.371150226,S0-C1-T0,MUX,5.25,%,,,0.00,100.0,
66.371150226,S0-C2,Frontend_Bound,29.02,% Slots,,,0.00,5.25,
66.371150226,S0-C2,Bad_Speculation,19.79,% Slots,,,0.00,5.25,
66.371150226,S0-C2,Backend_Bound,21.93,% Slots,,,0.00,5.25,
66.371150226,S0-C2,Frontend_Bound.Frontend_Latency,29.78,% Slots,,rs_events.empty_end,0.00,5.25,
66.371150226,S0-C2,Bad_Speculation.Branch_Mispredicts,19.51,% Slots,,br_misp_retired.all_branches,0.00,5.25,
66.371150226,S0-C2,Backend_Bound.Memory_Bound,14.62,% Slots,,,0.00,5.25,
66.371150226,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.63,% Clocks,,,0.00,5.25,
66.371150226,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
66.371150226,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.67,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
66.371150226,S0-C2-T0,MUX,5.25,%,,,0.00,100.0,
66.371150226,S0-C3,Frontend_Bound,32.67,% Slots,,,0.00,5.25,
66.371150226,S0-C3,Bad_Speculation,12.51,% Slots,,,0.00,5.25,
66.371150226,S0-C3,Backend_Bound,36.94,% Slots,,,0.00,5.25,
66.371150226,S0-C3,Frontend_Bound.Frontend_Latency,55.23,% Slots,,rs_events.empty_end,0.00,5.25,
66.371150226,S0-C3,Bad_Speculation.Branch_Mispredicts,12.37,% Slots,,br_misp_retired.all_branches,0.00,5.25,
66.371150226,S0-C3,Backend_Bound.Memory_Bound,23.60,% Slots,,,0.00,5.25,<==
66.371150226,S0-C3,Backend_Bound.Core_Bound,13.34,% Slots,,,0.00,5.25,
66.371150226,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.31,% Clocks,,,0.00,5.26,
66.371150226,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
66.371150226,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
66.371150226,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
66.371150226,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.78,% Clocks,,,0.00,5.26,
66.371150226,S0-C3-T0,MUX,5.25,%,,,0.00,100.0,
66.371150226,S0-C4,Frontend_Bound.Frontend_Bandwidth,10.06,% Slots,,,0.00,5.25,
66.371150226,S0-C4,Bad_Speculation.Branch_Mispredicts,17.50,% Slots,,br_misp_retired.all_branches,0.00,5.25,
66.371150226,S0-C4,Bad_Speculation,17.69,% Slots,,,0.00,5.25,
66.371150226,S0-C4,Backend_Bound,43.09,% Slots,,,0.00,5.25,<==
66.371150226,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.65,% Core_Clocks,,,0.00,5.26,
66.371150226,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.42,% Core_Clocks,,,0.00,5.26,
66.371150226,S0-C4-T0,MUX,5.25,%,,,0.00,100.0,
66.371150226,S0-C5,Frontend_Bound,34.33,% Slots,,,0.00,5.25,
66.371150226,S0-C5,Bad_Speculation,11.74,% Slots,,,0.00,5.25,
66.371150226,S0-C5,Backend_Bound,24.28,% Slots,,,0.00,5.25,
66.371150226,S0-C5,Frontend_Bound.Frontend_Latency,20.26,% Slots,,rs_events.empty_end,0.00,5.25,
66.371150226,S0-C5,Bad_Speculation.Branch_Mispredicts,11.58,% Slots,,br_misp_retired.all_branches,0.00,5.25,
66.371150226,S0-C5,Backend_Bound.Memory_Bound,12.17,% Slots,,,0.00,5.25,
66.371150226,S0-C5,Backend_Bound.Core_Bound,12.11,% Slots,,,0.00,5.25,
66.371150226,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.87,% Clocks,,,0.00,5.26,
66.371150226,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
66.371150226,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
66.371150226,S0-C5-T0,MUX,5.25,%,,,0.00,100.0,
66.371150226,S0-C6,Frontend_Bound,21.98,% Slots,,,0.00,5.25,
66.371150226,S0-C6,Bad_Speculation,19.81,% Slots,,,0.00,5.25,
66.371150226,S0-C6,Backend_Bound,22.84,% Slots,,,0.00,5.25,
66.371150226,S0-C6,Frontend_Bound.Frontend_Latency,16.73,% Slots,,rs_events.empty_end,0.00,5.25,
66.371150226,S0-C6,Bad_Speculation.Branch_Mispredicts,19.58,% Slots,,br_misp_retired.all_branches,0.00,5.25,
66.371150226,S0-C6,Backend_Bound.Memory_Bound,24.93,% Slots,,,0.00,5.25,
66.371150226,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.66,% Clocks,,,0.00,5.25,
66.371150226,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
66.371150226,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,<==
66.371150226,S0-C6-T0,MUX,5.25,%,,,0.00,100.0,
66.371150226,S0-C7,Frontend_Bound,31.19,% Slots,,,0.00,5.25,
66.371150226,S0-C7,Bad_Speculation,22.05,% Slots,,,0.00,5.25,
66.371150226,S0-C7,Backend_Bound,13.05,% Slots,,,0.00,5.25,
66.371150226,S0-C7,Retiring,28.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
66.371150226,S0-C7,Frontend_Bound.Frontend_Latency,23.73,% Slots,,rs_events.empty_end,0.00,5.25,
66.371150226,S0-C7,Bad_Speculation.Branch_Mispredicts,21.86,% Slots,,br_misp_retired.all_branches,0.00,5.25,
66.371150226,S0-C7,Backend_Bound.Memory_Bound,16.24,% Slots,,,0.00,5.25,
66.371150226,S0-C7,Retiring.Microcode_Sequencer,2.11,% Slots,,idq.ms_uops,0.00,5.25,
66.371150226,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.15,% Clocks,,,0.00,5.25,
66.371150226,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,23.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
66.371150226,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.55,% Clocks,,idq.ms_switches,0.00,5.25,
66.371150226,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
66.371150226,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
66.371150226,S0-C7-T0,MUX,5.25,%,,,0.00,100.0,
66.371150226,S1-C0,Frontend_Bound,39.03,% Slots,,,0.00,5.24,
66.371150226,S1-C0,Backend_Bound,12.89,% Slots,,,0.00,5.24,
66.371150226,S1-C0,Frontend_Bound.Frontend_Latency,24.76,% Slots,,rs_events.empty_end,0.00,5.24,<==
66.371150226,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.43,% Slots,,,0.00,5.24,
66.371150226,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.16,% Clocks,,,0.00,5.26,
66.371150226,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
66.371150226,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,61.23,% Core_Clocks,,,0.00,5.26,
66.371150226,S1-C0-T0,MUX,5.24,%,,,0.00,100.0,
66.371150226,S1-C1,Frontend_Bound,30.05,% Slots,,,0.00,5.24,
66.371150226,S1-C1,Bad_Speculation,10.66,% Slots,,,0.00,5.24,
66.371150226,S1-C1,Backend_Bound,38.58,% Slots,,,0.00,5.24,<==
66.371150226,S1-C1,Frontend_Bound.Frontend_Latency,31.11,% Slots,,rs_events.empty_end,0.00,5.24,
66.371150226,S1-C1,Bad_Speculation.Branch_Mispredicts,10.54,% Slots,,br_misp_retired.all_branches,0.00,5.24,
66.371150226,S1-C1,Backend_Bound.Memory_Bound,19.24,% Slots,,,0.00,5.24,
66.371150226,S1-C1,Backend_Bound.Core_Bound,19.34,% Slots,,,0.00,5.24,
66.371150226,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.06,% Clocks,,,0.00,5.26,
66.371150226,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
66.371150226,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
66.371150226,S1-C1-T0,MUX,5.24,%,,,0.00,100.0,
66.371150226,S1-C2,Bad_Speculation,10.74,% Slots,,,0.00,5.25,
66.371150226,S1-C2,Bad_Speculation.Branch_Mispredicts,10.62,% Slots,,br_misp_retired.all_branches,0.00,5.25,
66.371150226,S1-C2,Backend_Bound,58.84,% Slots,,,0.00,5.25,
66.371150226,S1-C2,Retiring,20.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
66.371150226,S1-C2,Backend_Bound.Memory_Bound,69.99,% Slots,,,0.00,5.25,
66.371150226,S1-C2,Retiring.Microcode_Sequencer,7.85,% Slots,,idq.ms_uops,0.00,5.25,
66.371150226,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.48,% Clocks,,idq.ms_switches,0.00,5.27,
66.371150226,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,<==
66.371150226,S1-C2-T0,MUX,5.25,%,,,0.00,100.0,
66.371150226,S1-C3,Frontend_Bound,29.97,% Slots,,,0.00,5.24,
66.371150226,S1-C3,Backend_Bound,45.38,% Slots,,,0.00,5.24,
66.371150226,S1-C3,Retiring,29.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
66.371150226,S1-C3,Frontend_Bound.Frontend_Latency,30.60,% Slots,,rs_events.empty_end,0.00,5.24,
66.371150226,S1-C3,Backend_Bound.Core_Bound,81.18,% Slots,,,0.00,5.24,
66.371150226,S1-C3,Retiring.Microcode_Sequencer,2.07,% Slots,,idq.ms_uops,0.00,5.26,
66.371150226,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.28,% Clocks,,,0.00,5.26,
66.371150226,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
66.371150226,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.25,% Clocks,,idq.ms_switches,0.00,5.26,
66.371150226,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.70,% Clocks,,,0.00,5.26,<==
66.371150226,S1-C3-T0,MUX,5.24,%,,,0.00,100.0,
66.371150226,S1-C4,Frontend_Bound,33.41,% Slots,,,0.00,5.25,
66.371150226,S1-C4,Bad_Speculation,11.76,% Slots,,,0.00,5.25,
66.371150226,S1-C4,Backend_Bound,34.44,% Slots,,,0.00,5.25,
66.371150226,S1-C4,Frontend_Bound.Frontend_Latency,33.90,% Slots,,rs_events.empty_end,0.00,5.25,
66.371150226,S1-C4,Bad_Speculation.Branch_Mispredicts,11.51,% Slots,,br_misp_retired.all_branches,0.00,5.25,
66.371150226,S1-C4,Backend_Bound.Memory_Bound,35.74,% Slots,,,0.00,5.25,
66.371150226,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.02,% Clocks,,,0.00,5.27,
66.371150226,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
66.371150226,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,<==
66.371150226,S1-C4-T0,MUX,5.25,%,,,0.00,100.0,
66.371150226,S1-C5,Frontend_Bound,40.44,% Slots,,,0.00,5.25,
66.371150226,S1-C5,Bad_Speculation,15.54,% Slots,,,0.00,5.25,
66.371150226,S1-C5,Backend_Bound,21.83,% Slots,,,0.00,5.25,
66.371150226,S1-C5,Retiring,18.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
66.371150226,S1-C5,Frontend_Bound.Frontend_Latency,21.83,% Slots,,rs_events.empty_end,0.00,5.25,
66.371150226,S1-C5,Bad_Speculation.Branch_Mispredicts,14.92,% Slots,,br_misp_retired.all_branches,0.00,5.25,
66.371150226,S1-C5,Backend_Bound.Core_Bound,14.42,% Slots,,,0.00,5.25,
66.371150226,S1-C5,Retiring.Microcode_Sequencer,7.11,% Slots,,idq.ms_uops,0.00,5.25,
66.371150226,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.17,% Clocks,,,0.00,5.26,
66.371150226,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,<==
66.371150226,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.49,% Clocks,,idq.ms_switches,0.00,5.26,
66.371150226,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.80,% Clocks,,,0.00,5.26,
66.371150226,S1-C5-T0,MUX,5.25,%,,,0.00,100.0,
66.371150226,S1-C6,Frontend_Bound,41.38,% Slots,,,0.00,5.25,
66.371150226,S1-C6,Bad_Speculation,11.69,% Slots,,,0.00,5.25,
66.371150226,S1-C6,Backend_Bound,26.00,% Slots,,,0.00,5.25,
66.371150226,S1-C6,Frontend_Bound.Frontend_Latency,43.52,% Slots,,rs_events.empty_end,0.00,5.25,
66.371150226,S1-C6,Bad_Speculation.Branch_Mispredicts,11.46,% Slots,,br_misp_retired.all_branches,0.00,5.25,
66.371150226,S1-C6,Backend_Bound.Memory_Bound,38.78,% Slots,,,0.00,5.25,
66.371150226,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.32,% Clocks,,,0.00,5.26,
66.371150226,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
66.371150226,S1-C6-T0,MUX,5.25,%,,,0.00,100.0,
66.371150226,S1-C7,Frontend_Bound,38.46,% Slots,,,0.00,5.25,<==
66.371150226,S1-C7,Bad_Speculation,14.65,% Slots,,,0.00,5.25,
66.371150226,S1-C7,Backend_Bound,20.98,% Slots,,,0.00,5.25,
66.371150226,S1-C7,Bad_Speculation.Branch_Mispredicts,14.29,% Slots,,br_misp_retired.all_branches,0.00,5.25,
66.371150226,S1-C7,Backend_Bound.Memory_Bound,17.72,% Slots,,,0.00,5.25,
66.371150226,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
66.371150226,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
66.371150226,S1-C7-T0,MUX,5.25,%,,,0.00,100.0,
66.371150226,S0-C0-T1,MUX,5.25,%,,,0.00,100.0,
66.371150226,S0-C1-T1,MUX,5.25,%,,,0.00,100.0,
66.371150226,S0-C2-T1,MUX,5.25,%,,,0.00,100.0,
66.371150226,S0-C3-T1,MUX,5.25,%,,,0.00,100.0,
66.371150226,S0-C4-T1,MUX,5.25,%,,,0.00,100.0,
66.371150226,S0-C5-T1,MUX,5.25,%,,,0.00,100.0,
66.371150226,S0-C6-T1,MUX,5.25,%,,,0.00,100.0,
66.371150226,S0-C7-T1,MUX,5.25,%,,,0.00,100.0,
66.371150226,S1-C0-T1,MUX,5.25,%,,,0.00,100.0,
66.371150226,S1-C1-T1,MUX,5.24,%,,,0.00,100.0,
66.371150226,S1-C2-T1,MUX,5.25,%,,,0.00,100.0,
66.371150226,S1-C3-T1,MUX,5.24,%,,,0.00,100.0,
66.371150226,S1-C4-T1,MUX,5.25,%,,,0.00,100.0,
66.371150226,S1-C5-T1,MUX,5.25,%,,,0.00,100.0,
66.371150226,S1-C6-T1,MUX,5.25,%,,,0.00,100.0,
66.371150226,S1-C7-T1,MUX,5.25,%,,,0.00,100.0,
67.906270183,S0-C0,Frontend_Bound,21.64,% Slots,,,0.00,5.21,
67.906270183,S0-C0,Bad_Speculation,11.70,% Slots,,,0.00,5.21,
67.906270183,S0-C0,Backend_Bound,31.74,% Slots,,,0.00,5.21,<==
67.906270183,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.96,% Slots,,,0.00,5.21,
67.906270183,S0-C0,Bad_Speculation.Branch_Mispredicts,11.57,% Slots,,br_misp_retired.all_branches,0.00,5.21,
67.906270183,S0-C0,Backend_Bound.Memory_Bound,15.20,% Slots,,,0.00,5.21,
67.906270183,S0-C0,Backend_Bound.Core_Bound,16.54,% Slots,,,0.00,5.21,
67.906270183,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.92,% Core_Clocks,,,0.00,5.47,
67.906270183,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.37,% Core_Clocks,,,0.00,5.2,
67.906270183,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,9.89,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
67.906270183,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.47,% Clocks,,,0.00,5.21,
67.906270183,S0-C0-T0,MUX,5.20,%,,,0.00,100.0,
67.906270183,S0-C1,Frontend_Bound,24.89,% Slots,,,0.00,5.21,
67.906270183,S0-C1,Bad_Speculation,10.83,% Slots,,,0.00,5.21,
67.906270183,S0-C1,Backend_Bound,41.04,% Slots,,,0.00,5.21,
67.906270183,S0-C1,Retiring,29.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
67.906270183,S0-C1,Frontend_Bound.Frontend_Latency,16.61,% Slots,,rs_events.empty_end,0.00,5.21,
67.906270183,S0-C1,Bad_Speculation.Branch_Mispredicts,10.60,% Slots,,br_misp_retired.all_branches,0.00,5.21,
67.906270183,S0-C1,Backend_Bound.Memory_Bound,77.28,% Slots,,,0.00,5.21,
67.906270183,S0-C1,Retiring.Microcode_Sequencer,2.56,% Slots,,idq.ms_uops,0.00,5.21,
67.906270183,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.09,% Clocks,,,0.00,5.21,
67.906270183,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
67.906270183,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.51,% Clocks,,idq.ms_switches,0.00,5.21,
67.906270183,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,<==
67.906270183,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
67.906270183,S0-C1-T0,MUX,5.20,%,,,0.00,100.0,
67.906270183,S0-C2,Frontend_Bound.Frontend_Bandwidth,10.78,% Slots,,,0.00,5.21,
67.906270183,S0-C2,Backend_Bound.Core_Bound,55.22,% Slots,,,0.00,5.21,
67.906270183,S0-C2,Backend_Bound,52.56,% Slots,,,0.00,5.21,
67.906270183,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.04,% Core_Clocks,,,0.00,5.47,
67.906270183,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.35,% Core_Clocks,,,0.00,5.2,
67.906270183,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,73.45,% Clocks,,,0.00,5.21,<==
67.906270183,S0-C2-T0,MUX,5.20,%,,,0.00,100.0,
67.906270183,S0-C3,Frontend_Bound,35.22,% Slots,,,0.00,5.21,
67.906270183,S0-C3,Bad_Speculation,10.38,% Slots,,,0.00,5.21,
67.906270183,S0-C3,Backend_Bound,14.75,% Slots,,,0.00,5.21,
67.906270183,S0-C3,Frontend_Bound.Frontend_Bandwidth,21.58,% Slots,,,0.00,5.21,<==
67.906270183,S0-C3,Bad_Speculation.Branch_Mispredicts,9.20,% Slots,,br_misp_retired.all_branches,0.00,5.21,
67.906270183,S0-C3,Backend_Bound.Memory_Bound,12.39,% Slots,,,0.00,5.21,
67.906270183,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
67.906270183,S0-C3-T0,MUX,5.20,%,,,0.00,100.0,
67.906270183,S0-C4,Frontend_Bound,25.92,% Slots,,,0.00,5.21,
67.906270183,S0-C4,Backend_Bound,35.38,% Slots,,,0.00,5.21,
67.906270183,S0-C4,Retiring,32.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
67.906270183,S0-C4,Backend_Bound.Core_Bound,42.69,% Slots,,,0.00,5.21,
67.906270183,S0-C4,Retiring.Microcode_Sequencer,6.22,% Slots,,idq.ms_uops,0.00,5.21,
67.906270183,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.86,% Clocks,,idq.ms_switches,0.00,5.21,
67.906270183,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,86.90,% Clocks,,,0.00,5.21,<==
67.906270183,S0-C4-T0,MUX,5.20,%,,,0.00,100.0,
67.906270183,S0-C5,Frontend_Bound,25.01,% Slots,,,0.00,5.21,
67.906270183,S0-C5,Bad_Speculation,10.79,% Slots,,,0.00,5.21,
67.906270183,S0-C5,Backend_Bound,37.29,% Slots,,,0.00,5.21,
67.906270183,S0-C5,Frontend_Bound.Frontend_Latency,28.81,% Slots,,rs_events.empty_end,0.00,5.21,
67.906270183,S0-C5,Bad_Speculation.Branch_Mispredicts,10.44,% Slots,,br_misp_retired.all_branches,0.00,5.21,
67.906270183,S0-C5,Backend_Bound.Core_Bound,66.91,% Slots,,,0.00,5.21,
67.906270183,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
67.906270183,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.01,% Clocks,,,0.00,5.21,<==
67.906270183,S0-C5-T0,MUX,5.20,%,,,0.00,100.0,
67.906270183,S0-C6,Backend_Bound,53.54,% Slots,,,0.00,5.21,
67.906270183,S0-C6,Retiring,25.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
67.906270183,S0-C6,Backend_Bound.Memory_Bound,52.20,% Slots,,,0.00,5.21,
67.906270183,S0-C6,Retiring.Microcode_Sequencer,5.16,% Slots,,idq.ms_uops,0.00,5.22,
67.906270183,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.17,% Clocks,,idq.ms_switches,0.00,5.22,
67.906270183,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,<==
67.906270183,S0-C6-T0,MUX,5.20,%,,,0.00,100.0,
67.906270183,S0-C7,Backend_Bound,50.39,% Slots,,,0.00,5.21,
67.906270183,S0-C7,Retiring,32.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
67.906270183,S0-C7,Backend_Bound.Core_Bound,70.48,% Slots,,,0.00,5.21,
67.906270183,S0-C7,Retiring.Microcode_Sequencer,6.71,% Slots,,idq.ms_uops,0.00,5.22,
67.906270183,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.48,% Clocks,,idq.ms_switches,0.00,5.21,
67.906270183,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.10,% Clocks,,,0.00,5.21,<==
67.906270183,S0-C7-T0,MUX,5.20,%,,,0.00,100.0,
67.906270183,S1-C0,Frontend_Bound,42.19,% Slots,,,0.00,5.21,
67.906270183,S1-C0,Bad_Speculation,10.89,% Slots,,,0.00,5.21,
67.906270183,S1-C0,Frontend_Bound.Frontend_Latency,22.33,% Slots,,rs_events.empty_end,0.00,5.21,<==
67.906270183,S1-C0,Frontend_Bound.Frontend_Bandwidth,15.03,% Slots,,,0.00,5.21,
67.906270183,S1-C0,Bad_Speculation.Branch_Mispredicts,10.55,% Slots,,br_misp_retired.all_branches,0.00,5.21,
67.906270183,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.37,% Clocks,,,0.00,5.21,
67.906270183,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
67.906270183,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,67.22,% Core_Clocks,,,0.00,5.47,
67.906270183,S1-C0-T0,MUX,5.20,%,,,0.00,100.0,
67.906270183,S1-C1,Bad_Speculation,16.38,% Slots,,,0.00,5.21,
67.906270183,S1-C1,Bad_Speculation.Branch_Mispredicts,16.24,% Slots,,br_misp_retired.all_branches,0.00,5.21,
67.906270183,S1-C1,Backend_Bound,35.62,% Slots,,,0.00,5.21,<==
67.906270183,S1-C1,Backend_Bound.Memory_Bound,19.79,% Slots,,,0.00,5.21,
67.906270183,S1-C1,Backend_Bound.Core_Bound,15.83,% Slots,,,0.00,5.21,
67.906270183,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
67.906270183,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
67.906270183,S1-C1-T0,MUX,5.20,%,,,0.00,100.0,
67.906270183,S1-C2,Frontend_Bound,29.56,% Slots,,,0.00,5.21,
67.906270183,S1-C2,Bad_Speculation,12.14,% Slots,,,0.00,5.21,
67.906270183,S1-C2,Backend_Bound,41.70,% Slots,,,0.00,5.21,
67.906270183,S1-C2,Retiring,24.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
67.906270183,S1-C2,Frontend_Bound.Frontend_Latency,25.70,% Slots,,rs_events.empty_end,0.00,5.21,
67.906270183,S1-C2,Frontend_Bound.Frontend_Bandwidth,12.99,% Slots,,,0.00,5.21,
67.906270183,S1-C2,Bad_Speculation.Branch_Mispredicts,11.95,% Slots,,br_misp_retired.all_branches,0.00,5.21,
67.906270183,S1-C2,Backend_Bound.Memory_Bound,30.25,% Slots,,,0.00,5.21,<==
67.906270183,S1-C2,Backend_Bound.Core_Bound,11.45,% Slots,,,0.00,5.21,
67.906270183,S1-C2,Retiring.Microcode_Sequencer,1.72,% Slots,,idq.ms_uops,0.00,5.2,
67.906270183,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
67.906270183,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.79,% Clocks,,idq.ms_switches,0.00,5.21,
67.906270183,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.47,% Core_Clocks,,,0.00,5.47,
67.906270183,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.76,% Clocks,,,0.00,5.21,
67.906270183,S1-C2-T0,MUX,5.20,%,,,0.00,100.0,
67.906270183,S1-C3,Frontend_Bound,24.13,% Slots,,,0.00,5.21,
67.906270183,S1-C3,Bad_Speculation,11.20,% Slots,,,0.00,5.21,
67.906270183,S1-C3,Backend_Bound,46.07,% Slots,,,0.00,5.21,
67.906270183,S1-C3,Retiring,31.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
67.906270183,S1-C3,Frontend_Bound.Frontend_Latency,28.42,% Slots,,rs_events.empty_end,0.00,5.21,
67.906270183,S1-C3,Frontend_Bound.Frontend_Bandwidth,14.88,% Slots,,,0.00,5.21,
67.906270183,S1-C3,Bad_Speculation.Branch_Mispredicts,11.06,% Slots,,br_misp_retired.all_branches,0.00,5.21,
67.906270183,S1-C3,Backend_Bound.Memory_Bound,29.69,% Slots,,,0.00,5.21,<==
67.906270183,S1-C3,Backend_Bound.Core_Bound,16.38,% Slots,,,0.00,5.21,
67.906270183,S1-C3,Retiring.Microcode_Sequencer,1.37,% Slots,,idq.ms_uops,0.00,5.21,
67.906270183,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
67.906270183,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.15,% Clocks,,idq.ms_switches,0.00,5.22,
67.906270183,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.91,% Core_Clocks,,,0.00,5.47,
67.906270183,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.47,% Core_Clocks,,,0.00,5.21,
67.906270183,S1-C3-T0,MUX,5.20,%,,,0.00,100.0,
67.906270183,S1-C4,Frontend_Bound,25.25,% Slots,,,0.00,5.21,
67.906270183,S1-C4,Bad_Speculation,20.94,% Slots,,,0.00,5.21,
67.906270183,S1-C4,Backend_Bound,18.34,% Slots,,,0.00,5.21,
67.906270183,S1-C4,Frontend_Bound.Frontend_Bandwidth,41.29,% Slots,,,0.00,5.21,<==
67.906270183,S1-C4,Bad_Speculation.Branch_Mispredicts,20.78,% Slots,,br_misp_retired.all_branches,0.00,5.21,
67.906270183,S1-C4-T0,MUX,5.20,%,,,0.00,100.0,
67.906270183,S1-C5,Frontend_Bound,25.30,% Slots,,,0.00,5.21,
67.906270183,S1-C5,Bad_Speculation,12.28,% Slots,,,0.00,5.21,
67.906270183,S1-C5,Backend_Bound,31.70,% Slots,,,0.00,5.21,
67.906270183,S1-C5,Frontend_Bound.Frontend_Bandwidth,20.60,% Slots,,,0.00,5.21,
67.906270183,S1-C5,Bad_Speculation.Branch_Mispredicts,12.15,% Slots,,br_misp_retired.all_branches,0.00,5.21,
67.906270183,S1-C5,Backend_Bound.Memory_Bound,18.72,% Slots,,,0.00,5.21,
67.906270183,S1-C5,Backend_Bound.Core_Bound,12.98,% Slots,,,0.00,5.21,
67.906270183,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.16,% Core_Clocks,,,0.00,5.47,
67.906270183,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.68,% Core_Clocks,,,0.00,5.2,
67.906270183,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,<==
67.906270183,S1-C5-T0,MUX,5.20,%,,,0.00,100.0,
67.906270183,S1-C6,Frontend_Bound,30.62,% Slots,,,0.00,5.21,
67.906270183,S1-C6,Bad_Speculation,10.65,% Slots,,,0.00,5.21,
67.906270183,S1-C6,Backend_Bound,34.15,% Slots,,,0.00,5.21,
67.906270183,S1-C6,Retiring,29.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
67.906270183,S1-C6,Frontend_Bound.Frontend_Latency,28.18,% Slots,,rs_events.empty_end,0.00,5.21,
67.906270183,S1-C6,Frontend_Bound.Frontend_Bandwidth,14.02,% Slots,,,0.00,5.21,
67.906270183,S1-C6,Bad_Speculation.Branch_Mispredicts,10.45,% Slots,,br_misp_retired.all_branches,0.00,5.21,
67.906270183,S1-C6,Backend_Bound.Memory_Bound,32.80,% Slots,,,0.00,5.21,<==
67.906270183,S1-C6,Retiring.Microcode_Sequencer,1.58,% Slots,,idq.ms_uops,0.00,5.21,
67.906270183,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
67.906270183,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.49,% Clocks,,idq.ms_switches,0.00,5.21,
67.906270183,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.44,% Core_Clocks,,,0.00,5.47,
67.906270183,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
67.906270183,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
67.906270183,S1-C6-T0,MUX,5.20,%,,,0.00,100.0,
67.906270183,S1-C7,Frontend_Bound,23.93,% Slots,,,0.00,5.21,
67.906270183,S1-C7,Bad_Speculation,19.21,% Slots,,,0.00,5.21,
67.906270183,S1-C7,Backend_Bound,23.38,% Slots,,,0.00,5.21,
67.906270183,S1-C7,Frontend_Bound.Frontend_Latency,15.95,% Slots,,rs_events.empty_end,0.00,5.21,
67.906270183,S1-C7,Frontend_Bound.Frontend_Bandwidth,10.04,% Slots,,,0.00,5.21,
67.906270183,S1-C7,Bad_Speculation.Branch_Mispredicts,18.99,% Slots,,br_misp_retired.all_branches,0.00,5.21,
67.906270183,S1-C7,Backend_Bound.Memory_Bound,12.37,% Slots,,,0.00,5.21,
67.906270183,S1-C7,Backend_Bound.Core_Bound,11.00,% Slots,,,0.00,5.21,
67.906270183,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
67.906270183,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.54,% Core_Clocks,,,0.00,5.27,
67.906270183,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.75,% Core_Clocks,,,0.00,5.21,
67.906270183,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.94,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
67.906270183,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.07,% Clocks,,,0.00,5.21,
67.906270183,S1-C7-T0,MUX,5.20,%,,,0.00,100.0,
67.906270183,S0-C0-T1,MUX,5.20,%,,,0.00,100.0,
67.906270183,S0-C1-T1,MUX,5.20,%,,,0.00,100.0,
67.906270183,S0-C2-T1,MUX,5.20,%,,,0.00,100.0,
67.906270183,S0-C3-T1,MUX,5.20,%,,,0.00,100.0,
67.906270183,S0-C4-T1,MUX,5.21,%,,,0.00,100.0,
67.906270183,S0-C5-T1,MUX,5.20,%,,,0.00,100.0,
67.906270183,S0-C6-T1,MUX,5.20,%,,,0.00,100.0,
67.906270183,S0-C7-T1,MUX,5.20,%,,,0.00,100.0,
67.906270183,S1-C0-T1,MUX,5.20,%,,,0.00,100.0,
67.906270183,S1-C1-T1,MUX,5.21,%,,,0.00,100.0,
67.906270183,S1-C2-T1,MUX,5.20,%,,,0.00,100.0,
67.906270183,S1-C3-T1,MUX,5.20,%,,,0.00,100.0,
67.906270183,S1-C4-T1,MUX,5.20,%,,,0.00,100.0,
67.906270183,S1-C5-T1,MUX,5.20,%,,,0.00,100.0,
67.906270183,S1-C6-T1,MUX,5.20,%,,,0.00,100.0,
67.906270183,S1-C7-T1,MUX,5.20,%,,,0.00,100.0,
69.434713614,S0-C0,Frontend_Bound,33.54,% Slots,,,0.00,5.23,
69.434713614,S0-C0,Bad_Speculation,16.08,% Slots,,,0.00,5.23,
69.434713614,S0-C0,Frontend_Bound.Frontend_Latency,18.37,% Slots,,rs_events.empty_end,0.00,5.23,
69.434713614,S0-C0,Frontend_Bound.Frontend_Bandwidth,25.87,% Slots,,,0.00,5.23,<==
69.434713614,S0-C0,Bad_Speculation.Branch_Mispredicts,15.47,% Slots,,br_misp_retired.all_branches,0.00,5.23,
69.434713614,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.91,% Clocks,,,0.00,5.23,
69.434713614,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
69.434713614,S0-C0-T0,MUX,5.23,%,,,0.00,100.0,
69.434713614,S0-C1,Frontend_Bound,43.94,% Slots,,,0.00,5.24,<==
69.434713614,S0-C1,Bad_Speculation,12.32,% Slots,,,0.00,5.23,
69.434713614,S0-C1,Backend_Bound,14.93,% Slots,,,0.00,5.23,
69.434713614,S0-C1,Frontend_Bound.Frontend_Latency,20.14,% Slots,,rs_events.empty_end,0.00,5.23,
69.434713614,S0-C1,Frontend_Bound.Frontend_Bandwidth,17.39,% Slots,,,0.00,5.23,
69.434713614,S0-C1,Bad_Speculation.Branch_Mispredicts,12.12,% Slots,,br_misp_retired.all_branches,0.00,5.23,
69.434713614,S0-C1,Backend_Bound.Core_Bound,10.40,% Slots,,,0.00,5.23,
69.434713614,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.35,% Clocks,,,0.00,5.23,
69.434713614,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
69.434713614,S0-C1-T0,MUX,5.22,%,,,0.00,100.0,
69.434713614,S0-C2,Frontend_Bound,36.77,% Slots,,,0.00,5.24,
69.434713614,S0-C2,Bad_Speculation,16.28,% Slots,,,0.00,5.24,
69.434713614,S0-C2,Backend_Bound,14.58,% Slots,,,0.00,5.24,
69.434713614,S0-C2,Retiring,16.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
69.434713614,S0-C2,Frontend_Bound.Frontend_Latency,27.59,% Slots,,rs_events.empty_end,0.00,5.23,
69.434713614,S0-C2,Frontend_Bound.Frontend_Bandwidth,10.81,% Slots,,,0.00,5.23,
69.434713614,S0-C2,Bad_Speculation.Branch_Mispredicts,15.22,% Slots,,br_misp_retired.all_branches,0.00,5.24,
69.434713614,S0-C2,Retiring.Microcode_Sequencer,7.11,% Slots,,idq.ms_uops,0.00,5.23,
69.434713614,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.32,% Clocks,,,0.00,5.23,
69.434713614,S0-C2-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.05,% Clocks,,itlb_misses.walk_completed,0.00,5.24,
69.434713614,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,<==
69.434713614,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.73,% Clocks,,idq.ms_switches,0.00,5.23,
69.434713614,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.91,% Core_Clocks,,,0.00,5.24,
69.434713614,S0-C2-T0,MUX,5.23,%,,,0.00,100.0,
69.434713614,S0-C3,Frontend_Bound,35.09,% Slots,,,0.00,5.23,
69.434713614,S0-C3,Bad_Speculation,10.05,% Slots,,,0.00,5.23,
69.434713614,S0-C3,Backend_Bound,30.85,% Slots,,,0.00,5.23,
69.434713614,S0-C3,Frontend_Bound.Frontend_Latency,30.16,% Slots,,rs_events.empty_end,0.00,5.24,
69.434713614,S0-C3,Bad_Speculation.Branch_Mispredicts,9.91,% Slots,,br_misp_retired.all_branches,0.00,5.23,
69.434713614,S0-C3,Backend_Bound.Core_Bound,21.59,% Slots,,,0.00,5.23,
69.434713614,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.42,% Clocks,,,0.00,5.23,
69.434713614,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,<==
69.434713614,S0-C3-T0,MUX,5.23,%,,,0.00,100.0,
69.434713614,S0-C4,Frontend_Bound,32.56,% Slots,,,0.00,5.24,
69.434713614,S0-C4,Backend_Bound,49.31,% Slots,,,0.00,5.23,
69.434713614,S0-C4,Retiring,20.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
69.434713614,S0-C4,Frontend_Bound.Frontend_Latency,23.77,% Slots,,rs_events.empty_end,0.00,5.23,
69.434713614,S0-C4,Frontend_Bound.Frontend_Bandwidth,24.79,% Slots,,,0.00,5.23,
69.434713614,S0-C4,Backend_Bound.Memory_Bound,17.27,% Slots,,,0.00,5.23,
69.434713614,S0-C4,Backend_Bound.Core_Bound,32.04,% Slots,,,0.00,5.23,<==
69.434713614,S0-C4,Retiring.Microcode_Sequencer,6.66,% Slots,,idq.ms_uops,0.00,5.23,
69.434713614,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
69.434713614,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.85,% Clocks,,idq.ms_switches,0.00,5.23,
69.434713614,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
69.434713614,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.18,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.25,
69.434713614,S0-C4-T0,MUX,5.23,%,,,0.00,100.0,
69.434713614,S0-C5,Frontend_Bound,25.68,% Slots,,,0.00,5.23,
69.434713614,S0-C5,Backend_Bound,55.26,% Slots,,,0.00,5.23,
69.434713614,S0-C5,Frontend_Bound.Frontend_Latency,55.06,% Slots,,rs_events.empty_end,0.00,5.23,
69.434713614,S0-C5,Backend_Bound.Memory_Bound,24.48,% Slots,,,0.00,5.23,
69.434713614,S0-C5,Backend_Bound.Core_Bound,30.77,% Slots,,,0.00,5.23,<==
69.434713614,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.97,% Clocks,,,0.00,5.23,
69.434713614,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
69.434713614,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,
69.434713614,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
69.434713614,S0-C5-T0,MUX,5.23,%,,,0.00,100.0,
69.434713614,S0-C6,Frontend_Bound,36.80,% Slots,,,0.00,5.25,<==
69.434713614,S0-C6,Backend_Bound,33.45,% Slots,,,0.00,5.24,
69.434713614,S0-C6,Retiring,15.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
69.434713614,S0-C6,Frontend_Bound.Frontend_Latency,31.43,% Slots,,rs_events.empty_end,0.00,5.23,
69.434713614,S0-C6,Frontend_Bound.Frontend_Bandwidth,27.46,% Slots,,,0.00,5.23,
69.434713614,S0-C6,Backend_Bound.Memory_Bound,38.04,% Slots,,,0.00,5.23,
69.434713614,S0-C6,Retiring.Microcode_Sequencer,7.95,% Slots,,idq.ms_uops,0.00,5.23,
69.434713614,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.98,% Clocks,,,0.00,5.23,
69.434713614,S0-C6-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.17,% Clocks,,itlb_misses.walk_completed,0.00,5.23,
69.434713614,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
69.434713614,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.58,% Clocks,,idq.ms_switches,0.00,5.23,
69.434713614,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.36,% Core_Clocks,,,0.00,5.24,
69.434713614,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,
69.434713614,S0-C6-T0,MUX,5.23,%,,,0.00,100.0,
69.434713614,S0-C7,Frontend_Bound,22.58,% Slots,,,0.00,5.25,
69.434713614,S0-C7,Backend_Bound,58.04,% Slots,,,0.00,5.24,
69.434713614,S0-C7,Retiring,13.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
69.434713614,S0-C7,Frontend_Bound.Frontend_Latency,34.29,% Slots,,rs_events.empty_end,0.00,5.23,
69.434713614,S0-C7,Frontend_Bound.Frontend_Bandwidth,26.01,% Slots,,,0.00,5.23,
69.434713614,S0-C7,Backend_Bound.Memory_Bound,22.77,% Slots,,,0.00,5.23,
69.434713614,S0-C7,Backend_Bound.Core_Bound,35.27,% Slots,,,0.00,5.23,<==
69.434713614,S0-C7,Retiring.Microcode_Sequencer,3.65,% Slots,,idq.ms_uops,0.00,5.23,
69.434713614,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.05,% Clocks,,,0.00,5.23,
69.434713614,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
69.434713614,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.14,% Clocks,,idq.ms_switches,0.00,5.23,
69.434713614,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
69.434713614,S0-C7-T0,MUX,5.23,%,,,0.00,100.0,
69.434713614,S1-C0,Frontend_Bound,37.59,% Slots,,,0.00,5.24,
69.434713614,S1-C0,Backend_Bound,15.48,% Slots,,,0.00,5.23,
69.434713614,S1-C0,Frontend_Bound.Frontend_Latency,23.16,% Slots,,rs_events.empty_end,0.00,5.24,<==
69.434713614,S1-C0,Frontend_Bound.Frontend_Bandwidth,15.53,% Slots,,,0.00,5.23,
69.434713614,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.70,% Clocks,,,0.00,5.23,
69.434713614,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
69.434713614,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.35,% Core_Clocks,,,0.00,5.24,
69.434713614,S1-C0-T0,MUX,5.23,%,,,0.00,100.0,
69.434713614,S1-C1,Backend_Bound,74.89,% Slots,,,0.00,5.24,
69.434713614,S1-C1,Retiring,18.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
69.434713614,S1-C1,Retiring.Microcode_Sequencer,8.43,% Slots,,idq.ms_uops,0.00,5.23,
69.434713614,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.18,% Clocks,,idq.ms_switches,0.00,5.23,
69.434713614,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,<==
69.434713614,S1-C1-T0,MUX,5.23,%,,,0.00,100.0,
69.434713614,S1-C2,Bad_Speculation,21.73,% Slots,,,0.00,5.23,
69.434713614,S1-C2,Bad_Speculation.Branch_Mispredicts,21.46,% Slots,,br_misp_retired.all_branches,0.00,5.23,
69.434713614,S1-C2,Backend_Bound,27.93,% Slots,,,0.00,5.23,
69.434713614,S1-C2,Retiring,18.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
69.434713614,S1-C2,Backend_Bound.Core_Bound,33.08,% Slots,,,0.00,5.23,
69.434713614,S1-C2,Retiring.Microcode_Sequencer,8.88,% Slots,,idq.ms_uops,0.00,5.23,
69.434713614,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.93,% Clocks,,idq.ms_switches,0.00,5.23,
69.434713614,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.22,% Clocks,,,0.00,5.24,<==
69.434713614,S1-C2-T0,MUX,5.23,%,,,0.00,100.0,
69.434713614,S1-C3,Frontend_Bound,25.50,% Slots,,,0.00,5.24,
69.434713614,S1-C3,Bad_Speculation,13.00,% Slots,,,0.00,5.24,
69.434713614,S1-C3,Backend_Bound,30.96,% Slots,,,0.00,5.24,
69.434713614,S1-C3,Retiring,17.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
69.434713614,S1-C3,Frontend_Bound.Frontend_Latency,24.93,% Slots,,rs_events.empty_end,0.00,5.24,
69.434713614,S1-C3,Frontend_Bound.Frontend_Bandwidth,31.17,% Slots,,,0.00,5.23,
69.434713614,S1-C3,Bad_Speculation.Branch_Mispredicts,12.56,% Slots,,br_misp_retired.all_branches,0.00,5.24,
69.434713614,S1-C3,Backend_Bound.Memory_Bound,33.79,% Slots,,,0.00,5.23,
69.434713614,S1-C3,Retiring.Microcode_Sequencer,11.00,% Slots,,idq.ms_uops,0.00,5.23,
69.434713614,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.94,% Clocks,,,0.00,5.23,
69.434713614,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
69.434713614,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.43,% Clocks,,idq.ms_switches,0.00,5.23,
69.434713614,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.03,% Core_Clocks,,,0.00,5.24,
69.434713614,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,<==
69.434713614,S1-C3-T0,MUX,5.23,%,,,0.00,100.0,
69.434713614,S1-C4,Backend_Bound,60.81,% Slots,,,0.00,5.23,
69.434713614,S1-C4,Retiring,19.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
69.434713614,S1-C4,Backend_Bound.Memory_Bound,23.44,% Slots,,,0.00,5.23,
69.434713614,S1-C4,Backend_Bound.Core_Bound,37.37,% Slots,,,0.00,5.23,
69.434713614,S1-C4,Retiring.Microcode_Sequencer,10.21,% Slots,,idq.ms_uops,0.00,5.23,
69.434713614,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.75,% Clocks,,idq.ms_switches,0.00,5.23,
69.434713614,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,
69.434713614,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
69.434713614,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,69.84,% Clocks,,,0.00,5.24,<==
69.434713614,S1-C4-T0,MUX,5.23,%,,,0.00,100.0,
69.434713614,S1-C5,Frontend_Bound,26.45,% Slots,,,0.00,5.28,
69.434713614,S1-C5,Bad_Speculation,17.24,% Slots,,,0.00,5.28,
69.434713614,S1-C5,Backend_Bound,28.53,% Slots,,,0.00,5.28,
69.434713614,S1-C5,Retiring,20.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
69.434713614,S1-C5,Frontend_Bound.Frontend_Bandwidth,91.90,% Slots,,,0.00,5.23,
69.434713614,S1-C5,Bad_Speculation.Branch_Mispredicts,17.01,% Slots,,br_misp_retired.all_branches,0.00,5.28,
69.434713614,S1-C5,Backend_Bound.Memory_Bound,22.34,% Slots,,,0.00,5.23,
69.434713614,S1-C5,Retiring.Microcode_Sequencer,8.74,% Slots,,idq.ms_uops,0.00,5.23,
69.434713614,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.20,% Clocks,,idq.ms_switches,0.00,5.23,
69.434713614,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.31,% Core_Clocks,,,0.00,5.24,
69.434713614,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.33,% Core_Clocks,,,0.00,5.24,
69.434713614,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,<==
69.434713614,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
69.434713614,S1-C5-T0,MUX,5.23,%,,,0.00,100.0,
69.434713614,S1-C6,Frontend_Bound,30.32,% Slots,,,0.00,5.29,
69.434713614,S1-C6,Bad_Speculation,16.02,% Slots,,,0.00,5.29,
69.434713614,S1-C6,Backend_Bound,25.85,% Slots,,,0.00,5.29,
69.434713614,S1-C6,Retiring,25.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
69.434713614,S1-C6,Frontend_Bound.Frontend_Bandwidth,47.62,% Slots,,,0.00,5.23,<==
69.434713614,S1-C6,Bad_Speculation.Branch_Mispredicts,15.82,% Slots,,br_misp_retired.all_branches,0.00,5.24,
69.434713614,S1-C6,Backend_Bound.Core_Bound,19.14,% Slots,,,0.00,5.23,
69.434713614,S1-C6,Retiring.Microcode_Sequencer,8.23,% Slots,,idq.ms_uops,0.00,5.23,
69.434713614,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.67,% Clocks,,idq.ms_switches,0.00,5.23,
69.434713614,S1-C6-T0,MUX,5.23,%,,,0.00,100.0,
69.434713614,S1-C7,Frontend_Bound,38.43,% Slots,,,0.00,5.29,
69.434713614,S1-C7,Bad_Speculation,13.79,% Slots,,,0.00,5.29,
69.434713614,S1-C7,Backend_Bound,26.23,% Slots,,,0.00,5.29,
69.434713614,S1-C7,Retiring,18.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
69.434713614,S1-C7,Frontend_Bound.Frontend_Bandwidth,20.32,% Slots,,,0.00,5.23,<==
69.434713614,S1-C7,Bad_Speculation.Branch_Mispredicts,13.61,% Slots,,br_misp_retired.all_branches,0.00,5.23,
69.434713614,S1-C7,Backend_Bound.Core_Bound,19.34,% Slots,,,0.00,5.23,
69.434713614,S1-C7,Retiring.Microcode_Sequencer,10.51,% Slots,,idq.ms_uops,0.00,5.23,
69.434713614,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.06,% Clocks,,idq.ms_switches,0.00,5.23,
69.434713614,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.63,% Core_Clocks,,,0.00,5.38,
69.434713614,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.21,% Core_Clocks,,,0.00,5.24,
69.434713614,S1-C7-T0,MUX,5.23,%,,,0.00,100.0,
69.434713614,S0-C0-T1,MUX,5.23,%,,,0.00,100.0,
69.434713614,S0-C1-T1,MUX,5.22,%,,,0.00,100.0,
69.434713614,S0-C2-T1,MUX,5.23,%,,,0.00,100.0,
69.434713614,S0-C3-T1,MUX,5.23,%,,,0.00,100.0,
69.434713614,S0-C4-T1,MUX,5.23,%,,,0.00,100.0,
69.434713614,S0-C5-T1,MUX,5.23,%,,,0.00,100.0,
69.434713614,S0-C6-T1,MUX,5.23,%,,,0.00,100.0,
69.434713614,S0-C7-T1,MUX,5.23,%,,,0.00,100.0,
69.434713614,S1-C0-T1,MUX,5.23,%,,,0.00,100.0,
69.434713614,S1-C1-T1,MUX,5.23,%,,,0.00,100.0,
69.434713614,S1-C2-T1,MUX,5.23,%,,,0.00,100.0,
69.434713614,S1-C3-T1,MUX,5.23,%,,,0.00,100.0,
69.434713614,S1-C4-T1,MUX,5.23,%,,,0.00,100.0,
69.434713614,S1-C5-T1,MUX,5.23,%,,,0.00,100.0,
69.434713614,S1-C6-T1,MUX,5.23,%,,,0.00,100.0,
69.434713614,S1-C7-T1,MUX,5.23,%,,,0.00,100.0,
70.954873783,S0-C0,Frontend_Bound,30.35,% Slots,,,0.00,5.25,
70.954873783,S0-C0,Backend_Bound,15.87,% Slots,,,0.00,5.25,
70.954873783,S0-C0,Retiring,31.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
70.954873783,S0-C0,Frontend_Bound.Frontend_Bandwidth,21.54,% Slots,,,0.00,5.25,
70.954873783,S0-C0,Retiring.Microcode_Sequencer,5.24,% Slots,,idq.ms_uops,0.00,5.25,<==
70.954873783,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.51,% Clocks,,idq.ms_switches,0.00,5.26,
70.954873783,S0-C0-T0,MUX,5.25,%,,,0.00,100.0,
70.954873783,S0-C1,Frontend_Bound,32.37,% Slots,,,0.00,5.25,
70.954873783,S0-C1,Backend_Bound,47.28,% Slots,,,0.00,5.25,
70.954873783,S0-C1,Retiring,15.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
70.954873783,S0-C1,Frontend_Bound.Frontend_Latency,28.66,% Slots,,rs_events.empty_end,0.00,5.25,
70.954873783,S0-C1,Backend_Bound.Memory_Bound,35.67,% Slots,,,0.00,5.25,
70.954873783,S0-C1,Backend_Bound.Core_Bound,11.62,% Slots,,,0.00,5.25,
70.954873783,S0-C1,Retiring.Microcode_Sequencer,11.86,% Slots,,idq.ms_uops,0.00,5.25,
70.954873783,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.29,% Clocks,,,0.00,5.26,
70.954873783,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
70.954873783,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.53,% Clocks,,idq.ms_switches,0.00,5.26,
70.954873783,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,<==
70.954873783,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
70.954873783,S0-C1-T0,MUX,5.25,%,,,0.00,100.0,
70.954873783,S0-C2,Frontend_Bound,34.72,% Slots,,,0.00,5.25,
70.954873783,S0-C2,Backend_Bound,44.72,% Slots,,,0.00,5.25,
70.954873783,S0-C2,Retiring,15.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
70.954873783,S0-C2,Frontend_Bound.Frontend_Latency,31.90,% Slots,,rs_events.empty_end,0.00,5.25,
70.954873783,S0-C2,Backend_Bound.Memory_Bound,31.26,% Slots,,,0.00,5.25,<==
70.954873783,S0-C2,Backend_Bound.Core_Bound,13.47,% Slots,,,0.00,5.25,
70.954873783,S0-C2,Retiring.Microcode_Sequencer,11.24,% Slots,,idq.ms_uops,0.00,5.26,
70.954873783,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.32,% Clocks,,,0.00,5.26,
70.954873783,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
70.954873783,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.48,% Clocks,,idq.ms_switches,0.00,5.26,
70.954873783,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
70.954873783,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.93,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.25,
70.954873783,S0-C2-T0,MUX,5.25,%,,,0.00,100.0,
70.954873783,S0-C3,Frontend_Bound,40.57,% Slots,,,0.00,5.25,
70.954873783,S0-C3,Backend_Bound,37.55,% Slots,,,0.00,5.25,
70.954873783,S0-C3,Retiring,15.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
70.954873783,S0-C3,Frontend_Bound.Frontend_Latency,20.76,% Slots,,rs_events.empty_end,0.00,5.25,<==
70.954873783,S0-C3,Frontend_Bound.Frontend_Bandwidth,12.83,% Slots,,,0.00,5.26,
70.954873783,S0-C3,Backend_Bound.Memory_Bound,24.13,% Slots,,,0.00,5.25,
70.954873783,S0-C3,Backend_Bound.Core_Bound,13.41,% Slots,,,0.00,5.25,
70.954873783,S0-C3,Retiring.Microcode_Sequencer,11.45,% Slots,,idq.ms_uops,0.00,5.25,
70.954873783,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.16,% Clocks,,,0.00,5.26,
70.954873783,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
70.954873783,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.11,% Clocks,,idq.ms_switches,0.00,5.26,
70.954873783,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.82,% Core_Clocks,,,0.00,5.26,
70.954873783,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
70.954873783,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,29.50,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.25,
70.954873783,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.77,% Clocks,,,0.00,5.26,
70.954873783,S0-C3-T0,MUX,5.25,%,,,0.00,100.0,
70.954873783,S0-C4,Frontend_Bound,38.11,% Slots,,,0.00,5.25,
70.954873783,S0-C4,Backend_Bound,39.63,% Slots,,,0.00,5.25,
70.954873783,S0-C4,Retiring,17.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
70.954873783,S0-C4,Frontend_Bound.Frontend_Latency,23.33,% Slots,,rs_events.empty_end,0.00,5.25,
70.954873783,S0-C4,Backend_Bound.Memory_Bound,25.47,% Slots,,,0.00,5.25,
70.954873783,S0-C4,Backend_Bound.Core_Bound,14.16,% Slots,,,0.00,5.25,
70.954873783,S0-C4,Retiring.Microcode_Sequencer,13.80,% Slots,,idq.ms_uops,0.00,5.26,
70.954873783,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.22,% Clocks,,,0.00,5.26,
70.954873783,S0-C4-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.72,% Clocks,,itlb_misses.walk_completed,0.00,5.25,
70.954873783,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
70.954873783,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.64,% Clocks,,idq.ms_switches,0.00,5.26,
70.954873783,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,<==
70.954873783,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
70.954873783,S0-C4-T0,MUX,5.25,%,,,0.00,100.0,
70.954873783,S0-C5,Frontend_Bound,35.07,% Slots,,,0.00,5.25,
70.954873783,S0-C5,Backend_Bound,43.62,% Slots,,,0.00,5.25,
70.954873783,S0-C5,Retiring,16.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
70.954873783,S0-C5,Frontend_Bound.Frontend_Latency,25.62,% Slots,,rs_events.empty_end,0.00,5.25,
70.954873783,S0-C5,Backend_Bound.Memory_Bound,27.78,% Slots,,,0.00,5.25,
70.954873783,S0-C5,Backend_Bound.Core_Bound,15.85,% Slots,,,0.00,5.25,
70.954873783,S0-C5,Retiring.Microcode_Sequencer,12.92,% Slots,,idq.ms_uops,0.00,5.25,
70.954873783,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.75,% Clocks,,,0.00,5.26,
70.954873783,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
70.954873783,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.42,% Clocks,,idq.ms_switches,0.00,5.26,
70.954873783,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,<==
70.954873783,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
70.954873783,S0-C5-T0,MUX,5.25,%,,,0.00,100.0,
70.954873783,S0-C6,Frontend_Bound,45.31,% Slots,,,0.00,5.24,<==
70.954873783,S0-C6,Backend_Bound,31.77,% Slots,,,0.00,5.24,
70.954873783,S0-C6,Retiring,17.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
70.954873783,S0-C6,Frontend_Bound.Frontend_Latency,20.63,% Slots,,rs_events.empty_end,0.00,5.24,
70.954873783,S0-C6,Frontend_Bound.Frontend_Bandwidth,17.05,% Slots,,,0.00,5.25,
70.954873783,S0-C6,Backend_Bound.Memory_Bound,20.40,% Slots,,,0.00,5.24,
70.954873783,S0-C6,Backend_Bound.Core_Bound,11.38,% Slots,,,0.00,5.24,
70.954873783,S0-C6,Retiring.Microcode_Sequencer,13.49,% Slots,,idq.ms_uops,0.00,5.25,
70.954873783,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.94,% Clocks,,,0.00,5.26,
70.954873783,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
70.954873783,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.43,% Clocks,,idq.ms_switches,0.00,5.26,
70.954873783,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.03,% Core_Clocks,,,0.00,5.26,
70.954873783,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
70.954873783,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.03,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
70.954873783,S0-C6-T0,MUX,5.24,%,,,0.00,100.0,
70.954873783,S0-C7,Backend_Bound,56.56,% Slots,,,0.00,5.25,
70.954873783,S0-C7,Retiring,15.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
70.954873783,S0-C7,Backend_Bound.Memory_Bound,38.54,% Slots,,,0.00,5.25,
70.954873783,S0-C7,Backend_Bound.Core_Bound,18.03,% Slots,,,0.00,5.25,
70.954873783,S0-C7,Retiring.Microcode_Sequencer,11.78,% Slots,,idq.ms_uops,0.00,5.25,
70.954873783,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.54,% Clocks,,idq.ms_switches,0.00,5.26,
70.954873783,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,<==
70.954873783,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
70.954873783,S0-C7-T0,MUX,5.25,%,,,0.00,100.0,
70.954873783,S1-C0,Frontend_Bound,42.09,% Slots,,,0.00,5.25,
70.954873783,S1-C0,Frontend_Bound.Frontend_Latency,22.95,% Slots,,rs_events.empty_end,0.00,5.25,<==
70.954873783,S1-C0,Frontend_Bound.Frontend_Bandwidth,15.50,% Slots,,,0.00,5.25,
70.954873783,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.46,% Clocks,,,0.00,5.26,
70.954873783,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
70.954873783,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.34,% Core_Clocks,,,0.00,5.27,
70.954873783,S1-C0-T0,MUX,5.25,%,,,0.00,100.0,
70.954873783,S1-C1,Frontend_Bound,26.41,% Slots,,,0.00,5.25,
70.954873783,S1-C1,Backend_Bound,54.90,% Slots,,,0.00,5.25,
70.954873783,S1-C1,Retiring,15.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
70.954873783,S1-C1,Frontend_Bound.Frontend_Latency,40.04,% Slots,,rs_events.empty_end,0.00,5.25,
70.954873783,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.92,% Slots,,,0.00,5.25,
70.954873783,S1-C1,Backend_Bound.Memory_Bound,38.26,% Slots,,,0.00,5.25,
70.954873783,S1-C1,Backend_Bound.Core_Bound,16.64,% Slots,,,0.00,5.25,
70.954873783,S1-C1,Retiring.Microcode_Sequencer,11.02,% Slots,,idq.ms_uops,0.00,5.26,
70.954873783,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.23,% Clocks,,,0.00,5.26,
70.954873783,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
70.954873783,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.90,% Clocks,,idq.ms_switches,0.00,5.26,
70.954873783,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.49,% Core_Clocks,,,0.00,5.26,
70.954873783,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,<==
70.954873783,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
70.954873783,S1-C1-T0,MUX,5.25,%,,,0.00,100.0,
70.954873783,S1-C2,Frontend_Bound,35.35,% Slots,,,0.00,5.25,
70.954873783,S1-C2,Backend_Bound,42.47,% Slots,,,0.00,5.25,
70.954873783,S1-C2,Retiring,14.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
70.954873783,S1-C2,Frontend_Bound.Frontend_Latency,23.25,% Slots,,rs_events.empty_end,0.00,5.25,
70.954873783,S1-C2,Backend_Bound.Memory_Bound,18.58,% Slots,,,0.00,5.25,
70.954873783,S1-C2,Backend_Bound.Core_Bound,23.89,% Slots,,,0.00,5.25,<==
70.954873783,S1-C2,Retiring.Microcode_Sequencer,4.51,% Slots,,idq.ms_uops,0.00,5.26,
70.954873783,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,17.14,% Clocks,,,0.00,5.26,
70.954873783,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
70.954873783,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.43,% Clocks,,idq.ms_switches,0.00,5.26,
70.954873783,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
70.954873783,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
70.954873783,S1-C2-T0,MUX,5.25,%,,,0.00,100.0,
70.954873783,S1-C3,Frontend_Bound,31.24,% Slots,,,0.00,5.25,
70.954873783,S1-C3,Backend_Bound,47.51,% Slots,,,0.00,5.25,
70.954873783,S1-C3,Retiring,12.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
70.954873783,S1-C3,Frontend_Bound.Frontend_Latency,28.67,% Slots,,rs_events.empty_end,0.00,5.25,
70.954873783,S1-C3,Backend_Bound.Memory_Bound,28.11,% Slots,,,0.00,5.25,
70.954873783,S1-C3,Backend_Bound.Core_Bound,19.40,% Slots,,,0.00,5.25,
70.954873783,S1-C3,Retiring.Microcode_Sequencer,7.86,% Slots,,idq.ms_uops,0.00,5.25,
70.954873783,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.27,% Clocks,,,0.00,5.26,
70.954873783,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
70.954873783,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.05,% Clocks,,idq.ms_switches,0.00,5.26,
70.954873783,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,<==
70.954873783,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
70.954873783,S1-C3-T0,MUX,5.25,%,,,0.00,100.0,
70.954873783,S1-C4,Frontend_Bound,35.06,% Slots,,,0.00,5.25,
70.954873783,S1-C4,Backend_Bound,42.95,% Slots,,,0.00,5.25,
70.954873783,S1-C4,Retiring,16.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
70.954873783,S1-C4,Frontend_Bound.Frontend_Latency,26.76,% Slots,,rs_events.empty_end,0.00,5.25,
70.954873783,S1-C4,Backend_Bound.Memory_Bound,27.05,% Slots,,,0.00,5.25,
70.954873783,S1-C4,Backend_Bound.Core_Bound,15.91,% Slots,,,0.00,5.25,
70.954873783,S1-C4,Retiring.Microcode_Sequencer,13.21,% Slots,,idq.ms_uops,0.00,5.25,
70.954873783,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.85,% Clocks,,,0.00,5.26,
70.954873783,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
70.954873783,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.86,% Clocks,,idq.ms_switches,0.00,5.26,
70.954873783,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,<==
70.954873783,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
70.954873783,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.29,% Clocks,,,0.00,5.26,
70.954873783,S1-C4-T0,MUX,5.25,%,,,0.00,100.0,
70.954873783,S1-C5,Frontend_Bound,32.15,% Slots,,,0.00,5.41,
70.954873783,S1-C5,Backend_Bound,47.83,% Slots,,,0.00,5.31,
70.954873783,S1-C5,Retiring,17.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
70.954873783,S1-C5,Frontend_Bound.Frontend_Latency,24.26,% Slots,,rs_events.empty_end,0.00,5.25,
70.954873783,S1-C5,Frontend_Bound.Frontend_Bandwidth,17.14,% Slots,,,0.00,5.26,
70.954873783,S1-C5,Backend_Bound.Memory_Bound,32.88,% Slots,,,0.00,5.25,
70.954873783,S1-C5,Backend_Bound.Core_Bound,14.94,% Slots,,,0.00,5.25,
70.954873783,S1-C5,Retiring.Microcode_Sequencer,14.33,% Slots,,idq.ms_uops,0.00,5.26,
70.954873783,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.72,% Clocks,,,0.00,5.26,
70.954873783,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
70.954873783,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.13,% Clocks,,idq.ms_switches,0.00,5.26,
70.954873783,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.60,% Core_Clocks,,,0.00,5.26,
70.954873783,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,<==
70.954873783,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
70.954873783,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.22,% Clocks,,,0.00,5.26,
70.954873783,S1-C5-T0,MUX,5.25,%,,,0.00,100.0,
70.954873783,S1-C6,Frontend_Bound.Frontend_Bandwidth,22.28,% Slots,,,0.00,5.26,
70.954873783,S1-C6,Backend_Bound.Memory_Bound,74.75,% Slots,,,0.00,5.26,
70.954873783,S1-C6,Retiring.Microcode_Sequencer,8.88,% Slots,,idq.ms_uops,0.00,5.25,
70.954873783,S1-C6,Backend_Bound,80.48,% Slots,,,0.00,5.31,
70.954873783,S1-C6,Retiring,27.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
70.954873783,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.49,% Clocks,,idq.ms_switches,0.00,5.26,
70.954873783,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.85,% Core_Clocks,,,0.00,5.26,
70.954873783,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,<==
70.954873783,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
70.954873783,S1-C6-T0,MUX,5.25,%,,,0.00,100.0,
70.954873783,S1-C7,Frontend_Bound,35.01,% Slots,,,0.00,5.4,
70.954873783,S1-C7,Backend_Bound,34.97,% Slots,,,0.00,5.3,
70.954873783,S1-C7,Retiring,16.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
70.954873783,S1-C7,Frontend_Bound.Frontend_Bandwidth,45.86,% Slots,,,0.00,5.26,
70.954873783,S1-C7,Backend_Bound.Memory_Bound,22.00,% Slots,,,0.00,5.26,
70.954873783,S1-C7,Backend_Bound.Core_Bound,12.97,% Slots,,,0.00,5.26,
70.954873783,S1-C7,Retiring.Microcode_Sequencer,12.84,% Slots,,idq.ms_uops,0.00,5.26,
70.954873783,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.95,% Clocks,,idq.ms_switches,0.00,5.26,
70.954873783,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.07,% Core_Clocks,,,0.00,5.25,<==
70.954873783,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
70.954873783,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
70.954873783,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.15,% Clocks,,,0.00,5.26,
70.954873783,S1-C7-T0,MUX,5.25,%,,,0.00,100.0,
70.954873783,S0-C0-T1,MUX,5.25,%,,,0.00,100.0,
70.954873783,S0-C1-T1,MUX,5.25,%,,,0.00,100.0,
70.954873783,S0-C2-T1,MUX,5.25,%,,,0.00,100.0,
70.954873783,S0-C3-T1,MUX,5.25,%,,,0.00,100.0,
70.954873783,S0-C4-T1,MUX,5.25,%,,,0.00,100.0,
70.954873783,S0-C5-T1,MUX,5.25,%,,,0.00,100.0,
70.954873783,S0-C6-T1,MUX,5.25,%,,,0.00,100.0,
70.954873783,S0-C7-T1,MUX,5.25,%,,,0.00,100.0,
70.954873783,S1-C0-T1,MUX,5.25,%,,,0.00,100.0,
70.954873783,S1-C1-T1,MUX,5.25,%,,,0.00,100.0,
70.954873783,S1-C2-T1,MUX,5.25,%,,,0.00,100.0,
70.954873783,S1-C3-T1,MUX,5.25,%,,,0.00,100.0,
70.954873783,S1-C4-T1,MUX,5.25,%,,,0.00,100.0,
70.954873783,S1-C5-T1,MUX,5.25,%,,,0.00,100.0,
70.954873783,S1-C6-T1,MUX,5.25,%,,,0.00,100.0,
70.954873783,S1-C7-T1,MUX,5.25,%,,,0.00,100.0,
72.583653191,S0-C0,Backend_Bound,69.67,% Slots,,,0.00,5.17,
72.583653191,S0-C0,Retiring,20.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
72.583653191,S0-C0,Backend_Bound.Memory_Bound,59.59,% Slots,,,0.00,5.16,
72.583653191,S0-C0,Backend_Bound.Core_Bound,10.08,% Slots,,,0.00,5.16,
72.583653191,S0-C0,Retiring.Microcode_Sequencer,6.15,% Slots,,idq.ms_uops,0.00,5.25,
72.583653191,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.48,% Clocks,,idq.ms_switches,0.00,5.17,
72.583653191,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,<==
72.583653191,S0-C0-T0,MUX,5.15,%,,,0.00,100.0,
72.583653191,S0-C1,Frontend_Bound,40.81,% Slots,,,0.00,5.17,
72.583653191,S0-C1,Backend_Bound,17.82,% Slots,,,0.00,5.17,
72.583653191,S0-C1,Retiring,30.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
72.583653191,S0-C1,Frontend_Bound.Frontend_Latency,16.06,% Slots,,rs_events.empty_end,0.00,5.17,
72.583653191,S0-C1,Frontend_Bound.Frontend_Bandwidth,38.23,% Slots,,,0.00,5.17,
72.583653191,S0-C1,Backend_Bound.Memory_Bound,11.16,% Slots,,,0.00,5.16,
72.583653191,S0-C1,Retiring.Microcode_Sequencer,5.14,% Slots,,idq.ms_uops,0.00,5.25,
72.583653191,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.01,% Clocks,,idq.ms_switches,0.00,5.16,
72.583653191,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.94,% Core_Clocks,,,0.00,5.16,<==
72.583653191,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,
72.583653191,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
72.583653191,S0-C1-T0,MUX,5.16,%,,,0.00,100.0,
72.583653191,S0-C2,Frontend_Bound,24.45,% Slots,,,0.00,5.17,
72.583653191,S0-C2,Backend_Bound,58.79,% Slots,,,0.00,5.17,
72.583653191,S0-C2,Retiring,18.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
72.583653191,S0-C2,Frontend_Bound.Frontend_Latency,34.56,% Slots,,rs_events.empty_end,0.00,5.16,
72.583653191,S0-C2,Backend_Bound.Core_Bound,76.30,% Slots,,,0.00,5.16,<==
72.583653191,S0-C2,Retiring.Microcode_Sequencer,7.77,% Slots,,idq.ms_uops,0.00,5.25,
72.583653191,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.73,% Clocks,,,0.00,5.16,
72.583653191,S0-C2-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.95,% Clocks,,itlb_misses.walk_completed,0.00,5.41,
72.583653191,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
72.583653191,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.74,% Clocks,,idq.ms_switches,0.00,5.16,
72.583653191,S0-C2-T0,MUX,5.16,%,,,0.00,100.0,
72.583653191,S0-C3,Frontend_Bound,28.12,% Slots,,,0.00,5.17,
72.583653191,S0-C3,Backend_Bound,33.21,% Slots,,,0.00,5.17,
72.583653191,S0-C3,Frontend_Bound.Frontend_Latency,21.65,% Slots,,rs_events.empty_end,0.00,5.17,
72.583653191,S0-C3,Backend_Bound.Memory_Bound,66.45,% Slots,,,0.00,5.17,<==
72.583653191,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.78,% Clocks,,,0.00,5.16,
72.583653191,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
72.583653191,S0-C3-T0,MUX,5.15,%,,,0.00,100.0,
72.583653191,S0-C4,Frontend_Bound,42.01,% Slots,,,0.00,5.17,
72.583653191,S0-C4,Backend_Bound,35.79,% Slots,,,0.00,5.17,
72.583653191,S0-C4,Retiring,18.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
72.583653191,S0-C4,Frontend_Bound.Frontend_Latency,34.07,% Slots,,rs_events.empty_end,0.00,5.16,<==
72.583653191,S0-C4,Frontend_Bound.Frontend_Bandwidth,15.96,% Slots,,,0.00,5.17,
72.583653191,S0-C4,Backend_Bound.Memory_Bound,26.44,% Slots,,,0.00,5.16,
72.583653191,S0-C4,Retiring.Microcode_Sequencer,13.95,% Slots,,idq.ms_uops,0.00,5.26,
72.583653191,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.35,% Clocks,,,0.00,5.16,
72.583653191,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
72.583653191,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.90,% Clocks,,idq.ms_switches,0.00,5.16,
72.583653191,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.14,% Core_Clocks,,,0.00,5.16,
72.583653191,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,
72.583653191,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
72.583653191,S0-C4-T0,MUX,5.15,%,,,0.00,100.0,
72.583653191,S0-C5,Frontend_Bound,34.88,% Slots,,,0.00,5.17,
72.583653191,S0-C5,Backend_Bound,42.77,% Slots,,,0.00,5.17,
72.583653191,S0-C5,Retiring,19.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
72.583653191,S0-C5,Frontend_Bound.Frontend_Latency,29.63,% Slots,,rs_events.empty_end,0.00,5.16,
72.583653191,S0-C5,Backend_Bound.Memory_Bound,28.22,% Slots,,,0.00,5.16,
72.583653191,S0-C5,Backend_Bound.Core_Bound,14.55,% Slots,,,0.00,5.16,
72.583653191,S0-C5,Retiring.Microcode_Sequencer,14.02,% Slots,,idq.ms_uops,0.00,5.26,
72.583653191,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.12,% Clocks,,,0.00,5.16,
72.583653191,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
72.583653191,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.16,% Clocks,,idq.ms_switches,0.00,5.16,
72.583653191,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,<==
72.583653191,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
72.583653191,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.53,% Clocks,,,0.00,5.4,
72.583653191,S0-C5-T0,MUX,5.16,%,,,0.00,100.0,
72.583653191,S0-C6,Frontend_Bound,36.46,% Slots,,,0.00,5.18,
72.583653191,S0-C6,Backend_Bound,41.35,% Slots,,,0.00,5.18,
72.583653191,S0-C6,Retiring,16.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
72.583653191,S0-C6,Frontend_Bound.Frontend_Latency,38.91,% Slots,,rs_events.empty_end,0.00,5.17,
72.583653191,S0-C6,Frontend_Bound.Frontend_Bandwidth,16.87,% Slots,,,0.00,5.18,
72.583653191,S0-C6,Backend_Bound.Memory_Bound,31.64,% Slots,,,0.00,5.17,
72.583653191,S0-C6,Retiring.Microcode_Sequencer,12.04,% Slots,,idq.ms_uops,0.00,5.26,
72.583653191,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.93,% Clocks,,,0.00,5.16,
72.583653191,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
72.583653191,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.56,% Clocks,,idq.ms_switches,0.00,5.16,
72.583653191,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.21,% Core_Clocks,,,0.00,5.16,
72.583653191,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,<==
72.583653191,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
72.583653191,S0-C6-T0,MUX,5.16,%,,,0.00,100.0,
72.583653191,S0-C7,Frontend_Bound,43.27,% Slots,,,0.00,5.17,
72.583653191,S0-C7,Backend_Bound,25.44,% Slots,,,0.00,5.17,
72.583653191,S0-C7,Retiring,18.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
72.583653191,S0-C7,Frontend_Bound.Frontend_Latency,22.61,% Slots,,rs_events.empty_end,0.00,5.17,<==
72.583653191,S0-C7,Backend_Bound.Memory_Bound,15.72,% Slots,,,0.00,5.17,
72.583653191,S0-C7,Retiring.Microcode_Sequencer,13.55,% Slots,,idq.ms_uops,0.00,5.26,
72.583653191,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.56,% Clocks,,,0.00,5.16,
72.583653191,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
72.583653191,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.13,% Clocks,,idq.ms_switches,0.00,5.16,
72.583653191,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,
72.583653191,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
72.583653191,S0-C7-T0,MUX,5.15,%,,,0.00,100.0,
72.583653191,S1-C0,Frontend_Bound,38.76,% Slots,,,0.00,5.17,<==
72.583653191,S1-C0,Bad_Speculation,10.03,% Slots,,,0.00,5.17,
72.583653191,S1-C0,Backend_Bound,11.81,% Slots,,,0.00,5.17,
72.583653191,S1-C0,Frontend_Bound.Frontend_Latency,21.46,% Slots,,rs_events.empty_end,0.00,5.16,
72.583653191,S1-C0,Frontend_Bound.Frontend_Bandwidth,17.16,% Slots,,,0.00,5.17,
72.583653191,S1-C0,Bad_Speculation.Branch_Mispredicts,9.77,% Slots,,br_misp_retired.all_branches,0.00,5.17,
72.583653191,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.19,% Clocks,,,0.00,5.16,
72.583653191,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
72.583653191,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,73.26,% Core_Clocks,,,0.00,5.16,
72.583653191,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.50,% Core_Clocks,,,0.00,5.41,
72.583653191,S1-C0-T0,MUX,5.16,%,,,0.00,100.0,
72.583653191,S1-C1,Frontend_Bound,42.40,% Slots,,,0.00,5.17,<==
72.583653191,S1-C1,Backend_Bound,31.85,% Slots,,,0.00,5.17,
72.583653191,S1-C1,Retiring,20.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
72.583653191,S1-C1,Frontend_Bound.Frontend_Latency,29.29,% Slots,,rs_events.empty_end,0.00,5.16,
72.583653191,S1-C1,Frontend_Bound.Frontend_Bandwidth,24.67,% Slots,,,0.00,5.17,
72.583653191,S1-C1,Backend_Bound.Memory_Bound,26.50,% Slots,,,0.00,5.16,
72.583653191,S1-C1,Retiring.Microcode_Sequencer,15.07,% Slots,,idq.ms_uops,0.00,5.27,
72.583653191,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.02,% Clocks,,,0.00,5.16,
72.583653191,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
72.583653191,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.85,% Clocks,,idq.ms_switches,0.00,5.16,
72.583653191,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.46,% Core_Clocks,,,0.00,5.16,
72.583653191,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,
72.583653191,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
72.583653191,S1-C1-T0,MUX,5.16,%,,,0.00,100.0,
72.583653191,S1-C2,Frontend_Bound,23.33,% Slots,,,0.00,5.17,
72.583653191,S1-C2,Bad_Speculation,24.05,% Slots,,,0.00,5.17,
72.583653191,S1-C2,Retiring,18.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
72.583653191,S1-C2,Frontend_Bound.Frontend_Latency,17.16,% Slots,,rs_events.empty_end,0.00,5.16,
72.583653191,S1-C2,Frontend_Bound.Frontend_Bandwidth,12.57,% Slots,,,0.00,5.17,
72.583653191,S1-C2,Bad_Speculation.Branch_Mispredicts,21.86,% Slots,,br_misp_retired.all_branches,0.00,5.16,<==
72.583653191,S1-C2,Retiring.Microcode_Sequencer,13.85,% Slots,,idq.ms_uops,0.00,5.27,
72.583653191,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.45,% Clocks,,,0.00,5.16,
72.583653191,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
72.583653191,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.07,% Clocks,,idq.ms_switches,0.00,5.16,
72.583653191,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.57,% Core_Clocks,,,0.00,5.16,
72.583653191,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.86,% Core_Clocks,,,0.00,5.41,
72.583653191,S1-C2-T0,MUX,5.15,%,,,0.00,100.0,
72.583653191,S1-C3,Frontend_Bound,37.30,% Slots,,,0.00,5.17,
72.583653191,S1-C3,Backend_Bound,39.12,% Slots,,,0.00,5.17,
72.583653191,S1-C3,Retiring,18.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
72.583653191,S1-C3,Frontend_Bound.Frontend_Latency,29.92,% Slots,,rs_events.empty_end,0.00,5.16,
72.583653191,S1-C3,Backend_Bound.Memory_Bound,28.69,% Slots,,,0.00,5.16,<==
72.583653191,S1-C3,Backend_Bound.Core_Bound,10.43,% Slots,,,0.00,5.16,
72.583653191,S1-C3,Retiring.Microcode_Sequencer,10.52,% Slots,,idq.ms_uops,0.00,5.27,
72.583653191,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.73,% Clocks,,,0.00,5.16,
72.583653191,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
72.583653191,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.96,% Clocks,,idq.ms_switches,0.00,5.16,
72.583653191,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,
72.583653191,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
72.583653191,S1-C3-T0,MUX,5.15,%,,,0.00,100.0,
72.583653191,S1-C4,Frontend_Bound,36.71,% Slots,,,0.00,5.17,
72.583653191,S1-C4,Backend_Bound,39.61,% Slots,,,0.00,5.17,
72.583653191,S1-C4,Retiring,22.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
72.583653191,S1-C4,Frontend_Bound.Frontend_Latency,30.59,% Slots,,rs_events.empty_end,0.00,5.16,
72.583653191,S1-C4,Frontend_Bound.Frontend_Bandwidth,10.32,% Slots,,,0.00,5.17,
72.583653191,S1-C4,Backend_Bound.Memory_Bound,27.25,% Slots,,,0.00,5.16,
72.583653191,S1-C4,Backend_Bound.Core_Bound,12.37,% Slots,,,0.00,5.16,
72.583653191,S1-C4,Retiring.Microcode_Sequencer,6.37,% Slots,,idq.ms_uops,0.00,5.27,
72.583653191,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.67,% Clocks,,,0.00,5.16,
72.583653191,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
72.583653191,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.29,% Clocks,,idq.ms_switches,0.00,5.16,
72.583653191,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.06,% Core_Clocks,,,0.00,5.16,
72.583653191,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,<==
72.583653191,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
72.583653191,S1-C4-T0,MUX,5.16,%,,,0.00,100.0,
72.583653191,S1-C5,Frontend_Bound,29.72,% Slots,,,0.00,5.17,
72.583653191,S1-C5,Backend_Bound,47.65,% Slots,,,0.00,5.17,
72.583653191,S1-C5,Retiring,19.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
72.583653191,S1-C5,Frontend_Bound.Frontend_Latency,26.40,% Slots,,rs_events.empty_end,0.00,5.17,
72.583653191,S1-C5,Frontend_Bound.Frontend_Bandwidth,19.16,% Slots,,,0.00,5.17,
72.583653191,S1-C5,Backend_Bound.Core_Bound,71.69,% Slots,,,0.00,5.16,
72.583653191,S1-C5,Retiring.Microcode_Sequencer,14.25,% Slots,,idq.ms_uops,0.00,5.28,
72.583653191,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.73,% Clocks,,,0.00,5.16,
72.583653191,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
72.583653191,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.52,% Clocks,,idq.ms_switches,0.00,5.16,
72.583653191,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.05,% Clocks,,,0.00,5.4,<==
72.583653191,S1-C5-T0,MUX,5.15,%,,,0.00,100.0,
72.583653191,S1-C6,Frontend_Bound,33.58,% Slots,,,0.00,5.17,
72.583653191,S1-C6,Backend_Bound,34.75,% Slots,,,0.00,5.17,
72.583653191,S1-C6,Retiring,34.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
72.583653191,S1-C6,Frontend_Bound.Frontend_Latency,30.47,% Slots,,rs_events.empty_end,0.00,5.17,
72.583653191,S1-C6,Frontend_Bound.Frontend_Bandwidth,32.27,% Slots,,,0.00,5.17,
72.583653191,S1-C6,Backend_Bound.Core_Bound,42.46,% Slots,,,0.00,5.16,
72.583653191,S1-C6,Retiring.Microcode_Sequencer,17.03,% Slots,,idq.ms_uops,0.00,5.28,
72.583653191,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.66,% Clocks,,,0.00,5.16,
72.583653191,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
72.583653191,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.57,% Clocks,,idq.ms_switches,0.00,5.16,
72.583653191,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.04,% Clocks,,,0.00,5.4,<==
72.583653191,S1-C6-T0,MUX,5.15,%,,,0.00,100.0,
72.583653191,S1-C7,Frontend_Bound,38.94,% Slots,,,0.00,5.17,
72.583653191,S1-C7,Backend_Bound,37.11,% Slots,,,0.00,5.17,
72.583653191,S1-C7,Retiring,21.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
72.583653191,S1-C7,Frontend_Bound.Frontend_Latency,27.36,% Slots,,rs_events.empty_end,0.00,5.17,
72.583653191,S1-C7,Frontend_Bound.Frontend_Bandwidth,36.15,% Slots,,,0.00,5.17,
72.583653191,S1-C7,Backend_Bound.Memory_Bound,12.62,% Slots,,,0.00,5.16,
72.583653191,S1-C7,Backend_Bound.Core_Bound,24.49,% Slots,,,0.00,5.16,
72.583653191,S1-C7,Retiring.Microcode_Sequencer,6.34,% Slots,,idq.ms_uops,0.00,5.28,
72.583653191,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.33,% Clocks,,,0.00,5.16,
72.583653191,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
72.583653191,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.83,% Clocks,,idq.ms_switches,0.00,5.16,
72.583653191,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.74,% Core_Clocks,,,0.00,5.16,<==
72.583653191,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,
72.583653191,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
72.583653191,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,74.38,% Clocks,,,0.00,5.4,
72.583653191,S1-C7-T0,MUX,5.15,%,,,0.00,100.0,
72.583653191,S0-C0-T1,MUX,5.15,%,,,0.00,100.0,
72.583653191,S0-C1-T1,MUX,5.16,%,,,0.00,100.0,
72.583653191,S0-C2-T1,MUX,5.16,%,,,0.00,100.0,
72.583653191,S0-C3-T1,MUX,5.15,%,,,0.00,100.0,
72.583653191,S0-C4-T1,MUX,5.16,%,,,0.00,100.0,
72.583653191,S0-C5-T1,MUX,5.16,%,,,0.00,100.0,
72.583653191,S0-C6-T1,MUX,5.16,%,,,0.00,100.0,
72.583653191,S0-C7-T1,MUX,5.16,%,,,0.00,100.0,
72.583653191,S1-C0-T1,MUX,5.16,%,,,0.00,100.0,
72.583653191,S1-C1-T1,MUX,5.16,%,,,0.00,100.0,
72.583653191,S1-C2-T1,MUX,5.15,%,,,0.00,100.0,
72.583653191,S1-C3-T1,MUX,5.15,%,,,0.00,100.0,
72.583653191,S1-C4-T1,MUX,5.16,%,,,0.00,100.0,
72.583653191,S1-C5-T1,MUX,5.15,%,,,0.00,100.0,
72.583653191,S1-C6-T1,MUX,5.15,%,,,0.00,100.0,
72.583653191,S1-C7-T1,MUX,5.15,%,,,0.00,100.0,
74.123322289,S0-C0,Backend_Bound,73.42,% Slots,,,0.00,5.18,<==
74.123322289,S0-C0,Retiring,17.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
74.123322289,S0-C0,Backend_Bound.Memory_Bound,38.62,% Slots,,,0.00,5.18,
74.123322289,S0-C0,Backend_Bound.Core_Bound,34.81,% Slots,,,0.00,5.18,
74.123322289,S0-C0,Retiring.Microcode_Sequencer,9.70,% Slots,,idq.ms_uops,0.00,5.19,
74.123322289,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,26.54,% Clocks,,idq.ms_switches,0.00,5.46,
74.123322289,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,17.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.91,
74.123322289,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.06,% Clocks,,,0.00,5.2,
74.123322289,S0-C0-T0,MUX,5.18,%,,,0.00,100.0,
74.123322289,S0-C1,Frontend_Bound,33.89,% Slots,,,0.00,5.18,
74.123322289,S0-C1,Backend_Bound,29.89,% Slots,,,0.00,5.18,
74.123322289,S0-C1,Retiring,25.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
74.123322289,S0-C1,Frontend_Bound.Frontend_Latency,22.73,% Slots,,rs_events.empty_end,0.00,5.18,<==
74.123322289,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.69,% Slots,,,0.00,5.18,
74.123322289,S0-C1,Retiring.Microcode_Sequencer,8.06,% Slots,,idq.ms_uops,0.00,5.19,
74.123322289,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
74.123322289,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.72,% Clocks,,idq.ms_switches,0.00,5.46,
74.123322289,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.64,% Core_Clocks,,,0.00,5.19,
74.123322289,S0-C1-T0,MUX,5.18,%,,,0.00,100.0,
74.123322289,S0-C2,Frontend_Bound,29.67,% Slots,,,0.00,5.18,
74.123322289,S0-C2,Backend_Bound,46.90,% Slots,,,0.00,5.18,
74.123322289,S0-C2,Retiring,14.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
74.123322289,S0-C2,Frontend_Bound.Frontend_Latency,24.50,% Slots,,rs_events.empty_end,0.00,5.18,
74.123322289,S0-C2,Backend_Bound.Memory_Bound,57.77,% Slots,,,0.00,5.18,<==
74.123322289,S0-C2,Retiring.Microcode_Sequencer,7.14,% Slots,,idq.ms_uops,0.00,5.19,
74.123322289,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.98,% Clocks,,,0.00,5.45,
74.123322289,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
74.123322289,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.27,% Clocks,,idq.ms_switches,0.00,5.45,
74.123322289,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.92,
74.123322289,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,9.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
74.123322289,S0-C2-T0,MUX,5.18,%,,,0.00,100.0,
74.123322289,S0-C3,Backend_Bound,83.35,% Slots,,,0.00,5.18,
74.123322289,S0-C3,Retiring,11.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
74.123322289,S0-C3,Backend_Bound.Memory_Bound,72.47,% Slots,,,0.00,5.18,<==
74.123322289,S0-C3,Backend_Bound.Core_Bound,10.88,% Slots,,,0.00,5.18,
74.123322289,S0-C3,Retiring.Microcode_Sequencer,10.41,% Slots,,idq.ms_uops,0.00,5.19,
74.123322289,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.54,% Clocks,,idq.ms_switches,0.00,5.46,
74.123322289,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.91,
74.123322289,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
74.123322289,S0-C3-T0,MUX,5.18,%,,,0.00,100.0,
74.123322289,S0-C4,Backend_Bound,70.88,% Slots,,,0.00,5.18,
74.123322289,S0-C4,Retiring,14.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
74.123322289,S0-C4,Backend_Bound.Memory_Bound,54.72,% Slots,,,0.00,5.18,<==
74.123322289,S0-C4,Backend_Bound.Core_Bound,16.17,% Slots,,,0.00,5.18,
74.123322289,S0-C4,Retiring.Microcode_Sequencer,12.00,% Slots,,idq.ms_uops,0.00,5.19,
74.123322289,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.77,% Clocks,,idq.ms_switches,0.00,5.46,
74.123322289,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.91,
74.123322289,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,12.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
74.123322289,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,48.88,% Clocks,,,0.00,5.19,
74.123322289,S0-C4-T0,MUX,5.18,%,,,0.00,100.0,
74.123322289,S0-C5,Frontend_Bound,39.85,% Slots,,,0.00,5.18,<==
74.123322289,S0-C5,Backend_Bound,38.41,% Slots,,,0.00,5.18,
74.123322289,S0-C5,Retiring,15.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
74.123322289,S0-C5,Frontend_Bound.Frontend_Latency,25.54,% Slots,,rs_events.empty_end,0.00,5.18,
74.123322289,S0-C5,Frontend_Bound.Frontend_Bandwidth,29.85,% Slots,,,0.00,5.18,
74.123322289,S0-C5,Backend_Bound.Memory_Bound,33.55,% Slots,,,0.00,5.18,
74.123322289,S0-C5,Retiring.Microcode_Sequencer,13.54,% Slots,,idq.ms_uops,0.00,5.19,
74.123322289,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.82,% Clocks,,,0.00,5.46,
74.123322289,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
74.123322289,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.48,% Clocks,,idq.ms_switches,0.00,5.46,
74.123322289,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.99,% Core_Clocks,,,0.00,5.19,
74.123322289,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.92,
74.123322289,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,10.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
74.123322289,S0-C5-T0,MUX,5.18,%,,,0.00,100.0,
74.123322289,S0-C6,Frontend_Bound,21.29,% Slots,,,0.00,5.19,
74.123322289,S0-C6,Backend_Bound,61.06,% Slots,,,0.00,5.19,
74.123322289,S0-C6,Retiring,15.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
74.123322289,S0-C6,Frontend_Bound.Frontend_Latency,39.44,% Slots,,rs_events.empty_end,0.00,5.19,
74.123322289,S0-C6,Backend_Bound.Memory_Bound,85.97,% Slots,,,0.00,5.19,
74.123322289,S0-C6,Retiring.Microcode_Sequencer,12.97,% Slots,,idq.ms_uops,0.00,5.19,
74.123322289,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.46,% Clocks,,,0.00,5.46,
74.123322289,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
74.123322289,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.96,% Clocks,,idq.ms_switches,0.00,5.46,
74.123322289,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.91,<==
74.123322289,S0-C6-T0,MUX,5.19,%,,,0.00,100.0,
74.123322289,S0-C7,Frontend_Bound,29.20,% Slots,,,0.00,5.19,
74.123322289,S0-C7,Backend_Bound,48.51,% Slots,,,0.00,5.19,
74.123322289,S0-C7,Retiring,15.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
74.123322289,S0-C7,Frontend_Bound.Frontend_Latency,38.09,% Slots,,rs_events.empty_end,0.00,5.19,
74.123322289,S0-C7,Retiring.Microcode_Sequencer,13.19,% Slots,,idq.ms_uops,0.00,5.19,
74.123322289,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.92,% Clocks,,,0.00,5.46,
74.123322289,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
74.123322289,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.63,% Clocks,,idq.ms_switches,0.00,5.46,
74.123322289,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.91,
74.123322289,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
74.123322289,S0-C7-T0,MUX,5.19,%,,,0.00,100.0,
74.123322289,S1-C0,Frontend_Bound,35.45,% Slots,,,0.00,5.18,
74.123322289,S1-C0,Backend_Bound,17.91,% Slots,,,0.00,5.18,
74.123322289,S1-C0,Frontend_Bound.Frontend_Latency,26.02,% Slots,,rs_events.empty_end,0.00,5.18,<==
74.123322289,S1-C0,Frontend_Bound.Frontend_Bandwidth,12.27,% Slots,,,0.00,5.18,
74.123322289,S1-C0,Backend_Bound.Memory_Bound,16.72,% Slots,,,0.00,5.18,
74.123322289,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.03,% Clocks,,,0.00,5.46,
74.123322289,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
74.123322289,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,69.31,% Core_Clocks,,,0.00,5.19,
74.123322289,S1-C0-T0,MUX,5.19,%,,,0.00,100.0,
74.123322289,S1-C1,Frontend_Bound,37.44,% Slots,,,0.00,5.18,
74.123322289,S1-C1,Backend_Bound,43.01,% Slots,,,0.00,5.18,
74.123322289,S1-C1,Retiring,14.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
74.123322289,S1-C1,Frontend_Bound.Frontend_Latency,17.75,% Slots,,rs_events.empty_end,0.00,5.18,
74.123322289,S1-C1,Frontend_Bound.Frontend_Bandwidth,47.31,% Slots,,,0.00,5.18,
74.123322289,S1-C1,Backend_Bound.Core_Bound,33.45,% Slots,,,0.00,5.18,
74.123322289,S1-C1,Retiring.Microcode_Sequencer,12.48,% Slots,,idq.ms_uops,0.00,5.2,
74.123322289,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
74.123322289,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.87,% Clocks,,idq.ms_switches,0.00,5.46,
74.123322289,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.92,% Core_Clocks,,,0.00,5.2,
74.123322289,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.48,% Clocks,,,0.00,5.19,<==
74.123322289,S1-C1-T0,MUX,5.19,%,,,0.00,100.0,
74.123322289,S1-C2,Backend_Bound,55.43,% Slots,,,0.00,5.18,
74.123322289,S1-C2,Retiring,19.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
74.123322289,S1-C2,Backend_Bound.Memory_Bound,18.32,% Slots,,,0.00,5.18,
74.123322289,S1-C2,Backend_Bound.Core_Bound,37.10,% Slots,,,0.00,5.18,
74.123322289,S1-C2,Retiring.Microcode_Sequencer,10.86,% Slots,,idq.ms_uops,0.00,5.2,
74.123322289,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.81,% Clocks,,idq.ms_switches,0.00,5.46,
74.123322289,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.92,
74.123322289,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
74.123322289,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,71.56,% Clocks,,,0.00,5.2,<==
74.123322289,S1-C2-T0,MUX,5.19,%,,,0.00,100.0,
74.123322289,S1-C3,Frontend_Bound,32.04,% Slots,,,0.00,5.18,
74.123322289,S1-C3,Backend_Bound,47.29,% Slots,,,0.00,5.18,
74.123322289,S1-C3,Retiring,15.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
74.123322289,S1-C3,Frontend_Bound.Frontend_Latency,30.78,% Slots,,rs_events.empty_end,0.00,5.18,
74.123322289,S1-C3,Frontend_Bound.Frontend_Bandwidth,16.48,% Slots,,,0.00,5.18,
74.123322289,S1-C3,Backend_Bound.Memory_Bound,33.25,% Slots,,,0.00,5.18,
74.123322289,S1-C3,Backend_Bound.Core_Bound,14.04,% Slots,,,0.00,5.18,
74.123322289,S1-C3,Retiring.Microcode_Sequencer,13.19,% Slots,,idq.ms_uops,0.00,5.19,
74.123322289,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.61,% Clocks,,,0.00,5.46,
74.123322289,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
74.123322289,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.75,% Clocks,,idq.ms_switches,0.00,5.46,
74.123322289,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.92,% Core_Clocks,,,0.00,5.19,
74.123322289,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.92,<==
74.123322289,S1-C3-T0,MUX,5.19,%,,,0.00,100.0,
74.123322289,S1-C4,Frontend_Bound,28.89,% Slots,,,0.00,5.18,
74.123322289,S1-C4,Backend_Bound,50.42,% Slots,,,0.00,5.18,
74.123322289,S1-C4,Retiring,15.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
74.123322289,S1-C4,Frontend_Bound.Frontend_Latency,34.69,% Slots,,rs_events.empty_end,0.00,5.18,
74.123322289,S1-C4,Backend_Bound.Memory_Bound,40.59,% Slots,,,0.00,5.18,<==
74.123322289,S1-C4,Retiring.Microcode_Sequencer,12.36,% Slots,,idq.ms_uops,0.00,5.19,
74.123322289,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
74.123322289,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,29.23,% Clocks,,idq.ms_switches,0.00,5.45,
74.123322289,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.92,
74.123322289,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.98,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.42,
74.123322289,S1-C4-T0,MUX,5.19,%,,,0.00,100.0,
74.123322289,S1-C5,Frontend_Bound,37.06,% Slots,,,0.00,5.18,
74.123322289,S1-C5,Backend_Bound,40.30,% Slots,,,0.00,5.18,
74.123322289,S1-C5,Retiring,16.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
74.123322289,S1-C5,Frontend_Bound.Frontend_Latency,17.50,% Slots,,rs_events.empty_end,0.00,5.18,
74.123322289,S1-C5,Frontend_Bound.Frontend_Bandwidth,35.31,% Slots,,,0.00,5.18,
74.123322289,S1-C5,Backend_Bound.Memory_Bound,25.19,% Slots,,,0.00,5.18,
74.123322289,S1-C5,Backend_Bound.Core_Bound,15.11,% Slots,,,0.00,5.18,
74.123322289,S1-C5,Retiring.Microcode_Sequencer,13.09,% Slots,,idq.ms_uops,0.00,5.19,
74.123322289,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.78,% Clocks,,,0.00,5.46,
74.123322289,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
74.123322289,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.82,% Clocks,,idq.ms_switches,0.00,5.46,
74.123322289,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.38,% Core_Clocks,,,0.00,5.19,
74.123322289,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.92,<==
74.123322289,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
74.123322289,S1-C5-T0,MUX,5.18,%,,,0.00,100.0,
74.123322289,S1-C6,Frontend_Bound,34.01,% Slots,,,0.00,5.18,
74.123322289,S1-C6,Backend_Bound,43.12,% Slots,,,0.00,5.18,
74.123322289,S1-C6,Retiring,5.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
74.123322289,S1-C6,Frontend_Bound.Frontend_Latency,25.42,% Slots,,rs_events.empty_end,0.00,5.18,
74.123322289,S1-C6,Frontend_Bound.Frontend_Bandwidth,20.03,% Slots,,,0.00,5.18,
74.123322289,S1-C6,Backend_Bound.Memory_Bound,30.93,% Slots,,,0.00,5.18,
74.123322289,S1-C6,Backend_Bound.Core_Bound,12.19,% Slots,,,0.00,5.18,
74.123322289,S1-C6,Retiring.Microcode_Sequencer,6.27,% Slots,,idq.ms_uops,0.00,5.19,
74.123322289,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.84,% Clocks,,,0.00,5.45,
74.123322289,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
74.123322289,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.83,% Clocks,,idq.ms_switches,0.00,5.45,
74.123322289,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.31,% Core_Clocks,,,0.00,5.19,
74.123322289,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.92,<==
74.123322289,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
74.123322289,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.53,% Clocks,,,0.00,5.19,
74.123322289,S1-C6-T0,MUX,5.18,%,,,0.00,100.0,
74.123322289,S1-C7,Frontend_Bound,37.55,% Slots,,,0.00,5.18,
74.123322289,S1-C7,Backend_Bound,40.59,% Slots,,,0.00,5.18,
74.123322289,S1-C7,Retiring,16.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
74.123322289,S1-C7,Frontend_Bound.Frontend_Latency,18.52,% Slots,,rs_events.empty_end,0.00,5.18,
74.123322289,S1-C7,Frontend_Bound.Frontend_Bandwidth,35.79,% Slots,,,0.00,5.18,
74.123322289,S1-C7,Backend_Bound.Memory_Bound,25.67,% Slots,,,0.00,5.18,
74.123322289,S1-C7,Backend_Bound.Core_Bound,14.91,% Slots,,,0.00,5.18,
74.123322289,S1-C7,Retiring.Microcode_Sequencer,14.22,% Slots,,idq.ms_uops,0.00,5.19,
74.123322289,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.50,% Clocks,,,0.00,5.46,
74.123322289,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
74.123322289,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.91,% Clocks,,idq.ms_switches,0.00,5.46,
74.123322289,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.17,% Core_Clocks,,,0.00,5.19,
74.123322289,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.92,<==
74.123322289,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
74.123322289,S1-C7-T0,MUX,5.18,%,,,0.00,100.0,
74.123322289,S0-C0-T1,MUX,5.19,%,,,0.00,100.0,
74.123322289,S0-C1-T1,MUX,5.18,%,,,0.00,100.0,
74.123322289,S0-C2-T1,MUX,5.19,%,,,0.00,100.0,
74.123322289,S0-C3-T1,MUX,5.19,%,,,0.00,100.0,
74.123322289,S0-C4-T1,MUX,5.19,%,,,0.00,100.0,
74.123322289,S0-C5-T1,MUX,5.18,%,,,0.00,100.0,
74.123322289,S0-C6-T1,MUX,5.19,%,,,0.00,100.0,
74.123322289,S0-C7-T1,MUX,5.19,%,,,0.00,100.0,
74.123322289,S1-C0-T1,MUX,5.18,%,,,0.00,100.0,
74.123322289,S1-C1-T1,MUX,5.18,%,,,0.00,100.0,
74.123322289,S1-C2-T1,MUX,5.18,%,,,0.00,100.0,
74.123322289,S1-C3-T1,MUX,5.18,%,,,0.00,100.0,
74.123322289,S1-C4-T1,MUX,5.18,%,,,0.00,100.0,
74.123322289,S1-C5-T1,MUX,5.18,%,,,0.00,100.0,
74.123322289,S1-C6-T1,MUX,5.18,%,,,0.00,100.0,
74.123322289,S1-C7-T1,MUX,5.18,%,,,0.00,100.0,
75.382390164,S0-C0,Backend_Bound,32.50,% Slots,,,0.00,5.09,
75.382390164,S0-C0,Backend_Bound.Memory_Bound,23.14,% Slots,,,0.00,5.08,
75.382390164,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.16,
75.382390164,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,9.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
75.382390164,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,20.67,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.09,<==
75.382390164,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
75.382390164,S0-C1,Frontend_Bound,28.37,% Slots,,,0.00,5.09,
75.382390164,S0-C1,Bad_Speculation,21.24,% Slots,,,0.00,5.09,
75.382390164,S0-C1,Retiring,25.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
75.382390164,S0-C1,Frontend_Bound.Frontend_Latency,15.73,% Slots,,rs_events.empty_end,0.00,5.09,<==
75.382390164,S0-C1,Bad_Speculation.Branch_Mispredicts,20.97,% Slots,,br_misp_retired.all_branches,0.00,5.09,
75.382390164,S0-C1,Retiring.Microcode_Sequencer,8.45,% Slots,,idq.ms_uops,0.00,5.09,
75.382390164,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.06,% Clocks,,,0.00,5.07,
75.382390164,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
75.382390164,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.37,% Clocks,,idq.ms_switches,0.00,5.07,
75.382390164,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
75.382390164,S0-C2,Frontend_Bound,57.69,% Slots,,,0.00,5.09,<==
75.382390164,S0-C2,Bad_Speculation,26.76,% Slots,,,0.00,5.09,
75.382390164,S0-C2,Bad_Speculation.Branch_Mispredicts,26.17,% Slots,,br_misp_retired.all_branches,0.00,5.09,
75.382390164,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
75.382390164,S0-C3,Frontend_Bound,40.46,% Slots,,,0.00,5.09,
75.382390164,S0-C3,Bad_Speculation,26.56,% Slots,,,0.00,5.09,
75.382390164,S0-C3,Retiring,16.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
75.382390164,S0-C3,Frontend_Bound.Frontend_Latency,15.24,% Slots,,rs_events.empty_end,0.00,5.09,<==
75.382390164,S0-C3,Bad_Speculation.Branch_Mispredicts,25.62,% Slots,,br_misp_retired.all_branches,0.00,5.09,
75.382390164,S0-C3,Retiring.Microcode_Sequencer,11.42,% Slots,,idq.ms_uops,0.00,5.09,
75.382390164,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.19,% Clocks,,,0.00,5.07,
75.382390164,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
75.382390164,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.07,% Clocks,,idq.ms_switches,0.00,5.07,
75.382390164,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
75.382390164,S0-C4,Frontend_Bound,26.70,% Slots,,,0.00,5.09,
75.382390164,S0-C4,Backend_Bound,33.38,% Slots,,,0.00,5.09,
75.382390164,S0-C4,Retiring,35.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
75.382390164,S0-C4,Frontend_Bound.Frontend_Latency,15.32,% Slots,,rs_events.empty_end,0.00,5.09,
75.382390164,S0-C4,Backend_Bound.Memory_Bound,22.49,% Slots,,,0.00,5.08,
75.382390164,S0-C4,Backend_Bound.Core_Bound,10.88,% Slots,,,0.00,5.08,
75.382390164,S0-C4,Retiring.Microcode_Sequencer,4.33,% Slots,,idq.ms_uops,0.00,5.09,<==
75.382390164,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.58,% Clocks,,,0.00,5.08,
75.382390164,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
75.382390164,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.33,% Clocks,,idq.ms_switches,0.00,5.08,
75.382390164,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.16,
75.382390164,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,11.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
75.382390164,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,24.85,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.09,
75.382390164,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,48.23,% Clocks,,,0.00,5.4,
75.382390164,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
75.382390164,S0-C5,Frontend_Bound,23.28,% Slots,,,0.00,5.09,
75.382390164,S0-C5,Bad_Speculation,23.31,% Slots,,,0.00,5.09,
75.382390164,S0-C5,Frontend_Bound.Frontend_Bandwidth,16.06,% Slots,,,0.00,5.09,
75.382390164,S0-C5,Bad_Speculation.Branch_Mispredicts,22.85,% Slots,,br_misp_retired.all_branches,0.00,5.09,<==
75.382390164,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.87,% Core_Clocks,,,0.00,5.4,
75.382390164,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.17,% Core_Clocks,,,0.00,5.41,
75.382390164,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
75.382390164,S0-C6,Frontend_Bound,36.75,% Slots,,,0.00,5.4,<==
75.382390164,S0-C6,Bad_Speculation,31.67,% Slots,,,0.00,5.4,
75.382390164,S0-C6,Bad_Speculation.Branch_Mispredicts,29.51,% Slots,,br_misp_retired.all_branches,0.00,5.4,
75.382390164,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
75.382390164,S0-C7,Frontend_Bound,21.95,% Slots,,,0.00,5.4,
75.382390164,S0-C7,Bad_Speculation,21.03,% Slots,,,0.00,5.4,
75.382390164,S0-C7,Backend_Bound,18.36,% Slots,,,0.00,5.4,
75.382390164,S0-C7,Frontend_Bound.Frontend_Latency,25.02,% Slots,,rs_events.empty_end,0.00,5.4,
75.382390164,S0-C7,Bad_Speculation.Branch_Mispredicts,20.34,% Slots,,br_misp_retired.all_branches,0.00,5.4,
75.382390164,S0-C7,Backend_Bound.Memory_Bound,21.03,% Slots,,,0.00,5.08,
75.382390164,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.88,% Clocks,,,0.00,5.08,
75.382390164,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,<==
75.382390164,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
75.382390164,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
75.382390164,S1-C0,Frontend_Bound,38.36,% Slots,,,0.00,5.41,
75.382390164,S1-C0,Backend_Bound,11.94,% Slots,,,0.00,5.41,
75.382390164,S1-C0,Frontend_Bound.Frontend_Latency,24.01,% Slots,,rs_events.empty_end,0.00,5.4,<==
75.382390164,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.52,% Slots,,,0.00,5.23,
75.382390164,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.46,% Clocks,,,0.00,5.08,
75.382390164,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
75.382390164,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,73.71,% Core_Clocks,,,0.00,5.4,
75.382390164,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
75.382390164,S1-C1,Frontend_Bound,40.82,% Slots,,,0.00,5.41,
75.382390164,S1-C1,Backend_Bound,33.04,% Slots,,,0.00,5.41,
75.382390164,S1-C1,Retiring,17.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
75.382390164,S1-C1,Frontend_Bound.Frontend_Latency,23.82,% Slots,,rs_events.empty_end,0.00,5.4,<==
75.382390164,S1-C1,Frontend_Bound.Frontend_Bandwidth,10.75,% Slots,,,0.00,5.23,
75.382390164,S1-C1,Backend_Bound.Memory_Bound,17.48,% Slots,,,0.00,5.08,
75.382390164,S1-C1,Backend_Bound.Core_Bound,15.56,% Slots,,,0.00,5.08,
75.382390164,S1-C1,Retiring.Microcode_Sequencer,13.80,% Slots,,idq.ms_uops,0.00,5.09,
75.382390164,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.05,% Clocks,,,0.00,5.08,
75.382390164,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
75.382390164,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.07,% Clocks,,idq.ms_switches,0.00,5.08,
75.382390164,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.57,% Core_Clocks,,,0.00,5.4,
75.382390164,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.17,
75.382390164,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,25.63,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.09,
75.382390164,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,84.11,% Clocks,,,0.00,5.36,
75.382390164,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
75.382390164,S1-C2,Frontend_Bound,36.48,% Slots,,,0.00,5.41,
75.382390164,S1-C2,Backend_Bound,38.16,% Slots,,,0.00,5.41,<==
75.382390164,S1-C2,Retiring,17.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
75.382390164,S1-C2,Frontend_Bound.Frontend_Latency,21.68,% Slots,,rs_events.empty_end,0.00,5.4,
75.382390164,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.14,% Slots,,,0.00,5.24,
75.382390164,S1-C2,Backend_Bound.Memory_Bound,17.72,% Slots,,,0.00,5.08,
75.382390164,S1-C2,Backend_Bound.Core_Bound,20.44,% Slots,,,0.00,5.08,
75.382390164,S1-C2,Retiring.Microcode_Sequencer,13.55,% Slots,,idq.ms_uops,0.00,5.09,
75.382390164,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.34,% Clocks,,,0.00,5.07,
75.382390164,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
75.382390164,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.68,% Clocks,,idq.ms_switches,0.00,5.07,
75.382390164,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.07,% Core_Clocks,,,0.00,5.4,
75.382390164,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.17,
75.382390164,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
75.382390164,S1-C3,Frontend_Bound,39.53,% Slots,,,0.00,5.41,
75.382390164,S1-C3,Backend_Bound,35.26,% Slots,,,0.00,5.41,
75.382390164,S1-C3,Retiring,17.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
75.382390164,S1-C3,Frontend_Bound.Frontend_Latency,27.01,% Slots,,rs_events.empty_end,0.00,5.4,<==
75.382390164,S1-C3,Frontend_Bound.Frontend_Bandwidth,12.72,% Slots,,,0.00,5.24,
75.382390164,S1-C3,Backend_Bound.Memory_Bound,17.20,% Slots,,,0.00,5.08,
75.382390164,S1-C3,Backend_Bound.Core_Bound,18.06,% Slots,,,0.00,5.08,
75.382390164,S1-C3,Retiring.Microcode_Sequencer,13.93,% Slots,,idq.ms_uops,0.00,5.09,
75.382390164,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.05,% Clocks,,,0.00,5.08,
75.382390164,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
75.382390164,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.29,% Clocks,,idq.ms_switches,0.00,5.08,
75.382390164,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.21,% Core_Clocks,,,0.00,5.4,
75.382390164,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.17,
75.382390164,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,23.27,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.09,
75.382390164,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.79,% Clocks,,,0.00,5.36,
75.382390164,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
75.382390164,S1-C4,Frontend_Bound,33.41,% Slots,,,0.00,5.4,
75.382390164,S1-C4,Backend_Bound,43.40,% Slots,,,0.00,5.4,<==
75.382390164,S1-C4,Retiring,17.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
75.382390164,S1-C4,Frontend_Bound.Frontend_Latency,33.78,% Slots,,rs_events.empty_end,0.00,5.4,
75.382390164,S1-C4,Backend_Bound.Memory_Bound,21.55,% Slots,,,0.00,5.08,
75.382390164,S1-C4,Backend_Bound.Core_Bound,21.85,% Slots,,,0.00,5.08,
75.382390164,S1-C4,Retiring.Microcode_Sequencer,13.31,% Slots,,idq.ms_uops,0.00,5.09,
75.382390164,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.07,% Clocks,,,0.00,5.08,
75.382390164,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
75.382390164,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.91,% Clocks,,idq.ms_switches,0.00,5.08,
75.382390164,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.16,
75.382390164,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,22.05,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.09,
75.382390164,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.87,% Clocks,,,0.00,5.36,
75.382390164,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
75.382390164,S1-C5,Frontend_Bound,34.88,% Slots,,,0.00,5.4,
75.382390164,S1-C5,Backend_Bound,40.86,% Slots,,,0.00,5.4,<==
75.382390164,S1-C5,Retiring,20.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
75.382390164,S1-C5,Frontend_Bound.Frontend_Latency,38.72,% Slots,,rs_events.empty_end,0.00,5.4,
75.382390164,S1-C5,Backend_Bound.Memory_Bound,19.28,% Slots,,,0.00,5.08,
75.382390164,S1-C5,Backend_Bound.Core_Bound,21.58,% Slots,,,0.00,5.08,
75.382390164,S1-C5,Retiring.Microcode_Sequencer,9.04,% Slots,,idq.ms_uops,0.00,5.08,
75.382390164,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.25,% Clocks,,,0.00,5.08,
75.382390164,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
75.382390164,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.78,% Clocks,,idq.ms_switches,0.00,5.08,
75.382390164,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.17,
75.382390164,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,23.54,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.09,
75.382390164,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.52,% Clocks,,,0.00,5.37,
75.382390164,S1-C5-T0,MUX,5.08,%,,,0.00,100.0,
75.382390164,S1-C6,Frontend_Bound,33.24,% Slots,,,0.00,5.4,
75.382390164,S1-C6,Backend_Bound,42.38,% Slots,,,0.00,5.4,
75.382390164,S1-C6,Retiring,21.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
75.382390164,S1-C6,Backend_Bound.Memory_Bound,58.37,% Slots,,,0.00,5.08,
75.382390164,S1-C6,Retiring.Microcode_Sequencer,2.14,% Slots,,idq.ms_uops,0.00,5.08,
75.382390164,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.71,% Clocks,,,0.00,5.08,
75.382390164,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
75.382390164,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.34,% Clocks,,idq.ms_switches,0.00,5.08,
75.382390164,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.16,
75.382390164,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,21.87,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.09,<==
75.382390164,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
75.382390164,S1-C7,Frontend_Bound,32.45,% Slots,,,0.00,5.4,
75.382390164,S1-C7,Backend_Bound,42.20,% Slots,,,0.00,5.4,<==
75.382390164,S1-C7,Frontend_Bound.Frontend_Latency,36.73,% Slots,,rs_events.empty_end,0.00,5.4,
75.382390164,S1-C7,Backend_Bound.Memory_Bound,21.69,% Slots,,,0.00,5.08,
75.382390164,S1-C7,Backend_Bound.Core_Bound,20.52,% Slots,,,0.00,5.08,
75.382390164,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.04,% Clocks,,,0.00,5.08,
75.382390164,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
75.382390164,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.17,
75.382390164,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
75.382390164,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
75.382390164,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
75.382390164,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
75.382390164,S0-C2-T1,MUX,5.08,%,,,0.00,100.0,
75.382390164,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
75.382390164,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
75.382390164,S0-C5-T1,MUX,5.08,%,,,0.00,100.0,
75.382390164,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
75.382390164,S0-C7-T1,MUX,5.08,%,,,0.00,100.0,
75.382390164,S1-C0-T1,MUX,5.08,%,,,0.00,100.0,
75.382390164,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
75.382390164,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
75.382390164,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
75.382390164,S1-C4-T1,MUX,5.08,%,,,0.00,100.0,
75.382390164,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
75.382390164,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
75.382390164,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
