// Seed: 3669444457
module module_0 (
    input  tri1  id_0,
    input  uwire id_1
    , id_7,
    input  tri   id_2,
    input  uwire id_3,
    input  uwire id_4,
    output tri   id_5
);
  logic id_8;
  logic id_9;
  bit   id_10;
  initial begin : LABEL_0
    id_7[1] <= -1;
    id_10 = id_4;
    id_8  = -1;
  end
endmodule
module module_1 #(
    parameter id_4 = 32'd25,
    parameter id_7 = 32'd56
) (
    output supply1 id_0,
    output wire id_1,
    output tri0 id_2,
    output uwire id_3,
    input wire _id_4,
    input tri id_5,
    output supply1 id_6,
    output wire _id_7,
    input wor id_8,
    output tri0 id_9
);
  logic [-1 : {  id_4  {  id_7  }  }] id_11;
  module_0 modCall_1 (
      id_8,
      id_5,
      id_5,
      id_8,
      id_5,
      id_2
  );
endmodule
