COMPUTE_ENGINE_PLL_PARAM,VAR_0
R600_PM_NUMBER_OF_SCLKS,VAR_1
R600_SST_DFLT,VAR_2
r600_enable_mclk_control,FUNC_0
r600_engine_clock_entry_enable,FUNC_1
r600_engine_clock_entry_enable_post_divider,FUNC_2
r600_engine_clock_entry_enable_pulse_skipping,FUNC_3
r600_engine_clock_entry_set_feedback_divider,FUNC_4
r600_engine_clock_entry_set_post_divider,FUNC_5
r600_engine_clock_entry_set_reference_divider,FUNC_6
r600_engine_clock_entry_set_step_time,FUNC_7
r600_voltage_control_enable_pins,FUNC_8
radeon_atom_get_clock_dividers,FUNC_9
rs780_get_ps,FUNC_10
rs780_initialize_dpm_power_state,FUNC_11
rdev,VAR_3
boot_ps,VAR_4
dividers,VAR_5
default_state,VAR_6
i,VAR_7
ret,VAR_8
