{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1495454076294 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1495454076295 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 22 13:54:36 2017 " "Processing started: Mon May 22 13:54:36 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1495454076295 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1495454076295 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off modularMultiplier -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off modularMultiplier -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1495454076296 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1495454076701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.vhd 20 10 " "Found 20 design units, including 10 entities, in source file test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlClk-control " "Found design unit 1: controlClk-control" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495454077209 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 test-modMult2 " "Found design unit 2: test-modMult2" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495454077209 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 modMultCell-modMult " "Found design unit 3: modMultCell-modMult" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 198 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495454077209 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 fullAdder-add " "Found design unit 4: fullAdder-add" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 307 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495454077209 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 shift_register-shiftRight " "Found design unit 5: shift_register-shiftRight" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 327 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495454077209 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 ListR-getR " "Found design unit 6: ListR-getR" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 361 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495454077209 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 ListB-getB " "Found design unit 7: ListB-getB" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 394 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495454077209 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 ListQ-getQ " "Found design unit 8: ListQ-getQ" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 423 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495454077209 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 dflipflop-flip " "Found design unit 9: dflipflop-flip" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 451 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495454077209 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 hexDisp-display " "Found design unit 10: hexDisp-display" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 473 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495454077209 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlClk " "Found entity 1: controlClk" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495454077209 ""} { "Info" "ISGN_ENTITY_NAME" "2 test " "Found entity 2: test" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495454077209 ""} { "Info" "ISGN_ENTITY_NAME" "3 modMultCell " "Found entity 3: modMultCell" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 184 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495454077209 ""} { "Info" "ISGN_ENTITY_NAME" "4 fullAdder " "Found entity 4: fullAdder" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 297 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495454077209 ""} { "Info" "ISGN_ENTITY_NAME" "5 shift_register " "Found entity 5: shift_register" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 319 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495454077209 ""} { "Info" "ISGN_ENTITY_NAME" "6 ListR " "Found entity 6: ListR" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 352 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495454077209 ""} { "Info" "ISGN_ENTITY_NAME" "7 ListB " "Found entity 7: ListB" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 386 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495454077209 ""} { "Info" "ISGN_ENTITY_NAME" "8 ListQ " "Found entity 8: ListQ" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 415 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495454077209 ""} { "Info" "ISGN_ENTITY_NAME" "9 dflipflop " "Found entity 9: dflipflop" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 443 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495454077209 ""} { "Info" "ISGN_ENTITY_NAME" "10 hexDisp " "Found entity 10: hexDisp" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 465 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495454077209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495454077209 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1495454077251 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "A test.vhd(58) " "VHDL Signal Declaration warning at test.vhd(58): used explicit default value for signal \"A\" because signal was never assigned a value" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 58 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1495454077253 "|test"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "B test.vhd(59) " "VHDL Signal Declaration warning at test.vhd(59): used explicit default value for signal \"B\" because signal was never assigned a value" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 59 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1495454077253 "|test"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "M test.vhd(60) " "VHDL Signal Declaration warning at test.vhd(60): used explicit default value for signal \"M\" because signal was never assigned a value" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 60 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1495454077253 "|test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "controlClk controlClk:cntlr A:control " "Elaborating entity \"controlClk\" using architecture \"A:control\" for hierarchy \"controlClk:cntlr\"" {  } { { "test.vhd" "cntlr" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 65 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495454077261 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i test.vhd(16) " "VHDL Process Statement warning at test.vhd(16): signal \"i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495454077276 "|test|controlClk:cntlr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "modMultCell modMultCell:stCell A:modmult " "Elaborating entity \"modMultCell\" using architecture \"A:modmult\" for hierarchy \"modMultCell:stCell\"" {  } { { "test.vhd" "stCell" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 73 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495454077335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "fullAdder modMultCell:stCell\|fullAdder:add1 A:add " "Elaborating entity \"fullAdder\" using architecture \"A:add\" for hierarchy \"modMultCell:stCell\|fullAdder:add1\"" {  } { { "test.vhd" "add1" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 216 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495454077382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "dflipflop modMultCell:stCell\|dflipflop:flipS A:flip " "Elaborating entity \"dflipflop\" using architecture \"A:flip\" for hierarchy \"modMultCell:stCell\|dflipflop:flipS\"" {  } { { "test.vhd" "flipS" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 253 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495454077414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ListB ListB:BFF0 A:getb " "Elaborating entity \"ListB\" using architecture \"A:getb\" for hierarchy \"ListB:BFF0\"" {  } { { "test.vhd" "BFF0" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 132 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495454077524 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i test.vhd(400) " "VHDL Process Statement warning at test.vhd(400): signal \"i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 400 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495454077524 "|test|ListB:BFF0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "L test.vhd(401) " "VHDL Process Statement warning at test.vhd(401): signal \"L\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 401 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495454077524 "|test|ListB:BFF0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i test.vhd(401) " "VHDL Process Statement warning at test.vhd(401): signal \"i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 401 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495454077524 "|test|ListB:BFF0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ListQ ListQ:QFF0 A:getq " "Elaborating entity \"ListQ\" using architecture \"A:getq\" for hierarchy \"ListQ:QFF0\"" {  } { { "test.vhd" "QFF0" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 138 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495454077570 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i test.vhd(428) " "VHDL Process Statement warning at test.vhd(428): signal \"i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 428 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495454077570 "|test|ListQ:QFF0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d test.vhd(429) " "VHDL Process Statement warning at test.vhd(429): signal \"d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 429 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495454077570 "|test|ListQ:QFF0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ListR ListR:R0 A:getr " "Elaborating entity \"ListR\" using architecture \"A:getr\" for hierarchy \"ListR:R0\"" {  } { { "test.vhd" "R0" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 144 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495454077633 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i test.vhd(366) " "VHDL Process Statement warning at test.vhd(366): signal \"i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 366 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495454077649 "|test|ListR:R0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S test.vhd(368) " "VHDL Process Statement warning at test.vhd(368): signal \"S\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 368 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495454077649 "|test|ListR:R0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i test.vhd(369) " "VHDL Process Statement warning at test.vhd(369): signal \"i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 369 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495454077649 "|test|ListR:R0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S test.vhd(371) " "VHDL Process Statement warning at test.vhd(371): signal \"S\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 371 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495454077649 "|test|ListR:R0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "shift_register shift_register:RES0 A:shiftright " "Elaborating entity \"shift_register\" using architecture \"A:shiftright\" for hierarchy \"shift_register:RES0\"" {  } { { "test.vhd" "RES0" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 151 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495454077680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "hexDisp hexDisp:HE0 A:display " "Elaborating entity \"hexDisp\" using architecture \"A:display\" for hierarchy \"hexDisp:HE0\"" {  } { { "test.vhd" "HE0" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 159 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495454077695 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i test.vhd(478) " "VHDL Process Statement warning at test.vhd(478): signal \"i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 478 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495454077695 "|test|hexDisp:HE0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "N test.vhd(479) " "VHDL Process Statement warning at test.vhd(479): signal \"N\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 479 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495454077695 "|test|hexDisp:HE0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX test.vhd(476) " "VHDL Process Statement warning at test.vhd(476): inferring latch(es) for signal or variable \"HEX\", which holds its previous value in one or more paths through the process" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 476 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1495454077695 "|test|hexDisp:HE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX\[0\] test.vhd(476) " "Inferred latch for \"HEX\[0\]\" at test.vhd(476)" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 476 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495454077695 "|test|hexDisp:HE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX\[1\] test.vhd(476) " "Inferred latch for \"HEX\[1\]\" at test.vhd(476)" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 476 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495454077695 "|test|hexDisp:HE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX\[2\] test.vhd(476) " "Inferred latch for \"HEX\[2\]\" at test.vhd(476)" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 476 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495454077695 "|test|hexDisp:HE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX\[3\] test.vhd(476) " "Inferred latch for \"HEX\[3\]\" at test.vhd(476)" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 476 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495454077695 "|test|hexDisp:HE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX\[4\] test.vhd(476) " "Inferred latch for \"HEX\[4\]\" at test.vhd(476)" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 476 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495454077695 "|test|hexDisp:HE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX\[5\] test.vhd(476) " "Inferred latch for \"HEX\[5\]\" at test.vhd(476)" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 476 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495454077695 "|test|hexDisp:HE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX\[6\] test.vhd(476) " "Inferred latch for \"HEX\[6\]\" at test.vhd(476)" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 476 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495454077695 "|test|hexDisp:HE0"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1495454078430 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexDisp:HE0\|HEX\[3\] hexDisp:HE0\|HEX\[0\] " "Duplicate LATCH primitive \"hexDisp:HE0\|HEX\[3\]\" merged with LATCH primitive \"hexDisp:HE0\|HEX\[0\]\"" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 476 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495454078492 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexDisp:HE0\|HEX\[4\] hexDisp:HE0\|HEX\[0\] " "Duplicate LATCH primitive \"hexDisp:HE0\|HEX\[4\]\" merged with LATCH primitive \"hexDisp:HE0\|HEX\[0\]\"" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 476 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495454078492 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexDisp:HE0\|HEX\[5\] hexDisp:HE0\|HEX\[0\] " "Duplicate LATCH primitive \"hexDisp:HE0\|HEX\[5\]\" merged with LATCH primitive \"hexDisp:HE0\|HEX\[0\]\"" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 476 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495454078492 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexDisp:HE1\|HEX\[3\] hexDisp:HE1\|HEX\[0\] " "Duplicate LATCH primitive \"hexDisp:HE1\|HEX\[3\]\" merged with LATCH primitive \"hexDisp:HE1\|HEX\[0\]\"" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 476 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495454078492 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexDisp:HE1\|HEX\[4\] hexDisp:HE1\|HEX\[0\] " "Duplicate LATCH primitive \"hexDisp:HE1\|HEX\[4\]\" merged with LATCH primitive \"hexDisp:HE1\|HEX\[0\]\"" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 476 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495454078492 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexDisp:HE1\|HEX\[5\] hexDisp:HE1\|HEX\[0\] " "Duplicate LATCH primitive \"hexDisp:HE1\|HEX\[5\]\" merged with LATCH primitive \"hexDisp:HE1\|HEX\[0\]\"" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 476 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495454078492 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexDisp:HE2\|HEX\[3\] hexDisp:HE2\|HEX\[0\] " "Duplicate LATCH primitive \"hexDisp:HE2\|HEX\[3\]\" merged with LATCH primitive \"hexDisp:HE2\|HEX\[0\]\"" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 476 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495454078492 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexDisp:HE2\|HEX\[4\] hexDisp:HE2\|HEX\[0\] " "Duplicate LATCH primitive \"hexDisp:HE2\|HEX\[4\]\" merged with LATCH primitive \"hexDisp:HE2\|HEX\[0\]\"" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 476 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495454078492 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexDisp:HE2\|HEX\[5\] hexDisp:HE2\|HEX\[0\] " "Duplicate LATCH primitive \"hexDisp:HE2\|HEX\[5\]\" merged with LATCH primitive \"hexDisp:HE2\|HEX\[0\]\"" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 476 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495454078492 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexDisp:HE3\|HEX\[3\] hexDisp:HE3\|HEX\[0\] " "Duplicate LATCH primitive \"hexDisp:HE3\|HEX\[3\]\" merged with LATCH primitive \"hexDisp:HE3\|HEX\[0\]\"" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 476 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495454078492 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexDisp:HE3\|HEX\[4\] hexDisp:HE3\|HEX\[0\] " "Duplicate LATCH primitive \"hexDisp:HE3\|HEX\[4\]\" merged with LATCH primitive \"hexDisp:HE3\|HEX\[0\]\"" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 476 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495454078492 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexDisp:HE3\|HEX\[5\] hexDisp:HE3\|HEX\[0\] " "Duplicate LATCH primitive \"hexDisp:HE3\|HEX\[5\]\" merged with LATCH primitive \"hexDisp:HE3\|HEX\[0\]\"" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 476 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495454078492 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexDisp:HE4\|HEX\[3\] hexDisp:HE4\|HEX\[0\] " "Duplicate LATCH primitive \"hexDisp:HE4\|HEX\[3\]\" merged with LATCH primitive \"hexDisp:HE4\|HEX\[0\]\"" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 476 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495454078492 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexDisp:HE4\|HEX\[4\] hexDisp:HE4\|HEX\[0\] " "Duplicate LATCH primitive \"hexDisp:HE4\|HEX\[4\]\" merged with LATCH primitive \"hexDisp:HE4\|HEX\[0\]\"" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 476 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495454078492 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexDisp:HE4\|HEX\[5\] hexDisp:HE4\|HEX\[0\] " "Duplicate LATCH primitive \"hexDisp:HE4\|HEX\[5\]\" merged with LATCH primitive \"hexDisp:HE4\|HEX\[0\]\"" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 476 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495454078492 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexDisp:HE5\|HEX\[3\] hexDisp:HE5\|HEX\[0\] " "Duplicate LATCH primitive \"hexDisp:HE5\|HEX\[3\]\" merged with LATCH primitive \"hexDisp:HE5\|HEX\[0\]\"" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 476 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495454078492 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexDisp:HE5\|HEX\[4\] hexDisp:HE5\|HEX\[0\] " "Duplicate LATCH primitive \"hexDisp:HE5\|HEX\[4\]\" merged with LATCH primitive \"hexDisp:HE5\|HEX\[0\]\"" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 476 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495454078492 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexDisp:HE5\|HEX\[5\] hexDisp:HE5\|HEX\[0\] " "Duplicate LATCH primitive \"hexDisp:HE5\|HEX\[5\]\" merged with LATCH primitive \"hexDisp:HE5\|HEX\[0\]\"" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 476 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495454078492 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexDisp:HE6\|HEX\[3\] hexDisp:HE6\|HEX\[0\] " "Duplicate LATCH primitive \"hexDisp:HE6\|HEX\[3\]\" merged with LATCH primitive \"hexDisp:HE6\|HEX\[0\]\"" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 476 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495454078492 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexDisp:HE6\|HEX\[4\] hexDisp:HE6\|HEX\[0\] " "Duplicate LATCH primitive \"hexDisp:HE6\|HEX\[4\]\" merged with LATCH primitive \"hexDisp:HE6\|HEX\[0\]\"" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 476 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495454078492 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexDisp:HE6\|HEX\[5\] hexDisp:HE6\|HEX\[0\] " "Duplicate LATCH primitive \"hexDisp:HE6\|HEX\[5\]\" merged with LATCH primitive \"hexDisp:HE6\|HEX\[0\]\"" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 476 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495454078492 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexDisp:HE7\|HEX\[3\] hexDisp:HE7\|HEX\[0\] " "Duplicate LATCH primitive \"hexDisp:HE7\|HEX\[3\]\" merged with LATCH primitive \"hexDisp:HE7\|HEX\[0\]\"" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 476 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495454078492 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexDisp:HE7\|HEX\[4\] hexDisp:HE7\|HEX\[0\] " "Duplicate LATCH primitive \"hexDisp:HE7\|HEX\[4\]\" merged with LATCH primitive \"hexDisp:HE7\|HEX\[0\]\"" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 476 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495454078492 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexDisp:HE7\|HEX\[5\] hexDisp:HE7\|HEX\[0\] " "Duplicate LATCH primitive \"hexDisp:HE7\|HEX\[5\]\" merged with LATCH primitive \"hexDisp:HE7\|HEX\[0\]\"" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 476 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495454078492 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1495454078492 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "H0\[1\] GND " "Pin \"H0\[1\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495454078524 "|test|H0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H0\[2\] GND " "Pin \"H0\[2\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495454078524 "|test|H0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H0\[6\] VCC " "Pin \"H0\[6\]\" is stuck at VCC" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495454078524 "|test|H0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H1\[1\] GND " "Pin \"H1\[1\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495454078524 "|test|H1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H1\[2\] GND " "Pin \"H1\[2\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495454078524 "|test|H1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H1\[6\] VCC " "Pin \"H1\[6\]\" is stuck at VCC" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495454078524 "|test|H1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H2\[1\] GND " "Pin \"H2\[1\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495454078524 "|test|H2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H2\[2\] GND " "Pin \"H2\[2\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495454078524 "|test|H2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H2\[6\] VCC " "Pin \"H2\[6\]\" is stuck at VCC" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495454078524 "|test|H2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H3\[1\] GND " "Pin \"H3\[1\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495454078524 "|test|H3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H3\[2\] GND " "Pin \"H3\[2\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495454078524 "|test|H3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H3\[6\] VCC " "Pin \"H3\[6\]\" is stuck at VCC" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495454078524 "|test|H3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H4\[1\] GND " "Pin \"H4\[1\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495454078524 "|test|H4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H4\[2\] GND " "Pin \"H4\[2\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495454078524 "|test|H4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H4\[6\] VCC " "Pin \"H4\[6\]\" is stuck at VCC" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495454078524 "|test|H4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H5\[1\] GND " "Pin \"H5\[1\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495454078524 "|test|H5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H5\[2\] GND " "Pin \"H5\[2\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495454078524 "|test|H5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H5\[6\] VCC " "Pin \"H5\[6\]\" is stuck at VCC" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495454078524 "|test|H5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H6\[1\] GND " "Pin \"H6\[1\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495454078524 "|test|H6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H6\[2\] GND " "Pin \"H6\[2\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495454078524 "|test|H6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H6\[6\] VCC " "Pin \"H6\[6\]\" is stuck at VCC" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495454078524 "|test|H6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H7\[1\] GND " "Pin \"H7\[1\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495454078524 "|test|H7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H7\[2\] GND " "Pin \"H7\[2\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495454078524 "|test|H7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H7\[6\] VCC " "Pin \"H7\[6\]\" is stuck at VCC" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495454078524 "|test|H7[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1495454078524 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1495454078617 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1495454078977 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495454078977 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "187 " "Implemented 187 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1495454079070 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1495454079070 ""} { "Info" "ICUT_CUT_TM_LCELLS" "120 " "Implemented 120 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1495454079070 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1495454079070 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "537 " "Peak virtual memory: 537 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1495454079180 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 22 13:54:39 2017 " "Processing ended: Mon May 22 13:54:39 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1495454079180 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1495454079180 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1495454079180 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1495454079180 ""}
