Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Dec  7 16:53:24 2023
| Host         : YusuxYT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    65 |
|    Minimum number of control sets                        |    65 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    90 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    65 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     1 |
| >= 16              |    48 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            8684 |         5142 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              68 |           19 |
| Yes          | No                    | No                     |             237 |           92 |
| Yes          | No                    | Yes                    |              32 |            8 |
| Yes          | Yes                   | No                     |            1361 |          666 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+----------------------------------------+------------------------------+------------------+----------------+--------------+
|                    Clock Signal                    |              Enable Signal             |       Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------+----------------------------------------+------------------------------+------------------+----------------+--------------+
|  CLK_GEN/clk_disp                                  | BTN_SCAN/p_0_in                        |                              |                1 |              1 |         1.00 |
|  CMUn_1_21945_BUFG                                 |                                        | rst_all                      |                1 |              2 |         2.00 |
|  CLK100MHZ_IBUF_BUFG                               |                                        |                              |                3 |              3 |         1.00 |
|  core/CMU/FSM_sequential_next_state_reg[2]_i_2_n_1 |                                        | rst_all                      |                1 |              3 |         3.00 |
|  debug_clk                                         | core/CMU/E[0]                          | rst_all                      |                1 |              4 |         4.00 |
|  CLK_GEN/clk_cpu                                   | DEBUG_CTRL/reg_counter                 | rst_all                      |                2 |              5 |         2.50 |
|  CLK_GEN/clk_cpu                                   | DEBUG_CTRL/beat_counter                | rst_all                      |                3 |              5 |         1.67 |
|  debug_clk                                         |                                        | rst_all                      |                1 |              5 |         5.00 |
|  CLK_GEN/clk_cpu                                   | DEBUG_CTRL/uart_valid_debug            | rst_all                      |                3 |              8 |         2.67 |
|  CLK_GEN/clk_cpu                                   | uart_tx_ctrl/update_head               | rst_all                      |                3 |              8 |         2.67 |
|  n_0_29474_BUFG                                    | core/CMU/CACHE/dout[31]_i_2_n_1        |                              |                8 |              8 |         1.00 |
|  CLK100MHZ_IBUF_BUFG                               | UART_BUFF/send_reg_0[0]                |                              |                2 |              8 |         4.00 |
|  debug_clk                                         |                                        |                              |                5 |              8 |         1.60 |
|  n_0_29474_BUFG                                    | core/CMU/CACHE/dout[31]_i_2_n_1        | core/CMU/CACHE/p_0_in__0[15] |                6 |              8 |         1.33 |
|  led_clk_BUFG                                      |                                        | DISPLAY/seg_an_shift_0       |                3 |             12 |         4.00 |
|  core/CMU/mem_cs_o_reg_i_2_n_1                     |                                        |                              |                4 |             13 |         3.25 |
|  CLK100MHZ_IBUF_BUFG                               |                                        | uart_tx_ctrl/bitTmr          |                4 |             14 |         3.50 |
|  n_0_29474_BUFG                                    | core/CMU/CACHE/dout[31]_i_2_n_1        | core/CMU/CACHE/p_0_in__0[31] |               16 |             16 |         1.00 |
|  CLK_GEN/clk_disp                                  |                                        |                              |                6 |             19 |         3.17 |
|  debug_clk                                         | core/CMU/rst_all_reg_1                 | core/reg_IF_ID/rst_all_reg   |               10 |             20 |         2.00 |
|  CLK_GEN/clk_cpu                                   |                                        |                              |                7 |             26 |         3.71 |
|  CLK100MHZ_IBUF_BUFG                               |                                        | CLK_GEN/led_clk_0            |                9 |             32 |         3.56 |
|  CLK100MHZ_IBUF_BUFG                               | uart_tx_ctrl/bitIndex                  | uart_tx_ctrl/uart_ready      |                9 |             32 |         3.56 |
|  debug_clk                                         | core/reg_IF_ID/E[0]                    | rst_all                      |                8 |             32 |         4.00 |
|  debug_clk                                         | core/reg_IF_ID/PCurrent_ID[31]_i_1_n_1 | rst_all                      |               12 |             32 |         2.67 |
| ~debug_clk                                         | core/reg_MEM_WB/RegWrite_WB_reg_27[0]  | rst_all                      |               14 |             32 |         2.29 |
| ~debug_clk                                         | core/reg_MEM_WB/RegWrite_WB_reg_25[0]  | rst_all                      |               16 |             32 |         2.00 |
| ~debug_clk                                         | core/reg_MEM_WB/RegWrite_WB_reg_21[0]  | rst_all                      |               19 |             32 |         1.68 |
| ~debug_clk                                         | core/reg_MEM_WB/RegWrite_WB_reg_22[0]  | rst_all                      |               22 |             32 |         1.45 |
| ~debug_clk                                         | core/reg_MEM_WB/RegWrite_WB_reg_4[0]   | rst_all                      |               19 |             32 |         1.68 |
| ~debug_clk                                         | core/reg_MEM_WB/RegWrite_WB_reg_2[0]   | rst_all                      |               14 |             32 |         2.29 |
| ~debug_clk                                         | core/reg_MEM_WB/RegWrite_WB_reg_7[0]   | rst_all                      |               14 |             32 |         2.29 |
| ~debug_clk                                         | core/reg_MEM_WB/RegWrite_WB_reg_24[0]  | rst_all                      |               12 |             32 |         2.67 |
| ~debug_clk                                         | core/reg_MEM_WB/RegWrite_WB_reg_10[0]  | rst_all                      |               14 |             32 |         2.29 |
| ~debug_clk                                         | core/reg_MEM_WB/RegWrite_WB_reg_14[0]  | rst_all                      |               19 |             32 |         1.68 |
| ~debug_clk                                         | core/reg_MEM_WB/RegWrite_WB_reg_17[0]  | rst_all                      |               16 |             32 |         2.00 |
| ~debug_clk                                         | core/reg_MEM_WB/RegWrite_WB_reg_20[0]  | rst_all                      |               18 |             32 |         1.78 |
| ~debug_clk                                         | core/reg_MEM_WB/RegWrite_WB_reg_13[0]  | rst_all                      |               20 |             32 |         1.60 |
| ~debug_clk                                         | core/reg_MEM_WB/RegWrite_WB_reg_26[0]  | rst_all                      |               16 |             32 |         2.00 |
| ~debug_clk                                         | core/reg_MEM_WB/RegWrite_WB_reg_9[0]   | rst_all                      |               17 |             32 |         1.88 |
| ~debug_clk                                         | core/reg_MEM_WB/RegWrite_WB_reg_16[0]  | rst_all                      |               13 |             32 |         2.46 |
| ~debug_clk                                         | core/reg_MEM_WB/RegWrite_WB_reg_29[0]  | rst_all                      |               22 |             32 |         1.45 |
| ~debug_clk                                         | core/reg_MEM_WB/RegWrite_WB_reg_18[0]  | rst_all                      |               15 |             32 |         2.13 |
| ~debug_clk                                         | core/reg_MEM_WB/RegWrite_WB_reg_19[0]  | rst_all                      |               11 |             32 |         2.91 |
| ~debug_clk                                         | core/reg_MEM_WB/RegWrite_WB_reg_23[0]  | rst_all                      |               14 |             32 |         2.29 |
| ~debug_clk                                         | core/reg_MEM_WB/RegWrite_WB_reg_11[0]  | rst_all                      |                9 |             32 |         3.56 |
| ~debug_clk                                         | core/reg_MEM_WB/RegWrite_WB_reg_3[0]   | rst_all                      |               16 |             32 |         2.00 |
| ~debug_clk                                         | core/reg_MEM_WB/RegWrite_WB_reg_8[0]   | rst_all                      |               10 |             32 |         3.20 |
| ~debug_clk                                         | core/reg_MEM_WB/RegWrite_WB_reg_5[0]   | rst_all                      |               21 |             32 |         1.52 |
| ~debug_clk                                         | core/reg_MEM_WB/RegWrite_WB_reg_6[0]   | rst_all                      |               24 |             32 |         1.33 |
| ~debug_clk                                         | core/reg_MEM_WB/RegWrite_WB_reg_28[0]  | rst_all                      |               19 |             32 |         1.68 |
| ~debug_clk                                         | core/reg_MEM_WB/RegWrite_WB_reg_15[0]  | rst_all                      |               17 |             32 |         1.88 |
| ~debug_clk                                         | core/reg_MEM_WB/RegWrite_WB_reg_12[0]  | rst_all                      |               13 |             32 |         2.46 |
| ~debug_clk                                         | core/reg_MEM_WB/RegWrite_WB_reg_30[0]  | rst_all                      |               25 |             32 |         1.28 |
| ~debug_clk                                         | core/reg_MEM_WB/RegWrite_WB_reg_1[0]   | rst_all                      |               15 |             32 |         2.13 |
| ~debug_clk                                         | core/reg_MEM_WB/RegWrite_WB_reg_0[0]   | rst_all                      |               17 |             32 |         1.88 |
|  debug_clk                                         | core/CMU/rd_WB[0]_i_2_0[0]             | core/CMU/rst_all_reg         |               18 |             34 |         1.89 |
|  debug_clk                                         | core/reg_IF_ID/IR_ID[31]_i_1_n_1       | rst_all                      |               16 |             35 |         2.19 |
|  led_clk_BUFG                                      |                                        |                              |               20 |             57 |         2.85 |
|  n_0_29474_BUFG                                    | core/CMU/cache_store                   |                              |               16 |             64 |         4.00 |
|  debug_clk                                         | core/CMU/rst_all_reg_1                 |                              |               37 |             87 |         2.35 |
|  debug_clk                                         | core/CMU/rst_all_reg_0[0]              |                              |               44 |            133 |         3.02 |
|  debug_clk                                         | core/CMU/rd_WB[0]_i_2_0[0]             | rst_all                      |               56 |            162 |         2.89 |
|  CMUn_1_21945_BUFG                                 |                                        |                              |               70 |            199 |         2.84 |
|  n_0_29474_BUFG                                    |                                        |                              |             5027 |           8359 |         1.66 |
+----------------------------------------------------+----------------------------------------+------------------------------+------------------+----------------+--------------+


