Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Dec 26 20:02:08 2018
| Host         : ZYQ-Mac-Win running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mb_demo_wrapper_timing_summary_routed.rpt -pb mb_demo_wrapper_timing_summary_routed.pb -rpx mb_demo_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : mb_demo_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2168 register/latch pins with no clock driven by root clock pin: OV7725_PCLK_0 (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_color_comparator/shift_clk_en_buf_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3342 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.994        0.000                      0                16037        0.021        0.000                      0                16029        3.000        0.000                       0                  6583  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                           Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                           ------------       ----------      --------------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK      {0.000 16.500}     33.000          30.303          
mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_1                                                                            {0.000 5.000}      10.000          100.000         
  clk_out2_clk_wiz_1                                                                            {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_1                                                                            {0.000 5.000}      10.000          100.000         
mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                         {0.000 16.666}     33.333          30.000          
mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                       {0.000 16.666}     33.333          30.000          
sys_clock                                                                                       {0.000 5.000}      10.000          100.000         
  clk_100M_mb_demo_clk_wiz_1_0                                                                  {0.000 5.000}      10.000          100.000         
  clkfbout_mb_demo_clk_wiz_1_0                                                                  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK           26.796        0.000                      0                  928        0.051        0.000                      0                  928       15.250        0.000                       0                   483  
mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1                                                                                  3.335        0.000                      0                 3749        0.021        0.000                      0                 3749        4.020        0.000                       0                  2264  
  clk_out2_clk_wiz_1                                                                                 32.919        0.000                      0                  839        0.025        0.000                      0                  839       19.020        0.000                       0                   258  
  clkfbout_clk_wiz_1                                                                                                                                                                                                                              7.845        0.000                       0                     3  
mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                              12.777        0.000                      0                  222        0.122        0.000                      0                  222       15.686        0.000                       0                   233  
mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                            11.202        0.000                      0                   47        0.556        0.000                      0                   47       16.166        0.000                       0                    40  
sys_clock                                                                                                                                                                                                                                         3.000        0.000                       0                     1  
  clk_100M_mb_demo_clk_wiz_1_0                                                                        1.994        0.000                      0                 8841        0.023        0.000                      0                 8841        3.750        0.000                       0                  3297  
  clkfbout_mb_demo_clk_wiz_1_0                                                                                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_1            clk_out1_clk_wiz_1                  2.615        0.000                      0                  927        0.198        0.000                      0                  927  
clk_100M_mb_demo_clk_wiz_1_0  clk_out1_clk_wiz_1                  2.351        0.000                      0                  946        0.329        0.000                      0                  946  
clk_out1_clk_wiz_1            clk_out2_clk_wiz_1                  4.429        0.000                      0                   12        0.115        0.000                      0                   12  
clk_100M_mb_demo_clk_wiz_1_0  clk_out2_clk_wiz_1                  2.638        0.000                      0                   12        1.643        0.000                      0                   12  
clk_out1_clk_wiz_1            clk_100M_mb_demo_clk_wiz_1_0        3.951        0.000                      0                   26        1.564        0.000                      0                   26  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_100M_mb_demo_clk_wiz_1_0                                                                clk_100M_mb_demo_clk_wiz_1_0                                                                      3.518        0.000                      0                   84        1.008        0.000                      0                   84  
**async_default**                                                                           clk_100M_mb_demo_clk_wiz_1_0                                                                clk_out1_clk_wiz_1                                                                                2.418        0.000                      0                 1015        0.332        0.000                      0                 1015  
**async_default**                                                                           clk_100M_mb_demo_clk_wiz_1_0                                                                clk_out2_clk_wiz_1                                                                                3.821        0.000                      0                   51        0.842        0.000                      0                   51  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.999        0.000                      0                  100        0.269        0.000                      0                  100  
**default**                                                                                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                                                   31.809        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.796ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.796ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.179ns  (logic 1.378ns (22.300%)  route 4.801ns (77.700%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.129ns = ( 36.129 - 33.000 ) 
    Source Clock Delay      (SCD):    3.513ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.869     1.869    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.548     3.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDRE (Prop_fdre_C_Q)         0.456     3.969 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          2.061     6.031    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X36Y23         LUT4 (Prop_lut4_I3_O)        0.124     6.155 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_7/O
                         net (fo=2, routed)           0.947     7.101    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[25]
    SLICE_X37Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.225 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7/O
                         net (fo=1, routed)           0.000     7.225    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.775 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.794     9.569    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X29Y22         LUT5 (Prop_lut5_I2_O)        0.124     9.693 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.693    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X29Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.605    34.605    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.696 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.433    36.129    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.363    36.492    
                         clock uncertainty           -0.035    36.457    
    SLICE_X29Y22         FDRE (Setup_fdre_C_D)        0.032    36.489    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.489    
                         arrival time                          -9.693    
  -------------------------------------------------------------------
                         slack                                 26.796    

Slack (MET) :             26.800ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.174ns  (logic 1.378ns (22.318%)  route 4.796ns (77.682%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.129ns = ( 36.129 - 33.000 ) 
    Source Clock Delay      (SCD):    3.513ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.869     1.869    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.548     3.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDRE (Prop_fdre_C_Q)         0.456     3.969 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          2.061     6.031    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X36Y23         LUT4 (Prop_lut4_I3_O)        0.124     6.155 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_7/O
                         net (fo=2, routed)           0.947     7.101    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[25]
    SLICE_X37Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.225 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7/O
                         net (fo=1, routed)           0.000     7.225    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.775 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.789     9.564    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X29Y22         LUT5 (Prop_lut5_I2_O)        0.124     9.688 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     9.688    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X29Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.605    34.605    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.696 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.433    36.129    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.363    36.492    
                         clock uncertainty           -0.035    36.457    
    SLICE_X29Y22         FDRE (Setup_fdre_C_D)        0.031    36.488    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.488    
                         arrival time                          -9.688    
  -------------------------------------------------------------------
                         slack                                 26.800    

Slack (MET) :             26.853ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.141ns  (logic 1.378ns (22.441%)  route 4.763ns (77.559%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.128ns = ( 36.128 - 33.000 ) 
    Source Clock Delay      (SCD):    3.513ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.869     1.869    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.548     3.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDRE (Prop_fdre_C_Q)         0.456     3.969 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          2.061     6.031    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X36Y23         LUT4 (Prop_lut4_I3_O)        0.124     6.155 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_7/O
                         net (fo=2, routed)           0.947     7.101    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[25]
    SLICE_X37Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.225 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7/O
                         net (fo=1, routed)           0.000     7.225    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.775 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.755     9.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I4_O)        0.124     9.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.654    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X29Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.605    34.605    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.696 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.432    36.128    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.385    36.513    
                         clock uncertainty           -0.035    36.478    
    SLICE_X29Y23         FDRE (Setup_fdre_C_D)        0.029    36.507    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.507    
                         arrival time                          -9.654    
  -------------------------------------------------------------------
                         slack                                 26.853    

Slack (MET) :             27.068ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.883ns  (logic 1.058ns (17.983%)  route 4.825ns (82.017%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.135ns = ( 36.135 - 33.000 ) 
    Source Clock Delay      (SCD):    3.528ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.869     1.869    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.563     3.528    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X35Y7          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDRE (Prop_fdre_C_Q)         0.456     3.984 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          2.267     6.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/out[0]
    SLICE_X14Y6          LUT5 (Prop_lut5_I2_O)        0.150     6.402 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/iTDO_i_6/O
                         net (fo=1, routed)           1.262     7.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/goreg_dm.dout_i_reg[0]
    SLICE_X32Y7          LUT6 (Prop_lut6_I0_O)        0.328     7.992 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTDO_i_4/O
                         net (fo=1, routed)           1.296     9.288    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTDO_i_4_n_0
    SLICE_X29Y17         LUT5 (Prop_lut5_I2_O)        0.124     9.412 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTDO_i_1/O
                         net (fo=1, routed)           0.000     9.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_next
    SLICE_X29Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.605    34.605    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.696 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.439    36.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X29Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
                         clock pessimism              0.349    36.484    
                         clock uncertainty           -0.035    36.449    
    SLICE_X29Y17         FDRE (Setup_fdre_C_D)        0.031    36.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg
  -------------------------------------------------------------------
                         required time                         36.480    
                         arrival time                          -9.412    
  -------------------------------------------------------------------
                         slack                                 27.068    

Slack (MET) :             27.114ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.748ns  (logic 0.828ns (14.406%)  route 4.920ns (85.594%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.143ns = ( 36.143 - 33.000 ) 
    Source Clock Delay      (SCD):    3.528ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.869     1.869    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.563     3.528    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X35Y7          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDRE (Prop_fdre_C_Q)         0.456     3.984 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          2.267     6.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/out[0]
    SLICE_X14Y6          LUT3 (Prop_lut3_I1_O)        0.124     6.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=9, routed)           1.450     7.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X28Y4          LUT6 (Prop_lut6_I1_O)        0.124     7.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_i_i_5/O
                         net (fo=1, routed)           0.667     8.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gpregsm1.curr_fwft_state_reg[1]
    SLICE_X28Y4          LUT4 (Prop_lut4_I3_O)        0.124     8.741 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.535     9.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1_reg[2]
    SLICE_X28Y3          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.605    34.605    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.696 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.447    36.143    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X28Y3          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.349    36.492    
                         clock uncertainty           -0.035    36.457    
    SLICE_X28Y3          FDPE (Setup_fdpe_C_D)       -0.067    36.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         36.390    
                         arrival time                          -9.276    
  -------------------------------------------------------------------
                         slack                                 27.114    

Slack (MET) :             27.201ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.773ns  (logic 1.378ns (23.868%)  route 4.395ns (76.132%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.129ns = ( 36.129 - 33.000 ) 
    Source Clock Delay      (SCD):    3.513ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.869     1.869    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.548     3.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDRE (Prop_fdre_C_Q)         0.456     3.969 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          2.061     6.031    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X36Y23         LUT4 (Prop_lut4_I3_O)        0.124     6.155 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_7/O
                         net (fo=2, routed)           0.947     7.101    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[25]
    SLICE_X37Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.225 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7/O
                         net (fo=1, routed)           0.000     7.225    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.775 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.388     9.163    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X29Y22         LUT5 (Prop_lut5_I2_O)        0.124     9.287 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     9.287    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X29Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.605    34.605    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.696 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.433    36.129    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.363    36.492    
                         clock uncertainty           -0.035    36.457    
    SLICE_X29Y22         FDRE (Setup_fdre_C_D)        0.031    36.488    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.488    
                         arrival time                          -9.287    
  -------------------------------------------------------------------
                         slack                                 27.201    

Slack (MET) :             27.203ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.769ns  (logic 1.378ns (23.884%)  route 4.391ns (76.116%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.129ns = ( 36.129 - 33.000 ) 
    Source Clock Delay      (SCD):    3.513ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.869     1.869    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.548     3.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDRE (Prop_fdre_C_Q)         0.456     3.969 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          2.061     6.031    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X36Y23         LUT4 (Prop_lut4_I3_O)        0.124     6.155 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_7/O
                         net (fo=2, routed)           0.947     7.101    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[25]
    SLICE_X37Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.225 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7/O
                         net (fo=1, routed)           0.000     7.225    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.775 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.384     9.159    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X29Y22         LUT5 (Prop_lut5_I2_O)        0.124     9.283 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.283    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X29Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.605    34.605    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.696 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.433    36.129    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.363    36.492    
                         clock uncertainty           -0.035    36.457    
    SLICE_X29Y22         FDRE (Setup_fdre_C_D)        0.029    36.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.486    
                         arrival time                          -9.283    
  -------------------------------------------------------------------
                         slack                                 27.203    

Slack (MET) :             27.231ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.774ns  (logic 1.378ns (23.867%)  route 4.396ns (76.133%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.127ns = ( 36.127 - 33.000 ) 
    Source Clock Delay      (SCD):    3.513ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.869     1.869    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.548     3.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDRE (Prop_fdre_C_Q)         0.456     3.969 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          2.061     6.031    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X36Y23         LUT4 (Prop_lut4_I3_O)        0.124     6.155 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_7/O
                         net (fo=2, routed)           0.947     7.101    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[25]
    SLICE_X37Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.225 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7/O
                         net (fo=1, routed)           0.000     7.225    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.775 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.388     9.163    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X30Y22         LUT5 (Prop_lut5_I3_O)        0.124     9.287 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.287    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X30Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.605    34.605    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.696 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.431    36.127    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.349    36.476    
                         clock uncertainty           -0.035    36.441    
    SLICE_X30Y22         FDRE (Setup_fdre_C_D)        0.077    36.518    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.518    
                         arrival time                          -9.287    
  -------------------------------------------------------------------
                         slack                                 27.231    

Slack (MET) :             27.238ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.771ns  (logic 1.378ns (23.880%)  route 4.393ns (76.120%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.127ns = ( 36.127 - 33.000 ) 
    Source Clock Delay      (SCD):    3.513ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.869     1.869    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.548     3.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDRE (Prop_fdre_C_Q)         0.456     3.969 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          2.061     6.031    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X36Y23         LUT4 (Prop_lut4_I3_O)        0.124     6.155 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_7/O
                         net (fo=2, routed)           0.947     7.101    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[25]
    SLICE_X37Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.225 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7/O
                         net (fo=1, routed)           0.000     7.225    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.775 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.385     9.160    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X30Y22         LUT6 (Prop_lut6_I4_O)        0.124     9.284 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.284    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X30Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.605    34.605    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.696 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.431    36.127    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.349    36.476    
                         clock uncertainty           -0.035    36.441    
    SLICE_X30Y22         FDRE (Setup_fdre_C_D)        0.081    36.522    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.522    
                         arrival time                          -9.284    
  -------------------------------------------------------------------
                         slack                                 27.238    

Slack (MET) :             27.295ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.552ns  (logic 0.828ns (14.912%)  route 4.724ns (85.088%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.143ns = ( 36.143 - 33.000 ) 
    Source Clock Delay      (SCD):    3.528ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.869     1.869    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.563     3.528    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X35Y7          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDRE (Prop_fdre_C_Q)         0.456     3.984 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          2.267     6.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/out[0]
    SLICE_X14Y6          LUT3 (Prop_lut3_I1_O)        0.124     6.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=9, routed)           1.450     7.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X28Y4          LUT6 (Prop_lut6_I1_O)        0.124     7.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_i_i_5/O
                         net (fo=1, routed)           0.667     8.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gpregsm1.curr_fwft_state_reg[1]
    SLICE_X28Y4          LUT4 (Prop_lut4_I3_O)        0.124     8.741 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.340     9.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1_reg[2]
    SLICE_X28Y3          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.605    34.605    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.696 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.447    36.143    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X28Y3          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.349    36.492    
                         clock uncertainty           -0.035    36.457    
    SLICE_X28Y3          FDPE (Setup_fdpe_C_D)       -0.081    36.376    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         36.376    
                         arrival time                          -9.081    
  -------------------------------------------------------------------
                         slack                                 27.295    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.128ns (24.792%)  route 0.388ns (75.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.719ns
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.741     0.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.767 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X32Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDCE (Prop_fdce_C_Q)         0.128     1.459 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.388     1.847    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X38Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.857     0.857    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X38Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.124     1.595    
    SLICE_X38Y2          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     1.796    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.128ns (24.792%)  route 0.388ns (75.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.719ns
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.741     0.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.767 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X32Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDCE (Prop_fdce_C_Q)         0.128     1.459 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.388     1.847    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X38Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.857     0.857    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X38Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.124     1.595    
    SLICE_X38Y2          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     1.796    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.128ns (24.792%)  route 0.388ns (75.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.719ns
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.741     0.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.767 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X32Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDCE (Prop_fdce_C_Q)         0.128     1.459 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.388     1.847    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X38Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.857     0.857    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X38Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.124     1.595    
    SLICE_X38Y2          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     1.796    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.128ns (24.792%)  route 0.388ns (75.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.719ns
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.741     0.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.767 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X32Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDCE (Prop_fdce_C_Q)         0.128     1.459 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.388     1.847    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X38Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.857     0.857    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X38Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.124     1.595    
    SLICE_X38Y2          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     1.796    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.128ns (24.792%)  route 0.388ns (75.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.719ns
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.741     0.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.767 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X32Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDCE (Prop_fdce_C_Q)         0.128     1.459 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.388     1.847    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X38Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.857     0.857    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X38Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.124     1.595    
    SLICE_X38Y2          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     1.796    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.128ns (24.792%)  route 0.388ns (75.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.719ns
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.741     0.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.767 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X32Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDCE (Prop_fdce_C_Q)         0.128     1.459 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.388     1.847    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X38Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.857     0.857    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X38Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.124     1.595    
    SLICE_X38Y2          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     1.796    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.128ns (24.792%)  route 0.388ns (75.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.719ns
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.741     0.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.767 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X32Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDCE (Prop_fdce_C_Q)         0.128     1.459 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.388     1.847    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X38Y2          RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.857     0.857    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X38Y2          RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
                         clock pessimism             -0.124     1.595    
    SLICE_X38Y2          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.201     1.796    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.128ns (24.792%)  route 0.388ns (75.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.719ns
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.741     0.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.767 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X32Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDCE (Prop_fdce_C_Q)         0.128     1.459 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.388     1.847    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X38Y2          RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.857     0.857    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X38Y2          RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
                         clock pessimism             -0.124     1.595    
    SLICE_X38Y2          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.201     1.796    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.741     0.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.767 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X37Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDCE (Prop_fdce_C_Q)         0.141     1.471 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.111     1.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X38Y4          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.857     0.857    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X38Y4          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.372     1.346    
    SLICE_X38Y4          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.493    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.225ns (45.985%)  route 0.264ns (54.015%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.741     0.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.767 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X36Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y1          FDCE (Prop_fdce_C_Q)         0.128     1.459 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=2, routed)           0.264     1.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/p_6_out[1]
    SLICE_X34Y1          LUT3 (Prop_lut3_I1_O)        0.097     1.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/_inferred__0/i___0/O
                         net (fo=1, routed)           0.000     1.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/_inferred__0/i___0_n_0
    SLICE_X34Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.857     0.857    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X34Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/C
                         clock pessimism             -0.124     1.594    
    SLICE_X34Y1          FDCE (Hold_fdce_C_D)         0.131     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y4  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X29Y17   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X29Y17   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X29Y15   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X29Y15   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X32Y12   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X31Y12   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X31Y12   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X32Y13   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X32Y13   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y3    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y3    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y3    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y3    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y3    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y3    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y3    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y3    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y4    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y4    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y3    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y3    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y3    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y3    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y3    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y3    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y3    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y3    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y3    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y3    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
  To Clock:  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        3.335ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.335ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_y/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_addr_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.539ns  (logic 3.075ns (47.026%)  route 3.464ns (52.974%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 11.438 - 10.000 ) 
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.599     1.599    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_y/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y20         RAMB18E1                                     r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_y/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.882     2.481 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_y/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=1, routed)           0.838     3.319    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_hist_rd_bits[1]
    SLICE_X8Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.976 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_y_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.976    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_y_i_31_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.093 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_y_i_30/CO[3]
                         net (fo=1, routed)           0.001     4.094    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_y_i_30_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.417 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_y_i_29/O[1]
                         net (fo=4, routed)           1.032     5.449    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_hist_wr_bits_temp[9]
    SLICE_X10Y50         LUT4 (Prop_lut4_I0_O)        0.306     5.755 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_num[11]_i_7/O
                         net (fo=1, routed)           0.000     5.755    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_num[11]_i_7_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     6.213 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_num_reg[11]_i_2/CO[1]
                         net (fo=24, routed)          1.594     7.806    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_num_reg[11]_i_2_n_2
    SLICE_X29Y52         LUT4 (Prop_lut4_I1_O)        0.332     8.138 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_addr[11]_i_1/O
                         net (fo=1, routed)           0.000     8.138    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_addr[11]_i_1_n_0
    SLICE_X29Y52         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.438    11.438    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X29Y52         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_addr_reg[11]/C
                         clock pessimism              0.078    11.516    
                         clock uncertainty           -0.075    11.441    
    SLICE_X29Y52         FDCE (Setup_fdce_C_D)        0.032    11.473    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         11.473    
                         arrival time                          -8.138    
  -------------------------------------------------------------------
                         slack                                  3.335    

Slack (MET) :             3.336ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_y/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_addr_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.537ns  (logic 3.075ns (47.040%)  route 3.462ns (52.959%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 11.438 - 10.000 ) 
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.599     1.599    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_y/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y20         RAMB18E1                                     r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_y/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.882     2.481 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_y/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=1, routed)           0.838     3.319    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_hist_rd_bits[1]
    SLICE_X8Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.976 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_y_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.976    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_y_i_31_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.093 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_y_i_30/CO[3]
                         net (fo=1, routed)           0.001     4.094    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_y_i_30_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.417 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_y_i_29/O[1]
                         net (fo=4, routed)           1.032     5.449    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_hist_wr_bits_temp[9]
    SLICE_X10Y50         LUT4 (Prop_lut4_I0_O)        0.306     5.755 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_num[11]_i_7/O
                         net (fo=1, routed)           0.000     5.755    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_num[11]_i_7_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     6.213 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_num_reg[11]_i_2/CO[1]
                         net (fo=24, routed)          1.592     7.804    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_num_reg[11]_i_2_n_2
    SLICE_X29Y52         LUT4 (Prop_lut4_I1_O)        0.332     8.136 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_addr[10]_i_1/O
                         net (fo=1, routed)           0.000     8.136    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_addr[10]_i_1_n_0
    SLICE_X29Y52         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.438    11.438    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X29Y52         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_addr_reg[10]/C
                         clock pessimism              0.078    11.516    
                         clock uncertainty           -0.075    11.441    
    SLICE_X29Y52         FDCE (Setup_fdce_C_D)        0.031    11.472    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         11.472    
                         arrival time                          -8.136    
  -------------------------------------------------------------------
                         slack                                  3.336    

Slack (MET) :             3.352ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_y/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_addr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.518ns  (logic 3.075ns (47.176%)  route 3.443ns (52.824%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 11.438 - 10.000 ) 
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.599     1.599    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_y/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y20         RAMB18E1                                     r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_y/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.882     2.481 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_y/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=1, routed)           0.838     3.319    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_hist_rd_bits[1]
    SLICE_X8Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.976 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_y_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.976    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_y_i_31_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.093 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_y_i_30/CO[3]
                         net (fo=1, routed)           0.001     4.094    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_y_i_30_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.417 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_y_i_29/O[1]
                         net (fo=4, routed)           1.032     5.449    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_hist_wr_bits_temp[9]
    SLICE_X10Y50         LUT4 (Prop_lut4_I0_O)        0.306     5.755 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_num[11]_i_7/O
                         net (fo=1, routed)           0.000     5.755    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_num[11]_i_7_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     6.213 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_num_reg[11]_i_2/CO[1]
                         net (fo=24, routed)          1.573     7.786    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_num_reg[11]_i_2_n_2
    SLICE_X29Y51         LUT4 (Prop_lut4_I1_O)        0.332     8.118 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_addr[1]_i_1/O
                         net (fo=1, routed)           0.000     8.118    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_addr[1]_i_1_n_0
    SLICE_X29Y51         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.438    11.438    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X29Y51         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_addr_reg[1]/C
                         clock pessimism              0.078    11.516    
                         clock uncertainty           -0.075    11.441    
    SLICE_X29Y51         FDCE (Setup_fdce_C_D)        0.029    11.470    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         11.470    
                         arrival time                          -8.118    
  -------------------------------------------------------------------
                         slack                                  3.352    

Slack (MET) :             3.505ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_y/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_addr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.298ns  (logic 3.075ns (48.826%)  route 3.223ns (51.174%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 11.448 - 10.000 ) 
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.599     1.599    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_y/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y20         RAMB18E1                                     r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_y/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.882     2.481 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_y/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=1, routed)           0.838     3.319    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_hist_rd_bits[1]
    SLICE_X8Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.976 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_y_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.976    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_y_i_31_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.093 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_y_i_30/CO[3]
                         net (fo=1, routed)           0.001     4.094    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_y_i_30_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.417 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_y_i_29/O[1]
                         net (fo=4, routed)           1.032     5.449    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_hist_wr_bits_temp[9]
    SLICE_X10Y50         LUT4 (Prop_lut4_I0_O)        0.306     5.755 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_num[11]_i_7/O
                         net (fo=1, routed)           0.000     5.755    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_num[11]_i_7_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     6.213 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_num_reg[11]_i_2/CO[1]
                         net (fo=24, routed)          1.353     7.565    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_num_reg[11]_i_2_n_2
    SLICE_X28Y48         LUT4 (Prop_lut4_I1_O)        0.332     7.897 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_addr[3]_i_1/O
                         net (fo=1, routed)           0.000     7.897    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_addr[3]_i_1_n_0
    SLICE_X28Y48         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.448    11.448    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X28Y48         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_addr_reg[3]/C
                         clock pessimism              0.000    11.448    
                         clock uncertainty           -0.075    11.373    
    SLICE_X28Y48         FDCE (Setup_fdce_C_D)        0.029    11.402    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         11.402    
                         arrival time                          -7.897    
  -------------------------------------------------------------------
                         slack                                  3.505    

Slack (MET) :             3.607ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/img_bit_delay1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_addr_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.214ns  (logic 2.822ns (45.410%)  route 3.392ns (54.590%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 11.437 - 10.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.569     1.569    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X12Y44         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/img_bit_delay1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDCE (Prop_fdce_C_Q)         0.478     2.047 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/img_bit_delay1_reg/Q
                         net (fo=2, routed)           0.938     2.985    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/img_bit_delay1
    SLICE_X8Y54          LUT2 (Prop_lut2_I1_O)        0.295     3.280 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_x_i_35/O
                         net (fo=1, routed)           0.000     3.280    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_x_i_35_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.793 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_x_i_34/CO[3]
                         net (fo=1, routed)           0.000     3.793    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_x_i_34_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.910 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_x_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.910    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_x_i_33_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.233 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_x_i_32/O[1]
                         net (fo=4, routed)           0.840     5.073    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_hist_wr_bits_temp[9]
    SLICE_X10Y56         LUT4 (Prop_lut4_I0_O)        0.306     5.379 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_num[11]_i_7/O
                         net (fo=1, routed)           0.000     5.379    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_num[11]_i_7_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     5.837 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_num_reg[11]_i_2/CO[1]
                         net (fo=24, routed)          1.614     7.452    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_num_reg[11]_i_2_n_2
    SLICE_X28Y53         LUT4 (Prop_lut4_I1_O)        0.332     7.784 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_addr[11]_i_1/O
                         net (fo=1, routed)           0.000     7.784    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/p_0_in1_in[11]
    SLICE_X28Y53         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.437    11.437    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X28Y53         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_addr_reg[11]/C
                         clock pessimism              0.000    11.437    
                         clock uncertainty           -0.075    11.362    
    SLICE_X28Y53         FDCE (Setup_fdce_C_D)        0.029    11.391    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         11.391    
                         arrival time                          -7.784    
  -------------------------------------------------------------------
                         slack                                  3.607    

Slack (MET) :             3.687ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/shift_clk_en_buf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cb_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[7].srl_sig_reg[127]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.617ns  (logic 0.456ns (8.119%)  route 5.161ns (91.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 11.453 - 10.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.565     1.565    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/clk_out1
    SLICE_X33Y46         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/shift_clk_en_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456     2.021 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/shift_clk_en_buf_reg[2]/Q
                         net (fo=593, routed)         5.161     7.182    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cb_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/ce
    SLICE_X50Y47         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cb_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[7].srl_sig_reg[127]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.453    11.453    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cb_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/clk
    SLICE_X50Y47         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cb_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[7].srl_sig_reg[127]_srl32/CLK
                         clock pessimism              0.008    11.461    
                         clock uncertainty           -0.075    11.386    
    SLICE_X50Y47         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    10.869    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cb_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[7].srl_sig_reg[127]_srl32
  -------------------------------------------------------------------
                         required time                         10.869    
                         arrival time                          -7.182    
  -------------------------------------------------------------------
                         slack                                  3.687    

Slack (MET) :             3.687ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/shift_clk_en_buf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cb_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[7].srl_sig_reg[31]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.617ns  (logic 0.456ns (8.119%)  route 5.161ns (91.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 11.453 - 10.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.565     1.565    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/clk_out1
    SLICE_X33Y46         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/shift_clk_en_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456     2.021 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/shift_clk_en_buf_reg[2]/Q
                         net (fo=593, routed)         5.161     7.182    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cb_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/ce
    SLICE_X50Y47         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cb_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[7].srl_sig_reg[31]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.453    11.453    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cb_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/clk
    SLICE_X50Y47         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cb_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[7].srl_sig_reg[31]_srl32/CLK
                         clock pessimism              0.008    11.461    
                         clock uncertainty           -0.075    11.386    
    SLICE_X50Y47         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    10.869    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cb_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[7].srl_sig_reg[31]_srl32
  -------------------------------------------------------------------
                         required time                         10.869    
                         arrival time                          -7.182    
  -------------------------------------------------------------------
                         slack                                  3.687    

Slack (MET) :             3.687ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/shift_clk_en_buf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cb_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[7].srl_sig_reg[63]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.617ns  (logic 0.456ns (8.119%)  route 5.161ns (91.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 11.453 - 10.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.565     1.565    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/clk_out1
    SLICE_X33Y46         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/shift_clk_en_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456     2.021 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/shift_clk_en_buf_reg[2]/Q
                         net (fo=593, routed)         5.161     7.182    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cb_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/ce
    SLICE_X50Y47         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cb_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[7].srl_sig_reg[63]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.453    11.453    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cb_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/clk
    SLICE_X50Y47         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cb_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[7].srl_sig_reg[63]_srl32/CLK
                         clock pessimism              0.008    11.461    
                         clock uncertainty           -0.075    11.386    
    SLICE_X50Y47         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    10.869    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cb_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[7].srl_sig_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         10.869    
                         arrival time                          -7.182    
  -------------------------------------------------------------------
                         slack                                  3.687    

Slack (MET) :             3.687ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/shift_clk_en_buf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cb_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[7].srl_sig_reg[95]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.617ns  (logic 0.456ns (8.119%)  route 5.161ns (91.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 11.453 - 10.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.565     1.565    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/clk_out1
    SLICE_X33Y46         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/shift_clk_en_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456     2.021 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/shift_clk_en_buf_reg[2]/Q
                         net (fo=593, routed)         5.161     7.182    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cb_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/ce
    SLICE_X50Y47         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cb_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[7].srl_sig_reg[95]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.453    11.453    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cb_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/clk
    SLICE_X50Y47         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cb_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[7].srl_sig_reg[95]_srl32/CLK
                         clock pessimism              0.008    11.461    
                         clock uncertainty           -0.075    11.386    
    SLICE_X50Y47         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    10.869    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cb_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[7].srl_sig_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         10.869    
                         arrival time                          -7.182    
  -------------------------------------------------------------------
                         slack                                  3.687    

Slack (MET) :             3.690ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_y/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_addr_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.183ns  (logic 3.075ns (49.736%)  route 3.108ns (50.264%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 11.438 - 10.000 ) 
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.599     1.599    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_y/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y20         RAMB18E1                                     r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_y/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.882     2.481 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_y/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=1, routed)           0.838     3.319    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_hist_rd_bits[1]
    SLICE_X8Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.976 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_y_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.976    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_y_i_31_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.093 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_y_i_30/CO[3]
                         net (fo=1, routed)           0.001     4.094    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_y_i_30_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.417 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_y_i_29/O[1]
                         net (fo=4, routed)           1.032     5.449    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_hist_wr_bits_temp[9]
    SLICE_X10Y50         LUT4 (Prop_lut4_I0_O)        0.306     5.755 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_num[11]_i_7/O
                         net (fo=1, routed)           0.000     5.755    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_num[11]_i_7_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     6.213 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_num_reg[11]_i_2/CO[1]
                         net (fo=24, routed)          1.237     7.450    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_num_reg[11]_i_2_n_2
    SLICE_X28Y50         LUT4 (Prop_lut4_I1_O)        0.332     7.782 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_addr[8]_i_1/O
                         net (fo=1, routed)           0.000     7.782    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_addr[8]_i_1_n_0
    SLICE_X28Y50         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.438    11.438    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X28Y50         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_addr_reg[8]/C
                         clock pessimism              0.078    11.516    
                         clock uncertainty           -0.075    11.441    
    SLICE_X28Y50         FDCE (Setup_fdce_C_D)        0.031    11.472    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         11.472    
                         arrival time                          -7.782    
  -------------------------------------------------------------------
                         slack                                  3.690    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/mean_value_expend_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/color_sample_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.663%)  route 0.214ns (60.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.562     0.562    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/clk_out1
    SLICE_X33Y42         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/mean_value_expend_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/mean_value_expend_reg[13]/Q
                         net (fo=1, routed)           0.214     0.917    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/mean_value_expend[13]
    SLICE_X37Y42         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/color_sample_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.831     0.831    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/clk_out1
    SLICE_X37Y42         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/color_sample_reg[11]/C
                         clock pessimism             -0.005     0.826    
    SLICE_X37Y42         FDCE (Hold_fdce_C_D)         0.070     0.896    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/color_sample_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/mean_value_expend_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/color_sample_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.307%)  route 0.218ns (60.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.562     0.562    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/clk_out1
    SLICE_X33Y41         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/mean_value_expend_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/mean_value_expend_reg[10]/Q
                         net (fo=1, routed)           0.218     0.920    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/mean_value_expend[10]
    SLICE_X37Y42         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/color_sample_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.831     0.831    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/clk_out1
    SLICE_X37Y42         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/color_sample_reg[8]/C
                         clock pessimism             -0.005     0.826    
    SLICE_X37Y42         FDCE (Hold_fdce_C_D)         0.070     0.896    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/color_sample_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/pixel_y_delay_4_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_hist_rd_addr_delay1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.148ns (48.229%)  route 0.159ns (51.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.567     0.567    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/clk_out1
    SLICE_X12Y49         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/pixel_y_delay_4_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDCE (Prop_fdce_C_Q)         0.148     0.715 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/pixel_y_delay_4_reg[7]/Q
                         net (fo=2, routed)           0.159     0.873    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/pixel_y_i[7]
    SLICE_X12Y50         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_hist_rd_addr_delay1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.834     0.834    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X12Y50         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_hist_rd_addr_delay1_reg[7]/C
                         clock pessimism              0.000     0.834    
    SLICE_X12Y50         FDCE (Hold_fdce_C_D)         0.010     0.844    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_hist_rd_addr_delay1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.845    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[7].srl_sig_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.255%)  route 0.198ns (54.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.562     0.562    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/clk
    SLICE_X38Y41         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[7].srl_sig_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[7].srl_sig_reg[60]/Q
                         net (fo=1, routed)           0.198     0.924    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/D[7]
    SLICE_X35Y41         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.830     0.830    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X35Y41         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[8]/C
                         clock pessimism             -0.005     0.825    
    SLICE_X35Y41         FDRE (Hold_fdre_C_D)         0.070     0.895    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.895    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/pixel_x_delay_4_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_hist_rd_addr_delay1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.514%)  route 0.196ns (54.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.567     0.567    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/clk_out1
    SLICE_X12Y49         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/pixel_x_delay_4_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDCE (Prop_fdce_C_Q)         0.164     0.731 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/pixel_x_delay_4_reg[4]/Q
                         net (fo=2, routed)           0.196     0.927    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/pixel_x_i[4]
    SLICE_X12Y54         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_hist_rd_addr_delay1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.833     0.833    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X12Y54         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_hist_rd_addr_delay1_reg[4]/C
                         clock pessimism              0.000     0.833    
    SLICE_X12Y54         FDCE (Hold_fdce_C_D)         0.059     0.892    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_hist_rd_addr_delay1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_addr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.463%)  route 0.235ns (62.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.565     0.565    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X15Y50         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDCE (Prop_fdce_C_Q)         0.141     0.706 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_addr_reg[6]/Q
                         net (fo=2, routed)           0.235     0.941    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_addr[6]
    SLICE_X28Y49         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.834     0.834    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X28Y49         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[6]/C
                         clock pessimism              0.000     0.834    
    SLICE_X28Y49         FDCE (Hold_fdce_C_D)         0.070     0.904    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/pixel_y_delay_4_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_hist_rd_addr_delay1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.604%)  route 0.187ns (59.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.567     0.567    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/clk_out1
    SLICE_X13Y49         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/pixel_y_delay_4_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.128     0.695 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/pixel_y_delay_4_reg[6]/Q
                         net (fo=2, routed)           0.187     0.882    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/pixel_y_i[6]
    SLICE_X12Y50         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_hist_rd_addr_delay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.834     0.834    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X12Y50         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_hist_rd_addr_delay1_reg[6]/C
                         clock pessimism              0.000     0.834    
    SLICE_X12Y50         FDCE (Hold_fdce_C_D)         0.009     0.843    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_hist_rd_addr_delay1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/max_middle_comparator/pixel_min_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/last_middle_comparator/pixel_med_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.376%)  route 0.224ns (54.624%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.553     0.553    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/max_middle_comparator/clk_out1
    SLICE_X35Y29         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/max_middle_comparator/pixel_min_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDCE (Prop_fdce_C_Q)         0.141     0.694 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/max_middle_comparator/pixel_min_reg[1]/Q
                         net (fo=5, routed)           0.224     0.918    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/last_middle_comparator/pixel_min_reg[7][1]
    SLICE_X37Y31         LUT6 (Prop_lut6_I5_O)        0.045     0.963 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/last_middle_comparator/pixel_med[1]_i_1/O
                         net (fo=1, routed)           0.000     0.963    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/last_middle_comparator/pixel_med[1]_i_1_n_0
    SLICE_X37Y31         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/last_middle_comparator/pixel_med_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.823     0.823    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/last_middle_comparator/clk_out1
    SLICE_X37Y31         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/last_middle_comparator/pixel_med_reg[1]/C
                         clock pessimism             -0.005     0.818    
    SLICE_X37Y31         FDCE (Hold_fdce_C_D)         0.091     0.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/last_middle_comparator/pixel_med_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_addr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.964%)  route 0.251ns (64.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.565     0.565    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X15Y50         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDCE (Prop_fdce_C_Q)         0.141     0.706 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_addr_reg[5]/Q
                         net (fo=2, routed)           0.251     0.957    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_addr[5]
    SLICE_X28Y49         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.834     0.834    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X28Y49         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[5]/C
                         clock pessimism              0.000     0.834    
    SLICE_X28Y49         FDCE (Hold_fdce_C_D)         0.066     0.900    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_addr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.399%)  route 0.257ns (64.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.565     0.565    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X15Y50         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDCE (Prop_fdce_C_Q)         0.141     0.706 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_addr_reg[7]/Q
                         net (fo=2, routed)           0.257     0.963    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_addr[7]
    SLICE_X28Y49         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.834     0.834    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X28Y49         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[7]/C
                         clock pessimism              0.000     0.834    
    SLICE_X28Y49         FDCE (Hold_fdce_C_D)         0.072     0.906    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y9      mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y10     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y11     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y12     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y11     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y13     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y12     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y17     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y6      mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y18     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y34     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[1].srl_sig_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y34     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[1].srl_sig_reg[59]_srl28/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y34     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[2].srl_sig_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y34     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[2].srl_sig_reg[59]_srl28/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y36     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[3].srl_sig_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y36     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[3].srl_sig_reg[59]_srl28/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y36     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[2].srl_sig_reg[127]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y36     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[2].srl_sig_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y36     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[2].srl_sig_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y36     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[2].srl_sig_reg[95]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X42Y44     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[7].srl_sig_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X42Y44     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[7].srl_sig_reg[59]_srl28/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X14Y38     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[6].srl_sig_reg[127]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X14Y38     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[6].srl_sig_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X14Y38     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[6].srl_sig_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X14Y38     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[6].srl_sig_reg[95]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X42Y45     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cb_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[127]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X42Y45     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cb_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X42Y45     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cb_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X42Y45     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cb_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[95]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out2_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       32.919ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.919ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.558ns  (logic 0.580ns (8.844%)  route 5.978ns (91.156%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 41.482 - 40.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.551     1.551    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X57Y25         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDRE (Prop_fdre_C_Q)         0.456     2.007 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=25, routed)          5.441     7.449    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X8Y31          LUT4 (Prop_lut4_I1_O)        0.124     7.573 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_131/O
                         net (fo=1, routed)           0.537     8.110    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_87
    RAMB36_X0Y7          RAMB36E1                                     r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.482    41.482    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.008    41.490    
                         clock uncertainty           -0.101    41.388    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    41.028    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.028    
                         arrival time                          -8.110    
  -------------------------------------------------------------------
                         slack                                 32.919    

Slack (MET) :             32.961ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.301ns  (logic 0.456ns (7.237%)  route 5.845ns (92.763%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 41.479 - 40.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.557     1.557    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X33Y33         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDCE (Prop_fdce_C_Q)         0.456     2.013 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[6]/Q
                         net (fo=40, routed)          5.845     7.858    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X2Y6          RAMB36E1                                     r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.479    41.479    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.008    41.487    
                         clock uncertainty           -0.101    41.385    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    40.819    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         40.819    
                         arrival time                          -7.858    
  -------------------------------------------------------------------
                         slack                                 32.961    

Slack (MET) :             32.966ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[10].srl_sig_reg[31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.058ns  (logic 1.158ns (16.407%)  route 5.900ns (83.593%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 41.441 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.554     1.554    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y27         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y27         FDRE (Prop_fdre_C_Q)         0.518     2.072 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=49, routed)          2.669     4.741    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X9Y23          LUT6 (Prop_lut6_I2_O)        0.124     4.865 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     4.865    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_7_n_0
    SLICE_X9Y23          MUXF7 (Prop_muxf7_I1_O)      0.217     5.082 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_3/O
                         net (fo=1, routed)           1.844     6.926    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_3_n_0
    SLICE_X49Y23         LUT5 (Prop_lut5_I4_O)        0.299     7.225 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=4, routed)           1.387     8.613    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/d[10]
    SLICE_X38Y12         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[10].srl_sig_reg[31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.441    41.441    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/clk
    SLICE_X38Y12         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[10].srl_sig_reg[31]_srl32/CLK
                         clock pessimism              0.080    41.521    
                         clock uncertainty           -0.101    41.420    
    SLICE_X38Y12         SRLC32E (Setup_srlc32e_CLK_D)
                                                      0.159    41.579    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[10].srl_sig_reg[31]_srl32
  -------------------------------------------------------------------
                         required time                         41.579    
                         arrival time                          -8.613    
  -------------------------------------------------------------------
                         slack                                 32.966    

Slack (MET) :             32.974ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.418ns  (logic 0.718ns (11.187%)  route 5.700ns (88.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.560     1.560    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X33Y36         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDCE (Prop_fdce_C_Q)         0.419     1.979 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[15]/Q
                         net (fo=45, routed)          4.961     6.941    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X48Y7          LUT5 (Prop_lut5_I2_O)        0.299     7.240 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_inferred__13/i_/O
                         net (fo=1, routed)           0.739     7.978    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X1Y0          RAMB36E1                                     r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.489    41.489    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y0          RAMB36E1                                     r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.008    41.497    
                         clock uncertainty           -0.101    41.395    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    40.952    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.952    
                         arrival time                          -7.978    
  -------------------------------------------------------------------
                         slack                                 32.974    

Slack (MET) :             33.082ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.389ns  (logic 0.580ns (9.079%)  route 5.809ns (90.921%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 41.476 - 40.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.551     1.551    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X57Y25         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDRE (Prop_fdre_C_Q)         0.456     2.007 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=25, routed)          5.240     7.248    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X8Y31          LUT4 (Prop_lut4_I1_O)        0.124     7.372 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_121/O
                         net (fo=1, routed)           0.568     7.940    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_82
    RAMB36_X0Y6          RAMB36E1                                     r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.476    41.476    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.008    41.484    
                         clock uncertainty           -0.101    41.382    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    41.022    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.022    
                         arrival time                          -7.940    
  -------------------------------------------------------------------
                         slack                                 33.082    

Slack (MET) :             33.213ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[13].srl_sig_reg[31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.737ns  (logic 1.153ns (17.115%)  route 5.584ns (82.885%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 41.438 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.554     1.554    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y27         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y27         FDRE (Prop_fdre_C_Q)         0.518     2.072 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=49, routed)          2.503     4.575    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X8Y19          LUT6 (Prop_lut6_I2_O)        0.124     4.699 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[13]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     4.699    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[13]_INST_0_i_7_n_0
    SLICE_X8Y19          MUXF7 (Prop_muxf7_I1_O)      0.214     4.913 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[13]_INST_0_i_3/O
                         net (fo=1, routed)           1.367     6.281    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[13]_INST_0_i_3_n_0
    SLICE_X48Y20         LUT5 (Prop_lut5_I4_O)        0.297     6.578 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[13]_INST_0/O
                         net (fo=4, routed)           1.713     8.291    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/d[13]
    SLICE_X34Y34         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[13].srl_sig_reg[31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.438    41.438    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y34         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[13].srl_sig_reg[31]_srl32/CLK
                         clock pessimism              0.008    41.446    
                         clock uncertainty           -0.101    41.345    
    SLICE_X34Y34         SRLC32E (Setup_srlc32e_CLK_D)
                                                      0.159    41.504    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[13].srl_sig_reg[31]_srl32
  -------------------------------------------------------------------
                         required time                         41.504    
                         arrival time                          -8.291    
  -------------------------------------------------------------------
                         slack                                 33.213    

Slack (MET) :             33.293ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[15].srl_sig_reg[31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.722ns  (logic 1.153ns (17.153%)  route 5.569ns (82.847%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 41.431 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.554     1.554    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y27         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y27         FDRE (Prop_fdre_C_Q)         0.518     2.072 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=49, routed)          2.707     4.780    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X8Y20          LUT6 (Prop_lut6_I2_O)        0.124     4.904 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     4.904    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_7_n_0
    SLICE_X8Y20          MUXF7 (Prop_muxf7_I1_O)      0.214     5.118 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_3/O
                         net (fo=1, routed)           1.844     6.961    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_3_n_0
    SLICE_X48Y20         LUT5 (Prop_lut5_I4_O)        0.297     7.258 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0/O
                         net (fo=4, routed)           1.018     8.276    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/d[15]
    SLICE_X38Y27         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[15].srl_sig_reg[31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.431    41.431    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/clk
    SLICE_X38Y27         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[15].srl_sig_reg[31]_srl32/CLK
                         clock pessimism              0.080    41.511    
                         clock uncertainty           -0.101    41.410    
    SLICE_X38Y27         SRLC32E (Setup_srlc32e_CLK_D)
                                                      0.159    41.569    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[15].srl_sig_reg[31]_srl32
  -------------------------------------------------------------------
                         required time                         41.569    
                         arrival time                          -8.276    
  -------------------------------------------------------------------
                         slack                                 33.293    

Slack (MET) :             33.305ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.963ns  (logic 0.456ns (7.647%)  route 5.507ns (92.353%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 41.485 - 40.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.557     1.557    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X33Y33         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDCE (Prop_fdce_C_Q)         0.456     2.013 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[6]/Q
                         net (fo=40, routed)          5.507     7.520    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X2Y7          RAMB36E1                                     r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.485    41.485    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.008    41.493    
                         clock uncertainty           -0.101    41.391    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    40.825    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         40.825    
                         arrival time                          -7.520    
  -------------------------------------------------------------------
                         slack                                 33.305    

Slack (MET) :             33.336ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[12].srl_sig_reg[31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.685ns  (logic 1.153ns (17.248%)  route 5.532ns (82.752%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 41.437 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.554     1.554    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y27         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y27         FDRE (Prop_fdre_C_Q)         0.518     2.072 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=49, routed)          2.465     4.537    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X8Y23          LUT6 (Prop_lut6_I2_O)        0.124     4.661 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[12]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     4.661    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[12]_INST_0_i_7_n_0
    SLICE_X8Y23          MUXF7 (Prop_muxf7_I1_O)      0.214     4.875 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[12]_INST_0_i_3/O
                         net (fo=1, routed)           1.474     6.349    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[12]_INST_0_i_3_n_0
    SLICE_X48Y23         LUT5 (Prop_lut5_I4_O)        0.297     6.646 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[12]_INST_0/O
                         net (fo=3, routed)           1.593     8.239    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/d[12]
    SLICE_X38Y32         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[12].srl_sig_reg[31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.437    41.437    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/clk
    SLICE_X38Y32         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[12].srl_sig_reg[31]_srl32/CLK
                         clock pessimism              0.080    41.517    
                         clock uncertainty           -0.101    41.416    
    SLICE_X38Y32         SRLC32E (Setup_srlc32e_CLK_D)
                                                      0.159    41.575    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[12].srl_sig_reg[31]_srl32
  -------------------------------------------------------------------
                         required time                         41.575    
                         arrival time                          -8.239    
  -------------------------------------------------------------------
                         slack                                 33.336    

Slack (MET) :             33.383ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[9].srl_sig_reg[31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.572ns  (logic 1.181ns (17.970%)  route 5.391ns (82.030%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.554     1.554    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y27         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y27         FDRE (Prop_fdre_C_Q)         0.518     2.072 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=49, routed)          2.517     4.589    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X8Y19          LUT6 (Prop_lut6_I2_O)        0.124     4.713 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.713    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_6_n_0
    SLICE_X8Y19          MUXF7 (Prop_muxf7_I0_O)      0.241     4.954 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_3/O
                         net (fo=1, routed)           1.506     6.460    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_3_n_0
    SLICE_X48Y20         LUT5 (Prop_lut5_I4_O)        0.298     6.758 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=4, routed)           1.368     8.126    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/d[9]
    SLICE_X30Y10         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[9].srl_sig_reg[31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.443    41.443    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/clk
    SLICE_X30Y10         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[9].srl_sig_reg[31]_srl32/CLK
                         clock pessimism              0.008    41.451    
                         clock uncertainty           -0.101    41.350    
    SLICE_X30Y10         SRLC32E (Setup_srlc32e_CLK_D)
                                                      0.159    41.509    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[9].srl_sig_reg[31]_srl32
  -------------------------------------------------------------------
                         required time                         41.509    
                         arrival time                          -8.126    
  -------------------------------------------------------------------
                         slack                                 33.383    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[10].srl_sig_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[10].srl_sig_reg[31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.457%)  route 0.241ns (59.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.553     0.553    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/clk
    SLICE_X38Y28         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[10].srl_sig_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.164     0.717 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[10].srl_sig_reg[128]/Q
                         net (fo=1, routed)           0.241     0.958    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/link[1][10]
    SLICE_X30Y31         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[10].srl_sig_reg[31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.823     0.823    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/clk
    SLICE_X30Y31         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[10].srl_sig_reg[31]_srl32/CLK
                         clock pessimism             -0.005     0.818    
    SLICE_X30Y31         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     0.933    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[10].srl_sig_reg[31]_srl32
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[13].srl_sig_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[13].srl_sig_reg[31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.164ns (50.831%)  route 0.159ns (49.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.558     0.558    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y34         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[13].srl_sig_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[13].srl_sig_reg[128]/Q
                         net (fo=1, routed)           0.159     0.880    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/link[0][13]
    SLICE_X30Y34         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[13].srl_sig_reg[31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.826     0.826    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/clk
    SLICE_X30Y34         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[13].srl_sig_reg[31]_srl32/CLK
                         clock pessimism             -0.234     0.592    
    SLICE_X30Y34         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.775    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[13].srl_sig_reg[31]_srl32
  -------------------------------------------------------------------
                         required time                         -0.775    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[4].srl_sig_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[4].srl_sig_reg[31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.164ns (53.531%)  route 0.142ns (46.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.553     0.553    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y29         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[4].srl_sig_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.164     0.717 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[4].srl_sig_reg[128]/Q
                         net (fo=1, routed)           0.142     0.859    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/link[0][4]
    SLICE_X34Y30         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[4].srl_sig_reg[31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.821     0.821    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y30         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[4].srl_sig_reg[31]_srl32/CLK
                         clock pessimism             -0.253     0.568    
    SLICE_X34Y30         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.751    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[4].srl_sig_reg[31]_srl32
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[14].srl_sig_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[14].srl_sig_reg[31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.450%)  route 0.161ns (49.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.558     0.558    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/clk
    SLICE_X42Y33         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[14].srl_sig_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[14].srl_sig_reg[128]/Q
                         net (fo=1, routed)           0.161     0.883    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/link[0][14]
    SLICE_X38Y33         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[14].srl_sig_reg[31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.825     0.825    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/clk
    SLICE_X38Y33         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[14].srl_sig_reg[31]_srl32/CLK
                         clock pessimism             -0.234     0.591    
    SLICE_X38Y33         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.774    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[14].srl_sig_reg[31]_srl32
  -------------------------------------------------------------------
                         required time                         -0.774    
                         arrival time                           0.883    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[9].srl_sig_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[9].srl_sig_reg[31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.715%)  route 0.166ns (50.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.561     0.561    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/clk
    SLICE_X30Y10         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[9].srl_sig_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y10         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[9].srl_sig_reg[128]/Q
                         net (fo=1, routed)           0.166     0.890    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/link[0][9]
    SLICE_X30Y11         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[9].srl_sig_reg[31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.830     0.830    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/clk
    SLICE_X30Y11         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[9].srl_sig_reg[31]_srl32/CLK
                         clock pessimism             -0.253     0.577    
    SLICE_X30Y11         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.760    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[9].srl_sig_reg[31]_srl32
  -------------------------------------------------------------------
                         required time                         -0.760    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[2].srl_sig_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[2].srl_sig_reg[31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.715%)  route 0.166ns (50.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.554     0.554    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/clk
    SLICE_X30Y29         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[2].srl_sig_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE (Prop_fdre_C_Q)         0.164     0.718 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[2].srl_sig_reg[128]/Q
                         net (fo=1, routed)           0.166     0.883    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/link[0][2]
    SLICE_X30Y30         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[2].srl_sig_reg[31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.822     0.822    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/clk
    SLICE_X30Y30         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[2].srl_sig_reg[31]_srl32/CLK
                         clock pessimism             -0.253     0.569    
    SLICE_X30Y30         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.752    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[2].srl_sig_reg[31]_srl32
  -------------------------------------------------------------------
                         required time                         -0.752    
                         arrival time                           0.883    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[12].srl_sig_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[12].srl_sig_reg[31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.106%)  route 0.118ns (41.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.557     0.557    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y33         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[12].srl_sig_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[12].srl_sig_reg[128]/Q
                         net (fo=1, routed)           0.118     0.839    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/link[1][12]
    SLICE_X30Y33         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[12].srl_sig_reg[31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.825     0.825    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/clk
    SLICE_X30Y33         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[12].srl_sig_reg[31]_srl32/CLK
                         clock pessimism             -0.234     0.591    
    SLICE_X30Y33         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     0.706    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[12].srl_sig_reg[31]_srl32
  -------------------------------------------------------------------
                         required time                         -0.706    
                         arrival time                           0.839    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[7].srl_sig_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[7].srl_sig_reg[31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.715%)  route 0.166ns (50.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.559     0.559    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/clk
    SLICE_X30Y15         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[7].srl_sig_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y15         FDRE (Prop_fdre_C_Q)         0.164     0.723 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[7].srl_sig_reg[128]/Q
                         net (fo=1, routed)           0.166     0.888    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/link[0][7]
    SLICE_X30Y16         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[7].srl_sig_reg[31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.825     0.825    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/clk
    SLICE_X30Y16         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[7].srl_sig_reg[31]_srl32/CLK
                         clock pessimism             -0.253     0.572    
    SLICE_X30Y16         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.755    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[7].srl_sig_reg[31]_srl32
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           0.888    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[3].srl_sig_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[3].srl_sig_reg[31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.086%)  route 0.170ns (50.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.550     0.550    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y26         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[3].srl_sig_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.164     0.714 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[3].srl_sig_reg[128]/Q
                         net (fo=1, routed)           0.170     0.884    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/link[0][3]
    SLICE_X34Y28         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[3].srl_sig_reg[31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.819     0.819    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y28         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[3].srl_sig_reg[31]_srl32/CLK
                         clock pessimism             -0.253     0.566    
    SLICE_X34Y28         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.749    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[3].srl_sig_reg[31]_srl32
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.186ns (36.935%)  route 0.318ns (63.065%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.562     0.562    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X32Y50         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDCE (Prop_fdce_C_Q)         0.141     0.703 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[9]/Q
                         net (fo=12, routed)          0.318     1.020    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_sync_reg_reg_0[9]
    SLICE_X32Y49         LUT6 (Prop_lut6_I5_O)        0.045     1.065 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_sync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.065    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/p_0_in
    SLICE_X32Y49         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.833     0.833    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X32Y49         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_sync_reg_reg/C
                         clock pessimism              0.000     0.833    
    SLICE_X32Y49         FDCE (Hold_fdce_C_D)         0.092     0.925    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y9      mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y10     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y11     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y12     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y11     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y13     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y12     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y17     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y6      mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y18     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X38Y28     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[10].srl_sig_reg[127]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X38Y28     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[10].srl_sig_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X38Y28     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[10].srl_sig_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X38Y28     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[10].srl_sig_reg[95]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X38Y33     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[14].srl_sig_reg[127]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X38Y33     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[14].srl_sig_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X38Y33     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[14].srl_sig_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X38Y33     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[14].srl_sig_reg[95]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X30Y28     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[15].srl_sig_reg[127]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X30Y28     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[15].srl_sig_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X30Y34     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[13].srl_sig_reg[127]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X30Y34     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[13].srl_sig_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X30Y34     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[13].srl_sig_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X30Y34     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[13].srl_sig_reg[95]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X42Y33     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[14].srl_sig_reg[127]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X42Y33     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[14].srl_sig_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X42Y33     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[14].srl_sig_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X42Y33     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[14].srl_sig_reg[95]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X30Y29     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[2].srl_sig_reg[127]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X30Y29     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[2].srl_sig_reg[31]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       12.777ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.777ns  (required time - arrival time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.551ns  (logic 0.733ns (20.645%)  route 2.818ns (79.355%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns = ( 36.373 - 33.333 ) 
    Source Clock Delay      (SCD):    3.400ns = ( 20.066 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.771    18.437    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.533 f  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.533    20.066    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X32Y75         FDRE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDRE (Prop_fdre_C_Q)         0.459    20.525 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.176    21.701    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X30Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.825 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.167    22.992    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X29Y80         LUT3 (Prop_lut3_I0_O)        0.150    23.142 r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.475    23.617    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X29Y80         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.523    34.856    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    34.947 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.426    36.373    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y80         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.331    36.704    
                         clock uncertainty           -0.035    36.669    
    SLICE_X29Y80         FDCE (Setup_fdce_C_D)       -0.275    36.394    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.394    
                         arrival time                         -23.617    
  -------------------------------------------------------------------
                         slack                                 12.777    

Slack (MET) :             13.344ns  (required time - arrival time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.290ns  (logic 0.707ns (21.492%)  route 2.583ns (78.508%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns = ( 36.373 - 33.333 ) 
    Source Clock Delay      (SCD):    3.400ns = ( 20.066 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.771    18.437    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.533 f  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.533    20.066    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X32Y75         FDRE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDRE (Prop_fdre_C_Q)         0.459    20.525 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.176    21.701    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X30Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.825 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.407    23.232    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X29Y80         LUT6 (Prop_lut6_I0_O)        0.124    23.356 r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    23.356    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X29Y80         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.523    34.856    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    34.947 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.426    36.373    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y80         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.331    36.704    
                         clock uncertainty           -0.035    36.669    
    SLICE_X29Y80         FDCE (Setup_fdce_C_D)        0.032    36.701    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.701    
                         arrival time                         -23.356    
  -------------------------------------------------------------------
                         slack                                 13.344    

Slack (MET) :             13.567ns  (required time - arrival time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.824ns  (logic 0.704ns (24.930%)  route 2.120ns (75.070%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.032ns = ( 19.698 - 16.667 ) 
    Source Clock Delay      (SCD):    3.401ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.771     1.771    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.867 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.534     3.401    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X29Y74         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDCE (Prop_fdce_C_Q)         0.456     3.857 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/Q
                         net (fo=4, routed)           1.331     5.188    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/tdi_shifter_reg[0][6]
    SLICE_X30Y75         LUT6 (Prop_lut6_I2_O)        0.124     5.312 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.466     5.778    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X30Y75         LUT5 (Prop_lut5_I0_O)        0.124     5.902 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.323     6.225    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X32Y75         FDRE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.523    18.189    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    18.280 f  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.418    19.698    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X32Y75         FDRE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.331    20.029    
                         clock uncertainty           -0.035    19.994    
    SLICE_X32Y75         FDRE (Setup_fdre_C_CE)      -0.202    19.792    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.792    
                         arrival time                          -6.225    
  -------------------------------------------------------------------
                         slack                                 13.567    

Slack (MET) :             13.657ns  (required time - arrival time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.975ns  (logic 0.707ns (23.767%)  route 2.268ns (76.233%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.041ns = ( 36.374 - 33.333 ) 
    Source Clock Delay      (SCD):    3.400ns = ( 20.066 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.771    18.437    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.533 f  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.533    20.066    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X32Y75         FDRE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDRE (Prop_fdre_C_Q)         0.459    20.525 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.176    21.701    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X30Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.825 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.092    22.917    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X29Y81         LUT2 (Prop_lut2_I0_O)        0.124    23.041 r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    23.041    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    SLICE_X29Y81         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.523    34.856    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    34.947 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.427    36.374    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y81         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.331    36.705    
                         clock uncertainty           -0.035    36.670    
    SLICE_X29Y81         FDCE (Setup_fdce_C_D)        0.029    36.699    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.699    
                         arrival time                         -23.041    
  -------------------------------------------------------------------
                         slack                                 13.657    

Slack (MET) :             13.657ns  (required time - arrival time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.977ns  (logic 0.707ns (23.751%)  route 2.270ns (76.249%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.041ns = ( 36.374 - 33.333 ) 
    Source Clock Delay      (SCD):    3.400ns = ( 20.066 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.771    18.437    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.533 f  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.533    20.066    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X32Y75         FDRE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDRE (Prop_fdre_C_Q)         0.459    20.525 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.176    21.701    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X30Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.825 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.094    22.919    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X29Y81         LUT6 (Prop_lut6_I0_O)        0.124    23.043 r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    23.043    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X29Y81         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.523    34.856    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    34.947 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.427    36.374    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y81         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.331    36.705    
                         clock uncertainty           -0.035    36.670    
    SLICE_X29Y81         FDCE (Setup_fdce_C_D)        0.031    36.701    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.701    
                         arrival time                         -23.043    
  -------------------------------------------------------------------
                         slack                                 13.657    

Slack (MET) :             13.665ns  (required time - arrival time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.969ns  (logic 0.707ns (23.816%)  route 2.262ns (76.184%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns = ( 36.373 - 33.333 ) 
    Source Clock Delay      (SCD):    3.400ns = ( 20.066 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.771    18.437    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.533 f  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.533    20.066    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X32Y75         FDRE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDRE (Prop_fdre_C_Q)         0.459    20.525 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.176    21.701    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X30Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.825 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.086    22.911    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X29Y80         LUT4 (Prop_lut4_I0_O)        0.124    23.035 r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    23.035    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X29Y80         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.523    34.856    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    34.947 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.426    36.373    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y80         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.331    36.704    
                         clock uncertainty           -0.035    36.669    
    SLICE_X29Y80         FDCE (Setup_fdce_C_D)        0.031    36.700    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.700    
                         arrival time                         -23.035    
  -------------------------------------------------------------------
                         slack                                 13.665    

Slack (MET) :             13.675ns  (required time - arrival time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.003ns  (logic 0.735ns (24.478%)  route 2.268ns (75.522%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.041ns = ( 36.374 - 33.333 ) 
    Source Clock Delay      (SCD):    3.400ns = ( 20.066 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.771    18.437    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.533 f  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.533    20.066    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X32Y75         FDRE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDRE (Prop_fdre_C_Q)         0.459    20.525 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.176    21.701    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X30Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.825 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.092    22.917    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X29Y81         LUT5 (Prop_lut5_I0_O)        0.152    23.069 r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    23.069    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X29Y81         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.523    34.856    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    34.947 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.427    36.374    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y81         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.331    36.705    
                         clock uncertainty           -0.035    36.670    
    SLICE_X29Y81         FDCE (Setup_fdce_C_D)        0.075    36.745    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.745    
                         arrival time                         -23.069    
  -------------------------------------------------------------------
                         slack                                 13.675    

Slack (MET) :             13.680ns  (required time - arrival time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.998ns  (logic 0.736ns (24.553%)  route 2.262ns (75.447%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns = ( 36.373 - 33.333 ) 
    Source Clock Delay      (SCD):    3.400ns = ( 20.066 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.771    18.437    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.533 f  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.533    20.066    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X32Y75         FDRE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDRE (Prop_fdre_C_Q)         0.459    20.525 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.176    21.701    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X30Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.825 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.086    22.911    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X29Y80         LUT5 (Prop_lut5_I0_O)        0.153    23.064 r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    23.064    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X29Y80         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.523    34.856    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    34.947 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.426    36.373    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y80         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.331    36.704    
                         clock uncertainty           -0.035    36.669    
    SLICE_X29Y80         FDCE (Setup_fdce_C_D)        0.075    36.744    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.744    
                         arrival time                         -23.064    
  -------------------------------------------------------------------
                         slack                                 13.680    

Slack (MET) :             13.894ns  (required time - arrival time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.740ns  (logic 0.707ns (25.806%)  route 2.033ns (74.194%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.041ns = ( 36.374 - 33.333 ) 
    Source Clock Delay      (SCD):    3.400ns = ( 20.066 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.771    18.437    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.533 f  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.533    20.066    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X32Y75         FDRE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDRE (Prop_fdre_C_Q)         0.459    20.525 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.176    21.701    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X30Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.825 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.857    22.682    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X29Y81         LUT4 (Prop_lut4_I0_O)        0.124    22.806 r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    22.806    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X29Y81         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.523    34.856    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    34.947 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.427    36.374    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y81         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.331    36.705    
                         clock uncertainty           -0.035    36.670    
    SLICE_X29Y81         FDCE (Setup_fdce_C_D)        0.031    36.701    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.701    
                         arrival time                         -22.806    
  -------------------------------------------------------------------
                         slack                                 13.894    

Slack (MET) :             14.178ns  (required time - arrival time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.447ns  (logic 0.707ns (28.891%)  route 1.740ns (71.109%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.034ns = ( 36.367 - 33.333 ) 
    Source Clock Delay      (SCD):    3.400ns = ( 20.066 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.771    18.437    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.533 f  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.533    20.066    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X32Y75         FDRE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDRE (Prop_fdre_C_Q)         0.459    20.525 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.014    21.539    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X31Y73         LUT6 (Prop_lut6_I4_O)        0.124    21.663 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.726    22.390    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_25_out__0
    SLICE_X33Y73         LUT6 (Prop_lut6_I1_O)        0.124    22.514 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    22.514    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X33Y73         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.523    34.856    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    34.947 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.420    36.367    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X33Y73         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.331    36.698    
                         clock uncertainty           -0.035    36.663    
    SLICE_X33Y73         FDCE (Setup_fdce_C_D)        0.029    36.692    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         36.692    
                         arrival time                         -22.514    
  -------------------------------------------------------------------
                         slack                                 14.178    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.673ns
    Source Clock Delay      (SCD):    1.291ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.701     0.701    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.727 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.564     1.291    mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X15Y54         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y54         FDCE (Prop_fdce_C_Q)         0.141     1.432 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.056     1.487    mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[26]
    SLICE_X15Y54         FDPE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.811     0.811    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.840 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.833     1.673    mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X15Y54         FDPE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -0.383     1.291    
    SLICE_X15Y54         FDPE (Hold_fdpe_C_D)         0.075     1.366    mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           1.487    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.673ns
    Source Clock Delay      (SCD):    1.291ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.701     0.701    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.727 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.564     1.291    mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X15Y54         FDPE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y54         FDPE (Prop_fdpe_C_Q)         0.141     1.432 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.116     1.548    mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[30]
    SLICE_X14Y54         SRL16E                                       r  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.811     0.811    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.840 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.833     1.673    mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X14Y54         SRL16E                                       r  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
                         clock pessimism             -0.370     1.304    
    SLICE_X14Y54         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.419    mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           1.548    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.661ns
    Source Clock Delay      (SCD):    1.281ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.701     0.701    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.727 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.554     1.281    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X51Y72         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDCE (Prop_fdce_C_Q)         0.141     1.422 r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/Q
                         net (fo=2, routed)           0.068     1.490    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[22]
    SLICE_X51Y72         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.811     0.811    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.840 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.821     1.661    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X51Y72         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/C
                         clock pessimism             -0.381     1.281    
    SLICE_X51Y72         FDCE (Hold_fdce_C_D)         0.075     1.356    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.356    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.673ns
    Source Clock Delay      (SCD):    1.291ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.701     0.701    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.727 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.564     1.291    mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X14Y55         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y55         FDCE (Prop_fdce_C_Q)         0.164     1.455 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/Q
                         net (fo=1, routed)           0.056     1.510    mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[10]
    SLICE_X14Y55         FDPE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.811     0.811    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.840 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.833     1.673    mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X14Y55         FDPE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                         clock pessimism             -0.383     1.291    
    SLICE_X14Y55         FDPE (Hold_fdpe_C_D)         0.060     1.351    mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           1.510    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.540%)  route 0.062ns (32.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.685ns
    Source Clock Delay      (SCD):    1.306ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.701     0.701    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.727 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.579     1.306    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X58Y75         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDCE (Prop_fdce_C_Q)         0.128     1.434 r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[6]/Q
                         net (fo=2, routed)           0.062     1.495    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[26]
    SLICE_X59Y75         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.811     0.811    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.840 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.845     1.685    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X59Y75         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/C
                         clock pessimism             -0.367     1.319    
    SLICE_X59Y75         FDCE (Hold_fdce_C_D)         0.013     1.332    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.332    
                         arrival time                           1.495    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.673ns
    Source Clock Delay      (SCD):    1.291ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.701     0.701    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.727 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.564     1.291    mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X15Y54         FDPE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y54         FDPE (Prop_fdpe_C_Q)         0.128     1.419 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.117     1.535    mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X14Y54         SRL16E                                       r  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.811     0.811    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.840 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.833     1.673    mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X14Y54         SRL16E                                       r  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.370     1.304    
    SLICE_X14Y54         SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     1.367    mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.535    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.946%)  route 0.120ns (46.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.659ns
    Source Clock Delay      (SCD):    1.281ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.701     0.701    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.727 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.554     1.281    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X51Y72         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDCE (Prop_fdce_C_Q)         0.141     1.422 r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[13]/Q
                         net (fo=2, routed)           0.120     1.542    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[19]
    SLICE_X50Y73         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.811     0.811    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.840 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.819     1.659    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X50Y73         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
                         clock pessimism             -0.368     1.292    
    SLICE_X50Y73         FDCE (Hold_fdce_C_D)         0.076     1.368    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.542    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.686ns
    Source Clock Delay      (SCD):    1.306ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.701     0.701    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.727 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.579     1.306    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X58Y75         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDCE (Prop_fdce_C_Q)         0.141     1.447 r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/Q
                         net (fo=1, routed)           0.121     1.568    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[31]
    SLICE_X58Y76         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.811     0.811    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.840 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.846     1.686    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X58Y76         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
                         clock pessimism             -0.367     1.320    
    SLICE_X58Y76         FDCE (Hold_fdce_C_D)         0.070     1.390    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.568    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.601%)  route 0.127ns (47.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.686ns
    Source Clock Delay      (SCD):    1.306ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.701     0.701    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.727 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.579     1.306    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X58Y75         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDCE (Prop_fdce_C_Q)         0.141     1.447 r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[21]/Q
                         net (fo=2, routed)           0.127     1.574    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[11]
    SLICE_X58Y76         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.811     0.811    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.840 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.846     1.686    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X58Y76         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/C
                         clock pessimism             -0.367     1.320    
    SLICE_X58Y76         FDCE (Hold_fdce_C_D)         0.070     1.390    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    1.281ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.701     0.701    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.727 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.554     1.281    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Dbg_Clk
    SLICE_X31Y81         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDCE (Prop_fdce_C_Q)         0.141     1.422 r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.116     1.538    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU_n_0
    SLICE_X30Y81         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.811     0.811    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.840 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.820     1.660    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X30Y81         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/C
                         clock pessimism             -0.367     1.294    
    SLICE_X30Y81         FDCE (Hold_fdce_C_D)         0.060     1.354    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y5  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X30Y81   mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X30Y81   mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X30Y81   mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[15]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X30Y81   mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[16]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X32Y79   mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[17]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X32Y79   mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[18]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X32Y79   mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[19]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X35Y85   mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X32Y79   mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[20]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y77   mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y77   mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y87   mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y79   mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y80   mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y80   mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y81   mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y86   mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y87   mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y72   mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X46Y77   mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.667      15.686     SLICE_X46Y77   mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.667      15.686     SLICE_X46Y79   mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.980         16.667      15.686     SLICE_X46Y79   mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.667      15.686     SLICE_X46Y83   mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.667      15.686     SLICE_X46Y86   mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.667      15.686     SLICE_X46Y87   mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X30Y72   mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X30Y72   mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X30Y72   mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       11.202ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.556ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.202ns  (required time - arrival time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.355ns  (logic 0.940ns (17.555%)  route 4.415ns (82.445%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.883ns = ( 36.216 - 33.333 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 19.643 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.977    19.643    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X28Y75         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDCE (Prop_fdce_C_Q)         0.340    19.983 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.831    21.814    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X30Y75         LUT3 (Prop_lut3_I1_O)        0.124    21.938 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           0.673    22.611    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X30Y77         LUT4 (Prop_lut4_I1_O)        0.148    22.759 f  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           1.258    24.018    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X32Y80         LUT5 (Prop_lut5_I0_O)        0.328    24.346 r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.652    24.998    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X31Y84         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.883    36.216    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X31Y84         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.318    36.534    
                         clock uncertainty           -0.035    36.498    
    SLICE_X31Y84         FDCE (Setup_fdce_C_CE)      -0.298    36.200    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.200    
                         arrival time                         -24.998    
  -------------------------------------------------------------------
                         slack                                 11.202    

Slack (MET) :             11.205ns  (required time - arrival time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.355ns  (logic 0.940ns (17.555%)  route 4.415ns (82.445%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.883ns = ( 36.216 - 33.333 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 19.643 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.977    19.643    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X28Y75         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDCE (Prop_fdce_C_Q)         0.340    19.983 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.831    21.814    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X30Y75         LUT3 (Prop_lut3_I1_O)        0.124    21.938 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           0.673    22.611    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X30Y77         LUT4 (Prop_lut4_I1_O)        0.148    22.759 f  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           1.258    24.018    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X32Y80         LUT5 (Prop_lut5_I0_O)        0.328    24.346 r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.652    24.998    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X30Y84         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.883    36.216    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X30Y84         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.318    36.534    
                         clock uncertainty           -0.035    36.498    
    SLICE_X30Y84         FDCE (Setup_fdce_C_CE)      -0.295    36.203    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.203    
                         arrival time                         -24.998    
  -------------------------------------------------------------------
                         slack                                 11.205    

Slack (MET) :             11.343ns  (required time - arrival time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.526ns  (logic 0.940ns (17.011%)  route 4.586ns (82.989%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.194ns = ( 36.527 - 33.333 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 19.643 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.977    19.643    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X28Y75         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDCE (Prop_fdce_C_Q)         0.340    19.983 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.831    21.814    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X30Y75         LUT3 (Prop_lut3_I1_O)        0.124    21.938 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           0.673    22.611    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X30Y77         LUT4 (Prop_lut4_I1_O)        0.148    22.759 f  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           1.258    24.018    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X32Y80         LUT5 (Prop_lut5_I0_O)        0.328    24.346 r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.823    25.169    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X33Y84         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.194    36.527    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X33Y84         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.318    36.845    
                         clock uncertainty           -0.035    36.810    
    SLICE_X33Y84         FDCE (Setup_fdce_C_CE)      -0.298    36.512    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.512    
                         arrival time                         -25.169    
  -------------------------------------------------------------------
                         slack                                 11.343    

Slack (MET) :             11.460ns  (required time - arrival time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.121ns  (logic 0.940ns (18.356%)  route 4.181ns (81.644%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.906ns = ( 36.239 - 33.333 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 19.643 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.977    19.643    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X28Y75         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDCE (Prop_fdce_C_Q)         0.340    19.983 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.831    21.814    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X30Y75         LUT3 (Prop_lut3_I1_O)        0.124    21.938 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           0.673    22.611    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X30Y77         LUT4 (Prop_lut4_I1_O)        0.148    22.759 f  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           1.258    24.018    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X32Y80         LUT5 (Prop_lut5_I0_O)        0.328    24.346 r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.418    24.764    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X33Y80         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.906    36.239    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X33Y80         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.318    36.557    
                         clock uncertainty           -0.035    36.522    
    SLICE_X33Y80         FDCE (Setup_fdce_C_CE)      -0.298    36.224    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.224    
                         arrival time                         -24.764    
  -------------------------------------------------------------------
                         slack                                 11.460    

Slack (MET) :             11.460ns  (required time - arrival time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.121ns  (logic 0.940ns (18.356%)  route 4.181ns (81.644%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.906ns = ( 36.239 - 33.333 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 19.643 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.977    19.643    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X28Y75         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDCE (Prop_fdce_C_Q)         0.340    19.983 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.831    21.814    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X30Y75         LUT3 (Prop_lut3_I1_O)        0.124    21.938 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           0.673    22.611    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X30Y77         LUT4 (Prop_lut4_I1_O)        0.148    22.759 f  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           1.258    24.018    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X32Y80         LUT5 (Prop_lut5_I0_O)        0.328    24.346 r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.418    24.764    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X33Y80         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.906    36.239    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X33Y80         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.318    36.557    
                         clock uncertainty           -0.035    36.522    
    SLICE_X33Y80         FDCE (Setup_fdce_C_CE)      -0.298    36.224    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.224    
                         arrival time                         -24.764    
  -------------------------------------------------------------------
                         slack                                 11.460    

Slack (MET) :             11.532ns  (required time - arrival time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.336ns  (logic 0.940ns (17.615%)  route 4.396ns (82.385%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.194ns = ( 36.527 - 33.333 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 19.643 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.977    19.643    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X28Y75         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDCE (Prop_fdce_C_Q)         0.340    19.983 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.831    21.814    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X30Y75         LUT3 (Prop_lut3_I1_O)        0.124    21.938 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           0.673    22.611    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X30Y77         LUT4 (Prop_lut4_I1_O)        0.148    22.759 f  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           1.258    24.018    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X32Y80         LUT5 (Prop_lut5_I0_O)        0.328    24.346 r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.634    24.980    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X32Y84         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.194    36.527    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X32Y84         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.318    36.845    
                         clock uncertainty           -0.035    36.810    
    SLICE_X32Y84         FDCE (Setup_fdce_C_CE)      -0.298    36.512    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.512    
                         arrival time                         -24.980    
  -------------------------------------------------------------------
                         slack                                 11.532    

Slack (MET) :             11.659ns  (required time - arrival time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.642ns  (logic 0.940ns (20.248%)  route 3.702ns (79.752%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.627ns = ( 35.960 - 33.333 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 19.643 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.977    19.643    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X28Y75         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDCE (Prop_fdce_C_Q)         0.340    19.983 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.831    21.814    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X30Y75         LUT3 (Prop_lut3_I1_O)        0.124    21.938 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           0.673    22.611    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X30Y77         LUT4 (Prop_lut4_I1_O)        0.148    22.759 f  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.727    23.487    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X31Y79         LUT5 (Prop_lut5_I4_O)        0.328    23.815 r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.471    24.286    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X31Y80         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.627    35.960    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X31Y80         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.318    36.278    
                         clock uncertainty           -0.035    36.242    
    SLICE_X31Y80         FDCE (Setup_fdce_C_CE)      -0.298    35.944    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         35.944    
                         arrival time                         -24.286    
  -------------------------------------------------------------------
                         slack                                 11.659    

Slack (MET) :             11.659ns  (required time - arrival time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.642ns  (logic 0.940ns (20.248%)  route 3.702ns (79.752%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.627ns = ( 35.960 - 33.333 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 19.643 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.977    19.643    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X28Y75         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDCE (Prop_fdce_C_Q)         0.340    19.983 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.831    21.814    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X30Y75         LUT3 (Prop_lut3_I1_O)        0.124    21.938 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           0.673    22.611    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X30Y77         LUT4 (Prop_lut4_I1_O)        0.148    22.759 f  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.727    23.487    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X31Y79         LUT5 (Prop_lut5_I4_O)        0.328    23.815 r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.471    24.286    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X31Y80         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.627    35.960    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X31Y80         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.318    36.278    
                         clock uncertainty           -0.035    36.242    
    SLICE_X31Y80         FDCE (Setup_fdce_C_CE)      -0.298    35.944    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         35.944    
                         arrival time                         -24.286    
  -------------------------------------------------------------------
                         slack                                 11.659    

Slack (MET) :             11.767ns  (required time - arrival time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.197ns  (logic 0.940ns (18.089%)  route 4.257ns (81.911%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.289ns = ( 36.622 - 33.333 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 19.643 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.977    19.643    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X28Y75         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDCE (Prop_fdce_C_Q)         0.340    19.983 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.831    21.814    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X30Y75         LUT3 (Prop_lut3_I1_O)        0.124    21.938 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           0.673    22.611    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X30Y77         LUT4 (Prop_lut4_I1_O)        0.148    22.759 f  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           1.258    24.018    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X32Y80         LUT5 (Prop_lut5_I0_O)        0.328    24.346 r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.494    24.840    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X32Y83         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.289    36.622    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X32Y83         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              0.318    36.940    
                         clock uncertainty           -0.035    36.904    
    SLICE_X32Y83         FDCE (Setup_fdce_C_CE)      -0.298    36.606    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         36.606    
                         arrival time                         -24.840    
  -------------------------------------------------------------------
                         slack                                 11.767    

Slack (MET) :             11.767ns  (required time - arrival time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.197ns  (logic 0.940ns (18.089%)  route 4.257ns (81.911%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.289ns = ( 36.622 - 33.333 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 19.643 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.977    19.643    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X28Y75         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDCE (Prop_fdce_C_Q)         0.340    19.983 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.831    21.814    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X30Y75         LUT3 (Prop_lut3_I1_O)        0.124    21.938 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           0.673    22.611    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X30Y77         LUT4 (Prop_lut4_I1_O)        0.148    22.759 f  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           1.258    24.018    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X32Y80         LUT5 (Prop_lut5_I0_O)        0.328    24.346 r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.494    24.840    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X32Y83         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.289    36.622    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X32Y83         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.318    36.940    
                         clock uncertainty           -0.035    36.904    
    SLICE_X32Y83         FDCE (Setup_fdce_C_CE)      -0.298    36.606    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.606    
                         arrival time                         -24.840    
  -------------------------------------------------------------------
                         slack                                 11.767    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.197ns (31.405%)  route 0.430ns (68.595%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.504ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.299     1.299    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y76         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDCE (Prop_fdce_C_Q)         0.099     1.398 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.430     1.828    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X31Y76         LUT3 (Prop_lut3_I2_O)        0.098     1.926 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.926    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X31Y76         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.504     1.504    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y76         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.205     1.299    
    SLICE_X31Y76         FDCE (Hold_fdce_C_D)         0.071     1.370    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.157ns (23.251%)  route 0.518ns (76.749%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.504ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.299     1.299    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y76         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDCE (Prop_fdce_C_Q)         0.112     1.411 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.518     1.929    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X31Y76         LUT3 (Prop_lut3_I2_O)        0.045     1.974 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.974    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X31Y76         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.504     1.504    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y76         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.205     1.299    
    SLICE_X31Y76         FDCE (Hold_fdce_C_D)         0.055     1.354    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.608ns  (logic 0.157ns (25.840%)  route 0.451ns (74.160%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 18.107 - 16.667 ) 
    Source Clock Delay      (SCD):    1.277ns = ( 17.944 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.146ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.277    17.944    mb_demo_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X15Y73         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y73         FDCE (Prop_fdce_C_Q)         0.112    18.056 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.325    18.381    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][3]
    SLICE_X29Y76         LUT5 (Prop_lut5_I3_O)        0.045    18.426 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.126    18.551    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X29Y76         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.441    18.107    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X29Y76         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.146    17.961    
    SLICE_X29Y76         FDCE (Hold_fdce_C_CE)       -0.075    17.886    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.886    
                         arrival time                          18.551    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.608ns  (logic 0.157ns (25.840%)  route 0.451ns (74.160%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 18.107 - 16.667 ) 
    Source Clock Delay      (SCD):    1.277ns = ( 17.944 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.146ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.277    17.944    mb_demo_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X15Y73         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y73         FDCE (Prop_fdce_C_Q)         0.112    18.056 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.325    18.381    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][3]
    SLICE_X29Y76         LUT5 (Prop_lut5_I3_O)        0.045    18.426 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.126    18.551    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X29Y76         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.441    18.107    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X29Y76         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.146    17.961    
    SLICE_X29Y76         FDCE (Hold_fdce_C_CE)       -0.075    17.886    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.886    
                         arrival time                          18.551    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.608ns  (logic 0.157ns (25.840%)  route 0.451ns (74.160%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 18.107 - 16.667 ) 
    Source Clock Delay      (SCD):    1.277ns = ( 17.944 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.146ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.277    17.944    mb_demo_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X15Y73         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y73         FDCE (Prop_fdce_C_Q)         0.112    18.056 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.325    18.381    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][3]
    SLICE_X29Y76         LUT5 (Prop_lut5_I3_O)        0.045    18.426 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.126    18.551    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X29Y76         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.441    18.107    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X29Y76         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.146    17.961    
    SLICE_X29Y76         FDCE (Hold_fdce_C_CE)       -0.075    17.886    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -17.886    
                         arrival time                          18.551    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.608ns  (logic 0.157ns (25.840%)  route 0.451ns (74.160%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 18.107 - 16.667 ) 
    Source Clock Delay      (SCD):    1.277ns = ( 17.944 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.146ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.277    17.944    mb_demo_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X15Y73         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y73         FDCE (Prop_fdce_C_Q)         0.112    18.056 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.325    18.381    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][3]
    SLICE_X29Y76         LUT5 (Prop_lut5_I3_O)        0.045    18.426 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.126    18.551    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X29Y76         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.441    18.107    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X29Y76         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.146    17.961    
    SLICE_X29Y76         FDCE (Hold_fdce_C_CE)       -0.075    17.886    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -17.886    
                         arrival time                          18.551    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.163ns (22.227%)  route 0.570ns (77.773%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    1.072ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.072     1.072    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y73         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDCE (Prop_fdce_C_Q)         0.118     1.190 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.570     1.761    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X30Y73         LUT3 (Prop_lut3_I2_O)        0.045     1.806 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.806    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X30Y73         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.247     1.247    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y73         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.175     1.072    
    SLICE_X30Y73         FDCE (Hold_fdce_C_D)         0.063     1.135    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.135    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.748ns  (logic 0.157ns (20.992%)  route 0.591ns (79.008%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.469ns = ( 18.135 - 16.667 ) 
    Source Clock Delay      (SCD):    1.268ns = ( 17.934 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.268    17.934    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X28Y75         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDCE (Prop_fdce_C_Q)         0.112    18.046 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.591    18.637    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X28Y75         LUT1 (Prop_lut1_I0_O)        0.045    18.682 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.000    18.682    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1
    SLICE_X28Y75         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.469    18.135    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X28Y75         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.201    17.934    
    SLICE_X28Y75         FDCE (Hold_fdce_C_D)         0.055    17.989    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -17.989    
                         arrival time                          18.682    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.838ns  (arrival time - required time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.691ns  (logic 0.157ns (22.725%)  route 0.534ns (77.275%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.357ns = ( 18.023 - 16.667 ) 
    Source Clock Delay      (SCD):    1.277ns = ( 17.944 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.154ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.277    17.944    mb_demo_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X15Y73         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y73         FDCE (Prop_fdce_C_Q)         0.112    18.056 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.325    18.381    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][3]
    SLICE_X29Y76         LUT5 (Prop_lut5_I3_O)        0.045    18.426 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.209    18.635    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X30Y75         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.357    18.023    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y75         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.154    17.869    
    SLICE_X30Y75         FDCE (Hold_fdce_C_CE)       -0.073    17.796    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.796    
                         arrival time                          18.635    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.838ns  (arrival time - required time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.691ns  (logic 0.157ns (22.725%)  route 0.534ns (77.275%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.357ns = ( 18.023 - 16.667 ) 
    Source Clock Delay      (SCD):    1.277ns = ( 17.944 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.154ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.277    17.944    mb_demo_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X15Y73         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y73         FDCE (Prop_fdce_C_Q)         0.112    18.056 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.325    18.381    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][3]
    SLICE_X29Y76         LUT5 (Prop_lut5_I3_O)        0.045    18.426 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.209    18.635    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X30Y75         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.357    18.023    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y75         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.154    17.869    
    SLICE_X30Y75         FDCE (Hold_fdce_C_CE)       -0.073    17.796    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.796    
                         arrival time                          18.635    
  -------------------------------------------------------------------
                         slack                                  0.838    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X33Y84  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X32Y84  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X31Y84  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X31Y76  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X30Y73  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X28Y75  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X30Y75  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X30Y75  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X29Y76  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X30Y75  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y83  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y83  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y83  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X33Y84  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X33Y84  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X32Y84  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X32Y84  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X31Y84  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X31Y84  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X31Y76  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X31Y76  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X29Y76  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X29Y76  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X29Y76  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X29Y76  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X31Y76  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X33Y84  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X32Y84  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X31Y84  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X31Y84  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_mb_demo_clk_wiz_1_0
  To Clock:  clk_100M_mb_demo_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        1.994ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.994ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_awaddr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.408ns  (logic 0.580ns (7.829%)  route 6.828ns (92.171%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.537    -0.975    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          2.527     2.008    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.124     2.132 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        4.301     6.433    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top_n_0
    SLICE_X55Y65         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_awaddr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.436     8.440    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X55Y65         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_awaddr_reg[2]/C
                         clock pessimism              0.491     8.931    
                         clock uncertainty           -0.074     8.856    
    SLICE_X55Y65         FDRE (Setup_fdre_C_R)       -0.429     8.427    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_awaddr_reg[2]
  -------------------------------------------------------------------
                         required time                          8.427    
                         arrival time                          -6.433    
  -------------------------------------------------------------------
                         slack                                  1.994    

Slack (MET) :             1.994ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_wready_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.408ns  (logic 0.580ns (7.829%)  route 6.828ns (92.171%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.537    -0.975    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          2.527     2.008    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.124     2.132 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        4.301     6.433    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top_n_0
    SLICE_X55Y65         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_wready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.436     8.440    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X55Y65         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_wready_reg/C
                         clock pessimism              0.491     8.931    
                         clock uncertainty           -0.074     8.856    
    SLICE_X55Y65         FDRE (Setup_fdre_C_R)       -0.429     8.427    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_wready_reg
  -------------------------------------------------------------------
                         required time                          8.427    
                         arrival time                          -6.433    
  -------------------------------------------------------------------
                         slack                                  1.994    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_araddr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.119ns  (logic 0.580ns (8.147%)  route 6.539ns (91.853%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.537    -0.975    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          2.527     2.008    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.124     2.132 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        4.012     6.145    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top_n_0
    SLICE_X53Y67         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_araddr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.434     8.438    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X53Y67         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_araddr_reg[2]/C
                         clock pessimism              0.491     8.929    
                         clock uncertainty           -0.074     8.854    
    SLICE_X53Y67         FDRE (Setup_fdre_C_R)       -0.429     8.425    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_araddr_reg[2]
  -------------------------------------------------------------------
                         required time                          8.425    
                         arrival time                          -6.145    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_araddr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.119ns  (logic 0.580ns (8.147%)  route 6.539ns (91.853%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.537    -0.975    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          2.527     2.008    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.124     2.132 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        4.012     6.145    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top_n_0
    SLICE_X53Y67         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_araddr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.434     8.438    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X53Y67         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_araddr_reg[3]/C
                         clock pessimism              0.491     8.929    
                         clock uncertainty           -0.074     8.854    
    SLICE_X53Y67         FDRE (Setup_fdre_C_R)       -0.429     8.425    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_araddr_reg[3]
  -------------------------------------------------------------------
                         required time                          8.425    
                         arrival time                          -6.145    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_arready_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.119ns  (logic 0.580ns (8.147%)  route 6.539ns (91.853%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.537    -0.975    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          2.527     2.008    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.124     2.132 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        4.012     6.145    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top_n_0
    SLICE_X53Y67         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_arready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.434     8.438    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X53Y67         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_arready_reg/C
                         clock pessimism              0.491     8.929    
                         clock uncertainty           -0.074     8.854    
    SLICE_X53Y67         FDRE (Setup_fdre_C_R)       -0.429     8.425    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_arready_reg
  -------------------------------------------------------------------
                         required time                          8.425    
                         arrival time                          -6.145    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.292ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/aw_en_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.017ns  (logic 0.580ns (8.266%)  route 6.437ns (91.734%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.537    -0.975    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          2.527     2.008    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.124     2.132 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        3.909     6.042    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top_n_0
    SLICE_X56Y65         FDSE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/aw_en_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.437     8.441    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X56Y65         FDSE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/aw_en_reg/C
                         clock pessimism              0.491     8.932    
                         clock uncertainty           -0.074     8.857    
    SLICE_X56Y65         FDSE (Setup_fdse_C_S)       -0.524     8.333    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/aw_en_reg
  -------------------------------------------------------------------
                         required time                          8.333    
                         arrival time                          -6.042    
  -------------------------------------------------------------------
                         slack                                  2.292    

Slack (MET) :             2.292ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_awaddr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.017ns  (logic 0.580ns (8.266%)  route 6.437ns (91.734%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.537    -0.975    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          2.527     2.008    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.124     2.132 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        3.909     6.042    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top_n_0
    SLICE_X56Y65         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_awaddr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.437     8.441    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X56Y65         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_awaddr_reg[3]/C
                         clock pessimism              0.491     8.932    
                         clock uncertainty           -0.074     8.857    
    SLICE_X56Y65         FDRE (Setup_fdre_C_R)       -0.524     8.333    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_awaddr_reg[3]
  -------------------------------------------------------------------
                         required time                          8.333    
                         arrival time                          -6.042    
  -------------------------------------------------------------------
                         slack                                  2.292    

Slack (MET) :             2.292ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_awready_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.017ns  (logic 0.580ns (8.266%)  route 6.437ns (91.734%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.537    -0.975    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          2.527     2.008    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.124     2.132 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        3.909     6.042    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top_n_0
    SLICE_X56Y65         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_awready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.437     8.441    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X56Y65         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_awready_reg/C
                         clock pessimism              0.491     8.932    
                         clock uncertainty           -0.074     8.857    
    SLICE_X56Y65         FDRE (Setup_fdre_C_R)       -0.524     8.333    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_awready_reg
  -------------------------------------------------------------------
                         required time                          8.333    
                         arrival time                          -6.042    
  -------------------------------------------------------------------
                         slack                                  2.292    

Slack (MET) :             2.292ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_bvalid_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.017ns  (logic 0.580ns (8.266%)  route 6.437ns (91.734%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.537    -0.975    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          2.527     2.008    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.124     2.132 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        3.909     6.042    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top_n_0
    SLICE_X56Y65         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_bvalid_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.437     8.441    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X56Y65         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_bvalid_reg/C
                         clock pessimism              0.491     8.932    
                         clock uncertainty           -0.074     8.857    
    SLICE_X56Y65         FDRE (Setup_fdre_C_R)       -0.524     8.333    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_bvalid_reg
  -------------------------------------------------------------------
                         required time                          8.333    
                         arrival time                          -6.042    
  -------------------------------------------------------------------
                         slack                                  2.292    

Slack (MET) :             2.420ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rvalid_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.981ns  (logic 0.580ns (8.308%)  route 6.401ns (91.692%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.537    -0.975    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          2.527     2.008    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.124     2.132 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        3.874     6.006    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top_n_0
    SLICE_X53Y66         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rvalid_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.435     8.439    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X53Y66         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rvalid_reg/C
                         clock pessimism              0.491     8.930    
                         clock uncertainty           -0.074     8.855    
    SLICE_X53Y66         FDRE (Setup_fdre_C_R)       -0.429     8.426    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rvalid_reg
  -------------------------------------------------------------------
                         required time                          8.426    
                         arrival time                          -6.006    
  -------------------------------------------------------------------
                         slack                                  2.420    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 mb_demo_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.GEN_INTERRUPT.gpio_data_in_xor_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.226ns (59.290%)  route 0.155ns (40.710%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.564    -0.617    mb_demo_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X39Y49         FDRE                                         r  mb_demo_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  mb_demo_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=2, routed)           0.155    -0.334    mb_demo_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/scndry_vect_out[10]
    SLICE_X39Y50         LUT2 (Prop_lut2_I1_O)        0.098    -0.236 r  mb_demo_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/Not_Dual.GEN_INTERRUPT.gpio_data_in_xor_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    mb_demo_i/axi_gpio_1/U0/gpio_core_1/gpio_data_in_xor[5]
    SLICE_X39Y50         FDRE                                         r  mb_demo_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.GEN_INTERRUPT.gpio_data_in_xor_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.830    -0.859    mb_demo_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y50         FDRE                                         r  mb_demo_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.GEN_INTERRUPT.gpio_data_in_xor_reg_reg[5]/C
                         clock pessimism              0.508    -0.350    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.091    -0.259    mb_demo_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.GEN_INTERRUPT.gpio_data_in_xor_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.wb_brki_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_brki_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.643%)  route 0.215ns (60.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.558    -0.623    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X36Y87         FDRE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.wb_brki_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.wb_brki_hit_reg/Q
                         net (fo=1, routed)           0.215    -0.268    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/wb_brki_hit
    SLICE_X32Y86         FDRE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_brki_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.824    -0.865    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X32Y86         FDRE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_brki_hit_reg/C
                         clock pessimism              0.503    -0.361    
    SLICE_X32Y86         FDRE (Hold_fdre_C_D)         0.070    -0.291    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_brki_hit_reg
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg2_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.226ns (59.842%)  route 0.152ns (40.158%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.556    -0.625    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X37Y66         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.497 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg2_reg[21]/Q
                         net (fo=1, routed)           0.152    -0.346    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg2[21]
    SLICE_X35Y65         LUT6 (Prop_lut6_I3_O)        0.098    -0.248 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/reg_data_out[21]
    SLICE_X35Y65         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.822    -0.867    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X35Y65         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[21]/C
                         clock pessimism              0.503    -0.363    
    SLICE_X35Y65         FDRE (Hold_fdre_C_D)         0.091    -0.272    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg0_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.226ns (59.661%)  route 0.153ns (40.339%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.556    -0.625    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X36Y66         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg0_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.497 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg0_reg[23]/Q
                         net (fo=1, routed)           0.153    -0.344    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg0_reg_n_0_[23]
    SLICE_X35Y65         LUT6 (Prop_lut6_I5_O)        0.098    -0.246 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/reg_data_out[23]
    SLICE_X35Y65         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.822    -0.867    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X35Y65         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[23]/C
                         clock pessimism              0.503    -0.363    
    SLICE_X35Y65         FDRE (Hold_fdre_C_D)         0.092    -0.271    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 mb_demo_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.GEN_INTERRUPT.GPIO_intr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/axi_gpio_1/U0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[0].GEN_POS_EDGE_DETECT.irpt_dly1_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.576%)  route 0.225ns (61.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.562    -0.619    mb_demo_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y51         FDRE                                         r  mb_demo_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.GEN_INTERRUPT.GPIO_intr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  mb_demo_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.GEN_INTERRUPT.GPIO_intr_reg/Q
                         net (fo=1, routed)           0.225    -0.254    mb_demo_i/axi_gpio_1/U0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/GPIO_intr
    SLICE_X37Y53         FDSE                                         r  mb_demo_i/axi_gpio_1/U0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[0].GEN_POS_EDGE_DETECT.irpt_dly1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.829    -0.860    mb_demo_i/axi_gpio_1/U0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/s_axi_aclk
    SLICE_X37Y53         FDSE                                         r  mb_demo_i/axi_gpio_1/U0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[0].GEN_POS_EDGE_DETECT.irpt_dly1_reg/C
                         clock pessimism              0.503    -0.356    
    SLICE_X37Y53         FDSE (Hold_fdse_C_D)         0.075    -0.281    mb_demo_i/axi_gpio_1/U0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[0].GEN_POS_EDGE_DETECT.irpt_dly1_reg
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 mb_demo_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
                            (rising edge-triggered cell SRL16E clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.071%)  route 0.115ns (44.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.593    -0.588    mb_demo_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X63Y53         FDRE                                         r  mb_demo_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  mb_demo_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/Q
                         net (fo=1, routed)           0.115    -0.332    mb_demo_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/data_i2c_i_reg[7][0]
    SLICE_X60Y53         SRL16E                                       r  mb_demo_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.861    -0.828    mb_demo_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/s_axi_aclk
    SLICE_X60Y53         SRL16E                                       r  mb_demo_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/CLK
                         clock pessimism              0.275    -0.553    
    SLICE_X60Y53         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.370    mb_demo_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.589%)  route 0.213ns (53.411%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.559    -0.622    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X35Y57         FDRE                                         r  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=2, routed)           0.213    -0.268    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/slv_reg0[3]
    SLICE_X37Y58         LUT6 (Prop_lut6_I0_O)        0.045    -0.223 r  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/reg_data_out[3]
    SLICE_X37Y58         FDRE                                         r  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.828    -0.861    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X37Y58         FDRE                                         r  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.503    -0.357    
    SLICE_X37Y58         FDRE (Hold_fdre_C_D)         0.091    -0.266    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/slv_reg3_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.389%)  route 0.223ns (51.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.560    -0.621    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X38Y57         FDRE                                         r  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/slv_reg3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/slv_reg3_reg[9]/Q
                         net (fo=1, routed)           0.223    -0.234    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/slv_reg3[9]
    SLICE_X34Y57         LUT6 (Prop_lut6_I5_O)        0.045    -0.189 r  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/reg_data_out[9]
    SLICE_X34Y57         FDRE                                         r  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.827    -0.862    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X34Y57         FDRE                                         r  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism              0.503    -0.358    
    SLICE_X34Y57         FDRE (Hold_fdre_C_D)         0.121    -0.237    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg3_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.226ns (55.289%)  route 0.183ns (44.711%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.557    -0.624    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X36Y65         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg3_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_fdre_C_Q)         0.128    -0.496 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg3_reg[22]/Q
                         net (fo=1, routed)           0.183    -0.314    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg3[22]
    SLICE_X35Y65         LUT6 (Prop_lut6_I0_O)        0.098    -0.216 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/reg_data_out[22]
    SLICE_X35Y65         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.822    -0.867    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X35Y65         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[22]/C
                         clock pessimism              0.503    -0.363    
    SLICE_X35Y65         FDRE (Hold_fdre_C_D)         0.092    -0.271    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 mb_demo_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.128ns (36.735%)  route 0.220ns (63.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.564    -0.617    mb_demo_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X39Y49         FDRE                                         r  mb_demo_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  mb_demo_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=2, routed)           0.220    -0.269    mb_demo_i/axi_gpio_1/U0/gpio_core_1/gpio_io_i_d2[5]
    SLICE_X38Y50         FDRE                                         r  mb_demo_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.830    -0.859    mb_demo_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y50         FDRE                                         r  mb_demo_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[5]/C
                         clock pessimism              0.508    -0.350    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.010    -0.340    mb_demo_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[5]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100M_mb_demo_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y15     mb_demo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y15     mb_demo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y13     mb_demo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y13     mb_demo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y17     mb_demo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y17     mb_demo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y16     mb_demo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y16     mb_demo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y16     mb_demo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y16     mb_demo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y78     mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y78     mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y78     mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y78     mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y78     mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y78     mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y78     mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y78     mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y75     mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y75     mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y77     mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y77     mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y77     mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y77     mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y77     mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y77     mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y77     mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y77     mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y78     mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y78     mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mb_demo_clk_wiz_1_0
  To Clock:  clkfbout_mb_demo_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mb_demo_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y7    mb_demo_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        2.615ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.615ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[0].srl_sig_reg[127]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.447ns  (logic 1.064ns (16.503%)  route 5.383ns (83.497%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 11.444 - 10.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.566     1.566    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X32Y47         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDCE (Prop_fdce_C_Q)         0.456     2.022 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]/Q
                         net (fo=10, routed)          0.921     2.943    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/Q[5]
    SLICE_X32Y46         LUT4 (Prop_lut4_I2_O)        0.152     3.095 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg[9]_i_4/O
                         net (fo=4, routed)           0.748     3.844    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg[9]_i_4_n_0
    SLICE_X31Y48         LUT5 (Prop_lut5_I4_O)        0.332     4.176 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[14]_i_2/O
                         net (fo=7, routed)           1.155     5.331    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/p_13_in
    SLICE_X29Y34         LUT4 (Prop_lut4_I3_O)        0.124     5.455 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/U1_shift_ram_i_1/O
                         net (fo=865, routed)         2.559     8.014    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/ce
    SLICE_X38Y8          SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[0].srl_sig_reg[127]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.444    11.444    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/clk
    SLICE_X38Y8          SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[0].srl_sig_reg[127]_srl32/CLK
                         clock pessimism             -0.084    11.360    
                         clock uncertainty           -0.215    11.146    
    SLICE_X38Y8          SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    10.629    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[0].srl_sig_reg[127]_srl32
  -------------------------------------------------------------------
                         required time                         10.629    
                         arrival time                          -8.014    
  -------------------------------------------------------------------
                         slack                                  2.615    

Slack (MET) :             2.615ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[0].srl_sig_reg[31]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.447ns  (logic 1.064ns (16.503%)  route 5.383ns (83.497%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 11.444 - 10.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.566     1.566    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X32Y47         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDCE (Prop_fdce_C_Q)         0.456     2.022 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]/Q
                         net (fo=10, routed)          0.921     2.943    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/Q[5]
    SLICE_X32Y46         LUT4 (Prop_lut4_I2_O)        0.152     3.095 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg[9]_i_4/O
                         net (fo=4, routed)           0.748     3.844    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg[9]_i_4_n_0
    SLICE_X31Y48         LUT5 (Prop_lut5_I4_O)        0.332     4.176 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[14]_i_2/O
                         net (fo=7, routed)           1.155     5.331    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/p_13_in
    SLICE_X29Y34         LUT4 (Prop_lut4_I3_O)        0.124     5.455 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/U1_shift_ram_i_1/O
                         net (fo=865, routed)         2.559     8.014    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/ce
    SLICE_X38Y8          SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[0].srl_sig_reg[31]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.444    11.444    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/clk
    SLICE_X38Y8          SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[0].srl_sig_reg[31]_srl32/CLK
                         clock pessimism             -0.084    11.360    
                         clock uncertainty           -0.215    11.146    
    SLICE_X38Y8          SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    10.629    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[0].srl_sig_reg[31]_srl32
  -------------------------------------------------------------------
                         required time                         10.629    
                         arrival time                          -8.014    
  -------------------------------------------------------------------
                         slack                                  2.615    

Slack (MET) :             2.615ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[0].srl_sig_reg[63]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.447ns  (logic 1.064ns (16.503%)  route 5.383ns (83.497%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 11.444 - 10.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.566     1.566    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X32Y47         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDCE (Prop_fdce_C_Q)         0.456     2.022 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]/Q
                         net (fo=10, routed)          0.921     2.943    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/Q[5]
    SLICE_X32Y46         LUT4 (Prop_lut4_I2_O)        0.152     3.095 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg[9]_i_4/O
                         net (fo=4, routed)           0.748     3.844    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg[9]_i_4_n_0
    SLICE_X31Y48         LUT5 (Prop_lut5_I4_O)        0.332     4.176 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[14]_i_2/O
                         net (fo=7, routed)           1.155     5.331    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/p_13_in
    SLICE_X29Y34         LUT4 (Prop_lut4_I3_O)        0.124     5.455 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/U1_shift_ram_i_1/O
                         net (fo=865, routed)         2.559     8.014    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/ce
    SLICE_X38Y8          SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[0].srl_sig_reg[63]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.444    11.444    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/clk
    SLICE_X38Y8          SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[0].srl_sig_reg[63]_srl32/CLK
                         clock pessimism             -0.084    11.360    
                         clock uncertainty           -0.215    11.146    
    SLICE_X38Y8          SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    10.629    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[0].srl_sig_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         10.629    
                         arrival time                          -8.014    
  -------------------------------------------------------------------
                         slack                                  2.615    

Slack (MET) :             2.615ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[0].srl_sig_reg[95]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.447ns  (logic 1.064ns (16.503%)  route 5.383ns (83.497%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 11.444 - 10.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.566     1.566    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X32Y47         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDCE (Prop_fdce_C_Q)         0.456     2.022 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]/Q
                         net (fo=10, routed)          0.921     2.943    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/Q[5]
    SLICE_X32Y46         LUT4 (Prop_lut4_I2_O)        0.152     3.095 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg[9]_i_4/O
                         net (fo=4, routed)           0.748     3.844    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg[9]_i_4_n_0
    SLICE_X31Y48         LUT5 (Prop_lut5_I4_O)        0.332     4.176 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[14]_i_2/O
                         net (fo=7, routed)           1.155     5.331    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/p_13_in
    SLICE_X29Y34         LUT4 (Prop_lut4_I3_O)        0.124     5.455 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/U1_shift_ram_i_1/O
                         net (fo=865, routed)         2.559     8.014    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/ce
    SLICE_X38Y8          SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[0].srl_sig_reg[95]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.444    11.444    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/clk
    SLICE_X38Y8          SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[0].srl_sig_reg[95]_srl32/CLK
                         clock pessimism             -0.084    11.360    
                         clock uncertainty           -0.215    11.146    
    SLICE_X38Y8          SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    10.629    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[0].srl_sig_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         10.629    
                         arrival time                          -8.014    
  -------------------------------------------------------------------
                         slack                                  2.615    

Slack (MET) :             2.671ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[1].srl_sig_reg[127]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.388ns  (logic 1.064ns (16.656%)  route 5.324ns (83.344%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 11.441 - 10.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.566     1.566    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X32Y47         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDCE (Prop_fdce_C_Q)         0.456     2.022 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]/Q
                         net (fo=10, routed)          0.921     2.943    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/Q[5]
    SLICE_X32Y46         LUT4 (Prop_lut4_I2_O)        0.152     3.095 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg[9]_i_4/O
                         net (fo=4, routed)           0.748     3.844    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg[9]_i_4_n_0
    SLICE_X31Y48         LUT5 (Prop_lut5_I4_O)        0.332     4.176 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[14]_i_2/O
                         net (fo=7, routed)           1.155     5.331    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/p_13_in
    SLICE_X29Y34         LUT4 (Prop_lut4_I3_O)        0.124     5.455 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/U1_shift_ram_i_1/O
                         net (fo=865, routed)         2.500     7.954    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/ce
    SLICE_X54Y30         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[1].srl_sig_reg[127]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.441    11.441    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/clk
    SLICE_X54Y30         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[1].srl_sig_reg[127]_srl32/CLK
                         clock pessimism             -0.084    11.357    
                         clock uncertainty           -0.215    11.143    
    SLICE_X54Y30         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    10.626    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[1].srl_sig_reg[127]_srl32
  -------------------------------------------------------------------
                         required time                         10.626    
                         arrival time                          -7.954    
  -------------------------------------------------------------------
                         slack                                  2.671    

Slack (MET) :             2.671ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[1].srl_sig_reg[31]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.388ns  (logic 1.064ns (16.656%)  route 5.324ns (83.344%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 11.441 - 10.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.566     1.566    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X32Y47         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDCE (Prop_fdce_C_Q)         0.456     2.022 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]/Q
                         net (fo=10, routed)          0.921     2.943    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/Q[5]
    SLICE_X32Y46         LUT4 (Prop_lut4_I2_O)        0.152     3.095 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg[9]_i_4/O
                         net (fo=4, routed)           0.748     3.844    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg[9]_i_4_n_0
    SLICE_X31Y48         LUT5 (Prop_lut5_I4_O)        0.332     4.176 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[14]_i_2/O
                         net (fo=7, routed)           1.155     5.331    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/p_13_in
    SLICE_X29Y34         LUT4 (Prop_lut4_I3_O)        0.124     5.455 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/U1_shift_ram_i_1/O
                         net (fo=865, routed)         2.500     7.954    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/ce
    SLICE_X54Y30         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[1].srl_sig_reg[31]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.441    11.441    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/clk
    SLICE_X54Y30         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[1].srl_sig_reg[31]_srl32/CLK
                         clock pessimism             -0.084    11.357    
                         clock uncertainty           -0.215    11.143    
    SLICE_X54Y30         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    10.626    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[1].srl_sig_reg[31]_srl32
  -------------------------------------------------------------------
                         required time                         10.626    
                         arrival time                          -7.954    
  -------------------------------------------------------------------
                         slack                                  2.671    

Slack (MET) :             2.671ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[1].srl_sig_reg[63]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.388ns  (logic 1.064ns (16.656%)  route 5.324ns (83.344%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 11.441 - 10.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.566     1.566    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X32Y47         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDCE (Prop_fdce_C_Q)         0.456     2.022 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]/Q
                         net (fo=10, routed)          0.921     2.943    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/Q[5]
    SLICE_X32Y46         LUT4 (Prop_lut4_I2_O)        0.152     3.095 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg[9]_i_4/O
                         net (fo=4, routed)           0.748     3.844    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg[9]_i_4_n_0
    SLICE_X31Y48         LUT5 (Prop_lut5_I4_O)        0.332     4.176 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[14]_i_2/O
                         net (fo=7, routed)           1.155     5.331    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/p_13_in
    SLICE_X29Y34         LUT4 (Prop_lut4_I3_O)        0.124     5.455 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/U1_shift_ram_i_1/O
                         net (fo=865, routed)         2.500     7.954    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/ce
    SLICE_X54Y30         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[1].srl_sig_reg[63]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.441    11.441    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/clk
    SLICE_X54Y30         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[1].srl_sig_reg[63]_srl32/CLK
                         clock pessimism             -0.084    11.357    
                         clock uncertainty           -0.215    11.143    
    SLICE_X54Y30         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    10.626    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[1].srl_sig_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         10.626    
                         arrival time                          -7.954    
  -------------------------------------------------------------------
                         slack                                  2.671    

Slack (MET) :             2.671ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[1].srl_sig_reg[95]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.388ns  (logic 1.064ns (16.656%)  route 5.324ns (83.344%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 11.441 - 10.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.566     1.566    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X32Y47         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDCE (Prop_fdce_C_Q)         0.456     2.022 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]/Q
                         net (fo=10, routed)          0.921     2.943    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/Q[5]
    SLICE_X32Y46         LUT4 (Prop_lut4_I2_O)        0.152     3.095 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg[9]_i_4/O
                         net (fo=4, routed)           0.748     3.844    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg[9]_i_4_n_0
    SLICE_X31Y48         LUT5 (Prop_lut5_I4_O)        0.332     4.176 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[14]_i_2/O
                         net (fo=7, routed)           1.155     5.331    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/p_13_in
    SLICE_X29Y34         LUT4 (Prop_lut4_I3_O)        0.124     5.455 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/U1_shift_ram_i_1/O
                         net (fo=865, routed)         2.500     7.954    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/ce
    SLICE_X54Y30         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[1].srl_sig_reg[95]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.441    11.441    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/clk
    SLICE_X54Y30         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[1].srl_sig_reg[95]_srl32/CLK
                         clock pessimism             -0.084    11.357    
                         clock uncertainty           -0.215    11.143    
    SLICE_X54Y30         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    10.626    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[1].srl_sig_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         10.626    
                         arrival time                          -7.954    
  -------------------------------------------------------------------
                         slack                                  2.671    

Slack (MET) :             2.673ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[0].srl_sig_reg[127]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.389ns  (logic 1.064ns (16.654%)  route 5.325ns (83.346%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 11.444 - 10.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.566     1.566    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X32Y47         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDCE (Prop_fdce_C_Q)         0.456     2.022 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]/Q
                         net (fo=10, routed)          0.921     2.943    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/Q[5]
    SLICE_X32Y46         LUT4 (Prop_lut4_I2_O)        0.152     3.095 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg[9]_i_4/O
                         net (fo=4, routed)           0.748     3.844    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg[9]_i_4_n_0
    SLICE_X31Y48         LUT5 (Prop_lut5_I4_O)        0.332     4.176 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[14]_i_2/O
                         net (fo=7, routed)           1.155     5.331    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/p_13_in
    SLICE_X29Y34         LUT4 (Prop_lut4_I3_O)        0.124     5.455 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/U1_shift_ram_i_1/O
                         net (fo=865, routed)         2.501     7.955    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/ce
    SLICE_X38Y7          SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[0].srl_sig_reg[127]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.444    11.444    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/clk
    SLICE_X38Y7          SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[0].srl_sig_reg[127]_srl32/CLK
                         clock pessimism             -0.084    11.360    
                         clock uncertainty           -0.215    11.146    
    SLICE_X38Y7          SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    10.629    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[0].srl_sig_reg[127]_srl32
  -------------------------------------------------------------------
                         required time                         10.629    
                         arrival time                          -7.955    
  -------------------------------------------------------------------
                         slack                                  2.673    

Slack (MET) :             2.673ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[0].srl_sig_reg[31]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.389ns  (logic 1.064ns (16.654%)  route 5.325ns (83.346%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 11.444 - 10.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.566     1.566    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X32Y47         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDCE (Prop_fdce_C_Q)         0.456     2.022 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]/Q
                         net (fo=10, routed)          0.921     2.943    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/Q[5]
    SLICE_X32Y46         LUT4 (Prop_lut4_I2_O)        0.152     3.095 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg[9]_i_4/O
                         net (fo=4, routed)           0.748     3.844    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg[9]_i_4_n_0
    SLICE_X31Y48         LUT5 (Prop_lut5_I4_O)        0.332     4.176 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[14]_i_2/O
                         net (fo=7, routed)           1.155     5.331    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/p_13_in
    SLICE_X29Y34         LUT4 (Prop_lut4_I3_O)        0.124     5.455 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/U1_shift_ram_i_1/O
                         net (fo=865, routed)         2.501     7.955    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/ce
    SLICE_X38Y7          SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[0].srl_sig_reg[31]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.444    11.444    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/clk
    SLICE_X38Y7          SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[0].srl_sig_reg[31]_srl32/CLK
                         clock pessimism             -0.084    11.360    
                         clock uncertainty           -0.215    11.146    
    SLICE_X38Y7          SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    10.629    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[0].srl_sig_reg[31]_srl32
  -------------------------------------------------------------------
                         required time                         10.629    
                         arrival time                          -7.955    
  -------------------------------------------------------------------
                         slack                                  2.673    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_y_delay_1_reg[7]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.141ns (15.466%)  route 0.771ns (84.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.564     0.564    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X32Y47         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDCE (Prop_fdce_C_Q)         0.141     0.705 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[7]/Q
                         net (fo=9, routed)           0.771     1.475    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_y[7]
    SLICE_X30Y46         SRL16E                                       r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_y_delay_1_reg[7]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.832     0.832    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/clk_out1
    SLICE_X30Y46         SRL16E                                       r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_y_delay_1_reg[7]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/CLK
                         clock pessimism              0.048     0.879    
                         clock uncertainty            0.215     1.094    
    SLICE_X30Y46         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.277    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_y_delay_1_reg[7]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/matrix_p33_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.206ns (27.575%)  route 0.541ns (72.425%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.555     0.555    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y25         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.164     0.719 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/Q
                         net (fo=16, routed)          0.319     1.038    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[4]
    SLICE_X55Y29         LUT3 (Prop_lut3_I1_O)        0.042     1.080 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=4, routed)           0.222     1.302    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/doutb[4]
    SLICE_X48Y30         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/matrix_p33_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.826     0.826    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/clk_out1
    SLICE_X48Y30         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/matrix_p33_reg[7]/C
                         clock pessimism              0.048     0.873    
                         clock uncertainty            0.215     1.088    
    SLICE_X48Y30         FDCE (Hold_fdce_C_D)         0.008     1.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/matrix_p33_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.234ns (27.962%)  route 0.603ns (72.038%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.564     0.564    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X33Y49         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDCE (Prop_fdce_C_Q)         0.141     0.705 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[8]/Q
                         net (fo=12, routed)          0.140     0.844    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_sync_reg_reg_0[8]
    SLICE_X31Y48         LUT5 (Prop_lut5_I2_O)        0.045     0.889 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[14]_i_2/O
                         net (fo=7, routed)           0.463     1.352    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/p_13_in
    SLICE_X29Y34         LUT3 (Prop_lut3_I1_O)        0.048     1.400 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.400    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/count[1]_i_1_n_0
    SLICE_X29Y34         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.827     0.827    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/clk_out1
    SLICE_X29Y34         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/count_reg[1]/C
                         clock pessimism              0.048     0.874    
                         clock uncertainty            0.215     1.089    
    SLICE_X29Y34         FDCE (Hold_fdce_C_D)         0.105     1.194    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.400    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_x_delay_1_reg[5]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.141ns (16.219%)  route 0.728ns (83.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.562     0.562    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X32Y50         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[5]/Q
                         net (fo=11, routed)          0.728     1.431    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_x[5]
    SLICE_X30Y49         SRL16E                                       r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_x_delay_1_reg[5]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.833     0.833    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/clk_out1
    SLICE_X30Y49         SRL16E                                       r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_x_delay_1_reg[5]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/CLK
                         clock pessimism              0.048     0.880    
                         clock uncertainty            0.215     1.095    
    SLICE_X30Y49         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.210    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_x_delay_1_reg[5]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.431    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_x_delay_1_reg[0]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.141ns (16.459%)  route 0.716ns (83.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.562     0.562    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X31Y50         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[0]/Q
                         net (fo=10, routed)          0.716     1.418    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_x[0]
    SLICE_X30Y49         SRL16E                                       r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_x_delay_1_reg[0]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.833     0.833    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/clk_out1
    SLICE_X30Y49         SRL16E                                       r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_x_delay_1_reg[0]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/CLK
                         clock pessimism              0.048     0.880    
                         clock uncertainty            0.215     1.095    
    SLICE_X30Y49         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.197    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_x_delay_1_reg[0]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_x_delay_1_reg[2]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.141ns (16.568%)  route 0.710ns (83.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.562     0.562    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X31Y50         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[2]/Q
                         net (fo=8, routed)           0.710     1.413    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_x[2]
    SLICE_X30Y49         SRL16E                                       r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_x_delay_1_reg[2]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.833     0.833    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/clk_out1
    SLICE_X30Y49         SRL16E                                       r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_x_delay_1_reg[2]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/CLK
                         clock pessimism              0.048     0.880    
                         clock uncertainty            0.215     1.095    
    SLICE_X30Y49         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.189    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_x_delay_1_reg[2]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           1.413    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_x_delay_1_reg[4]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.141ns (16.100%)  route 0.735ns (83.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.562     0.562    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X31Y50         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[4]/Q
                         net (fo=7, routed)           0.735     1.437    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_x[4]
    SLICE_X30Y49         SRL16E                                       r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_x_delay_1_reg[4]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.833     0.833    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/clk_out1
    SLICE_X30Y49         SRL16E                                       r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_x_delay_1_reg[4]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/CLK
                         clock pessimism              0.048     0.880    
                         clock uncertainty            0.215     1.095    
    SLICE_X30Y49         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.212    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_x_delay_1_reg[4]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.437    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_x_delay_1_reg[8]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.141ns (16.123%)  route 0.734ns (83.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.564     0.564    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X33Y49         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDCE (Prop_fdce_C_Q)         0.141     0.705 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[8]/Q
                         net (fo=12, routed)          0.734     1.438    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_x[8]
    SLICE_X30Y48         SRL16E                                       r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_x_delay_1_reg[8]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.833     0.833    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/clk_out1
    SLICE_X30Y48         SRL16E                                       r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_x_delay_1_reg[8]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/CLK
                         clock pessimism              0.048     0.880    
                         clock uncertainty            0.215     1.095    
    SLICE_X30Y48         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.197    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_x_delay_1_reg[8]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_y_delay_1_reg[4]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.141ns (15.856%)  route 0.748ns (84.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.564     0.564    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X33Y47         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDCE (Prop_fdce_C_Q)         0.141     0.705 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[4]/Q
                         net (fo=11, routed)          0.748     1.453    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_y[4]
    SLICE_X30Y46         SRL16E                                       r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_y_delay_1_reg[4]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.832     0.832    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/clk_out1
    SLICE_X30Y46         SRL16E                                       r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_y_delay_1_reg[4]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/CLK
                         clock pessimism              0.048     0.879    
                         clock uncertainty            0.215     1.094    
    SLICE_X30Y46         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.211    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_y_delay_1_reg[4]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.453    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_x_delay_1_reg[3]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.128ns (15.367%)  route 0.705ns (84.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.562     0.562    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X31Y50         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDCE (Prop_fdce_C_Q)         0.128     0.690 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[3]/Q
                         net (fo=7, routed)           0.705     1.395    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_x[3]
    SLICE_X30Y49         SRL16E                                       r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_x_delay_1_reg[3]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.833     0.833    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/clk_out1
    SLICE_X30Y49         SRL16E                                       r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_x_delay_1_reg[3]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/CLK
                         clock pessimism              0.048     0.880    
                         clock uncertainty            0.215     1.095    
    SLICE_X30Y49         SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     1.150    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_x_delay_1_reg[3]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.245    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_mb_demo_clk_wiz_1_0
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        2.351ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.329ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.351ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.421ns  (logic 0.580ns (6.157%)  route 8.841ns (93.843%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 11.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.537    -0.975    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          2.527     2.008    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.124     2.132 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        6.314     8.446    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X47Y17         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.440    11.440    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X47Y17         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[8]/C
                         clock pessimism              0.000    11.440    
                         clock uncertainty           -0.214    11.226    
    SLICE_X47Y17         FDRE (Setup_fdre_C_R)       -0.429    10.797    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[8]
  -------------------------------------------------------------------
                         required time                         10.797    
                         arrival time                          -8.446    
  -------------------------------------------------------------------
                         slack                                  2.351    

Slack (MET) :             2.371ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.400ns  (logic 0.580ns (6.170%)  route 8.820ns (93.830%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 11.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.537    -0.975    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          2.527     2.008    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.124     2.132 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        6.293     8.425    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X41Y17         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.439    11.439    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X41Y17         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]/C
                         clock pessimism              0.000    11.439    
                         clock uncertainty           -0.214    11.225    
    SLICE_X41Y17         FDRE (Setup_fdre_C_R)       -0.429    10.796    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                         10.796    
                         arrival time                          -8.425    
  -------------------------------------------------------------------
                         slack                                  2.371    

Slack (MET) :             2.371ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.400ns  (logic 0.580ns (6.170%)  route 8.820ns (93.830%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 11.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.537    -0.975    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          2.527     2.008    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.124     2.132 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        6.293     8.425    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X41Y17         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.439    11.439    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X41Y17         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[5]/C
                         clock pessimism              0.000    11.439    
                         clock uncertainty           -0.214    11.225    
    SLICE_X41Y17         FDRE (Setup_fdre_C_R)       -0.429    10.796    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                         10.796    
                         arrival time                          -8.425    
  -------------------------------------------------------------------
                         slack                                  2.371    

Slack (MET) :             2.406ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.362ns  (logic 0.580ns (6.196%)  route 8.782ns (93.804%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 11.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.537    -0.975    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          2.527     2.008    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.124     2.132 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        6.254     8.387    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X41Y20         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.436    11.436    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X41Y20         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/C
                         clock pessimism              0.000    11.436    
                         clock uncertainty           -0.214    11.222    
    SLICE_X41Y20         FDRE (Setup_fdre_C_R)       -0.429    10.793    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                         10.793    
                         arrival time                          -8.387    
  -------------------------------------------------------------------
                         slack                                  2.406    

Slack (MET) :             2.432ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.342ns  (logic 0.580ns (6.209%)  route 8.762ns (93.791%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 11.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.537    -0.975    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          2.527     2.008    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.124     2.132 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        6.235     8.367    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X57Y29         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.442    11.442    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X57Y29         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[7]/C
                         clock pessimism              0.000    11.442    
                         clock uncertainty           -0.214    11.228    
    SLICE_X57Y29         FDRE (Setup_fdre_C_R)       -0.429    10.799    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[7]
  -------------------------------------------------------------------
                         required time                         10.799    
                         arrival time                          -8.367    
  -------------------------------------------------------------------
                         slack                                  2.432    

Slack (MET) :             2.437ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.236ns  (logic 0.580ns (6.279%)  route 8.656ns (93.721%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 11.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.537    -0.975    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          2.527     2.008    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.124     2.132 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        6.129     8.262    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X50Y23         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.437    11.437    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X50Y23         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]/C
                         clock pessimism              0.000    11.437    
                         clock uncertainty           -0.214    11.223    
    SLICE_X50Y23         FDRE (Setup_fdre_C_R)       -0.524    10.699    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                         10.699    
                         arrival time                          -8.262    
  -------------------------------------------------------------------
                         slack                                  2.437    

Slack (MET) :             2.437ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.236ns  (logic 0.580ns (6.279%)  route 8.656ns (93.721%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 11.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.537    -0.975    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          2.527     2.008    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.124     2.132 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        6.129     8.262    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X50Y23         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.437    11.437    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X50Y23         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[5]/C
                         clock pessimism              0.000    11.437    
                         clock uncertainty           -0.214    11.223    
    SLICE_X50Y23         FDRE (Setup_fdre_C_R)       -0.524    10.699    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                         10.699    
                         arrival time                          -8.262    
  -------------------------------------------------------------------
                         slack                                  2.437    

Slack (MET) :             2.437ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.236ns  (logic 0.580ns (6.279%)  route 8.656ns (93.721%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 11.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.537    -0.975    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          2.527     2.008    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.124     2.132 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        6.129     8.262    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X50Y23         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.437    11.437    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X50Y23         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[6]/C
                         clock pessimism              0.000    11.437    
                         clock uncertainty           -0.214    11.223    
    SLICE_X50Y23         FDRE (Setup_fdre_C_R)       -0.524    10.699    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[6]
  -------------------------------------------------------------------
                         required time                         10.699    
                         arrival time                          -8.262    
  -------------------------------------------------------------------
                         slack                                  2.437    

Slack (MET) :             2.437ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.236ns  (logic 0.580ns (6.279%)  route 8.656ns (93.721%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 11.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.537    -0.975    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          2.527     2.008    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.124     2.132 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        6.129     8.262    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X50Y23         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.437    11.437    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X50Y23         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[7]/C
                         clock pessimism              0.000    11.437    
                         clock uncertainty           -0.214    11.223    
    SLICE_X50Y23         FDRE (Setup_fdre_C_R)       -0.524    10.699    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[7]
  -------------------------------------------------------------------
                         required time                         10.699    
                         arrival time                          -8.262    
  -------------------------------------------------------------------
                         slack                                  2.437    

Slack (MET) :             2.510ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.259ns  (logic 0.580ns (6.264%)  route 8.679ns (93.736%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 11.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.537    -0.975    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          2.527     2.008    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.124     2.132 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        6.152     8.284    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X41Y18         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.437    11.437    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X41Y18         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[2]/C
                         clock pessimism              0.000    11.437    
                         clock uncertainty           -0.214    11.223    
    SLICE_X41Y18         FDRE (Setup_fdre_C_R)       -0.429    10.794    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                         10.794    
                         arrival time                          -8.284    
  -------------------------------------------------------------------
                         slack                                  2.510    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/e_shift_RAM_3x3_1bit/matrix_p33_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.322ns (15.589%)  route 1.744ns (84.411%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        1.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.564    -0.617    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X36Y47         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg0_reg[4]/Q
                         net (fo=5, routed)           0.613     0.137    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_color_comparator/cb_color_cmp/Q[4]
    SLICE_X39Y44         LUT4 (Prop_lut4_I0_O)        0.042     0.179 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_color_comparator/cb_color_cmp/bit_data_carry_i_2__0/O
                         net (fo=1, routed)           0.000     0.179    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_color_comparator/cb_color_cmp/bit_data_carry_i_2__0_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     0.273 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_color_comparator/cb_color_cmp/bit_data_carry/CO[3]
                         net (fo=1, routed)           0.354     0.627    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_color_comparator/cr_color_cmp/CO[0]
    SLICE_X37Y44         LUT2 (Prop_lut2_I1_O)        0.045     0.672 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_color_comparator/cr_color_cmp/U1_shift_ram_1bit_i_1/O
                         net (fo=2, routed)           0.776     1.448    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/e_shift_RAM_3x3_1bit/I54
    SLICE_X28Y43         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/e_shift_RAM_3x3_1bit/matrix_p33_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.833     0.833    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/e_shift_RAM_3x3_1bit/clk_out1
    SLICE_X28Y43         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/e_shift_RAM_3x3_1bit/matrix_p33_reg/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.214     1.047    
    SLICE_X28Y43         FDCE (Hold_fdce_C_D)         0.072     1.119    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/e_shift_RAM_3x3_1bit/matrix_p33_reg
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.448    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/matrix_p11_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.186ns (7.936%)  route 2.158ns (92.064%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.551    -0.630    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          1.748     1.258    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/s_axi_aresetn
    SLICE_X29Y34         LUT4 (Prop_lut4_I2_O)        0.045     1.303 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/U1_shift_ram_i_1/O
                         net (fo=865, routed)         0.410     1.713    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/shift_clk_en
    SLICE_X32Y31         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/matrix_p11_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.823     0.823    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/clk_out1
    SLICE_X32Y31         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/matrix_p11_reg[1]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.214     1.037    
    SLICE_X32Y31         FDCE (Hold_fdce_C_CE)       -0.039     0.998    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/matrix_p11_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.998    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/matrix_p11_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.186ns (7.935%)  route 2.158ns (92.065%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.551    -0.630    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          1.748     1.258    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/s_axi_aresetn
    SLICE_X29Y34         LUT4 (Prop_lut4_I2_O)        0.045     1.303 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/U1_shift_ram_i_1/O
                         net (fo=865, routed)         0.410     1.714    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/shift_clk_en
    SLICE_X31Y28         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/matrix_p11_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.820     0.820    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/clk_out1
    SLICE_X31Y28         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/matrix_p11_reg[6]/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.214     1.034    
    SLICE_X31Y28         FDCE (Hold_fdce_C_CE)       -0.039     0.995    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/matrix_p11_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/matrix_p12_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.186ns (7.935%)  route 2.158ns (92.065%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.551    -0.630    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          1.748     1.258    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/s_axi_aresetn
    SLICE_X29Y34         LUT4 (Prop_lut4_I2_O)        0.045     1.303 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/U1_shift_ram_i_1/O
                         net (fo=865, routed)         0.410     1.714    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/shift_clk_en
    SLICE_X31Y28         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/matrix_p12_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.820     0.820    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/clk_out1
    SLICE_X31Y28         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/matrix_p12_reg[0]/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.214     1.034    
    SLICE_X31Y28         FDCE (Hold_fdce_C_CE)       -0.039     0.995    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/matrix_p12_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/matrix_p12_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.186ns (7.935%)  route 2.158ns (92.065%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.551    -0.630    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          1.748     1.258    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/s_axi_aresetn
    SLICE_X29Y34         LUT4 (Prop_lut4_I2_O)        0.045     1.303 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/U1_shift_ram_i_1/O
                         net (fo=865, routed)         0.410     1.714    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/shift_clk_en
    SLICE_X31Y28         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/matrix_p12_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.820     0.820    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/clk_out1
    SLICE_X31Y28         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/matrix_p12_reg[6]/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.214     1.034    
    SLICE_X31Y28         FDCE (Hold_fdce_C_CE)       -0.039     0.995    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/matrix_p12_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.776ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/matrix_p12_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.405ns  (logic 0.186ns (7.735%)  route 2.219ns (92.265%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.551    -0.630    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          1.748     1.258    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/s_axi_aresetn
    SLICE_X29Y34         LUT4 (Prop_lut4_I2_O)        0.045     1.303 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/U1_shift_ram_i_1/O
                         net (fo=865, routed)         0.471     1.774    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/shift_clk_en
    SLICE_X31Y31         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/matrix_p12_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.823     0.823    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/clk_out1
    SLICE_X31Y31         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/matrix_p12_reg[3]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.214     1.037    
    SLICE_X31Y31         FDCE (Hold_fdce_C_CE)       -0.039     0.998    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/matrix_p12_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.998    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.787ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/matrix_p11_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.417ns  (logic 0.186ns (7.697%)  route 2.231ns (92.303%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.551    -0.630    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          1.748     1.258    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/s_axi_aresetn
    SLICE_X29Y34         LUT4 (Prop_lut4_I2_O)        0.045     1.303 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/U1_shift_ram_i_1/O
                         net (fo=865, routed)         0.483     1.786    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/shift_clk_en
    SLICE_X28Y31         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/matrix_p11_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.824     0.824    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/clk_out1
    SLICE_X28Y31         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/matrix_p11_reg[0]/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.214     1.038    
    SLICE_X28Y31         FDCE (Hold_fdce_C_CE)       -0.039     0.999    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/matrix_p11_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.787ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/matrix_p11_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.417ns  (logic 0.186ns (7.697%)  route 2.231ns (92.303%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.551    -0.630    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          1.748     1.258    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/s_axi_aresetn
    SLICE_X29Y34         LUT4 (Prop_lut4_I2_O)        0.045     1.303 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/U1_shift_ram_i_1/O
                         net (fo=865, routed)         0.483     1.786    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/shift_clk_en
    SLICE_X28Y31         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/matrix_p11_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.824     0.824    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/clk_out1
    SLICE_X28Y31         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/matrix_p11_reg[2]/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.214     1.038    
    SLICE_X28Y31         FDCE (Hold_fdce_C_CE)       -0.039     0.999    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/matrix_p11_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.787ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/matrix_p11_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.417ns  (logic 0.186ns (7.697%)  route 2.231ns (92.303%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.551    -0.630    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          1.748     1.258    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/s_axi_aresetn
    SLICE_X29Y34         LUT4 (Prop_lut4_I2_O)        0.045     1.303 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/U1_shift_ram_i_1/O
                         net (fo=865, routed)         0.483     1.786    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/shift_clk_en
    SLICE_X28Y31         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/matrix_p11_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.824     0.824    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/clk_out1
    SLICE_X28Y31         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/matrix_p11_reg[3]/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.214     1.038    
    SLICE_X28Y31         FDCE (Hold_fdce_C_CE)       -0.039     0.999    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/matrix_p11_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.816ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/matrix_p13_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.441ns  (logic 0.186ns (7.620%)  route 2.255ns (92.380%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.551    -0.630    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          1.748     1.258    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/s_axi_aresetn
    SLICE_X29Y34         LUT4 (Prop_lut4_I2_O)        0.045     1.303 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/U1_shift_ram_i_1/O
                         net (fo=865, routed)         0.507     1.811    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/shift_clk_en
    SLICE_X28Y27         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/matrix_p13_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.820     0.820    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/clk_out1
    SLICE_X28Y27         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/matrix_p13_reg[7]/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.214     1.034    
    SLICE_X28Y27         FDCE (Hold_fdce_C_CE)       -0.039     0.995    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/matrix_p13_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.816    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out2_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        4.429ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.429ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@30.000ns)
  Data Path Delay:        5.186ns  (logic 1.596ns (30.777%)  route 3.590ns (69.223%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 41.437 - 40.000 ) 
    Source Clock Delay      (SCD):    1.555ns = ( 31.555 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    30.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.574    31.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    28.238 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    29.904    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    30.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.555    31.555    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X29Y50         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.456    32.011 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[2]/Q
                         net (fo=2, routed)           1.018    33.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/coord_y_o[2]
    SLICE_X32Y48         LUT6 (Prop_lut6_I0_O)        0.124    33.153 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/lin_en0_carry_i_4/O
                         net (fo=1, routed)           0.000    33.153    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/S[0]
    SLICE_X32Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.685 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/lin_en0_carry/CO[3]
                         net (fo=3, routed)           1.831    35.516    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CO[0]
    SLICE_X31Y36         LUT4 (Prop_lut4_I2_O)        0.152    35.668 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3/O
                         net (fo=8, routed)           0.740    36.409    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3_n_0
    SLICE_X31Y32         LUT3 (Prop_lut3_I2_O)        0.332    36.741 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    36.741    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/D[2]
    SLICE_X31Y32         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.437    41.437    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X31Y32         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[3]/C
                         clock pessimism             -0.084    41.353    
                         clock uncertainty           -0.215    41.139    
    SLICE_X31Y32         FDCE (Setup_fdce_C_D)        0.031    41.170    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         41.170    
                         arrival time                         -36.741    
  -------------------------------------------------------------------
                         slack                                  4.429    

Slack (MET) :             4.431ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@30.000ns)
  Data Path Delay:        5.182ns  (logic 1.596ns (30.800%)  route 3.586ns (69.200%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 41.437 - 40.000 ) 
    Source Clock Delay      (SCD):    1.555ns = ( 31.555 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    30.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.574    31.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    28.238 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    29.904    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    30.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.555    31.555    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X29Y50         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.456    32.011 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[2]/Q
                         net (fo=2, routed)           1.018    33.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/coord_y_o[2]
    SLICE_X32Y48         LUT6 (Prop_lut6_I0_O)        0.124    33.153 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/lin_en0_carry_i_4/O
                         net (fo=1, routed)           0.000    33.153    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/S[0]
    SLICE_X32Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.685 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/lin_en0_carry/CO[3]
                         net (fo=3, routed)           1.831    35.516    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CO[0]
    SLICE_X31Y36         LUT4 (Prop_lut4_I2_O)        0.152    35.668 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3/O
                         net (fo=8, routed)           0.736    36.405    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3_n_0
    SLICE_X31Y32         LUT3 (Prop_lut3_I2_O)        0.332    36.737 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_1/O
                         net (fo=1, routed)           0.000    36.737    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/D[11]
    SLICE_X31Y32         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.437    41.437    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X31Y32         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[15]/C
                         clock pessimism             -0.084    41.353    
                         clock uncertainty           -0.215    41.139    
    SLICE_X31Y32         FDCE (Setup_fdce_C_D)        0.029    41.168    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         41.168    
                         arrival time                         -36.737    
  -------------------------------------------------------------------
                         slack                                  4.431    

Slack (MET) :             4.478ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@30.000ns)
  Data Path Delay:        5.181ns  (logic 1.591ns (30.710%)  route 3.590ns (69.290%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 41.437 - 40.000 ) 
    Source Clock Delay      (SCD):    1.555ns = ( 31.555 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    30.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.574    31.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    28.238 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    29.904    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    30.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.555    31.555    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X29Y50         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.456    32.011 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[2]/Q
                         net (fo=2, routed)           1.018    33.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/coord_y_o[2]
    SLICE_X32Y48         LUT6 (Prop_lut6_I0_O)        0.124    33.153 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/lin_en0_carry_i_4/O
                         net (fo=1, routed)           0.000    33.153    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/S[0]
    SLICE_X32Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.685 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/lin_en0_carry/CO[3]
                         net (fo=3, routed)           1.831    35.516    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CO[0]
    SLICE_X31Y36         LUT4 (Prop_lut4_I2_O)        0.152    35.668 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3/O
                         net (fo=8, routed)           0.740    36.409    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3_n_0
    SLICE_X31Y32         LUT3 (Prop_lut3_I2_O)        0.327    36.736 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    36.736    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/D[6]
    SLICE_X31Y32         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.437    41.437    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X31Y32         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[9]/C
                         clock pessimism             -0.084    41.353    
                         clock uncertainty           -0.215    41.139    
    SLICE_X31Y32         FDCE (Setup_fdce_C_D)        0.075    41.214    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         41.214    
                         arrival time                         -36.736    
  -------------------------------------------------------------------
                         slack                                  4.478    

Slack (MET) :             4.483ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@30.000ns)
  Data Path Delay:        5.176ns  (logic 1.590ns (30.720%)  route 3.586ns (69.280%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 41.437 - 40.000 ) 
    Source Clock Delay      (SCD):    1.555ns = ( 31.555 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    30.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.574    31.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    28.238 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    29.904    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    30.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.555    31.555    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X29Y50         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.456    32.011 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[2]/Q
                         net (fo=2, routed)           1.018    33.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/coord_y_o[2]
    SLICE_X32Y48         LUT6 (Prop_lut6_I0_O)        0.124    33.153 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/lin_en0_carry_i_4/O
                         net (fo=1, routed)           0.000    33.153    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/S[0]
    SLICE_X32Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.685 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/lin_en0_carry/CO[3]
                         net (fo=3, routed)           1.831    35.516    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CO[0]
    SLICE_X31Y36         LUT4 (Prop_lut4_I2_O)        0.152    35.668 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3/O
                         net (fo=8, routed)           0.736    36.405    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3_n_0
    SLICE_X31Y32         LUT3 (Prop_lut3_I2_O)        0.326    36.731 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    36.731    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/D[1]
    SLICE_X31Y32         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.437    41.437    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X31Y32         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[2]/C
                         clock pessimism             -0.084    41.353    
                         clock uncertainty           -0.215    41.139    
    SLICE_X31Y32         FDCE (Setup_fdce_C_D)        0.075    41.214    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         41.214    
                         arrival time                         -36.731    
  -------------------------------------------------------------------
                         slack                                  4.483    

Slack (MET) :             4.585ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@30.000ns)
  Data Path Delay:        5.029ns  (logic 1.596ns (31.734%)  route 3.433ns (68.266%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 41.439 - 40.000 ) 
    Source Clock Delay      (SCD):    1.555ns = ( 31.555 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    30.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.574    31.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    28.238 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    29.904    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    30.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.555    31.555    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X29Y50         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.456    32.011 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[2]/Q
                         net (fo=2, routed)           1.018    33.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/coord_y_o[2]
    SLICE_X32Y48         LUT6 (Prop_lut6_I0_O)        0.124    33.153 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/lin_en0_carry_i_4/O
                         net (fo=1, routed)           0.000    33.153    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/S[0]
    SLICE_X32Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.685 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/lin_en0_carry/CO[3]
                         net (fo=3, routed)           1.831    35.516    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CO[0]
    SLICE_X31Y36         LUT4 (Prop_lut4_I2_O)        0.152    35.668 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3/O
                         net (fo=8, routed)           0.584    36.252    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3_n_0
    SLICE_X31Y34         LUT3 (Prop_lut3_I2_O)        0.332    36.584 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    36.584    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/D[3]
    SLICE_X31Y34         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.439    41.439    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X31Y34         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[4]/C
                         clock pessimism             -0.084    41.355    
                         clock uncertainty           -0.215    41.141    
    SLICE_X31Y34         FDCE (Setup_fdce_C_D)        0.029    41.170    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         41.170    
                         arrival time                         -36.584    
  -------------------------------------------------------------------
                         slack                                  4.585    

Slack (MET) :             4.594ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@30.000ns)
  Data Path Delay:        5.021ns  (logic 1.596ns (31.789%)  route 3.425ns (68.211%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 41.437 - 40.000 ) 
    Source Clock Delay      (SCD):    1.555ns = ( 31.555 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    30.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.574    31.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    28.238 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    29.904    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    30.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.555    31.555    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X29Y50         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.456    32.011 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[2]/Q
                         net (fo=2, routed)           1.018    33.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/coord_y_o[2]
    SLICE_X32Y48         LUT6 (Prop_lut6_I0_O)        0.124    33.153 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/lin_en0_carry_i_4/O
                         net (fo=1, routed)           0.000    33.153    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/S[0]
    SLICE_X32Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.685 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/lin_en0_carry/CO[3]
                         net (fo=3, routed)           1.831    35.516    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CO[0]
    SLICE_X31Y36         LUT4 (Prop_lut4_I2_O)        0.152    35.668 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3/O
                         net (fo=8, routed)           0.575    36.244    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3_n_0
    SLICE_X31Y32         LUT3 (Prop_lut3_I2_O)        0.332    36.576 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    36.576    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/D[4]
    SLICE_X31Y32         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.437    41.437    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X31Y32         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[7]/C
                         clock pessimism             -0.084    41.353    
                         clock uncertainty           -0.215    41.139    
    SLICE_X31Y32         FDCE (Setup_fdce_C_D)        0.031    41.170    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         41.170    
                         arrival time                         -36.576    
  -------------------------------------------------------------------
                         slack                                  4.594    

Slack (MET) :             4.608ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@30.000ns)
  Data Path Delay:        5.009ns  (logic 1.378ns (27.509%)  route 3.631ns (72.491%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 41.441 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns = ( 31.554 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    30.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.574    31.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    28.238 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    29.904    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    30.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.554    31.554    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X29Y53         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53         FDCE (Prop_fdce_C_Q)         0.456    32.010 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[4]/Q
                         net (fo=2, routed)           1.000    33.010    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/coord_x_o[4]
    SLICE_X31Y53         LUT6 (Prop_lut6_I2_O)        0.124    33.134 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/i__carry_i_3/O
                         net (fo=1, routed)           0.000    33.134    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/coord_x_reg[9][1]
    SLICE_X31Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.684 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/lin_en0_inferred__0/i__carry/CO[3]
                         net (fo=3, routed)           1.946    35.630    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/coord_x_reg[9][0]
    SLICE_X32Y37         LUT6 (Prop_lut6_I1_O)        0.124    35.754 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[13]_i_2/O
                         net (fo=3, routed)           0.685    36.439    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[13]_i_2_n_0
    SLICE_X32Y37         LUT3 (Prop_lut3_I0_O)        0.124    36.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    36.563    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/D[9]
    SLICE_X32Y37         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.441    41.441    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X32Y37         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[13]/C
                         clock pessimism             -0.084    41.357    
                         clock uncertainty           -0.215    41.143    
    SLICE_X32Y37         FDCE (Setup_fdce_C_D)        0.029    41.172    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         41.172    
                         arrival time                         -36.563    
  -------------------------------------------------------------------
                         slack                                  4.608    

Slack (MET) :             4.637ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@30.000ns)
  Data Path Delay:        5.023ns  (logic 1.590ns (31.652%)  route 3.433ns (68.348%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 41.439 - 40.000 ) 
    Source Clock Delay      (SCD):    1.555ns = ( 31.555 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    30.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.574    31.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    28.238 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    29.904    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    30.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.555    31.555    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X29Y50         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.456    32.011 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[2]/Q
                         net (fo=2, routed)           1.018    33.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/coord_y_o[2]
    SLICE_X32Y48         LUT6 (Prop_lut6_I0_O)        0.124    33.153 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/lin_en0_carry_i_4/O
                         net (fo=1, routed)           0.000    33.153    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/S[0]
    SLICE_X32Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.685 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/lin_en0_carry/CO[3]
                         net (fo=3, routed)           1.831    35.516    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CO[0]
    SLICE_X31Y36         LUT4 (Prop_lut4_I2_O)        0.152    35.668 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3/O
                         net (fo=8, routed)           0.584    36.252    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3_n_0
    SLICE_X31Y34         LUT3 (Prop_lut3_I2_O)        0.326    36.578 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    36.578    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/D[5]
    SLICE_X31Y34         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.439    41.439    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X31Y34         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[8]/C
                         clock pessimism             -0.084    41.355    
                         clock uncertainty           -0.215    41.141    
    SLICE_X31Y34         FDCE (Setup_fdce_C_D)        0.075    41.216    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         41.216    
                         arrival time                         -36.578    
  -------------------------------------------------------------------
                         slack                                  4.637    

Slack (MET) :             4.740ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@30.000ns)
  Data Path Delay:        4.879ns  (logic 1.596ns (32.712%)  route 3.283ns (67.288%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 41.441 - 40.000 ) 
    Source Clock Delay      (SCD):    1.555ns = ( 31.555 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    30.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.574    31.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    28.238 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    29.904    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    30.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.555    31.555    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X29Y50         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.456    32.011 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[2]/Q
                         net (fo=2, routed)           1.018    33.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/coord_y_o[2]
    SLICE_X32Y48         LUT6 (Prop_lut6_I0_O)        0.124    33.153 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/lin_en0_carry_i_4/O
                         net (fo=1, routed)           0.000    33.153    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/S[0]
    SLICE_X32Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.685 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/lin_en0_carry/CO[3]
                         net (fo=3, routed)           1.831    35.516    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CO[0]
    SLICE_X31Y36         LUT4 (Prop_lut4_I2_O)        0.152    35.668 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3/O
                         net (fo=8, routed)           0.434    36.102    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3_n_0
    SLICE_X32Y37         LUT5 (Prop_lut5_I3_O)        0.332    36.434 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    36.434    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/D[0]
    SLICE_X32Y37         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.441    41.441    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X32Y37         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[1]/C
                         clock pessimism             -0.084    41.357    
                         clock uncertainty           -0.215    41.143    
    SLICE_X32Y37         FDCE (Setup_fdce_C_D)        0.031    41.174    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         41.174    
                         arrival time                         -36.434    
  -------------------------------------------------------------------
                         slack                                  4.740    

Slack (MET) :             5.005ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@30.000ns)
  Data Path Delay:        4.615ns  (logic 1.378ns (29.861%)  route 3.237ns (70.139%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 41.441 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns = ( 31.554 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    30.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.574    31.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    28.238 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    29.904    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    30.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.554    31.554    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X29Y53         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53         FDCE (Prop_fdce_C_Q)         0.456    32.010 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[4]/Q
                         net (fo=2, routed)           1.000    33.010    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/coord_x_o[4]
    SLICE_X31Y53         LUT6 (Prop_lut6_I2_O)        0.124    33.134 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/i__carry_i_3/O
                         net (fo=1, routed)           0.000    33.134    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/coord_x_reg[9][1]
    SLICE_X31Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.684 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/lin_en0_inferred__0/i__carry/CO[3]
                         net (fo=3, routed)           1.946    35.630    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/coord_x_reg[9][0]
    SLICE_X32Y37         LUT6 (Prop_lut6_I1_O)        0.124    35.754 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[13]_i_2/O
                         net (fo=3, routed)           0.291    36.045    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[13]_i_2_n_0
    SLICE_X32Y37         LUT3 (Prop_lut3_I0_O)        0.124    36.169 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    36.169    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/D[7]
    SLICE_X32Y37         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.441    41.441    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X32Y37         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[10]/C
                         clock pessimism             -0.084    41.357    
                         clock uncertainty           -0.215    41.143    
    SLICE_X32Y37         FDCE (Setup_fdce_C_D)        0.031    41.174    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         41.174    
                         arrival time                         -36.169    
  -------------------------------------------------------------------
                         slack                                  5.005    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.209ns (28.642%)  route 0.521ns (71.358%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.566     0.566    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/clk_out1
    SLICE_X14Y44         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDCE (Prop_fdce_C_Q)         0.164     0.730 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/Q
                         net (fo=4, routed)           0.521     1.250    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/dout_ed
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.045     1.295 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     1.295    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/D[10]
    SLICE_X31Y36         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.827     0.827    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X31Y36         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[14]/C
                         clock pessimism              0.048     0.874    
                         clock uncertainty            0.215     1.089    
    SLICE_X31Y36         FDCE (Hold_fdce_C_D)         0.091     1.180    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.260ns (28.055%)  route 0.667ns (71.945%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.566     0.566    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/clk_out1
    SLICE_X14Y44         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDCE (Prop_fdce_C_Q)         0.164     0.730 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/Q
                         net (fo=4, routed)           0.557     1.287    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/dout_ed
    SLICE_X32Y37         LUT6 (Prop_lut6_I3_O)        0.045     1.332 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[13]_i_2/O
                         net (fo=3, routed)           0.110     1.441    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[13]_i_2_n_0
    SLICE_X32Y37         LUT3 (Prop_lut3_I0_O)        0.051     1.492 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     1.492    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/D[8]
    SLICE_X32Y37         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.828     0.828    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X32Y37         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[12]/C
                         clock pessimism              0.048     0.875    
                         clock uncertainty            0.215     1.090    
    SLICE_X32Y37         FDCE (Hold_fdce_C_D)         0.107     1.197    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.254ns (27.586%)  route 0.667ns (72.414%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.566     0.566    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/clk_out1
    SLICE_X14Y44         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDCE (Prop_fdce_C_Q)         0.164     0.730 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/Q
                         net (fo=4, routed)           0.557     1.287    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/dout_ed
    SLICE_X32Y37         LUT6 (Prop_lut6_I3_O)        0.045     1.332 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[13]_i_2/O
                         net (fo=3, routed)           0.110     1.441    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[13]_i_2_n_0
    SLICE_X32Y37         LUT3 (Prop_lut3_I0_O)        0.045     1.486 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     1.486    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/D[7]
    SLICE_X32Y37         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.828     0.828    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X32Y37         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[10]/C
                         clock pessimism              0.048     0.875    
                         clock uncertainty            0.215     1.090    
    SLICE_X32Y37         FDCE (Hold_fdce_C_D)         0.092     1.182    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.486    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.325ns (33.948%)  route 0.632ns (66.052%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.566     0.566    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/clk_out1
    SLICE_X14Y44         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDCE (Prop_fdce_C_Q)         0.164     0.730 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/Q
                         net (fo=4, routed)           0.469     1.198    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/dout_ed
    SLICE_X31Y36         LUT4 (Prop_lut4_I0_O)        0.049     1.247 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3/O
                         net (fo=8, routed)           0.164     1.411    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3_n_0
    SLICE_X32Y37         LUT5 (Prop_lut5_I3_O)        0.112     1.523 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.523    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/D[0]
    SLICE_X32Y37         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.828     0.828    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X32Y37         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[1]/C
                         clock pessimism              0.048     0.875    
                         clock uncertainty            0.215     1.090    
    SLICE_X32Y37         FDCE (Hold_fdce_C_D)         0.092     1.182    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.523    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 0.328ns (31.731%)  route 0.706ns (68.269%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.566     0.566    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/clk_out1
    SLICE_X14Y44         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDCE (Prop_fdce_C_Q)         0.164     0.730 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/Q
                         net (fo=4, routed)           0.469     1.198    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/dout_ed
    SLICE_X31Y36         LUT4 (Prop_lut4_I0_O)        0.049     1.247 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3/O
                         net (fo=8, routed)           0.237     1.484    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3_n_0
    SLICE_X31Y34         LUT3 (Prop_lut3_I2_O)        0.115     1.599 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.599    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/D[5]
    SLICE_X31Y34         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.826     0.826    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X31Y34         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[8]/C
                         clock pessimism              0.048     0.873    
                         clock uncertainty            0.215     1.088    
    SLICE_X31Y34         FDCE (Hold_fdce_C_D)         0.107     1.195    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.599    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.325ns (31.740%)  route 0.699ns (68.260%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.566     0.566    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/clk_out1
    SLICE_X14Y44         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDCE (Prop_fdce_C_Q)         0.164     0.730 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/Q
                         net (fo=4, routed)           0.469     1.198    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/dout_ed
    SLICE_X31Y36         LUT4 (Prop_lut4_I0_O)        0.049     1.247 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3/O
                         net (fo=8, routed)           0.230     1.478    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3_n_0
    SLICE_X31Y32         LUT3 (Prop_lut3_I2_O)        0.112     1.590 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.590    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/D[4]
    SLICE_X31Y32         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.824     0.824    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X31Y32         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[7]/C
                         clock pessimism              0.048     0.871    
                         clock uncertainty            0.215     1.086    
    SLICE_X31Y32         FDCE (Hold_fdce_C_D)         0.092     1.178    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.325ns (31.532%)  route 0.706ns (68.468%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.566     0.566    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/clk_out1
    SLICE_X14Y44         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDCE (Prop_fdce_C_Q)         0.164     0.730 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/Q
                         net (fo=4, routed)           0.469     1.198    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/dout_ed
    SLICE_X31Y36         LUT4 (Prop_lut4_I0_O)        0.049     1.247 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3/O
                         net (fo=8, routed)           0.237     1.484    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3_n_0
    SLICE_X31Y34         LUT3 (Prop_lut3_I2_O)        0.112     1.596 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.596    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/D[3]
    SLICE_X31Y34         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.826     0.826    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X31Y34         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[4]/C
                         clock pessimism              0.048     0.873    
                         clock uncertainty            0.215     1.088    
    SLICE_X31Y34         FDCE (Hold_fdce_C_D)         0.091     1.179    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.254ns (24.136%)  route 0.798ns (75.864%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.566     0.566    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/clk_out1
    SLICE_X14Y44         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDCE (Prop_fdce_C_Q)         0.164     0.730 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/Q
                         net (fo=4, routed)           0.557     1.287    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/dout_ed
    SLICE_X32Y37         LUT6 (Prop_lut6_I3_O)        0.045     1.332 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[13]_i_2/O
                         net (fo=3, routed)           0.241     1.573    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[13]_i_2_n_0
    SLICE_X32Y37         LUT3 (Prop_lut3_I0_O)        0.045     1.618 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     1.618    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/D[9]
    SLICE_X32Y37         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.828     0.828    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X32Y37         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[13]/C
                         clock pessimism              0.048     0.875    
                         clock uncertainty            0.215     1.090    
    SLICE_X32Y37         FDCE (Hold_fdce_C_D)         0.091     1.181    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.328ns (29.760%)  route 0.774ns (70.240%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.566     0.566    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/clk_out1
    SLICE_X14Y44         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDCE (Prop_fdce_C_Q)         0.164     0.730 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/Q
                         net (fo=4, routed)           0.469     1.198    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/dout_ed
    SLICE_X31Y36         LUT4 (Prop_lut4_I0_O)        0.049     1.247 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3/O
                         net (fo=8, routed)           0.305     1.553    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3_n_0
    SLICE_X31Y32         LUT3 (Prop_lut3_I2_O)        0.115     1.668 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.668    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/D[1]
    SLICE_X31Y32         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.824     0.824    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X31Y32         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[2]/C
                         clock pessimism              0.048     0.871    
                         clock uncertainty            0.215     1.086    
    SLICE_X31Y32         FDCE (Hold_fdce_C_D)         0.107     1.193    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.329ns (29.797%)  route 0.775ns (70.203%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.566     0.566    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/clk_out1
    SLICE_X14Y44         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDCE (Prop_fdce_C_Q)         0.164     0.730 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/Q
                         net (fo=4, routed)           0.469     1.198    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/dout_ed
    SLICE_X31Y36         LUT4 (Prop_lut4_I0_O)        0.049     1.247 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3/O
                         net (fo=8, routed)           0.306     1.554    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3_n_0
    SLICE_X31Y32         LUT3 (Prop_lut3_I2_O)        0.116     1.670 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.670    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/D[6]
    SLICE_X31Y32         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.824     0.824    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X31Y32         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[9]/C
                         clock pessimism              0.048     0.871    
                         clock uncertainty            0.215     1.086    
    SLICE_X31Y32         FDCE (Hold_fdce_C_D)         0.107     1.193    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.477    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_mb_demo_clk_wiz_1_0
  To Clock:  clk_out2_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        2.638ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.643ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.638ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        9.014ns  (logic 0.580ns (6.434%)  route 8.434ns (93.566%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 41.437 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.975ns = ( 29.025 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.537    29.025    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.456    29.481 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          2.527    32.008    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.124    32.132 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        5.907    38.039    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X30Y17         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.437    41.437    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X30Y17         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[10]/C
                         clock pessimism              0.000    41.437    
                         clock uncertainty           -0.236    41.201    
    SLICE_X30Y17         FDRE (Setup_fdre_C_R)       -0.524    40.677    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[10]
  -------------------------------------------------------------------
                         required time                         40.677    
                         arrival time                         -38.039    
  -------------------------------------------------------------------
                         slack                                  2.638    

Slack (MET) :             2.889ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        8.757ns  (logic 0.580ns (6.624%)  route 8.177ns (93.376%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 41.431 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.975ns = ( 29.025 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.537    29.025    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.456    29.481 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          2.527    32.008    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.124    32.132 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        5.649    37.782    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X30Y27         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.431    41.431    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X30Y27         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[8]/C
                         clock pessimism              0.000    41.431    
                         clock uncertainty           -0.236    41.195    
    SLICE_X30Y27         FDRE (Setup_fdre_C_R)       -0.524    40.671    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[8]
  -------------------------------------------------------------------
                         required time                         40.671    
                         arrival time                         -37.782    
  -------------------------------------------------------------------
                         slack                                  2.889    

Slack (MET) :             2.889ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        8.757ns  (logic 0.580ns (6.624%)  route 8.177ns (93.376%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 41.431 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.975ns = ( 29.025 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.537    29.025    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.456    29.481 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          2.527    32.008    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.124    32.132 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        5.649    37.782    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X30Y27         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.431    41.431    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X30Y27         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[9]/C
                         clock pessimism              0.000    41.431    
                         clock uncertainty           -0.236    41.195    
    SLICE_X30Y27         FDRE (Setup_fdre_C_R)       -0.524    40.671    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[9]
  -------------------------------------------------------------------
                         required time                         40.671    
                         arrival time                         -37.782    
  -------------------------------------------------------------------
                         slack                                  2.889    

Slack (MET) :             3.644ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        8.007ns  (logic 0.580ns (7.244%)  route 7.427ns (92.756%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.975ns = ( 29.025 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.537    29.025    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.456    29.481 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          2.527    32.008    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.124    32.132 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        4.900    37.032    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X34Y32         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.436    41.436    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X34Y32         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[5]/C
                         clock pessimism              0.000    41.436    
                         clock uncertainty           -0.236    41.200    
    SLICE_X34Y32         FDRE (Setup_fdre_C_R)       -0.524    40.676    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                         40.676    
                         arrival time                         -37.032    
  -------------------------------------------------------------------
                         slack                                  3.644    

Slack (MET) :             3.681ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        7.974ns  (logic 0.580ns (7.274%)  route 7.394ns (92.726%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 41.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.975ns = ( 29.025 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.537    29.025    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.456    29.481 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          2.527    32.008    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.124    32.132 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        4.867    36.999    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X34Y37         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.440    41.440    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X34Y37         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[2]/C
                         clock pessimism              0.000    41.440    
                         clock uncertainty           -0.236    41.204    
    SLICE_X34Y37         FDRE (Setup_fdre_C_R)       -0.524    40.680    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                         40.680    
                         arrival time                         -36.999    
  -------------------------------------------------------------------
                         slack                                  3.681    

Slack (MET) :             3.891ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        7.759ns  (logic 0.580ns (7.475%)  route 7.179ns (92.525%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 41.435 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.975ns = ( 29.025 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.537    29.025    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.456    29.481 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          2.527    32.008    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.124    32.132 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        4.652    36.784    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X30Y31         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.435    41.435    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X30Y31         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[11]/C
                         clock pessimism              0.000    41.435    
                         clock uncertainty           -0.236    41.199    
    SLICE_X30Y31         FDRE (Setup_fdre_C_R)       -0.524    40.675    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[11]
  -------------------------------------------------------------------
                         required time                         40.675    
                         arrival time                         -36.784    
  -------------------------------------------------------------------
                         slack                                  3.891    

Slack (MET) :             3.891ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        7.759ns  (logic 0.580ns (7.475%)  route 7.179ns (92.525%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 41.435 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.975ns = ( 29.025 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.537    29.025    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.456    29.481 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          2.527    32.008    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.124    32.132 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        4.652    36.784    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X30Y31         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.435    41.435    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X30Y31         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[16]/C
                         clock pessimism              0.000    41.435    
                         clock uncertainty           -0.236    41.199    
    SLICE_X30Y31         FDRE (Setup_fdre_C_R)       -0.524    40.675    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[16]
  -------------------------------------------------------------------
                         required time                         40.675    
                         arrival time                         -36.784    
  -------------------------------------------------------------------
                         slack                                  3.891    

Slack (MET) :             3.934ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        7.718ns  (logic 0.580ns (7.515%)  route 7.138ns (92.485%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 41.437 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.975ns = ( 29.025 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.537    29.025    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.456    29.481 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          2.527    32.008    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.124    32.132 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        4.611    36.743    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X30Y32         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.437    41.437    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X30Y32         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[3]/C
                         clock pessimism              0.000    41.437    
                         clock uncertainty           -0.236    41.201    
    SLICE_X30Y32         FDRE (Setup_fdre_C_R)       -0.524    40.677    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[3]
  -------------------------------------------------------------------
                         required time                         40.677    
                         arrival time                         -36.743    
  -------------------------------------------------------------------
                         slack                                  3.934    

Slack (MET) :             3.934ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        7.718ns  (logic 0.580ns (7.515%)  route 7.138ns (92.485%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 41.437 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.975ns = ( 29.025 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.537    29.025    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.456    29.481 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          2.527    32.008    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.124    32.132 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        4.611    36.743    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X30Y32         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.437    41.437    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X30Y32         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/C
                         clock pessimism              0.000    41.437    
                         clock uncertainty           -0.236    41.201    
    SLICE_X30Y32         FDRE (Setup_fdre_C_R)       -0.524    40.677    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                         40.677    
                         arrival time                         -36.743    
  -------------------------------------------------------------------
                         slack                                  3.934    

Slack (MET) :             4.053ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        7.600ns  (logic 0.580ns (7.632%)  route 7.020ns (92.368%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 41.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.975ns = ( 29.025 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.537    29.025    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.456    29.481 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          2.527    32.008    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.124    32.132 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        4.492    36.625    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X30Y33         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.438    41.438    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X30Y33         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[13]/C
                         clock pessimism              0.000    41.438    
                         clock uncertainty           -0.236    41.202    
    SLICE_X30Y33         FDRE (Setup_fdre_C_R)       -0.524    40.678    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[13]
  -------------------------------------------------------------------
                         required time                         40.678    
                         arrival time                         -36.625    
  -------------------------------------------------------------------
                         slack                                  4.053    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.643ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.348ns  (logic 0.186ns (5.556%)  route 3.162ns (94.444%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.551    -0.630    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.489 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          1.259     0.770    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.045     0.815 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        1.903     2.718    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X30Y38         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.830     0.830    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X30Y38         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[14]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.236     1.066    
    SLICE_X30Y38         FDRE (Hold_fdre_C_R)         0.009     1.075    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           2.718    
  -------------------------------------------------------------------
                         slack                                  1.643    

Slack (MET) :             1.736ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.437ns  (logic 0.186ns (5.412%)  route 3.251ns (94.588%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.551    -0.630    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.489 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          1.259     0.770    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.045     0.815 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        1.991     2.806    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X30Y33         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.825     0.825    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X30Y33         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[13]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.236     1.061    
    SLICE_X30Y33         FDRE (Hold_fdre_C_R)         0.009     1.070    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           2.806    
  -------------------------------------------------------------------
                         slack                                  1.736    

Slack (MET) :             1.736ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.437ns  (logic 0.186ns (5.412%)  route 3.251ns (94.588%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.551    -0.630    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.489 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          1.259     0.770    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.045     0.815 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        1.991     2.806    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X30Y33         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.825     0.825    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X30Y33         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[15]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.236     1.061    
    SLICE_X30Y33         FDRE (Hold_fdre_C_R)         0.009     1.070    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           2.806    
  -------------------------------------------------------------------
                         slack                                  1.736    

Slack (MET) :             1.816ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 0.186ns (5.293%)  route 3.328ns (94.707%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.551    -0.630    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.489 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          1.259     0.770    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.045     0.815 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        2.069     2.884    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X30Y31         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.823     0.823    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X30Y31         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[11]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.236     1.059    
    SLICE_X30Y31         FDRE (Hold_fdre_C_R)         0.009     1.068    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           2.884    
  -------------------------------------------------------------------
                         slack                                  1.816    

Slack (MET) :             1.816ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 0.186ns (5.293%)  route 3.328ns (94.707%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.551    -0.630    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.489 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          1.259     0.770    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.045     0.815 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        2.069     2.884    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X30Y31         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.823     0.823    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X30Y31         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[16]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.236     1.059    
    SLICE_X30Y31         FDRE (Hold_fdre_C_R)         0.009     1.068    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           2.884    
  -------------------------------------------------------------------
                         slack                                  1.816    

Slack (MET) :             1.818ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.517ns  (logic 0.186ns (5.289%)  route 3.331ns (94.711%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.551    -0.630    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.489 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          1.259     0.770    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.045     0.815 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        2.072     2.887    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X30Y32         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.824     0.824    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X30Y32         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[3]/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.236     1.060    
    SLICE_X30Y32         FDRE (Hold_fdre_C_R)         0.009     1.069    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           2.887    
  -------------------------------------------------------------------
                         slack                                  1.818    

Slack (MET) :             1.818ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.517ns  (logic 0.186ns (5.289%)  route 3.331ns (94.711%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.551    -0.630    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.489 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          1.259     0.770    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.045     0.815 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        2.072     2.887    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X30Y32         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.824     0.824    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X30Y32         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.236     1.060    
    SLICE_X30Y32         FDRE (Hold_fdre_C_R)         0.009     1.069    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           2.887    
  -------------------------------------------------------------------
                         slack                                  1.818    

Slack (MET) :             1.894ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.597ns  (logic 0.186ns (5.171%)  route 3.411ns (94.829%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.457ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.551    -0.630    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.489 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          1.259     0.770    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.045     0.815 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        2.152     2.966    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X34Y37         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.827     0.827    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X34Y37         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[2]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.236     1.063    
    SLICE_X34Y37         FDRE (Hold_fdre_C_R)         0.009     1.072    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           2.966    
  -------------------------------------------------------------------
                         slack                                  1.894    

Slack (MET) :             1.932ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.631ns  (logic 0.186ns (5.123%)  route 3.445ns (94.877%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.551    -0.630    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.489 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          1.259     0.770    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.045     0.815 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        2.186     3.000    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X34Y32         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.823     0.823    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X34Y32         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[5]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.236     1.059    
    SLICE_X34Y32         FDRE (Hold_fdre_C_R)         0.009     1.068    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           3.000    
  -------------------------------------------------------------------
                         slack                                  1.932    

Slack (MET) :             2.220ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.915ns  (logic 0.186ns (4.752%)  route 3.729ns (95.248%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.449ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.551    -0.630    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.489 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          1.259     0.770    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.045     0.815 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        2.469     3.284    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X30Y27         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.819     0.819    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X30Y27         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[8]/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.236     1.055    
    SLICE_X30Y27         FDRE (Hold_fdre_C_R)         0.009     1.064    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           3.284    
  -------------------------------------------------------------------
                         slack                                  2.220    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_100M_mb_demo_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        3.951ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.564ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.951ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[2].EDGE_DETECT_GEN.hw_intr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.662ns  (logic 0.580ns (21.785%)  route 2.082ns (78.215%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 8.428 - 10.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.554     1.554    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X32Y52         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDCE (Prop_fdce_C_Q)         0.456     2.010 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_valid_reg/Q
                         net (fo=2, routed)           1.698     3.708    mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/intr[2]
    SLICE_X32Y69         LUT5 (Prop_lut5_I1_O)        0.124     3.832 r  mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[2].EDGE_DETECT_GEN.hw_intr[2]_i_1/O
                         net (fo=1, routed)           0.385     4.216    mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[2].EDGE_DETECT_GEN.hw_intr[2]_i_1_n_0
    SLICE_X32Y69         FDRE                                         r  mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[2].EDGE_DETECT_GEN.hw_intr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.424     8.428    mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X32Y69         FDRE                                         r  mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[2].EDGE_DETECT_GEN.hw_intr_reg[2]/C
                         clock pessimism              0.000     8.428    
                         clock uncertainty           -0.214     8.214    
    SLICE_X32Y69         FDRE (Setup_fdre_C_D)       -0.047     8.167    mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[2].EDGE_DETECT_GEN.hw_intr_reg[2]
  -------------------------------------------------------------------
                         required time                          8.167    
                         arrival time                          -4.216    
  -------------------------------------------------------------------
                         slack                                  3.951    

Slack (MET) :             4.521ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.173ns  (logic 0.580ns (26.686%)  route 1.593ns (73.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 8.433 - 10.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.554     1.554    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X29Y53         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53         FDCE (Prop_fdce_C_Q)         0.456     2.010 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[2]/Q
                         net (fo=2, routed)           1.593     3.603    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/coord_x_o[2]
    SLICE_X37Y65         LUT6 (Prop_lut6_I1_O)        0.124     3.727 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000     3.727    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/reg_data_out[18]
    SLICE_X37Y65         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.429     8.433    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X37Y65         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[18]/C
                         clock pessimism              0.000     8.433    
                         clock uncertainty           -0.214     8.219    
    SLICE_X37Y65         FDRE (Setup_fdre_C_D)        0.029     8.248    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                          8.248    
                         arrival time                          -3.727    
  -------------------------------------------------------------------
                         slack                                  4.521    

Slack (MET) :             4.632ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.069ns  (logic 0.718ns (34.699%)  route 1.351ns (65.301%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.555     1.555    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X29Y50         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.419     1.974 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[9]/Q
                         net (fo=2, routed)           1.351     3.325    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/coord_y_o[9]
    SLICE_X36Y54         LUT6 (Prop_lut6_I1_O)        0.299     3.624 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000     3.624    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/reg_data_out[9]
    SLICE_X36Y54         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.435     8.439    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X36Y54         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism              0.000     8.439    
                         clock uncertainty           -0.214     8.225    
    SLICE_X36Y54         FDRE (Setup_fdre_C_D)        0.031     8.256    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                          8.256    
                         arrival time                          -3.624    
  -------------------------------------------------------------------
                         slack                                  4.632    

Slack (MET) :             4.823ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.889ns  (logic 0.580ns (30.711%)  route 1.309ns (69.289%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.555     1.555    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X29Y50         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.456     2.011 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[2]/Q
                         net (fo=2, routed)           1.309     3.320    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/coord_y_o[2]
    SLICE_X36Y48         LUT6 (Prop_lut6_I1_O)        0.124     3.444 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     3.444    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/reg_data_out[2]
    SLICE_X36Y48         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.446     8.451    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X36Y48         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.000     8.451    
                         clock uncertainty           -0.214     8.237    
    SLICE_X36Y48         FDRE (Setup_fdre_C_D)        0.029     8.266    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                          8.266    
                         arrival time                          -3.444    
  -------------------------------------------------------------------
                         slack                                  4.823    

Slack (MET) :             4.846ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.642ns (34.704%)  route 1.208ns (65.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 8.432 - 10.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.553     1.553    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X30Y54         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDCE (Prop_fdce_C_Q)         0.518     2.071 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[7]/Q
                         net (fo=2, routed)           1.208     3.279    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/coord_x_o[7]
    SLICE_X35Y65         LUT6 (Prop_lut6_I1_O)        0.124     3.403 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata[23]_i_1/O
                         net (fo=1, routed)           0.000     3.403    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/reg_data_out[23]
    SLICE_X35Y65         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.428     8.432    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X35Y65         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[23]/C
                         clock pessimism              0.000     8.432    
                         clock uncertainty           -0.214     8.218    
    SLICE_X35Y65         FDRE (Setup_fdre_C_D)        0.031     8.249    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                          8.249    
                         arrival time                          -3.403    
  -------------------------------------------------------------------
                         slack                                  4.846    

Slack (MET) :             4.902ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.794ns  (logic 0.580ns (32.331%)  route 1.214ns (67.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 8.432 - 10.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.553     1.553    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X31Y54         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDCE (Prop_fdce_C_Q)         0.456     2.009 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[6]/Q
                         net (fo=2, routed)           1.214     3.223    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/coord_x_o[6]
    SLICE_X35Y65         LUT6 (Prop_lut6_I1_O)        0.124     3.347 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata[22]_i_1/O
                         net (fo=1, routed)           0.000     3.347    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/reg_data_out[22]
    SLICE_X35Y65         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.428     8.432    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X35Y65         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[22]/C
                         clock pessimism              0.000     8.432    
                         clock uncertainty           -0.214     8.218    
    SLICE_X35Y65         FDRE (Setup_fdre_C_D)        0.031     8.249    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                          8.249    
                         arrival time                          -3.347    
  -------------------------------------------------------------------
                         slack                                  4.902    

Slack (MET) :             4.959ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.742ns  (logic 0.580ns (33.300%)  route 1.162ns (66.700%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.567     1.567    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X28Y49         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDCE (Prop_fdce_C_Q)         0.456     2.023 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[6]/Q
                         net (fo=2, routed)           1.162     3.185    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/coord_y_o[6]
    SLICE_X37Y49         LUT6 (Prop_lut6_I1_O)        0.124     3.309 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     3.309    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/reg_data_out[6]
    SLICE_X37Y49         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.446     8.451    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X37Y49         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.000     8.451    
                         clock uncertainty           -0.214     8.237    
    SLICE_X37Y49         FDRE (Setup_fdre_C_D)        0.031     8.268    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                          8.268    
                         arrival time                          -3.309    
  -------------------------------------------------------------------
                         slack                                  4.959    

Slack (MET) :             4.999ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.696ns  (logic 0.580ns (34.205%)  route 1.116ns (65.795%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 8.431 - 10.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.554     1.554    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X29Y53         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53         FDCE (Prop_fdce_C_Q)         0.456     2.010 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[4]/Q
                         net (fo=2, routed)           1.116     3.126    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/coord_x_o[4]
    SLICE_X35Y66         LUT6 (Prop_lut6_I1_O)        0.124     3.250 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata[20]_i_1/O
                         net (fo=1, routed)           0.000     3.250    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/reg_data_out[20]
    SLICE_X35Y66         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.427     8.431    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X35Y66         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[20]/C
                         clock pessimism              0.000     8.431    
                         clock uncertainty           -0.214     8.217    
    SLICE_X35Y66         FDRE (Setup_fdre_C_D)        0.031     8.248    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                          8.248    
                         arrival time                          -3.250    
  -------------------------------------------------------------------
                         slack                                  4.999    

Slack (MET) :             5.015ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.686ns  (logic 0.580ns (34.396%)  route 1.106ns (65.604%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.567     1.567    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X28Y49         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDCE (Prop_fdce_C_Q)         0.456     2.023 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[7]/Q
                         net (fo=2, routed)           1.106     3.130    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/coord_y_o[7]
    SLICE_X37Y49         LUT6 (Prop_lut6_I1_O)        0.124     3.254 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     3.254    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/reg_data_out[7]
    SLICE_X37Y49         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.446     8.451    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X37Y49         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.000     8.451    
                         clock uncertainty           -0.214     8.237    
    SLICE_X37Y49         FDRE (Setup_fdre_C_D)        0.032     8.269    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                          8.269    
                         arrival time                          -3.254    
  -------------------------------------------------------------------
                         slack                                  5.015    

Slack (MET) :             5.051ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[2].EDGE_DETECT_GEN.intr_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.543ns  (logic 0.456ns (29.544%)  route 1.087ns (70.456%))
  Logic Levels:           0  
  Clock Path Skew:        -3.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 8.429 - 10.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.554     1.554    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X32Y52         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDCE (Prop_fdce_C_Q)         0.456     2.010 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_valid_reg/Q
                         net (fo=2, routed)           1.087     3.097    mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/intr[2]
    SLICE_X31Y68         FDRE                                         r  mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[2].EDGE_DETECT_GEN.intr_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.425     8.429    mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X31Y68         FDRE                                         r  mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[2].EDGE_DETECT_GEN.intr_d1_reg/C
                         clock pessimism              0.000     8.429    
                         clock uncertainty           -0.214     8.215    
    SLICE_X31Y68         FDRE (Setup_fdre_C_D)       -0.067     8.148    mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[2].EDGE_DETECT_GEN.intr_d1_reg
  -------------------------------------------------------------------
                         required time                          8.148    
                         arrival time                          -3.097    
  -------------------------------------------------------------------
                         slack                                  5.051    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.564ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.186ns (41.513%)  route 0.262ns (58.487%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.562     0.562    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X29Y50         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[8]/Q
                         net (fo=2, routed)           0.262     0.965    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/coord_y_o[8]
    SLICE_X36Y54         LUT6 (Prop_lut6_I1_O)        0.045     1.010 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000     1.010    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/reg_data_out[8]
    SLICE_X36Y54         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.829    -0.860    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X36Y54         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism              0.000    -0.860    
                         clock uncertainty            0.214    -0.646    
    SLICE_X36Y54         FDRE (Hold_fdre_C_D)         0.092    -0.554    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  1.564    

Slack (MET) :             1.564ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.209ns (46.736%)  route 0.238ns (53.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.561     0.561    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X30Y54         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDCE (Prop_fdce_C_Q)         0.164     0.725 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[10]/Q
                         net (fo=1, routed)           0.238     0.963    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/coord_y_o[10]
    SLICE_X35Y55         LUT6 (Prop_lut6_I1_O)        0.045     1.008 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000     1.008    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/reg_data_out[10]
    SLICE_X35Y55         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.828    -0.861    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X35Y55         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[10]/C
                         clock pessimism              0.000    -0.861    
                         clock uncertainty            0.214    -0.647    
    SLICE_X35Y55         FDRE (Hold_fdre_C_D)         0.091    -0.556    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  1.564    

Slack (MET) :             1.573ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.620%)  route 0.272ns (59.380%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.564     0.564    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X31Y48         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDCE (Prop_fdce_C_Q)         0.141     0.705 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[3]/Q
                         net (fo=2, routed)           0.272     0.977    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/coord_y_o[3]
    SLICE_X36Y48         LUT6 (Prop_lut6_I1_O)        0.045     1.022 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     1.022    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/reg_data_out[3]
    SLICE_X36Y48         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.833    -0.857    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X36Y48         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.000    -0.857    
                         clock uncertainty            0.214    -0.643    
    SLICE_X36Y48         FDRE (Hold_fdre_C_D)         0.092    -0.551    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  1.573    

Slack (MET) :             1.575ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.186ns (40.407%)  route 0.274ns (59.593%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.564     0.564    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X28Y49         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDCE (Prop_fdce_C_Q)         0.141     0.705 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[5]/Q
                         net (fo=2, routed)           0.274     0.979    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/coord_y_o[5]
    SLICE_X37Y49         LUT6 (Prop_lut6_I1_O)        0.045     1.024 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000     1.024    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/reg_data_out[5]
    SLICE_X37Y49         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.833    -0.857    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X37Y49         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.000    -0.857    
                         clock uncertainty            0.214    -0.643    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.092    -0.551    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                           1.024    
  -------------------------------------------------------------------
                         slack                                  1.575    

Slack (MET) :             1.584ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.456%)  route 0.285ns (60.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.562     0.562    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X29Y50         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[0]/Q
                         net (fo=2, routed)           0.285     0.988    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/coord_y_o[0]
    SLICE_X36Y48         LUT6 (Prop_lut6_I1_O)        0.045     1.033 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     1.033    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/reg_data_out[0]
    SLICE_X36Y48         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.833    -0.857    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X36Y48         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000    -0.857    
                         clock uncertainty            0.214    -0.643    
    SLICE_X36Y48         FDRE (Hold_fdre_C_D)         0.092    -0.551    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                           1.033    
  -------------------------------------------------------------------
                         slack                                  1.584    

Slack (MET) :             1.592ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.186ns (38.931%)  route 0.292ns (61.069%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.564     0.564    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X28Y49         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDCE (Prop_fdce_C_Q)         0.141     0.705 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[4]/Q
                         net (fo=2, routed)           0.292     0.996    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/coord_y_o[4]
    SLICE_X36Y48         LUT6 (Prop_lut6_I1_O)        0.045     1.041 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     1.041    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/reg_data_out[4]
    SLICE_X36Y48         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.833    -0.857    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X36Y48         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.000    -0.857    
                         clock uncertainty            0.214    -0.643    
    SLICE_X36Y48         FDRE (Hold_fdre_C_D)         0.092    -0.551    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                           1.041    
  -------------------------------------------------------------------
                         slack                                  1.592    

Slack (MET) :             1.633ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.845%)  route 0.333ns (64.155%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.562     0.562    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X29Y50         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[1]/Q
                         net (fo=2, routed)           0.333     1.036    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/coord_y_o[1]
    SLICE_X37Y49         LUT6 (Prop_lut6_I1_O)        0.045     1.081 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     1.081    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/reg_data_out[1]
    SLICE_X37Y49         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.833    -0.857    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X37Y49         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.000    -0.857    
                         clock uncertainty            0.214    -0.643    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.091    -0.552    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                           1.081    
  -------------------------------------------------------------------
                         slack                                  1.633    

Slack (MET) :             1.642ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.883%)  route 0.332ns (64.117%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.561     0.561    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X31Y53         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDCE (Prop_fdce_C_Q)         0.141     0.702 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[3]/Q
                         net (fo=2, routed)           0.332     1.034    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/coord_x_o[3]
    SLICE_X35Y66         LUT6 (Prop_lut6_I1_O)        0.045     1.079 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata[19]_i_1/O
                         net (fo=1, routed)           0.000     1.079    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/reg_data_out[19]
    SLICE_X35Y66         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.822    -0.868    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X35Y66         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[19]/C
                         clock pessimism              0.000    -0.868    
                         clock uncertainty            0.214    -0.654    
    SLICE_X35Y66         FDRE (Hold_fdre_C_D)         0.091    -0.563    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[19]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                           1.079    
  -------------------------------------------------------------------
                         slack                                  1.642    

Slack (MET) :             1.649ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.186ns (33.527%)  route 0.369ns (66.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.561     0.561    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X29Y53         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53         FDCE (Prop_fdce_C_Q)         0.141     0.702 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[11]/Q
                         net (fo=1, routed)           0.369     1.070    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/coord_x_o[11]
    SLICE_X30Y67         LUT6 (Prop_lut6_I1_O)        0.045     1.115 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata[27]_i_1/O
                         net (fo=1, routed)           0.000     1.115    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/reg_data_out[27]
    SLICE_X30Y67         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.821    -0.868    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X30Y67         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[27]/C
                         clock pessimism              0.000    -0.868    
                         clock uncertainty            0.214    -0.654    
    SLICE_X30Y67         FDRE (Hold_fdre_C_D)         0.121    -0.533    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                           1.115    
  -------------------------------------------------------------------
                         slack                                  1.649    

Slack (MET) :             1.653ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.209ns (38.883%)  route 0.329ns (61.117%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.561     0.561    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X30Y54         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDCE (Prop_fdce_C_Q)         0.164     0.725 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[11]/Q
                         net (fo=1, routed)           0.329     1.053    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/coord_y_o[11]
    SLICE_X36Y54         LUT6 (Prop_lut6_I1_O)        0.045     1.098 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000     1.098    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/reg_data_out[11]
    SLICE_X36Y54         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.829    -0.860    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X36Y54         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[11]/C
                         clock pessimism              0.000    -0.860    
                         clock uncertainty            0.214    -0.646    
    SLICE_X36Y54         FDRE (Hold_fdre_C_D)         0.091    -0.555    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                           1.098    
  -------------------------------------------------------------------
                         slack                                  1.653    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100M_mb_demo_clk_wiz_1_0
  To Clock:  clk_100M_mb_demo_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        3.518ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.008ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.518ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/alinx_ov5640_0/inst/m_axis_video_tdata_reg[0]/CLR
                            (recovery check against rising-edge clock clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.913ns  (logic 0.580ns (9.808%)  route 5.333ns (90.192%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 8.452 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.537    -0.975    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.519 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          4.503     3.984    mb_demo_i/alinx_ov5640_0/inst/m_axis_video_aresetn
    SLICE_X50Y18         LUT1 (Prop_lut1_I0_O)        0.124     4.108 f  mb_demo_i/alinx_ov5640_0/inst/m_axis_video_tdata[15]_i_1/O
                         net (fo=20, routed)          0.830     4.938    mb_demo_i/alinx_ov5640_0/inst/m_axis_video_tdata[15]_i_1_n_0
    SLICE_X51Y13         FDCE                                         f  mb_demo_i/alinx_ov5640_0/inst/m_axis_video_tdata_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.447     8.452    mb_demo_i/alinx_ov5640_0/inst/m_axis_video_aclk
    SLICE_X51Y13         FDCE                                         r  mb_demo_i/alinx_ov5640_0/inst/m_axis_video_tdata_reg[0]/C
                         clock pessimism              0.484     8.935    
                         clock uncertainty           -0.074     8.861    
    SLICE_X51Y13         FDCE (Recov_fdce_C_CLR)     -0.405     8.456    mb_demo_i/alinx_ov5640_0/inst/m_axis_video_tdata_reg[0]
  -------------------------------------------------------------------
                         required time                          8.456    
                         arrival time                          -4.938    
  -------------------------------------------------------------------
                         slack                                  3.518    

Slack (MET) :             3.518ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/alinx_ov5640_0/inst/m_axis_video_tdata_reg[1]/CLR
                            (recovery check against rising-edge clock clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.913ns  (logic 0.580ns (9.808%)  route 5.333ns (90.192%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 8.452 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.537    -0.975    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.519 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          4.503     3.984    mb_demo_i/alinx_ov5640_0/inst/m_axis_video_aresetn
    SLICE_X50Y18         LUT1 (Prop_lut1_I0_O)        0.124     4.108 f  mb_demo_i/alinx_ov5640_0/inst/m_axis_video_tdata[15]_i_1/O
                         net (fo=20, routed)          0.830     4.938    mb_demo_i/alinx_ov5640_0/inst/m_axis_video_tdata[15]_i_1_n_0
    SLICE_X51Y13         FDCE                                         f  mb_demo_i/alinx_ov5640_0/inst/m_axis_video_tdata_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.447     8.452    mb_demo_i/alinx_ov5640_0/inst/m_axis_video_aclk
    SLICE_X51Y13         FDCE                                         r  mb_demo_i/alinx_ov5640_0/inst/m_axis_video_tdata_reg[1]/C
                         clock pessimism              0.484     8.935    
                         clock uncertainty           -0.074     8.861    
    SLICE_X51Y13         FDCE (Recov_fdce_C_CLR)     -0.405     8.456    mb_demo_i/alinx_ov5640_0/inst/m_axis_video_tdata_reg[1]
  -------------------------------------------------------------------
                         required time                          8.456    
                         arrival time                          -4.938    
  -------------------------------------------------------------------
                         slack                                  3.518    

Slack (MET) :             3.518ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/alinx_ov5640_0/inst/m_axis_video_tkeep_reg[1]/CLR
                            (recovery check against rising-edge clock clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.913ns  (logic 0.580ns (9.808%)  route 5.333ns (90.192%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 8.452 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.537    -0.975    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.519 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          4.503     3.984    mb_demo_i/alinx_ov5640_0/inst/m_axis_video_aresetn
    SLICE_X50Y18         LUT1 (Prop_lut1_I0_O)        0.124     4.108 f  mb_demo_i/alinx_ov5640_0/inst/m_axis_video_tdata[15]_i_1/O
                         net (fo=20, routed)          0.830     4.938    mb_demo_i/alinx_ov5640_0/inst/m_axis_video_tdata[15]_i_1_n_0
    SLICE_X51Y13         FDCE                                         f  mb_demo_i/alinx_ov5640_0/inst/m_axis_video_tkeep_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.447     8.452    mb_demo_i/alinx_ov5640_0/inst/m_axis_video_aclk
    SLICE_X51Y13         FDCE                                         r  mb_demo_i/alinx_ov5640_0/inst/m_axis_video_tkeep_reg[1]/C
                         clock pessimism              0.484     8.935    
                         clock uncertainty           -0.074     8.861    
    SLICE_X51Y13         FDCE (Recov_fdce_C_CLR)     -0.405     8.456    mb_demo_i/alinx_ov5640_0/inst/m_axis_video_tkeep_reg[1]
  -------------------------------------------------------------------
                         required time                          8.456    
                         arrival time                          -4.938    
  -------------------------------------------------------------------
                         slack                                  3.518    

Slack (MET) :             3.518ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/alinx_ov5640_0/inst/m_axis_video_tvalid_reg/CLR
                            (recovery check against rising-edge clock clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.913ns  (logic 0.580ns (9.808%)  route 5.333ns (90.192%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 8.452 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.537    -0.975    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.519 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          4.503     3.984    mb_demo_i/alinx_ov5640_0/inst/m_axis_video_aresetn
    SLICE_X50Y18         LUT1 (Prop_lut1_I0_O)        0.124     4.108 f  mb_demo_i/alinx_ov5640_0/inst/m_axis_video_tdata[15]_i_1/O
                         net (fo=20, routed)          0.830     4.938    mb_demo_i/alinx_ov5640_0/inst/m_axis_video_tdata[15]_i_1_n_0
    SLICE_X51Y13         FDCE                                         f  mb_demo_i/alinx_ov5640_0/inst/m_axis_video_tvalid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.447     8.452    mb_demo_i/alinx_ov5640_0/inst/m_axis_video_aclk
    SLICE_X51Y13         FDCE                                         r  mb_demo_i/alinx_ov5640_0/inst/m_axis_video_tvalid_reg/C
                         clock pessimism              0.484     8.935    
                         clock uncertainty           -0.074     8.861    
    SLICE_X51Y13         FDCE (Recov_fdce_C_CLR)     -0.405     8.456    mb_demo_i/alinx_ov5640_0/inst/m_axis_video_tvalid_reg
  -------------------------------------------------------------------
                         required time                          8.456    
                         arrival time                          -4.938    
  -------------------------------------------------------------------
                         slack                                  3.518    

Slack (MET) :             3.671ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/alinx_ov5640_0/inst/m_axis_video_tdata_reg[2]/CLR
                            (recovery check against rising-edge clock clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.757ns  (logic 0.580ns (10.075%)  route 5.177ns (89.925%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.537    -0.975    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.519 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          4.503     3.984    mb_demo_i/alinx_ov5640_0/inst/m_axis_video_aresetn
    SLICE_X50Y18         LUT1 (Prop_lut1_I0_O)        0.124     4.108 f  mb_demo_i/alinx_ov5640_0/inst/m_axis_video_tdata[15]_i_1/O
                         net (fo=20, routed)          0.674     4.782    mb_demo_i/alinx_ov5640_0/inst/m_axis_video_tdata[15]_i_1_n_0
    SLICE_X51Y17         FDCE                                         f  mb_demo_i/alinx_ov5640_0/inst/m_axis_video_tdata_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.444     8.449    mb_demo_i/alinx_ov5640_0/inst/m_axis_video_aclk
    SLICE_X51Y17         FDCE                                         r  mb_demo_i/alinx_ov5640_0/inst/m_axis_video_tdata_reg[2]/C
                         clock pessimism              0.484     8.932    
                         clock uncertainty           -0.074     8.858    
    SLICE_X51Y17         FDCE (Recov_fdce_C_CLR)     -0.405     8.453    mb_demo_i/alinx_ov5640_0/inst/m_axis_video_tdata_reg[2]
  -------------------------------------------------------------------
                         required time                          8.453    
                         arrival time                          -4.782    
  -------------------------------------------------------------------
                         slack                                  3.671    

Slack (MET) :             3.671ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/alinx_ov5640_0/inst/m_axis_video_tdata_reg[3]/CLR
                            (recovery check against rising-edge clock clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.757ns  (logic 0.580ns (10.075%)  route 5.177ns (89.925%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.537    -0.975    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.519 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          4.503     3.984    mb_demo_i/alinx_ov5640_0/inst/m_axis_video_aresetn
    SLICE_X50Y18         LUT1 (Prop_lut1_I0_O)        0.124     4.108 f  mb_demo_i/alinx_ov5640_0/inst/m_axis_video_tdata[15]_i_1/O
                         net (fo=20, routed)          0.674     4.782    mb_demo_i/alinx_ov5640_0/inst/m_axis_video_tdata[15]_i_1_n_0
    SLICE_X51Y17         FDCE                                         f  mb_demo_i/alinx_ov5640_0/inst/m_axis_video_tdata_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.444     8.449    mb_demo_i/alinx_ov5640_0/inst/m_axis_video_aclk
    SLICE_X51Y17         FDCE                                         r  mb_demo_i/alinx_ov5640_0/inst/m_axis_video_tdata_reg[3]/C
                         clock pessimism              0.484     8.932    
                         clock uncertainty           -0.074     8.858    
    SLICE_X51Y17         FDCE (Recov_fdce_C_CLR)     -0.405     8.453    mb_demo_i/alinx_ov5640_0/inst/m_axis_video_tdata_reg[3]
  -------------------------------------------------------------------
                         required time                          8.453    
                         arrival time                          -4.782    
  -------------------------------------------------------------------
                         slack                                  3.671    

Slack (MET) :             3.671ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/alinx_ov5640_0/inst/m_axis_video_tdata_reg[5]/CLR
                            (recovery check against rising-edge clock clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.757ns  (logic 0.580ns (10.075%)  route 5.177ns (89.925%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.537    -0.975    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.519 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          4.503     3.984    mb_demo_i/alinx_ov5640_0/inst/m_axis_video_aresetn
    SLICE_X50Y18         LUT1 (Prop_lut1_I0_O)        0.124     4.108 f  mb_demo_i/alinx_ov5640_0/inst/m_axis_video_tdata[15]_i_1/O
                         net (fo=20, routed)          0.674     4.782    mb_demo_i/alinx_ov5640_0/inst/m_axis_video_tdata[15]_i_1_n_0
    SLICE_X51Y17         FDCE                                         f  mb_demo_i/alinx_ov5640_0/inst/m_axis_video_tdata_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.444     8.449    mb_demo_i/alinx_ov5640_0/inst/m_axis_video_aclk
    SLICE_X51Y17         FDCE                                         r  mb_demo_i/alinx_ov5640_0/inst/m_axis_video_tdata_reg[5]/C
                         clock pessimism              0.484     8.932    
                         clock uncertainty           -0.074     8.858    
    SLICE_X51Y17         FDCE (Recov_fdce_C_CLR)     -0.405     8.453    mb_demo_i/alinx_ov5640_0/inst/m_axis_video_tdata_reg[5]
  -------------------------------------------------------------------
                         required time                          8.453    
                         arrival time                          -4.782    
  -------------------------------------------------------------------
                         slack                                  3.671    

Slack (MET) :             3.671ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/alinx_ov5640_0/inst/m_axis_video_tdata_reg[9]/CLR
                            (recovery check against rising-edge clock clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.757ns  (logic 0.580ns (10.075%)  route 5.177ns (89.925%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.537    -0.975    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.519 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          4.503     3.984    mb_demo_i/alinx_ov5640_0/inst/m_axis_video_aresetn
    SLICE_X50Y18         LUT1 (Prop_lut1_I0_O)        0.124     4.108 f  mb_demo_i/alinx_ov5640_0/inst/m_axis_video_tdata[15]_i_1/O
                         net (fo=20, routed)          0.674     4.782    mb_demo_i/alinx_ov5640_0/inst/m_axis_video_tdata[15]_i_1_n_0
    SLICE_X51Y17         FDCE                                         f  mb_demo_i/alinx_ov5640_0/inst/m_axis_video_tdata_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.444     8.449    mb_demo_i/alinx_ov5640_0/inst/m_axis_video_aclk
    SLICE_X51Y17         FDCE                                         r  mb_demo_i/alinx_ov5640_0/inst/m_axis_video_tdata_reg[9]/C
                         clock pessimism              0.484     8.932    
                         clock uncertainty           -0.074     8.858    
    SLICE_X51Y17         FDCE (Recov_fdce_C_CLR)     -0.405     8.453    mb_demo_i/alinx_ov5640_0/inst/m_axis_video_tdata_reg[9]
  -------------------------------------------------------------------
                         required time                          8.453    
                         arrival time                          -4.782    
  -------------------------------------------------------------------
                         slack                                  3.671    

Slack (MET) :             3.676ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/alinx_ov5640_0/inst/m_axis_video_tdata_reg[7]/CLR
                            (recovery check against rising-edge clock clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.754ns  (logic 0.580ns (10.079%)  route 5.174ns (89.921%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.537    -0.975    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.519 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          4.503     3.984    mb_demo_i/alinx_ov5640_0/inst/m_axis_video_aresetn
    SLICE_X50Y18         LUT1 (Prop_lut1_I0_O)        0.124     4.108 f  mb_demo_i/alinx_ov5640_0/inst/m_axis_video_tdata[15]_i_1/O
                         net (fo=20, routed)          0.672     4.779    mb_demo_i/alinx_ov5640_0/inst/m_axis_video_tdata[15]_i_1_n_0
    SLICE_X53Y15         FDCE                                         f  mb_demo_i/alinx_ov5640_0/inst/m_axis_video_tdata_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.446     8.451    mb_demo_i/alinx_ov5640_0/inst/m_axis_video_aclk
    SLICE_X53Y15         FDCE                                         r  mb_demo_i/alinx_ov5640_0/inst/m_axis_video_tdata_reg[7]/C
                         clock pessimism              0.484     8.934    
                         clock uncertainty           -0.074     8.860    
    SLICE_X53Y15         FDCE (Recov_fdce_C_CLR)     -0.405     8.455    mb_demo_i/alinx_ov5640_0/inst/m_axis_video_tdata_reg[7]
  -------------------------------------------------------------------
                         required time                          8.455    
                         arrival time                          -4.779    
  -------------------------------------------------------------------
                         slack                                  3.676    

Slack (MET) :             3.685ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/alinx_ov5640_0/inst/m_axis_video_tdata_reg[13]/CLR
                            (recovery check against rising-edge clock clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.741ns  (logic 0.580ns (10.103%)  route 5.161ns (89.897%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.537    -0.975    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.519 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          4.503     3.984    mb_demo_i/alinx_ov5640_0/inst/m_axis_video_aresetn
    SLICE_X50Y18         LUT1 (Prop_lut1_I0_O)        0.124     4.108 f  mb_demo_i/alinx_ov5640_0/inst/m_axis_video_tdata[15]_i_1/O
                         net (fo=20, routed)          0.658     4.766    mb_demo_i/alinx_ov5640_0/inst/m_axis_video_tdata[15]_i_1_n_0
    SLICE_X53Y18         FDCE                                         f  mb_demo_i/alinx_ov5640_0/inst/m_axis_video_tdata_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.442     8.447    mb_demo_i/alinx_ov5640_0/inst/m_axis_video_aclk
    SLICE_X53Y18         FDCE                                         r  mb_demo_i/alinx_ov5640_0/inst/m_axis_video_tdata_reg[13]/C
                         clock pessimism              0.484     8.930    
                         clock uncertainty           -0.074     8.856    
    SLICE_X53Y18         FDCE (Recov_fdce_C_CLR)     -0.405     8.451    mb_demo_i/alinx_ov5640_0/inst/m_axis_video_tdata_reg[13]
  -------------------------------------------------------------------
                         required time                          8.451    
                         arrival time                          -4.766    
  -------------------------------------------------------------------
                         slack                                  3.685    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.008ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/counter_reg[21]/CLR
                            (removal check against rising-edge clock clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.186ns (19.379%)  route 0.774ns (80.621%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.551    -0.630    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          0.635     0.145    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/s_axi_aresetn
    SLICE_X13Y63         LUT1 (Prop_lut1_I0_O)        0.045     0.190 f  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/axi_awready_i_1/O
                         net (fo=234, routed)         0.139     0.330    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/SR[0]
    SLICE_X15Y63         FDCE                                         f  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.828    -0.861    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/s_axi_aclk
    SLICE_X15Y63         FDCE                                         r  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/counter_reg[21]/C
                         clock pessimism              0.275    -0.586    
    SLICE_X15Y63         FDCE (Remov_fdce_C_CLR)     -0.092    -0.678    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                           0.330    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.008ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/counter_reg[22]/CLR
                            (removal check against rising-edge clock clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.186ns (19.379%)  route 0.774ns (80.621%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.551    -0.630    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          0.635     0.145    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/s_axi_aresetn
    SLICE_X13Y63         LUT1 (Prop_lut1_I0_O)        0.045     0.190 f  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/axi_awready_i_1/O
                         net (fo=234, routed)         0.139     0.330    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/SR[0]
    SLICE_X15Y63         FDCE                                         f  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.828    -0.861    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/s_axi_aclk
    SLICE_X15Y63         FDCE                                         r  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/counter_reg[22]/C
                         clock pessimism              0.275    -0.586    
    SLICE_X15Y63         FDCE (Remov_fdce_C_CLR)     -0.092    -0.678    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                           0.330    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.008ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/counter_reg[23]/CLR
                            (removal check against rising-edge clock clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.186ns (19.379%)  route 0.774ns (80.621%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.551    -0.630    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          0.635     0.145    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/s_axi_aresetn
    SLICE_X13Y63         LUT1 (Prop_lut1_I0_O)        0.045     0.190 f  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/axi_awready_i_1/O
                         net (fo=234, routed)         0.139     0.330    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/SR[0]
    SLICE_X15Y63         FDCE                                         f  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.828    -0.861    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/s_axi_aclk
    SLICE_X15Y63         FDCE                                         r  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/counter_reg[23]/C
                         clock pessimism              0.275    -0.586    
    SLICE_X15Y63         FDCE (Remov_fdce_C_CLR)     -0.092    -0.678    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/counter_reg[23]
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                           0.330    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.008ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/counter_reg[24]/CLR
                            (removal check against rising-edge clock clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.186ns (19.379%)  route 0.774ns (80.621%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.551    -0.630    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          0.635     0.145    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/s_axi_aresetn
    SLICE_X13Y63         LUT1 (Prop_lut1_I0_O)        0.045     0.190 f  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/axi_awready_i_1/O
                         net (fo=234, routed)         0.139     0.330    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/SR[0]
    SLICE_X15Y63         FDCE                                         f  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.828    -0.861    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/s_axi_aclk
    SLICE_X15Y63         FDCE                                         r  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/counter_reg[24]/C
                         clock pessimism              0.275    -0.586    
    SLICE_X15Y63         FDCE (Remov_fdce_C_CLR)     -0.092    -0.678    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/counter_reg[24]
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                           0.330    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.008ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/counter_reg[17]/CLR
                            (removal check against rising-edge clock clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.186ns (19.357%)  route 0.775ns (80.643%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.551    -0.630    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          0.635     0.145    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/s_axi_aresetn
    SLICE_X13Y63         LUT1 (Prop_lut1_I0_O)        0.045     0.190 f  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/axi_awready_i_1/O
                         net (fo=234, routed)         0.140     0.331    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/SR[0]
    SLICE_X13Y62         FDCE                                         f  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.829    -0.860    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/s_axi_aclk
    SLICE_X13Y62         FDCE                                         r  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/counter_reg[17]/C
                         clock pessimism              0.275    -0.585    
    SLICE_X13Y62         FDCE (Remov_fdce_C_CLR)     -0.092    -0.677    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          0.677    
                         arrival time                           0.331    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.008ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/counter_reg[19]/CLR
                            (removal check against rising-edge clock clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.186ns (19.357%)  route 0.775ns (80.643%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.551    -0.630    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          0.635     0.145    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/s_axi_aresetn
    SLICE_X13Y63         LUT1 (Prop_lut1_I0_O)        0.045     0.190 f  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/axi_awready_i_1/O
                         net (fo=234, routed)         0.140     0.331    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/SR[0]
    SLICE_X13Y62         FDCE                                         f  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.829    -0.860    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/s_axi_aclk
    SLICE_X13Y62         FDCE                                         r  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/counter_reg[19]/C
                         clock pessimism              0.275    -0.585    
    SLICE_X13Y62         FDCE (Remov_fdce_C_CLR)     -0.092    -0.677    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.677    
                         arrival time                           0.331    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.061ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/counter_reg[18]/CLR
                            (removal check against rising-edge clock clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.014ns  (logic 0.186ns (18.349%)  route 0.828ns (81.651%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.551    -0.630    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          0.635     0.145    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/s_axi_aresetn
    SLICE_X13Y63         LUT1 (Prop_lut1_I0_O)        0.045     0.190 f  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/axi_awready_i_1/O
                         net (fo=234, routed)         0.193     0.383    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/SR[0]
    SLICE_X15Y62         FDCE                                         f  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.829    -0.860    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/s_axi_aclk
    SLICE_X15Y62         FDCE                                         r  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/counter_reg[18]/C
                         clock pessimism              0.275    -0.585    
    SLICE_X15Y62         FDCE (Remov_fdce_C_CLR)     -0.092    -0.677    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.677    
                         arrival time                           0.383    
  -------------------------------------------------------------------
                         slack                                  1.061    

Slack (MET) :             1.061ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/counter_reg[20]/CLR
                            (removal check against rising-edge clock clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.014ns  (logic 0.186ns (18.349%)  route 0.828ns (81.651%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.551    -0.630    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          0.635     0.145    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/s_axi_aresetn
    SLICE_X13Y63         LUT1 (Prop_lut1_I0_O)        0.045     0.190 f  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/axi_awready_i_1/O
                         net (fo=234, routed)         0.193     0.383    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/SR[0]
    SLICE_X15Y62         FDCE                                         f  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.829    -0.860    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/s_axi_aclk
    SLICE_X15Y62         FDCE                                         r  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/counter_reg[20]/C
                         clock pessimism              0.275    -0.585    
    SLICE_X15Y62         FDCE (Remov_fdce_C_CLR)     -0.092    -0.677    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/counter_reg[20]
  -------------------------------------------------------------------
                         required time                          0.677    
                         arrival time                           0.383    
  -------------------------------------------------------------------
                         slack                                  1.061    

Slack (MET) :             1.071ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/counter_reg[25]/CLR
                            (removal check against rising-edge clock clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.186ns (18.180%)  route 0.837ns (81.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.551    -0.630    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          0.635     0.145    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/s_axi_aresetn
    SLICE_X13Y63         LUT1 (Prop_lut1_I0_O)        0.045     0.190 f  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/axi_awready_i_1/O
                         net (fo=234, routed)         0.202     0.393    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/SR[0]
    SLICE_X15Y64         FDCE                                         f  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.828    -0.861    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/s_axi_aclk
    SLICE_X15Y64         FDCE                                         r  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/counter_reg[25]/C
                         clock pessimism              0.275    -0.586    
    SLICE_X15Y64         FDCE (Remov_fdce_C_CLR)     -0.092    -0.678    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/counter_reg[25]
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                           0.393    
  -------------------------------------------------------------------
                         slack                                  1.071    

Slack (MET) :             1.071ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/counter_reg[26]/CLR
                            (removal check against rising-edge clock clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.186ns (18.180%)  route 0.837ns (81.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.551    -0.630    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          0.635     0.145    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/s_axi_aresetn
    SLICE_X13Y63         LUT1 (Prop_lut1_I0_O)        0.045     0.190 f  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/axi_awready_i_1/O
                         net (fo=234, routed)         0.202     0.393    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/SR[0]
    SLICE_X15Y64         FDCE                                         f  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.828    -0.861    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/s_axi_aclk
    SLICE_X15Y64         FDCE                                         r  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/counter_reg[26]/C
                         clock pessimism              0.275    -0.586    
    SLICE_X15Y64         FDCE (Remov_fdce_C_CLR)     -0.092    -0.678    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                           0.393    
  -------------------------------------------------------------------
                         slack                                  1.071    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100M_mb_demo_clk_wiz_1_0
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        2.418ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.332ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.418ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/matrix_p31_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.378ns  (logic 0.580ns (6.185%)  route 8.798ns (93.815%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 11.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.537    -0.975    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.519 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          2.527     2.008    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.124     2.132 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        6.271     8.403    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/AR[0]
    SLICE_X48Y20         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/matrix_p31_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.440    11.440    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/clk_out1
    SLICE_X48Y20         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/matrix_p31_reg[6]/C
                         clock pessimism              0.000    11.440    
                         clock uncertainty           -0.214    11.226    
    SLICE_X48Y20         FDCE (Recov_fdce_C_CLR)     -0.405    10.821    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/matrix_p31_reg[6]
  -------------------------------------------------------------------
                         required time                         10.821    
                         arrival time                          -8.403    
  -------------------------------------------------------------------
                         slack                                  2.418    

Slack (MET) :             2.418ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/matrix_p32_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.378ns  (logic 0.580ns (6.185%)  route 8.798ns (93.815%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 11.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.537    -0.975    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.519 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          2.527     2.008    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.124     2.132 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        6.271     8.403    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/AR[0]
    SLICE_X48Y20         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/matrix_p32_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.440    11.440    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/clk_out1
    SLICE_X48Y20         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/matrix_p32_reg[6]/C
                         clock pessimism              0.000    11.440    
                         clock uncertainty           -0.214    11.226    
    SLICE_X48Y20         FDCE (Recov_fdce_C_CLR)     -0.405    10.821    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/matrix_p32_reg[6]
  -------------------------------------------------------------------
                         required time                         10.821    
                         arrival time                          -8.403    
  -------------------------------------------------------------------
                         slack                                  2.418    

Slack (MET) :             2.418ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/matrix_p33_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.378ns  (logic 0.580ns (6.185%)  route 8.798ns (93.815%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 11.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.537    -0.975    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.519 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          2.527     2.008    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.124     2.132 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        6.271     8.403    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/AR[0]
    SLICE_X48Y20         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/matrix_p33_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.440    11.440    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/clk_out1
    SLICE_X48Y20         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/matrix_p33_reg[6]/C
                         clock pessimism              0.000    11.440    
                         clock uncertainty           -0.214    11.226    
    SLICE_X48Y20         FDCE (Recov_fdce_C_CLR)     -0.405    10.821    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/matrix_p33_reg[6]
  -------------------------------------------------------------------
                         required time                         10.821    
                         arrival time                          -8.403    
  -------------------------------------------------------------------
                         slack                                  2.418    

Slack (MET) :             2.418ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p33_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.378ns  (logic 0.580ns (6.185%)  route 8.798ns (93.815%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 11.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.537    -0.975    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.519 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          2.527     2.008    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.124     2.132 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        6.271     8.403    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X48Y20         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p33_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.440    11.440    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/clk_out1
    SLICE_X48Y20         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p33_reg[3]/C
                         clock pessimism              0.000    11.440    
                         clock uncertainty           -0.214    11.226    
    SLICE_X48Y20         FDCE (Recov_fdce_C_CLR)     -0.405    10.821    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p33_reg[3]
  -------------------------------------------------------------------
                         required time                         10.821    
                         arrival time                          -8.403    
  -------------------------------------------------------------------
                         slack                                  2.418    

Slack (MET) :             2.426ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/matrix_p21_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.361ns  (logic 0.580ns (6.196%)  route 8.781ns (93.804%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 11.431 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.537    -0.975    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.519 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          2.527     2.008    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.124     2.132 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        6.254     8.386    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/AR[0]
    SLICE_X44Y24         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/matrix_p21_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.431    11.431    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/clk_out1
    SLICE_X44Y24         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/matrix_p21_reg[3]/C
                         clock pessimism              0.000    11.431    
                         clock uncertainty           -0.214    11.217    
    SLICE_X44Y24         FDCE (Recov_fdce_C_CLR)     -0.405    10.812    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/matrix_p21_reg[3]
  -------------------------------------------------------------------
                         required time                         10.812    
                         arrival time                          -8.386    
  -------------------------------------------------------------------
                         slack                                  2.426    

Slack (MET) :             2.426ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/matrix_p21_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.361ns  (logic 0.580ns (6.196%)  route 8.781ns (93.804%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 11.431 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.537    -0.975    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.519 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          2.527     2.008    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.124     2.132 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        6.254     8.386    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/AR[0]
    SLICE_X44Y24         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/matrix_p21_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.431    11.431    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/clk_out1
    SLICE_X44Y24         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/matrix_p21_reg[7]/C
                         clock pessimism              0.000    11.431    
                         clock uncertainty           -0.214    11.217    
    SLICE_X44Y24         FDCE (Recov_fdce_C_CLR)     -0.405    10.812    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/matrix_p21_reg[7]
  -------------------------------------------------------------------
                         required time                         10.812    
                         arrival time                          -8.386    
  -------------------------------------------------------------------
                         slack                                  2.426    

Slack (MET) :             2.426ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/matrix_p22_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.361ns  (logic 0.580ns (6.196%)  route 8.781ns (93.804%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 11.431 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.537    -0.975    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.519 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          2.527     2.008    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.124     2.132 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        6.254     8.386    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/AR[0]
    SLICE_X44Y24         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/matrix_p22_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.431    11.431    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/clk_out1
    SLICE_X44Y24         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/matrix_p22_reg[1]/C
                         clock pessimism              0.000    11.431    
                         clock uncertainty           -0.214    11.217    
    SLICE_X44Y24         FDCE (Recov_fdce_C_CLR)     -0.405    10.812    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/matrix_p22_reg[1]
  -------------------------------------------------------------------
                         required time                         10.812    
                         arrival time                          -8.386    
  -------------------------------------------------------------------
                         slack                                  2.426    

Slack (MET) :             2.426ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/matrix_p22_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.361ns  (logic 0.580ns (6.196%)  route 8.781ns (93.804%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 11.431 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.537    -0.975    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.519 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          2.527     2.008    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.124     2.132 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        6.254     8.386    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/AR[0]
    SLICE_X44Y24         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/matrix_p22_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.431    11.431    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/clk_out1
    SLICE_X44Y24         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/matrix_p22_reg[4]/C
                         clock pessimism              0.000    11.431    
                         clock uncertainty           -0.214    11.217    
    SLICE_X44Y24         FDCE (Recov_fdce_C_CLR)     -0.405    10.812    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/matrix_p22_reg[4]
  -------------------------------------------------------------------
                         required time                         10.812    
                         arrival time                          -8.386    
  -------------------------------------------------------------------
                         slack                                  2.426    

Slack (MET) :             2.430ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/p2_middle_comparator/pixel_max_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.356ns  (logic 0.580ns (6.199%)  route 8.776ns (93.801%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 11.431 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.537    -0.975    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.519 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          2.527     2.008    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.124     2.132 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        6.249     8.381    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/p2_middle_comparator/AR[0]
    SLICE_X45Y24         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/p2_middle_comparator/pixel_max_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.431    11.431    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/p2_middle_comparator/clk_out1
    SLICE_X45Y24         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/p2_middle_comparator/pixel_max_reg[7]/C
                         clock pessimism              0.000    11.431    
                         clock uncertainty           -0.214    11.217    
    SLICE_X45Y24         FDCE (Recov_fdce_C_CLR)     -0.405    10.812    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/p2_middle_comparator/pixel_max_reg[7]
  -------------------------------------------------------------------
                         required time                         10.812    
                         arrival time                          -8.381    
  -------------------------------------------------------------------
                         slack                                  2.430    

Slack (MET) :             2.430ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/p2_middle_comparator/pixel_med_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.356ns  (logic 0.580ns (6.199%)  route 8.776ns (93.801%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 11.431 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.537    -0.975    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.519 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          2.527     2.008    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.124     2.132 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        6.249     8.381    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/p2_middle_comparator/AR[0]
    SLICE_X45Y24         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/p2_middle_comparator/pixel_med_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.431    11.431    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/p2_middle_comparator/clk_out1
    SLICE_X45Y24         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/p2_middle_comparator/pixel_med_reg[7]/C
                         clock pessimism              0.000    11.431    
                         clock uncertainty           -0.214    11.217    
    SLICE_X45Y24         FDCE (Recov_fdce_C_CLR)     -0.405    10.812    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/p2_middle_comparator/pixel_med_reg[7]
  -------------------------------------------------------------------
                         required time                         10.812    
                         arrival time                          -8.381    
  -------------------------------------------------------------------
                         slack                                  2.430    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_hist_rd_addr_delay1_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.943ns  (logic 0.186ns (9.572%)  route 1.757ns (90.428%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.551    -0.630    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          1.259     0.770    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.045     0.815 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        0.498     1.313    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/rst_p
    SLICE_X12Y54         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_hist_rd_addr_delay1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.833     0.833    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X12Y54         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_hist_rd_addr_delay1_reg[4]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.214     1.048    
    SLICE_X12Y54         FDCE (Remov_fdce_C_CLR)     -0.067     0.981    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_hist_rd_addr_delay1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_hist_rd_addr_delay2_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.943ns  (logic 0.186ns (9.572%)  route 1.757ns (90.428%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.551    -0.630    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          1.259     0.770    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.045     0.815 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        0.498     1.313    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/rst_p
    SLICE_X12Y54         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_hist_rd_addr_delay2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.833     0.833    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X12Y54         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_hist_rd_addr_delay2_reg[4]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.214     1.048    
    SLICE_X12Y54         FDCE (Remov_fdce_C_CLR)     -0.067     0.981    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_hist_rd_addr_delay2_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_hist_rd_addr_delay1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.040ns  (logic 0.186ns (9.119%)  route 1.854ns (90.881%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.551    -0.630    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          1.259     0.770    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.045     0.815 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        0.595     1.410    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/rst_p
    SLICE_X12Y52         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_hist_rd_addr_delay1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.834     0.834    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X12Y52         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_hist_rd_addr_delay1_reg[1]/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.214     1.049    
    SLICE_X12Y52         FDCE (Remov_fdce_C_CLR)     -0.067     0.982    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_hist_rd_addr_delay1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_hist_rd_addr_delay2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.040ns  (logic 0.186ns (9.119%)  route 1.854ns (90.881%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.551    -0.630    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          1.259     0.770    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.045     0.815 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        0.595     1.410    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/rst_p
    SLICE_X12Y52         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_hist_rd_addr_delay2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.834     0.834    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X12Y52         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_hist_rd_addr_delay2_reg[1]/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.214     1.049    
    SLICE_X12Y52         FDCE (Remov_fdce_C_CLR)     -0.067     0.982    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_hist_rd_addr_delay2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/pixel_x_delay_4_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.040ns  (logic 0.186ns (9.119%)  route 1.854ns (90.881%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.551    -0.630    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          1.259     0.770    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.045     0.815 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        0.595     1.410    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/AR[0]
    SLICE_X13Y52         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/pixel_x_delay_4_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.834     0.834    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/clk_out1
    SLICE_X13Y52         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/pixel_x_delay_4_reg[0]/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.214     1.049    
    SLICE_X13Y52         FDCE (Remov_fdce_C_CLR)     -0.092     0.957    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/pixel_x_delay_4_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.957    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/pixel_x_delay_4_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.040ns  (logic 0.186ns (9.119%)  route 1.854ns (90.881%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.551    -0.630    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          1.259     0.770    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.045     0.815 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        0.595     1.410    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/AR[0]
    SLICE_X13Y52         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/pixel_x_delay_4_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.834     0.834    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/clk_out1
    SLICE_X13Y52         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/pixel_x_delay_4_reg[7]/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.214     1.049    
    SLICE_X13Y52         FDCE (Remov_fdce_C_CLR)     -0.092     0.957    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/pixel_x_delay_4_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.957    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_hist_rd_addr_delay1_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.101ns  (logic 0.186ns (8.855%)  route 1.915ns (91.145%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.551    -0.630    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          1.259     0.770    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.045     0.815 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        0.655     1.470    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/rst_p
    SLICE_X12Y53         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_hist_rd_addr_delay1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.833     0.833    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X12Y53         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_hist_rd_addr_delay1_reg[7]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.214     1.048    
    SLICE_X12Y53         FDCE (Remov_fdce_C_CLR)     -0.067     0.981    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_hist_rd_addr_delay1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_hist_rd_addr_delay2_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.101ns  (logic 0.186ns (8.855%)  route 1.915ns (91.145%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.551    -0.630    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          1.259     0.770    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.045     0.815 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        0.655     1.470    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/rst_p
    SLICE_X12Y53         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_hist_rd_addr_delay2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.833     0.833    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X12Y53         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_hist_rd_addr_delay2_reg[7]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.214     1.048    
    SLICE_X12Y53         FDCE (Remov_fdce_C_CLR)     -0.067     0.981    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_hist_rd_addr_delay2_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_hist_rd_addr_delay1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 0.186ns (8.825%)  route 1.922ns (91.174%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.551    -0.630    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          1.259     0.770    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.045     0.815 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        0.662     1.477    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/rst_p
    SLICE_X14Y51         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_hist_rd_addr_delay1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.834     0.834    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X14Y51         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_hist_rd_addr_delay1_reg[2]/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.214     1.049    
    SLICE_X14Y51         FDCE (Remov_fdce_C_CLR)     -0.067     0.982    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_hist_rd_addr_delay1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           1.477    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_hist_rd_addr_delay1_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 0.186ns (8.825%)  route 1.922ns (91.174%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.551    -0.630    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          1.259     0.770    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.045     0.815 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        0.662     1.477    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/rst_p
    SLICE_X14Y51         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_hist_rd_addr_delay1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.834     0.834    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X14Y51         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_hist_rd_addr_delay1_reg[5]/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.214     1.049    
    SLICE_X14Y51         FDCE (Remov_fdce_C_CLR)     -0.067     0.982    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_hist_rd_addr_delay1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           1.477    
  -------------------------------------------------------------------
                         slack                                  0.495    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100M_mb_demo_clk_wiz_1_0
  To Clock:  clk_out2_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        3.821ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.842ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.821ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        7.953ns  (logic 0.580ns (7.293%)  route 7.373ns (92.707%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 41.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.975ns = ( 29.025 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.537    29.025    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.456    29.481 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          2.527    32.008    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.124    32.132 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        4.846    36.978    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/AR[0]
    SLICE_X33Y36         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.440    41.440    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X33Y36         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[13]/C
                         clock pessimism              0.000    41.440    
                         clock uncertainty           -0.236    41.204    
    SLICE_X33Y36         FDCE (Recov_fdce_C_CLR)     -0.405    40.799    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         40.799    
                         arrival time                         -36.978    
  -------------------------------------------------------------------
                         slack                                  3.821    

Slack (MET) :             3.821ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        7.953ns  (logic 0.580ns (7.293%)  route 7.373ns (92.707%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 41.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.975ns = ( 29.025 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.537    29.025    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.456    29.481 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          2.527    32.008    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.124    32.132 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        4.846    36.978    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/AR[0]
    SLICE_X33Y36         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.440    41.440    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X33Y36         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[14]/C
                         clock pessimism              0.000    41.440    
                         clock uncertainty           -0.236    41.204    
    SLICE_X33Y36         FDCE (Recov_fdce_C_CLR)     -0.405    40.799    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         40.799    
                         arrival time                         -36.978    
  -------------------------------------------------------------------
                         slack                                  3.821    

Slack (MET) :             3.821ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        7.953ns  (logic 0.580ns (7.293%)  route 7.373ns (92.707%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 41.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.975ns = ( 29.025 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.537    29.025    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.456    29.481 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          2.527    32.008    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.124    32.132 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        4.846    36.978    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/AR[0]
    SLICE_X33Y36         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.440    41.440    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X33Y36         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[15]/C
                         clock pessimism              0.000    41.440    
                         clock uncertainty           -0.236    41.204    
    SLICE_X33Y36         FDCE (Recov_fdce_C_CLR)     -0.405    40.799    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         40.799    
                         arrival time                         -36.978    
  -------------------------------------------------------------------
                         slack                                  3.821    

Slack (MET) :             3.821ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        7.953ns  (logic 0.580ns (7.293%)  route 7.373ns (92.707%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 41.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.975ns = ( 29.025 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.537    29.025    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.456    29.481 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          2.527    32.008    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.124    32.132 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        4.846    36.978    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/AR[0]
    SLICE_X33Y36         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.440    41.440    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X33Y36         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[16]/C
                         clock pessimism              0.000    41.440    
                         clock uncertainty           -0.236    41.204    
    SLICE_X33Y36         FDCE (Recov_fdce_C_CLR)     -0.405    40.799    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         40.799    
                         arrival time                         -36.978    
  -------------------------------------------------------------------
                         slack                                  3.821    

Slack (MET) :             3.944ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        7.830ns  (logic 0.580ns (7.407%)  route 7.250ns (92.593%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 41.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.975ns = ( 29.025 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.537    29.025    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.456    29.481 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          2.527    32.008    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.124    32.132 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        4.723    36.855    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/AR[0]
    SLICE_X28Y33         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.440    41.440    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X28Y33         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[0]/C
                         clock pessimism              0.000    41.440    
                         clock uncertainty           -0.236    41.204    
    SLICE_X28Y33         FDCE (Recov_fdce_C_CLR)     -0.405    40.799    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         40.799    
                         arrival time                         -36.855    
  -------------------------------------------------------------------
                         slack                                  3.944    

Slack (MET) :             3.983ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        7.788ns  (logic 0.580ns (7.448%)  route 7.208ns (92.552%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 41.437 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.975ns = ( 29.025 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.537    29.025    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.456    29.481 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          2.527    32.008    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.124    32.132 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        4.680    36.813    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/AR[0]
    SLICE_X33Y32         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.437    41.437    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X33Y32         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[1]/C
                         clock pessimism              0.000    41.437    
                         clock uncertainty           -0.236    41.201    
    SLICE_X33Y32         FDCE (Recov_fdce_C_CLR)     -0.405    40.796    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         40.796    
                         arrival time                         -36.813    
  -------------------------------------------------------------------
                         slack                                  3.983    

Slack (MET) :             3.983ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        7.788ns  (logic 0.580ns (7.448%)  route 7.208ns (92.552%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 41.437 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.975ns = ( 29.025 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.537    29.025    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.456    29.481 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          2.527    32.008    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.124    32.132 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        4.680    36.813    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/AR[0]
    SLICE_X33Y32         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.437    41.437    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X33Y32         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[2]/C
                         clock pessimism              0.000    41.437    
                         clock uncertainty           -0.236    41.201    
    SLICE_X33Y32         FDCE (Recov_fdce_C_CLR)     -0.405    40.796    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         40.796    
                         arrival time                         -36.813    
  -------------------------------------------------------------------
                         slack                                  3.983    

Slack (MET) :             3.983ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        7.788ns  (logic 0.580ns (7.448%)  route 7.208ns (92.552%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 41.437 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.975ns = ( 29.025 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.537    29.025    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.456    29.481 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          2.527    32.008    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.124    32.132 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        4.680    36.813    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/AR[0]
    SLICE_X33Y32         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.437    41.437    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X33Y32         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[3]/C
                         clock pessimism              0.000    41.437    
                         clock uncertainty           -0.236    41.201    
    SLICE_X33Y32         FDCE (Recov_fdce_C_CLR)     -0.405    40.796    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         40.796    
                         arrival time                         -36.813    
  -------------------------------------------------------------------
                         slack                                  3.983    

Slack (MET) :             3.983ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        7.788ns  (logic 0.580ns (7.448%)  route 7.208ns (92.552%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 41.437 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.975ns = ( 29.025 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.537    29.025    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.456    29.481 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          2.527    32.008    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.124    32.132 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        4.680    36.813    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/AR[0]
    SLICE_X33Y32         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.437    41.437    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X33Y32         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[4]/C
                         clock pessimism              0.000    41.437    
                         clock uncertainty           -0.236    41.201    
    SLICE_X33Y32         FDCE (Recov_fdce_C_CLR)     -0.405    40.796    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         40.796    
                         arrival time                         -36.813    
  -------------------------------------------------------------------
                         slack                                  3.983    

Slack (MET) :             3.988ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        7.785ns  (logic 0.580ns (7.450%)  route 7.205ns (92.550%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 41.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.975ns = ( 29.025 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.537    29.025    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.456    29.481 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          2.527    32.008    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.124    32.132 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        4.678    36.810    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/AR[0]
    SLICE_X33Y34         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.439    41.439    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X33Y34         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[10]/C
                         clock pessimism              0.000    41.439    
                         clock uncertainty           -0.236    41.203    
    SLICE_X33Y34         FDCE (Recov_fdce_C_CLR)     -0.405    40.798    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         40.798    
                         arrival time                         -36.810    
  -------------------------------------------------------------------
                         slack                                  3.988    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.842ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.447ns  (logic 0.186ns (7.602%)  route 2.261ns (92.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.551    -0.630    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          1.259     0.770    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.045     0.815 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        1.002     1.817    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/AR[0]
    SLICE_X32Y50         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.830     0.830    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X32Y50         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[5]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.236     1.067    
    SLICE_X32Y50         FDCE (Remov_fdce_C_CLR)     -0.092     0.975    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.975    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.842ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[9]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.447ns  (logic 0.186ns (7.602%)  route 2.261ns (92.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.551    -0.630    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          1.259     0.770    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.045     0.815 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        1.002     1.817    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/AR[0]
    SLICE_X32Y50         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.830     0.830    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X32Y50         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[9]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.236     1.067    
    SLICE_X32Y50         FDCE (Remov_fdce_C_CLR)     -0.092     0.975    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.975    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.928ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.536ns  (logic 0.186ns (7.336%)  route 2.350ns (92.664%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.551    -0.630    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          1.259     0.770    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.045     0.815 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        1.090     1.905    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/AR[0]
    SLICE_X33Y47         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.833     0.833    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X33Y47         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[0]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.236     1.069    
    SLICE_X33Y47         FDCE (Remov_fdce_C_CLR)     -0.092     0.977    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.928    

Slack (MET) :             0.928ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.536ns  (logic 0.186ns (7.336%)  route 2.350ns (92.664%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.551    -0.630    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          1.259     0.770    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.045     0.815 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        1.090     1.905    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/AR[0]
    SLICE_X33Y47         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.833     0.833    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X33Y47         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[1]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.236     1.069    
    SLICE_X33Y47         FDCE (Remov_fdce_C_CLR)     -0.092     0.977    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.928    

Slack (MET) :             0.928ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.536ns  (logic 0.186ns (7.336%)  route 2.350ns (92.664%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.551    -0.630    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          1.259     0.770    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.045     0.815 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        1.090     1.905    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/AR[0]
    SLICE_X33Y47         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.833     0.833    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X33Y47         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[2]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.236     1.069    
    SLICE_X33Y47         FDCE (Remov_fdce_C_CLR)     -0.092     0.977    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.928    

Slack (MET) :             0.928ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.536ns  (logic 0.186ns (7.336%)  route 2.350ns (92.664%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.551    -0.630    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          1.259     0.770    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.045     0.815 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        1.090     1.905    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/AR[0]
    SLICE_X33Y47         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.833     0.833    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X33Y47         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[3]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.236     1.069    
    SLICE_X33Y47         FDCE (Remov_fdce_C_CLR)     -0.092     0.977    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.928    

Slack (MET) :             0.928ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.536ns  (logic 0.186ns (7.336%)  route 2.350ns (92.664%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.551    -0.630    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          1.259     0.770    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.045     0.815 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        1.090     1.905    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/AR[0]
    SLICE_X33Y47         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.833     0.833    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X33Y47         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[4]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.236     1.069    
    SLICE_X33Y47         FDCE (Remov_fdce_C_CLR)     -0.092     0.977    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.928    

Slack (MET) :             0.933ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.540ns  (logic 0.186ns (7.323%)  route 2.354ns (92.677%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.551    -0.630    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          1.259     0.770    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.045     0.815 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        1.095     1.910    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/AR[0]
    SLICE_X32Y47         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.833     0.833    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X32Y47         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.236     1.069    
    SLICE_X32Y47         FDCE (Remov_fdce_C_CLR)     -0.092     0.977    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.933ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.540ns  (logic 0.186ns (7.323%)  route 2.354ns (92.677%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.551    -0.630    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          1.259     0.770    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.045     0.815 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        1.095     1.910    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/AR[0]
    SLICE_X32Y47         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.833     0.833    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X32Y47         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[6]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.236     1.069    
    SLICE_X32Y47         FDCE (Remov_fdce_C_CLR)     -0.092     0.977    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.933ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.540ns  (logic 0.186ns (7.323%)  route 2.354ns (92.677%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.551    -0.630    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y77         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          1.259     0.770    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y54         LUT1 (Prop_lut1_I0_O)        0.045     0.815 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        1.095     1.910    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/AR[0]
    SLICE_X32Y47         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3296, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.833     0.833    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X32Y47         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[7]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.236     1.069    
    SLICE_X32Y47         FDCE (Remov_fdce_C_CLR)     -0.092     0.977    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.933    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.999ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.269ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.999ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.544ns  (logic 0.828ns (23.363%)  route 2.716ns (76.637%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.133ns = ( 36.133 - 33.000 ) 
    Source Clock Delay      (SCD):    3.513ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.869     1.869    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.548     3.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.456     3.969 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.196     5.165    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X28Y23         LUT6 (Prop_lut6_I4_O)        0.124     5.289 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.658     5.948    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X28Y22         LUT4 (Prop_lut4_I3_O)        0.124     6.072 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.169     6.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X28Y22         LUT1 (Prop_lut1_I0_O)        0.124     6.365 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.693     7.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X29Y18         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.605    34.605    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.696 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.437    36.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X29Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.363    36.496    
                         clock uncertainty           -0.035    36.461    
    SLICE_X29Y18         FDCE (Recov_fdce_C_CLR)     -0.405    36.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.056    
                         arrival time                          -7.057    
  -------------------------------------------------------------------
                         slack                                 28.999    

Slack (MET) :             28.999ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.544ns  (logic 0.828ns (23.363%)  route 2.716ns (76.637%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.133ns = ( 36.133 - 33.000 ) 
    Source Clock Delay      (SCD):    3.513ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.869     1.869    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.548     3.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.456     3.969 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.196     5.165    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X28Y23         LUT6 (Prop_lut6_I4_O)        0.124     5.289 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.658     5.948    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X28Y22         LUT4 (Prop_lut4_I3_O)        0.124     6.072 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.169     6.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X28Y22         LUT1 (Prop_lut1_I0_O)        0.124     6.365 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.693     7.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X29Y18         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.605    34.605    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.696 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.437    36.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X29Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.363    36.496    
                         clock uncertainty           -0.035    36.461    
    SLICE_X29Y18         FDCE (Recov_fdce_C_CLR)     -0.405    36.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.056    
                         arrival time                          -7.057    
  -------------------------------------------------------------------
                         slack                                 28.999    

Slack (MET) :             28.999ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.544ns  (logic 0.828ns (23.363%)  route 2.716ns (76.637%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.133ns = ( 36.133 - 33.000 ) 
    Source Clock Delay      (SCD):    3.513ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.869     1.869    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.548     3.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.456     3.969 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.196     5.165    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X28Y23         LUT6 (Prop_lut6_I4_O)        0.124     5.289 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.658     5.948    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X28Y22         LUT4 (Prop_lut4_I3_O)        0.124     6.072 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.169     6.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X28Y22         LUT1 (Prop_lut1_I0_O)        0.124     6.365 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.693     7.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X29Y18         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.605    34.605    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.696 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.437    36.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X29Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.363    36.496    
                         clock uncertainty           -0.035    36.461    
    SLICE_X29Y18         FDCE (Recov_fdce_C_CLR)     -0.405    36.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.056    
                         arrival time                          -7.057    
  -------------------------------------------------------------------
                         slack                                 28.999    

Slack (MET) :             28.999ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.544ns  (logic 0.828ns (23.363%)  route 2.716ns (76.637%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.133ns = ( 36.133 - 33.000 ) 
    Source Clock Delay      (SCD):    3.513ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.869     1.869    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.548     3.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.456     3.969 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.196     5.165    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X28Y23         LUT6 (Prop_lut6_I4_O)        0.124     5.289 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.658     5.948    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X28Y22         LUT4 (Prop_lut4_I3_O)        0.124     6.072 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.169     6.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X28Y22         LUT1 (Prop_lut1_I0_O)        0.124     6.365 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.693     7.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X29Y18         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.605    34.605    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.696 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.437    36.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X29Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.363    36.496    
                         clock uncertainty           -0.035    36.461    
    SLICE_X29Y18         FDCE (Recov_fdce_C_CLR)     -0.405    36.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.056    
                         arrival time                          -7.057    
  -------------------------------------------------------------------
                         slack                                 28.999    

Slack (MET) :             28.999ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.544ns  (logic 0.828ns (23.363%)  route 2.716ns (76.637%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.133ns = ( 36.133 - 33.000 ) 
    Source Clock Delay      (SCD):    3.513ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.869     1.869    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.548     3.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.456     3.969 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.196     5.165    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X28Y23         LUT6 (Prop_lut6_I4_O)        0.124     5.289 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.658     5.948    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X28Y22         LUT4 (Prop_lut4_I3_O)        0.124     6.072 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.169     6.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X28Y22         LUT1 (Prop_lut1_I0_O)        0.124     6.365 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.693     7.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X29Y18         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.605    34.605    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.696 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.437    36.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X29Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.363    36.496    
                         clock uncertainty           -0.035    36.461    
    SLICE_X29Y18         FDCE (Recov_fdce_C_CLR)     -0.405    36.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.056    
                         arrival time                          -7.057    
  -------------------------------------------------------------------
                         slack                                 28.999    

Slack (MET) :             28.999ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.544ns  (logic 0.828ns (23.363%)  route 2.716ns (76.637%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.133ns = ( 36.133 - 33.000 ) 
    Source Clock Delay      (SCD):    3.513ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.869     1.869    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.548     3.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.456     3.969 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.196     5.165    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X28Y23         LUT6 (Prop_lut6_I4_O)        0.124     5.289 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.658     5.948    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X28Y22         LUT4 (Prop_lut4_I3_O)        0.124     6.072 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.169     6.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X28Y22         LUT1 (Prop_lut1_I0_O)        0.124     6.365 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.693     7.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X29Y18         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.605    34.605    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.696 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.437    36.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X29Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.363    36.496    
                         clock uncertainty           -0.035    36.461    
    SLICE_X29Y18         FDCE (Recov_fdce_C_CLR)     -0.405    36.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.056    
                         arrival time                          -7.057    
  -------------------------------------------------------------------
                         slack                                 28.999    

Slack (MET) :             28.999ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.544ns  (logic 0.828ns (23.363%)  route 2.716ns (76.637%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.133ns = ( 36.133 - 33.000 ) 
    Source Clock Delay      (SCD):    3.513ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.869     1.869    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.548     3.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.456     3.969 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.196     5.165    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X28Y23         LUT6 (Prop_lut6_I4_O)        0.124     5.289 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.658     5.948    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X28Y22         LUT4 (Prop_lut4_I3_O)        0.124     6.072 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.169     6.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X28Y22         LUT1 (Prop_lut1_I0_O)        0.124     6.365 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.693     7.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X29Y18         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.605    34.605    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.696 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.437    36.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X29Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.363    36.496    
                         clock uncertainty           -0.035    36.461    
    SLICE_X29Y18         FDCE (Recov_fdce_C_CLR)     -0.405    36.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.056    
                         arrival time                          -7.057    
  -------------------------------------------------------------------
                         slack                                 28.999    

Slack (MET) :             29.135ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.828ns (24.281%)  route 2.582ns (75.719%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.135ns = ( 36.135 - 33.000 ) 
    Source Clock Delay      (SCD):    3.513ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.869     1.869    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.548     3.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.456     3.969 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.196     5.165    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X28Y23         LUT6 (Prop_lut6_I4_O)        0.124     5.289 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.658     5.948    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X28Y22         LUT4 (Prop_lut4_I3_O)        0.124     6.072 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.169     6.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X28Y22         LUT1 (Prop_lut1_I0_O)        0.124     6.365 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.559     6.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X28Y17         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.605    34.605    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.696 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.439    36.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X28Y17         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.363    36.498    
                         clock uncertainty           -0.035    36.463    
    SLICE_X28Y17         FDCE (Recov_fdce_C_CLR)     -0.405    36.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.058    
                         arrival time                          -6.923    
  -------------------------------------------------------------------
                         slack                                 29.135    

Slack (MET) :             29.135ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.828ns (24.281%)  route 2.582ns (75.719%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.135ns = ( 36.135 - 33.000 ) 
    Source Clock Delay      (SCD):    3.513ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.869     1.869    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.548     3.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.456     3.969 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.196     5.165    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X28Y23         LUT6 (Prop_lut6_I4_O)        0.124     5.289 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.658     5.948    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X28Y22         LUT4 (Prop_lut4_I3_O)        0.124     6.072 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.169     6.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X28Y22         LUT1 (Prop_lut1_I0_O)        0.124     6.365 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.559     6.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X28Y17         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.605    34.605    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.696 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.439    36.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X28Y17         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.363    36.498    
                         clock uncertainty           -0.035    36.463    
    SLICE_X28Y17         FDCE (Recov_fdce_C_CLR)     -0.405    36.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.058    
                         arrival time                          -6.923    
  -------------------------------------------------------------------
                         slack                                 29.135    

Slack (MET) :             29.135ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.828ns (24.281%)  route 2.582ns (75.719%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.135ns = ( 36.135 - 33.000 ) 
    Source Clock Delay      (SCD):    3.513ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.869     1.869    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.548     3.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.456     3.969 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.196     5.165    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X28Y23         LUT6 (Prop_lut6_I4_O)        0.124     5.289 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.658     5.948    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X28Y22         LUT4 (Prop_lut4_I3_O)        0.124     6.072 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.169     6.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X28Y22         LUT1 (Prop_lut1_I0_O)        0.124     6.365 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.559     6.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X28Y17         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.605    34.605    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.696 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.439    36.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X28Y17         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.363    36.498    
                         clock uncertainty           -0.035    36.463    
    SLICE_X28Y17         FDCE (Recov_fdce_C_CLR)     -0.405    36.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.058    
                         arrival time                          -6.923    
  -------------------------------------------------------------------
                         slack                                 29.135    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.976%)  route 0.300ns (68.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.741     0.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.767 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X33Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.141     1.471 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.300     1.771    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X37Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.857     0.857    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X37Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                         clock pessimism             -0.124     1.594    
    SLICE_X37Y3          FDCE (Remov_fdce_C_CLR)     -0.092     1.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.976%)  route 0.300ns (68.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.741     0.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.767 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X33Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.141     1.471 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.300     1.771    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X37Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.857     0.857    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X37Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
                         clock pessimism             -0.124     1.594    
    SLICE_X37Y3          FDCE (Remov_fdce_C_CLR)     -0.092     1.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.976%)  route 0.300ns (68.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.741     0.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.767 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X33Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.141     1.471 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.300     1.771    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X37Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.857     0.857    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X37Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                         clock pessimism             -0.124     1.594    
    SLICE_X37Y3          FDCE (Remov_fdce_C_CLR)     -0.092     1.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.976%)  route 0.300ns (68.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.741     0.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.767 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X33Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.141     1.471 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.300     1.771    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X37Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.857     0.857    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X37Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                         clock pessimism             -0.124     1.594    
    SLICE_X37Y3          FDCE (Remov_fdce_C_CLR)     -0.092     1.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.976%)  route 0.300ns (68.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.741     0.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.767 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X33Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.141     1.471 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.300     1.771    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X37Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.857     0.857    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X37Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
                         clock pessimism             -0.124     1.594    
    SLICE_X37Y3          FDCE (Remov_fdce_C_CLR)     -0.092     1.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.976%)  route 0.300ns (68.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.741     0.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.767 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X33Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.141     1.471 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.300     1.771    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X37Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.857     0.857    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X37Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                         clock pessimism             -0.124     1.594    
    SLICE_X37Y3          FDCE (Remov_fdce_C_CLR)     -0.092     1.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.976%)  route 0.300ns (68.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.741     0.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.767 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X33Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.141     1.471 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.300     1.771    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X37Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.857     0.857    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X37Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                         clock pessimism             -0.124     1.594    
    SLICE_X37Y3          FDCE (Remov_fdce_C_CLR)     -0.092     1.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.976%)  route 0.300ns (68.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.741     0.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.767 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X33Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.141     1.471 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.300     1.771    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X37Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.857     0.857    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X37Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                         clock pessimism             -0.124     1.594    
    SLICE_X37Y3          FDCE (Remov_fdce_C_CLR)     -0.092     1.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.664%)  route 0.304ns (68.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.741     0.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.767 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X33Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.141     1.471 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.304     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X36Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.857     0.857    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X36Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/C
                         clock pessimism             -0.124     1.594    
    SLICE_X36Y3          FDCE (Remov_fdce_C_CLR)     -0.092     1.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.141ns (28.723%)  route 0.350ns (71.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.719ns
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.741     0.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.767 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y0          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y0          FDPE (Prop_fdpe_C_Q)         0.141     1.472 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.350     1.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X36Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.857     0.857    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X36Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.124     1.595    
    SLICE_X36Y1          FDCE (Remov_fdce_C_CLR)     -0.092     1.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.319    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack       31.809ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.809ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.096ns  (logic 0.518ns (47.255%)  route 0.578ns (52.745%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y1                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X34Y1          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.578     1.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X35Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X35Y1          FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.096    
  -------------------------------------------------------------------
                         slack                                 31.809    

Slack (MET) :             31.815ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.918ns  (logic 0.478ns (52.070%)  route 0.440ns (47.930%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y1                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X34Y1          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.440     0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X35Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X35Y1          FDCE (Setup_fdce_C_D)       -0.267    32.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.733    
                         arrival time                          -0.918    
  -------------------------------------------------------------------
                         slack                                 31.815    

Slack (MET) :             31.850ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.885ns  (logic 0.419ns (47.350%)  route 0.466ns (52.650%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.466     0.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X31Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X31Y5          FDCE (Setup_fdce_C_D)       -0.265    32.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.735    
                         arrival time                          -0.885    
  -------------------------------------------------------------------
                         slack                                 31.850    

Slack (MET) :             31.907ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.874ns  (logic 0.419ns (47.955%)  route 0.455ns (52.045%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y3                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X29Y3          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.455     0.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X30Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X30Y2          FDCE (Setup_fdce_C_D)       -0.219    32.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.781    
                         arrival time                          -0.874    
  -------------------------------------------------------------------
                         slack                                 31.907    

Slack (MET) :             31.963ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.770ns  (logic 0.419ns (54.394%)  route 0.351ns (45.606%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y1                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X36Y1          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.351     0.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X37Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X37Y1          FDCE (Setup_fdce_C_D)       -0.267    32.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.733    
                         arrival time                          -0.770    
  -------------------------------------------------------------------
                         slack                                 31.963    

Slack (MET) :             32.003ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.902ns  (logic 0.456ns (50.557%)  route 0.446ns (49.443%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y1                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X36Y1          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.446     0.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X35Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X35Y2          FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -0.902    
  -------------------------------------------------------------------
                         slack                                 32.003    

Slack (MET) :             32.014ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.891ns  (logic 0.456ns (51.176%)  route 0.435ns (48.824%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.435     0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X31Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X31Y5          FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -0.891    
  -------------------------------------------------------------------
                         slack                                 32.014    

Slack (MET) :             32.162ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.745ns  (logic 0.456ns (61.194%)  route 0.289ns (38.806%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.289     0.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X31Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X31Y5          FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -0.745    
  -------------------------------------------------------------------
                         slack                                 32.162    





