[03/04 20:05:17      0s] 
[03/04 20:05:17      0s] Cadence Innovus(TM) Implementation System.
[03/04 20:05:17      0s] Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/04 20:05:17      0s] 
[03/04 20:05:17      0s] Version:	v19.17-s077_1, built Tue Dec 1 11:09:44 PST 2020
[03/04 20:05:17      0s] Options:	
[03/04 20:05:17      0s] Date:		Sat Mar  4 20:05:17 2023
[03/04 20:05:17      0s] Host:		ieng6-ece-06.ucsd.edu (x86_64 w/Linux 3.10.0-1160.80.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) CPU E5-2650 0 @ 2.00GHz 20480KB)
[03/04 20:05:17      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[03/04 20:05:17      0s] 
[03/04 20:05:17      0s] License:
[03/04 20:05:17      0s] 		invs	Innovus Implementation System	19.1	checkout succeeded
[03/04 20:05:17      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/04 20:05:34     14s] @(#)CDS: Innovus v19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
[03/04 20:05:34     14s] @(#)CDS: NanoRoute 19.17-s077_1 NR201130-0207/19_17-UB (database version 18.20, 510.7.1) {superthreading v1.53}
[03/04 20:05:34     14s] @(#)CDS: AAE 19.17-s018 (64bit) 12/01/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[03/04 20:05:34     14s] @(#)CDS: CTE 19.17-s022_1 () Nov 18 2020 03:10:35 ( )
[03/04 20:05:34     14s] @(#)CDS: SYNTECH 19.17-s005_1 () Oct 28 2020 05:12:49 ( )
[03/04 20:05:34     14s] @(#)CDS: CPE v19.17-s044
[03/04 20:05:34     14s] @(#)CDS: IQuantus/TQuantus 19.1.3-s268 (64bit) Mon Aug 10 22:57:12 PDT 2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[03/04 20:05:34     14s] @(#)CDS: OA 22.60-s011 Tue Jun 16 12:27:00 2020
[03/04 20:05:34     14s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[03/04 20:05:34     14s] @(#)CDS: RCDB 11.14.18
[03/04 20:05:34     14s] @(#)CDS: STYLUS 19.10-s021_1 (10/28/2020 08:51 PDT)
[03/04 20:05:34     14s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_21834_ieng6-ece-06.ucsd.edu_anijhawan_SpRVSN.

[03/04 20:05:34     14s] Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.
[03/04 20:05:35     14s] 
[03/04 20:05:35     14s] **INFO:  MMMC transition support version v31-84 
[03/04 20:05:35     14s] 
[03/04 20:05:35     14s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[03/04 20:05:35     14s] <CMD> suppressMessage ENCEXT-2799
[03/04 20:05:35     15s] <CMD> win
[03/04 20:06:36     23s] <CMD> set init_pwr_net VDD
[03/04 20:06:36     23s] <CMD> set init_gnd_net VSS
[03/04 20:06:36     23s] <CMD> set init_verilog ../syn/fullchip.out.v
[03/04 20:06:36     23s] <CMD> set init_design_netlisttype Verilog
[03/04 20:06:36     23s] <CMD> set init_design_settop 1
[03/04 20:06:36     23s] <CMD> set init_top_cell fullchip
[03/04 20:06:36     23s] <CMD> set init_lef_file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
[03/04 20:06:36     23s] <CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
[03/04 20:06:36     23s] <CMD> create_library_set -name BC_LIB -timing $best_timing_lib
[03/04 20:06:36     23s] <CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
[03/04 20:06:36     23s] <CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
[03/04 20:06:36     23s] <CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
[03/04 20:06:36     23s] <CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
[03/04 20:06:36     23s] <CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
[03/04 20:06:36     23s] <CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
[03/04 20:06:36     23s] <CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
[03/04 20:06:36     23s] <CMD> init_design -setup WC_VIEW -hold BC_VIEW
[03/04 20:06:36     23s] 
[03/04 20:06:36     23s] Loading LEF file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
[03/04 20:06:36     23s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[03/04 20:06:36     23s] The LEF parser will ignore this statement.
[03/04 20:06:36     23s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
[03/04 20:06:36     23s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/04 20:06:36     23s] The LEF parser will ignore this statement.
[03/04 20:06:36     23s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
[03/04 20:06:36     23s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/04 20:06:36     23s] The LEF parser will ignore this statement.
[03/04 20:06:36     23s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
[03/04 20:06:36     23s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/04 20:06:36     23s] The LEF parser will ignore this statement.
[03/04 20:06:36     23s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
[03/04 20:06:36     23s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/04 20:06:36     23s] The LEF parser will ignore this statement.
[03/04 20:06:36     23s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
[03/04 20:06:36     23s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/04 20:06:36     23s] The LEF parser will ignore this statement.
[03/04 20:06:36     23s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
[03/04 20:06:36     23s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/04 20:06:36     23s] The LEF parser will ignore this statement.
[03/04 20:06:36     23s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
[03/04 20:06:36     23s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/04 20:06:36     23s] The LEF parser will ignore this statement.
[03/04 20:06:36     23s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
[03/04 20:06:36     23s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/04 20:06:36     23s] The LEF parser will ignore this statement.
[03/04 20:06:36     23s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
[03/04 20:06:36     23s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/04 20:06:36     23s] The LEF parser will ignore this statement.
[03/04 20:06:36     23s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
[03/04 20:06:36     23s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/04 20:06:36     23s] The LEF parser will ignore this statement.
[03/04 20:06:36     23s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
[03/04 20:06:36     23s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/04 20:06:36     23s] The LEF parser will ignore this statement.
[03/04 20:06:36     23s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
[03/04 20:06:36     23s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/04 20:06:36     23s] The LEF parser will ignore this statement.
[03/04 20:06:36     23s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
[03/04 20:06:36     23s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/04 20:06:36     23s] The LEF parser will ignore this statement.
[03/04 20:06:36     23s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
[03/04 20:06:36     23s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/04 20:06:36     23s] The LEF parser will ignore this statement.
[03/04 20:06:36     23s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
[03/04 20:06:36     23s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/04 20:06:36     23s] The LEF parser will ignore this statement.
[03/04 20:06:36     23s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
[03/04 20:06:36     23s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/04 20:06:36     23s] The LEF parser will ignore this statement.
[03/04 20:06:36     23s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
[03/04 20:06:36     23s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/04 20:06:36     23s] The LEF parser will ignore this statement.
[03/04 20:06:36     23s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
[03/04 20:06:36     23s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/04 20:06:36     23s] The LEF parser will ignore this statement.
[03/04 20:06:36     23s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
[03/04 20:06:36     23s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/04 20:06:36     23s] The LEF parser will ignore this statement.
[03/04 20:06:36     23s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
[03/04 20:06:36     23s] Set DBUPerIGU to M2 pitch 400.
[03/04 20:06:36     23s] **WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/04 20:06:36     23s] Type 'man IMPLF-200' for more detail.
[03/04 20:06:36     23s] 
[03/04 20:06:36     23s] viaInitial starts at Sat Mar  4 20:06:36 2023
viaInitial ends at Sat Mar  4 20:06:36 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

[03/04 20:06:36     23s] Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gpluswc.lib' ...
[03/04 20:06:38     24s] Read 811 cells in library 'tcbn65gpluswc' 
[03/04 20:06:38     24s] Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gplusbc.lib' ...
[03/04 20:06:39     26s] Read 811 cells in library 'tcbn65gplusbc' 
[03/04 20:06:39     26s] Ending "PreSetAnalysisView" (total cpu=0:00:02.6, real=0:00:03.0, peak res=600.4M, current mem=510.9M)
[03/04 20:06:39     26s] *** End library_loading (cpu=0.04min, real=0.05min, mem=37.0M, fe_cpu=0.44min, fe_real=1.37min, fe_mem=741.1M) ***
[03/04 20:06:39     26s] #% Begin Load netlist data ... (date=03/04 20:06:39, mem=510.9M)
[03/04 20:06:39     26s] *** Begin netlist parsing (mem=741.1M) ***
[03/04 20:06:39     26s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/04 20:06:39     26s] Type 'man IMPVL-159' for more detail.
[03/04 20:06:39     26s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/04 20:06:39     26s] Type 'man IMPVL-159' for more detail.
[03/04 20:06:39     26s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/04 20:06:39     26s] Type 'man IMPVL-159' for more detail.
[03/04 20:06:39     26s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/04 20:06:39     26s] Type 'man IMPVL-159' for more detail.
[03/04 20:06:39     26s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/04 20:06:39     26s] Type 'man IMPVL-159' for more detail.
[03/04 20:06:39     26s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/04 20:06:39     26s] Type 'man IMPVL-159' for more detail.
[03/04 20:06:39     26s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/04 20:06:39     26s] Type 'man IMPVL-159' for more detail.
[03/04 20:06:39     26s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/04 20:06:39     26s] Type 'man IMPVL-159' for more detail.
[03/04 20:06:39     26s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/04 20:06:39     26s] Type 'man IMPVL-159' for more detail.
[03/04 20:06:39     26s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/04 20:06:39     26s] Type 'man IMPVL-159' for more detail.
[03/04 20:06:39     26s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/04 20:06:39     26s] Type 'man IMPVL-159' for more detail.
[03/04 20:06:39     26s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/04 20:06:39     26s] Type 'man IMPVL-159' for more detail.
[03/04 20:06:39     26s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/04 20:06:39     26s] Type 'man IMPVL-159' for more detail.
[03/04 20:06:39     26s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/04 20:06:39     26s] Type 'man IMPVL-159' for more detail.
[03/04 20:06:39     26s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/04 20:06:39     26s] Type 'man IMPVL-159' for more detail.
[03/04 20:06:39     26s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/04 20:06:39     26s] Type 'man IMPVL-159' for more detail.
[03/04 20:06:39     26s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/04 20:06:39     26s] Type 'man IMPVL-159' for more detail.
[03/04 20:06:39     26s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/04 20:06:39     26s] Type 'man IMPVL-159' for more detail.
[03/04 20:06:39     26s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/04 20:06:39     26s] Type 'man IMPVL-159' for more detail.
[03/04 20:06:39     26s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/04 20:06:39     26s] Type 'man IMPVL-159' for more detail.
[03/04 20:06:39     26s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[03/04 20:06:39     26s] To increase the message display limit, refer to the product command reference manual.
[03/04 20:06:39     26s] Created 811 new cells from 2 timing libraries.
[03/04 20:06:39     26s] Reading netlist ...
[03/04 20:06:39     26s] Backslashed names will retain backslash and a trailing blank character.
[03/04 20:06:39     26s] Reading verilog netlist '../syn/fullchip.out.v'
[03/04 20:06:39     26s] 
[03/04 20:06:39     26s] *** Memory Usage v#1 (Current mem = 751.113M, initial mem = 283.785M) ***
[03/04 20:06:39     26s] *** End netlist parsing (cpu=0:00:00.3, real=0:00:00.0, mem=751.1M) ***
[03/04 20:06:39     26s] #% End Load netlist data ... (date=03/04 20:06:39, total cpu=0:00:00.3, real=0:00:00.0, peak res=538.9M, current mem=538.9M)
[03/04 20:06:39     26s] Set top cell to fullchip.
[03/04 20:06:40     26s] Hooked 1622 DB cells to tlib cells.
[03/04 20:06:40     26s] Ending "BindLib:" (total cpu=0:00:00.2, real=0:00:01.0, peak res=565.4M, current mem=565.4M)
[03/04 20:06:40     26s] Starting recursive module instantiation check.
[03/04 20:06:40     26s] No recursion found.
[03/04 20:06:40     26s] Building hierarchical netlist for Cell fullchip ...
[03/04 20:06:40     27s] *** Netlist is unique.
[03/04 20:06:40     27s] Setting Std. cell height to 3600 DBU (smallest netlist inst).
[03/04 20:06:40     27s] ** info: there are 1658 modules.
[03/04 20:06:40     27s] ** info: there are 32283 stdCell insts.
[03/04 20:06:40     27s] 
[03/04 20:06:40     27s] *** Memory Usage v#1 (Current mem = 826.539M, initial mem = 283.785M) ***
[03/04 20:06:40     27s] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/04 20:06:40     27s] Type 'man IMPFP-3961' for more detail.
[03/04 20:06:40     27s] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/04 20:06:40     27s] Type 'man IMPFP-3961' for more detail.
[03/04 20:06:40     27s] Set Default Net Delay as 1000 ps.
[03/04 20:06:40     27s] Set Default Net Load as 0.5 pF. 
[03/04 20:06:40     27s] Set Default Input Pin Transition as 0.1 ps.
[03/04 20:06:40     27s] Extraction setup Started 
[03/04 20:06:40     27s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[03/04 20:06:40     27s] Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/04 20:06:40     27s] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/04 20:06:40     27s] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/04 20:06:40     27s] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/04 20:06:40     27s] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/04 20:06:40     27s] Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[03/04 20:06:40     27s] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/04 20:06:40     27s] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/04 20:06:40     27s] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/04 20:06:40     27s] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/04 20:06:40     27s] Importing multi-corner RC tables ... 
[03/04 20:06:40     27s] Summary of Active RC-Corners : 
[03/04 20:06:40     27s]  
[03/04 20:06:40     27s]  Analysis View: WC_VIEW
[03/04 20:06:40     27s]     RC-Corner Name        : Cmax
[03/04 20:06:40     27s]     RC-Corner Index       : 0
[03/04 20:06:40     27s]     RC-Corner Temperature : 125 Celsius
[03/04 20:06:40     27s]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/04 20:06:40     27s]     RC-Corner PreRoute Res Factor         : 1
[03/04 20:06:40     27s]     RC-Corner PreRoute Cap Factor         : 1
[03/04 20:06:40     27s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/04 20:06:40     27s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/04 20:06:40     27s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/04 20:06:40     27s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/04 20:06:40     27s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/04 20:06:40     27s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/04 20:06:40     27s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/04 20:06:40     27s]  
[03/04 20:06:40     27s]  Analysis View: BC_VIEW
[03/04 20:06:40     27s]     RC-Corner Name        : Cmin
[03/04 20:06:40     27s]     RC-Corner Index       : 1
[03/04 20:06:40     27s]     RC-Corner Temperature : -40 Celsius
[03/04 20:06:40     27s]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
[03/04 20:06:40     27s]     RC-Corner PreRoute Res Factor         : 1
[03/04 20:06:40     27s]     RC-Corner PreRoute Cap Factor         : 1
[03/04 20:06:40     27s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/04 20:06:40     27s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/04 20:06:40     27s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/04 20:06:40     27s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/04 20:06:40     27s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/04 20:06:40     27s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/04 20:06:40     27s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/04 20:06:40     27s] LayerId::1 widthSet size::4
[03/04 20:06:40     27s] LayerId::2 widthSet size::4
[03/04 20:06:40     27s] LayerId::3 widthSet size::4
[03/04 20:06:40     27s] LayerId::4 widthSet size::4
[03/04 20:06:40     27s] LayerId::5 widthSet size::4
[03/04 20:06:40     27s] LayerId::6 widthSet size::4
[03/04 20:06:40     27s] LayerId::7 widthSet size::4
[03/04 20:06:40     27s] LayerId::8 widthSet size::4
[03/04 20:06:40     27s] Updating RC grid for preRoute extraction ...
[03/04 20:06:40     27s] Initializing multi-corner capacitance tables ... 
[03/04 20:06:40     27s] Initializing multi-corner resistance tables ...
[03/04 20:06:40     27s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[03/04 20:06:40     27s] *Info: initialize multi-corner CTS.
[03/04 20:06:40     27s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=760.3M, current mem=580.1M)
[03/04 20:06:41     27s] Reading timing constraints file '../syn/constraints/fullchip.sdc' ...
[03/04 20:06:41     27s] Current (total cpu=0:00:27.9, real=0:01:24, peak res=770.9M, current mem=770.9M)
[03/04 20:06:41     27s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../syn/constraints/fullchip.sdc, Line 9).
[03/04 20:06:41     27s] 
[03/04 20:06:41     27s] INFO (CTE): Reading of timing constraints file ../syn/constraints/fullchip.sdc completed, with 1 WARNING
[03/04 20:06:41     27s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=788.8M, current mem=788.8M)
[03/04 20:06:41     28s] Current (total cpu=0:00:28.0, real=0:01:24, peak res=788.8M, current mem=788.8M)
[03/04 20:06:41     28s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/04 20:06:41     28s] Creating Cell Server ...(0, 1, 1, 1)
[03/04 20:06:41     28s] Summary for sequential cells identification: 
[03/04 20:06:41     28s]   Identified SBFF number: 199
[03/04 20:06:41     28s]   Identified MBFF number: 0
[03/04 20:06:41     28s]   Identified SB Latch number: 0
[03/04 20:06:41     28s]   Identified MB Latch number: 0
[03/04 20:06:41     28s]   Not identified SBFF number: 0
[03/04 20:06:41     28s]   Not identified MBFF number: 0
[03/04 20:06:41     28s]   Not identified SB Latch number: 0
[03/04 20:06:41     28s]   Not identified MB Latch number: 0
[03/04 20:06:41     28s]   Number of sequential cells which are not FFs: 104
[03/04 20:06:41     28s] Total number of combinational cells: 497
[03/04 20:06:41     28s] Total number of sequential cells: 303
[03/04 20:06:41     28s] Total number of tristate cells: 11
[03/04 20:06:41     28s] Total number of level shifter cells: 0
[03/04 20:06:41     28s] Total number of power gating cells: 0
[03/04 20:06:41     28s] Total number of isolation cells: 0
[03/04 20:06:41     28s] Total number of power switch cells: 0
[03/04 20:06:41     28s] Total number of pulse generator cells: 0
[03/04 20:06:41     28s] Total number of always on buffers: 0
[03/04 20:06:41     28s] Total number of retention cells: 0
[03/04 20:06:41     28s] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/04 20:06:41     28s] Total number of usable buffers: 18
[03/04 20:06:41     28s] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/04 20:06:41     28s] Total number of unusable buffers: 9
[03/04 20:06:41     28s] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/04 20:06:41     28s] Total number of usable inverters: 18
[03/04 20:06:41     28s] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/04 20:06:41     28s] Total number of unusable inverters: 9
[03/04 20:06:41     28s] List of identified usable delay cells:
[03/04 20:06:41     28s] Total number of identified usable delay cells: 0
[03/04 20:06:41     28s] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/04 20:06:41     28s] Total number of identified unusable delay cells: 9
[03/04 20:06:41     28s] Creating Cell Server, finished. 
[03/04 20:06:41     28s] 
[03/04 20:06:41     28s] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/04 20:06:41     28s] Deleting Cell Server ...
[03/04 20:06:41     28s] 
[03/04 20:06:41     28s] *** Summary of all messages that are not suppressed in this session:
[03/04 20:06:41     28s] Severity  ID               Count  Summary                                  
[03/04 20:06:41     28s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/04 20:06:41     28s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[03/04 20:06:41     28s] WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
[03/04 20:06:41     28s] WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
[03/04 20:06:41     28s] WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
[03/04 20:06:41     28s] WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
[03/04 20:06:41     28s] WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
[03/04 20:06:41     28s] WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
[03/04 20:06:41     28s] *** Message Summary: 1634 warning(s), 0 error(s)
[03/04 20:06:41     28s] 
[03/04 20:06:41     28s] <CMD> set_interactive_constraint_modes {CON}
[03/04 20:06:41     28s] <CMD> setDesignMode -process 65
[03/04 20:06:41     28s] ##  Process: 65            (User Set)               
[03/04 20:06:41     28s] ##     Node: (not set)                           
[03/04 20:06:41     28s] 
##  Check design process and node:  
##  Design tech node is not set.

[03/04 20:06:41     28s] Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[03/04 20:06:41     28s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[03/04 20:06:41     28s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[03/04 20:06:41     28s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[03/04 20:06:41     28s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[03/04 20:08:49     37s] <CMD> floorPlan -site core -r 1 0.50 10.0 10.0 10.0 10.0
[03/04 20:08:49     37s] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/04 20:08:49     37s] Type 'man IMPFP-3961' for more detail.
[03/04 20:08:49     37s] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/04 20:08:49     37s] Type 'man IMPFP-3961' for more detail.
[03/04 20:08:49     37s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[03/04 20:08:49     37s] <CMD> timeDesign -preplace -prefix preplace
[03/04 20:08:49     37s] Setting timing_disable_library_data_to_data_checks to 'true'.
[03/04 20:08:49     37s] Setting timing_disable_user_data_to_data_checks to 'true'.
[03/04 20:08:49     37s] Set Using Default Delay Limit as 101.
[03/04 20:08:49     37s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[03/04 20:08:49     37s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[03/04 20:08:49     37s] Set Default Net Delay as 0 ps.
[03/04 20:08:49     37s] Set Default Net Load as 0 pF. 
[03/04 20:08:49     37s] Effort level <high> specified for reg2reg path_group
[03/04 20:08:50     39s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1107.7M
[03/04 20:08:50     39s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1107.7M
[03/04 20:08:50     39s] Use non-trimmed site array because memory saving is not enough.
[03/04 20:08:50     39s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1111.0M
[03/04 20:08:50     39s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1111.0M
[03/04 20:08:50     39s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.100, REAL:0.101, MEM:1111.0M
[03/04 20:08:50     39s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.110, REAL:0.111, MEM:1111.0M
[03/04 20:08:50     39s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1111.0M
[03/04 20:08:50     39s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1107.7M
[03/04 20:08:50     39s] Starting delay calculation for Setup views
[03/04 20:08:51     39s] AAE DB initialization (MEM=1130.59 CPU=0:00:00.3 REAL=0:00:00.0) 
[03/04 20:08:51     39s] #################################################################################
[03/04 20:08:51     39s] # Design Stage: PreRoute
[03/04 20:08:51     39s] # Design Name: fullchip
[03/04 20:08:51     39s] # Design Mode: 65nm
[03/04 20:08:51     39s] # Analysis Mode: MMMC Non-OCV 
[03/04 20:08:51     39s] # Parasitics Mode: No SPEF/RCDB
[03/04 20:08:51     39s] # Signoff Settings: SI Off 
[03/04 20:08:51     39s] #################################################################################
[03/04 20:08:51     40s] Calculate delays in BcWc mode...
[03/04 20:08:51     40s] Topological Sorting (REAL = 0:00:00.0, MEM = 1135.5M, InitMEM = 1130.6M)
[03/04 20:08:51     40s] Start delay calculation (fullDC) (1 T). (MEM=1135.52)
[03/04 20:08:52     40s] Start AAE Lib Loading. (MEM=1147.04)
[03/04 20:08:52     40s] End AAE Lib Loading. (MEM=1175.66 CPU=0:00:00.0 Real=0:00:00.0)
[03/04 20:08:52     40s] End AAE Lib Interpolated Model. (MEM=1175.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/04 20:08:52     40s] First Iteration Infinite Tw... 
[03/04 20:08:56     44s] Total number of fetched objects 33992
[03/04 20:08:56     44s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/04 20:08:56     44s] End delay calculation. (MEM=1282.43 CPU=0:00:03.7 REAL=0:00:04.0)
[03/04 20:08:56     44s] End delay calculation (fullDC). (MEM=1255.36 CPU=0:00:04.8 REAL=0:00:05.0)
[03/04 20:08:56     44s] *** CDM Built up (cpu=0:00:05.0  real=0:00:05.0  mem= 1255.4M) ***
[03/04 20:08:57     45s] *** Done Building Timing Graph (cpu=0:00:06.4 real=0:00:07.0 totSessionCpu=0:00:45.6 mem=1255.4M)
[03/04 20:08:57     46s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.046  | -0.046  |  0.000  |
|           TNS (ns):| -51.072 | -51.072 |  0.000  |
|    Violating Paths:|  1879   |  1879   |    0    |
|          All Paths:|  17880  |  10910  |  11096  |
+--------------------+---------+---------+---------+

Density: 49.999%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
[03/04 20:08:58     46s] Resetting back High Fanout Nets as non-ideal
[03/04 20:08:58     46s] Set Default Net Delay as 1000 ps.
[03/04 20:08:58     46s] Set Default Net Load as 0.5 pF. 
[03/04 20:08:58     46s] Reported timing to dir ./timingReports
[03/04 20:08:58     46s] Total CPU time: 8.84 sec
[03/04 20:08:58     46s] Total Real time: 9.0 sec
[03/04 20:08:58     46s] Total Memory Usage: 1185.832031 Mbytes
[03/04 20:08:58     46s] 
[03/04 20:08:58     46s] =============================================================================================
[03/04 20:08:58     46s]  Final TAT Report for timeDesign
[03/04 20:08:58     46s] =============================================================================================
[03/04 20:08:58     46s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/04 20:08:58     46s] ---------------------------------------------------------------------------------------------
[03/04 20:08:58     46s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/04 20:08:58     46s] [ TimingUpdate           ]      1   0:00:00.7  (   8.3 % )     0:00:06.3 /  0:00:06.4    1.0
[03/04 20:08:58     46s] [ FullDelayCalc          ]      1   0:00:05.6  (  63.8 % )     0:00:05.6 /  0:00:05.6    1.0
[03/04 20:08:58     46s] [ OptSummaryReport       ]      1   0:00:00.3  (   3.3 % )     0:00:07.3 /  0:00:07.4    1.0
[03/04 20:08:58     46s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.5 /  0:00:00.5    1.0
[03/04 20:08:58     46s] [ GenerateReports        ]      1   0:00:00.2  (   2.6 % )     0:00:00.2 /  0:00:00.2    1.0
[03/04 20:08:58     46s] [ ReportAnalysisSummary  ]      2   0:00:00.5  (   5.7 % )     0:00:00.5 /  0:00:00.5    1.0
[03/04 20:08:58     46s] [ MISC                   ]          0:00:01.4  (  16.4 % )     0:00:01.4 /  0:00:01.4    1.0
[03/04 20:08:58     46s] ---------------------------------------------------------------------------------------------
[03/04 20:08:58     46s]  timeDesign TOTAL                   0:00:08.8  ( 100.0 % )     0:00:08.8 /  0:00:08.8    1.0
[03/04 20:08:58     46s] ---------------------------------------------------------------------------------------------
[03/04 20:08:58     46s] 
[03/04 20:08:58     46s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[03/04 20:08:58     46s] 32283 new pwr-pin connections were made to global net 'VDD'.
[03/04 20:08:58     46s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[03/04 20:08:58     46s] 32283 new gnd-pin connections were made to global net 'VSS'.
[03/04 20:08:58     46s] <CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS  VDD}
[03/04 20:08:58     46s] #% Begin addRing (date=03/04 20:08:58, mem=888.8M)
[03/04 20:08:58     46s] 
[03/04 20:08:58     46s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1185.8M)
[03/04 20:08:58     46s] Ring generation is complete.
[03/04 20:08:58     46s] vias are now being generated.
[03/04 20:08:58     46s] addRing created 8 wires.
[03/04 20:08:58     46s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[03/04 20:08:58     46s] +--------+----------------+----------------+
[03/04 20:08:58     46s] |  Layer |     Created    |     Deleted    |
[03/04 20:08:58     46s] +--------+----------------+----------------+
[03/04 20:08:58     46s] |   M1   |        4       |       NA       |
[03/04 20:08:58     46s] |  VIA1  |        8       |        0       |
[03/04 20:08:58     46s] |   M2   |        4       |       NA       |
[03/04 20:08:58     46s] +--------+----------------+----------------+
[03/04 20:08:58     46s] #% End addRing (date=03/04 20:08:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=890.9M, current mem=890.9M)
[03/04 20:08:58     46s] <CMD> setAddStripeMode -break_at block_ring
[03/04 20:08:58     46s] Stripe will break at block ring.
[03/04 20:08:58     46s] <CMD> addStripe -number_of_sets 2 -spacing 6 -layer M4 -width 2 -nets { VSS VDD }
[03/04 20:08:58     46s] #% Begin addStripe (date=03/04 20:08:58, mem=890.9M)
[03/04 20:08:58     46s] 
[03/04 20:08:58     46s] Initialize fgc environment(mem: 1185.8M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1185.8M)
[03/04 20:08:58     46s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1185.8M)
[03/04 20:08:58     46s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1185.8M)
[03/04 20:08:58     46s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1185.8M)
[03/04 20:08:58     46s] Starting stripe generation ...
[03/04 20:08:58     46s] Non-Default Mode Option Settings :
[03/04 20:08:58     46s]   NONE
[03/04 20:08:58     46s] Stripe generation is complete.
[03/04 20:08:58     46s] vias are now being generated.
[03/04 20:08:58     46s] addStripe created 4 wires.
[03/04 20:08:58     46s] ViaGen created 24 vias, deleted 0 via to avoid violation.
[03/04 20:08:58     46s] +--------+----------------+----------------+
[03/04 20:08:58     46s] |  Layer |     Created    |     Deleted    |
[03/04 20:08:58     46s] +--------+----------------+----------------+
[03/04 20:08:58     46s] |  VIA1  |        8       |        0       |
[03/04 20:08:58     46s] |  VIA2  |        8       |        0       |
[03/04 20:08:58     46s] |  VIA3  |        8       |        0       |
[03/04 20:08:58     46s] |   M4   |        4       |       NA       |
[03/04 20:08:58     46s] +--------+----------------+----------------+
[03/04 20:08:58     46s] #% End addStripe (date=03/04 20:08:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=891.8M, current mem=891.8M)
[03/04 20:08:58     46s] <CMD> sroute
[03/04 20:08:58     46s] #% Begin sroute (date=03/04 20:08:58, mem=891.8M)
[03/04 20:08:58     46s] *** Begin SPECIAL ROUTE on Sat Mar  4 20:08:58 2023 ***
[03/04 20:08:58     46s] SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi23/anijhawan/project/project/Part_1/pnr
[03/04 20:08:58     46s] SPECIAL ROUTE ran on machine: ieng6-ece-06.ucsd.edu (Linux 3.10.0-1160.80.1.el7.x86_64 Xeon 2.00Ghz)
[03/04 20:08:58     46s] 
[03/04 20:08:58     46s] Begin option processing ...
[03/04 20:08:58     46s] srouteConnectPowerBump set to false
[03/04 20:08:58     46s] routeSpecial set to true
[03/04 20:08:58     46s] srouteConnectConverterPin set to false
[03/04 20:08:58     46s] srouteFollowCorePinEnd set to 3
[03/04 20:08:58     46s] srouteJogControl set to "preferWithChanges differentLayer"
[03/04 20:08:58     46s] sroutePadPinAllPorts set to true
[03/04 20:08:58     46s] sroutePreserveExistingRoutes set to true
[03/04 20:08:58     46s] srouteRoutePowerBarPortOnBothDir set to true
[03/04 20:08:58     46s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2224.00 megs.
[03/04 20:08:58     46s] 
[03/04 20:08:58     46s] Reading DB technology information...
[03/04 20:08:58     46s] Finished reading DB technology information.
[03/04 20:08:58     46s] Reading floorplan and netlist information...
[03/04 20:08:58     46s] Finished reading floorplan and netlist information.
[03/04 20:08:58     47s] Read in 17 layers, 8 routing layers, 1 overlap layer
[03/04 20:08:58     47s] Read in 846 macros, 130 used
[03/04 20:08:58     47s] Read in 130 components
[03/04 20:08:58     47s]   130 core components: 130 unplaced, 0 placed, 0 fixed
[03/04 20:08:58     47s] Read in 258 logical pins
[03/04 20:08:58     47s] Read in 258 nets
[03/04 20:08:58     47s] Read in 2 special nets, 2 routed
[03/04 20:08:58     47s] Read in 260 terminals
[03/04 20:08:58     47s] Begin power routing ...
[03/04 20:08:58     47s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[03/04 20:08:58     47s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[03/04 20:08:58     47s] Type 'man IMPSR-1256' for more detail.
[03/04 20:08:58     47s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/04 20:08:58     47s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[03/04 20:08:58     47s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[03/04 20:08:58     47s] Type 'man IMPSR-1256' for more detail.
[03/04 20:08:58     47s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/04 20:08:58     47s] CPU time for FollowPin 0 seconds
[03/04 20:08:58     47s] CPU time for FollowPin 0 seconds
[03/04 20:08:58     47s]   Number of IO ports routed: 0
[03/04 20:08:58     47s]   Number of Block ports routed: 0
[03/04 20:08:58     47s]   Number of Stripe ports routed: 0
[03/04 20:08:58     47s]   Number of Core ports routed: 612
[03/04 20:08:58     47s]   Number of Pad ports routed: 0
[03/04 20:08:58     47s]   Number of Power Bump ports routed: 0
[03/04 20:08:58     47s]   Number of Followpin connections: 306
[03/04 20:08:58     47s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2242.00 megs.
[03/04 20:08:58     47s] 
[03/04 20:08:58     47s] 
[03/04 20:08:58     47s] 
[03/04 20:08:58     47s]  Begin updating DB with routing results ...
[03/04 20:08:58     47s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[03/04 20:08:58     47s] Pin and blockage extraction finished
[03/04 20:08:58     47s] 
[03/04 20:08:58     47s] sroute created 918 wires.
[03/04 20:08:58     47s] ViaGen created 2448 vias, deleted 0 via to avoid violation.
[03/04 20:08:58     47s] +--------+----------------+----------------+
[03/04 20:08:58     47s] |  Layer |     Created    |     Deleted    |
[03/04 20:08:58     47s] +--------+----------------+----------------+
[03/04 20:08:58     47s] |   M1   |       918      |       NA       |
[03/04 20:08:58     47s] |  VIA1  |      1224      |        0       |
[03/04 20:08:58     47s] |  VIA2  |       612      |        0       |
[03/04 20:08:58     47s] |  VIA3  |       612      |        0       |
[03/04 20:08:58     47s] +--------+----------------+----------------+
[03/04 20:08:58     47s] #% End sroute (date=03/04 20:08:58, total cpu=0:00:00.7, real=0:00:00.0, peak res=905.0M, current mem=905.0M)
[03/04 20:09:09     49s] <CMD> fit
[03/04 20:09:12     50s] <CMD> zoomBox -138.25050 339.09300 503.81000 575.15150
[03/04 20:09:12     50s] <CMD> zoomBox -18.51750 442.58000 316.64250 565.80400
[03/04 20:09:13     50s] <CMD> zoomBox 32.61750 495.02300 207.57400 559.34700
[03/04 20:09:14     50s] <CMD> zoomBox 46.56550 520.06900 137.89400 553.64650
[03/04 20:09:14     50s] <CMD> zoomBox 53.93500 533.26950 101.61000 550.79750
[03/04 20:09:15     51s] <CMD> zoomBox 61.75000 542.20600 79.73150 548.81700
[03/04 20:09:17     51s] <CMD> zoomBox 49.11050 527.75650 115.10450 552.01950
[03/04 20:09:17     51s] <CMD> zoomBox -21.75750 446.73750 313.45250 569.98000
[03/04 20:09:18     51s] <CMD> zoomBox -259.29050 177.40500 970.88400 629.68800
[03/04 20:09:19     52s] <CMD> zoomBox 139.39950 356.06900 781.55950 592.16400
[03/04 20:09:20     52s] <CMD> zoomBox 392.60650 486.29800 634.79800 575.34150
[03/04 20:09:20     52s] <CMD> zoomBox 437.63950 508.66800 612.62300 573.00200
[03/04 20:09:20     52s] <CMD> zoomBox 470.17550 524.83050 596.60150 571.31200
[03/04 20:09:29     54s] <CMD> zoomBox 414.93650 488.89950 657.12900 577.94350
[03/04 20:09:30     54s] <CMD> zoomBox 224.08600 364.76000 866.25100 600.85700
[03/04 20:09:31     54s] <CMD> zoomBox -56.49300 182.25550 1173.69300 634.54300
[03/04 20:09:32     54s] <CMD> zoomBox -19.69250 421.86350 444.27200 592.44350
[03/04 20:09:33     55s] <CMD> zoomBox -1.03850 505.26650 173.94600 569.60100
[03/04 20:09:34     55s] <CMD> zoomBox 4.96400 529.58850 96.30850 563.17200
[03/04 20:09:35     55s] <CMD> zoomBox 10.49100 546.62750 44.94200 559.29350
[03/04 20:09:37     56s] <CMD> zoomBox 7.08100 537.06450 73.08000 561.32950
[03/04 20:09:38     56s] <CMD> zoomBox -4.93450 504.02550 170.06150 568.36400
[03/04 20:09:39     56s] <CMD> zoomBox 5.02300 536.74750 71.02500 561.01350
[03/04 20:09:40     56s] <CMD> zoomBox -0.35200 518.90950 126.08750 565.39600
[03/04 20:09:42     57s] <CMD> zoomBox -17.73350 420.98950 446.28500 591.58950
[03/04 20:09:42     57s] <CMD> zoomBox -28.07350 368.90550 614.16800 605.03050
[03/04 20:09:43     57s] <CMD> zoomBox -451.22200 -120.01050 1905.71350 746.53500
[03/04 20:09:43     57s] <CMD> zoomBox -3175.25100 -2818.30200 8796.52850 1583.21500
[03/04 20:09:45     58s] <CMD> fit
[03/04 20:12:04     83s] <CMD> zoomBox -327.25050 35.61150 902.73300 487.82450
[03/04 20:12:04     83s] <CMD> zoomBox -155.47650 81.89650 733.18700 408.62050
[03/04 20:12:05     84s] <CMD> zoomBox -565.00050 -28.45050 1137.39950 597.45000
[03/04 20:14:06    100s] <CMD> set sprCreateIeRingOffset 1.0
[03/04 20:14:06    100s] <CMD> set sprCreateIeRingThreshold 1.0
[03/04 20:14:06    100s] <CMD> set sprCreateIeRingJogDistance 1.0
[03/04 20:14:06    100s] <CMD> set sprCreateIeRingLayers {}
[03/04 20:14:06    100s] <CMD> set sprCreateIeRingOffset 1.0
[03/04 20:14:06    100s] <CMD> set sprCreateIeRingThreshold 1.0
[03/04 20:14:06    100s] <CMD> set sprCreateIeRingJogDistance 1.0
[03/04 20:14:06    100s] <CMD> set sprCreateIeRingLayers {}
[03/04 20:14:06    100s] <CMD> set sprCreateIeStripeWidth 10.0
[03/04 20:14:06    100s] <CMD> set sprCreateIeStripeThreshold 1.0
[03/04 20:14:06    100s] <CMD> set sprCreateIeStripeWidth 10.0
[03/04 20:14:06    100s] <CMD> set sprCreateIeStripeThreshold 1.0
[03/04 20:14:06    101s] <CMD> set sprCreateIeRingOffset 1.0
[03/04 20:14:06    101s] <CMD> set sprCreateIeRingThreshold 1.0
[03/04 20:14:06    101s] <CMD> set sprCreateIeRingJogDistance 1.0
[03/04 20:14:06    101s] <CMD> set sprCreateIeRingLayers {}
[03/04 20:14:06    101s] <CMD> set sprCreateIeStripeWidth 10.0
[03/04 20:14:06    101s] <CMD> set sprCreateIeStripeThreshold 1.0
[03/04 20:15:14    113s] <CMD> zoomBox -43.67300 302.95400 598.38650 539.01200
[03/04 20:15:14    114s] <CMD> zoomBox 107.21750 398.87400 442.37700 522.09800
[03/04 20:15:15    114s] <CMD> zoomBox 185.98300 448.94500 360.93900 513.26900
[03/04 20:15:16    114s] <CMD> zoomBox 227.09850 475.08200 318.42800 508.66000
[03/04 20:15:17    114s] <CMD> zoomBox 260.19550 495.17350 285.08550 504.32450
[03/04 20:15:17    114s] <CMD> zoomBox 267.92950 499.91750 277.31750 503.36900
[03/04 20:15:18    114s] <CMD> selectWire 10.0000 503.0350 562.4000 503.3650 1 VDD
[03/04 20:15:34    118s] <CMD> setLayerPreference M1 -isVisible 0
[03/04 20:15:35    118s] <CMD> setLayerPreference M1 -isVisible 1
[03/04 20:15:36    118s] <CMD> setLayerPreference M1 -isVisible 0
[03/04 20:15:37    118s] <CMD> setLayerPreference M1 -isVisible 1
[03/04 20:15:39    119s] <CMD> setLayerPreference M4 -isVisible 0
[03/04 20:15:40    119s] <CMD> setLayerPreference M4 -isVisible 1
[03/04 20:15:43    120s] <CMD> fit
[03/04 20:15:46    120s] <CMD> setLayerPreference M4 -isVisible 0
[03/04 20:15:47    120s] <CMD> setLayerPreference M4 -isVisible 1
[03/04 20:15:48    121s] <CMD> zoomBox 112.77500 328.70100 754.83450 564.75900
[03/04 20:15:49    121s] <CMD> zoomBox 321.65850 424.39850 656.81800 547.62250
[03/04 20:15:49    121s] <CMD> zoomBox 433.30150 473.07550 608.25750 537.39950
[03/04 20:15:50    121s] <CMD> zoomBox 496.12750 496.78700 587.45700 530.36500
[03/04 20:15:55    123s] <CMD> fit
[03/04 20:16:35    126s] <CMD> floorPlan -site core -r 1 0.50 10.0 10.0 10.0 10.0
[03/04 20:16:35    126s] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/04 20:16:35    126s] Type 'man IMPFP-3961' for more detail.
[03/04 20:16:35    126s] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/04 20:16:35    126s] Type 'man IMPFP-3961' for more detail.
[03/04 20:16:35    126s] <CMD> timeDesign -preplace -prefix preplace
[03/04 20:16:35    126s] Set Using Default Delay Limit as 101.
[03/04 20:16:35    126s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[03/04 20:16:35    126s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[03/04 20:16:35    126s] Set Default Net Delay as 0 ps.
[03/04 20:16:35    126s] Set Default Net Load as 0 pF. 
[03/04 20:16:35    126s] Effort level <high> specified for reg2reg path_group
[03/04 20:16:36    127s] All LLGs are deleted
[03/04 20:16:36    127s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1252.0M
[03/04 20:16:36    127s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1252.0M
[03/04 20:16:36    127s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1254.0M
[03/04 20:16:36    127s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1254.0M
[03/04 20:16:36    127s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1257.3M
[03/04 20:16:36    127s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.004, MEM:1257.3M
[03/04 20:16:36    127s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.100, REAL:0.102, MEM:1257.3M
[03/04 20:16:36    127s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.110, REAL:0.112, MEM:1257.3M
[03/04 20:16:36    127s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1257.3M
[03/04 20:16:36    127s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.001, MEM:1254.0M
[03/04 20:16:36    127s] Starting delay calculation for Setup views
[03/04 20:16:36    128s] #################################################################################
[03/04 20:16:36    128s] # Design Stage: PreRoute
[03/04 20:16:36    128s] # Design Name: fullchip
[03/04 20:16:36    128s] # Design Mode: 65nm
[03/04 20:16:36    128s] # Analysis Mode: MMMC Non-OCV 
[03/04 20:16:36    128s] # Parasitics Mode: No SPEF/RCDB
[03/04 20:16:36    128s] # Signoff Settings: SI Off 
[03/04 20:16:36    128s] #################################################################################
[03/04 20:16:36    128s] Calculate delays in BcWc mode...
[03/04 20:16:37    128s] Topological Sorting (REAL = 0:00:01.0, MEM = 1252.0M, InitMEM = 1252.0M)
[03/04 20:16:37    128s] Start delay calculation (fullDC) (1 T). (MEM=1252)
[03/04 20:16:37    128s] End AAE Lib Interpolated Model. (MEM=1263.51 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/04 20:16:41    132s] Total number of fetched objects 33992
[03/04 20:16:41    132s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/04 20:16:41    132s] End delay calculation. (MEM=1311.21 CPU=0:00:03.7 REAL=0:00:04.0)
[03/04 20:16:41    132s] End delay calculation (fullDC). (MEM=1311.21 CPU=0:00:04.7 REAL=0:00:04.0)
[03/04 20:16:41    132s] *** CDM Built up (cpu=0:00:04.9  real=0:00:05.0  mem= 1311.2M) ***
[03/04 20:16:42    133s] *** Done Building Timing Graph (cpu=0:00:05.7 real=0:00:06.0 totSessionCpu=0:02:14 mem=1311.2M)
[03/04 20:16:43    134s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.046  | -0.046  |  0.000  |
|           TNS (ns):| -51.072 | -51.072 |  0.000  |
|    Violating Paths:|  1879   |  1879   |    0    |
|          All Paths:|  17880  |  10910  |  11096  |
+--------------------+---------+---------+---------+

Density: 49.999%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
[03/04 20:16:43    134s] Resetting back High Fanout Nets as non-ideal
[03/04 20:16:43    134s] Set Default Net Delay as 1000 ps.
[03/04 20:16:43    134s] Set Default Net Load as 0.5 pF. 
[03/04 20:16:43    134s] Reported timing to dir ./timingReports
[03/04 20:16:43    134s] Total CPU time: 8.12 sec
[03/04 20:16:43    134s] Total Real time: 8.0 sec
[03/04 20:16:43    134s] Total Memory Usage: 1234.683594 Mbytes
[03/04 20:16:43    134s] 
[03/04 20:16:43    134s] =============================================================================================
[03/04 20:16:43    134s]  Final TAT Report for timeDesign
[03/04 20:16:43    134s] =============================================================================================
[03/04 20:16:43    134s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/04 20:16:43    134s] ---------------------------------------------------------------------------------------------
[03/04 20:16:43    134s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/04 20:16:43    134s] [ TimingUpdate           ]      1   0:00:00.8  (   9.5 % )     0:00:05.7 /  0:00:05.7    1.0
[03/04 20:16:43    134s] [ FullDelayCalc          ]      1   0:00:04.9  (  61.2 % )     0:00:04.9 /  0:00:05.0    1.0
[03/04 20:16:43    134s] [ OptSummaryReport       ]      1   0:00:00.2  (   2.3 % )     0:00:06.6 /  0:00:06.7    1.0
[03/04 20:16:43    134s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.5 /  0:00:00.5    1.0
[03/04 20:16:43    134s] [ GenerateReports        ]      1   0:00:00.2  (   2.8 % )     0:00:00.2 /  0:00:00.2    1.0
[03/04 20:16:43    134s] [ ReportAnalysisSummary  ]      2   0:00:00.5  (   6.4 % )     0:00:00.5 /  0:00:00.5    1.0
[03/04 20:16:43    134s] [ MISC                   ]          0:00:01.4  (  17.7 % )     0:00:01.4 /  0:00:01.4    1.0
[03/04 20:16:43    134s] ---------------------------------------------------------------------------------------------
[03/04 20:16:43    134s]  timeDesign TOTAL                   0:00:08.1  ( 100.0 % )     0:00:08.1 /  0:00:08.1    1.0
[03/04 20:16:43    134s] ---------------------------------------------------------------------------------------------
[03/04 20:16:43    134s] 
[03/04 20:16:43    134s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[03/04 20:16:43    134s] 0 new pwr-pin connection was made to global net 'VDD'.
[03/04 20:16:43    134s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[03/04 20:16:43    134s] 0 new gnd-pin connection was made to global net 'VSS'.
[03/04 20:16:43    134s] <CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS  VDD}
[03/04 20:16:43    134s] #% Begin addRing (date=03/04 20:16:43, mem=950.5M)
[03/04 20:16:43    134s] 
[03/04 20:16:43    134s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1234.7M)
[03/04 20:16:43    134s] Ring generation is complete.
[03/04 20:16:43    134s] #% End addRing (date=03/04 20:16:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=950.5M, current mem=950.5M)
[03/04 20:16:43    134s] <CMD> setAddStripeMode -break_at block_ring
[03/04 20:16:43    134s] Stripe will break at block ring.
[03/04 20:16:43    134s] <CMD> addStripe -number_of_sets 20 -spacing 6 -layer M4 -width 2 -nets { VSS VDD }
[03/04 20:16:43    134s] #% Begin addStripe (date=03/04 20:16:43, mem=950.5M)
[03/04 20:16:43    134s] 
[03/04 20:16:43    134s] Initialize fgc environment(mem: 1234.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1234.7M)
[03/04 20:16:43    134s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1234.7M)
[03/04 20:16:43    134s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1234.7M)
[03/04 20:16:43    134s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1234.7M)
[03/04 20:16:43    134s] Starting stripe generation ...
[03/04 20:16:43    134s] Non-Default Mode Option Settings :
[03/04 20:16:43    134s]   NONE
[03/04 20:16:43    134s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1234.7M)
[03/04 20:16:43    134s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1234.7M)
[03/04 20:16:43    134s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1234.7M)
[03/04 20:16:43    134s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1234.7M)
[03/04 20:16:43    134s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1234.7M)
[03/04 20:16:43    134s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1234.7M)
[03/04 20:16:43    134s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1234.7M)
[03/04 20:16:43    134s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1234.7M)
[03/04 20:16:43    134s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1234.7M)
[03/04 20:16:43    134s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (11.000000, 6.000000) (11.000000, 563.000000) because same wire already exists.
[03/04 20:16:43    134s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (19.000000, 1.000000) (19.000000, 568.000000) because same wire already exists.
[03/04 20:16:43    134s] Stripe generation is complete.
[03/04 20:16:43    134s] vias are now being generated.
[03/04 20:16:44    135s] addStripe created 38 wires.
[03/04 20:16:44    135s] ViaGen created 17670 vias, deleted 930 vias to avoid violation.
[03/04 20:16:44    135s] +--------+----------------+----------------+
[03/04 20:16:44    135s] |  Layer |     Created    |     Deleted    |
[03/04 20:16:44    135s] +--------+----------------+----------------+
[03/04 20:16:44    135s] |  VIA1  |      5890      |       310      |
[03/04 20:16:44    135s] |  VIA2  |      5890      |       310      |
[03/04 20:16:44    135s] |  VIA3  |      5890      |       310      |
[03/04 20:16:44    135s] |   M4   |       38       |       NA       |
[03/04 20:16:44    135s] +--------+----------------+----------------+
[03/04 20:16:44    135s] #% End addStripe (date=03/04 20:16:44, total cpu=0:00:00.6, real=0:00:01.0, peak res=952.1M, current mem=952.1M)
[03/04 20:16:44    135s] <CMD> sroute
[03/04 20:16:44    135s] #% Begin sroute (date=03/04 20:16:44, mem=952.1M)
[03/04 20:16:44    135s] *** Begin SPECIAL ROUTE on Sat Mar  4 20:16:44 2023 ***
[03/04 20:16:44    135s] SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi23/anijhawan/project/project/Part_1/pnr
[03/04 20:16:44    135s] SPECIAL ROUTE ran on machine: ieng6-ece-06.ucsd.edu (Linux 3.10.0-1160.80.1.el7.x86_64 Xeon 2.00Ghz)
[03/04 20:16:44    135s] 
[03/04 20:16:44    135s] Begin option processing ...
[03/04 20:16:44    135s] srouteConnectPowerBump set to false
[03/04 20:16:44    135s] routeSpecial set to true
[03/04 20:16:44    135s] srouteConnectConverterPin set to false
[03/04 20:16:44    135s] srouteFollowCorePinEnd set to 3
[03/04 20:16:44    135s] srouteJogControl set to "preferWithChanges differentLayer"
[03/04 20:16:44    135s] sroutePadPinAllPorts set to true
[03/04 20:16:44    135s] sroutePreserveExistingRoutes set to true
[03/04 20:16:44    135s] srouteRoutePowerBarPortOnBothDir set to true
[03/04 20:16:44    135s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2280.00 megs.
[03/04 20:16:44    135s] 
[03/04 20:16:44    135s] Reading DB technology information...
[03/04 20:16:44    135s] Finished reading DB technology information.
[03/04 20:16:44    135s] Reading floorplan and netlist information...
[03/04 20:16:44    135s] Finished reading floorplan and netlist information.
[03/04 20:16:44    135s] Read in 17 layers, 8 routing layers, 1 overlap layer
[03/04 20:16:44    135s] Read in 846 macros, 130 used
[03/04 20:16:44    135s] Read in 130 components
[03/04 20:16:44    135s]   130 core components: 130 unplaced, 0 placed, 0 fixed
[03/04 20:16:44    135s] Read in 258 logical pins
[03/04 20:16:44    135s] Read in 258 nets
[03/04 20:16:44    135s] Read in 2 special nets, 2 routed
[03/04 20:16:44    135s] Read in 260 terminals
[03/04 20:16:44    135s] Begin power routing ...
[03/04 20:16:44    135s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[03/04 20:16:44    135s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[03/04 20:16:44    135s] Type 'man IMPSR-1256' for more detail.
[03/04 20:16:44    135s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/04 20:16:44    135s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[03/04 20:16:44    135s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[03/04 20:16:44    135s] Type 'man IMPSR-1256' for more detail.
[03/04 20:16:44    135s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/04 20:16:44    135s] CPU time for FollowPin 0 seconds
[03/04 20:16:44    135s] CPU time for FollowPin 0 seconds
[03/04 20:16:44    135s]   Number of IO ports routed: 0
[03/04 20:16:44    135s]   Number of Block ports routed: 0
[03/04 20:16:44    135s]   Number of Stripe ports routed: 0
[03/04 20:16:44    135s]   Number of Core ports routed: 0
[03/04 20:16:44    135s]   Number of Pad ports routed: 0
[03/04 20:16:44    135s]   Number of Power Bump ports routed: 0
[03/04 20:16:44    135s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2285.00 megs.
[03/04 20:16:44    135s] 
[03/04 20:16:44    135s] 
[03/04 20:16:44    135s] 
[03/04 20:16:44    135s]  Begin updating DB with routing results ...
[03/04 20:16:44    135s]  Updating DB with 0 via definition ...
[03/04 20:16:44    135s] sroute created 0 wire.
[03/04 20:16:44    135s] ViaGen created 0 via, deleted 0 via to avoid violation.
[03/04 20:16:44    135s] #% End sroute (date=03/04 20:16:44, total cpu=0:00:00.4, real=0:00:00.0, peak res=956.6M, current mem=956.6M)
[03/04 20:16:45    135s] <CMD> deselectAll
[03/04 20:16:46    136s] <CMD> zoomBox -137.77450 107.27100 750.88900 433.99500
[03/04 20:16:47    136s] <CMD> zoomBox 152.82350 199.58850 487.98450 322.81300
[03/04 20:16:49    136s] <CMD> zoomBox 237.97900 228.98050 412.93550 293.30450
[03/04 20:16:50    137s] <CMD> zoomBox 282.36950 244.38350 373.69900 277.96150
[03/04 20:16:51    137s] <CMD> zoomBox 237.97600 228.97950 412.93650 293.30500
[03/04 20:16:52    137s] <CMD> zoomBox 85.22800 175.96850 549.13150 346.52600
[03/04 20:16:53    137s] <CMD> zoomBox -319.78000 35.41000 910.24850 487.63950
[03/04 20:16:54    137s] <CMD> zoomBox 17.04050 155.39450 659.12550 391.46200
[03/04 20:16:54    138s] <CMD> zoomBox 119.11500 191.83100 583.02200 362.39000
[03/04 20:16:55    138s] <CMD> zoomBox 246.14700 237.17650 488.31100 326.21000
[03/04 20:16:57    138s] <CMD> zoomBox 312.45900 260.84700 438.87100 307.32350
[03/04 20:16:58    138s] <CMD> zoomBox 192.85800 218.15450 528.04050 341.38700
[03/04 20:16:59    139s] <CMD> zoomBox 17.02800 155.39000 659.13400 391.46500
[03/04 20:16:59    139s] <CMD> zoomBox -319.80600 35.15300 910.26750 487.39900
[03/04 20:17:01    139s] <CMD> zoomBox 115.47900 162.99650 757.58500 399.07150
[03/04 20:17:01    139s] <CMD> zoomBox 333.15050 225.31500 668.33450 348.54800
[03/04 20:17:02    139s] <CMD> zoomBox 477.76100 264.22250 604.17650 310.70000
[03/04 20:17:02    139s] <CMD> zoomBox 532.21850 278.89650 579.89650 296.42550
[03/04 20:17:03    140s] <CMD> zoomBox 547.04150 283.11000 571.93150 292.26100
[03/04 20:17:04    140s] <CMD> zoomBox 554.72500 285.37700 567.71800 290.15400
[03/04 20:17:06    140s] <CMD> zoomBox 540.89050 281.25300 575.34400 293.92000
[03/04 20:17:07    140s] <CMD> zoomBox 504.20750 270.31800 595.56300 303.90550
[03/04 20:17:08    141s] <CMD> zoomBox 406.94450 241.32500 649.17250 330.38200
[03/04 20:17:09    141s] <CMD> zoomBox 263.95200 198.70050 727.98700 369.30650
[03/04 20:17:09    141s] <CMD> zoomBox -9.97500 117.04600 878.97050 443.87350
[03/04 20:17:10    141s] <CMD> zoomBox -534.73300 -39.37850 1168.20750 586.72050
[03/04 20:18:07    143s] <CMD> zoomBox 120.59500 159.83450 762.85850 395.96750
[03/04 20:18:08    144s] <CMD> zoomBox 323.18200 199.23850 658.44800 322.50150
[03/04 20:18:08    144s] <CMD> zoomBox 472.79150 226.94900 599.23950 273.43850
[03/04 20:18:09    144s] <CMD> zoomBox 529.61800 237.91400 577.30850 255.44800
[03/04 20:18:22    147s] <CMD> zoomBox 550.04150 243.85850 568.02950 250.47200
[03/04 20:18:23    147s] <CMD> zoomBox 557.77600 246.12500 564.56100 248.61950
[03/04 20:18:40    151s] <CMD> zoomBox 548.50750 243.38900 566.50050 250.00450
[03/04 20:18:41    151s] <CMD> zoomBox 523.96050 236.19100 571.67200 253.73250
[03/04 20:18:42    151s] <CMD> zoomBox 487.87400 225.60900 579.27600 259.21350
[03/04 20:18:43    151s] <CMD> zoomBox 522.68350 235.40650 570.39650 252.94850
[03/04 20:18:44    151s] <CMD> zoomBox 546.25950 242.21600 564.25450 248.83200
[03/04 20:19:00    155s] <CMD> zoomBox 540.86150 240.23650 565.76800 249.39350
[03/04 20:19:01    155s] <CMD> zoomBox 522.68350 233.90250 570.39900 251.44550
[03/04 20:19:02    155s] <CMD> zoomBox 507.06700 229.41050 573.11000 253.69150
[03/04 20:19:04    156s] <CMD> selectWire 560.4000 1.0000 562.4000 568.0000 4 VDD
[03/04 20:19:10    157s] <CMD> setLayerPreference M2 -isVisible 0
[03/04 20:19:11    157s] <CMD> setLayerPreference M2 -isVisible 1
[03/04 20:19:15    158s] <CMD> setLayerPreference M4 -isVisible 0
[03/04 20:19:16    158s] <CMD> setLayerPreference M4 -isVisible 1
[03/04 20:19:17    158s] <CMD> setLayerPreference M4 -isVisible 0
[03/04 20:19:17    158s] <CMD> setLayerPreference M4 -isVisible 1
[03/04 20:19:41    162s] <CMD> zoomBox 467.91600 204.02200 643.02700 268.40300
[03/04 20:19:42    163s] <CMD> fit
[03/04 20:20:30    172s] <CMD> deselectAll
[03/04 20:25:25    221s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/04 20:25:25    221s] <CMD> setPinAssignMode -pinEditInBatch true
[03/04 20:25:25    221s] <CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType start -spacing 0.8 -start 0.0 0.0 -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} reset}
[03/04 20:25:26    222s] Successfully spread [83] pins.
[03/04 20:25:26    222s] editPin : finished (cpu = 0:00:01.1 real = 0:00:01.0, mem = 1271.3M).
[03/04 20:25:26    222s] <CMD> setPinAssignMode -pinEditInBatch false
[03/04 20:25:37    224s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/04 20:25:37    224s] <CMD> setPinAssignMode -pinEditInBatch true
[03/04 20:25:37    224s] <CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -edge 0 -layer 1 -spreadType start -spacing 0.8 -offsetStart 25 -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} reset}
[03/04 20:25:37    225s] Successfully spread [83] pins.
[03/04 20:25:37    225s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1272.3M).
[03/04 20:25:37    225s] <CMD> setPinAssignMode -pinEditInBatch false
[03/04 20:25:43    226s] <CMD> zoomBox -292.96800 4.59500 595.69550 331.31900
[03/04 20:25:44    226s] <CMD> zoomBox -150.96700 21.84450 312.92250 192.39700
[03/04 20:25:44    226s] <CMD> zoomBox -38.14750 35.54850 88.25900 82.02300
[03/04 20:25:45    226s] <CMD> zoomBox -13.14200 45.99650 21.30450 58.66100
[03/04 20:25:50    227s] <CMD> zoomBox -23.02450 42.19900 42.96550 66.46050
[03/04 20:25:51    227s] <CMD> zoomBox -57.16550 29.08000 117.80550 93.40950
[03/04 20:25:51    227s] <CMD> zoomBox -107.35850 9.79300 227.83400 133.02900
[03/04 20:25:52    228s] <CMD> zoomBox -201.28550 -34.27700 440.83900 201.80500
[03/04 20:25:53    228s] <CMD> zoomBox -276.75900 -69.68900 611.99550 257.06850
[03/04 20:26:09    231s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/04 20:26:09    231s] <CMD> setPinAssignMode -pinEditInBatch true
[03/04 20:26:09    231s] <CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -edge 0 -layer 1 -spreadType start -spacing 2.0 -offsetStart 25 -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} reset}
[03/04 20:26:09    231s] Successfully spread [83] pins.
[03/04 20:26:09    231s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1273.3M).
[03/04 20:26:09    231s] <CMD> setPinAssignMode -pinEditInBatch false
[03/04 20:26:13    232s] <CMD> zoomBox -144.29350 -23.96700 319.64350 146.60300
[03/04 20:26:13    232s] <CMD> zoomBox -75.46700 0.31500 166.71200 89.35400
[03/04 20:26:14    232s] <CMD> zoomBox -54.60950 7.67350 120.36550 72.00450
[03/04 20:26:15    232s] <CMD> zoomBox -20.78650 19.60650 45.20700 43.86950
[03/04 20:26:16    233s] <CMD> zoomBox -54.61450 7.67150 120.36900 72.00550
[03/04 20:26:16    233s] <CMD> zoomBox -144.30550 -23.97200 319.65900 146.60800
[03/04 20:26:17    233s] <CMD> zoomBox -276.16550 -70.49250 612.64550 256.28550
[03/04 20:26:24    234s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/04 20:26:24    234s] <CMD> setPinAssignMode -pinEditInBatch true
[03/04 20:26:24    234s] <CMD> editPin -pinWidth 0.1 -pinDepth 1.0 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -edge 0 -layer 1 -spreadType start -spacing 2.0 -offsetStart 25 -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} reset}
[03/04 20:26:24    234s] Successfully spread [83] pins.
[03/04 20:26:24    234s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1274.0M).
[03/04 20:26:24    234s] <CMD> setPinAssignMode -pinEditInBatch false
[03/04 20:26:31    236s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/04 20:26:31    236s] <CMD> setPinAssignMode -pinEditInBatch true
[03/04 20:26:31    236s] <CMD> editPin -pinWidth 0.1 -pinDepth 1.6 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -edge 0 -layer 1 -spreadType start -spacing 2.0 -offsetStart 25 -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} reset}
[03/04 20:26:31    236s] Successfully spread [83] pins.
[03/04 20:26:31    236s] editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 1274.4M).
[03/04 20:26:31    236s] <CMD> setPinAssignMode -pinEditInBatch false
[03/04 20:26:35    237s] <CMD> zoomBox -111.38600 -15.09300 223.82950 108.15150
[03/04 20:26:35    237s] <CMD> zoomBox -45.00150 7.87400 81.42700 54.35650
[03/04 20:26:35    237s] <CMD> zoomBox -25.23750 14.92900 40.76000 39.19350
[03/04 20:26:37    237s] <CMD> zoomBox -10.34600 20.81950 14.54700 29.97150
[03/04 20:26:38    237s] <CMD> zoomBox -26.04850 15.19650 39.95600 39.46350
[03/04 20:26:38    237s] <CMD> zoomBox -45.33900 6.71900 81.10750 53.20800
[03/04 20:26:39    238s] <CMD> zoomBox -114.39300 -23.41650 220.87950 99.84900
[03/04 20:26:39    238s] <CMD> zoomBox -27.79800 13.84550 63.56150 47.43450
[03/04 20:26:40    238s] <CMD> zoomBox -12.25000 19.67200 35.44100 37.20600
[03/04 20:26:41    238s] <CMD> zoomBox -4.52400 22.46650 13.46350 29.07950
[03/04 20:26:41    238s] <CMD> zoomBox -2.23600 23.40700 7.15450 26.85950
[03/04 20:26:48    240s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/04 20:26:48    240s] <CMD> setPinAssignMode -pinEditInBatch true
[03/04 20:26:48    240s] <CMD> editPin -pinWidth 0.2 -pinDepth 1.6 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -edge 0 -layer 1 -spreadType start -spacing 2.0 -offsetStart 25 -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} reset}
[03/04 20:26:48    240s] Successfully spread [83] pins.
[03/04 20:26:48    240s] editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 1275.7M).
[03/04 20:26:48    240s] <CMD> setPinAssignMode -pinEditInBatch false
[03/04 20:26:50    240s] <CMD> zoomBox -4.98150 22.27850 13.01000 28.89300
[03/04 20:26:51    240s] <CMD> zoomBox -2.22000 23.59600 7.17300 27.04950
[03/04 20:26:56    241s] <CMD> zoomBox -5.16850 20.37800 19.73900 29.53550
[03/04 20:26:56    241s] <CMD> zoomBox -12.08950 11.69750 53.95350 35.97850
[03/04 20:26:57    242s] <CMD> zoomBox -30.44000 -11.31950 144.67250 53.06200
[03/04 20:26:57    242s] <CMD> zoomBox -79.09500 -72.34650 385.21350 98.36000
[03/04 20:26:58    242s] <CMD> zoomBox -208.09950 -234.15750 1023.00200 218.46650
[03/04 20:26:59    242s] <CMD> zoomBox -472.01450 -538.33950 1886.39100 328.74650
[03/04 20:27:00    242s] <CMD> zoomBox -971.58000 -1097.41400 3546.38700 563.65150
[03/04 20:27:14    245s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/04 20:27:14    245s] <CMD> setPinAssignMode -pinEditInBatch true
[03/04 20:27:14    245s] <CMD> editPin -pinWidth 0.2 -pinDepth 1.6 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -edge 0 -layer 1 -spreadType center -spacing 2.0 -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} reset}
[03/04 20:27:14    245s] Successfully spread [83] pins.
[03/04 20:27:14    245s] editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 1274.0M).
[03/04 20:27:14    245s] <CMD> setPinAssignMode -pinEditInBatch false
[03/04 20:27:15    245s] <CMD> zoomBox -3035.93100 -3127.07550 8943.31700 1277.18750
[03/04 20:27:17    246s] <CMD> fit
[03/04 20:29:00    265s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/04 20:29:00    265s] <CMD> setPinAssignMode -pinEditInBatch true
[03/04 20:29:00    265s] <CMD> editPin -pinWidth 0.1 -pinDepth 1.2 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -edge 3 -layer 1 -spreadType center -spacing 2.0 -pin {{pmem_out[0]} {pmem_out[1]} {pmem_out[2]} {pmem_out[3]} {pmem_out[4]} {pmem_out[5]} {pmem_out[6]} {pmem_out[7]} {pmem_out[8]} {pmem_out[9]} {pmem_out[10]} {pmem_out[11]} {pmem_out[12]} {pmem_out[13]} {pmem_out[14]} {pmem_out[15]} {pmem_out[16]} {pmem_out[17]} {pmem_out[18]} {pmem_out[19]} {pmem_out[20]} {pmem_out[21]} {pmem_out[22]} {pmem_out[23]} {pmem_out[24]} {pmem_out[25]} {pmem_out[26]} {pmem_out[27]} {pmem_out[28]} {pmem_out[29]} {pmem_out[30]} {pmem_out[31]} {pmem_out[32]} {pmem_out[33]} {pmem_out[34]} {pmem_out[35]} {pmem_out[36]} {pmem_out[37]} {pmem_out[38]} {pmem_out[39]} {pmem_out[40]} {pmem_out[41]} {pmem_out[42]} {pmem_out[43]} {pmem_out[44]} {pmem_out[45]} {pmem_out[46]} {pmem_out[47]} {pmem_out[48]} {pmem_out[49]} {pmem_out[50]} {pmem_out[51]} {pmem_out[52]} {pmem_out[53]} {pmem_out[54]} {pmem_out[55]} {pmem_out[56]} {pmem_out[57]} {pmem_out[58]} {pmem_out[59]} {pmem_out[60]} {pmem_out[61]} {pmem_out[62]} {pmem_out[63]} {pmem_out[64]} {pmem_out[65]} {pmem_out[66]} {pmem_out[67]} {pmem_out[68]} {pmem_out[69]} {pmem_out[70]} {pmem_out[71]} {pmem_out[72]} {pmem_out[73]} {pmem_out[74]} {pmem_out[75]} {pmem_out[76]} {pmem_out[77]} {pmem_out[78]} {pmem_out[79]} {pmem_out[80]} {pmem_out[81]} {pmem_out[82]} {pmem_out[83]} {pmem_out[84]} {pmem_out[85]} {pmem_out[86]} {pmem_out[87]} {pmem_out[88]} {pmem_out[89]} {pmem_out[90]} {pmem_out[91]} {pmem_out[92]} {pmem_out[93]} {pmem_out[94]} {pmem_out[95]} {pmem_out[96]} {pmem_out[97]} {pmem_out[98]} {pmem_out[99]} {pmem_out[100]} {pmem_out[101]} {pmem_out[102]} {pmem_out[103]} {pmem_out[104]} {pmem_out[105]} {pmem_out[106]} {pmem_out[107]} {pmem_out[108]} {pmem_out[109]} {pmem_out[110]} {pmem_out[111]} {pmem_out[112]} {pmem_out[113]} {pmem_out[114]} {pmem_out[115]} {pmem_out[116]} {pmem_out[117]} {pmem_out[118]} {pmem_out[119]} {pmem_out[120]} {pmem_out[121]} {pmem_out[122]} {pmem_out[123]} {pmem_out[124]} {pmem_out[125]} {pmem_out[126]} {pmem_out[127]} {pmem_out[128]} {pmem_out[129]} {pmem_out[130]} {pmem_out[131]} {pmem_out[132]} {pmem_out[133]} {pmem_out[134]} {pmem_out[135]} {pmem_out[136]} {pmem_out[137]} {pmem_out[138]} {pmem_out[139]} {pmem_out[140]} {pmem_out[141]} {pmem_out[142]} {pmem_out[143]} {pmem_out[144]} {pmem_out[145]} {pmem_out[146]} {pmem_out[147]} {pmem_out[148]} {pmem_out[149]} {pmem_out[150]} {pmem_out[151]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]}}
[03/04 20:29:05    271s] Selected [175] pin for spreading. Could not spread (173 out of 175) pins because of constraints on the selected pins or because of some blockage (pin blockage, routing blockage, power stripes etc.) on the selected region.
[03/04 20:29:05    271s] 
[03/04 20:29:05    271s] Following pins are not spread:
[03/04 20:29:05    271s]   pmem_out[0]
[03/04 20:29:05    271s]   pmem_out[1]
[03/04 20:29:05    271s]   pmem_out[2]
[03/04 20:29:05    271s]   pmem_out[3]
[03/04 20:29:05    271s]   pmem_out[4]
[03/04 20:29:05    271s]   pmem_out[5]
[03/04 20:29:05    271s]   pmem_out[6]
[03/04 20:29:05    271s]   pmem_out[7]
[03/04 20:29:05    271s]   pmem_out[8]
[03/04 20:29:05    271s]   pmem_out[9]
[03/04 20:29:05    271s]   pmem_out[10]
[03/04 20:29:05    271s]   pmem_out[11]
[03/04 20:29:05    271s]   pmem_out[12]
[03/04 20:29:05    271s]   pmem_out[13]
[03/04 20:29:05    271s]   pmem_out[14]
[03/04 20:29:05    271s]   pmem_out[15]
[03/04 20:29:05    271s]   pmem_out[16]
[03/04 20:29:05    271s]   pmem_out[17]
[03/04 20:29:05    271s]   pmem_out[18]
[03/04 20:29:05    271s]   pmem_out[19]
[03/04 20:29:05    271s]   pmem_out[20]
[03/04 20:29:05    271s]   pmem_out[21]
[03/04 20:29:05    271s]   pmem_out[22]
[03/04 20:29:05    271s]   pmem_out[23]
[03/04 20:29:05    271s]   pmem_out[24]
[03/04 20:29:05    271s]   pmem_out[25]
[03/04 20:29:05    271s]   pmem_out[26]
[03/04 20:29:05    271s]   pmem_out[27]
[03/04 20:29:05    271s]   pmem_out[28]
[03/04 20:29:05    271s]   pmem_out[29]
[03/04 20:29:05    271s]   pmem_out[30]
[03/04 20:29:05    271s]   pmem_out[31]
[03/04 20:29:05    271s]   pmem_out[32]
[03/04 20:29:05    271s]   pmem_out[33]
[03/04 20:29:05    271s]   pmem_out[34]
[03/04 20:29:05    271s]   pmem_out[35]
[03/04 20:29:05    271s]   pmem_out[36]
[03/04 20:29:05    271s]   pmem_out[37]
[03/04 20:29:05    271s]   pmem_out[38]
[03/04 20:29:05    271s]   pmem_out[39]
[03/04 20:29:05    271s]   pmem_out[40]
[03/04 20:29:05    271s]   pmem_out[41]
[03/04 20:29:05    271s]   pmem_out[42]
[03/04 20:29:05    271s]   pmem_out[43]
[03/04 20:29:05    271s]   pmem_out[44]
[03/04 20:29:05    271s]   pmem_out[45]
[03/04 20:29:05    271s]   pmem_out[46]
[03/04 20:29:05    271s]   pmem_out[47]
[03/04 20:29:05    271s]   pmem_out[48]
[03/04 20:29:05    271s]   pmem_out[49]
[03/04 20:29:05    271s]   pmem_out[50]
[03/04 20:29:05    271s]   pmem_out[51]
[03/04 20:29:05    271s]   pmem_out[52]
[03/04 20:29:05    271s]   pmem_out[53]
[03/04 20:29:05    271s]   pmem_out[54]
[03/04 20:29:05    271s]   pmem_out[55]
[03/04 20:29:05    271s]   pmem_out[56]
[03/04 20:29:05    271s]   pmem_out[57]
[03/04 20:29:05    271s]   pmem_out[58]
[03/04 20:29:05    271s]   pmem_out[59]
[03/04 20:29:05    271s]   pmem_out[60]
[03/04 20:29:05    271s]   pmem_out[61]
[03/04 20:29:05    271s]   pmem_out[62]
[03/04 20:29:05    271s]   pmem_out[63]
[03/04 20:29:05    271s]   pmem_out[64]
[03/04 20:29:05    271s]   pmem_out[65]
[03/04 20:29:05    271s]   pmem_out[66]
[03/04 20:29:05    271s]   pmem_out[67]
[03/04 20:29:05    271s]   pmem_out[68]
[03/04 20:29:05    271s]   pmem_out[69]
[03/04 20:29:05    271s]   pmem_out[70]
[03/04 20:29:05    271s]   pmem_out[71]
[03/04 20:29:05    271s]   pmem_out[72]
[03/04 20:29:05    271s]   pmem_out[73]
[03/04 20:29:05    271s]   pmem_out[74]
[03/04 20:29:05    271s]   pmem_out[75]
[03/04 20:29:05    271s]   pmem_out[76]
[03/04 20:29:05    271s]   pmem_out[77]
[03/04 20:29:05    271s]   pmem_out[78]
[03/04 20:29:05    271s]   pmem_out[79]
[03/04 20:29:05    271s]   pmem_out[80]
[03/04 20:29:05    271s]   pmem_out[81]
[03/04 20:29:05    271s]   pmem_out[82]
[03/04 20:29:05    271s]   pmem_out[83]
[03/04 20:29:05    271s]   pmem_out[84]
[03/04 20:29:05    271s]   pmem_out[85]
[03/04 20:29:05    271s]   pmem_out[86]
[03/04 20:29:05    271s]   pmem_out[89]
[03/04 20:29:05    271s]   pmem_out[90]
[03/04 20:29:05    271s]   pmem_out[91]
[03/04 20:29:05    271s]   pmem_out[92]
[03/04 20:29:05    271s]   pmem_out[93]
[03/04 20:29:05    271s]   pmem_out[94]
[03/04 20:29:05    271s]   pmem_out[95]
[03/04 20:29:05    271s]   pmem_out[96]
[03/04 20:29:05    271s]   pmem_out[97]
[03/04 20:29:05    271s]   pmem_out[98]
[03/04 20:29:05    271s]   pmem_out[99]
[03/04 20:29:05    271s]   pmem_out[100]
[03/04 20:29:05    271s]   pmem_out[101]
[03/04 20:29:05    271s]   pmem_out[102]
[03/04 20:29:05    271s]   pmem_out[103]
[03/04 20:29:05    271s]   pmem_out[104]
[03/04 20:29:05    271s]   pmem_out[105]
[03/04 20:29:05    271s]   pmem_out[106]
[03/04 20:29:05    271s]   pmem_out[107]
[03/04 20:29:05    271s]   pmem_out[108]
[03/04 20:29:05    271s]   pmem_out[109]
[03/04 20:29:05    271s]   pmem_out[110]
[03/04 20:29:05    271s]   pmem_out[111]
[03/04 20:29:05    271s]   pmem_out[112]
[03/04 20:29:05    271s]   pmem_out[113]
[03/04 20:29:05    271s]   pmem_out[114]
[03/04 20:29:05    271s]   pmem_out[115]
[03/04 20:29:05    271s]   pmem_out[116]
[03/04 20:29:05    271s]   pmem_out[117]
[03/04 20:29:05    271s]   pmem_out[118]
[03/04 20:29:05    271s]   pmem_out[119]
[03/04 20:29:05    271s]   pmem_out[120]
[03/04 20:29:05    271s]   pmem_out[121]
[03/04 20:29:05    271s]   pmem_out[122]
[03/04 20:29:05    271s]   pmem_out[123]
[03/04 20:29:05    271s]   pmem_out[124]
[03/04 20:29:05    271s]   pmem_out[125]
[03/04 20:29:05    271s]   pmem_out[126]
[03/04 20:29:05    271s]   pmem_out[127]
[03/04 20:29:05    271s]   pmem_out[128]
[03/04 20:29:05    271s]   pmem_out[129]
[03/04 20:29:05    271s]   pmem_out[130]
[03/04 20:29:05    271s]   pmem_out[131]
[03/04 20:29:05    271s]   pmem_out[132]
[03/04 20:29:05    271s]   pmem_out[133]
[03/04 20:29:05    271s]   pmem_out[134]
[03/04 20:29:05    271s]   pmem_out[135]
[03/04 20:29:05    271s]   pmem_out[136]
[03/04 20:29:05    271s]   pmem_out[137]
[03/04 20:29:05    271s]   pmem_out[138]
[03/04 20:29:05    271s]   pmem_out[139]
[03/04 20:29:05    271s]   pmem_out[140]
[03/04 20:29:05    271s]   pmem_out[141]
[03/04 20:29:05    271s]   pmem_out[142]
[03/04 20:29:05    271s]   pmem_out[143]
[03/04 20:29:05    271s]   pmem_out[144]
[03/04 20:29:05    271s]   pmem_out[145]
[03/04 20:29:05    271s]   pmem_out[146]
[03/04 20:29:05    271s]   pmem_out[147]
[03/04 20:29:05    271s]   pmem_out[148]
[03/04 20:29:05    271s]   pmem_out[149]
[03/04 20:29:05    271s]   pmem_out[150]
[03/04 20:29:05    271s]   pmem_out[151]
[03/04 20:29:05    271s]   sum_out[0]
[03/04 20:29:05    271s]   sum_out[1]
[03/04 20:29:05    271s]   sum_out[2]
[03/04 20:29:05    271s]   sum_out[3]
[03/04 20:29:05    271s]   sum_out[4]
[03/04 20:29:05    271s]   sum_out[5]
[03/04 20:29:05    271s]   sum_out[6]
[03/04 20:29:05    271s]   sum_out[7]
[03/04 20:29:05    271s]   sum_out[8]
[03/04 20:29:05    271s]   sum_out[9]
[03/04 20:29:05    271s]   sum_out[10]
[03/04 20:29:05    271s]   sum_out[11]
[03/04 20:29:05    271s]   sum_out[12]
[03/04 20:29:05    271s]   sum_out[13]
[03/04 20:29:05    271s]   sum_out[14]
[03/04 20:29:05    271s]   sum_out[15]
[03/04 20:29:05    271s]   sum_out[16]
[03/04 20:29:05    271s]   sum_out[17]
[03/04 20:29:05    271s]   sum_out[18]
[03/04 20:29:05    271s]   sum_out[19]
[03/04 20:29:05    271s]   sum_out[20]
[03/04 20:29:05    271s]   sum_out[21]
[03/04 20:29:05    271s]   sum_out[22]
[03/04 20:29:05    271s] editPin : finished (cpu = 0:00:05.3 real = 0:00:05.0, mem = 1274.4M).
[03/04 20:29:09    272s] <CMD> setPinAssignMode -pinEditInBatch false
[03/04 20:29:14    273s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/04 20:29:14    273s] <CMD> setPinAssignMode -pinEditInBatch true
[03/04 20:29:14    273s] <CMD> editPin -pinWidth 0.1 -pinDepth 1.2 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -edge 3 -layer 1 -spreadType center -spacing 2.0 -pin {{pmem_out[0]} {pmem_out[1]} {pmem_out[2]} {pmem_out[3]} {pmem_out[4]} {pmem_out[5]} {pmem_out[6]} {pmem_out[7]} {pmem_out[8]} {pmem_out[9]} {pmem_out[10]} {pmem_out[11]} {pmem_out[12]} {pmem_out[13]} {pmem_out[14]} {pmem_out[15]} {pmem_out[16]} {pmem_out[17]} {pmem_out[18]} {pmem_out[19]} {pmem_out[20]} {pmem_out[21]} {pmem_out[22]} {pmem_out[23]} {pmem_out[24]} {pmem_out[25]} {pmem_out[26]} {pmem_out[27]} {pmem_out[28]} {pmem_out[29]} {pmem_out[30]} {pmem_out[31]} {pmem_out[32]} {pmem_out[33]} {pmem_out[34]} {pmem_out[35]} {pmem_out[36]} {pmem_out[37]} {pmem_out[38]} {pmem_out[39]} {pmem_out[40]} {pmem_out[41]} {pmem_out[42]} {pmem_out[43]} {pmem_out[44]} {pmem_out[45]} {pmem_out[46]} {pmem_out[47]} {pmem_out[48]} {pmem_out[49]} {pmem_out[50]} {pmem_out[51]} {pmem_out[52]} {pmem_out[53]} {pmem_out[54]} {pmem_out[55]} {pmem_out[56]} {pmem_out[57]} {pmem_out[58]} {pmem_out[59]} {pmem_out[60]} {pmem_out[61]} {pmem_out[62]} {pmem_out[63]} {pmem_out[64]} {pmem_out[65]} {pmem_out[66]} {pmem_out[67]} {pmem_out[68]} {pmem_out[69]} {pmem_out[70]} {pmem_out[71]} {pmem_out[72]} {pmem_out[73]} {pmem_out[74]} {pmem_out[75]} {pmem_out[76]} {pmem_out[77]} {pmem_out[78]} {pmem_out[79]} {pmem_out[80]} {pmem_out[81]} {pmem_out[82]} {pmem_out[83]} {pmem_out[84]} {pmem_out[85]} {pmem_out[86]} {pmem_out[87]} {pmem_out[88]} {pmem_out[89]} {pmem_out[90]} {pmem_out[91]} {pmem_out[92]} {pmem_out[93]} {pmem_out[94]} {pmem_out[95]} {pmem_out[96]} {pmem_out[97]} {pmem_out[98]} {pmem_out[99]} {pmem_out[100]} {pmem_out[101]} {pmem_out[102]} {pmem_out[103]} {pmem_out[104]} {pmem_out[105]} {pmem_out[106]} {pmem_out[107]} {pmem_out[108]} {pmem_out[109]} {pmem_out[110]} {pmem_out[111]} {pmem_out[112]} {pmem_out[113]} {pmem_out[114]} {pmem_out[115]} {pmem_out[116]} {pmem_out[117]} {pmem_out[118]} {pmem_out[119]} {pmem_out[120]} {pmem_out[121]} {pmem_out[122]} {pmem_out[123]} {pmem_out[124]} {pmem_out[125]} {pmem_out[126]} {pmem_out[127]} {pmem_out[128]} {pmem_out[129]} {pmem_out[130]} {pmem_out[131]} {pmem_out[132]} {pmem_out[133]} {pmem_out[134]} {pmem_out[135]} {pmem_out[136]} {pmem_out[137]} {pmem_out[138]} {pmem_out[139]} {pmem_out[140]} {pmem_out[141]} {pmem_out[142]} {pmem_out[143]} {pmem_out[144]} {pmem_out[145]} {pmem_out[146]} {pmem_out[147]} {pmem_out[148]} {pmem_out[149]} {pmem_out[150]} {pmem_out[151]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]}}
[03/04 20:29:19    278s] Selected [175] pin for spreading. Could not spread (173 out of 175) pins because of constraints on the selected pins or because of some blockage (pin blockage, routing blockage, power stripes etc.) on the selected region.
[03/04 20:29:19    278s] 
[03/04 20:29:19    278s] Following pins are not spread:
[03/04 20:29:19    278s]   pmem_out[0]
[03/04 20:29:19    278s]   pmem_out[1]
[03/04 20:29:19    278s]   pmem_out[2]
[03/04 20:29:19    278s]   pmem_out[3]
[03/04 20:29:19    278s]   pmem_out[4]
[03/04 20:29:19    278s]   pmem_out[5]
[03/04 20:29:19    278s]   pmem_out[6]
[03/04 20:29:19    278s]   pmem_out[7]
[03/04 20:29:19    278s]   pmem_out[8]
[03/04 20:29:19    278s]   pmem_out[9]
[03/04 20:29:19    278s]   pmem_out[10]
[03/04 20:29:19    278s]   pmem_out[11]
[03/04 20:29:19    278s]   pmem_out[12]
[03/04 20:29:19    278s]   pmem_out[13]
[03/04 20:29:19    278s]   pmem_out[14]
[03/04 20:29:19    278s]   pmem_out[15]
[03/04 20:29:19    278s]   pmem_out[16]
[03/04 20:29:19    278s]   pmem_out[17]
[03/04 20:29:19    278s]   pmem_out[18]
[03/04 20:29:19    278s]   pmem_out[19]
[03/04 20:29:19    278s]   pmem_out[20]
[03/04 20:29:19    278s]   pmem_out[21]
[03/04 20:29:19    278s]   pmem_out[22]
[03/04 20:29:19    278s]   pmem_out[23]
[03/04 20:29:19    278s]   pmem_out[24]
[03/04 20:29:19    278s]   pmem_out[25]
[03/04 20:29:19    278s]   pmem_out[26]
[03/04 20:29:19    278s]   pmem_out[27]
[03/04 20:29:19    278s]   pmem_out[28]
[03/04 20:29:19    278s]   pmem_out[29]
[03/04 20:29:19    278s]   pmem_out[30]
[03/04 20:29:19    278s]   pmem_out[31]
[03/04 20:29:19    278s]   pmem_out[32]
[03/04 20:29:19    278s]   pmem_out[33]
[03/04 20:29:19    278s]   pmem_out[34]
[03/04 20:29:19    278s]   pmem_out[35]
[03/04 20:29:19    278s]   pmem_out[36]
[03/04 20:29:19    278s]   pmem_out[37]
[03/04 20:29:19    278s]   pmem_out[38]
[03/04 20:29:19    278s]   pmem_out[39]
[03/04 20:29:19    278s]   pmem_out[40]
[03/04 20:29:19    278s]   pmem_out[41]
[03/04 20:29:19    278s]   pmem_out[42]
[03/04 20:29:19    278s]   pmem_out[43]
[03/04 20:29:19    278s]   pmem_out[44]
[03/04 20:29:19    278s]   pmem_out[45]
[03/04 20:29:19    278s]   pmem_out[46]
[03/04 20:29:19    278s]   pmem_out[47]
[03/04 20:29:19    278s]   pmem_out[48]
[03/04 20:29:19    278s]   pmem_out[49]
[03/04 20:29:19    278s]   pmem_out[50]
[03/04 20:29:19    278s]   pmem_out[51]
[03/04 20:29:19    278s]   pmem_out[52]
[03/04 20:29:19    278s]   pmem_out[53]
[03/04 20:29:19    278s]   pmem_out[54]
[03/04 20:29:19    278s]   pmem_out[55]
[03/04 20:29:19    278s]   pmem_out[56]
[03/04 20:29:19    278s]   pmem_out[57]
[03/04 20:29:19    278s]   pmem_out[58]
[03/04 20:29:19    278s]   pmem_out[59]
[03/04 20:29:19    278s]   pmem_out[60]
[03/04 20:29:19    278s]   pmem_out[61]
[03/04 20:29:19    278s]   pmem_out[62]
[03/04 20:29:19    278s]   pmem_out[63]
[03/04 20:29:19    278s]   pmem_out[64]
[03/04 20:29:19    278s]   pmem_out[65]
[03/04 20:29:19    278s]   pmem_out[66]
[03/04 20:29:19    278s]   pmem_out[67]
[03/04 20:29:19    278s]   pmem_out[68]
[03/04 20:29:19    278s]   pmem_out[69]
[03/04 20:29:19    278s]   pmem_out[70]
[03/04 20:29:19    278s]   pmem_out[71]
[03/04 20:29:19    278s]   pmem_out[72]
[03/04 20:29:19    278s]   pmem_out[73]
[03/04 20:29:19    278s]   pmem_out[74]
[03/04 20:29:19    278s]   pmem_out[75]
[03/04 20:29:19    278s]   pmem_out[76]
[03/04 20:29:19    278s]   pmem_out[77]
[03/04 20:29:19    278s]   pmem_out[78]
[03/04 20:29:19    278s]   pmem_out[79]
[03/04 20:29:19    278s]   pmem_out[80]
[03/04 20:29:19    278s]   pmem_out[81]
[03/04 20:29:19    278s]   pmem_out[82]
[03/04 20:29:19    278s]   pmem_out[83]
[03/04 20:29:19    278s]   pmem_out[84]
[03/04 20:29:19    278s]   pmem_out[85]
[03/04 20:29:19    278s]   pmem_out[86]
[03/04 20:29:19    278s]   pmem_out[89]
[03/04 20:29:19    278s]   pmem_out[90]
[03/04 20:29:19    278s]   pmem_out[91]
[03/04 20:29:19    278s]   pmem_out[92]
[03/04 20:29:19    278s]   pmem_out[93]
[03/04 20:29:19    278s]   pmem_out[94]
[03/04 20:29:19    278s]   pmem_out[95]
[03/04 20:29:19    278s]   pmem_out[96]
[03/04 20:29:19    278s]   pmem_out[97]
[03/04 20:29:19    278s]   pmem_out[98]
[03/04 20:29:19    278s]   pmem_out[99]
[03/04 20:29:19    278s]   pmem_out[100]
[03/04 20:29:19    278s]   pmem_out[101]
[03/04 20:29:19    278s]   pmem_out[102]
[03/04 20:29:19    278s]   pmem_out[103]
[03/04 20:29:19    278s]   pmem_out[104]
[03/04 20:29:19    278s]   pmem_out[105]
[03/04 20:29:19    278s]   pmem_out[106]
[03/04 20:29:19    278s]   pmem_out[107]
[03/04 20:29:19    278s]   pmem_out[108]
[03/04 20:29:19    278s]   pmem_out[109]
[03/04 20:29:19    278s]   pmem_out[110]
[03/04 20:29:19    278s]   pmem_out[111]
[03/04 20:29:19    278s]   pmem_out[112]
[03/04 20:29:19    278s]   pmem_out[113]
[03/04 20:29:19    278s]   pmem_out[114]
[03/04 20:29:19    278s]   pmem_out[115]
[03/04 20:29:19    278s]   pmem_out[116]
[03/04 20:29:19    278s]   pmem_out[117]
[03/04 20:29:19    278s]   pmem_out[118]
[03/04 20:29:19    278s]   pmem_out[119]
[03/04 20:29:19    278s]   pmem_out[120]
[03/04 20:29:19    278s]   pmem_out[121]
[03/04 20:29:19    278s]   pmem_out[122]
[03/04 20:29:19    278s]   pmem_out[123]
[03/04 20:29:19    278s]   pmem_out[124]
[03/04 20:29:19    278s]   pmem_out[125]
[03/04 20:29:19    278s]   pmem_out[126]
[03/04 20:29:19    278s]   pmem_out[127]
[03/04 20:29:19    278s]   pmem_out[128]
[03/04 20:29:19    278s]   pmem_out[129]
[03/04 20:29:19    278s]   pmem_out[130]
[03/04 20:29:19    278s]   pmem_out[131]
[03/04 20:29:19    278s]   pmem_out[132]
[03/04 20:29:19    278s]   pmem_out[133]
[03/04 20:29:19    278s]   pmem_out[134]
[03/04 20:29:19    278s]   pmem_out[135]
[03/04 20:29:19    278s]   pmem_out[136]
[03/04 20:29:19    278s]   pmem_out[137]
[03/04 20:29:19    278s]   pmem_out[138]
[03/04 20:29:19    278s]   pmem_out[139]
[03/04 20:29:19    278s]   pmem_out[140]
[03/04 20:29:19    278s]   pmem_out[141]
[03/04 20:29:19    278s]   pmem_out[142]
[03/04 20:29:19    278s]   pmem_out[143]
[03/04 20:29:19    278s]   pmem_out[144]
[03/04 20:29:19    278s]   pmem_out[145]
[03/04 20:29:19    278s]   pmem_out[146]
[03/04 20:29:19    278s]   pmem_out[147]
[03/04 20:29:19    278s]   pmem_out[148]
[03/04 20:29:19    278s]   pmem_out[149]
[03/04 20:29:19    278s]   pmem_out[150]
[03/04 20:29:19    278s]   pmem_out[151]
[03/04 20:29:19    278s]   sum_out[0]
[03/04 20:29:19    278s]   sum_out[1]
[03/04 20:29:19    278s]   sum_out[2]
[03/04 20:29:19    278s]   sum_out[3]
[03/04 20:29:19    278s]   sum_out[4]
[03/04 20:29:19    278s]   sum_out[5]
[03/04 20:29:19    278s]   sum_out[6]
[03/04 20:29:19    278s]   sum_out[7]
[03/04 20:29:19    278s]   sum_out[8]
[03/04 20:29:19    278s]   sum_out[9]
[03/04 20:29:19    278s]   sum_out[10]
[03/04 20:29:19    278s]   sum_out[11]
[03/04 20:29:19    278s]   sum_out[12]
[03/04 20:29:19    278s]   sum_out[13]
[03/04 20:29:19    278s]   sum_out[14]
[03/04 20:29:19    278s]   sum_out[15]
[03/04 20:29:19    278s]   sum_out[16]
[03/04 20:29:19    278s]   sum_out[17]
[03/04 20:29:19    278s]   sum_out[18]
[03/04 20:29:19    278s]   sum_out[19]
[03/04 20:29:19    278s]   sum_out[20]
[03/04 20:29:19    278s]   sum_out[21]
[03/04 20:29:19    278s]   sum_out[22]
[03/04 20:29:19    278s] editPin : finished (cpu = 0:00:05.2 real = 0:00:05.0, mem = 1273.7M).
[03/04 20:29:21    278s] <CMD> setPinAssignMode -pinEditInBatch false
[03/04 20:29:28    280s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/04 20:29:28    280s] <CMD> setPinAssignMode -pinEditInBatch true
[03/04 20:29:28    280s] <CMD> editPin -pinWidth 0.1 -pinDepth 1.2 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -edge 3 -layer 1 -spreadType center -spacing 0.6 -pin {{pmem_out[0]} {pmem_out[1]} {pmem_out[2]} {pmem_out[3]} {pmem_out[4]} {pmem_out[5]} {pmem_out[6]} {pmem_out[7]} {pmem_out[8]} {pmem_out[9]} {pmem_out[10]} {pmem_out[11]} {pmem_out[12]} {pmem_out[13]} {pmem_out[14]} {pmem_out[15]} {pmem_out[16]} {pmem_out[17]} {pmem_out[18]} {pmem_out[19]} {pmem_out[20]} {pmem_out[21]} {pmem_out[22]} {pmem_out[23]} {pmem_out[24]} {pmem_out[25]} {pmem_out[26]} {pmem_out[27]} {pmem_out[28]} {pmem_out[29]} {pmem_out[30]} {pmem_out[31]} {pmem_out[32]} {pmem_out[33]} {pmem_out[34]} {pmem_out[35]} {pmem_out[36]} {pmem_out[37]} {pmem_out[38]} {pmem_out[39]} {pmem_out[40]} {pmem_out[41]} {pmem_out[42]} {pmem_out[43]} {pmem_out[44]} {pmem_out[45]} {pmem_out[46]} {pmem_out[47]} {pmem_out[48]} {pmem_out[49]} {pmem_out[50]} {pmem_out[51]} {pmem_out[52]} {pmem_out[53]} {pmem_out[54]} {pmem_out[55]} {pmem_out[56]} {pmem_out[57]} {pmem_out[58]} {pmem_out[59]} {pmem_out[60]} {pmem_out[61]} {pmem_out[62]} {pmem_out[63]} {pmem_out[64]} {pmem_out[65]} {pmem_out[66]} {pmem_out[67]} {pmem_out[68]} {pmem_out[69]} {pmem_out[70]} {pmem_out[71]} {pmem_out[72]} {pmem_out[73]} {pmem_out[74]} {pmem_out[75]} {pmem_out[76]} {pmem_out[77]} {pmem_out[78]} {pmem_out[79]} {pmem_out[80]} {pmem_out[81]} {pmem_out[82]} {pmem_out[83]} {pmem_out[84]} {pmem_out[85]} {pmem_out[86]} {pmem_out[87]} {pmem_out[88]} {pmem_out[89]} {pmem_out[90]} {pmem_out[91]} {pmem_out[92]} {pmem_out[93]} {pmem_out[94]} {pmem_out[95]} {pmem_out[96]} {pmem_out[97]} {pmem_out[98]} {pmem_out[99]} {pmem_out[100]} {pmem_out[101]} {pmem_out[102]} {pmem_out[103]} {pmem_out[104]} {pmem_out[105]} {pmem_out[106]} {pmem_out[107]} {pmem_out[108]} {pmem_out[109]} {pmem_out[110]} {pmem_out[111]} {pmem_out[112]} {pmem_out[113]} {pmem_out[114]} {pmem_out[115]} {pmem_out[116]} {pmem_out[117]} {pmem_out[118]} {pmem_out[119]} {pmem_out[120]} {pmem_out[121]} {pmem_out[122]} {pmem_out[123]} {pmem_out[124]} {pmem_out[125]} {pmem_out[126]} {pmem_out[127]} {pmem_out[128]} {pmem_out[129]} {pmem_out[130]} {pmem_out[131]} {pmem_out[132]} {pmem_out[133]} {pmem_out[134]} {pmem_out[135]} {pmem_out[136]} {pmem_out[137]} {pmem_out[138]} {pmem_out[139]} {pmem_out[140]} {pmem_out[141]} {pmem_out[142]} {pmem_out[143]} {pmem_out[144]} {pmem_out[145]} {pmem_out[146]} {pmem_out[147]} {pmem_out[148]} {pmem_out[149]} {pmem_out[150]} {pmem_out[151]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]}}
[03/04 20:29:35    287s] Selected [175] pin for spreading. Could not spread (171 out of 175) pins because of constraints on the selected pins or because of some blockage (pin blockage, routing blockage, power stripes etc.) on the selected region.
[03/04 20:29:35    287s] 
[03/04 20:29:35    287s] Following pins are not spread:
[03/04 20:29:35    287s]   pmem_out[0]
[03/04 20:29:35    287s]   pmem_out[1]
[03/04 20:29:35    287s]   pmem_out[2]
[03/04 20:29:35    287s]   pmem_out[3]
[03/04 20:29:35    287s]   pmem_out[4]
[03/04 20:29:35    287s]   pmem_out[5]
[03/04 20:29:35    287s]   pmem_out[6]
[03/04 20:29:35    287s]   pmem_out[7]
[03/04 20:29:35    287s]   pmem_out[8]
[03/04 20:29:35    287s]   pmem_out[9]
[03/04 20:29:35    287s]   pmem_out[10]
[03/04 20:29:35    287s]   pmem_out[11]
[03/04 20:29:35    287s]   pmem_out[12]
[03/04 20:29:35    287s]   pmem_out[13]
[03/04 20:29:35    287s]   pmem_out[14]
[03/04 20:29:35    287s]   pmem_out[15]
[03/04 20:29:35    287s]   pmem_out[16]
[03/04 20:29:35    287s]   pmem_out[17]
[03/04 20:29:35    287s]   pmem_out[18]
[03/04 20:29:35    287s]   pmem_out[19]
[03/04 20:29:35    287s]   pmem_out[20]
[03/04 20:29:35    287s]   pmem_out[21]
[03/04 20:29:35    287s]   pmem_out[22]
[03/04 20:29:35    287s]   pmem_out[23]
[03/04 20:29:35    287s]   pmem_out[24]
[03/04 20:29:35    287s]   pmem_out[25]
[03/04 20:29:35    287s]   pmem_out[26]
[03/04 20:29:35    287s]   pmem_out[27]
[03/04 20:29:35    287s]   pmem_out[28]
[03/04 20:29:35    287s]   pmem_out[29]
[03/04 20:29:35    287s]   pmem_out[30]
[03/04 20:29:35    287s]   pmem_out[31]
[03/04 20:29:35    287s]   pmem_out[32]
[03/04 20:29:35    287s]   pmem_out[33]
[03/04 20:29:35    287s]   pmem_out[34]
[03/04 20:29:35    287s]   pmem_out[35]
[03/04 20:29:35    287s]   pmem_out[36]
[03/04 20:29:35    287s]   pmem_out[37]
[03/04 20:29:35    287s]   pmem_out[38]
[03/04 20:29:35    287s]   pmem_out[39]
[03/04 20:29:35    287s]   pmem_out[40]
[03/04 20:29:35    287s]   pmem_out[41]
[03/04 20:29:35    287s]   pmem_out[42]
[03/04 20:29:35    287s]   pmem_out[43]
[03/04 20:29:35    287s]   pmem_out[44]
[03/04 20:29:35    287s]   pmem_out[45]
[03/04 20:29:35    287s]   pmem_out[46]
[03/04 20:29:35    287s]   pmem_out[47]
[03/04 20:29:35    287s]   pmem_out[48]
[03/04 20:29:35    287s]   pmem_out[49]
[03/04 20:29:35    287s]   pmem_out[50]
[03/04 20:29:35    287s]   pmem_out[51]
[03/04 20:29:35    287s]   pmem_out[52]
[03/04 20:29:35    287s]   pmem_out[53]
[03/04 20:29:35    287s]   pmem_out[54]
[03/04 20:29:35    287s]   pmem_out[55]
[03/04 20:29:35    287s]   pmem_out[56]
[03/04 20:29:35    287s]   pmem_out[57]
[03/04 20:29:35    287s]   pmem_out[58]
[03/04 20:29:35    287s]   pmem_out[59]
[03/04 20:29:35    287s]   pmem_out[60]
[03/04 20:29:35    287s]   pmem_out[61]
[03/04 20:29:35    287s]   pmem_out[62]
[03/04 20:29:35    287s]   pmem_out[63]
[03/04 20:29:35    287s]   pmem_out[64]
[03/04 20:29:35    287s]   pmem_out[65]
[03/04 20:29:35    287s]   pmem_out[66]
[03/04 20:29:35    287s]   pmem_out[67]
[03/04 20:29:35    287s]   pmem_out[68]
[03/04 20:29:35    287s]   pmem_out[69]
[03/04 20:29:35    287s]   pmem_out[70]
[03/04 20:29:35    287s]   pmem_out[71]
[03/04 20:29:35    287s]   pmem_out[72]
[03/04 20:29:35    287s]   pmem_out[73]
[03/04 20:29:35    287s]   pmem_out[74]
[03/04 20:29:35    287s]   pmem_out[75]
[03/04 20:29:35    287s]   pmem_out[76]
[03/04 20:29:35    287s]   pmem_out[77]
[03/04 20:29:35    287s]   pmem_out[78]
[03/04 20:29:35    287s]   pmem_out[79]
[03/04 20:29:35    287s]   pmem_out[80]
[03/04 20:29:35    287s]   pmem_out[81]
[03/04 20:29:35    287s]   pmem_out[82]
[03/04 20:29:35    287s]   pmem_out[83]
[03/04 20:29:35    287s]   pmem_out[84]
[03/04 20:29:35    287s]   pmem_out[85]
[03/04 20:29:35    287s]   pmem_out[90]
[03/04 20:29:35    287s]   pmem_out[91]
[03/04 20:29:35    287s]   pmem_out[92]
[03/04 20:29:35    287s]   pmem_out[93]
[03/04 20:29:35    287s]   pmem_out[94]
[03/04 20:29:35    287s]   pmem_out[95]
[03/04 20:29:35    287s]   pmem_out[96]
[03/04 20:29:35    287s]   pmem_out[97]
[03/04 20:29:35    287s]   pmem_out[98]
[03/04 20:29:35    287s]   pmem_out[99]
[03/04 20:29:35    287s]   pmem_out[100]
[03/04 20:29:35    287s]   pmem_out[101]
[03/04 20:29:35    287s]   pmem_out[102]
[03/04 20:29:35    287s]   pmem_out[103]
[03/04 20:29:35    287s]   pmem_out[104]
[03/04 20:29:35    287s]   pmem_out[105]
[03/04 20:29:35    287s]   pmem_out[106]
[03/04 20:29:35    287s]   pmem_out[107]
[03/04 20:29:35    287s]   pmem_out[108]
[03/04 20:29:35    287s]   pmem_out[109]
[03/04 20:29:35    287s]   pmem_out[110]
[03/04 20:29:35    287s]   pmem_out[111]
[03/04 20:29:35    287s]   pmem_out[112]
[03/04 20:29:35    287s]   pmem_out[113]
[03/04 20:29:35    287s]   pmem_out[114]
[03/04 20:29:35    287s]   pmem_out[115]
[03/04 20:29:35    287s]   pmem_out[116]
[03/04 20:29:35    287s]   pmem_out[117]
[03/04 20:29:35    287s]   pmem_out[118]
[03/04 20:29:35    287s]   pmem_out[119]
[03/04 20:29:35    287s]   pmem_out[120]
[03/04 20:29:35    287s]   pmem_out[121]
[03/04 20:29:35    287s]   pmem_out[122]
[03/04 20:29:35    287s]   pmem_out[123]
[03/04 20:29:35    287s]   pmem_out[124]
[03/04 20:29:35    287s]   pmem_out[125]
[03/04 20:29:35    287s]   pmem_out[126]
[03/04 20:29:35    287s]   pmem_out[127]
[03/04 20:29:35    287s]   pmem_out[128]
[03/04 20:29:35    287s]   pmem_out[129]
[03/04 20:29:35    287s]   pmem_out[130]
[03/04 20:29:35    287s]   pmem_out[131]
[03/04 20:29:35    287s]   pmem_out[132]
[03/04 20:29:35    287s]   pmem_out[133]
[03/04 20:29:35    287s]   pmem_out[134]
[03/04 20:29:35    287s]   pmem_out[135]
[03/04 20:29:35    287s]   pmem_out[136]
[03/04 20:29:35    287s]   pmem_out[137]
[03/04 20:29:35    287s]   pmem_out[138]
[03/04 20:29:35    287s]   pmem_out[139]
[03/04 20:29:35    287s]   pmem_out[140]
[03/04 20:29:35    287s]   pmem_out[141]
[03/04 20:29:35    287s]   pmem_out[142]
[03/04 20:29:35    287s]   pmem_out[143]
[03/04 20:29:35    287s]   pmem_out[144]
[03/04 20:29:35    287s]   pmem_out[145]
[03/04 20:29:35    287s]   pmem_out[146]
[03/04 20:29:35    287s]   pmem_out[147]
[03/04 20:29:35    287s]   pmem_out[148]
[03/04 20:29:35    287s]   pmem_out[149]
[03/04 20:29:35    287s]   pmem_out[150]
[03/04 20:29:35    287s]   pmem_out[151]
[03/04 20:29:35    287s]   sum_out[0]
[03/04 20:29:35    287s]   sum_out[1]
[03/04 20:29:35    287s]   sum_out[2]
[03/04 20:29:35    287s]   sum_out[3]
[03/04 20:29:35    287s]   sum_out[4]
[03/04 20:29:35    287s]   sum_out[5]
[03/04 20:29:35    287s]   sum_out[6]
[03/04 20:29:35    287s]   sum_out[7]
[03/04 20:29:35    287s]   sum_out[8]
[03/04 20:29:35    287s]   sum_out[9]
[03/04 20:29:35    287s]   sum_out[10]
[03/04 20:29:35    287s]   sum_out[11]
[03/04 20:29:35    287s]   sum_out[12]
[03/04 20:29:35    287s]   sum_out[13]
[03/04 20:29:35    287s]   sum_out[14]
[03/04 20:29:35    287s]   sum_out[15]
[03/04 20:29:35    287s]   sum_out[16]
[03/04 20:29:35    287s]   sum_out[17]
[03/04 20:29:35    287s]   sum_out[18]
[03/04 20:29:35    287s]   sum_out[19]
[03/04 20:29:35    287s]   sum_out[20]
[03/04 20:29:35    287s]   sum_out[21]
[03/04 20:29:35    287s]   sum_out[22]
[03/04 20:29:35    287s] editPin : finished (cpu = 0:00:07.0 real = 0:00:07.0, mem = 1275.1M).
[03/04 20:29:38    287s] <CMD> setPinAssignMode -pinEditInBatch false
[03/04 20:29:41    288s] **ERROR: (IMPSYT-16269):	Need to specify 'start location'.
[03/04 20:29:49    290s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/04 20:29:49    290s] <CMD> setPinAssignMode -pinEditInBatch true
[03/04 20:29:49    290s] <CMD> editPin -pinWidth 0.1 -pinDepth 1.2 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -edge 3 -layer 1 -spreadType start -spacing 0.6 -offsetStart 25 -pin {{pmem_out[0]} {pmem_out[1]} {pmem_out[2]} {pmem_out[3]} {pmem_out[4]} {pmem_out[5]} {pmem_out[6]} {pmem_out[7]} {pmem_out[8]} {pmem_out[9]} {pmem_out[10]} {pmem_out[11]} {pmem_out[12]} {pmem_out[13]} {pmem_out[14]} {pmem_out[15]} {pmem_out[16]} {pmem_out[17]} {pmem_out[18]} {pmem_out[19]} {pmem_out[20]} {pmem_out[21]} {pmem_out[22]} {pmem_out[23]} {pmem_out[24]} {pmem_out[25]} {pmem_out[26]} {pmem_out[27]} {pmem_out[28]} {pmem_out[29]} {pmem_out[30]} {pmem_out[31]} {pmem_out[32]} {pmem_out[33]} {pmem_out[34]} {pmem_out[35]} {pmem_out[36]} {pmem_out[37]} {pmem_out[38]} {pmem_out[39]} {pmem_out[40]} {pmem_out[41]} {pmem_out[42]} {pmem_out[43]} {pmem_out[44]} {pmem_out[45]} {pmem_out[46]} {pmem_out[47]} {pmem_out[48]} {pmem_out[49]} {pmem_out[50]} {pmem_out[51]} {pmem_out[52]} {pmem_out[53]} {pmem_out[54]} {pmem_out[55]} {pmem_out[56]} {pmem_out[57]} {pmem_out[58]} {pmem_out[59]} {pmem_out[60]} {pmem_out[61]} {pmem_out[62]} {pmem_out[63]} {pmem_out[64]} {pmem_out[65]} {pmem_out[66]} {pmem_out[67]} {pmem_out[68]} {pmem_out[69]} {pmem_out[70]} {pmem_out[71]} {pmem_out[72]} {pmem_out[73]} {pmem_out[74]} {pmem_out[75]} {pmem_out[76]} {pmem_out[77]} {pmem_out[78]} {pmem_out[79]} {pmem_out[80]} {pmem_out[81]} {pmem_out[82]} {pmem_out[83]} {pmem_out[84]} {pmem_out[85]} {pmem_out[86]} {pmem_out[87]} {pmem_out[88]} {pmem_out[89]} {pmem_out[90]} {pmem_out[91]} {pmem_out[92]} {pmem_out[93]} {pmem_out[94]} {pmem_out[95]} {pmem_out[96]} {pmem_out[97]} {pmem_out[98]} {pmem_out[99]} {pmem_out[100]} {pmem_out[101]} {pmem_out[102]} {pmem_out[103]} {pmem_out[104]} {pmem_out[105]} {pmem_out[106]} {pmem_out[107]} {pmem_out[108]} {pmem_out[109]} {pmem_out[110]} {pmem_out[111]} {pmem_out[112]} {pmem_out[113]} {pmem_out[114]} {pmem_out[115]} {pmem_out[116]} {pmem_out[117]} {pmem_out[118]} {pmem_out[119]} {pmem_out[120]} {pmem_out[121]} {pmem_out[122]} {pmem_out[123]} {pmem_out[124]} {pmem_out[125]} {pmem_out[126]} {pmem_out[127]} {pmem_out[128]} {pmem_out[129]} {pmem_out[130]} {pmem_out[131]} {pmem_out[132]} {pmem_out[133]} {pmem_out[134]} {pmem_out[135]} {pmem_out[136]} {pmem_out[137]} {pmem_out[138]} {pmem_out[139]} {pmem_out[140]} {pmem_out[141]} {pmem_out[142]} {pmem_out[143]} {pmem_out[144]} {pmem_out[145]} {pmem_out[146]} {pmem_out[147]} {pmem_out[148]} {pmem_out[149]} {pmem_out[150]} {pmem_out[151]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]}}
[03/04 20:30:02    303s] Selected [175] pin for spreading. Could not spread (173 out of 175) pins because of constraints on the selected pins or because of some blockage (pin blockage, routing blockage, power stripes etc.) on the selected region.
[03/04 20:30:02    303s] 
[03/04 20:30:02    303s] Following pins are not spread:
[03/04 20:30:02    303s]   pmem_out[2]
[03/04 20:30:02    303s]   pmem_out[3]
[03/04 20:30:02    303s]   pmem_out[4]
[03/04 20:30:02    303s]   pmem_out[5]
[03/04 20:30:02    303s]   pmem_out[6]
[03/04 20:30:02    303s]   pmem_out[7]
[03/04 20:30:02    303s]   pmem_out[8]
[03/04 20:30:02    303s]   pmem_out[9]
[03/04 20:30:02    303s]   pmem_out[10]
[03/04 20:30:02    303s]   pmem_out[11]
[03/04 20:30:02    303s]   pmem_out[12]
[03/04 20:30:02    303s]   pmem_out[13]
[03/04 20:30:02    303s]   pmem_out[14]
[03/04 20:30:02    303s]   pmem_out[15]
[03/04 20:30:02    303s]   pmem_out[16]
[03/04 20:30:02    303s]   pmem_out[17]
[03/04 20:30:02    303s]   pmem_out[18]
[03/04 20:30:02    303s]   pmem_out[19]
[03/04 20:30:02    303s]   pmem_out[20]
[03/04 20:30:02    303s]   pmem_out[21]
[03/04 20:30:02    303s]   pmem_out[22]
[03/04 20:30:02    303s]   pmem_out[23]
[03/04 20:30:02    303s]   pmem_out[24]
[03/04 20:30:02    303s]   pmem_out[25]
[03/04 20:30:02    303s]   pmem_out[26]
[03/04 20:30:02    303s]   pmem_out[27]
[03/04 20:30:02    303s]   pmem_out[28]
[03/04 20:30:02    303s]   pmem_out[29]
[03/04 20:30:02    303s]   pmem_out[30]
[03/04 20:30:02    303s]   pmem_out[31]
[03/04 20:30:02    303s]   pmem_out[32]
[03/04 20:30:02    303s]   pmem_out[33]
[03/04 20:30:02    303s]   pmem_out[34]
[03/04 20:30:02    303s]   pmem_out[35]
[03/04 20:30:02    303s]   pmem_out[36]
[03/04 20:30:02    303s]   pmem_out[37]
[03/04 20:30:02    303s]   pmem_out[38]
[03/04 20:30:02    303s]   pmem_out[39]
[03/04 20:30:02    303s]   pmem_out[40]
[03/04 20:30:02    303s]   pmem_out[41]
[03/04 20:30:02    303s]   pmem_out[42]
[03/04 20:30:02    303s]   pmem_out[43]
[03/04 20:30:02    303s]   pmem_out[44]
[03/04 20:30:02    303s]   pmem_out[45]
[03/04 20:30:02    303s]   pmem_out[46]
[03/04 20:30:02    303s]   pmem_out[47]
[03/04 20:30:02    303s]   pmem_out[48]
[03/04 20:30:02    303s]   pmem_out[49]
[03/04 20:30:02    303s]   pmem_out[50]
[03/04 20:30:02    303s]   pmem_out[51]
[03/04 20:30:02    303s]   pmem_out[52]
[03/04 20:30:02    303s]   pmem_out[53]
[03/04 20:30:02    303s]   pmem_out[54]
[03/04 20:30:02    303s]   pmem_out[55]
[03/04 20:30:02    303s]   pmem_out[56]
[03/04 20:30:02    303s]   pmem_out[57]
[03/04 20:30:02    303s]   pmem_out[58]
[03/04 20:30:02    303s]   pmem_out[59]
[03/04 20:30:02    303s]   pmem_out[60]
[03/04 20:30:02    303s]   pmem_out[61]
[03/04 20:30:02    303s]   pmem_out[62]
[03/04 20:30:02    303s]   pmem_out[63]
[03/04 20:30:02    303s]   pmem_out[64]
[03/04 20:30:02    303s]   pmem_out[65]
[03/04 20:30:02    303s]   pmem_out[66]
[03/04 20:30:02    303s]   pmem_out[67]
[03/04 20:30:02    303s]   pmem_out[68]
[03/04 20:30:02    303s]   pmem_out[69]
[03/04 20:30:02    303s]   pmem_out[70]
[03/04 20:30:02    303s]   pmem_out[71]
[03/04 20:30:02    303s]   pmem_out[72]
[03/04 20:30:02    303s]   pmem_out[73]
[03/04 20:30:02    303s]   pmem_out[74]
[03/04 20:30:02    303s]   pmem_out[75]
[03/04 20:30:02    303s]   pmem_out[76]
[03/04 20:30:02    303s]   pmem_out[77]
[03/04 20:30:02    303s]   pmem_out[78]
[03/04 20:30:02    303s]   pmem_out[79]
[03/04 20:30:02    303s]   pmem_out[80]
[03/04 20:30:02    303s]   pmem_out[81]
[03/04 20:30:02    303s]   pmem_out[82]
[03/04 20:30:02    303s]   pmem_out[83]
[03/04 20:30:02    303s]   pmem_out[84]
[03/04 20:30:02    303s]   pmem_out[85]
[03/04 20:30:02    303s]   pmem_out[86]
[03/04 20:30:02    303s]   pmem_out[87]
[03/04 20:30:02    303s]   pmem_out[88]
[03/04 20:30:02    303s]   pmem_out[89]
[03/04 20:30:02    303s]   pmem_out[90]
[03/04 20:30:02    303s]   pmem_out[91]
[03/04 20:30:02    303s]   pmem_out[92]
[03/04 20:30:02    303s]   pmem_out[93]
[03/04 20:30:02    303s]   pmem_out[94]
[03/04 20:30:02    303s]   pmem_out[95]
[03/04 20:30:02    303s]   pmem_out[96]
[03/04 20:30:02    303s]   pmem_out[97]
[03/04 20:30:02    303s]   pmem_out[98]
[03/04 20:30:02    303s]   pmem_out[99]
[03/04 20:30:02    303s]   pmem_out[100]
[03/04 20:30:02    303s]   pmem_out[101]
[03/04 20:30:02    303s]   pmem_out[102]
[03/04 20:30:02    303s]   pmem_out[103]
[03/04 20:30:02    303s]   pmem_out[104]
[03/04 20:30:02    303s]   pmem_out[105]
[03/04 20:30:02    303s]   pmem_out[106]
[03/04 20:30:02    303s]   pmem_out[107]
[03/04 20:30:02    303s]   pmem_out[108]
[03/04 20:30:02    303s]   pmem_out[109]
[03/04 20:30:02    303s]   pmem_out[110]
[03/04 20:30:02    303s]   pmem_out[111]
[03/04 20:30:02    303s]   pmem_out[112]
[03/04 20:30:02    303s]   pmem_out[113]
[03/04 20:30:02    303s]   pmem_out[114]
[03/04 20:30:02    303s]   pmem_out[115]
[03/04 20:30:02    303s]   pmem_out[116]
[03/04 20:30:02    303s]   pmem_out[117]
[03/04 20:30:02    303s]   pmem_out[118]
[03/04 20:30:02    303s]   pmem_out[119]
[03/04 20:30:02    303s]   pmem_out[120]
[03/04 20:30:02    303s]   pmem_out[121]
[03/04 20:30:02    303s]   pmem_out[122]
[03/04 20:30:02    303s]   pmem_out[123]
[03/04 20:30:02    303s]   pmem_out[124]
[03/04 20:30:02    303s]   pmem_out[125]
[03/04 20:30:02    303s]   pmem_out[126]
[03/04 20:30:02    303s]   pmem_out[127]
[03/04 20:30:02    303s]   pmem_out[128]
[03/04 20:30:02    303s]   pmem_out[129]
[03/04 20:30:02    303s]   pmem_out[130]
[03/04 20:30:02    303s]   pmem_out[131]
[03/04 20:30:02    303s]   pmem_out[132]
[03/04 20:30:02    303s]   pmem_out[133]
[03/04 20:30:02    303s]   pmem_out[134]
[03/04 20:30:02    303s]   pmem_out[135]
[03/04 20:30:02    303s]   pmem_out[136]
[03/04 20:30:02    303s]   pmem_out[137]
[03/04 20:30:02    303s]   pmem_out[138]
[03/04 20:30:02    303s]   pmem_out[139]
[03/04 20:30:02    303s]   pmem_out[140]
[03/04 20:30:02    303s]   pmem_out[141]
[03/04 20:30:02    303s]   pmem_out[142]
[03/04 20:30:02    303s]   pmem_out[143]
[03/04 20:30:02    303s]   pmem_out[144]
[03/04 20:30:02    303s]   pmem_out[145]
[03/04 20:30:02    303s]   pmem_out[146]
[03/04 20:30:02    303s]   pmem_out[147]
[03/04 20:30:02    303s]   pmem_out[148]
[03/04 20:30:02    303s]   pmem_out[149]
[03/04 20:30:02    303s]   pmem_out[150]
[03/04 20:30:02    303s]   pmem_out[151]
[03/04 20:30:02    303s]   sum_out[0]
[03/04 20:30:02    303s]   sum_out[1]
[03/04 20:30:02    303s]   sum_out[2]
[03/04 20:30:02    303s]   sum_out[3]
[03/04 20:30:02    303s]   sum_out[4]
[03/04 20:30:02    303s]   sum_out[5]
[03/04 20:30:02    303s]   sum_out[6]
[03/04 20:30:02    303s]   sum_out[7]
[03/04 20:30:02    303s]   sum_out[8]
[03/04 20:30:02    303s]   sum_out[9]
[03/04 20:30:02    303s]   sum_out[10]
[03/04 20:30:02    303s]   sum_out[11]
[03/04 20:30:02    303s]   sum_out[12]
[03/04 20:30:02    303s]   sum_out[13]
[03/04 20:30:02    303s]   sum_out[14]
[03/04 20:30:02    303s]   sum_out[15]
[03/04 20:30:02    303s]   sum_out[16]
[03/04 20:30:02    303s]   sum_out[17]
[03/04 20:30:02    303s]   sum_out[18]
[03/04 20:30:02    303s]   sum_out[19]
[03/04 20:30:02    303s]   sum_out[20]
[03/04 20:30:02    303s]   sum_out[21]
[03/04 20:30:02    303s]   sum_out[22]
[03/04 20:30:02    303s] editPin : finished (cpu = 0:00:13.2 real = 0:00:13.0, mem = 1275.4M).
[03/04 20:30:06    304s] <CMD> setPinAssignMode -pinEditInBatch false
[03/04 20:30:30    309s] <CMD> zoomBox -359.79550 -22.28400 870.18800 429.92900
[03/04 20:30:30    309s] <CMD> zoomBox -150.64050 -13.96350 491.41850 222.09450
[03/04 20:30:31    309s] <CMD> zoomBox -41.36750 -5.95250 293.79200 117.27150
[03/04 20:30:32    309s] <CMD> zoomBox 4.23950 4.36800 179.19550 68.69200
[03/04 20:30:33    310s] <CMD> zoomBox -42.81200 -7.50150 292.35100 115.72400
[03/04 20:30:34    310s] <CMD> zoomBox -18.18450 -3.96800 156.77450 60.35700
[03/04 20:30:35    310s] <CMD> zoomBox -4.90450 -0.67750 86.42650 32.90100
[03/04 20:30:37    310s] <CMD> zoomBox -39.41350 -6.92450 135.54950 57.40200
[03/04 20:30:37    311s] <CMD> zoomBox -16.64200 -4.17000 74.69000 29.40900
[03/04 20:30:38    311s] <CMD> zoomBox -2.72150 -2.45950 31.72400 10.20450
[03/04 20:30:39    311s] <CMD> zoomBox 0.04750 -1.99150 18.02900 4.61950
[03/04 20:30:40    311s] <CMD> zoomBox -3.06000 -3.75550 31.38900 8.91000
[03/04 20:30:40    311s] <CMD> zoomBox -12.50850 -7.55350 53.48700 16.71050
[03/04 20:30:41    312s] <CMD> zoomBox -7.42300 -4.03250 27.02900 8.63400
[03/04 20:30:41    312s] <CMD> zoomBox -3.18800 -2.39500 9.80800 2.38300
[03/04 20:30:42    312s] <CMD> zoomBox -1.44250 -1.54850 3.46000 0.25400
[03/04 20:30:43    312s] <CMD> zoomBox -3.49850 -2.90550 9.50150 1.87400
[03/04 20:31:07    317s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/04 20:31:07    317s] <CMD> setPinAssignMode -pinEditInBatch true
[03/04 20:31:07    317s] <CMD> editPin -pinWidth 0.1 -pinDepth 1.2 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -edge 2 -layer 1 -spreadType center -spacing 0.6 -pin {{pmem_out[0]} {pmem_out[1]} {pmem_out[2]} {pmem_out[3]} {pmem_out[4]} {pmem_out[5]} {pmem_out[6]} {pmem_out[7]} {pmem_out[8]} {pmem_out[9]} {pmem_out[10]} {pmem_out[11]} {pmem_out[12]} {pmem_out[13]} {pmem_out[14]} {pmem_out[15]} {pmem_out[16]} {pmem_out[17]} {pmem_out[18]} {pmem_out[19]} {pmem_out[20]} {pmem_out[21]} {pmem_out[22]} {pmem_out[23]} {pmem_out[24]} {pmem_out[25]} {pmem_out[26]} {pmem_out[27]} {pmem_out[28]} {pmem_out[29]} {pmem_out[30]} {pmem_out[31]} {pmem_out[32]} {pmem_out[33]} {pmem_out[34]} {pmem_out[35]} {pmem_out[36]} {pmem_out[37]} {pmem_out[38]} {pmem_out[39]} {pmem_out[40]} {pmem_out[41]} {pmem_out[42]} {pmem_out[43]} {pmem_out[44]} {pmem_out[45]} {pmem_out[46]} {pmem_out[47]} {pmem_out[48]} {pmem_out[49]} {pmem_out[50]} {pmem_out[51]} {pmem_out[52]} {pmem_out[53]} {pmem_out[54]} {pmem_out[55]} {pmem_out[56]} {pmem_out[57]} {pmem_out[58]} {pmem_out[59]} {pmem_out[60]} {pmem_out[61]} {pmem_out[62]} {pmem_out[63]} {pmem_out[64]} {pmem_out[65]} {pmem_out[66]} {pmem_out[67]} {pmem_out[68]} {pmem_out[69]} {pmem_out[70]} {pmem_out[71]} {pmem_out[72]} {pmem_out[73]} {pmem_out[74]} {pmem_out[75]} {pmem_out[76]} {pmem_out[77]} {pmem_out[78]} {pmem_out[79]} {pmem_out[80]} {pmem_out[81]} {pmem_out[82]} {pmem_out[83]} {pmem_out[84]} {pmem_out[85]} {pmem_out[86]} {pmem_out[87]} {pmem_out[88]} {pmem_out[89]} {pmem_out[90]} {pmem_out[91]} {pmem_out[92]} {pmem_out[93]} {pmem_out[94]} {pmem_out[95]} {pmem_out[96]} {pmem_out[97]} {pmem_out[98]} {pmem_out[99]} {pmem_out[100]} {pmem_out[101]} {pmem_out[102]} {pmem_out[103]} {pmem_out[104]} {pmem_out[105]} {pmem_out[106]} {pmem_out[107]} {pmem_out[108]} {pmem_out[109]} {pmem_out[110]} {pmem_out[111]} {pmem_out[112]} {pmem_out[113]} {pmem_out[114]} {pmem_out[115]} {pmem_out[116]} {pmem_out[117]} {pmem_out[118]} {pmem_out[119]} {pmem_out[120]} {pmem_out[121]} {pmem_out[122]} {pmem_out[123]} {pmem_out[124]} {pmem_out[125]} {pmem_out[126]} {pmem_out[127]} {pmem_out[128]} {pmem_out[129]} {pmem_out[130]} {pmem_out[131]} {pmem_out[132]} {pmem_out[133]} {pmem_out[134]} {pmem_out[135]} {pmem_out[136]} {pmem_out[137]} {pmem_out[138]} {pmem_out[139]} {pmem_out[140]} {pmem_out[141]} {pmem_out[142]} {pmem_out[143]} {pmem_out[144]} {pmem_out[145]} {pmem_out[146]} {pmem_out[147]} {pmem_out[148]} {pmem_out[149]} {pmem_out[150]} {pmem_out[151]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]}}
[03/04 20:31:07    317s] Successfully spread [175] pins.
[03/04 20:31:07    317s] editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 1276.8M).
[03/04 20:31:07    317s] <CMD> setPinAssignMode -pinEditInBatch false
[03/04 20:31:11    318s] <CMD> zoomBox -40.33650 -17.07250 25.70150 7.20700
[03/04 20:31:11    318s] <CMD> zoomBox -415.48250 -191.93050 227.11650 44.32600
[03/04 20:31:12    318s] <CMD> zoomBox -2099.86650 -980.54400 1164.14350 219.49450
[03/04 20:31:12    318s] <CMD> zoomBox -10567.87350 -4913.73100 6011.28050 1181.72300
[03/04 20:31:13    319s] <CMD> zoomBox -1491.56250 -882.77950 1772.45050 317.26000
[03/04 20:31:13    319s] <CMD> zoomBox -112.00800 -243.74400 1119.01450 208.85100
[03/04 20:31:15    319s] <CMD> zoomBox -2040.14750 -1220.92200 2477.53000 440.03700
[03/04 20:31:16    319s] <CMD> fit
[03/04 20:31:29    322s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/04 20:31:29    322s] <CMD> setPinAssignMode -pinEditInBatch true
[03/04 20:31:29    322s] <CMD> editPin -pinWidth 0.1 -pinDepth 1.2 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -edge 3 -layer 1 -spreadType center -spacing 0.6 -pin {{pmem_out[0]} {pmem_out[1]} {pmem_out[2]} {pmem_out[3]} {pmem_out[4]} {pmem_out[5]} {pmem_out[6]} {pmem_out[7]} {pmem_out[8]} {pmem_out[9]} {pmem_out[10]} {pmem_out[11]} {pmem_out[12]} {pmem_out[13]} {pmem_out[14]} {pmem_out[15]} {pmem_out[16]} {pmem_out[17]} {pmem_out[18]} {pmem_out[19]} {pmem_out[20]} {pmem_out[21]} {pmem_out[22]} {pmem_out[23]} {pmem_out[24]} {pmem_out[25]} {pmem_out[26]} {pmem_out[27]} {pmem_out[28]} {pmem_out[29]} {pmem_out[30]} {pmem_out[31]} {pmem_out[32]} {pmem_out[33]} {pmem_out[34]} {pmem_out[35]} {pmem_out[36]} {pmem_out[37]} {pmem_out[38]} {pmem_out[39]} {pmem_out[40]} {pmem_out[41]} {pmem_out[42]} {pmem_out[43]} {pmem_out[44]} {pmem_out[45]} {pmem_out[46]} {pmem_out[47]} {pmem_out[48]} {pmem_out[49]} {pmem_out[50]} {pmem_out[51]} {pmem_out[52]} {pmem_out[53]} {pmem_out[54]} {pmem_out[55]} {pmem_out[56]} {pmem_out[57]} {pmem_out[58]} {pmem_out[59]} {pmem_out[60]} {pmem_out[61]} {pmem_out[62]} {pmem_out[63]} {pmem_out[64]} {pmem_out[65]} {pmem_out[66]} {pmem_out[67]} {pmem_out[68]} {pmem_out[69]} {pmem_out[70]} {pmem_out[71]} {pmem_out[72]} {pmem_out[73]} {pmem_out[74]} {pmem_out[75]} {pmem_out[76]} {pmem_out[77]} {pmem_out[78]} {pmem_out[79]} {pmem_out[80]} {pmem_out[81]} {pmem_out[82]} {pmem_out[83]} {pmem_out[84]} {pmem_out[85]} {pmem_out[86]} {pmem_out[87]} {pmem_out[88]} {pmem_out[89]} {pmem_out[90]} {pmem_out[91]} {pmem_out[92]} {pmem_out[93]} {pmem_out[94]} {pmem_out[95]} {pmem_out[96]} {pmem_out[97]} {pmem_out[98]} {pmem_out[99]} {pmem_out[100]} {pmem_out[101]} {pmem_out[102]} {pmem_out[103]} {pmem_out[104]} {pmem_out[105]} {pmem_out[106]} {pmem_out[107]} {pmem_out[108]} {pmem_out[109]} {pmem_out[110]} {pmem_out[111]} {pmem_out[112]} {pmem_out[113]} {pmem_out[114]} {pmem_out[115]} {pmem_out[116]} {pmem_out[117]} {pmem_out[118]} {pmem_out[119]} {pmem_out[120]} {pmem_out[121]} {pmem_out[122]} {pmem_out[123]} {pmem_out[124]} {pmem_out[125]} {pmem_out[126]} {pmem_out[127]} {pmem_out[128]} {pmem_out[129]} {pmem_out[130]} {pmem_out[131]} {pmem_out[132]} {pmem_out[133]} {pmem_out[134]} {pmem_out[135]} {pmem_out[136]} {pmem_out[137]} {pmem_out[138]} {pmem_out[139]} {pmem_out[140]} {pmem_out[141]} {pmem_out[142]} {pmem_out[143]} {pmem_out[144]} {pmem_out[145]} {pmem_out[146]} {pmem_out[147]} {pmem_out[148]} {pmem_out[149]} {pmem_out[150]} {pmem_out[151]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]}}
[03/04 20:31:36    329s] Selected [175] pin for spreading. Could not spread (171 out of 175) pins because of constraints on the selected pins or because of some blockage (pin blockage, routing blockage, power stripes etc.) on the selected region.
[03/04 20:31:36    329s] 
[03/04 20:31:36    329s] Following pins are not spread:
[03/04 20:31:36    329s]   pmem_out[0]
[03/04 20:31:36    329s]   pmem_out[1]
[03/04 20:31:36    329s]   pmem_out[2]
[03/04 20:31:36    329s]   pmem_out[3]
[03/04 20:31:36    329s]   pmem_out[4]
[03/04 20:31:36    329s]   pmem_out[5]
[03/04 20:31:36    329s]   pmem_out[6]
[03/04 20:31:36    329s]   pmem_out[7]
[03/04 20:31:36    329s]   pmem_out[8]
[03/04 20:31:36    329s]   pmem_out[9]
[03/04 20:31:36    329s]   pmem_out[10]
[03/04 20:31:36    329s]   pmem_out[11]
[03/04 20:31:36    329s]   pmem_out[12]
[03/04 20:31:36    329s]   pmem_out[13]
[03/04 20:31:36    329s]   pmem_out[14]
[03/04 20:31:36    329s]   pmem_out[15]
[03/04 20:31:36    329s]   pmem_out[16]
[03/04 20:31:36    329s]   pmem_out[17]
[03/04 20:31:36    329s]   pmem_out[18]
[03/04 20:31:36    329s]   pmem_out[19]
[03/04 20:31:36    329s]   pmem_out[20]
[03/04 20:31:36    329s]   pmem_out[21]
[03/04 20:31:36    329s]   pmem_out[22]
[03/04 20:31:36    329s]   pmem_out[23]
[03/04 20:31:36    329s]   pmem_out[24]
[03/04 20:31:36    329s]   pmem_out[25]
[03/04 20:31:36    329s]   pmem_out[26]
[03/04 20:31:36    329s]   pmem_out[27]
[03/04 20:31:36    329s]   pmem_out[28]
[03/04 20:31:36    329s]   pmem_out[29]
[03/04 20:31:36    329s]   pmem_out[30]
[03/04 20:31:36    329s]   pmem_out[31]
[03/04 20:31:36    329s]   pmem_out[32]
[03/04 20:31:36    329s]   pmem_out[33]
[03/04 20:31:36    329s]   pmem_out[34]
[03/04 20:31:36    329s]   pmem_out[35]
[03/04 20:31:36    329s]   pmem_out[36]
[03/04 20:31:36    329s]   pmem_out[37]
[03/04 20:31:36    329s]   pmem_out[38]
[03/04 20:31:36    329s]   pmem_out[39]
[03/04 20:31:36    329s]   pmem_out[40]
[03/04 20:31:36    329s]   pmem_out[41]
[03/04 20:31:36    329s]   pmem_out[42]
[03/04 20:31:36    329s]   pmem_out[43]
[03/04 20:31:36    329s]   pmem_out[44]
[03/04 20:31:36    329s]   pmem_out[45]
[03/04 20:31:36    329s]   pmem_out[46]
[03/04 20:31:36    329s]   pmem_out[47]
[03/04 20:31:36    329s]   pmem_out[48]
[03/04 20:31:36    329s]   pmem_out[49]
[03/04 20:31:36    329s]   pmem_out[50]
[03/04 20:31:36    329s]   pmem_out[51]
[03/04 20:31:36    329s]   pmem_out[52]
[03/04 20:31:36    329s]   pmem_out[53]
[03/04 20:31:36    329s]   pmem_out[54]
[03/04 20:31:36    329s]   pmem_out[55]
[03/04 20:31:36    329s]   pmem_out[56]
[03/04 20:31:36    329s]   pmem_out[57]
[03/04 20:31:36    329s]   pmem_out[58]
[03/04 20:31:36    329s]   pmem_out[59]
[03/04 20:31:36    329s]   pmem_out[60]
[03/04 20:31:36    329s]   pmem_out[61]
[03/04 20:31:36    329s]   pmem_out[62]
[03/04 20:31:36    329s]   pmem_out[63]
[03/04 20:31:36    329s]   pmem_out[64]
[03/04 20:31:36    329s]   pmem_out[65]
[03/04 20:31:36    329s]   pmem_out[66]
[03/04 20:31:36    329s]   pmem_out[67]
[03/04 20:31:36    329s]   pmem_out[68]
[03/04 20:31:36    329s]   pmem_out[69]
[03/04 20:31:36    329s]   pmem_out[70]
[03/04 20:31:36    329s]   pmem_out[71]
[03/04 20:31:36    329s]   pmem_out[72]
[03/04 20:31:36    329s]   pmem_out[73]
[03/04 20:31:36    329s]   pmem_out[74]
[03/04 20:31:36    329s]   pmem_out[75]
[03/04 20:31:36    329s]   pmem_out[76]
[03/04 20:31:36    329s]   pmem_out[77]
[03/04 20:31:36    329s]   pmem_out[78]
[03/04 20:31:36    329s]   pmem_out[79]
[03/04 20:31:36    329s]   pmem_out[80]
[03/04 20:31:36    329s]   pmem_out[81]
[03/04 20:31:36    329s]   pmem_out[82]
[03/04 20:31:36    329s]   pmem_out[83]
[03/04 20:31:36    329s]   pmem_out[84]
[03/04 20:31:36    329s]   pmem_out[85]
[03/04 20:31:36    329s]   pmem_out[90]
[03/04 20:31:36    329s]   pmem_out[91]
[03/04 20:31:36    329s]   pmem_out[92]
[03/04 20:31:36    329s]   pmem_out[93]
[03/04 20:31:36    329s]   pmem_out[94]
[03/04 20:31:36    329s]   pmem_out[95]
[03/04 20:31:36    329s]   pmem_out[96]
[03/04 20:31:36    329s]   pmem_out[97]
[03/04 20:31:36    329s]   pmem_out[98]
[03/04 20:31:36    329s]   pmem_out[99]
[03/04 20:31:36    329s]   pmem_out[100]
[03/04 20:31:36    329s]   pmem_out[101]
[03/04 20:31:36    329s]   pmem_out[102]
[03/04 20:31:36    329s]   pmem_out[103]
[03/04 20:31:36    329s]   pmem_out[104]
[03/04 20:31:36    329s]   pmem_out[105]
[03/04 20:31:36    329s]   pmem_out[106]
[03/04 20:31:36    329s]   pmem_out[107]
[03/04 20:31:36    329s]   pmem_out[108]
[03/04 20:31:36    329s]   pmem_out[109]
[03/04 20:31:36    329s]   pmem_out[110]
[03/04 20:31:36    329s]   pmem_out[111]
[03/04 20:31:36    329s]   pmem_out[112]
[03/04 20:31:36    329s]   pmem_out[113]
[03/04 20:31:36    329s]   pmem_out[114]
[03/04 20:31:36    329s]   pmem_out[115]
[03/04 20:31:36    329s]   pmem_out[116]
[03/04 20:31:36    329s]   pmem_out[117]
[03/04 20:31:36    329s]   pmem_out[118]
[03/04 20:31:36    329s]   pmem_out[119]
[03/04 20:31:36    329s]   pmem_out[120]
[03/04 20:31:36    329s]   pmem_out[121]
[03/04 20:31:36    329s]   pmem_out[122]
[03/04 20:31:36    329s]   pmem_out[123]
[03/04 20:31:36    329s]   pmem_out[124]
[03/04 20:31:36    329s]   pmem_out[125]
[03/04 20:31:36    329s]   pmem_out[126]
[03/04 20:31:36    329s]   pmem_out[127]
[03/04 20:31:36    329s]   pmem_out[128]
[03/04 20:31:36    329s]   pmem_out[129]
[03/04 20:31:36    329s]   pmem_out[130]
[03/04 20:31:36    329s]   pmem_out[131]
[03/04 20:31:36    329s]   pmem_out[132]
[03/04 20:31:36    329s]   pmem_out[133]
[03/04 20:31:36    329s]   pmem_out[134]
[03/04 20:31:36    329s]   pmem_out[135]
[03/04 20:31:36    329s]   pmem_out[136]
[03/04 20:31:36    329s]   pmem_out[137]
[03/04 20:31:36    329s]   pmem_out[138]
[03/04 20:31:36    329s]   pmem_out[139]
[03/04 20:31:36    329s]   pmem_out[140]
[03/04 20:31:36    329s]   pmem_out[141]
[03/04 20:31:36    329s]   pmem_out[142]
[03/04 20:31:36    329s]   pmem_out[143]
[03/04 20:31:36    329s]   pmem_out[144]
[03/04 20:31:36    329s]   pmem_out[145]
[03/04 20:31:36    329s]   pmem_out[146]
[03/04 20:31:36    329s]   pmem_out[147]
[03/04 20:31:36    329s]   pmem_out[148]
[03/04 20:31:36    329s]   pmem_out[149]
[03/04 20:31:36    329s]   pmem_out[150]
[03/04 20:31:36    329s]   pmem_out[151]
[03/04 20:31:36    329s]   sum_out[0]
[03/04 20:31:36    329s]   sum_out[1]
[03/04 20:31:36    329s]   sum_out[2]
[03/04 20:31:36    329s]   sum_out[3]
[03/04 20:31:36    329s]   sum_out[4]
[03/04 20:31:36    329s]   sum_out[5]
[03/04 20:31:36    329s]   sum_out[6]
[03/04 20:31:36    329s]   sum_out[7]
[03/04 20:31:36    329s]   sum_out[8]
[03/04 20:31:36    329s]   sum_out[9]
[03/04 20:31:36    329s]   sum_out[10]
[03/04 20:31:36    329s]   sum_out[11]
[03/04 20:31:36    329s]   sum_out[12]
[03/04 20:31:36    329s]   sum_out[13]
[03/04 20:31:36    329s]   sum_out[14]
[03/04 20:31:36    329s]   sum_out[15]
[03/04 20:31:36    329s]   sum_out[16]
[03/04 20:31:36    329s]   sum_out[17]
[03/04 20:31:36    329s]   sum_out[18]
[03/04 20:31:36    329s]   sum_out[19]
[03/04 20:31:36    329s]   sum_out[20]
[03/04 20:31:36    329s]   sum_out[21]
[03/04 20:31:36    329s]   sum_out[22]
[03/04 20:31:36    329s] editPin : finished (cpu = 0:00:07.1 real = 0:00:07.0, mem = 1277.1M).
[03/04 20:31:40    330s] <CMD> setPinAssignMode -pinEditInBatch false
[03/04 20:31:44    331s] <CMD> zoomBox -42.76900 -26.68000 845.89450 300.04400
[03/04 20:31:44    331s] <CMD> zoomBox 245.24050 -19.59550 709.12850 150.95650
[03/04 20:31:45    332s] <CMD> zoomBox 454.97300 -13.10100 629.92900 51.22300
[03/04 20:31:45    332s] <CMD> zoomBox 529.88300 -7.88700 595.86850 16.37300
[03/04 20:31:46    332s] <CMD> zoomBox 557.46800 -5.50350 582.35550 3.64650
[03/04 20:31:47    332s] <CMD> zoomBox 561.78950 -4.67200 579.77100 1.93900
[03/04 20:31:47    332s] <CMD> zoomBox 564.79250 -3.81450 577.78450 0.96200
[03/04 20:31:48    332s] <CMD> zoomBox 568.11100 -1.95500 574.89350 0.53850
[03/04 20:31:49    333s] <CMD> zoomBox 569.85100 -0.97500 573.39150 0.32650
[03/04 20:31:50    333s] <CMD> zoomBox 570.77700 -0.47450 572.62550 0.20500
[03/04 20:31:51    333s] <CMD> zoomBox 571.53550 -0.23850 572.50250 0.11700
[03/04 20:31:54    334s] <CMD> zoomBox 569.31350 -0.93000 572.86450 0.37550
[03/04 20:31:54    334s] <CMD> zoomBox 561.15450 -3.46900 574.19250 1.32450
[03/04 20:31:55    334s] <CMD> zoomBox 550.88550 -6.66450 575.86350 2.51900
[03/04 20:32:01    335s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/04 20:32:01    335s] <CMD> setPinAssignMode -pinEditInBatch true
[03/04 20:32:01    335s] <CMD> editPin -pinWidth 0.1 -pinDepth 1.2 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -edge 2 -layer 1 -spreadType center -spacing 0.6 -pin {{pmem_out[0]} {pmem_out[1]} {pmem_out[2]} {pmem_out[3]} {pmem_out[4]} {pmem_out[5]} {pmem_out[6]} {pmem_out[7]} {pmem_out[8]} {pmem_out[9]} {pmem_out[10]} {pmem_out[11]} {pmem_out[12]} {pmem_out[13]} {pmem_out[14]} {pmem_out[15]} {pmem_out[16]} {pmem_out[17]} {pmem_out[18]} {pmem_out[19]} {pmem_out[20]} {pmem_out[21]} {pmem_out[22]} {pmem_out[23]} {pmem_out[24]} {pmem_out[25]} {pmem_out[26]} {pmem_out[27]} {pmem_out[28]} {pmem_out[29]} {pmem_out[30]} {pmem_out[31]} {pmem_out[32]} {pmem_out[33]} {pmem_out[34]} {pmem_out[35]} {pmem_out[36]} {pmem_out[37]} {pmem_out[38]} {pmem_out[39]} {pmem_out[40]} {pmem_out[41]} {pmem_out[42]} {pmem_out[43]} {pmem_out[44]} {pmem_out[45]} {pmem_out[46]} {pmem_out[47]} {pmem_out[48]} {pmem_out[49]} {pmem_out[50]} {pmem_out[51]} {pmem_out[52]} {pmem_out[53]} {pmem_out[54]} {pmem_out[55]} {pmem_out[56]} {pmem_out[57]} {pmem_out[58]} {pmem_out[59]} {pmem_out[60]} {pmem_out[61]} {pmem_out[62]} {pmem_out[63]} {pmem_out[64]} {pmem_out[65]} {pmem_out[66]} {pmem_out[67]} {pmem_out[68]} {pmem_out[69]} {pmem_out[70]} {pmem_out[71]} {pmem_out[72]} {pmem_out[73]} {pmem_out[74]} {pmem_out[75]} {pmem_out[76]} {pmem_out[77]} {pmem_out[78]} {pmem_out[79]} {pmem_out[80]} {pmem_out[81]} {pmem_out[82]} {pmem_out[83]} {pmem_out[84]} {pmem_out[85]} {pmem_out[86]} {pmem_out[87]} {pmem_out[88]} {pmem_out[89]} {pmem_out[90]} {pmem_out[91]} {pmem_out[92]} {pmem_out[93]} {pmem_out[94]} {pmem_out[95]} {pmem_out[96]} {pmem_out[97]} {pmem_out[98]} {pmem_out[99]} {pmem_out[100]} {pmem_out[101]} {pmem_out[102]} {pmem_out[103]} {pmem_out[104]} {pmem_out[105]} {pmem_out[106]} {pmem_out[107]} {pmem_out[108]} {pmem_out[109]} {pmem_out[110]} {pmem_out[111]} {pmem_out[112]} {pmem_out[113]} {pmem_out[114]} {pmem_out[115]} {pmem_out[116]} {pmem_out[117]} {pmem_out[118]} {pmem_out[119]} {pmem_out[120]} {pmem_out[121]} {pmem_out[122]} {pmem_out[123]} {pmem_out[124]} {pmem_out[125]} {pmem_out[126]} {pmem_out[127]} {pmem_out[128]} {pmem_out[129]} {pmem_out[130]} {pmem_out[131]} {pmem_out[132]} {pmem_out[133]} {pmem_out[134]} {pmem_out[135]} {pmem_out[136]} {pmem_out[137]} {pmem_out[138]} {pmem_out[139]} {pmem_out[140]} {pmem_out[141]} {pmem_out[142]} {pmem_out[143]} {pmem_out[144]} {pmem_out[145]} {pmem_out[146]} {pmem_out[147]} {pmem_out[148]} {pmem_out[149]} {pmem_out[150]} {pmem_out[151]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]}}
[03/04 20:32:01    335s] Successfully spread [175] pins.
[03/04 20:32:01    335s] editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 1278.1M).
[03/04 20:32:01    335s] <CMD> setPinAssignMode -pinEditInBatch false
[03/04 20:32:03    336s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/04 20:32:03    336s] <CMD> setPinAssignMode -pinEditInBatch true
[03/04 20:32:03    336s] <CMD> editPin -pinWidth 0.1 -pinDepth 1.2 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -edge 2 -layer 1 -spreadType center -spacing 0.6 -pin {{pmem_out[0]} {pmem_out[1]} {pmem_out[2]} {pmem_out[3]} {pmem_out[4]} {pmem_out[5]} {pmem_out[6]} {pmem_out[7]} {pmem_out[8]} {pmem_out[9]} {pmem_out[10]} {pmem_out[11]} {pmem_out[12]} {pmem_out[13]} {pmem_out[14]} {pmem_out[15]} {pmem_out[16]} {pmem_out[17]} {pmem_out[18]} {pmem_out[19]} {pmem_out[20]} {pmem_out[21]} {pmem_out[22]} {pmem_out[23]} {pmem_out[24]} {pmem_out[25]} {pmem_out[26]} {pmem_out[27]} {pmem_out[28]} {pmem_out[29]} {pmem_out[30]} {pmem_out[31]} {pmem_out[32]} {pmem_out[33]} {pmem_out[34]} {pmem_out[35]} {pmem_out[36]} {pmem_out[37]} {pmem_out[38]} {pmem_out[39]} {pmem_out[40]} {pmem_out[41]} {pmem_out[42]} {pmem_out[43]} {pmem_out[44]} {pmem_out[45]} {pmem_out[46]} {pmem_out[47]} {pmem_out[48]} {pmem_out[49]} {pmem_out[50]} {pmem_out[51]} {pmem_out[52]} {pmem_out[53]} {pmem_out[54]} {pmem_out[55]} {pmem_out[56]} {pmem_out[57]} {pmem_out[58]} {pmem_out[59]} {pmem_out[60]} {pmem_out[61]} {pmem_out[62]} {pmem_out[63]} {pmem_out[64]} {pmem_out[65]} {pmem_out[66]} {pmem_out[67]} {pmem_out[68]} {pmem_out[69]} {pmem_out[70]} {pmem_out[71]} {pmem_out[72]} {pmem_out[73]} {pmem_out[74]} {pmem_out[75]} {pmem_out[76]} {pmem_out[77]} {pmem_out[78]} {pmem_out[79]} {pmem_out[80]} {pmem_out[81]} {pmem_out[82]} {pmem_out[83]} {pmem_out[84]} {pmem_out[85]} {pmem_out[86]} {pmem_out[87]} {pmem_out[88]} {pmem_out[89]} {pmem_out[90]} {pmem_out[91]} {pmem_out[92]} {pmem_out[93]} {pmem_out[94]} {pmem_out[95]} {pmem_out[96]} {pmem_out[97]} {pmem_out[98]} {pmem_out[99]} {pmem_out[100]} {pmem_out[101]} {pmem_out[102]} {pmem_out[103]} {pmem_out[104]} {pmem_out[105]} {pmem_out[106]} {pmem_out[107]} {pmem_out[108]} {pmem_out[109]} {pmem_out[110]} {pmem_out[111]} {pmem_out[112]} {pmem_out[113]} {pmem_out[114]} {pmem_out[115]} {pmem_out[116]} {pmem_out[117]} {pmem_out[118]} {pmem_out[119]} {pmem_out[120]} {pmem_out[121]} {pmem_out[122]} {pmem_out[123]} {pmem_out[124]} {pmem_out[125]} {pmem_out[126]} {pmem_out[127]} {pmem_out[128]} {pmem_out[129]} {pmem_out[130]} {pmem_out[131]} {pmem_out[132]} {pmem_out[133]} {pmem_out[134]} {pmem_out[135]} {pmem_out[136]} {pmem_out[137]} {pmem_out[138]} {pmem_out[139]} {pmem_out[140]} {pmem_out[141]} {pmem_out[142]} {pmem_out[143]} {pmem_out[144]} {pmem_out[145]} {pmem_out[146]} {pmem_out[147]} {pmem_out[148]} {pmem_out[149]} {pmem_out[150]} {pmem_out[151]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]}}
[03/04 20:32:03    336s] Successfully spread [175] pins.
[03/04 20:32:03    336s] editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 1276.5M).
[03/04 20:32:03    336s] <CMD> setPinAssignMode -pinEditInBatch false
[03/04 20:32:04    336s] <CMD> zoomBox 449.84450 -27.52800 625.45450 37.03650
[03/04 20:32:04    336s] <CMD> zoomBox -30.69400 -126.75300 861.30600 201.19750
[03/04 20:32:05    336s] <CMD> zoomBox -2560.23300 -909.54600 1970.58300 756.24350
[03/04 20:32:05    336s] <CMD> zoomBox -7666.13150 -2591.61700 4347.18600 1825.17200
[03/04 20:32:06    337s] <CMD> zoomBox -2540.54900 -728.63450 1990.26950 937.15600
[03/04 20:32:06    337s] <CMD> zoomBox -238.69900 30.91100 995.90850 484.82400
[03/04 20:32:06    337s] <CMD> zoomBox 388.53450 237.38250 724.95450 361.07000
[03/04 20:32:07    337s] <CMD> zoomBox 529.08000 286.90900 655.96150 333.55800
[03/04 20:32:08    337s] <CMD> zoomBox 448.64400 224.21400 785.06950 347.90350
[03/04 20:32:09    338s] <CMD> zoomBox 239.13500 61.44250 1131.15900 389.40200
[03/04 20:32:10    338s] <CMD> zoomBox -68.87300 -176.67200 1639.96500 451.59550
[03/04 20:32:10    338s] <CMD> zoomBox -658.92250 -632.82450 2614.67800 570.74000
[03/04 20:32:12    338s] <CMD> zoomBox 96.63150 -35.47750 1331.26900 418.44650
[03/04 20:32:12    338s] <CMD> zoomBox 363.18600 196.43150 828.83000 367.62900
[03/04 20:32:13    339s] <CMD> zoomBox 414.62850 238.41000 751.05700 362.10050
[03/04 20:32:13    339s] <CMD> zoomBox 513.08500 306.99300 639.96950 353.64300
[03/04 20:32:14    339s] <CMD> zoomBox 551.13750 333.18350 598.99300 350.77800
[03/04 20:32:15    339s] <CMD> zoomBox 561.98500 340.01700 586.96750 349.20200
[03/04 20:32:15    339s] <CMD> zoomBox 568.49300 344.25750 577.91750 347.72250
[03/04 20:32:16    339s] <CMD> zoomBox 570.78250 345.63350 574.33800 346.94050
[03/04 20:32:18    340s] <CMD> zoomBox 565.06900 342.38150 583.13250 349.02250
[03/04 20:32:19    340s] <CMD> zoomBox 536.06150 325.98800 627.81550 359.72200
[03/04 20:32:20    340s] <CMD> zoomBox 562.73150 335.37850 587.73500 344.57100
[03/04 20:32:20    340s] <CMD> zoomBox 568.95400 337.56900 578.38450 341.03600
[03/04 20:32:21    341s] <CMD> zoomBox 571.25650 338.30450 573.82800 339.25000
[03/04 20:32:23    341s] <CMD> zoomBox 565.90850 336.62600 584.00100 343.27800
[03/04 20:32:23    341s] <CMD> zoomBox 540.48250 328.65000 632.38750 362.43950
[03/04 20:32:24    341s] <CMD> zoomBox 510.84900 322.85150 686.91050 387.58200
[03/04 20:32:25    341s] <CMD> zoomBox 555.98950 329.44600 603.96500 347.08450
[03/04 20:32:25    342s] <CMD> zoomBox 564.07100 330.62600 589.11500 339.83350
[03/04 20:32:32    343s] <CMD> zoomBox 568.98350 332.92050 578.43100 336.39400
[03/04 20:32:33    343s] <CMD> zoomBox 570.29550 333.52650 575.22800 335.34000
[03/04 20:32:34    343s] <CMD> zoomBox 561.19850 329.14650 595.88300 341.89850
[03/04 20:32:34    344s] <CMD> zoomBox 517.89600 308.11150 694.07850 372.88650
[03/04 20:32:35    344s] <CMD> zoomBox 552.03200 319.17200 618.48100 343.60250
[03/04 20:32:36    344s] <CMD> zoomBox 565.26750 323.46350 590.32900 332.67750
[03/04 20:32:36    344s] <CMD> zoomBox 569.37550 325.20850 578.82850 328.68400
[03/04 20:32:38    344s] <CMD> zoomBox 570.53750 325.97800 575.47350 327.79300
[03/04 20:32:41    345s] <CMD> zoomBox 568.38250 324.58800 581.47650 329.40200
[03/04 20:32:42    345s] <CMD> zoomBox 559.12850 318.62950 607.18200 336.29650
[03/04 20:32:42    345s] <CMD> zoomBox 507.09850 285.22250 751.18450 374.96250
[03/04 20:32:43    346s] <CMD> zoomBox 447.61500 246.97150 915.20800 418.88550
[03/04 20:32:44    346s] <CMD> zoomBox 240.42100 114.81500 1480.23050 570.64050
[03/04 20:32:44    346s] <CMD> zoomBox -310.43250 -235.59350 2976.88550 973.01450
[03/04 20:33:58    362s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/04 20:33:58    362s] <CMD> setPinAssignMode -pinEditInBatch true
[03/04 20:33:58    362s] <CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -edge 2 -layer 1 -spreadType center -spacing 0.2 -pin {{pmem_out[0]} {pmem_out[1]} {pmem_out[2]} {pmem_out[3]} {pmem_out[4]} {pmem_out[5]} {pmem_out[6]} {pmem_out[7]} {pmem_out[8]} {pmem_out[9]} {pmem_out[10]} {pmem_out[11]} {pmem_out[12]} {pmem_out[13]} {pmem_out[14]} {pmem_out[15]} {pmem_out[16]} {pmem_out[17]} {pmem_out[18]} {pmem_out[19]} {pmem_out[20]} {pmem_out[21]} {pmem_out[22]} {pmem_out[23]} {pmem_out[24]} {pmem_out[25]} {pmem_out[26]} {pmem_out[27]} {pmem_out[28]} {pmem_out[29]} {pmem_out[30]} {pmem_out[31]} {pmem_out[32]} {pmem_out[33]} {pmem_out[34]} {pmem_out[35]} {pmem_out[36]} {pmem_out[37]} {pmem_out[38]} {pmem_out[39]} {pmem_out[40]} {pmem_out[41]} {pmem_out[42]} {pmem_out[43]} {pmem_out[44]} {pmem_out[45]} {pmem_out[46]} {pmem_out[47]} {pmem_out[48]} {pmem_out[49]} {pmem_out[50]} {pmem_out[51]} {pmem_out[52]} {pmem_out[53]} {pmem_out[54]} {pmem_out[55]} {pmem_out[56]} {pmem_out[57]} {pmem_out[58]} {pmem_out[59]} {pmem_out[60]} {pmem_out[61]} {pmem_out[62]} {pmem_out[63]} {pmem_out[64]} {pmem_out[65]} {pmem_out[66]} {pmem_out[67]} {pmem_out[68]} {pmem_out[69]} {pmem_out[70]} {pmem_out[71]} {pmem_out[72]} {pmem_out[73]} {pmem_out[74]} {pmem_out[75]} {pmem_out[76]} {pmem_out[77]} {pmem_out[78]} {pmem_out[79]} {pmem_out[80]} {pmem_out[81]} {pmem_out[82]} {pmem_out[83]} {pmem_out[84]} {pmem_out[85]} {pmem_out[86]} {pmem_out[87]} {pmem_out[88]} {pmem_out[89]} {pmem_out[90]} {pmem_out[91]} {pmem_out[92]} {pmem_out[93]} {pmem_out[94]} {pmem_out[95]} {pmem_out[96]} {pmem_out[97]} {pmem_out[98]} {pmem_out[99]} {pmem_out[100]} {pmem_out[101]} {pmem_out[102]} {pmem_out[103]} {pmem_out[104]} {pmem_out[105]} {pmem_out[106]} {pmem_out[107]} {pmem_out[108]} {pmem_out[109]} {pmem_out[110]} {pmem_out[111]} {pmem_out[112]} {pmem_out[113]} {pmem_out[114]} {pmem_out[115]} {pmem_out[116]} {pmem_out[117]} {pmem_out[118]} {pmem_out[119]} {pmem_out[120]} {pmem_out[121]} {pmem_out[122]} {pmem_out[123]} {pmem_out[124]} {pmem_out[125]} {pmem_out[126]} {pmem_out[127]} {pmem_out[128]} {pmem_out[129]} {pmem_out[130]} {pmem_out[131]} {pmem_out[132]} {pmem_out[133]} {pmem_out[134]} {pmem_out[135]} {pmem_out[136]} {pmem_out[137]} {pmem_out[138]} {pmem_out[139]} {pmem_out[140]} {pmem_out[141]} {pmem_out[142]} {pmem_out[143]} {pmem_out[144]} {pmem_out[145]} {pmem_out[146]} {pmem_out[147]} {pmem_out[148]} {pmem_out[149]} {pmem_out[150]} {pmem_out[151]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]}}
[03/04 20:33:58    362s] Successfully spread [175] pins.
[03/04 20:33:58    362s] editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 1276.5M).
[03/04 20:33:58    362s] <CMD> setPinAssignMode -pinEditInBatch false
[03/04 20:34:03    363s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/04 20:34:03    363s] <CMD> setPinAssignMode -pinEditInBatch true
[03/04 20:34:03    363s] <CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -edge 3 -layer 1 -spreadType center -spacing 0.2 -pin {{pmem_out[0]} {pmem_out[1]} {pmem_out[2]} {pmem_out[3]} {pmem_out[4]} {pmem_out[5]} {pmem_out[6]} {pmem_out[7]} {pmem_out[8]} {pmem_out[9]} {pmem_out[10]} {pmem_out[11]} {pmem_out[12]} {pmem_out[13]} {pmem_out[14]} {pmem_out[15]} {pmem_out[16]} {pmem_out[17]} {pmem_out[18]} {pmem_out[19]} {pmem_out[20]} {pmem_out[21]} {pmem_out[22]} {pmem_out[23]} {pmem_out[24]} {pmem_out[25]} {pmem_out[26]} {pmem_out[27]} {pmem_out[28]} {pmem_out[29]} {pmem_out[30]} {pmem_out[31]} {pmem_out[32]} {pmem_out[33]} {pmem_out[34]} {pmem_out[35]} {pmem_out[36]} {pmem_out[37]} {pmem_out[38]} {pmem_out[39]} {pmem_out[40]} {pmem_out[41]} {pmem_out[42]} {pmem_out[43]} {pmem_out[44]} {pmem_out[45]} {pmem_out[46]} {pmem_out[47]} {pmem_out[48]} {pmem_out[49]} {pmem_out[50]} {pmem_out[51]} {pmem_out[52]} {pmem_out[53]} {pmem_out[54]} {pmem_out[55]} {pmem_out[56]} {pmem_out[57]} {pmem_out[58]} {pmem_out[59]} {pmem_out[60]} {pmem_out[61]} {pmem_out[62]} {pmem_out[63]} {pmem_out[64]} {pmem_out[65]} {pmem_out[66]} {pmem_out[67]} {pmem_out[68]} {pmem_out[69]} {pmem_out[70]} {pmem_out[71]} {pmem_out[72]} {pmem_out[73]} {pmem_out[74]} {pmem_out[75]} {pmem_out[76]} {pmem_out[77]} {pmem_out[78]} {pmem_out[79]} {pmem_out[80]} {pmem_out[81]} {pmem_out[82]} {pmem_out[83]} {pmem_out[84]} {pmem_out[85]} {pmem_out[86]} {pmem_out[87]} {pmem_out[88]} {pmem_out[89]} {pmem_out[90]} {pmem_out[91]} {pmem_out[92]} {pmem_out[93]} {pmem_out[94]} {pmem_out[95]} {pmem_out[96]} {pmem_out[97]} {pmem_out[98]} {pmem_out[99]} {pmem_out[100]} {pmem_out[101]} {pmem_out[102]} {pmem_out[103]} {pmem_out[104]} {pmem_out[105]} {pmem_out[106]} {pmem_out[107]} {pmem_out[108]} {pmem_out[109]} {pmem_out[110]} {pmem_out[111]} {pmem_out[112]} {pmem_out[113]} {pmem_out[114]} {pmem_out[115]} {pmem_out[116]} {pmem_out[117]} {pmem_out[118]} {pmem_out[119]} {pmem_out[120]} {pmem_out[121]} {pmem_out[122]} {pmem_out[123]} {pmem_out[124]} {pmem_out[125]} {pmem_out[126]} {pmem_out[127]} {pmem_out[128]} {pmem_out[129]} {pmem_out[130]} {pmem_out[131]} {pmem_out[132]} {pmem_out[133]} {pmem_out[134]} {pmem_out[135]} {pmem_out[136]} {pmem_out[137]} {pmem_out[138]} {pmem_out[139]} {pmem_out[140]} {pmem_out[141]} {pmem_out[142]} {pmem_out[143]} {pmem_out[144]} {pmem_out[145]} {pmem_out[146]} {pmem_out[147]} {pmem_out[148]} {pmem_out[149]} {pmem_out[150]} {pmem_out[151]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]}}
[03/04 20:34:03    363s] Successfully spread [175] pins.
[03/04 20:34:03    363s] editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 1276.8M).
[03/04 20:34:03    363s] <CMD> setPinAssignMode -pinEditInBatch false
[03/04 20:34:13    365s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/04 20:34:13    365s] <CMD> setPinAssignMode -pinEditInBatch true
[03/04 20:34:13    365s] <CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -edge 3 -layer 1 -spreadType center -spacing 2.0 -pin {{pmem_out[0]} {pmem_out[1]} {pmem_out[2]} {pmem_out[3]} {pmem_out[4]} {pmem_out[5]} {pmem_out[6]} {pmem_out[7]} {pmem_out[8]} {pmem_out[9]} {pmem_out[10]} {pmem_out[11]} {pmem_out[12]} {pmem_out[13]} {pmem_out[14]} {pmem_out[15]} {pmem_out[16]} {pmem_out[17]} {pmem_out[18]} {pmem_out[19]} {pmem_out[20]} {pmem_out[21]} {pmem_out[22]} {pmem_out[23]} {pmem_out[24]} {pmem_out[25]} {pmem_out[26]} {pmem_out[27]} {pmem_out[28]} {pmem_out[29]} {pmem_out[30]} {pmem_out[31]} {pmem_out[32]} {pmem_out[33]} {pmem_out[34]} {pmem_out[35]} {pmem_out[36]} {pmem_out[37]} {pmem_out[38]} {pmem_out[39]} {pmem_out[40]} {pmem_out[41]} {pmem_out[42]} {pmem_out[43]} {pmem_out[44]} {pmem_out[45]} {pmem_out[46]} {pmem_out[47]} {pmem_out[48]} {pmem_out[49]} {pmem_out[50]} {pmem_out[51]} {pmem_out[52]} {pmem_out[53]} {pmem_out[54]} {pmem_out[55]} {pmem_out[56]} {pmem_out[57]} {pmem_out[58]} {pmem_out[59]} {pmem_out[60]} {pmem_out[61]} {pmem_out[62]} {pmem_out[63]} {pmem_out[64]} {pmem_out[65]} {pmem_out[66]} {pmem_out[67]} {pmem_out[68]} {pmem_out[69]} {pmem_out[70]} {pmem_out[71]} {pmem_out[72]} {pmem_out[73]} {pmem_out[74]} {pmem_out[75]} {pmem_out[76]} {pmem_out[77]} {pmem_out[78]} {pmem_out[79]} {pmem_out[80]} {pmem_out[81]} {pmem_out[82]} {pmem_out[83]} {pmem_out[84]} {pmem_out[85]} {pmem_out[86]} {pmem_out[87]} {pmem_out[88]} {pmem_out[89]} {pmem_out[90]} {pmem_out[91]} {pmem_out[92]} {pmem_out[93]} {pmem_out[94]} {pmem_out[95]} {pmem_out[96]} {pmem_out[97]} {pmem_out[98]} {pmem_out[99]} {pmem_out[100]} {pmem_out[101]} {pmem_out[102]} {pmem_out[103]} {pmem_out[104]} {pmem_out[105]} {pmem_out[106]} {pmem_out[107]} {pmem_out[108]} {pmem_out[109]} {pmem_out[110]} {pmem_out[111]} {pmem_out[112]} {pmem_out[113]} {pmem_out[114]} {pmem_out[115]} {pmem_out[116]} {pmem_out[117]} {pmem_out[118]} {pmem_out[119]} {pmem_out[120]} {pmem_out[121]} {pmem_out[122]} {pmem_out[123]} {pmem_out[124]} {pmem_out[125]} {pmem_out[126]} {pmem_out[127]} {pmem_out[128]} {pmem_out[129]} {pmem_out[130]} {pmem_out[131]} {pmem_out[132]} {pmem_out[133]} {pmem_out[134]} {pmem_out[135]} {pmem_out[136]} {pmem_out[137]} {pmem_out[138]} {pmem_out[139]} {pmem_out[140]} {pmem_out[141]} {pmem_out[142]} {pmem_out[143]} {pmem_out[144]} {pmem_out[145]} {pmem_out[146]} {pmem_out[147]} {pmem_out[148]} {pmem_out[149]} {pmem_out[150]} {pmem_out[151]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]}}
[03/04 20:34:13    365s] Successfully spread [175] pins.
[03/04 20:34:13    365s] editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 1277.2M).
[03/04 20:34:13    365s] <CMD> setPinAssignMode -pinEditInBatch false
[03/04 20:34:21    366s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/04 20:34:21    366s] <CMD> setPinAssignMode -pinEditInBatch true
[03/04 20:34:21    366s] <CMD> editPin -pinWidth 0.1 -pinDepth 0.8 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -edge 3 -layer 1 -spreadType center -spacing 2.0 -pin {{pmem_out[0]} {pmem_out[1]} {pmem_out[2]} {pmem_out[3]} {pmem_out[4]} {pmem_out[5]} {pmem_out[6]} {pmem_out[7]} {pmem_out[8]} {pmem_out[9]} {pmem_out[10]} {pmem_out[11]} {pmem_out[12]} {pmem_out[13]} {pmem_out[14]} {pmem_out[15]} {pmem_out[16]} {pmem_out[17]} {pmem_out[18]} {pmem_out[19]} {pmem_out[20]} {pmem_out[21]} {pmem_out[22]} {pmem_out[23]} {pmem_out[24]} {pmem_out[25]} {pmem_out[26]} {pmem_out[27]} {pmem_out[28]} {pmem_out[29]} {pmem_out[30]} {pmem_out[31]} {pmem_out[32]} {pmem_out[33]} {pmem_out[34]} {pmem_out[35]} {pmem_out[36]} {pmem_out[37]} {pmem_out[38]} {pmem_out[39]} {pmem_out[40]} {pmem_out[41]} {pmem_out[42]} {pmem_out[43]} {pmem_out[44]} {pmem_out[45]} {pmem_out[46]} {pmem_out[47]} {pmem_out[48]} {pmem_out[49]} {pmem_out[50]} {pmem_out[51]} {pmem_out[52]} {pmem_out[53]} {pmem_out[54]} {pmem_out[55]} {pmem_out[56]} {pmem_out[57]} {pmem_out[58]} {pmem_out[59]} {pmem_out[60]} {pmem_out[61]} {pmem_out[62]} {pmem_out[63]} {pmem_out[64]} {pmem_out[65]} {pmem_out[66]} {pmem_out[67]} {pmem_out[68]} {pmem_out[69]} {pmem_out[70]} {pmem_out[71]} {pmem_out[72]} {pmem_out[73]} {pmem_out[74]} {pmem_out[75]} {pmem_out[76]} {pmem_out[77]} {pmem_out[78]} {pmem_out[79]} {pmem_out[80]} {pmem_out[81]} {pmem_out[82]} {pmem_out[83]} {pmem_out[84]} {pmem_out[85]} {pmem_out[86]} {pmem_out[87]} {pmem_out[88]} {pmem_out[89]} {pmem_out[90]} {pmem_out[91]} {pmem_out[92]} {pmem_out[93]} {pmem_out[94]} {pmem_out[95]} {pmem_out[96]} {pmem_out[97]} {pmem_out[98]} {pmem_out[99]} {pmem_out[100]} {pmem_out[101]} {pmem_out[102]} {pmem_out[103]} {pmem_out[104]} {pmem_out[105]} {pmem_out[106]} {pmem_out[107]} {pmem_out[108]} {pmem_out[109]} {pmem_out[110]} {pmem_out[111]} {pmem_out[112]} {pmem_out[113]} {pmem_out[114]} {pmem_out[115]} {pmem_out[116]} {pmem_out[117]} {pmem_out[118]} {pmem_out[119]} {pmem_out[120]} {pmem_out[121]} {pmem_out[122]} {pmem_out[123]} {pmem_out[124]} {pmem_out[125]} {pmem_out[126]} {pmem_out[127]} {pmem_out[128]} {pmem_out[129]} {pmem_out[130]} {pmem_out[131]} {pmem_out[132]} {pmem_out[133]} {pmem_out[134]} {pmem_out[135]} {pmem_out[136]} {pmem_out[137]} {pmem_out[138]} {pmem_out[139]} {pmem_out[140]} {pmem_out[141]} {pmem_out[142]} {pmem_out[143]} {pmem_out[144]} {pmem_out[145]} {pmem_out[146]} {pmem_out[147]} {pmem_out[148]} {pmem_out[149]} {pmem_out[150]} {pmem_out[151]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]}}
[03/04 20:34:21    366s] Successfully spread [175] pins.
[03/04 20:34:21    366s] editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 1278.5M).
[03/04 20:34:21    366s] <CMD> setPinAssignMode -pinEditInBatch false
[03/04 20:34:25    367s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/04 20:34:25    367s] <CMD> setPinAssignMode -pinEditInBatch true
[03/04 20:34:25    367s] <CMD> editPin -pinWidth 0.1 -pinDepth 1.0 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -edge 3 -layer 1 -spreadType center -spacing 2.0 -pin {{pmem_out[0]} {pmem_out[1]} {pmem_out[2]} {pmem_out[3]} {pmem_out[4]} {pmem_out[5]} {pmem_out[6]} {pmem_out[7]} {pmem_out[8]} {pmem_out[9]} {pmem_out[10]} {pmem_out[11]} {pmem_out[12]} {pmem_out[13]} {pmem_out[14]} {pmem_out[15]} {pmem_out[16]} {pmem_out[17]} {pmem_out[18]} {pmem_out[19]} {pmem_out[20]} {pmem_out[21]} {pmem_out[22]} {pmem_out[23]} {pmem_out[24]} {pmem_out[25]} {pmem_out[26]} {pmem_out[27]} {pmem_out[28]} {pmem_out[29]} {pmem_out[30]} {pmem_out[31]} {pmem_out[32]} {pmem_out[33]} {pmem_out[34]} {pmem_out[35]} {pmem_out[36]} {pmem_out[37]} {pmem_out[38]} {pmem_out[39]} {pmem_out[40]} {pmem_out[41]} {pmem_out[42]} {pmem_out[43]} {pmem_out[44]} {pmem_out[45]} {pmem_out[46]} {pmem_out[47]} {pmem_out[48]} {pmem_out[49]} {pmem_out[50]} {pmem_out[51]} {pmem_out[52]} {pmem_out[53]} {pmem_out[54]} {pmem_out[55]} {pmem_out[56]} {pmem_out[57]} {pmem_out[58]} {pmem_out[59]} {pmem_out[60]} {pmem_out[61]} {pmem_out[62]} {pmem_out[63]} {pmem_out[64]} {pmem_out[65]} {pmem_out[66]} {pmem_out[67]} {pmem_out[68]} {pmem_out[69]} {pmem_out[70]} {pmem_out[71]} {pmem_out[72]} {pmem_out[73]} {pmem_out[74]} {pmem_out[75]} {pmem_out[76]} {pmem_out[77]} {pmem_out[78]} {pmem_out[79]} {pmem_out[80]} {pmem_out[81]} {pmem_out[82]} {pmem_out[83]} {pmem_out[84]} {pmem_out[85]} {pmem_out[86]} {pmem_out[87]} {pmem_out[88]} {pmem_out[89]} {pmem_out[90]} {pmem_out[91]} {pmem_out[92]} {pmem_out[93]} {pmem_out[94]} {pmem_out[95]} {pmem_out[96]} {pmem_out[97]} {pmem_out[98]} {pmem_out[99]} {pmem_out[100]} {pmem_out[101]} {pmem_out[102]} {pmem_out[103]} {pmem_out[104]} {pmem_out[105]} {pmem_out[106]} {pmem_out[107]} {pmem_out[108]} {pmem_out[109]} {pmem_out[110]} {pmem_out[111]} {pmem_out[112]} {pmem_out[113]} {pmem_out[114]} {pmem_out[115]} {pmem_out[116]} {pmem_out[117]} {pmem_out[118]} {pmem_out[119]} {pmem_out[120]} {pmem_out[121]} {pmem_out[122]} {pmem_out[123]} {pmem_out[124]} {pmem_out[125]} {pmem_out[126]} {pmem_out[127]} {pmem_out[128]} {pmem_out[129]} {pmem_out[130]} {pmem_out[131]} {pmem_out[132]} {pmem_out[133]} {pmem_out[134]} {pmem_out[135]} {pmem_out[136]} {pmem_out[137]} {pmem_out[138]} {pmem_out[139]} {pmem_out[140]} {pmem_out[141]} {pmem_out[142]} {pmem_out[143]} {pmem_out[144]} {pmem_out[145]} {pmem_out[146]} {pmem_out[147]} {pmem_out[148]} {pmem_out[149]} {pmem_out[150]} {pmem_out[151]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]}}
[03/04 20:34:31    373s] Selected [175] pin for spreading. Could not spread (173 out of 175) pins because of constraints on the selected pins or because of some blockage (pin blockage, routing blockage, power stripes etc.) on the selected region.
[03/04 20:34:31    373s] 
[03/04 20:34:31    373s] Following pins are not spread:
[03/04 20:34:31    373s]   pmem_out[0]
[03/04 20:34:31    373s]   pmem_out[1]
[03/04 20:34:31    373s]   pmem_out[2]
[03/04 20:34:31    373s]   pmem_out[3]
[03/04 20:34:31    373s]   pmem_out[4]
[03/04 20:34:31    373s]   pmem_out[5]
[03/04 20:34:31    373s]   pmem_out[6]
[03/04 20:34:31    373s]   pmem_out[7]
[03/04 20:34:31    373s]   pmem_out[8]
[03/04 20:34:31    373s]   pmem_out[9]
[03/04 20:34:31    373s]   pmem_out[10]
[03/04 20:34:31    373s]   pmem_out[11]
[03/04 20:34:31    373s]   pmem_out[12]
[03/04 20:34:31    373s]   pmem_out[13]
[03/04 20:34:31    373s]   pmem_out[14]
[03/04 20:34:31    373s]   pmem_out[15]
[03/04 20:34:31    373s]   pmem_out[16]
[03/04 20:34:31    373s]   pmem_out[17]
[03/04 20:34:31    373s]   pmem_out[18]
[03/04 20:34:31    373s]   pmem_out[19]
[03/04 20:34:31    373s]   pmem_out[20]
[03/04 20:34:31    373s]   pmem_out[21]
[03/04 20:34:31    373s]   pmem_out[22]
[03/04 20:34:31    373s]   pmem_out[23]
[03/04 20:34:31    373s]   pmem_out[24]
[03/04 20:34:31    373s]   pmem_out[25]
[03/04 20:34:31    373s]   pmem_out[26]
[03/04 20:34:31    373s]   pmem_out[27]
[03/04 20:34:31    373s]   pmem_out[28]
[03/04 20:34:31    373s]   pmem_out[29]
[03/04 20:34:31    373s]   pmem_out[30]
[03/04 20:34:31    373s]   pmem_out[31]
[03/04 20:34:31    373s]   pmem_out[32]
[03/04 20:34:31    373s]   pmem_out[33]
[03/04 20:34:31    373s]   pmem_out[34]
[03/04 20:34:31    373s]   pmem_out[35]
[03/04 20:34:31    373s]   pmem_out[36]
[03/04 20:34:31    373s]   pmem_out[37]
[03/04 20:34:31    373s]   pmem_out[38]
[03/04 20:34:31    373s]   pmem_out[39]
[03/04 20:34:31    373s]   pmem_out[40]
[03/04 20:34:31    373s]   pmem_out[41]
[03/04 20:34:31    373s]   pmem_out[42]
[03/04 20:34:31    373s]   pmem_out[43]
[03/04 20:34:31    373s]   pmem_out[44]
[03/04 20:34:31    373s]   pmem_out[45]
[03/04 20:34:31    373s]   pmem_out[46]
[03/04 20:34:31    373s]   pmem_out[47]
[03/04 20:34:31    373s]   pmem_out[48]
[03/04 20:34:31    373s]   pmem_out[49]
[03/04 20:34:31    373s]   pmem_out[50]
[03/04 20:34:31    373s]   pmem_out[51]
[03/04 20:34:31    373s]   pmem_out[52]
[03/04 20:34:31    373s]   pmem_out[53]
[03/04 20:34:31    373s]   pmem_out[54]
[03/04 20:34:31    373s]   pmem_out[55]
[03/04 20:34:31    373s]   pmem_out[56]
[03/04 20:34:31    373s]   pmem_out[57]
[03/04 20:34:31    373s]   pmem_out[58]
[03/04 20:34:31    373s]   pmem_out[59]
[03/04 20:34:31    373s]   pmem_out[60]
[03/04 20:34:31    373s]   pmem_out[61]
[03/04 20:34:31    373s]   pmem_out[62]
[03/04 20:34:31    373s]   pmem_out[63]
[03/04 20:34:31    373s]   pmem_out[64]
[03/04 20:34:31    373s]   pmem_out[65]
[03/04 20:34:31    373s]   pmem_out[66]
[03/04 20:34:31    373s]   pmem_out[67]
[03/04 20:34:31    373s]   pmem_out[68]
[03/04 20:34:31    373s]   pmem_out[69]
[03/04 20:34:31    373s]   pmem_out[70]
[03/04 20:34:31    373s]   pmem_out[71]
[03/04 20:34:31    373s]   pmem_out[72]
[03/04 20:34:31    373s]   pmem_out[73]
[03/04 20:34:31    373s]   pmem_out[74]
[03/04 20:34:31    373s]   pmem_out[75]
[03/04 20:34:31    373s]   pmem_out[76]
[03/04 20:34:31    373s]   pmem_out[77]
[03/04 20:34:31    373s]   pmem_out[78]
[03/04 20:34:31    373s]   pmem_out[79]
[03/04 20:34:31    373s]   pmem_out[80]
[03/04 20:34:31    373s]   pmem_out[81]
[03/04 20:34:31    373s]   pmem_out[82]
[03/04 20:34:31    373s]   pmem_out[83]
[03/04 20:34:31    373s]   pmem_out[84]
[03/04 20:34:31    373s]   pmem_out[85]
[03/04 20:34:31    373s]   pmem_out[86]
[03/04 20:34:31    373s]   pmem_out[89]
[03/04 20:34:31    373s]   pmem_out[90]
[03/04 20:34:31    373s]   pmem_out[91]
[03/04 20:34:31    373s]   pmem_out[92]
[03/04 20:34:31    373s]   pmem_out[93]
[03/04 20:34:31    373s]   pmem_out[94]
[03/04 20:34:31    373s]   pmem_out[95]
[03/04 20:34:31    373s]   pmem_out[96]
[03/04 20:34:31    373s]   pmem_out[97]
[03/04 20:34:31    373s]   pmem_out[98]
[03/04 20:34:31    373s]   pmem_out[99]
[03/04 20:34:31    373s]   pmem_out[100]
[03/04 20:34:31    373s]   pmem_out[101]
[03/04 20:34:31    373s]   pmem_out[102]
[03/04 20:34:31    373s]   pmem_out[103]
[03/04 20:34:31    373s]   pmem_out[104]
[03/04 20:34:31    373s]   pmem_out[105]
[03/04 20:34:31    373s]   pmem_out[106]
[03/04 20:34:31    373s]   pmem_out[107]
[03/04 20:34:31    373s]   pmem_out[108]
[03/04 20:34:31    373s]   pmem_out[109]
[03/04 20:34:31    373s]   pmem_out[110]
[03/04 20:34:31    373s]   pmem_out[111]
[03/04 20:34:31    373s]   pmem_out[112]
[03/04 20:34:31    373s]   pmem_out[113]
[03/04 20:34:31    373s]   pmem_out[114]
[03/04 20:34:31    373s]   pmem_out[115]
[03/04 20:34:31    373s]   pmem_out[116]
[03/04 20:34:31    373s]   pmem_out[117]
[03/04 20:34:31    373s]   pmem_out[118]
[03/04 20:34:31    373s]   pmem_out[119]
[03/04 20:34:31    373s]   pmem_out[120]
[03/04 20:34:31    373s]   pmem_out[121]
[03/04 20:34:31    373s]   pmem_out[122]
[03/04 20:34:31    373s]   pmem_out[123]
[03/04 20:34:31    373s]   pmem_out[124]
[03/04 20:34:31    373s]   pmem_out[125]
[03/04 20:34:31    373s]   pmem_out[126]
[03/04 20:34:31    373s]   pmem_out[127]
[03/04 20:34:31    373s]   pmem_out[128]
[03/04 20:34:31    373s]   pmem_out[129]
[03/04 20:34:31    373s]   pmem_out[130]
[03/04 20:34:31    373s]   pmem_out[131]
[03/04 20:34:31    373s]   pmem_out[132]
[03/04 20:34:31    373s]   pmem_out[133]
[03/04 20:34:31    373s]   pmem_out[134]
[03/04 20:34:31    373s]   pmem_out[135]
[03/04 20:34:31    373s]   pmem_out[136]
[03/04 20:34:31    373s]   pmem_out[137]
[03/04 20:34:31    373s]   pmem_out[138]
[03/04 20:34:31    373s]   pmem_out[139]
[03/04 20:34:31    373s]   pmem_out[140]
[03/04 20:34:31    373s]   pmem_out[141]
[03/04 20:34:31    373s]   pmem_out[142]
[03/04 20:34:31    373s]   pmem_out[143]
[03/04 20:34:31    373s]   pmem_out[144]
[03/04 20:34:31    373s]   pmem_out[145]
[03/04 20:34:31    373s]   pmem_out[146]
[03/04 20:34:31    373s]   pmem_out[147]
[03/04 20:34:31    373s]   pmem_out[148]
[03/04 20:34:31    373s]   pmem_out[149]
[03/04 20:34:31    373s]   pmem_out[150]
[03/04 20:34:31    373s]   pmem_out[151]
[03/04 20:34:31    373s]   sum_out[0]
[03/04 20:34:31    373s]   sum_out[1]
[03/04 20:34:31    373s]   sum_out[2]
[03/04 20:34:31    373s]   sum_out[3]
[03/04 20:34:31    373s]   sum_out[4]
[03/04 20:34:31    373s]   sum_out[5]
[03/04 20:34:31    373s]   sum_out[6]
[03/04 20:34:31    373s]   sum_out[7]
[03/04 20:34:31    373s]   sum_out[8]
[03/04 20:34:31    373s]   sum_out[9]
[03/04 20:34:31    373s]   sum_out[10]
[03/04 20:34:31    373s]   sum_out[11]
[03/04 20:34:31    373s]   sum_out[12]
[03/04 20:34:31    373s]   sum_out[13]
[03/04 20:34:31    373s]   sum_out[14]
[03/04 20:34:31    373s]   sum_out[15]
[03/04 20:34:31    373s]   sum_out[16]
[03/04 20:34:31    373s]   sum_out[17]
[03/04 20:34:31    373s]   sum_out[18]
[03/04 20:34:31    373s]   sum_out[19]
[03/04 20:34:31    373s]   sum_out[20]
[03/04 20:34:31    373s]   sum_out[21]
[03/04 20:34:31    373s]   sum_out[22]
[03/04 20:34:31    373s] editPin : finished (cpu = 0:00:05.5 real = 0:00:06.0, mem = 1277.9M).
[03/04 20:34:33    373s] <CMD> setPinAssignMode -pinEditInBatch false
[03/04 20:34:37    374s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/04 20:34:37    374s] <CMD> setPinAssignMode -pinEditInBatch true
[03/04 20:34:37    374s] <CMD> editPin -pinWidth 0.1 -pinDepth 0.8 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -edge 3 -layer 1 -spreadType center -spacing 2.0 -pin {{pmem_out[0]} {pmem_out[1]} {pmem_out[2]} {pmem_out[3]} {pmem_out[4]} {pmem_out[5]} {pmem_out[6]} {pmem_out[7]} {pmem_out[8]} {pmem_out[9]} {pmem_out[10]} {pmem_out[11]} {pmem_out[12]} {pmem_out[13]} {pmem_out[14]} {pmem_out[15]} {pmem_out[16]} {pmem_out[17]} {pmem_out[18]} {pmem_out[19]} {pmem_out[20]} {pmem_out[21]} {pmem_out[22]} {pmem_out[23]} {pmem_out[24]} {pmem_out[25]} {pmem_out[26]} {pmem_out[27]} {pmem_out[28]} {pmem_out[29]} {pmem_out[30]} {pmem_out[31]} {pmem_out[32]} {pmem_out[33]} {pmem_out[34]} {pmem_out[35]} {pmem_out[36]} {pmem_out[37]} {pmem_out[38]} {pmem_out[39]} {pmem_out[40]} {pmem_out[41]} {pmem_out[42]} {pmem_out[43]} {pmem_out[44]} {pmem_out[45]} {pmem_out[46]} {pmem_out[47]} {pmem_out[48]} {pmem_out[49]} {pmem_out[50]} {pmem_out[51]} {pmem_out[52]} {pmem_out[53]} {pmem_out[54]} {pmem_out[55]} {pmem_out[56]} {pmem_out[57]} {pmem_out[58]} {pmem_out[59]} {pmem_out[60]} {pmem_out[61]} {pmem_out[62]} {pmem_out[63]} {pmem_out[64]} {pmem_out[65]} {pmem_out[66]} {pmem_out[67]} {pmem_out[68]} {pmem_out[69]} {pmem_out[70]} {pmem_out[71]} {pmem_out[72]} {pmem_out[73]} {pmem_out[74]} {pmem_out[75]} {pmem_out[76]} {pmem_out[77]} {pmem_out[78]} {pmem_out[79]} {pmem_out[80]} {pmem_out[81]} {pmem_out[82]} {pmem_out[83]} {pmem_out[84]} {pmem_out[85]} {pmem_out[86]} {pmem_out[87]} {pmem_out[88]} {pmem_out[89]} {pmem_out[90]} {pmem_out[91]} {pmem_out[92]} {pmem_out[93]} {pmem_out[94]} {pmem_out[95]} {pmem_out[96]} {pmem_out[97]} {pmem_out[98]} {pmem_out[99]} {pmem_out[100]} {pmem_out[101]} {pmem_out[102]} {pmem_out[103]} {pmem_out[104]} {pmem_out[105]} {pmem_out[106]} {pmem_out[107]} {pmem_out[108]} {pmem_out[109]} {pmem_out[110]} {pmem_out[111]} {pmem_out[112]} {pmem_out[113]} {pmem_out[114]} {pmem_out[115]} {pmem_out[116]} {pmem_out[117]} {pmem_out[118]} {pmem_out[119]} {pmem_out[120]} {pmem_out[121]} {pmem_out[122]} {pmem_out[123]} {pmem_out[124]} {pmem_out[125]} {pmem_out[126]} {pmem_out[127]} {pmem_out[128]} {pmem_out[129]} {pmem_out[130]} {pmem_out[131]} {pmem_out[132]} {pmem_out[133]} {pmem_out[134]} {pmem_out[135]} {pmem_out[136]} {pmem_out[137]} {pmem_out[138]} {pmem_out[139]} {pmem_out[140]} {pmem_out[141]} {pmem_out[142]} {pmem_out[143]} {pmem_out[144]} {pmem_out[145]} {pmem_out[146]} {pmem_out[147]} {pmem_out[148]} {pmem_out[149]} {pmem_out[150]} {pmem_out[151]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]}}
[03/04 20:34:37    374s] Successfully spread [175] pins.
[03/04 20:34:37    374s] editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 1277.2M).
[03/04 20:34:37    374s] <CMD> setPinAssignMode -pinEditInBatch false
[03/04 20:34:49    377s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/04 20:34:49    377s] <CMD> setPinAssignMode -pinEditInBatch true
[03/04 20:34:49    377s] <CMD> editPin -pinWidth 0.2 -pinDepth 0.7 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -edge 3 -layer 1 -spreadType center -spacing 2.0 -pin {{pmem_out[0]} {pmem_out[1]} {pmem_out[2]} {pmem_out[3]} {pmem_out[4]} {pmem_out[5]} {pmem_out[6]} {pmem_out[7]} {pmem_out[8]} {pmem_out[9]} {pmem_out[10]} {pmem_out[11]} {pmem_out[12]} {pmem_out[13]} {pmem_out[14]} {pmem_out[15]} {pmem_out[16]} {pmem_out[17]} {pmem_out[18]} {pmem_out[19]} {pmem_out[20]} {pmem_out[21]} {pmem_out[22]} {pmem_out[23]} {pmem_out[24]} {pmem_out[25]} {pmem_out[26]} {pmem_out[27]} {pmem_out[28]} {pmem_out[29]} {pmem_out[30]} {pmem_out[31]} {pmem_out[32]} {pmem_out[33]} {pmem_out[34]} {pmem_out[35]} {pmem_out[36]} {pmem_out[37]} {pmem_out[38]} {pmem_out[39]} {pmem_out[40]} {pmem_out[41]} {pmem_out[42]} {pmem_out[43]} {pmem_out[44]} {pmem_out[45]} {pmem_out[46]} {pmem_out[47]} {pmem_out[48]} {pmem_out[49]} {pmem_out[50]} {pmem_out[51]} {pmem_out[52]} {pmem_out[53]} {pmem_out[54]} {pmem_out[55]} {pmem_out[56]} {pmem_out[57]} {pmem_out[58]} {pmem_out[59]} {pmem_out[60]} {pmem_out[61]} {pmem_out[62]} {pmem_out[63]} {pmem_out[64]} {pmem_out[65]} {pmem_out[66]} {pmem_out[67]} {pmem_out[68]} {pmem_out[69]} {pmem_out[70]} {pmem_out[71]} {pmem_out[72]} {pmem_out[73]} {pmem_out[74]} {pmem_out[75]} {pmem_out[76]} {pmem_out[77]} {pmem_out[78]} {pmem_out[79]} {pmem_out[80]} {pmem_out[81]} {pmem_out[82]} {pmem_out[83]} {pmem_out[84]} {pmem_out[85]} {pmem_out[86]} {pmem_out[87]} {pmem_out[88]} {pmem_out[89]} {pmem_out[90]} {pmem_out[91]} {pmem_out[92]} {pmem_out[93]} {pmem_out[94]} {pmem_out[95]} {pmem_out[96]} {pmem_out[97]} {pmem_out[98]} {pmem_out[99]} {pmem_out[100]} {pmem_out[101]} {pmem_out[102]} {pmem_out[103]} {pmem_out[104]} {pmem_out[105]} {pmem_out[106]} {pmem_out[107]} {pmem_out[108]} {pmem_out[109]} {pmem_out[110]} {pmem_out[111]} {pmem_out[112]} {pmem_out[113]} {pmem_out[114]} {pmem_out[115]} {pmem_out[116]} {pmem_out[117]} {pmem_out[118]} {pmem_out[119]} {pmem_out[120]} {pmem_out[121]} {pmem_out[122]} {pmem_out[123]} {pmem_out[124]} {pmem_out[125]} {pmem_out[126]} {pmem_out[127]} {pmem_out[128]} {pmem_out[129]} {pmem_out[130]} {pmem_out[131]} {pmem_out[132]} {pmem_out[133]} {pmem_out[134]} {pmem_out[135]} {pmem_out[136]} {pmem_out[137]} {pmem_out[138]} {pmem_out[139]} {pmem_out[140]} {pmem_out[141]} {pmem_out[142]} {pmem_out[143]} {pmem_out[144]} {pmem_out[145]} {pmem_out[146]} {pmem_out[147]} {pmem_out[148]} {pmem_out[149]} {pmem_out[150]} {pmem_out[151]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]}}
[03/04 20:34:49    377s] Successfully spread [175] pins.
[03/04 20:34:49    377s] editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 1277.5M).
[03/04 20:34:49    377s] <CMD> setPinAssignMode -pinEditInBatch false
[03/04 20:34:52    378s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/04 20:34:52    378s] <CMD> setPinAssignMode -pinEditInBatch true
[03/04 20:34:52    378s] <CMD> editPin -pinWidth 0.2 -pinDepth 0.7 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -edge 3 -layer 1 -spreadType center -spacing 2.0 -pin {{pmem_out[0]} {pmem_out[1]} {pmem_out[2]} {pmem_out[3]} {pmem_out[4]} {pmem_out[5]} {pmem_out[6]} {pmem_out[7]} {pmem_out[8]} {pmem_out[9]} {pmem_out[10]} {pmem_out[11]} {pmem_out[12]} {pmem_out[13]} {pmem_out[14]} {pmem_out[15]} {pmem_out[16]} {pmem_out[17]} {pmem_out[18]} {pmem_out[19]} {pmem_out[20]} {pmem_out[21]} {pmem_out[22]} {pmem_out[23]} {pmem_out[24]} {pmem_out[25]} {pmem_out[26]} {pmem_out[27]} {pmem_out[28]} {pmem_out[29]} {pmem_out[30]} {pmem_out[31]} {pmem_out[32]} {pmem_out[33]} {pmem_out[34]} {pmem_out[35]} {pmem_out[36]} {pmem_out[37]} {pmem_out[38]} {pmem_out[39]} {pmem_out[40]} {pmem_out[41]} {pmem_out[42]} {pmem_out[43]} {pmem_out[44]} {pmem_out[45]} {pmem_out[46]} {pmem_out[47]} {pmem_out[48]} {pmem_out[49]} {pmem_out[50]} {pmem_out[51]} {pmem_out[52]} {pmem_out[53]} {pmem_out[54]} {pmem_out[55]} {pmem_out[56]} {pmem_out[57]} {pmem_out[58]} {pmem_out[59]} {pmem_out[60]} {pmem_out[61]} {pmem_out[62]} {pmem_out[63]} {pmem_out[64]} {pmem_out[65]} {pmem_out[66]} {pmem_out[67]} {pmem_out[68]} {pmem_out[69]} {pmem_out[70]} {pmem_out[71]} {pmem_out[72]} {pmem_out[73]} {pmem_out[74]} {pmem_out[75]} {pmem_out[76]} {pmem_out[77]} {pmem_out[78]} {pmem_out[79]} {pmem_out[80]} {pmem_out[81]} {pmem_out[82]} {pmem_out[83]} {pmem_out[84]} {pmem_out[85]} {pmem_out[86]} {pmem_out[87]} {pmem_out[88]} {pmem_out[89]} {pmem_out[90]} {pmem_out[91]} {pmem_out[92]} {pmem_out[93]} {pmem_out[94]} {pmem_out[95]} {pmem_out[96]} {pmem_out[97]} {pmem_out[98]} {pmem_out[99]} {pmem_out[100]} {pmem_out[101]} {pmem_out[102]} {pmem_out[103]} {pmem_out[104]} {pmem_out[105]} {pmem_out[106]} {pmem_out[107]} {pmem_out[108]} {pmem_out[109]} {pmem_out[110]} {pmem_out[111]} {pmem_out[112]} {pmem_out[113]} {pmem_out[114]} {pmem_out[115]} {pmem_out[116]} {pmem_out[117]} {pmem_out[118]} {pmem_out[119]} {pmem_out[120]} {pmem_out[121]} {pmem_out[122]} {pmem_out[123]} {pmem_out[124]} {pmem_out[125]} {pmem_out[126]} {pmem_out[127]} {pmem_out[128]} {pmem_out[129]} {pmem_out[130]} {pmem_out[131]} {pmem_out[132]} {pmem_out[133]} {pmem_out[134]} {pmem_out[135]} {pmem_out[136]} {pmem_out[137]} {pmem_out[138]} {pmem_out[139]} {pmem_out[140]} {pmem_out[141]} {pmem_out[142]} {pmem_out[143]} {pmem_out[144]} {pmem_out[145]} {pmem_out[146]} {pmem_out[147]} {pmem_out[148]} {pmem_out[149]} {pmem_out[150]} {pmem_out[151]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]}}
[03/04 20:34:52    378s] Successfully spread [175] pins.
[03/04 20:34:52    378s] editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 1277.9M).
[03/04 20:34:52    378s] <CMD> setPinAssignMode -pinEditInBatch false
[03/04 20:42:31    462s] <CMD> fit
[03/04 20:51:26    562s] **INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
[03/04 20:52:33    569s] <CMD> saveDesign floorplan.enc
[03/04 20:52:33    569s] #% Begin save design ... (date=03/04 20:52:33, mem=996.1M)
[03/04 20:52:33    569s] % Begin Save ccopt configuration ... (date=03/04 20:52:33, mem=999.1M)
[03/04 20:52:33    569s] % End Save ccopt configuration ... (date=03/04 20:52:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=999.3M, current mem=999.3M)
[03/04 20:52:33    569s] % Begin Save netlist data ... (date=03/04 20:52:33, mem=999.3M)
[03/04 20:52:33    569s] Writing Binary DB to floorplan.enc.dat/fullchip.v.bin in single-threaded mode...
[03/04 20:52:33    569s] % End Save netlist data ... (date=03/04 20:52:33, total cpu=0:00:00.1, real=0:00:00.0, peak res=999.7M, current mem=999.7M)
[03/04 20:52:33    569s] Saving congestion map file floorplan.enc.dat/fullchip.route.congmap.gz ...
[03/04 20:52:33    569s] % Begin Save AAE data ... (date=03/04 20:52:33, mem=1000.0M)
[03/04 20:52:33    569s] Saving AAE Data ...
[03/04 20:52:33    569s] % End Save AAE data ... (date=03/04 20:52:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1000.1M, current mem=1000.1M)
[03/04 20:52:33    569s] % Begin Save clock tree data ... (date=03/04 20:52:33, mem=1000.5M)
[03/04 20:52:33    569s] % End Save clock tree data ... (date=03/04 20:52:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1000.5M, current mem=1000.5M)
[03/04 20:52:33    569s] Saving preference file floorplan.enc.dat/gui.pref.tcl ...
[03/04 20:52:33    569s] Saving mode setting ...
[03/04 20:52:33    569s] Saving global file ...
[03/04 20:52:34    569s] % Begin Save floorplan data ... (date=03/04 20:52:34, mem=1000.8M)
[03/04 20:52:34    569s] Saving floorplan file ...
[03/04 20:52:34    569s] % End Save floorplan data ... (date=03/04 20:52:34, total cpu=0:00:00.1, real=0:00:00.0, peak res=1000.8M, current mem=1000.8M)
[03/04 20:52:34    569s] Saving PG file floorplan.enc.dat/fullchip.pg.gz
[03/04 20:52:34    569s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1277.9M) ***
[03/04 20:52:34    569s] Saving Drc markers ...
[03/04 20:52:34    569s] ... No Drc file written since there is no markers found.
[03/04 20:52:34    569s] % Begin Save placement data ... (date=03/04 20:52:34, mem=1000.9M)
[03/04 20:52:34    569s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/04 20:52:34    569s] Save Adaptive View Pruing View Names to Binary file
[03/04 20:52:34    569s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1280.9M) ***
[03/04 20:52:34    570s] % End Save placement data ... (date=03/04 20:52:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1000.9M, current mem=1000.9M)
[03/04 20:52:34    570s] % Begin Save routing data ... (date=03/04 20:52:34, mem=1000.9M)
[03/04 20:52:34    570s] Saving route file ...
[03/04 20:52:34    570s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1277.9M) ***
[03/04 20:52:34    570s] % End Save routing data ... (date=03/04 20:52:34, total cpu=0:00:00.1, real=0:00:00.0, peak res=1001.3M, current mem=1001.3M)
[03/04 20:52:34    570s] Saving property file floorplan.enc.dat/fullchip.prop
[03/04 20:52:34    570s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1280.9M) ***
[03/04 20:52:34    570s] % Begin Save power constraints data ... (date=03/04 20:52:34, mem=1001.8M)
[03/04 20:52:34    570s] % End Save power constraints data ... (date=03/04 20:52:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1001.9M, current mem=1001.9M)
[03/04 20:52:37    571s] Generated self-contained design floorplan.enc.dat
[03/04 20:52:37    571s] #% End save design ... (date=03/04 20:52:37, total cpu=0:00:02.2, real=0:00:04.0, peak res=1005.4M, current mem=1005.4M)
[03/04 20:52:37    571s] *** Message Summary: 0 warning(s), 0 error(s)
[03/04 20:52:37    571s] 
[03/04 20:52:37    571s] <CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false
[03/04 20:52:37    571s] **WARN: (IMPTCM-125):	Option "-modulePlan" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[03/04 20:52:37    571s] <CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
[03/04 20:52:37    571s] <CMD> place_opt_design
[03/04 20:52:37    571s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[03/04 20:52:37    571s] *** Starting GigaPlace ***
[03/04 20:52:37    571s] **INFO: user set placement options
[03/04 20:52:37    571s] setPlaceMode -place_global_cong_effort medium -place_global_reorder_scan false -timingDriven true
[03/04 20:52:37    571s] **INFO: user set opt options
[03/04 20:52:37    571s] setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
[03/04 20:52:37    571s] #optDebug: fT-E <X 2 3 1 0>
[03/04 20:52:37    571s] OPERPROF: Starting DPlace-Init at level 1, MEM:1315.2M
[03/04 20:52:37    571s] z: 2, totalTracks: 1
[03/04 20:52:37    571s] z: 4, totalTracks: 1
[03/04 20:52:37    571s] z: 6, totalTracks: 1
[03/04 20:52:37    571s] z: 8, totalTracks: 1
[03/04 20:52:37    571s] #spOpts: N=65 
[03/04 20:52:37    571s] All LLGs are deleted
[03/04 20:52:37    571s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1315.2M
[03/04 20:52:37    571s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1315.2M
[03/04 20:52:37    571s] # Building fullchip llgBox search-tree.
[03/04 20:52:37    571s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1315.2M
[03/04 20:52:37    571s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1315.2M
[03/04 20:52:37    571s] Core basic site is core
[03/04 20:52:37    571s] SiteArray: non-trimmed site array dimensions = 305 x 2762
[03/04 20:52:37    571s] SiteArray: use 3,436,544 bytes
[03/04 20:52:37    571s] SiteArray: current memory after site array memory allocation 1318.5M
[03/04 20:52:37    571s] SiteArray: FP blocked sites are writable
[03/04 20:52:37    571s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/04 20:52:37    571s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1318.5M
[03/04 20:52:37    571s] Process 19320 wires and vias for routing blockage and capacity analysis
[03/04 20:52:37    571s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.040, REAL:0.032, MEM:1318.5M
[03/04 20:52:37    571s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.130, REAL:0.129, MEM:1318.5M
[03/04 20:52:37    571s] OPERPROF:     Starting CMU at level 3, MEM:1318.5M
[03/04 20:52:37    571s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.005, MEM:1318.5M
[03/04 20:52:37    571s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.140, REAL:0.144, MEM:1318.5M
[03/04 20:52:37    571s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1318.5MB).
[03/04 20:52:37    571s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.210, REAL:0.210, MEM:1318.5M
[03/04 20:52:37    571s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1318.5M
[03/04 20:52:37    571s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1318.5M
[03/04 20:52:37    571s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1315.2M
[03/04 20:52:37    571s] All LLGs are deleted
[03/04 20:52:37    571s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1315.2M
[03/04 20:52:37    571s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1315.2M
[03/04 20:52:37    571s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.032, MEM:1315.2M
[03/04 20:52:37    572s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/04 20:52:37    572s] -place_design_floorplan_mode false         # bool, default=false
[03/04 20:52:37    572s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 9392, percentage of missing scan cell = 0.00% (0 / 9392)
[03/04 20:52:37    572s] no activity file in design. spp won't run.
[03/04 20:52:37    572s] ### Time Record (colorize_geometry) is installed.
[03/04 20:52:37    572s] #Start colorize_geometry on Sat Mar  4 20:52:37 2023
[03/04 20:52:37    572s] #
[03/04 20:52:37    572s] ### Time Record (Pre Callback) is installed.
[03/04 20:52:37    572s] ### Time Record (Pre Callback) is uninstalled.
[03/04 20:52:37    572s] ### Time Record (DB Import) is installed.
[03/04 20:52:37    572s] ### Time Record (DB Import) is uninstalled.
[03/04 20:52:37    572s] ### Time Record (Post Callback) is installed.
[03/04 20:52:37    572s] ### Time Record (Post Callback) is uninstalled.
[03/04 20:52:37    572s] #Cpu time = 00:00:00
[03/04 20:52:37    572s] #Elapsed time = 00:00:00
[03/04 20:52:37    572s] #Increased memory = -6.63 (MB)
[03/04 20:52:37    572s] #Total memory = 1013.93 (MB)
[03/04 20:52:37    572s] #Peak memory = 1023.10 (MB)
[03/04 20:52:37    572s] #WARNING (NRIF-19) Failed to complete colorize_geometry on Sat Mar  4 20:52:37 2023
[03/04 20:52:37    572s] #
[03/04 20:52:37    572s] ### Time Record (colorize_geometry) is uninstalled.
[03/04 20:52:37    572s] ### 
[03/04 20:52:37    572s] ###   Scalability Statistics
[03/04 20:52:37    572s] ### 
[03/04 20:52:37    572s] ### ------------------------+----------------+----------------+----------------+
[03/04 20:52:37    572s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[03/04 20:52:37    572s] ### ------------------------+----------------+----------------+----------------+
[03/04 20:52:37    572s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[03/04 20:52:37    572s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[03/04 20:52:37    572s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[03/04 20:52:37    572s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[03/04 20:52:37    572s] ### ------------------------+----------------+----------------+----------------+
[03/04 20:52:37    572s] ### 
[03/04 20:52:37    572s] ### Creating LA Mngr. totSessionCpu=0:09:32 mem=1315.2M
[03/04 20:52:37    572s] ### Creating LA Mngr, finished. totSessionCpu=0:09:32 mem=1315.2M
[03/04 20:52:37    572s] *** Start deleteBufferTree ***
[03/04 20:52:38    573s] *info: Marking 0 level shifter instances dont touch
[03/04 20:52:38    573s] *info: Marking 0 always on instances dont touch
[03/04 20:52:38    573s] Info: Detect buffers to remove automatically.
[03/04 20:52:38    573s] Analyzing netlist ...
[03/04 20:52:39    573s] Updating netlist
[03/04 20:52:39    573s] 
[03/04 20:52:39    574s] Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 151 instances (buffers/inverters) removed
[03/04 20:52:39    574s] *       :      1 instance  of type 'INVD3' removed
[03/04 20:52:39    574s] *       :      2 instances of type 'INVD2' removed
[03/04 20:52:39    574s] *       :     10 instances of type 'INVD1' removed
[03/04 20:52:39    574s] *       :      1 instance  of type 'INVD0' removed
[03/04 20:52:39    574s] *       :      2 instances of type 'CKBD6' removed
[03/04 20:52:39    574s] *       :      5 instances of type 'CKBD4' removed
[03/04 20:52:39    574s] *       :      1 instance  of type 'CKBD3' removed
[03/04 20:52:39    574s] *       :      5 instances of type 'CKBD2' removed
[03/04 20:52:39    574s] *       :     44 instances of type 'CKBD1' removed
[03/04 20:52:39    574s] *       :      8 instances of type 'BUFFD6' removed
[03/04 20:52:39    574s] *       :      5 instances of type 'BUFFD4' removed
[03/04 20:52:39    574s] *       :     17 instances of type 'BUFFD3' removed
[03/04 20:52:39    574s] *       :     26 instances of type 'BUFFD2' removed
[03/04 20:52:39    574s] *       :      3 instances of type 'BUFFD12' removed
[03/04 20:52:39    574s] *       :     21 instances of type 'BUFFD1' removed
[03/04 20:52:39    574s] *** Finish deleteBufferTree (0:00:01.8) ***
[03/04 20:52:39    574s] Effort level <high> specified for tdgp_reg2reg_default path_group
[03/04 20:52:39    574s] **INFO: No dynamic/leakage power view specified, setting up the setup view "WC_VIEW" as power view
[03/04 20:52:39    574s] 
[03/04 20:52:39    574s] Power Net Detected:
[03/04 20:52:39    574s]         Voltage	    Name
[03/04 20:52:39    574s]              0V	    VSS
[03/04 20:52:39    574s]            0.9V	    VDD
[03/04 20:52:39    574s] #################################################################################
[03/04 20:52:39    574s] # Design Stage: PreRoute
[03/04 20:52:39    574s] # Design Name: fullchip
[03/04 20:52:39    574s] # Design Mode: 65nm
[03/04 20:52:39    574s] # Analysis Mode: MMMC Non-OCV 
[03/04 20:52:39    574s] # Parasitics Mode: No SPEF/RCDB
[03/04 20:52:39    574s] # Signoff Settings: SI Off 
[03/04 20:52:39    574s] #################################################################################
[03/04 20:52:41    575s] *** CDM Built up (cpu=0:00:01.1  real=0:00:02.0  mem= 1328.1M) ***
[03/04 20:52:41    576s]              0V	    VSS
[03/04 20:52:41    576s]            0.9V	    VDD
[03/04 20:52:41    576s] clk(1000MHz) Processing average sequential pin duty cycle 
[03/04 20:52:44    578s] Creating Cell Server ...(0, 0, 0, 0)
[03/04 20:52:44    578s] Summary for sequential cells identification: 
[03/04 20:52:44    578s]   Identified SBFF number: 199
[03/04 20:52:44    578s]   Identified MBFF number: 0
[03/04 20:52:44    578s]   Identified SB Latch number: 0
[03/04 20:52:44    578s]   Identified MB Latch number: 0
[03/04 20:52:44    578s]   Not identified SBFF number: 0
[03/04 20:52:44    578s]   Not identified MBFF number: 0
[03/04 20:52:44    578s]   Not identified SB Latch number: 0
[03/04 20:52:44    578s]   Not identified MB Latch number: 0
[03/04 20:52:44    578s]   Number of sequential cells which are not FFs: 104
[03/04 20:52:44    578s]  Visiting view : WC_VIEW
[03/04 20:52:44    578s]    : PowerDomain = none : Weighted F : unweighted  = 14.50 (1.000) with rcCorner = 0
[03/04 20:52:44    578s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/04 20:52:44    578s]  Visiting view : BC_VIEW
[03/04 20:52:44    578s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = 1
[03/04 20:52:44    578s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/04 20:52:44    578s]  Setting StdDelay to 14.50
[03/04 20:52:44    578s] Creating Cell Server, finished. 
[03/04 20:52:44    578s] 
[03/04 20:52:44    579s] Processing average sequential pin duty cycle 
[03/04 20:52:44    579s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1341.1M
[03/04 20:52:44    579s] Deleted 0 physical inst  (cell - / prefix -).
[03/04 20:52:44    579s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.001, MEM:1341.1M
[03/04 20:52:44    579s] INFO: #ExclusiveGroups=0
[03/04 20:52:44    579s] INFO: There are no Exclusive Groups.
[03/04 20:52:44    579s] No user-set net weight.
[03/04 20:52:44    579s] Net fanout histogram:
[03/04 20:52:44    579s] 2		: 22755 (67.2%) nets
[03/04 20:52:44    579s] 3		: 7058 (20.9%) nets
[03/04 20:52:44    579s] 4     -	14	: 3232 (9.6%) nets
[03/04 20:52:44    579s] 15    -	39	: 684 (2.0%) nets
[03/04 20:52:44    579s] 40    -	79	: 61 (0.2%) nets
[03/04 20:52:44    579s] 80    -	159	: 49 (0.1%) nets
[03/04 20:52:44    579s] 160   -	319	: 0 (0.0%) nets
[03/04 20:52:44    579s] 320   -	639	: 0 (0.0%) nets
[03/04 20:52:44    579s] 640   -	1279	: 0 (0.0%) nets
[03/04 20:52:44    579s] 1280  -	2559	: 0 (0.0%) nets
[03/04 20:52:44    579s] 2560  -	5119	: 0 (0.0%) nets
[03/04 20:52:44    579s] 5120+		: 1 (0.0%) nets
[03/04 20:52:44    579s] no activity file in design. spp won't run.
[03/04 20:52:44    579s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
[03/04 20:52:44    579s] Scan chains were not defined.
[03/04 20:52:44    579s] z: 2, totalTracks: 1
[03/04 20:52:44    579s] z: 4, totalTracks: 1
[03/04 20:52:44    579s] z: 6, totalTracks: 1
[03/04 20:52:44    579s] z: 8, totalTracks: 1
[03/04 20:52:44    579s] #spOpts: N=65 minPadR=1.1 
[03/04 20:52:44    579s] #std cell=32134 (0 fixed + 32134 movable) #buf cell=0 #inv cell=2642 #block=0 (0 floating + 0 preplaced)
[03/04 20:52:44    579s] #ioInst=0 #net=33840 #term=120878 #term/net=3.57, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=258
[03/04 20:52:44    579s] stdCell: 32134 single + 0 double + 0 multi
[03/04 20:52:44    579s] Total standard cell length = 84.0622 (mm), area = 0.1513 (mm^2)
[03/04 20:52:44    579s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1341.1M
[03/04 20:52:44    579s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1341.1M
[03/04 20:52:44    579s] Core basic site is core
[03/04 20:52:44    579s] SiteArray: non-trimmed site array dimensions = 305 x 2762
[03/04 20:52:44    579s] SiteArray: use 3,436,544 bytes
[03/04 20:52:44    579s] SiteArray: current memory after site array memory allocation 1344.3M
[03/04 20:52:44    579s] SiteArray: FP blocked sites are writable
[03/04 20:52:44    579s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/04 20:52:44    579s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1344.3M
[03/04 20:52:44    579s] Process 19320 wires and vias for routing blockage and capacity analysis
[03/04 20:52:44    579s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.030, REAL:0.033, MEM:1344.3M
[03/04 20:52:44    579s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.120, REAL:0.122, MEM:1344.3M
[03/04 20:52:44    579s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.220, REAL:0.214, MEM:1344.3M
[03/04 20:52:44    579s] OPERPROF: Starting pre-place ADS at level 1, MEM:1344.3M
[03/04 20:52:44    579s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1344.3M
[03/04 20:52:44    579s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1344.3M
[03/04 20:52:44    579s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1344.3M
[03/04 20:52:44    579s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1344.3M
[03/04 20:52:44    579s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1344.3M
[03/04 20:52:44    579s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.006, MEM:1344.3M
[03/04 20:52:44    579s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1344.3M
[03/04 20:52:44    579s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.003, MEM:1344.3M
[03/04 20:52:44    579s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.009, MEM:1344.3M
[03/04 20:52:44    579s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.010, REAL:0.009, MEM:1344.3M
[03/04 20:52:44    579s] ADSU 0.499 -> 0.501. GS 14.400
[03/04 20:52:44    579s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.070, REAL:0.077, MEM:1344.3M
[03/04 20:52:44    579s] Average module density = 0.501.
[03/04 20:52:44    579s] Density for the design = 0.501.
[03/04 20:52:44    579s]        = stdcell_area 420311 sites (151312 um^2) / alloc_area 839559 sites (302241 um^2).
[03/04 20:52:44    579s] Pin Density = 0.1435.
[03/04 20:52:44    579s]             = total # of pins 120878 / total area 842410.
[03/04 20:52:44    579s] OPERPROF: Starting spMPad at level 1, MEM:1344.3M
[03/04 20:52:44    579s] OPERPROF:   Starting spContextMPad at level 2, MEM:1344.3M
[03/04 20:52:44    579s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1344.3M
[03/04 20:52:44    579s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.002, MEM:1344.3M
[03/04 20:52:44    579s] Initial padding reaches pin density 0.408 for top
[03/04 20:52:44    579s] InitPadU 0.501 -> 0.607 for top
[03/04 20:52:44    579s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1344.3M
[03/04 20:52:44    579s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.010, REAL:0.009, MEM:1344.3M
[03/04 20:52:44    579s] === lastAutoLevel = 9 
[03/04 20:52:45    579s] Init WL Bound For Global Placement... 
[03/04 20:52:45    579s] OPERPROF: Starting spInitNetWt at level 1, MEM:1344.3M
[03/04 20:52:45    579s] no activity file in design. spp won't run.
[03/04 20:52:45    579s] [spp] 0
[03/04 20:52:45    579s] [adp] 0:1:1:3
[03/04 20:52:45    579s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.050, REAL:0.047, MEM:1344.3M
[03/04 20:52:45    579s] Clock gating cells determined by native netlist tracing.
[03/04 20:52:45    579s] no activity file in design. spp won't run.
[03/04 20:52:45    579s] no activity file in design. spp won't run.
[03/04 20:52:45    579s] OPERPROF: Starting npMain at level 1, MEM:1344.3M
[03/04 20:52:46    579s] OPERPROF:   Starting npPlace at level 2, MEM:1370.5M
[03/04 20:52:46    580s] Iteration  1: Total net bbox = 1.624e+05 (7.67e+04 8.57e+04)
[03/04 20:52:46    580s]               Est.  stn bbox = 1.935e+05 (1.03e+05 9.09e+04)
[03/04 20:52:46    580s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1461.5M
[03/04 20:52:46    580s] Iteration  2: Total net bbox = 1.624e+05 (7.67e+04 8.57e+04)
[03/04 20:52:46    580s]               Est.  stn bbox = 1.935e+05 (1.03e+05 9.09e+04)
[03/04 20:52:46    580s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1462.5M
[03/04 20:52:46    580s] OPERPROF:     Starting InitSKP at level 3, MEM:1492.4M
[03/04 20:52:56    590s] *** Finished SKP initialization (cpu=0:00:10.0, real=0:00:10.0)***
[03/04 20:52:56    590s] OPERPROF:     Finished InitSKP at level 3, CPU:9.970, REAL:9.945, MEM:1637.6M
[03/04 20:52:57    591s] exp_mt_sequential is set from setPlaceMode option to 1
[03/04 20:52:57    591s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[03/04 20:52:57    591s] place_exp_mt_interval set to default 32
[03/04 20:52:57    591s] place_exp_mt_interval_bias (first half) set to default 0.750000
[03/04 20:53:10    604s] Iteration  3: Total net bbox = 1.669e+05 (6.76e+04 9.93e+04)
[03/04 20:53:10    604s]               Est.  stn bbox = 2.192e+05 (9.66e+04 1.23e+05)
[03/04 20:53:10    604s]               cpu = 0:00:24.3 real = 0:00:24.0 mem = 1671.9M
[03/04 20:53:57    650s] Iteration  4: Total net bbox = 2.816e+05 (1.02e+05 1.80e+05)
[03/04 20:53:57    650s]               Est.  stn bbox = 3.701e+05 (1.51e+05 2.19e+05)
[03/04 20:53:57    650s]               cpu = 0:00:46.4 real = 0:00:47.0 mem = 1748.6M
[03/04 20:53:57    650s] Iteration  5: Total net bbox = 2.816e+05 (1.02e+05 1.80e+05)
[03/04 20:53:57    650s]               Est.  stn bbox = 3.701e+05 (1.51e+05 2.19e+05)
[03/04 20:53:57    650s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1748.6M
[03/04 20:53:57    650s] OPERPROF:   Finished npPlace at level 2, CPU:70.890, REAL:70.828, MEM:1748.6M
[03/04 20:53:57    650s] OPERPROF: Finished npMain at level 1, CPU:71.240, REAL:72.178, MEM:1748.6M
[03/04 20:53:57    650s] OPERPROF: Starting npMain at level 1, MEM:1748.6M
[03/04 20:53:57    651s] OPERPROF:   Starting npPlace at level 2, MEM:1748.6M
[03/04 20:54:28    682s] Iteration  6: Total net bbox = 3.207e+05 (1.28e+05 1.93e+05)
[03/04 20:54:28    682s]               Est.  stn bbox = 4.498e+05 (1.95e+05 2.55e+05)
[03/04 20:54:28    682s]               cpu = 0:00:31.0 real = 0:00:31.0 mem = 1681.1M
[03/04 20:54:28    682s] OPERPROF:   Finished npPlace at level 2, CPU:31.080, REAL:31.081, MEM:1681.1M
[03/04 20:54:28    682s] OPERPROF: Finished npMain at level 1, CPU:31.540, REAL:31.540, MEM:1681.1M
[03/04 20:54:28    682s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1681.1M
[03/04 20:54:28    682s] Starting Early Global Route rough congestion estimation: mem = 1681.1M
[03/04 20:54:28    682s] (I)       Started Loading and Dumping File ( Curr Mem: 1681.09 MB )
[03/04 20:54:28    682s] (I)       Reading DB...
[03/04 20:54:28    682s] (I)       Read data from FE... (mem=1681.1M)
[03/04 20:54:28    682s] (I)       Read nodes and places... (mem=1681.1M)
[03/04 20:54:28    682s] (I)       Done Read nodes and places (cpu=0.040s, mem=1681.1M)
[03/04 20:54:28    682s] (I)       Read nets... (mem=1681.1M)
[03/04 20:54:28    682s] (I)       Done Read nets (cpu=0.080s, mem=1681.1M)
[03/04 20:54:28    682s] (I)       Done Read data from FE (cpu=0.120s, mem=1681.1M)
[03/04 20:54:28    682s] (I)       before initializing RouteDB syMemory usage = 1681.1 MB
[03/04 20:54:28    682s] (I)       Print mode             : 2
[03/04 20:54:28    682s] (I)       Stop if highly congested: false
[03/04 20:54:28    682s] (I)       Honor MSV route constraint: false
[03/04 20:54:28    682s] (I)       Maximum routing layer  : 127
[03/04 20:54:28    682s] (I)       Minimum routing layer  : 2
[03/04 20:54:28    682s] (I)       Supply scale factor H  : 1.00
[03/04 20:54:28    682s] (I)       Supply scale factor V  : 1.00
[03/04 20:54:28    682s] (I)       Tracks used by clock wire: 0
[03/04 20:54:28    682s] (I)       Reverse direction      : 
[03/04 20:54:28    682s] (I)       Honor partition pin guides: true
[03/04 20:54:28    682s] (I)       Route selected nets only: false
[03/04 20:54:28    682s] (I)       Route secondary PG pins: false
[03/04 20:54:28    682s] (I)       Second PG max fanout   : 2147483647
[03/04 20:54:28    682s] (I)       Assign partition pins  : false
[03/04 20:54:28    682s] (I)       Support large GCell    : true
[03/04 20:54:28    682s] (I)       Number of rows per GCell: 20
[03/04 20:54:28    682s] (I)       Max num rows per GCell : 32
[03/04 20:54:28    682s] (I)       Apply function for special wires: true
[03/04 20:54:28    682s] (I)       Layer by layer blockage reading: true
[03/04 20:54:28    682s] (I)       Offset calculation fix : true
[03/04 20:54:28    682s] (I)       Route stripe layer range: 
[03/04 20:54:28    682s] (I)       Honor partition fences : 
[03/04 20:54:28    682s] (I)       Honor partition pin    : 
[03/04 20:54:28    682s] (I)       Honor partition fences with feedthrough: 
[03/04 20:54:28    682s] (I)       Counted 20188 PG shapes. We will not process PG shapes layer by layer.
[03/04 20:54:28    682s] (I)       Use row-based GCell size
[03/04 20:54:28    682s] (I)       Use row-based GCell align
[03/04 20:54:28    682s] (I)       GCell unit size   : 3600
[03/04 20:54:28    682s] (I)       GCell multiplier  : 20
[03/04 20:54:28    682s] (I)       GCell row height  : 3600
[03/04 20:54:28    682s] (I)       Actual row height : 3600
[03/04 20:54:28    682s] (I)       GCell align ref   : 20000 20000
[03/04 20:54:28    682s] [NR-eGR] Track table information for default rule: 
[03/04 20:54:28    682s] [NR-eGR] M1 has no routable track
[03/04 20:54:28    682s] [NR-eGR] M2 has single uniform track structure
[03/04 20:54:28    682s] [NR-eGR] M3 has single uniform track structure
[03/04 20:54:28    682s] [NR-eGR] M4 has single uniform track structure
[03/04 20:54:28    682s] [NR-eGR] M5 has single uniform track structure
[03/04 20:54:28    682s] [NR-eGR] M6 has single uniform track structure
[03/04 20:54:28    682s] [NR-eGR] M7 has single uniform track structure
[03/04 20:54:28    682s] [NR-eGR] M8 has single uniform track structure
[03/04 20:54:28    682s] (I)       ===========================================================================
[03/04 20:54:28    682s] (I)       == Report All Rule Vias ==
[03/04 20:54:28    682s] (I)       ===========================================================================
[03/04 20:54:28    682s] (I)        Via Rule : (Default)
[03/04 20:54:28    682s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/04 20:54:28    682s] (I)       ---------------------------------------------------------------------------
[03/04 20:54:28    682s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/04 20:54:28    682s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/04 20:54:28    682s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/04 20:54:28    682s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/04 20:54:28    682s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/04 20:54:28    682s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/04 20:54:28    682s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/04 20:54:28    682s] (I)        8    0 : ---                         0 : ---                      
[03/04 20:54:28    682s] (I)       ===========================================================================
[03/04 20:54:28    682s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1681.09 MB )
[03/04 20:54:28    682s] [NR-eGR] Read 31666 PG shapes
[03/04 20:54:28    682s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1681.09 MB )
[03/04 20:54:28    682s] [NR-eGR] #Routing Blockages  : 0
[03/04 20:54:28    682s] [NR-eGR] #Instance Blockages : 0
[03/04 20:54:28    682s] [NR-eGR] #PG Blockages       : 31666
[03/04 20:54:28    682s] [NR-eGR] #Bump Blockages     : 0
[03/04 20:54:28    682s] [NR-eGR] #Boundary Blockages : 0
[03/04 20:54:28    682s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/04 20:54:28    682s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/04 20:54:28    682s] (I)       readDataFromPlaceDB
[03/04 20:54:28    682s] (I)       Read net information..
[03/04 20:54:29    682s] [NR-eGR] Read numTotalNets=33840  numIgnoredNets=0
[03/04 20:54:29    682s] (I)       Read testcase time = 0.010 seconds
[03/04 20:54:29    682s] 
[03/04 20:54:29    682s] (I)       early_global_route_priority property id does not exist.
[03/04 20:54:29    682s] (I)       Start initializing grid graph
[03/04 20:54:29    682s] (I)       End initializing grid graph
[03/04 20:54:29    682s] (I)       Model blockages into capacity
[03/04 20:54:29    682s] (I)       Read Num Blocks=31666  Num Prerouted Wires=0  Num CS=0
[03/04 20:54:29    682s] (I)       Started Modeling ( Curr Mem: 1681.09 MB )
[03/04 20:54:29    682s] (I)       Started Modeling Layer 1 ( Curr Mem: 1681.09 MB )
[03/04 20:54:29    682s] (I)       Started Modeling Layer 2 ( Curr Mem: 1681.09 MB )
[03/04 20:54:29    682s] (I)       Layer 1 (V) : #blockages 13024 : #preroutes 0
[03/04 20:54:29    682s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1681.09 MB )
[03/04 20:54:29    682s] (I)       Started Modeling Layer 3 ( Curr Mem: 1681.09 MB )
[03/04 20:54:29    682s] (I)       Layer 2 (H) : #blockages 12400 : #preroutes 0
[03/04 20:54:29    682s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1681.09 MB )
[03/04 20:54:29    682s] (I)       Started Modeling Layer 4 ( Curr Mem: 1681.09 MB )
[03/04 20:54:29    682s] (I)       Layer 3 (V) : #blockages 6242 : #preroutes 0
[03/04 20:54:29    682s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1681.09 MB )
[03/04 20:54:29    682s] (I)       Started Modeling Layer 5 ( Curr Mem: 1681.09 MB )
[03/04 20:54:29    682s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/04 20:54:29    682s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1681.09 MB )
[03/04 20:54:29    682s] (I)       Started Modeling Layer 6 ( Curr Mem: 1681.09 MB )
[03/04 20:54:29    682s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/04 20:54:29    682s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1681.09 MB )
[03/04 20:54:29    682s] (I)       Started Modeling Layer 7 ( Curr Mem: 1681.09 MB )
[03/04 20:54:29    682s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/04 20:54:29    682s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1681.09 MB )
[03/04 20:54:29    682s] (I)       Started Modeling Layer 8 ( Curr Mem: 1681.09 MB )
[03/04 20:54:29    682s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/04 20:54:29    682s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1681.09 MB )
[03/04 20:54:29    682s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1681.09 MB )
[03/04 20:54:29    682s] (I)       -- layer congestion ratio --
[03/04 20:54:29    682s] (I)       Layer 1 : 0.100000
[03/04 20:54:29    682s] (I)       Layer 2 : 0.700000
[03/04 20:54:29    682s] (I)       Layer 3 : 0.700000
[03/04 20:54:29    682s] (I)       Layer 4 : 0.700000
[03/04 20:54:29    682s] (I)       Layer 5 : 0.700000
[03/04 20:54:29    682s] (I)       Layer 6 : 0.700000
[03/04 20:54:29    682s] (I)       Layer 7 : 0.700000
[03/04 20:54:29    682s] (I)       Layer 8 : 0.700000
[03/04 20:54:29    682s] (I)       ----------------------------
[03/04 20:54:29    682s] (I)       Number of ignored nets = 0
[03/04 20:54:29    682s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/04 20:54:29    682s] (I)       Number of clock nets = 1.  Ignored: No
[03/04 20:54:29    682s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/04 20:54:29    682s] (I)       Number of special nets = 0.  Ignored: Yes
[03/04 20:54:29    682s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/04 20:54:29    682s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/04 20:54:29    682s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/04 20:54:29    682s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/04 20:54:29    682s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/04 20:54:29    682s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/04 20:54:29    682s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1681.1 MB
[03/04 20:54:29    682s] (I)       Ndr track 0 does not exist
[03/04 20:54:29    682s] (I)       Layer1  viaCost=300.00
[03/04 20:54:29    682s] (I)       Layer2  viaCost=100.00
[03/04 20:54:29    682s] (I)       Layer3  viaCost=100.00
[03/04 20:54:29    682s] (I)       Layer4  viaCost=100.00
[03/04 20:54:29    682s] (I)       Layer5  viaCost=100.00
[03/04 20:54:29    682s] (I)       Layer6  viaCost=200.00
[03/04 20:54:29    682s] (I)       Layer7  viaCost=100.00
[03/04 20:54:29    682s] (I)       ---------------------Grid Graph Info--------------------
[03/04 20:54:29    682s] (I)       Routing area        : (0, 0) - (1144800, 1138000)
[03/04 20:54:29    682s] (I)       Core area           : (20000, 20000) - (1124800, 1118000)
[03/04 20:54:29    682s] (I)       Site width          :   400  (dbu)
[03/04 20:54:29    682s] (I)       Row height          :  3600  (dbu)
[03/04 20:54:29    682s] (I)       GCell row height    :  3600  (dbu)
[03/04 20:54:29    682s] (I)       GCell width         : 72000  (dbu)
[03/04 20:54:29    682s] (I)       GCell height        : 72000  (dbu)
[03/04 20:54:29    682s] (I)       Grid                :    16    16     8
[03/04 20:54:29    682s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/04 20:54:29    682s] (I)       Vertical capacity   :     0 72000     0 72000     0 72000     0 72000
[03/04 20:54:29    682s] (I)       Horizontal capacity :     0     0 72000     0 72000     0 72000     0
[03/04 20:54:29    682s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/04 20:54:29    682s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/04 20:54:29    682s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/04 20:54:29    682s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/04 20:54:29    682s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/04 20:54:29    682s] (I)       Num tracks per GCell: 200.00 180.00 180.00 180.00 180.00 180.00 45.00 45.00
[03/04 20:54:29    682s] (I)       Total num of tracks :     0  2862  2844  2862  2844  2862   711   715
[03/04 20:54:29    682s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/04 20:54:29    682s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/04 20:54:29    682s] (I)       --------------------------------------------------------
[03/04 20:54:29    682s] 
[03/04 20:54:29    682s] [NR-eGR] ============ Routing rule table ============
[03/04 20:54:29    682s] [NR-eGR] Rule id: 0  Nets: 33840 
[03/04 20:54:29    682s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/04 20:54:29    682s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/04 20:54:29    682s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/04 20:54:29    682s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/04 20:54:29    682s] [NR-eGR] ========================================
[03/04 20:54:29    682s] [NR-eGR] 
[03/04 20:54:29    682s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/04 20:54:29    682s] (I)       blocked tracks on layer2 : = 9132 / 45792 (19.94%)
[03/04 20:54:29    682s] (I)       blocked tracks on layer3 : = 15968 / 45504 (35.09%)
[03/04 20:54:29    682s] (I)       blocked tracks on layer4 : = 9920 / 45792 (21.66%)
[03/04 20:54:29    682s] (I)       blocked tracks on layer5 : = 0 / 45504 (0.00%)
[03/04 20:54:29    682s] (I)       blocked tracks on layer6 : = 0 / 45792 (0.00%)
[03/04 20:54:29    682s] (I)       blocked tracks on layer7 : = 0 / 11376 (0.00%)
[03/04 20:54:29    682s] (I)       blocked tracks on layer8 : = 0 / 11440 (0.00%)
[03/04 20:54:29    682s] (I)       After initializing earlyGlobalRoute syMemory usage = 1681.1 MB
[03/04 20:54:29    682s] (I)       Finished Loading and Dumping File ( CPU: 0.17 sec, Real: 0.16 sec, Curr Mem: 1681.09 MB )
[03/04 20:54:29    682s] (I)       ============= Initialization =============
[03/04 20:54:29    682s] (I)       numLocalWires=154191  numGlobalNetBranches=35969  numLocalNetBranches=41371
[03/04 20:54:29    682s] (I)       totalPins=120878  totalGlobalPin=16006 (13.24%)
[03/04 20:54:29    682s] (I)       Started Build MST ( Curr Mem: 1681.09 MB )
[03/04 20:54:29    682s] (I)       Generate topology with single threads
[03/04 20:54:29    682s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1681.09 MB )
[03/04 20:54:29    682s] (I)       total 2D Cap : 234865 = (99692 H, 135173 V)
[03/04 20:54:29    682s] (I)       ============  Phase 1a Route ============
[03/04 20:54:29    682s] (I)       Started Phase 1a ( Curr Mem: 1681.09 MB )
[03/04 20:54:29    682s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1681.09 MB )
[03/04 20:54:29    682s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1681.09 MB )
[03/04 20:54:29    682s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/04 20:54:29    682s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1681.09 MB )
[03/04 20:54:29    682s] (I)       Usage: 11344 = (4780 H, 6564 V) = (4.79% H, 4.86% V) = (1.721e+05um H, 2.363e+05um V)
[03/04 20:54:29    682s] (I)       
[03/04 20:54:29    682s] (I)       ============  Phase 1b Route ============
[03/04 20:54:29    682s] (I)       Usage: 11344 = (4780 H, 6564 V) = (4.79% H, 4.86% V) = (1.721e+05um H, 2.363e+05um V)
[03/04 20:54:29    682s] (I)       
[03/04 20:54:29    682s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[03/04 20:54:29    682s] 
[03/04 20:54:29    682s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/04 20:54:29    682s] Finished Early Global Route rough congestion estimation: mem = 1681.1M
[03/04 20:54:29    682s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.200, REAL:0.201, MEM:1681.1M
[03/04 20:54:29    682s] earlyGlobalRoute rough estimation gcell size 20 row height
[03/04 20:54:29    682s] OPERPROF: Starting CDPad at level 1, MEM:1681.1M
[03/04 20:54:29    682s] CDPadU 0.607 -> 0.607. R=0.501, N=32134, GS=36.000
[03/04 20:54:29    682s] OPERPROF: Finished CDPad at level 1, CPU:0.120, REAL:0.121, MEM:1681.1M
[03/04 20:54:29    682s] OPERPROF: Starting npMain at level 1, MEM:1681.1M
[03/04 20:54:29    683s] OPERPROF:   Starting npPlace at level 2, MEM:1681.1M
[03/04 20:54:29    683s] OPERPROF:   Finished npPlace at level 2, CPU:0.290, REAL:0.289, MEM:1679.9M
[03/04 20:54:29    683s] OPERPROF: Finished npMain at level 1, CPU:0.730, REAL:0.727, MEM:1679.9M
[03/04 20:54:29    683s] Global placement CDP skipped at cutLevel 7.
[03/04 20:54:29    683s] Iteration  7: Total net bbox = 3.461e+05 (1.52e+05 1.94e+05)
[03/04 20:54:29    683s]               Est.  stn bbox = 4.747e+05 (2.19e+05 2.56e+05)
[03/04 20:54:29    683s]               cpu = 0:00:01.1 real = 0:00:01.0 mem = 1679.9M
[03/04 20:54:29    683s] Iteration  8: Total net bbox = 3.461e+05 (1.52e+05 1.94e+05)
[03/04 20:54:29    683s]               Est.  stn bbox = 4.747e+05 (2.19e+05 2.56e+05)
[03/04 20:54:29    683s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1679.9M
[03/04 20:54:30    683s] OPERPROF: Starting npMain at level 1, MEM:1679.9M
[03/04 20:54:30    684s] OPERPROF:   Starting npPlace at level 2, MEM:1679.9M
[03/04 20:55:00    713s] OPERPROF:   Finished npPlace at level 2, CPU:29.690, REAL:29.694, MEM:1670.3M
[03/04 20:55:00    713s] OPERPROF: Finished npMain at level 1, CPU:30.150, REAL:30.152, MEM:1670.3M
[03/04 20:55:00    713s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1670.3M
[03/04 20:55:00    713s] Starting Early Global Route rough congestion estimation: mem = 1670.3M
[03/04 20:55:00    713s] (I)       Started Loading and Dumping File ( Curr Mem: 1670.33 MB )
[03/04 20:55:00    713s] (I)       Reading DB...
[03/04 20:55:00    713s] (I)       Read data from FE... (mem=1670.3M)
[03/04 20:55:00    713s] (I)       Read nodes and places... (mem=1670.3M)
[03/04 20:55:00    713s] (I)       Done Read nodes and places (cpu=0.030s, mem=1670.3M)
[03/04 20:55:00    713s] (I)       Read nets... (mem=1670.3M)
[03/04 20:55:00    713s] (I)       Done Read nets (cpu=0.090s, mem=1670.3M)
[03/04 20:55:00    713s] (I)       Done Read data from FE (cpu=0.120s, mem=1670.3M)
[03/04 20:55:00    713s] (I)       before initializing RouteDB syMemory usage = 1670.3 MB
[03/04 20:55:00    713s] (I)       Print mode             : 2
[03/04 20:55:00    713s] (I)       Stop if highly congested: false
[03/04 20:55:00    713s] (I)       Honor MSV route constraint: false
[03/04 20:55:00    713s] (I)       Maximum routing layer  : 127
[03/04 20:55:00    713s] (I)       Minimum routing layer  : 2
[03/04 20:55:00    713s] (I)       Supply scale factor H  : 1.00
[03/04 20:55:00    713s] (I)       Supply scale factor V  : 1.00
[03/04 20:55:00    713s] (I)       Tracks used by clock wire: 0
[03/04 20:55:00    713s] (I)       Reverse direction      : 
[03/04 20:55:00    713s] (I)       Honor partition pin guides: true
[03/04 20:55:00    713s] (I)       Route selected nets only: false
[03/04 20:55:00    713s] (I)       Route secondary PG pins: false
[03/04 20:55:00    713s] (I)       Second PG max fanout   : 2147483647
[03/04 20:55:00    713s] (I)       Assign partition pins  : false
[03/04 20:55:00    713s] (I)       Support large GCell    : true
[03/04 20:55:00    713s] (I)       Number of rows per GCell: 10
[03/04 20:55:00    713s] (I)       Max num rows per GCell : 32
[03/04 20:55:00    713s] (I)       Apply function for special wires: true
[03/04 20:55:00    713s] (I)       Layer by layer blockage reading: true
[03/04 20:55:00    713s] (I)       Offset calculation fix : true
[03/04 20:55:00    713s] (I)       Route stripe layer range: 
[03/04 20:55:00    713s] (I)       Honor partition fences : 
[03/04 20:55:00    713s] (I)       Honor partition pin    : 
[03/04 20:55:00    713s] (I)       Honor partition fences with feedthrough: 
[03/04 20:55:00    713s] (I)       Counted 20188 PG shapes. We will not process PG shapes layer by layer.
[03/04 20:55:00    713s] (I)       Use row-based GCell size
[03/04 20:55:00    713s] (I)       Use row-based GCell align
[03/04 20:55:00    713s] (I)       GCell unit size   : 3600
[03/04 20:55:00    713s] (I)       GCell multiplier  : 10
[03/04 20:55:00    713s] (I)       GCell row height  : 3600
[03/04 20:55:00    713s] (I)       Actual row height : 3600
[03/04 20:55:00    713s] (I)       GCell align ref   : 20000 20000
[03/04 20:55:00    713s] [NR-eGR] Track table information for default rule: 
[03/04 20:55:00    713s] [NR-eGR] M1 has no routable track
[03/04 20:55:00    713s] [NR-eGR] M2 has single uniform track structure
[03/04 20:55:00    713s] [NR-eGR] M3 has single uniform track structure
[03/04 20:55:00    713s] [NR-eGR] M4 has single uniform track structure
[03/04 20:55:00    713s] [NR-eGR] M5 has single uniform track structure
[03/04 20:55:00    713s] [NR-eGR] M6 has single uniform track structure
[03/04 20:55:00    713s] [NR-eGR] M7 has single uniform track structure
[03/04 20:55:00    713s] [NR-eGR] M8 has single uniform track structure
[03/04 20:55:00    713s] (I)       ===========================================================================
[03/04 20:55:00    713s] (I)       == Report All Rule Vias ==
[03/04 20:55:00    713s] (I)       ===========================================================================
[03/04 20:55:00    713s] (I)        Via Rule : (Default)
[03/04 20:55:00    713s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/04 20:55:00    713s] (I)       ---------------------------------------------------------------------------
[03/04 20:55:00    713s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/04 20:55:00    713s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/04 20:55:00    713s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/04 20:55:00    713s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/04 20:55:00    713s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/04 20:55:00    713s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/04 20:55:00    713s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/04 20:55:00    713s] (I)        8    0 : ---                         0 : ---                      
[03/04 20:55:00    713s] (I)       ===========================================================================
[03/04 20:55:00    713s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1670.33 MB )
[03/04 20:55:00    713s] [NR-eGR] Read 31666 PG shapes
[03/04 20:55:00    713s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1670.33 MB )
[03/04 20:55:00    713s] [NR-eGR] #Routing Blockages  : 0
[03/04 20:55:00    713s] [NR-eGR] #Instance Blockages : 0
[03/04 20:55:00    713s] [NR-eGR] #PG Blockages       : 31666
[03/04 20:55:00    713s] [NR-eGR] #Bump Blockages     : 0
[03/04 20:55:00    713s] [NR-eGR] #Boundary Blockages : 0
[03/04 20:55:00    713s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/04 20:55:00    713s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/04 20:55:00    713s] (I)       readDataFromPlaceDB
[03/04 20:55:00    713s] (I)       Read net information..
[03/04 20:55:00    713s] [NR-eGR] Read numTotalNets=33840  numIgnoredNets=0
[03/04 20:55:00    713s] (I)       Read testcase time = 0.020 seconds
[03/04 20:55:00    713s] 
[03/04 20:55:00    713s] (I)       early_global_route_priority property id does not exist.
[03/04 20:55:00    713s] (I)       Start initializing grid graph
[03/04 20:55:00    713s] (I)       End initializing grid graph
[03/04 20:55:00    713s] (I)       Model blockages into capacity
[03/04 20:55:00    713s] (I)       Read Num Blocks=31666  Num Prerouted Wires=0  Num CS=0
[03/04 20:55:00    713s] (I)       Started Modeling ( Curr Mem: 1670.33 MB )
[03/04 20:55:00    713s] (I)       Started Modeling Layer 1 ( Curr Mem: 1670.33 MB )
[03/04 20:55:00    713s] (I)       Started Modeling Layer 2 ( Curr Mem: 1670.33 MB )
[03/04 20:55:00    713s] (I)       Layer 1 (V) : #blockages 13024 : #preroutes 0
[03/04 20:55:00    713s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1670.33 MB )
[03/04 20:55:00    713s] (I)       Started Modeling Layer 3 ( Curr Mem: 1670.33 MB )
[03/04 20:55:00    713s] (I)       Layer 2 (H) : #blockages 12400 : #preroutes 0
[03/04 20:55:00    713s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1670.33 MB )
[03/04 20:55:00    713s] (I)       Started Modeling Layer 4 ( Curr Mem: 1670.33 MB )
[03/04 20:55:00    713s] (I)       Layer 3 (V) : #blockages 6242 : #preroutes 0
[03/04 20:55:00    713s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1670.33 MB )
[03/04 20:55:00    713s] (I)       Started Modeling Layer 5 ( Curr Mem: 1670.33 MB )
[03/04 20:55:00    713s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/04 20:55:00    713s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1670.33 MB )
[03/04 20:55:00    713s] (I)       Started Modeling Layer 6 ( Curr Mem: 1670.33 MB )
[03/04 20:55:00    713s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/04 20:55:00    713s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1670.33 MB )
[03/04 20:55:00    713s] (I)       Started Modeling Layer 7 ( Curr Mem: 1670.33 MB )
[03/04 20:55:00    713s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/04 20:55:00    713s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1670.33 MB )
[03/04 20:55:00    713s] (I)       Started Modeling Layer 8 ( Curr Mem: 1670.33 MB )
[03/04 20:55:00    713s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/04 20:55:00    713s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1670.33 MB )
[03/04 20:55:00    713s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1670.33 MB )
[03/04 20:55:00    713s] (I)       -- layer congestion ratio --
[03/04 20:55:00    713s] (I)       Layer 1 : 0.100000
[03/04 20:55:00    713s] (I)       Layer 2 : 0.700000
[03/04 20:55:00    713s] (I)       Layer 3 : 0.700000
[03/04 20:55:00    713s] (I)       Layer 4 : 0.700000
[03/04 20:55:00    713s] (I)       Layer 5 : 0.700000
[03/04 20:55:00    713s] (I)       Layer 6 : 0.700000
[03/04 20:55:00    713s] (I)       Layer 7 : 0.700000
[03/04 20:55:00    713s] (I)       Layer 8 : 0.700000
[03/04 20:55:00    713s] (I)       ----------------------------
[03/04 20:55:00    713s] (I)       Number of ignored nets = 0
[03/04 20:55:00    713s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/04 20:55:00    713s] (I)       Number of clock nets = 1.  Ignored: No
[03/04 20:55:00    713s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/04 20:55:00    713s] (I)       Number of special nets = 0.  Ignored: Yes
[03/04 20:55:00    713s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/04 20:55:00    713s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/04 20:55:00    713s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/04 20:55:00    713s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/04 20:55:00    713s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/04 20:55:00    713s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/04 20:55:00    713s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1670.3 MB
[03/04 20:55:00    713s] (I)       Ndr track 0 does not exist
[03/04 20:55:00    713s] (I)       Layer1  viaCost=300.00
[03/04 20:55:00    713s] (I)       Layer2  viaCost=100.00
[03/04 20:55:00    713s] (I)       Layer3  viaCost=100.00
[03/04 20:55:00    713s] (I)       Layer4  viaCost=100.00
[03/04 20:55:00    713s] (I)       Layer5  viaCost=100.00
[03/04 20:55:00    713s] (I)       Layer6  viaCost=200.00
[03/04 20:55:00    713s] (I)       Layer7  viaCost=100.00
[03/04 20:55:00    713s] (I)       ---------------------Grid Graph Info--------------------
[03/04 20:55:00    713s] (I)       Routing area        : (0, 0) - (1144800, 1138000)
[03/04 20:55:00    713s] (I)       Core area           : (20000, 20000) - (1124800, 1118000)
[03/04 20:55:00    713s] (I)       Site width          :   400  (dbu)
[03/04 20:55:00    713s] (I)       Row height          :  3600  (dbu)
[03/04 20:55:00    713s] (I)       GCell row height    :  3600  (dbu)
[03/04 20:55:00    713s] (I)       GCell width         : 36000  (dbu)
[03/04 20:55:00    713s] (I)       GCell height        : 36000  (dbu)
[03/04 20:55:00    713s] (I)       Grid                :    32    32     8
[03/04 20:55:00    713s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/04 20:55:00    713s] (I)       Vertical capacity   :     0 36000     0 36000     0 36000     0 36000
[03/04 20:55:00    713s] (I)       Horizontal capacity :     0     0 36000     0 36000     0 36000     0
[03/04 20:55:00    713s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/04 20:55:00    713s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/04 20:55:00    713s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/04 20:55:00    713s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/04 20:55:00    713s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/04 20:55:00    713s] (I)       Num tracks per GCell: 100.00 90.00 90.00 90.00 90.00 90.00 22.50 22.50
[03/04 20:55:00    713s] (I)       Total num of tracks :     0  2862  2844  2862  2844  2862   711   715
[03/04 20:55:00    713s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/04 20:55:00    713s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/04 20:55:00    713s] (I)       --------------------------------------------------------
[03/04 20:55:00    713s] 
[03/04 20:55:00    713s] [NR-eGR] ============ Routing rule table ============
[03/04 20:55:00    713s] [NR-eGR] Rule id: 0  Nets: 33840 
[03/04 20:55:00    713s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/04 20:55:00    713s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/04 20:55:00    713s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/04 20:55:00    713s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/04 20:55:00    713s] [NR-eGR] ========================================
[03/04 20:55:00    713s] [NR-eGR] 
[03/04 20:55:00    713s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/04 20:55:00    713s] (I)       blocked tracks on layer2 : = 17964 / 91584 (19.61%)
[03/04 20:55:00    713s] (I)       blocked tracks on layer3 : = 21956 / 91008 (24.13%)
[03/04 20:55:00    713s] (I)       blocked tracks on layer4 : = 19840 / 91584 (21.66%)
[03/04 20:55:00    713s] (I)       blocked tracks on layer5 : = 0 / 91008 (0.00%)
[03/04 20:55:00    713s] (I)       blocked tracks on layer6 : = 0 / 91584 (0.00%)
[03/04 20:55:00    713s] (I)       blocked tracks on layer7 : = 0 / 22752 (0.00%)
[03/04 20:55:00    713s] (I)       blocked tracks on layer8 : = 0 / 22880 (0.00%)
[03/04 20:55:00    713s] (I)       After initializing earlyGlobalRoute syMemory usage = 1670.3 MB
[03/04 20:55:00    713s] (I)       Finished Loading and Dumping File ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 1670.33 MB )
[03/04 20:55:00    713s] (I)       ============= Initialization =============
[03/04 20:55:00    713s] (I)       numLocalWires=130243  numGlobalNetBranches=34472  numLocalNetBranches=30890
[03/04 20:55:00    713s] (I)       totalPins=120878  totalGlobalPin=32400 (26.80%)
[03/04 20:55:00    713s] (I)       Started Build MST ( Curr Mem: 1670.33 MB )
[03/04 20:55:00    713s] (I)       Generate topology with single threads
[03/04 20:55:00    713s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1670.33 MB )
[03/04 20:55:00    713s] (I)       total 2D Cap : 469580 = (199426 H, 270154 V)
[03/04 20:55:00    713s] (I)       ============  Phase 1a Route ============
[03/04 20:55:00    713s] (I)       Started Phase 1a ( Curr Mem: 1670.33 MB )
[03/04 20:55:00    713s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1670.33 MB )
[03/04 20:55:00    713s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1670.33 MB )
[03/04 20:55:00    713s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/04 20:55:00    713s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1670.33 MB )
[03/04 20:55:00    713s] (I)       Usage: 27632 = (12590 H, 15042 V) = (6.31% H, 5.57% V) = (2.266e+05um H, 2.708e+05um V)
[03/04 20:55:00    713s] (I)       
[03/04 20:55:00    714s] (I)       ============  Phase 1b Route ============
[03/04 20:55:00    714s] (I)       Usage: 27632 = (12590 H, 15042 V) = (6.31% H, 5.57% V) = (2.266e+05um H, 2.708e+05um V)
[03/04 20:55:00    714s] (I)       
[03/04 20:55:00    714s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[03/04 20:55:00    714s] 
[03/04 20:55:00    714s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/04 20:55:00    714s] Finished Early Global Route rough congestion estimation: mem = 1670.3M
[03/04 20:55:00    714s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.220, REAL:0.216, MEM:1670.3M
[03/04 20:55:00    714s] earlyGlobalRoute rough estimation gcell size 10 row height
[03/04 20:55:00    714s] OPERPROF: Starting CDPad at level 1, MEM:1670.3M
[03/04 20:55:00    714s] CDPadU 0.607 -> 0.607. R=0.501, N=32134, GS=18.000
[03/04 20:55:00    714s] OPERPROF: Finished CDPad at level 1, CPU:0.140, REAL:0.137, MEM:1670.3M
[03/04 20:55:00    714s] OPERPROF: Starting npMain at level 1, MEM:1670.3M
[03/04 20:55:00    714s] OPERPROF:   Starting npPlace at level 2, MEM:1670.3M
[03/04 20:55:01    714s] OPERPROF:   Finished npPlace at level 2, CPU:0.320, REAL:0.312, MEM:1666.3M
[03/04 20:55:01    714s] OPERPROF: Finished npMain at level 1, CPU:0.790, REAL:0.794, MEM:1666.3M
[03/04 20:55:01    714s] Global placement CDP skipped at cutLevel 9.
[03/04 20:55:01    714s] Iteration  9: Total net bbox = 3.819e+05 (1.71e+05 2.11e+05)
[03/04 20:55:01    714s]               Est.  stn bbox = 5.266e+05 (2.44e+05 2.83e+05)
[03/04 20:55:01    714s]               cpu = 0:00:31.4 real = 0:00:32.0 mem = 1666.3M
[03/04 20:55:01    715s] Iteration 10: Total net bbox = 3.819e+05 (1.71e+05 2.11e+05)
[03/04 20:55:01    715s]               Est.  stn bbox = 5.266e+05 (2.44e+05 2.83e+05)
[03/04 20:55:01    715s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1666.3M
[03/04 20:55:01    715s] OPERPROF: Starting npMain at level 1, MEM:1666.3M
[03/04 20:55:01    715s] OPERPROF:   Starting npPlace at level 2, MEM:1666.3M
[03/04 20:55:26    739s] OPERPROF:   Finished npPlace at level 2, CPU:24.430, REAL:24.427, MEM:1669.6M
[03/04 20:55:26    739s] OPERPROF: Finished npMain at level 1, CPU:24.910, REAL:24.899, MEM:1669.6M
[03/04 20:55:26    739s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1669.6M
[03/04 20:55:26    739s] Starting Early Global Route rough congestion estimation: mem = 1669.6M
[03/04 20:55:26    739s] (I)       Started Loading and Dumping File ( Curr Mem: 1669.57 MB )
[03/04 20:55:26    739s] (I)       Reading DB...
[03/04 20:55:26    739s] (I)       Read data from FE... (mem=1669.6M)
[03/04 20:55:26    739s] (I)       Read nodes and places... (mem=1669.6M)
[03/04 20:55:26    740s] (I)       Done Read nodes and places (cpu=0.030s, mem=1669.6M)
[03/04 20:55:26    740s] (I)       Read nets... (mem=1669.6M)
[03/04 20:55:26    740s] (I)       Done Read nets (cpu=0.080s, mem=1669.6M)
[03/04 20:55:26    740s] (I)       Done Read data from FE (cpu=0.110s, mem=1669.6M)
[03/04 20:55:26    740s] (I)       before initializing RouteDB syMemory usage = 1669.6 MB
[03/04 20:55:26    740s] (I)       Print mode             : 2
[03/04 20:55:26    740s] (I)       Stop if highly congested: false
[03/04 20:55:26    740s] (I)       Honor MSV route constraint: false
[03/04 20:55:26    740s] (I)       Maximum routing layer  : 127
[03/04 20:55:26    740s] (I)       Minimum routing layer  : 2
[03/04 20:55:26    740s] (I)       Supply scale factor H  : 1.00
[03/04 20:55:26    740s] (I)       Supply scale factor V  : 1.00
[03/04 20:55:26    740s] (I)       Tracks used by clock wire: 0
[03/04 20:55:26    740s] (I)       Reverse direction      : 
[03/04 20:55:26    740s] (I)       Honor partition pin guides: true
[03/04 20:55:26    740s] (I)       Route selected nets only: false
[03/04 20:55:26    740s] (I)       Route secondary PG pins: false
[03/04 20:55:26    740s] (I)       Second PG max fanout   : 2147483647
[03/04 20:55:26    740s] (I)       Assign partition pins  : false
[03/04 20:55:26    740s] (I)       Support large GCell    : true
[03/04 20:55:26    740s] (I)       Number of rows per GCell: 5
[03/04 20:55:26    740s] (I)       Max num rows per GCell : 32
[03/04 20:55:26    740s] (I)       Apply function for special wires: true
[03/04 20:55:26    740s] (I)       Layer by layer blockage reading: true
[03/04 20:55:26    740s] (I)       Offset calculation fix : true
[03/04 20:55:26    740s] (I)       Route stripe layer range: 
[03/04 20:55:26    740s] (I)       Honor partition fences : 
[03/04 20:55:26    740s] (I)       Honor partition pin    : 
[03/04 20:55:26    740s] (I)       Honor partition fences with feedthrough: 
[03/04 20:55:26    740s] (I)       Counted 20188 PG shapes. We will not process PG shapes layer by layer.
[03/04 20:55:26    740s] (I)       Use row-based GCell size
[03/04 20:55:26    740s] (I)       Use row-based GCell align
[03/04 20:55:26    740s] (I)       GCell unit size   : 3600
[03/04 20:55:26    740s] (I)       GCell multiplier  : 5
[03/04 20:55:26    740s] (I)       GCell row height  : 3600
[03/04 20:55:26    740s] (I)       Actual row height : 3600
[03/04 20:55:26    740s] (I)       GCell align ref   : 20000 20000
[03/04 20:55:26    740s] [NR-eGR] Track table information for default rule: 
[03/04 20:55:26    740s] [NR-eGR] M1 has no routable track
[03/04 20:55:26    740s] [NR-eGR] M2 has single uniform track structure
[03/04 20:55:26    740s] [NR-eGR] M3 has single uniform track structure
[03/04 20:55:26    740s] [NR-eGR] M4 has single uniform track structure
[03/04 20:55:26    740s] [NR-eGR] M5 has single uniform track structure
[03/04 20:55:26    740s] [NR-eGR] M6 has single uniform track structure
[03/04 20:55:26    740s] [NR-eGR] M7 has single uniform track structure
[03/04 20:55:26    740s] [NR-eGR] M8 has single uniform track structure
[03/04 20:55:26    740s] (I)       ===========================================================================
[03/04 20:55:26    740s] (I)       == Report All Rule Vias ==
[03/04 20:55:26    740s] (I)       ===========================================================================
[03/04 20:55:26    740s] (I)        Via Rule : (Default)
[03/04 20:55:26    740s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/04 20:55:26    740s] (I)       ---------------------------------------------------------------------------
[03/04 20:55:26    740s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/04 20:55:26    740s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/04 20:55:26    740s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/04 20:55:26    740s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/04 20:55:26    740s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/04 20:55:26    740s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/04 20:55:26    740s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/04 20:55:26    740s] (I)        8    0 : ---                         0 : ---                      
[03/04 20:55:26    740s] (I)       ===========================================================================
[03/04 20:55:26    740s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1669.57 MB )
[03/04 20:55:26    740s] [NR-eGR] Read 31666 PG shapes
[03/04 20:55:26    740s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1669.57 MB )
[03/04 20:55:26    740s] [NR-eGR] #Routing Blockages  : 0
[03/04 20:55:26    740s] [NR-eGR] #Instance Blockages : 0
[03/04 20:55:26    740s] [NR-eGR] #PG Blockages       : 31666
[03/04 20:55:26    740s] [NR-eGR] #Bump Blockages     : 0
[03/04 20:55:26    740s] [NR-eGR] #Boundary Blockages : 0
[03/04 20:55:26    740s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/04 20:55:26    740s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/04 20:55:26    740s] (I)       readDataFromPlaceDB
[03/04 20:55:26    740s] (I)       Read net information..
[03/04 20:55:26    740s] [NR-eGR] Read numTotalNets=33840  numIgnoredNets=0
[03/04 20:55:26    740s] (I)       Read testcase time = 0.010 seconds
[03/04 20:55:26    740s] 
[03/04 20:55:26    740s] (I)       early_global_route_priority property id does not exist.
[03/04 20:55:26    740s] (I)       Start initializing grid graph
[03/04 20:55:26    740s] (I)       End initializing grid graph
[03/04 20:55:26    740s] (I)       Model blockages into capacity
[03/04 20:55:26    740s] (I)       Read Num Blocks=31666  Num Prerouted Wires=0  Num CS=0
[03/04 20:55:26    740s] (I)       Started Modeling ( Curr Mem: 1669.57 MB )
[03/04 20:55:26    740s] (I)       Started Modeling Layer 1 ( Curr Mem: 1669.57 MB )
[03/04 20:55:26    740s] (I)       Started Modeling Layer 2 ( Curr Mem: 1669.57 MB )
[03/04 20:55:26    740s] (I)       Layer 1 (V) : #blockages 13024 : #preroutes 0
[03/04 20:55:26    740s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1669.57 MB )
[03/04 20:55:26    740s] (I)       Started Modeling Layer 3 ( Curr Mem: 1669.57 MB )
[03/04 20:55:26    740s] (I)       Layer 2 (H) : #blockages 12400 : #preroutes 0
[03/04 20:55:26    740s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1669.57 MB )
[03/04 20:55:26    740s] (I)       Started Modeling Layer 4 ( Curr Mem: 1669.57 MB )
[03/04 20:55:26    740s] (I)       Layer 3 (V) : #blockages 6242 : #preroutes 0
[03/04 20:55:26    740s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1669.57 MB )
[03/04 20:55:26    740s] (I)       Started Modeling Layer 5 ( Curr Mem: 1669.57 MB )
[03/04 20:55:26    740s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/04 20:55:26    740s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1669.57 MB )
[03/04 20:55:26    740s] (I)       Started Modeling Layer 6 ( Curr Mem: 1669.57 MB )
[03/04 20:55:26    740s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/04 20:55:26    740s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1669.57 MB )
[03/04 20:55:26    740s] (I)       Started Modeling Layer 7 ( Curr Mem: 1669.57 MB )
[03/04 20:55:26    740s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/04 20:55:26    740s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1669.57 MB )
[03/04 20:55:26    740s] (I)       Started Modeling Layer 8 ( Curr Mem: 1669.57 MB )
[03/04 20:55:26    740s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/04 20:55:26    740s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1669.57 MB )
[03/04 20:55:26    740s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1669.57 MB )
[03/04 20:55:26    740s] (I)       -- layer congestion ratio --
[03/04 20:55:26    740s] (I)       Layer 1 : 0.100000
[03/04 20:55:26    740s] (I)       Layer 2 : 0.700000
[03/04 20:55:26    740s] (I)       Layer 3 : 0.700000
[03/04 20:55:26    740s] (I)       Layer 4 : 0.700000
[03/04 20:55:26    740s] (I)       Layer 5 : 0.700000
[03/04 20:55:26    740s] (I)       Layer 6 : 0.700000
[03/04 20:55:26    740s] (I)       Layer 7 : 0.700000
[03/04 20:55:26    740s] (I)       Layer 8 : 0.700000
[03/04 20:55:26    740s] (I)       ----------------------------
[03/04 20:55:26    740s] (I)       Number of ignored nets = 0
[03/04 20:55:26    740s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/04 20:55:26    740s] (I)       Number of clock nets = 1.  Ignored: No
[03/04 20:55:26    740s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/04 20:55:26    740s] (I)       Number of special nets = 0.  Ignored: Yes
[03/04 20:55:26    740s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/04 20:55:26    740s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/04 20:55:26    740s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/04 20:55:26    740s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/04 20:55:26    740s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/04 20:55:26    740s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/04 20:55:26    740s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1669.6 MB
[03/04 20:55:26    740s] (I)       Ndr track 0 does not exist
[03/04 20:55:26    740s] (I)       Layer1  viaCost=300.00
[03/04 20:55:26    740s] (I)       Layer2  viaCost=100.00
[03/04 20:55:26    740s] (I)       Layer3  viaCost=100.00
[03/04 20:55:26    740s] (I)       Layer4  viaCost=100.00
[03/04 20:55:26    740s] (I)       Layer5  viaCost=100.00
[03/04 20:55:26    740s] (I)       Layer6  viaCost=200.00
[03/04 20:55:26    740s] (I)       Layer7  viaCost=100.00
[03/04 20:55:26    740s] (I)       ---------------------Grid Graph Info--------------------
[03/04 20:55:26    740s] (I)       Routing area        : (0, 0) - (1144800, 1138000)
[03/04 20:55:26    740s] (I)       Core area           : (20000, 20000) - (1124800, 1118000)
[03/04 20:55:26    740s] (I)       Site width          :   400  (dbu)
[03/04 20:55:26    740s] (I)       Row height          :  3600  (dbu)
[03/04 20:55:26    740s] (I)       GCell row height    :  3600  (dbu)
[03/04 20:55:26    740s] (I)       GCell width         : 18000  (dbu)
[03/04 20:55:26    740s] (I)       GCell height        : 18000  (dbu)
[03/04 20:55:26    740s] (I)       Grid                :    64    64     8
[03/04 20:55:26    740s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/04 20:55:26    740s] (I)       Vertical capacity   :     0 18000     0 18000     0 18000     0 18000
[03/04 20:55:26    740s] (I)       Horizontal capacity :     0     0 18000     0 18000     0 18000     0
[03/04 20:55:26    740s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/04 20:55:26    740s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/04 20:55:26    740s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/04 20:55:26    740s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/04 20:55:26    740s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/04 20:55:26    740s] (I)       Num tracks per GCell: 50.00 45.00 45.00 45.00 45.00 45.00 11.25 11.25
[03/04 20:55:26    740s] (I)       Total num of tracks :     0  2862  2844  2862  2844  2862   711   715
[03/04 20:55:26    740s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/04 20:55:26    740s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/04 20:55:26    740s] (I)       --------------------------------------------------------
[03/04 20:55:26    740s] 
[03/04 20:55:26    740s] [NR-eGR] ============ Routing rule table ============
[03/04 20:55:26    740s] [NR-eGR] Rule id: 0  Nets: 33840 
[03/04 20:55:26    740s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/04 20:55:26    740s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/04 20:55:26    740s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/04 20:55:26    740s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/04 20:55:26    740s] [NR-eGR] ========================================
[03/04 20:55:26    740s] [NR-eGR] 
[03/04 20:55:26    740s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/04 20:55:26    740s] (I)       blocked tracks on layer2 : = 35428 / 183168 (19.34%)
[03/04 20:55:26    740s] (I)       blocked tracks on layer3 : = 24950 / 182016 (13.71%)
[03/04 20:55:26    740s] (I)       blocked tracks on layer4 : = 39370 / 183168 (21.49%)
[03/04 20:55:26    740s] (I)       blocked tracks on layer5 : = 0 / 182016 (0.00%)
[03/04 20:55:26    740s] (I)       blocked tracks on layer6 : = 0 / 183168 (0.00%)
[03/04 20:55:26    740s] (I)       blocked tracks on layer7 : = 0 / 45504 (0.00%)
[03/04 20:55:26    740s] (I)       blocked tracks on layer8 : = 0 / 45760 (0.00%)
[03/04 20:55:26    740s] (I)       After initializing earlyGlobalRoute syMemory usage = 1669.6 MB
[03/04 20:55:26    740s] (I)       Finished Loading and Dumping File ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 1669.57 MB )
[03/04 20:55:26    740s] (I)       ============= Initialization =============
[03/04 20:55:26    740s] (I)       numLocalWires=98597  numGlobalNetBranches=28949  numLocalNetBranches=20512
[03/04 20:55:26    740s] (I)       totalPins=120878  totalGlobalPin=54987 (45.49%)
[03/04 20:55:26    740s] (I)       Started Build MST ( Curr Mem: 1669.57 MB )
[03/04 20:55:26    740s] (I)       Generate topology with single threads
[03/04 20:55:26    740s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1669.57 MB )
[03/04 20:55:26    740s] (I)       total 2D Cap : 938657 = (398596 H, 540061 V)
[03/04 20:55:26    740s] (I)       ============  Phase 1a Route ============
[03/04 20:55:26    740s] (I)       Started Phase 1a ( Curr Mem: 1669.57 MB )
[03/04 20:55:26    740s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1669.57 MB )
[03/04 20:55:26    740s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1669.57 MB )
[03/04 20:55:26    740s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/04 20:55:26    740s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1669.57 MB )
[03/04 20:55:26    740s] (I)       Usage: 59451 = (27123 H, 32328 V) = (6.80% H, 5.99% V) = (2.441e+05um H, 2.910e+05um V)
[03/04 20:55:26    740s] (I)       
[03/04 20:55:26    740s] (I)       ============  Phase 1b Route ============
[03/04 20:55:26    740s] (I)       Usage: 59451 = (27123 H, 32328 V) = (6.80% H, 5.99% V) = (2.441e+05um H, 2.910e+05um V)
[03/04 20:55:26    740s] (I)       
[03/04 20:55:26    740s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[03/04 20:55:26    740s] 
[03/04 20:55:26    740s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/04 20:55:26    740s] Finished Early Global Route rough congestion estimation: mem = 1669.6M
[03/04 20:55:26    740s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.230, REAL:0.231, MEM:1669.6M
[03/04 20:55:26    740s] earlyGlobalRoute rough estimation gcell size 5 row height
[03/04 20:55:26    740s] OPERPROF: Starting CDPad at level 1, MEM:1669.6M
[03/04 20:55:26    740s] CDPadU 0.607 -> 0.607. R=0.501, N=32134, GS=9.000
[03/04 20:55:26    740s] OPERPROF: Finished CDPad at level 1, CPU:0.140, REAL:0.147, MEM:1669.6M
[03/04 20:55:26    740s] OPERPROF: Starting npMain at level 1, MEM:1669.6M
[03/04 20:55:27    740s] OPERPROF:   Starting npPlace at level 2, MEM:1669.6M
[03/04 20:55:27    741s] OPERPROF:   Finished npPlace at level 2, CPU:0.300, REAL:0.306, MEM:1666.6M
[03/04 20:55:27    741s] OPERPROF: Finished npMain at level 1, CPU:0.780, REAL:0.782, MEM:1666.6M
[03/04 20:55:27    741s] Global placement CDP skipped at cutLevel 11.
[03/04 20:55:27    741s] Iteration 11: Total net bbox = 3.970e+05 (1.78e+05 2.19e+05)
[03/04 20:55:27    741s]               Est.  stn bbox = 5.452e+05 (2.53e+05 2.93e+05)
[03/04 20:55:27    741s]               cpu = 0:00:26.1 real = 0:00:26.0 mem = 1666.6M
[03/04 20:55:27    741s] Iteration 12: Total net bbox = 3.970e+05 (1.78e+05 2.19e+05)
[03/04 20:55:27    741s]               Est.  stn bbox = 5.452e+05 (2.53e+05 2.93e+05)
[03/04 20:55:27    741s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1666.6M
[03/04 20:55:27    741s] OPERPROF: Starting npMain at level 1, MEM:1666.6M
[03/04 20:55:28    741s] OPERPROF:   Starting npPlace at level 2, MEM:1666.6M
[03/04 20:57:21    855s] OPERPROF:   Finished npPlace at level 2, CPU:113.600, REAL:113.364, MEM:1677.3M
[03/04 20:57:21    855s] OPERPROF: Finished npMain at level 1, CPU:114.070, REAL:113.834, MEM:1677.3M
[03/04 20:57:21    855s] Iteration 13: Total net bbox = 4.123e+05 (1.90e+05 2.22e+05)
[03/04 20:57:21    855s]               Est.  stn bbox = 5.517e+05 (2.62e+05 2.90e+05)
[03/04 20:57:21    855s]               cpu = 0:01:54 real = 0:01:54 mem = 1677.3M
[03/04 20:57:21    855s] Iteration 14: Total net bbox = 4.123e+05 (1.90e+05 2.22e+05)
[03/04 20:57:21    855s]               Est.  stn bbox = 5.517e+05 (2.62e+05 2.90e+05)
[03/04 20:57:21    855s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1677.3M
[03/04 20:57:21    855s] [adp] clock
[03/04 20:57:21    855s] [adp] weight, nr nets, wire length
[03/04 20:57:21    855s] [adp]      0        1  1029.313500
[03/04 20:57:21    855s] [adp] data
[03/04 20:57:21    855s] [adp] weight, nr nets, wire length
[03/04 20:57:21    855s] [adp]      0    33839  411247.167500
[03/04 20:57:21    855s] [adp] 0.000000|0.000000|0.000000
[03/04 20:57:21    855s] Iteration 15: Total net bbox = 4.123e+05 (1.90e+05 2.22e+05)
[03/04 20:57:21    855s]               Est.  stn bbox = 5.517e+05 (2.62e+05 2.90e+05)
[03/04 20:57:21    855s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1677.3M
[03/04 20:57:21    855s] Clear WL Bound Manager after Global Placement... 
[03/04 20:57:21    855s] Finished Global Placement (cpu=0:04:36, real=0:04:36, mem=1677.3M)
[03/04 20:57:21    855s] 0 delay mode for cte disabled.
[03/04 20:57:21    855s] SKP cleared!
[03/04 20:57:21    855s] Info: 0 clock gating cells identified, 0 (on average) moved 0/7
[03/04 20:57:21    855s] net ignore based on current view = 0
[03/04 20:57:21    855s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1677.3M
[03/04 20:57:21    855s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1674.0M
[03/04 20:57:21    855s] Solver runtime cpu: 0:04:14 real: 0:04:13
[03/04 20:57:21    855s] Core Placement runtime cpu: 0:04:34 real: 0:04:34
[03/04 20:57:21    855s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1674.0M
[03/04 20:57:21    855s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1674.0M
[03/04 20:57:21    855s] z: 2, totalTracks: 1
[03/04 20:57:21    855s] z: 4, totalTracks: 1
[03/04 20:57:21    855s] z: 6, totalTracks: 1
[03/04 20:57:21    855s] z: 8, totalTracks: 1
[03/04 20:57:21    855s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/04 20:57:21    855s] All LLGs are deleted
[03/04 20:57:21    855s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1674.0M
[03/04 20:57:21    855s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.001, MEM:1674.0M
[03/04 20:57:21    855s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1674.0M
[03/04 20:57:21    855s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1674.0M
[03/04 20:57:21    855s] Core basic site is core
[03/04 20:57:21    855s] SiteArray: non-trimmed site array dimensions = 305 x 2762
[03/04 20:57:21    855s] SiteArray: use 3,436,544 bytes
[03/04 20:57:21    855s] SiteArray: current memory after site array memory allocation 1677.3M
[03/04 20:57:21    855s] SiteArray: FP blocked sites are writable
[03/04 20:57:21    855s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/04 20:57:21    855s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1677.3M
[03/04 20:57:21    855s] Process 19320 wires and vias for routing blockage and capacity analysis
[03/04 20:57:21    855s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.030, REAL:0.032, MEM:1677.3M
[03/04 20:57:21    855s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.120, REAL:0.119, MEM:1677.3M
[03/04 20:57:21    855s] OPERPROF:       Starting CMU at level 4, MEM:1677.3M
[03/04 20:57:21    855s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.004, MEM:1677.3M
[03/04 20:57:21    855s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.140, REAL:0.135, MEM:1677.3M
[03/04 20:57:21    855s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1677.3MB).
[03/04 20:57:21    855s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.190, REAL:0.184, MEM:1677.3M
[03/04 20:57:21    855s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.190, REAL:0.184, MEM:1677.3M
[03/04 20:57:21    855s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.21834.1
[03/04 20:57:21    855s] OPERPROF: Starting RefinePlace at level 1, MEM:1677.3M
[03/04 20:57:21    855s] *** Starting refinePlace (0:14:16 mem=1677.3M) ***
[03/04 20:57:21    855s] Total net bbox length = 4.123e+05 (1.905e+05 2.218e+05) (ext = 1.400e+04)
[03/04 20:57:22    855s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/04 20:57:22    855s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1677.3M
[03/04 20:57:22    855s] Starting refinePlace ...
[03/04 20:57:22    855s] ** Cut row section cpu time 0:00:00.0.
[03/04 20:57:22    855s]    Spread Effort: high, standalone mode, useDDP on.
[03/04 20:57:22    856s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.7, real=0:00:00.0, mem=1677.3MB) @(0:14:16 - 0:14:17).
[03/04 20:57:22    856s] Move report: preRPlace moves 32134 insts, mean move: 0.65 um, max move: 5.28 um
[03/04 20:57:22    856s] 	Max move on inst (core_instance_ofifo_inst_col_idx_4__fifo_instance_q8_reg_9_): (354.77, 158.55) --> (357.40, 161.20)
[03/04 20:57:22    856s] 	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
[03/04 20:57:22    856s] wireLenOptFixPriorityInst 0 inst fixed
[03/04 20:57:22    856s] Placement tweakage begins.
[03/04 20:57:22    856s] wire length = 5.948e+05
[03/04 20:57:26    860s] wire length = 5.703e+05
[03/04 20:57:26    860s] Placement tweakage ends.
[03/04 20:57:26    860s] Move report: tweak moves 6449 insts, mean move: 3.53 um, max move: 27.40 um
[03/04 20:57:26    860s] 	Max move on inst (core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product6_reg_reg_9_): (118.80, 209.80) --> (118.40, 236.80)
[03/04 20:57:26    860s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:04.2, real=0:00:04.0, mem=1677.3MB) @(0:14:17 - 0:14:21).
[03/04 20:57:27    860s] 
[03/04 20:57:27    860s] Running Spiral with 1 thread in Normal Mode  fetchWidth=225 
[03/04 20:57:27    861s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/04 20:57:27    861s] [CPU] RefinePlace/Legalization (cpu=0:00:01.0, real=0:00:01.0, mem=1677.3MB) @(0:14:21 - 0:14:22).
[03/04 20:57:28    861s] Move report: Detail placement moves 32134 insts, mean move: 1.25 um, max move: 27.51 um
[03/04 20:57:28    861s] 	Max move on inst (core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product6_reg_reg_9_): (118.86, 209.74) --> (118.40, 236.80)
[03/04 20:57:28    861s] 	Runtime: CPU: 0:00:06.0 REAL: 0:00:06.0 MEM: 1677.3MB
[03/04 20:57:28    861s] Statistics of distance of Instance movement in refine placement:
[03/04 20:57:28    861s]   maximum (X+Y) =        27.51 um
[03/04 20:57:28    861s]   inst (core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product6_reg_reg_9_) with max move: (118.855, 209.745) -> (118.4, 236.8)
[03/04 20:57:28    861s]   mean    (X+Y) =         1.25 um
[03/04 20:57:28    861s] Summary Report:
[03/04 20:57:28    861s] Instances move: 32134 (out of 32134 movable)
[03/04 20:57:28    861s] Instances flipped: 0
[03/04 20:57:28    861s] Mean displacement: 1.25 um
[03/04 20:57:28    861s] Max displacement: 27.51 um (Instance: core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product6_reg_reg_9_) (118.855, 209.745) -> (118.4, 236.8)
[03/04 20:57:28    861s] 	Length: 23 sites, height: 1 rows, site name: core, cell type: DFQD4
[03/04 20:57:28    861s] Total instances moved : 32134
[03/04 20:57:28    861s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:6.000, REAL:5.995, MEM:1677.3M
[03/04 20:57:28    861s] Total net bbox length = 3.897e+05 (1.660e+05 2.237e+05) (ext = 1.346e+04)
[03/04 20:57:28    861s] Runtime: CPU: 0:00:06.1 REAL: 0:00:07.0 MEM: 1677.3MB
[03/04 20:57:28    861s] [CPU] RefinePlace/total (cpu=0:00:06.1, real=0:00:07.0, mem=1677.3MB) @(0:14:16 - 0:14:22).
[03/04 20:57:28    861s] *** Finished refinePlace (0:14:22 mem=1677.3M) ***
[03/04 20:57:28    861s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.21834.1
[03/04 20:57:28    861s] OPERPROF: Finished RefinePlace at level 1, CPU:6.080, REAL:6.079, MEM:1677.3M
[03/04 20:57:28    861s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1677.3M
[03/04 20:57:28    861s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1677.3M
[03/04 20:57:28    861s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.012, MEM:1674.0M
[03/04 20:57:28    861s] All LLGs are deleted
[03/04 20:57:28    861s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1674.0M
[03/04 20:57:28    861s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.000, MEM:1674.0M
[03/04 20:57:28    861s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.040, REAL:0.039, MEM:1674.0M
[03/04 20:57:28    861s] *** Finished Initial Placement (cpu=0:04:43, real=0:04:44, mem=1674.0M) ***
[03/04 20:57:28    861s] z: 2, totalTracks: 1
[03/04 20:57:28    861s] z: 4, totalTracks: 1
[03/04 20:57:28    861s] z: 6, totalTracks: 1
[03/04 20:57:28    861s] z: 8, totalTracks: 1
[03/04 20:57:28    861s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/04 20:57:28    861s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1674.0M
[03/04 20:57:28    861s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1674.0M
[03/04 20:57:28    861s] Core basic site is core
[03/04 20:57:28    862s] SiteArray: non-trimmed site array dimensions = 305 x 2762
[03/04 20:57:28    862s] SiteArray: use 3,436,544 bytes
[03/04 20:57:28    862s] SiteArray: current memory after site array memory allocation 1677.3M
[03/04 20:57:28    862s] SiteArray: FP blocked sites are writable
[03/04 20:57:28    862s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/04 20:57:28    862s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1677.3M
[03/04 20:57:28    862s] Process 19320 wires and vias for routing blockage and capacity analysis
[03/04 20:57:28    862s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.030, REAL:0.032, MEM:1677.3M
[03/04 20:57:28    862s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.110, REAL:0.116, MEM:1677.3M
[03/04 20:57:28    862s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.120, REAL:0.126, MEM:1677.3M
[03/04 20:57:28    862s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1677.3M
[03/04 20:57:28    862s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.020, REAL:0.019, MEM:1677.3M
[03/04 20:57:28    862s] default core: bins with density > 0.750 = 30.18 % ( 290 / 961 )
[03/04 20:57:28    862s] Density distribution unevenness ratio = 31.852%
[03/04 20:57:28    862s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1677.3M
[03/04 20:57:28    862s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1677.3M
[03/04 20:57:28    862s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1674.0M
[03/04 20:57:28    862s] All LLGs are deleted
[03/04 20:57:28    862s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1674.0M
[03/04 20:57:28    862s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1674.0M
[03/04 20:57:28    862s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.029, MEM:1674.0M
[03/04 20:57:28    862s] Effort level <high> specified for tdgp_reg2reg_default path_group
[03/04 20:57:28    862s] 
[03/04 20:57:28    862s] *** Start incrementalPlace ***
[03/04 20:57:28    862s] User Input Parameters:
[03/04 20:57:28    862s] - Congestion Driven    : On
[03/04 20:57:28    862s] - Timing Driven        : On
[03/04 20:57:28    862s] - Area-Violation Based : On
[03/04 20:57:28    862s] - Start Rollback Level : -5
[03/04 20:57:28    862s] - Legalized            : On
[03/04 20:57:28    862s] - Window Based         : Off
[03/04 20:57:28    862s] - eDen incr mode       : Off
[03/04 20:57:28    862s] - Small incr mode      : Off
[03/04 20:57:28    862s] 
[03/04 20:57:28    862s] Init WL Bound for IncrIp in placeDesign ... 
[03/04 20:57:28    862s] No Views given, use default active views for adaptive view pruning
[03/04 20:57:28    862s] SKP will enable view:
[03/04 20:57:28    862s]   WC_VIEW
[03/04 20:57:28    862s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1674.0M
[03/04 20:57:28    862s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.020, REAL:0.020, MEM:1674.0M
[03/04 20:57:28    862s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1674.0M
[03/04 20:57:28    862s] Starting Early Global Route congestion estimation: mem = 1674.0M
[03/04 20:57:28    862s] (I)       Started Loading and Dumping File ( Curr Mem: 1674.00 MB )
[03/04 20:57:28    862s] (I)       Reading DB...
[03/04 20:57:28    862s] (I)       Read data from FE... (mem=1674.0M)
[03/04 20:57:28    862s] (I)       Read nodes and places... (mem=1674.0M)
[03/04 20:57:28    862s] (I)       Done Read nodes and places (cpu=0.030s, mem=1674.0M)
[03/04 20:57:28    862s] (I)       Read nets... (mem=1674.0M)
[03/04 20:57:28    862s] (I)       Done Read nets (cpu=0.090s, mem=1674.0M)
[03/04 20:57:28    862s] (I)       Done Read data from FE (cpu=0.120s, mem=1674.0M)
[03/04 20:57:28    862s] (I)       before initializing RouteDB syMemory usage = 1674.0 MB
[03/04 20:57:28    862s] (I)       Honor MSV route constraint: false
[03/04 20:57:28    862s] (I)       Maximum routing layer  : 127
[03/04 20:57:28    862s] (I)       Minimum routing layer  : 2
[03/04 20:57:28    862s] (I)       Supply scale factor H  : 1.00
[03/04 20:57:28    862s] (I)       Supply scale factor V  : 1.00
[03/04 20:57:28    862s] (I)       Tracks used by clock wire: 0
[03/04 20:57:28    862s] (I)       Reverse direction      : 
[03/04 20:57:28    862s] (I)       Honor partition pin guides: true
[03/04 20:57:28    862s] (I)       Route selected nets only: false
[03/04 20:57:28    862s] (I)       Route secondary PG pins: false
[03/04 20:57:28    862s] (I)       Second PG max fanout   : 2147483647
[03/04 20:57:28    862s] (I)       Apply function for special wires: true
[03/04 20:57:28    862s] (I)       Layer by layer blockage reading: true
[03/04 20:57:28    862s] (I)       Offset calculation fix : true
[03/04 20:57:28    862s] (I)       Route stripe layer range: 
[03/04 20:57:28    862s] (I)       Honor partition fences : 
[03/04 20:57:28    862s] (I)       Honor partition pin    : 
[03/04 20:57:28    862s] (I)       Honor partition fences with feedthrough: 
[03/04 20:57:28    862s] (I)       Counted 20188 PG shapes. We will not process PG shapes layer by layer.
[03/04 20:57:28    862s] (I)       Use row-based GCell size
[03/04 20:57:28    862s] (I)       Use row-based GCell align
[03/04 20:57:28    862s] (I)       GCell unit size   : 3600
[03/04 20:57:28    862s] (I)       GCell multiplier  : 1
[03/04 20:57:28    862s] (I)       GCell row height  : 3600
[03/04 20:57:28    862s] (I)       Actual row height : 3600
[03/04 20:57:28    862s] (I)       GCell align ref   : 20000 20000
[03/04 20:57:28    862s] [NR-eGR] Track table information for default rule: 
[03/04 20:57:28    862s] [NR-eGR] M1 has no routable track
[03/04 20:57:28    862s] [NR-eGR] M2 has single uniform track structure
[03/04 20:57:28    862s] [NR-eGR] M3 has single uniform track structure
[03/04 20:57:28    862s] [NR-eGR] M4 has single uniform track structure
[03/04 20:57:28    862s] [NR-eGR] M5 has single uniform track structure
[03/04 20:57:28    862s] [NR-eGR] M6 has single uniform track structure
[03/04 20:57:28    862s] [NR-eGR] M7 has single uniform track structure
[03/04 20:57:28    862s] [NR-eGR] M8 has single uniform track structure
[03/04 20:57:28    862s] (I)       ===========================================================================
[03/04 20:57:28    862s] (I)       == Report All Rule Vias ==
[03/04 20:57:28    862s] (I)       ===========================================================================
[03/04 20:57:28    862s] (I)        Via Rule : (Default)
[03/04 20:57:28    862s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/04 20:57:28    862s] (I)       ---------------------------------------------------------------------------
[03/04 20:57:28    862s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/04 20:57:28    862s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/04 20:57:28    862s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/04 20:57:28    862s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/04 20:57:28    862s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/04 20:57:28    862s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/04 20:57:28    862s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/04 20:57:28    862s] (I)        8    0 : ---                         0 : ---                      
[03/04 20:57:28    862s] (I)       ===========================================================================
[03/04 20:57:28    862s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1674.00 MB )
[03/04 20:57:28    862s] [NR-eGR] Read 31666 PG shapes
[03/04 20:57:28    862s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1674.00 MB )
[03/04 20:57:28    862s] [NR-eGR] #Routing Blockages  : 0
[03/04 20:57:28    862s] [NR-eGR] #Instance Blockages : 0
[03/04 20:57:28    862s] [NR-eGR] #PG Blockages       : 31666
[03/04 20:57:28    862s] [NR-eGR] #Bump Blockages     : 0
[03/04 20:57:28    862s] [NR-eGR] #Boundary Blockages : 0
[03/04 20:57:28    862s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/04 20:57:28    862s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/04 20:57:28    862s] (I)       readDataFromPlaceDB
[03/04 20:57:28    862s] (I)       Read net information..
[03/04 20:57:28    862s] [NR-eGR] Read numTotalNets=33840  numIgnoredNets=0
[03/04 20:57:28    862s] (I)       Read testcase time = 0.020 seconds
[03/04 20:57:28    862s] 
[03/04 20:57:28    862s] (I)       early_global_route_priority property id does not exist.
[03/04 20:57:28    862s] (I)       Start initializing grid graph
[03/04 20:57:28    862s] (I)       End initializing grid graph
[03/04 20:57:28    862s] (I)       Model blockages into capacity
[03/04 20:57:28    862s] (I)       Read Num Blocks=31666  Num Prerouted Wires=0  Num CS=0
[03/04 20:57:28    862s] (I)       Started Modeling ( Curr Mem: 1674.00 MB )
[03/04 20:57:28    862s] (I)       Started Modeling Layer 1 ( Curr Mem: 1674.00 MB )
[03/04 20:57:28    862s] (I)       Started Modeling Layer 2 ( Curr Mem: 1674.00 MB )
[03/04 20:57:28    862s] (I)       Layer 1 (V) : #blockages 13024 : #preroutes 0
[03/04 20:57:28    862s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1674.00 MB )
[03/04 20:57:28    862s] (I)       Started Modeling Layer 3 ( Curr Mem: 1674.00 MB )
[03/04 20:57:28    862s] (I)       Layer 2 (H) : #blockages 12400 : #preroutes 0
[03/04 20:57:28    862s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1674.00 MB )
[03/04 20:57:28    862s] (I)       Started Modeling Layer 4 ( Curr Mem: 1674.00 MB )
[03/04 20:57:28    862s] (I)       Layer 3 (V) : #blockages 6242 : #preroutes 0
[03/04 20:57:28    862s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1674.00 MB )
[03/04 20:57:28    862s] (I)       Started Modeling Layer 5 ( Curr Mem: 1674.00 MB )
[03/04 20:57:28    862s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/04 20:57:28    862s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1674.00 MB )
[03/04 20:57:28    862s] (I)       Started Modeling Layer 6 ( Curr Mem: 1674.00 MB )
[03/04 20:57:28    862s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/04 20:57:28    862s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1674.00 MB )
[03/04 20:57:28    862s] (I)       Started Modeling Layer 7 ( Curr Mem: 1674.00 MB )
[03/04 20:57:28    862s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/04 20:57:28    862s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1674.00 MB )
[03/04 20:57:28    862s] (I)       Started Modeling Layer 8 ( Curr Mem: 1674.00 MB )
[03/04 20:57:28    862s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/04 20:57:28    862s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1674.00 MB )
[03/04 20:57:28    862s] (I)       Finished Modeling ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 1674.00 MB )
[03/04 20:57:28    862s] (I)       -- layer congestion ratio --
[03/04 20:57:28    862s] (I)       Layer 1 : 0.100000
[03/04 20:57:28    862s] (I)       Layer 2 : 0.700000
[03/04 20:57:28    862s] (I)       Layer 3 : 0.700000
[03/04 20:57:28    862s] (I)       Layer 4 : 0.700000
[03/04 20:57:28    862s] (I)       Layer 5 : 0.700000
[03/04 20:57:28    862s] (I)       Layer 6 : 0.700000
[03/04 20:57:28    862s] (I)       Layer 7 : 0.700000
[03/04 20:57:28    862s] (I)       Layer 8 : 0.700000
[03/04 20:57:28    862s] (I)       ----------------------------
[03/04 20:57:28    862s] (I)       Number of ignored nets = 0
[03/04 20:57:28    862s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/04 20:57:28    862s] (I)       Number of clock nets = 1.  Ignored: No
[03/04 20:57:28    862s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/04 20:57:28    862s] (I)       Number of special nets = 0.  Ignored: Yes
[03/04 20:57:28    862s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/04 20:57:28    862s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/04 20:57:28    862s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/04 20:57:28    862s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/04 20:57:28    862s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/04 20:57:28    862s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/04 20:57:28    862s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1674.0 MB
[03/04 20:57:28    862s] (I)       Ndr track 0 does not exist
[03/04 20:57:28    862s] (I)       Layer1  viaCost=300.00
[03/04 20:57:28    862s] (I)       Layer2  viaCost=100.00
[03/04 20:57:28    862s] (I)       Layer3  viaCost=100.00
[03/04 20:57:28    862s] (I)       Layer4  viaCost=100.00
[03/04 20:57:28    862s] (I)       Layer5  viaCost=100.00
[03/04 20:57:28    862s] (I)       Layer6  viaCost=200.00
[03/04 20:57:28    862s] (I)       Layer7  viaCost=100.00
[03/04 20:57:28    862s] (I)       ---------------------Grid Graph Info--------------------
[03/04 20:57:28    862s] (I)       Routing area        : (0, 0) - (1144800, 1138000)
[03/04 20:57:28    862s] (I)       Core area           : (20000, 20000) - (1124800, 1118000)
[03/04 20:57:28    862s] (I)       Site width          :   400  (dbu)
[03/04 20:57:28    862s] (I)       Row height          :  3600  (dbu)
[03/04 20:57:28    862s] (I)       GCell row height    :  3600  (dbu)
[03/04 20:57:28    862s] (I)       GCell width         :  3600  (dbu)
[03/04 20:57:28    862s] (I)       GCell height        :  3600  (dbu)
[03/04 20:57:28    862s] (I)       Grid                :   318   316     8
[03/04 20:57:28    862s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/04 20:57:28    862s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/04 20:57:28    862s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/04 20:57:28    862s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/04 20:57:28    862s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/04 20:57:28    862s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/04 20:57:28    862s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/04 20:57:28    862s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/04 20:57:28    862s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/04 20:57:28    862s] (I)       Total num of tracks :     0  2862  2844  2862  2844  2862   711   715
[03/04 20:57:28    862s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/04 20:57:28    862s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/04 20:57:28    862s] (I)       --------------------------------------------------------
[03/04 20:57:28    862s] 
[03/04 20:57:28    862s] [NR-eGR] ============ Routing rule table ============
[03/04 20:57:28    862s] [NR-eGR] Rule id: 0  Nets: 33840 
[03/04 20:57:28    862s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/04 20:57:28    862s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/04 20:57:28    862s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/04 20:57:28    862s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/04 20:57:28    862s] [NR-eGR] ========================================
[03/04 20:57:28    862s] [NR-eGR] 
[03/04 20:57:28    862s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/04 20:57:28    862s] (I)       blocked tracks on layer2 : = 172712 / 904392 (19.10%)
[03/04 20:57:28    862s] (I)       blocked tracks on layer3 : = 46367 / 904392 (5.13%)
[03/04 20:57:28    862s] (I)       blocked tracks on layer4 : = 194370 / 904392 (21.49%)
[03/04 20:57:28    862s] (I)       blocked tracks on layer5 : = 0 / 904392 (0.00%)
[03/04 20:57:28    862s] (I)       blocked tracks on layer6 : = 0 / 904392 (0.00%)
[03/04 20:57:28    862s] (I)       blocked tracks on layer7 : = 0 / 226098 (0.00%)
[03/04 20:57:28    862s] (I)       blocked tracks on layer8 : = 0 / 225940 (0.00%)
[03/04 20:57:28    862s] (I)       After initializing earlyGlobalRoute syMemory usage = 1674.0 MB
[03/04 20:57:28    862s] (I)       Finished Loading and Dumping File ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 1674.00 MB )
[03/04 20:57:28    862s] (I)       Started Global Routing ( Curr Mem: 1674.00 MB )
[03/04 20:57:28    862s] (I)       ============= Initialization =============
[03/04 20:57:28    862s] (I)       totalPins=120878  totalGlobalPin=117264 (97.01%)
[03/04 20:57:28    862s] (I)       Started Build MST ( Curr Mem: 1674.00 MB )
[03/04 20:57:28    862s] (I)       Generate topology with single threads
[03/04 20:57:28    862s] (I)       Finished Build MST ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1674.00 MB )
[03/04 20:57:28    862s] (I)       total 2D Cap : 4641708 = (1993009 H, 2648699 V)
[03/04 20:57:28    862s] [NR-eGR] Layer group 1: route 33840 net(s) in layer range [2, 8]
[03/04 20:57:28    862s] (I)       ============  Phase 1a Route ============
[03/04 20:57:28    862s] (I)       Started Phase 1a ( Curr Mem: 1674.00 MB )
[03/04 20:57:28    862s] (I)       Finished Phase 1a ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1674.00 MB )
[03/04 20:57:28    862s] (I)       Usage: 304209 = (135809 H, 168400 V) = (6.81% H, 6.36% V) = (2.445e+05um H, 3.031e+05um V)
[03/04 20:57:28    862s] (I)       
[03/04 20:57:28    862s] (I)       ============  Phase 1b Route ============
[03/04 20:57:28    862s] (I)       Usage: 304209 = (135809 H, 168400 V) = (6.81% H, 6.36% V) = (2.445e+05um H, 3.031e+05um V)
[03/04 20:57:28    862s] (I)       
[03/04 20:57:28    862s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 5.475762e+05um
[03/04 20:57:28    862s] (I)       Congestion metric : 0.00%H 0.02%V, 0.02%HV
[03/04 20:57:28    862s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/04 20:57:28    862s] (I)       ============  Phase 1c Route ============
[03/04 20:57:28    862s] (I)       Usage: 304209 = (135809 H, 168400 V) = (6.81% H, 6.36% V) = (2.445e+05um H, 3.031e+05um V)
[03/04 20:57:28    862s] (I)       
[03/04 20:57:28    862s] (I)       ============  Phase 1d Route ============
[03/04 20:57:28    862s] (I)       Usage: 304209 = (135809 H, 168400 V) = (6.81% H, 6.36% V) = (2.445e+05um H, 3.031e+05um V)
[03/04 20:57:28    862s] (I)       
[03/04 20:57:28    862s] (I)       ============  Phase 1e Route ============
[03/04 20:57:28    862s] (I)       Started Phase 1e ( Curr Mem: 1674.00 MB )
[03/04 20:57:28    862s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1674.00 MB )
[03/04 20:57:28    862s] (I)       Usage: 304209 = (135809 H, 168400 V) = (6.81% H, 6.36% V) = (2.445e+05um H, 3.031e+05um V)
[03/04 20:57:28    862s] (I)       
[03/04 20:57:28    862s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 5.475762e+05um
[03/04 20:57:28    862s] [NR-eGR] 
[03/04 20:57:28    862s] (I)       Current Phase 1l[Initialization] ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1674.00 MB )
[03/04 20:57:28    862s] (I)       Running layer assignment with 1 threads
[03/04 20:57:29    862s] (I)       Finished Phase 1l ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 1674.00 MB )
[03/04 20:57:29    862s] (I)       ============  Phase 1l Route ============
[03/04 20:57:29    862s] (I)       
[03/04 20:57:29    862s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/04 20:57:29    862s] [NR-eGR]                        OverCon           OverCon           OverCon            
[03/04 20:57:29    862s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[03/04 20:57:29    862s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[03/04 20:57:29    862s] [NR-eGR] --------------------------------------------------------------------------------
[03/04 20:57:29    862s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/04 20:57:29    862s] [NR-eGR]      M2  (2)       166( 0.17%)        27( 0.03%)         5( 0.01%)   ( 0.20%) 
[03/04 20:57:29    862s] [NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/04 20:57:29    862s] [NR-eGR]      M4  (4)        10( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[03/04 20:57:29    862s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/04 20:57:29    862s] [NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/04 20:57:29    862s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/04 20:57:29    862s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/04 20:57:29    862s] [NR-eGR] --------------------------------------------------------------------------------
[03/04 20:57:29    862s] [NR-eGR] Total              176( 0.03%)        27( 0.00%)         5( 0.00%)   ( 0.03%) 
[03/04 20:57:29    862s] [NR-eGR] 
[03/04 20:57:29    862s] (I)       Finished Global Routing ( CPU: 0.39 sec, Real: 0.38 sec, Curr Mem: 1674.00 MB )
[03/04 20:57:29    862s] (I)       total 2D Cap : 4666706 = (1998641 H, 2668065 V)
[03/04 20:57:29    862s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/04 20:57:29    862s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/04 20:57:29    862s] Early Global Route congestion estimation runtime: 0.63 seconds, mem = 1674.0M
[03/04 20:57:29    862s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.630, REAL:0.628, MEM:1674.0M
[03/04 20:57:29    862s] OPERPROF: Starting HotSpotCal at level 1, MEM:1674.0M
[03/04 20:57:29    862s] [hotspot] +------------+---------------+---------------+
[03/04 20:57:29    862s] [hotspot] |            |   max hotspot | total hotspot |
[03/04 20:57:29    862s] [hotspot] +------------+---------------+---------------+
[03/04 20:57:29    862s] [hotspot] | normalized |          0.00 |          0.00 |
[03/04 20:57:29    862s] [hotspot] +------------+---------------+---------------+
[03/04 20:57:29    862s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/04 20:57:29    862s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/04 20:57:29    862s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.008, MEM:1674.0M
[03/04 20:57:29    862s] Skipped repairing congestion.
[03/04 20:57:29    862s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1674.0M
[03/04 20:57:29    862s] Starting Early Global Route wiring: mem = 1674.0M
[03/04 20:57:29    862s] (I)       ============= track Assignment ============
[03/04 20:57:29    862s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1674.00 MB )
[03/04 20:57:29    862s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1674.00 MB )
[03/04 20:57:29    862s] (I)       Started Greedy Track Assignment ( Curr Mem: 1674.00 MB )
[03/04 20:57:29    862s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/04 20:57:29    862s] (I)       Running track assignment with 1 threads
[03/04 20:57:29    862s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1674.00 MB )
[03/04 20:57:29    862s] (I)       Run Multi-thread track assignment
[03/04 20:57:29    863s] (I)       Finished Greedy Track Assignment ( CPU: 0.46 sec, Real: 0.45 sec, Curr Mem: 1674.00 MB )
[03/04 20:57:29    863s] [NR-eGR] --------------------------------------------------------------------------
[03/04 20:57:29    863s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 120878
[03/04 20:57:29    863s] [NR-eGR]     M2  (2V) length: 2.536399e+05um, number of vias: 185010
[03/04 20:57:29    863s] [NR-eGR]     M3  (3H) length: 2.470723e+05um, number of vias: 6111
[03/04 20:57:29    863s] [NR-eGR]     M4  (4V) length: 5.829733e+04um, number of vias: 1047
[03/04 20:57:29    863s] [NR-eGR]     M5  (5H) length: 7.597100e+03um, number of vias: 485
[03/04 20:57:29    863s] [NR-eGR]     M6  (6V) length: 4.644135e+03um, number of vias: 2
[03/04 20:57:29    863s] [NR-eGR]     M7  (7H) length: 2.000000e-01um, number of vias: 0
[03/04 20:57:29    863s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[03/04 20:57:29    863s] [NR-eGR] Total length: 5.712510e+05um, number of vias: 313533
[03/04 20:57:29    863s] [NR-eGR] --------------------------------------------------------------------------
[03/04 20:57:29    863s] [NR-eGR] Total eGR-routed clock nets wire length: 3.180370e+04um 
[03/04 20:57:29    863s] [NR-eGR] --------------------------------------------------------------------------
[03/04 20:57:29    863s] Early Global Route wiring runtime: 0.77 seconds, mem = 1551.0M
[03/04 20:57:29    863s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.770, REAL:0.768, MEM:1551.0M
[03/04 20:57:29    863s] Tdgp not successfully inited but do clear!
[03/04 20:57:29    863s] 0 delay mode for cte disabled.
[03/04 20:57:29    863s] SKP cleared!
[03/04 20:57:29    863s] 
[03/04 20:57:29    863s] *** Finished incrementalPlace (cpu=0:00:01.5, real=0:00:01.0)***
[03/04 20:57:29    863s] Tdgp not successfully inited but do clear!
[03/04 20:57:29    863s] 0 delay mode for cte disabled.
[03/04 20:57:29    863s] SKP cleared!
[03/04 20:57:30    863s] **placeDesign ... cpu = 0: 4:52, real = 0: 4:53, mem = 1536.0M **
[03/04 20:57:30    863s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/04 20:57:30    863s] VSMManager cleared!
[03/04 20:57:30    864s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1150.0M, totSessionCpu=0:14:24 **
[03/04 20:57:30    864s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/04 20:57:30    864s] GigaOpt running with 1 threads.
[03/04 20:57:30    864s] Info: 1 threads available for lower-level modules during optimization.
[03/04 20:57:30    864s] OPERPROF: Starting DPlace-Init at level 1, MEM:1536.0M
[03/04 20:57:30    864s] z: 2, totalTracks: 1
[03/04 20:57:30    864s] z: 4, totalTracks: 1
[03/04 20:57:30    864s] z: 6, totalTracks: 1
[03/04 20:57:30    864s] z: 8, totalTracks: 1
[03/04 20:57:30    864s] #spOpts: N=65 minPadR=1.1 
[03/04 20:57:30    864s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1536.0M
[03/04 20:57:30    864s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1536.0M
[03/04 20:57:30    864s] Core basic site is core
[03/04 20:57:30    864s] SiteArray: non-trimmed site array dimensions = 305 x 2762
[03/04 20:57:30    864s] SiteArray: use 3,436,544 bytes
[03/04 20:57:30    864s] SiteArray: current memory after site array memory allocation 1539.3M
[03/04 20:57:30    864s] SiteArray: FP blocked sites are writable
[03/04 20:57:30    864s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/04 20:57:30    864s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1539.3M
[03/04 20:57:30    864s] Process 19320 wires and vias for routing blockage and capacity analysis
[03/04 20:57:30    864s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.030, REAL:0.031, MEM:1539.3M
[03/04 20:57:30    864s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.120, REAL:0.116, MEM:1539.3M
[03/04 20:57:30    864s] OPERPROF:     Starting CMU at level 3, MEM:1539.3M
[03/04 20:57:30    864s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1539.3M
[03/04 20:57:30    864s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.130, REAL:0.129, MEM:1539.3M
[03/04 20:57:30    864s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1539.3MB).
[03/04 20:57:30    864s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.180, MEM:1539.3M
[03/04 20:57:30    864s] Cell 'LVLLHD8' is marked internal dont-use due to tech site checking failure.
[03/04 20:57:30    864s] Cell 'LVLLHD4' is marked internal dont-use due to tech site checking failure.
[03/04 20:57:30    864s] Cell 'LVLLHD2' is marked internal dont-use due to tech site checking failure.
[03/04 20:57:30    864s] Cell 'LVLLHD1' is marked internal dont-use due to tech site checking failure.
[03/04 20:57:30    864s] Cell 'LVLLHCD8' is marked internal dont-use due to tech site checking failure.
[03/04 20:57:30    864s] Cell 'LVLLHCD4' is marked internal dont-use due to tech site checking failure.
[03/04 20:57:30    864s] Cell 'LVLLHCD2' is marked internal dont-use due to tech site checking failure.
[03/04 20:57:30    864s] Cell 'LVLLHCD1' is marked internal dont-use due to tech site checking failure.
[03/04 20:57:30    864s] Cell 'FILL_NW_LL' is marked internal dont-use due to tech site checking failure.
[03/04 20:57:30    864s] Cell 'FILL_NW_HH' is marked internal dont-use due to tech site checking failure.
[03/04 20:57:30    864s] Cell 'FILL1_LL' is marked internal dont-use due to tech site checking failure.
[03/04 20:57:30    864s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[03/04 20:57:30    864s] 	Cell FILL1_LL, site bcore.
[03/04 20:57:30    864s] 	Cell FILL_NW_HH, site bcore.
[03/04 20:57:30    864s] 	Cell FILL_NW_LL, site bcore.
[03/04 20:57:30    864s] 	Cell LVLLHCD1, site bcore.
[03/04 20:57:30    864s] 	Cell LVLLHCD2, site bcore.
[03/04 20:57:30    864s] 	Cell LVLLHCD4, site bcore.
[03/04 20:57:30    864s] 	Cell LVLLHCD8, site bcore.
[03/04 20:57:30    864s] 	Cell LVLLHD1, site bcore.
[03/04 20:57:30    864s] 	Cell LVLLHD2, site bcore.
[03/04 20:57:30    864s] 	Cell LVLLHD4, site bcore.
[03/04 20:57:30    864s] 	Cell LVLLHD8, site bcore.
[03/04 20:57:30    864s] .
[03/04 20:57:30    864s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1539.3M
[03/04 20:57:30    864s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.072, MEM:1539.3M
[03/04 20:57:30    864s] LayerId::1 widthSet size::4
[03/04 20:57:30    864s] LayerId::2 widthSet size::4
[03/04 20:57:30    864s] LayerId::3 widthSet size::4
[03/04 20:57:30    864s] LayerId::4 widthSet size::4
[03/04 20:57:30    864s] LayerId::5 widthSet size::4
[03/04 20:57:30    864s] LayerId::6 widthSet size::4
[03/04 20:57:30    864s] LayerId::7 widthSet size::4
[03/04 20:57:30    864s] LayerId::8 widthSet size::4
[03/04 20:57:30    864s] Updating RC grid for preRoute extraction ...
[03/04 20:57:30    864s] Initializing multi-corner capacitance tables ... 
[03/04 20:57:30    864s] Initializing multi-corner resistance tables ...
[03/04 20:57:30    864s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.241643 ; uaWl: 1.000000 ; uaWlH: 0.123481 ; aWlH: 0.000000 ; Pmax: 0.814900 ; wcR: 0.636400 ; newSi: 0.088700 ; pMod: 83 ; 
[03/04 20:57:30    864s] 
[03/04 20:57:30    864s] Creating Lib Analyzer ...
[03/04 20:57:30    864s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/04 20:57:30    864s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/04 20:57:30    864s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/04 20:57:30    864s] 
[03/04 20:57:32    865s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:14:26 mem=1563.3M
[03/04 20:57:32    865s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:14:26 mem=1563.3M
[03/04 20:57:32    865s] Creating Lib Analyzer, finished. 
[03/04 20:57:32    865s] #optDebug: fT-S <1 2 3 1 0>
[03/04 20:57:32    866s] Initializing cpe interface
[03/04 20:57:33    867s] Processing average sequential pin duty cycle 
[03/04 20:57:36    870s] **optDesign ... cpu = 0:00:07, real = 0:00:06, mem = 1239.3M, totSessionCpu=0:14:31 **
[03/04 20:57:36    870s] *** optDesign -preCTS ***
[03/04 20:57:36    870s] DRC Margin: user margin 0.0; extra margin 0.2
[03/04 20:57:36    870s] Setup Target Slack: user slack 0; extra slack 0.0
[03/04 20:57:36    870s] Hold Target Slack: user slack 0
[03/04 20:57:36    870s] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/04 20:57:36    870s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1599.9M
[03/04 20:57:36    870s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.083, MEM:1599.9M
[03/04 20:57:37    870s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1599.9M
[03/04 20:57:37    870s] All LLGs are deleted
[03/04 20:57:37    870s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1599.9M
[03/04 20:57:37    870s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1596.6M
[03/04 20:57:37    870s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1596.6M
[03/04 20:57:37    870s] ### Creating LA Mngr. totSessionCpu=0:14:31 mem=1596.6M
[03/04 20:57:37    870s] ### Creating LA Mngr, finished. totSessionCpu=0:14:31 mem=1596.6M
[03/04 20:57:37    870s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1596.65 MB )
[03/04 20:57:37    870s] (I)       Started Loading and Dumping File ( Curr Mem: 1596.65 MB )
[03/04 20:57:37    870s] (I)       Reading DB...
[03/04 20:57:37    870s] (I)       Read data from FE... (mem=1596.6M)
[03/04 20:57:37    870s] (I)       Read nodes and places... (mem=1596.6M)
[03/04 20:57:37    870s] (I)       Number of ignored instance 0
[03/04 20:57:37    870s] (I)       Number of inbound cells 0
[03/04 20:57:37    870s] (I)       numMoveCells=32134, numMacros=0  numPads=258  numMultiRowHeightInsts=0
[03/04 20:57:37    870s] (I)       cell height: 3600, count: 32134
[03/04 20:57:37    870s] (I)       Done Read nodes and places (cpu=0.040s, mem=1603.0M)
[03/04 20:57:37    870s] (I)       Read nets... (mem=1603.0M)
[03/04 20:57:37    871s] (I)       numNets=33840  ignoredNets=0
[03/04 20:57:37    871s] (I)       Done Read nets (cpu=0.090s, mem=1614.5M)
[03/04 20:57:37    871s] (I)       Read rows... (mem=1614.5M)
[03/04 20:57:37    871s] (I)       Done Read rows (cpu=0.000s, mem=1614.5M)
[03/04 20:57:37    871s] (I)       Identified Clock instances: Flop 9392, Clock buffer/inverter 0, Gate 0, Logic 0
[03/04 20:57:37    871s] (I)       Read module constraints... (mem=1614.5M)
[03/04 20:57:37    871s] (I)       Done Read module constraints (cpu=0.000s, mem=1614.5M)
[03/04 20:57:37    871s] (I)       Done Read data from FE (cpu=0.150s, mem=1614.5M)
[03/04 20:57:37    871s] (I)       before initializing RouteDB syMemory usage = 1614.5 MB
[03/04 20:57:37    871s] (I)       Honor MSV route constraint: false
[03/04 20:57:37    871s] (I)       Maximum routing layer  : 127
[03/04 20:57:37    871s] (I)       Minimum routing layer  : 2
[03/04 20:57:37    871s] (I)       Supply scale factor H  : 1.00
[03/04 20:57:37    871s] (I)       Supply scale factor V  : 1.00
[03/04 20:57:37    871s] (I)       Tracks used by clock wire: 0
[03/04 20:57:37    871s] (I)       Reverse direction      : 
[03/04 20:57:37    871s] (I)       Honor partition pin guides: true
[03/04 20:57:37    871s] (I)       Route selected nets only: false
[03/04 20:57:37    871s] (I)       Route secondary PG pins: false
[03/04 20:57:37    871s] (I)       Second PG max fanout   : 2147483647
[03/04 20:57:37    871s] (I)       Buffering-aware routing: true
[03/04 20:57:37    871s] (I)       Spread congestion away from blockages: true
[03/04 20:57:37    871s] (I)       Overflow penalty cost  : 10
[03/04 20:57:37    871s] (I)       punchThroughDistance   : 5581.25
[03/04 20:57:37    871s] (I)       source-to-sink ratio   : 0.30
[03/04 20:57:37    871s] (I)       Apply function for special wires: true
[03/04 20:57:37    871s] (I)       Layer by layer blockage reading: true
[03/04 20:57:37    871s] (I)       Offset calculation fix : true
[03/04 20:57:37    871s] (I)       Route stripe layer range: 
[03/04 20:57:37    871s] (I)       Honor partition fences : 
[03/04 20:57:37    871s] (I)       Honor partition pin    : 
[03/04 20:57:37    871s] (I)       Honor partition fences with feedthrough: 
[03/04 20:57:37    871s] (I)       Counted 20188 PG shapes. We will not process PG shapes layer by layer.
[03/04 20:57:37    871s] (I)       Use row-based GCell size
[03/04 20:57:37    871s] (I)       Use row-based GCell align
[03/04 20:57:37    871s] (I)       GCell unit size   : 3600
[03/04 20:57:37    871s] (I)       GCell multiplier  : 1
[03/04 20:57:37    871s] (I)       GCell row height  : 3600
[03/04 20:57:37    871s] (I)       Actual row height : 3600
[03/04 20:57:37    871s] (I)       GCell align ref   : 20000 20000
[03/04 20:57:37    871s] [NR-eGR] Track table information for default rule: 
[03/04 20:57:37    871s] [NR-eGR] M1 has no routable track
[03/04 20:57:37    871s] [NR-eGR] M2 has single uniform track structure
[03/04 20:57:37    871s] [NR-eGR] M3 has single uniform track structure
[03/04 20:57:37    871s] [NR-eGR] M4 has single uniform track structure
[03/04 20:57:37    871s] [NR-eGR] M5 has single uniform track structure
[03/04 20:57:37    871s] [NR-eGR] M6 has single uniform track structure
[03/04 20:57:37    871s] [NR-eGR] M7 has single uniform track structure
[03/04 20:57:37    871s] [NR-eGR] M8 has single uniform track structure
[03/04 20:57:37    871s] (I)       ===========================================================================
[03/04 20:57:37    871s] (I)       == Report All Rule Vias ==
[03/04 20:57:37    871s] (I)       ===========================================================================
[03/04 20:57:37    871s] (I)        Via Rule : (Default)
[03/04 20:57:37    871s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/04 20:57:37    871s] (I)       ---------------------------------------------------------------------------
[03/04 20:57:37    871s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/04 20:57:37    871s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/04 20:57:37    871s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/04 20:57:37    871s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/04 20:57:37    871s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/04 20:57:37    871s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/04 20:57:37    871s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/04 20:57:37    871s] (I)        8    0 : ---                         0 : ---                      
[03/04 20:57:37    871s] (I)       ===========================================================================
[03/04 20:57:37    871s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1614.52 MB )
[03/04 20:57:37    871s] [NR-eGR] Read 31666 PG shapes
[03/04 20:57:37    871s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1614.52 MB )
[03/04 20:57:37    871s] [NR-eGR] #Routing Blockages  : 0
[03/04 20:57:37    871s] [NR-eGR] #Instance Blockages : 0
[03/04 20:57:37    871s] [NR-eGR] #PG Blockages       : 31666
[03/04 20:57:37    871s] [NR-eGR] #Bump Blockages     : 0
[03/04 20:57:37    871s] [NR-eGR] #Boundary Blockages : 0
[03/04 20:57:37    871s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/04 20:57:37    871s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/04 20:57:37    871s] (I)       readDataFromPlaceDB
[03/04 20:57:37    871s] (I)       Read net information..
[03/04 20:57:37    871s] [NR-eGR] Read numTotalNets=33840  numIgnoredNets=0
[03/04 20:57:37    871s] (I)       Read testcase time = 0.020 seconds
[03/04 20:57:37    871s] 
[03/04 20:57:37    871s] (I)       early_global_route_priority property id does not exist.
[03/04 20:57:37    871s] (I)       Start initializing grid graph
[03/04 20:57:37    871s] (I)       End initializing grid graph
[03/04 20:57:37    871s] (I)       Model blockages into capacity
[03/04 20:57:37    871s] (I)       Read Num Blocks=31666  Num Prerouted Wires=0  Num CS=0
[03/04 20:57:37    871s] (I)       Started Modeling ( Curr Mem: 1622.02 MB )
[03/04 20:57:37    871s] (I)       Started Modeling Layer 1 ( Curr Mem: 1622.02 MB )
[03/04 20:57:37    871s] (I)       Started Modeling Layer 2 ( Curr Mem: 1622.02 MB )
[03/04 20:57:37    871s] (I)       Layer 1 (V) : #blockages 13024 : #preroutes 0
[03/04 20:57:37    871s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1622.02 MB )
[03/04 20:57:37    871s] (I)       Started Modeling Layer 3 ( Curr Mem: 1622.02 MB )
[03/04 20:57:37    871s] (I)       Layer 2 (H) : #blockages 12400 : #preroutes 0
[03/04 20:57:37    871s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1622.02 MB )
[03/04 20:57:37    871s] (I)       Started Modeling Layer 4 ( Curr Mem: 1622.02 MB )
[03/04 20:57:37    871s] (I)       Layer 3 (V) : #blockages 6242 : #preroutes 0
[03/04 20:57:37    871s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1622.02 MB )
[03/04 20:57:37    871s] (I)       Started Modeling Layer 5 ( Curr Mem: 1622.02 MB )
[03/04 20:57:37    871s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/04 20:57:37    871s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1622.02 MB )
[03/04 20:57:37    871s] (I)       Started Modeling Layer 6 ( Curr Mem: 1622.02 MB )
[03/04 20:57:37    871s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/04 20:57:37    871s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1622.02 MB )
[03/04 20:57:37    871s] (I)       Started Modeling Layer 7 ( Curr Mem: 1622.02 MB )
[03/04 20:57:37    871s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/04 20:57:37    871s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.02 MB )
[03/04 20:57:37    871s] (I)       Started Modeling Layer 8 ( Curr Mem: 1622.02 MB )
[03/04 20:57:37    871s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/04 20:57:37    871s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1622.02 MB )
[03/04 20:57:37    871s] (I)       Finished Modeling ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 1622.02 MB )
[03/04 20:57:37    871s] (I)       -- layer congestion ratio --
[03/04 20:57:37    871s] (I)       Layer 1 : 0.100000
[03/04 20:57:37    871s] (I)       Layer 2 : 0.700000
[03/04 20:57:37    871s] (I)       Layer 3 : 0.700000
[03/04 20:57:37    871s] (I)       Layer 4 : 0.700000
[03/04 20:57:37    871s] (I)       Layer 5 : 0.700000
[03/04 20:57:37    871s] (I)       Layer 6 : 0.700000
[03/04 20:57:37    871s] (I)       Layer 7 : 0.700000
[03/04 20:57:37    871s] (I)       Layer 8 : 0.700000
[03/04 20:57:37    871s] (I)       ----------------------------
[03/04 20:57:37    871s] (I)       Number of ignored nets = 0
[03/04 20:57:37    871s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/04 20:57:37    871s] (I)       Number of clock nets = 1.  Ignored: No
[03/04 20:57:37    871s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/04 20:57:37    871s] (I)       Number of special nets = 0.  Ignored: Yes
[03/04 20:57:37    871s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/04 20:57:37    871s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/04 20:57:37    871s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/04 20:57:37    871s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/04 20:57:37    871s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/04 20:57:37    871s] (I)       Constructing bin map
[03/04 20:57:37    871s] (I)       Initialize bin information with width=7200 height=7200
[03/04 20:57:37    871s] (I)       Done constructing bin map
[03/04 20:57:37    871s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/04 20:57:37    871s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1622.0 MB
[03/04 20:57:37    871s] (I)       Ndr track 0 does not exist
[03/04 20:57:37    871s] (I)       Layer1  viaCost=300.00
[03/04 20:57:37    871s] (I)       Layer2  viaCost=100.00
[03/04 20:57:37    871s] (I)       Layer3  viaCost=100.00
[03/04 20:57:37    871s] (I)       Layer4  viaCost=100.00
[03/04 20:57:37    871s] (I)       Layer5  viaCost=100.00
[03/04 20:57:37    871s] (I)       Layer6  viaCost=200.00
[03/04 20:57:37    871s] (I)       Layer7  viaCost=100.00
[03/04 20:57:37    871s] (I)       ---------------------Grid Graph Info--------------------
[03/04 20:57:37    871s] (I)       Routing area        : (0, 0) - (1144800, 1138000)
[03/04 20:57:37    871s] (I)       Core area           : (20000, 20000) - (1124800, 1118000)
[03/04 20:57:37    871s] (I)       Site width          :   400  (dbu)
[03/04 20:57:37    871s] (I)       Row height          :  3600  (dbu)
[03/04 20:57:37    871s] (I)       GCell row height    :  3600  (dbu)
[03/04 20:57:37    871s] (I)       GCell width         :  3600  (dbu)
[03/04 20:57:37    871s] (I)       GCell height        :  3600  (dbu)
[03/04 20:57:37    871s] (I)       Grid                :   318   316     8
[03/04 20:57:37    871s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/04 20:57:37    871s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/04 20:57:37    871s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/04 20:57:37    871s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/04 20:57:37    871s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/04 20:57:37    871s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/04 20:57:37    871s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/04 20:57:37    871s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/04 20:57:37    871s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/04 20:57:37    871s] (I)       Total num of tracks :     0  2862  2844  2862  2844  2862   711   715
[03/04 20:57:37    871s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/04 20:57:37    871s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/04 20:57:37    871s] (I)       --------------------------------------------------------
[03/04 20:57:37    871s] 
[03/04 20:57:37    871s] [NR-eGR] ============ Routing rule table ============
[03/04 20:57:37    871s] [NR-eGR] Rule id: 0  Nets: 33840 
[03/04 20:57:37    871s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/04 20:57:37    871s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/04 20:57:37    871s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/04 20:57:37    871s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/04 20:57:37    871s] [NR-eGR] ========================================
[03/04 20:57:37    871s] [NR-eGR] 
[03/04 20:57:37    871s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/04 20:57:37    871s] (I)       blocked tracks on layer2 : = 172712 / 904392 (19.10%)
[03/04 20:57:37    871s] (I)       blocked tracks on layer3 : = 46367 / 904392 (5.13%)
[03/04 20:57:37    871s] (I)       blocked tracks on layer4 : = 194370 / 904392 (21.49%)
[03/04 20:57:37    871s] (I)       blocked tracks on layer5 : = 0 / 904392 (0.00%)
[03/04 20:57:37    871s] (I)       blocked tracks on layer6 : = 0 / 904392 (0.00%)
[03/04 20:57:37    871s] (I)       blocked tracks on layer7 : = 0 / 226098 (0.00%)
[03/04 20:57:37    871s] (I)       blocked tracks on layer8 : = 0 / 225940 (0.00%)
[03/04 20:57:37    871s] (I)       After initializing earlyGlobalRoute syMemory usage = 1626.0 MB
[03/04 20:57:37    871s] (I)       Finished Loading and Dumping File ( CPU: 0.26 sec, Real: 0.26 sec, Curr Mem: 1626.05 MB )
[03/04 20:57:37    871s] (I)       Started Global Routing ( Curr Mem: 1626.05 MB )
[03/04 20:57:37    871s] (I)       ============= Initialization =============
[03/04 20:57:37    871s] (I)       totalPins=120878  totalGlobalPin=117264 (97.01%)
[03/04 20:57:37    871s] (I)       Started Build MST ( Curr Mem: 1626.05 MB )
[03/04 20:57:37    871s] (I)       Generate topology with single threads
[03/04 20:57:37    871s] (I)       Finished Build MST ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1626.05 MB )
[03/04 20:57:37    871s] (I)       total 2D Cap : 4641708 = (1993009 H, 2648699 V)
[03/04 20:57:37    871s] (I)       #blocked areas for congestion spreading : 0
[03/04 20:57:37    871s] [NR-eGR] Layer group 1: route 33840 net(s) in layer range [2, 8]
[03/04 20:57:37    871s] (I)       ============  Phase 1a Route ============
[03/04 20:57:37    871s] (I)       Started Phase 1a ( Curr Mem: 1626.05 MB )
[03/04 20:57:37    871s] (I)       Finished Phase 1a ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1626.05 MB )
[03/04 20:57:37    871s] (I)       Usage: 309777 = (138961 H, 170816 V) = (6.97% H, 6.45% V) = (2.501e+05um H, 3.075e+05um V)
[03/04 20:57:37    871s] (I)       
[03/04 20:57:37    871s] (I)       ============  Phase 1b Route ============
[03/04 20:57:37    871s] (I)       Usage: 309777 = (138961 H, 170816 V) = (6.97% H, 6.45% V) = (2.501e+05um H, 3.075e+05um V)
[03/04 20:57:37    871s] (I)       
[03/04 20:57:37    871s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 5.575986e+05um
[03/04 20:57:37    871s] (I)       Congestion metric : 0.00%H 0.02%V, 0.02%HV
[03/04 20:57:37    871s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/04 20:57:37    871s] (I)       ============  Phase 1c Route ============
[03/04 20:57:37    871s] (I)       Usage: 309777 = (138961 H, 170816 V) = (6.97% H, 6.45% V) = (2.501e+05um H, 3.075e+05um V)
[03/04 20:57:37    871s] (I)       
[03/04 20:57:37    871s] (I)       ============  Phase 1d Route ============
[03/04 20:57:37    871s] (I)       Usage: 309777 = (138961 H, 170816 V) = (6.97% H, 6.45% V) = (2.501e+05um H, 3.075e+05um V)
[03/04 20:57:37    871s] (I)       
[03/04 20:57:37    871s] (I)       ============  Phase 1e Route ============
[03/04 20:57:37    871s] (I)       Started Phase 1e ( Curr Mem: 1626.05 MB )
[03/04 20:57:37    871s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 1626.05 MB )
[03/04 20:57:37    871s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1626.05 MB )
[03/04 20:57:37    871s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1626.05 MB )
[03/04 20:57:37    871s] (I)       Usage: 309777 = (138961 H, 170816 V) = (6.97% H, 6.45% V) = (2.501e+05um H, 3.075e+05um V)
[03/04 20:57:37    871s] (I)       
[03/04 20:57:37    871s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 5.575986e+05um
[03/04 20:57:37    871s] [NR-eGR] 
[03/04 20:57:37    871s] (I)       Current Phase 1l[Initialization] ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 1626.05 MB )
[03/04 20:57:37    871s] (I)       Running layer assignment with 1 threads
[03/04 20:57:37    871s] (I)       Finished Phase 1l ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 1626.05 MB )
[03/04 20:57:37    871s] (I)       ============  Phase 1l Route ============
[03/04 20:57:37    871s] (I)       
[03/04 20:57:37    871s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/04 20:57:37    871s] [NR-eGR]                        OverCon           OverCon           OverCon            
[03/04 20:57:37    871s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[03/04 20:57:37    871s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[03/04 20:57:37    871s] [NR-eGR] --------------------------------------------------------------------------------
[03/04 20:57:37    871s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/04 20:57:37    871s] [NR-eGR]      M2  (2)       145( 0.15%)        36( 0.04%)         3( 0.00%)   ( 0.19%) 
[03/04 20:57:37    871s] [NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/04 20:57:37    871s] [NR-eGR]      M4  (4)        13( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[03/04 20:57:37    871s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/04 20:57:37    871s] [NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/04 20:57:37    871s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/04 20:57:37    871s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/04 20:57:37    871s] [NR-eGR] --------------------------------------------------------------------------------
[03/04 20:57:37    871s] [NR-eGR] Total              158( 0.02%)        36( 0.01%)         3( 0.00%)   ( 0.03%) 
[03/04 20:57:37    871s] [NR-eGR] 
[03/04 20:57:37    871s] (I)       Finished Global Routing ( CPU: 0.37 sec, Real: 0.38 sec, Curr Mem: 1626.05 MB )
[03/04 20:57:37    871s] (I)       total 2D Cap : 4666706 = (1998641 H, 2668065 V)
[03/04 20:57:37    871s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/04 20:57:37    871s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/04 20:57:37    871s] (I)       ============= track Assignment ============
[03/04 20:57:37    871s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1626.05 MB )
[03/04 20:57:37    871s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1626.05 MB )
[03/04 20:57:37    871s] (I)       Started Greedy Track Assignment ( Curr Mem: 1626.05 MB )
[03/04 20:57:37    871s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/04 20:57:37    871s] (I)       Running track assignment with 1 threads
[03/04 20:57:37    871s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1626.05 MB )
[03/04 20:57:37    871s] (I)       Run Multi-thread track assignment
[03/04 20:57:38    872s] (I)       Finished Greedy Track Assignment ( CPU: 0.52 sec, Real: 0.52 sec, Curr Mem: 1626.05 MB )
[03/04 20:57:38    872s] [NR-eGR] --------------------------------------------------------------------------
[03/04 20:57:38    872s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 120878
[03/04 20:57:38    872s] [NR-eGR]     M2  (2V) length: 2.549667e+05um, number of vias: 184486
[03/04 20:57:38    872s] [NR-eGR]     M3  (3H) length: 2.516024e+05um, number of vias: 6731
[03/04 20:57:38    872s] [NR-eGR]     M4  (4V) length: 6.143899e+04um, number of vias: 1249
[03/04 20:57:38    872s] [NR-eGR]     M5  (5H) length: 8.656900e+03um, number of vias: 508
[03/04 20:57:38    872s] [NR-eGR]     M6  (6V) length: 4.909535e+03um, number of vias: 4
[03/04 20:57:38    872s] [NR-eGR]     M7  (7H) length: 8.000000e-01um, number of vias: 0
[03/04 20:57:38    872s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[03/04 20:57:38    872s] [NR-eGR] Total length: 5.815753e+05um, number of vias: 313856
[03/04 20:57:38    872s] [NR-eGR] --------------------------------------------------------------------------
[03/04 20:57:38    872s] [NR-eGR] Total eGR-routed clock nets wire length: 3.361270e+04um 
[03/04 20:57:38    872s] [NR-eGR] --------------------------------------------------------------------------
[03/04 20:57:38    872s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.48 sec, Real: 1.48 sec, Curr Mem: 1614.05 MB )
[03/04 20:57:38    872s] Extraction called for design 'fullchip' of instances=32134 and nets=33855 using extraction engine 'preRoute' .
[03/04 20:57:38    872s] PreRoute RC Extraction called for design fullchip.
[03/04 20:57:38    872s] RC Extraction called in multi-corner(2) mode.
[03/04 20:57:38    872s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/04 20:57:38    872s] RCMode: PreRoute
[03/04 20:57:38    872s]       RC Corner Indexes            0       1   
[03/04 20:57:38    872s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/04 20:57:38    872s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/04 20:57:38    872s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/04 20:57:38    872s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/04 20:57:38    872s] Shrink Factor                : 1.00000
[03/04 20:57:38    872s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/04 20:57:38    872s] Using capacitance table file ...
[03/04 20:57:38    872s] LayerId::1 widthSet size::4
[03/04 20:57:38    872s] LayerId::2 widthSet size::4
[03/04 20:57:38    872s] LayerId::3 widthSet size::4
[03/04 20:57:38    872s] LayerId::4 widthSet size::4
[03/04 20:57:38    872s] LayerId::5 widthSet size::4
[03/04 20:57:38    872s] LayerId::6 widthSet size::4
[03/04 20:57:38    872s] LayerId::7 widthSet size::4
[03/04 20:57:38    872s] LayerId::8 widthSet size::4
[03/04 20:57:38    872s] Updating RC grid for preRoute extraction ...
[03/04 20:57:38    872s] Initializing multi-corner capacitance tables ... 
[03/04 20:57:38    872s] Initializing multi-corner resistance tables ...
[03/04 20:57:38    872s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.246986 ; uaWl: 1.000000 ; uaWlH: 0.128971 ; aWlH: 0.000000 ; Pmax: 0.815400 ; wcR: 0.636400 ; newSi: 0.088700 ; pMod: 83 ; 
[03/04 20:57:39    872s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1597.047M)
[03/04 20:57:39    872s] ** Profile ** Start :  cpu=0:00:00.0, mem=1597.0M
[03/04 20:57:39    872s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1597.0M
[03/04 20:57:39    872s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1597.0M
[03/04 20:57:39    873s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1600.3M
[03/04 20:57:39    873s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.030, REAL:0.032, MEM:1600.3M
[03/04 20:57:39    873s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.110, REAL:0.117, MEM:1600.3M
[03/04 20:57:39    873s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.120, REAL:0.127, MEM:1600.3M
[03/04 20:57:39    873s] ** Profile ** Other data :  cpu=0:00:00.2, mem=1600.3M
[03/04 20:57:39    873s] Starting delay calculation for Setup views
[03/04 20:57:39    873s] #################################################################################
[03/04 20:57:39    873s] # Design Stage: PreRoute
[03/04 20:57:39    873s] # Design Name: fullchip
[03/04 20:57:39    873s] # Design Mode: 65nm
[03/04 20:57:39    873s] # Analysis Mode: MMMC Non-OCV 
[03/04 20:57:39    873s] # Parasitics Mode: No SPEF/RCDB
[03/04 20:57:39    873s] # Signoff Settings: SI Off 
[03/04 20:57:39    873s] #################################################################################
[03/04 20:57:40    874s] Calculate delays in BcWc mode...
[03/04 20:57:40    874s] Topological Sorting (REAL = 0:00:00.0, MEM = 1611.3M, InitMEM = 1606.3M)
[03/04 20:57:40    874s] Start delay calculation (fullDC) (1 T). (MEM=1611.26)
[03/04 20:57:40    874s] End AAE Lib Interpolated Model. (MEM=1622.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/04 20:57:46    880s] Total number of fetched objects 33843
[03/04 20:57:46    880s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/04 20:57:46    880s] End delay calculation. (MEM=1678.47 CPU=0:00:04.6 REAL=0:00:04.0)
[03/04 20:57:46    880s] End delay calculation (fullDC). (MEM=1678.47 CPU=0:00:06.3 REAL=0:00:06.0)
[03/04 20:57:46    880s] *** CDM Built up (cpu=0:00:07.5  real=0:00:07.0  mem= 1678.5M) ***
[03/04 20:57:47    881s] *** Done Building Timing Graph (cpu=0:00:08.3 real=0:00:08.0 totSessionCpu=0:14:41 mem=1678.5M)
[03/04 20:57:47    881s] ** Profile ** Overall slacks :  cpu=0:00:08.5, mem=1676.5M
[03/04 20:57:48    882s] ** Profile ** DRVs :  cpu=0:00:00.9, mem=1676.5M
[03/04 20:57:48    882s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -17.183 |
|           TNS (ns):|-30687.4 |
|    Violating Paths:|  14091  |
|          All Paths:|  17880  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    267 (267)     |   -0.578   |    267 (267)     |
|   max_tran     |   2442 (19278)   |  -18.593   |   2442 (19331)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.894%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1676.5M
[03/04 20:57:48    882s] **optDesign ... cpu = 0:00:18, real = 0:00:18, mem = 1292.8M, totSessionCpu=0:14:42 **
[03/04 20:57:48    882s] ** INFO : this run is activating medium effort placeOptDesign flow
[03/04 20:57:48    882s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/04 20:57:48    882s] ### Creating PhyDesignMc. totSessionCpu=0:14:42 mem=1627.5M
[03/04 20:57:48    882s] OPERPROF: Starting DPlace-Init at level 1, MEM:1627.5M
[03/04 20:57:48    882s] z: 2, totalTracks: 1
[03/04 20:57:48    882s] z: 4, totalTracks: 1
[03/04 20:57:48    882s] z: 6, totalTracks: 1
[03/04 20:57:48    882s] z: 8, totalTracks: 1
[03/04 20:57:48    882s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/04 20:57:48    882s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1627.5M
[03/04 20:57:48    882s] OPERPROF:     Starting CMU at level 3, MEM:1627.5M
[03/04 20:57:48    882s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1627.5M
[03/04 20:57:48    882s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.085, MEM:1627.5M
[03/04 20:57:48    882s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1627.5MB).
[03/04 20:57:48    882s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.137, MEM:1627.5M
[03/04 20:57:48    882s] TotalInstCnt at PhyDesignMc Initialization: 32,134
[03/04 20:57:48    882s] ### Creating PhyDesignMc, finished. totSessionCpu=0:14:43 mem=1627.5M
[03/04 20:57:48    882s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1627.5M
[03/04 20:57:48    882s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.078, MEM:1627.5M
[03/04 20:57:48    882s] TotalInstCnt at PhyDesignMc Destruction: 32,134
[03/04 20:57:48    882s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/04 20:57:48    882s] ### Creating PhyDesignMc. totSessionCpu=0:14:43 mem=1627.5M
[03/04 20:57:48    882s] OPERPROF: Starting DPlace-Init at level 1, MEM:1627.5M
[03/04 20:57:48    882s] z: 2, totalTracks: 1
[03/04 20:57:48    882s] z: 4, totalTracks: 1
[03/04 20:57:48    882s] z: 6, totalTracks: 1
[03/04 20:57:48    882s] z: 8, totalTracks: 1
[03/04 20:57:48    882s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/04 20:57:48    882s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1627.5M
[03/04 20:57:49    882s] OPERPROF:     Starting CMU at level 3, MEM:1627.5M
[03/04 20:57:49    882s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1627.5M
[03/04 20:57:49    882s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.089, MEM:1627.5M
[03/04 20:57:49    882s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1627.5MB).
[03/04 20:57:49    882s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.127, MEM:1627.5M
[03/04 20:57:49    883s] TotalInstCnt at PhyDesignMc Initialization: 32,134
[03/04 20:57:49    883s] ### Creating PhyDesignMc, finished. totSessionCpu=0:14:43 mem=1627.5M
[03/04 20:57:49    883s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1627.5M
[03/04 20:57:49    883s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.068, MEM:1627.5M
[03/04 20:57:49    883s] TotalInstCnt at PhyDesignMc Destruction: 32,134
[03/04 20:57:49    883s] *** Starting optimizing excluded clock nets MEM= 1627.5M) ***
[03/04 20:57:49    883s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1627.5M) ***
[03/04 20:57:49    883s] FDS started ...
[03/04 20:57:49    883s] 
[03/04 20:57:49    883s] Begin Power Analysis
[03/04 20:57:49    883s] 
[03/04 20:57:50    883s]              0V	    VSS
[03/04 20:57:50    883s]            0.9V	    VDD
[03/04 20:57:50    883s] Begin Processing Timing Library for Power Calculation
[03/04 20:57:50    883s] 
[03/04 20:57:50    883s] Begin Processing Timing Library for Power Calculation
[03/04 20:57:50    883s] 
[03/04 20:57:50    883s] 
[03/04 20:57:50    883s] 
[03/04 20:57:50    883s] Begin Processing Power Net/Grid for Power Calculation
[03/04 20:57:50    883s] 
[03/04 20:57:50    883s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1304.25MB/2782.63MB/1355.93MB)
[03/04 20:57:50    883s] 
[03/04 20:57:50    883s] Begin Processing Timing Window Data for Power Calculation
[03/04 20:57:50    883s] 
[03/04 20:57:50    883s] clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1304.26MB/2782.63MB/1355.93MB)
[03/04 20:57:50    884s] 
[03/04 20:57:50    884s] Begin Processing User Attributes
[03/04 20:57:50    884s] 
[03/04 20:57:50    884s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1304.27MB/2782.63MB/1355.93MB)
[03/04 20:57:50    884s] 
[03/04 20:57:50    884s] Begin Processing Signal Activity
[03/04 20:57:50    884s] 
[03/04 20:57:51    885s] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1304.59MB/2782.63MB/1355.93MB)
[03/04 20:57:51    885s] 
[03/04 20:57:51    885s] Begin Power Computation
[03/04 20:57:51    885s] 
[03/04 20:57:51    885s]       ----------------------------------------------------------
[03/04 20:57:51    885s]       # of cell(s) missing both power/leakage table: 0
[03/04 20:57:51    885s]       # of cell(s) missing power table: 1
[03/04 20:57:51    885s]       # of cell(s) missing leakage table: 0
[03/04 20:57:51    885s]       # of MSMV cell(s) missing power_level: 0
[03/04 20:57:51    885s]       ----------------------------------------------------------
[03/04 20:57:51    885s] CellName                                  Missing Table(s)
[03/04 20:57:51    885s] TIEL                                      internal power, 
[03/04 20:57:51    885s] 
[03/04 20:57:51    885s] 
[03/04 20:57:55    889s] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=1304.93MB/2782.63MB/1355.93MB)
[03/04 20:57:55    889s] 
[03/04 20:57:55    889s] Begin Processing User Attributes
[03/04 20:57:55    889s] 
[03/04 20:57:55    889s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1304.93MB/2782.63MB/1355.93MB)
[03/04 20:57:55    889s] 
[03/04 20:57:55    889s] Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total/peak)=1304.99MB/2782.63MB/1355.93MB)
[03/04 20:57:55    889s] 
[03/04 20:57:55    889s] *



[03/04 20:57:55    889s] Total Power
[03/04 20:57:55    889s] -----------------------------------------------------------------------------------------
[03/04 20:57:55    889s] Total Internal Power:      102.21805834 	   82.3936%
[03/04 20:57:55    889s] Total Switching Power:      20.74611063 	   16.7225%
[03/04 20:57:55    889s] Total Leakage Power:         1.09655874 	    0.8839%
[03/04 20:57:55    889s] Total Power:               124.06072779
[03/04 20:57:55    889s] -----------------------------------------------------------------------------------------
[03/04 20:57:55    889s] Processing average sequential pin duty cycle 
[03/04 20:57:56    890s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/04 20:57:56    890s] ### Creating PhyDesignMc. totSessionCpu=0:14:50 mem=1634.0M
[03/04 20:57:56    890s] OPERPROF: Starting DPlace-Init at level 1, MEM:1634.0M
[03/04 20:57:56    890s] z: 2, totalTracks: 1
[03/04 20:57:56    890s] z: 4, totalTracks: 1
[03/04 20:57:56    890s] z: 6, totalTracks: 1
[03/04 20:57:56    890s] z: 8, totalTracks: 1
[03/04 20:57:56    890s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/04 20:57:56    890s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1634.0M
[03/04 20:57:56    890s] OPERPROF:     Starting CMU at level 3, MEM:1634.0M
[03/04 20:57:56    890s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:1634.0M
[03/04 20:57:56    890s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.090, MEM:1634.0M
[03/04 20:57:56    890s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1634.0MB).
[03/04 20:57:56    890s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.136, MEM:1634.0M
[03/04 20:57:56    890s] TotalInstCnt at PhyDesignMc Initialization: 32,134
[03/04 20:57:56    890s] ### Creating PhyDesignMc, finished. totSessionCpu=0:14:50 mem=1634.0M
[03/04 20:57:56    890s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1634.0M
[03/04 20:57:56    890s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1634.0M
[03/04 20:57:56    890s] Finished cut-off ROI computation ...
[03/04 20:57:58    892s] Completed resizing move eval ...
[03/04 20:57:58    892s] Committed moves ...
[03/04 20:57:59    892s] FDS :: Updated timing
[03/04 20:57:59    893s] FDS :: Design WNS: -17.183 ns
[03/04 20:57:59    893s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1680.1M
[03/04 20:57:59    893s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.072, MEM:1680.1M
[03/04 20:57:59    893s] TotalInstCnt at PhyDesignMc Destruction: 32,134
[03/04 20:57:59    893s] 
[03/04 20:57:59    893s]  152 instances changed cell type
[03/04 20:57:59    893s] 
[03/04 20:57:59    893s]                        UpSize    DownSize   SameSize   Total
[03/04 20:57:59    893s]                        ------    --------   --------   -----
[03/04 20:57:59    893s]     Sequential            0          0          0          0
[03/04 20:57:59    893s]  Combinational            0        152          0        152
[03/04 20:57:59    893s] 
[03/04 20:57:59    893s]  152 instances resized during new FDS.
[03/04 20:57:59    893s] 
[03/04 20:57:59    893s] Number of insts committed for which the initial cell was dont use = 0
[03/04 20:57:59    893s] 
[03/04 20:57:59    893s] *** FDS finished (cpu=0:00:10.0 real=0:00:10.0 mem=1680.1M) ***
[03/04 20:57:59    893s] 
[03/04 20:57:59    893s] The useful skew maximum allowed delay is: 0.2
[03/04 20:58:00    893s] #InfoCS: Num dontuse cells 92, Num usable cells 755
[03/04 20:58:00    893s] optDesignOneStep: Power Flow
[03/04 20:58:00    893s] #InfoCS: Num dontuse cells 92, Num usable cells 755
[03/04 20:58:00    893s] Deleting Lib Analyzer.
[03/04 20:58:00    894s] Info: 1 clock net  excluded from IPO operation.
[03/04 20:58:00    894s] ### Creating LA Mngr. totSessionCpu=0:14:54 mem=1680.1M
[03/04 20:58:00    894s] ### Creating LA Mngr, finished. totSessionCpu=0:14:54 mem=1680.1M
[03/04 20:58:00    894s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[03/04 20:58:00    894s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:14:54.1/0:52:40.5 (0.3), mem = 1680.1M
[03/04 20:58:00    894s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.21834.1
[03/04 20:58:00    894s] (I,S,L,T): WC_VIEW: 101.116, 20.461, 1.07442, 122.652
[03/04 20:58:00    894s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/04 20:58:00    894s] ### Creating PhyDesignMc. totSessionCpu=0:14:54 mem=1680.1M
[03/04 20:58:00    894s] OPERPROF: Starting DPlace-Init at level 1, MEM:1680.1M
[03/04 20:58:00    894s] z: 2, totalTracks: 1
[03/04 20:58:00    894s] z: 4, totalTracks: 1
[03/04 20:58:00    894s] z: 6, totalTracks: 1
[03/04 20:58:00    894s] z: 8, totalTracks: 1
[03/04 20:58:00    894s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/04 20:58:00    894s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1680.1M
[03/04 20:58:00    894s] OPERPROF:     Starting CMU at level 3, MEM:1680.1M
[03/04 20:58:00    894s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:1680.1M
[03/04 20:58:00    894s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.098, MEM:1680.1M
[03/04 20:58:00    894s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1680.1MB).
[03/04 20:58:00    894s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.139, MEM:1680.1M
[03/04 20:58:00    894s] TotalInstCnt at PhyDesignMc Initialization: 32,134
[03/04 20:58:00    894s] ### Creating PhyDesignMc, finished. totSessionCpu=0:14:55 mem=1680.1M
[03/04 20:58:00    894s] ### Creating TopoMgr, started
[03/04 20:58:00    894s] ### Creating TopoMgr, finished
[03/04 20:58:00    894s] 
[03/04 20:58:00    894s] Footprint cell information for calculating maxBufDist
[03/04 20:58:00    894s] *info: There are 18 candidate Buffer cells
[03/04 20:58:00    894s] *info: There are 18 candidate Inverter cells
[03/04 20:58:00    894s] 
[03/04 20:58:01    895s] ### Creating RouteCongInterface, started
[03/04 20:58:01    895s] 
[03/04 20:58:01    895s] Creating Lib Analyzer ...
[03/04 20:58:01    895s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/04 20:58:01    895s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/04 20:58:01    895s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/04 20:58:01    895s] 
[03/04 20:58:02    896s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:14:56 mem=1762.9M
[03/04 20:58:02    896s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:14:56 mem=1762.9M
[03/04 20:58:02    896s] Creating Lib Analyzer, finished. 
[03/04 20:58:02    896s] 
[03/04 20:58:02    896s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.4952} {7, 0.091, 0.4952} {8, 0.045, 0.4465} 
[03/04 20:58:02    896s] 
[03/04 20:58:02    896s] #optDebug: {0, 1.200}
[03/04 20:58:02    896s] ### Creating RouteCongInterface, finished
[03/04 20:58:04    898s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1782.0M
[03/04 20:58:04    898s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.001, MEM:1782.0M
[03/04 20:58:04    898s] 
[03/04 20:58:04    898s] Netlist preparation processing... 
[03/04 20:58:04    898s] 
[03/04 20:58:04    898s] Constant propagation run...
[03/04 20:58:04    898s] CPU of constant propagation run : 0:00:00.0 (mem :1782.0M)
[03/04 20:58:04    898s] 
[03/04 20:58:04    898s] Dangling output instance removal run...
[03/04 20:58:04    898s] CPU of dangling output instance removal run : 0:00:00.0 (mem :1782.0M)
[03/04 20:58:04    898s] 
[03/04 20:58:04    898s] Dont care observability instance removal run...
[03/04 20:58:04    898s] CPU of dont care observability instance removal run : 0:00:00.0 (mem :1782.0M)
[03/04 20:58:04    898s] 
[03/04 20:58:04    898s] Removed instances... 
[03/04 20:58:04    898s] 
[03/04 20:58:04    898s] Replaced instances... 
[03/04 20:58:04    898s] 
[03/04 20:58:04    898s] Removed 0 instance
[03/04 20:58:04    898s] 	CPU for removing db instances : 0:00:00.0 (mem :1782.0M)
[03/04 20:58:04    898s] 	CPU for removing timing graph nodes : 0:00:00.0 (mem :1782.0M)
[03/04 20:58:04    898s] CPU of: netlist preparation :0:00:00.1 (mem :1782.0M)
[03/04 20:58:04    898s] 
[03/04 20:58:04    898s] Mark undriven nets with IPOIgnored run...
[03/04 20:58:04    898s] CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1782.0M)
[03/04 20:58:04    898s] *info: Marking 0 isolation instances dont touch
[03/04 20:58:04    898s] *info: Marking 0 level shifter instances dont touch
[03/04 20:58:04    898s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1762.9M
[03/04 20:58:04    898s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.069, MEM:1762.9M
[03/04 20:58:04    898s] TotalInstCnt at PhyDesignMc Destruction: 32,134
[03/04 20:58:04    898s] (I,S,L,T): WC_VIEW: 101.116, 20.461, 1.07442, 122.652
[03/04 20:58:04    898s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.21834.1
[03/04 20:58:04    898s] *** AreaOpt [finish] : cpu/real = 0:00:04.7/0:00:04.7 (1.0), totSession cpu/real = 0:14:58.8/0:52:45.2 (0.3), mem = 1762.9M
[03/04 20:58:04    898s] 
[03/04 20:58:04    898s] =============================================================================================
[03/04 20:58:04    898s]  Step TAT Report for SimplifyNetlist #1
[03/04 20:58:04    898s] =============================================================================================
[03/04 20:58:04    898s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/04 20:58:04    898s] ---------------------------------------------------------------------------------------------
[03/04 20:58:04    898s] [ LibAnalyzerInit        ]      1   0:00:01.1  (  21.8 % )     0:00:01.1 /  0:00:01.1    1.0
[03/04 20:58:04    898s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    4.6
[03/04 20:58:04    898s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   6.4 % )     0:00:00.3 /  0:00:00.3    1.0
[03/04 20:58:04    898s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.7 % )     0:00:01.2 /  0:00:01.2    1.0
[03/04 20:58:04    898s] [ SteinerInterfaceInit   ]      1   0:00:00.5  (  10.7 % )     0:00:00.5 /  0:00:00.5    1.0
[03/04 20:58:04    898s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/04 20:58:04    898s] [ MISC                   ]          0:00:02.8  (  58.3 % )     0:00:02.8 /  0:00:02.8    1.0
[03/04 20:58:04    898s] ---------------------------------------------------------------------------------------------
[03/04 20:58:04    898s]  SimplifyNetlist #1 TOTAL           0:00:04.9  ( 100.0 % )     0:00:04.9 /  0:00:04.9    1.0
[03/04 20:58:04    898s] ---------------------------------------------------------------------------------------------
[03/04 20:58:04    898s] 
[03/04 20:58:04    898s] skipped the cell partition in DRV
[03/04 20:58:05    899s] Leakage Power Opt: re-selecting buf/inv list 
[03/04 20:58:05    899s] #InfoCS: Num dontuse cells 92, Num usable cells 755
[03/04 20:58:05    899s] optDesignOneStep: Power Flow
[03/04 20:58:05    899s] #InfoCS: Num dontuse cells 92, Num usable cells 755
[03/04 20:58:05    899s] Deleting Lib Analyzer.
[03/04 20:58:05    899s] Begin: GigaOpt high fanout net optimization
[03/04 20:58:05    899s] GigaOpt HFN: use maxLocalDensity 1.2
[03/04 20:58:05    899s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[03/04 20:58:05    899s] Info: 1 clock net  excluded from IPO operation.
[03/04 20:58:05    899s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:14:59.8/0:52:46.2 (0.3), mem = 1698.2M
[03/04 20:58:05    899s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.21834.2
[03/04 20:58:06    900s] (I,S,L,T): WC_VIEW: 101.116, 20.461, 1.07442, 122.652
[03/04 20:58:06    900s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/04 20:58:06    900s] ### Creating PhyDesignMc. totSessionCpu=0:15:00 mem=1698.2M
[03/04 20:58:06    900s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/04 20:58:06    900s] OPERPROF: Starting DPlace-Init at level 1, MEM:1698.2M
[03/04 20:58:06    900s] z: 2, totalTracks: 1
[03/04 20:58:06    900s] z: 4, totalTracks: 1
[03/04 20:58:06    900s] z: 6, totalTracks: 1
[03/04 20:58:06    900s] z: 8, totalTracks: 1
[03/04 20:58:06    900s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/04 20:58:06    900s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1698.2M
[03/04 20:58:06    900s] OPERPROF:     Starting CMU at level 3, MEM:1698.2M
[03/04 20:58:06    900s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1698.2M
[03/04 20:58:06    900s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.095, MEM:1698.2M
[03/04 20:58:06    900s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1698.2MB).
[03/04 20:58:06    900s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.137, MEM:1698.2M
[03/04 20:58:06    900s] TotalInstCnt at PhyDesignMc Initialization: 32,134
[03/04 20:58:06    900s] ### Creating PhyDesignMc, finished. totSessionCpu=0:15:00 mem=1698.2M
[03/04 20:58:06    900s] ### Creating RouteCongInterface, started
[03/04 20:58:06    900s] 
[03/04 20:58:06    900s] Creating Lib Analyzer ...
[03/04 20:58:06    900s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/04 20:58:06    900s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/04 20:58:06    900s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/04 20:58:06    900s] 
[03/04 20:58:07    901s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:15:02 mem=1698.2M
[03/04 20:58:07    901s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:15:02 mem=1698.2M
[03/04 20:58:07    901s] Creating Lib Analyzer, finished. 
[03/04 20:58:07    901s] 
[03/04 20:58:07    901s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.7804} {6, 0.091, 0.3961} {7, 0.091, 0.3961} {8, 0.045, 0.3572} 
[03/04 20:58:07    901s] 
[03/04 20:58:07    901s] #optDebug: {0, 1.200}
[03/04 20:58:07    901s] ### Creating RouteCongInterface, finished
[03/04 20:58:10    904s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/04 20:58:10    904s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1698.2M
[03/04 20:58:10    904s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.071, MEM:1698.2M
[03/04 20:58:10    904s] TotalInstCnt at PhyDesignMc Destruction: 32,134
[03/04 20:58:10    904s] (I,S,L,T): WC_VIEW: 101.116, 20.461, 1.07442, 122.652
[03/04 20:58:10    904s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.21834.2
[03/04 20:58:10    904s] *** DrvOpt [finish] : cpu/real = 0:00:04.9/0:00:04.9 (1.0), totSession cpu/real = 0:15:04.7/0:52:51.0 (0.3), mem = 1698.2M
[03/04 20:58:10    904s] 
[03/04 20:58:10    904s] =============================================================================================
[03/04 20:58:10    904s]  Step TAT Report for DrvOpt #1
[03/04 20:58:10    904s] =============================================================================================
[03/04 20:58:10    904s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/04 20:58:10    904s] ---------------------------------------------------------------------------------------------
[03/04 20:58:10    904s] [ LibAnalyzerInit        ]      1   0:00:01.0  (  20.7 % )     0:00:01.0 /  0:00:01.0    1.0
[03/04 20:58:10    904s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/04 20:58:10    904s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   6.3 % )     0:00:00.3 /  0:00:00.3    1.0
[03/04 20:58:10    904s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.0 % )     0:00:01.1 /  0:00:01.1    1.0
[03/04 20:58:10    904s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/04 20:58:10    904s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.6
[03/04 20:58:10    904s] [ MISC                   ]          0:00:03.5  (  70.9 % )     0:00:03.5 /  0:00:03.5    1.0
[03/04 20:58:10    904s] ---------------------------------------------------------------------------------------------
[03/04 20:58:10    904s]  DrvOpt #1 TOTAL                    0:00:05.0  ( 100.0 % )     0:00:05.0 /  0:00:05.0    1.0
[03/04 20:58:10    904s] ---------------------------------------------------------------------------------------------
[03/04 20:58:10    904s] 
[03/04 20:58:10    904s] GigaOpt HFN: restore maxLocalDensity to 0.98
[03/04 20:58:10    904s] End: GigaOpt high fanout net optimization
[03/04 20:58:10    904s] Begin: GigaOpt DRV Optimization
[03/04 20:58:10    904s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 1 -largeScaleFixing -maxIter 2 -max_fanout -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[03/04 20:58:10    904s] Info: 1 clock net  excluded from IPO operation.
[03/04 20:58:10    904s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:15:04.8/0:52:51.1 (0.3), mem = 1698.2M
[03/04 20:58:10    904s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.21834.3
[03/04 20:58:11    905s] (I,S,L,T): WC_VIEW: 101.116, 20.461, 1.07442, 122.652
[03/04 20:58:11    905s] PhyDesignGrid: maxLocalDensity 3.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/04 20:58:11    905s] ### Creating PhyDesignMc. totSessionCpu=0:15:05 mem=1698.2M
[03/04 20:58:11    905s] OPERPROF: Starting DPlace-Init at level 1, MEM:1698.2M
[03/04 20:58:11    905s] z: 2, totalTracks: 1
[03/04 20:58:11    905s] z: 4, totalTracks: 1
[03/04 20:58:11    905s] z: 6, totalTracks: 1
[03/04 20:58:11    905s] z: 8, totalTracks: 1
[03/04 20:58:11    905s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/04 20:58:11    905s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1698.2M
[03/04 20:58:11    905s] OPERPROF:     Starting CMU at level 3, MEM:1698.2M
[03/04 20:58:11    905s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1698.2M
[03/04 20:58:11    905s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.092, MEM:1698.2M
[03/04 20:58:11    905s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1698.2MB).
[03/04 20:58:11    905s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.132, MEM:1698.2M
[03/04 20:58:11    905s] TotalInstCnt at PhyDesignMc Initialization: 32,134
[03/04 20:58:11    905s] ### Creating PhyDesignMc, finished. totSessionCpu=0:15:05 mem=1698.2M
[03/04 20:58:11    905s] ### Creating RouteCongInterface, started
[03/04 20:58:11    905s] 
[03/04 20:58:11    905s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.7804} {6, 0.091, 0.3961} {7, 0.091, 0.3961} {8, 0.045, 0.3572} 
[03/04 20:58:11    905s] 
[03/04 20:58:11    905s] #optDebug: {0, 1.200}
[03/04 20:58:11    905s] ### Creating RouteCongInterface, finished
[03/04 20:58:14    908s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1717.2M
[03/04 20:58:14    908s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1717.2M
[03/04 20:58:14    908s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/04 20:58:14    908s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[03/04 20:58:14    908s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/04 20:58:14    908s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/04 20:58:14    908s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/04 20:58:15    909s] Info: violation cost 120347.421875 (cap = 762.389771, tran = 119552.031250, len = 0.000000, fanout load = 0.000000, fanout count = 33.000000, glitch 0.000000)
[03/04 20:58:15    909s] |  2602| 21077|   -18.74|   364|   364|    -0.59|     0|     0|     0|     0|   -17.18|-31036.19|       0|       0|       0|  49.70|          |         |
[03/04 20:58:21    914s] Info: violation cost 3.065130 (cap = 0.096347, tran = 2.968783, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/04 20:58:21    914s] |     2|    17|    -0.11|     1|     1|    -0.00|     0|     0|     0|     0|    -1.59| -4242.48|     206|       6|     371|  50.01| 0:00:06.0|  1780.4M|
[03/04 20:58:21    915s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/04 20:58:21    915s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.59| -4182.54|       0|       0|       2|  50.01| 0:00:00.0|  1780.4M|
[03/04 20:58:21    915s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/04 20:58:21    915s] **** Begin NDR-Layer Usage Statistics ****
[03/04 20:58:21    915s] 0 Ndr or Layer constraints added by optimization 
[03/04 20:58:21    915s] **** End NDR-Layer Usage Statistics ****
[03/04 20:58:21    915s] 
[03/04 20:58:21    915s] *** Finish DRV Fixing (cpu=0:00:06.7 real=0:00:07.0 mem=1780.4M) ***
[03/04 20:58:21    915s] 
[03/04 20:58:21    915s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1761.3M
[03/04 20:58:21    915s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.074, MEM:1761.3M
[03/04 20:58:21    915s] TotalInstCnt at PhyDesignMc Destruction: 32,346
[03/04 20:58:21    915s] (I,S,L,T): WC_VIEW: 100.642, 20.5335, 1.08654, 122.262
[03/04 20:58:21    915s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.21834.3
[03/04 20:58:21    915s] *** DrvOpt [finish] : cpu/real = 0:00:10.5/0:00:10.5 (1.0), totSession cpu/real = 0:15:15.3/0:53:01.7 (0.3), mem = 1761.3M
[03/04 20:58:21    915s] 
[03/04 20:58:21    915s] =============================================================================================
[03/04 20:58:21    915s]  Step TAT Report for DrvOpt #2
[03/04 20:58:21    915s] =============================================================================================
[03/04 20:58:21    915s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/04 20:58:21    915s] ---------------------------------------------------------------------------------------------
[03/04 20:58:21    915s] [ SlackTraversorInit     ]      1   0:00:00.2  (   2.2 % )     0:00:00.2 /  0:00:00.2    1.0
[03/04 20:58:21    915s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/04 20:58:21    915s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   2.8 % )     0:00:00.3 /  0:00:00.3    1.0
[03/04 20:58:21    915s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[03/04 20:58:21    915s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/04 20:58:21    915s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:05.8 /  0:00:05.9    1.0
[03/04 20:58:21    915s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/04 20:58:21    915s] [ OptEval                ]      4   0:00:02.8  (  26.6 % )     0:00:02.8 /  0:00:02.8    1.0
[03/04 20:58:21    915s] [ OptCommit              ]      4   0:00:00.4  (   4.0 % )     0:00:00.4 /  0:00:00.4    1.0
[03/04 20:58:21    915s] [ IncrTimingUpdate       ]      4   0:00:00.5  (   5.0 % )     0:00:00.5 /  0:00:00.5    1.0
[03/04 20:58:21    915s] [ PostCommitDelayUpdate  ]      4   0:00:00.4  (   3.4 % )     0:00:02.0 /  0:00:02.1    1.0
[03/04 20:58:21    915s] [ IncrDelayCalc          ]     25   0:00:01.7  (  15.8 % )     0:00:01.7 /  0:00:01.7    1.0
[03/04 20:58:21    915s] [ DrvFindVioNets         ]      3   0:00:00.5  (   4.6 % )     0:00:00.5 /  0:00:00.5    1.0
[03/04 20:58:21    915s] [ DrvComputeSummary      ]      3   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.8
[03/04 20:58:21    915s] [ MISC                   ]          0:00:03.6  (  34.0 % )     0:00:03.6 /  0:00:03.6    1.0
[03/04 20:58:21    915s] ---------------------------------------------------------------------------------------------
[03/04 20:58:21    915s]  DrvOpt #2 TOTAL                    0:00:10.6  ( 100.0 % )     0:00:10.6 /  0:00:10.6    1.0
[03/04 20:58:21    915s] ---------------------------------------------------------------------------------------------
[03/04 20:58:21    915s] 
[03/04 20:58:21    915s] End: GigaOpt DRV Optimization
[03/04 20:58:21    915s] GigaOpt DRV: restore maxLocalDensity to 0.98
[03/04 20:58:21    915s] Leakage Power Opt: resetting the buf/inv selection
[03/04 20:58:21    915s] **optDesign ... cpu = 0:00:51, real = 0:00:51, mem = 1388.9M, totSessionCpu=0:15:15 **
[03/04 20:58:21    915s] 
[03/04 20:58:21    915s] Active setup views:
[03/04 20:58:21    915s]  WC_VIEW
[03/04 20:58:21    915s]   Dominating endpoints: 0
[03/04 20:58:21    915s]   Dominating TNS: -0.000
[03/04 20:58:21    915s] 
[03/04 20:58:21    915s] Leakage Power Opt: re-selecting buf/inv list 
[03/04 20:58:21    915s] #InfoCS: Num dontuse cells 92, Num usable cells 755
[03/04 20:58:21    915s] optDesignOneStep: Power Flow
[03/04 20:58:21    915s] #InfoCS: Num dontuse cells 92, Num usable cells 755
[03/04 20:58:21    915s] Deleting Lib Analyzer.
[03/04 20:58:21    915s] Begin: GigaOpt Global Optimization
[03/04 20:58:21    915s] *info: use new DP (enabled)
[03/04 20:58:21    915s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 3 -maxIterForLEPG 50
[03/04 20:58:21    915s] Info: 1 clock net  excluded from IPO operation.
[03/04 20:58:21    915s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:15:15.8/0:53:02.2 (0.3), mem = 1723.3M
[03/04 20:58:21    915s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.21834.4
[03/04 20:58:22    916s] (I,S,L,T): WC_VIEW: 100.642, 20.5335, 1.08654, 122.262
[03/04 20:58:22    916s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/04 20:58:22    916s] ### Creating PhyDesignMc. totSessionCpu=0:15:16 mem=1723.3M
[03/04 20:58:22    916s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/04 20:58:22    916s] OPERPROF: Starting DPlace-Init at level 1, MEM:1723.3M
[03/04 20:58:22    916s] z: 2, totalTracks: 1
[03/04 20:58:22    916s] z: 4, totalTracks: 1
[03/04 20:58:22    916s] z: 6, totalTracks: 1
[03/04 20:58:22    916s] z: 8, totalTracks: 1
[03/04 20:58:22    916s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/04 20:58:22    916s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1723.3M
[03/04 20:58:22    916s] OPERPROF:     Starting CMU at level 3, MEM:1723.3M
[03/04 20:58:22    916s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:1723.3M
[03/04 20:58:22    916s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.096, MEM:1723.3M
[03/04 20:58:22    916s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1723.3MB).
[03/04 20:58:22    916s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.137, MEM:1723.3M
[03/04 20:58:22    916s] TotalInstCnt at PhyDesignMc Initialization: 32,346
[03/04 20:58:22    916s] ### Creating PhyDesignMc, finished. totSessionCpu=0:15:17 mem=1723.3M
[03/04 20:58:22    916s] ### Creating RouteCongInterface, started
[03/04 20:58:22    916s] 
[03/04 20:58:22    916s] Creating Lib Analyzer ...
[03/04 20:58:22    916s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/04 20:58:22    916s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/04 20:58:22    916s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/04 20:58:22    916s] 
[03/04 20:58:23    917s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:15:18 mem=1723.3M
[03/04 20:58:23    917s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:15:18 mem=1723.3M
[03/04 20:58:23    917s] Creating Lib Analyzer, finished. 
[03/04 20:58:23    917s] 
[03/04 20:58:23    917s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.4952} {7, 0.091, 0.4952} {8, 0.045, 0.4465} 
[03/04 20:58:23    917s] 
[03/04 20:58:23    917s] #optDebug: {0, 1.200}
[03/04 20:58:23    917s] ### Creating RouteCongInterface, finished
[03/04 20:58:29    922s] *info: 1 clock net excluded
[03/04 20:58:29    922s] *info: 2 special nets excluded.
[03/04 20:58:29    922s] *info: 15 no-driver nets excluded.
[03/04 20:58:31    924s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1742.4M
[03/04 20:58:31    924s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1742.4M
[03/04 20:58:31    925s] ** GigaOpt Global Opt WNS Slack -1.590  TNS Slack -4182.541 
[03/04 20:58:31    925s] +--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/04 20:58:31    925s] |  WNS   |   TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/04 20:58:31    925s] +--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/04 20:58:31    925s] |  -1.590|-4182.541|    50.01%|   0:00:00.0| 1758.4M|   WC_VIEW|  default| core_instance_psum_mem_instance_memory1_reg_147_/E |
[03/04 20:58:53    947s] |  -0.740|-2261.940|    50.23%|   0:00:22.0| 1846.7M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
[03/04 20:58:53    947s] |        |         |          |            |        |          |         | q4_reg_12_/D                                       |
[03/04 20:59:07    961s] |  -0.728|-1429.983|    50.54%|   0:00:14.0| 1876.7M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
[03/04 20:59:07    961s] |        |         |          |            |        |          |         | q4_reg_12_/D                                       |
[03/04 20:59:09    963s] |  -0.728|-1429.983|    50.54%|   0:00:02.0| 1876.7M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
[03/04 20:59:09    963s] |        |         |          |            |        |          |         | q4_reg_12_/D                                       |
[03/04 20:59:37    991s] |  -0.374| -654.600|    51.06%|   0:00:28.0| 1876.7M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_147_/D       |
[03/04 20:59:52   1006s] |  -0.362| -551.887|    51.20%|   0:00:15.0| 1907.9M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
[03/04 20:59:52   1006s] |        |         |          |            |        |          |         | q11_reg_16_/D                                      |
[03/04 20:59:58   1012s] |  -0.362| -516.777|    51.30%|   0:00:06.0| 1907.9M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
[03/04 20:59:58   1012s] |        |         |          |            |        |          |         | q11_reg_16_/D                                      |
[03/04 21:00:00   1013s] |  -0.362| -516.777|    51.30%|   0:00:02.0| 1907.9M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
[03/04 21:00:00   1013s] |        |         |          |            |        |          |         | q11_reg_16_/D                                      |
[03/04 21:00:10   1024s] |  -0.251| -392.398|    51.63%|   0:00:10.0| 1907.9M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
[03/04 21:00:10   1024s] |        |         |          |            |        |          |         | q5_reg_16_/D                                       |
[03/04 21:00:17   1031s] |  -0.251| -377.497|    51.69%|   0:00:07.0| 1907.9M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
[03/04 21:00:17   1031s] |        |         |          |            |        |          |         | q5_reg_16_/D                                       |
[03/04 21:00:20   1034s] |  -0.251| -373.846|    51.71%|   0:00:03.0| 1902.9M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
[03/04 21:00:20   1034s] |        |         |          |            |        |          |         | q5_reg_16_/D                                       |
[03/04 21:00:21   1035s] |  -0.251| -373.846|    51.71%|   0:00:01.0| 1902.9M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
[03/04 21:00:21   1035s] |        |         |          |            |        |          |         | q5_reg_16_/D                                       |
[03/04 21:00:27   1041s] |  -0.230| -343.359|    51.90%|   0:00:06.0| 1902.9M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
[03/04 21:00:27   1041s] |        |         |          |            |        |          |         | q11_reg_14_/D                                      |
[03/04 21:00:32   1046s] |  -0.230| -344.412|    51.92%|   0:00:05.0| 1922.0M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
[03/04 21:00:32   1046s] |        |         |          |            |        |          |         | q11_reg_14_/D                                      |
[03/04 21:00:34   1048s] |  -0.230| -341.002|    51.93%|   0:00:02.0| 1922.0M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
[03/04 21:00:34   1048s] |        |         |          |            |        |          |         | q11_reg_14_/D                                      |
[03/04 21:00:35   1049s] |  -0.230| -341.002|    51.93%|   0:00:01.0| 1922.0M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
[03/04 21:00:35   1049s] |        |         |          |            |        |          |         | q11_reg_14_/D                                      |
[03/04 21:00:40   1054s] |  -0.226| -329.698|    52.03%|   0:00:05.0| 1922.0M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
[03/04 21:00:40   1054s] |        |         |          |            |        |          |         | q11_reg_14_/D                                      |
[03/04 21:00:42   1056s] |  -0.226| -329.295|    52.03%|   0:00:02.0| 1922.0M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
[03/04 21:00:42   1056s] |        |         |          |            |        |          |         | q11_reg_14_/D                                      |
[03/04 21:00:44   1058s] |  -0.226| -329.247|    52.03%|   0:00:02.0| 1922.0M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
[03/04 21:00:44   1058s] |        |         |          |            |        |          |         | q11_reg_14_/D                                      |
[03/04 21:00:45   1059s] |  -0.226| -329.247|    52.03%|   0:00:01.0| 1922.0M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
[03/04 21:00:45   1059s] |        |         |          |            |        |          |         | q11_reg_14_/D                                      |
[03/04 21:00:49   1063s] |  -0.226| -325.980|    52.08%|   0:00:04.0| 1922.0M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
[03/04 21:00:49   1063s] |        |         |          |            |        |          |         | q11_reg_14_/D                                      |
[03/04 21:00:51   1065s] |  -0.226| -325.957|    52.08%|   0:00:02.0| 1922.0M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
[03/04 21:00:51   1065s] |        |         |          |            |        |          |         | q11_reg_14_/D                                      |
[03/04 21:00:53   1067s] |  -0.226| -325.885|    52.09%|   0:00:02.0| 1922.0M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
[03/04 21:00:53   1067s] |        |         |          |            |        |          |         | q11_reg_14_/D                                      |
[03/04 21:00:54   1068s] |  -0.226| -325.885|    52.09%|   0:00:01.0| 1919.0M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
[03/04 21:00:54   1068s] |        |         |          |            |        |          |         | q11_reg_14_/D                                      |
[03/04 21:00:57   1071s] |  -0.226| -322.914|    52.14%|   0:00:03.0| 1919.0M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
[03/04 21:00:57   1071s] |        |         |          |            |        |          |         | q11_reg_14_/D                                      |
[03/04 21:01:00   1074s] |  -0.226| -322.737|    52.14%|   0:00:03.0| 1919.0M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
[03/04 21:01:00   1074s] |        |         |          |            |        |          |         | q11_reg_14_/D                                      |
[03/04 21:01:00   1074s] +--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/04 21:01:00   1074s] 
[03/04 21:01:00   1074s] *** Finish pre-CTS Global Setup Fixing (cpu=0:02:29 real=0:02:29 mem=1919.0M) ***
[03/04 21:01:00   1074s] 
[03/04 21:01:00   1074s] *** Finish pre-CTS Setup Fixing (cpu=0:02:29 real=0:02:29 mem=1919.0M) ***
[03/04 21:01:00   1074s] **** Begin NDR-Layer Usage Statistics ****
[03/04 21:01:00   1074s] Layer 7 has 1 constrained nets 
[03/04 21:01:00   1074s] **** End NDR-Layer Usage Statistics ****
[03/04 21:01:00   1074s] ** GigaOpt Global Opt End WNS Slack -0.226  TNS Slack -322.737 
[03/04 21:01:00   1074s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1883.9M
[03/04 21:01:00   1074s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.079, MEM:1883.9M
[03/04 21:01:00   1074s] TotalInstCnt at PhyDesignMc Destruction: 32,805
[03/04 21:01:01   1075s] (I,S,L,T): WC_VIEW: 103.623, 22.039, 1.23944, 126.901
[03/04 21:01:01   1075s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.21834.4
[03/04 21:01:01   1075s] *** SetupOpt [finish] : cpu/real = 0:02:39.4/0:02:39.2 (1.0), totSession cpu/real = 0:17:55.2/0:55:41.4 (0.3), mem = 1883.9M
[03/04 21:01:01   1075s] 
[03/04 21:01:01   1075s] =============================================================================================
[03/04 21:01:01   1075s]  Step TAT Report for GlobalOpt #1
[03/04 21:01:01   1075s] =============================================================================================
[03/04 21:01:01   1075s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/04 21:01:01   1075s] ---------------------------------------------------------------------------------------------
[03/04 21:01:01   1075s] [ SlackTraversorInit     ]      1   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[03/04 21:01:01   1075s] [ LibAnalyzerInit        ]      1   0:00:01.0  (   0.6 % )     0:00:01.0 /  0:00:01.0    1.0
[03/04 21:01:01   1075s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/04 21:01:01   1075s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[03/04 21:01:01   1075s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.1 % )     0:00:01.1 /  0:00:01.1    1.0
[03/04 21:01:01   1075s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/04 21:01:01   1075s] [ TransformInit          ]      1   0:00:07.4  (   4.6 % )     0:00:07.4 /  0:00:07.4    1.0
[03/04 21:01:01   1075s] [ OptSingleIteration     ]     25   0:00:00.5  (   0.3 % )     0:02:28.8 /  0:02:28.9    1.0
[03/04 21:01:01   1075s] [ OptGetWeight           ]     25   0:00:11.8  (   7.4 % )     0:00:11.8 /  0:00:11.8    1.0
[03/04 21:01:01   1075s] [ OptEval                ]     25   0:01:28.3  (  55.5 % )     0:01:28.3 /  0:01:28.5    1.0
[03/04 21:01:01   1075s] [ OptCommit              ]     25   0:00:02.0  (   1.3 % )     0:00:02.0 /  0:00:02.1    1.0
[03/04 21:01:01   1075s] [ IncrTimingUpdate       ]     19   0:00:04.2  (   2.6 % )     0:00:04.2 /  0:00:04.2    1.0
[03/04 21:01:01   1075s] [ PostCommitDelayUpdate  ]     25   0:00:02.4  (   1.5 % )     0:00:12.7 /  0:00:12.7    1.0
[03/04 21:01:01   1075s] [ IncrDelayCalc          ]    174   0:00:10.3  (   6.5 % )     0:00:10.3 /  0:00:10.3    1.0
[03/04 21:01:01   1075s] [ SetupOptGetWorkingSet  ]     25   0:00:10.8  (   6.8 % )     0:00:10.8 /  0:00:10.8    1.0
[03/04 21:01:01   1075s] [ SetupOptGetActiveNode  ]     25   0:00:02.0  (   1.3 % )     0:00:02.0 /  0:00:02.1    1.0
[03/04 21:01:01   1075s] [ SetupOptSlackGraph     ]     25   0:00:16.4  (  10.3 % )     0:00:16.4 /  0:00:16.4    1.0
[03/04 21:01:01   1075s] [ MISC                   ]          0:00:01.4  (   0.9 % )     0:00:01.4 /  0:00:01.4    1.0
[03/04 21:01:01   1075s] ---------------------------------------------------------------------------------------------
[03/04 21:01:01   1075s]  GlobalOpt #1 TOTAL                 0:02:39.2  ( 100.0 % )     0:02:39.2 /  0:02:39.4    1.0
[03/04 21:01:01   1075s] ---------------------------------------------------------------------------------------------
[03/04 21:01:01   1075s] 
[03/04 21:01:01   1075s] End: GigaOpt Global Optimization
[03/04 21:01:01   1075s] Leakage Power Opt: resetting the buf/inv selection
[03/04 21:01:01   1075s] *** Timing NOT met, worst failing slack is -0.226
[03/04 21:01:01   1075s] *** Check timing (0:00:00.0)
[03/04 21:01:01   1075s] #InfoCS: Num dontuse cells 92, Num usable cells 755
[03/04 21:01:01   1075s] optDesignOneStep: Power Flow
[03/04 21:01:01   1075s] #InfoCS: Num dontuse cells 92, Num usable cells 755
[03/04 21:01:01   1075s] Deleting Lib Analyzer.
[03/04 21:01:01   1075s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -noLeakageDegrade -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[03/04 21:01:01   1075s] Info: 1 clock net  excluded from IPO operation.
[03/04 21:01:01   1075s] ### Creating LA Mngr. totSessionCpu=0:17:55 mem=1781.9M
[03/04 21:01:01   1075s] ### Creating LA Mngr, finished. totSessionCpu=0:17:55 mem=1781.9M
[03/04 21:01:01   1075s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[03/04 21:01:01   1075s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1781.9M
[03/04 21:01:01   1075s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.099, MEM:1781.9M
[03/04 21:01:01   1075s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/04 21:01:01   1075s] ### Creating PhyDesignMc. totSessionCpu=0:17:56 mem=1801.0M
[03/04 21:01:01   1075s] OPERPROF: Starting DPlace-Init at level 1, MEM:1801.0M
[03/04 21:01:01   1075s] z: 2, totalTracks: 1
[03/04 21:01:01   1075s] z: 4, totalTracks: 1
[03/04 21:01:01   1075s] z: 6, totalTracks: 1
[03/04 21:01:01   1075s] z: 8, totalTracks: 1
[03/04 21:01:01   1075s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/04 21:01:01   1075s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1801.0M
[03/04 21:01:01   1075s] OPERPROF:     Starting CMU at level 3, MEM:1801.0M
[03/04 21:01:01   1075s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:1801.0M
[03/04 21:01:01   1075s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.089, MEM:1801.0M
[03/04 21:01:01   1075s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1801.0MB).
[03/04 21:01:01   1075s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.130, MEM:1801.0M
[03/04 21:01:01   1075s] TotalInstCnt at PhyDesignMc Initialization: 32,805
[03/04 21:01:01   1075s] ### Creating PhyDesignMc, finished. totSessionCpu=0:17:56 mem=1801.0M
[03/04 21:01:01   1075s] Begin: Area Reclaim Optimization
[03/04 21:01:01   1075s] 
[03/04 21:01:01   1075s] Creating Lib Analyzer ...
[03/04 21:01:01   1075s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/04 21:01:01   1075s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/04 21:01:01   1075s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/04 21:01:01   1075s] 
[03/04 21:01:02   1076s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:17:57 mem=1819.0M
[03/04 21:01:02   1076s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:17:57 mem=1819.0M
[03/04 21:01:02   1076s] Creating Lib Analyzer, finished. 
[03/04 21:01:02   1076s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:17:56.9/0:55:43.2 (0.3), mem = 1819.0M
[03/04 21:01:02   1076s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.21834.5
[03/04 21:01:03   1077s] (I,S,L,T): WC_VIEW: 103.623, 22.039, 1.23944, 126.901
[03/04 21:01:03   1077s] ### Creating RouteCongInterface, started
[03/04 21:01:03   1077s] 
[03/04 21:01:03   1077s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.4952} {7, 0.091, 0.4952} {8, 0.045, 0.4465} 
[03/04 21:01:03   1077s] 
[03/04 21:01:03   1077s] #optDebug: {0, 1.200}
[03/04 21:01:03   1077s] ### Creating RouteCongInterface, finished
[03/04 21:01:04   1078s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1819.0M
[03/04 21:01:04   1078s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1819.0M
[03/04 21:01:04   1078s] Reclaim Optimization WNS Slack -0.226  TNS Slack -322.737 Density 52.14
[03/04 21:01:04   1078s] +----------+---------+--------+--------+------------+--------+
[03/04 21:01:04   1078s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/04 21:01:04   1078s] +----------+---------+--------+--------+------------+--------+
[03/04 21:01:04   1078s] |    52.14%|        -|  -0.226|-322.737|   0:00:00.0| 1819.0M|
[03/04 21:01:10   1084s] |    52.13%|       56|  -0.226|-322.363|   0:00:06.0| 1857.2M|
[03/04 21:01:11   1085s] |    52.13%|        1|  -0.226|-322.363|   0:00:01.0| 1857.2M|
[03/04 21:01:11   1085s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/04 21:01:11   1085s] |    52.13%|        0|  -0.226|-322.363|   0:00:00.0| 1857.2M|
[03/04 21:01:12   1086s] |    52.12%|       11|  -0.226|-322.363|   0:00:01.0| 1857.2M|
[03/04 21:01:19   1093s] |    51.81%|      714|  -0.224|-320.421|   0:00:07.0| 1857.2M|
[03/04 21:01:20   1094s] |    51.78%|      102|  -0.224|-320.375|   0:00:01.0| 1857.2M|
[03/04 21:01:21   1095s] |    51.78%|       10|  -0.224|-320.375|   0:00:01.0| 1857.2M|
[03/04 21:01:21   1095s] |    51.78%|        0|  -0.224|-320.375|   0:00:00.0| 1857.2M|
[03/04 21:01:21   1095s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/04 21:01:21   1095s] |    51.78%|        0|  -0.224|-320.375|   0:00:00.0| 1857.2M|
[03/04 21:01:21   1095s] +----------+---------+--------+--------+------------+--------+
[03/04 21:01:21   1095s] Reclaim Optimization End WNS Slack -0.224  TNS Slack -320.375 Density 51.78
[03/04 21:01:21   1095s] 
[03/04 21:01:21   1095s] ** Summary: Restruct = 57 Buffer Deletion = 6 Declone = 6 Resize = 801 **
[03/04 21:01:21   1095s] --------------------------------------------------------------
[03/04 21:01:21   1095s] |                                   | Total     | Sequential |
[03/04 21:01:21   1095s] --------------------------------------------------------------
[03/04 21:01:21   1095s] | Num insts resized                 |     696  |      12    |
[03/04 21:01:21   1095s] | Num insts undone                  |      25  |       0    |
[03/04 21:01:21   1095s] | Num insts Downsized               |     696  |      12    |
[03/04 21:01:21   1095s] | Num insts Samesized               |       0  |       0    |
[03/04 21:01:21   1095s] | Num insts Upsized                 |       0  |       0    |
[03/04 21:01:21   1095s] | Num multiple commits+uncommits    |     105  |       -    |
[03/04 21:01:21   1095s] --------------------------------------------------------------
[03/04 21:01:21   1095s] **** Begin NDR-Layer Usage Statistics ****
[03/04 21:01:21   1095s] Layer 7 has 1 constrained nets 
[03/04 21:01:21   1095s] **** End NDR-Layer Usage Statistics ****
[03/04 21:01:21   1095s] End: Core Area Reclaim Optimization (cpu = 0:00:19.9) (real = 0:00:20.0) **
[03/04 21:01:21   1095s] (I,S,L,T): WC_VIEW: 103.433, 21.901, 1.22154, 126.556
[03/04 21:01:21   1095s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.21834.5
[03/04 21:01:21   1095s] *** AreaOpt [finish] : cpu/real = 0:00:19.0/0:00:19.0 (1.0), totSession cpu/real = 0:18:16.0/0:56:02.2 (0.3), mem = 1857.2M
[03/04 21:01:21   1095s] 
[03/04 21:01:21   1095s] =============================================================================================
[03/04 21:01:21   1095s]  Step TAT Report for AreaOpt #1
[03/04 21:01:21   1095s] =============================================================================================
[03/04 21:01:21   1095s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/04 21:01:21   1095s] ---------------------------------------------------------------------------------------------
[03/04 21:01:21   1095s] [ SlackTraversorInit     ]      1   0:00:00.3  (   1.3 % )     0:00:00.3 /  0:00:00.3    1.0
[03/04 21:01:21   1095s] [ LibAnalyzerInit        ]      1   0:00:01.1  (   5.3 % )     0:00:01.1 /  0:00:01.1    1.0
[03/04 21:01:21   1095s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/04 21:01:21   1095s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[03/04 21:01:21   1095s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/04 21:01:21   1095s] [ OptSingleIteration     ]      9   0:00:00.7  (   3.2 % )     0:00:16.0 /  0:00:16.1    1.0
[03/04 21:01:21   1095s] [ OptGetWeight           ]    224   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[03/04 21:01:21   1095s] [ OptEval                ]    224   0:00:10.8  (  53.5 % )     0:00:10.8 /  0:00:10.7    1.0
[03/04 21:01:21   1095s] [ OptCommit              ]    224   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.2    0.9
[03/04 21:01:21   1095s] [ IncrTimingUpdate       ]     60   0:00:01.4  (   7.1 % )     0:00:01.4 /  0:00:01.4    1.0
[03/04 21:01:21   1095s] [ PostCommitDelayUpdate  ]    232   0:00:00.8  (   3.9 % )     0:00:03.0 /  0:00:03.1    1.0
[03/04 21:01:21   1095s] [ IncrDelayCalc          ]    230   0:00:02.2  (  10.9 % )     0:00:02.2 /  0:00:02.2    1.0
[03/04 21:01:21   1095s] [ MISC                   ]          0:00:02.6  (  13.1 % )     0:00:02.6 /  0:00:02.6    1.0
[03/04 21:01:21   1095s] ---------------------------------------------------------------------------------------------
[03/04 21:01:21   1095s]  AreaOpt #1 TOTAL                   0:00:20.1  ( 100.0 % )     0:00:20.1 /  0:00:20.1    1.0
[03/04 21:01:21   1095s] ---------------------------------------------------------------------------------------------
[03/04 21:01:21   1095s] 
[03/04 21:01:21   1095s] Executing incremental physical updates
[03/04 21:01:21   1095s] Executing incremental physical updates
[03/04 21:01:21   1095s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1822.1M
[03/04 21:01:22   1096s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.078, MEM:1822.1M
[03/04 21:01:22   1096s] TotalInstCnt at PhyDesignMc Destruction: 32,734
[03/04 21:01:22   1096s] End: Area Reclaim Optimization (cpu=0:00:20, real=0:00:21, mem=1784.09M, totSessionCpu=0:18:16).
[03/04 21:01:22   1096s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1784.1M
[03/04 21:01:22   1096s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.102, MEM:1784.1M
[03/04 21:01:22   1096s] 
[03/04 21:01:22   1096s] *** Start incrementalPlace ***
[03/04 21:01:22   1096s] User Input Parameters:
[03/04 21:01:22   1096s] - Congestion Driven    : On
[03/04 21:01:22   1096s] - Timing Driven        : On
[03/04 21:01:22   1096s] - Area-Violation Based : On
[03/04 21:01:22   1096s] - Start Rollback Level : -5
[03/04 21:01:22   1096s] - Legalized            : On
[03/04 21:01:22   1096s] - Window Based         : Off
[03/04 21:01:22   1096s] - eDen incr mode       : Off
[03/04 21:01:22   1096s] - Small incr mode      : Off
[03/04 21:01:22   1096s] 
[03/04 21:01:22   1096s] no activity file in design. spp won't run.
[03/04 21:01:22   1096s] Effort level <high> specified for reg2reg path_group
[03/04 21:01:23   1097s] Collecting buffer chain nets ...
[03/04 21:01:23   1097s] No Views given, use default active views for adaptive view pruning
[03/04 21:01:23   1097s] SKP will enable view:
[03/04 21:01:23   1097s]   WC_VIEW
[03/04 21:01:23   1097s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1786.1M
[03/04 21:01:23   1097s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.020, REAL:0.012, MEM:1786.1M
[03/04 21:01:23   1097s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1786.1M
[03/04 21:01:23   1097s] Starting Early Global Route congestion estimation: mem = 1786.1M
[03/04 21:01:23   1097s] (I)       Started Loading and Dumping File ( Curr Mem: 1786.09 MB )
[03/04 21:01:23   1097s] (I)       Reading DB...
[03/04 21:01:23   1097s] (I)       Read data from FE... (mem=1786.1M)
[03/04 21:01:23   1097s] (I)       Read nodes and places... (mem=1786.1M)
[03/04 21:01:23   1097s] (I)       Done Read nodes and places (cpu=0.040s, mem=1801.0M)
[03/04 21:01:23   1097s] (I)       Read nets... (mem=1801.0M)
[03/04 21:01:23   1097s] (I)       Done Read nets (cpu=0.100s, mem=1808.5M)
[03/04 21:01:23   1097s] (I)       Done Read data from FE (cpu=0.140s, mem=1808.5M)
[03/04 21:01:23   1097s] (I)       before initializing RouteDB syMemory usage = 1808.5 MB
[03/04 21:01:23   1097s] (I)       Honor MSV route constraint: false
[03/04 21:01:23   1097s] (I)       Maximum routing layer  : 127
[03/04 21:01:23   1097s] (I)       Minimum routing layer  : 2
[03/04 21:01:23   1097s] (I)       Supply scale factor H  : 1.00
[03/04 21:01:23   1097s] (I)       Supply scale factor V  : 1.00
[03/04 21:01:23   1097s] (I)       Tracks used by clock wire: 0
[03/04 21:01:23   1097s] (I)       Reverse direction      : 
[03/04 21:01:23   1097s] (I)       Honor partition pin guides: true
[03/04 21:01:23   1097s] (I)       Route selected nets only: false
[03/04 21:01:23   1097s] (I)       Route secondary PG pins: false
[03/04 21:01:23   1097s] (I)       Second PG max fanout   : 2147483647
[03/04 21:01:23   1097s] (I)       Apply function for special wires: true
[03/04 21:01:23   1097s] (I)       Layer by layer blockage reading: true
[03/04 21:01:23   1097s] (I)       Offset calculation fix : true
[03/04 21:01:23   1097s] (I)       Route stripe layer range: 
[03/04 21:01:23   1097s] (I)       Honor partition fences : 
[03/04 21:01:23   1097s] (I)       Honor partition pin    : 
[03/04 21:01:23   1097s] (I)       Honor partition fences with feedthrough: 
[03/04 21:01:23   1097s] (I)       Counted 20188 PG shapes. We will not process PG shapes layer by layer.
[03/04 21:01:23   1097s] (I)       Use row-based GCell size
[03/04 21:01:23   1097s] (I)       Use row-based GCell align
[03/04 21:01:23   1097s] (I)       GCell unit size   : 3600
[03/04 21:01:23   1097s] (I)       GCell multiplier  : 1
[03/04 21:01:23   1097s] (I)       GCell row height  : 3600
[03/04 21:01:23   1097s] (I)       Actual row height : 3600
[03/04 21:01:23   1097s] (I)       GCell align ref   : 20000 20000
[03/04 21:01:23   1097s] [NR-eGR] Track table information for default rule: 
[03/04 21:01:23   1097s] [NR-eGR] M1 has no routable track
[03/04 21:01:23   1097s] [NR-eGR] M2 has single uniform track structure
[03/04 21:01:23   1097s] [NR-eGR] M3 has single uniform track structure
[03/04 21:01:23   1097s] [NR-eGR] M4 has single uniform track structure
[03/04 21:01:23   1097s] [NR-eGR] M5 has single uniform track structure
[03/04 21:01:23   1097s] [NR-eGR] M6 has single uniform track structure
[03/04 21:01:23   1097s] [NR-eGR] M7 has single uniform track structure
[03/04 21:01:23   1097s] [NR-eGR] M8 has single uniform track structure
[03/04 21:01:23   1097s] (I)       ===========================================================================
[03/04 21:01:23   1097s] (I)       == Report All Rule Vias ==
[03/04 21:01:23   1097s] (I)       ===========================================================================
[03/04 21:01:23   1097s] (I)        Via Rule : (Default)
[03/04 21:01:23   1097s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/04 21:01:23   1097s] (I)       ---------------------------------------------------------------------------
[03/04 21:01:23   1097s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/04 21:01:23   1097s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/04 21:01:23   1097s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/04 21:01:23   1097s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/04 21:01:23   1097s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/04 21:01:23   1097s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/04 21:01:23   1097s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/04 21:01:23   1097s] (I)        8    0 : ---                         0 : ---                      
[03/04 21:01:23   1097s] (I)       ===========================================================================
[03/04 21:01:23   1097s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1808.46 MB )
[03/04 21:01:23   1097s] [NR-eGR] Read 31666 PG shapes
[03/04 21:01:23   1097s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1808.46 MB )
[03/04 21:01:23   1097s] [NR-eGR] #Routing Blockages  : 0
[03/04 21:01:23   1097s] [NR-eGR] #Instance Blockages : 0
[03/04 21:01:23   1097s] [NR-eGR] #PG Blockages       : 31666
[03/04 21:01:23   1097s] [NR-eGR] #Bump Blockages     : 0
[03/04 21:01:23   1097s] [NR-eGR] #Boundary Blockages : 0
[03/04 21:01:23   1097s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/04 21:01:23   1097s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/04 21:01:23   1097s] (I)       readDataFromPlaceDB
[03/04 21:01:23   1097s] (I)       Read net information..
[03/04 21:01:23   1097s] [NR-eGR] Read numTotalNets=34440  numIgnoredNets=0
[03/04 21:01:23   1097s] (I)       Read testcase time = 0.020 seconds
[03/04 21:01:23   1097s] 
[03/04 21:01:23   1097s] (I)       early_global_route_priority property id does not exist.
[03/04 21:01:23   1097s] (I)       Start initializing grid graph
[03/04 21:01:23   1097s] (I)       End initializing grid graph
[03/04 21:01:23   1097s] (I)       Model blockages into capacity
[03/04 21:01:23   1097s] (I)       Read Num Blocks=31666  Num Prerouted Wires=0  Num CS=0
[03/04 21:01:23   1097s] (I)       Started Modeling ( Curr Mem: 1816.09 MB )
[03/04 21:01:23   1097s] (I)       Started Modeling Layer 1 ( Curr Mem: 1816.09 MB )
[03/04 21:01:23   1097s] (I)       Started Modeling Layer 2 ( Curr Mem: 1816.09 MB )
[03/04 21:01:23   1097s] (I)       Layer 1 (V) : #blockages 13024 : #preroutes 0
[03/04 21:01:23   1097s] (I)       Finished Modeling Layer 2 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1816.09 MB )
[03/04 21:01:23   1097s] (I)       Started Modeling Layer 3 ( Curr Mem: 1816.09 MB )
[03/04 21:01:23   1097s] (I)       Layer 2 (H) : #blockages 12400 : #preroutes 0
[03/04 21:01:23   1097s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1816.09 MB )
[03/04 21:01:23   1097s] (I)       Started Modeling Layer 4 ( Curr Mem: 1816.09 MB )
[03/04 21:01:23   1097s] (I)       Layer 3 (V) : #blockages 6242 : #preroutes 0
[03/04 21:01:23   1097s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1816.09 MB )
[03/04 21:01:23   1097s] (I)       Started Modeling Layer 5 ( Curr Mem: 1816.09 MB )
[03/04 21:01:23   1097s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/04 21:01:23   1097s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1816.09 MB )
[03/04 21:01:23   1097s] (I)       Started Modeling Layer 6 ( Curr Mem: 1816.09 MB )
[03/04 21:01:23   1097s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/04 21:01:23   1097s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1816.09 MB )
[03/04 21:01:23   1097s] (I)       Started Modeling Layer 7 ( Curr Mem: 1816.09 MB )
[03/04 21:01:23   1097s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/04 21:01:23   1097s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1816.09 MB )
[03/04 21:01:23   1097s] (I)       Started Modeling Layer 8 ( Curr Mem: 1816.09 MB )
[03/04 21:01:23   1097s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/04 21:01:23   1097s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1816.09 MB )
[03/04 21:01:23   1097s] (I)       Finished Modeling ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1816.09 MB )
[03/04 21:01:23   1097s] (I)       -- layer congestion ratio --
[03/04 21:01:23   1097s] (I)       Layer 1 : 0.100000
[03/04 21:01:23   1097s] (I)       Layer 2 : 0.700000
[03/04 21:01:23   1097s] (I)       Layer 3 : 0.700000
[03/04 21:01:23   1097s] (I)       Layer 4 : 0.700000
[03/04 21:01:23   1097s] (I)       Layer 5 : 0.700000
[03/04 21:01:23   1097s] (I)       Layer 6 : 0.700000
[03/04 21:01:23   1097s] (I)       Layer 7 : 0.700000
[03/04 21:01:23   1097s] (I)       Layer 8 : 0.700000
[03/04 21:01:23   1097s] (I)       ----------------------------
[03/04 21:01:23   1097s] (I)       Number of ignored nets = 0
[03/04 21:01:23   1097s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/04 21:01:23   1097s] (I)       Number of clock nets = 1.  Ignored: No
[03/04 21:01:23   1097s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/04 21:01:23   1097s] (I)       Number of special nets = 0.  Ignored: Yes
[03/04 21:01:23   1097s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/04 21:01:23   1097s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/04 21:01:23   1097s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/04 21:01:23   1097s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/04 21:01:23   1097s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/04 21:01:23   1097s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/04 21:01:23   1097s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1816.1 MB
[03/04 21:01:23   1097s] (I)       Ndr track 0 does not exist
[03/04 21:01:23   1097s] (I)       Layer1  viaCost=300.00
[03/04 21:01:23   1097s] (I)       Layer2  viaCost=100.00
[03/04 21:01:23   1097s] (I)       Layer3  viaCost=100.00
[03/04 21:01:23   1097s] (I)       Layer4  viaCost=100.00
[03/04 21:01:23   1097s] (I)       Layer5  viaCost=100.00
[03/04 21:01:23   1097s] (I)       Layer6  viaCost=200.00
[03/04 21:01:23   1097s] (I)       Layer7  viaCost=100.00
[03/04 21:01:23   1097s] (I)       ---------------------Grid Graph Info--------------------
[03/04 21:01:23   1097s] (I)       Routing area        : (0, 0) - (1144800, 1138000)
[03/04 21:01:23   1097s] (I)       Core area           : (20000, 20000) - (1124800, 1118000)
[03/04 21:01:23   1097s] (I)       Site width          :   400  (dbu)
[03/04 21:01:23   1097s] (I)       Row height          :  3600  (dbu)
[03/04 21:01:23   1097s] (I)       GCell row height    :  3600  (dbu)
[03/04 21:01:23   1097s] (I)       GCell width         :  3600  (dbu)
[03/04 21:01:23   1097s] (I)       GCell height        :  3600  (dbu)
[03/04 21:01:23   1097s] (I)       Grid                :   318   316     8
[03/04 21:01:23   1097s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/04 21:01:23   1097s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/04 21:01:23   1097s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/04 21:01:23   1097s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/04 21:01:23   1097s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/04 21:01:23   1097s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/04 21:01:23   1097s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/04 21:01:23   1097s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/04 21:01:23   1097s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/04 21:01:23   1097s] (I)       Total num of tracks :     0  2862  2844  2862  2844  2862   711   715
[03/04 21:01:23   1097s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/04 21:01:23   1097s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/04 21:01:23   1097s] (I)       --------------------------------------------------------
[03/04 21:01:23   1097s] 
[03/04 21:01:23   1097s] [NR-eGR] ============ Routing rule table ============
[03/04 21:01:23   1097s] [NR-eGR] Rule id: 0  Nets: 34435 
[03/04 21:01:23   1097s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/04 21:01:23   1097s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/04 21:01:23   1097s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/04 21:01:23   1097s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/04 21:01:23   1097s] [NR-eGR] ========================================
[03/04 21:01:23   1097s] [NR-eGR] 
[03/04 21:01:23   1097s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/04 21:01:23   1097s] (I)       blocked tracks on layer2 : = 172712 / 904392 (19.10%)
[03/04 21:01:23   1097s] (I)       blocked tracks on layer3 : = 46367 / 904392 (5.13%)
[03/04 21:01:23   1097s] (I)       blocked tracks on layer4 : = 194370 / 904392 (21.49%)
[03/04 21:01:23   1097s] (I)       blocked tracks on layer5 : = 0 / 904392 (0.00%)
[03/04 21:01:23   1097s] (I)       blocked tracks on layer6 : = 0 / 904392 (0.00%)
[03/04 21:01:23   1097s] (I)       blocked tracks on layer7 : = 0 / 226098 (0.00%)
[03/04 21:01:23   1097s] (I)       blocked tracks on layer8 : = 0 / 225940 (0.00%)
[03/04 21:01:23   1097s] (I)       After initializing earlyGlobalRoute syMemory usage = 1820.1 MB
[03/04 21:01:23   1097s] (I)       Finished Loading and Dumping File ( CPU: 0.29 sec, Real: 0.29 sec, Curr Mem: 1820.12 MB )
[03/04 21:01:23   1097s] (I)       Started Global Routing ( Curr Mem: 1820.12 MB )
[03/04 21:01:23   1097s] (I)       ============= Initialization =============
[03/04 21:01:23   1097s] (I)       totalPins=122067  totalGlobalPin=117597 (96.34%)
[03/04 21:01:23   1097s] (I)       Started Build MST ( Curr Mem: 1820.12 MB )
[03/04 21:01:23   1097s] (I)       Generate topology with single threads
[03/04 21:01:23   1097s] (I)       Finished Build MST ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1820.12 MB )
[03/04 21:01:23   1097s] (I)       total 2D Cap : 4641708 = (1993009 H, 2648699 V)
[03/04 21:01:23   1097s] [NR-eGR] Layer group 1: route 34435 net(s) in layer range [2, 8]
[03/04 21:01:23   1097s] (I)       ============  Phase 1a Route ============
[03/04 21:01:23   1097s] (I)       Started Phase 1a ( Curr Mem: 1820.12 MB )
[03/04 21:01:23   1097s] (I)       Finished Phase 1a ( CPU: 0.09 sec, Real: 0.10 sec, Curr Mem: 1820.12 MB )
[03/04 21:01:23   1097s] (I)       Usage: 306999 = (138807 H, 168192 V) = (6.96% H, 6.35% V) = (2.499e+05um H, 3.027e+05um V)
[03/04 21:01:23   1097s] (I)       
[03/04 21:01:24   1097s] (I)       ============  Phase 1b Route ============
[03/04 21:01:24   1097s] (I)       Usage: 306999 = (138807 H, 168192 V) = (6.96% H, 6.35% V) = (2.499e+05um H, 3.027e+05um V)
[03/04 21:01:24   1097s] (I)       
[03/04 21:01:24   1097s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.05% V. EstWL: 5.525982e+05um
[03/04 21:01:24   1097s] (I)       Congestion metric : 0.00%H 0.05%V, 0.05%HV
[03/04 21:01:24   1097s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/04 21:01:24   1097s] (I)       ============  Phase 1c Route ============
[03/04 21:01:24   1097s] (I)       Usage: 306999 = (138807 H, 168192 V) = (6.96% H, 6.35% V) = (2.499e+05um H, 3.027e+05um V)
[03/04 21:01:24   1097s] (I)       
[03/04 21:01:24   1097s] (I)       ============  Phase 1d Route ============
[03/04 21:01:24   1097s] (I)       Usage: 306999 = (138807 H, 168192 V) = (6.96% H, 6.35% V) = (2.499e+05um H, 3.027e+05um V)
[03/04 21:01:24   1097s] (I)       
[03/04 21:01:24   1097s] (I)       ============  Phase 1e Route ============
[03/04 21:01:24   1097s] (I)       Started Phase 1e ( Curr Mem: 1820.12 MB )
[03/04 21:01:24   1097s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1820.12 MB )
[03/04 21:01:24   1097s] (I)       Usage: 306999 = (138807 H, 168192 V) = (6.96% H, 6.35% V) = (2.499e+05um H, 3.027e+05um V)
[03/04 21:01:24   1097s] (I)       
[03/04 21:01:24   1097s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.05% V. EstWL: 5.525982e+05um
[03/04 21:01:24   1097s] [NR-eGR] 
[03/04 21:01:24   1098s] (I)       Current Phase 1l[Initialization] ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 1820.12 MB )
[03/04 21:01:24   1098s] (I)       Running layer assignment with 1 threads
[03/04 21:01:24   1098s] (I)       Finished Phase 1l ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 1820.12 MB )
[03/04 21:01:24   1098s] (I)       ============  Phase 1l Route ============
[03/04 21:01:24   1098s] (I)       
[03/04 21:01:24   1098s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/04 21:01:24   1098s] [NR-eGR]                        OverCon           OverCon           OverCon            
[03/04 21:01:24   1098s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[03/04 21:01:24   1098s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[03/04 21:01:24   1098s] [NR-eGR] --------------------------------------------------------------------------------
[03/04 21:01:24   1098s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/04 21:01:24   1098s] [NR-eGR]      M2  (2)       162( 0.16%)        23( 0.02%)         8( 0.01%)   ( 0.20%) 
[03/04 21:01:24   1098s] [NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/04 21:01:24   1098s] [NR-eGR]      M4  (4)        13( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[03/04 21:01:24   1098s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/04 21:01:24   1098s] [NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/04 21:01:24   1098s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/04 21:01:24   1098s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/04 21:01:24   1098s] [NR-eGR] --------------------------------------------------------------------------------
[03/04 21:01:24   1098s] [NR-eGR] Total              175( 0.03%)        23( 0.00%)         8( 0.00%)   ( 0.03%) 
[03/04 21:01:24   1098s] [NR-eGR] 
[03/04 21:01:24   1098s] (I)       Finished Global Routing ( CPU: 0.39 sec, Real: 0.40 sec, Curr Mem: 1820.12 MB )
[03/04 21:01:24   1098s] (I)       total 2D Cap : 4666706 = (1998641 H, 2668065 V)
[03/04 21:01:24   1098s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/04 21:01:24   1098s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/04 21:01:24   1098s] Early Global Route congestion estimation runtime: 0.72 seconds, mem = 1820.1M
[03/04 21:01:24   1098s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.710, REAL:0.716, MEM:1820.1M
[03/04 21:01:24   1098s] OPERPROF: Starting HotSpotCal at level 1, MEM:1820.1M
[03/04 21:01:24   1098s] [hotspot] +------------+---------------+---------------+
[03/04 21:01:24   1098s] [hotspot] |            |   max hotspot | total hotspot |
[03/04 21:01:24   1098s] [hotspot] +------------+---------------+---------------+
[03/04 21:01:24   1098s] [hotspot] | normalized |          0.00 |          0.00 |
[03/04 21:01:24   1098s] [hotspot] +------------+---------------+---------------+
[03/04 21:01:24   1098s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/04 21:01:24   1098s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/04 21:01:24   1098s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.009, MEM:1820.1M
[03/04 21:01:24   1098s] 
[03/04 21:01:24   1098s] === incrementalPlace Internal Loop 1 ===
[03/04 21:01:24   1098s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[03/04 21:01:24   1098s] OPERPROF: Starting IPInitSPData at level 1, MEM:1820.1M
[03/04 21:01:24   1098s] z: 2, totalTracks: 1
[03/04 21:01:24   1098s] z: 4, totalTracks: 1
[03/04 21:01:24   1098s] z: 6, totalTracks: 1
[03/04 21:01:24   1098s] z: 8, totalTracks: 1
[03/04 21:01:24   1098s] #spOpts: N=65 minPadR=1.1 
[03/04 21:01:24   1098s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1820.1M
[03/04 21:01:24   1098s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.170, REAL:0.171, MEM:1820.1M
[03/04 21:01:24   1098s] OPERPROF:   Starting post-place ADS at level 2, MEM:1820.1M
[03/04 21:01:24   1098s] ADSU 0.518 -> 0.518. GS 14.400
[03/04 21:01:24   1098s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.080, REAL:0.080, MEM:1820.1M
[03/04 21:01:24   1098s] OPERPROF:   Starting spMPad at level 2, MEM:1820.1M
[03/04 21:01:24   1098s] OPERPROF:     Starting spContextMPad at level 3, MEM:1820.1M
[03/04 21:01:24   1098s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1820.1M
[03/04 21:01:24   1098s] OPERPROF:   Finished spMPad at level 2, CPU:0.010, REAL:0.016, MEM:1820.1M
[03/04 21:01:24   1098s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1820.1M
[03/04 21:01:24   1098s] no activity file in design. spp won't run.
[03/04 21:01:24   1098s] [spp] 0
[03/04 21:01:24   1098s] [adp] 0:1:1:3
[03/04 21:01:24   1098s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.010, REAL:0.010, MEM:1820.1M
[03/04 21:01:24   1098s] SP #FI/SF FL/PI 0/0 32734/0
[03/04 21:01:24   1098s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.340, REAL:0.338, MEM:1820.1M
[03/04 21:01:24   1098s] PP off. flexM 0
[03/04 21:01:24   1098s] OPERPROF: Starting CDPad at level 1, MEM:1820.1M
[03/04 21:01:24   1098s] 3DP is on.
[03/04 21:01:24   1098s] 3DP OF M2 0.004, M4 0.000. Diff 0
[03/04 21:01:24   1098s] design sh 0.039.
[03/04 21:01:24   1098s] design sh 0.039.
[03/04 21:01:24   1098s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[03/04 21:01:24   1098s] design sh 0.039.
[03/04 21:01:25   1099s] CDPadU 0.607 -> 0.579. R=0.518, N=32734, GS=1.800
[03/04 21:01:25   1099s] OPERPROF: Finished CDPad at level 1, CPU:0.580, REAL:0.587, MEM:1820.1M
[03/04 21:01:25   1099s] OPERPROF: Starting InitSKP at level 1, MEM:1820.1M
[03/04 21:01:25   1099s] no activity file in design. spp won't run.
[03/04 21:01:26   1100s] no activity file in design. spp won't run.
[03/04 21:01:29   1103s] *** Finished SKP initialization (cpu=0:00:04.1, real=0:00:04.0)***
[03/04 21:01:29   1103s] OPERPROF: Finished InitSKP at level 1, CPU:4.070, REAL:4.071, MEM:1849.4M
[03/04 21:01:29   1103s] NP #FI/FS/SF FL/PI: 0/0/0 32734/0
[03/04 21:01:29   1103s] no activity file in design. spp won't run.
[03/04 21:01:29   1103s] 
[03/04 21:01:29   1103s] AB Est...
[03/04 21:01:29   1103s] OPERPROF: Starting npPlace at level 1, MEM:1858.6M
[03/04 21:01:29   1103s] OPERPROF: Finished npPlace at level 1, CPU:0.190, REAL:0.187, MEM:1991.0M
[03/04 21:01:29   1103s] Iteration  4: Skipped, with CDP Off
[03/04 21:01:29   1103s] 
[03/04 21:01:29   1103s] AB Est...
[03/04 21:01:29   1103s] OPERPROF: Starting npPlace at level 1, MEM:1991.0M
[03/04 21:01:29   1103s] OPERPROF: Finished npPlace at level 1, CPU:0.120, REAL:0.123, MEM:1991.0M
[03/04 21:01:30   1104s] Iteration  5: Skipped, with CDP Off
[03/04 21:01:30   1104s] 
[03/04 21:01:30   1104s] AB Est...
[03/04 21:01:30   1104s] OPERPROF: Starting npPlace at level 1, MEM:1991.0M
[03/04 21:01:30   1104s] OPERPROF: Finished npPlace at level 1, CPU:0.120, REAL:0.120, MEM:1991.0M
[03/04 21:01:30   1104s] Iteration  6: Skipped, with CDP Off
[03/04 21:01:30   1104s] OPERPROF: Starting npPlace at level 1, MEM:1991.0M
[03/04 21:01:30   1104s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[03/04 21:01:30   1104s] No instances found in the vector
[03/04 21:01:30   1104s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1991.0M, DRC: 0)
[03/04 21:01:30   1104s] 0 (out of 0) MH cells were successfully legalized.
[03/04 21:01:55   1129s] Iteration  7: Total net bbox = 3.618e+05 (1.60e+05 2.02e+05)
[03/04 21:01:55   1129s]               Est.  stn bbox = 4.996e+05 (2.32e+05 2.68e+05)
[03/04 21:01:55   1129s]               cpu = 0:00:25.2 real = 0:00:25.0 mem = 2014.7M
[03/04 21:01:55   1129s] OPERPROF: Finished npPlace at level 1, CPU:25.290, REAL:25.212, MEM:2014.7M
[03/04 21:01:55   1129s] no activity file in design. spp won't run.
[03/04 21:01:55   1129s] NP #FI/FS/SF FL/PI: 0/0/0 32734/0
[03/04 21:01:55   1129s] no activity file in design. spp won't run.
[03/04 21:01:56   1130s] OPERPROF: Starting npPlace at level 1, MEM:2014.7M
[03/04 21:01:56   1130s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[03/04 21:01:56   1130s] No instances found in the vector
[03/04 21:01:56   1130s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2014.7M, DRC: 0)
[03/04 21:01:56   1130s] 0 (out of 0) MH cells were successfully legalized.
[03/04 21:02:49   1183s] Iteration  8: Total net bbox = 3.990e+05 (1.78e+05 2.21e+05)
[03/04 21:02:49   1183s]               Est.  stn bbox = 5.469e+05 (2.56e+05 2.91e+05)
[03/04 21:02:49   1183s]               cpu = 0:00:53.6 real = 0:00:53.0 mem = 1989.2M
[03/04 21:02:49   1183s] OPERPROF: Finished npPlace at level 1, CPU:53.690, REAL:53.731, MEM:1989.2M
[03/04 21:02:49   1183s] no activity file in design. spp won't run.
[03/04 21:02:49   1184s] NP #FI/FS/SF FL/PI: 0/0/0 32734/0
[03/04 21:02:50   1184s] no activity file in design. spp won't run.
[03/04 21:02:50   1184s] OPERPROF: Starting npPlace at level 1, MEM:1989.2M
[03/04 21:02:50   1184s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[03/04 21:02:50   1184s] No instances found in the vector
[03/04 21:02:50   1184s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1989.2M, DRC: 0)
[03/04 21:02:50   1184s] 0 (out of 0) MH cells were successfully legalized.
[03/04 21:04:12   1266s] Iteration  9: Total net bbox = 4.058e+05 (1.82e+05 2.24e+05)
[03/04 21:04:12   1266s]               Est.  stn bbox = 5.588e+05 (2.59e+05 2.99e+05)
[03/04 21:04:12   1266s]               cpu = 0:01:22 real = 0:01:22 mem = 1989.4M
[03/04 21:04:12   1266s] OPERPROF: Finished npPlace at level 1, CPU:82.260, REAL:82.162, MEM:1989.4M
[03/04 21:04:12   1266s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1989.4M
[03/04 21:04:12   1266s] Starting Early Global Route rough congestion estimation: mem = 1989.4M
[03/04 21:04:12   1266s] (I)       Started Loading and Dumping File ( Curr Mem: 1989.45 MB )
[03/04 21:04:12   1266s] (I)       Reading DB...
[03/04 21:04:12   1266s] (I)       Read data from FE... (mem=1989.4M)
[03/04 21:04:12   1266s] (I)       Read nodes and places... (mem=1989.4M)
[03/04 21:04:12   1266s] (I)       Done Read nodes and places (cpu=0.040s, mem=1989.4M)
[03/04 21:04:12   1266s] (I)       Read nets... (mem=1989.4M)
[03/04 21:04:12   1266s] (I)       Done Read nets (cpu=0.090s, mem=1989.4M)
[03/04 21:04:12   1266s] (I)       Done Read data from FE (cpu=0.130s, mem=1989.4M)
[03/04 21:04:12   1266s] (I)       before initializing RouteDB syMemory usage = 1989.4 MB
[03/04 21:04:12   1266s] (I)       Print mode             : 2
[03/04 21:04:12   1266s] (I)       Stop if highly congested: false
[03/04 21:04:12   1266s] (I)       Honor MSV route constraint: false
[03/04 21:04:12   1266s] (I)       Maximum routing layer  : 127
[03/04 21:04:12   1266s] (I)       Minimum routing layer  : 2
[03/04 21:04:12   1266s] (I)       Supply scale factor H  : 1.00
[03/04 21:04:12   1266s] (I)       Supply scale factor V  : 1.00
[03/04 21:04:12   1266s] (I)       Tracks used by clock wire: 0
[03/04 21:04:12   1266s] (I)       Reverse direction      : 
[03/04 21:04:12   1266s] (I)       Honor partition pin guides: true
[03/04 21:04:12   1266s] (I)       Route selected nets only: false
[03/04 21:04:12   1266s] (I)       Route secondary PG pins: false
[03/04 21:04:12   1266s] (I)       Second PG max fanout   : 2147483647
[03/04 21:04:12   1266s] (I)       Assign partition pins  : false
[03/04 21:04:12   1266s] (I)       Support large GCell    : true
[03/04 21:04:12   1266s] (I)       Number of rows per GCell: 2
[03/04 21:04:12   1266s] (I)       Max num rows per GCell : 32
[03/04 21:04:12   1266s] (I)       Apply function for special wires: true
[03/04 21:04:12   1266s] (I)       Layer by layer blockage reading: true
[03/04 21:04:12   1266s] (I)       Offset calculation fix : true
[03/04 21:04:12   1266s] (I)       Route stripe layer range: 
[03/04 21:04:12   1266s] (I)       Honor partition fences : 
[03/04 21:04:12   1266s] (I)       Honor partition pin    : 
[03/04 21:04:12   1266s] (I)       Honor partition fences with feedthrough: 
[03/04 21:04:12   1266s] (I)       Counted 20188 PG shapes. We will not process PG shapes layer by layer.
[03/04 21:04:12   1266s] (I)       Use row-based GCell size
[03/04 21:04:12   1266s] (I)       Use row-based GCell align
[03/04 21:04:12   1266s] (I)       GCell unit size   : 3600
[03/04 21:04:12   1266s] (I)       GCell multiplier  : 2
[03/04 21:04:12   1266s] (I)       GCell row height  : 3600
[03/04 21:04:12   1266s] (I)       Actual row height : 3600
[03/04 21:04:12   1266s] (I)       GCell align ref   : 20000 20000
[03/04 21:04:12   1266s] [NR-eGR] Track table information for default rule: 
[03/04 21:04:12   1266s] [NR-eGR] M1 has no routable track
[03/04 21:04:12   1266s] [NR-eGR] M2 has single uniform track structure
[03/04 21:04:12   1266s] [NR-eGR] M3 has single uniform track structure
[03/04 21:04:12   1266s] [NR-eGR] M4 has single uniform track structure
[03/04 21:04:12   1266s] [NR-eGR] M5 has single uniform track structure
[03/04 21:04:12   1266s] [NR-eGR] M6 has single uniform track structure
[03/04 21:04:12   1266s] [NR-eGR] M7 has single uniform track structure
[03/04 21:04:12   1266s] [NR-eGR] M8 has single uniform track structure
[03/04 21:04:12   1266s] (I)       ===========================================================================
[03/04 21:04:12   1266s] (I)       == Report All Rule Vias ==
[03/04 21:04:12   1266s] (I)       ===========================================================================
[03/04 21:04:12   1266s] (I)        Via Rule : (Default)
[03/04 21:04:12   1266s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/04 21:04:12   1266s] (I)       ---------------------------------------------------------------------------
[03/04 21:04:12   1266s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/04 21:04:12   1266s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/04 21:04:12   1266s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/04 21:04:12   1266s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/04 21:04:12   1266s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/04 21:04:12   1266s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/04 21:04:12   1266s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/04 21:04:12   1266s] (I)        8    0 : ---                         0 : ---                      
[03/04 21:04:12   1266s] (I)       ===========================================================================
[03/04 21:04:12   1266s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1989.45 MB )
[03/04 21:04:12   1266s] [NR-eGR] Read 31666 PG shapes
[03/04 21:04:12   1266s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1989.45 MB )
[03/04 21:04:12   1266s] [NR-eGR] #Routing Blockages  : 0
[03/04 21:04:12   1266s] [NR-eGR] #Instance Blockages : 0
[03/04 21:04:12   1266s] [NR-eGR] #PG Blockages       : 31666
[03/04 21:04:12   1266s] [NR-eGR] #Bump Blockages     : 0
[03/04 21:04:12   1266s] [NR-eGR] #Boundary Blockages : 0
[03/04 21:04:12   1266s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/04 21:04:12   1266s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/04 21:04:12   1266s] (I)       readDataFromPlaceDB
[03/04 21:04:12   1266s] (I)       Read net information..
[03/04 21:04:12   1266s] [NR-eGR] Read numTotalNets=34440  numIgnoredNets=0
[03/04 21:04:12   1266s] (I)       Read testcase time = 0.010 seconds
[03/04 21:04:12   1266s] 
[03/04 21:04:12   1266s] (I)       early_global_route_priority property id does not exist.
[03/04 21:04:12   1266s] (I)       Start initializing grid graph
[03/04 21:04:12   1266s] (I)       End initializing grid graph
[03/04 21:04:12   1266s] (I)       Model blockages into capacity
[03/04 21:04:12   1266s] (I)       Read Num Blocks=31666  Num Prerouted Wires=0  Num CS=0
[03/04 21:04:12   1266s] (I)       Started Modeling ( Curr Mem: 1989.45 MB )
[03/04 21:04:12   1266s] (I)       Started Modeling Layer 1 ( Curr Mem: 1989.45 MB )
[03/04 21:04:12   1266s] (I)       Started Modeling Layer 2 ( Curr Mem: 1989.45 MB )
[03/04 21:04:12   1266s] (I)       Layer 1 (V) : #blockages 13024 : #preroutes 0
[03/04 21:04:12   1266s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1989.45 MB )
[03/04 21:04:12   1266s] (I)       Started Modeling Layer 3 ( Curr Mem: 1989.45 MB )
[03/04 21:04:12   1266s] (I)       Layer 2 (H) : #blockages 12400 : #preroutes 0
[03/04 21:04:12   1266s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1989.45 MB )
[03/04 21:04:12   1266s] (I)       Started Modeling Layer 4 ( Curr Mem: 1989.45 MB )
[03/04 21:04:12   1266s] (I)       Layer 3 (V) : #blockages 6242 : #preroutes 0
[03/04 21:04:12   1266s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1989.45 MB )
[03/04 21:04:12   1266s] (I)       Started Modeling Layer 5 ( Curr Mem: 1989.45 MB )
[03/04 21:04:12   1266s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/04 21:04:12   1266s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1989.45 MB )
[03/04 21:04:12   1266s] (I)       Started Modeling Layer 6 ( Curr Mem: 1989.45 MB )
[03/04 21:04:12   1266s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/04 21:04:12   1266s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1989.45 MB )
[03/04 21:04:12   1266s] (I)       Started Modeling Layer 7 ( Curr Mem: 1989.45 MB )
[03/04 21:04:12   1266s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/04 21:04:12   1266s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1989.45 MB )
[03/04 21:04:12   1266s] (I)       Started Modeling Layer 8 ( Curr Mem: 1989.45 MB )
[03/04 21:04:12   1266s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/04 21:04:12   1266s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1989.45 MB )
[03/04 21:04:12   1266s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1989.45 MB )
[03/04 21:04:12   1266s] (I)       -- layer congestion ratio --
[03/04 21:04:12   1266s] (I)       Layer 1 : 0.100000
[03/04 21:04:12   1266s] (I)       Layer 2 : 0.700000
[03/04 21:04:12   1266s] (I)       Layer 3 : 0.700000
[03/04 21:04:12   1266s] (I)       Layer 4 : 0.700000
[03/04 21:04:12   1266s] (I)       Layer 5 : 0.700000
[03/04 21:04:12   1266s] (I)       Layer 6 : 0.700000
[03/04 21:04:12   1266s] (I)       Layer 7 : 0.700000
[03/04 21:04:12   1266s] (I)       Layer 8 : 0.700000
[03/04 21:04:12   1266s] (I)       ----------------------------
[03/04 21:04:12   1266s] (I)       Number of ignored nets = 0
[03/04 21:04:12   1266s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/04 21:04:12   1266s] (I)       Number of clock nets = 1.  Ignored: No
[03/04 21:04:12   1266s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/04 21:04:12   1266s] (I)       Number of special nets = 0.  Ignored: Yes
[03/04 21:04:12   1266s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/04 21:04:12   1266s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/04 21:04:12   1266s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/04 21:04:12   1266s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/04 21:04:12   1266s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/04 21:04:12   1266s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/04 21:04:12   1266s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1989.4 MB
[03/04 21:04:12   1266s] (I)       Ndr track 0 does not exist
[03/04 21:04:12   1266s] (I)       Layer1  viaCost=300.00
[03/04 21:04:12   1266s] (I)       Layer2  viaCost=100.00
[03/04 21:04:12   1266s] (I)       Layer3  viaCost=100.00
[03/04 21:04:12   1266s] (I)       Layer4  viaCost=100.00
[03/04 21:04:12   1266s] (I)       Layer5  viaCost=100.00
[03/04 21:04:12   1266s] (I)       Layer6  viaCost=200.00
[03/04 21:04:12   1266s] (I)       Layer7  viaCost=100.00
[03/04 21:04:12   1266s] (I)       ---------------------Grid Graph Info--------------------
[03/04 21:04:12   1266s] (I)       Routing area        : (0, 0) - (1144800, 1138000)
[03/04 21:04:12   1266s] (I)       Core area           : (20000, 20000) - (1124800, 1118000)
[03/04 21:04:12   1266s] (I)       Site width          :   400  (dbu)
[03/04 21:04:12   1266s] (I)       Row height          :  3600  (dbu)
[03/04 21:04:12   1266s] (I)       GCell row height    :  3600  (dbu)
[03/04 21:04:12   1266s] (I)       GCell width         :  7200  (dbu)
[03/04 21:04:12   1266s] (I)       GCell height        :  7200  (dbu)
[03/04 21:04:12   1266s] (I)       Grid                :   159   158     8
[03/04 21:04:12   1266s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/04 21:04:12   1266s] (I)       Vertical capacity   :     0  7200     0  7200     0  7200     0  7200
[03/04 21:04:12   1266s] (I)       Horizontal capacity :     0     0  7200     0  7200     0  7200     0
[03/04 21:04:12   1266s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/04 21:04:12   1266s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/04 21:04:12   1266s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/04 21:04:12   1266s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/04 21:04:12   1266s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/04 21:04:12   1266s] (I)       Num tracks per GCell: 20.00 18.00 18.00 18.00 18.00 18.00  4.50  4.50
[03/04 21:04:12   1266s] (I)       Total num of tracks :     0  2862  2844  2862  2844  2862   711   715
[03/04 21:04:12   1266s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/04 21:04:12   1266s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/04 21:04:12   1266s] (I)       --------------------------------------------------------
[03/04 21:04:12   1266s] 
[03/04 21:04:12   1266s] [NR-eGR] ============ Routing rule table ============
[03/04 21:04:12   1266s] [NR-eGR] Rule id: 0  Nets: 34440 
[03/04 21:04:12   1266s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/04 21:04:12   1266s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/04 21:04:12   1266s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/04 21:04:12   1266s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/04 21:04:12   1266s] [NR-eGR] ========================================
[03/04 21:04:12   1266s] [NR-eGR] 
[03/04 21:04:12   1266s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/04 21:04:12   1266s] (I)       blocked tracks on layer2 : = 86723 / 452196 (19.18%)
[03/04 21:04:12   1266s] (I)       blocked tracks on layer3 : = 32894 / 452196 (7.27%)
[03/04 21:04:12   1266s] (I)       blocked tracks on layer4 : = 97340 / 452196 (21.53%)
[03/04 21:04:12   1266s] (I)       blocked tracks on layer5 : = 0 / 452196 (0.00%)
[03/04 21:04:12   1266s] (I)       blocked tracks on layer6 : = 0 / 452196 (0.00%)
[03/04 21:04:12   1266s] (I)       blocked tracks on layer7 : = 0 / 113049 (0.00%)
[03/04 21:04:12   1266s] (I)       blocked tracks on layer8 : = 0 / 112970 (0.00%)
[03/04 21:04:12   1266s] (I)       After initializing earlyGlobalRoute syMemory usage = 1989.4 MB
[03/04 21:04:12   1266s] (I)       Finished Loading and Dumping File ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 1989.45 MB )
[03/04 21:04:12   1266s] (I)       ============= Initialization =============
[03/04 21:04:12   1266s] (I)       numLocalWires=54671  numGlobalNetBranches=18015  numLocalNetBranches=9458
[03/04 21:04:12   1266s] (I)       totalPins=122077  totalGlobalPin=86850 (71.14%)
[03/04 21:04:12   1266s] (I)       Started Build MST ( Curr Mem: 1989.45 MB )
[03/04 21:04:12   1266s] (I)       Generate topology with single threads
[03/04 21:04:12   1267s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1989.45 MB )
[03/04 21:04:12   1267s] (I)       total 2D Cap : 2323584 = (992171 H, 1331413 V)
[03/04 21:04:12   1267s] (I)       ============  Phase 1a Route ============
[03/04 21:04:12   1267s] (I)       Started Phase 1a ( Curr Mem: 1989.45 MB )
[03/04 21:04:12   1267s] (I)       Finished Phase 1a ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1989.45 MB )
[03/04 21:04:12   1267s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1989.45 MB )
[03/04 21:04:12   1267s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/04 21:04:12   1267s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1989.45 MB )
[03/04 21:04:12   1267s] (I)       Usage: 151970 = (72198 H, 79772 V) = (7.28% H, 5.99% V) = (2.599e+05um H, 2.872e+05um V)
[03/04 21:04:12   1267s] (I)       
[03/04 21:04:12   1267s] (I)       ============  Phase 1b Route ============
[03/04 21:04:12   1267s] (I)       Usage: 151970 = (72198 H, 79772 V) = (7.28% H, 5.99% V) = (2.599e+05um H, 2.872e+05um V)
[03/04 21:04:12   1267s] (I)       
[03/04 21:04:12   1267s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[03/04 21:04:12   1267s] 
[03/04 21:04:12   1267s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/04 21:04:12   1267s] Finished Early Global Route rough congestion estimation: mem = 1989.4M
[03/04 21:04:12   1267s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.320, REAL:0.326, MEM:1989.4M
[03/04 21:04:12   1267s] earlyGlobalRoute rough estimation gcell size 2 row height
[03/04 21:04:12   1267s] OPERPROF: Starting CDPad at level 1, MEM:1989.4M
[03/04 21:04:13   1267s] CDPadU 0.578 -> 0.579. R=0.517, N=32734, GS=3.600
[03/04 21:04:13   1267s] OPERPROF: Finished CDPad at level 1, CPU:0.230, REAL:0.227, MEM:1989.4M
[03/04 21:04:13   1267s] no activity file in design. spp won't run.
[03/04 21:04:13   1267s] NP #FI/FS/SF FL/PI: 0/0/0 32734/0
[03/04 21:04:13   1267s] no activity file in design. spp won't run.
[03/04 21:04:13   1267s] OPERPROF: Starting npPlace at level 1, MEM:1989.4M
[03/04 21:04:13   1267s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[03/04 21:04:13   1267s] No instances found in the vector
[03/04 21:04:13   1267s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1989.4M, DRC: 0)
[03/04 21:04:13   1267s] 0 (out of 0) MH cells were successfully legalized.
[03/04 21:04:19   1273s] OPERPROF: Finished npPlace at level 1, CPU:6.200, REAL:6.213, MEM:1996.9M
[03/04 21:04:19   1274s] no activity file in design. spp won't run.
[03/04 21:04:19   1274s] NP #FI/FS/SF FL/PI: 0/0/0 32734/0
[03/04 21:04:20   1274s] no activity file in design. spp won't run.
[03/04 21:04:20   1274s] OPERPROF: Starting npPlace at level 1, MEM:1996.9M
[03/04 21:04:20   1274s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[03/04 21:04:20   1274s] No instances found in the vector
[03/04 21:04:20   1274s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1996.9M, DRC: 0)
[03/04 21:04:20   1274s] 0 (out of 0) MH cells were successfully legalized.
[03/04 21:04:56   1310s] Iteration 10: Total net bbox = 4.177e+05 (1.90e+05 2.27e+05)
[03/04 21:04:56   1310s]               Est.  stn bbox = 5.677e+05 (2.67e+05 3.01e+05)
[03/04 21:04:56   1310s]               cpu = 0:00:35.7 real = 0:00:36.0 mem = 1997.2M
[03/04 21:04:56   1310s] OPERPROF: Finished npPlace at level 1, CPU:35.790, REAL:35.771, MEM:1997.2M
[03/04 21:04:56   1310s] no activity file in design. spp won't run.
[03/04 21:04:56   1310s] NP #FI/FS/SF FL/PI: 0/0/0 32734/0
[03/04 21:04:56   1310s] no activity file in design. spp won't run.
[03/04 21:04:56   1310s] OPERPROF: Starting npPlace at level 1, MEM:1997.2M
[03/04 21:04:56   1310s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[03/04 21:04:56   1310s] No instances found in the vector
[03/04 21:04:56   1310s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1997.2M, DRC: 0)
[03/04 21:04:56   1310s] 0 (out of 0) MH cells were successfully legalized.
[03/04 21:05:15   1329s] Iteration 11: Total net bbox = 4.382e+05 (2.00e+05 2.38e+05)
[03/04 21:05:15   1329s]               Est.  stn bbox = 5.876e+05 (2.76e+05 3.11e+05)
[03/04 21:05:15   1329s]               cpu = 0:00:18.4 real = 0:00:19.0 mem = 1997.5M
[03/04 21:05:15   1329s] OPERPROF: Finished npPlace at level 1, CPU:18.500, REAL:18.490, MEM:1997.5M
[03/04 21:05:15   1329s] Move report: Timing Driven Placement moves 32734 insts, mean move: 14.48 um, max move: 125.00 um
[03/04 21:05:15   1329s] 	Max move on inst (FE_OFC890_core_instance_array_out_38): (194.60, 260.20) --> (201.71, 142.31)
[03/04 21:05:15   1329s] no activity file in design. spp won't run.
[03/04 21:05:15   1329s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1997.5M
[03/04 21:05:15   1329s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:1997.5M
[03/04 21:05:15   1329s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.010, REAL:0.010, MEM:1997.5M
[03/04 21:05:15   1329s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1997.5M
[03/04 21:05:15   1329s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1994.2M
[03/04 21:05:15   1329s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.030, REAL:0.039, MEM:1994.2M
[03/04 21:05:15   1329s] 
[03/04 21:05:15   1329s] Finished Incremental Placement (cpu=0:03:51, real=0:03:51, mem=1994.2M)
[03/04 21:05:15   1329s] CongRepair sets shifter mode to gplace
[03/04 21:05:15   1329s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1994.2M
[03/04 21:05:15   1329s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1994.2M
[03/04 21:05:15   1329s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1994.2M
[03/04 21:05:15   1329s] z: 2, totalTracks: 1
[03/04 21:05:15   1329s] z: 4, totalTracks: 1
[03/04 21:05:15   1329s] z: 6, totalTracks: 1
[03/04 21:05:15   1329s] z: 8, totalTracks: 1
[03/04 21:05:15   1329s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/04 21:05:15   1329s] All LLGs are deleted
[03/04 21:05:15   1329s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1994.2M
[03/04 21:05:15   1329s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.001, MEM:1994.2M
[03/04 21:05:15   1329s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1994.2M
[03/04 21:05:15   1329s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1994.2M
[03/04 21:05:15   1329s] Core basic site is core
[03/04 21:05:15   1329s] SiteArray: non-trimmed site array dimensions = 305 x 2762
[03/04 21:05:15   1329s] SiteArray: use 3,436,544 bytes
[03/04 21:05:15   1329s] SiteArray: current memory after site array memory allocation 1997.5M
[03/04 21:05:15   1329s] SiteArray: FP blocked sites are writable
[03/04 21:05:15   1329s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/04 21:05:15   1329s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:1997.5M
[03/04 21:05:15   1329s] Process 19320 wires and vias for routing blockage and capacity analysis
[03/04 21:05:15   1329s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.030, REAL:0.031, MEM:1997.5M
[03/04 21:05:15   1329s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.120, REAL:0.115, MEM:1997.5M
[03/04 21:05:15   1329s] OPERPROF:         Starting CMU at level 5, MEM:1997.5M
[03/04 21:05:15   1329s] OPERPROF:         Finished CMU at level 5, CPU:0.010, REAL:0.003, MEM:1997.5M
[03/04 21:05:15   1329s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.130, REAL:0.129, MEM:1997.5M
[03/04 21:05:15   1329s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1997.5MB).
[03/04 21:05:15   1329s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.170, REAL:0.167, MEM:1997.5M
[03/04 21:05:15   1329s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.170, REAL:0.167, MEM:1997.5M
[03/04 21:05:15   1329s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.21834.2
[03/04 21:05:15   1329s] OPERPROF:   Starting RefinePlace at level 2, MEM:1997.5M
[03/04 21:05:15   1329s] *** Starting refinePlace (0:22:10 mem=1997.5M) ***
[03/04 21:05:15   1329s] Total net bbox length = 4.493e+05 (2.112e+05 2.381e+05) (ext = 1.411e+04)
[03/04 21:05:15   1329s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/04 21:05:15   1329s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1997.5M
[03/04 21:05:15   1329s] Starting refinePlace ...
[03/04 21:05:15   1329s] ** Cut row section cpu time 0:00:00.0.
[03/04 21:05:15   1329s]    Spread Effort: high, pre-route mode, useDDP on.
[03/04 21:05:16   1330s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.7, real=0:00:01.0, mem=1997.5MB) @(0:22:10 - 0:22:10).
[03/04 21:05:16   1330s] Move report: preRPlace moves 32734 insts, mean move: 0.58 um, max move: 4.71 um
[03/04 21:05:16   1330s] 	Max move on inst (core_instance_kmem_instance_memory15_reg_21_): (68.56, 270.33) --> (70.80, 272.80)
[03/04 21:05:16   1330s] 	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
[03/04 21:05:16   1330s] wireLenOptFixPriorityInst 0 inst fixed
[03/04 21:05:16   1330s] Placement tweakage begins.
[03/04 21:05:16   1330s] wire length = 6.064e+05
[03/04 21:05:19   1333s] wire length = 5.789e+05
[03/04 21:05:19   1333s] Placement tweakage ends.
[03/04 21:05:19   1333s] Move report: tweak moves 5426 insts, mean move: 2.52 um, max move: 17.80 um
[03/04 21:05:19   1333s] 	Max move on inst (FE_OFC339_n22448): (82.60, 71.20) --> (64.80, 71.20)
[03/04 21:05:19   1333s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:03.2, real=0:00:03.0, mem=1997.5MB) @(0:22:10 - 0:22:14).
[03/04 21:05:19   1333s] 
[03/04 21:05:19   1333s] Running Spiral with 1 thread in Normal Mode  fetchWidth=225 
[03/04 21:05:20   1334s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/04 21:05:20   1334s] [CPU] RefinePlace/Legalization (cpu=0:00:01.1, real=0:00:01.0, mem=1997.5MB) @(0:22:14 - 0:22:15).
[03/04 21:05:20   1334s] Move report: Detail placement moves 32734 insts, mean move: 0.96 um, max move: 17.75 um
[03/04 21:05:20   1334s] 	Max move on inst (FE_OFC339_n22448): (81.92, 71.83) --> (64.80, 71.20)
[03/04 21:05:20   1334s] 	Runtime: CPU: 0:00:05.0 REAL: 0:00:05.0 MEM: 1997.5MB
[03/04 21:05:20   1334s] Statistics of distance of Instance movement in refine placement:
[03/04 21:05:20   1334s]   maximum (X+Y) =        17.75 um
[03/04 21:05:20   1334s]   inst (FE_OFC339_n22448) with max move: (81.9185, 71.8285) -> (64.8, 71.2)
[03/04 21:05:20   1334s]   mean    (X+Y) =         0.96 um
[03/04 21:05:20   1334s] Summary Report:
[03/04 21:05:20   1334s] Instances move: 32734 (out of 32734 movable)
[03/04 21:05:20   1334s] Instances flipped: 0
[03/04 21:05:20   1334s] Mean displacement: 0.96 um
[03/04 21:05:20   1334s] Max displacement: 17.75 um (Instance: FE_OFC339_n22448) (81.9185, 71.8285) -> (64.8, 71.2)
[03/04 21:05:20   1334s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD1
[03/04 21:05:20   1334s] Total instances moved : 32734
[03/04 21:05:20   1334s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:5.040, REAL:5.048, MEM:1997.5M
[03/04 21:05:20   1334s] Total net bbox length = 4.246e+05 (1.843e+05 2.404e+05) (ext = 1.367e+04)
[03/04 21:05:20   1334s] Runtime: CPU: 0:00:05.1 REAL: 0:00:05.0 MEM: 1997.5MB
[03/04 21:05:20   1334s] [CPU] RefinePlace/total (cpu=0:00:05.1, real=0:00:05.0, mem=1997.5MB) @(0:22:10 - 0:22:15).
[03/04 21:05:20   1334s] *** Finished refinePlace (0:22:15 mem=1997.5M) ***
[03/04 21:05:20   1334s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.21834.2
[03/04 21:05:20   1334s] OPERPROF:   Finished RefinePlace at level 2, CPU:5.120, REAL:5.127, MEM:1997.5M
[03/04 21:05:20   1334s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1997.5M
[03/04 21:05:20   1334s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.070, REAL:0.072, MEM:1997.5M
[03/04 21:05:20   1334s] OPERPROF: Finished RefinePlace2 at level 1, CPU:5.360, REAL:5.366, MEM:1997.5M
[03/04 21:05:20   1334s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1997.5M
[03/04 21:05:20   1334s] Starting Early Global Route congestion estimation: mem = 1997.5M
[03/04 21:05:20   1334s] (I)       Started Loading and Dumping File ( Curr Mem: 1997.52 MB )
[03/04 21:05:20   1334s] (I)       Reading DB...
[03/04 21:05:20   1334s] (I)       Read data from FE... (mem=1997.5M)
[03/04 21:05:20   1334s] (I)       Read nodes and places... (mem=1997.5M)
[03/04 21:05:20   1334s] (I)       Done Read nodes and places (cpu=0.030s, mem=1997.5M)
[03/04 21:05:20   1334s] (I)       Read nets... (mem=1997.5M)
[03/04 21:05:20   1334s] (I)       Done Read nets (cpu=0.090s, mem=1997.5M)
[03/04 21:05:20   1334s] (I)       Done Read data from FE (cpu=0.120s, mem=1997.5M)
[03/04 21:05:20   1334s] (I)       before initializing RouteDB syMemory usage = 1997.5 MB
[03/04 21:05:20   1334s] (I)       Honor MSV route constraint: false
[03/04 21:05:20   1334s] (I)       Maximum routing layer  : 127
[03/04 21:05:20   1334s] (I)       Minimum routing layer  : 2
[03/04 21:05:20   1334s] (I)       Supply scale factor H  : 1.00
[03/04 21:05:20   1334s] (I)       Supply scale factor V  : 1.00
[03/04 21:05:20   1334s] (I)       Tracks used by clock wire: 0
[03/04 21:05:20   1334s] (I)       Reverse direction      : 
[03/04 21:05:20   1334s] (I)       Honor partition pin guides: true
[03/04 21:05:20   1334s] (I)       Route selected nets only: false
[03/04 21:05:20   1334s] (I)       Route secondary PG pins: false
[03/04 21:05:20   1334s] (I)       Second PG max fanout   : 2147483647
[03/04 21:05:20   1334s] (I)       Apply function for special wires: true
[03/04 21:05:20   1334s] (I)       Layer by layer blockage reading: true
[03/04 21:05:20   1334s] (I)       Offset calculation fix : true
[03/04 21:05:20   1334s] (I)       Route stripe layer range: 
[03/04 21:05:20   1334s] (I)       Honor partition fences : 
[03/04 21:05:20   1334s] (I)       Honor partition pin    : 
[03/04 21:05:20   1334s] (I)       Honor partition fences with feedthrough: 
[03/04 21:05:20   1334s] (I)       Counted 20188 PG shapes. We will not process PG shapes layer by layer.
[03/04 21:05:20   1334s] (I)       Use row-based GCell size
[03/04 21:05:20   1334s] (I)       Use row-based GCell align
[03/04 21:05:20   1334s] (I)       GCell unit size   : 3600
[03/04 21:05:20   1334s] (I)       GCell multiplier  : 1
[03/04 21:05:20   1334s] (I)       GCell row height  : 3600
[03/04 21:05:20   1334s] (I)       Actual row height : 3600
[03/04 21:05:20   1334s] (I)       GCell align ref   : 20000 20000
[03/04 21:05:20   1334s] [NR-eGR] Track table information for default rule: 
[03/04 21:05:20   1334s] [NR-eGR] M1 has no routable track
[03/04 21:05:20   1334s] [NR-eGR] M2 has single uniform track structure
[03/04 21:05:20   1334s] [NR-eGR] M3 has single uniform track structure
[03/04 21:05:20   1334s] [NR-eGR] M4 has single uniform track structure
[03/04 21:05:20   1334s] [NR-eGR] M5 has single uniform track structure
[03/04 21:05:20   1334s] [NR-eGR] M6 has single uniform track structure
[03/04 21:05:20   1334s] [NR-eGR] M7 has single uniform track structure
[03/04 21:05:20   1334s] [NR-eGR] M8 has single uniform track structure
[03/04 21:05:20   1334s] (I)       ===========================================================================
[03/04 21:05:20   1334s] (I)       == Report All Rule Vias ==
[03/04 21:05:20   1334s] (I)       ===========================================================================
[03/04 21:05:20   1334s] (I)        Via Rule : (Default)
[03/04 21:05:20   1334s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/04 21:05:20   1334s] (I)       ---------------------------------------------------------------------------
[03/04 21:05:20   1334s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/04 21:05:20   1334s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/04 21:05:20   1334s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/04 21:05:20   1334s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/04 21:05:20   1334s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/04 21:05:20   1334s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/04 21:05:20   1334s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/04 21:05:20   1334s] (I)        8    0 : ---                         0 : ---                      
[03/04 21:05:20   1334s] (I)       ===========================================================================
[03/04 21:05:20   1334s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1997.52 MB )
[03/04 21:05:20   1334s] [NR-eGR] Read 31666 PG shapes
[03/04 21:05:20   1334s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1997.52 MB )
[03/04 21:05:20   1334s] [NR-eGR] #Routing Blockages  : 0
[03/04 21:05:20   1334s] [NR-eGR] #Instance Blockages : 0
[03/04 21:05:20   1334s] [NR-eGR] #PG Blockages       : 31666
[03/04 21:05:20   1334s] [NR-eGR] #Bump Blockages     : 0
[03/04 21:05:20   1334s] [NR-eGR] #Boundary Blockages : 0
[03/04 21:05:20   1334s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/04 21:05:20   1334s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/04 21:05:20   1335s] (I)       readDataFromPlaceDB
[03/04 21:05:20   1335s] (I)       Read net information..
[03/04 21:05:20   1335s] [NR-eGR] Read numTotalNets=34440  numIgnoredNets=0
[03/04 21:05:20   1335s] (I)       Read testcase time = 0.020 seconds
[03/04 21:05:20   1335s] 
[03/04 21:05:20   1335s] (I)       early_global_route_priority property id does not exist.
[03/04 21:05:20   1335s] (I)       Start initializing grid graph
[03/04 21:05:20   1335s] (I)       End initializing grid graph
[03/04 21:05:20   1335s] (I)       Model blockages into capacity
[03/04 21:05:20   1335s] (I)       Read Num Blocks=31666  Num Prerouted Wires=0  Num CS=0
[03/04 21:05:20   1335s] (I)       Started Modeling ( Curr Mem: 1997.52 MB )
[03/04 21:05:20   1335s] (I)       Started Modeling Layer 1 ( Curr Mem: 1997.52 MB )
[03/04 21:05:20   1335s] (I)       Started Modeling Layer 2 ( Curr Mem: 1997.52 MB )
[03/04 21:05:20   1335s] (I)       Layer 1 (V) : #blockages 13024 : #preroutes 0
[03/04 21:05:20   1335s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1997.52 MB )
[03/04 21:05:20   1335s] (I)       Started Modeling Layer 3 ( Curr Mem: 1997.52 MB )
[03/04 21:05:20   1335s] (I)       Layer 2 (H) : #blockages 12400 : #preroutes 0
[03/04 21:05:20   1335s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1997.52 MB )
[03/04 21:05:20   1335s] (I)       Started Modeling Layer 4 ( Curr Mem: 1997.52 MB )
[03/04 21:05:20   1335s] (I)       Layer 3 (V) : #blockages 6242 : #preroutes 0
[03/04 21:05:20   1335s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1997.52 MB )
[03/04 21:05:20   1335s] (I)       Started Modeling Layer 5 ( Curr Mem: 1997.52 MB )
[03/04 21:05:20   1335s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/04 21:05:20   1335s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1997.52 MB )
[03/04 21:05:20   1335s] (I)       Started Modeling Layer 6 ( Curr Mem: 1997.52 MB )
[03/04 21:05:20   1335s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/04 21:05:20   1335s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1997.52 MB )
[03/04 21:05:20   1335s] (I)       Started Modeling Layer 7 ( Curr Mem: 1997.52 MB )
[03/04 21:05:20   1335s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/04 21:05:20   1335s] (I)       Finished Modeling Layer 7 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1997.52 MB )
[03/04 21:05:20   1335s] (I)       Started Modeling Layer 8 ( Curr Mem: 1997.52 MB )
[03/04 21:05:20   1335s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/04 21:05:20   1335s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1997.52 MB )
[03/04 21:05:20   1335s] (I)       Finished Modeling ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 1997.52 MB )
[03/04 21:05:20   1335s] (I)       -- layer congestion ratio --
[03/04 21:05:20   1335s] (I)       Layer 1 : 0.100000
[03/04 21:05:20   1335s] (I)       Layer 2 : 0.700000
[03/04 21:05:20   1335s] (I)       Layer 3 : 0.700000
[03/04 21:05:20   1335s] (I)       Layer 4 : 0.700000
[03/04 21:05:20   1335s] (I)       Layer 5 : 0.700000
[03/04 21:05:20   1335s] (I)       Layer 6 : 0.700000
[03/04 21:05:20   1335s] (I)       Layer 7 : 0.700000
[03/04 21:05:20   1335s] (I)       Layer 8 : 0.700000
[03/04 21:05:20   1335s] (I)       ----------------------------
[03/04 21:05:20   1335s] (I)       Number of ignored nets = 0
[03/04 21:05:20   1335s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/04 21:05:20   1335s] (I)       Number of clock nets = 1.  Ignored: No
[03/04 21:05:20   1335s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/04 21:05:20   1335s] (I)       Number of special nets = 0.  Ignored: Yes
[03/04 21:05:20   1335s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/04 21:05:20   1335s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/04 21:05:20   1335s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/04 21:05:20   1335s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/04 21:05:20   1335s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/04 21:05:20   1335s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/04 21:05:20   1335s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1997.5 MB
[03/04 21:05:20   1335s] (I)       Ndr track 0 does not exist
[03/04 21:05:20   1335s] (I)       Layer1  viaCost=300.00
[03/04 21:05:20   1335s] (I)       Layer2  viaCost=100.00
[03/04 21:05:20   1335s] (I)       Layer3  viaCost=100.00
[03/04 21:05:20   1335s] (I)       Layer4  viaCost=100.00
[03/04 21:05:20   1335s] (I)       Layer5  viaCost=100.00
[03/04 21:05:20   1335s] (I)       Layer6  viaCost=200.00
[03/04 21:05:20   1335s] (I)       Layer7  viaCost=100.00
[03/04 21:05:20   1335s] (I)       ---------------------Grid Graph Info--------------------
[03/04 21:05:20   1335s] (I)       Routing area        : (0, 0) - (1144800, 1138000)
[03/04 21:05:20   1335s] (I)       Core area           : (20000, 20000) - (1124800, 1118000)
[03/04 21:05:20   1335s] (I)       Site width          :   400  (dbu)
[03/04 21:05:20   1335s] (I)       Row height          :  3600  (dbu)
[03/04 21:05:20   1335s] (I)       GCell row height    :  3600  (dbu)
[03/04 21:05:20   1335s] (I)       GCell width         :  3600  (dbu)
[03/04 21:05:20   1335s] (I)       GCell height        :  3600  (dbu)
[03/04 21:05:20   1335s] (I)       Grid                :   318   316     8
[03/04 21:05:20   1335s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/04 21:05:20   1335s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/04 21:05:20   1335s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/04 21:05:20   1335s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/04 21:05:20   1335s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/04 21:05:20   1335s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/04 21:05:20   1335s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/04 21:05:20   1335s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/04 21:05:20   1335s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/04 21:05:20   1335s] (I)       Total num of tracks :     0  2862  2844  2862  2844  2862   711   715
[03/04 21:05:20   1335s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/04 21:05:20   1335s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/04 21:05:20   1335s] (I)       --------------------------------------------------------
[03/04 21:05:20   1335s] 
[03/04 21:05:20   1335s] [NR-eGR] ============ Routing rule table ============
[03/04 21:05:20   1335s] [NR-eGR] Rule id: 0  Nets: 34440 
[03/04 21:05:20   1335s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/04 21:05:20   1335s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/04 21:05:20   1335s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/04 21:05:20   1335s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/04 21:05:20   1335s] [NR-eGR] ========================================
[03/04 21:05:20   1335s] [NR-eGR] 
[03/04 21:05:20   1335s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/04 21:05:20   1335s] (I)       blocked tracks on layer2 : = 172712 / 904392 (19.10%)
[03/04 21:05:20   1335s] (I)       blocked tracks on layer3 : = 46367 / 904392 (5.13%)
[03/04 21:05:20   1335s] (I)       blocked tracks on layer4 : = 194370 / 904392 (21.49%)
[03/04 21:05:20   1335s] (I)       blocked tracks on layer5 : = 0 / 904392 (0.00%)
[03/04 21:05:20   1335s] (I)       blocked tracks on layer6 : = 0 / 904392 (0.00%)
[03/04 21:05:20   1335s] (I)       blocked tracks on layer7 : = 0 / 226098 (0.00%)
[03/04 21:05:20   1335s] (I)       blocked tracks on layer8 : = 0 / 225940 (0.00%)
[03/04 21:05:20   1335s] (I)       After initializing earlyGlobalRoute syMemory usage = 1997.5 MB
[03/04 21:05:20   1335s] (I)       Finished Loading and Dumping File ( CPU: 0.27 sec, Real: 0.25 sec, Curr Mem: 1997.52 MB )
[03/04 21:05:20   1335s] (I)       Started Global Routing ( Curr Mem: 1997.52 MB )
[03/04 21:05:20   1335s] (I)       ============= Initialization =============
[03/04 21:05:20   1335s] (I)       totalPins=122077  totalGlobalPin=117814 (96.51%)
[03/04 21:05:20   1335s] (I)       Started Build MST ( Curr Mem: 1997.52 MB )
[03/04 21:05:20   1335s] (I)       Generate topology with single threads
[03/04 21:05:20   1335s] (I)       Finished Build MST ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1997.52 MB )
[03/04 21:05:20   1335s] (I)       total 2D Cap : 4641708 = (1993009 H, 2648699 V)
[03/04 21:05:20   1335s] [NR-eGR] Layer group 1: route 34440 net(s) in layer range [2, 8]
[03/04 21:05:20   1335s] (I)       ============  Phase 1a Route ============
[03/04 21:05:20   1335s] (I)       Started Phase 1a ( Curr Mem: 1997.52 MB )
[03/04 21:05:21   1335s] (I)       Finished Phase 1a ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1997.52 MB )
[03/04 21:05:21   1335s] (I)       Usage: 309520 = (138112 H, 171408 V) = (6.93% H, 6.47% V) = (2.486e+05um H, 3.085e+05um V)
[03/04 21:05:21   1335s] (I)       
[03/04 21:05:21   1335s] (I)       ============  Phase 1b Route ============
[03/04 21:05:21   1335s] (I)       Usage: 309520 = (138112 H, 171408 V) = (6.93% H, 6.47% V) = (2.486e+05um H, 3.085e+05um V)
[03/04 21:05:21   1335s] (I)       
[03/04 21:05:21   1335s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.11% V. EstWL: 5.571360e+05um
[03/04 21:05:21   1335s] (I)       Congestion metric : 0.00%H 0.11%V, 0.11%HV
[03/04 21:05:21   1335s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/04 21:05:21   1335s] (I)       ============  Phase 1c Route ============
[03/04 21:05:21   1335s] (I)       Usage: 309520 = (138112 H, 171408 V) = (6.93% H, 6.47% V) = (2.486e+05um H, 3.085e+05um V)
[03/04 21:05:21   1335s] (I)       
[03/04 21:05:21   1335s] (I)       ============  Phase 1d Route ============
[03/04 21:05:21   1335s] (I)       Usage: 309520 = (138112 H, 171408 V) = (6.93% H, 6.47% V) = (2.486e+05um H, 3.085e+05um V)
[03/04 21:05:21   1335s] (I)       
[03/04 21:05:21   1335s] (I)       ============  Phase 1e Route ============
[03/04 21:05:21   1335s] (I)       Started Phase 1e ( Curr Mem: 1997.52 MB )
[03/04 21:05:21   1335s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1997.52 MB )
[03/04 21:05:21   1335s] (I)       Usage: 309520 = (138112 H, 171408 V) = (6.93% H, 6.47% V) = (2.486e+05um H, 3.085e+05um V)
[03/04 21:05:21   1335s] (I)       
[03/04 21:05:21   1335s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.11% V. EstWL: 5.571360e+05um
[03/04 21:05:21   1335s] [NR-eGR] 
[03/04 21:05:21   1335s] (I)       Current Phase 1l[Initialization] ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1997.52 MB )
[03/04 21:05:21   1335s] (I)       Running layer assignment with 1 threads
[03/04 21:05:21   1335s] (I)       Finished Phase 1l ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 1997.52 MB )
[03/04 21:05:21   1335s] (I)       ============  Phase 1l Route ============
[03/04 21:05:21   1335s] (I)       
[03/04 21:05:21   1335s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/04 21:05:21   1335s] [NR-eGR]                        OverCon           OverCon           OverCon            
[03/04 21:05:21   1335s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[03/04 21:05:21   1335s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[03/04 21:05:21   1335s] [NR-eGR] --------------------------------------------------------------------------------
[03/04 21:05:21   1335s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/04 21:05:21   1335s] [NR-eGR]      M2  (2)       167( 0.17%)        59( 0.06%)        10( 0.01%)   ( 0.24%) 
[03/04 21:05:21   1335s] [NR-eGR]      M3  (3)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/04 21:05:21   1335s] [NR-eGR]      M4  (4)        11( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[03/04 21:05:21   1335s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/04 21:05:21   1335s] [NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/04 21:05:21   1335s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/04 21:05:21   1335s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/04 21:05:21   1335s] [NR-eGR] --------------------------------------------------------------------------------
[03/04 21:05:21   1335s] [NR-eGR] Total              179( 0.03%)        59( 0.01%)        10( 0.00%)   ( 0.04%) 
[03/04 21:05:21   1335s] [NR-eGR] 
[03/04 21:05:21   1335s] (I)       Finished Global Routing ( CPU: 0.37 sec, Real: 0.37 sec, Curr Mem: 1997.52 MB )
[03/04 21:05:21   1335s] (I)       total 2D Cap : 4666706 = (1998641 H, 2668065 V)
[03/04 21:05:21   1335s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/04 21:05:21   1335s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/04 21:05:21   1335s] Early Global Route congestion estimation runtime: 0.64 seconds, mem = 1997.5M
[03/04 21:05:21   1335s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.660, REAL:0.637, MEM:1997.5M
[03/04 21:05:21   1335s] OPERPROF: Starting HotSpotCal at level 1, MEM:1997.5M
[03/04 21:05:21   1335s] [hotspot] +------------+---------------+---------------+
[03/04 21:05:21   1335s] [hotspot] |            |   max hotspot | total hotspot |
[03/04 21:05:21   1335s] [hotspot] +------------+---------------+---------------+
[03/04 21:05:21   1335s] [hotspot] | normalized |          0.00 |          0.00 |
[03/04 21:05:21   1335s] [hotspot] +------------+---------------+---------------+
[03/04 21:05:21   1335s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/04 21:05:21   1335s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/04 21:05:21   1335s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.008, MEM:1997.5M
[03/04 21:05:21   1335s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1997.5M
[03/04 21:05:21   1335s] Starting Early Global Route wiring: mem = 1997.5M
[03/04 21:05:21   1335s] (I)       ============= track Assignment ============
[03/04 21:05:21   1335s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1997.52 MB )
[03/04 21:05:21   1335s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1997.52 MB )
[03/04 21:05:21   1335s] (I)       Started Greedy Track Assignment ( Curr Mem: 1997.52 MB )
[03/04 21:05:21   1335s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/04 21:05:21   1335s] (I)       Running track assignment with 1 threads
[03/04 21:05:21   1335s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1997.52 MB )
[03/04 21:05:21   1335s] (I)       Run Multi-thread track assignment
[03/04 21:05:21   1336s] (I)       Finished Greedy Track Assignment ( CPU: 0.48 sec, Real: 0.49 sec, Curr Mem: 1997.52 MB )
[03/04 21:05:22   1336s] [NR-eGR] --------------------------------------------------------------------------
[03/04 21:05:22   1336s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 122077
[03/04 21:05:22   1336s] [NR-eGR]     M2  (2V) length: 2.532452e+05um, number of vias: 186064
[03/04 21:05:22   1336s] [NR-eGR]     M3  (3H) length: 2.499500e+05um, number of vias: 6287
[03/04 21:05:22   1336s] [NR-eGR]     M4  (4V) length: 6.369518e+04um, number of vias: 1131
[03/04 21:05:22   1336s] [NR-eGR]     M5  (5H) length: 8.293200e+03um, number of vias: 501
[03/04 21:05:22   1336s] [NR-eGR]     M6  (6V) length: 4.683160e+03um, number of vias: 64
[03/04 21:05:22   1336s] [NR-eGR]     M7  (7H) length: 4.484000e+02um, number of vias: 97
[03/04 21:05:22   1336s] [NR-eGR]     M8  (8V) length: 2.536000e+02um, number of vias: 0
[03/04 21:05:22   1336s] [NR-eGR] Total length: 5.805687e+05um, number of vias: 316221
[03/04 21:05:22   1336s] [NR-eGR] --------------------------------------------------------------------------
[03/04 21:05:22   1336s] [NR-eGR] Total eGR-routed clock nets wire length: 3.239170e+04um 
[03/04 21:05:22   1336s] [NR-eGR] --------------------------------------------------------------------------
[03/04 21:05:22   1336s] Early Global Route wiring runtime: 0.86 seconds, mem = 1931.5M
[03/04 21:05:22   1336s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.860, REAL:0.860, MEM:1931.5M
[03/04 21:05:22   1336s] 0 delay mode for cte disabled.
[03/04 21:05:22   1336s] SKP cleared!
[03/04 21:05:22   1336s] 
[03/04 21:05:22   1336s] *** Finished incrementalPlace (cpu=0:04:00, real=0:04:00)***
[03/04 21:05:22   1336s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1931.5M
[03/04 21:05:22   1336s] All LLGs are deleted
[03/04 21:05:22   1336s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1931.5M
[03/04 21:05:22   1336s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.020, REAL:0.011, MEM:1928.2M
[03/04 21:05:22   1336s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.020, REAL:0.012, MEM:1928.2M
[03/04 21:05:22   1336s] Start to check current routing status for nets...
[03/04 21:05:22   1336s] All nets are already routed correctly.
[03/04 21:05:22   1336s] End to check current routing status for nets (mem=1928.2M)
[03/04 21:05:22   1336s] Extraction called for design 'fullchip' of instances=32734 and nets=34455 using extraction engine 'preRoute' .
[03/04 21:05:22   1336s] PreRoute RC Extraction called for design fullchip.
[03/04 21:05:22   1336s] RC Extraction called in multi-corner(2) mode.
[03/04 21:05:22   1336s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/04 21:05:22   1336s] RCMode: PreRoute
[03/04 21:05:22   1336s]       RC Corner Indexes            0       1   
[03/04 21:05:22   1336s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/04 21:05:22   1336s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/04 21:05:22   1336s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/04 21:05:22   1336s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/04 21:05:22   1336s] Shrink Factor                : 1.00000
[03/04 21:05:22   1336s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/04 21:05:22   1336s] Using capacitance table file ...
[03/04 21:05:22   1336s] LayerId::1 widthSet size::4
[03/04 21:05:22   1336s] LayerId::2 widthSet size::4
[03/04 21:05:22   1336s] LayerId::3 widthSet size::4
[03/04 21:05:22   1336s] LayerId::4 widthSet size::4
[03/04 21:05:22   1336s] LayerId::5 widthSet size::4
[03/04 21:05:22   1336s] LayerId::6 widthSet size::4
[03/04 21:05:22   1336s] LayerId::7 widthSet size::4
[03/04 21:05:22   1336s] LayerId::8 widthSet size::4
[03/04 21:05:22   1336s] Updating RC grid for preRoute extraction ...
[03/04 21:05:22   1336s] Initializing multi-corner capacitance tables ... 
[03/04 21:05:22   1336s] Initializing multi-corner resistance tables ...
[03/04 21:05:22   1337s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.249309 ; uaWl: 0.998769 ; uaWlH: 0.132046 ; aWlH: 0.001226 ; Pmax: 0.815700 ; wcR: 0.636400 ; newSi: 0.088800 ; pMod: 83 ; 
[03/04 21:05:23   1337s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1928.238M)
[03/04 21:05:23   1338s] Compute RC Scale Done ...
[03/04 21:05:23   1338s] **optDesign ... cpu = 0:07:54, real = 0:07:53, mem = 1384.3M, totSessionCpu=0:22:18 **
[03/04 21:05:24   1338s] skipped the cell partition in DRV
[03/04 21:05:24   1338s] #################################################################################
[03/04 21:05:24   1338s] # Design Stage: PreRoute
[03/04 21:05:24   1338s] # Design Name: fullchip
[03/04 21:05:24   1338s] # Design Mode: 65nm
[03/04 21:05:24   1338s] # Analysis Mode: MMMC Non-OCV 
[03/04 21:05:24   1338s] # Parasitics Mode: No SPEF/RCDB
[03/04 21:05:24   1338s] # Signoff Settings: SI Off 
[03/04 21:05:24   1338s] #################################################################################
[03/04 21:05:25   1339s] Calculate delays in BcWc mode...
[03/04 21:05:25   1339s] Topological Sorting (REAL = 0:00:00.0, MEM = 1821.3M, InitMEM = 1816.3M)
[03/04 21:05:25   1339s] Start delay calculation (fullDC) (1 T). (MEM=1821.27)
[03/04 21:05:25   1340s] End AAE Lib Interpolated Model. (MEM=1832.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/04 21:05:31   1345s] Total number of fetched objects 34443
[03/04 21:05:31   1345s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/04 21:05:31   1345s] End delay calculation. (MEM=1880.48 CPU=0:00:04.6 REAL=0:00:05.0)
[03/04 21:05:31   1345s] End delay calculation (fullDC). (MEM=1880.48 CPU=0:00:06.2 REAL=0:00:06.0)
[03/04 21:05:31   1345s] *** CDM Built up (cpu=0:00:07.6  real=0:00:07.0  mem= 1880.5M) ***
[03/04 21:05:34   1348s] *** Timing NOT met, worst failing slack is -0.223
[03/04 21:05:34   1348s] *** Check timing (0:00:00.1)
[03/04 21:05:34   1348s] #InfoCS: Num dontuse cells 92, Num usable cells 755
[03/04 21:05:34   1348s] optDesignOneStep: Power Flow
[03/04 21:05:34   1348s] #InfoCS: Num dontuse cells 92, Num usable cells 755
[03/04 21:05:34   1348s] Deleting Lib Analyzer.
[03/04 21:05:34   1348s] Begin: GigaOpt Optimization in TNS mode
[03/04 21:05:36   1350s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -lowEffort -ftns -integratedAreaOpt -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[03/04 21:05:36   1350s] Info: 1 clock net  excluded from IPO operation.
[03/04 21:05:36   1350s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:22:30.6/1:00:16.7 (0.4), mem = 1880.5M
[03/04 21:05:36   1350s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.21834.6
[03/04 21:05:36   1351s] (I,S,L,T): WC_VIEW: 103.435, 21.8512, 1.22154, 126.508
[03/04 21:05:36   1351s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/04 21:05:36   1351s] ### Creating PhyDesignMc. totSessionCpu=0:22:31 mem=1880.5M
[03/04 21:05:36   1351s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/04 21:05:36   1351s] OPERPROF: Starting DPlace-Init at level 1, MEM:1880.5M
[03/04 21:05:36   1351s] z: 2, totalTracks: 1
[03/04 21:05:36   1351s] z: 4, totalTracks: 1
[03/04 21:05:36   1351s] z: 6, totalTracks: 1
[03/04 21:05:36   1351s] z: 8, totalTracks: 1
[03/04 21:05:36   1351s] #spOpts: N=65 minPadR=1.1 
[03/04 21:05:36   1351s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1880.5M
[03/04 21:05:36   1351s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1880.5M
[03/04 21:05:36   1351s] Core basic site is core
[03/04 21:05:36   1351s] SiteArray: non-trimmed site array dimensions = 305 x 2762
[03/04 21:05:36   1351s] SiteArray: use 3,436,544 bytes
[03/04 21:05:36   1351s] SiteArray: current memory after site array memory allocation 1883.8M
[03/04 21:05:36   1351s] SiteArray: FP blocked sites are writable
[03/04 21:05:36   1351s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/04 21:05:36   1351s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1883.8M
[03/04 21:05:36   1351s] Process 19320 wires and vias for routing blockage and capacity analysis
[03/04 21:05:36   1351s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.030, REAL:0.032, MEM:1883.8M
[03/04 21:05:36   1351s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.120, REAL:0.120, MEM:1883.8M
[03/04 21:05:36   1351s] OPERPROF:     Starting CMU at level 3, MEM:1883.8M
[03/04 21:05:36   1351s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:1883.8M
[03/04 21:05:36   1351s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.130, REAL:0.134, MEM:1883.8M
[03/04 21:05:36   1351s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1883.8MB).
[03/04 21:05:36   1351s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.175, MEM:1883.8M
[03/04 21:05:37   1351s] TotalInstCnt at PhyDesignMc Initialization: 32,734
[03/04 21:05:37   1351s] ### Creating PhyDesignMc, finished. totSessionCpu=0:22:31 mem=1883.8M
[03/04 21:05:37   1351s] ### Creating RouteCongInterface, started
[03/04 21:05:37   1351s] 
[03/04 21:05:37   1351s] Creating Lib Analyzer ...
[03/04 21:05:37   1351s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/04 21:05:37   1351s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/04 21:05:37   1351s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/04 21:05:37   1351s] 
[03/04 21:05:38   1352s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:22:33 mem=1883.8M
[03/04 21:05:38   1352s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:22:33 mem=1883.8M
[03/04 21:05:38   1352s] Creating Lib Analyzer, finished. 
[03/04 21:05:38   1352s] 
[03/04 21:05:38   1352s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/04 21:05:38   1352s] 
[03/04 21:05:38   1352s] #optDebug: {0, 1.200}
[03/04 21:05:38   1352s] ### Creating RouteCongInterface, finished
[03/04 21:05:38   1352s] ### Creating LA Mngr. totSessionCpu=0:22:33 mem=1883.8M
[03/04 21:05:38   1352s] ### Creating LA Mngr, finished. totSessionCpu=0:22:33 mem=1883.8M
[03/04 21:05:44   1359s] *info: 1 clock net excluded
[03/04 21:05:44   1359s] *info: 2 special nets excluded.
[03/04 21:05:44   1359s] *info: 15 no-driver nets excluded.
[03/04 21:05:46   1361s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.21834.1
[03/04 21:05:46   1361s] PathGroup :  reg2reg  TargetSlack : 0 
[03/04 21:05:47   1361s] ** GigaOpt Optimizer WNS Slack -0.223 TNS Slack -349.642 Density 51.78
[03/04 21:05:47   1361s] Optimizer TNS Opt
[03/04 21:05:47   1361s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.069| -19.338|
|reg2reg   |-0.223|-330.304|
|HEPG      |-0.223|-330.304|
|All Paths |-0.223|-349.642|
+----------+------+--------+

[03/04 21:05:47   1361s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1902.8M
[03/04 21:05:47   1361s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1902.8M
[03/04 21:05:47   1361s] Active Path Group: reg2reg  
[03/04 21:05:47   1361s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/04 21:05:47   1361s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/04 21:05:47   1361s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/04 21:05:47   1361s] |  -0.223|   -0.223|-330.304| -349.642|    51.78%|   0:00:00.0| 1918.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
[03/04 21:05:47   1361s] |        |         |        |         |          |            |        |          |         | q12_reg_14_/D                                      |
[03/04 21:05:47   1361s] |  -0.203|   -0.203|-325.986| -345.324|    51.78%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
[03/04 21:05:47   1361s] |        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/04 21:05:48   1363s] |  -0.195|   -0.195|-316.688| -336.026|    51.80%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
[03/04 21:05:48   1363s] |        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
[03/04 21:05:50   1364s] |  -0.187|   -0.187|-310.270| -329.608|    51.81%|   0:00:02.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
[03/04 21:05:50   1364s] |        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/04 21:05:51   1366s] |  -0.187|   -0.187|-304.569| -323.907|    51.82%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
[03/04 21:05:51   1366s] |        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/04 21:05:51   1366s] |  -0.187|   -0.187|-304.321| -323.659|    51.82%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
[03/04 21:05:51   1366s] |        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/04 21:05:52   1367s] |  -0.178|   -0.178|-298.650| -317.988|    51.86%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
[03/04 21:05:52   1367s] |        |         |        |         |          |            |        |          |         | q8_reg_17_/D                                       |
[03/04 21:05:54   1368s] |  -0.178|   -0.178|-295.071| -314.409|    51.87%|   0:00:02.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
[03/04 21:05:54   1368s] |        |         |        |         |          |            |        |          |         | q8_reg_17_/D                                       |
[03/04 21:05:55   1369s] |  -0.175|   -0.175|-292.579| -311.917|    51.91%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
[03/04 21:05:55   1369s] |        |         |        |         |          |            |        |          |         | q8_reg_17_/D                                       |
[03/04 21:05:56   1370s] |  -0.175|   -0.175|-290.565| -309.903|    51.91%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
[03/04 21:05:56   1370s] |        |         |        |         |          |            |        |          |         | q8_reg_17_/D                                       |
[03/04 21:05:56   1370s] |  -0.175|   -0.175|-288.655| -307.993|    51.93%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
[03/04 21:05:56   1370s] |        |         |        |         |          |            |        |          |         | q8_reg_17_/D                                       |
[03/04 21:05:57   1371s] |  -0.175|   -0.175|-288.546| -307.884|    51.93%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
[03/04 21:05:57   1371s] |        |         |        |         |          |            |        |          |         | q8_reg_17_/D                                       |
[03/04 21:05:57   1371s] |  -0.175|   -0.175|-287.645| -306.983|    51.94%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
[03/04 21:05:57   1371s] |        |         |        |         |          |            |        |          |         | q8_reg_17_/D                                       |
[03/04 21:05:58   1373s] |  -0.175|   -0.175|-279.992| -299.330|    51.98%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
[03/04 21:05:58   1373s] |        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/04 21:05:59   1373s] |  -0.175|   -0.175|-277.871| -297.209|    52.01%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
[03/04 21:05:59   1373s] |        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/04 21:05:59   1373s] |  -0.175|   -0.175|-277.612| -296.949|    52.01%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
[03/04 21:05:59   1373s] |        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/04 21:05:59   1374s] |  -0.175|   -0.175|-277.456| -296.794|    52.02%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
[03/04 21:05:59   1374s] |        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/04 21:06:00   1374s] |  -0.175|   -0.175|-275.259| -294.597|    52.02%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
[03/04 21:06:00   1374s] |        |         |        |         |          |            |        |          |         | q9_reg_16_/D                                       |
[03/04 21:06:00   1375s] |  -0.175|   -0.175|-274.310| -293.648|    52.03%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
[03/04 21:06:00   1375s] |        |         |        |         |          |            |        |          |         | q9_reg_16_/D                                       |
[03/04 21:06:01   1375s] |  -0.175|   -0.175|-273.887| -293.225|    52.03%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
[03/04 21:06:01   1375s] |        |         |        |         |          |            |        |          |         | q9_reg_16_/D                                       |
[03/04 21:06:02   1376s] |  -0.175|   -0.175|-270.495| -289.833|    52.04%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
[03/04 21:06:02   1376s] |        |         |        |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/04 21:06:02   1376s] |  -0.175|   -0.175|-269.217| -288.555|    52.07%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
[03/04 21:06:02   1376s] |        |         |        |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/04 21:06:02   1377s] |  -0.175|   -0.175|-269.161| -288.499|    52.07%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
[03/04 21:06:02   1377s] |        |         |        |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/04 21:06:03   1377s] |  -0.175|   -0.175|-268.517| -287.855|    52.07%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
[03/04 21:06:03   1377s] |        |         |        |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/04 21:06:03   1377s] |  -0.175|   -0.175|-268.517| -287.855|    52.08%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
[03/04 21:06:03   1377s] |        |         |        |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/04 21:06:04   1378s] |  -0.175|   -0.175|-267.253| -286.591|    52.08%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
[03/04 21:06:04   1378s] |        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
[03/04 21:06:04   1379s] |  -0.175|   -0.175|-266.790| -286.128|    52.10%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
[03/04 21:06:04   1379s] |        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
[03/04 21:06:05   1379s] |  -0.175|   -0.175|-266.152| -285.490|    52.11%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
[03/04 21:06:05   1379s] |        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
[03/04 21:06:05   1379s] |  -0.175|   -0.175|-265.961| -285.299|    52.11%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
[03/04 21:06:05   1379s] |        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
[03/04 21:06:05   1379s] |  -0.175|   -0.175|-265.833| -285.172|    52.11%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
[03/04 21:06:05   1379s] |        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
[03/04 21:06:05   1379s] |  -0.175|   -0.175|-265.821| -285.159|    52.11%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
[03/04 21:06:05   1379s] |        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
[03/04 21:06:06   1380s] |  -0.175|   -0.175|-263.647| -282.985|    52.12%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
[03/04 21:06:06   1380s] |        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
[03/04 21:06:06   1380s] |  -0.175|   -0.175|-263.297| -282.635|    52.12%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
[03/04 21:06:06   1380s] |        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
[03/04 21:06:08   1382s] |  -0.175|   -0.175|-260.026| -279.365|    52.14%|   0:00:02.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
[03/04 21:06:08   1382s] |        |         |        |         |          |            |        |          |         | q3_reg_18_/D                                       |
[03/04 21:06:08   1382s] |  -0.175|   -0.175|-259.366| -278.704|    52.14%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
[03/04 21:06:08   1382s] |        |         |        |         |          |            |        |          |         | q12_reg_8_/D                                       |
[03/04 21:06:09   1383s] |  -0.175|   -0.175|-258.326| -277.664|    52.14%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
[03/04 21:06:09   1383s] |        |         |        |         |          |            |        |          |         | q12_reg_8_/D                                       |
[03/04 21:06:09   1384s] |  -0.175|   -0.175|-257.379| -276.717|    52.17%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
[03/04 21:06:09   1384s] |        |         |        |         |          |            |        |          |         | q12_reg_8_/D                                       |
[03/04 21:06:09   1384s] |  -0.175|   -0.175|-257.091| -276.429|    52.17%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
[03/04 21:06:09   1384s] |        |         |        |         |          |            |        |          |         | q11_reg_18_/D                                      |
[03/04 21:06:10   1384s] |  -0.175|   -0.175|-255.980| -275.318|    52.18%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
[03/04 21:06:10   1384s] |        |         |        |         |          |            |        |          |         | q11_reg_18_/D                                      |
[03/04 21:06:10   1385s] |  -0.175|   -0.175|-255.551| -274.889|    52.19%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
[03/04 21:06:10   1385s] |        |         |        |         |          |            |        |          |         | q11_reg_18_/D                                      |
[03/04 21:06:11   1385s] |  -0.175|   -0.175|-255.545| -274.883|    52.19%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
[03/04 21:06:11   1385s] |        |         |        |         |          |            |        |          |         | q11_reg_18_/D                                      |
[03/04 21:06:11   1385s] |  -0.175|   -0.175|-255.539| -274.877|    52.19%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
[03/04 21:06:11   1385s] |        |         |        |         |          |            |        |          |         | q11_reg_18_/D                                      |
[03/04 21:06:13   1387s] |  -0.175|   -0.175|-252.519| -271.864|    52.22%|   0:00:02.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
[03/04 21:06:13   1387s] |        |         |        |         |          |            |        |          |         | q14_reg_7_/D                                       |
[03/04 21:06:13   1387s] |  -0.175|   -0.175|-252.506| -271.851|    52.22%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
[03/04 21:06:13   1387s] |        |         |        |         |          |            |        |          |         | q14_reg_7_/D                                       |
[03/04 21:06:13   1387s] |  -0.175|   -0.175|-251.289| -270.634|    52.24%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
[03/04 21:06:13   1387s] |        |         |        |         |          |            |        |          |         | q14_reg_7_/D                                       |
[03/04 21:06:13   1388s] |  -0.175|   -0.175|-251.278| -270.623|    52.24%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
[03/04 21:06:13   1388s] |        |         |        |         |          |            |        |          |         | q14_reg_7_/D                                       |
[03/04 21:06:14   1388s] |  -0.175|   -0.175|-251.059| -270.404|    52.25%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
[03/04 21:06:14   1388s] |        |         |        |         |          |            |        |          |         | q14_reg_7_/D                                       |
[03/04 21:06:14   1388s] |  -0.175|   -0.175|-251.058| -270.403|    52.25%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
[03/04 21:06:14   1388s] |        |         |        |         |          |            |        |          |         | q14_reg_7_/D                                       |
[03/04 21:06:14   1388s] |  -0.175|   -0.175|-250.914| -270.259|    52.26%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
[03/04 21:06:14   1388s] |        |         |        |         |          |            |        |          |         | q14_reg_7_/D                                       |
[03/04 21:06:16   1391s] |  -0.175|   -0.175|-248.032| -267.393|    52.28%|   0:00:02.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
[03/04 21:06:16   1391s] |        |         |        |         |          |            |        |          |         | q12_reg_5_/D                                       |
[03/04 21:06:18   1392s] |  -0.175|   -0.175|-247.261| -266.622|    52.29%|   0:00:02.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
[03/04 21:06:18   1392s] |        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product5_reg_reg_12_/D     |
[03/04 21:06:19   1393s] |  -0.175|   -0.175|-245.710| -265.071|    52.32%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
[03/04 21:06:19   1393s] |        |         |        |         |          |            |        |          |         | q12_reg_5_/D                                       |
[03/04 21:06:19   1393s] |  -0.175|   -0.175|-245.702| -265.063|    52.32%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
[03/04 21:06:19   1393s] |        |         |        |         |          |            |        |          |         | q12_reg_5_/D                                       |
[03/04 21:06:19   1393s] |  -0.175|   -0.175|-245.631| -264.992|    52.33%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
[03/04 21:06:19   1393s] |        |         |        |         |          |            |        |          |         | q12_reg_5_/D                                       |
[03/04 21:06:19   1393s] |  -0.175|   -0.175|-245.501| -264.862|    52.34%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
[03/04 21:06:19   1393s] |        |         |        |         |          |            |        |          |         | q12_reg_5_/D                                       |
[03/04 21:06:22   1396s] |  -0.175|   -0.175|-243.296| -262.658|    52.37%|   0:00:03.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_6__mac_co |
[03/04 21:06:22   1396s] |        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product5_reg_reg_13_/D     |
[03/04 21:06:23   1397s] |  -0.175|   -0.175|-242.056| -261.418|    52.38%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
[03/04 21:06:23   1397s] |        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_12_/D     |
[03/04 21:06:23   1397s] |  -0.175|   -0.175|-242.029| -261.390|    52.38%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
[03/04 21:06:23   1397s] |        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_12_/D     |
[03/04 21:06:24   1398s] |  -0.175|   -0.175|-241.897| -261.273|    52.38%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
[03/04 21:06:24   1398s] |        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_12_/D     |
[03/04 21:06:25   1399s] |  -0.175|   -0.175|-240.883| -260.259|    52.43%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
[03/04 21:06:25   1399s] |        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product2_reg_reg_12_/D     |
[03/04 21:06:26   1400s] |  -0.175|   -0.175|-240.601| -259.977|    52.44%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
[03/04 21:06:26   1400s] |        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product6_reg_reg_10_/D     |
[03/04 21:06:26   1401s] |  -0.175|   -0.175|-240.529| -259.905|    52.44%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
[03/04 21:06:26   1401s] |        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product6_reg_reg_10_/D     |
[03/04 21:06:27   1401s] |  -0.175|   -0.175|-240.066| -259.443|    52.46%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
[03/04 21:06:27   1401s] |        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product0_reg_reg_12_/D     |
[03/04 21:06:28   1402s] |  -0.175|   -0.175|-239.495| -258.871|    52.46%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
[03/04 21:06:28   1402s] |        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product5_reg_reg_12_/D     |
[03/04 21:06:29   1403s] |  -0.175|   -0.175|-239.052| -258.429|    52.49%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_6__mac_co |
[03/04 21:06:29   1403s] |        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_11_/D     |
[03/04 21:06:30   1404s] |  -0.175|   -0.175|-238.833| -258.209|    52.49%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_6__mac_co |
[03/04 21:06:30   1404s] |        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_11_/D     |
[03/04 21:06:30   1404s] |  -0.175|   -0.175|-238.598| -257.974|    52.50%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_7__mac_co |
[03/04 21:06:30   1404s] |        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product7_reg_reg_10_/D     |
[03/04 21:06:31   1405s] |  -0.175|   -0.175|-238.453| -257.829|    52.51%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
[03/04 21:06:31   1405s] |        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product3_reg_reg_10_/D     |
[03/04 21:06:31   1405s] |  -0.175|   -0.175|-238.428| -257.805|    52.51%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
[03/04 21:06:31   1405s] |        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_12_/D     |
[03/04 21:06:32   1406s] |  -0.175|   -0.175|-237.824| -257.200|    52.51%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
[03/04 21:06:32   1406s] |        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_12_/D     |
[03/04 21:06:32   1406s] |  -0.175|   -0.175|-237.786| -257.163|    52.51%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
[03/04 21:06:32   1406s] |        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_12_/D     |
[03/04 21:06:32   1407s] |  -0.175|   -0.175|-237.513| -256.889|    52.53%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_6__mac_co |
[03/04 21:06:32   1407s] |        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product5_reg_reg_13_/D     |
[03/04 21:06:33   1407s] |  -0.175|   -0.175|-237.217| -256.593|    52.53%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_6__mac_co |
[03/04 21:06:33   1407s] |        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product2_reg_reg_14_/D     |
[03/04 21:06:34   1408s] |  -0.175|   -0.175|-236.960| -256.336|    52.54%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
[03/04 21:06:34   1408s] |        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product7_reg_reg_13_/D     |
[03/04 21:06:34   1409s] |  -0.175|   -0.175|-236.930| -256.307|    52.54%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
[03/04 21:06:34   1409s] |        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_10_/D     |
[03/04 21:06:35   1409s] |  -0.175|   -0.175|-236.548| -255.924|    52.58%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
[03/04 21:06:35   1409s] |        |         |        |         |          |            |        |          |         | q12_reg_7_/D                                       |
[03/04 21:06:35   1409s] |  -0.175|   -0.175|-236.511| -255.887|    52.58%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
[03/04 21:06:35   1409s] |        |         |        |         |          |            |        |          |         | q12_reg_7_/D                                       |
[03/04 21:06:35   1409s] |  -0.175|   -0.175|-236.441| -255.817|    52.58%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
[03/04 21:06:35   1409s] |        |         |        |         |          |            |        |          |         | q12_reg_7_/D                                       |
[03/04 21:06:36   1410s] |  -0.175|   -0.175|-236.204| -255.595|    52.58%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_7__mac_co |
[03/04 21:06:36   1410s] |        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product5_reg_reg_12_/D     |
[03/04 21:06:37   1411s] |  -0.175|   -0.175|-236.182| -255.573|    52.58%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_7__mac_co |
[03/04 21:06:37   1411s] |        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product5_reg_reg_12_/D     |
[03/04 21:06:37   1411s] |  -0.175|   -0.175|-236.021| -255.413|    52.59%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_7__mac_co |
[03/04 21:06:37   1411s] |        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product5_reg_reg_12_/D     |
[03/04 21:06:37   1412s] |  -0.175|   -0.175|-235.604| -254.995|    52.60%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
[03/04 21:06:37   1412s] |        |         |        |         |          |            |        |          |         | q12_reg_6_/D                                       |
[03/04 21:06:38   1412s] |  -0.175|   -0.175|-235.589| -254.980|    52.61%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
[03/04 21:06:38   1412s] |        |         |        |         |          |            |        |          |         | q12_reg_6_/D                                       |
[03/04 21:06:38   1412s] |  -0.175|   -0.175|-235.562| -254.953|    52.61%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
[03/04 21:06:38   1412s] |        |         |        |         |          |            |        |          |         | q12_reg_6_/D                                       |
[03/04 21:06:38   1412s] |  -0.175|   -0.175|-235.481| -254.872|    52.62%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
[03/04 21:06:38   1412s] |        |         |        |         |          |            |        |          |         | q12_reg_6_/D                                       |
[03/04 21:06:38   1412s] |  -0.175|   -0.175|-235.470| -254.862|    52.62%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
[03/04 21:06:38   1412s] |        |         |        |         |          |            |        |          |         | q12_reg_6_/D                                       |
[03/04 21:06:38   1413s] |  -0.175|   -0.175|-235.439| -254.831|    52.62%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
[03/04 21:06:38   1413s] |        |         |        |         |          |            |        |          |         | q12_reg_6_/D                                       |
[03/04 21:06:41   1415s] |  -0.175|   -0.175|-233.664| -253.056|    52.64%|   0:00:03.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
[03/04 21:06:41   1415s] |        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product3_reg_reg_13_/D     |
[03/04 21:06:42   1416s] |  -0.175|   -0.175|-233.253| -252.645|    52.65%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_6__mac_co |
[03/04 21:06:42   1416s] |        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_15_/D     |
[03/04 21:06:42   1416s] |  -0.175|   -0.175|-233.235| -252.626|    52.65%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_6__mac_co |
[03/04 21:06:42   1416s] |        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_15_/D     |
[03/04 21:06:43   1417s] |  -0.175|   -0.175|-232.950| -252.342|    52.68%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
[03/04 21:06:43   1417s] |        |         |        |         |          |            |        |          |         | q0_reg_5_/D                                        |
[03/04 21:06:43   1417s] |  -0.175|   -0.175|-232.898| -252.289|    52.68%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
[03/04 21:06:43   1417s] |        |         |        |         |          |            |        |          |         | q0_reg_5_/D                                        |
[03/04 21:06:43   1418s] |  -0.175|   -0.175|-232.868| -252.259|    52.68%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
[03/04 21:06:43   1418s] |        |         |        |         |          |            |        |          |         | q0_reg_5_/D                                        |
[03/04 21:06:44   1418s] |  -0.175|   -0.175|-232.721| -252.113|    52.69%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
[03/04 21:06:44   1418s] |        |         |        |         |          |            |        |          |         | q0_reg_5_/D                                        |
[03/04 21:06:46   1420s] |  -0.175|   -0.175|-230.465| -249.856|    52.72%|   0:00:02.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_7__mac_co |
[03/04 21:06:46   1420s] |        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_13_/D     |
[03/04 21:06:46   1420s] |  -0.175|   -0.175|-230.432| -249.824|    52.72%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
[03/04 21:06:46   1420s] |        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product0_reg_reg_13_/D     |
[03/04 21:06:47   1421s] |  -0.175|   -0.175|-229.977| -249.368|    52.75%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_7__mac_co |
[03/04 21:06:47   1421s] |        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product5_reg_reg_8_/D      |
[03/04 21:06:47   1421s] |  -0.175|   -0.175|-229.937| -249.329|    52.75%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
[03/04 21:06:47   1421s] |        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product4_reg_reg_14_/D     |
[03/04 21:06:48   1423s] |  -0.175|   -0.175|-229.822| -249.214|    52.75%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
[03/04 21:06:48   1423s] |        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product4_reg_reg_14_/D     |
[03/04 21:06:48   1423s] |  -0.175|   -0.175|-229.788| -249.179|    52.75%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
[03/04 21:06:48   1423s] |        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product4_reg_reg_14_/D     |
[03/04 21:06:49   1423s] |  -0.175|   -0.175|-229.547| -248.938|    52.78%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
[03/04 21:06:49   1423s] |        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product4_reg_reg_14_/D     |
[03/04 21:06:49   1423s] |  -0.175|   -0.175|-229.485| -248.876|    52.78%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_7__mac_co |
[03/04 21:06:49   1423s] |        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product0_reg_reg_12_/D     |
[03/04 21:06:50   1424s] |  -0.175|   -0.175|-229.406| -248.798|    52.78%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_7__mac_co |
[03/04 21:06:50   1424s] |        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product0_reg_reg_12_/D     |
[03/04 21:06:51   1425s] |  -0.175|   -0.175|-229.282| -248.673|    52.80%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
[03/04 21:06:51   1425s] |        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product4_reg_reg_14_/D     |
[03/04 21:06:52   1426s] |  -0.175|   -0.175|-229.138| -248.530|    52.80%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
[03/04 21:06:52   1426s] |        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product4_reg_reg_14_/D     |
[03/04 21:06:52   1427s] |  -0.175|   -0.175|-229.128| -248.550|    52.80%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
[03/04 21:06:52   1427s] |        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product4_reg_reg_14_/D     |
[03/04 21:06:53   1427s] |  -0.175|   -0.175|-228.942| -248.364|    52.82%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_8__mac_co |
[03/04 21:06:53   1427s] |        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product6_reg_reg_14_/D     |
[03/04 21:06:57   1431s] |  -0.175|   -0.175|-228.624| -248.055|    52.83%|   0:00:04.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
[03/04 21:06:57   1431s] |        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product4_reg_reg_13_/D     |
[03/04 21:06:57   1431s] |  -0.175|   -0.175|-228.607| -248.039|    52.83%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
[03/04 21:06:57   1431s] |        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product4_reg_reg_13_/D     |
[03/04 21:06:58   1433s] |  -0.175|   -0.175|-227.781| -247.213|    52.91%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
[03/04 21:06:58   1433s] |        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product7_reg_reg_13_/D     |
[03/04 21:06:59   1433s] |  -0.175|   -0.175|-227.680| -247.112|    52.92%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
[03/04 21:06:59   1433s] |        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product7_reg_reg_13_/D     |
[03/04 21:07:01   1435s] |  -0.175|   -0.175|-227.546| -246.991|    52.92%|   0:00:02.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
[03/04 21:07:01   1435s] |        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product7_reg_reg_13_/D     |
[03/04 21:07:01   1435s] |  -0.175|   -0.175|-227.532| -246.977|    52.92%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
[03/04 21:07:01   1435s] |        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product7_reg_reg_13_/D     |
[03/04 21:07:02   1436s] |  -0.175|   -0.175|-227.286| -246.730|    52.95%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
[03/04 21:07:02   1436s] |        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product4_reg_reg_13_/D     |
[03/04 21:07:02   1436s] |  -0.175|   -0.175|-227.172| -246.616|    52.96%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_6__mac_co |
[03/04 21:07:02   1436s] |        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product2_reg_reg_9_/D      |
[03/04 21:07:03   1437s] |  -0.175|   -0.175|-226.979| -246.423|    52.98%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_6__mac_co |
[03/04 21:07:03   1437s] |        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product4_reg_reg_12_/D     |
[03/04 21:07:05   1439s] |  -0.175|   -0.175|-226.824| -246.269|    53.00%|   0:00:02.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
[03/04 21:07:05   1439s] |        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_15_/D     |
[03/04 21:07:05   1439s] |  -0.175|   -0.175|-226.757| -246.202|    53.00%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
[03/04 21:07:05   1439s] |        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_15_/D     |
[03/04 21:07:06   1440s] |  -0.175|   -0.175|-226.551| -245.996|    53.02%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
[03/04 21:07:06   1440s] |        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product7_reg_reg_12_/D     |
[03/04 21:07:06   1441s] |  -0.175|   -0.175|-226.527| -245.972|    53.02%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
[03/04 21:07:06   1441s] |        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product7_reg_reg_12_/D     |
[03/04 21:07:06   1441s] |  -0.175|   -0.175|-226.524| -245.968|    53.02%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
[03/04 21:07:06   1441s] |        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product7_reg_reg_12_/D     |
[03/04 21:07:07   1441s] |  -0.175|   -0.175|-226.422| -245.867|    53.03%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
[03/04 21:07:07   1441s] |        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product7_reg_reg_13_/D     |
[03/04 21:07:07   1442s] |  -0.175|   -0.175|-226.395| -245.839|    53.03%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
[03/04 21:07:07   1442s] |        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product7_reg_reg_13_/D     |
[03/04 21:07:08   1442s] |  -0.175|   -0.175|-226.251| -245.695|    53.04%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
[03/04 21:07:08   1442s] |        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product0_reg_reg_13_/D     |
[03/04 21:07:08   1442s] |  -0.175|   -0.175|-226.167| -245.612|    53.05%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
[03/04 21:07:08   1442s] |        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product0_reg_reg_13_/D     |
[03/04 21:07:09   1443s] |  -0.175|   -0.175|-226.126| -245.571|    53.05%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
[03/04 21:07:09   1443s] |        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product0_reg_reg_13_/D     |
[03/04 21:07:09   1443s] |  -0.175|   -0.175|-226.109| -245.554|    53.05%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
[03/04 21:07:09   1443s] |        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product0_reg_reg_13_/D     |
[03/04 21:07:12   1446s] |  -0.175|   -0.175|-225.946| -245.391|    53.06%|   0:00:03.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
[03/04 21:07:12   1446s] |        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product0_reg_reg_13_/D     |
[03/04 21:07:13   1447s] |  -0.175|   -0.175|-225.364| -244.808|    53.14%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
[03/04 21:07:13   1447s] |        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product0_reg_reg_13_/D     |
[03/04 21:07:14   1448s] |  -0.175|   -0.175|-225.073| -244.518|    53.18%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
[03/04 21:07:14   1448s] |        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product0_reg_reg_13_/D     |
[03/04 21:07:15   1449s] |  -0.175|   -0.175|-225.059| -244.504|    53.19%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
[03/04 21:07:15   1449s] |        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product7_reg_reg_10_/D     |
[03/04 21:07:15   1449s] |  -0.175|   -0.175|-225.046| -244.490|    53.19%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
[03/04 21:07:15   1449s] |        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product0_reg_reg_14_/D     |
[03/04 21:07:15   1449s] |  -0.175|   -0.175|-225.013| -244.458|    53.20%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_6__mac_co |
[03/04 21:07:15   1449s] |        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product0_reg_reg_14_/D     |
[03/04 21:07:15   1449s] |  -0.175|   -0.175|-225.007| -244.451|    53.20%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_6__mac_co |
[03/04 21:07:15   1449s] |        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product0_reg_reg_14_/D     |
[03/04 21:07:15   1449s] |  -0.175|   -0.175|-225.002| -244.447|    53.20%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
[03/04 21:07:15   1449s] |        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product0_reg_reg_14_/D     |
[03/04 21:07:15   1449s] |  -0.175|   -0.175|-225.002| -244.447|    53.20%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
[03/04 21:07:15   1449s] |        |         |        |         |          |            |        |          |         | q8_reg_17_/D                                       |
[03/04 21:07:15   1449s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/04 21:07:15   1449s] 
[03/04 21:07:15   1449s] *** Finish Core Optimize Step (cpu=0:01:28 real=0:01:28 mem=1926.8M) ***
[03/04 21:07:15   1449s] 
[03/04 21:07:15   1449s] *** Finished Optimize Step Cumulative (cpu=0:01:28 real=0:01:28 mem=1926.8M) ***
[03/04 21:07:15   1449s] OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.069| -19.445|
|reg2reg   |-0.175|-225.002|
|HEPG      |-0.175|-225.002|
|All Paths |-0.175|-244.447|
+----------+------+--------+

[03/04 21:07:15   1449s] ** GigaOpt Optimizer WNS Slack -0.175 TNS Slack -244.447 Density 53.20
[03/04 21:07:15   1449s] Placement Snapshot: Density distribution:
[03/04 21:07:15   1449s] [1.00 -  +++]: 280 (29.14%)
[03/04 21:07:15   1449s] [0.95 - 1.00]: 6 (0.62%)
[03/04 21:07:15   1449s] [0.90 - 0.95]: 2 (0.21%)
[03/04 21:07:15   1449s] [0.85 - 0.90]: 6 (0.62%)
[03/04 21:07:15   1449s] [0.80 - 0.85]: 7 (0.73%)
[03/04 21:07:15   1449s] [0.75 - 0.80]: 11 (1.14%)
[03/04 21:07:15   1449s] [0.70 - 0.75]: 4 (0.42%)
[03/04 21:07:15   1449s] [0.65 - 0.70]: 6 (0.62%)
[03/04 21:07:15   1449s] [0.60 - 0.65]: 1 (0.10%)
[03/04 21:07:15   1449s] [0.55 - 0.60]: 5 (0.52%)
[03/04 21:07:15   1449s] [0.50 - 0.55]: 6 (0.62%)
[03/04 21:07:15   1449s] [0.45 - 0.50]: 4 (0.42%)
[03/04 21:07:15   1449s] [0.40 - 0.45]: 15 (1.56%)
[03/04 21:07:15   1449s] [0.35 - 0.40]: 38 (3.95%)
[03/04 21:07:15   1449s] [0.30 - 0.35]: 128 (13.32%)
[03/04 21:07:15   1449s] [0.25 - 0.30]: 241 (25.08%)
[03/04 21:07:15   1449s] [0.20 - 0.25]: 170 (17.69%)
[03/04 21:07:15   1449s] [0.15 - 0.20]: 27 (2.81%)
[03/04 21:07:15   1449s] [0.10 - 0.15]: 3 (0.31%)
[03/04 21:07:15   1449s] [0.05 - 0.10]: 0 (0.00%)
[03/04 21:07:15   1449s] [0.00 - 0.05]: 1 (0.10%)
[03/04 21:07:15   1449s] Begin: Area Reclaim Optimization
[03/04 21:07:15   1449s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:24:09.9/1:01:55.9 (0.4), mem = 1926.8M
[03/04 21:07:16   1450s] (I,S,L,T): WC_VIEW: 105.042, 23.2706, 1.28883, 129.602
[03/04 21:07:16   1451s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1926.8M
[03/04 21:07:16   1451s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1926.8M
[03/04 21:07:17   1451s] Reclaim Optimization WNS Slack -0.175  TNS Slack -244.447 Density 53.20
[03/04 21:07:17   1451s] +----------+---------+--------+--------+------------+--------+
[03/04 21:07:17   1451s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/04 21:07:17   1451s] +----------+---------+--------+--------+------------+--------+
[03/04 21:07:17   1451s] |    53.20%|        -|  -0.175|-244.447|   0:00:00.0| 1926.8M|
[03/04 21:07:17   1451s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/04 21:07:19   1453s] |    53.17%|       30|  -0.175|-244.334|   0:00:02.0| 1926.8M|
[03/04 21:07:25   1459s] |    52.98%|      543|  -0.175|-243.630|   0:00:06.0| 1926.8M|
[03/04 21:07:26   1460s] |    52.97%|       37|  -0.175|-243.627|   0:00:01.0| 1926.8M|
[03/04 21:07:26   1460s] |    52.97%|        0|  -0.175|-243.627|   0:00:00.0| 1926.8M|
[03/04 21:07:26   1460s] +----------+---------+--------+--------+------------+--------+
[03/04 21:07:26   1460s] Reclaim Optimization End WNS Slack -0.175  TNS Slack -243.627 Density 52.97
[03/04 21:07:26   1460s] 
[03/04 21:07:26   1460s] ** Summary: Restruct = 0 Buffer Deletion = 22 Declone = 9 Resize = 537 **
[03/04 21:07:26   1460s] --------------------------------------------------------------
[03/04 21:07:26   1460s] |                                   | Total     | Sequential |
[03/04 21:07:26   1460s] --------------------------------------------------------------
[03/04 21:07:26   1460s] | Num insts resized                 |     501  |      64    |
[03/04 21:07:26   1460s] | Num insts undone                  |      43  |       0    |
[03/04 21:07:26   1460s] | Num insts Downsized               |     501  |      64    |
[03/04 21:07:26   1460s] | Num insts Samesized               |       0  |       0    |
[03/04 21:07:26   1460s] | Num insts Upsized                 |       0  |       0    |
[03/04 21:07:26   1460s] | Num multiple commits+uncommits    |      36  |       -    |
[03/04 21:07:26   1460s] --------------------------------------------------------------
[03/04 21:07:26   1460s] **** Begin NDR-Layer Usage Statistics ****
[03/04 21:07:26   1460s] Layer 7 has 1 constrained nets 
[03/04 21:07:26   1460s] **** End NDR-Layer Usage Statistics ****
[03/04 21:07:26   1460s] End: Core Area Reclaim Optimization (cpu = 0:00:11.0) (real = 0:00:11.0) **
[03/04 21:07:26   1461s] (I,S,L,T): WC_VIEW: 104.753, 23.1508, 1.27616, 129.18
[03/04 21:07:26   1461s] *** AreaOpt [finish] : cpu/real = 0:00:11.2/0:00:11.2 (1.0), totSession cpu/real = 0:24:21.1/1:02:07.1 (0.4), mem = 1926.8M
[03/04 21:07:26   1461s] 
[03/04 21:07:26   1461s] =============================================================================================
[03/04 21:07:26   1461s]  Step TAT Report for AreaOpt #2
[03/04 21:07:26   1461s] =============================================================================================
[03/04 21:07:26   1461s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/04 21:07:26   1461s] ---------------------------------------------------------------------------------------------
[03/04 21:07:26   1461s] [ SlackTraversorInit     ]      1   0:00:00.3  (   2.5 % )     0:00:00.3 /  0:00:00.3    1.0
[03/04 21:07:26   1461s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/04 21:07:26   1461s] [ OptSingleIteration     ]      4   0:00:00.3  (   2.8 % )     0:00:08.8 /  0:00:08.8    1.0
[03/04 21:07:26   1461s] [ OptGetWeight           ]     88   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[03/04 21:07:26   1461s] [ OptEval                ]     88   0:00:06.0  (  53.2 % )     0:00:06.0 /  0:00:05.9    1.0
[03/04 21:07:26   1461s] [ OptCommit              ]     88   0:00:00.2  (   1.6 % )     0:00:00.2 /  0:00:00.2    1.0
[03/04 21:07:26   1461s] [ IncrTimingUpdate       ]     46   0:00:01.0  (   9.2 % )     0:00:01.0 /  0:00:01.0    1.0
[03/04 21:07:26   1461s] [ PostCommitDelayUpdate  ]    101   0:00:00.3  (   2.9 % )     0:00:01.3 /  0:00:01.3    1.0
[03/04 21:07:26   1461s] [ IncrDelayCalc          ]    167   0:00:00.9  (   8.4 % )     0:00:00.9 /  0:00:01.0    1.1
[03/04 21:07:26   1461s] [ MISC                   ]          0:00:02.2  (  19.3 % )     0:00:02.2 /  0:00:02.2    1.0
[03/04 21:07:26   1461s] ---------------------------------------------------------------------------------------------
[03/04 21:07:26   1461s]  AreaOpt #2 TOTAL                   0:00:11.2  ( 100.0 % )     0:00:11.2 /  0:00:11.2    1.0
[03/04 21:07:26   1461s] ---------------------------------------------------------------------------------------------
[03/04 21:07:26   1461s] 
[03/04 21:07:26   1461s] End: Area Reclaim Optimization (cpu=0:00:11, real=0:00:11, mem=1909.84M, totSessionCpu=0:24:21).
[03/04 21:07:26   1461s] Placement Snapshot: Density distribution:
[03/04 21:07:26   1461s] [1.00 -  +++]: 280 (29.14%)
[03/04 21:07:26   1461s] [0.95 - 1.00]: 6 (0.62%)
[03/04 21:07:26   1461s] [0.90 - 0.95]: 2 (0.21%)
[03/04 21:07:26   1461s] [0.85 - 0.90]: 6 (0.62%)
[03/04 21:07:26   1461s] [0.80 - 0.85]: 9 (0.94%)
[03/04 21:07:26   1461s] [0.75 - 0.80]: 9 (0.94%)
[03/04 21:07:26   1461s] [0.70 - 0.75]: 5 (0.52%)
[03/04 21:07:26   1461s] [0.65 - 0.70]: 5 (0.52%)
[03/04 21:07:26   1461s] [0.60 - 0.65]: 1 (0.10%)
[03/04 21:07:26   1461s] [0.55 - 0.60]: 5 (0.52%)
[03/04 21:07:26   1461s] [0.50 - 0.55]: 7 (0.73%)
[03/04 21:07:26   1461s] [0.45 - 0.50]: 3 (0.31%)
[03/04 21:07:26   1461s] [0.40 - 0.45]: 15 (1.56%)
[03/04 21:07:26   1461s] [0.35 - 0.40]: 42 (4.37%)
[03/04 21:07:26   1461s] [0.30 - 0.35]: 127 (13.22%)
[03/04 21:07:26   1461s] [0.25 - 0.30]: 252 (26.22%)
[03/04 21:07:26   1461s] [0.20 - 0.25]: 162 (16.86%)
[03/04 21:07:26   1461s] [0.15 - 0.20]: 23 (2.39%)
[03/04 21:07:26   1461s] [0.10 - 0.15]: 1 (0.10%)
[03/04 21:07:26   1461s] [0.05 - 0.10]: 1 (0.10%)
[03/04 21:07:26   1461s] [0.00 - 0.05]: 0 (0.00%)
[03/04 21:07:26   1461s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.21834.1
[03/04 21:07:26   1461s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.21834.1
[03/04 21:07:27   1461s] ** GigaOpt Optimizer WNS Slack -0.175 TNS Slack -243.627 Density 52.97
[03/04 21:07:27   1461s] OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.069| -19.352|
|reg2reg   |-0.175|-224.276|
|HEPG      |-0.175|-224.276|
|All Paths |-0.175|-243.627|
+----------+------+--------+

[03/04 21:07:27   1461s] **** Begin NDR-Layer Usage Statistics ****
[03/04 21:07:27   1461s] Layer 7 has 1 constrained nets 
[03/04 21:07:27   1461s] **** End NDR-Layer Usage Statistics ****
[03/04 21:07:27   1461s] 
[03/04 21:07:27   1461s] *** Finish pre-CTS Setup Fixing (cpu=0:01:40 real=0:01:41 mem=1909.8M) ***
[03/04 21:07:27   1461s] 
[03/04 21:07:27   1461s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.21834.1
[03/04 21:07:27   1461s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1874.8M
[03/04 21:07:27   1461s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.080, MEM:1874.8M
[03/04 21:07:27   1461s] TotalInstCnt at PhyDesignMc Destruction: 33,436
[03/04 21:07:27   1461s] (I,S,L,T): WC_VIEW: 104.753, 23.1508, 1.27616, 129.18
[03/04 21:07:27   1461s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.21834.6
[03/04 21:07:27   1461s] *** SetupOpt [finish] : cpu/real = 0:01:51.3/0:01:51.3 (1.0), totSession cpu/real = 0:24:21.9/1:02:07.9 (0.4), mem = 1874.8M
[03/04 21:07:27   1461s] 
[03/04 21:07:27   1461s] =============================================================================================
[03/04 21:07:27   1461s]  Step TAT Report for TnsOpt #1
[03/04 21:07:27   1461s] =============================================================================================
[03/04 21:07:27   1461s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/04 21:07:27   1461s] ---------------------------------------------------------------------------------------------
[03/04 21:07:27   1461s] [ AreaOpt                ]      1   0:00:02.2  (   1.9 % )     0:00:11.2 /  0:00:11.2    1.0
[03/04 21:07:27   1461s] [ RefinePlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/04 21:07:27   1461s] [ SlackTraversorInit     ]      3   0:00:00.8  (   0.7 % )     0:00:00.8 /  0:00:00.8    1.0
[03/04 21:07:27   1461s] [ LibAnalyzerInit        ]      1   0:00:01.2  (   1.1 % )     0:00:01.2 /  0:00:01.2    1.0
[03/04 21:07:27   1461s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.4
[03/04 21:07:27   1461s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   0.3 % )     0:00:00.4 /  0:00:00.4    1.0
[03/04 21:07:27   1461s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.1 % )     0:00:01.3 /  0:00:01.3    1.0
[03/04 21:07:27   1461s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/04 21:07:27   1461s] [ TransformInit          ]      1   0:00:08.4  (   7.6 % )     0:00:08.4 /  0:00:08.4    1.0
[03/04 21:07:27   1461s] [ OptSingleIteration     ]    215   0:00:01.0  (   0.9 % )     0:01:33.6 /  0:01:33.6    1.0
[03/04 21:07:27   1461s] [ OptGetWeight           ]    299   0:00:01.9  (   1.7 % )     0:00:01.9 /  0:00:01.9    1.0
[03/04 21:07:27   1461s] [ OptEval                ]    299   0:01:03.3  (  56.9 % )     0:01:03.3 /  0:01:03.3    1.0
[03/04 21:07:27   1461s] [ OptCommit              ]    299   0:00:01.5  (   1.4 % )     0:00:01.5 /  0:00:01.5    1.0
[03/04 21:07:27   1461s] [ IncrTimingUpdate       ]    212   0:00:05.7  (   5.2 % )     0:00:05.7 /  0:00:05.7    1.0
[03/04 21:07:27   1461s] [ PostCommitDelayUpdate  ]    312   0:00:02.5  (   2.2 % )     0:00:08.8 /  0:00:09.0    1.0
[03/04 21:07:27   1461s] [ IncrDelayCalc          ]   1003   0:00:06.4  (   5.7 % )     0:00:06.4 /  0:00:06.5    1.0
[03/04 21:07:27   1461s] [ SetupOptGetWorkingSet  ]    475   0:00:04.6  (   4.1 % )     0:00:04.6 /  0:00:04.4    1.0
[03/04 21:07:27   1461s] [ SetupOptGetActiveNode  ]    475   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.1    1.9
[03/04 21:07:27   1461s] [ SetupOptSlackGraph     ]    211   0:00:06.6  (   5.9 % )     0:00:06.6 /  0:00:06.6    1.0
[03/04 21:07:27   1461s] [ MISC                   ]          0:00:04.7  (   4.2 % )     0:00:04.7 /  0:00:04.7    1.0
[03/04 21:07:27   1461s] ---------------------------------------------------------------------------------------------
[03/04 21:07:27   1461s]  TnsOpt #1 TOTAL                    0:01:51.3  ( 100.0 % )     0:01:51.3 /  0:01:51.3    1.0
[03/04 21:07:27   1461s] ---------------------------------------------------------------------------------------------
[03/04 21:07:27   1461s] 
[03/04 21:07:27   1461s] End: GigaOpt Optimization in TNS mode
[03/04 21:07:28   1462s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1833.8M
[03/04 21:07:28   1462s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.090, MEM:1833.8M
[03/04 21:07:28   1462s] 
[03/04 21:07:28   1462s] *** Start incrementalPlace ***
[03/04 21:07:28   1462s] User Input Parameters:
[03/04 21:07:28   1462s] - Congestion Driven    : On
[03/04 21:07:28   1462s] - Timing Driven        : On
[03/04 21:07:28   1462s] - Area-Violation Based : On
[03/04 21:07:28   1462s] - Start Rollback Level : -5
[03/04 21:07:28   1462s] - Legalized            : On
[03/04 21:07:28   1462s] - Window Based         : Off
[03/04 21:07:28   1462s] - eDen incr mode       : Off
[03/04 21:07:28   1462s] - Small incr mode      : Off
[03/04 21:07:28   1462s] 
[03/04 21:07:28   1462s] no activity file in design. spp won't run.
[03/04 21:07:28   1462s] Collecting buffer chain nets ...
[03/04 21:07:28   1462s] No Views given, use default active views for adaptive view pruning
[03/04 21:07:28   1462s] SKP will enable view:
[03/04 21:07:28   1462s]   WC_VIEW
[03/04 21:07:28   1462s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1833.8M
[03/04 21:07:28   1462s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.012, MEM:1833.8M
[03/04 21:07:28   1462s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1833.8M
[03/04 21:07:28   1462s] Starting Early Global Route congestion estimation: mem = 1833.8M
[03/04 21:07:28   1462s] (I)       Started Loading and Dumping File ( Curr Mem: 1833.76 MB )
[03/04 21:07:28   1462s] (I)       Reading DB...
[03/04 21:07:28   1462s] (I)       Read data from FE... (mem=1833.8M)
[03/04 21:07:28   1462s] (I)       Read nodes and places... (mem=1833.8M)
[03/04 21:07:28   1462s] (I)       Done Read nodes and places (cpu=0.050s, mem=1848.6M)
[03/04 21:07:28   1462s] (I)       Read nets... (mem=1848.6M)
[03/04 21:07:28   1462s] (I)       Done Read nets (cpu=0.100s, mem=1856.1M)
[03/04 21:07:28   1462s] (I)       Done Read data from FE (cpu=0.150s, mem=1856.1M)
[03/04 21:07:28   1462s] (I)       before initializing RouteDB syMemory usage = 1856.1 MB
[03/04 21:07:28   1462s] (I)       Honor MSV route constraint: false
[03/04 21:07:28   1462s] (I)       Maximum routing layer  : 127
[03/04 21:07:28   1462s] (I)       Minimum routing layer  : 2
[03/04 21:07:28   1462s] (I)       Supply scale factor H  : 1.00
[03/04 21:07:28   1462s] (I)       Supply scale factor V  : 1.00
[03/04 21:07:28   1462s] (I)       Tracks used by clock wire: 0
[03/04 21:07:28   1462s] (I)       Reverse direction      : 
[03/04 21:07:28   1462s] (I)       Honor partition pin guides: true
[03/04 21:07:28   1462s] (I)       Route selected nets only: false
[03/04 21:07:28   1462s] (I)       Route secondary PG pins: false
[03/04 21:07:28   1462s] (I)       Second PG max fanout   : 2147483647
[03/04 21:07:28   1462s] (I)       Apply function for special wires: true
[03/04 21:07:28   1462s] (I)       Layer by layer blockage reading: true
[03/04 21:07:28   1462s] (I)       Offset calculation fix : true
[03/04 21:07:28   1462s] (I)       Route stripe layer range: 
[03/04 21:07:28   1462s] (I)       Honor partition fences : 
[03/04 21:07:28   1462s] (I)       Honor partition pin    : 
[03/04 21:07:28   1462s] (I)       Honor partition fences with feedthrough: 
[03/04 21:07:28   1462s] (I)       Counted 20188 PG shapes. We will not process PG shapes layer by layer.
[03/04 21:07:28   1462s] (I)       Use row-based GCell size
[03/04 21:07:28   1462s] (I)       Use row-based GCell align
[03/04 21:07:28   1462s] (I)       GCell unit size   : 3600
[03/04 21:07:28   1462s] (I)       GCell multiplier  : 1
[03/04 21:07:28   1462s] (I)       GCell row height  : 3600
[03/04 21:07:28   1462s] (I)       Actual row height : 3600
[03/04 21:07:28   1462s] (I)       GCell align ref   : 20000 20000
[03/04 21:07:28   1462s] [NR-eGR] Track table information for default rule: 
[03/04 21:07:28   1462s] [NR-eGR] M1 has no routable track
[03/04 21:07:28   1462s] [NR-eGR] M2 has single uniform track structure
[03/04 21:07:28   1462s] [NR-eGR] M3 has single uniform track structure
[03/04 21:07:28   1462s] [NR-eGR] M4 has single uniform track structure
[03/04 21:07:28   1462s] [NR-eGR] M5 has single uniform track structure
[03/04 21:07:28   1462s] [NR-eGR] M6 has single uniform track structure
[03/04 21:07:28   1462s] [NR-eGR] M7 has single uniform track structure
[03/04 21:07:28   1462s] [NR-eGR] M8 has single uniform track structure
[03/04 21:07:28   1462s] (I)       ===========================================================================
[03/04 21:07:28   1462s] (I)       == Report All Rule Vias ==
[03/04 21:07:28   1462s] (I)       ===========================================================================
[03/04 21:07:28   1462s] (I)        Via Rule : (Default)
[03/04 21:07:28   1462s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/04 21:07:28   1462s] (I)       ---------------------------------------------------------------------------
[03/04 21:07:28   1462s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/04 21:07:28   1462s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/04 21:07:28   1462s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/04 21:07:28   1462s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/04 21:07:28   1462s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/04 21:07:28   1462s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/04 21:07:28   1462s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/04 21:07:28   1462s] (I)        8    0 : ---                         0 : ---                      
[03/04 21:07:28   1462s] (I)       ===========================================================================
[03/04 21:07:28   1462s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1856.13 MB )
[03/04 21:07:28   1463s] [NR-eGR] Read 31666 PG shapes
[03/04 21:07:28   1463s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1856.13 MB )
[03/04 21:07:28   1463s] [NR-eGR] #Routing Blockages  : 0
[03/04 21:07:28   1463s] [NR-eGR] #Instance Blockages : 0
[03/04 21:07:28   1463s] [NR-eGR] #PG Blockages       : 31666
[03/04 21:07:28   1463s] [NR-eGR] #Bump Blockages     : 0
[03/04 21:07:28   1463s] [NR-eGR] #Boundary Blockages : 0
[03/04 21:07:28   1463s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/04 21:07:28   1463s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/04 21:07:28   1463s] (I)       readDataFromPlaceDB
[03/04 21:07:28   1463s] (I)       Read net information..
[03/04 21:07:28   1463s] [NR-eGR] Read numTotalNets=35128  numIgnoredNets=0
[03/04 21:07:28   1463s] (I)       Read testcase time = 0.020 seconds
[03/04 21:07:28   1463s] 
[03/04 21:07:28   1463s] (I)       early_global_route_priority property id does not exist.
[03/04 21:07:28   1463s] (I)       Start initializing grid graph
[03/04 21:07:28   1463s] (I)       End initializing grid graph
[03/04 21:07:28   1463s] (I)       Model blockages into capacity
[03/04 21:07:28   1463s] (I)       Read Num Blocks=31666  Num Prerouted Wires=0  Num CS=0
[03/04 21:07:28   1463s] (I)       Started Modeling ( Curr Mem: 1863.91 MB )
[03/04 21:07:28   1463s] (I)       Started Modeling Layer 1 ( Curr Mem: 1863.91 MB )
[03/04 21:07:28   1463s] (I)       Started Modeling Layer 2 ( Curr Mem: 1863.91 MB )
[03/04 21:07:28   1463s] (I)       Layer 1 (V) : #blockages 13024 : #preroutes 0
[03/04 21:07:28   1463s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1863.91 MB )
[03/04 21:07:28   1463s] (I)       Started Modeling Layer 3 ( Curr Mem: 1863.91 MB )
[03/04 21:07:28   1463s] (I)       Layer 2 (H) : #blockages 12400 : #preroutes 0
[03/04 21:07:28   1463s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1863.91 MB )
[03/04 21:07:28   1463s] (I)       Started Modeling Layer 4 ( Curr Mem: 1863.91 MB )
[03/04 21:07:28   1463s] (I)       Layer 3 (V) : #blockages 6242 : #preroutes 0
[03/04 21:07:28   1463s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1863.91 MB )
[03/04 21:07:28   1463s] (I)       Started Modeling Layer 5 ( Curr Mem: 1863.91 MB )
[03/04 21:07:28   1463s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/04 21:07:28   1463s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1863.91 MB )
[03/04 21:07:28   1463s] (I)       Started Modeling Layer 6 ( Curr Mem: 1863.91 MB )
[03/04 21:07:28   1463s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/04 21:07:28   1463s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1863.91 MB )
[03/04 21:07:28   1463s] (I)       Started Modeling Layer 7 ( Curr Mem: 1863.91 MB )
[03/04 21:07:28   1463s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/04 21:07:28   1463s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1863.91 MB )
[03/04 21:07:28   1463s] (I)       Started Modeling Layer 8 ( Curr Mem: 1863.91 MB )
[03/04 21:07:28   1463s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/04 21:07:28   1463s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1863.91 MB )
[03/04 21:07:28   1463s] (I)       Finished Modeling ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1863.91 MB )
[03/04 21:07:28   1463s] (I)       -- layer congestion ratio --
[03/04 21:07:28   1463s] (I)       Layer 1 : 0.100000
[03/04 21:07:28   1463s] (I)       Layer 2 : 0.700000
[03/04 21:07:28   1463s] (I)       Layer 3 : 0.700000
[03/04 21:07:28   1463s] (I)       Layer 4 : 0.700000
[03/04 21:07:28   1463s] (I)       Layer 5 : 0.700000
[03/04 21:07:28   1463s] (I)       Layer 6 : 0.700000
[03/04 21:07:28   1463s] (I)       Layer 7 : 0.700000
[03/04 21:07:28   1463s] (I)       Layer 8 : 0.700000
[03/04 21:07:28   1463s] (I)       ----------------------------
[03/04 21:07:28   1463s] (I)       Number of ignored nets = 0
[03/04 21:07:28   1463s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/04 21:07:28   1463s] (I)       Number of clock nets = 1.  Ignored: No
[03/04 21:07:28   1463s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/04 21:07:28   1463s] (I)       Number of special nets = 0.  Ignored: Yes
[03/04 21:07:28   1463s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/04 21:07:28   1463s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/04 21:07:28   1463s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/04 21:07:28   1463s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/04 21:07:28   1463s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/04 21:07:28   1463s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/04 21:07:28   1463s] (I)       WARNING: There are 33 pins inside gCell located around position 152.20 204.40. This will make Early Global Router work slower, please verify if those pins are correctly placed.
[03/04 21:07:28   1463s] (I)       WARNING: There are 33 pins inside gCell located around position 310.60 269.20. This will make Early Global Router work slower, please verify if those pins are correctly placed.
[03/04 21:07:28   1463s] (I)       WARNING: There are 34 pins inside gCell located around position 389.80 290.80. This will make Early Global Router work slower, please verify if those pins are correctly placed.
[03/04 21:07:28   1463s] (I)       WARNING: There are 38 pins inside gCell located around position 553.60 202.60. This will make Early Global Router work slower, please verify if those pins are correctly placed.
[03/04 21:07:28   1463s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1863.9 MB
[03/04 21:07:28   1463s] (I)       Ndr track 0 does not exist
[03/04 21:07:28   1463s] (I)       Layer1  viaCost=300.00
[03/04 21:07:28   1463s] (I)       Layer2  viaCost=100.00
[03/04 21:07:28   1463s] (I)       Layer3  viaCost=100.00
[03/04 21:07:28   1463s] (I)       Layer4  viaCost=100.00
[03/04 21:07:28   1463s] (I)       Layer5  viaCost=100.00
[03/04 21:07:28   1463s] (I)       Layer6  viaCost=200.00
[03/04 21:07:28   1463s] (I)       Layer7  viaCost=100.00
[03/04 21:07:28   1463s] (I)       ---------------------Grid Graph Info--------------------
[03/04 21:07:28   1463s] (I)       Routing area        : (0, 0) - (1144800, 1138000)
[03/04 21:07:28   1463s] (I)       Core area           : (20000, 20000) - (1124800, 1118000)
[03/04 21:07:28   1463s] (I)       Site width          :   400  (dbu)
[03/04 21:07:28   1463s] (I)       Row height          :  3600  (dbu)
[03/04 21:07:28   1463s] (I)       GCell row height    :  3600  (dbu)
[03/04 21:07:28   1463s] (I)       GCell width         :  3600  (dbu)
[03/04 21:07:28   1463s] (I)       GCell height        :  3600  (dbu)
[03/04 21:07:28   1463s] (I)       Grid                :   318   316     8
[03/04 21:07:28   1463s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/04 21:07:28   1463s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/04 21:07:28   1463s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/04 21:07:28   1463s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/04 21:07:28   1463s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/04 21:07:28   1463s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/04 21:07:28   1463s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/04 21:07:28   1463s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/04 21:07:28   1463s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/04 21:07:28   1463s] (I)       Total num of tracks :     0  2862  2844  2862  2844  2862   711   715
[03/04 21:07:28   1463s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/04 21:07:28   1463s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/04 21:07:28   1463s] (I)       --------------------------------------------------------
[03/04 21:07:28   1463s] 
[03/04 21:07:28   1463s] [NR-eGR] ============ Routing rule table ============
[03/04 21:07:28   1463s] [NR-eGR] Rule id: 0  Nets: 35122 
[03/04 21:07:28   1463s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/04 21:07:28   1463s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/04 21:07:28   1463s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/04 21:07:28   1463s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/04 21:07:28   1463s] [NR-eGR] ========================================
[03/04 21:07:28   1463s] [NR-eGR] 
[03/04 21:07:28   1463s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/04 21:07:28   1463s] (I)       blocked tracks on layer2 : = 172712 / 904392 (19.10%)
[03/04 21:07:28   1463s] (I)       blocked tracks on layer3 : = 46367 / 904392 (5.13%)
[03/04 21:07:28   1463s] (I)       blocked tracks on layer4 : = 194370 / 904392 (21.49%)
[03/04 21:07:28   1463s] (I)       blocked tracks on layer5 : = 0 / 904392 (0.00%)
[03/04 21:07:28   1463s] (I)       blocked tracks on layer6 : = 0 / 904392 (0.00%)
[03/04 21:07:28   1463s] (I)       blocked tracks on layer7 : = 0 / 226098 (0.00%)
[03/04 21:07:28   1463s] (I)       blocked tracks on layer8 : = 0 / 225940 (0.00%)
[03/04 21:07:28   1463s] (I)       After initializing earlyGlobalRoute syMemory usage = 1863.9 MB
[03/04 21:07:28   1463s] (I)       Finished Loading and Dumping File ( CPU: 0.28 sec, Real: 0.28 sec, Curr Mem: 1863.91 MB )
[03/04 21:07:28   1463s] (I)       Started Global Routing ( Curr Mem: 1863.91 MB )
[03/04 21:07:28   1463s] (I)       ============= Initialization =============
[03/04 21:07:28   1463s] (I)       totalPins=123893  totalGlobalPin=118694 (95.80%)
[03/04 21:07:28   1463s] (I)       Started Build MST ( Curr Mem: 1863.91 MB )
[03/04 21:07:28   1463s] (I)       Generate topology with single threads
[03/04 21:07:28   1463s] (I)       Finished Build MST ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1863.91 MB )
[03/04 21:07:28   1463s] (I)       total 2D Cap : 4641708 = (1993009 H, 2648699 V)
[03/04 21:07:28   1463s] [NR-eGR] Layer group 1: route 35122 net(s) in layer range [2, 8]
[03/04 21:07:28   1463s] (I)       ============  Phase 1a Route ============
[03/04 21:07:28   1463s] (I)       Started Phase 1a ( Curr Mem: 1863.91 MB )
[03/04 21:07:29   1463s] (I)       Finished Phase 1a ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1863.91 MB )
[03/04 21:07:29   1463s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1863.91 MB )
[03/04 21:07:29   1463s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/04 21:07:29   1463s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1863.91 MB )
[03/04 21:07:29   1463s] (I)       Usage: 311513 = (139699 H, 171814 V) = (7.01% H, 6.49% V) = (2.515e+05um H, 3.093e+05um V)
[03/04 21:07:29   1463s] (I)       
[03/04 21:07:29   1463s] (I)       ============  Phase 1b Route ============
[03/04 21:07:29   1463s] (I)       Started Phase 1b ( Curr Mem: 1863.91 MB )
[03/04 21:07:29   1463s] (I)       Finished Phase 1b ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1863.91 MB )
[03/04 21:07:29   1463s] (I)       Usage: 311533 = (139719 H, 171814 V) = (7.01% H, 6.49% V) = (2.515e+05um H, 3.093e+05um V)
[03/04 21:07:29   1463s] (I)       
[03/04 21:07:29   1463s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.10% V. EstWL: 5.607594e+05um
[03/04 21:07:29   1463s] (I)       Congestion metric : 0.00%H 0.10%V, 0.10%HV
[03/04 21:07:29   1463s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/04 21:07:29   1463s] (I)       ============  Phase 1c Route ============
[03/04 21:07:29   1463s] (I)       Started Phase 1c ( Curr Mem: 1863.91 MB )
[03/04 21:07:29   1463s] (I)       Level2 Grid: 64 x 64
[03/04 21:07:29   1463s] (I)       Started Two Level Routing ( Curr Mem: 1863.91 MB )
[03/04 21:07:29   1463s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1863.91 MB )
[03/04 21:07:29   1463s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1863.91 MB )
[03/04 21:07:29   1463s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1863.91 MB )
[03/04 21:07:29   1463s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1863.91 MB )
[03/04 21:07:29   1463s] (I)       Usage: 311533 = (139719 H, 171814 V) = (7.01% H, 6.49% V) = (2.515e+05um H, 3.093e+05um V)
[03/04 21:07:29   1463s] (I)       
[03/04 21:07:29   1463s] (I)       ============  Phase 1d Route ============
[03/04 21:07:29   1463s] (I)       Started Phase 1d ( Curr Mem: 1863.91 MB )
[03/04 21:07:29   1463s] (I)       Finished Phase 1d ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1863.91 MB )
[03/04 21:07:29   1463s] (I)       Usage: 311562 = (139745 H, 171817 V) = (7.01% H, 6.49% V) = (2.515e+05um H, 3.093e+05um V)
[03/04 21:07:29   1463s] (I)       
[03/04 21:07:29   1463s] (I)       ============  Phase 1e Route ============
[03/04 21:07:29   1463s] (I)       Started Phase 1e ( Curr Mem: 1863.91 MB )
[03/04 21:07:29   1463s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1863.91 MB )
[03/04 21:07:29   1463s] (I)       Usage: 311562 = (139745 H, 171817 V) = (7.01% H, 6.49% V) = (2.515e+05um H, 3.093e+05um V)
[03/04 21:07:29   1463s] (I)       
[03/04 21:07:29   1463s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 5.608116e+05um
[03/04 21:07:29   1463s] [NR-eGR] 
[03/04 21:07:29   1463s] (I)       Current Phase 1l[Initialization] ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1863.91 MB )
[03/04 21:07:29   1463s] (I)       Running layer assignment with 1 threads
[03/04 21:07:29   1463s] (I)       Finished Phase 1l ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 1863.91 MB )
[03/04 21:07:29   1463s] (I)       ============  Phase 1l Route ============
[03/04 21:07:29   1463s] (I)       
[03/04 21:07:29   1463s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/04 21:07:29   1463s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[03/04 21:07:29   1463s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[03/04 21:07:29   1463s] [NR-eGR]       Layer              (1-6)            (7-13)           (14-19)           (20-26)    OverCon 
[03/04 21:07:29   1463s] [NR-eGR] -------------------------------------------------------------------------------------------------
[03/04 21:07:29   1463s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/04 21:07:29   1463s] [NR-eGR]      M2  (2)       137( 0.14%)         4( 0.00%)         5( 0.01%)         2( 0.00%)   ( 0.15%) 
[03/04 21:07:29   1463s] [NR-eGR]      M3  (3)         6( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[03/04 21:07:29   1463s] [NR-eGR]      M4  (4)        12( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[03/04 21:07:29   1463s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/04 21:07:29   1463s] [NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/04 21:07:29   1463s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/04 21:07:29   1463s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/04 21:07:29   1463s] [NR-eGR] -------------------------------------------------------------------------------------------------
[03/04 21:07:29   1463s] [NR-eGR] Total              155( 0.02%)         4( 0.00%)         5( 0.00%)         2( 0.00%)   ( 0.02%) 
[03/04 21:07:29   1463s] [NR-eGR] 
[03/04 21:07:29   1463s] (I)       Finished Global Routing ( CPU: 0.46 sec, Real: 0.46 sec, Curr Mem: 1863.91 MB )
[03/04 21:07:29   1463s] (I)       total 2D Cap : 4666706 = (1998641 H, 2668065 V)
[03/04 21:07:29   1463s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/04 21:07:29   1463s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
[03/04 21:07:29   1463s] Early Global Route congestion estimation runtime: 0.77 seconds, mem = 1863.9M
[03/04 21:07:29   1463s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.770, REAL:0.766, MEM:1863.9M
[03/04 21:07:29   1463s] OPERPROF: Starting HotSpotCal at level 1, MEM:1863.9M
[03/04 21:07:29   1463s] [hotspot] +------------+---------------+---------------+
[03/04 21:07:29   1463s] [hotspot] |            |   max hotspot | total hotspot |
[03/04 21:07:29   1463s] [hotspot] +------------+---------------+---------------+
[03/04 21:07:29   1463s] [hotspot] | normalized |          0.26 |          0.52 |
[03/04 21:07:29   1463s] [hotspot] +------------+---------------+---------------+
[03/04 21:07:29   1463s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.52 (area is in unit of 4 std-cell row bins)
[03/04 21:07:29   1463s] [hotspot] max/total 0.26/0.52, big hotspot (>10) total 0.00
[03/04 21:07:29   1463s] [hotspot] top 2 congestion hotspot bounding boxes and scores of normalized hotspot
[03/04 21:07:29   1463s] [hotspot] +-----+-------------------------------------+---------------+
[03/04 21:07:29   1463s] [hotspot] | top |            hotspot bbox             | hotspot score |
[03/04 21:07:29   1463s] [hotspot] +-----+-------------------------------------+---------------+
[03/04 21:07:29   1463s] [hotspot] |  1  |   533.80   188.20   562.60   217.00 |        0.26   |
[03/04 21:07:29   1463s] [hotspot] +-----+-------------------------------------+---------------+
[03/04 21:07:29   1463s] [hotspot] |  2  |   375.40   274.60   404.20   303.40 |        0.26   |
[03/04 21:07:29   1463s] [hotspot] +-----+-------------------------------------+---------------+
[03/04 21:07:29   1463s] Top 2 hotspots total area: 0.52
[03/04 21:07:29   1463s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.009, MEM:1863.9M
[03/04 21:07:29   1463s] 
[03/04 21:07:29   1463s] === incrementalPlace Internal Loop 1 ===
[03/04 21:07:29   1463s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[03/04 21:07:29   1463s] OPERPROF: Starting IPInitSPData at level 1, MEM:1863.9M
[03/04 21:07:29   1463s] z: 2, totalTracks: 1
[03/04 21:07:29   1463s] z: 4, totalTracks: 1
[03/04 21:07:29   1463s] z: 6, totalTracks: 1
[03/04 21:07:29   1463s] z: 8, totalTracks: 1
[03/04 21:07:29   1463s] #spOpts: N=65 minPadR=1.1 
[03/04 21:07:29   1463s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1863.9M
[03/04 21:07:29   1463s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.170, REAL:0.168, MEM:1863.9M
[03/04 21:07:29   1463s] OPERPROF:   Starting post-place ADS at level 2, MEM:1863.9M
[03/04 21:07:29   1463s] ADSU 0.530 -> 0.530. GS 14.400
[03/04 21:07:29   1463s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.090, REAL:0.087, MEM:1863.9M
[03/04 21:07:29   1463s] OPERPROF:   Starting spMPad at level 2, MEM:1863.9M
[03/04 21:07:29   1463s] OPERPROF:     Starting spContextMPad at level 3, MEM:1863.9M
[03/04 21:07:29   1463s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1863.9M
[03/04 21:07:29   1463s] OPERPROF:   Finished spMPad at level 2, CPU:0.020, REAL:0.018, MEM:1863.9M
[03/04 21:07:29   1463s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1863.9M
[03/04 21:07:29   1463s] no activity file in design. spp won't run.
[03/04 21:07:29   1463s] [spp] 0
[03/04 21:07:29   1463s] [adp] 0:1:1:3
[03/04 21:07:29   1463s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.010, REAL:0.011, MEM:1863.9M
[03/04 21:07:29   1463s] SP #FI/SF FL/PI 0/0 33436/0
[03/04 21:07:29   1463s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.340, REAL:0.346, MEM:1863.9M
[03/04 21:07:29   1463s] PP off. flexM 0
[03/04 21:07:29   1463s] OPERPROF: Starting CDPad at level 1, MEM:1863.9M
[03/04 21:07:29   1463s] 3DP is on.
[03/04 21:07:29   1463s] 3DP OF M2 0.004, M4 0.000. Diff 0
[03/04 21:07:29   1464s] design sh 0.029.
[03/04 21:07:29   1464s] design sh 0.029.
[03/04 21:07:29   1464s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[03/04 21:07:29   1464s] design sh 0.029.
[03/04 21:07:30   1464s] CDPadU 0.610 -> 0.592. R=0.530, N=33436, GS=1.800
[03/04 21:07:30   1464s] OPERPROF: Finished CDPad at level 1, CPU:0.590, REAL:0.588, MEM:1863.9M
[03/04 21:07:30   1464s] OPERPROF: Starting InitSKP at level 1, MEM:1863.9M
[03/04 21:07:30   1464s] no activity file in design. spp won't run.
[03/04 21:07:32   1466s] no activity file in design. spp won't run.
[03/04 21:07:35   1469s] *** Finished SKP initialization (cpu=0:00:04.7, real=0:00:05.0)***
[03/04 21:07:35   1469s] OPERPROF: Finished InitSKP at level 1, CPU:4.660, REAL:4.660, MEM:1887.8M
[03/04 21:07:35   1469s] NP #FI/FS/SF FL/PI: 0/0/0 33436/0
[03/04 21:07:35   1469s] no activity file in design. spp won't run.
[03/04 21:07:35   1469s] 
[03/04 21:07:35   1469s] AB Est...
[03/04 21:07:35   1469s] OPERPROF: Starting npPlace at level 1, MEM:1897.2M
[03/04 21:07:35   1469s] OPERPROF: Finished npPlace at level 1, CPU:0.150, REAL:0.151, MEM:2019.6M
[03/04 21:07:35   1469s] Iteration  4: Skipped, with CDP Off
[03/04 21:07:35   1469s] 
[03/04 21:07:35   1469s] AB Est...
[03/04 21:07:35   1469s] OPERPROF: Starting npPlace at level 1, MEM:2019.6M
[03/04 21:07:35   1469s] OPERPROF: Finished npPlace at level 1, CPU:0.120, REAL:0.120, MEM:2019.6M
[03/04 21:07:35   1469s] Iteration  5: Skipped, with CDP Off
[03/04 21:07:35   1469s] 
[03/04 21:07:35   1469s] AB Est...
[03/04 21:07:35   1469s] OPERPROF: Starting npPlace at level 1, MEM:2019.6M
[03/04 21:07:35   1470s] OPERPROF: Finished npPlace at level 1, CPU:0.120, REAL:0.119, MEM:2019.6M
[03/04 21:07:35   1470s] Iteration  6: Skipped, with CDP Off
[03/04 21:07:36   1470s] OPERPROF: Starting npPlace at level 1, MEM:2019.6M
[03/04 21:07:36   1470s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[03/04 21:07:36   1470s] No instances found in the vector
[03/04 21:07:36   1470s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2019.6M, DRC: 0)
[03/04 21:07:36   1470s] 0 (out of 0) MH cells were successfully legalized.
[03/04 21:07:59   1493s] Iteration  7: Total net bbox = 3.705e+05 (1.62e+05 2.08e+05)
[03/04 21:07:59   1493s]               Est.  stn bbox = 5.082e+05 (2.34e+05 2.74e+05)
[03/04 21:07:59   1493s]               cpu = 0:00:23.6 real = 0:00:23.0 mem = 2041.1M
[03/04 21:07:59   1493s] OPERPROF: Finished npPlace at level 1, CPU:23.680, REAL:23.660, MEM:2041.1M
[03/04 21:07:59   1494s] no activity file in design. spp won't run.
[03/04 21:07:59   1494s] NP #FI/FS/SF FL/PI: 0/0/0 33436/0
[03/04 21:07:59   1494s] no activity file in design. spp won't run.
[03/04 21:08:00   1494s] OPERPROF: Starting npPlace at level 1, MEM:2041.1M
[03/04 21:08:00   1494s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[03/04 21:08:00   1494s] No instances found in the vector
[03/04 21:08:00   1494s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2041.1M, DRC: 0)
[03/04 21:08:00   1494s] 0 (out of 0) MH cells were successfully legalized.
[03/04 21:08:51   1546s] Iteration  8: Total net bbox = 4.053e+05 (1.80e+05 2.25e+05)
[03/04 21:08:51   1546s]               Est.  stn bbox = 5.526e+05 (2.56e+05 2.97e+05)
[03/04 21:08:51   1546s]               cpu = 0:00:51.7 real = 0:00:51.0 mem = 2012.6M
[03/04 21:08:51   1546s] OPERPROF: Finished npPlace at level 1, CPU:51.740, REAL:51.600, MEM:2012.6M
[03/04 21:08:52   1546s] no activity file in design. spp won't run.
[03/04 21:08:52   1546s] NP #FI/FS/SF FL/PI: 0/0/0 33436/0
[03/04 21:08:52   1546s] no activity file in design. spp won't run.
[03/04 21:08:52   1546s] OPERPROF: Starting npPlace at level 1, MEM:2012.6M
[03/04 21:08:52   1546s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[03/04 21:08:52   1546s] No instances found in the vector
[03/04 21:08:52   1546s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2012.6M, DRC: 0)
[03/04 21:08:52   1546s] 0 (out of 0) MH cells were successfully legalized.
[03/04 21:10:16   1631s] Iteration  9: Total net bbox = 4.123e+05 (1.84e+05 2.28e+05)
[03/04 21:10:16   1631s]               Est.  stn bbox = 5.644e+05 (2.61e+05 3.04e+05)
[03/04 21:10:16   1631s]               cpu = 0:01:24 real = 0:01:24 mem = 2015.5M
[03/04 21:10:16   1631s] OPERPROF: Finished npPlace at level 1, CPU:84.310, REAL:84.351, MEM:2015.5M
[03/04 21:10:16   1631s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2015.5M
[03/04 21:10:16   1631s] Starting Early Global Route rough congestion estimation: mem = 2015.5M
[03/04 21:10:16   1631s] (I)       Started Loading and Dumping File ( Curr Mem: 2015.46 MB )
[03/04 21:10:16   1631s] (I)       Reading DB...
[03/04 21:10:16   1631s] (I)       Read data from FE... (mem=2015.5M)
[03/04 21:10:16   1631s] (I)       Read nodes and places... (mem=2015.5M)
[03/04 21:10:16   1631s] (I)       Done Read nodes and places (cpu=0.050s, mem=2015.5M)
[03/04 21:10:16   1631s] (I)       Read nets... (mem=2015.5M)
[03/04 21:10:17   1631s] (I)       Done Read nets (cpu=0.090s, mem=2015.5M)
[03/04 21:10:17   1631s] (I)       Done Read data from FE (cpu=0.140s, mem=2015.5M)
[03/04 21:10:17   1631s] (I)       before initializing RouteDB syMemory usage = 2015.5 MB
[03/04 21:10:17   1631s] (I)       Print mode             : 2
[03/04 21:10:17   1631s] (I)       Stop if highly congested: false
[03/04 21:10:17   1631s] (I)       Honor MSV route constraint: false
[03/04 21:10:17   1631s] (I)       Maximum routing layer  : 127
[03/04 21:10:17   1631s] (I)       Minimum routing layer  : 2
[03/04 21:10:17   1631s] (I)       Supply scale factor H  : 1.00
[03/04 21:10:17   1631s] (I)       Supply scale factor V  : 1.00
[03/04 21:10:17   1631s] (I)       Tracks used by clock wire: 0
[03/04 21:10:17   1631s] (I)       Reverse direction      : 
[03/04 21:10:17   1631s] (I)       Honor partition pin guides: true
[03/04 21:10:17   1631s] (I)       Route selected nets only: false
[03/04 21:10:17   1631s] (I)       Route secondary PG pins: false
[03/04 21:10:17   1631s] (I)       Second PG max fanout   : 2147483647
[03/04 21:10:17   1631s] (I)       Assign partition pins  : false
[03/04 21:10:17   1631s] (I)       Support large GCell    : true
[03/04 21:10:17   1631s] (I)       Number of rows per GCell: 2
[03/04 21:10:17   1631s] (I)       Max num rows per GCell : 32
[03/04 21:10:17   1631s] (I)       Apply function for special wires: true
[03/04 21:10:17   1631s] (I)       Layer by layer blockage reading: true
[03/04 21:10:17   1631s] (I)       Offset calculation fix : true
[03/04 21:10:17   1631s] (I)       Route stripe layer range: 
[03/04 21:10:17   1631s] (I)       Honor partition fences : 
[03/04 21:10:17   1631s] (I)       Honor partition pin    : 
[03/04 21:10:17   1631s] (I)       Honor partition fences with feedthrough: 
[03/04 21:10:17   1631s] (I)       Counted 20188 PG shapes. We will not process PG shapes layer by layer.
[03/04 21:10:17   1631s] (I)       Use row-based GCell size
[03/04 21:10:17   1631s] (I)       Use row-based GCell align
[03/04 21:10:17   1631s] (I)       GCell unit size   : 3600
[03/04 21:10:17   1631s] (I)       GCell multiplier  : 2
[03/04 21:10:17   1631s] (I)       GCell row height  : 3600
[03/04 21:10:17   1631s] (I)       Actual row height : 3600
[03/04 21:10:17   1631s] (I)       GCell align ref   : 20000 20000
[03/04 21:10:17   1631s] [NR-eGR] Track table information for default rule: 
[03/04 21:10:17   1631s] [NR-eGR] M1 has no routable track
[03/04 21:10:17   1631s] [NR-eGR] M2 has single uniform track structure
[03/04 21:10:17   1631s] [NR-eGR] M3 has single uniform track structure
[03/04 21:10:17   1631s] [NR-eGR] M4 has single uniform track structure
[03/04 21:10:17   1631s] [NR-eGR] M5 has single uniform track structure
[03/04 21:10:17   1631s] [NR-eGR] M6 has single uniform track structure
[03/04 21:10:17   1631s] [NR-eGR] M7 has single uniform track structure
[03/04 21:10:17   1631s] [NR-eGR] M8 has single uniform track structure
[03/04 21:10:17   1631s] (I)       ===========================================================================
[03/04 21:10:17   1631s] (I)       == Report All Rule Vias ==
[03/04 21:10:17   1631s] (I)       ===========================================================================
[03/04 21:10:17   1631s] (I)        Via Rule : (Default)
[03/04 21:10:17   1631s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/04 21:10:17   1631s] (I)       ---------------------------------------------------------------------------
[03/04 21:10:17   1631s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/04 21:10:17   1631s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/04 21:10:17   1631s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/04 21:10:17   1631s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/04 21:10:17   1631s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/04 21:10:17   1631s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/04 21:10:17   1631s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/04 21:10:17   1631s] (I)        8    0 : ---                         0 : ---                      
[03/04 21:10:17   1631s] (I)       ===========================================================================
[03/04 21:10:17   1631s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2015.46 MB )
[03/04 21:10:17   1631s] [NR-eGR] Read 31666 PG shapes
[03/04 21:10:17   1631s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2015.46 MB )
[03/04 21:10:17   1631s] [NR-eGR] #Routing Blockages  : 0
[03/04 21:10:17   1631s] [NR-eGR] #Instance Blockages : 0
[03/04 21:10:17   1631s] [NR-eGR] #PG Blockages       : 31666
[03/04 21:10:17   1631s] [NR-eGR] #Bump Blockages     : 0
[03/04 21:10:17   1631s] [NR-eGR] #Boundary Blockages : 0
[03/04 21:10:17   1631s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/04 21:10:17   1631s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/04 21:10:17   1631s] (I)       readDataFromPlaceDB
[03/04 21:10:17   1631s] (I)       Read net information..
[03/04 21:10:17   1631s] [NR-eGR] Read numTotalNets=35128  numIgnoredNets=0
[03/04 21:10:17   1631s] (I)       Read testcase time = 0.020 seconds
[03/04 21:10:17   1631s] 
[03/04 21:10:17   1631s] (I)       early_global_route_priority property id does not exist.
[03/04 21:10:17   1631s] (I)       Start initializing grid graph
[03/04 21:10:17   1631s] (I)       End initializing grid graph
[03/04 21:10:17   1631s] (I)       Model blockages into capacity
[03/04 21:10:17   1631s] (I)       Read Num Blocks=31666  Num Prerouted Wires=0  Num CS=0
[03/04 21:10:17   1631s] (I)       Started Modeling ( Curr Mem: 2015.46 MB )
[03/04 21:10:17   1631s] (I)       Started Modeling Layer 1 ( Curr Mem: 2015.46 MB )
[03/04 21:10:17   1631s] (I)       Started Modeling Layer 2 ( Curr Mem: 2015.46 MB )
[03/04 21:10:17   1631s] (I)       Layer 1 (V) : #blockages 13024 : #preroutes 0
[03/04 21:10:17   1631s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2015.46 MB )
[03/04 21:10:17   1631s] (I)       Started Modeling Layer 3 ( Curr Mem: 2015.46 MB )
[03/04 21:10:17   1631s] (I)       Layer 2 (H) : #blockages 12400 : #preroutes 0
[03/04 21:10:17   1631s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2015.46 MB )
[03/04 21:10:17   1631s] (I)       Started Modeling Layer 4 ( Curr Mem: 2015.46 MB )
[03/04 21:10:17   1631s] (I)       Layer 3 (V) : #blockages 6242 : #preroutes 0
[03/04 21:10:17   1631s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2015.46 MB )
[03/04 21:10:17   1631s] (I)       Started Modeling Layer 5 ( Curr Mem: 2015.46 MB )
[03/04 21:10:17   1631s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/04 21:10:17   1631s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2015.46 MB )
[03/04 21:10:17   1631s] (I)       Started Modeling Layer 6 ( Curr Mem: 2015.46 MB )
[03/04 21:10:17   1631s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/04 21:10:17   1631s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2015.46 MB )
[03/04 21:10:17   1631s] (I)       Started Modeling Layer 7 ( Curr Mem: 2015.46 MB )
[03/04 21:10:17   1631s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/04 21:10:17   1631s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2015.46 MB )
[03/04 21:10:17   1631s] (I)       Started Modeling Layer 8 ( Curr Mem: 2015.46 MB )
[03/04 21:10:17   1631s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/04 21:10:17   1631s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2015.46 MB )
[03/04 21:10:17   1631s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2015.46 MB )
[03/04 21:10:17   1631s] (I)       -- layer congestion ratio --
[03/04 21:10:17   1631s] (I)       Layer 1 : 0.100000
[03/04 21:10:17   1631s] (I)       Layer 2 : 0.700000
[03/04 21:10:17   1631s] (I)       Layer 3 : 0.700000
[03/04 21:10:17   1631s] (I)       Layer 4 : 0.700000
[03/04 21:10:17   1631s] (I)       Layer 5 : 0.700000
[03/04 21:10:17   1631s] (I)       Layer 6 : 0.700000
[03/04 21:10:17   1631s] (I)       Layer 7 : 0.700000
[03/04 21:10:17   1631s] (I)       Layer 8 : 0.700000
[03/04 21:10:17   1631s] (I)       ----------------------------
[03/04 21:10:17   1631s] (I)       Number of ignored nets = 0
[03/04 21:10:17   1631s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/04 21:10:17   1631s] (I)       Number of clock nets = 1.  Ignored: No
[03/04 21:10:17   1631s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/04 21:10:17   1631s] (I)       Number of special nets = 0.  Ignored: Yes
[03/04 21:10:17   1631s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/04 21:10:17   1631s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/04 21:10:17   1631s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/04 21:10:17   1631s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/04 21:10:17   1631s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/04 21:10:17   1631s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/04 21:10:17   1631s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2015.5 MB
[03/04 21:10:17   1631s] (I)       Ndr track 0 does not exist
[03/04 21:10:17   1631s] (I)       Layer1  viaCost=300.00
[03/04 21:10:17   1631s] (I)       Layer2  viaCost=100.00
[03/04 21:10:17   1631s] (I)       Layer3  viaCost=100.00
[03/04 21:10:17   1631s] (I)       Layer4  viaCost=100.00
[03/04 21:10:17   1631s] (I)       Layer5  viaCost=100.00
[03/04 21:10:17   1631s] (I)       Layer6  viaCost=200.00
[03/04 21:10:17   1631s] (I)       Layer7  viaCost=100.00
[03/04 21:10:17   1631s] (I)       ---------------------Grid Graph Info--------------------
[03/04 21:10:17   1631s] (I)       Routing area        : (0, 0) - (1144800, 1138000)
[03/04 21:10:17   1631s] (I)       Core area           : (20000, 20000) - (1124800, 1118000)
[03/04 21:10:17   1631s] (I)       Site width          :   400  (dbu)
[03/04 21:10:17   1631s] (I)       Row height          :  3600  (dbu)
[03/04 21:10:17   1631s] (I)       GCell row height    :  3600  (dbu)
[03/04 21:10:17   1631s] (I)       GCell width         :  7200  (dbu)
[03/04 21:10:17   1631s] (I)       GCell height        :  7200  (dbu)
[03/04 21:10:17   1631s] (I)       Grid                :   159   158     8
[03/04 21:10:17   1631s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/04 21:10:17   1631s] (I)       Vertical capacity   :     0  7200     0  7200     0  7200     0  7200
[03/04 21:10:17   1631s] (I)       Horizontal capacity :     0     0  7200     0  7200     0  7200     0
[03/04 21:10:17   1631s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/04 21:10:17   1631s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/04 21:10:17   1631s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/04 21:10:17   1631s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/04 21:10:17   1631s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/04 21:10:17   1631s] (I)       Num tracks per GCell: 20.00 18.00 18.00 18.00 18.00 18.00  4.50  4.50
[03/04 21:10:17   1631s] (I)       Total num of tracks :     0  2862  2844  2862  2844  2862   711   715
[03/04 21:10:17   1631s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/04 21:10:17   1631s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/04 21:10:17   1631s] (I)       --------------------------------------------------------
[03/04 21:10:17   1631s] 
[03/04 21:10:17   1631s] [NR-eGR] ============ Routing rule table ============
[03/04 21:10:17   1631s] [NR-eGR] Rule id: 0  Nets: 35128 
[03/04 21:10:17   1631s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/04 21:10:17   1631s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/04 21:10:17   1631s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/04 21:10:17   1631s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/04 21:10:17   1631s] [NR-eGR] ========================================
[03/04 21:10:17   1631s] [NR-eGR] 
[03/04 21:10:17   1631s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/04 21:10:17   1631s] (I)       blocked tracks on layer2 : = 86723 / 452196 (19.18%)
[03/04 21:10:17   1631s] (I)       blocked tracks on layer3 : = 32894 / 452196 (7.27%)
[03/04 21:10:17   1631s] (I)       blocked tracks on layer4 : = 97340 / 452196 (21.53%)
[03/04 21:10:17   1631s] (I)       blocked tracks on layer5 : = 0 / 452196 (0.00%)
[03/04 21:10:17   1631s] (I)       blocked tracks on layer6 : = 0 / 452196 (0.00%)
[03/04 21:10:17   1631s] (I)       blocked tracks on layer7 : = 0 / 113049 (0.00%)
[03/04 21:10:17   1631s] (I)       blocked tracks on layer8 : = 0 / 112970 (0.00%)
[03/04 21:10:17   1631s] (I)       After initializing earlyGlobalRoute syMemory usage = 2015.5 MB
[03/04 21:10:17   1631s] (I)       Finished Loading and Dumping File ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 2015.46 MB )
[03/04 21:10:17   1631s] (I)       ============= Initialization =============
[03/04 21:10:17   1631s] (I)       numLocalWires=55924  numGlobalNetBranches=18350  numLocalNetBranches=9746
[03/04 21:10:17   1631s] (I)       totalPins=123905  totalGlobalPin=87715 (70.79%)
[03/04 21:10:17   1631s] (I)       Started Build MST ( Curr Mem: 2015.46 MB )
[03/04 21:10:17   1631s] (I)       Generate topology with single threads
[03/04 21:10:17   1631s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2015.46 MB )
[03/04 21:10:17   1631s] (I)       total 2D Cap : 2323584 = (992171 H, 1331413 V)
[03/04 21:10:17   1631s] (I)       ============  Phase 1a Route ============
[03/04 21:10:17   1631s] (I)       Started Phase 1a ( Curr Mem: 2015.46 MB )
[03/04 21:10:17   1631s] (I)       Finished Phase 1a ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2015.46 MB )
[03/04 21:10:17   1631s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2015.46 MB )
[03/04 21:10:17   1631s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/04 21:10:17   1631s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2015.46 MB )
[03/04 21:10:17   1631s] (I)       Usage: 153276 = (72692 H, 80584 V) = (7.33% H, 6.05% V) = (2.617e+05um H, 2.901e+05um V)
[03/04 21:10:17   1631s] (I)       
[03/04 21:10:17   1631s] (I)       ============  Phase 1b Route ============
[03/04 21:10:17   1631s] (I)       Usage: 153276 = (72692 H, 80584 V) = (7.33% H, 6.05% V) = (2.617e+05um H, 2.901e+05um V)
[03/04 21:10:17   1631s] (I)       
[03/04 21:10:17   1631s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[03/04 21:10:17   1631s] 
[03/04 21:10:17   1631s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/04 21:10:17   1631s] Finished Early Global Route rough congestion estimation: mem = 2015.5M
[03/04 21:10:17   1631s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.340, REAL:0.344, MEM:2015.5M
[03/04 21:10:17   1631s] earlyGlobalRoute rough estimation gcell size 2 row height
[03/04 21:10:17   1631s] OPERPROF: Starting CDPad at level 1, MEM:2015.5M
[03/04 21:10:17   1631s] CDPadU 0.592 -> 0.593. R=0.529, N=33436, GS=3.600
[03/04 21:10:17   1631s] OPERPROF: Finished CDPad at level 1, CPU:0.240, REAL:0.240, MEM:2015.5M
[03/04 21:10:17   1631s] no activity file in design. spp won't run.
[03/04 21:10:17   1631s] NP #FI/FS/SF FL/PI: 0/0/0 33436/0
[03/04 21:10:17   1631s] no activity file in design. spp won't run.
[03/04 21:10:17   1632s] OPERPROF: Starting npPlace at level 1, MEM:2015.5M
[03/04 21:10:18   1632s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[03/04 21:10:18   1632s] No instances found in the vector
[03/04 21:10:18   1632s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2015.5M, DRC: 0)
[03/04 21:10:18   1632s] 0 (out of 0) MH cells were successfully legalized.
[03/04 21:10:24   1638s] OPERPROF: Finished npPlace at level 1, CPU:6.190, REAL:6.169, MEM:2019.9M
[03/04 21:10:24   1638s] no activity file in design. spp won't run.
[03/04 21:10:24   1638s] NP #FI/FS/SF FL/PI: 0/0/0 33436/0
[03/04 21:10:24   1638s] no activity file in design. spp won't run.
[03/04 21:10:24   1638s] OPERPROF: Starting npPlace at level 1, MEM:2019.9M
[03/04 21:10:24   1639s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[03/04 21:10:24   1639s] No instances found in the vector
[03/04 21:10:24   1639s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2019.9M, DRC: 0)
[03/04 21:10:24   1639s] 0 (out of 0) MH cells were successfully legalized.
[03/04 21:11:04   1679s] Iteration 10: Total net bbox = 4.222e+05 (1.92e+05 2.30e+05)
[03/04 21:11:04   1679s]               Est.  stn bbox = 5.709e+05 (2.67e+05 3.04e+05)
[03/04 21:11:04   1679s]               cpu = 0:00:40.2 real = 0:00:40.0 mem = 2018.5M
[03/04 21:11:04   1679s] OPERPROF: Finished npPlace at level 1, CPU:40.250, REAL:40.189, MEM:2018.5M
[03/04 21:11:04   1679s] no activity file in design. spp won't run.
[03/04 21:11:04   1679s] NP #FI/FS/SF FL/PI: 0/0/0 33436/0
[03/04 21:11:05   1679s] no activity file in design. spp won't run.
[03/04 21:11:05   1679s] OPERPROF: Starting npPlace at level 1, MEM:2018.5M
[03/04 21:11:05   1679s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[03/04 21:11:05   1679s] No instances found in the vector
[03/04 21:11:05   1679s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2018.5M, DRC: 0)
[03/04 21:11:05   1679s] 0 (out of 0) MH cells were successfully legalized.
[03/04 21:11:24   1699s] Iteration 11: Total net bbox = 4.440e+05 (2.02e+05 2.42e+05)
[03/04 21:11:24   1699s]               Est.  stn bbox = 5.923e+05 (2.77e+05 3.15e+05)
[03/04 21:11:24   1699s]               cpu = 0:00:19.2 real = 0:00:19.0 mem = 2022.3M
[03/04 21:11:24   1699s] OPERPROF: Finished npPlace at level 1, CPU:19.290, REAL:19.255, MEM:2022.3M
[03/04 21:11:24   1699s] Move report: Timing Driven Placement moves 33436 insts, mean move: 7.62 um, max move: 64.84 um
[03/04 21:11:24   1699s] 	Max move on inst (core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_60_): (378.80, 384.40) --> (322.92, 393.36)
[03/04 21:11:24   1699s] no activity file in design. spp won't run.
[03/04 21:11:24   1699s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2022.3M
[03/04 21:11:24   1699s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2022.3M
[03/04 21:11:24   1699s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.010, REAL:0.012, MEM:2022.3M
[03/04 21:11:24   1699s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2022.3M
[03/04 21:11:24   1699s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2019.0M
[03/04 21:11:24   1699s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.040, REAL:0.043, MEM:2019.0M
[03/04 21:11:24   1699s] 
[03/04 21:11:24   1699s] Finished Incremental Placement (cpu=0:03:56, real=0:03:55, mem=2019.0M)
[03/04 21:11:24   1699s] CongRepair sets shifter mode to gplace
[03/04 21:11:24   1699s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2019.0M
[03/04 21:11:24   1699s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2019.0M
[03/04 21:11:24   1699s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2019.0M
[03/04 21:11:24   1699s] z: 2, totalTracks: 1
[03/04 21:11:24   1699s] z: 4, totalTracks: 1
[03/04 21:11:24   1699s] z: 6, totalTracks: 1
[03/04 21:11:24   1699s] z: 8, totalTracks: 1
[03/04 21:11:24   1699s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/04 21:11:24   1699s] All LLGs are deleted
[03/04 21:11:24   1699s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2019.0M
[03/04 21:11:24   1699s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.001, MEM:2019.0M
[03/04 21:11:24   1699s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2019.0M
[03/04 21:11:24   1699s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2019.0M
[03/04 21:11:24   1699s] Core basic site is core
[03/04 21:11:24   1699s] SiteArray: non-trimmed site array dimensions = 305 x 2762
[03/04 21:11:24   1699s] SiteArray: use 3,436,544 bytes
[03/04 21:11:24   1699s] SiteArray: current memory after site array memory allocation 2022.3M
[03/04 21:11:24   1699s] SiteArray: FP blocked sites are writable
[03/04 21:11:24   1699s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/04 21:11:24   1699s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:2022.3M
[03/04 21:11:24   1699s] Process 19320 wires and vias for routing blockage and capacity analysis
[03/04 21:11:24   1699s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.040, REAL:0.034, MEM:2022.3M
[03/04 21:11:24   1699s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.120, REAL:0.125, MEM:2022.3M
[03/04 21:11:24   1699s] OPERPROF:         Starting CMU at level 5, MEM:2022.3M
[03/04 21:11:24   1699s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.004, MEM:2022.3M
[03/04 21:11:24   1699s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.140, REAL:0.140, MEM:2022.3M
[03/04 21:11:24   1699s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2022.3MB).
[03/04 21:11:24   1699s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.180, REAL:0.185, MEM:2022.3M
[03/04 21:11:24   1699s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.180, REAL:0.185, MEM:2022.3M
[03/04 21:11:24   1699s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.21834.3
[03/04 21:11:24   1699s] OPERPROF:   Starting RefinePlace at level 2, MEM:2022.3M
[03/04 21:11:24   1699s] *** Starting refinePlace (0:28:19 mem=2022.3M) ***
[03/04 21:11:24   1699s] Total net bbox length = 4.551e+05 (2.132e+05 2.420e+05) (ext = 1.426e+04)
[03/04 21:11:25   1699s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/04 21:11:25   1699s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2022.3M
[03/04 21:11:25   1699s] Starting refinePlace ...
[03/04 21:11:25   1699s] ** Cut row section cpu time 0:00:00.0.
[03/04 21:11:25   1699s]    Spread Effort: high, pre-route mode, useDDP on.
[03/04 21:11:25   1700s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.8, real=0:00:00.0, mem=2022.3MB) @(0:28:19 - 0:28:20).
[03/04 21:11:25   1700s] Move report: preRPlace moves 33435 insts, mean move: 0.58 um, max move: 3.50 um
[03/04 21:11:25   1700s] 	Max move on inst (core_instance_qmem_instance_memory0_reg_52_): (92.83, 448.33) --> (93.60, 445.60)
[03/04 21:11:25   1700s] 	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
[03/04 21:11:25   1700s] wireLenOptFixPriorityInst 0 inst fixed
[03/04 21:11:25   1700s] Placement tweakage begins.
[03/04 21:11:26   1700s] wire length = 6.107e+05
[03/04 21:11:29   1703s] wire length = 5.827e+05
[03/04 21:11:29   1703s] Placement tweakage ends.
[03/04 21:11:29   1703s] Move report: tweak moves 5463 insts, mean move: 2.46 um, max move: 31.20 um
[03/04 21:11:29   1703s] 	Max move on inst (FE_OFC1415_n22370): (460.20, 53.20) --> (491.40, 53.20)
[03/04 21:11:29   1703s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:03.4, real=0:00:04.0, mem=2022.3MB) @(0:28:20 - 0:28:24).
[03/04 21:11:29   1703s] 
[03/04 21:11:29   1703s] Running Spiral with 1 thread in Normal Mode  fetchWidth=225 
[03/04 21:11:30   1704s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/04 21:11:30   1704s] [CPU] RefinePlace/Legalization (cpu=0:00:01.1, real=0:00:01.0, mem=2022.3MB) @(0:28:24 - 0:28:25).
[03/04 21:11:30   1704s] Move report: Detail placement moves 33435 insts, mean move: 0.94 um, max move: 31.58 um
[03/04 21:11:30   1704s] 	Max move on inst (FE_OFC1415_n22370): (460.19, 53.57) --> (491.40, 53.20)
[03/04 21:11:30   1704s] 	Runtime: CPU: 0:00:05.3 REAL: 0:00:05.0 MEM: 2022.3MB
[03/04 21:11:30   1704s] Statistics of distance of Instance movement in refine placement:
[03/04 21:11:30   1704s]   maximum (X+Y) =        31.58 um
[03/04 21:11:30   1704s]   inst (FE_OFC1415_n22370) with max move: (460.19, 53.5665) -> (491.4, 53.2)
[03/04 21:11:30   1704s]   mean    (X+Y) =         0.94 um
[03/04 21:11:30   1704s] Total instances flipped for legalization: 1
[03/04 21:11:30   1704s] Summary Report:
[03/04 21:11:30   1704s] Instances move: 33435 (out of 33436 movable)
[03/04 21:11:30   1704s] Instances flipped: 1
[03/04 21:11:30   1704s] Mean displacement: 0.94 um
[03/04 21:11:30   1704s] Max displacement: 31.58 um (Instance: FE_OFC1415_n22370) (460.19, 53.5665) -> (491.4, 53.2)
[03/04 21:11:30   1704s] 	Length: 9 sites, height: 1 rows, site name: core, cell type: CKBD4
[03/04 21:11:30   1704s] Total instances moved : 33435
[03/04 21:11:30   1704s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:5.330, REAL:5.332, MEM:2022.3M
[03/04 21:11:30   1704s] Total net bbox length = 4.301e+05 (1.860e+05 2.441e+05) (ext = 1.376e+04)
[03/04 21:11:30   1704s] Runtime: CPU: 0:00:05.4 REAL: 0:00:06.0 MEM: 2022.3MB
[03/04 21:11:30   1704s] [CPU] RefinePlace/total (cpu=0:00:05.4, real=0:00:06.0, mem=2022.3MB) @(0:28:19 - 0:28:25).
[03/04 21:11:30   1704s] *** Finished refinePlace (0:28:25 mem=2022.3M) ***
[03/04 21:11:30   1704s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.21834.3
[03/04 21:11:30   1704s] OPERPROF:   Finished RefinePlace at level 2, CPU:5.420, REAL:5.421, MEM:2022.3M
[03/04 21:11:30   1704s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2022.3M
[03/04 21:11:30   1704s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.090, REAL:0.084, MEM:2022.3M
[03/04 21:11:30   1704s] OPERPROF: Finished RefinePlace2 at level 1, CPU:5.690, REAL:5.690, MEM:2022.3M
[03/04 21:11:30   1704s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2022.3M
[03/04 21:11:30   1704s] Starting Early Global Route congestion estimation: mem = 2022.3M
[03/04 21:11:30   1704s] (I)       Started Loading and Dumping File ( Curr Mem: 2022.28 MB )
[03/04 21:11:30   1704s] (I)       Reading DB...
[03/04 21:11:30   1704s] (I)       Read data from FE... (mem=2022.3M)
[03/04 21:11:30   1704s] (I)       Read nodes and places... (mem=2022.3M)
[03/04 21:11:30   1704s] (I)       Done Read nodes and places (cpu=0.040s, mem=2022.3M)
[03/04 21:11:30   1704s] (I)       Read nets... (mem=2022.3M)
[03/04 21:11:30   1705s] (I)       Done Read nets (cpu=0.100s, mem=2022.3M)
[03/04 21:11:30   1705s] (I)       Done Read data from FE (cpu=0.140s, mem=2022.3M)
[03/04 21:11:30   1705s] (I)       before initializing RouteDB syMemory usage = 2022.3 MB
[03/04 21:11:30   1705s] (I)       Honor MSV route constraint: false
[03/04 21:11:30   1705s] (I)       Maximum routing layer  : 127
[03/04 21:11:30   1705s] (I)       Minimum routing layer  : 2
[03/04 21:11:30   1705s] (I)       Supply scale factor H  : 1.00
[03/04 21:11:30   1705s] (I)       Supply scale factor V  : 1.00
[03/04 21:11:30   1705s] (I)       Tracks used by clock wire: 0
[03/04 21:11:30   1705s] (I)       Reverse direction      : 
[03/04 21:11:30   1705s] (I)       Honor partition pin guides: true
[03/04 21:11:30   1705s] (I)       Route selected nets only: false
[03/04 21:11:30   1705s] (I)       Route secondary PG pins: false
[03/04 21:11:30   1705s] (I)       Second PG max fanout   : 2147483647
[03/04 21:11:30   1705s] (I)       Apply function for special wires: true
[03/04 21:11:30   1705s] (I)       Layer by layer blockage reading: true
[03/04 21:11:30   1705s] (I)       Offset calculation fix : true
[03/04 21:11:30   1705s] (I)       Route stripe layer range: 
[03/04 21:11:30   1705s] (I)       Honor partition fences : 
[03/04 21:11:30   1705s] (I)       Honor partition pin    : 
[03/04 21:11:30   1705s] (I)       Honor partition fences with feedthrough: 
[03/04 21:11:30   1705s] (I)       Counted 20188 PG shapes. We will not process PG shapes layer by layer.
[03/04 21:11:30   1705s] (I)       Use row-based GCell size
[03/04 21:11:30   1705s] (I)       Use row-based GCell align
[03/04 21:11:30   1705s] (I)       GCell unit size   : 3600
[03/04 21:11:30   1705s] (I)       GCell multiplier  : 1
[03/04 21:11:30   1705s] (I)       GCell row height  : 3600
[03/04 21:11:30   1705s] (I)       Actual row height : 3600
[03/04 21:11:30   1705s] (I)       GCell align ref   : 20000 20000
[03/04 21:11:30   1705s] [NR-eGR] Track table information for default rule: 
[03/04 21:11:30   1705s] [NR-eGR] M1 has no routable track
[03/04 21:11:30   1705s] [NR-eGR] M2 has single uniform track structure
[03/04 21:11:30   1705s] [NR-eGR] M3 has single uniform track structure
[03/04 21:11:30   1705s] [NR-eGR] M4 has single uniform track structure
[03/04 21:11:30   1705s] [NR-eGR] M5 has single uniform track structure
[03/04 21:11:30   1705s] [NR-eGR] M6 has single uniform track structure
[03/04 21:11:30   1705s] [NR-eGR] M7 has single uniform track structure
[03/04 21:11:30   1705s] [NR-eGR] M8 has single uniform track structure
[03/04 21:11:30   1705s] (I)       ===========================================================================
[03/04 21:11:30   1705s] (I)       == Report All Rule Vias ==
[03/04 21:11:30   1705s] (I)       ===========================================================================
[03/04 21:11:30   1705s] (I)        Via Rule : (Default)
[03/04 21:11:30   1705s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/04 21:11:30   1705s] (I)       ---------------------------------------------------------------------------
[03/04 21:11:30   1705s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/04 21:11:30   1705s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/04 21:11:30   1705s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/04 21:11:30   1705s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/04 21:11:30   1705s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/04 21:11:30   1705s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/04 21:11:30   1705s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/04 21:11:30   1705s] (I)        8    0 : ---                         0 : ---                      
[03/04 21:11:30   1705s] (I)       ===========================================================================
[03/04 21:11:30   1705s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2022.28 MB )
[03/04 21:11:30   1705s] [NR-eGR] Read 31666 PG shapes
[03/04 21:11:30   1705s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2022.28 MB )
[03/04 21:11:30   1705s] [NR-eGR] #Routing Blockages  : 0
[03/04 21:11:30   1705s] [NR-eGR] #Instance Blockages : 0
[03/04 21:11:30   1705s] [NR-eGR] #PG Blockages       : 31666
[03/04 21:11:30   1705s] [NR-eGR] #Bump Blockages     : 0
[03/04 21:11:30   1705s] [NR-eGR] #Boundary Blockages : 0
[03/04 21:11:30   1705s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/04 21:11:30   1705s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/04 21:11:30   1705s] (I)       readDataFromPlaceDB
[03/04 21:11:30   1705s] (I)       Read net information..
[03/04 21:11:30   1705s] [NR-eGR] Read numTotalNets=35128  numIgnoredNets=0
[03/04 21:11:30   1705s] (I)       Read testcase time = 0.020 seconds
[03/04 21:11:30   1705s] 
[03/04 21:11:30   1705s] (I)       early_global_route_priority property id does not exist.
[03/04 21:11:30   1705s] (I)       Start initializing grid graph
[03/04 21:11:30   1705s] (I)       End initializing grid graph
[03/04 21:11:30   1705s] (I)       Model blockages into capacity
[03/04 21:11:30   1705s] (I)       Read Num Blocks=31666  Num Prerouted Wires=0  Num CS=0
[03/04 21:11:30   1705s] (I)       Started Modeling ( Curr Mem: 2022.28 MB )
[03/04 21:11:30   1705s] (I)       Started Modeling Layer 1 ( Curr Mem: 2022.28 MB )
[03/04 21:11:30   1705s] (I)       Started Modeling Layer 2 ( Curr Mem: 2022.28 MB )
[03/04 21:11:30   1705s] (I)       Layer 1 (V) : #blockages 13024 : #preroutes 0
[03/04 21:11:30   1705s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2022.28 MB )
[03/04 21:11:30   1705s] (I)       Started Modeling Layer 3 ( Curr Mem: 2022.28 MB )
[03/04 21:11:30   1705s] (I)       Layer 2 (H) : #blockages 12400 : #preroutes 0
[03/04 21:11:30   1705s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2022.28 MB )
[03/04 21:11:30   1705s] (I)       Started Modeling Layer 4 ( Curr Mem: 2022.28 MB )
[03/04 21:11:30   1705s] (I)       Layer 3 (V) : #blockages 6242 : #preroutes 0
[03/04 21:11:30   1705s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2022.28 MB )
[03/04 21:11:30   1705s] (I)       Started Modeling Layer 5 ( Curr Mem: 2022.28 MB )
[03/04 21:11:30   1705s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/04 21:11:30   1705s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2022.28 MB )
[03/04 21:11:30   1705s] (I)       Started Modeling Layer 6 ( Curr Mem: 2022.28 MB )
[03/04 21:11:30   1705s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/04 21:11:30   1705s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2022.28 MB )
[03/04 21:11:30   1705s] (I)       Started Modeling Layer 7 ( Curr Mem: 2022.28 MB )
[03/04 21:11:30   1705s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/04 21:11:30   1705s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2022.28 MB )
[03/04 21:11:30   1705s] (I)       Started Modeling Layer 8 ( Curr Mem: 2022.28 MB )
[03/04 21:11:30   1705s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/04 21:11:30   1705s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2022.28 MB )
[03/04 21:11:30   1705s] (I)       Finished Modeling ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 2022.28 MB )
[03/04 21:11:30   1705s] (I)       -- layer congestion ratio --
[03/04 21:11:30   1705s] (I)       Layer 1 : 0.100000
[03/04 21:11:30   1705s] (I)       Layer 2 : 0.700000
[03/04 21:11:30   1705s] (I)       Layer 3 : 0.700000
[03/04 21:11:30   1705s] (I)       Layer 4 : 0.700000
[03/04 21:11:30   1705s] (I)       Layer 5 : 0.700000
[03/04 21:11:30   1705s] (I)       Layer 6 : 0.700000
[03/04 21:11:30   1705s] (I)       Layer 7 : 0.700000
[03/04 21:11:30   1705s] (I)       Layer 8 : 0.700000
[03/04 21:11:30   1705s] (I)       ----------------------------
[03/04 21:11:30   1705s] (I)       Number of ignored nets = 0
[03/04 21:11:30   1705s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/04 21:11:30   1705s] (I)       Number of clock nets = 1.  Ignored: No
[03/04 21:11:30   1705s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/04 21:11:30   1705s] (I)       Number of special nets = 0.  Ignored: Yes
[03/04 21:11:30   1705s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/04 21:11:30   1705s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/04 21:11:30   1705s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/04 21:11:30   1705s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/04 21:11:30   1705s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/04 21:11:30   1705s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/04 21:11:30   1705s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2022.3 MB
[03/04 21:11:30   1705s] (I)       Ndr track 0 does not exist
[03/04 21:11:30   1705s] (I)       Layer1  viaCost=300.00
[03/04 21:11:30   1705s] (I)       Layer2  viaCost=100.00
[03/04 21:11:30   1705s] (I)       Layer3  viaCost=100.00
[03/04 21:11:30   1705s] (I)       Layer4  viaCost=100.00
[03/04 21:11:30   1705s] (I)       Layer5  viaCost=100.00
[03/04 21:11:30   1705s] (I)       Layer6  viaCost=200.00
[03/04 21:11:30   1705s] (I)       Layer7  viaCost=100.00
[03/04 21:11:30   1705s] (I)       ---------------------Grid Graph Info--------------------
[03/04 21:11:30   1705s] (I)       Routing area        : (0, 0) - (1144800, 1138000)
[03/04 21:11:30   1705s] (I)       Core area           : (20000, 20000) - (1124800, 1118000)
[03/04 21:11:30   1705s] (I)       Site width          :   400  (dbu)
[03/04 21:11:30   1705s] (I)       Row height          :  3600  (dbu)
[03/04 21:11:30   1705s] (I)       GCell row height    :  3600  (dbu)
[03/04 21:11:30   1705s] (I)       GCell width         :  3600  (dbu)
[03/04 21:11:30   1705s] (I)       GCell height        :  3600  (dbu)
[03/04 21:11:30   1705s] (I)       Grid                :   318   316     8
[03/04 21:11:30   1705s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/04 21:11:30   1705s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/04 21:11:30   1705s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/04 21:11:30   1705s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/04 21:11:30   1705s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/04 21:11:30   1705s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/04 21:11:30   1705s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/04 21:11:30   1705s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/04 21:11:30   1705s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/04 21:11:30   1705s] (I)       Total num of tracks :     0  2862  2844  2862  2844  2862   711   715
[03/04 21:11:30   1705s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/04 21:11:30   1705s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/04 21:11:30   1705s] (I)       --------------------------------------------------------
[03/04 21:11:30   1705s] 
[03/04 21:11:30   1705s] [NR-eGR] ============ Routing rule table ============
[03/04 21:11:30   1705s] [NR-eGR] Rule id: 0  Nets: 35128 
[03/04 21:11:30   1705s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/04 21:11:30   1705s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/04 21:11:30   1705s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/04 21:11:30   1705s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/04 21:11:30   1705s] [NR-eGR] ========================================
[03/04 21:11:30   1705s] [NR-eGR] 
[03/04 21:11:30   1705s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/04 21:11:30   1705s] (I)       blocked tracks on layer2 : = 172712 / 904392 (19.10%)
[03/04 21:11:30   1705s] (I)       blocked tracks on layer3 : = 46367 / 904392 (5.13%)
[03/04 21:11:30   1705s] (I)       blocked tracks on layer4 : = 194370 / 904392 (21.49%)
[03/04 21:11:30   1705s] (I)       blocked tracks on layer5 : = 0 / 904392 (0.00%)
[03/04 21:11:30   1705s] (I)       blocked tracks on layer6 : = 0 / 904392 (0.00%)
[03/04 21:11:30   1705s] (I)       blocked tracks on layer7 : = 0 / 226098 (0.00%)
[03/04 21:11:30   1705s] (I)       blocked tracks on layer8 : = 0 / 225940 (0.00%)
[03/04 21:11:30   1705s] (I)       After initializing earlyGlobalRoute syMemory usage = 2022.3 MB
[03/04 21:11:30   1705s] (I)       Finished Loading and Dumping File ( CPU: 0.26 sec, Real: 0.27 sec, Curr Mem: 2022.28 MB )
[03/04 21:11:30   1705s] (I)       Started Global Routing ( Curr Mem: 2022.28 MB )
[03/04 21:11:30   1705s] (I)       ============= Initialization =============
[03/04 21:11:30   1705s] (I)       totalPins=123905  totalGlobalPin=119469 (96.42%)
[03/04 21:11:30   1705s] (I)       Started Build MST ( Curr Mem: 2022.28 MB )
[03/04 21:11:30   1705s] (I)       Generate topology with single threads
[03/04 21:11:30   1705s] (I)       Finished Build MST ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2022.28 MB )
[03/04 21:11:30   1705s] (I)       total 2D Cap : 4641708 = (1993009 H, 2648699 V)
[03/04 21:11:30   1705s] [NR-eGR] Layer group 1: route 35128 net(s) in layer range [2, 8]
[03/04 21:11:30   1705s] (I)       ============  Phase 1a Route ============
[03/04 21:11:30   1705s] (I)       Started Phase 1a ( Curr Mem: 2022.28 MB )
[03/04 21:11:30   1705s] (I)       Finished Phase 1a ( CPU: 0.10 sec, Real: 0.09 sec, Curr Mem: 2022.28 MB )
[03/04 21:11:30   1705s] (I)       Usage: 311500 = (138015 H, 173485 V) = (6.92% H, 6.55% V) = (2.484e+05um H, 3.123e+05um V)
[03/04 21:11:30   1705s] (I)       
[03/04 21:11:30   1705s] (I)       ============  Phase 1b Route ============
[03/04 21:11:30   1705s] (I)       Usage: 311500 = (138015 H, 173485 V) = (6.92% H, 6.55% V) = (2.484e+05um H, 3.123e+05um V)
[03/04 21:11:30   1705s] (I)       
[03/04 21:11:30   1705s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.11% V. EstWL: 5.607000e+05um
[03/04 21:11:30   1705s] (I)       Congestion metric : 0.00%H 0.11%V, 0.11%HV
[03/04 21:11:30   1705s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/04 21:11:30   1705s] (I)       ============  Phase 1c Route ============
[03/04 21:11:30   1705s] (I)       Usage: 311500 = (138015 H, 173485 V) = (6.92% H, 6.55% V) = (2.484e+05um H, 3.123e+05um V)
[03/04 21:11:30   1705s] (I)       
[03/04 21:11:30   1705s] (I)       ============  Phase 1d Route ============
[03/04 21:11:30   1705s] (I)       Usage: 311500 = (138015 H, 173485 V) = (6.92% H, 6.55% V) = (2.484e+05um H, 3.123e+05um V)
[03/04 21:11:30   1705s] (I)       
[03/04 21:11:30   1705s] (I)       ============  Phase 1e Route ============
[03/04 21:11:30   1705s] (I)       Started Phase 1e ( Curr Mem: 2022.28 MB )
[03/04 21:11:30   1705s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2022.28 MB )
[03/04 21:11:30   1705s] (I)       Usage: 311500 = (138015 H, 173485 V) = (6.92% H, 6.55% V) = (2.484e+05um H, 3.123e+05um V)
[03/04 21:11:30   1705s] (I)       
[03/04 21:11:30   1705s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.11% V. EstWL: 5.607000e+05um
[03/04 21:11:30   1705s] [NR-eGR] 
[03/04 21:11:30   1705s] (I)       Current Phase 1l[Initialization] ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2022.28 MB )
[03/04 21:11:30   1705s] (I)       Running layer assignment with 1 threads
[03/04 21:11:31   1705s] (I)       Finished Phase 1l ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 2022.28 MB )
[03/04 21:11:31   1705s] (I)       ============  Phase 1l Route ============
[03/04 21:11:31   1705s] (I)       
[03/04 21:11:31   1705s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/04 21:11:31   1705s] [NR-eGR]                        OverCon           OverCon           OverCon            
[03/04 21:11:31   1705s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[03/04 21:11:31   1705s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[03/04 21:11:31   1705s] [NR-eGR] --------------------------------------------------------------------------------
[03/04 21:11:31   1705s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/04 21:11:31   1705s] [NR-eGR]      M2  (2)       146( 0.15%)        58( 0.06%)         5( 0.01%)   ( 0.21%) 
[03/04 21:11:31   1705s] [NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/04 21:11:31   1705s] [NR-eGR]      M4  (4)        11( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[03/04 21:11:31   1705s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/04 21:11:31   1705s] [NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/04 21:11:31   1705s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/04 21:11:31   1705s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/04 21:11:31   1705s] [NR-eGR] --------------------------------------------------------------------------------
[03/04 21:11:31   1705s] [NR-eGR] Total              157( 0.02%)        58( 0.01%)         5( 0.00%)   ( 0.03%) 
[03/04 21:11:31   1705s] [NR-eGR] 
[03/04 21:11:31   1705s] (I)       Finished Global Routing ( CPU: 0.38 sec, Real: 0.38 sec, Curr Mem: 2022.28 MB )
[03/04 21:11:31   1705s] (I)       total 2D Cap : 4666706 = (1998641 H, 2668065 V)
[03/04 21:11:31   1705s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/04 21:11:31   1705s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/04 21:11:31   1705s] Early Global Route congestion estimation runtime: 0.67 seconds, mem = 2022.3M
[03/04 21:11:31   1705s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.660, REAL:0.666, MEM:2022.3M
[03/04 21:11:31   1705s] OPERPROF: Starting HotSpotCal at level 1, MEM:2022.3M
[03/04 21:11:31   1705s] [hotspot] +------------+---------------+---------------+
[03/04 21:11:31   1705s] [hotspot] |            |   max hotspot | total hotspot |
[03/04 21:11:31   1705s] [hotspot] +------------+---------------+---------------+
[03/04 21:11:31   1705s] [hotspot] | normalized |          0.00 |          0.00 |
[03/04 21:11:31   1705s] [hotspot] +------------+---------------+---------------+
[03/04 21:11:31   1705s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/04 21:11:31   1705s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/04 21:11:31   1705s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.009, MEM:2022.3M
[03/04 21:11:31   1705s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2022.3M
[03/04 21:11:31   1705s] Starting Early Global Route wiring: mem = 2022.3M
[03/04 21:11:31   1705s] (I)       ============= track Assignment ============
[03/04 21:11:31   1705s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2022.28 MB )
[03/04 21:11:31   1705s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2022.28 MB )
[03/04 21:11:31   1705s] (I)       Started Greedy Track Assignment ( Curr Mem: 2022.28 MB )
[03/04 21:11:31   1705s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/04 21:11:31   1705s] (I)       Running track assignment with 1 threads
[03/04 21:11:31   1705s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2022.28 MB )
[03/04 21:11:31   1705s] (I)       Run Multi-thread track assignment
[03/04 21:11:31   1706s] (I)       Finished Greedy Track Assignment ( CPU: 0.48 sec, Real: 0.48 sec, Curr Mem: 2022.28 MB )
[03/04 21:11:31   1706s] [NR-eGR] --------------------------------------------------------------------------
[03/04 21:11:31   1706s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 123905
[03/04 21:11:31   1706s] [NR-eGR]     M2  (2V) length: 2.566387e+05um, number of vias: 188449
[03/04 21:11:31   1706s] [NR-eGR]     M3  (3H) length: 2.503912e+05um, number of vias: 6212
[03/04 21:11:31   1706s] [NR-eGR]     M4  (4V) length: 6.333515e+04um, number of vias: 1143
[03/04 21:11:31   1706s] [NR-eGR]     M5  (5H) length: 8.026400e+03um, number of vias: 507
[03/04 21:11:31   1706s] [NR-eGR]     M6  (6V) length: 5.243200e+03um, number of vias: 65
[03/04 21:11:31   1706s] [NR-eGR]     M7  (7H) length: 4.484000e+02um, number of vias: 88
[03/04 21:11:31   1706s] [NR-eGR]     M8  (8V) length: 2.516000e+02um, number of vias: 0
[03/04 21:11:31   1706s] [NR-eGR] Total length: 5.843346e+05um, number of vias: 320369
[03/04 21:11:31   1706s] [NR-eGR] --------------------------------------------------------------------------
[03/04 21:11:31   1706s] [NR-eGR] Total eGR-routed clock nets wire length: 3.235870e+04um 
[03/04 21:11:31   1706s] [NR-eGR] --------------------------------------------------------------------------
[03/04 21:11:32   1706s] Early Global Route wiring runtime: 0.89 seconds, mem = 1960.3M
[03/04 21:11:32   1706s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.890, REAL:0.892, MEM:1960.3M
[03/04 21:11:32   1706s] 0 delay mode for cte disabled.
[03/04 21:11:32   1706s] SKP cleared!
[03/04 21:11:32   1706s] 
[03/04 21:11:32   1706s] *** Finished incrementalPlace (cpu=0:04:04, real=0:04:04)***
[03/04 21:11:32   1706s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1960.3M
[03/04 21:11:32   1706s] All LLGs are deleted
[03/04 21:11:32   1706s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1960.3M
[03/04 21:11:32   1706s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.012, MEM:1957.0M
[03/04 21:11:32   1706s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.012, MEM:1957.0M
[03/04 21:11:32   1706s] Start to check current routing status for nets...
[03/04 21:11:32   1706s] All nets are already routed correctly.
[03/04 21:11:32   1706s] End to check current routing status for nets (mem=1957.0M)
[03/04 21:11:32   1706s] Extraction called for design 'fullchip' of instances=33436 and nets=35143 using extraction engine 'preRoute' .
[03/04 21:11:32   1706s] PreRoute RC Extraction called for design fullchip.
[03/04 21:11:32   1706s] RC Extraction called in multi-corner(2) mode.
[03/04 21:11:32   1706s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/04 21:11:32   1706s] RCMode: PreRoute
[03/04 21:11:32   1706s]       RC Corner Indexes            0       1   
[03/04 21:11:32   1706s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/04 21:11:32   1706s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/04 21:11:32   1706s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/04 21:11:32   1706s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/04 21:11:32   1706s] Shrink Factor                : 1.00000
[03/04 21:11:32   1706s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/04 21:11:32   1706s] Using capacitance table file ...
[03/04 21:11:32   1706s] LayerId::1 widthSet size::4
[03/04 21:11:32   1706s] LayerId::2 widthSet size::4
[03/04 21:11:32   1706s] LayerId::3 widthSet size::4
[03/04 21:11:32   1706s] LayerId::4 widthSet size::4
[03/04 21:11:32   1706s] LayerId::5 widthSet size::4
[03/04 21:11:32   1706s] LayerId::6 widthSet size::4
[03/04 21:11:32   1706s] LayerId::7 widthSet size::4
[03/04 21:11:32   1706s] LayerId::8 widthSet size::4
[03/04 21:11:32   1706s] Updating RC grid for preRoute extraction ...
[03/04 21:11:32   1706s] Initializing multi-corner capacitance tables ... 
[03/04 21:11:32   1707s] Initializing multi-corner resistance tables ...
[03/04 21:11:32   1707s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.242737 ; uaWl: 0.998779 ; uaWlH: 0.131082 ; aWlH: 0.001214 ; Pmax: 0.815600 ; wcR: 0.636400 ; newSi: 0.088800 ; pMod: 83 ; 
[03/04 21:11:32   1707s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 1957.004M)
[03/04 21:11:33   1708s] Compute RC Scale Done ...
[03/04 21:11:33   1708s] **optDesign ... cpu = 0:14:04, real = 0:14:03, mem = 1406.4M, totSessionCpu=0:28:28 **
[03/04 21:11:34   1708s] #################################################################################
[03/04 21:11:34   1708s] # Design Stage: PreRoute
[03/04 21:11:34   1708s] # Design Name: fullchip
[03/04 21:11:34   1708s] # Design Mode: 65nm
[03/04 21:11:34   1708s] # Analysis Mode: MMMC Non-OCV 
[03/04 21:11:34   1708s] # Parasitics Mode: No SPEF/RCDB
[03/04 21:11:34   1708s] # Signoff Settings: SI Off 
[03/04 21:11:34   1708s] #################################################################################
[03/04 21:11:35   1709s] Calculate delays in BcWc mode...
[03/04 21:11:35   1709s] Topological Sorting (REAL = 0:00:00.0, MEM = 1859.1M, InitMEM = 1854.0M)
[03/04 21:11:35   1709s] Start delay calculation (fullDC) (1 T). (MEM=1859.14)
[03/04 21:11:35   1710s] End AAE Lib Interpolated Model. (MEM=1870.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/04 21:11:41   1716s] Total number of fetched objects 35130
[03/04 21:11:42   1716s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[03/04 21:11:42   1716s] End delay calculation. (MEM=1918.36 CPU=0:00:05.0 REAL=0:00:05.0)
[03/04 21:11:42   1716s] End delay calculation (fullDC). (MEM=1918.36 CPU=0:00:06.6 REAL=0:00:07.0)
[03/04 21:11:42   1716s] *** CDM Built up (cpu=0:00:08.1  real=0:00:08.0  mem= 1918.4M) ***
[03/04 21:11:43   1717s] skipped the cell partition in DRV
[03/04 21:11:45   1719s] *** Timing NOT met, worst failing slack is -0.201
[03/04 21:11:45   1719s] *** Check timing (0:00:00.0)
[03/04 21:11:45   1719s] #InfoCS: Num dontuse cells 92, Num usable cells 755
[03/04 21:11:45   1719s] optDesignOneStep: Power Flow
[03/04 21:11:45   1719s] #InfoCS: Num dontuse cells 92, Num usable cells 755
[03/04 21:11:45   1719s] Deleting Lib Analyzer.
[03/04 21:11:45   1719s] Begin: GigaOpt Optimization in WNS mode
[03/04 21:11:45   1719s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew
[03/04 21:11:45   1719s] Info: 1 clock net  excluded from IPO operation.
[03/04 21:11:45   1719s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:28:39.6/1:06:25.4 (0.4), mem = 1918.4M
[03/04 21:11:45   1719s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.21834.7
[03/04 21:11:45   1720s] (I,S,L,T): WC_VIEW: 104.758, 23.2513, 1.27616, 129.286
[03/04 21:11:45   1720s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/04 21:11:45   1720s] ### Creating PhyDesignMc. totSessionCpu=0:28:40 mem=1918.4M
[03/04 21:11:45   1720s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/04 21:11:45   1720s] OPERPROF: Starting DPlace-Init at level 1, MEM:1918.4M
[03/04 21:11:45   1720s] z: 2, totalTracks: 1
[03/04 21:11:45   1720s] z: 4, totalTracks: 1
[03/04 21:11:45   1720s] z: 6, totalTracks: 1
[03/04 21:11:45   1720s] z: 8, totalTracks: 1
[03/04 21:11:45   1720s] #spOpts: N=65 minPadR=1.1 
[03/04 21:11:45   1720s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1918.4M
[03/04 21:11:45   1720s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1918.4M
[03/04 21:11:45   1720s] Core basic site is core
[03/04 21:11:45   1720s] SiteArray: non-trimmed site array dimensions = 305 x 2762
[03/04 21:11:45   1720s] SiteArray: use 3,436,544 bytes
[03/04 21:11:45   1720s] SiteArray: current memory after site array memory allocation 1921.6M
[03/04 21:11:45   1720s] SiteArray: FP blocked sites are writable
[03/04 21:11:45   1720s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/04 21:11:45   1720s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1921.6M
[03/04 21:11:45   1720s] Process 19320 wires and vias for routing blockage and capacity analysis
[03/04 21:11:45   1720s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.030, REAL:0.033, MEM:1921.6M
[03/04 21:11:45   1720s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.130, REAL:0.123, MEM:1921.6M
[03/04 21:11:45   1720s] OPERPROF:     Starting CMU at level 3, MEM:1921.6M
[03/04 21:11:45   1720s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1921.6M
[03/04 21:11:45   1720s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.140, REAL:0.137, MEM:1921.6M
[03/04 21:11:45   1720s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1921.6MB).
[03/04 21:11:45   1720s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.190, REAL:0.184, MEM:1921.6M
[03/04 21:11:45   1720s] TotalInstCnt at PhyDesignMc Initialization: 33,436
[03/04 21:11:45   1720s] ### Creating PhyDesignMc, finished. totSessionCpu=0:28:40 mem=1921.6M
[03/04 21:11:45   1720s] ### Creating RouteCongInterface, started
[03/04 21:11:46   1720s] 
[03/04 21:11:46   1720s] Creating Lib Analyzer ...
[03/04 21:11:46   1720s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/04 21:11:46   1720s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/04 21:11:46   1720s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/04 21:11:46   1720s] 
[03/04 21:11:47   1721s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:28:42 mem=1921.6M
[03/04 21:11:47   1721s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:28:42 mem=1921.6M
[03/04 21:11:47   1721s] Creating Lib Analyzer, finished. 
[03/04 21:11:47   1721s] 
[03/04 21:11:47   1721s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/04 21:11:47   1721s] 
[03/04 21:11:47   1721s] #optDebug: {0, 1.200}
[03/04 21:11:47   1721s] ### Creating RouteCongInterface, finished
[03/04 21:11:47   1721s] ### Creating LA Mngr. totSessionCpu=0:28:42 mem=1921.6M
[03/04 21:11:47   1721s] ### Creating LA Mngr, finished. totSessionCpu=0:28:42 mem=1921.6M
[03/04 21:11:54   1728s] *info: 1 clock net excluded
[03/04 21:11:54   1728s] *info: 2 special nets excluded.
[03/04 21:11:54   1728s] *info: 15 no-driver nets excluded.
[03/04 21:11:56   1730s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.21834.2
[03/04 21:11:56   1730s] PathGroup :  reg2reg  TargetSlack : 0.0145 
[03/04 21:11:56   1731s] ** GigaOpt Optimizer WNS Slack -0.201 TNS Slack -275.014 Density 52.97
[03/04 21:11:56   1731s] Optimizer WNS Pass 0
[03/04 21:11:56   1731s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.068| -17.544|
|reg2reg   |-0.201|-257.470|
|HEPG      |-0.201|-257.470|
|All Paths |-0.201|-275.014|
+----------+------+--------+

[03/04 21:11:56   1731s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1940.7M
[03/04 21:11:56   1731s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1940.7M
[03/04 21:11:56   1731s] Active Path Group: reg2reg  
[03/04 21:11:56   1731s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/04 21:11:56   1731s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/04 21:11:56   1731s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/04 21:11:56   1731s] |  -0.201|   -0.201|-257.470| -275.014|    52.97%|   0:00:00.0| 1956.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
[03/04 21:11:56   1731s] |        |         |        |         |          |            |        |          |         | q8_reg_17_/D                                       |
[03/04 21:11:57   1731s] |  -0.190|   -0.190|-255.516| -273.061|    52.97%|   0:00:01.0| 1956.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
[03/04 21:11:57   1731s] |        |         |        |         |          |            |        |          |         | q12_reg_14_/D                                      |
[03/04 21:12:00   1735s] |  -0.182|   -0.182|-253.193| -270.737|    52.97%|   0:00:03.0| 1964.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
[03/04 21:12:00   1735s] |        |         |        |         |          |            |        |          |         | q11_reg_9_/D                                       |
[03/04 21:12:02   1737s] |  -0.178|   -0.178|-251.294| -268.838|    52.98%|   0:00:02.0| 1964.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
[03/04 21:12:02   1737s] |        |         |        |         |          |            |        |          |         | q10_reg_17_/D                                      |
[03/04 21:12:04   1738s] |  -0.173|   -0.173|-250.332| -267.876|    52.98%|   0:00:02.0| 1964.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
[03/04 21:12:04   1738s] |        |         |        |         |          |            |        |          |         | q10_reg_17_/D                                      |
[03/04 21:12:11   1745s] |  -0.168|   -0.168|-242.416| -259.960|    52.99%|   0:00:07.0| 1964.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
[03/04 21:12:11   1745s] |        |         |        |         |          |            |        |          |         | q4_reg_16_/D                                       |
[03/04 21:12:17   1751s] **INFO (INTERRUPT): The current script will stop before next command.
[03/04 21:12:17   1751s] **INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
[03/04 21:12:18   1752s] Innovus terminated by user interrupt.
[03/04 21:12:18   1752s] 
[03/04 21:12:18   1752s] *** Memory Usage v#1 (Current mem = 1952.715M, initial mem = 283.785M) ***
[03/04 21:12:18   1752s] 
[03/04 21:12:18   1752s] *** Summary of all messages that are not suppressed in this session:
[03/04 21:12:18   1752s] Severity  ID               Count  Summary                                  
[03/04 21:12:18   1752s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/04 21:12:18   1752s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[03/04 21:12:18   1752s] WARNING   IMPFP-3961           6  The techSite '%s' has no related standar...
[03/04 21:12:18   1752s] Innovus terminated by internal (SEGV) error/signal...
[03/04 21:12:18   1752s] *** Stack trace:
[03/04 21:12:18   1752s] WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
[03/04 21:12:18   1752s] WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
[03/04 21:12:18   1752s] WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
[03/04 21:12:18   1752s] WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
[03/04 21:12:18   1752s] WARNING   IMPEXT-3442          3  The version of the capacitance table fil...
[03/04 21:12:18   1752s] ERROR     IMPSYT-16269         2  Need to specify '%s'.                    
[03/04 21:12:18   1752s] WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
[03/04 21:12:18   1752s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[03/04 21:12:18   1752s] WARNING   IMPPP-170            2  The power planner failed to create a wir...
[03/04 21:12:18   1752s] WARNING   IMPSR-1254           4  Unable to connect the specified objects,...
[03/04 21:12:18   1752s] WARNING   IMPSR-1256           4  Unable to find any CORE class pad pin of...
[03/04 21:12:18   1752s] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[03/04 21:12:18   1752s] WARNING   IMPTCM-125           1  Option "%s" for command %s is obsolete a...
[03/04 21:12:18   1752s] WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
[03/04 21:12:18   1752s] *** Message Summary: 1656 warning(s), 2 error(s)
[03/04 21:12:18   1752s] 
[03/04 21:12:18   1752s] --- Ending "Innovus" (totcpu=0:29:13, real=1:07:01, mem=1952.7M) ---
