// Generated by stratus_hls 19.10-p100  (91500.011111)
// Thu Jan 28 21:14:15 2021
// from avg_pool.cpp

`timescale 1ps / 1ps

      
module avg_pool(clk, rstn, enable, init, in_data_0, in_data_1, in_data_2, in_data_3, in_data_4, in_data_5, in_data_6, in_data_7, in_data_8, in_data_9, in_data_10, in_data_11, in_data_12, in_data_13, in_data_14, in_data_15, in_data_16, in_data_17, in_data_18, in_data_19, in_data_20, in_data_21, in_data_22, in_data_23, in_data_24, in_data_25, in_data_26, in_data_27, in_data_28, in_data_29, in_data_30, in_data_31, in_data_valid, out_data_0, out_data_1, out_data_2, out_data_3, out_data_4, out_data_5
, 
      out_data_6, out_data_7, out_data_8, out_data_9, out_data_10, out_data_11, out_data_12, out_data_13, out_data_14, out_data_15, out_data_16, out_data_17, out_data_18, out_data_19, out_data_20, out_data_21, out_data_22, out_data_23, out_data_24, out_data_25, out_data_26, out_data_27, out_data_28, out_data_29, out_data_30, out_data_31, out_data_valid);

      input clk;
      input rstn;
      input enable;
      input init;
      input [31:0] in_data_0;
      input [31:0] in_data_1;
      input [31:0] in_data_2;
      input [31:0] in_data_3;
      input [31:0] in_data_4;
      input [31:0] in_data_5;
      input [31:0] in_data_6;
      input [31:0] in_data_7;
      input [31:0] in_data_8;
      input [31:0] in_data_9;
      input [31:0] in_data_10;
      input [31:0] in_data_11;
      input [31:0] in_data_12;
      input [31:0] in_data_13;
      input [31:0] in_data_14;
      input [31:0] in_data_15;
      input [31:0] in_data_16;
      input [31:0] in_data_17;
      input [31:0] in_data_18;
      input [31:0] in_data_19;
      input [31:0] in_data_20;
      input [31:0] in_data_21;
      input [31:0] in_data_22;
      input [31:0] in_data_23;
      input [31:0] in_data_24;
      input [31:0] in_data_25;
      input [31:0] in_data_26;
      input [31:0] in_data_27;
      input [31:0] in_data_28;
      input [31:0] in_data_29;
      input [31:0] in_data_30;
      input [31:0] in_data_31;
      input in_data_valid;
      output [31:0] out_data_0;
      reg [31:0] out_data_0;
      output [31:0] out_data_1;
      reg [31:0] out_data_1;
      output [31:0] out_data_2;
      reg [31:0] out_data_2;
      output [31:0] out_data_3;
      reg [31:0] out_data_3;
      output [31:0] out_data_4;
      reg [31:0] out_data_4;
      output [31:0] out_data_5;
      reg [31:0] out_data_5;
      output [31:0] out_data_6;
      reg [31:0] out_data_6;
      output [31:0] out_data_7;
      reg [31:0] out_data_7;
      output [31:0] out_data_8;
      reg [31:0] out_data_8;
      output [31:0] out_data_9;
      reg [31:0] out_data_9;
      output [31:0] out_data_10;
      reg [31:0] out_data_10;
      output [31:0] out_data_11;
      reg [31:0] out_data_11;
      output [31:0] out_data_12;
      reg [31:0] out_data_12;
      output [31:0] out_data_13;
      reg [31:0] out_data_13;
      output [31:0] out_data_14;
      reg [31:0] out_data_14;
      output [31:0] out_data_15;
      reg [31:0] out_data_15;
      output [31:0] out_data_16;
      reg [31:0] out_data_16;
      output [31:0] out_data_17;
      reg [31:0] out_data_17;
      output [31:0] out_data_18;
      reg [31:0] out_data_18;
      output [31:0] out_data_19;
      reg [31:0] out_data_19;
      output [31:0] out_data_20;
      reg [31:0] out_data_20;
      output [31:0] out_data_21;
      reg [31:0] out_data_21;
      output [31:0] out_data_22;
      reg [31:0] out_data_22;
      output [31:0] out_data_23;
      reg [31:0] out_data_23;
      output [31:0] out_data_24;
      reg [31:0] out_data_24;
      output [31:0] out_data_25;
      reg [31:0] out_data_25;
      output [31:0] out_data_26;
      reg [31:0] out_data_26;
      output [31:0] out_data_27;
      reg [31:0] out_data_27;
      output [31:0] out_data_28;
      reg [31:0] out_data_28;
      output [31:0] out_data_29;
      reg [31:0] out_data_29;
      output [31:0] out_data_30;
      reg [31:0] out_data_30;
      output [31:0] out_data_31;
      reg [31:0] out_data_31;
      output out_data_valid;
      reg out_data_valid;
      wire avg_pool_Eqi48s8_1_198_out1;
      reg[7:0] avg_pool_Muxi0Add2i1s8u1_4_200_out1;
      reg[7:0] avg_pool_N_Mux_8_2_8_4_201_out1;
      /*signed*/reg[7:0] acc_cnt;
      wire avg_pool_GtiLLs33_4_194_out1;
      wire avg_pool_LtnLLs33_4_193_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_1_192_out1;
      wire avg_pool_GtiLLs33_4_188_out1;
      wire avg_pool_LtnLLs33_4_187_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_1_186_out1;
      wire avg_pool_GtiLLs33_4_182_out1;
      wire avg_pool_LtnLLs33_4_181_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_1_180_out1;
      wire avg_pool_GtiLLs33_4_176_out1;
      wire avg_pool_LtnLLs33_4_175_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_1_174_out1;
      wire avg_pool_GtiLLs33_4_170_out1;
      wire avg_pool_LtnLLs33_4_169_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_1_168_out1;
      wire avg_pool_GtiLLs33_4_164_out1;
      wire avg_pool_LtnLLs33_4_163_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_1_162_out1;
      wire avg_pool_GtiLLs33_4_158_out1;
      wire avg_pool_LtnLLs33_4_157_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_1_156_out1;
      wire avg_pool_GtiLLs33_4_152_out1;
      wire avg_pool_LtnLLs33_4_151_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_1_150_out1;
      wire avg_pool_GtiLLs33_4_146_out1;
      wire avg_pool_LtnLLs33_4_145_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_1_144_out1;
      wire avg_pool_GtiLLs33_4_140_out1;
      wire avg_pool_LtnLLs33_4_139_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_1_138_out1;
      wire avg_pool_GtiLLs33_4_134_out1;
      wire avg_pool_LtnLLs33_4_133_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_1_132_out1;
      wire avg_pool_GtiLLs33_4_128_out1;
      wire avg_pool_LtnLLs33_4_127_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_1_126_out1;
      wire avg_pool_GtiLLs33_4_122_out1;
      wire avg_pool_LtnLLs33_4_121_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_1_120_out1;
      wire avg_pool_GtiLLs33_4_116_out1;
      wire avg_pool_LtnLLs33_4_115_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_1_114_out1;
      wire avg_pool_GtiLLs33_4_110_out1;
      wire avg_pool_LtnLLs33_4_109_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_1_108_out1;
      wire avg_pool_GtiLLs33_4_104_out1;
      wire avg_pool_LtnLLs33_4_103_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_1_102_out1;
      wire avg_pool_GtiLLs33_4_98_out1;
      wire avg_pool_LtnLLs33_4_97_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_1_96_out1;
      wire avg_pool_GtiLLs33_4_92_out1;
      wire avg_pool_LtnLLs33_4_91_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_1_90_out1;
      wire avg_pool_GtiLLs33_4_86_out1;
      wire avg_pool_LtnLLs33_4_85_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_1_84_out1;
      wire avg_pool_GtiLLs33_4_80_out1;
      wire avg_pool_LtnLLs33_4_79_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_1_78_out1;
      wire avg_pool_GtiLLs33_4_74_out1;
      wire avg_pool_LtnLLs33_4_73_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_1_72_out1;
      wire avg_pool_GtiLLs33_4_68_out1;
      wire avg_pool_LtnLLs33_4_67_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_1_66_out1;
      wire avg_pool_GtiLLs33_4_62_out1;
      wire avg_pool_LtnLLs33_4_61_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_1_60_out1;
      wire avg_pool_GtiLLs33_4_56_out1;
      wire avg_pool_LtnLLs33_4_55_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_1_54_out1;
      wire avg_pool_GtiLLs33_4_50_out1;
      wire avg_pool_LtnLLs33_4_49_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_1_48_out1;
      wire avg_pool_GtiLLs33_4_44_out1;
      wire avg_pool_LtnLLs33_4_43_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_1_42_out1;
      wire avg_pool_GtiLLs33_4_38_out1;
      wire avg_pool_LtnLLs33_4_37_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_1_36_out1;
      wire avg_pool_GtiLLs33_4_32_out1;
      wire avg_pool_LtnLLs33_4_31_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_1_30_out1;
      wire avg_pool_GtiLLs33_4_26_out1;
      wire avg_pool_LtnLLs33_4_25_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_1_24_out1;
      wire avg_pool_GtiLLs33_4_20_out1;
      wire avg_pool_LtnLLs33_4_19_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_1_18_out1;
      wire avg_pool_GtiLLs33_4_14_out1;
      wire avg_pool_LtnLLs33_4_13_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_1_12_out1;
      wire avg_pool_GtiLLs33_4_8_out1;
      wire avg_pool_LtnLLs33_4_7_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_1_6_out1;
      wire avg_pool_And_1Ux1U_1U_4_3_out1;
      wire avg_pool_Not_1U_1U_4_2_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_4_196_out1;
      wire avg_pool_GtiLLs33_4_197_out1;
      wire avg_pool_Or_1Ux1U_1U_4_195_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_4_190_out1;
      wire avg_pool_GtiLLs33_4_191_out1;
      wire avg_pool_Or_1Ux1U_1U_4_189_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_4_184_out1;
      wire avg_pool_GtiLLs33_4_185_out1;
      wire avg_pool_Or_1Ux1U_1U_4_183_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_4_178_out1;
      wire avg_pool_GtiLLs33_4_179_out1;
      wire avg_pool_Or_1Ux1U_1U_4_177_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_4_172_out1;
      wire avg_pool_GtiLLs33_4_173_out1;
      wire avg_pool_Or_1Ux1U_1U_4_171_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_4_166_out1;
      wire avg_pool_GtiLLs33_4_167_out1;
      wire avg_pool_Or_1Ux1U_1U_4_165_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_4_160_out1;
      wire avg_pool_GtiLLs33_4_161_out1;
      wire avg_pool_Or_1Ux1U_1U_4_159_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_4_154_out1;
      wire avg_pool_GtiLLs33_4_155_out1;
      wire avg_pool_Or_1Ux1U_1U_4_153_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_4_148_out1;
      wire avg_pool_GtiLLs33_4_149_out1;
      wire avg_pool_Or_1Ux1U_1U_4_147_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_4_142_out1;
      wire avg_pool_GtiLLs33_4_143_out1;
      wire avg_pool_Or_1Ux1U_1U_4_141_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_4_136_out1;
      wire avg_pool_GtiLLs33_4_137_out1;
      wire avg_pool_Or_1Ux1U_1U_4_135_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_4_130_out1;
      wire avg_pool_GtiLLs33_4_131_out1;
      wire avg_pool_Or_1Ux1U_1U_4_129_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_4_124_out1;
      wire avg_pool_GtiLLs33_4_125_out1;
      wire avg_pool_Or_1Ux1U_1U_4_123_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_4_118_out1;
      wire avg_pool_GtiLLs33_4_119_out1;
      wire avg_pool_Or_1Ux1U_1U_4_117_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_4_112_out1;
      wire avg_pool_GtiLLs33_4_113_out1;
      wire avg_pool_Or_1Ux1U_1U_4_111_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_4_106_out1;
      wire avg_pool_GtiLLs33_4_107_out1;
      wire avg_pool_Or_1Ux1U_1U_4_105_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_4_100_out1;
      wire avg_pool_GtiLLs33_4_101_out1;
      wire avg_pool_Or_1Ux1U_1U_4_99_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_4_94_out1;
      wire avg_pool_GtiLLs33_4_95_out1;
      wire avg_pool_Or_1Ux1U_1U_4_93_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_4_88_out1;
      wire avg_pool_GtiLLs33_4_89_out1;
      wire avg_pool_Or_1Ux1U_1U_4_87_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_4_82_out1;
      wire avg_pool_GtiLLs33_4_83_out1;
      wire avg_pool_Or_1Ux1U_1U_4_81_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_4_76_out1;
      wire avg_pool_GtiLLs33_4_77_out1;
      wire avg_pool_Or_1Ux1U_1U_4_75_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_4_70_out1;
      wire avg_pool_GtiLLs33_4_71_out1;
      wire avg_pool_Or_1Ux1U_1U_4_69_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_4_64_out1;
      wire avg_pool_GtiLLs33_4_65_out1;
      wire avg_pool_Or_1Ux1U_1U_4_63_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_4_58_out1;
      wire avg_pool_GtiLLs33_4_59_out1;
      wire avg_pool_Or_1Ux1U_1U_4_57_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_4_52_out1;
      wire avg_pool_GtiLLs33_4_53_out1;
      wire avg_pool_Or_1Ux1U_1U_4_51_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_4_46_out1;
      wire avg_pool_GtiLLs33_4_47_out1;
      wire avg_pool_Or_1Ux1U_1U_4_45_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_4_40_out1;
      wire avg_pool_GtiLLs33_4_41_out1;
      wire avg_pool_Or_1Ux1U_1U_4_39_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_4_34_out1;
      wire avg_pool_GtiLLs33_4_35_out1;
      wire avg_pool_Or_1Ux1U_1U_4_33_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_4_28_out1;
      wire avg_pool_GtiLLs33_4_29_out1;
      wire avg_pool_Or_1Ux1U_1U_4_27_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_4_22_out1;
      wire avg_pool_GtiLLs33_4_23_out1;
      wire avg_pool_Or_1Ux1U_1U_4_21_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_4_16_out1;
      wire avg_pool_GtiLLs33_4_17_out1;
      wire avg_pool_Or_1Ux1U_1U_4_15_out1;
      /*signed*/wire[32:0] avg_pool_Add_33Ux33U_33U_4_10_out1;
      wire avg_pool_GtiLLs33_4_11_out1;
      wire avg_pool_Or_1Ux1U_1U_4_9_out1;
      wire avg_pool_And_1Ux1U_1U_4_5_out1;
      wire avg_pool_And_1Ux1U_1U_4_4_out1;
      reg avg_pool_N_Muxb_1_2_6_4_1_out1;
      /*signed*/reg[31:0] acc_data_31;
      /*signed*/reg[31:0] acc_data_30;
      /*signed*/reg[31:0] acc_data_29;
      /*signed*/reg[31:0] acc_data_28;
      /*signed*/reg[31:0] acc_data_27;
      /*signed*/reg[31:0] acc_data_26;
      /*signed*/reg[31:0] acc_data_25;
      /*signed*/reg[31:0] acc_data_24;
      /*signed*/reg[31:0] acc_data_23;
      /*signed*/reg[31:0] acc_data_22;
      /*signed*/reg[31:0] acc_data_21;
      /*signed*/reg[31:0] acc_data_20;
      /*signed*/reg[31:0] acc_data_19;
      /*signed*/reg[31:0] acc_data_18;
      /*signed*/reg[31:0] acc_data_17;
      /*signed*/reg[31:0] acc_data_16;
      /*signed*/reg[31:0] acc_data_15;
      /*signed*/reg[31:0] acc_data_14;
      /*signed*/reg[31:0] acc_data_13;
      /*signed*/reg[31:0] acc_data_12;
      /*signed*/reg[31:0] acc_data_11;
      /*signed*/reg[31:0] acc_data_10;
      /*signed*/reg[31:0] acc_data_9;
      /*signed*/reg[31:0] acc_data_8;
      /*signed*/reg[31:0] acc_data_7;
      /*signed*/reg[31:0] acc_data_6;
      /*signed*/reg[31:0] acc_data_5;
      /*signed*/reg[31:0] acc_data_4;
      /*signed*/reg[31:0] acc_data_3;
      /*signed*/reg[31:0] acc_data_2;
      /*signed*/reg[31:0] acc_data_1;
      /*signed*/reg[31:0] acc_data_0;
      wire avg_pool_And_1Ux1U_1U_1_199_out1;
      reg acc_cnt_clear_1d;
      reg acc_data_clear_1d;
      reg acc_data_enable_1d;

         // rtl_process:avg_pool/drive_acc_data_enable_1d
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_acc_data_enable_1d
         // at: avg_pool.h:68:14
         // at: avg_pool.h:135:7
         // at: avg_pool.h:141:7
         always @(posedge clk or negedge rstn)
          begin :drive_acc_data_enable_1d
            if (rstn == 1'b0) begin
               // op:_delay/OP1268
               acc_data_enable_1d <= 1'd0;
            end
            else begin
               // op:_delay/OP1280
               acc_data_enable_1d <= in_data_valid;
            end
         end

         // rtl_process:avg_pool/drive_acc_data_clear_1d
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_acc_data_clear_1d
         // at: avg_pool.h:68:70
         // at: avg_pool.h:136:7
         // at: avg_pool.h:142:7
         always @(posedge clk or negedge rstn)
          begin :drive_acc_data_clear_1d
            if (rstn == 1'b0) begin
               // op:_delay/OP1269
               acc_data_clear_1d <= 1'd0;
            end
            else begin
               // op:_delay/OP1279
               acc_data_clear_1d <= acc_cnt_clear_1d;
            end
         end

         // rtl_process:avg_pool/drive_acc_cnt_clear_1d
         // Sharing or Control mux
         // Sharing/Controlling 37 operation(s) on drive_acc_cnt_clear_1d
         // at: avg_pool.h:55:5
         // at: avg_pool.h:78:13
         // at: avg_pool.h:142:27
         // at: avg_pool.h:143:7
         // at: avg_pool.h:137:7
         always @(posedge clk or negedge rstn)
          begin :drive_acc_cnt_clear_1d
            if (rstn == 1'b0) begin
               // op:_delay/OP1270
               acc_cnt_clear_1d <= 1'd0;
            end
            else begin
               // op:_delay/OP1278
               acc_cnt_clear_1d <= avg_pool_And_1Ux1U_1U_1_199_out1;
            end
         end

         // rtl_process:avg_pool/drive_out_data_0
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_out_data_0
         // at: avg_pool.h:118:19
         // at: avg_pool.h:129:17
         // at: avg_pool.h:125:19
         always @(posedge clk or negedge rstn)
          begin :drive_out_data_0
            if (rstn == 1'b0) begin
               // op:_out_data/OP0
               out_data_0 <= 32'd0000000000;
            end
            else begin
               case (enable) 

                  1'b1:                   begin
                     if (acc_cnt_clear_1d) begin
                        // op:_out_data/OP101
                        out_data_0 <= acc_data_0;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_out_data/OP35
                     out_data_0 <= in_data_0;
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_out_data_1
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_out_data_1
         // at: avg_pool.h:118:19
         // at: avg_pool.h:129:17
         // at: avg_pool.h:125:19
         always @(posedge clk or negedge rstn)
          begin :drive_out_data_1
            if (rstn == 1'b0) begin
               // op:_out_data/OP1
               out_data_1 <= 32'd0000000000;
            end
            else begin
               case (enable) 

                  1'b1:                   begin
                     if (acc_cnt_clear_1d) begin
                        // op:_out_data/OP103
                        out_data_1 <= acc_data_1;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_out_data/OP37
                     out_data_1 <= in_data_1;
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_out_data_2
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_out_data_2
         // at: avg_pool.h:118:19
         // at: avg_pool.h:129:17
         // at: avg_pool.h:125:19
         always @(posedge clk or negedge rstn)
          begin :drive_out_data_2
            if (rstn == 1'b0) begin
               // op:_out_data/OP2
               out_data_2 <= 32'd0000000000;
            end
            else begin
               case (enable) 

                  1'b1:                   begin
                     if (acc_cnt_clear_1d) begin
                        // op:_out_data/OP105
                        out_data_2 <= acc_data_2;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_out_data/OP39
                     out_data_2 <= in_data_2;
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_out_data_3
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_out_data_3
         // at: avg_pool.h:118:19
         // at: avg_pool.h:129:17
         // at: avg_pool.h:125:19
         always @(posedge clk or negedge rstn)
          begin :drive_out_data_3
            if (rstn == 1'b0) begin
               // op:_out_data/OP3
               out_data_3 <= 32'd0000000000;
            end
            else begin
               case (enable) 

                  1'b1:                   begin
                     if (acc_cnt_clear_1d) begin
                        // op:_out_data/OP107
                        out_data_3 <= acc_data_3;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_out_data/OP41
                     out_data_3 <= in_data_3;
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_out_data_4
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_out_data_4
         // at: avg_pool.h:118:19
         // at: avg_pool.h:129:17
         // at: avg_pool.h:125:19
         always @(posedge clk or negedge rstn)
          begin :drive_out_data_4
            if (rstn == 1'b0) begin
               // op:_out_data/OP4
               out_data_4 <= 32'd0000000000;
            end
            else begin
               case (enable) 

                  1'b1:                   begin
                     if (acc_cnt_clear_1d) begin
                        // op:_out_data/OP109
                        out_data_4 <= acc_data_4;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_out_data/OP43
                     out_data_4 <= in_data_4;
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_out_data_5
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_out_data_5
         // at: avg_pool.h:118:19
         // at: avg_pool.h:129:17
         // at: avg_pool.h:125:19
         always @(posedge clk or negedge rstn)
          begin :drive_out_data_5
            if (rstn == 1'b0) begin
               // op:_out_data/OP5
               out_data_5 <= 32'd0000000000;
            end
            else begin
               case (enable) 

                  1'b1:                   begin
                     if (acc_cnt_clear_1d) begin
                        // op:_out_data/OP111
                        out_data_5 <= acc_data_5;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_out_data/OP45
                     out_data_5 <= in_data_5;
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_out_data_6
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_out_data_6
         // at: avg_pool.h:118:19
         // at: avg_pool.h:129:17
         // at: avg_pool.h:125:19
         always @(posedge clk or negedge rstn)
          begin :drive_out_data_6
            if (rstn == 1'b0) begin
               // op:_out_data/OP6
               out_data_6 <= 32'd0000000000;
            end
            else begin
               case (enable) 

                  1'b1:                   begin
                     if (acc_cnt_clear_1d) begin
                        // op:_out_data/OP113
                        out_data_6 <= acc_data_6;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_out_data/OP47
                     out_data_6 <= in_data_6;
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_out_data_7
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_out_data_7
         // at: avg_pool.h:118:19
         // at: avg_pool.h:129:17
         // at: avg_pool.h:125:19
         always @(posedge clk or negedge rstn)
          begin :drive_out_data_7
            if (rstn == 1'b0) begin
               // op:_out_data/OP7
               out_data_7 <= 32'd0000000000;
            end
            else begin
               case (enable) 

                  1'b1:                   begin
                     if (acc_cnt_clear_1d) begin
                        // op:_out_data/OP115
                        out_data_7 <= acc_data_7;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_out_data/OP49
                     out_data_7 <= in_data_7;
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_out_data_8
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_out_data_8
         // at: avg_pool.h:118:19
         // at: avg_pool.h:129:17
         // at: avg_pool.h:125:19
         always @(posedge clk or negedge rstn)
          begin :drive_out_data_8
            if (rstn == 1'b0) begin
               // op:_out_data/OP8
               out_data_8 <= 32'd0000000000;
            end
            else begin
               case (enable) 

                  1'b1:                   begin
                     if (acc_cnt_clear_1d) begin
                        // op:_out_data/OP117
                        out_data_8 <= acc_data_8;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_out_data/OP51
                     out_data_8 <= in_data_8;
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_out_data_9
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_out_data_9
         // at: avg_pool.h:118:19
         // at: avg_pool.h:129:17
         // at: avg_pool.h:125:19
         always @(posedge clk or negedge rstn)
          begin :drive_out_data_9
            if (rstn == 1'b0) begin
               // op:_out_data/OP9
               out_data_9 <= 32'd0000000000;
            end
            else begin
               case (enable) 

                  1'b1:                   begin
                     if (acc_cnt_clear_1d) begin
                        // op:_out_data/OP119
                        out_data_9 <= acc_data_9;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_out_data/OP53
                     out_data_9 <= in_data_9;
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_out_data_10
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_out_data_10
         // at: avg_pool.h:118:19
         // at: avg_pool.h:129:17
         // at: avg_pool.h:125:19
         always @(posedge clk or negedge rstn)
          begin :drive_out_data_10
            if (rstn == 1'b0) begin
               // op:_out_data/OP10
               out_data_10 <= 32'd0000000000;
            end
            else begin
               case (enable) 

                  1'b1:                   begin
                     if (acc_cnt_clear_1d) begin
                        // op:_out_data/OP121
                        out_data_10 <= acc_data_10;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_out_data/OP55
                     out_data_10 <= in_data_10;
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_out_data_11
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_out_data_11
         // at: avg_pool.h:118:19
         // at: avg_pool.h:129:17
         // at: avg_pool.h:125:19
         always @(posedge clk or negedge rstn)
          begin :drive_out_data_11
            if (rstn == 1'b0) begin
               // op:_out_data/OP11
               out_data_11 <= 32'd0000000000;
            end
            else begin
               case (enable) 

                  1'b1:                   begin
                     if (acc_cnt_clear_1d) begin
                        // op:_out_data/OP123
                        out_data_11 <= acc_data_11;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_out_data/OP57
                     out_data_11 <= in_data_11;
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_out_data_12
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_out_data_12
         // at: avg_pool.h:118:19
         // at: avg_pool.h:129:17
         // at: avg_pool.h:125:19
         always @(posedge clk or negedge rstn)
          begin :drive_out_data_12
            if (rstn == 1'b0) begin
               // op:_out_data/OP12
               out_data_12 <= 32'd0000000000;
            end
            else begin
               case (enable) 

                  1'b1:                   begin
                     if (acc_cnt_clear_1d) begin
                        // op:_out_data/OP125
                        out_data_12 <= acc_data_12;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_out_data/OP59
                     out_data_12 <= in_data_12;
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_out_data_13
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_out_data_13
         // at: avg_pool.h:118:19
         // at: avg_pool.h:129:17
         // at: avg_pool.h:125:19
         always @(posedge clk or negedge rstn)
          begin :drive_out_data_13
            if (rstn == 1'b0) begin
               // op:_out_data/OP13
               out_data_13 <= 32'd0000000000;
            end
            else begin
               case (enable) 

                  1'b1:                   begin
                     if (acc_cnt_clear_1d) begin
                        // op:_out_data/OP127
                        out_data_13 <= acc_data_13;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_out_data/OP61
                     out_data_13 <= in_data_13;
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_out_data_14
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_out_data_14
         // at: avg_pool.h:118:19
         // at: avg_pool.h:129:17
         // at: avg_pool.h:125:19
         always @(posedge clk or negedge rstn)
          begin :drive_out_data_14
            if (rstn == 1'b0) begin
               // op:_out_data/OP14
               out_data_14 <= 32'd0000000000;
            end
            else begin
               case (enable) 

                  1'b1:                   begin
                     if (acc_cnt_clear_1d) begin
                        // op:_out_data/OP129
                        out_data_14 <= acc_data_14;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_out_data/OP63
                     out_data_14 <= in_data_14;
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_out_data_15
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_out_data_15
         // at: avg_pool.h:118:19
         // at: avg_pool.h:129:17
         // at: avg_pool.h:125:19
         always @(posedge clk or negedge rstn)
          begin :drive_out_data_15
            if (rstn == 1'b0) begin
               // op:_out_data/OP15
               out_data_15 <= 32'd0000000000;
            end
            else begin
               case (enable) 

                  1'b1:                   begin
                     if (acc_cnt_clear_1d) begin
                        // op:_out_data/OP131
                        out_data_15 <= acc_data_15;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_out_data/OP65
                     out_data_15 <= in_data_15;
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_out_data_16
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_out_data_16
         // at: avg_pool.h:118:19
         // at: avg_pool.h:129:17
         // at: avg_pool.h:125:19
         always @(posedge clk or negedge rstn)
          begin :drive_out_data_16
            if (rstn == 1'b0) begin
               // op:_out_data/OP16
               out_data_16 <= 32'd0000000000;
            end
            else begin
               case (enable) 

                  1'b1:                   begin
                     if (acc_cnt_clear_1d) begin
                        // op:_out_data/OP133
                        out_data_16 <= acc_data_16;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_out_data/OP67
                     out_data_16 <= in_data_16;
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_out_data_17
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_out_data_17
         // at: avg_pool.h:118:19
         // at: avg_pool.h:129:17
         // at: avg_pool.h:125:19
         always @(posedge clk or negedge rstn)
          begin :drive_out_data_17
            if (rstn == 1'b0) begin
               // op:_out_data/OP17
               out_data_17 <= 32'd0000000000;
            end
            else begin
               case (enable) 

                  1'b1:                   begin
                     if (acc_cnt_clear_1d) begin
                        // op:_out_data/OP135
                        out_data_17 <= acc_data_17;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_out_data/OP69
                     out_data_17 <= in_data_17;
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_out_data_18
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_out_data_18
         // at: avg_pool.h:118:19
         // at: avg_pool.h:129:17
         // at: avg_pool.h:125:19
         always @(posedge clk or negedge rstn)
          begin :drive_out_data_18
            if (rstn == 1'b0) begin
               // op:_out_data/OP18
               out_data_18 <= 32'd0000000000;
            end
            else begin
               case (enable) 

                  1'b1:                   begin
                     if (acc_cnt_clear_1d) begin
                        // op:_out_data/OP137
                        out_data_18 <= acc_data_18;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_out_data/OP71
                     out_data_18 <= in_data_18;
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_out_data_19
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_out_data_19
         // at: avg_pool.h:118:19
         // at: avg_pool.h:129:17
         // at: avg_pool.h:125:19
         always @(posedge clk or negedge rstn)
          begin :drive_out_data_19
            if (rstn == 1'b0) begin
               // op:_out_data/OP19
               out_data_19 <= 32'd0000000000;
            end
            else begin
               case (enable) 

                  1'b1:                   begin
                     if (acc_cnt_clear_1d) begin
                        // op:_out_data/OP139
                        out_data_19 <= acc_data_19;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_out_data/OP73
                     out_data_19 <= in_data_19;
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_out_data_20
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_out_data_20
         // at: avg_pool.h:118:19
         // at: avg_pool.h:129:17
         // at: avg_pool.h:125:19
         always @(posedge clk or negedge rstn)
          begin :drive_out_data_20
            if (rstn == 1'b0) begin
               // op:_out_data/OP20
               out_data_20 <= 32'd0000000000;
            end
            else begin
               case (enable) 

                  1'b1:                   begin
                     if (acc_cnt_clear_1d) begin
                        // op:_out_data/OP141
                        out_data_20 <= acc_data_20;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_out_data/OP75
                     out_data_20 <= in_data_20;
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_out_data_21
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_out_data_21
         // at: avg_pool.h:118:19
         // at: avg_pool.h:129:17
         // at: avg_pool.h:125:19
         always @(posedge clk or negedge rstn)
          begin :drive_out_data_21
            if (rstn == 1'b0) begin
               // op:_out_data/OP21
               out_data_21 <= 32'd0000000000;
            end
            else begin
               case (enable) 

                  1'b1:                   begin
                     if (acc_cnt_clear_1d) begin
                        // op:_out_data/OP143
                        out_data_21 <= acc_data_21;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_out_data/OP77
                     out_data_21 <= in_data_21;
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_out_data_22
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_out_data_22
         // at: avg_pool.h:118:19
         // at: avg_pool.h:129:17
         // at: avg_pool.h:125:19
         always @(posedge clk or negedge rstn)
          begin :drive_out_data_22
            if (rstn == 1'b0) begin
               // op:_out_data/OP22
               out_data_22 <= 32'd0000000000;
            end
            else begin
               case (enable) 

                  1'b1:                   begin
                     if (acc_cnt_clear_1d) begin
                        // op:_out_data/OP145
                        out_data_22 <= acc_data_22;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_out_data/OP79
                     out_data_22 <= in_data_22;
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_out_data_23
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_out_data_23
         // at: avg_pool.h:118:19
         // at: avg_pool.h:129:17
         // at: avg_pool.h:125:19
         always @(posedge clk or negedge rstn)
          begin :drive_out_data_23
            if (rstn == 1'b0) begin
               // op:_out_data/OP23
               out_data_23 <= 32'd0000000000;
            end
            else begin
               case (enable) 

                  1'b1:                   begin
                     if (acc_cnt_clear_1d) begin
                        // op:_out_data/OP147
                        out_data_23 <= acc_data_23;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_out_data/OP81
                     out_data_23 <= in_data_23;
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_out_data_24
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_out_data_24
         // at: avg_pool.h:118:19
         // at: avg_pool.h:129:17
         // at: avg_pool.h:125:19
         always @(posedge clk or negedge rstn)
          begin :drive_out_data_24
            if (rstn == 1'b0) begin
               // op:_out_data/OP24
               out_data_24 <= 32'd0000000000;
            end
            else begin
               case (enable) 

                  1'b1:                   begin
                     if (acc_cnt_clear_1d) begin
                        // op:_out_data/OP149
                        out_data_24 <= acc_data_24;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_out_data/OP83
                     out_data_24 <= in_data_24;
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_out_data_25
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_out_data_25
         // at: avg_pool.h:118:19
         // at: avg_pool.h:129:17
         // at: avg_pool.h:125:19
         always @(posedge clk or negedge rstn)
          begin :drive_out_data_25
            if (rstn == 1'b0) begin
               // op:_out_data/OP25
               out_data_25 <= 32'd0000000000;
            end
            else begin
               case (enable) 

                  1'b1:                   begin
                     if (acc_cnt_clear_1d) begin
                        // op:_out_data/OP151
                        out_data_25 <= acc_data_25;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_out_data/OP85
                     out_data_25 <= in_data_25;
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_out_data_26
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_out_data_26
         // at: avg_pool.h:118:19
         // at: avg_pool.h:129:17
         // at: avg_pool.h:125:19
         always @(posedge clk or negedge rstn)
          begin :drive_out_data_26
            if (rstn == 1'b0) begin
               // op:_out_data/OP26
               out_data_26 <= 32'd0000000000;
            end
            else begin
               case (enable) 

                  1'b1:                   begin
                     if (acc_cnt_clear_1d) begin
                        // op:_out_data/OP153
                        out_data_26 <= acc_data_26;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_out_data/OP87
                     out_data_26 <= in_data_26;
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_out_data_27
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_out_data_27
         // at: avg_pool.h:118:19
         // at: avg_pool.h:129:17
         // at: avg_pool.h:125:19
         always @(posedge clk or negedge rstn)
          begin :drive_out_data_27
            if (rstn == 1'b0) begin
               // op:_out_data/OP27
               out_data_27 <= 32'd0000000000;
            end
            else begin
               case (enable) 

                  1'b1:                   begin
                     if (acc_cnt_clear_1d) begin
                        // op:_out_data/OP155
                        out_data_27 <= acc_data_27;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_out_data/OP89
                     out_data_27 <= in_data_27;
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_out_data_28
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_out_data_28
         // at: avg_pool.h:118:19
         // at: avg_pool.h:129:17
         // at: avg_pool.h:125:19
         always @(posedge clk or negedge rstn)
          begin :drive_out_data_28
            if (rstn == 1'b0) begin
               // op:_out_data/OP28
               out_data_28 <= 32'd0000000000;
            end
            else begin
               case (enable) 

                  1'b1:                   begin
                     if (acc_cnt_clear_1d) begin
                        // op:_out_data/OP157
                        out_data_28 <= acc_data_28;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_out_data/OP91
                     out_data_28 <= in_data_28;
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_out_data_29
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_out_data_29
         // at: avg_pool.h:118:19
         // at: avg_pool.h:129:17
         // at: avg_pool.h:125:19
         always @(posedge clk or negedge rstn)
          begin :drive_out_data_29
            if (rstn == 1'b0) begin
               // op:_out_data/OP29
               out_data_29 <= 32'd0000000000;
            end
            else begin
               case (enable) 

                  1'b1:                   begin
                     if (acc_cnt_clear_1d) begin
                        // op:_out_data/OP159
                        out_data_29 <= acc_data_29;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_out_data/OP93
                     out_data_29 <= in_data_29;
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_out_data_30
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_out_data_30
         // at: avg_pool.h:118:19
         // at: avg_pool.h:129:17
         // at: avg_pool.h:125:19
         always @(posedge clk or negedge rstn)
          begin :drive_out_data_30
            if (rstn == 1'b0) begin
               // op:_out_data/OP30
               out_data_30 <= 32'd0000000000;
            end
            else begin
               case (enable) 

                  1'b1:                   begin
                     if (acc_cnt_clear_1d) begin
                        // op:_out_data/OP161
                        out_data_30 <= acc_data_30;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_out_data/OP95
                     out_data_30 <= in_data_30;
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_out_data_31
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_out_data_31
         // at: avg_pool.h:118:19
         // at: avg_pool.h:129:17
         // at: avg_pool.h:125:19
         always @(posedge clk or negedge rstn)
          begin :drive_out_data_31
            if (rstn == 1'b0) begin
               // op:_out_data/OP31
               out_data_31 <= 32'd0000000000;
            end
            else begin
               case (enable) 

                  1'b1:                   begin
                     if (acc_cnt_clear_1d) begin
                        // op:_out_data/OP163
                        out_data_31 <= acc_data_31;
                     end
                  end
                  
                  1'b0:                   begin
                     // op:_out_data/OP97
                     out_data_31 <= in_data_31;
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_out_data_valid
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_out_data_valid
         // at: avg_pool.h:107:7
         // at: avg_pool.h:112:7
         // at: avg_pool.h:109:7
         always @(posedge clk or negedge rstn)
          begin :drive_out_data_valid
            if (rstn == 1'b0) begin
               if (enable) begin
                  // op:_out_data_valid/OP170
                  out_data_valid <= acc_cnt_clear_1d;
               end
               else begin
                  // op:_out_data_valid/OP168
                  out_data_valid <= in_data_valid;
               end
            end
            else begin
               // op:_out_data_valid/OP175
               out_data_valid <= avg_pool_N_Muxb_1_2_6_4_1_out1;
            end
         end

         // rtl_instance:avg_pool/avg_pool_N_Muxb_1_2_6_4
         always @(in_data_valid or enable or acc_cnt_clear_1d)
          begin :avg_pool_N_Muxb_1_2_6_4_1
            if (enable) begin
               avg_pool_N_Muxb_1_2_6_4_1_out1 = acc_cnt_clear_1d;
            end
            else begin
               avg_pool_N_Muxb_1_2_6_4_1_out1 = in_data_valid;
            end
         end

         // rtl_process:avg_pool/drive_acc_data_0
         // Sharing or Control mux
         // Sharing/Controlling 8 operation(s) on drive_acc_data_0
         // at: avg_pool.h:98:59
         // at: avg_pool.h:66:17
         // at: avg_pool.h:70:19
         // at: avg_pool.h:81:19
         // at: avg_pool.h:98:25
         // at: avg_pool.h:95:23
         // at: avg_pool.h:93:23
         // at: avg_pool.h:61:17
         always @(posedge clk or negedge rstn)
          begin :drive_acc_data_0
            if (rstn == 1'b0) begin
               // op:_acc_data/OP183
               acc_data_0 <= 32'd0000000000;
            end
            else begin
               case (init) 

                  1'b1:                   begin
                     // op:_acc_data/OP932
                     acc_data_0 <= 32'd0000000000;
                  end
                  
                  1'b0:                   begin
                     if (avg_pool_And_1Ux1U_1U_4_4_out1) begin
                        // op:_acc_data/OP869
                        acc_data_0 <= in_data_0;
                     end
                     else begin
                        if (avg_pool_And_1Ux1U_1U_4_5_out1) begin
                           if (acc_cnt_clear_1d) begin
                              // op:_acc_data/OP278
                              acc_data_0 <= in_data_0;
                           end
                           else begin
                              if (avg_pool_Or_1Ux1U_1U_4_9_out1) begin
                                 if (avg_pool_GtiLLs33_4_11_out1) begin
                                    // op:_acc_data/OP276
                                    acc_data_0 <= 32'd2147483647;
                                 end
                                 else begin
                                    // op:_acc_data/OP275
                                    acc_data_0 <= 32'd2147483648;
                                 end
                              end
                              else begin
                                 // op:_acc_data/OP272
                                 acc_data_0 <= avg_pool_Add_33Ux33U_33U_4_10_out1[31:0];
                              end
                           end
                        end
                     end
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_acc_data_1
         // Sharing or Control mux
         // Sharing/Controlling 8 operation(s) on drive_acc_data_1
         // at: avg_pool.h:98:59
         // at: avg_pool.h:66:17
         // at: avg_pool.h:70:19
         // at: avg_pool.h:81:19
         // at: avg_pool.h:98:25
         // at: avg_pool.h:95:23
         // at: avg_pool.h:93:23
         // at: avg_pool.h:61:17
         always @(posedge clk or negedge rstn)
          begin :drive_acc_data_1
            if (rstn == 1'b0) begin
               // op:_acc_data/OP184
               acc_data_1 <= 32'd0000000000;
            end
            else begin
               case (init) 

                  1'b1:                   begin
                     // op:_acc_data/OP933
                     acc_data_1 <= 32'd0000000000;
                  end
                  
                  1'b0:                   begin
                     if (avg_pool_And_1Ux1U_1U_4_4_out1) begin
                        // op:_acc_data/OP871
                        acc_data_1 <= in_data_1;
                     end
                     else begin
                        if (avg_pool_And_1Ux1U_1U_4_5_out1) begin
                           if (acc_cnt_clear_1d) begin
                              // op:_acc_data/OP297
                              acc_data_1 <= in_data_1;
                           end
                           else begin
                              if (avg_pool_Or_1Ux1U_1U_4_15_out1) begin
                                 if (avg_pool_GtiLLs33_4_17_out1) begin
                                    // op:_acc_data/OP295
                                    acc_data_1 <= 32'd2147483647;
                                 end
                                 else begin
                                    // op:_acc_data/OP294
                                    acc_data_1 <= 32'd2147483648;
                                 end
                              end
                              else begin
                                 // op:_acc_data/OP291
                                 acc_data_1 <= avg_pool_Add_33Ux33U_33U_4_16_out1[31:0];
                              end
                           end
                        end
                     end
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_acc_data_2
         // Sharing or Control mux
         // Sharing/Controlling 8 operation(s) on drive_acc_data_2
         // at: avg_pool.h:98:59
         // at: avg_pool.h:66:17
         // at: avg_pool.h:70:19
         // at: avg_pool.h:81:19
         // at: avg_pool.h:98:25
         // at: avg_pool.h:95:23
         // at: avg_pool.h:93:23
         // at: avg_pool.h:61:17
         always @(posedge clk or negedge rstn)
          begin :drive_acc_data_2
            if (rstn == 1'b0) begin
               // op:_acc_data/OP185
               acc_data_2 <= 32'd0000000000;
            end
            else begin
               case (init) 

                  1'b1:                   begin
                     // op:_acc_data/OP934
                     acc_data_2 <= 32'd0000000000;
                  end
                  
                  1'b0:                   begin
                     if (avg_pool_And_1Ux1U_1U_4_4_out1) begin
                        // op:_acc_data/OP873
                        acc_data_2 <= in_data_2;
                     end
                     else begin
                        if (avg_pool_And_1Ux1U_1U_4_5_out1) begin
                           if (acc_cnt_clear_1d) begin
                              // op:_acc_data/OP316
                              acc_data_2 <= in_data_2;
                           end
                           else begin
                              if (avg_pool_Or_1Ux1U_1U_4_21_out1) begin
                                 if (avg_pool_GtiLLs33_4_23_out1) begin
                                    // op:_acc_data/OP314
                                    acc_data_2 <= 32'd2147483647;
                                 end
                                 else begin
                                    // op:_acc_data/OP313
                                    acc_data_2 <= 32'd2147483648;
                                 end
                              end
                              else begin
                                 // op:_acc_data/OP310
                                 acc_data_2 <= avg_pool_Add_33Ux33U_33U_4_22_out1[31:0];
                              end
                           end
                        end
                     end
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_acc_data_3
         // Sharing or Control mux
         // Sharing/Controlling 8 operation(s) on drive_acc_data_3
         // at: avg_pool.h:98:59
         // at: avg_pool.h:66:17
         // at: avg_pool.h:70:19
         // at: avg_pool.h:81:19
         // at: avg_pool.h:98:25
         // at: avg_pool.h:95:23
         // at: avg_pool.h:93:23
         // at: avg_pool.h:61:17
         always @(posedge clk or negedge rstn)
          begin :drive_acc_data_3
            if (rstn == 1'b0) begin
               // op:_acc_data/OP186
               acc_data_3 <= 32'd0000000000;
            end
            else begin
               case (init) 

                  1'b1:                   begin
                     // op:_acc_data/OP935
                     acc_data_3 <= 32'd0000000000;
                  end
                  
                  1'b0:                   begin
                     if (avg_pool_And_1Ux1U_1U_4_4_out1) begin
                        // op:_acc_data/OP875
                        acc_data_3 <= in_data_3;
                     end
                     else begin
                        if (avg_pool_And_1Ux1U_1U_4_5_out1) begin
                           if (acc_cnt_clear_1d) begin
                              // op:_acc_data/OP335
                              acc_data_3 <= in_data_3;
                           end
                           else begin
                              if (avg_pool_Or_1Ux1U_1U_4_27_out1) begin
                                 if (avg_pool_GtiLLs33_4_29_out1) begin
                                    // op:_acc_data/OP333
                                    acc_data_3 <= 32'd2147483647;
                                 end
                                 else begin
                                    // op:_acc_data/OP332
                                    acc_data_3 <= 32'd2147483648;
                                 end
                              end
                              else begin
                                 // op:_acc_data/OP329
                                 acc_data_3 <= avg_pool_Add_33Ux33U_33U_4_28_out1[31:0];
                              end
                           end
                        end
                     end
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_acc_data_4
         // Sharing or Control mux
         // Sharing/Controlling 8 operation(s) on drive_acc_data_4
         // at: avg_pool.h:98:59
         // at: avg_pool.h:66:17
         // at: avg_pool.h:70:19
         // at: avg_pool.h:81:19
         // at: avg_pool.h:98:25
         // at: avg_pool.h:95:23
         // at: avg_pool.h:93:23
         // at: avg_pool.h:61:17
         always @(posedge clk or negedge rstn)
          begin :drive_acc_data_4
            if (rstn == 1'b0) begin
               // op:_acc_data/OP187
               acc_data_4 <= 32'd0000000000;
            end
            else begin
               case (init) 

                  1'b1:                   begin
                     // op:_acc_data/OP936
                     acc_data_4 <= 32'd0000000000;
                  end
                  
                  1'b0:                   begin
                     if (avg_pool_And_1Ux1U_1U_4_4_out1) begin
                        // op:_acc_data/OP877
                        acc_data_4 <= in_data_4;
                     end
                     else begin
                        if (avg_pool_And_1Ux1U_1U_4_5_out1) begin
                           if (acc_cnt_clear_1d) begin
                              // op:_acc_data/OP354
                              acc_data_4 <= in_data_4;
                           end
                           else begin
                              if (avg_pool_Or_1Ux1U_1U_4_33_out1) begin
                                 if (avg_pool_GtiLLs33_4_35_out1) begin
                                    // op:_acc_data/OP352
                                    acc_data_4 <= 32'd2147483647;
                                 end
                                 else begin
                                    // op:_acc_data/OP351
                                    acc_data_4 <= 32'd2147483648;
                                 end
                              end
                              else begin
                                 // op:_acc_data/OP348
                                 acc_data_4 <= avg_pool_Add_33Ux33U_33U_4_34_out1[31:0];
                              end
                           end
                        end
                     end
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_acc_data_5
         // Sharing or Control mux
         // Sharing/Controlling 8 operation(s) on drive_acc_data_5
         // at: avg_pool.h:98:59
         // at: avg_pool.h:66:17
         // at: avg_pool.h:70:19
         // at: avg_pool.h:81:19
         // at: avg_pool.h:98:25
         // at: avg_pool.h:95:23
         // at: avg_pool.h:93:23
         // at: avg_pool.h:61:17
         always @(posedge clk or negedge rstn)
          begin :drive_acc_data_5
            if (rstn == 1'b0) begin
               // op:_acc_data/OP188
               acc_data_5 <= 32'd0000000000;
            end
            else begin
               case (init) 

                  1'b1:                   begin
                     // op:_acc_data/OP937
                     acc_data_5 <= 32'd0000000000;
                  end
                  
                  1'b0:                   begin
                     if (avg_pool_And_1Ux1U_1U_4_4_out1) begin
                        // op:_acc_data/OP879
                        acc_data_5 <= in_data_5;
                     end
                     else begin
                        if (avg_pool_And_1Ux1U_1U_4_5_out1) begin
                           if (acc_cnt_clear_1d) begin
                              // op:_acc_data/OP373
                              acc_data_5 <= in_data_5;
                           end
                           else begin
                              if (avg_pool_Or_1Ux1U_1U_4_39_out1) begin
                                 if (avg_pool_GtiLLs33_4_41_out1) begin
                                    // op:_acc_data/OP371
                                    acc_data_5 <= 32'd2147483647;
                                 end
                                 else begin
                                    // op:_acc_data/OP370
                                    acc_data_5 <= 32'd2147483648;
                                 end
                              end
                              else begin
                                 // op:_acc_data/OP367
                                 acc_data_5 <= avg_pool_Add_33Ux33U_33U_4_40_out1[31:0];
                              end
                           end
                        end
                     end
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_acc_data_6
         // Sharing or Control mux
         // Sharing/Controlling 8 operation(s) on drive_acc_data_6
         // at: avg_pool.h:98:59
         // at: avg_pool.h:66:17
         // at: avg_pool.h:70:19
         // at: avg_pool.h:81:19
         // at: avg_pool.h:98:25
         // at: avg_pool.h:95:23
         // at: avg_pool.h:93:23
         // at: avg_pool.h:61:17
         always @(posedge clk or negedge rstn)
          begin :drive_acc_data_6
            if (rstn == 1'b0) begin
               // op:_acc_data/OP189
               acc_data_6 <= 32'd0000000000;
            end
            else begin
               case (init) 

                  1'b1:                   begin
                     // op:_acc_data/OP938
                     acc_data_6 <= 32'd0000000000;
                  end
                  
                  1'b0:                   begin
                     if (avg_pool_And_1Ux1U_1U_4_4_out1) begin
                        // op:_acc_data/OP881
                        acc_data_6 <= in_data_6;
                     end
                     else begin
                        if (avg_pool_And_1Ux1U_1U_4_5_out1) begin
                           if (acc_cnt_clear_1d) begin
                              // op:_acc_data/OP392
                              acc_data_6 <= in_data_6;
                           end
                           else begin
                              if (avg_pool_Or_1Ux1U_1U_4_45_out1) begin
                                 if (avg_pool_GtiLLs33_4_47_out1) begin
                                    // op:_acc_data/OP390
                                    acc_data_6 <= 32'd2147483647;
                                 end
                                 else begin
                                    // op:_acc_data/OP389
                                    acc_data_6 <= 32'd2147483648;
                                 end
                              end
                              else begin
                                 // op:_acc_data/OP386
                                 acc_data_6 <= avg_pool_Add_33Ux33U_33U_4_46_out1[31:0];
                              end
                           end
                        end
                     end
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_acc_data_7
         // Sharing or Control mux
         // Sharing/Controlling 8 operation(s) on drive_acc_data_7
         // at: avg_pool.h:98:59
         // at: avg_pool.h:66:17
         // at: avg_pool.h:70:19
         // at: avg_pool.h:81:19
         // at: avg_pool.h:98:25
         // at: avg_pool.h:95:23
         // at: avg_pool.h:93:23
         // at: avg_pool.h:61:17
         always @(posedge clk or negedge rstn)
          begin :drive_acc_data_7
            if (rstn == 1'b0) begin
               // op:_acc_data/OP190
               acc_data_7 <= 32'd0000000000;
            end
            else begin
               case (init) 

                  1'b1:                   begin
                     // op:_acc_data/OP939
                     acc_data_7 <= 32'd0000000000;
                  end
                  
                  1'b0:                   begin
                     if (avg_pool_And_1Ux1U_1U_4_4_out1) begin
                        // op:_acc_data/OP883
                        acc_data_7 <= in_data_7;
                     end
                     else begin
                        if (avg_pool_And_1Ux1U_1U_4_5_out1) begin
                           if (acc_cnt_clear_1d) begin
                              // op:_acc_data/OP411
                              acc_data_7 <= in_data_7;
                           end
                           else begin
                              if (avg_pool_Or_1Ux1U_1U_4_51_out1) begin
                                 if (avg_pool_GtiLLs33_4_53_out1) begin
                                    // op:_acc_data/OP409
                                    acc_data_7 <= 32'd2147483647;
                                 end
                                 else begin
                                    // op:_acc_data/OP408
                                    acc_data_7 <= 32'd2147483648;
                                 end
                              end
                              else begin
                                 // op:_acc_data/OP405
                                 acc_data_7 <= avg_pool_Add_33Ux33U_33U_4_52_out1[31:0];
                              end
                           end
                        end
                     end
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_acc_data_8
         // Sharing or Control mux
         // Sharing/Controlling 8 operation(s) on drive_acc_data_8
         // at: avg_pool.h:98:59
         // at: avg_pool.h:66:17
         // at: avg_pool.h:70:19
         // at: avg_pool.h:81:19
         // at: avg_pool.h:98:25
         // at: avg_pool.h:95:23
         // at: avg_pool.h:93:23
         // at: avg_pool.h:61:17
         always @(posedge clk or negedge rstn)
          begin :drive_acc_data_8
            if (rstn == 1'b0) begin
               // op:_acc_data/OP191
               acc_data_8 <= 32'd0000000000;
            end
            else begin
               case (init) 

                  1'b1:                   begin
                     // op:_acc_data/OP940
                     acc_data_8 <= 32'd0000000000;
                  end
                  
                  1'b0:                   begin
                     if (avg_pool_And_1Ux1U_1U_4_4_out1) begin
                        // op:_acc_data/OP885
                        acc_data_8 <= in_data_8;
                     end
                     else begin
                        if (avg_pool_And_1Ux1U_1U_4_5_out1) begin
                           if (acc_cnt_clear_1d) begin
                              // op:_acc_data/OP430
                              acc_data_8 <= in_data_8;
                           end
                           else begin
                              if (avg_pool_Or_1Ux1U_1U_4_57_out1) begin
                                 if (avg_pool_GtiLLs33_4_59_out1) begin
                                    // op:_acc_data/OP428
                                    acc_data_8 <= 32'd2147483647;
                                 end
                                 else begin
                                    // op:_acc_data/OP427
                                    acc_data_8 <= 32'd2147483648;
                                 end
                              end
                              else begin
                                 // op:_acc_data/OP424
                                 acc_data_8 <= avg_pool_Add_33Ux33U_33U_4_58_out1[31:0];
                              end
                           end
                        end
                     end
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_acc_data_9
         // Sharing or Control mux
         // Sharing/Controlling 8 operation(s) on drive_acc_data_9
         // at: avg_pool.h:98:59
         // at: avg_pool.h:66:17
         // at: avg_pool.h:70:19
         // at: avg_pool.h:81:19
         // at: avg_pool.h:98:25
         // at: avg_pool.h:95:23
         // at: avg_pool.h:93:23
         // at: avg_pool.h:61:17
         always @(posedge clk or negedge rstn)
          begin :drive_acc_data_9
            if (rstn == 1'b0) begin
               // op:_acc_data/OP192
               acc_data_9 <= 32'd0000000000;
            end
            else begin
               case (init) 

                  1'b1:                   begin
                     // op:_acc_data/OP941
                     acc_data_9 <= 32'd0000000000;
                  end
                  
                  1'b0:                   begin
                     if (avg_pool_And_1Ux1U_1U_4_4_out1) begin
                        // op:_acc_data/OP887
                        acc_data_9 <= in_data_9;
                     end
                     else begin
                        if (avg_pool_And_1Ux1U_1U_4_5_out1) begin
                           if (acc_cnt_clear_1d) begin
                              // op:_acc_data/OP449
                              acc_data_9 <= in_data_9;
                           end
                           else begin
                              if (avg_pool_Or_1Ux1U_1U_4_63_out1) begin
                                 if (avg_pool_GtiLLs33_4_65_out1) begin
                                    // op:_acc_data/OP447
                                    acc_data_9 <= 32'd2147483647;
                                 end
                                 else begin
                                    // op:_acc_data/OP446
                                    acc_data_9 <= 32'd2147483648;
                                 end
                              end
                              else begin
                                 // op:_acc_data/OP443
                                 acc_data_9 <= avg_pool_Add_33Ux33U_33U_4_64_out1[31:0];
                              end
                           end
                        end
                     end
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_acc_data_10
         // Sharing or Control mux
         // Sharing/Controlling 8 operation(s) on drive_acc_data_10
         // at: avg_pool.h:98:59
         // at: avg_pool.h:66:17
         // at: avg_pool.h:70:19
         // at: avg_pool.h:81:19
         // at: avg_pool.h:98:25
         // at: avg_pool.h:95:23
         // at: avg_pool.h:93:23
         // at: avg_pool.h:61:17
         always @(posedge clk or negedge rstn)
          begin :drive_acc_data_10
            if (rstn == 1'b0) begin
               // op:_acc_data/OP193
               acc_data_10 <= 32'd0000000000;
            end
            else begin
               case (init) 

                  1'b1:                   begin
                     // op:_acc_data/OP942
                     acc_data_10 <= 32'd0000000000;
                  end
                  
                  1'b0:                   begin
                     if (avg_pool_And_1Ux1U_1U_4_4_out1) begin
                        // op:_acc_data/OP889
                        acc_data_10 <= in_data_10;
                     end
                     else begin
                        if (avg_pool_And_1Ux1U_1U_4_5_out1) begin
                           if (acc_cnt_clear_1d) begin
                              // op:_acc_data/OP468
                              acc_data_10 <= in_data_10;
                           end
                           else begin
                              if (avg_pool_Or_1Ux1U_1U_4_69_out1) begin
                                 if (avg_pool_GtiLLs33_4_71_out1) begin
                                    // op:_acc_data/OP466
                                    acc_data_10 <= 32'd2147483647;
                                 end
                                 else begin
                                    // op:_acc_data/OP465
                                    acc_data_10 <= 32'd2147483648;
                                 end
                              end
                              else begin
                                 // op:_acc_data/OP462
                                 acc_data_10 <= avg_pool_Add_33Ux33U_33U_4_70_out1[31:0];
                              end
                           end
                        end
                     end
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_acc_data_11
         // Sharing or Control mux
         // Sharing/Controlling 8 operation(s) on drive_acc_data_11
         // at: avg_pool.h:98:59
         // at: avg_pool.h:66:17
         // at: avg_pool.h:70:19
         // at: avg_pool.h:81:19
         // at: avg_pool.h:98:25
         // at: avg_pool.h:95:23
         // at: avg_pool.h:93:23
         // at: avg_pool.h:61:17
         always @(posedge clk or negedge rstn)
          begin :drive_acc_data_11
            if (rstn == 1'b0) begin
               // op:_acc_data/OP194
               acc_data_11 <= 32'd0000000000;
            end
            else begin
               case (init) 

                  1'b1:                   begin
                     // op:_acc_data/OP943
                     acc_data_11 <= 32'd0000000000;
                  end
                  
                  1'b0:                   begin
                     if (avg_pool_And_1Ux1U_1U_4_4_out1) begin
                        // op:_acc_data/OP891
                        acc_data_11 <= in_data_11;
                     end
                     else begin
                        if (avg_pool_And_1Ux1U_1U_4_5_out1) begin
                           if (acc_cnt_clear_1d) begin
                              // op:_acc_data/OP487
                              acc_data_11 <= in_data_11;
                           end
                           else begin
                              if (avg_pool_Or_1Ux1U_1U_4_75_out1) begin
                                 if (avg_pool_GtiLLs33_4_77_out1) begin
                                    // op:_acc_data/OP485
                                    acc_data_11 <= 32'd2147483647;
                                 end
                                 else begin
                                    // op:_acc_data/OP484
                                    acc_data_11 <= 32'd2147483648;
                                 end
                              end
                              else begin
                                 // op:_acc_data/OP481
                                 acc_data_11 <= avg_pool_Add_33Ux33U_33U_4_76_out1[31:0];
                              end
                           end
                        end
                     end
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_acc_data_12
         // Sharing or Control mux
         // Sharing/Controlling 8 operation(s) on drive_acc_data_12
         // at: avg_pool.h:98:59
         // at: avg_pool.h:66:17
         // at: avg_pool.h:70:19
         // at: avg_pool.h:81:19
         // at: avg_pool.h:98:25
         // at: avg_pool.h:95:23
         // at: avg_pool.h:93:23
         // at: avg_pool.h:61:17
         always @(posedge clk or negedge rstn)
          begin :drive_acc_data_12
            if (rstn == 1'b0) begin
               // op:_acc_data/OP195
               acc_data_12 <= 32'd0000000000;
            end
            else begin
               case (init) 

                  1'b1:                   begin
                     // op:_acc_data/OP944
                     acc_data_12 <= 32'd0000000000;
                  end
                  
                  1'b0:                   begin
                     if (avg_pool_And_1Ux1U_1U_4_4_out1) begin
                        // op:_acc_data/OP893
                        acc_data_12 <= in_data_12;
                     end
                     else begin
                        if (avg_pool_And_1Ux1U_1U_4_5_out1) begin
                           if (acc_cnt_clear_1d) begin
                              // op:_acc_data/OP506
                              acc_data_12 <= in_data_12;
                           end
                           else begin
                              if (avg_pool_Or_1Ux1U_1U_4_81_out1) begin
                                 if (avg_pool_GtiLLs33_4_83_out1) begin
                                    // op:_acc_data/OP504
                                    acc_data_12 <= 32'd2147483647;
                                 end
                                 else begin
                                    // op:_acc_data/OP503
                                    acc_data_12 <= 32'd2147483648;
                                 end
                              end
                              else begin
                                 // op:_acc_data/OP500
                                 acc_data_12 <= avg_pool_Add_33Ux33U_33U_4_82_out1[31:0];
                              end
                           end
                        end
                     end
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_acc_data_13
         // Sharing or Control mux
         // Sharing/Controlling 8 operation(s) on drive_acc_data_13
         // at: avg_pool.h:98:59
         // at: avg_pool.h:66:17
         // at: avg_pool.h:70:19
         // at: avg_pool.h:81:19
         // at: avg_pool.h:98:25
         // at: avg_pool.h:95:23
         // at: avg_pool.h:93:23
         // at: avg_pool.h:61:17
         always @(posedge clk or negedge rstn)
          begin :drive_acc_data_13
            if (rstn == 1'b0) begin
               // op:_acc_data/OP196
               acc_data_13 <= 32'd0000000000;
            end
            else begin
               case (init) 

                  1'b1:                   begin
                     // op:_acc_data/OP945
                     acc_data_13 <= 32'd0000000000;
                  end
                  
                  1'b0:                   begin
                     if (avg_pool_And_1Ux1U_1U_4_4_out1) begin
                        // op:_acc_data/OP895
                        acc_data_13 <= in_data_13;
                     end
                     else begin
                        if (avg_pool_And_1Ux1U_1U_4_5_out1) begin
                           if (acc_cnt_clear_1d) begin
                              // op:_acc_data/OP525
                              acc_data_13 <= in_data_13;
                           end
                           else begin
                              if (avg_pool_Or_1Ux1U_1U_4_87_out1) begin
                                 if (avg_pool_GtiLLs33_4_89_out1) begin
                                    // op:_acc_data/OP523
                                    acc_data_13 <= 32'd2147483647;
                                 end
                                 else begin
                                    // op:_acc_data/OP522
                                    acc_data_13 <= 32'd2147483648;
                                 end
                              end
                              else begin
                                 // op:_acc_data/OP519
                                 acc_data_13 <= avg_pool_Add_33Ux33U_33U_4_88_out1[31:0];
                              end
                           end
                        end
                     end
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_acc_data_14
         // Sharing or Control mux
         // Sharing/Controlling 8 operation(s) on drive_acc_data_14
         // at: avg_pool.h:98:59
         // at: avg_pool.h:66:17
         // at: avg_pool.h:70:19
         // at: avg_pool.h:81:19
         // at: avg_pool.h:98:25
         // at: avg_pool.h:95:23
         // at: avg_pool.h:93:23
         // at: avg_pool.h:61:17
         always @(posedge clk or negedge rstn)
          begin :drive_acc_data_14
            if (rstn == 1'b0) begin
               // op:_acc_data/OP197
               acc_data_14 <= 32'd0000000000;
            end
            else begin
               case (init) 

                  1'b1:                   begin
                     // op:_acc_data/OP946
                     acc_data_14 <= 32'd0000000000;
                  end
                  
                  1'b0:                   begin
                     if (avg_pool_And_1Ux1U_1U_4_4_out1) begin
                        // op:_acc_data/OP897
                        acc_data_14 <= in_data_14;
                     end
                     else begin
                        if (avg_pool_And_1Ux1U_1U_4_5_out1) begin
                           if (acc_cnt_clear_1d) begin
                              // op:_acc_data/OP544
                              acc_data_14 <= in_data_14;
                           end
                           else begin
                              if (avg_pool_Or_1Ux1U_1U_4_93_out1) begin
                                 if (avg_pool_GtiLLs33_4_95_out1) begin
                                    // op:_acc_data/OP542
                                    acc_data_14 <= 32'd2147483647;
                                 end
                                 else begin
                                    // op:_acc_data/OP541
                                    acc_data_14 <= 32'd2147483648;
                                 end
                              end
                              else begin
                                 // op:_acc_data/OP538
                                 acc_data_14 <= avg_pool_Add_33Ux33U_33U_4_94_out1[31:0];
                              end
                           end
                        end
                     end
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_acc_data_15
         // Sharing or Control mux
         // Sharing/Controlling 8 operation(s) on drive_acc_data_15
         // at: avg_pool.h:98:59
         // at: avg_pool.h:66:17
         // at: avg_pool.h:70:19
         // at: avg_pool.h:81:19
         // at: avg_pool.h:98:25
         // at: avg_pool.h:95:23
         // at: avg_pool.h:93:23
         // at: avg_pool.h:61:17
         always @(posedge clk or negedge rstn)
          begin :drive_acc_data_15
            if (rstn == 1'b0) begin
               // op:_acc_data/OP198
               acc_data_15 <= 32'd0000000000;
            end
            else begin
               case (init) 

                  1'b1:                   begin
                     // op:_acc_data/OP947
                     acc_data_15 <= 32'd0000000000;
                  end
                  
                  1'b0:                   begin
                     if (avg_pool_And_1Ux1U_1U_4_4_out1) begin
                        // op:_acc_data/OP899
                        acc_data_15 <= in_data_15;
                     end
                     else begin
                        if (avg_pool_And_1Ux1U_1U_4_5_out1) begin
                           if (acc_cnt_clear_1d) begin
                              // op:_acc_data/OP563
                              acc_data_15 <= in_data_15;
                           end
                           else begin
                              if (avg_pool_Or_1Ux1U_1U_4_99_out1) begin
                                 if (avg_pool_GtiLLs33_4_101_out1) begin
                                    // op:_acc_data/OP561
                                    acc_data_15 <= 32'd2147483647;
                                 end
                                 else begin
                                    // op:_acc_data/OP560
                                    acc_data_15 <= 32'd2147483648;
                                 end
                              end
                              else begin
                                 // op:_acc_data/OP557
                                 acc_data_15 <= avg_pool_Add_33Ux33U_33U_4_100_out1[31:0];
                              end
                           end
                        end
                     end
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_acc_data_16
         // Sharing or Control mux
         // Sharing/Controlling 8 operation(s) on drive_acc_data_16
         // at: avg_pool.h:98:59
         // at: avg_pool.h:66:17
         // at: avg_pool.h:70:19
         // at: avg_pool.h:81:19
         // at: avg_pool.h:98:25
         // at: avg_pool.h:95:23
         // at: avg_pool.h:93:23
         // at: avg_pool.h:61:17
         always @(posedge clk or negedge rstn)
          begin :drive_acc_data_16
            if (rstn == 1'b0) begin
               // op:_acc_data/OP199
               acc_data_16 <= 32'd0000000000;
            end
            else begin
               case (init) 

                  1'b1:                   begin
                     // op:_acc_data/OP948
                     acc_data_16 <= 32'd0000000000;
                  end
                  
                  1'b0:                   begin
                     if (avg_pool_And_1Ux1U_1U_4_4_out1) begin
                        // op:_acc_data/OP901
                        acc_data_16 <= in_data_16;
                     end
                     else begin
                        if (avg_pool_And_1Ux1U_1U_4_5_out1) begin
                           if (acc_cnt_clear_1d) begin
                              // op:_acc_data/OP582
                              acc_data_16 <= in_data_16;
                           end
                           else begin
                              if (avg_pool_Or_1Ux1U_1U_4_105_out1) begin
                                 if (avg_pool_GtiLLs33_4_107_out1) begin
                                    // op:_acc_data/OP580
                                    acc_data_16 <= 32'd2147483647;
                                 end
                                 else begin
                                    // op:_acc_data/OP579
                                    acc_data_16 <= 32'd2147483648;
                                 end
                              end
                              else begin
                                 // op:_acc_data/OP576
                                 acc_data_16 <= avg_pool_Add_33Ux33U_33U_4_106_out1[31:0];
                              end
                           end
                        end
                     end
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_acc_data_17
         // Sharing or Control mux
         // Sharing/Controlling 8 operation(s) on drive_acc_data_17
         // at: avg_pool.h:98:59
         // at: avg_pool.h:66:17
         // at: avg_pool.h:70:19
         // at: avg_pool.h:81:19
         // at: avg_pool.h:98:25
         // at: avg_pool.h:95:23
         // at: avg_pool.h:93:23
         // at: avg_pool.h:61:17
         always @(posedge clk or negedge rstn)
          begin :drive_acc_data_17
            if (rstn == 1'b0) begin
               // op:_acc_data/OP200
               acc_data_17 <= 32'd0000000000;
            end
            else begin
               case (init) 

                  1'b1:                   begin
                     // op:_acc_data/OP949
                     acc_data_17 <= 32'd0000000000;
                  end
                  
                  1'b0:                   begin
                     if (avg_pool_And_1Ux1U_1U_4_4_out1) begin
                        // op:_acc_data/OP903
                        acc_data_17 <= in_data_17;
                     end
                     else begin
                        if (avg_pool_And_1Ux1U_1U_4_5_out1) begin
                           if (acc_cnt_clear_1d) begin
                              // op:_acc_data/OP601
                              acc_data_17 <= in_data_17;
                           end
                           else begin
                              if (avg_pool_Or_1Ux1U_1U_4_111_out1) begin
                                 if (avg_pool_GtiLLs33_4_113_out1) begin
                                    // op:_acc_data/OP599
                                    acc_data_17 <= 32'd2147483647;
                                 end
                                 else begin
                                    // op:_acc_data/OP598
                                    acc_data_17 <= 32'd2147483648;
                                 end
                              end
                              else begin
                                 // op:_acc_data/OP595
                                 acc_data_17 <= avg_pool_Add_33Ux33U_33U_4_112_out1[31:0];
                              end
                           end
                        end
                     end
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_acc_data_18
         // Sharing or Control mux
         // Sharing/Controlling 8 operation(s) on drive_acc_data_18
         // at: avg_pool.h:98:59
         // at: avg_pool.h:66:17
         // at: avg_pool.h:70:19
         // at: avg_pool.h:81:19
         // at: avg_pool.h:98:25
         // at: avg_pool.h:95:23
         // at: avg_pool.h:93:23
         // at: avg_pool.h:61:17
         always @(posedge clk or negedge rstn)
          begin :drive_acc_data_18
            if (rstn == 1'b0) begin
               // op:_acc_data/OP201
               acc_data_18 <= 32'd0000000000;
            end
            else begin
               case (init) 

                  1'b1:                   begin
                     // op:_acc_data/OP950
                     acc_data_18 <= 32'd0000000000;
                  end
                  
                  1'b0:                   begin
                     if (avg_pool_And_1Ux1U_1U_4_4_out1) begin
                        // op:_acc_data/OP905
                        acc_data_18 <= in_data_18;
                     end
                     else begin
                        if (avg_pool_And_1Ux1U_1U_4_5_out1) begin
                           if (acc_cnt_clear_1d) begin
                              // op:_acc_data/OP620
                              acc_data_18 <= in_data_18;
                           end
                           else begin
                              if (avg_pool_Or_1Ux1U_1U_4_117_out1) begin
                                 if (avg_pool_GtiLLs33_4_119_out1) begin
                                    // op:_acc_data/OP618
                                    acc_data_18 <= 32'd2147483647;
                                 end
                                 else begin
                                    // op:_acc_data/OP617
                                    acc_data_18 <= 32'd2147483648;
                                 end
                              end
                              else begin
                                 // op:_acc_data/OP614
                                 acc_data_18 <= avg_pool_Add_33Ux33U_33U_4_118_out1[31:0];
                              end
                           end
                        end
                     end
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_acc_data_19
         // Sharing or Control mux
         // Sharing/Controlling 8 operation(s) on drive_acc_data_19
         // at: avg_pool.h:98:59
         // at: avg_pool.h:66:17
         // at: avg_pool.h:70:19
         // at: avg_pool.h:81:19
         // at: avg_pool.h:98:25
         // at: avg_pool.h:95:23
         // at: avg_pool.h:93:23
         // at: avg_pool.h:61:17
         always @(posedge clk or negedge rstn)
          begin :drive_acc_data_19
            if (rstn == 1'b0) begin
               // op:_acc_data/OP202
               acc_data_19 <= 32'd0000000000;
            end
            else begin
               case (init) 

                  1'b1:                   begin
                     // op:_acc_data/OP951
                     acc_data_19 <= 32'd0000000000;
                  end
                  
                  1'b0:                   begin
                     if (avg_pool_And_1Ux1U_1U_4_4_out1) begin
                        // op:_acc_data/OP907
                        acc_data_19 <= in_data_19;
                     end
                     else begin
                        if (avg_pool_And_1Ux1U_1U_4_5_out1) begin
                           if (acc_cnt_clear_1d) begin
                              // op:_acc_data/OP639
                              acc_data_19 <= in_data_19;
                           end
                           else begin
                              if (avg_pool_Or_1Ux1U_1U_4_123_out1) begin
                                 if (avg_pool_GtiLLs33_4_125_out1) begin
                                    // op:_acc_data/OP637
                                    acc_data_19 <= 32'd2147483647;
                                 end
                                 else begin
                                    // op:_acc_data/OP636
                                    acc_data_19 <= 32'd2147483648;
                                 end
                              end
                              else begin
                                 // op:_acc_data/OP633
                                 acc_data_19 <= avg_pool_Add_33Ux33U_33U_4_124_out1[31:0];
                              end
                           end
                        end
                     end
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_acc_data_20
         // Sharing or Control mux
         // Sharing/Controlling 8 operation(s) on drive_acc_data_20
         // at: avg_pool.h:98:59
         // at: avg_pool.h:66:17
         // at: avg_pool.h:70:19
         // at: avg_pool.h:81:19
         // at: avg_pool.h:98:25
         // at: avg_pool.h:95:23
         // at: avg_pool.h:93:23
         // at: avg_pool.h:61:17
         always @(posedge clk or negedge rstn)
          begin :drive_acc_data_20
            if (rstn == 1'b0) begin
               // op:_acc_data/OP203
               acc_data_20 <= 32'd0000000000;
            end
            else begin
               case (init) 

                  1'b1:                   begin
                     // op:_acc_data/OP952
                     acc_data_20 <= 32'd0000000000;
                  end
                  
                  1'b0:                   begin
                     if (avg_pool_And_1Ux1U_1U_4_4_out1) begin
                        // op:_acc_data/OP909
                        acc_data_20 <= in_data_20;
                     end
                     else begin
                        if (avg_pool_And_1Ux1U_1U_4_5_out1) begin
                           if (acc_cnt_clear_1d) begin
                              // op:_acc_data/OP658
                              acc_data_20 <= in_data_20;
                           end
                           else begin
                              if (avg_pool_Or_1Ux1U_1U_4_129_out1) begin
                                 if (avg_pool_GtiLLs33_4_131_out1) begin
                                    // op:_acc_data/OP656
                                    acc_data_20 <= 32'd2147483647;
                                 end
                                 else begin
                                    // op:_acc_data/OP655
                                    acc_data_20 <= 32'd2147483648;
                                 end
                              end
                              else begin
                                 // op:_acc_data/OP652
                                 acc_data_20 <= avg_pool_Add_33Ux33U_33U_4_130_out1[31:0];
                              end
                           end
                        end
                     end
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_acc_data_21
         // Sharing or Control mux
         // Sharing/Controlling 8 operation(s) on drive_acc_data_21
         // at: avg_pool.h:98:59
         // at: avg_pool.h:66:17
         // at: avg_pool.h:70:19
         // at: avg_pool.h:81:19
         // at: avg_pool.h:98:25
         // at: avg_pool.h:95:23
         // at: avg_pool.h:93:23
         // at: avg_pool.h:61:17
         always @(posedge clk or negedge rstn)
          begin :drive_acc_data_21
            if (rstn == 1'b0) begin
               // op:_acc_data/OP204
               acc_data_21 <= 32'd0000000000;
            end
            else begin
               case (init) 

                  1'b1:                   begin
                     // op:_acc_data/OP953
                     acc_data_21 <= 32'd0000000000;
                  end
                  
                  1'b0:                   begin
                     if (avg_pool_And_1Ux1U_1U_4_4_out1) begin
                        // op:_acc_data/OP911
                        acc_data_21 <= in_data_21;
                     end
                     else begin
                        if (avg_pool_And_1Ux1U_1U_4_5_out1) begin
                           if (acc_cnt_clear_1d) begin
                              // op:_acc_data/OP677
                              acc_data_21 <= in_data_21;
                           end
                           else begin
                              if (avg_pool_Or_1Ux1U_1U_4_135_out1) begin
                                 if (avg_pool_GtiLLs33_4_137_out1) begin
                                    // op:_acc_data/OP675
                                    acc_data_21 <= 32'd2147483647;
                                 end
                                 else begin
                                    // op:_acc_data/OP674
                                    acc_data_21 <= 32'd2147483648;
                                 end
                              end
                              else begin
                                 // op:_acc_data/OP671
                                 acc_data_21 <= avg_pool_Add_33Ux33U_33U_4_136_out1[31:0];
                              end
                           end
                        end
                     end
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_acc_data_22
         // Sharing or Control mux
         // Sharing/Controlling 8 operation(s) on drive_acc_data_22
         // at: avg_pool.h:98:59
         // at: avg_pool.h:66:17
         // at: avg_pool.h:70:19
         // at: avg_pool.h:81:19
         // at: avg_pool.h:98:25
         // at: avg_pool.h:95:23
         // at: avg_pool.h:93:23
         // at: avg_pool.h:61:17
         always @(posedge clk or negedge rstn)
          begin :drive_acc_data_22
            if (rstn == 1'b0) begin
               // op:_acc_data/OP205
               acc_data_22 <= 32'd0000000000;
            end
            else begin
               case (init) 

                  1'b1:                   begin
                     // op:_acc_data/OP954
                     acc_data_22 <= 32'd0000000000;
                  end
                  
                  1'b0:                   begin
                     if (avg_pool_And_1Ux1U_1U_4_4_out1) begin
                        // op:_acc_data/OP913
                        acc_data_22 <= in_data_22;
                     end
                     else begin
                        if (avg_pool_And_1Ux1U_1U_4_5_out1) begin
                           if (acc_cnt_clear_1d) begin
                              // op:_acc_data/OP696
                              acc_data_22 <= in_data_22;
                           end
                           else begin
                              if (avg_pool_Or_1Ux1U_1U_4_141_out1) begin
                                 if (avg_pool_GtiLLs33_4_143_out1) begin
                                    // op:_acc_data/OP694
                                    acc_data_22 <= 32'd2147483647;
                                 end
                                 else begin
                                    // op:_acc_data/OP693
                                    acc_data_22 <= 32'd2147483648;
                                 end
                              end
                              else begin
                                 // op:_acc_data/OP690
                                 acc_data_22 <= avg_pool_Add_33Ux33U_33U_4_142_out1[31:0];
                              end
                           end
                        end
                     end
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_acc_data_23
         // Sharing or Control mux
         // Sharing/Controlling 8 operation(s) on drive_acc_data_23
         // at: avg_pool.h:98:59
         // at: avg_pool.h:66:17
         // at: avg_pool.h:70:19
         // at: avg_pool.h:81:19
         // at: avg_pool.h:98:25
         // at: avg_pool.h:95:23
         // at: avg_pool.h:93:23
         // at: avg_pool.h:61:17
         always @(posedge clk or negedge rstn)
          begin :drive_acc_data_23
            if (rstn == 1'b0) begin
               // op:_acc_data/OP206
               acc_data_23 <= 32'd0000000000;
            end
            else begin
               case (init) 

                  1'b1:                   begin
                     // op:_acc_data/OP955
                     acc_data_23 <= 32'd0000000000;
                  end
                  
                  1'b0:                   begin
                     if (avg_pool_And_1Ux1U_1U_4_4_out1) begin
                        // op:_acc_data/OP915
                        acc_data_23 <= in_data_23;
                     end
                     else begin
                        if (avg_pool_And_1Ux1U_1U_4_5_out1) begin
                           if (acc_cnt_clear_1d) begin
                              // op:_acc_data/OP715
                              acc_data_23 <= in_data_23;
                           end
                           else begin
                              if (avg_pool_Or_1Ux1U_1U_4_147_out1) begin
                                 if (avg_pool_GtiLLs33_4_149_out1) begin
                                    // op:_acc_data/OP713
                                    acc_data_23 <= 32'd2147483647;
                                 end
                                 else begin
                                    // op:_acc_data/OP712
                                    acc_data_23 <= 32'd2147483648;
                                 end
                              end
                              else begin
                                 // op:_acc_data/OP709
                                 acc_data_23 <= avg_pool_Add_33Ux33U_33U_4_148_out1[31:0];
                              end
                           end
                        end
                     end
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_acc_data_24
         // Sharing or Control mux
         // Sharing/Controlling 8 operation(s) on drive_acc_data_24
         // at: avg_pool.h:98:59
         // at: avg_pool.h:66:17
         // at: avg_pool.h:70:19
         // at: avg_pool.h:81:19
         // at: avg_pool.h:98:25
         // at: avg_pool.h:95:23
         // at: avg_pool.h:93:23
         // at: avg_pool.h:61:17
         always @(posedge clk or negedge rstn)
          begin :drive_acc_data_24
            if (rstn == 1'b0) begin
               // op:_acc_data/OP207
               acc_data_24 <= 32'd0000000000;
            end
            else begin
               case (init) 

                  1'b1:                   begin
                     // op:_acc_data/OP956
                     acc_data_24 <= 32'd0000000000;
                  end
                  
                  1'b0:                   begin
                     if (avg_pool_And_1Ux1U_1U_4_4_out1) begin
                        // op:_acc_data/OP917
                        acc_data_24 <= in_data_24;
                     end
                     else begin
                        if (avg_pool_And_1Ux1U_1U_4_5_out1) begin
                           if (acc_cnt_clear_1d) begin
                              // op:_acc_data/OP734
                              acc_data_24 <= in_data_24;
                           end
                           else begin
                              if (avg_pool_Or_1Ux1U_1U_4_153_out1) begin
                                 if (avg_pool_GtiLLs33_4_155_out1) begin
                                    // op:_acc_data/OP732
                                    acc_data_24 <= 32'd2147483647;
                                 end
                                 else begin
                                    // op:_acc_data/OP731
                                    acc_data_24 <= 32'd2147483648;
                                 end
                              end
                              else begin
                                 // op:_acc_data/OP728
                                 acc_data_24 <= avg_pool_Add_33Ux33U_33U_4_154_out1[31:0];
                              end
                           end
                        end
                     end
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_acc_data_25
         // Sharing or Control mux
         // Sharing/Controlling 8 operation(s) on drive_acc_data_25
         // at: avg_pool.h:98:59
         // at: avg_pool.h:66:17
         // at: avg_pool.h:70:19
         // at: avg_pool.h:81:19
         // at: avg_pool.h:98:25
         // at: avg_pool.h:95:23
         // at: avg_pool.h:93:23
         // at: avg_pool.h:61:17
         always @(posedge clk or negedge rstn)
          begin :drive_acc_data_25
            if (rstn == 1'b0) begin
               // op:_acc_data/OP208
               acc_data_25 <= 32'd0000000000;
            end
            else begin
               case (init) 

                  1'b1:                   begin
                     // op:_acc_data/OP957
                     acc_data_25 <= 32'd0000000000;
                  end
                  
                  1'b0:                   begin
                     if (avg_pool_And_1Ux1U_1U_4_4_out1) begin
                        // op:_acc_data/OP919
                        acc_data_25 <= in_data_25;
                     end
                     else begin
                        if (avg_pool_And_1Ux1U_1U_4_5_out1) begin
                           if (acc_cnt_clear_1d) begin
                              // op:_acc_data/OP753
                              acc_data_25 <= in_data_25;
                           end
                           else begin
                              if (avg_pool_Or_1Ux1U_1U_4_159_out1) begin
                                 if (avg_pool_GtiLLs33_4_161_out1) begin
                                    // op:_acc_data/OP751
                                    acc_data_25 <= 32'd2147483647;
                                 end
                                 else begin
                                    // op:_acc_data/OP750
                                    acc_data_25 <= 32'd2147483648;
                                 end
                              end
                              else begin
                                 // op:_acc_data/OP747
                                 acc_data_25 <= avg_pool_Add_33Ux33U_33U_4_160_out1[31:0];
                              end
                           end
                        end
                     end
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_acc_data_26
         // Sharing or Control mux
         // Sharing/Controlling 8 operation(s) on drive_acc_data_26
         // at: avg_pool.h:98:59
         // at: avg_pool.h:66:17
         // at: avg_pool.h:70:19
         // at: avg_pool.h:81:19
         // at: avg_pool.h:98:25
         // at: avg_pool.h:95:23
         // at: avg_pool.h:93:23
         // at: avg_pool.h:61:17
         always @(posedge clk or negedge rstn)
          begin :drive_acc_data_26
            if (rstn == 1'b0) begin
               // op:_acc_data/OP209
               acc_data_26 <= 32'd0000000000;
            end
            else begin
               case (init) 

                  1'b1:                   begin
                     // op:_acc_data/OP958
                     acc_data_26 <= 32'd0000000000;
                  end
                  
                  1'b0:                   begin
                     if (avg_pool_And_1Ux1U_1U_4_4_out1) begin
                        // op:_acc_data/OP921
                        acc_data_26 <= in_data_26;
                     end
                     else begin
                        if (avg_pool_And_1Ux1U_1U_4_5_out1) begin
                           if (acc_cnt_clear_1d) begin
                              // op:_acc_data/OP772
                              acc_data_26 <= in_data_26;
                           end
                           else begin
                              if (avg_pool_Or_1Ux1U_1U_4_165_out1) begin
                                 if (avg_pool_GtiLLs33_4_167_out1) begin
                                    // op:_acc_data/OP770
                                    acc_data_26 <= 32'd2147483647;
                                 end
                                 else begin
                                    // op:_acc_data/OP769
                                    acc_data_26 <= 32'd2147483648;
                                 end
                              end
                              else begin
                                 // op:_acc_data/OP766
                                 acc_data_26 <= avg_pool_Add_33Ux33U_33U_4_166_out1[31:0];
                              end
                           end
                        end
                     end
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_acc_data_27
         // Sharing or Control mux
         // Sharing/Controlling 8 operation(s) on drive_acc_data_27
         // at: avg_pool.h:98:59
         // at: avg_pool.h:66:17
         // at: avg_pool.h:70:19
         // at: avg_pool.h:81:19
         // at: avg_pool.h:98:25
         // at: avg_pool.h:95:23
         // at: avg_pool.h:93:23
         // at: avg_pool.h:61:17
         always @(posedge clk or negedge rstn)
          begin :drive_acc_data_27
            if (rstn == 1'b0) begin
               // op:_acc_data/OP210
               acc_data_27 <= 32'd0000000000;
            end
            else begin
               case (init) 

                  1'b1:                   begin
                     // op:_acc_data/OP959
                     acc_data_27 <= 32'd0000000000;
                  end
                  
                  1'b0:                   begin
                     if (avg_pool_And_1Ux1U_1U_4_4_out1) begin
                        // op:_acc_data/OP923
                        acc_data_27 <= in_data_27;
                     end
                     else begin
                        if (avg_pool_And_1Ux1U_1U_4_5_out1) begin
                           if (acc_cnt_clear_1d) begin
                              // op:_acc_data/OP791
                              acc_data_27 <= in_data_27;
                           end
                           else begin
                              if (avg_pool_Or_1Ux1U_1U_4_171_out1) begin
                                 if (avg_pool_GtiLLs33_4_173_out1) begin
                                    // op:_acc_data/OP789
                                    acc_data_27 <= 32'd2147483647;
                                 end
                                 else begin
                                    // op:_acc_data/OP788
                                    acc_data_27 <= 32'd2147483648;
                                 end
                              end
                              else begin
                                 // op:_acc_data/OP785
                                 acc_data_27 <= avg_pool_Add_33Ux33U_33U_4_172_out1[31:0];
                              end
                           end
                        end
                     end
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_acc_data_28
         // Sharing or Control mux
         // Sharing/Controlling 8 operation(s) on drive_acc_data_28
         // at: avg_pool.h:98:59
         // at: avg_pool.h:66:17
         // at: avg_pool.h:70:19
         // at: avg_pool.h:81:19
         // at: avg_pool.h:98:25
         // at: avg_pool.h:95:23
         // at: avg_pool.h:93:23
         // at: avg_pool.h:61:17
         always @(posedge clk or negedge rstn)
          begin :drive_acc_data_28
            if (rstn == 1'b0) begin
               // op:_acc_data/OP211
               acc_data_28 <= 32'd0000000000;
            end
            else begin
               case (init) 

                  1'b1:                   begin
                     // op:_acc_data/OP960
                     acc_data_28 <= 32'd0000000000;
                  end
                  
                  1'b0:                   begin
                     if (avg_pool_And_1Ux1U_1U_4_4_out1) begin
                        // op:_acc_data/OP925
                        acc_data_28 <= in_data_28;
                     end
                     else begin
                        if (avg_pool_And_1Ux1U_1U_4_5_out1) begin
                           if (acc_cnt_clear_1d) begin
                              // op:_acc_data/OP810
                              acc_data_28 <= in_data_28;
                           end
                           else begin
                              if (avg_pool_Or_1Ux1U_1U_4_177_out1) begin
                                 if (avg_pool_GtiLLs33_4_179_out1) begin
                                    // op:_acc_data/OP808
                                    acc_data_28 <= 32'd2147483647;
                                 end
                                 else begin
                                    // op:_acc_data/OP807
                                    acc_data_28 <= 32'd2147483648;
                                 end
                              end
                              else begin
                                 // op:_acc_data/OP804
                                 acc_data_28 <= avg_pool_Add_33Ux33U_33U_4_178_out1[31:0];
                              end
                           end
                        end
                     end
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_acc_data_29
         // Sharing or Control mux
         // Sharing/Controlling 8 operation(s) on drive_acc_data_29
         // at: avg_pool.h:98:59
         // at: avg_pool.h:66:17
         // at: avg_pool.h:70:19
         // at: avg_pool.h:81:19
         // at: avg_pool.h:98:25
         // at: avg_pool.h:95:23
         // at: avg_pool.h:93:23
         // at: avg_pool.h:61:17
         always @(posedge clk or negedge rstn)
          begin :drive_acc_data_29
            if (rstn == 1'b0) begin
               // op:_acc_data/OP212
               acc_data_29 <= 32'd0000000000;
            end
            else begin
               case (init) 

                  1'b1:                   begin
                     // op:_acc_data/OP961
                     acc_data_29 <= 32'd0000000000;
                  end
                  
                  1'b0:                   begin
                     if (avg_pool_And_1Ux1U_1U_4_4_out1) begin
                        // op:_acc_data/OP927
                        acc_data_29 <= in_data_29;
                     end
                     else begin
                        if (avg_pool_And_1Ux1U_1U_4_5_out1) begin
                           if (acc_cnt_clear_1d) begin
                              // op:_acc_data/OP829
                              acc_data_29 <= in_data_29;
                           end
                           else begin
                              if (avg_pool_Or_1Ux1U_1U_4_183_out1) begin
                                 if (avg_pool_GtiLLs33_4_185_out1) begin
                                    // op:_acc_data/OP827
                                    acc_data_29 <= 32'd2147483647;
                                 end
                                 else begin
                                    // op:_acc_data/OP826
                                    acc_data_29 <= 32'd2147483648;
                                 end
                              end
                              else begin
                                 // op:_acc_data/OP823
                                 acc_data_29 <= avg_pool_Add_33Ux33U_33U_4_184_out1[31:0];
                              end
                           end
                        end
                     end
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_acc_data_30
         // Sharing or Control mux
         // Sharing/Controlling 8 operation(s) on drive_acc_data_30
         // at: avg_pool.h:98:59
         // at: avg_pool.h:66:17
         // at: avg_pool.h:70:19
         // at: avg_pool.h:81:19
         // at: avg_pool.h:98:25
         // at: avg_pool.h:95:23
         // at: avg_pool.h:93:23
         // at: avg_pool.h:61:17
         always @(posedge clk or negedge rstn)
          begin :drive_acc_data_30
            if (rstn == 1'b0) begin
               // op:_acc_data/OP213
               acc_data_30 <= 32'd0000000000;
            end
            else begin
               case (init) 

                  1'b1:                   begin
                     // op:_acc_data/OP962
                     acc_data_30 <= 32'd0000000000;
                  end
                  
                  1'b0:                   begin
                     if (avg_pool_And_1Ux1U_1U_4_4_out1) begin
                        // op:_acc_data/OP929
                        acc_data_30 <= in_data_30;
                     end
                     else begin
                        if (avg_pool_And_1Ux1U_1U_4_5_out1) begin
                           if (acc_cnt_clear_1d) begin
                              // op:_acc_data/OP848
                              acc_data_30 <= in_data_30;
                           end
                           else begin
                              if (avg_pool_Or_1Ux1U_1U_4_189_out1) begin
                                 if (avg_pool_GtiLLs33_4_191_out1) begin
                                    // op:_acc_data/OP846
                                    acc_data_30 <= 32'd2147483647;
                                 end
                                 else begin
                                    // op:_acc_data/OP845
                                    acc_data_30 <= 32'd2147483648;
                                 end
                              end
                              else begin
                                 // op:_acc_data/OP842
                                 acc_data_30 <= avg_pool_Add_33Ux33U_33U_4_190_out1[31:0];
                              end
                           end
                        end
                     end
                  end
                  
               endcase

            end
         end

         // rtl_process:avg_pool/drive_acc_data_31
         // Sharing or Control mux
         // Sharing/Controlling 8 operation(s) on drive_acc_data_31
         // at: avg_pool.h:98:59
         // at: avg_pool.h:66:17
         // at: avg_pool.h:70:19
         // at: avg_pool.h:81:19
         // at: avg_pool.h:98:25
         // at: avg_pool.h:95:23
         // at: avg_pool.h:93:23
         // at: avg_pool.h:61:17
         always @(posedge clk or negedge rstn)
          begin :drive_acc_data_31
            if (rstn == 1'b0) begin
               // op:_acc_data/OP214
               acc_data_31 <= 32'd0000000000;
            end
            else begin
               case (init) 

                  1'b1:                   begin
                     // op:_acc_data/OP963
                     acc_data_31 <= 32'd0000000000;
                  end
                  
                  1'b0:                   begin
                     if (avg_pool_And_1Ux1U_1U_4_4_out1) begin
                        // op:_acc_data/OP931
                        acc_data_31 <= in_data_31;
                     end
                     else begin
                        if (avg_pool_And_1Ux1U_1U_4_5_out1) begin
                           if (acc_cnt_clear_1d) begin
                              // op:_acc_data/OP867
                              acc_data_31 <= in_data_31;
                           end
                           else begin
                              if (avg_pool_Or_1Ux1U_1U_4_195_out1) begin
                                 if (avg_pool_GtiLLs33_4_197_out1) begin
                                    // op:_acc_data/OP865
                                    acc_data_31 <= 32'd2147483647;
                                 end
                                 else begin
                                    // op:_acc_data/OP864
                                    acc_data_31 <= 32'd2147483648;
                                 end
                              end
                              else begin
                                 // op:_acc_data/OP861
                                 acc_data_31 <= avg_pool_Add_33Ux33U_33U_4_196_out1[31:0];
                              end
                           end
                        end
                     end
                  end
                  
               endcase

            end
         end

         // rtl_instance:avg_pool/avg_pool_Not_1U_1U_4_2
         // Resource=avg_pool_Not_1U_1U_4, Function=not : Inputs=1 Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:68:40
         assign avg_pool_Not_1U_1U_4_2_out1 = !acc_data_enable_1d;

         // rtl_instance:avg_pool/avg_pool_And_1Ux1U_1U_4_3
         // Resource=avg_pool_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:68:45
         assign avg_pool_And_1Ux1U_1U_4_3_out1 = avg_pool_Not_1U_1U_4_2_out1 & enable;

         // rtl_instance:avg_pool/avg_pool_And_1Ux1U_1U_4_4
         // Resource=avg_pool_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:68:67
         assign avg_pool_And_1Ux1U_1U_4_4_out1 = avg_pool_And_1Ux1U_1U_4_3_out1 & acc_data_clear_1d;

         // rtl_instance:avg_pool/avg_pool_And_1Ux1U_1U_4_5
         // Resource=avg_pool_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:73:42
         assign avg_pool_And_1Ux1U_1U_4_5_out1 = in_data_valid & enable;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_1_6
         // Resource=avg_pool_Add_33Ux33U_33U_1, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:86:35
         assign avg_pool_Add_33Ux33U_33U_1_6_out1 = {in_data_0[31], in_data_0} + {acc_data_0[31], acc_data_0};

         // rtl_instance:avg_pool/avg_pool_LtnLLs33_4_7
         // Resource=avg_pool_LtnLLs33_4, Function=lt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:38
         assign avg_pool_LtnLLs33_4_7_out1 = !avg_pool_Add_33Ux33U_33U_1_6_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_6_out1 < 33'd6442450944;

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_8
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:19
         assign avg_pool_GtiLLs33_4_8_out1 = avg_pool_Add_33Ux33U_33U_1_6_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_6_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Or_1Ux1U_1U_4_9
         // Resource=avg_pool_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:31
         assign avg_pool_Or_1Ux1U_1U_4_9_out1 = avg_pool_GtiLLs33_4_8_out1 | avg_pool_LtnLLs33_4_7_out1;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_4_10
         // Resource=avg_pool_Add_33Ux33U_33U_4, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:98:49
         assign avg_pool_Add_33Ux33U_33U_4_10_out1 = {in_data_0[31], in_data_0} + {acc_data_0[31], acc_data_0};

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_11
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:92:21
         assign avg_pool_GtiLLs33_4_11_out1 = avg_pool_Add_33Ux33U_33U_1_6_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_6_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_1_12
         // Resource=avg_pool_Add_33Ux33U_33U_1, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:86:35
         assign avg_pool_Add_33Ux33U_33U_1_12_out1 = {in_data_1[31], in_data_1} + {acc_data_1[31], acc_data_1};

         // rtl_instance:avg_pool/avg_pool_LtnLLs33_4_13
         // Resource=avg_pool_LtnLLs33_4, Function=lt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:38
         assign avg_pool_LtnLLs33_4_13_out1 = !avg_pool_Add_33Ux33U_33U_1_12_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_12_out1 < 33'd6442450944;

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_14
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:19
         assign avg_pool_GtiLLs33_4_14_out1 = avg_pool_Add_33Ux33U_33U_1_12_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_12_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Or_1Ux1U_1U_4_15
         // Resource=avg_pool_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:31
         assign avg_pool_Or_1Ux1U_1U_4_15_out1 = avg_pool_GtiLLs33_4_14_out1 | avg_pool_LtnLLs33_4_13_out1;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_4_16
         // Resource=avg_pool_Add_33Ux33U_33U_4, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:98:49
         assign avg_pool_Add_33Ux33U_33U_4_16_out1 = {in_data_1[31], in_data_1} + {acc_data_1[31], acc_data_1};

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_17
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:92:21
         assign avg_pool_GtiLLs33_4_17_out1 = avg_pool_Add_33Ux33U_33U_1_12_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_12_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_1_18
         // Resource=avg_pool_Add_33Ux33U_33U_1, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:86:35
         assign avg_pool_Add_33Ux33U_33U_1_18_out1 = {in_data_2[31], in_data_2} + {acc_data_2[31], acc_data_2};

         // rtl_instance:avg_pool/avg_pool_LtnLLs33_4_19
         // Resource=avg_pool_LtnLLs33_4, Function=lt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:38
         assign avg_pool_LtnLLs33_4_19_out1 = !avg_pool_Add_33Ux33U_33U_1_18_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_18_out1 < 33'd6442450944;

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_20
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:19
         assign avg_pool_GtiLLs33_4_20_out1 = avg_pool_Add_33Ux33U_33U_1_18_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_18_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Or_1Ux1U_1U_4_21
         // Resource=avg_pool_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:31
         assign avg_pool_Or_1Ux1U_1U_4_21_out1 = avg_pool_GtiLLs33_4_20_out1 | avg_pool_LtnLLs33_4_19_out1;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_4_22
         // Resource=avg_pool_Add_33Ux33U_33U_4, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:98:49
         assign avg_pool_Add_33Ux33U_33U_4_22_out1 = {in_data_2[31], in_data_2} + {acc_data_2[31], acc_data_2};

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_23
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:92:21
         assign avg_pool_GtiLLs33_4_23_out1 = avg_pool_Add_33Ux33U_33U_1_18_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_18_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_1_24
         // Resource=avg_pool_Add_33Ux33U_33U_1, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:86:35
         assign avg_pool_Add_33Ux33U_33U_1_24_out1 = {in_data_3[31], in_data_3} + {acc_data_3[31], acc_data_3};

         // rtl_instance:avg_pool/avg_pool_LtnLLs33_4_25
         // Resource=avg_pool_LtnLLs33_4, Function=lt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:38
         assign avg_pool_LtnLLs33_4_25_out1 = !avg_pool_Add_33Ux33U_33U_1_24_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_24_out1 < 33'd6442450944;

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_26
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:19
         assign avg_pool_GtiLLs33_4_26_out1 = avg_pool_Add_33Ux33U_33U_1_24_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_24_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Or_1Ux1U_1U_4_27
         // Resource=avg_pool_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:31
         assign avg_pool_Or_1Ux1U_1U_4_27_out1 = avg_pool_GtiLLs33_4_26_out1 | avg_pool_LtnLLs33_4_25_out1;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_4_28
         // Resource=avg_pool_Add_33Ux33U_33U_4, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:98:49
         assign avg_pool_Add_33Ux33U_33U_4_28_out1 = {in_data_3[31], in_data_3} + {acc_data_3[31], acc_data_3};

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_29
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:92:21
         assign avg_pool_GtiLLs33_4_29_out1 = avg_pool_Add_33Ux33U_33U_1_24_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_24_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_1_30
         // Resource=avg_pool_Add_33Ux33U_33U_1, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:86:35
         assign avg_pool_Add_33Ux33U_33U_1_30_out1 = {in_data_4[31], in_data_4} + {acc_data_4[31], acc_data_4};

         // rtl_instance:avg_pool/avg_pool_LtnLLs33_4_31
         // Resource=avg_pool_LtnLLs33_4, Function=lt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:38
         assign avg_pool_LtnLLs33_4_31_out1 = !avg_pool_Add_33Ux33U_33U_1_30_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_30_out1 < 33'd6442450944;

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_32
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:19
         assign avg_pool_GtiLLs33_4_32_out1 = avg_pool_Add_33Ux33U_33U_1_30_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_30_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Or_1Ux1U_1U_4_33
         // Resource=avg_pool_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:31
         assign avg_pool_Or_1Ux1U_1U_4_33_out1 = avg_pool_GtiLLs33_4_32_out1 | avg_pool_LtnLLs33_4_31_out1;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_4_34
         // Resource=avg_pool_Add_33Ux33U_33U_4, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:98:49
         assign avg_pool_Add_33Ux33U_33U_4_34_out1 = {in_data_4[31], in_data_4} + {acc_data_4[31], acc_data_4};

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_35
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:92:21
         assign avg_pool_GtiLLs33_4_35_out1 = avg_pool_Add_33Ux33U_33U_1_30_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_30_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_1_36
         // Resource=avg_pool_Add_33Ux33U_33U_1, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:86:35
         assign avg_pool_Add_33Ux33U_33U_1_36_out1 = {in_data_5[31], in_data_5} + {acc_data_5[31], acc_data_5};

         // rtl_instance:avg_pool/avg_pool_LtnLLs33_4_37
         // Resource=avg_pool_LtnLLs33_4, Function=lt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:38
         assign avg_pool_LtnLLs33_4_37_out1 = !avg_pool_Add_33Ux33U_33U_1_36_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_36_out1 < 33'd6442450944;

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_38
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:19
         assign avg_pool_GtiLLs33_4_38_out1 = avg_pool_Add_33Ux33U_33U_1_36_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_36_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Or_1Ux1U_1U_4_39
         // Resource=avg_pool_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:31
         assign avg_pool_Or_1Ux1U_1U_4_39_out1 = avg_pool_GtiLLs33_4_38_out1 | avg_pool_LtnLLs33_4_37_out1;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_4_40
         // Resource=avg_pool_Add_33Ux33U_33U_4, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:98:49
         assign avg_pool_Add_33Ux33U_33U_4_40_out1 = {in_data_5[31], in_data_5} + {acc_data_5[31], acc_data_5};

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_41
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:92:21
         assign avg_pool_GtiLLs33_4_41_out1 = avg_pool_Add_33Ux33U_33U_1_36_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_36_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_1_42
         // Resource=avg_pool_Add_33Ux33U_33U_1, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:86:35
         assign avg_pool_Add_33Ux33U_33U_1_42_out1 = {in_data_6[31], in_data_6} + {acc_data_6[31], acc_data_6};

         // rtl_instance:avg_pool/avg_pool_LtnLLs33_4_43
         // Resource=avg_pool_LtnLLs33_4, Function=lt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:38
         assign avg_pool_LtnLLs33_4_43_out1 = !avg_pool_Add_33Ux33U_33U_1_42_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_42_out1 < 33'd6442450944;

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_44
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:19
         assign avg_pool_GtiLLs33_4_44_out1 = avg_pool_Add_33Ux33U_33U_1_42_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_42_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Or_1Ux1U_1U_4_45
         // Resource=avg_pool_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:31
         assign avg_pool_Or_1Ux1U_1U_4_45_out1 = avg_pool_GtiLLs33_4_44_out1 | avg_pool_LtnLLs33_4_43_out1;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_4_46
         // Resource=avg_pool_Add_33Ux33U_33U_4, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:98:49
         assign avg_pool_Add_33Ux33U_33U_4_46_out1 = {in_data_6[31], in_data_6} + {acc_data_6[31], acc_data_6};

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_47
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:92:21
         assign avg_pool_GtiLLs33_4_47_out1 = avg_pool_Add_33Ux33U_33U_1_42_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_42_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_1_48
         // Resource=avg_pool_Add_33Ux33U_33U_1, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:86:35
         assign avg_pool_Add_33Ux33U_33U_1_48_out1 = {in_data_7[31], in_data_7} + {acc_data_7[31], acc_data_7};

         // rtl_instance:avg_pool/avg_pool_LtnLLs33_4_49
         // Resource=avg_pool_LtnLLs33_4, Function=lt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:38
         assign avg_pool_LtnLLs33_4_49_out1 = !avg_pool_Add_33Ux33U_33U_1_48_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_48_out1 < 33'd6442450944;

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_50
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:19
         assign avg_pool_GtiLLs33_4_50_out1 = avg_pool_Add_33Ux33U_33U_1_48_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_48_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Or_1Ux1U_1U_4_51
         // Resource=avg_pool_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:31
         assign avg_pool_Or_1Ux1U_1U_4_51_out1 = avg_pool_GtiLLs33_4_50_out1 | avg_pool_LtnLLs33_4_49_out1;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_4_52
         // Resource=avg_pool_Add_33Ux33U_33U_4, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:98:49
         assign avg_pool_Add_33Ux33U_33U_4_52_out1 = {in_data_7[31], in_data_7} + {acc_data_7[31], acc_data_7};

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_53
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:92:21
         assign avg_pool_GtiLLs33_4_53_out1 = avg_pool_Add_33Ux33U_33U_1_48_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_48_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_1_54
         // Resource=avg_pool_Add_33Ux33U_33U_1, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:86:35
         assign avg_pool_Add_33Ux33U_33U_1_54_out1 = {in_data_8[31], in_data_8} + {acc_data_8[31], acc_data_8};

         // rtl_instance:avg_pool/avg_pool_LtnLLs33_4_55
         // Resource=avg_pool_LtnLLs33_4, Function=lt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:38
         assign avg_pool_LtnLLs33_4_55_out1 = !avg_pool_Add_33Ux33U_33U_1_54_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_54_out1 < 33'd6442450944;

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_56
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:19
         assign avg_pool_GtiLLs33_4_56_out1 = avg_pool_Add_33Ux33U_33U_1_54_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_54_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Or_1Ux1U_1U_4_57
         // Resource=avg_pool_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:31
         assign avg_pool_Or_1Ux1U_1U_4_57_out1 = avg_pool_GtiLLs33_4_56_out1 | avg_pool_LtnLLs33_4_55_out1;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_4_58
         // Resource=avg_pool_Add_33Ux33U_33U_4, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:98:49
         assign avg_pool_Add_33Ux33U_33U_4_58_out1 = {in_data_8[31], in_data_8} + {acc_data_8[31], acc_data_8};

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_59
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:92:21
         assign avg_pool_GtiLLs33_4_59_out1 = avg_pool_Add_33Ux33U_33U_1_54_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_54_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_1_60
         // Resource=avg_pool_Add_33Ux33U_33U_1, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:86:35
         assign avg_pool_Add_33Ux33U_33U_1_60_out1 = {in_data_9[31], in_data_9} + {acc_data_9[31], acc_data_9};

         // rtl_instance:avg_pool/avg_pool_LtnLLs33_4_61
         // Resource=avg_pool_LtnLLs33_4, Function=lt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:38
         assign avg_pool_LtnLLs33_4_61_out1 = !avg_pool_Add_33Ux33U_33U_1_60_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_60_out1 < 33'd6442450944;

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_62
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:19
         assign avg_pool_GtiLLs33_4_62_out1 = avg_pool_Add_33Ux33U_33U_1_60_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_60_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Or_1Ux1U_1U_4_63
         // Resource=avg_pool_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:31
         assign avg_pool_Or_1Ux1U_1U_4_63_out1 = avg_pool_GtiLLs33_4_62_out1 | avg_pool_LtnLLs33_4_61_out1;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_4_64
         // Resource=avg_pool_Add_33Ux33U_33U_4, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:98:49
         assign avg_pool_Add_33Ux33U_33U_4_64_out1 = {in_data_9[31], in_data_9} + {acc_data_9[31], acc_data_9};

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_65
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:92:21
         assign avg_pool_GtiLLs33_4_65_out1 = avg_pool_Add_33Ux33U_33U_1_60_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_60_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_1_66
         // Resource=avg_pool_Add_33Ux33U_33U_1, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:86:35
         assign avg_pool_Add_33Ux33U_33U_1_66_out1 = {in_data_10[31], in_data_10} + {acc_data_10[31], acc_data_10};

         // rtl_instance:avg_pool/avg_pool_LtnLLs33_4_67
         // Resource=avg_pool_LtnLLs33_4, Function=lt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:38
         assign avg_pool_LtnLLs33_4_67_out1 = !avg_pool_Add_33Ux33U_33U_1_66_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_66_out1 < 33'd6442450944;

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_68
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:19
         assign avg_pool_GtiLLs33_4_68_out1 = avg_pool_Add_33Ux33U_33U_1_66_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_66_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Or_1Ux1U_1U_4_69
         // Resource=avg_pool_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:31
         assign avg_pool_Or_1Ux1U_1U_4_69_out1 = avg_pool_GtiLLs33_4_68_out1 | avg_pool_LtnLLs33_4_67_out1;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_4_70
         // Resource=avg_pool_Add_33Ux33U_33U_4, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:98:49
         assign avg_pool_Add_33Ux33U_33U_4_70_out1 = {in_data_10[31], in_data_10} + {acc_data_10[31], acc_data_10};

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_71
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:92:21
         assign avg_pool_GtiLLs33_4_71_out1 = avg_pool_Add_33Ux33U_33U_1_66_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_66_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_1_72
         // Resource=avg_pool_Add_33Ux33U_33U_1, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:86:35
         assign avg_pool_Add_33Ux33U_33U_1_72_out1 = {in_data_11[31], in_data_11} + {acc_data_11[31], acc_data_11};

         // rtl_instance:avg_pool/avg_pool_LtnLLs33_4_73
         // Resource=avg_pool_LtnLLs33_4, Function=lt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:38
         assign avg_pool_LtnLLs33_4_73_out1 = !avg_pool_Add_33Ux33U_33U_1_72_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_72_out1 < 33'd6442450944;

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_74
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:19
         assign avg_pool_GtiLLs33_4_74_out1 = avg_pool_Add_33Ux33U_33U_1_72_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_72_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Or_1Ux1U_1U_4_75
         // Resource=avg_pool_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:31
         assign avg_pool_Or_1Ux1U_1U_4_75_out1 = avg_pool_GtiLLs33_4_74_out1 | avg_pool_LtnLLs33_4_73_out1;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_4_76
         // Resource=avg_pool_Add_33Ux33U_33U_4, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:98:49
         assign avg_pool_Add_33Ux33U_33U_4_76_out1 = {in_data_11[31], in_data_11} + {acc_data_11[31], acc_data_11};

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_77
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:92:21
         assign avg_pool_GtiLLs33_4_77_out1 = avg_pool_Add_33Ux33U_33U_1_72_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_72_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_1_78
         // Resource=avg_pool_Add_33Ux33U_33U_1, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:86:35
         assign avg_pool_Add_33Ux33U_33U_1_78_out1 = {in_data_12[31], in_data_12} + {acc_data_12[31], acc_data_12};

         // rtl_instance:avg_pool/avg_pool_LtnLLs33_4_79
         // Resource=avg_pool_LtnLLs33_4, Function=lt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:38
         assign avg_pool_LtnLLs33_4_79_out1 = !avg_pool_Add_33Ux33U_33U_1_78_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_78_out1 < 33'd6442450944;

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_80
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:19
         assign avg_pool_GtiLLs33_4_80_out1 = avg_pool_Add_33Ux33U_33U_1_78_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_78_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Or_1Ux1U_1U_4_81
         // Resource=avg_pool_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:31
         assign avg_pool_Or_1Ux1U_1U_4_81_out1 = avg_pool_GtiLLs33_4_80_out1 | avg_pool_LtnLLs33_4_79_out1;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_4_82
         // Resource=avg_pool_Add_33Ux33U_33U_4, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:98:49
         assign avg_pool_Add_33Ux33U_33U_4_82_out1 = {in_data_12[31], in_data_12} + {acc_data_12[31], acc_data_12};

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_83
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:92:21
         assign avg_pool_GtiLLs33_4_83_out1 = avg_pool_Add_33Ux33U_33U_1_78_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_78_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_1_84
         // Resource=avg_pool_Add_33Ux33U_33U_1, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:86:35
         assign avg_pool_Add_33Ux33U_33U_1_84_out1 = {in_data_13[31], in_data_13} + {acc_data_13[31], acc_data_13};

         // rtl_instance:avg_pool/avg_pool_LtnLLs33_4_85
         // Resource=avg_pool_LtnLLs33_4, Function=lt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:38
         assign avg_pool_LtnLLs33_4_85_out1 = !avg_pool_Add_33Ux33U_33U_1_84_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_84_out1 < 33'd6442450944;

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_86
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:19
         assign avg_pool_GtiLLs33_4_86_out1 = avg_pool_Add_33Ux33U_33U_1_84_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_84_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Or_1Ux1U_1U_4_87
         // Resource=avg_pool_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:31
         assign avg_pool_Or_1Ux1U_1U_4_87_out1 = avg_pool_GtiLLs33_4_86_out1 | avg_pool_LtnLLs33_4_85_out1;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_4_88
         // Resource=avg_pool_Add_33Ux33U_33U_4, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:98:49
         assign avg_pool_Add_33Ux33U_33U_4_88_out1 = {in_data_13[31], in_data_13} + {acc_data_13[31], acc_data_13};

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_89
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:92:21
         assign avg_pool_GtiLLs33_4_89_out1 = avg_pool_Add_33Ux33U_33U_1_84_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_84_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_1_90
         // Resource=avg_pool_Add_33Ux33U_33U_1, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:86:35
         assign avg_pool_Add_33Ux33U_33U_1_90_out1 = {in_data_14[31], in_data_14} + {acc_data_14[31], acc_data_14};

         // rtl_instance:avg_pool/avg_pool_LtnLLs33_4_91
         // Resource=avg_pool_LtnLLs33_4, Function=lt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:38
         assign avg_pool_LtnLLs33_4_91_out1 = !avg_pool_Add_33Ux33U_33U_1_90_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_90_out1 < 33'd6442450944;

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_92
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:19
         assign avg_pool_GtiLLs33_4_92_out1 = avg_pool_Add_33Ux33U_33U_1_90_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_90_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Or_1Ux1U_1U_4_93
         // Resource=avg_pool_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:31
         assign avg_pool_Or_1Ux1U_1U_4_93_out1 = avg_pool_GtiLLs33_4_92_out1 | avg_pool_LtnLLs33_4_91_out1;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_4_94
         // Resource=avg_pool_Add_33Ux33U_33U_4, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:98:49
         assign avg_pool_Add_33Ux33U_33U_4_94_out1 = {in_data_14[31], in_data_14} + {acc_data_14[31], acc_data_14};

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_95
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:92:21
         assign avg_pool_GtiLLs33_4_95_out1 = avg_pool_Add_33Ux33U_33U_1_90_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_90_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_1_96
         // Resource=avg_pool_Add_33Ux33U_33U_1, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:86:35
         assign avg_pool_Add_33Ux33U_33U_1_96_out1 = {in_data_15[31], in_data_15} + {acc_data_15[31], acc_data_15};

         // rtl_instance:avg_pool/avg_pool_LtnLLs33_4_97
         // Resource=avg_pool_LtnLLs33_4, Function=lt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:38
         assign avg_pool_LtnLLs33_4_97_out1 = !avg_pool_Add_33Ux33U_33U_1_96_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_96_out1 < 33'd6442450944;

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_98
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:19
         assign avg_pool_GtiLLs33_4_98_out1 = avg_pool_Add_33Ux33U_33U_1_96_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_96_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Or_1Ux1U_1U_4_99
         // Resource=avg_pool_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:31
         assign avg_pool_Or_1Ux1U_1U_4_99_out1 = avg_pool_GtiLLs33_4_98_out1 | avg_pool_LtnLLs33_4_97_out1;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_4_100
         // Resource=avg_pool_Add_33Ux33U_33U_4, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:98:49
         assign avg_pool_Add_33Ux33U_33U_4_100_out1 = {in_data_15[31], in_data_15} + {acc_data_15[31], acc_data_15};

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_101
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:92:21
         assign avg_pool_GtiLLs33_4_101_out1 = avg_pool_Add_33Ux33U_33U_1_96_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_96_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_1_102
         // Resource=avg_pool_Add_33Ux33U_33U_1, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:86:35
         assign avg_pool_Add_33Ux33U_33U_1_102_out1 = {in_data_16[31], in_data_16} + {acc_data_16[31], acc_data_16};

         // rtl_instance:avg_pool/avg_pool_LtnLLs33_4_103
         // Resource=avg_pool_LtnLLs33_4, Function=lt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:38
         assign avg_pool_LtnLLs33_4_103_out1 = !avg_pool_Add_33Ux33U_33U_1_102_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_102_out1 < 33'd6442450944;

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_104
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:19
         assign avg_pool_GtiLLs33_4_104_out1 = avg_pool_Add_33Ux33U_33U_1_102_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_102_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Or_1Ux1U_1U_4_105
         // Resource=avg_pool_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:31
         assign avg_pool_Or_1Ux1U_1U_4_105_out1 = avg_pool_GtiLLs33_4_104_out1 | avg_pool_LtnLLs33_4_103_out1;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_4_106
         // Resource=avg_pool_Add_33Ux33U_33U_4, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:98:49
         assign avg_pool_Add_33Ux33U_33U_4_106_out1 = {in_data_16[31], in_data_16} + {acc_data_16[31], acc_data_16};

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_107
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:92:21
         assign avg_pool_GtiLLs33_4_107_out1 = avg_pool_Add_33Ux33U_33U_1_102_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_102_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_1_108
         // Resource=avg_pool_Add_33Ux33U_33U_1, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:86:35
         assign avg_pool_Add_33Ux33U_33U_1_108_out1 = {in_data_17[31], in_data_17} + {acc_data_17[31], acc_data_17};

         // rtl_instance:avg_pool/avg_pool_LtnLLs33_4_109
         // Resource=avg_pool_LtnLLs33_4, Function=lt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:38
         assign avg_pool_LtnLLs33_4_109_out1 = !avg_pool_Add_33Ux33U_33U_1_108_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_108_out1 < 33'd6442450944;

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_110
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:19
         assign avg_pool_GtiLLs33_4_110_out1 = avg_pool_Add_33Ux33U_33U_1_108_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_108_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Or_1Ux1U_1U_4_111
         // Resource=avg_pool_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:31
         assign avg_pool_Or_1Ux1U_1U_4_111_out1 = avg_pool_GtiLLs33_4_110_out1 | avg_pool_LtnLLs33_4_109_out1;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_4_112
         // Resource=avg_pool_Add_33Ux33U_33U_4, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:98:49
         assign avg_pool_Add_33Ux33U_33U_4_112_out1 = {in_data_17[31], in_data_17} + {acc_data_17[31], acc_data_17};

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_113
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:92:21
         assign avg_pool_GtiLLs33_4_113_out1 = avg_pool_Add_33Ux33U_33U_1_108_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_108_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_1_114
         // Resource=avg_pool_Add_33Ux33U_33U_1, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:86:35
         assign avg_pool_Add_33Ux33U_33U_1_114_out1 = {in_data_18[31], in_data_18} + {acc_data_18[31], acc_data_18};

         // rtl_instance:avg_pool/avg_pool_LtnLLs33_4_115
         // Resource=avg_pool_LtnLLs33_4, Function=lt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:38
         assign avg_pool_LtnLLs33_4_115_out1 = !avg_pool_Add_33Ux33U_33U_1_114_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_114_out1 < 33'd6442450944;

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_116
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:19
         assign avg_pool_GtiLLs33_4_116_out1 = avg_pool_Add_33Ux33U_33U_1_114_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_114_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Or_1Ux1U_1U_4_117
         // Resource=avg_pool_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:31
         assign avg_pool_Or_1Ux1U_1U_4_117_out1 = avg_pool_GtiLLs33_4_116_out1 | avg_pool_LtnLLs33_4_115_out1;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_4_118
         // Resource=avg_pool_Add_33Ux33U_33U_4, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:98:49
         assign avg_pool_Add_33Ux33U_33U_4_118_out1 = {in_data_18[31], in_data_18} + {acc_data_18[31], acc_data_18};

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_119
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:92:21
         assign avg_pool_GtiLLs33_4_119_out1 = avg_pool_Add_33Ux33U_33U_1_114_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_114_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_1_120
         // Resource=avg_pool_Add_33Ux33U_33U_1, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:86:35
         assign avg_pool_Add_33Ux33U_33U_1_120_out1 = {in_data_19[31], in_data_19} + {acc_data_19[31], acc_data_19};

         // rtl_instance:avg_pool/avg_pool_LtnLLs33_4_121
         // Resource=avg_pool_LtnLLs33_4, Function=lt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:38
         assign avg_pool_LtnLLs33_4_121_out1 = !avg_pool_Add_33Ux33U_33U_1_120_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_120_out1 < 33'd6442450944;

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_122
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:19
         assign avg_pool_GtiLLs33_4_122_out1 = avg_pool_Add_33Ux33U_33U_1_120_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_120_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Or_1Ux1U_1U_4_123
         // Resource=avg_pool_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:31
         assign avg_pool_Or_1Ux1U_1U_4_123_out1 = avg_pool_GtiLLs33_4_122_out1 | avg_pool_LtnLLs33_4_121_out1;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_4_124
         // Resource=avg_pool_Add_33Ux33U_33U_4, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:98:49
         assign avg_pool_Add_33Ux33U_33U_4_124_out1 = {in_data_19[31], in_data_19} + {acc_data_19[31], acc_data_19};

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_125
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:92:21
         assign avg_pool_GtiLLs33_4_125_out1 = avg_pool_Add_33Ux33U_33U_1_120_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_120_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_1_126
         // Resource=avg_pool_Add_33Ux33U_33U_1, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:86:35
         assign avg_pool_Add_33Ux33U_33U_1_126_out1 = {in_data_20[31], in_data_20} + {acc_data_20[31], acc_data_20};

         // rtl_instance:avg_pool/avg_pool_LtnLLs33_4_127
         // Resource=avg_pool_LtnLLs33_4, Function=lt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:38
         assign avg_pool_LtnLLs33_4_127_out1 = !avg_pool_Add_33Ux33U_33U_1_126_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_126_out1 < 33'd6442450944;

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_128
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:19
         assign avg_pool_GtiLLs33_4_128_out1 = avg_pool_Add_33Ux33U_33U_1_126_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_126_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Or_1Ux1U_1U_4_129
         // Resource=avg_pool_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:31
         assign avg_pool_Or_1Ux1U_1U_4_129_out1 = avg_pool_GtiLLs33_4_128_out1 | avg_pool_LtnLLs33_4_127_out1;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_4_130
         // Resource=avg_pool_Add_33Ux33U_33U_4, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:98:49
         assign avg_pool_Add_33Ux33U_33U_4_130_out1 = {in_data_20[31], in_data_20} + {acc_data_20[31], acc_data_20};

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_131
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:92:21
         assign avg_pool_GtiLLs33_4_131_out1 = avg_pool_Add_33Ux33U_33U_1_126_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_126_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_1_132
         // Resource=avg_pool_Add_33Ux33U_33U_1, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:86:35
         assign avg_pool_Add_33Ux33U_33U_1_132_out1 = {in_data_21[31], in_data_21} + {acc_data_21[31], acc_data_21};

         // rtl_instance:avg_pool/avg_pool_LtnLLs33_4_133
         // Resource=avg_pool_LtnLLs33_4, Function=lt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:38
         assign avg_pool_LtnLLs33_4_133_out1 = !avg_pool_Add_33Ux33U_33U_1_132_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_132_out1 < 33'd6442450944;

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_134
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:19
         assign avg_pool_GtiLLs33_4_134_out1 = avg_pool_Add_33Ux33U_33U_1_132_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_132_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Or_1Ux1U_1U_4_135
         // Resource=avg_pool_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:31
         assign avg_pool_Or_1Ux1U_1U_4_135_out1 = avg_pool_GtiLLs33_4_134_out1 | avg_pool_LtnLLs33_4_133_out1;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_4_136
         // Resource=avg_pool_Add_33Ux33U_33U_4, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:98:49
         assign avg_pool_Add_33Ux33U_33U_4_136_out1 = {in_data_21[31], in_data_21} + {acc_data_21[31], acc_data_21};

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_137
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:92:21
         assign avg_pool_GtiLLs33_4_137_out1 = avg_pool_Add_33Ux33U_33U_1_132_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_132_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_1_138
         // Resource=avg_pool_Add_33Ux33U_33U_1, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:86:35
         assign avg_pool_Add_33Ux33U_33U_1_138_out1 = {in_data_22[31], in_data_22} + {acc_data_22[31], acc_data_22};

         // rtl_instance:avg_pool/avg_pool_LtnLLs33_4_139
         // Resource=avg_pool_LtnLLs33_4, Function=lt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:38
         assign avg_pool_LtnLLs33_4_139_out1 = !avg_pool_Add_33Ux33U_33U_1_138_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_138_out1 < 33'd6442450944;

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_140
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:19
         assign avg_pool_GtiLLs33_4_140_out1 = avg_pool_Add_33Ux33U_33U_1_138_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_138_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Or_1Ux1U_1U_4_141
         // Resource=avg_pool_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:31
         assign avg_pool_Or_1Ux1U_1U_4_141_out1 = avg_pool_GtiLLs33_4_140_out1 | avg_pool_LtnLLs33_4_139_out1;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_4_142
         // Resource=avg_pool_Add_33Ux33U_33U_4, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:98:49
         assign avg_pool_Add_33Ux33U_33U_4_142_out1 = {in_data_22[31], in_data_22} + {acc_data_22[31], acc_data_22};

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_143
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:92:21
         assign avg_pool_GtiLLs33_4_143_out1 = avg_pool_Add_33Ux33U_33U_1_138_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_138_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_1_144
         // Resource=avg_pool_Add_33Ux33U_33U_1, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:86:35
         assign avg_pool_Add_33Ux33U_33U_1_144_out1 = {in_data_23[31], in_data_23} + {acc_data_23[31], acc_data_23};

         // rtl_instance:avg_pool/avg_pool_LtnLLs33_4_145
         // Resource=avg_pool_LtnLLs33_4, Function=lt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:38
         assign avg_pool_LtnLLs33_4_145_out1 = !avg_pool_Add_33Ux33U_33U_1_144_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_144_out1 < 33'd6442450944;

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_146
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:19
         assign avg_pool_GtiLLs33_4_146_out1 = avg_pool_Add_33Ux33U_33U_1_144_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_144_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Or_1Ux1U_1U_4_147
         // Resource=avg_pool_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:31
         assign avg_pool_Or_1Ux1U_1U_4_147_out1 = avg_pool_GtiLLs33_4_146_out1 | avg_pool_LtnLLs33_4_145_out1;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_4_148
         // Resource=avg_pool_Add_33Ux33U_33U_4, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:98:49
         assign avg_pool_Add_33Ux33U_33U_4_148_out1 = {in_data_23[31], in_data_23} + {acc_data_23[31], acc_data_23};

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_149
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:92:21
         assign avg_pool_GtiLLs33_4_149_out1 = avg_pool_Add_33Ux33U_33U_1_144_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_144_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_1_150
         // Resource=avg_pool_Add_33Ux33U_33U_1, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:86:35
         assign avg_pool_Add_33Ux33U_33U_1_150_out1 = {in_data_24[31], in_data_24} + {acc_data_24[31], acc_data_24};

         // rtl_instance:avg_pool/avg_pool_LtnLLs33_4_151
         // Resource=avg_pool_LtnLLs33_4, Function=lt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:38
         assign avg_pool_LtnLLs33_4_151_out1 = !avg_pool_Add_33Ux33U_33U_1_150_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_150_out1 < 33'd6442450944;

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_152
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:19
         assign avg_pool_GtiLLs33_4_152_out1 = avg_pool_Add_33Ux33U_33U_1_150_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_150_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Or_1Ux1U_1U_4_153
         // Resource=avg_pool_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:31
         assign avg_pool_Or_1Ux1U_1U_4_153_out1 = avg_pool_GtiLLs33_4_152_out1 | avg_pool_LtnLLs33_4_151_out1;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_4_154
         // Resource=avg_pool_Add_33Ux33U_33U_4, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:98:49
         assign avg_pool_Add_33Ux33U_33U_4_154_out1 = {in_data_24[31], in_data_24} + {acc_data_24[31], acc_data_24};

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_155
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:92:21
         assign avg_pool_GtiLLs33_4_155_out1 = avg_pool_Add_33Ux33U_33U_1_150_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_150_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_1_156
         // Resource=avg_pool_Add_33Ux33U_33U_1, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:86:35
         assign avg_pool_Add_33Ux33U_33U_1_156_out1 = {in_data_25[31], in_data_25} + {acc_data_25[31], acc_data_25};

         // rtl_instance:avg_pool/avg_pool_LtnLLs33_4_157
         // Resource=avg_pool_LtnLLs33_4, Function=lt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:38
         assign avg_pool_LtnLLs33_4_157_out1 = !avg_pool_Add_33Ux33U_33U_1_156_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_156_out1 < 33'd6442450944;

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_158
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:19
         assign avg_pool_GtiLLs33_4_158_out1 = avg_pool_Add_33Ux33U_33U_1_156_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_156_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Or_1Ux1U_1U_4_159
         // Resource=avg_pool_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:31
         assign avg_pool_Or_1Ux1U_1U_4_159_out1 = avg_pool_GtiLLs33_4_158_out1 | avg_pool_LtnLLs33_4_157_out1;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_4_160
         // Resource=avg_pool_Add_33Ux33U_33U_4, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:98:49
         assign avg_pool_Add_33Ux33U_33U_4_160_out1 = {in_data_25[31], in_data_25} + {acc_data_25[31], acc_data_25};

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_161
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:92:21
         assign avg_pool_GtiLLs33_4_161_out1 = avg_pool_Add_33Ux33U_33U_1_156_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_156_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_1_162
         // Resource=avg_pool_Add_33Ux33U_33U_1, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:86:35
         assign avg_pool_Add_33Ux33U_33U_1_162_out1 = {in_data_26[31], in_data_26} + {acc_data_26[31], acc_data_26};

         // rtl_instance:avg_pool/avg_pool_LtnLLs33_4_163
         // Resource=avg_pool_LtnLLs33_4, Function=lt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:38
         assign avg_pool_LtnLLs33_4_163_out1 = !avg_pool_Add_33Ux33U_33U_1_162_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_162_out1 < 33'd6442450944;

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_164
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:19
         assign avg_pool_GtiLLs33_4_164_out1 = avg_pool_Add_33Ux33U_33U_1_162_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_162_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Or_1Ux1U_1U_4_165
         // Resource=avg_pool_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:31
         assign avg_pool_Or_1Ux1U_1U_4_165_out1 = avg_pool_GtiLLs33_4_164_out1 | avg_pool_LtnLLs33_4_163_out1;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_4_166
         // Resource=avg_pool_Add_33Ux33U_33U_4, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:98:49
         assign avg_pool_Add_33Ux33U_33U_4_166_out1 = {in_data_26[31], in_data_26} + {acc_data_26[31], acc_data_26};

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_167
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:92:21
         assign avg_pool_GtiLLs33_4_167_out1 = avg_pool_Add_33Ux33U_33U_1_162_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_162_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_1_168
         // Resource=avg_pool_Add_33Ux33U_33U_1, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:86:35
         assign avg_pool_Add_33Ux33U_33U_1_168_out1 = {in_data_27[31], in_data_27} + {acc_data_27[31], acc_data_27};

         // rtl_instance:avg_pool/avg_pool_LtnLLs33_4_169
         // Resource=avg_pool_LtnLLs33_4, Function=lt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:38
         assign avg_pool_LtnLLs33_4_169_out1 = !avg_pool_Add_33Ux33U_33U_1_168_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_168_out1 < 33'd6442450944;

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_170
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:19
         assign avg_pool_GtiLLs33_4_170_out1 = avg_pool_Add_33Ux33U_33U_1_168_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_168_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Or_1Ux1U_1U_4_171
         // Resource=avg_pool_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:31
         assign avg_pool_Or_1Ux1U_1U_4_171_out1 = avg_pool_GtiLLs33_4_170_out1 | avg_pool_LtnLLs33_4_169_out1;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_4_172
         // Resource=avg_pool_Add_33Ux33U_33U_4, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:98:49
         assign avg_pool_Add_33Ux33U_33U_4_172_out1 = {in_data_27[31], in_data_27} + {acc_data_27[31], acc_data_27};

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_173
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:92:21
         assign avg_pool_GtiLLs33_4_173_out1 = avg_pool_Add_33Ux33U_33U_1_168_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_168_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_1_174
         // Resource=avg_pool_Add_33Ux33U_33U_1, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:86:35
         assign avg_pool_Add_33Ux33U_33U_1_174_out1 = {in_data_28[31], in_data_28} + {acc_data_28[31], acc_data_28};

         // rtl_instance:avg_pool/avg_pool_LtnLLs33_4_175
         // Resource=avg_pool_LtnLLs33_4, Function=lt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:38
         assign avg_pool_LtnLLs33_4_175_out1 = !avg_pool_Add_33Ux33U_33U_1_174_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_174_out1 < 33'd6442450944;

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_176
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:19
         assign avg_pool_GtiLLs33_4_176_out1 = avg_pool_Add_33Ux33U_33U_1_174_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_174_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Or_1Ux1U_1U_4_177
         // Resource=avg_pool_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:31
         assign avg_pool_Or_1Ux1U_1U_4_177_out1 = avg_pool_GtiLLs33_4_176_out1 | avg_pool_LtnLLs33_4_175_out1;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_4_178
         // Resource=avg_pool_Add_33Ux33U_33U_4, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:98:49
         assign avg_pool_Add_33Ux33U_33U_4_178_out1 = {in_data_28[31], in_data_28} + {acc_data_28[31], acc_data_28};

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_179
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:92:21
         assign avg_pool_GtiLLs33_4_179_out1 = avg_pool_Add_33Ux33U_33U_1_174_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_174_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_1_180
         // Resource=avg_pool_Add_33Ux33U_33U_1, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:86:35
         assign avg_pool_Add_33Ux33U_33U_1_180_out1 = {in_data_29[31], in_data_29} + {acc_data_29[31], acc_data_29};

         // rtl_instance:avg_pool/avg_pool_LtnLLs33_4_181
         // Resource=avg_pool_LtnLLs33_4, Function=lt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:38
         assign avg_pool_LtnLLs33_4_181_out1 = !avg_pool_Add_33Ux33U_33U_1_180_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_180_out1 < 33'd6442450944;

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_182
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:19
         assign avg_pool_GtiLLs33_4_182_out1 = avg_pool_Add_33Ux33U_33U_1_180_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_180_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Or_1Ux1U_1U_4_183
         // Resource=avg_pool_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:31
         assign avg_pool_Or_1Ux1U_1U_4_183_out1 = avg_pool_GtiLLs33_4_182_out1 | avg_pool_LtnLLs33_4_181_out1;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_4_184
         // Resource=avg_pool_Add_33Ux33U_33U_4, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:98:49
         assign avg_pool_Add_33Ux33U_33U_4_184_out1 = {in_data_29[31], in_data_29} + {acc_data_29[31], acc_data_29};

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_185
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:92:21
         assign avg_pool_GtiLLs33_4_185_out1 = avg_pool_Add_33Ux33U_33U_1_180_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_180_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_1_186
         // Resource=avg_pool_Add_33Ux33U_33U_1, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:86:35
         assign avg_pool_Add_33Ux33U_33U_1_186_out1 = {in_data_30[31], in_data_30} + {acc_data_30[31], acc_data_30};

         // rtl_instance:avg_pool/avg_pool_LtnLLs33_4_187
         // Resource=avg_pool_LtnLLs33_4, Function=lt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:38
         assign avg_pool_LtnLLs33_4_187_out1 = !avg_pool_Add_33Ux33U_33U_1_186_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_186_out1 < 33'd6442450944;

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_188
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:19
         assign avg_pool_GtiLLs33_4_188_out1 = avg_pool_Add_33Ux33U_33U_1_186_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_186_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Or_1Ux1U_1U_4_189
         // Resource=avg_pool_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:31
         assign avg_pool_Or_1Ux1U_1U_4_189_out1 = avg_pool_GtiLLs33_4_188_out1 | avg_pool_LtnLLs33_4_187_out1;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_4_190
         // Resource=avg_pool_Add_33Ux33U_33U_4, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:98:49
         assign avg_pool_Add_33Ux33U_33U_4_190_out1 = {in_data_30[31], in_data_30} + {acc_data_30[31], acc_data_30};

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_191
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:92:21
         assign avg_pool_GtiLLs33_4_191_out1 = avg_pool_Add_33Ux33U_33U_1_186_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_186_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_1_192
         // Resource=avg_pool_Add_33Ux33U_33U_1, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:86:35
         assign avg_pool_Add_33Ux33U_33U_1_192_out1 = {in_data_31[31], in_data_31} + {acc_data_31[31], acc_data_31};

         // rtl_instance:avg_pool/avg_pool_LtnLLs33_4_193
         // Resource=avg_pool_LtnLLs33_4, Function=lt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:38
         assign avg_pool_LtnLLs33_4_193_out1 = !avg_pool_Add_33Ux33U_33U_1_192_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_192_out1 < 33'd6442450944;

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_194
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:19
         assign avg_pool_GtiLLs33_4_194_out1 = avg_pool_Add_33Ux33U_33U_1_192_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_192_out1 > 33'd2147483647;

         // rtl_instance:avg_pool/avg_pool_Or_1Ux1U_1U_4_195
         // Resource=avg_pool_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:87:31
         assign avg_pool_Or_1Ux1U_1U_4_195_out1 = avg_pool_GtiLLs33_4_194_out1 | avg_pool_LtnLLs33_4_193_out1;

         // rtl_instance:avg_pool/avg_pool_Add_33Ux33U_33U_4_196
         // Resource=avg_pool_Add_33Ux33U_33U_4, Function=add : Inputs=33S,33S Outputs=33S
         // Implements 1 operation(s)
         // at: avg_pool.h:98:49
         assign avg_pool_Add_33Ux33U_33U_4_196_out1 = {in_data_31[31], in_data_31} + {acc_data_31[31], acc_data_31};

         // rtl_instance:avg_pool/avg_pool_GtiLLs33_4_197
         // Resource=avg_pool_GtiLLs33_4, Function=gt : Inputs=33S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:92:21
         assign avg_pool_GtiLLs33_4_197_out1 = avg_pool_Add_33Ux33U_33U_1_192_out1[32] ^ avg_pool_Add_33Ux33U_33U_1_192_out1 > 33'd2147483647;

         // rtl_process:avg_pool/drive_acc_cnt
         // Sharing or Control mux
         // Sharing/Controlling 4 operation(s) on drive_acc_cnt
         // at: avg_pool.h:37:53
         // at: avg_pool.h:42:9
         // at: avg_pool.h:48:9
         always @(posedge clk or negedge rstn)
          begin :drive_acc_cnt
            if (rstn == 1'b0) begin
               // op:_acc_cnt/OP1281
               acc_cnt <= 8'd000;
            end
            else begin
               // op:_acc_cnt/OP1288
               acc_cnt <= avg_pool_N_Mux_8_2_8_4_201_out1;
            end
         end

         // rtl_instance:avg_pool/avg_pool_Muxi0Add2i1s8u1_4
         always @(acc_cnt or avg_pool_And_1Ux1U_1U_1_199_out1)
          begin :avg_pool_Muxi0Add2i1s8u1_4_200
            if (avg_pool_And_1Ux1U_1U_1_199_out1) begin
               avg_pool_Muxi0Add2i1s8u1_4_200_out1 = 8'd000;
            end
            else begin
               avg_pool_Muxi0Add2i1s8u1_4_200_out1 = acc_cnt + 8'd001;
            end
         end

         // rtl_instance:avg_pool/avg_pool_N_Mux_8_2_8_4
         always @(in_data_valid or acc_cnt or avg_pool_Muxi0Add2i1s8u1_4_200_out1)
          begin :avg_pool_N_Mux_8_2_8_4_201
            if (in_data_valid) begin
               avg_pool_N_Mux_8_2_8_4_201_out1 = avg_pool_Muxi0Add2i1s8u1_4_200_out1;
            end
            else begin
               avg_pool_N_Mux_8_2_8_4_201_out1 = acc_cnt;
            end
         end

         // rtl_instance:avg_pool/avg_pool_Eqi48s8_1_198
         // Resource=avg_pool_Eqi48s8_1, Function=eq : Inputs=8S Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:37:68
         assign avg_pool_Eqi48s8_1_198_out1 = acc_cnt == 8'd048;

         // rtl_instance:avg_pool/avg_pool_And_1Ux1U_1U_1_199
         // Resource=avg_pool_And_1Ux1U_1U_1, Function=and : Inputs=1,1 Outputs=1
         // Implements 1 operation(s)
         // at: avg_pool.h:37:49
         assign avg_pool_And_1Ux1U_1U_1_199_out1 = avg_pool_Eqi48s8_1_198_out1 & in_data_valid;


endmodule


