13:54:00 INFO  : Registering command handlers for SDK TCF services
13:54:00 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA\LAB03_HW\p2\p2.sdk\temp_xsdb_launch_script.tcl
13:54:02 INFO  : XSCT server has started successfully.
13:54:02 INFO  : Successfully done setting XSCT server connection channel  
13:54:02 INFO  : Successfully done setting SDK workspace  
13:54:02 INFO  : Processing command line option -hwspec D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper.hdf.
14:02:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:02:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:02:37 INFO  : 'jtag frequency' command is executed.
14:02:37 INFO  : Sourcing of 'D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:02:37 INFO  : Context for 'APU' is selected.
14:02:37 INFO  : System reset is completed.
14:02:40 INFO  : 'after 3000' command is executed.
14:02:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:02:43 INFO  : FPGA configured successfully with bitstream "D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:02:43 INFO  : Context for 'APU' is selected.
14:02:43 INFO  : Hardware design information is loaded from 'D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:02:43 INFO  : 'configparams force-mem-access 1' command is executed.
14:02:43 INFO  : Context for 'APU' is selected.
14:02:43 INFO  : 'ps7_init' command is executed.
14:02:43 INFO  : 'ps7_post_config' command is executed.
14:02:43 INFO  : 'configparams force-mem-access 0' command is executed.
14:02:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

14:02:43 INFO  : Disconnected from the channel tcfchan#1.
14:03:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:03:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:03:31 INFO  : 'jtag frequency' command is executed.
14:03:31 INFO  : Sourcing of 'D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:03:31 INFO  : Context for 'APU' is selected.
14:03:31 INFO  : System reset is completed.
14:03:34 INFO  : 'after 3000' command is executed.
14:03:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:03:37 INFO  : FPGA configured successfully with bitstream "D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:03:37 INFO  : Context for 'APU' is selected.
14:03:38 INFO  : Hardware design information is loaded from 'D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:03:38 INFO  : 'configparams force-mem-access 1' command is executed.
14:03:38 INFO  : Context for 'APU' is selected.
14:03:39 INFO  : 'ps7_init' command is executed.
14:03:39 INFO  : 'ps7_post_config' command is executed.
14:03:39 INFO  : 'configparams force-mem-access 0' command is executed.
14:03:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

14:03:39 INFO  : Disconnected from the channel tcfchan#2.
14:04:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:04:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:04:16 INFO  : 'jtag frequency' command is executed.
14:04:16 INFO  : Sourcing of 'D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:04:16 INFO  : Context for 'APU' is selected.
14:04:16 INFO  : System reset is completed.
14:04:19 INFO  : 'after 3000' command is executed.
14:04:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:04:22 INFO  : FPGA configured successfully with bitstream "D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:04:22 INFO  : Context for 'APU' is selected.
14:04:24 INFO  : Hardware design information is loaded from 'D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:04:24 INFO  : 'configparams force-mem-access 1' command is executed.
14:04:24 INFO  : Context for 'APU' is selected.
14:04:24 INFO  : 'ps7_init' command is executed.
14:04:24 INFO  : 'ps7_post_config' command is executed.
14:04:24 INFO  : 'configparams force-mem-access 0' command is executed.
14:04:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

14:04:24 INFO  : Disconnected from the channel tcfchan#3.
14:04:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:04:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:04:42 INFO  : 'jtag frequency' command is executed.
14:04:42 INFO  : Sourcing of 'D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:04:42 INFO  : Context for 'APU' is selected.
14:04:42 INFO  : System reset is completed.
14:04:45 INFO  : 'after 3000' command is executed.
14:04:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:04:48 INFO  : FPGA configured successfully with bitstream "D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:04:48 INFO  : Context for 'APU' is selected.
14:04:49 INFO  : Hardware design information is loaded from 'D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:04:50 INFO  : 'configparams force-mem-access 1' command is executed.
14:04:50 INFO  : Context for 'APU' is selected.
14:04:50 INFO  : 'ps7_init' command is executed.
14:04:50 INFO  : 'ps7_post_config' command is executed.
14:04:50 INFO  : 'configparams force-mem-access 0' command is executed.
14:04:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

14:04:50 INFO  : Disconnected from the channel tcfchan#4.
14:05:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:05:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:05:04 INFO  : 'jtag frequency' command is executed.
14:05:04 INFO  : Sourcing of 'D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:05:04 INFO  : Context for 'APU' is selected.
14:05:04 INFO  : System reset is completed.
14:05:07 INFO  : 'after 3000' command is executed.
14:05:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:05:09 INFO  : FPGA configured successfully with bitstream "D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:05:09 INFO  : Context for 'APU' is selected.
14:05:11 INFO  : Hardware design information is loaded from 'D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:05:11 INFO  : 'configparams force-mem-access 1' command is executed.
14:05:11 INFO  : Context for 'APU' is selected.
14:05:11 INFO  : 'ps7_init' command is executed.
14:05:11 INFO  : 'ps7_post_config' command is executed.
14:05:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:05:11 INFO  : The application 'D:/FPGA/LAB03_HW/p2/p2.sdk/hash/Debug/hash.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:05:11 INFO  : 'configparams force-mem-access 0' command is executed.
14:05:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/LAB03_HW/p2/p2.sdk/hash/Debug/hash.elf
configparams force-mem-access 0
----------------End of Script----------------

14:05:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:05:11 INFO  : 'con' command is executed.
14:05:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:05:11 INFO  : Disconnected from the channel tcfchan#5.
14:05:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:06:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:06:00 INFO  : 'jtag frequency' command is executed.
14:06:00 INFO  : Sourcing of 'D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:06:00 INFO  : Context for 'APU' is selected.
14:06:00 INFO  : System reset is completed.
14:06:03 INFO  : 'after 3000' command is executed.
14:06:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:06:05 INFO  : FPGA configured successfully with bitstream "D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:06:05 INFO  : Context for 'APU' is selected.
14:06:07 INFO  : Hardware design information is loaded from 'D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:06:07 INFO  : 'configparams force-mem-access 1' command is executed.
14:06:07 INFO  : Context for 'APU' is selected.
14:06:07 INFO  : 'ps7_init' command is executed.
14:06:07 INFO  : 'ps7_post_config' command is executed.
14:06:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:06:08 INFO  : The application 'D:/FPGA/LAB03_HW/p2/p2.sdk/hash/Debug/hash.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:06:08 INFO  : 'configparams force-mem-access 0' command is executed.
14:06:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/LAB03_HW/p2/p2.sdk/hash/Debug/hash.elf
configparams force-mem-access 0
----------------End of Script----------------

14:06:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:06:08 INFO  : 'con' command is executed.
14:06:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:06:08 INFO  : Disconnected from the channel tcfchan#6.
15:16:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:16:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:16:06 INFO  : 'jtag frequency' command is executed.
15:16:06 INFO  : Sourcing of 'D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:16:06 INFO  : Context for 'APU' is selected.
15:16:06 INFO  : System reset is completed.
15:16:09 INFO  : 'after 3000' command is executed.
15:16:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:16:12 INFO  : FPGA configured successfully with bitstream "D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:16:12 INFO  : Context for 'APU' is selected.
15:16:13 INFO  : Hardware design information is loaded from 'D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:16:13 INFO  : 'configparams force-mem-access 1' command is executed.
15:16:13 INFO  : Context for 'APU' is selected.
15:16:14 INFO  : 'ps7_init' command is executed.
15:16:14 INFO  : 'ps7_post_config' command is executed.
15:16:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:16:14 INFO  : The application 'D:/FPGA/LAB03_HW/p2/p2.sdk/hash/Debug/hash.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:16:14 INFO  : 'configparams force-mem-access 0' command is executed.
15:16:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/LAB03_HW/p2/p2.sdk/hash/Debug/hash.elf
configparams force-mem-access 0
----------------End of Script----------------

15:16:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:16:14 INFO  : 'con' command is executed.
15:16:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:16:14 INFO  : Disconnected from the channel tcfchan#7.
15:16:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:16:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:16:37 INFO  : 'jtag frequency' command is executed.
15:16:37 INFO  : Sourcing of 'D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:16:37 INFO  : Context for 'APU' is selected.
15:16:37 INFO  : System reset is completed.
15:16:40 INFO  : 'after 3000' command is executed.
15:16:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:16:43 INFO  : FPGA configured successfully with bitstream "D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:16:43 INFO  : Context for 'APU' is selected.
15:16:44 INFO  : Hardware design information is loaded from 'D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:16:44 INFO  : 'configparams force-mem-access 1' command is executed.
15:16:44 INFO  : Context for 'APU' is selected.
15:16:45 INFO  : 'ps7_init' command is executed.
15:16:45 INFO  : 'ps7_post_config' command is executed.
15:16:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:16:45 INFO  : The application 'D:/FPGA/LAB03_HW/p2/p2.sdk/hash/Debug/hash.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:16:45 INFO  : 'configparams force-mem-access 0' command is executed.
15:16:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/LAB03_HW/p2/p2.sdk/hash/Debug/hash.elf
configparams force-mem-access 0
----------------End of Script----------------

15:16:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:16:45 INFO  : 'con' command is executed.
15:16:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:16:45 INFO  : Disconnected from the channel tcfchan#8.
15:16:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:16:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:16:59 INFO  : 'jtag frequency' command is executed.
15:16:59 INFO  : Sourcing of 'D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:16:59 INFO  : Context for 'APU' is selected.
15:16:59 INFO  : System reset is completed.
15:17:02 INFO  : 'after 3000' command is executed.
15:17:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:17:05 INFO  : FPGA configured successfully with bitstream "D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:17:05 INFO  : Context for 'APU' is selected.
15:17:06 INFO  : Hardware design information is loaded from 'D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:17:06 INFO  : 'configparams force-mem-access 1' command is executed.
15:17:06 INFO  : Context for 'APU' is selected.
15:17:07 INFO  : 'ps7_init' command is executed.
15:17:07 INFO  : 'ps7_post_config' command is executed.
15:17:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:07 INFO  : The application 'D:/FPGA/LAB03_HW/p2/p2.sdk/hash/Debug/hash.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:17:07 INFO  : 'configparams force-mem-access 0' command is executed.
15:17:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/LAB03_HW/p2/p2.sdk/hash/Debug/hash.elf
configparams force-mem-access 0
----------------End of Script----------------

15:17:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:07 INFO  : 'con' command is executed.
15:17:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:17:07 INFO  : Disconnected from the channel tcfchan#9.
15:44:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:44:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:44:29 INFO  : 'jtag frequency' command is executed.
15:44:30 INFO  : Sourcing of 'D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:44:30 INFO  : Context for 'APU' is selected.
15:44:30 INFO  : System reset is completed.
15:44:33 INFO  : 'after 3000' command is executed.
15:44:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:44:35 INFO  : FPGA configured successfully with bitstream "D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:44:35 INFO  : Context for 'APU' is selected.
15:44:37 INFO  : Hardware design information is loaded from 'D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:44:37 INFO  : 'configparams force-mem-access 1' command is executed.
15:44:37 INFO  : Context for 'APU' is selected.
15:44:37 INFO  : 'ps7_init' command is executed.
15:44:37 INFO  : 'ps7_post_config' command is executed.
15:44:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:37 INFO  : The application 'D:/FPGA/LAB03_HW/p2/p2.sdk/hash/Debug/hash.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:44:37 INFO  : 'configparams force-mem-access 0' command is executed.
15:44:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/LAB03_HW/p2/p2.sdk/hash/Debug/hash.elf
configparams force-mem-access 0
----------------End of Script----------------

15:44:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:38 INFO  : 'con' command is executed.
15:44:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:44:38 INFO  : Disconnected from the channel tcfchan#10.
15:45:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:45:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:45:45 INFO  : 'jtag frequency' command is executed.
15:45:45 INFO  : Sourcing of 'D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:45:45 INFO  : Context for 'APU' is selected.
15:45:45 INFO  : System reset is completed.
15:45:48 INFO  : 'after 3000' command is executed.
15:45:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:45:50 INFO  : FPGA configured successfully with bitstream "D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:45:50 INFO  : Context for 'APU' is selected.
15:45:52 INFO  : Hardware design information is loaded from 'D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:45:52 INFO  : 'configparams force-mem-access 1' command is executed.
15:45:52 INFO  : Context for 'APU' is selected.
15:45:52 INFO  : 'ps7_init' command is executed.
15:45:52 INFO  : 'ps7_post_config' command is executed.
15:45:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:52 INFO  : The application 'D:/FPGA/LAB03_HW/p2/p2.sdk/hash/Debug/hash.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:45:52 INFO  : 'configparams force-mem-access 0' command is executed.
15:45:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/LAB03_HW/p2/p2.sdk/hash/Debug/hash.elf
configparams force-mem-access 0
----------------End of Script----------------

15:45:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:52 INFO  : 'con' command is executed.
15:45:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:45:52 INFO  : Disconnected from the channel tcfchan#11.
15:47:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:47:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:47:38 INFO  : 'jtag frequency' command is executed.
15:47:38 INFO  : Sourcing of 'D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:47:38 INFO  : Context for 'APU' is selected.
15:47:38 INFO  : System reset is completed.
15:47:41 INFO  : 'after 3000' command is executed.
15:47:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:47:43 INFO  : FPGA configured successfully with bitstream "D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:47:43 INFO  : Context for 'APU' is selected.
15:47:45 INFO  : Hardware design information is loaded from 'D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:47:45 INFO  : 'configparams force-mem-access 1' command is executed.
15:47:45 INFO  : Context for 'APU' is selected.
15:47:45 INFO  : 'ps7_init' command is executed.
15:47:45 INFO  : 'ps7_post_config' command is executed.
15:47:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:47:46 INFO  : The application 'D:/FPGA/LAB03_HW/p2/p2.sdk/hash/Debug/hash.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:47:46 INFO  : 'configparams force-mem-access 0' command is executed.
15:47:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/LAB03_HW/p2/p2.sdk/hash/Debug/hash.elf
configparams force-mem-access 0
----------------End of Script----------------

15:47:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:47:46 INFO  : 'con' command is executed.
15:47:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:47:46 INFO  : Disconnected from the channel tcfchan#12.
15:48:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:48:31 INFO  : 'jtag frequency' command is executed.
15:48:31 INFO  : Sourcing of 'D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:48:31 INFO  : Context for 'APU' is selected.
15:48:31 INFO  : System reset is completed.
15:48:34 INFO  : 'after 3000' command is executed.
15:48:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:48:36 INFO  : FPGA configured successfully with bitstream "D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:48:36 INFO  : Context for 'APU' is selected.
15:48:38 INFO  : Hardware design information is loaded from 'D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:48:38 INFO  : 'configparams force-mem-access 1' command is executed.
15:48:38 INFO  : Context for 'APU' is selected.
15:48:38 INFO  : 'ps7_init' command is executed.
15:48:38 INFO  : 'ps7_post_config' command is executed.
15:48:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:38 INFO  : The application 'D:/FPGA/LAB03_HW/p2/p2.sdk/hash/Debug/hash.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:48:38 INFO  : 'configparams force-mem-access 0' command is executed.
15:48:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/LAB03_HW/p2/p2.sdk/hash/Debug/hash.elf
configparams force-mem-access 0
----------------End of Script----------------

15:48:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:38 INFO  : 'con' command is executed.
15:48:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:48:38 INFO  : Disconnected from the channel tcfchan#13.
15:49:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:49:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:49:52 INFO  : 'jtag frequency' command is executed.
15:49:52 INFO  : Sourcing of 'D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:49:52 INFO  : Context for 'APU' is selected.
15:49:52 INFO  : System reset is completed.
15:49:55 INFO  : 'after 3000' command is executed.
15:49:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:49:57 INFO  : FPGA configured successfully with bitstream "D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:49:57 INFO  : Context for 'APU' is selected.
15:49:59 INFO  : Hardware design information is loaded from 'D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:49:59 INFO  : 'configparams force-mem-access 1' command is executed.
15:49:59 INFO  : Context for 'APU' is selected.
15:49:59 INFO  : 'ps7_init' command is executed.
15:49:59 INFO  : 'ps7_post_config' command is executed.
15:49:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:59 INFO  : The application 'D:/FPGA/LAB03_HW/p2/p2.sdk/hash/Debug/hash.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:49:59 INFO  : 'configparams force-mem-access 0' command is executed.
15:49:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/LAB03_HW/p2/p2.sdk/hash/Debug/hash.elf
configparams force-mem-access 0
----------------End of Script----------------

15:49:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:59 INFO  : 'con' command is executed.
15:49:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:49:59 INFO  : Disconnected from the channel tcfchan#14.
15:52:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:52:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:52:59 INFO  : 'jtag frequency' command is executed.
15:52:59 INFO  : Sourcing of 'D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:52:59 INFO  : Context for 'APU' is selected.
15:52:59 INFO  : System reset is completed.
15:53:02 INFO  : 'after 3000' command is executed.
15:53:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:53:05 INFO  : FPGA configured successfully with bitstream "D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:53:05 INFO  : Context for 'APU' is selected.
15:53:06 INFO  : Hardware design information is loaded from 'D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:53:06 INFO  : 'configparams force-mem-access 1' command is executed.
15:53:06 INFO  : Context for 'APU' is selected.
15:53:07 INFO  : 'ps7_init' command is executed.
15:53:07 INFO  : 'ps7_post_config' command is executed.
15:53:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:07 INFO  : The application 'D:/FPGA/LAB03_HW/p2/p2.sdk/hash/Debug/hash.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:53:07 INFO  : 'configparams force-mem-access 0' command is executed.
15:53:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/LAB03_HW/p2/p2.sdk/hash/Debug/hash.elf
configparams force-mem-access 0
----------------End of Script----------------

15:53:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:07 INFO  : 'con' command is executed.
15:53:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:53:07 INFO  : Disconnected from the channel tcfchan#15.
15:54:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:54:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:54:38 INFO  : 'jtag frequency' command is executed.
15:54:38 INFO  : Sourcing of 'D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:54:38 INFO  : Context for 'APU' is selected.
15:54:38 INFO  : System reset is completed.
15:54:41 INFO  : 'after 3000' command is executed.
15:54:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:54:43 INFO  : FPGA configured successfully with bitstream "D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:54:43 INFO  : Context for 'APU' is selected.
15:54:45 INFO  : Hardware design information is loaded from 'D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:54:45 INFO  : 'configparams force-mem-access 1' command is executed.
15:54:45 INFO  : Context for 'APU' is selected.
15:54:45 INFO  : 'ps7_init' command is executed.
15:54:45 INFO  : 'ps7_post_config' command is executed.
15:54:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:46 INFO  : The application 'D:/FPGA/LAB03_HW/p2/p2.sdk/hash/Debug/hash.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:54:46 INFO  : 'configparams force-mem-access 0' command is executed.
15:54:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/LAB03_HW/p2/p2.sdk/hash/Debug/hash.elf
configparams force-mem-access 0
----------------End of Script----------------

15:54:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:46 INFO  : 'con' command is executed.
15:54:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:54:46 INFO  : Disconnected from the channel tcfchan#16.
15:55:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:55:05 INFO  : 'jtag frequency' command is executed.
15:55:05 INFO  : Sourcing of 'D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:55:05 INFO  : Context for 'APU' is selected.
15:55:05 INFO  : System reset is completed.
15:55:08 INFO  : 'after 3000' command is executed.
15:55:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:55:11 INFO  : FPGA configured successfully with bitstream "D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:55:11 INFO  : Context for 'APU' is selected.
15:55:13 INFO  : Hardware design information is loaded from 'D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:55:13 INFO  : 'configparams force-mem-access 1' command is executed.
15:55:13 INFO  : Context for 'APU' is selected.
15:55:13 INFO  : 'ps7_init' command is executed.
15:55:13 INFO  : 'ps7_post_config' command is executed.
15:55:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:13 INFO  : The application 'D:/FPGA/LAB03_HW/p2/p2.sdk/hash/Debug/hash.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:55:13 INFO  : 'configparams force-mem-access 0' command is executed.
15:55:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/LAB03_HW/p2/p2.sdk/hash/Debug/hash.elf
configparams force-mem-access 0
----------------End of Script----------------

15:55:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:13 INFO  : 'con' command is executed.
15:55:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:55:13 INFO  : Disconnected from the channel tcfchan#17.
15:58:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:58:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:58:16 INFO  : 'jtag frequency' command is executed.
15:58:16 INFO  : Sourcing of 'D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:58:16 INFO  : Context for 'APU' is selected.
15:58:16 INFO  : System reset is completed.
15:58:19 INFO  : 'after 3000' command is executed.
15:58:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:58:22 INFO  : FPGA configured successfully with bitstream "D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:58:22 INFO  : Context for 'APU' is selected.
15:58:24 INFO  : Hardware design information is loaded from 'D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:58:24 INFO  : 'configparams force-mem-access 1' command is executed.
15:58:24 INFO  : Context for 'APU' is selected.
15:58:24 INFO  : 'ps7_init' command is executed.
15:58:24 INFO  : 'ps7_post_config' command is executed.
15:58:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:25 INFO  : The application 'D:/FPGA/LAB03_HW/p2/p2.sdk/hash/Debug/hash.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:58:25 INFO  : 'configparams force-mem-access 0' command is executed.
15:58:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/LAB03_HW/p2/p2.sdk/hash/Debug/hash.elf
configparams force-mem-access 0
----------------End of Script----------------

15:58:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:25 INFO  : 'con' command is executed.
15:58:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:58:25 INFO  : Disconnected from the channel tcfchan#18.
16:51:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:51:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:51:17 INFO  : 'jtag frequency' command is executed.
16:51:17 INFO  : Sourcing of 'D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:51:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:51:20 INFO  : FPGA configured successfully with bitstream "D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:51:20 INFO  : Context for 'APU' is selected.
16:51:20 INFO  : Hardware design information is loaded from 'D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:51:20 INFO  : 'configparams force-mem-access 1' command is executed.
16:51:20 INFO  : Context for 'APU' is selected.
16:51:20 INFO  : 'stop' command is executed.
16:51:20 INFO  : 'ps7_init' command is executed.
16:51:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:51:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:21 INFO  : The application 'D:/FPGA/LAB03_HW/p2/p2.sdk/sorting/Debug/sorting.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:51:21 INFO  : 'configparams force-mem-access 0' command is executed.
16:51:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/LAB03_HW/p2/p2.sdk/sorting/Debug/sorting.elf
configparams force-mem-access 0
----------------End of Script----------------

16:51:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:21 INFO  : 'con' command is executed.
16:51:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:51:21 INFO  : Disconnected from the channel tcfchan#19.
16:52:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:52:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:52:16 INFO  : 'jtag frequency' command is executed.
16:52:16 INFO  : Sourcing of 'D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:52:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:52:19 INFO  : FPGA configured successfully with bitstream "D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:52:19 INFO  : Context for 'APU' is selected.
16:52:21 INFO  : Hardware design information is loaded from 'D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:52:21 INFO  : 'configparams force-mem-access 1' command is executed.
16:52:21 INFO  : Context for 'APU' is selected.
16:52:21 INFO  : 'stop' command is executed.
16:52:21 INFO  : 'ps7_init' command is executed.
16:52:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:52:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:52:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:52:21 INFO  : The application 'D:/FPGA/LAB03_HW/p2/p2.sdk/sorting/Debug/sorting.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:52:21 INFO  : 'configparams force-mem-access 0' command is executed.
16:52:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/LAB03_HW/p2/p2.sdk/sorting/Debug/sorting.elf
configparams force-mem-access 0
----------------End of Script----------------

16:52:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:52:21 INFO  : 'con' command is executed.
16:52:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:52:21 INFO  : Disconnected from the channel tcfchan#20.
16:52:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:52:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:52:42 INFO  : 'jtag frequency' command is executed.
16:52:42 INFO  : Sourcing of 'D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:52:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:52:45 INFO  : FPGA configured successfully with bitstream "D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:52:45 INFO  : Context for 'APU' is selected.
16:52:46 INFO  : Hardware design information is loaded from 'D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:52:46 INFO  : 'configparams force-mem-access 1' command is executed.
16:52:46 INFO  : Context for 'APU' is selected.
16:52:46 INFO  : 'stop' command is executed.
16:52:47 INFO  : 'ps7_init' command is executed.
16:52:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:52:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:52:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:52:47 INFO  : The application 'D:/FPGA/LAB03_HW/p2/p2.sdk/sorting/Debug/sorting.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:52:47 INFO  : 'configparams force-mem-access 0' command is executed.
16:52:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/LAB03_HW/p2/p2.sdk/sorting/Debug/sorting.elf
configparams force-mem-access 0
----------------End of Script----------------

16:52:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:52:47 INFO  : 'con' command is executed.
16:52:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:52:47 INFO  : Disconnected from the channel tcfchan#21.
16:54:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:54:24 INFO  : 'jtag frequency' command is executed.
16:54:24 INFO  : Sourcing of 'D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:54:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:54:26 INFO  : FPGA configured successfully with bitstream "D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:54:26 INFO  : Context for 'APU' is selected.
16:54:28 INFO  : Hardware design information is loaded from 'D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:54:28 INFO  : 'configparams force-mem-access 1' command is executed.
16:54:28 INFO  : Context for 'APU' is selected.
16:54:28 INFO  : 'stop' command is executed.
16:54:28 INFO  : 'ps7_init' command is executed.
16:54:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:54:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:28 INFO  : The application 'D:/FPGA/LAB03_HW/p2/p2.sdk/sorting/Debug/sorting.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:54:29 INFO  : 'configparams force-mem-access 0' command is executed.
16:54:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/LAB03_HW/p2/p2.sdk/sorting/Debug/sorting.elf
configparams force-mem-access 0
----------------End of Script----------------

16:54:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:29 INFO  : 'con' command is executed.
16:54:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:54:29 INFO  : Disconnected from the channel tcfchan#22.
16:55:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:55:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:55:37 INFO  : 'jtag frequency' command is executed.
16:55:37 INFO  : Sourcing of 'D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:55:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:55:39 INFO  : FPGA configured successfully with bitstream "D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:55:39 INFO  : Context for 'APU' is selected.
16:55:41 INFO  : Hardware design information is loaded from 'D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:55:41 INFO  : 'configparams force-mem-access 1' command is executed.
16:55:41 INFO  : Context for 'APU' is selected.
16:55:41 INFO  : 'stop' command is executed.
16:55:41 INFO  : 'ps7_init' command is executed.
16:55:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:55:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:41 INFO  : The application 'D:/FPGA/LAB03_HW/p2/p2.sdk/sorting/Debug/sorting.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:55:41 INFO  : 'configparams force-mem-access 0' command is executed.
16:55:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/LAB03_HW/p2/p2.sdk/sorting/Debug/sorting.elf
configparams force-mem-access 0
----------------End of Script----------------

16:55:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:41 INFO  : 'con' command is executed.
16:55:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:55:41 INFO  : Disconnected from the channel tcfchan#23.
16:56:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:56:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:56:12 INFO  : 'jtag frequency' command is executed.
16:56:12 INFO  : Sourcing of 'D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:56:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:56:15 INFO  : FPGA configured successfully with bitstream "D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:56:15 INFO  : Context for 'APU' is selected.
16:56:16 INFO  : Hardware design information is loaded from 'D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:56:16 INFO  : 'configparams force-mem-access 1' command is executed.
16:56:16 INFO  : Context for 'APU' is selected.
16:56:16 INFO  : 'stop' command is executed.
16:56:17 INFO  : 'ps7_init' command is executed.
16:56:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:56:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:17 INFO  : The application 'D:/FPGA/LAB03_HW/p2/p2.sdk/sorting/Debug/sorting.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:56:17 INFO  : 'configparams force-mem-access 0' command is executed.
16:56:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/LAB03_HW/p2/p2.sdk/sorting/Debug/sorting.elf
configparams force-mem-access 0
----------------End of Script----------------

16:56:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:17 INFO  : 'con' command is executed.
16:56:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:56:17 INFO  : Disconnected from the channel tcfchan#24.
16:57:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:57:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:57:02 INFO  : 'jtag frequency' command is executed.
16:57:02 INFO  : Sourcing of 'D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:57:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:57:04 INFO  : FPGA configured successfully with bitstream "D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:57:04 INFO  : Context for 'APU' is selected.
16:57:06 INFO  : Hardware design information is loaded from 'D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:57:06 INFO  : 'configparams force-mem-access 1' command is executed.
16:57:06 INFO  : Context for 'APU' is selected.
16:57:06 INFO  : 'stop' command is executed.
16:57:06 INFO  : 'ps7_init' command is executed.
16:57:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:57:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:06 INFO  : The application 'D:/FPGA/LAB03_HW/p2/p2.sdk/sorting/Debug/sorting.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:57:06 INFO  : 'configparams force-mem-access 0' command is executed.
16:57:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/LAB03_HW/p2/p2.sdk/sorting/Debug/sorting.elf
configparams force-mem-access 0
----------------End of Script----------------

16:57:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:06 INFO  : 'con' command is executed.
16:57:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:57:06 INFO  : Disconnected from the channel tcfchan#25.
16:58:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:58:24 INFO  : 'jtag frequency' command is executed.
16:58:24 INFO  : Sourcing of 'D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:58:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:58:26 INFO  : FPGA configured successfully with bitstream "D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:58:26 INFO  : Context for 'APU' is selected.
16:58:28 INFO  : Hardware design information is loaded from 'D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:58:28 INFO  : 'configparams force-mem-access 1' command is executed.
16:58:28 INFO  : Context for 'APU' is selected.
16:58:28 INFO  : 'stop' command is executed.
16:58:28 INFO  : 'ps7_init' command is executed.
16:58:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:58:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:29 INFO  : The application 'D:/FPGA/LAB03_HW/p2/p2.sdk/sorting/Debug/sorting.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:58:29 INFO  : 'configparams force-mem-access 0' command is executed.
16:58:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/LAB03_HW/p2/p2.sdk/sorting/Debug/sorting.elf
configparams force-mem-access 0
----------------End of Script----------------

16:58:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:29 INFO  : 'con' command is executed.
16:58:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:58:29 INFO  : Disconnected from the channel tcfchan#26.
16:59:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:59:05 INFO  : 'jtag frequency' command is executed.
16:59:05 INFO  : Sourcing of 'D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:59:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:59:07 INFO  : FPGA configured successfully with bitstream "D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:59:07 INFO  : Context for 'APU' is selected.
16:59:09 INFO  : Hardware design information is loaded from 'D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:59:09 INFO  : 'configparams force-mem-access 1' command is executed.
16:59:09 INFO  : Context for 'APU' is selected.
16:59:09 INFO  : 'stop' command is executed.
16:59:09 INFO  : 'ps7_init' command is executed.
16:59:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:59:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:10 INFO  : The application 'D:/FPGA/LAB03_HW/p2/p2.sdk/sorting/Debug/sorting.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:59:10 INFO  : 'configparams force-mem-access 0' command is executed.
16:59:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/LAB03_HW/p2/p2.sdk/sorting/Debug/sorting.elf
configparams force-mem-access 0
----------------End of Script----------------

16:59:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:10 INFO  : 'con' command is executed.
16:59:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:59:10 INFO  : Disconnected from the channel tcfchan#27.
17:01:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:01:56 INFO  : 'jtag frequency' command is executed.
17:01:56 INFO  : Sourcing of 'D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:01:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:01:58 INFO  : FPGA configured successfully with bitstream "D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:01:58 INFO  : Context for 'APU' is selected.
17:02:00 INFO  : Hardware design information is loaded from 'D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:02:00 INFO  : 'configparams force-mem-access 1' command is executed.
17:02:00 INFO  : Context for 'APU' is selected.
17:02:00 INFO  : 'stop' command is executed.
17:02:00 INFO  : 'ps7_init' command is executed.
17:02:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:02:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:00 INFO  : The application 'D:/FPGA/LAB03_HW/p2/p2.sdk/sorting/Debug/sorting.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:02:00 INFO  : 'configparams force-mem-access 0' command is executed.
17:02:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/LAB03_HW/p2/p2.sdk/sorting/Debug/sorting.elf
configparams force-mem-access 0
----------------End of Script----------------

17:02:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:01 INFO  : 'con' command is executed.
17:02:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:02:01 INFO  : Disconnected from the channel tcfchan#28.
17:02:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:02:51 INFO  : 'jtag frequency' command is executed.
17:02:51 INFO  : Sourcing of 'D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:02:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:02:54 INFO  : FPGA configured successfully with bitstream "D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:02:54 INFO  : Context for 'APU' is selected.
17:02:55 INFO  : Hardware design information is loaded from 'D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:02:55 INFO  : 'configparams force-mem-access 1' command is executed.
17:02:55 INFO  : Context for 'APU' is selected.
17:02:55 INFO  : 'stop' command is executed.
17:02:56 INFO  : 'ps7_init' command is executed.
17:02:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:02:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:56 INFO  : The application 'D:/FPGA/LAB03_HW/p2/p2.sdk/sorting/Debug/sorting.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:02:56 INFO  : 'configparams force-mem-access 0' command is executed.
17:02:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/LAB03_HW/p2/p2.sdk/sorting/Debug/sorting.elf
configparams force-mem-access 0
----------------End of Script----------------

17:02:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:56 INFO  : 'con' command is executed.
17:02:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:02:56 INFO  : Disconnected from the channel tcfchan#29.
17:06:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:06:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:06:02 INFO  : 'jtag frequency' command is executed.
17:06:02 INFO  : Sourcing of 'D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:06:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:06:04 INFO  : FPGA configured successfully with bitstream "D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:06:04 INFO  : Context for 'APU' is selected.
17:06:06 INFO  : Hardware design information is loaded from 'D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:06:06 INFO  : 'configparams force-mem-access 1' command is executed.
17:06:06 INFO  : Context for 'APU' is selected.
17:06:06 INFO  : 'stop' command is executed.
17:06:06 INFO  : 'ps7_init' command is executed.
17:06:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:06:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:07 INFO  : The application 'D:/FPGA/LAB03_HW/p2/p2.sdk/sorting/Debug/sorting.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:06:07 INFO  : 'configparams force-mem-access 0' command is executed.
17:06:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/LAB03_HW/p2/p2.sdk/sorting/Debug/sorting.elf
configparams force-mem-access 0
----------------End of Script----------------

17:06:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:07 INFO  : 'con' command is executed.
17:06:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:06:07 INFO  : Disconnected from the channel tcfchan#30.
17:09:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:09:53 INFO  : 'jtag frequency' command is executed.
17:09:53 INFO  : Sourcing of 'D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:09:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:09:55 INFO  : FPGA configured successfully with bitstream "D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:09:55 INFO  : Context for 'APU' is selected.
17:09:57 INFO  : Hardware design information is loaded from 'D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:09:57 INFO  : 'configparams force-mem-access 1' command is executed.
17:09:57 INFO  : Context for 'APU' is selected.
17:09:57 INFO  : 'stop' command is executed.
17:09:58 INFO  : 'ps7_init' command is executed.
17:09:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:09:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:58 INFO  : The application 'D:/FPGA/LAB03_HW/p2/p2.sdk/sorting/Debug/sorting.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:09:58 INFO  : 'configparams force-mem-access 0' command is executed.
17:09:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/LAB03_HW/p2/p2.sdk/sorting/Debug/sorting.elf
configparams force-mem-access 0
----------------End of Script----------------

17:09:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:58 INFO  : 'con' command is executed.
17:09:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:09:58 INFO  : Disconnected from the channel tcfchan#31.
17:11:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:11:06 INFO  : 'jtag frequency' command is executed.
17:11:06 INFO  : Sourcing of 'D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:11:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:11:08 INFO  : FPGA configured successfully with bitstream "D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:11:08 INFO  : Context for 'APU' is selected.
17:11:10 INFO  : Hardware design information is loaded from 'D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:11:10 INFO  : 'configparams force-mem-access 1' command is executed.
17:11:10 INFO  : Context for 'APU' is selected.
17:11:10 INFO  : 'stop' command is executed.
17:11:10 INFO  : 'ps7_init' command is executed.
17:11:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:11:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:10 INFO  : The application 'D:/FPGA/LAB03_HW/p2/p2.sdk/sorting/Debug/sorting.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:11:10 INFO  : 'configparams force-mem-access 0' command is executed.
17:11:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/LAB03_HW/p2/p2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/LAB03_HW/p2/p2.sdk/sorting/Debug/sorting.elf
configparams force-mem-access 0
----------------End of Script----------------

17:11:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:10 INFO  : 'con' command is executed.
17:11:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:11:10 INFO  : Disconnected from the channel tcfchan#32.
