

================================================================
== Vitis HLS Report for 'decode_block_1_Pipeline_VITIS_LOOP_334_1'
================================================================
* Date:           Tue Jun 18 12:24:25 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        jpeg_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.893 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       69|       69|  0.345 us|  0.345 us|   69|   69|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_334_1  |       67|       67|         5|          1|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      39|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     2|      165|      49|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      36|    -|
|Register             |        -|     -|      166|      32|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     2|      331|     156|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------------+---------+----+-----+----+-----+
    |         Instance         |        Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +--------------------------+---------------------+---------+----+-----+----+-----+
    |mul_16ns_32s_32_2_1_U142  |mul_16ns_32s_32_2_1  |        0|   2|  165|  49|    0|
    +--------------------------+---------------------+---------+----+-----+----+-----+
    |Total                     |                     |        0|   2|  165|  49|    0|
    +--------------------------+---------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln334_fu_82_p2   |         +|   0|  0|  14|           7|           1|
    |icmp_ln334_fu_76_p2  |      icmp|   0|  0|  15|           7|           8|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    |xor_ln333_fu_93_p2   |       xor|   0|  0|   8|           7|           8|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  39|          22|          19|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_idx29_load  |   9|          2|    7|         14|
    |idx29_fu_30                  |   9|          2|    7|         14|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  36|          8|   16|         32|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |QuantBuff_addr_reg_129                   |   6|   0|    6|          0|
    |QuantBuff_load_reg_135                   |  32|   0|   32|          0|
    |ap_CS_fsm                                |   1|   0|    1|          0|
    |ap_done_reg                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg         |   1|   0|    1|          0|
    |idx29_fu_30                              |   7|   0|    7|          0|
    |mul_ln335_reg_150                        |  32|   0|   32|          0|
    |p_jinfo_quant_tbl_quantval_load_reg_140  |  16|   0|   16|          0|
    |QuantBuff_addr_reg_129                   |  64|  32|    6|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 166|  32|  108|          0|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|              RTL Ports              | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+-------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                               |   in|    1|  ap_ctrl_hs|  decode_block.1_Pipeline_VITIS_LOOP_334_1|  return value|
|ap_rst                               |   in|    1|  ap_ctrl_hs|  decode_block.1_Pipeline_VITIS_LOOP_334_1|  return value|
|ap_start                             |   in|    1|  ap_ctrl_hs|  decode_block.1_Pipeline_VITIS_LOOP_334_1|  return value|
|ap_done                              |  out|    1|  ap_ctrl_hs|  decode_block.1_Pipeline_VITIS_LOOP_334_1|  return value|
|ap_idle                              |  out|    1|  ap_ctrl_hs|  decode_block.1_Pipeline_VITIS_LOOP_334_1|  return value|
|ap_ready                             |  out|    1|  ap_ctrl_hs|  decode_block.1_Pipeline_VITIS_LOOP_334_1|  return value|
|QuantBuff_address0                   |  out|    6|   ap_memory|                                 QuantBuff|         array|
|QuantBuff_ce0                        |  out|    1|   ap_memory|                                 QuantBuff|         array|
|QuantBuff_we0                        |  out|    1|   ap_memory|                                 QuantBuff|         array|
|QuantBuff_d0                         |  out|   32|   ap_memory|                                 QuantBuff|         array|
|QuantBuff_address1                   |  out|    6|   ap_memory|                                 QuantBuff|         array|
|QuantBuff_ce1                        |  out|    1|   ap_memory|                                 QuantBuff|         array|
|QuantBuff_q1                         |   in|   32|   ap_memory|                                 QuantBuff|         array|
|p_jinfo_quant_tbl_quantval_address0  |  out|    8|   ap_memory|                p_jinfo_quant_tbl_quantval|         array|
|p_jinfo_quant_tbl_quantval_ce0       |  out|    1|   ap_memory|                p_jinfo_quant_tbl_quantval|         array|
|p_jinfo_quant_tbl_quantval_q0        |   in|   16|   ap_memory|                p_jinfo_quant_tbl_quantval|         array|
+-------------------------------------+-----+-----+------------+------------------------------------------+--------------+

