{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1659020646270 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1659020646271 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 28 12:04:06 2022 " "Processing started: Thu Jul 28 12:04:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1659020646271 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659020646271 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BIP -c BIP " "Command: quartus_map --read_settings_files=on --write_settings_files=off BIP -c BIP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659020646271 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1659020647477 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1659020647478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_intel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll/pll_intel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_intel-SYN " "Found design unit 1: pll_intel-SYN" {  } { { "PLL/PLL_INTEL.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/PLL/PLL_INTEL.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659020665910 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL_INTEL " "Found entity 1: PLL_INTEL" {  } { { "PLL/PLL_INTEL.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/PLL/PLL_INTEL.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659020665910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659020665910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PLL-behavior " "Found design unit 1: PLL-behavior" {  } { { "PLL/PLL.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/PLL/PLL.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659020665914 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL/PLL.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/PLL/PLL.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659020665914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659020665914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/rom_intel_sreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom/rom_intel_sreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_intel_sreg-SYN " "Found design unit 1: rom_intel_sreg-SYN" {  } { { "ROM/ROM_INTEL_SREG.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/ROM/ROM_INTEL_SREG.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659020665919 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_INTEL_SREG " "Found entity 1: ROM_INTEL_SREG" {  } { { "ROM/ROM_INTEL_SREG.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/ROM/ROM_INTEL_SREG.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659020665919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659020665919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom/rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-Behavioral " "Found design unit 1: ROM-Behavioral" {  } { { "ROM/ROM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/ROM/ROM.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659020665924 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM/ROM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/ROM/ROM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659020665924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659020665924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-Behavioral " "Found design unit 1: RAM-Behavioral" {  } { { "RAM/RAM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/RAM.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659020665928 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM/RAM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/RAM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659020665928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659020665928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/memoria_intel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram/memoria_intel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria_intel-SYN " "Found design unit 1: memoria_intel-SYN" {  } { { "RAM/MEMORIA_INTEL.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/MEMORIA_INTEL.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659020665933 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEMORIA_INTEL " "Found entity 1: MEMORIA_INTEL" {  } { { "RAM/MEMORIA_INTEL.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/MEMORIA_INTEL.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659020665933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659020665933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bip_core/caminho_dados/caminho_dados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bip_core/caminho_dados/caminho_dados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CAMINHO_DADOS-behavior " "Found design unit 1: CAMINHO_DADOS-behavior" {  } { { "BIP_CORE/Caminho_Dados/CAMINHO_DADOS.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/Caminho_Dados/CAMINHO_DADOS.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659020665938 ""} { "Info" "ISGN_ENTITY_NAME" "1 CAMINHO_DADOS " "Found entity 1: CAMINHO_DADOS" {  } { { "BIP_CORE/Caminho_Dados/CAMINHO_DADOS.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/Caminho_Dados/CAMINHO_DADOS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659020665938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659020665938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bip_core/caminho_dados/registrador_instrucao/instruction_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bip_core/caminho_dados/registrador_instrucao/instruction_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INSTRUCTION_REGISTER-behavior " "Found design unit 1: INSTRUCTION_REGISTER-behavior" {  } { { "BIP_CORE/Caminho_Dados/registrador_instrucao/INSTRUCTION_REGISTER.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/Caminho_Dados/registrador_instrucao/INSTRUCTION_REGISTER.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659020665943 ""} { "Info" "ISGN_ENTITY_NAME" "1 INSTRUCTION_REGISTER " "Found entity 1: INSTRUCTION_REGISTER" {  } { { "BIP_CORE/Caminho_Dados/registrador_instrucao/INSTRUCTION_REGISTER.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/Caminho_Dados/registrador_instrucao/INSTRUCTION_REGISTER.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659020665943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659020665943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bip_core/caminho_dados/alu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bip_core/caminho_dados/alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behavior " "Found design unit 1: ALU-behavior" {  } { { "BIP_CORE/Caminho_Dados/ALU/ALU.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/Caminho_Dados/ALU/ALU.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659020665947 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "BIP_CORE/Caminho_Dados/ALU/ALU.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/Caminho_Dados/ALU/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659020665947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659020665947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bip_core/caminho_dados/acumulador/acc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bip_core/caminho_dados/acumulador/acc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ACC-behavior " "Found design unit 1: ACC-behavior" {  } { { "BIP_CORE/Caminho_Dados/acumulador/ACC.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/Caminho_Dados/acumulador/ACC.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659020665951 ""} { "Info" "ISGN_ENTITY_NAME" "1 ACC " "Found entity 1: ACC" {  } { { "BIP_CORE/Caminho_Dados/acumulador/ACC.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/Caminho_Dados/acumulador/ACC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659020665951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659020665951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bip_core/caminho_controle/caminho_controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bip_core/caminho_controle/caminho_controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CAMINHO_CONTROLE-behavior " "Found design unit 1: CAMINHO_CONTROLE-behavior" {  } { { "BIP_CORE/Caminho_Controle/CAMINHO_CONTROLE.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/Caminho_Controle/CAMINHO_CONTROLE.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659020665956 ""} { "Info" "ISGN_ENTITY_NAME" "1 CAMINHO_CONTROLE " "Found entity 1: CAMINHO_CONTROLE" {  } { { "BIP_CORE/Caminho_Controle/CAMINHO_CONTROLE.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/Caminho_Controle/CAMINHO_CONTROLE.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659020665956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659020665956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bip_core/caminho_controle/logica_controle/logica_controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bip_core/caminho_controle/logica_controle/logica_controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LOGICA_CONTROLE-behavior " "Found design unit 1: LOGICA_CONTROLE-behavior" {  } { { "BIP_CORE/Caminho_Controle/Logica_Controle/LOGICA_CONTROLE.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/Caminho_Controle/Logica_Controle/LOGICA_CONTROLE.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659020665960 ""} { "Info" "ISGN_ENTITY_NAME" "1 LOGICA_CONTROLE " "Found entity 1: LOGICA_CONTROLE" {  } { { "BIP_CORE/Caminho_Controle/Logica_Controle/LOGICA_CONTROLE.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/Caminho_Controle/Logica_Controle/LOGICA_CONTROLE.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659020665960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659020665960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bip_core/caminho_controle/address_counter/address_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bip_core/caminho_controle/address_counter/address_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADDRESS_COUNTER-behavior " "Found design unit 1: ADDRESS_COUNTER-behavior" {  } { { "BIP_CORE/Caminho_Controle/Address_Counter/ADDRESS_COUNTER.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/Caminho_Controle/Address_Counter/ADDRESS_COUNTER.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659020665965 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADDRESS_COUNTER " "Found entity 1: ADDRESS_COUNTER" {  } { { "BIP_CORE/Caminho_Controle/Address_Counter/ADDRESS_COUNTER.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/Caminho_Controle/Address_Counter/ADDRESS_COUNTER.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659020665965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659020665965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bip_core/bip_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bip_core/bip_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BIP_CORE-behavior " "Found design unit 1: BIP_CORE-behavior" {  } { { "BIP_CORE/BIP_CORE.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/BIP_CORE.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659020665970 ""} { "Info" "ISGN_ENTITY_NAME" "1 BIP_CORE " "Found entity 1: BIP_CORE" {  } { { "BIP_CORE/BIP_CORE.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/BIP_CORE.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659020665970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659020665970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BIP-behavior " "Found design unit 1: BIP-behavior" {  } { { "BIP.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659020665975 ""} { "Info" "ISGN_ENTITY_NAME" "1 BIP " "Found entity 1: BIP" {  } { { "BIP.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659020665975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659020665975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_bip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_bip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TB_BIP-behavioral " "Found design unit 1: TB_BIP-behavioral" {  } { { "TB_BIP.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/TB_BIP.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659020665980 ""} { "Info" "ISGN_ENTITY_NAME" "1 TB_BIP " "Found entity 1: TB_BIP" {  } { { "TB_BIP.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/TB_BIP.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659020665980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659020665980 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BIP " "Elaborating entity \"BIP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1659020666250 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_switches BIP.vhd(33) " "Verilog HDL or VHDL warning at BIP.vhd(33): object \"w_switches\" assigned a value but never read" {  } { { "BIP.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1659020666255 "|BIP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_out_acc BIP.vhd(36) " "Verilog HDL or VHDL warning at BIP.vhd(36): object \"w_out_acc\" assigned a value but never read" {  } { { "BIP.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1659020666256 "|BIP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:U_RAM " "Elaborating entity \"RAM\" for hierarchy \"RAM:U_RAM\"" {  } { { "BIP.vhd" "U_RAM" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659020666272 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "o_data\[0\] RAM.vhd(116) " "Can't infer register for \"o_data\[0\]\" at RAM.vhd(116) because it does not hold its value outside the clock edge" {  } { { "RAM/RAM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/RAM.vhd" 116 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1659020666366 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "o_data\[1\] RAM.vhd(116) " "Can't infer register for \"o_data\[1\]\" at RAM.vhd(116) because it does not hold its value outside the clock edge" {  } { { "RAM/RAM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/RAM.vhd" 116 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1659020666366 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "o_data\[2\] RAM.vhd(116) " "Can't infer register for \"o_data\[2\]\" at RAM.vhd(116) because it does not hold its value outside the clock edge" {  } { { "RAM/RAM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/RAM.vhd" 116 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1659020666367 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "o_data\[3\] RAM.vhd(116) " "Can't infer register for \"o_data\[3\]\" at RAM.vhd(116) because it does not hold its value outside the clock edge" {  } { { "RAM/RAM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/RAM.vhd" 116 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1659020666367 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "o_data\[4\] RAM.vhd(116) " "Can't infer register for \"o_data\[4\]\" at RAM.vhd(116) because it does not hold its value outside the clock edge" {  } { { "RAM/RAM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/RAM.vhd" 116 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1659020666367 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "o_data\[5\] RAM.vhd(116) " "Can't infer register for \"o_data\[5\]\" at RAM.vhd(116) because it does not hold its value outside the clock edge" {  } { { "RAM/RAM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/RAM.vhd" 116 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1659020666367 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "o_data\[6\] RAM.vhd(116) " "Can't infer register for \"o_data\[6\]\" at RAM.vhd(116) because it does not hold its value outside the clock edge" {  } { { "RAM/RAM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/RAM.vhd" 116 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1659020666367 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "o_data\[7\] RAM.vhd(116) " "Can't infer register for \"o_data\[7\]\" at RAM.vhd(116) because it does not hold its value outside the clock edge" {  } { { "RAM/RAM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/RAM.vhd" 116 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1659020666368 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "o_data\[8\] RAM.vhd(116) " "Can't infer register for \"o_data\[8\]\" at RAM.vhd(116) because it does not hold its value outside the clock edge" {  } { { "RAM/RAM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/RAM.vhd" 116 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1659020666368 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "o_data\[9\] RAM.vhd(116) " "Can't infer register for \"o_data\[9\]\" at RAM.vhd(116) because it does not hold its value outside the clock edge" {  } { { "RAM/RAM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/RAM.vhd" 116 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1659020666368 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "o_data\[10\] RAM.vhd(116) " "Can't infer register for \"o_data\[10\]\" at RAM.vhd(116) because it does not hold its value outside the clock edge" {  } { { "RAM/RAM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/RAM.vhd" 116 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1659020666368 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "o_data\[11\] RAM.vhd(116) " "Can't infer register for \"o_data\[11\]\" at RAM.vhd(116) because it does not hold its value outside the clock edge" {  } { { "RAM/RAM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/RAM.vhd" 116 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1659020666368 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "o_data\[12\] RAM.vhd(116) " "Can't infer register for \"o_data\[12\]\" at RAM.vhd(116) because it does not hold its value outside the clock edge" {  } { { "RAM/RAM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/RAM.vhd" 116 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1659020666369 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "o_data\[13\] RAM.vhd(116) " "Can't infer register for \"o_data\[13\]\" at RAM.vhd(116) because it does not hold its value outside the clock edge" {  } { { "RAM/RAM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/RAM.vhd" 116 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1659020666369 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "o_data\[14\] RAM.vhd(116) " "Can't infer register for \"o_data\[14\]\" at RAM.vhd(116) because it does not hold its value outside the clock edge" {  } { { "RAM/RAM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/RAM.vhd" 116 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1659020666369 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "o_data\[15\] RAM.vhd(116) " "Can't infer register for \"o_data\[15\]\" at RAM.vhd(116) because it does not hold its value outside the clock edge" {  } { { "RAM/RAM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/RAM.vhd" 116 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1659020666369 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "w_memoria_ram\[0\]\[0\] RAM.vhd(114) " "Can't infer register for \"w_memoria_ram\[0\]\[0\]\" at RAM.vhd(114) because it does not hold its value outside the clock edge" {  } { { "RAM/RAM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/RAM.vhd" 114 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1659020666369 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_memoria_ram\[0\]\[0\] RAM.vhd(114) " "Inferred latch for \"w_memoria_ram\[0\]\[0\]\" at RAM.vhd(114)" {  } { { "RAM/RAM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/RAM.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659020666370 "|BIP|RAM:U_RAM"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "w_memoria_ram\[0\]\[1\] RAM.vhd(114) " "Can't infer register for \"w_memoria_ram\[0\]\[1\]\" at RAM.vhd(114) because it does not hold its value outside the clock edge" {  } { { "RAM/RAM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/RAM.vhd" 114 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1659020666370 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_memoria_ram\[0\]\[1\] RAM.vhd(114) " "Inferred latch for \"w_memoria_ram\[0\]\[1\]\" at RAM.vhd(114)" {  } { { "RAM/RAM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/RAM.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659020666370 "|BIP|RAM:U_RAM"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "w_memoria_ram\[0\]\[2\] RAM.vhd(114) " "Can't infer register for \"w_memoria_ram\[0\]\[2\]\" at RAM.vhd(114) because it does not hold its value outside the clock edge" {  } { { "RAM/RAM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/RAM.vhd" 114 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1659020666370 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_memoria_ram\[0\]\[2\] RAM.vhd(114) " "Inferred latch for \"w_memoria_ram\[0\]\[2\]\" at RAM.vhd(114)" {  } { { "RAM/RAM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/RAM.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659020666371 "|BIP|RAM:U_RAM"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "RAM:U_RAM " "Can't elaborate user hierarchy \"RAM:U_RAM\"" {  } { { "BIP.vhd" "U_RAM" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP.vhd" 113 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659020669269 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1659020669548 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jul 28 12:04:29 2022 " "Processing ended: Thu Jul 28 12:04:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1659020669548 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1659020669548 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1659020669548 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1659020669548 ""}
