{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700235199674 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700235199690 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 18 00:33:19 2023 " "Processing started: Sat Nov 18 00:33:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700235199690 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700235199690 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off angoRegister -c angoRegister " "Command: quartus_map --read_settings_files=on --write_settings_files=off angoRegister -c angoRegister" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700235199690 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700235200546 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700235200546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "6bushu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 6bushu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 6bushu " "Found entity 1: 6bushu" {  } { { "6bushu.bdf" "" { Schematic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/denishilock/angoRegister/6bushu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700235216345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700235216345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "10bunshu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 10bunshu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 10bunshu " "Found entity 1: 10bunshu" {  } { { "10bunshu.bdf" "" { Schematic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/denishilock/angoRegister/10bunshu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700235216458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700235216458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyenbl.bdf 1 1 " "Found 1 design units, including 1 entities, in source file keyenbl.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 keyenbl " "Found entity 1: keyenbl" {  } { { "keyenbl.bdf" "" { Schematic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/denishilock/angoRegister/keyenbl.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700235216664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700235216664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bangoregister.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bangoregister.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bangoRegister " "Found entity 1: bangoRegister" {  } { { "bangoRegister.bdf" "" { Schematic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/denishilock/angoRegister/bangoRegister.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700235216748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700235216748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "angoregister.bdf 1 1 " "Found 1 design units, including 1 entities, in source file angoregister.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 angoRegister " "Found entity 1: angoRegister" {  } { { "angoRegister.bdf" "" { Schematic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/denishilock/angoRegister/angoRegister.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700235216843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700235216843 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "angoRegister " "Elaborating entity \"angoRegister\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700235216922 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "CLK DFFE inst8 " "Port \"CLK\" of type DFFE of instance \"inst8\" is missing source signal" {  } { { "angoRegister.bdf" "" { Schematic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/denishilock/angoRegister/angoRegister.bdf" { { 360 664 784 360 "" "" } { 360 912 1024 360 "" "" } { 712 912 1024 712 "" "" } { 520 912 1024 520 "" "" } { 520 664 784 520 "" "" } { 712 664 784 712 "" "" } { 360 664 664 520 "" "" } { 360 912 912 520 "" "" } { 520 664 664 712 "" "" } { 520 912 912 712 "" "" } { 912 664 784 912 "" "" } { 912 912 1024 912 "" "" } { 712 664 664 912 "" "" } { 912 664 664 1048 "" "" } { 712 912 912 912 "" "" } { 912 912 912 1048 "" "" } { 1048 440 664 1048 "" "" } { 1048 664 912 1048 "" "" } { 320 784 848 400 "inst8" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1700235216953 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "CLK DFFE inst9 " "Port \"CLK\" of type DFFE of instance \"inst9\" is missing source signal" {  } { { "angoRegister.bdf" "" { Schematic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/denishilock/angoRegister/angoRegister.bdf" { { 360 664 784 360 "" "" } { 360 912 1024 360 "" "" } { 712 912 1024 712 "" "" } { 520 912 1024 520 "" "" } { 520 664 784 520 "" "" } { 712 664 784 712 "" "" } { 360 664 664 520 "" "" } { 360 912 912 520 "" "" } { 520 664 664 712 "" "" } { 520 912 912 712 "" "" } { 912 664 784 912 "" "" } { 912 912 1024 912 "" "" } { 712 664 664 912 "" "" } { 912 664 664 1048 "" "" } { 712 912 912 912 "" "" } { 912 912 912 1048 "" "" } { 1048 440 664 1048 "" "" } { 1048 664 912 1048 "" "" } { 480 784 848 560 "inst9" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1700235216953 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "CLK DFFE inst10 " "Port \"CLK\" of type DFFE of instance \"inst10\" is missing source signal" {  } { { "angoRegister.bdf" "" { Schematic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/denishilock/angoRegister/angoRegister.bdf" { { 360 664 784 360 "" "" } { 360 912 1024 360 "" "" } { 712 912 1024 712 "" "" } { 520 912 1024 520 "" "" } { 520 664 784 520 "" "" } { 712 664 784 712 "" "" } { 360 664 664 520 "" "" } { 360 912 912 520 "" "" } { 520 664 664 712 "" "" } { 520 912 912 712 "" "" } { 912 664 784 912 "" "" } { 912 912 1024 912 "" "" } { 712 664 664 912 "" "" } { 912 664 664 1048 "" "" } { 712 912 912 912 "" "" } { 912 912 912 1048 "" "" } { 1048 440 664 1048 "" "" } { 1048 664 912 1048 "" "" } { 672 784 848 752 "inst10" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1700235216953 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "CLK DFFE inst11 " "Port \"CLK\" of type DFFE of instance \"inst11\" is missing source signal" {  } { { "angoRegister.bdf" "" { Schematic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/denishilock/angoRegister/angoRegister.bdf" { { 360 664 784 360 "" "" } { 360 912 1024 360 "" "" } { 712 912 1024 712 "" "" } { 520 912 1024 520 "" "" } { 520 664 784 520 "" "" } { 712 664 784 712 "" "" } { 360 664 664 520 "" "" } { 360 912 912 520 "" "" } { 520 664 664 712 "" "" } { 520 912 912 712 "" "" } { 912 664 784 912 "" "" } { 912 912 1024 912 "" "" } { 712 664 664 912 "" "" } { 912 664 664 1048 "" "" } { 712 912 912 912 "" "" } { 912 912 912 1048 "" "" } { 1048 440 664 1048 "" "" } { 1048 664 912 1048 "" "" } { 872 784 848 952 "inst11" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1700235216953 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "CLK DFFE inst12 " "Port \"CLK\" of type DFFE of instance \"inst12\" is missing source signal" {  } { { "angoRegister.bdf" "" { Schematic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/denishilock/angoRegister/angoRegister.bdf" { { 360 664 784 360 "" "" } { 360 912 1024 360 "" "" } { 712 912 1024 712 "" "" } { 520 912 1024 520 "" "" } { 520 664 784 520 "" "" } { 712 664 784 712 "" "" } { 360 664 664 520 "" "" } { 360 912 912 520 "" "" } { 520 664 664 712 "" "" } { 520 912 912 712 "" "" } { 912 664 784 912 "" "" } { 912 912 1024 912 "" "" } { 712 664 664 912 "" "" } { 912 664 664 1048 "" "" } { 712 912 912 912 "" "" } { 912 912 912 1048 "" "" } { 1048 440 664 1048 "" "" } { 1048 664 912 1048 "" "" } { 320 1024 1088 400 "inst12" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1700235216953 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "CLK DFFE inst13 " "Port \"CLK\" of type DFFE of instance \"inst13\" is missing source signal" {  } { { "angoRegister.bdf" "" { Schematic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/denishilock/angoRegister/angoRegister.bdf" { { 360 664 784 360 "" "" } { 360 912 1024 360 "" "" } { 712 912 1024 712 "" "" } { 520 912 1024 520 "" "" } { 520 664 784 520 "" "" } { 712 664 784 712 "" "" } { 360 664 664 520 "" "" } { 360 912 912 520 "" "" } { 520 664 664 712 "" "" } { 520 912 912 712 "" "" } { 912 664 784 912 "" "" } { 912 912 1024 912 "" "" } { 712 664 664 912 "" "" } { 912 664 664 1048 "" "" } { 712 912 912 912 "" "" } { 912 912 912 1048 "" "" } { 1048 440 664 1048 "" "" } { 1048 664 912 1048 "" "" } { 480 1024 1088 560 "inst13" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1700235216953 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "CLK DFFE inst14 " "Port \"CLK\" of type DFFE of instance \"inst14\" is missing source signal" {  } { { "angoRegister.bdf" "" { Schematic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/denishilock/angoRegister/angoRegister.bdf" { { 360 664 784 360 "" "" } { 360 912 1024 360 "" "" } { 712 912 1024 712 "" "" } { 520 912 1024 520 "" "" } { 520 664 784 520 "" "" } { 712 664 784 712 "" "" } { 360 664 664 520 "" "" } { 360 912 912 520 "" "" } { 520 664 664 712 "" "" } { 520 912 912 712 "" "" } { 912 664 784 912 "" "" } { 912 912 1024 912 "" "" } { 712 664 664 912 "" "" } { 912 664 664 1048 "" "" } { 712 912 912 912 "" "" } { 912 912 912 1048 "" "" } { 1048 440 664 1048 "" "" } { 1048 664 912 1048 "" "" } { 672 1024 1088 752 "inst14" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1700235216953 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "CLK DFFE inst15 " "Port \"CLK\" of type DFFE of instance \"inst15\" is missing source signal" {  } { { "angoRegister.bdf" "" { Schematic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/denishilock/angoRegister/angoRegister.bdf" { { 360 664 784 360 "" "" } { 360 912 1024 360 "" "" } { 712 912 1024 712 "" "" } { 520 912 1024 520 "" "" } { 520 664 784 520 "" "" } { 712 664 784 712 "" "" } { 360 664 664 520 "" "" } { 360 912 912 520 "" "" } { 520 664 664 712 "" "" } { 520 912 912 712 "" "" } { 912 664 784 912 "" "" } { 912 912 1024 912 "" "" } { 712 664 664 912 "" "" } { 912 664 664 1048 "" "" } { 712 912 912 912 "" "" } { 912 912 912 1048 "" "" } { 1048 440 664 1048 "" "" } { 1048 664 912 1048 "" "" } { 872 1024 1088 952 "inst15" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1700235216953 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700235216970 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4720 " "Peak virtual memory: 4720 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700235217273 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 18 00:33:37 2023 " "Processing ended: Sat Nov 18 00:33:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700235217273 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700235217273 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700235217273 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700235217273 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 11 s 1  " "Quartus Prime Full Compilation was unsuccessful. 11 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700235218096 ""}
