<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:///C:/Xilinx/11.1/ISE/xc9500xl/data/xmlReport9kxl.dtd">
<document><ascFile>Remote.rpt</ascFile><devFile>C:/Xilinx/11.1/ISE/xc9500xl/data/xc9572xl.chp</devFile><mfdFile>Remote.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="xc9500xl_logo.jpg" pin_legend="pinlegend.htm"/><header date=" 7-29-2011" design="Remote" device="XC9572XL" eqnType="1" pkg="VQ44" speed="-10" status="1" statusStr="Successful" swVersion="L.70" time="  8:35AM" version="1.0"/><inputs id="Reset_In" userloc="P33"/><inputs id="Controller_In" userloc="P7"/><global_inputs id="Clk_In" pinnum="GCK1" use="GCK1" userloc="P43"/><pin id="FB1_MC2_PIN39" pinnum="39"/><pin id="FB1_MC5_PIN40" pinnum="40"/><pin id="FB1_MC6_PIN41" pinnum="41"/><pin id="FB1_MC8_PIN42" pinnum="42"/><pin id="FB1_MC9_PIN43" pinnum="43" signal="Clk_In" use="GCK"/><pin id="FB1_MC11_PIN44" pinnum="44"/><pin id="FB1_MC14_PIN1" pinnum="1" signal="Serial_Out" use="O"/><pin id="FB1_MC15_PIN2" pinnum="2" signal="Latch_Out" use="O"/><pin id="FB1_MC17_PIN3" pinnum="3"/><pin id="FB2_MC2_PIN29" pinnum="29"/><pin id="FB2_MC5_PIN30" pinnum="30"/><pin id="FB2_MC6_PIN31" pinnum="31"/><pin id="FB2_MC8_PIN32" pinnum="32"/><pin id="FB2_MC9_PIN33" pinnum="33" signal="Reset_In" use="I"/><pin id="FB2_MC11_PIN34" pinnum="34"/><pin id="FB2_MC14_PIN36" pinnum="36"/><pin id="FB2_MC15_PIN37" pinnum="37"/><pin id="FB2_MC17_PIN38" pinnum="38"/><pin id="FB3_MC2_PIN5" pinnum="5" signal="Clk_Out" use="O"/><pin id="FB3_MC5_PIN6" pinnum="6"/><pin id="FB3_MC8_PIN7" pinnum="7" signal="Controller_In" use="I"/><pin id="FB3_MC9_PIN8" pinnum="8"/><pin id="FB3_MC11_PIN12" pinnum="12"/><pin id="FB3_MC14_PIN13" pinnum="13" signal="count0_SPECSIG" use="b_SPECSIG"/><pin id="FB3_MC15_PIN14" pinnum="14" signal="count4_SPECSIG" use="b_SPECSIG"/><pin id="FB3_MC16_PIN18" pinnum="18" signal="count3_SPECSIG" use="b_SPECSIG"/><pin id="FB3_MC17_PIN16" pinnum="16" signal="count2_SPECSIG" use="b_SPECSIG"/><pin id="FB4_MC2_PIN19" pinnum="19"/><pin id="FB4_MC5_PIN20" pinnum="20"/><pin id="FB4_MC8_PIN21" pinnum="21"/><pin id="FB4_MC11_PIN22" pinnum="22"/><pin id="FB4_MC14_PIN23" pinnum="23"/><pin id="FB4_MC15_PIN27" pinnum="27"/><pin id="FB4_MC17_PIN28" pinnum="28"/><fblock id="FB1" inputUse="6" pinUse="2"><macrocell id="FB1_MC1"/><macrocell id="FB1_MC2" pin="FB1_MC2_PIN39"/><macrocell id="FB1_MC3"/><macrocell id="FB1_MC4"/><macrocell id="FB1_MC5" pin="FB1_MC5_PIN40"/><macrocell id="FB1_MC6" pin="FB1_MC6_PIN41"/><macrocell id="FB1_MC7"/><macrocell id="FB1_MC8" pin="FB1_MC8_PIN42"/><macrocell id="FB1_MC9" pin="FB1_MC9_PIN43"/><macrocell id="FB1_MC10"/><macrocell id="FB1_MC11" pin="FB1_MC11_PIN44"/><macrocell id="FB1_MC12"/><macrocell id="FB1_MC13"/><macrocell id="FB1_MC14" pin="FB1_MC14_PIN1" sigUse="4" signal="Serial_Out"><pterms pt1="FB1_14_1" pt2="FB1_14_2"/></macrocell><macrocell id="FB1_MC15" pin="FB1_MC15_PIN2" sigUse="5" signal="Latch_Out"><pterms pt1="FB1_15_1"/></macrocell><macrocell id="FB1_MC16"/><macrocell id="FB1_MC17" pin="FB1_MC17_PIN3"/><macrocell id="FB1_MC18"/><fbinput id="FB1_I1" signal="Controller_In"/><fbinput id="FB1_I2" signal="count0_SPECSIG"/><fbinput id="FB1_I3" signal="count1_SPECSIG"/><fbinput id="FB1_I4" signal="count2_SPECSIG"/><fbinput id="FB1_I5" signal="count3_SPECSIG"/><fbinput id="FB1_I6" signal="count4_SPECSIG"/><pterm id="FB1_14_1"><signal id="Controller_In" negated="ON"/></pterm><pterm id="FB1_14_2"><signal id="count1_SPECSIG"/><signal id="count3_SPECSIG"/><signal id="count4_SPECSIG"/></pterm><pterm id="FB1_15_1"><signal id="count0_SPECSIG" negated="ON"/><signal id="count1_SPECSIG" negated="ON"/><signal id="count3_SPECSIG" negated="ON"/><signal id="count2_SPECSIG" negated="ON"/><signal id="count4_SPECSIG" negated="ON"/></pterm><equation id="Serial_Out" userloc="P1"><d2><eq_pterm ptindx="FB1_14_1"/><eq_pterm ptindx="FB1_14_2"/></d2></equation><equation id="Latch_Out" userloc="P2"><d2><eq_pterm ptindx="FB1_15_1"/></d2></equation></fblock><fblock id="FB2" inputUse="0" pinUse="1"><macrocell id="FB2_MC1"/><macrocell id="FB2_MC2" pin="FB2_MC2_PIN29"/><macrocell id="FB2_MC3"/><macrocell id="FB2_MC4"/><macrocell id="FB2_MC5" pin="FB2_MC5_PIN30"/><macrocell id="FB2_MC6" pin="FB2_MC6_PIN31"/><macrocell id="FB2_MC7"/><macrocell id="FB2_MC8" pin="FB2_MC8_PIN32"/><macrocell id="FB2_MC9" pin="FB2_MC9_PIN33"/><macrocell id="FB2_MC10"/><macrocell id="FB2_MC11" pin="FB2_MC11_PIN34"/><macrocell id="FB2_MC12"/><macrocell id="FB2_MC13"/><macrocell id="FB2_MC14" pin="FB2_MC14_PIN36"/><macrocell id="FB2_MC15" pin="FB2_MC15_PIN37"/><macrocell id="FB2_MC16"/><macrocell id="FB2_MC17" pin="FB2_MC17_PIN38"/><macrocell id="FB2_MC18"/></fblock><fblock id="FB3" inputUse="6" pinUse="2"><macrocell id="FB3_MC1"/><macrocell id="FB3_MC2" pin="FB3_MC2_PIN5" sigUse="5" signal="Clk_Out"><pterms pt1="FB3_2_1" pt2="FB3_2_2"/></macrocell><macrocell id="FB3_MC3"/><macrocell id="FB3_MC4"/><macrocell id="FB3_MC5" pin="FB3_MC5_PIN6"/><macrocell id="FB3_MC6"/><macrocell id="FB3_MC7"/><macrocell id="FB3_MC8" pin="FB3_MC8_PIN7"/><macrocell id="FB3_MC9" pin="FB3_MC9_PIN8"/><macrocell id="FB3_MC10"/><macrocell id="FB3_MC11" pin="FB3_MC11_PIN12"/><macrocell id="FB3_MC12"/><macrocell id="FB3_MC13"/><macrocell id="FB3_MC14" pin="FB3_MC14_PIN13" sigUse="2" signal="count0_SPECSIG"><pterms pt1="FB3_14_1"/></macrocell><macrocell id="FB3_MC15" pin="FB3_MC15_PIN14" sigUse="6" signal="count4_SPECSIG"><pterms pt1="FB3_15_1" pt2="FB3_15_2"/></macrocell><macrocell id="FB3_MC16" pin="FB3_MC16_PIN18" sigUse="5" signal="count3_SPECSIG"><pterms pt1="FB3_16_1" pt2="FB3_16_2"/></macrocell><macrocell id="FB3_MC17" pin="FB3_MC17_PIN16" sigUse="4" signal="count2_SPECSIG"><pterms pt1="FB3_17_1" pt2="FB3_17_2"/></macrocell><macrocell id="FB3_MC18" sigUse="3" signal="count1_SPECSIG"><pterms pt1="FB3_18_1" pt2="FB3_18_2"/></macrocell><fbinput id="FB3_I1" signal="Reset_In"/><fbinput id="FB3_I2" signal="count0_SPECSIG"/><fbinput id="FB3_I3" signal="count1_SPECSIG"/><fbinput id="FB3_I4" signal="count2_SPECSIG"/><fbinput id="FB3_I5" signal="count3_SPECSIG"/><fbinput id="FB3_I6" signal="count4_SPECSIG"/><pterm id="FB3_2_1"><signal id="count0_SPECSIG"/></pterm><pterm id="FB3_2_2"><signal id="count1_SPECSIG" negated="ON"/><signal id="count3_SPECSIG" negated="ON"/><signal id="count2_SPECSIG" negated="ON"/><signal id="count4_SPECSIG" negated="ON"/></pterm><pterm id="FB3_14_1"><signal id="Reset_In"/><signal id="count0_SPECSIG" negated="ON"/></pterm><pterm id="FB3_15_1"><signal id="Reset_In" negated="ON"/><signal id="count4_SPECSIG"/></pterm><pterm id="FB3_15_2"><signal id="Reset_In"/><signal id="count0_SPECSIG"/><signal id="count1_SPECSIG"/><signal id="count3_SPECSIG"/><signal id="count2_SPECSIG"/></pterm><pterm id="FB3_16_1"><signal id="Reset_In" negated="ON"/><signal id="count3_SPECSIG"/></pterm><pterm id="FB3_16_2"><signal id="Reset_In"/><signal id="count0_SPECSIG"/><signal id="count1_SPECSIG"/><signal id="count2_SPECSIG"/></pterm><pterm id="FB3_17_1"><signal id="Reset_In" negated="ON"/><signal id="count2_SPECSIG"/></pterm><pterm id="FB3_17_2"><signal id="Reset_In"/><signal id="count0_SPECSIG"/><signal id="count1_SPECSIG"/></pterm><pterm id="FB3_18_1"><signal id="Reset_In"/><signal id="count0_SPECSIG"/><signal id="count1_SPECSIG" negated="ON"/></pterm><pterm id="FB3_18_2"><signal id="Reset_In"/><signal id="count0_SPECSIG" negated="ON"/><signal id="count1_SPECSIG"/></pterm><equation id="Clk_Out" negated="ON" userloc="P5"><d2><eq_pterm ptindx="FB3_2_1"/><eq_pterm ptindx="FB3_2_2"/></d2></equation><equation id="count0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB3_14_1"/></d2><clk><fastsig signal="Clk_In"/></clk><prld ptindx="GND"/></equation><equation id="count4_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB3_15_1"/><eq_pterm ptindx="FB3_15_2"/></d2><clk><fastsig signal="Clk_In"/></clk><prld ptindx="GND"/></equation><equation id="count3_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB3_16_1"/><eq_pterm ptindx="FB3_16_2"/></d2><clk><fastsig signal="Clk_In"/></clk><prld ptindx="GND"/></equation><equation id="count2_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB3_17_1"/><eq_pterm ptindx="FB3_17_2"/></d2><clk><fastsig signal="Clk_In"/></clk><prld ptindx="GND"/></equation><equation id="count1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB3_18_1"/><eq_pterm ptindx="FB3_18_2"/></d2><clk><fastsig signal="Clk_In"/></clk><prld ptindx="GND"/></equation></fblock><fblock id="FB4" inputUse="0" pinUse="0"><macrocell id="FB4_MC1"/><macrocell id="FB4_MC2" pin="FB4_MC2_PIN19"/><macrocell id="FB4_MC3"/><macrocell id="FB4_MC4"/><macrocell id="FB4_MC5" pin="FB4_MC5_PIN20"/><macrocell id="FB4_MC6"/><macrocell id="FB4_MC7"/><macrocell id="FB4_MC8" pin="FB4_MC8_PIN21"/><macrocell id="FB4_MC9"/><macrocell id="FB4_MC10"/><macrocell id="FB4_MC11" pin="FB4_MC11_PIN22"/><macrocell id="FB4_MC12"/><macrocell id="FB4_MC13"/><macrocell id="FB4_MC14" pin="FB4_MC14_PIN23"/><macrocell id="FB4_MC15" pin="FB4_MC15_PIN27"/><macrocell id="FB4_MC16"/><macrocell id="FB4_MC17" pin="FB4_MC17_PIN28"/><macrocell id="FB4_MC18"/></fblock><vcc/><gnd/><messages><warning>INFO:Cpld - Inferring BUFG constraint for signal 'Clk_In' based upon the LOC   constraint 'P43'. It is recommended that you declare this BUFG explicitedly   in your design. Note that for certain device families the output of a BUFG   constraint can not drive a gated clock, and the BUFG constraint will be   ignored.</warning></messages><compOpts exhaust="OFF" gclkopt="ON" gsropt="ON" gtsopt="ON" ignorets="OFF" inputs="54" keepio="OFF" loc="ON" mlopt="ON" optimize="SPEED" part="xc9572xl-10-VQ44" power="STD" prld="LOW" pterms="25" slew="FAST" terminate="KEEPER" unused="OFF" wysiwyg="OFF"/><specSig signal="b_SPECSIG" value="(b)"/><specSig signal="count0_SPECSIG" value="count&lt;0&gt;"/><specSig signal="count4_SPECSIG" value="count&lt;4&gt;"/><specSig signal="count3_SPECSIG" value="count&lt;3&gt;"/><specSig signal="count2_SPECSIG" value="count&lt;2&gt;"/><specSig signal="count1_SPECSIG" value="count&lt;1&gt;"/></document>
