`timescale 1ns/10ps
module andOpTB;

reg [31:0] value1;
reg [31:0] value2;

wire [31:0] result;

andOp andOp_instance(value1, value2, result);

initial begin



end
endmodule
