{
  "name": "core_arch::x86::avx512f::_mm512_maskz_fmadd_round_pd",
  "safe": false,
  "callees": {
    "core_arch::x86::avx512f::vfmadd132pdround": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {}
    },
    "core_arch::x86::avx512f::_mm512_setzero_pd": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Returns vector of type `__m512d` with all elements set to zero.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm512_setzero_pd&expand=5018)\n",
      "adt": {
        "core_arch::x86::__m512d": "Constructor"
      }
    },
    "intrinsics::simd::simd_select_bitmask": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Selects elements from a bitmask.\n\n `M` must be an unsigned integer or array of `u8`, matching `simd_bitmask`.\n\n `T` must be a vector.\n\n For each element, if the bit in `mask` is `1`, select the element from\n `if_true`.  If the corresponding bit in `mask` is `0`, select the element from\n `if_false`.\n The remaining bits of the mask are ignored.\n\n The bitmask bit order matches `simd_bitmask`.\n",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m512d": [
      "Plain"
    ]
  },
  "path": 8979,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512f.rs:8635:1: 8645:2",
  "src": "pub fn _mm512_maskz_fmadd_round_pd<const ROUNDING: i32>(\n    k: __mmask8,\n    a: __m512d,\n    b: __m512d,\n    c: __m512d,\n) -> __m512d {\n    unsafe {\n        static_assert_rounding!(ROUNDING);\n        simd_select_bitmask(k, vfmadd132pdround(a, b, c, ROUNDING), _mm512_setzero_pd())\n    }\n}",
  "mir": "fn core_arch::x86::avx512f::_mm512_maskz_fmadd_round_pd(_1: u8, _2: core_arch::x86::__m512d, _3: core_arch::x86::__m512d, _4: core_arch::x86::__m512d) -> core_arch::x86::__m512d {\n    let mut _0: core_arch::x86::__m512d;\n    let mut _5: core_arch::x86::__m512d;\n    let mut _6: core_arch::x86::__m512d;\n    debug k => _1;\n    debug a => _2;\n    debug b => _3;\n    debug c => _4;\n    bb0: {\n        StorageLive(_5);\n        _5 = core_arch::x86::avx512f::vfmadd132pdround(_2, _3, _4, ROUNDING) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_6);\n        _6 = core_arch::x86::avx512f::_mm512_setzero_pd() -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        _0 = intrinsics::simd::simd_select_bitmask::<u8, core_arch::x86::__m512d>(_1, move _5, move _6) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_6);\n        StorageDead(_5);\n        return;\n    }\n}\n",
  "doc": " Multiply packed double-precision (64-bit) floating-point elements in a and b, add the intermediate result to packed elements in c, and store the results in dst using zeromask k (elements are zeroed out when the corresponding mask bit is not set).\\\n\n Rounding is done according to the rounding\\[3:0\\] parameter, which can be one of:\\\n * [`_MM_FROUND_TO_NEAREST_INT`] | [`_MM_FROUND_NO_EXC`] : round to nearest and suppress exceptions\n * [`_MM_FROUND_TO_NEG_INF`] | [`_MM_FROUND_NO_EXC`] : round down and suppress exceptions\n * [`_MM_FROUND_TO_POS_INF`] | [`_MM_FROUND_NO_EXC`] : round up and suppress exceptions\n * [`_MM_FROUND_TO_ZERO`] | [`_MM_FROUND_NO_EXC`] : truncate and suppress exceptions\n * [`_MM_FROUND_CUR_DIRECTION`] : use `MXCSR.RC` - see [`_MM_SET_ROUNDING_MODE`]\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm512_maskz_fmadd_round_pd&expand=2564)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}