`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2024/09/13 13:46:42
// Design Name: 
// Module Name: dc4x16
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module dc4x16(
    input [3:0] in,
    output [15:0] out
    );
    
    reg [15:0] out;
    
    always @(in) begin
        case(in)
            4'b0000 : out = 16'b000_0000_0000_00001;
            4'b0001 : out = 16'b000_0000_0000_00010;
            4'b0010 : out = 16'b000_0000_0000_00100;
            4'b0011 : out = 16'b000_0000_0000_01000;
            4'b0100 : out = 16'b000_0000_0000_10000;
            4'b0101 : out = 16'b000_0000_0001_00000;
            4'b0110 : out = 16'b000_0000_0010_00000;
            4'b0111 : out = 16'b000_0000_0100_00000;
            4'b1000 : out = 16'b000_0000_1000_00000;
            4'b1001 : out = 16'b000_0001_0000_00000;
            4'b1010 : out = 16'b000_0010_0000_00000;
            4'b1011 : out = 16'b000_0100_0000_00000;
            4'b1100 : out = 16'b000_1000_0000_00000;
            4'b1101 : out = 16'b001_0000_0000_00000;
            4'b1110 : out = 16'b010_0000_0000_00000;
            4'b1111 : out = 16'b100_0000_0000_00000;
            
        endcase
    end
    
    
    
endmodule
