{"timestamp": "2025-08-03T14:55:56.952919", "file_path": "dependencies/testbench_adder_16bit.v", "filename": "testbench_adder_16bit.v", "category": "dependencies", "description": "依赖文件: 用户提供的adder_16bit测试台文件", "size_bytes": 10745}
{"timestamp": "2025-08-03T14:56:16.962568", "file_path": "designs/adder_16bit.v", "filename": "adder_16bit.v", "category": "designs", "description": "由enhanced_real_verilog_agent创建的verilog文件", "size_bytes": 1785}
{"timestamp": "2025-08-03T14:56:36.161542", "file_path": "designs/adder_16bit_v1.v", "filename": "adder_16bit_v1.v", "category": "designs", "description": "由enhanced_real_verilog_agent创建的verilog文件", "size_bytes": 1130}
{"timestamp": "2025-08-03T14:57:05.040057", "file_path": "designs/adder_16bit_v2.v", "filename": "adder_16bit_v2.v", "category": "designs", "description": "由enhanced_real_verilog_agent创建的verilog文件", "size_bytes": 1768}
{"timestamp": "2025-08-03T14:57:16.536628", "file_path": "testbenches/adder_16bit_tb.v", "filename": "adder_16bit_tb.v", "category": "testbenches", "description": "由enhanced_real_verilog_agent创建的testbench文件", "size_bytes": 3196}
{"timestamp": "2025-08-03T14:57:16.545061", "file_path": "designs/adder_16bit_v3.v", "filename": "adder_16bit_v3.v", "category": "designs", "description": "由enhanced_real_verilog_agent创建的verilog文件", "size_bytes": 695}
