

================================================================
== Vitis HLS Report for 'input_loader_ds1_res1_1'
================================================================
* Date:           Sat Sep 16 07:35:26 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out_test.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.431 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      778|      778|  2.591 us|  2.591 us|  778|  778|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                        |                                             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                        Instance                        |                    Module                   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_input_loader_ds1_res1_1_Pipeline_l_loader_j_fu_276  |input_loader_ds1_res1_1_Pipeline_l_loader_j  |      776|      776|  2.584 us|  2.584 us|  776|  776|       no|
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        8|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    48|     4201|     7953|    -|
|Memory               |        0|     -|      256|      264|    -|
|Multiplexer          |        -|     -|        -|       74|    -|
|Register             |        -|     -|      518|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    48|     4975|     8299|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     1|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------+---------------------------------------------+---------+----+------+------+-----+
    |                        Instance                        |                    Module                   | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------------------------+---------------------------------------------+---------+----+------+------+-----+
    |grp_input_loader_ds1_res1_1_Pipeline_l_loader_j_fu_276  |input_loader_ds1_res1_1_Pipeline_l_loader_j  |        0|  48|  4201|  7953|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+----+------+------+-----+
    |Total                                                   |                                             |        0|  48|  4201|  7953|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+--------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory     |                      Module                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+--------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |p_ZL5buf25_0_U  |input_loader_ds1_res1_1_p_ZL5buf25_0_ROM_AUTO_1R  |        0|  32|  33|    0|    64|   32|     1|         2048|
    |p_ZL5buf25_1_U  |input_loader_ds1_res1_1_p_ZL5buf25_1_ROM_AUTO_1R  |        0|  32|  33|    0|    64|   32|     1|         2048|
    |p_ZL5buf25_2_U  |input_loader_ds1_res1_1_p_ZL5buf25_2_ROM_AUTO_1R  |        0|  32|  33|    0|    64|   32|     1|         2048|
    |p_ZL5buf25_3_U  |input_loader_ds1_res1_1_p_ZL5buf25_3_ROM_AUTO_1R  |        0|  32|  33|    0|    64|   32|     1|         2048|
    |p_ZL5buf25_4_U  |input_loader_ds1_res1_1_p_ZL5buf25_4_ROM_AUTO_1R  |        0|  32|  33|    0|    64|   32|     1|         2048|
    |p_ZL5buf25_5_U  |input_loader_ds1_res1_1_p_ZL5buf25_5_ROM_AUTO_1R  |        0|  32|  33|    0|    64|   32|     1|         2048|
    |p_ZL5buf25_6_U  |input_loader_ds1_res1_1_p_ZL5buf25_6_ROM_AUTO_1R  |        0|  32|  33|    0|    64|   32|     1|         2048|
    |p_ZL5buf25_7_U  |input_loader_ds1_res1_1_p_ZL5buf25_7_ROM_AUTO_1R  |        0|  32|  33|    0|    64|   32|     1|         2048|
    +----------------+--------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total           |                                                  |        0| 256| 264|    0|   512|  256|     8|        16384|
    +----------------+--------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    |empty_fu_338_p2  |        or|   0|  0|   6|           6|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   8|           7|           2|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  20|          4|    1|          4|
    |ap_done          |   9|          2|    1|          2|
    |inp_ds12_write   |   9|          2|    1|          2|
    |inp_res11_write  |   9|          2|    1|          2|
    |outp_ln0_read    |   9|          2|    1|          2|
    |ps_id_c3_blk_n   |   9|          2|    1|          2|
    |real_start       |   9|          2|    1|          2|
    +-----------------+----+-----------+-----+-----------+
    |Total            |  74|         16|    7|         16|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                            |   3|   0|    3|          0|
    |ap_done_reg                                                          |   1|   0|    1|          0|
    |grp_input_loader_ds1_res1_1_Pipeline_l_loader_j_fu_276_ap_start_reg  |   1|   0|    1|          0|
    |p_ZL5buf25_0_load_1_reg_476                                          |  32|   0|   32|          0|
    |p_ZL5buf25_0_load_reg_436                                            |  32|   0|   32|          0|
    |p_ZL5buf25_1_load_1_reg_481                                          |  32|   0|   32|          0|
    |p_ZL5buf25_1_load_reg_441                                            |  32|   0|   32|          0|
    |p_ZL5buf25_2_load_1_reg_486                                          |  32|   0|   32|          0|
    |p_ZL5buf25_2_load_reg_446                                            |  32|   0|   32|          0|
    |p_ZL5buf25_3_load_1_reg_491                                          |  32|   0|   32|          0|
    |p_ZL5buf25_3_load_reg_451                                            |  32|   0|   32|          0|
    |p_ZL5buf25_4_load_1_reg_496                                          |  32|   0|   32|          0|
    |p_ZL5buf25_4_load_reg_456                                            |  32|   0|   32|          0|
    |p_ZL5buf25_5_load_1_reg_501                                          |  32|   0|   32|          0|
    |p_ZL5buf25_5_load_reg_461                                            |  32|   0|   32|          0|
    |p_ZL5buf25_6_load_1_reg_506                                          |  32|   0|   32|          0|
    |p_ZL5buf25_6_load_reg_466                                            |  32|   0|   32|          0|
    |p_ZL5buf25_7_load_1_reg_511                                          |  32|   0|   32|          0|
    |p_ZL5buf25_7_load_reg_471                                            |  32|   0|   32|          0|
    |start_once_reg                                                       |   1|   0|    1|          0|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                | 518|   0|  518|          0|
    +---------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+--------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  input_loader_ds1_res1.1|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  input_loader_ds1_res1.1|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  input_loader_ds1_res1.1|  return value|
|start_full_n              |   in|    1|  ap_ctrl_hs|  input_loader_ds1_res1.1|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  input_loader_ds1_res1.1|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|  input_loader_ds1_res1.1|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  input_loader_ds1_res1.1|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  input_loader_ds1_res1.1|  return value|
|start_out                 |  out|    1|  ap_ctrl_hs|  input_loader_ds1_res1.1|  return value|
|start_write               |  out|    1|  ap_ctrl_hs|  input_loader_ds1_res1.1|  return value|
|outp_ln0_dout             |   in|  512|     ap_fifo|                 outp_ln0|       pointer|
|outp_ln0_num_data_valid   |   in|    3|     ap_fifo|                 outp_ln0|       pointer|
|outp_ln0_fifo_cap         |   in|    3|     ap_fifo|                 outp_ln0|       pointer|
|outp_ln0_empty_n          |   in|    1|     ap_fifo|                 outp_ln0|       pointer|
|outp_ln0_read             |  out|    1|     ap_fifo|                 outp_ln0|       pointer|
|inp_res11_din             |  out|  512|     ap_fifo|                inp_res11|       pointer|
|inp_res11_num_data_valid  |   in|   11|     ap_fifo|                inp_res11|       pointer|
|inp_res11_fifo_cap        |   in|   11|     ap_fifo|                inp_res11|       pointer|
|inp_res11_full_n          |   in|    1|     ap_fifo|                inp_res11|       pointer|
|inp_res11_write           |  out|    1|     ap_fifo|                inp_res11|       pointer|
|inp_ds12_din              |  out|  128|     ap_fifo|                 inp_ds12|       pointer|
|inp_ds12_num_data_valid   |   in|    3|     ap_fifo|                 inp_ds12|       pointer|
|inp_ds12_fifo_cap         |   in|    3|     ap_fifo|                 inp_ds12|       pointer|
|inp_ds12_full_n           |   in|    1|     ap_fifo|                 inp_ds12|       pointer|
|inp_ds12_write            |  out|    1|     ap_fifo|                 inp_ds12|       pointer|
|ps_id                     |   in|    5|     ap_none|                    ps_id|        scalar|
|ps_id_c3_din              |  out|    5|     ap_fifo|                 ps_id_c3|       pointer|
|ps_id_c3_num_data_valid   |   in|    2|     ap_fifo|                 ps_id_c3|       pointer|
|ps_id_c3_fifo_cap         |   in|    2|     ap_fifo|                 ps_id_c3|       pointer|
|ps_id_c3_full_n           |   in|    1|     ap_fifo|                 ps_id_c3|       pointer|
|ps_id_c3_write            |  out|    1|     ap_fifo|                 ps_id_c3|       pointer|
+--------------------------+-----+-----+------------+-------------------------+--------------+

