/*
 * Copyright (c) 2020-2020 Huawei Technologies Co., Ltd.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 */
#ifndef __CLK_CHAR_H
#define __CLK_CHAR_H
/* clk_crgctrl */
#define CLKIN_SYS		0
#define CLKIN_SYS_SERDES		1
#define CLKIN_REF		2
#define CLK_FLL_SRC		3
#define CLK_PPLL1		4
#define CLK_PPLL2		5
#define CLK_PPLL2_B		6
#define CLK_PPLL3		7
#define CLK_PPLL5		8
#define CLK_PPLL7		9
#define CLK_SPLL		10
#define CLK_MODEM_BASE		11
#define CLK_ULPPLL_1		12
#define CLK_LBINTJPLL		13
#define CLK_AUPLL		14
#define CLK_SCPLL		15
#define CLK_FNPLL		16
#define CLK_PPLL_PCIE		17
#define CLK_PPLL_PCIE1		18
#define CLK_SDPLL		19
#define PCLK		20
#define CLK_GATE_PPLL1		21
#define CLK_GATE_PPLL2		22
#define CLK_GATE_PPLL2_B		23
#define CLK_GATE_PPLL3		24
#define CLK_GATE_PPLL7		25
#define CLK_GATE_PPLL0_MEDIA		26
#define CLK_GATE_PPLL1_MEDIA		27
#define CLK_GATE_PPLL2_MEDIA		28
#define CLK_GATE_PPLL2B_MEDIA		29
#define CLK_GATE_PPLL3_MEDIA		30
#define CLK_GATE_PPLL7_MEDIA		31
#define CLK_GATE_PPLL0_M2		32
#define CLK_GATE_PPLL1_M2		33
#define CLK_GATE_PPLL2_M2		34
#define CLK_GATE_PPLL2B_M2		35
#define CLK_GATE_PPLL3_M2		36
#define CLK_PPLL_EPS		37
#define CLK_GATE_HIFACE		38
#define CLK_SYS_INI		39
#define CLK_DIV_SYSBUS		40
#define CLK_DIV_CFGBUS		41
#define PCLK_GPIO0		42
#define PCLK_GPIO1		43
#define PCLK_GPIO2		44
#define PCLK_GPIO3		45
#define PCLK_GPIO4		46
#define PCLK_GPIO5		47
#define PCLK_GPIO6		48
#define PCLK_GPIO7		49
#define PCLK_GPIO8		50
#define PCLK_GPIO9		51
#define PCLK_GPIO10		52
#define PCLK_GPIO11		53
#define PCLK_GPIO12		54
#define PCLK_GPIO13		55
#define PCLK_GPIO14		56
#define PCLK_GPIO15		57
#define PCLK_GPIO16		58
#define PCLK_GPIO17		59
#define PCLK_GPIO18		60
#define PCLK_GPIO19		61
#define PCLK_GATE_WD0_HIGH		62
#define CLK_GATE_WD0_HIGH		63
#define PCLK_GATE_WD0		64
#define PCLK_GATE_WD1		65
#define ACLK_GATE_MEDIA_COMMON		66
#define ACLK_GATE_QIC_DSS		67
#define PCLK_GATE_MEDIA_COMMON		68
#define PCLK_GATE_QIC_DSS_CFG		69
#define PCLK_GATE_MMBUF_CFG		70
#define PCLK_GATE_DISP_QIC_SUBSYS		71
#define ACLK_GATE_DISP_QIC_SUBSYS		72
#define PCLK_GATE_DSS		73
#define CODECCSSI_MUX		74
#define CLK_GATE_CODECSSI		75
#define PCLK_GATE_CODECSSI		76
#define CLK_DIV_AOBUS_334M		77
#define CLK_DIV_AOBUS		78
#define CLK_FACTOR_TCXO		79
#define CLK_GATE_TIMER5_A		80
#define CLK_ANDGT_HSDT1_USBDP		81
#define CLK_DIV_HSDT1_USBDP		82
#define CLK_GATE_HSDT1_USBDP		83
#define HCLK_GATE_USB3OTG		84
#define CLK_MUX_USB_DOCK		85
#define PCLK_GATE_IOC		86
#define CLK_ATDVFS		87
#define ATCLK		88
#define PCLK_DBG		89
#define PCLK_DIV_DBG		90
#define CLK_GATE_TIME_STAMP_GT		91
#define CLK_DIV_TIME_STAMP		92
#define CLK_GATE_TIME_STAMP		93
#define ACLK_GATE_PERF_STAT		94
#define PCLK_GATE_PERF_STAT		95
#define CLK_DIV_PERF_STAT		96
#define CLK_PERF_DIV_GT		97
#define CLK_GATE_PERF_STAT		98
#define CLK_GATE_PERF_CTRL		99
#define CLK_DIV_CSSYSDBG		100
#define CLK_GATE_CSSYSDBG		101
#define CLK_DIV_DMABUS		102
#define CLK_GATE_DMAC		103
#define CLK_GATE_DMA_IOMCU		104
#define CLK_GATE_ODT_ACPU		105
#define CLK_DIV_ODT_DEFLATE		106
#define CLK_ODT_DEFLATE_GT		107
#define CLK_GATE_ODT_DEFLATE		108
#define CLK_GATE_TCLK_ODT		109
#define CLK_GATE_PFA_TFT		110
#define ACLK_GATE_DSS		111
#define CLK_SDIO_SYS		112
#define PCLK_GATE_DSI0		113
#define PCLK_GATE_DSI1		114
#define CLK_GATE_LDI0		115
#define CLK_GATE_VENC2		116
#define CLK_GATE_PPLL5		117
#define CLK_GATE_FD_FUNC		118
#define CLK_GATE_FDAI_FUNC		119
#define CLK_DIV_HSDT1BUS		120
#define CLK_ANDGT_SD_PERI		121
#define CLK_DIV_SD_PERI		122
#define CLK_GATE_SD_PERI		123
#define CLK_MUX_SD_PLL		124
#define CLK_DIV_SD		125
#define CLK_ANDGT_SD		126
#define CLK_SD_SYS		127
#define CLK_MUX_A53HPM		128
#define CLK_A53HPM_ANDGT		129
#define CLK_DIV_A53HPM		130
#define CLK_320M_PLL_GT		131
#define CLK_DIV_320M		132
#define CLK_GATE_UART4		133
#define PCLK_GATE_UART4		134
#define CLK_MUX_UARTH		135
#define CLK_DIV_UARTH		136
#define CLK_ANDGT_UARTH		137
#define CLK_GATE_UART5		138
#define PCLK_GATE_UART5		139
#define CLK_MUX_UARTL		140
#define CLK_DIV_UARTL		141
#define CLK_ANDGT_UARTL		142
#define CLK_GATE_UART0		143
#define PCLK_GATE_UART0		144
#define CLK_MUX_UART0		145
#define CLK_DIV_UART0		146
#define CLK_ANDGT_UART0		147
#define CLK_FACTOR_UART0		148
#define CLK_UART0_DBG		149
#define CLK_UART6		150
#define CLK_GATE_UART3		151
#define CLK_GATE_UART8		152
#define CLK_GATE_UART7		153
#define CLK_GATE_I2C2_ACPU		154
#define CLK_GATE_I2C3		155
#define CLK_GATE_I2C4		156
#define CLK_GATE_I2C6_ACPU		157
#define CLK_GATE_I2C7		158
#define PCLK_GATE_I2C2		159
#define PCLK_GATE_I2C3		160
#define PCLK_GATE_I2C4		161
#define PCLK_GATE_I2C6_ACPU		162
#define PCLK_GATE_I2C7		163
#define CLK_DIV_I2C		164
#define CLK_MUX_I2C		165
#define CLK_GATE_I2C0		166
#define CLK_GATE_I2C1		167
#define CLK_GATE_I2C2		168
#define CLK_ANDGT_I3C4		169
#define CLK_DIV_I3C4		170
#define CLK_GATE_I3C4		171
#define PCLK_GATE_I3C4		172
#define CLK_ANDGT_SPI1		173
#define CLK_DIV_SPI1		174
#define CLK_MUX_SPI1		175
#define CLK_GATE_SPI1		176
#define CLK_ANDGT_SPI4		177
#define CLK_DIV_SPI4		178
#define CLK_MUX_SPI4		179
#define CLK_GATE_SPI4		180
#define PCLK_GATE_SPI1		181
#define PCLK_GATE_SPI4		182
#define CLK_GATE_SPI0		183
#define CLK_FAC_180M		184
#define CLK_GATE_IOMCU_PERI0		185
#define CLK_GATE_SPI2		186
#define CLK_GATE_USB3OTG_REF		187
#define CLK_USB3_32K_DIV		188
#define CLK_FACTOR_USB3PHY_PLL		189
#define CLK_USB2PHY_REF_DIV		190
#define CLK_MUX_ULPI		191
#define CLK_GATE_ULPI_REF		192
#define CLK_HSDT1_EUSB_MUX		193
#define CLK_GATE_HSDT1_EUSB		194
#define CLK_GATE_ABB_USB		195
#define CLK_PCIE1PLL_SERDES		196
#define CLK_HSDT_SUBSYS_INI		197
#define PCLK_GATE_HSDT0_PCIE		198
#define PCLK_GATE_HSDT1_PCIE1		199
#define PCLK_DIV_PCIE		200
#define PCLK_ANDGT_PCIE		201
#define CLK_GATE_UFSPHY_REF		202
#define CLK_GATE_UFSIO_REF		203
#define CLK_GATE_AO_ASP		204
#define CLK_DIV_AO_ASP		205
#define CLK_MUX_AO_ASP		206
#define CLK_DIV_AO_ASP_GT		207
#define PCLK_GATE_PCTRL		208
#define CLK_ANDGT_PTP		209
#define CLK_DIV_PTP		210
#define CLK_GATE_BLPWM1		211
#define CLK_GATE_BLPWM		212
#define CLK_SYSCNT_DIV		213
#define CLK_GATE_GPS_REF		214
#define CLK_MUX_GPS_REF		215
#define CLK_GATE_MDM2GPS0		216
#define CLK_GATE_MDM2GPS1		217
#define CLK_GATE_MDM2GPS2		218
#define CLK_GATE_LDI1		219
#define PERI_VOLT_HOLD		220
#define PERI_VOLT_MIDDLE		221
#define PERI_VOLT_LOW		222
#define EPS_VOLT_HIGH		223
#define EPS_VOLT_MIDDLE		224
#define EPS_VOLT_LOW		225
#define VENC_VOLT_HOLD		226
#define VDEC_VOLT_HOLD		227
#define EDC_VOLT_HOLD		228
#define EFUSE_VOLT_HOLD		229
#define LDI0_VOLT_HOLD		230
#define SEPLAT_VOLT_HOLD		231
#define CLK_MUX_DPCTRL_16M		232
#define CLK_GT_DPCTRL_16M		233
#define CLK_DIV_DPCTRL_16M		234
#define CLK_GATE_DPCTRL_16M		235
#define CLK_MUX_DPCTR_PIXEL		236
#define CLK_ANDGT_DPCTR_PIXEL		237
#define CLK_DIV_DPCTR_PIXEL		238
#define CLK_GATE_DPCTRL_PIXEL		239
#define ACLK_GATE_DPCTRL		240
#define CLK_GATE_ISPFUNC3FREQ		241
#define CLK_GATE_ISPFUNC4FREQ		242
#define CLK_GATE_ISPFUNC5FREQ		243
#define CLK_GATE_ISPFUNC3		244
#define CLK_GATE_ISPFUNC4		245
#define CLK_GATE_ISPFUNC5		246
#define CLK_GT_ISP_I2C		247
#define CLK_DIV_ISP_I2C		248
#define CLK_GATE_ISP_I2C_MEDIA		249
#define CLK_GATE_ISP_SNCLK0		250
#define CLK_GATE_ISP_SNCLK1		251
#define CLK_GATE_ISP_SNCLK2		252
#define CLK_GATE_ISP_SNCLK3		253
#define CLK_ISP_SNCLK_MUX0		254
#define CLK_ISP_SNCLK_DIV0		255
#define CLK_ISP_SNCLK_MUX1		256
#define CLK_ISP_SNCLK_DIV1		257
#define CLK_ISP_SNCLK_MUX2		258
#define CLK_ISP_SNCLK_DIV2		259
#define CLK_ISP_SNCLK_MUX3		260
#define CLK_ISP_SNCLK_DIV3		261
#define CLK_ISP_SNCLK_FAC		262
#define CLK_ISP_SNCLK_ANGT		263
#define CLK_GATE_RXDPHY0_CFG		264
#define CLK_GATE_RXDPHY1_CFG		265
#define CLK_GATE_RXDPHY2_CFG		266
#define CLK_GATE_RXDPHY3_CFG		267
#define CLK_GATE_RXDPHY4_CFG		268
#define CLK_GATE_RXDPHY5_CFG		269
#define CLK_GATE_RXDPHY_CFG		270
#define CLK_DIV_RXDPHY_CFG		271
#define CLKANDGT_RXDPHY_CFG		272
#define CLK_GATE_TXDPHY0_CFG		273
#define CLK_GATE_TXDPHY0_REF		274
#define CLK_GATE_TXDPHY1_CFG		275
#define CLK_GATE_TXDPHY1_REF		276
#define CLKANDGT_RXDPHY_FLL		277
#define CLK_RXDPHY_FLL_DIV		278
#define CLK_MUX_RXDPHY_CFG		279
#define CLK_MEDIA_COMMON_SW		280
#define CLKANDGT_MEDIA_COMMON		281
#define CLK_MEDIA_COMMON_DIV		282
#define CLK_GATE_MEDIA_COMMONFREQ		283
#define CLK_GATE_MEDIA_COMMON		284
#define CLK_GATE_BRG		285
#define CLK_SW_AO_LOADMONITOR		286
#define PCLK_GATE_LOADMONITOR		287
#define CLK_GATE_LOADMONITOR		288
#define CLK_DIV_LOADMONITOR		289
#define CLK_GT_LOADMONITOR		290
#define PCLK_GATE_LOADMONITOR_L		291
#define CLK_GATE_LOADMONITOR_L		292
#define CLK_GATE_MEDIA_TCXO		293
#define CLK_GATE_IVP32DSP_COREFREQ		294
#define CLK_GATE_IVP32DSP_CORE		295
#define CLK_GATE_IVP1DSP_COREFREQ		296
#define CLK_GATE_IVP1DSP_CORE		297
#define CLK_GATE_ARPPFREQ		298
#define CLK_GATE_ARPP		299
#define CLK_ADE_FUNC_MUX		300
#define CLK_ANDGT_ADE_FUNC		301
#define CLK_DIV_ADE_FUNC		302
#define CLK_GATE_ADE_FUNCFREQ		303
#define CLK_GATE_ADE_FUNC		304
#define ACLK_GATE_ASC		305
#define CLK_GATE_DSS_AXI_MM		306
#define CLK_GATE_MMBUF		307
#define PCLK_GATE_MMBUF		308
#define CLK_SW_MMBUF		309
#define ACLK_DIV_MMBUF		310
#define PCLK_DIV_MMBUF		311
#define CLK_GATE_PFA_GT		312
#define CLK_DIV_PFA		313
#define CLK_GATE_PFA_REF		314
#define HCLK_GATE_PFA		315
#define CLK_GATE_PFA		316
#define CLK_GATE_DRA_REF		317
#define ACLK_GATE_DRA		318
#define OSC32K		319
#define OSC19M		320
#define CLK_480M		321
#define CLK_INVALID		322
#define AUTODIV_SYSBUS		323
#define AUTODIV_HSDT1BUS		324
#define AUTODIV_CFGBUS		325
#define AUTODIV_DMABUS		326
#define AUTODIV_ISP_DVFS		327
#define AUTODIV_ISP		328
#define CLK_GATE_ATDIV_HSDT1BUS		329
#define CLK_GATE_ATDIV_DMA		330
#define CLK_GATE_ATDIV_CFG		331
#define CLK_GATE_ATDIV_SYS		332
#define CLK_FPGA_1P92		333
#define CLK_FPGA_2M		334
#define CLK_FPGA_10M		335
#define CLK_FPGA_19M		336
#define CLK_FPGA_20M		337
#define CLK_FPGA_24M		338
#define CLK_FPGA_26M		339
#define CLK_FPGA_27M		340
#define CLK_FPGA_32M		341
#define CLK_FPGA_40M		342
#define CLK_FPGA_48M		343
#define CLK_FPGA_50M		344
#define CLK_FPGA_57M		345
#define CLK_FPGA_60M		346
#define CLK_FPGA_64M		347
#define CLK_FPGA_80M		348
#define CLK_FPGA_100M		349
#define CLK_FPGA_160M		350


/* clk_hsdt_crg */
#define CLK_GATE_PCIE0PLL		0
#define CLK_GATE_HSDT0_PCIE0_MCU		1
#define CLK_GATE_HSDT0_PCIE1_MCU		2
#define CLK_GATE_HSDT0_PCIE0_MCU_BUS		3
#define CLK_GATE_HSDT0_PCIE1_MCU_BUS		4
#define CLK_GATE_HSDT0_PCIE0_MCU_32K		5
#define CLK_GATE_HSDT0_PCIE1_MCU_32K		6
#define CLK_GATE_HSDT0_PCIE0_MCU_19P2		7
#define CLK_GATE_HSDT0_PCIE1_MCU_19P2		8
#define CLK_GATE_PCIEPHY_REF		9
#define CLK_GATE_PCIE1PHY_REF		10
#define PCLK_GATE_PCIE_SYS		11
#define PCLK_GATE_PCIE1_SYS		12
#define PCLK_GATE_PCIE_PHY		13
#define PCLK_GATE_PCIE1_PHY		14
#define ACLK_GATE_PCIE		15
#define CLK_GATE_HSDT_TCU		16
#define CLK_GATE_HSDT_TBU		17
#define CLK_GATE_PCIE1_TBU		18
#define ACLK_GATE_PCIE1		19


/* clk_hsdt1_crg */
#define CLK_GATE_SDPLL		0
#define ACLK_GATE_USB3OTG		1
#define ACLK_GATE_USB3OTG_ASYNCBRG		2
#define CLK_ANDGT_SDIOPLL		3
#define CLK_DIV_SDIOPLL		4
#define CLK_SDIO_SYS_GT		5
#define CLK_MUX_SDIO_PLL		6
#define CLK_GATE_SDIO		7
#define HCLK_GATE_SDIO		8
#define CLK_GATE_SD		9
#define HCLK_GATE_SD		10
#define CLK_MUX_SD_SYS		11
#define CLK_ANDGT_SDPLL		12
#define CLK_DIV_SDPLL		13
#define CLK_SD_SYS_GT		14
#define CLK_GATE_USB31PHY_APB		15
#define HCLK_GATE_DCDR_MUX		16
#define CLK_GATE_HI_USB3_SUSPEND		17
#define CLK_GATE_USBDP_MCU_32K		18
#define CLK_GATE_SNP_USB3_SUSPEND		19
#define CLK_GATE_HSDT1_USBDP_MCU		20
#define CLK_GATE_HSDT1_USBDP_MCU_BUS		21
#define CLK_GATE_HI_USB3_SYS		22
#define ACLK_GATE_HI_USB3		23
#define ACLK_GATE_SNP_USB3		24
#define CLK_GATE_HSDT1_USBDP_MCU_19P2		25
#define PCLK_GATE_USB2PHY		26
#define CLK_GATE_HI_USB3CTRL_REF		27
#define CLK_GATE_SNP_USB3CTRL_REF		28
#define PCLK_GATE_USB_SCTRL		29
#define CLK_ANDGT_USB2PHY_REF		30
#define CLK_GATE_USB2PHY_REF		31
#define CLK_GATE_USBDP_AUX		32
#define CLKGT_USB2_ULPI		33
#define CLK_DIV_USB2_ULPI		34
#define CLK_GATE_USB2_ULPI		35
#define PCLK_GATE_DPCTRL		36


/* clk_sctrl */
#define CLK_GATE_AUPLL		0
#define PCLK_GPIO20		1
#define PCLK_GPIO21		2
#define CLK_GATE_TIMER5_B		3
#define CLK_MUX_TIMER5_A		4
#define CLK_MUX_TIMER5_B		5
#define CLK_GATE_TIMER5		6
#define CLK_MUX_I2C9		7
#define CLK_ANDGT_I2C9		8
#define CLK_DIV_I2C9		9
#define CLK_GATE_I2C9		10
#define PCLK_GATE_I2C9		11
#define CLK_ANDGT_SPI3_ULPPLL		12
#define CLK_DIV_SPI3_ULPPLL		13
#define CLK_ANDGT_SPI3		14
#define CLK_DIV_SPI3		15
#define CLK_MUX_SPI3		16
#define CLK_GATE_SPI		17
#define PCLK_GATE_SPI		18
#define CLK_ANDGT_SPI5_ULPPLL		19
#define CLK_DIV_SPI5_ULPPLL		20
#define CLK_ANDGT_SPI5		21
#define CLK_DIV_SPI5		22
#define CLK_MUX_SPI5		23
#define CLK_GATE_SPI5		24
#define PCLK_GATE_SPI5		25
#define CLK_ANDGT_32KPLL_PCIEAUX		26
#define CLK_DIV_32KPLL_PCIEAUX		27
#define CLK_MUX_PCIEAUX		28
#define CLK_GATE_HSDT0_PCIEAUX		29
#define CLK_GATE_PCIEAUX		30
#define CLK_GATE_PCIE1AUX		31
#define PCLK_GATE_RTC		32
#define PCLK_AO_GPIO0		33
#define PCLK_AO_GPIO1		34
#define PCLK_AO_GPIO2		35
#define PCLK_AO_GPIO3		36
#define PCLK_AO_GPIO4		37
#define PCLK_AO_GPIO5		38
#define PCLK_AO_GPIO6		39
#define PCLK_AO_GPIO29		40
#define PCLK_AO_GPIO30		41
#define PCLK_AO_GPIO31		42
#define PCLK_AO_GPIO32		43
#define PCLK_AO_GPIO33		44
#define PCLK_AO_GPIO34		45
#define PCLK_AO_GPIO35		46
#define PCLK_AO_GPIO36		47
#define CLK_ANDGT_BLPWM2		48
#define CLK_DIV_BLPWM2		49
#define CLK_GATE_BLPWM2		50
#define PCLK_GATE_SYSCNT		51
#define CLK_GATE_SYSCNT		52
#define CLKMUX_SYSCNT		53
#define CLKGT_ASP_CODEC		54
#define CLKDIV_ASP_CODEC		55
#define CLK_ASP_CODEC		56
#define CLK_GATE_ASP_SUBSYS		57
#define CLK_MUX_ASP_PLL		58
#define CLK_AO_ASP_32KPLL_MUX		59
#define CLK_GATE_ASP_TCXO		60
#define CLK_GATE_DP_AUDIO_PLL		61
#define CLKDIV_DP_AUDIO_PLL_AO		62
#define CLKGT_DP_AUDIO_PLL_AO		63
#define CLK_MUX_AO_CAMERA		64
#define CLK_ANDGT_AO_CAMERA		65
#define CLK_DIV_AO_CAMERA		66
#define CLK_GATE_AO_CAMERA		67
#define PCLK_GATE_AO_LOADMONITOR		68
#define CLK_GATE_AO_LOADMONITOR		69
#define CLK_DIV_AO_LOADMONITOR		70
#define CLK_GT_AO_LOADMONITOR		71


/* clk_iomcu_crgctrl */
#define CLK_I2C1_GATE_IOMCU		0


/* clk_media1_crg */
#define CLK_DSS_TCXO		0
#define CLK_MUX_VIVOBUS		1
#define CLK_GATE_VIVOBUS_ANDGT		2
#define CLK_DIV_VIVOBUS		3
#define CLK_GATE_VIVOBUS		4
#define CLK_MUX_VDEC		5
#define CLK_ANDGT_VDEC		6
#define CLK_DIV_VDEC		7
#define CLK_GATE_VDECFREQ		8
#define PCLK_GATE_VDEC		9
#define ACLK_GATE_VDEC		10
#define CLK_MUX_ARPP		11
#define CLK_ANDGT_ARPP		12
#define CLK_DIV_ARPP		13
#define CLK_JPG_FUNC_MUX		14
#define CLK_ANDGT_JPG_FUNC		15
#define CLK_DIV_JPG_FUNC		16
#define CLK_GATE_JPG_FUNCFREQ		17
#define ACLK_GATE_JPG		18
#define PCLK_GATE_JPG		19
#define CLK_GATE_ATDIV_VIVO		20
#define CLK_GATE_ATDIV_VDEC		21


/* clk_media2_crg */
#define PCLK_GATE_ISP_QIC_SUBSYS		0
#define ACLK_GATE_ISP_QIC_SUBSYS		1
#define ACLK_GATE_ISP		2
#define CLK_GATE_VCODECBUS		3
#define CLK_GATE_VCODECBUS2DDR		4
#define CLK_DIV_VCODECBUS		5
#define CLK_GATE_VCODECBUS_GT		6
#define CLK_VCODEC_SYSPLL0		7
#define CLK_MUX_VCODECBUS		8
#define CLK_MUX_VENC		9
#define CLK_ANDGT_VENC		10
#define CLK_DIV_VENC		11
#define CLK_GATE_VENCFREQ		12
#define PCLK_GATE_VENC		13
#define ACLK_MUX_VENC		14
#define ACLK_ANDGT_VENC		15
#define ACLK_DIV_VENC		16
#define ACLK_GATE_VENCFREQ		17
#define CLK_MUX_ISPI2C		18
#define CLK_GATE_ISPI2C		19
#define CLK_GATE_ISP_SYS		20
#define CLK_MUX_ISPCPU		21
#define CLK_ANDGT_ISPCPU		22
#define CLK_DIV_ISPCPU		23
#define CLK_GATE_ISPCPU		24
#define CLK_ANDGT_ISP_I3C		25
#define CLK_DIV_ISP_I3C		26
#define CLK_GATE_ISP_I3C		27
#define CLK_GATE_IVP32DSP_TCXO		28
#define CLK_MUX_IVP32DSP_CORE		29
#define CLK_ANDGT_IVP32DSP_CORE		30
#define CLK_DIV_IVP32DSP_CORE		31
#define CLK_GATE_AUTODIV_VCODECBUS		32
#define CLK_GATE_ATDIV_VENC		33


/* clk_pctrl */


/* clk_xfreqclk */
#define CLK_CLUSTER0		0
#define CLK_CLUSTER1		1
#define CLK_G3D0		2
#define CLK_DDRC_FREQ0		3
#define CLK_DDRC_MAX0		4
#define CLK_DDRC_MIN0		5
#define CLK_L1BUS_MIN		6


/* clk_pmuctrl */
#define CLK_GATE_ABB_192		0
#define CLK_PMU32KA		1
#define CLK_PMU32KB		2
#define CLK_PMU32KC		3
#define CLK_PMUAUDIOCLK		4
#define CLK_EUSB_38M4		5


/* clk_interactive */


#define CLK_GATE_EDC0		0
#define CLK_GATE_VDEC		1
#define CLK_GATE_VENC		2
#define CLK_GATE_ISPFUNC		3
#define CLK_GATE_JPG_FUNC		4
#define CLK_GATE_ISPFUNC2		5
#define ACLK_GATE_VENC		6


#define CLK_GATE_EDC0FREQ		0

#define CLK_GATE_ISPFUNCFREQ		0
#define CLK_GATE_ISPFUNC2FREQ		1

#endif /* __CLK_CHAR_H */
