Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Jun 23 19:15:16 2022
| Host         : X-MJISB050PC03 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file dummy_adc_stream_control_sets_placed.rpt
| Design       : dummy_adc_stream
| Device       : xc7a200t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   337 |
|    Minimum number of control sets                        |   257 |
|    Addition due to synthesis replication                 |    80 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   933 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   337 |
| >= 0 to < 4        |    28 |
| >= 4 to < 6        |    91 |
| >= 6 to < 8        |    57 |
| >= 8 to < 10       |    42 |
| >= 10 to < 12      |     8 |
| >= 12 to < 14      |    14 |
| >= 14 to < 16      |     6 |
| >= 16              |    91 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2800 |          852 |
| No           | No                    | Yes                    |             140 |           55 |
| No           | Yes                   | No                     |             995 |          445 |
| Yes          | No                    | No                     |            1771 |          594 |
| Yes          | No                    | Yes                    |             234 |           57 |
| Yes          | Yes                   | No                     |            1295 |          449 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                         Clock Signal                         |                                                                                                                           Enable Signal                                                                                                                           |                                                                                      Set/Reset Signal                                                                                     | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  uclkgen/inst/clk_out1                                       |                                                                                                                                                                                                                                                                   |                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_45_out                                                                                                                                | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                1 |              1 |         1.00 |
|  DCLOCK_OBUF_BUFG                                            | udummy/data_out[0]_i_1_n_0                                                                                                                                                                                                                                        | wi00/ep_dataout[3]                                                                                                                                                                        |                1 |              1 |         1.00 |
|  DCLOCK_OBUF_BUFG                                            | udummy/valid_i_1_n_0                                                                                                                                                                                                                                              | wi00/ep_dataout[3]                                                                                                                                                                        |                1 |              1 |         1.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                       | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                1 |              1 |         1.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                  | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                1 |              1 |         1.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                            | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                1 |              1 |         1.00 |
|  okHI/okClk                                                  |                                                                                                                                                                                                                                                                   | okHI/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf                                                                                                                                     |                1 |              2 |         2.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_56_out                                                                                                                | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                1 |              2 |         2.00 |
|  DCLOCK_OBUF_BUFG                                            |                                                                                                                                                                                                                                                                   | inFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                  |                1 |              2 |         2.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                   |                1 |              2 |         2.00 |
|  okHI/okClk                                                  | okHI/core0/core0/a0/pc0/flag_enable                                                                                                                                                                                                                               | okHI/core0/core0/a0/pc0/I1                                                                                                                                                                |                1 |              2 |         2.00 |
|  okHI/okClk                                                  |                                                                                                                                                                                                                                                                   | okHI/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3_n_0                                                                                                         |                1 |              2 |         2.00 |
|  okHI/okClk                                                  |                                                                                                                                                                                                                                                                   | okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                |                1 |              2 |         2.00 |
|  okHI/okClk                                                  |                                                                                                                                                                                                                                                                   | wi00/ep_dataout[3]                                                                                                                                                                        |                1 |              2 |         2.00 |
|  DCLOCK_OBUF_BUFG                                            |                                                                                                                                                                                                                                                                   | inFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                   |                1 |              3 |         3.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_56_out                                                                                                                | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                1 |              3 |         3.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                   | inFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                           |                1 |              3 |         3.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                                     | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                1 |              3 |         3.00 |
|  okHI/okClk                                                  |                                                                                                                                                                                                                                                                   | okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1                                                                                                                                     |                3 |              3 |         1.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__2_n_0              | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst |                2 |              3 |         1.50 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                     | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                1 |              3 |         3.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                     | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                1 |              3 |         3.00 |
|  okHI/okClk                                                  |                                                                                                                                                                                                                                                                   | okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                  |                1 |              3 |         3.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                     | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                2 |              3 |         1.50 |
|  okHI/okClk                                                  |                                                                                                                                                                                                                                                                   | okPipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                   |                1 |              3 |         3.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__1_n_0              | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst |                1 |              3 |         3.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                   | okPipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                           |                1 |              3 |         3.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                                 | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/po_cnt_dec_reg_0[0]                                                                                                               |                1 |              4 |         4.00 |
|  DCLOCK_OBUF_BUFG                                            | udummy/ADCinst0/FSM_sequential_state[3]_i_1_n_0                                                                                                                                                                                                                   | wi00/ep_dataout[3]                                                                                                                                                                        |                1 |              4 |         4.00 |
|  DCLOCK_OBUF_BUFG                                            | udummy/count                                                                                                                                                                                                                                                      | wi00/ep_dataout[3]                                                                                                                                                                        |                1 |              4 |         4.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                   | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                   |                2 |              4 |         2.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                                          | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                        |                2 |              4 |         2.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                              | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                4 |              4 |         1.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                   | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_if_reset                                                                                  |                2 |              4 |         2.00 |
|  okHI/okClk                                                  |                                                                                                                                                                                                                                                                   | okHI/core0/core0/l40d74558a9789e6c998b44ab9d6b8ab8[5]_i_1_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  okHI/okClk                                                  |                                                                                                                                                                                                                                                                   | okHI/core0/core0/ld307737e57d50d07f937891de086bf8e_i_1_n_0                                                                                                                                |                1 |              4 |         4.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                                | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                        |                1 |              4 |         4.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                                 | u_ddr3_256_32/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/sync_cntr0                                                                                                                   |                1 |              4 |         4.00 |
|  okHI/okClk                                                  | okHI/core0/core0/FSM_sequential_l8ff940a6bfc33211f22a7ff95e39fe60[3]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                                         | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_1_n_0                                                      |                2 |              4 |         2.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                                             | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                         |                2 |              4 |         2.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_dqs_found_start_reg_0                                                                                                                               | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                2 |              4 |         2.00 |
|  okHI/okClk                                                  | okHI/core0/core0/a0/p_0_in0                                                                                                                                                                                                                                       |                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  okHI/okClk                                                  | okHI/core0/core0/a0/l90ce46b343647bab4d280b5afc506219                                                                                                                                                                                                             | okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1                                                                                                                                     |                1 |              4 |         4.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                           | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                         |                1 |              4 |         4.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                                   | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                          |                1 |              4 |         4.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                       | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                2 |              4 |         2.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                   | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/rd_buf_indx.upd_rd_buf_indx0                                                                                     |                2 |              4 |         2.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                               | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/po_cnt_dec_reg[0]                                                                                                                 |                1 |              4 |         4.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                              | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                     |                1 |              4 |         4.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_previous_r0                                                                                                                     |                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r[3]_i_2_n_0                                                                                                        | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r0                                          |                1 |              4 |         4.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_iodelay_ctrl/CLK        | u_ddr3_256_32/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                                        | u_ddr3_256_32/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                1 |              4 |         4.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                   | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                   |                1 |              4 |         4.00 |
|  okHI/okClk                                                  | okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                         | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/pi_cnt_dec_reg[0]                                                                                                                 |                2 |              4 |         2.00 |
|  okHI/okClk                                                  | okHI/core0/core0/lb6baf4ff3bf7fd83f0e79fbcb46cd849                                                                                                                                                                                                                |                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  okHI/okClk                                                  | okHI/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/i___117_n_0                                                                                                                                                                                    | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_state0/clear                                                                       |                2 |              4 |         2.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                   |                1 |              4 |         4.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                                  | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                1 |              4 |         4.00 |
|  okHI/okClk                                                  | wi00/ep_datahold[31]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         |                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/E[0]                                                                                                                                                                                           | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                1 |              4 |         4.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/i___113_n_0                                                                                                                                                                                    | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/clear                                                                       |                2 |              4 |         2.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/i___107_n_0                                                                                                                                                                                    | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/clear                                                                       |                2 |              4 |         2.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                   | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_rank_cnt[1]_i_1_n_0                                    |                1 |              4 |         4.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/i___115_n_0                                                                                                                                                                                    | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_state0/clear                                                                       |                2 |              4 |         2.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/i___111_n_0                                                                                                                                                                                    | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/clear                                                                       |                2 |              4 |         2.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                   | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wait_state_cnt_r[3]_i_1_n_0                       |                1 |              4 |         4.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/i___103_n_0                                                                                                                                                                                    | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_state0/clear                                                                       |                2 |              4 |         2.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                   | wi00/ep_dataout[3]                                                                                                                                                                        |                2 |              4 |         2.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/i___109_n_0                                                                                                                                                                                    | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/clear                                                                       |                2 |              4 |         2.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/i___105_n_0                                                                                                                                                                                    | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_state0/clear                                                                       |                2 |              4 |         2.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                   | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                    |                4 |              4 |         1.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                   | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                   |                1 |              4 |         4.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                   | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                      |                1 |              4 |         4.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                  | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rdlvl_stg1_start_reg[0]                                                                                                           |                1 |              4 |         4.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                          | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                   |                4 |              4 |         1.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                   | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                3 |              4 |         1.33 |
|  DCLOCK_OBUF_BUFG                                            | udummy/FSM_sequential_state[4]_i_1_n_0                                                                                                                                                                                                                            | wi00/ep_dataout[3]                                                                                                                                                                        |                2 |              5 |         2.50 |
|  okHI/okClk                                                  |                                                                                                                                                                                                                                                                   | okPipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                             |                3 |              5 |         1.67 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                                        | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                               |                2 |              5 |         2.50 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                      | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                          |                2 |              5 |         2.50 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                              | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0      |                2 |              5 |         2.50 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                              | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                              | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                              | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0      |                2 |              5 |         2.50 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                             | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                   |                2 |              5 |         2.50 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_state_r[4]_i_1_n_0                                                                                                   | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                5 |              5 |         1.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                   | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                  |                1 |              5 |         5.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_iodelay_ctrl/CLK        |                                                                                                                                                                                                                                                                   |                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                         | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                1 |              5 |         5.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][3][4]_i_1_n_0                                                                                                   |                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                            | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                1 |              5 |         5.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                           |                3 |              5 |         1.67 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                   | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                3 |              5 |         1.67 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__1_n_0                         | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                1 |              5 |         5.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                   | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0      |                2 |              5 |         2.50 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                              | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0      |                2 |              5 |         2.50 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                           |                3 |              5 |         1.67 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                    | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r0_0                                                           |                2 |              5 |         2.50 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][2][4]_i_1_n_0                                                                                                   |                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][1][4]_i_1_n_0                                                                                                   |                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                                   |                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                              | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0      |                2 |              5 |         2.50 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                           |                3 |              5 |         1.67 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__2_n_0                         | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                1 |              5 |         5.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                           |                3 |              5 |         1.67 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                              | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0      |                2 |              5 |         2.50 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_45_out                                                                                                                                | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                2 |              5 |         2.50 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                           |                3 |              5 |         1.67 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                                    | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                5 |              5 |         1.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                                  | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                1 |              5 |         5.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                   | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                 |                1 |              5 |         5.00 |
|  okHI/okClk                                                  | okHI/core0/core0/l6d7b501652de6ba8ba55082874707b2a[5]_i_1_n_0                                                                                                                                                                                                     | okHI/okHC[38]                                                                                                                                                                             |                5 |              6 |         1.20 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][3][5]_i_1_n_0                                                                                                | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                2 |              6 |         3.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                       | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                               |                3 |              6 |         2.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                        |                                                                                                                                                                                           |                3 |              6 |         2.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                        | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[255]_i_1_n_0                             |                1 |              6 |         6.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[3][5]_i_1_n_0                                                                                                                  | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                4 |              6 |         1.50 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt0                                                                                                                  | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                      |                2 |              6 |         3.00 |
|  okHI/okClk                                                  |                                                                                                                                                                                                                                                                   | okHI/core0/core0/a0/pc0/I1                                                                                                                                                                |                3 |              6 |         2.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/fine_pi_dec_cnt                                                                                                           | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                3 |              6 |         2.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/largest_left_edge[5]_i_1_n_0                                                                                              | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                3 |              6 |         2.00 |
|  okHI/okClk                                                  | okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381                                                                                                                                                                                                          | okHI/okHC[38]                                                                                                                                                                             |                2 |              6 |         3.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/new_cnt_dqs_r_reg_n_0                                                                                                     | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                1 |              6 |         6.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dec_tap_cnt[5]_i_1_n_0                                                                                               | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                3 |              6 |         2.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_2_n_0                                                                                           | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_1_n_0                   |                3 |              6 |         2.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_2_n_0                                                                                           | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_1_n_0                   |                2 |              6 |         3.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_inc_tap_cnt                                                                                                          | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                3 |              6 |         2.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                             | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                2 |              6 |         3.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/smallest_right_edge                                                                                                       | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                2 |              6 |         3.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                       |                                                                                                                                                                                           |                4 |              6 |         1.50 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                        | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                |                1 |              6 |         6.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                       | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                3 |              6 |         2.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                       | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/new_cnt_cpt_r_reg[0]                                                                                                              |                3 |              6 |         2.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                                      | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                4 |              6 |         1.50 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                                                 | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                   |                2 |              6 |         3.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                                            | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                   |                2 |              6 |         3.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                                     | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0               |                2 |              6 |         3.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][11]_i_2_n_0                                                                                      | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][11]_i_1_n_0              |                2 |              6 |         3.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                                         | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                   |                2 |              6 |         3.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                             | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                           |                2 |              6 |         3.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                                 | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                3 |              6 |         2.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                  | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                2 |              6 |         3.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                  | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                4 |              6 |         1.50 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[2][5]_i_1_n_0                                                                                                                  | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                2 |              6 |         3.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                  | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                2 |              6 |         3.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                                                  | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                3 |              6 |         2.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                                     | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                1 |              6 |         6.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                  | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                2 |              6 |         3.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                                                  | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                3 |              6 |         2.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                               | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                4 |              6 |         1.50 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_1                                                                                                                                       | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_1_n_0                                                       |                2 |              6 |         3.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                   | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                             |                2 |              6 |         3.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                             | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                   |                3 |              6 |         2.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                 | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                2 |              6 |         3.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][2][5]_i_1_n_0                                                                                                | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                   |                1 |              6 |         6.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                        | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                   |                1 |              6 |         6.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_56_out                                                                                                                | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                1 |              7 |         7.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                   | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/pass_open_bank_r_lcl_reg_7[0]                                               |                4 |              7 |         1.75 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                   | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                           |                3 |              7 |         2.33 |
|  okHI/okClk                                                  | okHI/core0/core0/l92ae5a5037b0cc87c9562f3e505d14cf[6]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                   | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_queue0/pass_open_bank_r_lcl_reg_2[0]                                               |                4 |              7 |         1.75 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                   | ddr3_tb/reset_d                                                                                                                                                                           |                5 |              7 |         1.40 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                   | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_queue0/rb_hit_busies.clear_vector[0]                                               |                4 |              7 |         1.75 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                   | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/rb_hit_busies.clear_vector[0]                                               |                2 |              7 |         3.50 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                   | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/rb_hit_busies.clear_vector[0]                                               |                3 |              7 |         2.33 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                   | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_queue0/rb_hit_busies.clear_vector[0]                                               |                3 |              7 |         2.33 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                   | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/pass_open_bank_r_lcl_reg_3[0]                                               |                6 |              7 |         1.17 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                   | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/rb_hit_busies.clear_vector__0[0]                                            |                3 |              7 |         2.33 |
|  okHI/okClk                                                  | okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_if_empty_r_reg[0]                                                                                                                                  | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/SR[0]                                                                          |                2 |              8 |         4.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              8 |         4.00 |
|  okHI/okClk                                                  |                                                                                                                                                                                                                                                                   | okHI/core0/core0/a0/l770e51175fa898662b06f9e3b71c7bff[7]                                                                                                                                  |                3 |              8 |         2.67 |
|  okHI/okClk                                                  | okHI/core0/core0/a0/l37dbd1aafb403530c46407234a8f7286                                                                                                                                                                                                             |                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                   | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst |                3 |              8 |         2.67 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |         4.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__0_n_0                            | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |         4.00 |
|  okHI/okClk                                                  | okHI/core0/core0/l350d3a095faafcfcc80a82d9f84ae4e0[7]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                           |                5 |              8 |         1.60 |
|  okHI/okClk                                                  | okHI/core0/core0/l885bbeb94996347da66a8546671e4990[15]_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                   | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst |                3 |              8 |         2.67 |
|  okHI/okClk                                                  | okHI/core0/core0/l99ec1ebd2d898e73a64819e166db6b96[7]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                   | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk7[0].compare_err_pb_latch_r_reg0            |                8 |              8 |         1.00 |
|  okHI/okClk                                                  | okHI/core0/core0/l9f43dc9d3787a4c1395542a254aee157[7]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                           |                6 |              8 |         1.33 |
|  okHI/okClk                                                  | okHI/core0/core0/la3c64aadb28b65d3d578c9e403522ecb                                                                                                                                                                                                                | okHI/okHC[38]                                                                                                                                                                             |                3 |              8 |         2.67 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                       | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/cmp_err_pb_4to1.genblk1[0].compare_err_pb_reg0    |                6 |              8 |         1.33 |
|  okHI/okClk                                                  | okHI/core0/core0/lbe59f904be1e8440c2d6333521aaa29a[7]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  okHI/okClk                                                  | okHI/core0/core0/lbe9e64305a7a66df6a9cf6dc987a1803[7]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0                        | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/SR[0]     |                2 |              8 |         4.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__1_n_0                            | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              8 |         4.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le                                                                                                                                                       | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                3 |              8 |         2.67 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                                  |                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__2_n_0                            | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                3 |              8 |         2.67 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                                     | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                   |                3 |              8 |         2.67 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                3 |              8 |         2.67 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              8 |         4.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/SR[0]     |                2 |              8 |         4.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                |                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/SR[0]     |                2 |              8 |         4.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1_n_0                               | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/SR[0]     |                2 |              8 |         4.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                   | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/i___100_n_0                                                                                                            |                6 |              8 |         1.33 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                                 | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                              |                2 |              8 |         4.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__3_n_0                            | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              8 |         4.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                   | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[7]_i_1_n_0                                                   |                3 |              9 |         3.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                            | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                2 |              9 |         4.50 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                       | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/compare_err0                                      |                5 |              9 |         1.80 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                                 | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                4 |              9 |         2.25 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                   | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                          |                2 |              9 |         4.50 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][2][5]_i_1_n_0                                                                                                     | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                3 |              9 |         3.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                             | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                   |                2 |              9 |         4.50 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                              |                                                                                                                                                                                           |                3 |              9 |         3.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                   | okPipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                          |                2 |              9 |         4.50 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                   | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                 |                5 |             10 |         2.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                   | inFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                     |                3 |             10 |         3.33 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                       | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                4 |             10 |         2.50 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                   | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                   |                3 |             10 |         3.33 |
|  okHI/okClk                                                  | okHI/mmcm0_locked                                                                                                                                                                                                                                                 | okHI/core0/core0/l6f2981c23c5f98e0d9d0e1d5acd3307d[31]_i_1_n_0                                                                                                                            |                4 |             10 |         2.50 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                   | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                4 |             10 |         2.50 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                                           | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                5 |             11 |         2.20 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_iodelay_ctrl/CLK        | u_ddr3_256_32/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                                            | u_ddr3_256_32/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0                                                                                      |                3 |             11 |         3.67 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                   | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                9 |             12 |         1.33 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                   | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |               10 |             12 |         1.20 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                           |               12 |             12 |         1.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_iodelay_ctrl/CLK        | u_ddr3_256_32/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                                | u_ddr3_256_32/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                3 |             12 |         4.00 |
|  okHI/okClk                                                  | okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out                                                                                                                                                                                              | okHI/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3_n_0                                                                                                         |                2 |             12 |         6.00 |
|  okHI/okClk                                                  | okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out                                                                                                                                                                                             | okHI/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3_n_0                                                                                                         |                3 |             12 |         4.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                                         | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                           |                3 |             12 |         4.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/E[0]                                                                                                                                                   | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                3 |             12 |         4.00 |
|  okHI/okClk                                                  | okHI/core0/core0/a0/pc0/t_state_0                                                                                                                                                                                                                                 | okHI/core0/core0/a0/pc0/I1                                                                                                                                                                |                3 |             12 |         4.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                        | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[94]_i_1_n_0                              |                7 |             12 |         1.71 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/final_data_offset_mc                                                                                                    |                                                                                                                                                                                           |                4 |             12 |         3.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                  | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                5 |             12 |         2.40 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                 | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                           |                3 |             12 |         4.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_iodelay_ctrl/CLK        |                                                                                                                                                                                                                                                                   | u_ddr3_256_32/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                3 |             13 |         4.33 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                   | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                7 |             14 |         2.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                   | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                6 |             14 |         2.33 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | inFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                                               | inFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                     |                2 |             14 |         7.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                   | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[3]_0[1]                                                                         |                4 |             15 |         3.75 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                            | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                5 |             15 |         3.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_iodelay_ctrl/CLK        |                                                                                                                                                                                                                                                                   | sys_rst                                                                                                                                                                                   |                2 |             15 |         7.50 |
|  DCLOCK_OBUF_BUFG                                            | udummy/ADCinst0/count[0]_i_1__0_n_0                                                                                                                                                                                                                               | wi00/ep_dataout[3]                                                                                                                                                                        |                4 |             16 |         4.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                   | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                      |                7 |             16 |         2.29 |
|  okHI/okClk                                                  | okHI/core0/core0/lfa89f4c19946cfeedd23723568de9e12                                                                                                                                                                                                                |                                                                                                                                                                                           |                5 |             16 |         3.20 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                     | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                4 |             16 |         4.00 |
|  okHI/okClk                                                  | wi05/ep_datahold[31]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                           |                4 |             16 |         4.00 |
|  okHI/okClk                                                  | okHI/core0/core0/a0/pc0/register_enable                                                                                                                                                                                                                           |                                                                                                                                                                                           |                2 |             16 |         8.00 |
|  okHI/okClk                                                  | okHI/core0/core0/a0/pc0/t_state_0                                                                                                                                                                                                                                 |                                                                                                                                                                                           |                2 |             16 |         8.00 |
|  okHI/okClk                                                  | okHI/core0/core0/a0/pc0/spm_enable                                                                                                                                                                                                                                |                                                                                                                                                                                           |                4 |             16 |         4.00 |
|  okHI/okClk                                                  | wi04/ep_datahold[31]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                           |                5 |             16 |         3.20 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.wr_data_en_reg_0                                                                                                                                                                 |                                                                                                                                                                                           |                2 |             16 |         8.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                   | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 |                4 |             16 |         4.00 |
|  okHI/okClk                                                  | okHI/core0/core0/l436c8acfce09b790a2efb624a7c06514[15]_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                           |                4 |             16 |         4.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                   | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                6 |             17 |         2.83 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_45_out                                                                                                                                | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                4 |             18 |         4.50 |
|  DCLOCK_OBUF_BUFG                                            |                                                                                                                                                                                                                                                                   | wi00/ep_dataout[3]                                                                                                                                                                        |                7 |             19 |         2.71 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                   | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/mc_ras_n_ns[0]                                                                        |               12 |             20 |         1.67 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                        | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_5                                                              |                8 |             20 |         2.50 |
|  okHI/okClk                                                  | okPipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                                       | okPipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                             |                6 |             20 |         3.33 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                                | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                  |                5 |             20 |         4.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                        | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_1                                                              |                8 |             20 |         2.50 |
|  DCLOCK_OBUF_BUFG                                            | inFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                               | inFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                  |                3 |             21 |         7.00 |
|  okHI/okClk                                                  | okHI/core0/core0/l4f8cd1ab062f5571ff66db47e3d281bf[19]_i_1_n_0                                                                                                                                                                                                    | okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1                                                                                                                                     |                3 |             21 |         7.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                   | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/i__n_0                                                                                                                 |               12 |             21 |         1.75 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | okPipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                       | okPipeOut_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                          |                5 |             21 |         4.20 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                   | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                   |               10 |             23 |         2.30 |
|  okHI/okClk                                                  | okHI/mmcm0_locked                                                                                                                                                                                                                                                 |                                                                                                                                                                                           |               10 |             24 |         2.40 |
|  okHI/okClk                                                  | okHI/core0/core0/l84a7b0e1b51dfdd46f041d49e77ce017[23]_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                           |               14 |             24 |         1.71 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1_n_0                                                                                                 | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                   |                8 |             24 |         3.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                   | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[16]                        |               14 |             25 |         1.79 |
|  okHI/okClk                                                  |                                                                                                                                                                                                                                                                   | okHI/okHC[38]                                                                                                                                                                             |               15 |             26 |         1.73 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                   | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                9 |             26 |         2.89 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                   | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |               10 |             26 |         2.60 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                   | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |               10 |             27 |         2.70 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr3_tb/app_addr[28]_i_1_n_0                                                                                                                                                                                                                                      | ddr3_tb/reset_d                                                                                                                                                                           |                8 |             28 |         3.50 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r10                                                                                                                                                                                 | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                7 |             28 |         4.00 |
|  okHI/okClk                                                  | sel                                                                                                                                                                                                                                                               |                                                                                                                                                                                           |                7 |             28 |         4.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr3_tb/cmd_byte_addr_wr[28]_i_1_n_0                                                                                                                                                                                                                              | ddr3_tb/reset_d                                                                                                                                                                           |                8 |             29 |         3.62 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr3_tb/cmd_byte_addr_rd[28]_i_1_n_0                                                                                                                                                                                                                              | ddr3_tb/reset_d                                                                                                                                                                           |                8 |             29 |         3.62 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                   | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/mc_cas_n_ns[0]                                                                        |               17 |             30 |         1.76 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                9 |             30 |         3.33 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_queue0/idle_r_lcl_reg_1                                                                                                                                    |                                                                                                                                                                                           |               10 |             32 |         3.20 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_1                                                                                                                                    |                                                                                                                                                                                           |               11 |             32 |         2.91 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_1                                                                                                                                    |                                                                                                                                                                                           |               15 |             32 |         2.13 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_1                                                                                                                                    |                                                                                                                                                                                           |               13 |             32 |         2.46 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_queue0/idle_r_lcl_reg_1                                                                                                                                    |                                                                                                                                                                                           |               13 |             32 |         2.46 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_queue0/idle_r_lcl_reg_1                                                                                                                                    |                                                                                                                                                                                           |                9 |             32 |         3.56 |
|  DCLOCK_OBUF_BUFG                                            |                                                                                                                                                                                                                                                                   | udummy/freq_count[0]_i_1_n_0                                                                                                                                                              |                8 |             32 |         4.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/idle_r_lcl_reg_1                                                                                                                                    |                                                                                                                                                                                           |               14 |             32 |         2.29 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_1                                                                                                                                    |                                                                                                                                                                                           |               14 |             32 |         2.29 |
|  uclkgen/inst/clk_out1                                       |                                                                                                                                                                                                                                                                   | utt/clear                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  okHI/okClk                                                  | wi03/ep_datahold[31]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                           |                9 |             32 |         3.56 |
|  okHI/okClk                                                  | okHI/core0/core0/l0881048b06017db25aafb0dba883beb2[31]_i_2_n_0                                                                                                                                                                                                    | okHI/core0/core0/l0881048b06017db25aafb0dba883beb2[31]_i_1_n_0                                                                                                                            |                9 |             32 |         3.56 |
|  okHI/okClk                                                  | okHI/core0/core0/l0c94b19b36beba84283b1c1a65aa73f3[0]_i_1_n_0                                                                                                                                                                                                     | okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1                                                                                                                                     |                8 |             32 |         4.00 |
|  okHI/okClk                                                  | okHI/core0/core0/la531863f270e103597e1d9609a1ccaa8[31]_i_2_n_0                                                                                                                                                                                                    | okHI/core0/core0/la531863f270e103597e1d9609a1ccaa8[31]_i_1_n_0                                                                                                                            |                9 |             32 |         3.56 |
|  okHI/okClk                                                  | okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087[31]_i_2_n_0                                                                                                                                                                                                    | okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087[31]_i_1_n_0                                                                                                                            |               10 |             32 |         3.20 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr3_tb/state[31]_i_1_n_0                                                                                                                                                                                                                                         | ddr3_tb/reset_d                                                                                                                                                                           |               16 |             32 |         2.00 |
|  okHI/okClk                                                  | okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[31]_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                           |               20 |             32 |         1.60 |
|  DCLOCK_OBUF_BUFG                                            |                                                                                                                                                                                                                                                                   |                                                                                                                                                                                           |                9 |             33 |         3.67 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                   | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |               15 |             33 |         2.20 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                   | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |               14 |             37 |         2.64 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                   | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_tmp                                   |               12 |             38 |         3.17 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                   | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |               22 |             45 |         2.05 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                   | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |               29 |             46 |         1.59 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                   | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |               15 |             49 |         3.27 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                   | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |               16 |             49 |         3.06 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                   | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |               38 |             49 |         1.29 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                   | u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |               19 |             49 |         2.58 |
|  okHI/okClk                                                  | okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30                                                                                                                                                                                                          | okHI/okHC[38]                                                                                                                                                                             |               14 |             57 |         4.07 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                                         |                                                                                                                                                                                           |               16 |             64 |         4.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                                  |                                                                                                                                                                                           |               19 |             64 |         3.37 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                  |                                                                                                                                                                                           |               21 |             64 |         3.05 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/mux_rd_valid_r                                                                                                            |                                                                                                                                                                                           |               12 |             64 |         5.33 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_pb1157_out                                                                                                      | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].match_flag_pb[7]_i_1_n_0               |               15 |             64 |         4.27 |
|  okHI/okClk                                                  | okHI/core0/core0/la3961964bfb74e16d8f10c3007437f68[44]                                                                                                                                                                                                            |                                                                                                                                                                                           |               28 |             71 |         2.54 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                           |               10 |             80 |         8.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_9                                         |                                                                                                                                                                                           |               11 |             88 |         8.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en_4                             |                                                                                                                                                                                           |               11 |             88 |         8.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en_5                             |                                                                                                                                                                                           |               12 |             92 |         7.67 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_10                                        |                                                                                                                                                                                           |               13 |            100 |         7.69 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_13                                        |                                                                                                                                                                                           |               13 |            100 |         7.69 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_11                                        |                                                                                                                                                                                           |               13 |            100 |         7.69 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en_3                             |                                                                                                                                                                                           |               13 |            100 |         7.69 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                           |               13 |            100 |         7.69 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_12                                        |                                                                                                                                                                                           |               13 |            100 |         7.69 |
|  okHI/okClk                                                  |                                                                                                                                                                                                                                                                   |                                                                                                                                                                                           |               68 |            174 |         2.56 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr3_tb/ob_data_reg0                                                                                                                                                                                                                                              |                                                                                                                                                                                           |               72 |            256 |         3.56 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                                      |                                                                                                                                                                                           |               69 |            256 |         3.71 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr3_tb/app_wdf_data_reg0                                                                                                                                                                                                                                         |                                                                                                                                                                                           |               89 |            256 |         2.88 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_buf_indx.ram_init_done_r_lcl_reg |                                                                                                                                                                                           |               43 |            344 |         8.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u_ddr3_256_32/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                               |                                                                                                                                                                                           |               48 |            384 |         8.00 |
|  u_ddr3_256_32/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                   |                                                                                                                                                                                           |              773 |           2622 |         3.39 |
+--------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


