Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Sat Feb 15 15:50:56 2020
| Host         : Jithin-ASUS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.993        0.000                      0                 5387        0.029        0.000                      0                 5387        4.020        0.000                       0                  2529  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.993        0.000                      0                 5387        0.029        0.000                      0                 5387        4.020        0.000                       0                  2529  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.993ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.993ns  (required time - arrival time)
  Source:                 system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[46].P3.U3/temp_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.715ns  (logic 0.580ns (6.655%)  route 8.135ns (93.345%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.410ns = ( 13.410 - 10.000 ) 
    Source Clock Delay      (SCD):    3.860ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2529, routed)        1.728     3.860    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X2Y38          FDRE                                         r  system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.456     4.316 r  system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=1761, routed)        8.135    12.450    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[46].P3.U3/FSM_sequential_n_s_reg[1]_0[0]
    SLICE_X40Y60         LUT5 (Prop_lut5_I1_O)        0.124    12.574 r  system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[46].P3.U3/temp[19]_i_1__45/O
                         net (fo=1, routed)           0.000    12.574    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[46].P3.U3/p_0_in[19]
    SLICE_X40Y60         FDRE                                         r  system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[46].P3.U3/temp_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2529, routed)        1.561    13.410    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[46].P3.U3/s_axi_aclk
    SLICE_X40Y60         FDRE                                         r  system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[46].P3.U3/temp_reg[19]/C
                         clock pessimism              0.282    13.692    
                         clock uncertainty           -0.154    13.538    
    SLICE_X40Y60         FDRE (Setup_fdre_C_D)        0.029    13.567    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[46].P3.U3/temp_reg[19]
  -------------------------------------------------------------------
                         required time                         13.567    
                         arrival time                         -12.574    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             1.003ns  (required time - arrival time)
  Source:                 system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[46].P3.U3/temp_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.707ns  (logic 0.580ns (6.661%)  route 8.127ns (93.339%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.410ns = ( 13.410 - 10.000 ) 
    Source Clock Delay      (SCD):    3.860ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2529, routed)        1.728     3.860    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X2Y38          FDRE                                         r  system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.456     4.316 r  system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=1761, routed)        8.127    12.443    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[46].P3.U3/FSM_sequential_n_s_reg[1]_0[0]
    SLICE_X40Y60         LUT5 (Prop_lut5_I1_O)        0.124    12.567 r  system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[46].P3.U3/temp[31]_i_2__45/O
                         net (fo=1, routed)           0.000    12.567    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[46].P3.U3/p_0_in[31]
    SLICE_X40Y60         FDRE                                         r  system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[46].P3.U3/temp_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2529, routed)        1.561    13.410    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[46].P3.U3/s_axi_aclk
    SLICE_X40Y60         FDRE                                         r  system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[46].P3.U3/temp_reg[31]/C
                         clock pessimism              0.282    13.692    
                         clock uncertainty           -0.154    13.538    
    SLICE_X40Y60         FDRE (Setup_fdre_C_D)        0.031    13.569    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[46].P3.U3/temp_reg[31]
  -------------------------------------------------------------------
                         required time                         13.569    
                         arrival time                         -12.567    
  -------------------------------------------------------------------
                         slack                                  1.003    

Slack (MET) :             1.055ns  (required time - arrival time)
  Source:                 system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[47].P4.U4/temp_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.657ns  (logic 0.580ns (6.699%)  route 8.077ns (93.301%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.412ns = ( 13.412 - 10.000 ) 
    Source Clock Delay      (SCD):    3.860ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2529, routed)        1.728     3.860    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X2Y38          FDRE                                         r  system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.456     4.316 r  system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=1761, routed)        8.077    12.393    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[47].P4.U4/FSM_sequential_n_s_reg[0]_0[0]
    SLICE_X40Y56         LUT5 (Prop_lut5_I1_O)        0.124    12.517 r  system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[47].P4.U4/temp[23]_i_1__46/O
                         net (fo=1, routed)           0.000    12.517    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[47].P4.U4/p_0_in[23]
    SLICE_X40Y56         FDRE                                         r  system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[47].P4.U4/temp_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2529, routed)        1.563    13.412    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[47].P4.U4/s_axi_aclk
    SLICE_X40Y56         FDRE                                         r  system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[47].P4.U4/temp_reg[23]/C
                         clock pessimism              0.282    13.694    
                         clock uncertainty           -0.154    13.540    
    SLICE_X40Y56         FDRE (Setup_fdre_C_D)        0.032    13.572    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[47].P4.U4/temp_reg[23]
  -------------------------------------------------------------------
                         required time                         13.572    
                         arrival time                         -12.517    
  -------------------------------------------------------------------
                         slack                                  1.055    

Slack (MET) :             1.069ns  (required time - arrival time)
  Source:                 system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[47].P4.U4/temp_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.690ns  (logic 0.580ns (6.675%)  route 8.110ns (93.325%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.411ns = ( 13.411 - 10.000 ) 
    Source Clock Delay      (SCD):    3.860ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2529, routed)        1.728     3.860    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X2Y38          FDRE                                         r  system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.456     4.316 r  system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=1761, routed)        8.110    12.426    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[47].P4.U4/FSM_sequential_n_s_reg[0]_0[0]
    SLICE_X42Y58         LUT5 (Prop_lut5_I1_O)        0.124    12.550 r  system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[47].P4.U4/temp[30]_i_1__46/O
                         net (fo=1, routed)           0.000    12.550    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[47].P4.U4/p_0_in[30]
    SLICE_X42Y58         FDRE                                         r  system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[47].P4.U4/temp_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2529, routed)        1.562    13.411    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[47].P4.U4/s_axi_aclk
    SLICE_X42Y58         FDRE                                         r  system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[47].P4.U4/temp_reg[30]/C
                         clock pessimism              0.282    13.693    
                         clock uncertainty           -0.154    13.539    
    SLICE_X42Y58         FDRE (Setup_fdre_C_D)        0.079    13.618    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[47].P4.U4/temp_reg[30]
  -------------------------------------------------------------------
                         required time                         13.618    
                         arrival time                         -12.550    
  -------------------------------------------------------------------
                         slack                                  1.069    

Slack (MET) :             1.078ns  (required time - arrival time)
  Source:                 system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[43].P4.U4/temp_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.554ns  (logic 0.580ns (6.781%)  route 7.974ns (93.219%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.332ns = ( 13.332 - 10.000 ) 
    Source Clock Delay      (SCD):    3.860ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2529, routed)        1.728     3.860    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X2Y38          FDRE                                         r  system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.456     4.316 r  system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=1761, routed)        7.974    12.290    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[43].P4.U4/FSM_sequential_n_s_reg[0]_0[0]
    SLICE_X33Y62         LUT5 (Prop_lut5_I1_O)        0.124    12.414 r  system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[43].P4.U4/temp[29]_i_1__42/O
                         net (fo=1, routed)           0.000    12.414    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[43].P4.U4/p_0_in[29]
    SLICE_X33Y62         FDRE                                         r  system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[43].P4.U4/temp_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2529, routed)        1.483    13.332    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[43].P4.U4/s_axi_aclk
    SLICE_X33Y62         FDRE                                         r  system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[43].P4.U4/temp_reg[29]/C
                         clock pessimism              0.282    13.614    
                         clock uncertainty           -0.154    13.460    
    SLICE_X33Y62         FDRE (Setup_fdre_C_D)        0.031    13.491    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[43].P4.U4/temp_reg[29]
  -------------------------------------------------------------------
                         required time                         13.491    
                         arrival time                         -12.414    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.086ns  (required time - arrival time)
  Source:                 system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[47].P4.U4/temp_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.673ns  (logic 0.580ns (6.688%)  route 8.093ns (93.312%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.411ns = ( 13.411 - 10.000 ) 
    Source Clock Delay      (SCD):    3.860ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2529, routed)        1.728     3.860    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X2Y38          FDRE                                         r  system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.456     4.316 r  system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=1761, routed)        8.093    12.409    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[47].P4.U4/FSM_sequential_n_s_reg[0]_0[0]
    SLICE_X42Y58         LUT5 (Prop_lut5_I1_O)        0.124    12.533 r  system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[47].P4.U4/temp[28]_i_1__46/O
                         net (fo=1, routed)           0.000    12.533    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[47].P4.U4/p_0_in[28]
    SLICE_X42Y58         FDRE                                         r  system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[47].P4.U4/temp_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2529, routed)        1.562    13.411    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[47].P4.U4/s_axi_aclk
    SLICE_X42Y58         FDRE                                         r  system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[47].P4.U4/temp_reg[28]/C
                         clock pessimism              0.282    13.693    
                         clock uncertainty           -0.154    13.539    
    SLICE_X42Y58         FDRE (Setup_fdre_C_D)        0.079    13.618    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[47].P4.U4/temp_reg[28]
  -------------------------------------------------------------------
                         required time                         13.618    
                         arrival time                         -12.533    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.203ns  (required time - arrival time)
  Source:                 system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[49].P5.U5/temp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.507ns  (logic 0.580ns (6.818%)  route 7.927ns (93.182%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.413ns = ( 13.413 - 10.000 ) 
    Source Clock Delay      (SCD):    3.860ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2529, routed)        1.728     3.860    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X2Y38          FDRE                                         r  system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.456     4.316 r  system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=1761, routed)        7.927    12.243    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[49].P5.U5/FSM_sequential_n_s_reg[0]_0[0]
    SLICE_X41Y51         LUT4 (Prop_lut4_I1_O)        0.124    12.367 r  system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[49].P5.U5/temp[10]_i_1__48/O
                         net (fo=1, routed)           0.000    12.367    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[49].P5.U5/p_0_in[10]
    SLICE_X41Y51         FDRE                                         r  system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[49].P5.U5/temp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2529, routed)        1.564    13.413    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[49].P5.U5/s_axi_aclk
    SLICE_X41Y51         FDRE                                         r  system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[49].P5.U5/temp_reg[10]/C
                         clock pessimism              0.282    13.695    
                         clock uncertainty           -0.154    13.541    
    SLICE_X41Y51         FDRE (Setup_fdre_C_D)        0.029    13.570    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[49].P5.U5/temp_reg[10]
  -------------------------------------------------------------------
                         required time                         13.570    
                         arrival time                         -12.367    
  -------------------------------------------------------------------
                         slack                                  1.203    

Slack (MET) :             1.206ns  (required time - arrival time)
  Source:                 system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[49].P5.U5/temp_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.506ns  (logic 0.580ns (6.818%)  route 7.926ns (93.182%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.413ns = ( 13.413 - 10.000 ) 
    Source Clock Delay      (SCD):    3.860ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2529, routed)        1.728     3.860    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X2Y38          FDRE                                         r  system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.456     4.316 r  system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=1761, routed)        7.926    12.242    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[49].P5.U5/FSM_sequential_n_s_reg[0]_0[0]
    SLICE_X41Y51         LUT4 (Prop_lut4_I1_O)        0.124    12.366 r  system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[49].P5.U5/temp[16]_i_1__48/O
                         net (fo=1, routed)           0.000    12.366    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[49].P5.U5/p_0_in[16]
    SLICE_X41Y51         FDRE                                         r  system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[49].P5.U5/temp_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2529, routed)        1.564    13.413    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[49].P5.U5/s_axi_aclk
    SLICE_X41Y51         FDRE                                         r  system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[49].P5.U5/temp_reg[16]/C
                         clock pessimism              0.282    13.695    
                         clock uncertainty           -0.154    13.541    
    SLICE_X41Y51         FDRE (Setup_fdre_C_D)        0.031    13.572    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[49].P5.U5/temp_reg[16]
  -------------------------------------------------------------------
                         required time                         13.572    
                         arrival time                         -12.366    
  -------------------------------------------------------------------
                         slack                                  1.206    

Slack (MET) :             1.221ns  (required time - arrival time)
  Source:                 system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[49].P5.U5/temp_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.535ns  (logic 0.608ns (7.123%)  route 7.927ns (92.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.413ns = ( 13.413 - 10.000 ) 
    Source Clock Delay      (SCD):    3.860ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2529, routed)        1.728     3.860    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X2Y38          FDRE                                         r  system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.456     4.316 r  system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=1761, routed)        7.927    12.243    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[49].P5.U5/FSM_sequential_n_s_reg[0]_0[0]
    SLICE_X41Y51         LUT4 (Prop_lut4_I1_O)        0.152    12.395 r  system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[49].P5.U5/temp[11]_i_1__48/O
                         net (fo=1, routed)           0.000    12.395    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[49].P5.U5/p_0_in[11]
    SLICE_X41Y51         FDRE                                         r  system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[49].P5.U5/temp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2529, routed)        1.564    13.413    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[49].P5.U5/s_axi_aclk
    SLICE_X41Y51         FDRE                                         r  system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[49].P5.U5/temp_reg[11]/C
                         clock pessimism              0.282    13.695    
                         clock uncertainty           -0.154    13.541    
    SLICE_X41Y51         FDRE (Setup_fdre_C_D)        0.075    13.616    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[49].P5.U5/temp_reg[11]
  -------------------------------------------------------------------
                         required time                         13.616    
                         arrival time                         -12.395    
  -------------------------------------------------------------------
                         slack                                  1.221    

Slack (MET) :             1.222ns  (required time - arrival time)
  Source:                 system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[49].P5.U5/temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.534ns  (logic 0.608ns (7.124%)  route 7.926ns (92.876%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.413ns = ( 13.413 - 10.000 ) 
    Source Clock Delay      (SCD):    3.860ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2529, routed)        1.728     3.860    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X2Y38          FDRE                                         r  system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.456     4.316 r  system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=1761, routed)        7.926    12.242    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[49].P5.U5/FSM_sequential_n_s_reg[0]_0[0]
    SLICE_X41Y51         LUT4 (Prop_lut4_I1_O)        0.152    12.394 r  system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[49].P5.U5/temp[1]_i_1__48/O
                         net (fo=1, routed)           0.000    12.394    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[49].P5.U5/p_0_in[1]
    SLICE_X41Y51         FDRE                                         r  system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[49].P5.U5/temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2529, routed)        1.564    13.413    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[49].P5.U5/s_axi_aclk
    SLICE_X41Y51         FDRE                                         r  system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[49].P5.U5/temp_reg[1]/C
                         clock pessimism              0.282    13.695    
                         clock uncertainty           -0.154    13.541    
    SLICE_X41Y51         FDRE (Setup_fdre_C_D)        0.075    13.616    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[49].P5.U5/temp_reg[1]
  -------------------------------------------------------------------
                         required time                         13.616    
                         arrival time                         -12.394    
  -------------------------------------------------------------------
                         slack                                  1.222    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.233ns (56.783%)  route 0.177ns (43.217%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.892ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2529, routed)        0.580     1.499    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.627 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[13]/Q
                         net (fo=1, routed)           0.177     1.805    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[13]
    SLICE_X1Y49          LUT3 (Prop_lut3_I2_O)        0.105     1.910 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[13]_i_2/O
                         net (fo=1, routed)           0.000     1.910    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[13]_i_2_n_0
    SLICE_X1Y49          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2529, routed)        0.854     1.892    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                         clock pessimism             -0.118     1.774    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.107     1.881    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.342ns (80.923%)  route 0.081ns (19.077%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.867ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2529, routed)        0.566     1.485    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/s_axi_aclk
    SLICE_X14Y49         FDRE                                         r  system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/count_reg[14]/Q
                         net (fo=3, routed)           0.080     1.706    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/count_reg_n_0_[14]
    SLICE_X14Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.853 r  system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.854    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/count_reg[16]_i_1_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.908 r  system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.908    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/count_reg[20]_i_1_n_7
    SLICE_X14Y50         FDRE                                         r  system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2529, routed)        0.829     1.867    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/s_axi_aclk
    SLICE_X14Y50         FDRE                                         r  system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/count_reg[17]/C
                         clock pessimism             -0.118     1.749    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.105     1.854    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[47].P4.U4/temp_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[48].P3.U3/temp_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.127%)  route 0.226ns (54.873%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2529, routed)        0.595     1.514    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[47].P4.U4/s_axi_aclk
    SLICE_X40Y49         FDRE                                         r  system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[47].P4.U4/temp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[47].P4.U4/temp_reg[13]/Q
                         net (fo=10, routed)          0.226     1.882    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[48].P3.U3/temp_reg[31]_2[13]
    SLICE_X41Y50         LUT5 (Prop_lut5_I4_O)        0.045     1.927 r  system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[48].P3.U3/temp[13]_i_1__47/O
                         net (fo=1, routed)           0.000     1.927    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[48].P3.U3/p_0_in[13]
    SLICE_X41Y50         FDRE                                         r  system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[48].P3.U3/temp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2529, routed)        0.859     1.897    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[48].P3.U3/s_axi_aclk
    SLICE_X41Y50         FDRE                                         r  system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[48].P3.U3/temp_reg[13]/C
                         clock pessimism             -0.118     1.779    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.092     1.871    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[48].P3.U3/temp_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.223ns (50.292%)  route 0.220ns (49.708%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.892ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2529, routed)        0.580     1.499    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.627 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[1]/Q
                         net (fo=1, routed)           0.220     1.848    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[1]
    SLICE_X1Y49          LUT3 (Prop_lut3_I2_O)        0.095     1.943 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.943    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[1]_i_1__1_n_0
    SLICE_X1Y49          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2529, routed)        0.854     1.892    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                         clock pessimism             -0.118     1.774    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.107     1.881    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.353ns (81.407%)  route 0.081ns (18.593%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.867ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2529, routed)        0.566     1.485    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/s_axi_aclk
    SLICE_X14Y49         FDRE                                         r  system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/count_reg[14]/Q
                         net (fo=3, routed)           0.080     1.706    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/count_reg_n_0_[14]
    SLICE_X14Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.853 r  system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.854    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/count_reg[16]_i_1_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.919 r  system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.919    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/count_reg[20]_i_1_n_5
    SLICE_X14Y50         FDRE                                         r  system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2529, routed)        0.829     1.867    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/s_axi_aclk
    SLICE_X14Y50         FDRE                                         r  system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/count_reg[19]/C
                         clock pessimism             -0.118     1.749    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.105     1.854    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/axi_rdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.892ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2529, routed)        0.586     1.505    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X5Y40          FDRE                                         r  system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/axi_rdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/axi_rdata_reg[1]/Q
                         net (fo=1, routed)           0.056     1.702    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[1]
    SLICE_X4Y40          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2529, routed)        0.854     1.892    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X4Y40          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism             -0.373     1.518    
    SLICE_X4Y40          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.635    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.414%)  route 0.253ns (57.586%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.892ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2529, routed)        0.580     1.499    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.640 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[10]/Q
                         net (fo=1, routed)           0.253     1.893    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[10]
    SLICE_X1Y49          LUT3 (Prop_lut3_I2_O)        0.045     1.938 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[10]_i_1__1/O
                         net (fo=1, routed)           0.000     1.938    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[10]_i_1__1_n_0
    SLICE_X1Y49          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2529, routed)        0.854     1.892    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                         clock pessimism             -0.118     1.774    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.092     1.866    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.522%)  route 0.267ns (65.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.888ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2529, routed)        0.588     1.507    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y47          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/Q
                         net (fo=9, routed)           0.267     1.916    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[18]
    SLICE_X5Y53          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2529, routed)        0.850     1.888    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X5Y53          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/C
                         clock pessimism             -0.118     1.770    
    SLICE_X5Y53          FDRE (Hold_fdre_C_D)         0.072     1.842    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (51.940%)  route 0.118ns (48.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.890ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2529, routed)        0.586     1.505    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y41          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.128     1.633 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.118     1.752    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X0Y41          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2529, routed)        0.852     1.890    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y41          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.351     1.538    
    SLICE_X0Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.668    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (51.940%)  route 0.118ns (48.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.891ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2529, routed)        0.587     1.506    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y45          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDRE (Prop_fdre_C_Q)         0.128     1.634 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.118     1.753    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X0Y45          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2529, routed)        0.853     1.891    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y45          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.351     1.539    
    SLICE_X0Y45          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.669    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X15Y41    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[0].P2.U2/FSM_sequential_n_s_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X15Y41    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[0].P2.U2/FSM_sequential_n_s_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X11Y16    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[13].P4.U4/temp_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X12Y17    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[13].P4.U4/temp_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X11Y16    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[13].P4.U4/temp_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X23Y12    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[18].P3.U3/temp_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X25Y13    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[18].P3.U3/temp_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X24Y12    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[18].P3.U3/temp_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X24Y13    system_i/bubble_sort_ip_0/U0/bubble_sort_ip_v1_0_S_AXI_inst/B1/P1[18].P3.U3/temp_reg[6]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y49     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y49     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y49     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y49     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y49     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y49     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y49     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y49     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y43     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y43     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y53     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y50     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y50     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y50     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y50     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y53     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y53     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y53     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y41     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y43     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK



